
Loading design for application trce from file cs_project_cs_implementation.ncd.
Design name: CS
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO3D-9400HC
Package:     CABGA256
Performance: 5
Loading device for application trce from file 'se5c9400.nph' in environment: D:/diamond/diamond/3.13/ispfpga.
Package Status:                     Final          Version 7.
Performance Hardware Data Status:   Final          Version 2.2.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.13.0.56.2
Sun Jun 23 22:59:38 2024

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o CS_project_CS_implementation_pwc.twr -gui CS_project_CS_implementation.ncd CS_project_CS_implementation.prf 
Design file:     cs_project_cs_implementation.ncd
Preference file: cs_project_cs_implementation.prf
Device,speed:    LCMXO3D-9400HC,5
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

Report Type:     based on TRACE automatically generated preferences
BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "clk_VGA" 444.247000 MHz ;
            29 items scored, 26 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 3.559ns (weighted slack = -14.540ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cm/configCM/c_addr_reg_i1  (from clk_c +)
   Destination:    FF         Data in        uart/UART_CONFIG/stop_bit_reg_20  (to clk_VGA +)

   Delay:               5.558ns  (23.6% logic, 76.4% route), 3 logic levels.

 Constraint Details:

      5.558ns physical path delay cm/configCM/SLICE_340 to uart/SLICE_581 exceeds
      (delay constraint based on source clock period of 5.352ns and destination clock period of 2.251ns)
      0.551ns delay constraint less
     -1.697ns skew and
      0.249ns CE_SET requirement (totaling 1.999ns) by 3.559ns

 Physical Path Details:

      Data path cm/configCM/SLICE_340 to uart/SLICE_581:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R20C19D.CLK to     R20C19D.Q0 cm/configCM/SLICE_340 (from clk_c)
ROUTE         8     2.394     R20C19D.Q0 to     R18C21D.A0 c_addr_1
CTOF_DEL    ---     0.452     R18C21D.A0 to     R18C21D.F0 SLICE_584
ROUTE         4     0.883     R18C21D.F0 to     R18C21A.A1 n8448
CTOF_DEL    ---     0.452     R18C21A.A1 to     R18C21A.F1 SLICE_614
ROUTE         1     0.968     R18C21A.F1 to     R16C23C.CE clk_VGA_enable_1 (to clk_VGA)
                  --------
                    5.558   (23.6% logic, 76.4% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to cm/configCM/SLICE_340:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         C8.PAD to       C8.PADDI clk
ROUTE       273     2.572       C8.PADDI to    R20C19D.CLK clk_c
                  --------
                    3.635   (29.2% logic, 70.8% route), 1 logic levels.

      Destination Clock Path clk to uart/SLICE_581:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         C8.PAD to       C8.PADDI clk
ROUTE       273     2.572       C8.PADDI to    R17C22B.CLK clk_c
REG_DEL     ---     0.409    R17C22B.CLK to     R17C22B.Q0 SLICE_374
ROUTE        10     1.288     R17C22B.Q0 to    R16C23C.CLK clk_VGA
                  --------
                    5.332   (27.6% logic, 72.4% route), 2 logic levels.


Error: The following path exceeds requirements by 2.707ns (weighted slack = -11.059ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cm/configCM/c_addr_reg_i0  (from clk_c +)
   Destination:    FF         Data in        uart/UART_CONFIG/stop_bit_reg_20  (to clk_VGA +)

   Delay:               4.706ns  (27.9% logic, 72.1% route), 3 logic levels.

 Constraint Details:

      4.706ns physical path delay cm/configCM/SLICE_339 to uart/SLICE_581 exceeds
      (delay constraint based on source clock period of 5.352ns and destination clock period of 2.251ns)
      0.551ns delay constraint less
     -1.697ns skew and
      0.249ns CE_SET requirement (totaling 1.999ns) by 2.707ns

 Physical Path Details:

      Data path cm/configCM/SLICE_339 to uart/SLICE_581:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R20C19B.CLK to     R20C19B.Q0 cm/configCM/SLICE_339 (from clk_c)
ROUTE         8     1.542     R20C19B.Q0 to     R18C21D.C0 c_addr_0
CTOF_DEL    ---     0.452     R18C21D.C0 to     R18C21D.F0 SLICE_584
ROUTE         4     0.883     R18C21D.F0 to     R18C21A.A1 n8448
CTOF_DEL    ---     0.452     R18C21A.A1 to     R18C21A.F1 SLICE_614
ROUTE         1     0.968     R18C21A.F1 to     R16C23C.CE clk_VGA_enable_1 (to clk_VGA)
                  --------
                    4.706   (27.9% logic, 72.1% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to cm/configCM/SLICE_339:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         C8.PAD to       C8.PADDI clk
ROUTE       273     2.572       C8.PADDI to    R20C19B.CLK clk_c
                  --------
                    3.635   (29.2% logic, 70.8% route), 1 logic levels.

      Destination Clock Path clk to uart/SLICE_581:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         C8.PAD to       C8.PADDI clk
ROUTE       273     2.572       C8.PADDI to    R17C22B.CLK clk_c
REG_DEL     ---     0.409    R17C22B.CLK to     R17C22B.Q0 SLICE_374
ROUTE        10     1.288     R17C22B.Q0 to    R16C23C.CLK clk_VGA
                  --------
                    5.332   (27.6% logic, 72.4% route), 2 logic levels.


Error: The following path exceeds requirements by 2.673ns (weighted slack = -10.920ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cm/configCM/c_data_reg_i0  (from clk_c +)
   Destination:    FF         Data in        uart/UART_CONFIG/stop_bit_reg_20  (to clk_VGA +)

   Delay:               4.618ns  (8.9% logic, 91.1% route), 1 logic levels.

 Constraint Details:

      4.618ns physical path delay cm/configCM/SLICE_342 to uart/SLICE_581 exceeds
      (delay constraint based on source clock period of 5.352ns and destination clock period of 2.251ns)
      0.551ns delay constraint less
     -1.697ns skew and
      0.303ns M_SET requirement (totaling 1.945ns) by 2.673ns

 Physical Path Details:

      Data path cm/configCM/SLICE_342 to uart/SLICE_581:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R17C19D.CLK to     R17C19D.Q0 cm/configCM/SLICE_342 (from clk_c)
ROUTE        62     4.209     R17C19D.Q0 to     R16C23C.M0 c_data_0 (to clk_VGA)
                  --------
                    4.618   (8.9% logic, 91.1% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to cm/configCM/SLICE_342:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         C8.PAD to       C8.PADDI clk
ROUTE       273     2.572       C8.PADDI to    R17C19D.CLK clk_c
                  --------
                    3.635   (29.2% logic, 70.8% route), 1 logic levels.

      Destination Clock Path clk to uart/SLICE_581:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         C8.PAD to       C8.PADDI clk
ROUTE       273     2.572       C8.PADDI to    R17C22B.CLK clk_c
REG_DEL     ---     0.409    R17C22B.CLK to     R17C22B.Q0 SLICE_374
ROUTE        10     1.288     R17C22B.Q0 to    R16C23C.CLK clk_VGA
                  --------
                    5.332   (27.6% logic, 72.4% route), 2 logic levels.


Error: The following path exceeds requirements by 2.155ns (weighted slack = -8.804ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cm/configCM/c_addr_reg_i1  (from clk_c +)
   Destination:    FF         Data in        cd/CLOCK_DIVIDER_CONFIG/c_VGA_ready_reg_27  (to clk_VGA +)

   Delay:               3.828ns  (22.5% logic, 77.5% route), 2 logic levels.

 Constraint Details:

      3.828ns physical path delay cm/configCM/SLICE_340 to SLICE_338 exceeds
      (delay constraint based on source clock period of 5.352ns and destination clock period of 2.251ns)
      0.551ns delay constraint less
     -1.370ns skew and
      0.248ns LSR_SET requirement (totaling 1.673ns) by 2.155ns

 Physical Path Details:

      Data path cm/configCM/SLICE_340 to SLICE_338:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R20C19D.CLK to     R20C19D.Q0 cm/configCM/SLICE_340 (from clk_c)
ROUTE         8     2.020     R20C19D.Q0 to     R18C22C.B1 c_addr_1
CTOF_DEL    ---     0.452     R18C22C.B1 to     R18C22C.F1 SLICE_609
ROUTE         2     0.947     R18C22C.F1 to    R19C22D.LSR cd/CLOCK_DIVIDER_CONFIG/n9142 (to clk_VGA)
                  --------
                    3.828   (22.5% logic, 77.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to cm/configCM/SLICE_340:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         C8.PAD to       C8.PADDI clk
ROUTE       273     2.572       C8.PADDI to    R20C19D.CLK clk_c
                  --------
                    3.635   (29.2% logic, 70.8% route), 1 logic levels.

      Destination Clock Path clk to SLICE_338:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         C8.PAD to       C8.PADDI clk
ROUTE       273     2.572       C8.PADDI to    R17C22B.CLK clk_c
REG_DEL     ---     0.409    R17C22B.CLK to     R17C22B.Q0 SLICE_374
ROUTE        10     0.961     R17C22B.Q0 to    R19C22D.CLK clk_VGA
                  --------
                    5.005   (29.4% logic, 70.6% route), 2 logic levels.


Error: The following path exceeds requirements by 2.047ns (weighted slack = -8.363ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cm/configCM/c_addr_reg_i3  (from clk_c +)
   Destination:    FF         Data in        cd/CLOCK_DIVIDER_CONFIG/c_VGA_ready_reg_27  (to clk_VGA +)

   Delay:               3.720ns  (23.1% logic, 76.9% route), 2 logic levels.

 Constraint Details:

      3.720ns physical path delay cm/configCM/SLICE_341 to SLICE_338 exceeds
      (delay constraint based on source clock period of 5.352ns and destination clock period of 2.251ns)
      0.551ns delay constraint less
     -1.370ns skew and
      0.248ns LSR_SET requirement (totaling 1.673ns) by 2.047ns

 Physical Path Details:

      Data path cm/configCM/SLICE_341 to SLICE_338:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R20C18D.CLK to     R20C18D.Q0 cm/configCM/SLICE_341 (from clk_c)
ROUTE        12     1.912     R20C18D.Q0 to     R18C22C.C1 c_addr_3
CTOF_DEL    ---     0.452     R18C22C.C1 to     R18C22C.F1 SLICE_609
ROUTE         2     0.947     R18C22C.F1 to    R19C22D.LSR cd/CLOCK_DIVIDER_CONFIG/n9142 (to clk_VGA)
                  --------
                    3.720   (23.1% logic, 76.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to cm/configCM/SLICE_341:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         C8.PAD to       C8.PADDI clk
ROUTE       273     2.572       C8.PADDI to    R20C18D.CLK clk_c
                  --------
                    3.635   (29.2% logic, 70.8% route), 1 logic levels.

      Destination Clock Path clk to SLICE_338:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         C8.PAD to       C8.PADDI clk
ROUTE       273     2.572       C8.PADDI to    R17C22B.CLK clk_c
REG_DEL     ---     0.409    R17C22B.CLK to     R17C22B.Q0 SLICE_374
ROUTE        10     0.961     R17C22B.Q0 to    R19C22D.CLK clk_VGA
                  --------
                    5.005   (29.4% logic, 70.6% route), 2 logic levels.


Error: The following path exceeds requirements by 1.493ns (weighted slack = -6.099ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cm/configCM/c_addr_reg_i0  (from clk_c +)
   Destination:    FF         Data in        cd/CLOCK_DIVIDER_CONFIG/c_VGA_ready_reg_27  (to clk_VGA +)

   Delay:               3.166ns  (27.2% logic, 72.8% route), 2 logic levels.

 Constraint Details:

      3.166ns physical path delay cm/configCM/SLICE_339 to SLICE_338 exceeds
      (delay constraint based on source clock period of 5.352ns and destination clock period of 2.251ns)
      0.551ns delay constraint less
     -1.370ns skew and
      0.248ns LSR_SET requirement (totaling 1.673ns) by 1.493ns

 Physical Path Details:

      Data path cm/configCM/SLICE_339 to SLICE_338:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R20C19B.CLK to     R20C19B.Q0 cm/configCM/SLICE_339 (from clk_c)
ROUTE         8     1.358     R20C19B.Q0 to     R18C22C.A1 c_addr_0
CTOF_DEL    ---     0.452     R18C22C.A1 to     R18C22C.F1 SLICE_609
ROUTE         2     0.947     R18C22C.F1 to    R19C22D.LSR cd/CLOCK_DIVIDER_CONFIG/n9142 (to clk_VGA)
                  --------
                    3.166   (27.2% logic, 72.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to cm/configCM/SLICE_339:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         C8.PAD to       C8.PADDI clk
ROUTE       273     2.572       C8.PADDI to    R20C19B.CLK clk_c
                  --------
                    3.635   (29.2% logic, 70.8% route), 1 logic levels.

      Destination Clock Path clk to SLICE_338:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         C8.PAD to       C8.PADDI clk
ROUTE       273     2.572       C8.PADDI to    R17C22B.CLK clk_c
REG_DEL     ---     0.409    R17C22B.CLK to     R17C22B.Q0 SLICE_374
ROUTE        10     0.961     R17C22B.Q0 to    R19C22D.CLK clk_VGA
                  --------
                    5.005   (29.4% logic, 70.6% route), 2 logic levels.


Error: The following path exceeds requirements by 1.380ns (weighted slack = -5.638ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cm/configCM/c_addr_reg_i3  (from clk_c +)
   Destination:    FF         Data in        cd/CLOCK_DIVIDER_CONFIG/c_VGA_ready_reg_27  (to clk_VGA +)

   Delay:               3.151ns  (41.7% logic, 58.3% route), 3 logic levels.

 Constraint Details:

      3.151ns physical path delay cm/configCM/SLICE_341 to SLICE_338 exceeds
      (delay constraint based on source clock period of 5.352ns and destination clock period of 2.251ns)
      0.551ns delay constraint less
     -1.370ns skew and
      0.150ns DIN_SET requirement (totaling 1.771ns) by 1.380ns

 Physical Path Details:

      Data path cm/configCM/SLICE_341 to SLICE_338:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R20C18D.CLK to     R20C18D.Q0 cm/configCM/SLICE_341 (from clk_c)
ROUTE        12     1.454     R20C18D.Q0 to     R19C22D.D1 c_addr_3
CTOF_DEL    ---     0.452     R19C22D.D1 to     R19C22D.F1 SLICE_338
ROUTE         1     0.384     R19C22D.F1 to     R19C22D.C0 n9163
CTOF_DEL    ---     0.452     R19C22D.C0 to     R19C22D.F0 SLICE_338
ROUTE         1     0.000     R19C22D.F0 to    R19C22D.DI0 n5259 (to clk_VGA)
                  --------
                    3.151   (41.7% logic, 58.3% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to cm/configCM/SLICE_341:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         C8.PAD to       C8.PADDI clk
ROUTE       273     2.572       C8.PADDI to    R20C18D.CLK clk_c
                  --------
                    3.635   (29.2% logic, 70.8% route), 1 logic levels.

      Destination Clock Path clk to SLICE_338:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         C8.PAD to       C8.PADDI clk
ROUTE       273     2.572       C8.PADDI to    R17C22B.CLK clk_c
REG_DEL     ---     0.409    R17C22B.CLK to     R17C22B.Q0 SLICE_374
ROUTE        10     0.961     R17C22B.Q0 to    R19C22D.CLK clk_VGA
                  --------
                    5.005   (29.4% logic, 70.6% route), 2 logic levels.


Error: The following path exceeds requirements by 1.284ns (weighted slack = -5.246ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cm/configCM/c_addr_reg_i2  (from clk_c +)
   Destination:    FF         Data in        uart/UART_CONFIG/stop_bit_reg_20  (to clk_VGA +)

   Delay:               3.283ns  (26.2% logic, 73.8% route), 2 logic levels.

 Constraint Details:

      3.283ns physical path delay cm/configCM/SLICE_340 to uart/SLICE_581 exceeds
      (delay constraint based on source clock period of 5.352ns and destination clock period of 2.251ns)
      0.551ns delay constraint less
     -1.697ns skew and
      0.249ns CE_SET requirement (totaling 1.999ns) by 1.284ns

 Physical Path Details:

      Data path cm/configCM/SLICE_340 to uart/SLICE_581:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R20C19D.CLK to     R20C19D.Q1 cm/configCM/SLICE_340 (from clk_c)
ROUTE        12     1.454     R20C19D.Q1 to     R18C21A.D1 c_addr_2
CTOF_DEL    ---     0.452     R18C21A.D1 to     R18C21A.F1 SLICE_614
ROUTE         1     0.968     R18C21A.F1 to     R16C23C.CE clk_VGA_enable_1 (to clk_VGA)
                  --------
                    3.283   (26.2% logic, 73.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to cm/configCM/SLICE_340:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         C8.PAD to       C8.PADDI clk
ROUTE       273     2.572       C8.PADDI to    R20C19D.CLK clk_c
                  --------
                    3.635   (29.2% logic, 70.8% route), 1 logic levels.

      Destination Clock Path clk to uart/SLICE_581:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         C8.PAD to       C8.PADDI clk
ROUTE       273     2.572       C8.PADDI to    R17C22B.CLK clk_c
REG_DEL     ---     0.409    R17C22B.CLK to     R17C22B.Q0 SLICE_374
ROUTE        10     1.288     R17C22B.Q0 to    R16C23C.CLK clk_VGA
                  --------
                    5.332   (27.6% logic, 72.4% route), 2 logic levels.


Error: The following path exceeds requirements by 1.239ns (weighted slack = -5.062ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cm/configCM/c_addr_reg_i3  (from clk_c +)
   Destination:    FF         Data in        uart/UART_CONFIG/stop_bit_reg_20  (to clk_VGA +)

   Delay:               3.238ns  (26.6% logic, 73.4% route), 2 logic levels.

 Constraint Details:

      3.238ns physical path delay cm/configCM/SLICE_341 to uart/SLICE_581 exceeds
      (delay constraint based on source clock period of 5.352ns and destination clock period of 2.251ns)
      0.551ns delay constraint less
     -1.697ns skew and
      0.249ns CE_SET requirement (totaling 1.999ns) by 1.239ns

 Physical Path Details:

      Data path cm/configCM/SLICE_341 to uart/SLICE_581:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R20C18D.CLK to     R20C18D.Q0 cm/configCM/SLICE_341 (from clk_c)
ROUTE        12     1.409     R20C18D.Q0 to     R18C21A.B1 c_addr_3
CTOF_DEL    ---     0.452     R18C21A.B1 to     R18C21A.F1 SLICE_614
ROUTE         1     0.968     R18C21A.F1 to     R16C23C.CE clk_VGA_enable_1 (to clk_VGA)
                  --------
                    3.238   (26.6% logic, 73.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to cm/configCM/SLICE_341:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         C8.PAD to       C8.PADDI clk
ROUTE       273     2.572       C8.PADDI to    R20C18D.CLK clk_c
                  --------
                    3.635   (29.2% logic, 70.8% route), 1 logic levels.

      Destination Clock Path clk to uart/SLICE_581:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         C8.PAD to       C8.PADDI clk
ROUTE       273     2.572       C8.PADDI to    R17C22B.CLK clk_c
REG_DEL     ---     0.409    R17C22B.CLK to     R17C22B.Q0 SLICE_374
ROUTE        10     1.288     R17C22B.Q0 to    R16C23C.CLK clk_VGA
                  --------
                    5.332   (27.6% logic, 72.4% route), 2 logic levels.


Error: The following path exceeds requirements by 1.191ns (weighted slack = -4.866ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cm/configCM/c_addr_reg_i2  (from clk_c +)
   Destination:    FF         Data in        cd/CLOCK_DIVIDER_CONFIG/c_VGA_ready_reg_27  (to clk_VGA +)

   Delay:               2.864ns  (30.1% logic, 69.9% route), 2 logic levels.

 Constraint Details:

      2.864ns physical path delay cm/configCM/SLICE_340 to SLICE_338 exceeds
      (delay constraint based on source clock period of 5.352ns and destination clock period of 2.251ns)
      0.551ns delay constraint less
     -1.370ns skew and
      0.248ns LSR_SET requirement (totaling 1.673ns) by 1.191ns

 Physical Path Details:

      Data path cm/configCM/SLICE_340 to SLICE_338:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R20C19D.CLK to     R20C19D.Q1 cm/configCM/SLICE_340 (from clk_c)
ROUTE        12     1.056     R20C19D.Q1 to     R18C22C.D1 c_addr_2
CTOF_DEL    ---     0.452     R18C22C.D1 to     R18C22C.F1 SLICE_609
ROUTE         2     0.947     R18C22C.F1 to    R19C22D.LSR cd/CLOCK_DIVIDER_CONFIG/n9142 (to clk_VGA)
                  --------
                    2.864   (30.1% logic, 69.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to cm/configCM/SLICE_340:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         C8.PAD to       C8.PADDI clk
ROUTE       273     2.572       C8.PADDI to    R20C19D.CLK clk_c
                  --------
                    3.635   (29.2% logic, 70.8% route), 1 logic levels.

      Destination Clock Path clk to SLICE_338:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         C8.PAD to       C8.PADDI clk
ROUTE       273     2.572       C8.PADDI to    R17C22B.CLK clk_c
REG_DEL     ---     0.409    R17C22B.CLK to     R17C22B.Q0 SLICE_374
ROUTE        10     0.961     R17C22B.Q0 to    R19C22D.CLK clk_VGA
                  --------
                    5.005   (29.4% logic, 70.6% route), 2 logic levels.

Warning:  59.563MHz is the maximum frequency for this preference.


================================================================================
Preference: FREQUENCY NET "clk_DB" 444.247000 MHz ;
            12 items scored, 4 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 0.717ns (weighted slack = -2.929ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              db/DB_HS/ctr_ff_1276_1277__i2  (from clk_c +)
   Destination:    FF         Data in        db/DB_HS/sync_ff_18  (to clk_DB +)

   Delay:               2.675ns  (32.2% logic, 67.8% route), 2 logic levels.

 Constraint Details:

      2.675ns physical path delay db/DB_HS/SLICE_443 to SLICE_576 exceeds
      (delay constraint based on source clock period of 5.352ns and destination clock period of 2.251ns)
      0.551ns delay constraint less
     -1.656ns skew and
      0.249ns CE_SET requirement (totaling 1.958ns) by 0.717ns

 Physical Path Details:

      Data path db/DB_HS/SLICE_443 to SLICE_576:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R18C24A.CLK to     R18C24A.Q1 db/DB_HS/SLICE_443 (from clk_c)
ROUTE         3     0.875     R18C24A.Q1 to     R18C24C.A0 db/DB_HS/ctr_ff_1
CTOF_DEL    ---     0.452     R18C24C.A0 to     R18C24C.F0 SLICE_540
ROUTE         1     0.939     R18C24C.F0 to     R17C24B.CE db/DB_HS/clk_DB_enable_3 (to clk_DB)
                  --------
                    2.675   (32.2% logic, 67.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to db/DB_HS/SLICE_443:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         C8.PAD to       C8.PADDI clk
ROUTE       273     2.572       C8.PADDI to    R18C24A.CLK clk_c
                  --------
                    3.635   (29.2% logic, 70.8% route), 1 logic levels.

      Destination Clock Path clk to SLICE_576:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         C8.PAD to       C8.PADDI clk
ROUTE       273     2.572       C8.PADDI to    R19C23D.CLK clk_c
REG_DEL     ---     0.409    R19C23D.CLK to     R19C23D.Q0 SLICE_371
ROUTE        12     1.247     R19C23D.Q0 to    R17C24B.CLK clk_DB
                  --------
                    5.291   (27.8% logic, 72.2% route), 2 logic levels.


Error: The following path exceeds requirements by 0.407ns (weighted slack = -1.663ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              db/DB_HS/ctr_ff_1276_1277__i1  (from clk_c +)
   Destination:    FF         Data in        db/DB_HS/sync_ff_18  (to clk_DB +)

   Delay:               2.365ns  (36.4% logic, 63.6% route), 2 logic levels.

 Constraint Details:

      2.365ns physical path delay db/DB_HS/SLICE_443 to SLICE_576 exceeds
      (delay constraint based on source clock period of 5.352ns and destination clock period of 2.251ns)
      0.551ns delay constraint less
     -1.656ns skew and
      0.249ns CE_SET requirement (totaling 1.958ns) by 0.407ns

 Physical Path Details:

      Data path db/DB_HS/SLICE_443 to SLICE_576:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R18C24A.CLK to     R18C24A.Q0 db/DB_HS/SLICE_443 (from clk_c)
ROUTE         3     0.565     R18C24A.Q0 to     R18C24C.D0 db/DB_HS/ctr_ff_0
CTOF_DEL    ---     0.452     R18C24C.D0 to     R18C24C.F0 SLICE_540
ROUTE         1     0.939     R18C24C.F0 to     R17C24B.CE db/DB_HS/clk_DB_enable_3 (to clk_DB)
                  --------
                    2.365   (36.4% logic, 63.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to db/DB_HS/SLICE_443:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         C8.PAD to       C8.PADDI clk
ROUTE       273     2.572       C8.PADDI to    R18C24A.CLK clk_c
                  --------
                    3.635   (29.2% logic, 70.8% route), 1 logic levels.

      Destination Clock Path clk to SLICE_576:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         C8.PAD to       C8.PADDI clk
ROUTE       273     2.572       C8.PADDI to    R19C23D.CLK clk_c
REG_DEL     ---     0.409    R19C23D.CLK to     R19C23D.Q0 SLICE_371
ROUTE        12     1.247     R19C23D.Q0 to    R17C24B.CLK clk_DB
                  --------
                    5.291   (27.8% logic, 72.2% route), 2 logic levels.


Error: The following path exceeds requirements by 1.360ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              db/DB_DF_UART/button_ff_19  (from clk_DB +)
   Destination:    FF         Data in        db/DB_DF_UART/sync_ff_18  (to clk_DB +)

   Delay:               2.046ns  (20.0% logic, 80.0% route), 1 logic levels.

 Constraint Details:

      2.046ns physical path delay SLICE_626 to SLICE_625 exceeds
      2.251ns delay constraint less
      1.262ns skew and
      0.303ns M_SET requirement (totaling 0.686ns) by 1.360ns

 Physical Path Details:

      Data path SLICE_626 to SLICE_625:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R18C23A.CLK to     R18C23A.Q0 SLICE_626 (from clk_DB)
ROUTE         2     1.637     R18C23A.Q0 to     R19C25C.M0 button_ff_adj_1142 (to clk_DB)
                  --------
                    2.046   (20.0% logic, 80.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_371 to SLICE_626:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.888     R19C23D.Q0 to    R18C23A.CLK clk_DB
                  --------
                    2.888   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_371 to SLICE_625:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     1.626     R19C23D.Q0 to    R19C25C.CLK clk_DB
                  --------
                    1.626   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 0.595ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              db/DB_DF_VGA/button_ff_19  (from clk_DB +)
   Destination:    FF         Data in        db/DB_DF_VGA/sync_ff_18  (to clk_DB +)

   Delay:               1.288ns  (31.8% logic, 68.2% route), 1 logic levels.

 Constraint Details:

      1.288ns physical path delay SLICE_626 to SLICE_627 exceeds
      2.251ns delay constraint less
      1.255ns skew and
      0.303ns M_SET requirement (totaling 0.693ns) by 0.595ns

 Physical Path Details:

      Data path SLICE_626 to SLICE_627:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R18C23A.CLK to     R18C23A.Q1 SLICE_626 (from clk_DB)
ROUTE         2     0.879     R18C23A.Q1 to     R18C24B.M0 button_ff_adj_1143 (to clk_DB)
                  --------
                    1.288   (31.8% logic, 68.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_371 to SLICE_626:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.888     R19C23D.Q0 to    R18C23A.CLK clk_DB
                  --------
                    2.888   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_371 to SLICE_627:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     1.633     R19C23D.Q0 to    R18C24B.CLK clk_DB
                  --------
                    1.633   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.017ns (weighted slack = 0.069ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              db/DB_DF_UART/ctr_ff_1255_1256__i2  (from clk_c +)
   Destination:    FF         Data in        db/DB_DF_UART/sync_ff_18  (to clk_DB +)

   Delay:               2.320ns  (37.1% logic, 62.9% route), 2 logic levels.

 Constraint Details:

      2.320ns physical path delay db/DB_DF_UART/SLICE_441 to SLICE_625 meets
      (delay constraint based on source clock period of 5.352ns and destination clock period of 2.251ns)
      0.551ns delay constraint less
     -2.035ns skew and
      0.249ns CE_SET requirement (totaling 2.337ns) by 0.017ns

 Physical Path Details:

      Data path db/DB_DF_UART/SLICE_441 to SLICE_625:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R18C25A.CLK to     R18C25A.Q1 db/DB_DF_UART/SLICE_441 (from clk_c)
ROUTE         3     0.889     R18C25A.Q1 to     R19C25D.B0 db/DB_DF_UART/ctr_ff_1
CTOF_DEL    ---     0.452     R19C25D.B0 to     R19C25D.F0 SLICE_539
ROUTE         1     0.570     R19C25D.F0 to     R19C25C.CE db/DB_DF_UART/clk_DB_enable_4 (to clk_DB)
                  --------
                    2.320   (37.1% logic, 62.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to db/DB_DF_UART/SLICE_441:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         C8.PAD to       C8.PADDI clk
ROUTE       273     2.572       C8.PADDI to    R18C25A.CLK clk_c
                  --------
                    3.635   (29.2% logic, 70.8% route), 1 logic levels.

      Destination Clock Path clk to SLICE_625:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         C8.PAD to       C8.PADDI clk
ROUTE       273     2.572       C8.PADDI to    R19C23D.CLK clk_c
REG_DEL     ---     0.409    R19C23D.CLK to     R19C23D.Q0 SLICE_371
ROUTE        12     1.626     R19C23D.Q0 to    R19C25C.CLK clk_DB
                  --------
                    5.670   (26.0% logic, 74.0% route), 2 logic levels.


Passed: The following path meets requirements by 0.024ns (weighted slack = 0.098ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              db/DB_DF_VGA/ctr_ff_1257_1258__i1  (from clk_c +)
   Destination:    FF         Data in        db/DB_DF_VGA/sync_ff_18  (to clk_DB +)

   Delay:               2.320ns  (37.1% logic, 62.9% route), 2 logic levels.

 Constraint Details:

      2.320ns physical path delay db/DB_DF_VGA/SLICE_442 to SLICE_627 meets
      (delay constraint based on source clock period of 5.352ns and destination clock period of 2.251ns)
      0.551ns delay constraint less
     -2.042ns skew and
      0.249ns CE_SET requirement (totaling 2.344ns) by 0.024ns

 Physical Path Details:

      Data path db/DB_DF_VGA/SLICE_442 to SLICE_627:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R18C23B.CLK to     R18C23B.Q0 db/DB_DF_VGA/SLICE_442 (from clk_c)
ROUTE         3     0.889     R18C23B.Q0 to     R18C24C.B1 db/DB_DF_VGA/ctr_ff_0
CTOF_DEL    ---     0.452     R18C24C.B1 to     R18C24C.F1 SLICE_540
ROUTE         1     0.570     R18C24C.F1 to     R18C24B.CE db/DB_DF_VGA/clk_DB_enable_2 (to clk_DB)
                  --------
                    2.320   (37.1% logic, 62.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to db/DB_DF_VGA/SLICE_442:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         C8.PAD to       C8.PADDI clk
ROUTE       273     2.572       C8.PADDI to    R18C23B.CLK clk_c
                  --------
                    3.635   (29.2% logic, 70.8% route), 1 logic levels.

      Destination Clock Path clk to SLICE_627:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         C8.PAD to       C8.PADDI clk
ROUTE       273     2.572       C8.PADDI to    R19C23D.CLK clk_c
REG_DEL     ---     0.409    R19C23D.CLK to     R19C23D.Q0 SLICE_371
ROUTE        12     1.633     R19C23D.Q0 to    R18C24B.CLK clk_DB
                  --------
                    5.677   (25.9% logic, 74.1% route), 2 logic levels.


Passed: The following path meets requirements by 0.244ns (weighted slack = 0.997ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              db/DB_DF_VGA/ctr_ff_1257_1258__i2  (from clk_c +)
   Destination:    FF         Data in        db/DB_DF_VGA/sync_ff_18  (to clk_DB +)

   Delay:               2.100ns  (41.0% logic, 59.0% route), 2 logic levels.

 Constraint Details:

      2.100ns physical path delay db/DB_DF_VGA/SLICE_442 to SLICE_627 meets
      (delay constraint based on source clock period of 5.352ns and destination clock period of 2.251ns)
      0.551ns delay constraint less
     -2.042ns skew and
      0.249ns CE_SET requirement (totaling 2.344ns) by 0.244ns

 Physical Path Details:

      Data path db/DB_DF_VGA/SLICE_442 to SLICE_627:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R18C23B.CLK to     R18C23B.Q1 db/DB_DF_VGA/SLICE_442 (from clk_c)
ROUTE         3     0.669     R18C23B.Q1 to     R18C24C.C1 db/DB_DF_VGA/ctr_ff_1
CTOF_DEL    ---     0.452     R18C24C.C1 to     R18C24C.F1 SLICE_540
ROUTE         1     0.570     R18C24C.F1 to     R18C24B.CE db/DB_DF_VGA/clk_DB_enable_2 (to clk_DB)
                  --------
                    2.100   (41.0% logic, 59.0% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to db/DB_DF_VGA/SLICE_442:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         C8.PAD to       C8.PADDI clk
ROUTE       273     2.572       C8.PADDI to    R18C23B.CLK clk_c
                  --------
                    3.635   (29.2% logic, 70.8% route), 1 logic levels.

      Destination Clock Path clk to SLICE_627:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         C8.PAD to       C8.PADDI clk
ROUTE       273     2.572       C8.PADDI to    R19C23D.CLK clk_c
REG_DEL     ---     0.409    R19C23D.CLK to     R19C23D.Q0 SLICE_371
ROUTE        12     1.633     R19C23D.Q0 to    R18C24B.CLK clk_DB
                  --------
                    5.677   (25.9% logic, 74.1% route), 2 logic levels.


Passed: The following path meets requirements by 1.052ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              db/DB_HS/button_ff_19  (from clk_DB +)
   Destination:    FF         Data in        db/DB_HS/sync_ff_18  (to clk_DB +)

   Delay:               1.288ns  (31.8% logic, 68.2% route), 1 logic levels.

 Constraint Details:

      1.288ns physical path delay SLICE_567 to SLICE_576 meets
      2.251ns delay constraint less
     -0.392ns skew and
      0.303ns M_SET requirement (totaling 2.340ns) by 1.052ns

 Physical Path Details:

      Data path SLICE_567 to SLICE_576:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R17C23D.CLK to     R17C23D.Q0 SLICE_567 (from clk_DB)
ROUTE         2     0.879     R17C23D.Q0 to     R17C24B.M0 button_ff_adj_1146 (to clk_DB)
                  --------
                    1.288   (31.8% logic, 68.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_371 to SLICE_567:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.855     R19C23D.Q0 to    R17C23D.CLK clk_DB
                  --------
                    0.855   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_371 to SLICE_576:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     1.247     R19C23D.Q0 to    R17C24B.CLK clk_DB
                  --------
                    1.247   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.330ns (weighted slack = 1.348ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              db/DB_DF_UART/ctr_ff_1255_1256__i1  (from clk_c +)
   Destination:    FF         Data in        db/DB_DF_UART/sync_ff_18  (to clk_DB +)

   Delay:               2.007ns  (42.9% logic, 57.1% route), 2 logic levels.

 Constraint Details:

      2.007ns physical path delay db/DB_DF_UART/SLICE_441 to SLICE_625 meets
      (delay constraint based on source clock period of 5.352ns and destination clock period of 2.251ns)
      0.551ns delay constraint less
     -2.035ns skew and
      0.249ns CE_SET requirement (totaling 2.337ns) by 0.330ns

 Physical Path Details:

      Data path db/DB_DF_UART/SLICE_441 to SLICE_625:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R18C25A.CLK to     R18C25A.Q0 db/DB_DF_UART/SLICE_441 (from clk_c)
ROUTE         3     0.576     R18C25A.Q0 to     R19C25D.D0 db/DB_DF_UART/ctr_ff_0
CTOF_DEL    ---     0.452     R19C25D.D0 to     R19C25D.F0 SLICE_539
ROUTE         1     0.570     R19C25D.F0 to     R19C25C.CE db/DB_DF_UART/clk_DB_enable_4 (to clk_DB)
                  --------
                    2.007   (42.9% logic, 57.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to db/DB_DF_UART/SLICE_441:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         C8.PAD to       C8.PADDI clk
ROUTE       273     2.572       C8.PADDI to    R18C25A.CLK clk_c
                  --------
                    3.635   (29.2% logic, 70.8% route), 1 logic levels.

      Destination Clock Path clk to SLICE_625:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         C8.PAD to       C8.PADDI clk
ROUTE       273     2.572       C8.PADDI to    R19C23D.CLK clk_c
REG_DEL     ---     0.409    R19C23D.CLK to     R19C23D.Q0 SLICE_371
ROUTE        12     1.626     R19C23D.Q0 to    R19C25C.CLK clk_DB
                  --------
                    5.670   (26.0% logic, 74.0% route), 2 logic levels.


Passed: The following path meets requirements by 2.693ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              db/DB_VS/button_ff_19  (from clk_DB +)
   Destination:    FF         Data in        db/DB_VS/sync_ff_18  (to clk_DB +)

   Delay:               1.288ns  (31.8% logic, 68.2% route), 1 logic levels.

 Constraint Details:

      1.288ns physical path delay SLICE_567 to SLICE_568 meets
      2.251ns delay constraint less
     -2.033ns skew and
      0.303ns M_SET requirement (totaling 3.981ns) by 2.693ns

 Physical Path Details:

      Data path SLICE_567 to SLICE_568:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R17C23D.CLK to     R17C23D.Q1 SLICE_567 (from clk_DB)
ROUTE         2     0.879     R17C23D.Q1 to     R18C23D.M0 button_ff (to clk_DB)
                  --------
                    1.288   (31.8% logic, 68.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_371 to SLICE_567:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.855     R19C23D.Q0 to    R17C23D.CLK clk_DB
                  --------
                    0.855   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_371 to SLICE_568:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.888     R19C23D.Q0 to    R18C23D.CLK clk_DB
                  --------
                    2.888   (0.0% logic, 100.0% route), 0 logic levels.

Warning: 193.087MHz is the maximum frequency for this preference.


================================================================================
Preference: FREQUENCY NET "clk_c" 186.846000 MHz ;
            4096 items scored, 4096 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 12.865ns (weighted slack = -1464.968ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              vga/config1/V_Count_Max_nxt_11__I_0_i12  (from vga/config1/H_Left_Margin_nxt_8__N_969 +)
   Destination:    FF         Data in        vga/config1/V_Count_Max_reg_i11  (to clk_c +)

   Delay:               3.072ns  (13.3% logic, 86.7% route), 1 logic levels.

 Constraint Details:

      3.072ns physical path delay SLICE_150 to SLICE_204 exceeds
      (delay constraint based on source clock period of 2.251ns and destination clock period of 5.352ns)
      0.047ns delay constraint less
      9.537ns skew and
      0.303ns M_SET requirement (totaling -9.793ns) by 12.865ns

 Physical Path Details:

      Data path SLICE_150 to SLICE_204:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R17C38B.CLK to     R17C38B.Q0 SLICE_150 (from vga/config1/H_Left_Margin_nxt_8__N_969)
ROUTE         1     2.663     R17C38B.Q0 to     R24C23C.M0 vga/config1/V_Count_Max_nxt_11 (to clk_c)
                  --------
                    3.072   (13.3% logic, 86.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_150:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         C8.PAD to       C8.PADDI clk
ROUTE       273     2.572       C8.PADDI to    R17C19D.CLK clk_c
REG_DEL     ---     0.409    R17C19D.CLK to     R17C19D.Q0 cm/configCM/SLICE_342
ROUTE        62     4.722     R17C19D.Q0 to      R2C25D.B0 c_data_0
CTOF_DEL    ---     0.452      R2C25D.B0 to      R2C25D.F0 vga/config1/SLICE_519
ROUTE         5     0.406      R2C25D.F0 to      R2C25D.C1 c_data_1_derived_1
CTOF_DEL    ---     0.452      R2C25D.C1 to      R2C25D.F1 vga/config1/SLICE_519
ROUTE        41     3.059      R2C25D.F1 to    R17C38B.CLK vga/config1/H_Left_Margin_nxt_8__N_969
                  --------
                   13.135   (18.1% logic, 81.9% route), 4 logic levels.

      Destination Clock Path clk to SLICE_204:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         C8.PAD to       C8.PADDI clk
ROUTE       273     2.535       C8.PADDI to    R24C23C.CLK clk_c
                  --------
                    3.598   (29.5% logic, 70.5% route), 1 logic levels.


Error: The following path exceeds requirements by 12.810ns (weighted slack = -1458.705ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              vga/config1/V_Count_Max_nxt_11__I_0_i11  (from vga/config1/H_Left_Margin_nxt_8__N_969 +)
   Destination:    FF         Data in        vga/config1/V_Count_Max_reg_i10  (to clk_c +)

   Delay:               3.017ns  (13.6% logic, 86.4% route), 1 logic levels.

 Constraint Details:

      3.017ns physical path delay SLICE_121 to SLICE_200 exceeds
      (delay constraint based on source clock period of 2.251ns and destination clock period of 5.352ns)
      0.047ns delay constraint less
      9.537ns skew and
      0.303ns M_SET requirement (totaling -9.793ns) by 12.810ns

 Physical Path Details:

      Data path SLICE_121 to SLICE_200:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R17C37A.CLK to     R17C37A.Q1 SLICE_121 (from vga/config1/H_Left_Margin_nxt_8__N_969)
ROUTE         1     2.608     R17C37A.Q1 to     R24C23B.M1 vga/config1/V_Count_Max_nxt_10 (to clk_c)
                  --------
                    3.017   (13.6% logic, 86.4% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_121:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         C8.PAD to       C8.PADDI clk
ROUTE       273     2.572       C8.PADDI to    R17C19D.CLK clk_c
REG_DEL     ---     0.409    R17C19D.CLK to     R17C19D.Q0 cm/configCM/SLICE_342
ROUTE        62     4.722     R17C19D.Q0 to      R2C25D.B0 c_data_0
CTOF_DEL    ---     0.452      R2C25D.B0 to      R2C25D.F0 vga/config1/SLICE_519
ROUTE         5     0.406      R2C25D.F0 to      R2C25D.C1 c_data_1_derived_1
CTOF_DEL    ---     0.452      R2C25D.C1 to      R2C25D.F1 vga/config1/SLICE_519
ROUTE        41     3.059      R2C25D.F1 to    R17C37A.CLK vga/config1/H_Left_Margin_nxt_8__N_969
                  --------
                   13.135   (18.1% logic, 81.9% route), 4 logic levels.

      Destination Clock Path clk to SLICE_200:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         C8.PAD to       C8.PADDI clk
ROUTE       273     2.535       C8.PADDI to    R24C23B.CLK clk_c
                  --------
                    3.598   (29.5% logic, 70.5% route), 1 logic levels.


Error: The following path exceeds requirements by 12.802ns (weighted slack = -1457.794ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              vga/config1/V_Count_Max_nxt_11__I_0_i1  (from vga/config1/H_Left_Margin_nxt_8__N_969 +)
   Destination:    FF         Data in        vga/config1/V_Count_Max_reg_i0  (to clk_c +)

   Delay:               3.009ns  (13.6% logic, 86.4% route), 1 logic levels.

 Constraint Details:

      3.009ns physical path delay SLICE_121 to SLICE_174 exceeds
      (delay constraint based on source clock period of 2.251ns and destination clock period of 5.352ns)
      0.047ns delay constraint less
      9.537ns skew and
      0.303ns M_SET requirement (totaling -9.793ns) by 12.802ns

 Physical Path Details:

      Data path SLICE_121 to SLICE_174:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R17C37A.CLK to     R17C37A.Q0 SLICE_121 (from vga/config1/H_Left_Margin_nxt_8__N_969)
ROUTE         1     2.600     R17C37A.Q0 to     R24C26C.M1 vga/config1/V_Count_Max_nxt_0 (to clk_c)
                  --------
                    3.009   (13.6% logic, 86.4% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_121:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         C8.PAD to       C8.PADDI clk
ROUTE       273     2.572       C8.PADDI to    R17C19D.CLK clk_c
REG_DEL     ---     0.409    R17C19D.CLK to     R17C19D.Q0 cm/configCM/SLICE_342
ROUTE        62     4.722     R17C19D.Q0 to      R2C25D.B0 c_data_0
CTOF_DEL    ---     0.452      R2C25D.B0 to      R2C25D.F0 vga/config1/SLICE_519
ROUTE         5     0.406      R2C25D.F0 to      R2C25D.C1 c_data_1_derived_1
CTOF_DEL    ---     0.452      R2C25D.C1 to      R2C25D.F1 vga/config1/SLICE_519
ROUTE        41     3.059      R2C25D.F1 to    R17C37A.CLK vga/config1/H_Left_Margin_nxt_8__N_969
                  --------
                   13.135   (18.1% logic, 81.9% route), 4 logic levels.

      Destination Clock Path clk to SLICE_174:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         C8.PAD to       C8.PADDI clk
ROUTE       273     2.535       C8.PADDI to    R24C26C.CLK clk_c
                  --------
                    3.598   (29.5% logic, 70.5% route), 1 logic levels.


Error: The following path exceeds requirements by 11.942ns (weighted slack = -1359.863ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              vga/config1/H_Right_Margin_nxt_10__I_0_i2  (from vga/config1/H_Left_Margin_nxt_8__N_969 +)
   Destination:    FF         Data in        vga/config1/H_Right_Margin_reg_i1  (to clk_c +)

   Delay:               2.149ns  (19.0% logic, 81.0% route), 1 logic levels.

 Constraint Details:

      2.149ns physical path delay SLICE_156 to SLICE_195 exceeds
      (delay constraint based on source clock period of 2.251ns and destination clock period of 5.352ns)
      0.047ns delay constraint less
      9.537ns skew and
      0.303ns M_SET requirement (totaling -9.793ns) by 11.942ns

 Physical Path Details:

      Data path SLICE_156 to SLICE_195:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R19C24D.CLK to     R19C24D.Q1 SLICE_156 (from vga/config1/H_Left_Margin_nxt_8__N_969)
ROUTE         1     1.740     R19C24D.Q1 to     R24C24C.M0 vga/config1/H_Right_Margin_nxt_1 (to clk_c)
                  --------
                    2.149   (19.0% logic, 81.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_156:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         C8.PAD to       C8.PADDI clk
ROUTE       273     2.572       C8.PADDI to    R17C19D.CLK clk_c
REG_DEL     ---     0.409    R17C19D.CLK to     R17C19D.Q0 cm/configCM/SLICE_342
ROUTE        62     4.722     R17C19D.Q0 to      R2C25D.B0 c_data_0
CTOF_DEL    ---     0.452      R2C25D.B0 to      R2C25D.F0 vga/config1/SLICE_519
ROUTE         5     0.406      R2C25D.F0 to      R2C25D.C1 c_data_1_derived_1
CTOF_DEL    ---     0.452      R2C25D.C1 to      R2C25D.F1 vga/config1/SLICE_519
ROUTE        41     3.059      R2C25D.F1 to    R19C24D.CLK vga/config1/H_Left_Margin_nxt_8__N_969
                  --------
                   13.135   (18.1% logic, 81.9% route), 4 logic levels.

      Destination Clock Path clk to SLICE_195:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         C8.PAD to       C8.PADDI clk
ROUTE       273     2.535       C8.PADDI to    R24C24C.CLK clk_c
                  --------
                    3.598   (29.5% logic, 70.5% route), 1 logic levels.


Error: The following path exceeds requirements by 11.936ns (weighted slack = -1359.180ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              vga/config1/V_Right_Margin_nxt_9__I_0_i7  (from vga/config1/H_Left_Margin_nxt_8__N_969 +)
   Destination:    FF         Data in        vga/config1/V_Right_Margin_reg_i6  (to clk_c +)

   Delay:               2.217ns  (18.4% logic, 81.6% route), 1 logic levels.

 Constraint Details:

      2.217ns physical path delay vga/config1/SLICE_534 to SLICE_160 exceeds
      (delay constraint based on source clock period of 2.251ns and destination clock period of 5.352ns)
      0.047ns delay constraint less
      9.463ns skew and
      0.303ns M_SET requirement (totaling -9.719ns) by 11.936ns

 Physical Path Details:

      Data path vga/config1/SLICE_534 to SLICE_160:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R23C26A.CLK to     R23C26A.Q0 vga/config1/SLICE_534 (from vga/config1/H_Left_Margin_nxt_8__N_969)
ROUTE         1     1.808     R23C26A.Q0 to     R18C31A.M1 vga/config1/V_Right_Margin_nxt_6 (to clk_c)
                  --------
                    2.217   (18.4% logic, 81.6% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to vga/config1/SLICE_534:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         C8.PAD to       C8.PADDI clk
ROUTE       273     2.572       C8.PADDI to    R17C19D.CLK clk_c
REG_DEL     ---     0.409    R17C19D.CLK to     R17C19D.Q0 cm/configCM/SLICE_342
ROUTE        62     4.722     R17C19D.Q0 to      R2C25D.B0 c_data_0
CTOF_DEL    ---     0.452      R2C25D.B0 to      R2C25D.F0 vga/config1/SLICE_519
ROUTE         5     0.406      R2C25D.F0 to      R2C25D.C1 c_data_1_derived_1
CTOF_DEL    ---     0.452      R2C25D.C1 to      R2C25D.F1 vga/config1/SLICE_519
ROUTE        41     3.022      R2C25D.F1 to    R23C26A.CLK vga/config1/H_Left_Margin_nxt_8__N_969
                  --------
                   13.098   (18.1% logic, 81.9% route), 4 logic levels.

      Destination Clock Path clk to SLICE_160:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         C8.PAD to       C8.PADDI clk
ROUTE       273     2.572       C8.PADDI to    R18C31A.CLK clk_c
                  --------
                    3.635   (29.2% logic, 70.8% route), 1 logic levels.


Error: The following path exceeds requirements by 11.868ns (weighted slack = -1351.437ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              vga/config1/H_Left_Margin_nxt_8__I_0_i4  (from vga/config1/H_Left_Margin_nxt_8__N_969 +)
   Destination:    FF         Data in        vga/config1/H_Left_Margin_reg_i3  (to clk_c +)

   Delay:               2.149ns  (19.0% logic, 81.0% route), 1 logic levels.

 Constraint Details:

      2.149ns physical path delay vga/config1/SLICE_504 to SLICE_207 exceeds
      (delay constraint based on source clock period of 2.251ns and destination clock period of 5.352ns)
      0.047ns delay constraint less
      9.463ns skew and
      0.303ns M_SET requirement (totaling -9.719ns) by 11.868ns

 Physical Path Details:

      Data path vga/config1/SLICE_504 to SLICE_207:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R23C22C.CLK to     R23C22C.Q1 vga/config1/SLICE_504 (from vga/config1/H_Left_Margin_nxt_8__N_969)
ROUTE         1     1.740     R23C22C.Q1 to     R21C26A.M0 vga/config1/H_Left_Margin_nxt_3 (to clk_c)
                  --------
                    2.149   (19.0% logic, 81.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to vga/config1/SLICE_504:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         C8.PAD to       C8.PADDI clk
ROUTE       273     2.572       C8.PADDI to    R17C19D.CLK clk_c
REG_DEL     ---     0.409    R17C19D.CLK to     R17C19D.Q0 cm/configCM/SLICE_342
ROUTE        62     4.722     R17C19D.Q0 to      R2C25D.B0 c_data_0
CTOF_DEL    ---     0.452      R2C25D.B0 to      R2C25D.F0 vga/config1/SLICE_519
ROUTE         5     0.406      R2C25D.F0 to      R2C25D.C1 c_data_1_derived_1
CTOF_DEL    ---     0.452      R2C25D.C1 to      R2C25D.F1 vga/config1/SLICE_519
ROUTE        41     3.022      R2C25D.F1 to    R23C22C.CLK vga/config1/H_Left_Margin_nxt_8__N_969
                  --------
                   13.098   (18.1% logic, 81.9% route), 4 logic levels.

      Destination Clock Path clk to SLICE_207:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         C8.PAD to       C8.PADDI clk
ROUTE       273     2.572       C8.PADDI to    R21C26A.CLK clk_c
                  --------
                    3.635   (29.2% logic, 70.8% route), 1 logic levels.


Error: The following path exceeds requirements by 11.867ns (weighted slack = -1351.323ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              vga/config1/H_Count_Max_nxt_11__I_0_i2  (from vga/config1/H_Left_Margin_nxt_8__N_969 +)
   Destination:    FF         Data in        vga/config1/H_Count_Max_reg_i1  (to clk_c +)

   Delay:               2.111ns  (19.4% logic, 80.6% route), 1 logic levels.

 Constraint Details:

      2.111ns physical path delay SLICE_535 to SLICE_614 exceeds
      (delay constraint based on source clock period of 2.251ns and destination clock period of 5.352ns)
      0.047ns delay constraint less
      9.500ns skew and
      0.303ns M_SET requirement (totaling -9.756ns) by 11.867ns

 Physical Path Details:

      Data path SLICE_535 to SLICE_614:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R20C26B.CLK to     R20C26B.Q1 SLICE_535 (from vga/config1/H_Left_Margin_nxt_8__N_969)
ROUTE         1     1.702     R20C26B.Q1 to     R18C21A.M1 vga/config1/H_Count_Max_nxt_1 (to clk_c)
                  --------
                    2.111   (19.4% logic, 80.6% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_535:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         C8.PAD to       C8.PADDI clk
ROUTE       273     2.572       C8.PADDI to    R17C19D.CLK clk_c
REG_DEL     ---     0.409    R17C19D.CLK to     R17C19D.Q0 cm/configCM/SLICE_342
ROUTE        62     4.722     R17C19D.Q0 to      R2C25D.B0 c_data_0
CTOF_DEL    ---     0.452      R2C25D.B0 to      R2C25D.F0 vga/config1/SLICE_519
ROUTE         5     0.406      R2C25D.F0 to      R2C25D.C1 c_data_1_derived_1
CTOF_DEL    ---     0.452      R2C25D.C1 to      R2C25D.F1 vga/config1/SLICE_519
ROUTE        41     3.059      R2C25D.F1 to    R20C26B.CLK vga/config1/H_Left_Margin_nxt_8__N_969
                  --------
                   13.135   (18.1% logic, 81.9% route), 4 logic levels.

      Destination Clock Path clk to SLICE_614:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         C8.PAD to       C8.PADDI clk
ROUTE       273     2.572       C8.PADDI to    R18C21A.CLK clk_c
                  --------
                    3.635   (29.2% logic, 70.8% route), 1 logic levels.


Error: The following path exceeds requirements by 11.867ns (weighted slack = -1351.323ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              vga/config1/V_Sync_Pulse_nxt_7__I_0_i1  (from vga/config1/H_Left_Margin_nxt_8__N_969 +)
   Destination:    FF         Data in        vga/config1/V_Sync_Pulse_reg_i0  (to clk_c +)

   Delay:               2.111ns  (19.4% logic, 80.6% route), 1 logic levels.

 Constraint Details:

      2.111ns physical path delay SLICE_537 to SLICE_170 exceeds
      (delay constraint based on source clock period of 2.251ns and destination clock period of 5.352ns)
      0.047ns delay constraint less
      9.500ns skew and
      0.303ns M_SET requirement (totaling -9.756ns) by 11.867ns

 Physical Path Details:

      Data path SLICE_537 to SLICE_170:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R17C24A.CLK to     R17C24A.Q0 SLICE_537 (from vga/config1/H_Left_Margin_nxt_8__N_969)
ROUTE         1     1.702     R17C24A.Q0 to     R18C28C.M1 vga/config1/V_Sync_Pulse_nxt_0 (to clk_c)
                  --------
                    2.111   (19.4% logic, 80.6% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_537:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         C8.PAD to       C8.PADDI clk
ROUTE       273     2.572       C8.PADDI to    R17C19D.CLK clk_c
REG_DEL     ---     0.409    R17C19D.CLK to     R17C19D.Q0 cm/configCM/SLICE_342
ROUTE        62     4.722     R17C19D.Q0 to      R2C25D.B0 c_data_0
CTOF_DEL    ---     0.452      R2C25D.B0 to      R2C25D.F0 vga/config1/SLICE_519
ROUTE         5     0.406      R2C25D.F0 to      R2C25D.C1 c_data_1_derived_1
CTOF_DEL    ---     0.452      R2C25D.C1 to      R2C25D.F1 vga/config1/SLICE_519
ROUTE        41     3.059      R2C25D.F1 to    R17C24A.CLK vga/config1/H_Left_Margin_nxt_8__N_969
                  --------
                   13.135   (18.1% logic, 81.9% route), 4 logic levels.

      Destination Clock Path clk to SLICE_170:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         C8.PAD to       C8.PADDI clk
ROUTE       273     2.572       C8.PADDI to    R18C28C.CLK clk_c
                  --------
                    3.635   (29.2% logic, 70.8% route), 1 logic levels.


Error: The following path exceeds requirements by 11.867ns (weighted slack = -1351.323ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              vga/config1/V_Sync_Pulse_nxt_7__I_0_i5  (from vga/config1/H_Left_Margin_nxt_8__N_969 +)
   Destination:    FF         Data in        vga/config1/V_Sync_Pulse_reg_i4  (to clk_c +)

   Delay:               2.111ns  (19.4% logic, 80.6% route), 1 logic levels.

 Constraint Details:

      2.111ns physical path delay SLICE_539 to SLICE_168 exceeds
      (delay constraint based on source clock period of 2.251ns and destination clock period of 5.352ns)
      0.047ns delay constraint less
      9.500ns skew and
      0.303ns M_SET requirement (totaling -9.756ns) by 11.867ns

 Physical Path Details:

      Data path SLICE_539 to SLICE_168:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R19C25D.CLK to     R19C25D.Q1 SLICE_539 (from vga/config1/H_Left_Margin_nxt_8__N_969)
ROUTE         1     1.702     R19C25D.Q1 to     R18C29A.M1 vga/config1/V_Sync_Pulse_nxt_4 (to clk_c)
                  --------
                    2.111   (19.4% logic, 80.6% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_539:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         C8.PAD to       C8.PADDI clk
ROUTE       273     2.572       C8.PADDI to    R17C19D.CLK clk_c
REG_DEL     ---     0.409    R17C19D.CLK to     R17C19D.Q0 cm/configCM/SLICE_342
ROUTE        62     4.722     R17C19D.Q0 to      R2C25D.B0 c_data_0
CTOF_DEL    ---     0.452      R2C25D.B0 to      R2C25D.F0 vga/config1/SLICE_519
ROUTE         5     0.406      R2C25D.F0 to      R2C25D.C1 c_data_1_derived_1
CTOF_DEL    ---     0.452      R2C25D.C1 to      R2C25D.F1 vga/config1/SLICE_519
ROUTE        41     3.059      R2C25D.F1 to    R19C25D.CLK vga/config1/H_Left_Margin_nxt_8__N_969
                  --------
                   13.135   (18.1% logic, 81.9% route), 4 logic levels.

      Destination Clock Path clk to SLICE_168:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         C8.PAD to       C8.PADDI clk
ROUTE       273     2.572       C8.PADDI to    R18C29A.CLK clk_c
                  --------
                    3.635   (29.2% logic, 70.8% route), 1 logic levels.


Error: The following path exceeds requirements by 11.806ns (weighted slack = -1344.377ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              vga/config1/H_Right_Margin_nxt_10__I_0_i1  (from vga/config1/H_Left_Margin_nxt_8__N_969 +)
   Destination:    FF         Data in        vga/config1/H_Right_Margin_reg_i0  (to clk_c +)

   Delay:               2.013ns  (20.3% logic, 79.7% route), 1 logic levels.

 Constraint Details:

      2.013ns physical path delay SLICE_156 to SLICE_197 exceeds
      (delay constraint based on source clock period of 2.251ns and destination clock period of 5.352ns)
      0.047ns delay constraint less
      9.537ns skew and
      0.303ns M_SET requirement (totaling -9.793ns) by 11.806ns

 Physical Path Details:

      Data path SLICE_156 to SLICE_197:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R19C24D.CLK to     R19C24D.Q0 SLICE_156 (from vga/config1/H_Left_Margin_nxt_8__N_969)
ROUTE         1     1.604     R19C24D.Q0 to     R24C24B.M1 vga/config1/H_Right_Margin_nxt_0 (to clk_c)
                  --------
                    2.013   (20.3% logic, 79.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_156:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         C8.PAD to       C8.PADDI clk
ROUTE       273     2.572       C8.PADDI to    R17C19D.CLK clk_c
REG_DEL     ---     0.409    R17C19D.CLK to     R17C19D.Q0 cm/configCM/SLICE_342
ROUTE        62     4.722     R17C19D.Q0 to      R2C25D.B0 c_data_0
CTOF_DEL    ---     0.452      R2C25D.B0 to      R2C25D.F0 vga/config1/SLICE_519
ROUTE         5     0.406      R2C25D.F0 to      R2C25D.C1 c_data_1_derived_1
CTOF_DEL    ---     0.452      R2C25D.C1 to      R2C25D.F1 vga/config1/SLICE_519
ROUTE        41     3.059      R2C25D.F1 to    R19C24D.CLK vga/config1/H_Left_Margin_nxt_8__N_969
                  --------
                   13.135   (18.1% logic, 81.9% route), 4 logic levels.

      Destination Clock Path clk to SLICE_197:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         C8.PAD to       C8.PADDI clk
ROUTE       273     2.535       C8.PADDI to    R24C24B.CLK clk_c
                  --------
                    3.598   (29.5% logic, 70.5% route), 1 logic levels.

Warning:   0.680MHz is the maximum frequency for this preference.


================================================================================
Preference: FREQUENCY NET "clk_LM" 444.247000 MHz ;
            13 items scored, 13 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 2.745ns (weighted slack = -11.214ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cm/configCM/Config_Notification_Valid_reg_152  (from clk_c +)
   Destination:    FF         Data in        FIFO_CM_error/r_empty_reg_23  (to clk_LM +)

   Delay:               4.403ns  (29.8% logic, 70.2% route), 3 logic levels.

 Constraint Details:

      4.403ns physical path delay cm/configCM/SLICE_245 to SLICE_587 exceeds
      (delay constraint based on source clock period of 5.352ns and destination clock period of 2.251ns)
      0.551ns delay constraint less
     -1.356ns skew and
      0.249ns CE_SET requirement (totaling 1.658ns) by 2.745ns

 Physical Path Details:

      Data path cm/configCM/SLICE_245 to SLICE_587:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R19C19D.CLK to     R19C19D.Q0 cm/configCM/SLICE_245 (from clk_c)
ROUTE         5     1.380     R19C19D.Q0 to     R18C22A.B0 Config_Notification_Valid
CTOF_DEL    ---     0.452     R18C22A.B0 to     R18C22A.F0 FIFO_CM_error/SLICE_271
ROUTE         4     0.291     R18C22A.F0 to     R18C22B.D0 FIFO_CM_error/n9162
CTOF_DEL    ---     0.452     R18C22B.D0 to     R18C22B.F0 SLICE_652
ROUTE         1     1.419     R18C22B.F0 to     R20C26D.CE FIFO_CM_error/clk_LM_enable_4 (to clk_LM)
                  --------
                    4.403   (29.8% logic, 70.2% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to cm/configCM/SLICE_245:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         C8.PAD to       C8.PADDI clk
ROUTE       273     2.572       C8.PADDI to    R19C19D.CLK clk_c
                  --------
                    3.635   (29.2% logic, 70.8% route), 1 logic levels.

      Destination Clock Path clk to SLICE_587:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         C8.PAD to       C8.PADDI clk
ROUTE       273     2.572       C8.PADDI to    R21C26D.CLK clk_c
REG_DEL     ---     0.409    R21C26D.CLK to     R21C26D.Q0 SLICE_372
ROUTE        13     0.947     R21C26D.Q0 to    R20C26D.CLK clk_LM
                  --------
                    4.991   (29.5% logic, 70.5% route), 2 logic levels.


Error: The following path exceeds requirements by 2.609ns (weighted slack = -10.659ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cm/configCM/Error_Valid_reg_154  (from clk_c +)
   Destination:    FF         Data in        FIFO_CM_error/r_empty_reg_23  (to clk_LM +)

   Delay:               4.267ns  (30.8% logic, 69.2% route), 3 logic levels.

 Constraint Details:

      4.267ns physical path delay cm/configCM/SLICE_267 to SLICE_587 exceeds
      (delay constraint based on source clock period of 5.352ns and destination clock period of 2.251ns)
      0.551ns delay constraint less
     -1.356ns skew and
      0.249ns CE_SET requirement (totaling 1.658ns) by 2.609ns

 Physical Path Details:

      Data path cm/configCM/SLICE_267 to SLICE_587:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R17C20C.CLK to     R17C20C.Q0 cm/configCM/SLICE_267 (from clk_c)
ROUTE         5     1.244     R17C20C.Q0 to     R18C22A.D0 Error_Valid
CTOF_DEL    ---     0.452     R18C22A.D0 to     R18C22A.F0 FIFO_CM_error/SLICE_271
ROUTE         4     0.291     R18C22A.F0 to     R18C22B.D0 FIFO_CM_error/n9162
CTOF_DEL    ---     0.452     R18C22B.D0 to     R18C22B.F0 SLICE_652
ROUTE         1     1.419     R18C22B.F0 to     R20C26D.CE FIFO_CM_error/clk_LM_enable_4 (to clk_LM)
                  --------
                    4.267   (30.8% logic, 69.2% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to cm/configCM/SLICE_267:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         C8.PAD to       C8.PADDI clk
ROUTE       273     2.572       C8.PADDI to    R17C20C.CLK clk_c
                  --------
                    3.635   (29.2% logic, 70.8% route), 1 logic levels.

      Destination Clock Path clk to SLICE_587:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         C8.PAD to       C8.PADDI clk
ROUTE       273     2.572       C8.PADDI to    R21C26D.CLK clk_c
REG_DEL     ---     0.409    R21C26D.CLK to     R21C26D.Q0 SLICE_372
ROUTE        13     0.947     R21C26D.Q0 to    R20C26D.CLK clk_LM
                  --------
                    4.991   (29.5% logic, 70.5% route), 2 logic levels.


Error: The following path exceeds requirements by 2.061ns (weighted slack = -8.420ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cm/assignCM/VGA_Notification_Valid_reg_119  (from clk_c +)
   Destination:    FF         Data in        FIFO_CM_error/r_empty_reg_23  (to clk_LM +)

   Delay:               3.719ns  (35.3% logic, 64.7% route), 3 logic levels.

 Constraint Details:

      3.719ns physical path delay cm/assignCM/SLICE_317 to SLICE_587 exceeds
      (delay constraint based on source clock period of 5.352ns and destination clock period of 2.251ns)
      0.551ns delay constraint less
     -1.356ns skew and
      0.249ns CE_SET requirement (totaling 1.658ns) by 2.061ns

 Physical Path Details:

      Data path cm/assignCM/SLICE_317 to SLICE_587:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R18C21C.CLK to     R18C21C.Q0 cm/assignCM/SLICE_317 (from clk_c)
ROUTE         5     0.696     R18C21C.Q0 to     R18C22A.C0 VGA_Notification_Valid
CTOF_DEL    ---     0.452     R18C22A.C0 to     R18C22A.F0 FIFO_CM_error/SLICE_271
ROUTE         4     0.291     R18C22A.F0 to     R18C22B.D0 FIFO_CM_error/n9162
CTOF_DEL    ---     0.452     R18C22B.D0 to     R18C22B.F0 SLICE_652
ROUTE         1     1.419     R18C22B.F0 to     R20C26D.CE FIFO_CM_error/clk_LM_enable_4 (to clk_LM)
                  --------
                    3.719   (35.3% logic, 64.7% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to cm/assignCM/SLICE_317:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         C8.PAD to       C8.PADDI clk
ROUTE       273     2.572       C8.PADDI to    R18C21C.CLK clk_c
                  --------
                    3.635   (29.2% logic, 70.8% route), 1 logic levels.

      Destination Clock Path clk to SLICE_587:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         C8.PAD to       C8.PADDI clk
ROUTE       273     2.572       C8.PADDI to    R21C26D.CLK clk_c
REG_DEL     ---     0.409    R21C26D.CLK to     R21C26D.Q0 SLICE_372
ROUTE        13     0.947     R21C26D.Q0 to    R20C26D.CLK clk_LM
                  --------
                    4.991   (29.5% logic, 70.5% route), 2 logic levels.


Error: The following path exceeds requirements by 3.938ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uart/UART_STATE/valid_out_reg_83  (from clk_UART +)
   Destination:    FF         Data in        FIFO_UART_CM/r_empty_reg_23  (to clk_LM +)

   Delay:               4.403ns  (19.6% logic, 80.4% route), 2 logic levels.

 Constraint Details:

      4.403ns physical path delay uart/UART_STATE/SLICE_314 to SLICE_632 exceeds
      2.251ns delay constraint less
      1.537ns skew and
      0.249ns CE_SET requirement (totaling 0.465ns) by 3.938ns

 Physical Path Details:

      Data path uart/UART_STATE/SLICE_314 to SLICE_632:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R16C25C.CLK to     R16C25C.Q0 uart/UART_STATE/SLICE_314 (from clk_UART)
ROUTE         7     1.569     R16C25C.Q0 to     R18C25C.A0 UART_valid_out
CTOF_DEL    ---     0.452     R18C25C.A0 to     R18C25C.F0 SLICE_628
ROUTE         1     1.973     R18C25C.F0 to     R18C26C.CE FIFO_UART_CM/clk_LM_enable_3 (to clk_LM)
                  --------
                    4.403   (19.6% logic, 80.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to uart/UART_STATE/SLICE_314:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         C8.PAD to       C8.PADDI clk
ROUTE       273     2.535       C8.PADDI to    R23C26B.CLK clk_c
REG_DEL     ---     0.409    R23C26B.CLK to     R23C26B.Q0 SLICE_373
ROUTE        21     2.434     R23C26B.Q0 to    R16C25C.CLK clk_UART
                  --------
                    6.441   (22.9% logic, 77.1% route), 2 logic levels.

      Destination Clock Path clk to SLICE_632:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         C8.PAD to       C8.PADDI clk
ROUTE       273     2.572       C8.PADDI to    R21C26D.CLK clk_c
REG_DEL     ---     0.409    R21C26D.CLK to     R21C26D.Q0 SLICE_372
ROUTE        13     0.860     R21C26D.Q0 to    R18C26C.CLK clk_LM
                  --------
                    4.904   (30.0% logic, 70.0% route), 2 logic levels.


Error: The following path exceeds requirements by 3.503ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              db/DB_DF_UART/sync_ff_18  (from clk_DB +)
   Destination:    FF         Data in        FIFO_CM_error/r_empty_reg_23  (to clk_LM +)

   Delay:               4.826ns  (27.2% logic, 72.8% route), 3 logic levels.

 Constraint Details:

      4.826ns physical path delay SLICE_625 to SLICE_587 exceeds
      2.251ns delay constraint less
      0.679ns skew and
      0.249ns CE_SET requirement (totaling 1.323ns) by 3.503ns

 Physical Path Details:

      Data path SLICE_625 to SLICE_587:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R19C25C.CLK to     R19C25C.Q0 SLICE_625 (from clk_DB)
ROUTE        14     1.803     R19C25C.Q0 to     R18C22A.A0 button_signal_DEBUG_UART
CTOF_DEL    ---     0.452     R18C22A.A0 to     R18C22A.F0 FIFO_CM_error/SLICE_271
ROUTE         4     0.291     R18C22A.F0 to     R18C22B.D0 FIFO_CM_error/n9162
CTOF_DEL    ---     0.452     R18C22B.D0 to     R18C22B.F0 SLICE_652
ROUTE         1     1.419     R18C22B.F0 to     R20C26D.CE FIFO_CM_error/clk_LM_enable_4 (to clk_LM)
                  --------
                    4.826   (27.2% logic, 72.8% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_625:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         C8.PAD to       C8.PADDI clk
ROUTE       273     2.572       C8.PADDI to    R19C23D.CLK clk_c
REG_DEL     ---     0.409    R19C23D.CLK to     R19C23D.Q0 SLICE_371
ROUTE        12     1.626     R19C23D.Q0 to    R19C25C.CLK clk_DB
                  --------
                    5.670   (26.0% logic, 74.0% route), 2 logic levels.

      Destination Clock Path clk to SLICE_587:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         C8.PAD to       C8.PADDI clk
ROUTE       273     2.572       C8.PADDI to    R21C26D.CLK clk_c
REG_DEL     ---     0.409    R21C26D.CLK to     R21C26D.Q0 SLICE_372
ROUTE        13     0.947     R21C26D.Q0 to    R20C26D.CLK clk_LM
                  --------
                    4.991   (29.5% logic, 70.5% route), 2 logic levels.


Error: The following path exceeds requirements by 3.420ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              db/DB_DF_UART/sync_ff_18  (from clk_DB +)
   Destination:    FF         Data in        FIFO_UART_CM/r_empty_reg_23  (to clk_LM +)

   Delay:               4.656ns  (18.5% logic, 81.5% route), 2 logic levels.

 Constraint Details:

      4.656ns physical path delay SLICE_625 to SLICE_632 exceeds
      2.251ns delay constraint less
      0.766ns skew and
      0.249ns CE_SET requirement (totaling 1.236ns) by 3.420ns

 Physical Path Details:

      Data path SLICE_625 to SLICE_632:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R19C25C.CLK to     R19C25C.Q0 SLICE_625 (from clk_DB)
ROUTE        14     1.822     R19C25C.Q0 to     R18C25C.D0 button_signal_DEBUG_UART
CTOF_DEL    ---     0.452     R18C25C.D0 to     R18C25C.F0 SLICE_628
ROUTE         1     1.973     R18C25C.F0 to     R18C26C.CE FIFO_UART_CM/clk_LM_enable_3 (to clk_LM)
                  --------
                    4.656   (18.5% logic, 81.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_625:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         C8.PAD to       C8.PADDI clk
ROUTE       273     2.572       C8.PADDI to    R19C23D.CLK clk_c
REG_DEL     ---     0.409    R19C23D.CLK to     R19C23D.Q0 SLICE_371
ROUTE        12     1.626     R19C23D.Q0 to    R19C25C.CLK clk_DB
                  --------
                    5.670   (26.0% logic, 74.0% route), 2 logic levels.

      Destination Clock Path clk to SLICE_632:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         C8.PAD to       C8.PADDI clk
ROUTE       273     2.572       C8.PADDI to    R21C26D.CLK clk_c
REG_DEL     ---     0.409    R21C26D.CLK to     R21C26D.Q0 SLICE_372
ROUTE        13     0.860     R21C26D.Q0 to    R18C26C.CLK clk_LM
                  --------
                    4.904   (30.0% logic, 70.0% route), 2 logic levels.


Error: The following path exceeds requirements by 3.258ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              FIFO_UART_CM/w_empty_reg_21  (from clk_UART +)
   Destination:    FF         Data in        FIFO_UART_CM/r_empty_reg_23  (to clk_LM +)

   Delay:               3.723ns  (23.1% logic, 76.9% route), 2 logic levels.

 Constraint Details:

      3.723ns physical path delay FIFO_UART_CM/SLICE_276 to SLICE_632 exceeds
      2.251ns delay constraint less
      1.537ns skew and
      0.249ns CE_SET requirement (totaling 0.465ns) by 3.258ns

 Physical Path Details:

      Data path FIFO_UART_CM/SLICE_276 to SLICE_632:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R18C26B.CLK to     R18C26B.Q0 FIFO_UART_CM/SLICE_276 (from clk_UART)
ROUTE         2     0.889     R18C26B.Q0 to     R18C25C.B0 FIFO_UART_CM/w_empty_reg
CTOF_DEL    ---     0.452     R18C25C.B0 to     R18C25C.F0 SLICE_628
ROUTE         1     1.973     R18C25C.F0 to     R18C26C.CE FIFO_UART_CM/clk_LM_enable_3 (to clk_LM)
                  --------
                    3.723   (23.1% logic, 76.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to FIFO_UART_CM/SLICE_276:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         C8.PAD to       C8.PADDI clk
ROUTE       273     2.535       C8.PADDI to    R23C26B.CLK clk_c
REG_DEL     ---     0.409    R23C26B.CLK to     R23C26B.Q0 SLICE_373
ROUTE        21     2.434     R23C26B.Q0 to    R18C26B.CLK clk_UART
                  --------
                    6.441   (22.9% logic, 77.1% route), 2 logic levels.

      Destination Clock Path clk to SLICE_632:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         C8.PAD to       C8.PADDI clk
ROUTE       273     2.572       C8.PADDI to    R21C26D.CLK clk_c
REG_DEL     ---     0.409    R21C26D.CLK to     R21C26D.Q0 SLICE_372
ROUTE        13     0.860     R21C26D.Q0 to    R18C26C.CLK clk_LM
                  --------
                    4.904   (30.0% logic, 70.0% route), 2 logic levels.


Error: The following path exceeds requirements by 3.149ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              db/DB_DF_UART/sync_ff_18  (from clk_DB +)
   Destination:    FF         Data in        FIFO_UART_info/r_empty_reg_23  (to clk_LM +)

   Delay:               4.917ns  (17.5% logic, 82.5% route), 2 logic levels.

 Constraint Details:

      4.917ns physical path delay SLICE_625 to SLICE_224 exceeds
      2.251ns delay constraint less
      0.234ns skew and
      0.249ns CE_SET requirement (totaling 1.768ns) by 3.149ns

 Physical Path Details:

      Data path SLICE_625 to SLICE_224:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R19C25C.CLK to     R19C25C.Q0 SLICE_625 (from clk_DB)
ROUTE        14     2.287     R19C25C.Q0 to     R18C25C.C1 button_signal_DEBUG_UART
CTOF_DEL    ---     0.452     R18C25C.C1 to     R18C25C.F1 SLICE_628
ROUTE         1     1.769     R18C25C.F1 to     R21C22A.CE FIFO_UART_info/clk_LM_enable_1 (to clk_LM)
                  --------
                    4.917   (17.5% logic, 82.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_625:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         C8.PAD to       C8.PADDI clk
ROUTE       273     2.572       C8.PADDI to    R19C23D.CLK clk_c
REG_DEL     ---     0.409    R19C23D.CLK to     R19C23D.Q0 SLICE_371
ROUTE        12     1.626     R19C23D.Q0 to    R19C25C.CLK clk_DB
                  --------
                    5.670   (26.0% logic, 74.0% route), 2 logic levels.

      Destination Clock Path clk to SLICE_224:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         C8.PAD to       C8.PADDI clk
ROUTE       273     2.572       C8.PADDI to    R21C26D.CLK clk_c
REG_DEL     ---     0.409    R21C26D.CLK to     R21C26D.Q0 SLICE_372
ROUTE        13     1.392     R21C26D.Q0 to    R21C22A.CLK clk_LM
                  --------
                    5.436   (27.1% logic, 72.9% route), 2 logic levels.


Error: The following path exceeds requirements by 2.835ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uart/UART_STATE/valid_out_reg_83  (from clk_UART +)
   Destination:    FF         Data in        FIFO_UART_info/r_empty_reg_23  (to clk_LM +)

   Delay:               3.832ns  (22.5% logic, 77.5% route), 2 logic levels.

 Constraint Details:

      3.832ns physical path delay uart/UART_STATE/SLICE_314 to SLICE_224 exceeds
      2.251ns delay constraint less
      1.005ns skew and
      0.249ns CE_SET requirement (totaling 0.997ns) by 2.835ns

 Physical Path Details:

      Data path uart/UART_STATE/SLICE_314 to SLICE_224:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R16C25C.CLK to     R16C25C.Q0 uart/UART_STATE/SLICE_314 (from clk_UART)
ROUTE         7     1.202     R16C25C.Q0 to     R18C25C.D1 UART_valid_out
CTOF_DEL    ---     0.452     R18C25C.D1 to     R18C25C.F1 SLICE_628
ROUTE         1     1.769     R18C25C.F1 to     R21C22A.CE FIFO_UART_info/clk_LM_enable_1 (to clk_LM)
                  --------
                    3.832   (22.5% logic, 77.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to uart/UART_STATE/SLICE_314:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         C8.PAD to       C8.PADDI clk
ROUTE       273     2.535       C8.PADDI to    R23C26B.CLK clk_c
REG_DEL     ---     0.409    R23C26B.CLK to     R23C26B.Q0 SLICE_373
ROUTE        21     2.434     R23C26B.Q0 to    R16C25C.CLK clk_UART
                  --------
                    6.441   (22.9% logic, 77.1% route), 2 logic levels.

      Destination Clock Path clk to SLICE_224:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         C8.PAD to       C8.PADDI clk
ROUTE       273     2.572       C8.PADDI to    R21C26D.CLK clk_c
REG_DEL     ---     0.409    R21C26D.CLK to     R21C26D.Q0 SLICE_372
ROUTE        13     1.392     R21C26D.Q0 to    R21C22A.CLK clk_LM
                  --------
                    5.436   (27.1% logic, 72.9% route), 2 logic levels.


Error: The following path exceeds requirements by 2.494ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              FIFO_UART_info/w_empty_reg_21  (from clk_UART +)
   Destination:    FF         Data in        FIFO_UART_info/r_empty_reg_23  (to clk_LM +)

   Delay:               3.491ns  (24.7% logic, 75.3% route), 2 logic levels.

 Constraint Details:

      3.491ns physical path delay FIFO_UART_info/SLICE_282 to SLICE_224 exceeds
      2.251ns delay constraint less
      1.005ns skew and
      0.249ns CE_SET requirement (totaling 0.997ns) by 2.494ns

 Physical Path Details:

      Data path FIFO_UART_info/SLICE_282 to SLICE_224:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R18C25D.CLK to     R18C25D.Q0 FIFO_UART_info/SLICE_282 (from clk_UART)
ROUTE         2     0.861     R18C25D.Q0 to     R18C25C.A1 FIFO_UART_info/w_empty_reg
CTOF_DEL    ---     0.452     R18C25C.A1 to     R18C25C.F1 SLICE_628
ROUTE         1     1.769     R18C25C.F1 to     R21C22A.CE FIFO_UART_info/clk_LM_enable_1 (to clk_LM)
                  --------
                    3.491   (24.7% logic, 75.3% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to FIFO_UART_info/SLICE_282:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         C8.PAD to       C8.PADDI clk
ROUTE       273     2.535       C8.PADDI to    R23C26B.CLK clk_c
REG_DEL     ---     0.409    R23C26B.CLK to     R23C26B.Q0 SLICE_373
ROUTE        21     2.434     R23C26B.Q0 to    R18C25D.CLK clk_UART
                  --------
                    6.441   (22.9% logic, 77.1% route), 2 logic levels.

      Destination Clock Path clk to SLICE_224:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         C8.PAD to       C8.PADDI clk
ROUTE       273     2.572       C8.PADDI to    R21C26D.CLK clk_c
REG_DEL     ---     0.409    R21C26D.CLK to     R21C26D.Q0 SLICE_372
ROUTE        13     1.392     R21C26D.Q0 to    R21C22A.CLK clk_LM
                  --------
                    5.436   (27.1% logic, 72.9% route), 2 logic levels.

Warning:  74.272MHz is the maximum frequency for this preference.


================================================================================
Preference: FREQUENCY NET "clk_UART" 444.247000 MHz ;
            60 items scored, 31 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 1.213ns (weighted slack = -4.955ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uart/SAMPLER/val_reg_1264__i0  (from clk_c +)
   Destination:    FF         Data in        uart/SAMPLER/out_reg_44  (to clk_UART +)

   Delay:               4.358ns  (30.1% logic, 69.9% route), 3 logic levels.

 Constraint Details:

      4.358ns physical path delay uart/SAMPLER/SLICE_463 to uart/SAMPLER/SLICE_440 exceeds
      (delay constraint based on source clock period of 5.352ns and destination clock period of 2.251ns)
      0.551ns delay constraint less
     -2.843ns skew and
      0.249ns CE_SET requirement (totaling 3.145ns) by 1.213ns

 Physical Path Details:

      Data path uart/SAMPLER/SLICE_463 to uart/SAMPLER/SLICE_440:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R13C26D.CLK to     R13C26D.Q0 uart/SAMPLER/SLICE_463 (from clk_c)
ROUTE         8     1.431     R13C26D.Q0 to     R14C25D.D1 uart/SAMPLER/val_reg_0
CTOF_DEL    ---     0.452     R14C25D.D1 to     R14C25D.F1 SLICE_578
ROUTE         3     0.399     R14C25D.F1 to     R14C25D.C0 n9168
CTOF_DEL    ---     0.452     R14C25D.C0 to     R14C25D.F0 SLICE_578
ROUTE         1     1.215     R14C25D.F0 to     R13C24B.CE clk_UART_enable_3 (to clk_UART)
                  --------
                    4.358   (30.1% logic, 69.9% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to uart/SAMPLER/SLICE_463:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         C8.PAD to       C8.PADDI clk
ROUTE       273     2.535       C8.PADDI to    R13C26D.CLK clk_c
                  --------
                    3.598   (29.5% logic, 70.5% route), 1 logic levels.

      Destination Clock Path clk to uart/SAMPLER/SLICE_440:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         C8.PAD to       C8.PADDI clk
ROUTE       273     2.535       C8.PADDI to    R23C26B.CLK clk_c
REG_DEL     ---     0.409    R23C26B.CLK to     R23C26B.Q0 SLICE_373
ROUTE        21     2.434     R23C26B.Q0 to    R13C24B.CLK clk_UART
                  --------
                    6.441   (22.9% logic, 77.1% route), 2 logic levels.


Error: The following path exceeds requirements by 0.971ns (weighted slack = -3.967ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uart/SAMPLER/val_reg_1264__i1  (from clk_c +)
   Destination:    FF         Data in        uart/SAMPLER/out_reg_44  (to clk_UART +)

   Delay:               4.116ns  (31.9% logic, 68.1% route), 3 logic levels.

 Constraint Details:

      4.116ns physical path delay uart/SAMPLER/SLICE_463 to uart/SAMPLER/SLICE_440 exceeds
      (delay constraint based on source clock period of 5.352ns and destination clock period of 2.251ns)
      0.551ns delay constraint less
     -2.843ns skew and
      0.249ns CE_SET requirement (totaling 3.145ns) by 0.971ns

 Physical Path Details:

      Data path uart/SAMPLER/SLICE_463 to uart/SAMPLER/SLICE_440:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R13C26D.CLK to     R13C26D.Q1 uart/SAMPLER/SLICE_463 (from clk_c)
ROUTE         7     1.189     R13C26D.Q1 to     R14C25D.A1 uart/SAMPLER/val_reg_1
CTOF_DEL    ---     0.452     R14C25D.A1 to     R14C25D.F1 SLICE_578
ROUTE         3     0.399     R14C25D.F1 to     R14C25D.C0 n9168
CTOF_DEL    ---     0.452     R14C25D.C0 to     R14C25D.F0 SLICE_578
ROUTE         1     1.215     R14C25D.F0 to     R13C24B.CE clk_UART_enable_3 (to clk_UART)
                  --------
                    4.116   (31.9% logic, 68.1% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to uart/SAMPLER/SLICE_463:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         C8.PAD to       C8.PADDI clk
ROUTE       273     2.535       C8.PADDI to    R13C26D.CLK clk_c
                  --------
                    3.598   (29.5% logic, 70.5% route), 1 logic levels.

      Destination Clock Path clk to uart/SAMPLER/SLICE_440:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         C8.PAD to       C8.PADDI clk
ROUTE       273     2.535       C8.PADDI to    R23C26B.CLK clk_c
REG_DEL     ---     0.409    R23C26B.CLK to     R23C26B.Q0 SLICE_373
ROUTE        21     2.434     R23C26B.Q0 to    R13C24B.CLK clk_UART
                  --------
                    6.441   (22.9% logic, 77.1% route), 2 logic levels.


Error: The following path exceeds requirements by 0.903ns (weighted slack = -3.689ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uart/SAMPLER/val_reg_1264__i3  (from clk_c +)
   Destination:    FF         Data in        uart/SAMPLER/out_reg_44  (to clk_UART +)

   Delay:               4.048ns  (32.4% logic, 67.6% route), 3 logic levels.

 Constraint Details:

      4.048ns physical path delay uart/SAMPLER/SLICE_464 to uart/SAMPLER/SLICE_440 exceeds
      (delay constraint based on source clock period of 5.352ns and destination clock period of 2.251ns)
      0.551ns delay constraint less
     -2.843ns skew and
      0.249ns CE_SET requirement (totaling 3.145ns) by 0.903ns

 Physical Path Details:

      Data path uart/SAMPLER/SLICE_464 to uart/SAMPLER/SLICE_440:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R13C26B.CLK to     R13C26B.Q1 uart/SAMPLER/SLICE_464 (from clk_c)
ROUTE         5     1.243     R13C26B.Q1 to     R14C26A.A1 uart/SAMPLER/val_reg_3
CTOF_DEL    ---     0.452     R14C26A.A1 to     R14C26A.F1 SLICE_573
ROUTE         2     0.277     R14C26A.F1 to     R14C25D.D0 n9169
CTOF_DEL    ---     0.452     R14C25D.D0 to     R14C25D.F0 SLICE_578
ROUTE         1     1.215     R14C25D.F0 to     R13C24B.CE clk_UART_enable_3 (to clk_UART)
                  --------
                    4.048   (32.4% logic, 67.6% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to uart/SAMPLER/SLICE_464:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         C8.PAD to       C8.PADDI clk
ROUTE       273     2.535       C8.PADDI to    R13C26B.CLK clk_c
                  --------
                    3.598   (29.5% logic, 70.5% route), 1 logic levels.

      Destination Clock Path clk to uart/SAMPLER/SLICE_440:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         C8.PAD to       C8.PADDI clk
ROUTE       273     2.535       C8.PADDI to    R23C26B.CLK clk_c
REG_DEL     ---     0.409    R23C26B.CLK to     R23C26B.Q0 SLICE_373
ROUTE        21     2.434     R23C26B.Q0 to    R13C24B.CLK clk_UART
                  --------
                    6.441   (22.9% logic, 77.1% route), 2 logic levels.


Error: The following path exceeds requirements by 2.986ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uart/UART_CONFIG/c_ready_reg_22  (from clk_VGA +)
   Destination:    FF         Data in        uart/UART_STATE/valid_error_reg_82  (to clk_UART +)

   Delay:               5.769ns  (14.9% logic, 85.1% route), 2 logic levels.

 Constraint Details:

      5.769ns physical path delay SLICE_345 to uart/SLICE_313 exceeds
      2.251ns delay constraint less
     -1.180ns skew and
      0.648ns LSRREC_SET requirement (totaling 2.783ns) by 2.986ns

 Physical Path Details:

      Data path SLICE_345 to uart/SLICE_313:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R19C21C.CLK to     R19C21C.Q0 SLICE_345 (from clk_VGA)
ROUTE         2     2.182     R19C21C.Q0 to      R9C24C.C0 c_ready_1
CTOF_DEL    ---     0.452      R9C24C.C0 to      R9C24C.F0 cm/configCM/SLICE_648
ROUTE        15     2.726      R9C24C.F0 to    R14C24B.LSR rst_n_N_350 (to clk_UART)
                  --------
                    5.769   (14.9% logic, 85.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_345:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         C8.PAD to       C8.PADDI clk
ROUTE       273     2.572       C8.PADDI to    R17C22B.CLK clk_c
REG_DEL     ---     0.409    R17C22B.CLK to     R17C22B.Q0 SLICE_374
ROUTE        10     1.217     R17C22B.Q0 to    R19C21C.CLK clk_VGA
                  --------
                    5.261   (28.0% logic, 72.0% route), 2 logic levels.

      Destination Clock Path clk to uart/SLICE_313:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         C8.PAD to       C8.PADDI clk
ROUTE       273     2.535       C8.PADDI to    R23C26B.CLK clk_c
REG_DEL     ---     0.409    R23C26B.CLK to     R23C26B.Q0 SLICE_373
ROUTE        21     2.434     R23C26B.Q0 to    R14C24B.CLK clk_UART
                  --------
                    6.441   (22.9% logic, 77.1% route), 2 logic levels.


Error: The following path exceeds requirements by 2.986ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uart/UART_CONFIG/c_ready_reg_22  (from clk_VGA +)
   Destination:    FF         Data in        uart/UART_STATE/valid_out_reg_83  (to clk_UART +)

   Delay:               5.769ns  (14.9% logic, 85.1% route), 2 logic levels.

 Constraint Details:

      5.769ns physical path delay SLICE_345 to uart/UART_STATE/SLICE_314 exceeds
      2.251ns delay constraint less
     -1.180ns skew and
      0.648ns LSRREC_SET requirement (totaling 2.783ns) by 2.986ns

 Physical Path Details:

      Data path SLICE_345 to uart/UART_STATE/SLICE_314:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R19C21C.CLK to     R19C21C.Q0 SLICE_345 (from clk_VGA)
ROUTE         2     2.182     R19C21C.Q0 to      R9C24C.C0 c_ready_1
CTOF_DEL    ---     0.452      R9C24C.C0 to      R9C24C.F0 cm/configCM/SLICE_648
ROUTE        15     2.726      R9C24C.F0 to    R16C25C.LSR rst_n_N_350 (to clk_UART)
                  --------
                    5.769   (14.9% logic, 85.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_345:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         C8.PAD to       C8.PADDI clk
ROUTE       273     2.572       C8.PADDI to    R17C22B.CLK clk_c
REG_DEL     ---     0.409    R17C22B.CLK to     R17C22B.Q0 SLICE_374
ROUTE        10     1.217     R17C22B.Q0 to    R19C21C.CLK clk_VGA
                  --------
                    5.261   (28.0% logic, 72.0% route), 2 logic levels.

      Destination Clock Path clk to uart/UART_STATE/SLICE_314:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         C8.PAD to       C8.PADDI clk
ROUTE       273     2.535       C8.PADDI to    R23C26B.CLK clk_c
REG_DEL     ---     0.409    R23C26B.CLK to     R23C26B.Q0 SLICE_373
ROUTE        21     2.434     R23C26B.Q0 to    R16C25C.CLK clk_UART
                  --------
                    6.441   (22.9% logic, 77.1% route), 2 logic levels.


Error: The following path exceeds requirements by 2.986ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uart/UART_CONFIG/c_ready_reg_22  (from clk_VGA +)
   Destination:    FF         Data in        uart/UART_STATE/parity_check_reg_85  (to clk_UART +)

   Delay:               5.769ns  (14.9% logic, 85.1% route), 2 logic levels.

 Constraint Details:

      5.769ns physical path delay SLICE_345 to SLICE_456 exceeds
      2.251ns delay constraint less
     -1.180ns skew and
      0.648ns LSRREC_SET requirement (totaling 2.783ns) by 2.986ns

 Physical Path Details:

      Data path SLICE_345 to SLICE_456:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R19C21C.CLK to     R19C21C.Q0 SLICE_345 (from clk_VGA)
ROUTE         2     2.182     R19C21C.Q0 to      R9C24C.C0 c_ready_1
CTOF_DEL    ---     0.452      R9C24C.C0 to      R9C24C.F0 cm/configCM/SLICE_648
ROUTE        15     2.726      R9C24C.F0 to    R17C24D.LSR rst_n_N_350 (to clk_UART)
                  --------
                    5.769   (14.9% logic, 85.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_345:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         C8.PAD to       C8.PADDI clk
ROUTE       273     2.572       C8.PADDI to    R17C22B.CLK clk_c
REG_DEL     ---     0.409    R17C22B.CLK to     R17C22B.Q0 SLICE_374
ROUTE        10     1.217     R17C22B.Q0 to    R19C21C.CLK clk_VGA
                  --------
                    5.261   (28.0% logic, 72.0% route), 2 logic levels.

      Destination Clock Path clk to SLICE_456:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         C8.PAD to       C8.PADDI clk
ROUTE       273     2.535       C8.PADDI to    R23C26B.CLK clk_c
REG_DEL     ---     0.409    R23C26B.CLK to     R23C26B.Q0 SLICE_373
ROUTE        21     2.434     R23C26B.Q0 to    R17C24D.CLK clk_UART
                  --------
                    6.441   (22.9% logic, 77.1% route), 2 logic levels.


Error: The following path exceeds requirements by 0.598ns (weighted slack = -2.443ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uart/SAMPLER/nr_1_reg_1262__i3  (from clk_c +)
   Destination:    FF         Data in        uart/SAMPLER/out_reg_44  (to clk_UART +)

   Delay:               3.842ns  (31.4% logic, 68.6% route), 3 logic levels.

 Constraint Details:

      3.842ns physical path delay uart/SAMPLER/SLICE_462 to uart/SAMPLER/SLICE_440 exceeds
      (delay constraint based on source clock period of 5.352ns and destination clock period of 2.251ns)
      0.551ns delay constraint less
     -2.843ns skew and
      0.150ns DIN_SET requirement (totaling 3.244ns) by 0.598ns

 Physical Path Details:

      Data path uart/SAMPLER/SLICE_462 to uart/SAMPLER/SLICE_440:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R13C25A.CLK to     R13C25A.Q1 uart/SAMPLER/SLICE_462 (from clk_c)
ROUTE         3     1.649     R13C25A.Q1 to     R17C24A.B1 uart/SAMPLER/nr_1_reg_3
CTOF_DEL    ---     0.452     R17C24A.B1 to     R17C24A.F1 SLICE_537
ROUTE         1     0.987     R17C24A.F1 to     R13C24B.M0 uart/SAMPLER/n8573
MTOOFX_DEL  ---     0.345     R13C24B.M0 to   R13C24B.OFX0 uart/SAMPLER/SLICE_440
ROUTE         1     0.000   R13C24B.OFX0 to    R13C24B.DI0 uart/SAMPLER/out_next_N_449 (to clk_UART)
                  --------
                    3.842   (31.4% logic, 68.6% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to uart/SAMPLER/SLICE_462:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         C8.PAD to       C8.PADDI clk
ROUTE       273     2.535       C8.PADDI to    R13C25A.CLK clk_c
                  --------
                    3.598   (29.5% logic, 70.5% route), 1 logic levels.

      Destination Clock Path clk to uart/SAMPLER/SLICE_440:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         C8.PAD to       C8.PADDI clk
ROUTE       273     2.535       C8.PADDI to    R23C26B.CLK clk_c
REG_DEL     ---     0.409    R23C26B.CLK to     R23C26B.Q0 SLICE_373
ROUTE        21     2.434     R23C26B.Q0 to    R13C24B.CLK clk_UART
                  --------
                    6.441   (22.9% logic, 77.1% route), 2 logic levels.


Error: The following path exceeds requirements by 2.150ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uart/UART_STATE/valid_out_reg_83  (from clk_UART +)
   Destination:    FF         Data in        uart/SAMPLER/out_reg_44  (to clk_UART +)

   Delay:               4.152ns  (31.6% logic, 68.4% route), 3 logic levels.

 Constraint Details:

      4.152ns physical path delay uart/UART_STATE/SLICE_314 to uart/SAMPLER/SLICE_440 exceeds
      2.251ns delay constraint less
      0.000ns skew and
      0.249ns CE_SET requirement (totaling 2.002ns) by 2.150ns

 Physical Path Details:

      Data path uart/UART_STATE/SLICE_314 to uart/SAMPLER/SLICE_440:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R16C25C.CLK to     R16C25C.Q0 uart/UART_STATE/SLICE_314 (from clk_UART)
ROUTE         7     0.755     R16C25C.Q0 to     R14C25C.C0 UART_valid_out
CTOF_DEL    ---     0.452     R14C25C.C0 to     R14C25C.F0 SLICE_572
ROUTE         3     0.869     R14C25C.F0 to     R14C25D.A0 n9154
CTOF_DEL    ---     0.452     R14C25D.A0 to     R14C25D.F0 SLICE_578
ROUTE         1     1.215     R14C25D.F0 to     R13C24B.CE clk_UART_enable_3 (to clk_UART)
                  --------
                    4.152   (31.6% logic, 68.4% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_373 to uart/UART_STATE/SLICE_314:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        21     2.434     R23C26B.Q0 to    R16C25C.CLK clk_UART
                  --------
                    2.434   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_373 to uart/SAMPLER/SLICE_440:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        21     2.434     R23C26B.Q0 to    R13C24B.CLK clk_UART
                  --------
                    2.434   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 2.063ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uart/SAMPLER/valid_reg_45  (from clk_UART +)
   Destination:    FF         Data in        uart/UART_STATE/valid_out_reg_83  (to clk_UART +)

   Delay:               4.065ns  (21.2% logic, 78.8% route), 2 logic levels.

 Constraint Details:

      4.065ns physical path delay uart/SAMPLER/SLICE_469 to uart/UART_STATE/SLICE_314 exceeds
      2.251ns delay constraint less
      0.000ns skew and
      0.249ns CE_SET requirement (totaling 2.002ns) by 2.063ns

 Physical Path Details:

      Data path uart/SAMPLER/SLICE_469 to uart/UART_STATE/SLICE_314:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R14C25B.CLK to     R14C25B.Q0 uart/SAMPLER/SLICE_469 (from clk_UART)
ROUTE        10     2.634     R14C25B.Q0 to     R16C25B.B0 valid_data
CTOF_DEL    ---     0.452     R16C25B.B0 to     R16C25B.F0 uart/UART_STATE/SLICE_582
ROUTE         1     0.570     R16C25B.F0 to     R16C25C.CE uart/UART_STATE/clk_UART_enable_5 (to clk_UART)
                  --------
                    4.065   (21.2% logic, 78.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_373 to uart/SAMPLER/SLICE_469:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        21     2.434     R23C26B.Q0 to    R14C25B.CLK clk_UART
                  --------
                    2.434   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_373 to uart/UART_STATE/SLICE_314:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        21     2.434     R23C26B.Q0 to    R16C25C.CLK clk_UART
                  --------
                    2.434   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 1.972ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uart/SAMPLER/flag_reg_46  (from clk_UART +)
   Destination:    FF         Data in        uart/SAMPLER/out_reg_44  (to clk_UART +)

   Delay:               3.974ns  (33.0% logic, 67.0% route), 3 logic levels.

 Constraint Details:

      3.974ns physical path delay uart/SAMPLER/SLICE_445 to uart/SAMPLER/SLICE_440 exceeds
      2.251ns delay constraint less
      0.000ns skew and
      0.249ns CE_SET requirement (totaling 2.002ns) by 1.972ns

 Physical Path Details:

      Data path uart/SAMPLER/SLICE_445 to uart/SAMPLER/SLICE_440:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R13C25D.CLK to     R13C25D.Q0 uart/SAMPLER/SLICE_445 (from clk_UART)
ROUTE         4     0.577     R13C25D.Q0 to     R14C25C.D0 flag_reg
CTOF_DEL    ---     0.452     R14C25C.D0 to     R14C25C.F0 SLICE_572
ROUTE         3     0.869     R14C25C.F0 to     R14C25D.A0 n9154
CTOF_DEL    ---     0.452     R14C25D.A0 to     R14C25D.F0 SLICE_578
ROUTE         1     1.215     R14C25D.F0 to     R13C24B.CE clk_UART_enable_3 (to clk_UART)
                  --------
                    3.974   (33.0% logic, 67.0% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_373 to uart/SAMPLER/SLICE_445:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        21     2.434     R23C26B.Q0 to    R13C25D.CLK clk_UART
                  --------
                    2.434   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_373 to uart/SAMPLER/SLICE_440:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        21     2.434     R23C26B.Q0 to    R13C24B.CLK clk_UART
                  --------
                    2.434   (0.0% logic, 100.0% route), 0 logic levels.

Warning: 138.793MHz is the maximum frequency for this preference.


================================================================================
Preference: FREQUENCY NET "vga/config1/H_Left_Margin_nxt_8__N_969" 444.247000 MHz ;
            345 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 0.001ns
         The internal maximum frequency of the following component is 444.444 MHz

 Logical Details:  Cell type  Pin name       Component name

   Destination:    SLICE      CLK            SLICE_121

   Delay:               2.250ns -- based on Minimum Pulse Width


Passed: The following path meets requirements by 0.374ns (weighted slack = 1.528ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cm/configCM/c_valid_reg_148  (from clk_c +)
   Destination:    FF         Data in        vga/config1/H_Sync_Pulse_nxt_7__I_0_i3  (to vga/config1/H_Left_Margin_nxt_8__N_969 +)

   Delay:               6.630ns  (19.8% logic, 80.2% route), 3 logic levels.

 Constraint Details:

      6.630ns physical path delay SLICE_347 to vga/config1/SLICE_515 meets
      (delay constraint based on source clock period of 5.352ns and destination clock period of 2.251ns)
      0.551ns delay constraint less
     -6.603ns skew and
      0.150ns DIN_SET requirement (totaling 7.004ns) by 0.374ns

 Physical Path Details:

      Data path SLICE_347 to vga/config1/SLICE_515:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R19C21D.CLK to     R19C21D.Q0 SLICE_347 (from clk_c)
ROUTE        14     2.028     R19C21D.Q0 to     R23C26A.C1 c_valid
CTOF_DEL    ---     0.452     R23C26A.C1 to     R23C26A.F1 vga/config1/SLICE_534
ROUTE        63     3.289     R23C26A.F1 to     R23C25B.C1 n9153
CTOF_DEL    ---     0.452     R23C25B.C1 to     R23C25B.F1 vga/config1/SLICE_515
ROUTE         1     0.000     R23C25B.F1 to    R23C25B.DI1 vga/config1/H_Sync_Pulse_nxt_7__N_1008 (to vga/config1/H_Left_Margin_nxt_8__N_969)
                  --------
                    6.630   (19.8% logic, 80.2% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_347:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         C8.PAD to       C8.PADDI clk
ROUTE       273     2.572       C8.PADDI to    R19C21D.CLK clk_c
                  --------
                    3.635   (29.2% logic, 70.8% route), 1 logic levels.

      Destination Clock Path clk to vga/config1/SLICE_515:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         C8.PAD to       C8.PADDI clk
ROUTE       273     2.572       C8.PADDI to    R20C18D.CLK clk_c
REG_DEL     ---     0.409    R20C18D.CLK to     R20C18D.Q0 cm/configCM/SLICE_341
ROUTE        12     2.720     R20C18D.Q0 to      R2C25D.A1 c_addr_3
CTOF_DEL    ---     0.452      R2C25D.A1 to      R2C25D.F1 vga/config1/SLICE_519
ROUTE        41     3.022      R2C25D.F1 to    R23C25B.CLK vga/config1/H_Left_Margin_nxt_8__N_969
                  --------
                   10.238   (18.8% logic, 81.2% route), 3 logic levels.


Passed: The following path meets requirements by 0.400ns (weighted slack = 1.634ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cm/configCM/c_valid_reg_148  (from clk_c +)
   Destination:    FF         Data in        vga/config1/V_Count_Max_nxt_11__I_0_i4  (to vga/config1/H_Left_Margin_nxt_8__N_969 +)

   Delay:               6.604ns  (19.9% logic, 80.1% route), 3 logic levels.

 Constraint Details:

      6.604ns physical path delay SLICE_347 to SLICE_522 meets
      (delay constraint based on source clock period of 5.352ns and destination clock period of 2.251ns)
      0.551ns delay constraint less
     -6.603ns skew and
      0.150ns DIN_SET requirement (totaling 7.004ns) by 0.400ns

 Physical Path Details:

      Data path SLICE_347 to SLICE_522:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R19C21D.CLK to     R19C21D.Q0 SLICE_347 (from clk_c)
ROUTE        14     2.028     R19C21D.Q0 to     R23C26A.C1 c_valid
CTOF_DEL    ---     0.452     R23C26A.C1 to     R23C26A.F1 vga/config1/SLICE_534
ROUTE        63     3.263     R23C26A.F1 to     R24C22C.C0 n9153
CTOF_DEL    ---     0.452     R24C22C.C0 to     R24C22C.F0 SLICE_522
ROUTE         1     0.000     R24C22C.F0 to    R24C22C.DI0 V_Count_Max_nxt_11__N_1040 (to vga/config1/H_Left_Margin_nxt_8__N_969)
                  --------
                    6.604   (19.9% logic, 80.1% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_347:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         C8.PAD to       C8.PADDI clk
ROUTE       273     2.572       C8.PADDI to    R19C21D.CLK clk_c
                  --------
                    3.635   (29.2% logic, 70.8% route), 1 logic levels.

      Destination Clock Path clk to SLICE_522:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         C8.PAD to       C8.PADDI clk
ROUTE       273     2.572       C8.PADDI to    R20C18D.CLK clk_c
REG_DEL     ---     0.409    R20C18D.CLK to     R20C18D.Q0 cm/configCM/SLICE_341
ROUTE        12     2.720     R20C18D.Q0 to      R2C25D.A1 c_addr_3
CTOF_DEL    ---     0.452      R2C25D.A1 to      R2C25D.F1 vga/config1/SLICE_519
ROUTE        41     3.022      R2C25D.F1 to    R24C22C.CLK vga/config1/H_Left_Margin_nxt_8__N_969
                  --------
                   10.238   (18.8% logic, 81.2% route), 3 logic levels.


Passed: The following path meets requirements by 0.400ns (weighted slack = 1.634ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cm/configCM/c_valid_reg_148  (from clk_c +)
   Destination:    FF         Data in        vga/config1/H_Left_Margin_nxt_8__I_0_i7  (to vga/config1/H_Left_Margin_nxt_8__N_969 +)

   Delay:               6.604ns  (19.9% logic, 80.1% route), 3 logic levels.

 Constraint Details:

      6.604ns physical path delay SLICE_347 to vga/config1/SLICE_506 meets
      (delay constraint based on source clock period of 5.352ns and destination clock period of 2.251ns)
      0.551ns delay constraint less
     -6.603ns skew and
      0.150ns DIN_SET requirement (totaling 7.004ns) by 0.400ns

 Physical Path Details:

      Data path SLICE_347 to vga/config1/SLICE_506:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R19C21D.CLK to     R19C21D.Q0 SLICE_347 (from clk_c)
ROUTE        14     2.028     R19C21D.Q0 to     R23C26A.C1 c_valid
CTOF_DEL    ---     0.452     R23C26A.C1 to     R23C26A.F1 vga/config1/SLICE_534
ROUTE        63     3.263     R23C26A.F1 to     R24C22D.C0 n9153
CTOF_DEL    ---     0.452     R24C22D.C0 to     R24C22D.F0 vga/config1/SLICE_506
ROUTE         1     0.000     R24C22D.F0 to    R24C22D.DI0 vga/config1/H_Left_Margin_nxt_8__N_960 (to vga/config1/H_Left_Margin_nxt_8__N_969)
                  --------
                    6.604   (19.9% logic, 80.1% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_347:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         C8.PAD to       C8.PADDI clk
ROUTE       273     2.572       C8.PADDI to    R19C21D.CLK clk_c
                  --------
                    3.635   (29.2% logic, 70.8% route), 1 logic levels.

      Destination Clock Path clk to vga/config1/SLICE_506:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         C8.PAD to       C8.PADDI clk
ROUTE       273     2.572       C8.PADDI to    R20C18D.CLK clk_c
REG_DEL     ---     0.409    R20C18D.CLK to     R20C18D.Q0 cm/configCM/SLICE_341
ROUTE        12     2.720     R20C18D.Q0 to      R2C25D.A1 c_addr_3
CTOF_DEL    ---     0.452      R2C25D.A1 to      R2C25D.F1 vga/config1/SLICE_519
ROUTE        41     3.022      R2C25D.F1 to    R24C22D.CLK vga/config1/H_Left_Margin_nxt_8__N_969
                  --------
                   10.238   (18.8% logic, 81.2% route), 3 logic levels.


Passed: The following path meets requirements by 0.400ns (weighted slack = 1.634ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cm/configCM/c_valid_reg_148  (from clk_c +)
   Destination:    FF         Data in        vga/config1/V_Count_Max_nxt_11__I_0_i3  (to vga/config1/H_Left_Margin_nxt_8__N_969 +)

   Delay:               6.604ns  (19.9% logic, 80.1% route), 3 logic levels.

 Constraint Details:

      6.604ns physical path delay SLICE_347 to vga/config1/SLICE_521 meets
      (delay constraint based on source clock period of 5.352ns and destination clock period of 2.251ns)
      0.551ns delay constraint less
     -6.603ns skew and
      0.150ns DIN_SET requirement (totaling 7.004ns) by 0.400ns

 Physical Path Details:

      Data path SLICE_347 to vga/config1/SLICE_521:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R19C21D.CLK to     R19C21D.Q0 SLICE_347 (from clk_c)
ROUTE        14     2.028     R19C21D.Q0 to     R23C26A.C1 c_valid
CTOF_DEL    ---     0.452     R23C26A.C1 to     R23C26A.F1 vga/config1/SLICE_534
ROUTE        63     3.263     R23C26A.F1 to     R24C22B.C1 n9153
CTOF_DEL    ---     0.452     R24C22B.C1 to     R24C22B.F1 vga/config1/SLICE_521
ROUTE         1     0.000     R24C22B.F1 to    R24C22B.DI1 vga/config1/V_Count_Max_nxt_11__N_1041 (to vga/config1/H_Left_Margin_nxt_8__N_969)
                  --------
                    6.604   (19.9% logic, 80.1% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_347:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         C8.PAD to       C8.PADDI clk
ROUTE       273     2.572       C8.PADDI to    R19C21D.CLK clk_c
                  --------
                    3.635   (29.2% logic, 70.8% route), 1 logic levels.

      Destination Clock Path clk to vga/config1/SLICE_521:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         C8.PAD to       C8.PADDI clk
ROUTE       273     2.572       C8.PADDI to    R20C18D.CLK clk_c
REG_DEL     ---     0.409    R20C18D.CLK to     R20C18D.Q0 cm/configCM/SLICE_341
ROUTE        12     2.720     R20C18D.Q0 to      R2C25D.A1 c_addr_3
CTOF_DEL    ---     0.452      R2C25D.A1 to      R2C25D.F1 vga/config1/SLICE_519
ROUTE        41     3.022      R2C25D.F1 to    R24C22B.CLK vga/config1/H_Left_Margin_nxt_8__N_969
                  --------
                   10.238   (18.8% logic, 81.2% route), 3 logic levels.


Passed: The following path meets requirements by 0.400ns (weighted slack = 1.634ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cm/configCM/c_valid_reg_148  (from clk_c +)
   Destination:    FF         Data in        vga/config1/H_Left_Margin_nxt_8__I_0_i8  (to vga/config1/H_Left_Margin_nxt_8__N_969 +)

   Delay:               6.604ns  (19.9% logic, 80.1% route), 3 logic levels.

 Constraint Details:

      6.604ns physical path delay SLICE_347 to vga/config1/SLICE_506 meets
      (delay constraint based on source clock period of 5.352ns and destination clock period of 2.251ns)
      0.551ns delay constraint less
     -6.603ns skew and
      0.150ns DIN_SET requirement (totaling 7.004ns) by 0.400ns

 Physical Path Details:

      Data path SLICE_347 to vga/config1/SLICE_506:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R19C21D.CLK to     R19C21D.Q0 SLICE_347 (from clk_c)
ROUTE        14     2.028     R19C21D.Q0 to     R23C26A.C1 c_valid
CTOF_DEL    ---     0.452     R23C26A.C1 to     R23C26A.F1 vga/config1/SLICE_534
ROUTE        63     3.263     R23C26A.F1 to     R24C22D.C1 n9153
CTOF_DEL    ---     0.452     R24C22D.C1 to     R24C22D.F1 vga/config1/SLICE_506
ROUTE         1     0.000     R24C22D.F1 to    R24C22D.DI1 vga/config1/H_Left_Margin_nxt_8__N_958 (to vga/config1/H_Left_Margin_nxt_8__N_969)
                  --------
                    6.604   (19.9% logic, 80.1% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_347:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         C8.PAD to       C8.PADDI clk
ROUTE       273     2.572       C8.PADDI to    R19C21D.CLK clk_c
                  --------
                    3.635   (29.2% logic, 70.8% route), 1 logic levels.

      Destination Clock Path clk to vga/config1/SLICE_506:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         C8.PAD to       C8.PADDI clk
ROUTE       273     2.572       C8.PADDI to    R20C18D.CLK clk_c
REG_DEL     ---     0.409    R20C18D.CLK to     R20C18D.Q0 cm/configCM/SLICE_341
ROUTE        12     2.720     R20C18D.Q0 to      R2C25D.A1 c_addr_3
CTOF_DEL    ---     0.452      R2C25D.A1 to      R2C25D.F1 vga/config1/SLICE_519
ROUTE        41     3.022      R2C25D.F1 to    R24C22D.CLK vga/config1/H_Left_Margin_nxt_8__N_969
                  --------
                   10.238   (18.8% logic, 81.2% route), 3 logic levels.


Passed: The following path meets requirements by 0.413ns (weighted slack = 1.687ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cm/configCM/c_valid_reg_148  (from clk_c +)
   Destination:    FF         Data in        vga/config1/H_Sync_Pulse_nxt_7__I_0_i6  (to vga/config1/H_Left_Margin_nxt_8__N_969 +)

   Delay:               6.591ns  (19.9% logic, 80.1% route), 3 logic levels.

 Constraint Details:

      6.591ns physical path delay SLICE_347 to vga/config1/SLICE_517 meets
      (delay constraint based on source clock period of 5.352ns and destination clock period of 2.251ns)
      0.551ns delay constraint less
     -6.603ns skew and
      0.150ns DIN_SET requirement (totaling 7.004ns) by 0.413ns

 Physical Path Details:

      Data path SLICE_347 to vga/config1/SLICE_517:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R19C21D.CLK to     R19C21D.Q0 SLICE_347 (from clk_c)
ROUTE        14     2.028     R19C21D.Q0 to     R23C26A.C1 c_valid
CTOF_DEL    ---     0.452     R23C26A.C1 to     R23C26A.F1 vga/config1/SLICE_534
ROUTE        63     3.250     R23C26A.F1 to     R23C26D.C0 n9153
CTOF_DEL    ---     0.452     R23C26D.C0 to     R23C26D.F0 vga/config1/SLICE_517
ROUTE         1     0.000     R23C26D.F0 to    R23C26D.DI0 vga/config1/H_Sync_Pulse_nxt_7__N_1005 (to vga/config1/H_Left_Margin_nxt_8__N_969)
                  --------
                    6.591   (19.9% logic, 80.1% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_347:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         C8.PAD to       C8.PADDI clk
ROUTE       273     2.572       C8.PADDI to    R19C21D.CLK clk_c
                  --------
                    3.635   (29.2% logic, 70.8% route), 1 logic levels.

      Destination Clock Path clk to vga/config1/SLICE_517:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         C8.PAD to       C8.PADDI clk
ROUTE       273     2.572       C8.PADDI to    R20C18D.CLK clk_c
REG_DEL     ---     0.409    R20C18D.CLK to     R20C18D.Q0 cm/configCM/SLICE_341
ROUTE        12     2.720     R20C18D.Q0 to      R2C25D.A1 c_addr_3
CTOF_DEL    ---     0.452      R2C25D.A1 to      R2C25D.F1 vga/config1/SLICE_519
ROUTE        41     3.022      R2C25D.F1 to    R23C26D.CLK vga/config1/H_Left_Margin_nxt_8__N_969
                  --------
                   10.238   (18.8% logic, 81.2% route), 3 logic levels.


Passed: The following path meets requirements by 0.413ns (weighted slack = 1.687ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cm/configCM/c_valid_reg_148  (from clk_c +)
   Destination:    FF         Data in        vga/config1/H_Sync_Pulse_nxt_7__I_0_i7  (to vga/config1/H_Left_Margin_nxt_8__N_969 +)

   Delay:               6.591ns  (19.9% logic, 80.1% route), 3 logic levels.

 Constraint Details:

      6.591ns physical path delay SLICE_347 to vga/config1/SLICE_517 meets
      (delay constraint based on source clock period of 5.352ns and destination clock period of 2.251ns)
      0.551ns delay constraint less
     -6.603ns skew and
      0.150ns DIN_SET requirement (totaling 7.004ns) by 0.413ns

 Physical Path Details:

      Data path SLICE_347 to vga/config1/SLICE_517:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R19C21D.CLK to     R19C21D.Q0 SLICE_347 (from clk_c)
ROUTE        14     2.028     R19C21D.Q0 to     R23C26A.C1 c_valid
CTOF_DEL    ---     0.452     R23C26A.C1 to     R23C26A.F1 vga/config1/SLICE_534
ROUTE        63     3.250     R23C26A.F1 to     R23C26D.C1 n9153
CTOF_DEL    ---     0.452     R23C26D.C1 to     R23C26D.F1 vga/config1/SLICE_517
ROUTE         1     0.000     R23C26D.F1 to    R23C26D.DI1 vga/config1/H_Sync_Pulse_nxt_7__N_1004 (to vga/config1/H_Left_Margin_nxt_8__N_969)
                  --------
                    6.591   (19.9% logic, 80.1% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_347:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         C8.PAD to       C8.PADDI clk
ROUTE       273     2.572       C8.PADDI to    R19C21D.CLK clk_c
                  --------
                    3.635   (29.2% logic, 70.8% route), 1 logic levels.

      Destination Clock Path clk to vga/config1/SLICE_517:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         C8.PAD to       C8.PADDI clk
ROUTE       273     2.572       C8.PADDI to    R20C18D.CLK clk_c
REG_DEL     ---     0.409    R20C18D.CLK to     R20C18D.Q0 cm/configCM/SLICE_341
ROUTE        12     2.720     R20C18D.Q0 to      R2C25D.A1 c_addr_3
CTOF_DEL    ---     0.452      R2C25D.A1 to      R2C25D.F1 vga/config1/SLICE_519
ROUTE        41     3.022      R2C25D.F1 to    R23C26D.CLK vga/config1/H_Left_Margin_nxt_8__N_969
                  --------
                   10.238   (18.8% logic, 81.2% route), 3 logic levels.


Passed: The following path meets requirements by 0.413ns (weighted slack = 1.687ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cm/configCM/c_valid_reg_148  (from clk_c +)
   Destination:    FF         Data in        vga/config1/V_Right_Margin_nxt_9__I_0_i7  (to vga/config1/H_Left_Margin_nxt_8__N_969 +)

   Delay:               6.591ns  (19.9% logic, 80.1% route), 3 logic levels.

 Constraint Details:

      6.591ns physical path delay SLICE_347 to vga/config1/SLICE_534 meets
      (delay constraint based on source clock period of 5.352ns and destination clock period of 2.251ns)
      0.551ns delay constraint less
     -6.603ns skew and
      0.150ns DIN_SET requirement (totaling 7.004ns) by 0.413ns

 Physical Path Details:

      Data path SLICE_347 to vga/config1/SLICE_534:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R19C21D.CLK to     R19C21D.Q0 SLICE_347 (from clk_c)
ROUTE        14     2.028     R19C21D.Q0 to     R23C26A.C1 c_valid
CTOF_DEL    ---     0.452     R23C26A.C1 to     R23C26A.F1 vga/config1/SLICE_534
ROUTE        63     3.250     R23C26A.F1 to     R23C26A.C0 n9153
CTOF_DEL    ---     0.452     R23C26A.C0 to     R23C26A.F0 vga/config1/SLICE_534
ROUTE         1     0.000     R23C26A.F0 to    R23C26A.DI0 vga/config1/V_Right_Margin_nxt_9__N_996 (to vga/config1/H_Left_Margin_nxt_8__N_969)
                  --------
                    6.591   (19.9% logic, 80.1% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_347:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         C8.PAD to       C8.PADDI clk
ROUTE       273     2.572       C8.PADDI to    R19C21D.CLK clk_c
                  --------
                    3.635   (29.2% logic, 70.8% route), 1 logic levels.

      Destination Clock Path clk to vga/config1/SLICE_534:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         C8.PAD to       C8.PADDI clk
ROUTE       273     2.572       C8.PADDI to    R20C18D.CLK clk_c
REG_DEL     ---     0.409    R20C18D.CLK to     R20C18D.Q0 cm/configCM/SLICE_341
ROUTE        12     2.720     R20C18D.Q0 to      R2C25D.A1 c_addr_3
CTOF_DEL    ---     0.452      R2C25D.A1 to      R2C25D.F1 vga/config1/SLICE_519
ROUTE        41     3.022      R2C25D.F1 to    R23C26A.CLK vga/config1/H_Left_Margin_nxt_8__N_969
                  --------
                   10.238   (18.8% logic, 81.2% route), 3 logic levels.


Passed: The following path meets requirements by 0.426ns (weighted slack = 1.740ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cm/configCM/c_valid_reg_148  (from clk_c +)
   Destination:    FF         Data in        vga/config1/H_Left_Margin_nxt_8__I_0_i9  (to vga/config1/H_Left_Margin_nxt_8__N_969 +)

   Delay:               6.578ns  (20.0% logic, 80.0% route), 3 logic levels.

 Constraint Details:

      6.578ns physical path delay SLICE_347 to vga/config1/SLICE_507 meets
      (delay constraint based on source clock period of 5.352ns and destination clock period of 2.251ns)
      0.551ns delay constraint less
     -6.603ns skew and
      0.150ns DIN_SET requirement (totaling 7.004ns) by 0.426ns

 Physical Path Details:

      Data path SLICE_347 to vga/config1/SLICE_507:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R19C21D.CLK to     R19C21D.Q0 SLICE_347 (from clk_c)
ROUTE        14     2.028     R19C21D.Q0 to     R23C26A.C1 c_valid
CTOF_DEL    ---     0.452     R23C26A.C1 to     R23C26A.F1 vga/config1/SLICE_534
ROUTE        63     3.237     R23C26A.F1 to     R24C27A.C0 n9153
CTOF_DEL    ---     0.452     R24C27A.C0 to     R24C27A.F0 vga/config1/SLICE_507
ROUTE         1     0.000     R24C27A.F0 to    R24C27A.DI0 vga/config1/H_Left_Margin_nxt_8__N_954 (to vga/config1/H_Left_Margin_nxt_8__N_969)
                  --------
                    6.578   (20.0% logic, 80.0% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_347:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         C8.PAD to       C8.PADDI clk
ROUTE       273     2.572       C8.PADDI to    R19C21D.CLK clk_c
                  --------
                    3.635   (29.2% logic, 70.8% route), 1 logic levels.

      Destination Clock Path clk to vga/config1/SLICE_507:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         C8.PAD to       C8.PADDI clk
ROUTE       273     2.572       C8.PADDI to    R20C18D.CLK clk_c
REG_DEL     ---     0.409    R20C18D.CLK to     R20C18D.Q0 cm/configCM/SLICE_341
ROUTE        12     2.720     R20C18D.Q0 to      R2C25D.A1 c_addr_3
CTOF_DEL    ---     0.452      R2C25D.A1 to      R2C25D.F1 vga/config1/SLICE_519
ROUTE        41     3.022      R2C25D.F1 to    R24C27A.CLK vga/config1/H_Left_Margin_nxt_8__N_969
                  --------
                   10.238   (18.8% logic, 81.2% route), 3 logic levels.


Passed: The following path meets requirements by 0.426ns (weighted slack = 1.740ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cm/configCM/c_valid_reg_148  (from clk_c +)
   Destination:    FF         Data in        vga/config1/H_Sync_Pulse_nxt_7__I_0_i5  (to vga/config1/H_Left_Margin_nxt_8__N_969 +)

   Delay:               6.578ns  (20.0% logic, 80.0% route), 3 logic levels.

 Constraint Details:

      6.578ns physical path delay SLICE_347 to vga/config1/SLICE_516 meets
      (delay constraint based on source clock period of 5.352ns and destination clock period of 2.251ns)
      0.551ns delay constraint less
     -6.603ns skew and
      0.150ns DIN_SET requirement (totaling 7.004ns) by 0.426ns

 Physical Path Details:

      Data path SLICE_347 to vga/config1/SLICE_516:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R19C21D.CLK to     R19C21D.Q0 SLICE_347 (from clk_c)
ROUTE        14     2.028     R19C21D.Q0 to     R23C26A.C1 c_valid
CTOF_DEL    ---     0.452     R23C26A.C1 to     R23C26A.F1 vga/config1/SLICE_534
ROUTE        63     3.237     R23C26A.F1 to     R24C26D.C1 n9153
CTOF_DEL    ---     0.452     R24C26D.C1 to     R24C26D.F1 vga/config1/SLICE_516
ROUTE         1     0.000     R24C26D.F1 to    R24C26D.DI1 vga/config1/H_Sync_Pulse_nxt_7__N_1006 (to vga/config1/H_Left_Margin_nxt_8__N_969)
                  --------
                    6.578   (20.0% logic, 80.0% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_347:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         C8.PAD to       C8.PADDI clk
ROUTE       273     2.572       C8.PADDI to    R19C21D.CLK clk_c
                  --------
                    3.635   (29.2% logic, 70.8% route), 1 logic levels.

      Destination Clock Path clk to vga/config1/SLICE_516:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         C8.PAD to       C8.PADDI clk
ROUTE       273     2.572       C8.PADDI to    R20C18D.CLK clk_c
REG_DEL     ---     0.409    R20C18D.CLK to     R20C18D.Q0 cm/configCM/SLICE_341
ROUTE        12     2.720     R20C18D.Q0 to      R2C25D.A1 c_addr_3
CTOF_DEL    ---     0.452      R2C25D.A1 to      R2C25D.F1 vga/config1/SLICE_519
ROUTE        41     3.022      R2C25D.F1 to    R24C26D.CLK vga/config1/H_Left_Margin_nxt_8__N_969
                  --------
                   10.238   (18.8% logic, 81.2% route), 3 logic levels.

Report:  444.444MHz is the maximum frequency for this preference.


================================================================================
Preference: FREQUENCY NET "c_data_1_derived_1" 444.247000 MHz ;
            6 items scored, 3 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 0.609ns (weighted slack = -2.488ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              vga/config1/Load_reg_732  (from clk_c +)
   Destination:    FF         Data in        vga/config1/V_Left_Margin_nxt_5__N_981_I_0  (to c_data_1_derived_1 +)

   Delay:               5.804ns  (14.8% logic, 85.2% route), 2 logic levels.

 Constraint Details:

      5.804ns physical path delay SLICE_174 to vga/config1/SLICE_519 exceeds
      (delay constraint based on source clock period of 5.352ns and destination clock period of 2.251ns)
      0.551ns delay constraint less
     -5.292ns skew and
      0.648ns LSRREC_SET requirement (totaling 5.195ns) by 0.609ns

 Physical Path Details:

      Data path SLICE_174 to vga/config1/SLICE_519:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R24C26C.CLK to     R24C26C.Q0 SLICE_174 (from clk_c)
ROUTE         3     1.804     R24C26C.Q0 to     R18C21A.A0 Load_config
CTOF_DEL    ---     0.452     R18C21A.A0 to     R18C21A.F0 SLICE_614
ROUTE         1     3.139     R18C21A.F0 to     R2C25D.LSR vga/config1/Load_nxt_N_1044 (to c_data_1_derived_1)
                  --------
                    5.804   (14.8% logic, 85.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_174:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         C8.PAD to       C8.PADDI clk
ROUTE       273     2.535       C8.PADDI to    R24C26C.CLK clk_c
                  --------
                    3.598   (29.5% logic, 70.5% route), 1 logic levels.

      Destination Clock Path clk to vga/config1/SLICE_519:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         C8.PAD to       C8.PADDI clk
ROUTE       273     2.572       C8.PADDI to    R20C17B.CLK clk_c
REG_DEL     ---     0.409    R20C17B.CLK to     R20C17B.Q0 cm/configCM/SLICE_343
ROUTE        69     3.832     R20C17B.Q0 to      R2C25D.C0 c_data_1
CTOF_DEL    ---     0.452      R2C25D.C0 to      R2C25D.F0 vga/config1/SLICE_519
ROUTE         5     0.562      R2C25D.F0 to     R2C25D.CLK c_data_1_derived_1
                  --------
                    8.890   (21.6% logic, 78.4% route), 3 logic levels.


Error: The following path exceeds requirements by 0.296ns (weighted slack = -1.209ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cm/configCM/c_addr_reg_i2  (from clk_c +)
   Destination:    FF         Data in        vga/config1/V_Left_Margin_nxt_5__N_981_I_0  (to c_data_1_derived_1 +)

   Delay:               5.454ns  (15.8% logic, 84.2% route), 2 logic levels.

 Constraint Details:

      5.454ns physical path delay cm/configCM/SLICE_340 to vga/config1/SLICE_519 exceeds
      (delay constraint based on source clock period of 5.352ns and destination clock period of 2.251ns)
      0.551ns delay constraint less
     -5.255ns skew and
      0.648ns LSRREC_SET requirement (totaling 5.158ns) by 0.296ns

 Physical Path Details:

      Data path cm/configCM/SLICE_340 to vga/config1/SLICE_519:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R20C19D.CLK to     R20C19D.Q1 cm/configCM/SLICE_340 (from clk_c)
ROUTE        12     1.454     R20C19D.Q1 to     R18C21A.D0 c_addr_2
CTOF_DEL    ---     0.452     R18C21A.D0 to     R18C21A.F0 SLICE_614
ROUTE         1     3.139     R18C21A.F0 to     R2C25D.LSR vga/config1/Load_nxt_N_1044 (to c_data_1_derived_1)
                  --------
                    5.454   (15.8% logic, 84.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to cm/configCM/SLICE_340:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         C8.PAD to       C8.PADDI clk
ROUTE       273     2.572       C8.PADDI to    R20C19D.CLK clk_c
                  --------
                    3.635   (29.2% logic, 70.8% route), 1 logic levels.

      Destination Clock Path clk to vga/config1/SLICE_519:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         C8.PAD to       C8.PADDI clk
ROUTE       273     2.572       C8.PADDI to    R20C17B.CLK clk_c
REG_DEL     ---     0.409    R20C17B.CLK to     R20C17B.Q0 cm/configCM/SLICE_343
ROUTE        69     3.832     R20C17B.Q0 to      R2C25D.C0 c_data_1
CTOF_DEL    ---     0.452      R2C25D.C0 to      R2C25D.F0 vga/config1/SLICE_519
ROUTE         5     0.562      R2C25D.F0 to     R2C25D.CLK c_data_1_derived_1
                  --------
                    8.890   (21.6% logic, 78.4% route), 3 logic levels.


Error: The following path exceeds requirements by 0.251ns (weighted slack = -1.025ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cm/configCM/c_addr_reg_i3  (from clk_c +)
   Destination:    FF         Data in        vga/config1/V_Left_Margin_nxt_5__N_981_I_0  (to c_data_1_derived_1 +)

   Delay:               5.409ns  (15.9% logic, 84.1% route), 2 logic levels.

 Constraint Details:

      5.409ns physical path delay cm/configCM/SLICE_341 to vga/config1/SLICE_519 exceeds
      (delay constraint based on source clock period of 5.352ns and destination clock period of 2.251ns)
      0.551ns delay constraint less
     -5.255ns skew and
      0.648ns LSRREC_SET requirement (totaling 5.158ns) by 0.251ns

 Physical Path Details:

      Data path cm/configCM/SLICE_341 to vga/config1/SLICE_519:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R20C18D.CLK to     R20C18D.Q0 cm/configCM/SLICE_341 (from clk_c)
ROUTE        12     1.409     R20C18D.Q0 to     R18C21A.B0 c_addr_3
CTOF_DEL    ---     0.452     R18C21A.B0 to     R18C21A.F0 SLICE_614
ROUTE         1     3.139     R18C21A.F0 to     R2C25D.LSR vga/config1/Load_nxt_N_1044 (to c_data_1_derived_1)
                  --------
                    5.409   (15.9% logic, 84.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to cm/configCM/SLICE_341:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         C8.PAD to       C8.PADDI clk
ROUTE       273     2.572       C8.PADDI to    R20C18D.CLK clk_c
                  --------
                    3.635   (29.2% logic, 70.8% route), 1 logic levels.

      Destination Clock Path clk to vga/config1/SLICE_519:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         C8.PAD to       C8.PADDI clk
ROUTE       273     2.572       C8.PADDI to    R20C17B.CLK clk_c
REG_DEL     ---     0.409    R20C17B.CLK to     R20C17B.Q0 cm/configCM/SLICE_343
ROUTE        69     3.832     R20C17B.Q0 to      R2C25D.C0 c_data_1
CTOF_DEL    ---     0.452      R2C25D.C0 to      R2C25D.F0 vga/config1/SLICE_519
ROUTE         5     0.562      R2C25D.F0 to     R2C25D.CLK c_data_1_derived_1
                  --------
                    8.890   (21.6% logic, 78.4% route), 3 logic levels.


Passed: The following path meets requirements by 0.051ns (weighted slack = 0.208ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cm/configCM/c_data_reg_i0  (from clk_c +)
   Destination:    FF         Data in        vga/config1/V_Left_Margin_nxt_5__N_981_I_0  (to c_data_1_derived_1 +)

   Delay:               5.605ns  (15.4% logic, 84.6% route), 2 logic levels.

 Constraint Details:

      5.605ns physical path delay cm/configCM/SLICE_342 to vga/config1/SLICE_519 meets
      (delay constraint based on source clock period of 5.352ns and destination clock period of 2.251ns)
      0.551ns delay constraint less
     -5.255ns skew and
      0.150ns DIN_SET requirement (totaling 5.656ns) by 0.051ns

 Physical Path Details:

      Data path cm/configCM/SLICE_342 to vga/config1/SLICE_519:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R17C19D.CLK to     R17C19D.Q0 cm/configCM/SLICE_342 (from clk_c)
ROUTE        62     4.722     R17C19D.Q0 to      R2C25D.B0 c_data_0
CTOF_DEL    ---     0.452      R2C25D.B0 to      R2C25D.F0 vga/config1/SLICE_519
ROUTE         5     0.022      R2C25D.F0 to     R2C25D.DI0 c_data_1_derived_1 (to c_data_1_derived_1)
                  --------
                    5.605   (15.4% logic, 84.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to cm/configCM/SLICE_342:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         C8.PAD to       C8.PADDI clk
ROUTE       273     2.572       C8.PADDI to    R17C19D.CLK clk_c
                  --------
                    3.635   (29.2% logic, 70.8% route), 1 logic levels.

      Destination Clock Path clk to vga/config1/SLICE_519:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         C8.PAD to       C8.PADDI clk
ROUTE       273     2.572       C8.PADDI to    R20C17B.CLK clk_c
REG_DEL     ---     0.409    R20C17B.CLK to     R20C17B.Q0 cm/configCM/SLICE_343
ROUTE        69     3.832     R20C17B.Q0 to      R2C25D.C0 c_data_1
CTOF_DEL    ---     0.452      R2C25D.C0 to      R2C25D.F0 vga/config1/SLICE_519
ROUTE         5     0.562      R2C25D.F0 to     R2C25D.CLK c_data_1_derived_1
                  --------
                    8.890   (21.6% logic, 78.4% route), 3 logic levels.


Passed: The following path meets requirements by 0.090ns (weighted slack = 0.368ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cm/configCM/c_valid_reg_148  (from clk_c +)
   Destination:    FF         Data in        vga/config1/V_Left_Margin_nxt_5__N_981_I_0  (to c_data_1_derived_1 +)

   Delay:               5.068ns  (17.0% logic, 83.0% route), 2 logic levels.

 Constraint Details:

      5.068ns physical path delay SLICE_347 to vga/config1/SLICE_519 meets
      (delay constraint based on source clock period of 5.352ns and destination clock period of 2.251ns)
      0.551ns delay constraint less
     -5.255ns skew and
      0.648ns LSRREC_SET requirement (totaling 5.158ns) by 0.090ns

 Physical Path Details:

      Data path SLICE_347 to vga/config1/SLICE_519:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R19C21D.CLK to     R19C21D.Q0 SLICE_347 (from clk_c)
ROUTE        14     1.068     R19C21D.Q0 to     R18C21A.C0 c_valid
CTOF_DEL    ---     0.452     R18C21A.C0 to     R18C21A.F0 SLICE_614
ROUTE         1     3.139     R18C21A.F0 to     R2C25D.LSR vga/config1/Load_nxt_N_1044 (to c_data_1_derived_1)
                  --------
                    5.068   (17.0% logic, 83.0% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_347:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         C8.PAD to       C8.PADDI clk
ROUTE       273     2.572       C8.PADDI to    R19C21D.CLK clk_c
                  --------
                    3.635   (29.2% logic, 70.8% route), 1 logic levels.

      Destination Clock Path clk to vga/config1/SLICE_519:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         C8.PAD to       C8.PADDI clk
ROUTE       273     2.572       C8.PADDI to    R20C17B.CLK clk_c
REG_DEL     ---     0.409    R20C17B.CLK to     R20C17B.Q0 cm/configCM/SLICE_343
ROUTE        69     3.832     R20C17B.Q0 to      R2C25D.C0 c_data_1
CTOF_DEL    ---     0.452      R2C25D.C0 to      R2C25D.F0 vga/config1/SLICE_519
ROUTE         5     0.562      R2C25D.F0 to     R2C25D.CLK c_data_1_derived_1
                  --------
                    8.890   (21.6% logic, 78.4% route), 3 logic levels.


Passed: The following path meets requirements by 0.941ns (weighted slack = 3.844ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cm/configCM/c_data_reg_i1  (from clk_c +)
   Destination:    FF         Data in        vga/config1/V_Left_Margin_nxt_5__N_981_I_0  (to c_data_1_derived_1 +)

   Delay:               4.715ns  (18.3% logic, 81.7% route), 2 logic levels.

 Constraint Details:

      4.715ns physical path delay cm/configCM/SLICE_343 to vga/config1/SLICE_519 meets
      (delay constraint based on source clock period of 5.352ns and destination clock period of 2.251ns)
      0.551ns delay constraint less
     -5.255ns skew and
      0.150ns DIN_SET requirement (totaling 5.656ns) by 0.941ns

 Physical Path Details:

      Data path cm/configCM/SLICE_343 to vga/config1/SLICE_519:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R20C17B.CLK to     R20C17B.Q0 cm/configCM/SLICE_343 (from clk_c)
ROUTE        69     3.832     R20C17B.Q0 to      R2C25D.C0 c_data_1
CTOF_DEL    ---     0.452      R2C25D.C0 to      R2C25D.F0 vga/config1/SLICE_519
ROUTE         5     0.022      R2C25D.F0 to     R2C25D.DI0 c_data_1_derived_1 (to c_data_1_derived_1)
                  --------
                    4.715   (18.3% logic, 81.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to cm/configCM/SLICE_343:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         C8.PAD to       C8.PADDI clk
ROUTE       273     2.572       C8.PADDI to    R20C17B.CLK clk_c
                  --------
                    3.635   (29.2% logic, 70.8% route), 1 logic levels.

      Destination Clock Path clk to vga/config1/SLICE_519:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         C8.PAD to       C8.PADDI clk
ROUTE       273     2.572       C8.PADDI to    R20C17B.CLK clk_c
REG_DEL     ---     0.409    R20C17B.CLK to     R20C17B.Q0 cm/configCM/SLICE_343
ROUTE        69     3.832     R20C17B.Q0 to      R2C25D.C0 c_data_1
CTOF_DEL    ---     0.452      R2C25D.C0 to      R2C25D.F0 vga/config1/SLICE_519
ROUTE         5     0.562      R2C25D.F0 to     R2C25D.CLK c_data_1_derived_1
                  --------
                    8.890   (21.6% logic, 78.4% route), 3 logic levels.

Warning: 211.060MHz is the maximum frequency for this preference.


================================================================================
Preference: FREQUENCY NET "cm/configCM/State_nxt_2__N_488" 444.247000 MHz ;
            20 items scored, 3 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 1.022ns (weighted slack = -4.175ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              vga/config1/Load_reg_732  (from clk_c +)
   Destination:    FF         Data in        cm/configCM/State_nxt_2__I_0_i3  (to cm/configCM/State_nxt_2__N_488 +)

   Delay:               4.570ns  (28.7% logic, 71.3% route), 3 logic levels.

 Constraint Details:

      4.570ns physical path delay SLICE_174 to cm/configCM/SLICE_424 exceeds
      (delay constraint based on source clock period of 5.352ns and destination clock period of 2.251ns)
      0.551ns delay constraint less
     -3.147ns skew and
      0.150ns DIN_SET requirement (totaling 3.548ns) by 1.022ns

 Physical Path Details:

      Data path SLICE_174 to cm/configCM/SLICE_424:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R24C26C.CLK to     R24C26C.Q0 SLICE_174 (from clk_c)
ROUTE         3     2.214     R24C26C.Q0 to     R19C21D.B0 Load_config
CTOF_DEL    ---     0.452     R19C21D.B0 to     R19C21D.F0 SLICE_347
ROUTE         3     1.043     R19C21D.F0 to     R19C20B.C0 c_addr_3__N_470
CTOF_DEL    ---     0.452     R19C20B.C0 to     R19C20B.F0 cm/configCM/SLICE_424
ROUTE         1     0.000     R19C20B.F0 to    R19C20B.DI0 cm/configCM/State_nxt_2__N_473 (to cm/configCM/State_nxt_2__N_488)
                  --------
                    4.570   (28.7% logic, 71.3% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_174:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         C8.PAD to       C8.PADDI clk
ROUTE       273     2.535       C8.PADDI to    R24C26C.CLK clk_c
                  --------
                    3.598   (29.5% logic, 70.5% route), 1 logic levels.

      Destination Clock Path clk to cm/configCM/SLICE_424:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         C8.PAD to       C8.PADDI clk
ROUTE       273     2.572       C8.PADDI to    R18C17D.CLK clk_c
REG_DEL     ---     0.409    R18C17D.CLK to     R18C17D.Q1 cm/configCM/SLICE_592
ROUTE        13     0.881     R18C17D.Q1 to     R18C17C.A1 cm/configCM/State_reg_1
CTOF_DEL    ---     0.452     R18C17C.A1 to     R18C17C.F1 cm/SLICE_635
ROUTE         3     1.368     R18C17C.F1 to    R19C20B.CLK cm/configCM/State_nxt_2__N_488
                  --------
                    6.745   (28.5% logic, 71.5% route), 3 logic levels.


Error: The following path exceeds requirements by 0.264ns (weighted slack = -1.079ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cm/configCM/State_reg_i1  (from clk_c +)
   Destination:    FF         Data in        cm/configCM/State_nxt_2__I_0_i3  (to cm/configCM/State_nxt_2__N_488 +)

   Delay:               3.775ns  (22.8% logic, 77.2% route), 2 logic levels.

 Constraint Details:

      3.775ns physical path delay cm/configCM/SLICE_592 to cm/configCM/SLICE_424 exceeds
      (delay constraint based on source clock period of 5.352ns and destination clock period of 2.251ns)
      0.551ns delay constraint less
     -3.110ns skew and
      0.150ns DIN_SET requirement (totaling 3.511ns) by 0.264ns

 Physical Path Details:

      Data path cm/configCM/SLICE_592 to cm/configCM/SLICE_424:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R18C17D.CLK to     R18C17D.Q1 cm/configCM/SLICE_592 (from clk_c)
ROUTE        13     2.914     R18C17D.Q1 to     R19C20B.B0 cm/configCM/State_reg_1
CTOF_DEL    ---     0.452     R19C20B.B0 to     R19C20B.F0 cm/configCM/SLICE_424
ROUTE         1     0.000     R19C20B.F0 to    R19C20B.DI0 cm/configCM/State_nxt_2__N_473 (to cm/configCM/State_nxt_2__N_488)
                  --------
                    3.775   (22.8% logic, 77.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to cm/configCM/SLICE_592:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         C8.PAD to       C8.PADDI clk
ROUTE       273     2.572       C8.PADDI to    R18C17D.CLK clk_c
                  --------
                    3.635   (29.2% logic, 70.8% route), 1 logic levels.

      Destination Clock Path clk to cm/configCM/SLICE_424:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         C8.PAD to       C8.PADDI clk
ROUTE       273     2.572       C8.PADDI to    R18C17D.CLK clk_c
REG_DEL     ---     0.409    R18C17D.CLK to     R18C17D.Q1 cm/configCM/SLICE_592
ROUTE        13     0.881     R18C17D.Q1 to     R18C17C.A1 cm/configCM/State_reg_1
CTOF_DEL    ---     0.452     R18C17C.A1 to     R18C17C.F1 cm/SLICE_635
ROUTE         3     1.368     R18C17C.F1 to    R19C20B.CLK cm/configCM/State_nxt_2__N_488
                  --------
                    6.745   (28.5% logic, 71.5% route), 3 logic levels.


Error: The following path exceeds requirements by 0.209ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cd/CLOCK_DIVIDER_CONFIG/c_UART_ready_reg_28  (from clk_VGA +)
   Destination:    FF         Data in        cm/configCM/State_nxt_2__I_0_i3  (to cm/configCM/State_nxt_2__N_488 +)

   Delay:               4.050ns  (43.6% logic, 56.4% route), 4 logic levels.

 Constraint Details:

      4.050ns physical path delay cd/CLOCK_DIVIDER_CONFIG/SLICE_337 to cm/configCM/SLICE_424 exceeds
      2.251ns delay constraint less
     -1.740ns skew and
      0.150ns DIN_SET requirement (totaling 3.841ns) by 0.209ns

 Physical Path Details:

      Data path cd/CLOCK_DIVIDER_CONFIG/SLICE_337 to cm/configCM/SLICE_424:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R19C22B.CLK to     R19C22B.Q0 cd/CLOCK_DIVIDER_CONFIG/SLICE_337 (from clk_VGA)
ROUTE         2     0.858     R19C22B.Q0 to     R19C21D.A1 c_UART_ready
CTOF_DEL    ---     0.452     R19C21D.A1 to     R19C21D.F1 SLICE_347
ROUTE         1     0.384     R19C21D.F1 to     R19C21D.C0 vga/config1/n5
CTOF_DEL    ---     0.452     R19C21D.C0 to     R19C21D.F0 SLICE_347
ROUTE         3     1.043     R19C21D.F0 to     R19C20B.C0 c_addr_3__N_470
CTOF_DEL    ---     0.452     R19C20B.C0 to     R19C20B.F0 cm/configCM/SLICE_424
ROUTE         1     0.000     R19C20B.F0 to    R19C20B.DI0 cm/configCM/State_nxt_2__N_473 (to cm/configCM/State_nxt_2__N_488)
                  --------
                    4.050   (43.6% logic, 56.4% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to cd/CLOCK_DIVIDER_CONFIG/SLICE_337:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         C8.PAD to       C8.PADDI clk
ROUTE       273     2.572       C8.PADDI to    R17C22B.CLK clk_c
REG_DEL     ---     0.409    R17C22B.CLK to     R17C22B.Q0 SLICE_374
ROUTE        10     0.961     R17C22B.Q0 to    R19C22B.CLK clk_VGA
                  --------
                    5.005   (29.4% logic, 70.6% route), 2 logic levels.

      Destination Clock Path clk to cm/configCM/SLICE_424:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         C8.PAD to       C8.PADDI clk
ROUTE       273     2.572       C8.PADDI to    R18C17D.CLK clk_c
REG_DEL     ---     0.409    R18C17D.CLK to     R18C17D.Q1 cm/configCM/SLICE_592
ROUTE        13     0.881     R18C17D.Q1 to     R18C17C.A1 cm/configCM/State_reg_1
CTOF_DEL    ---     0.452     R18C17C.A1 to     R18C17C.F1 cm/SLICE_635
ROUTE         3     1.368     R18C17C.F1 to    R19C20B.CLK cm/configCM/State_nxt_2__N_488
                  --------
                    6.745   (28.5% logic, 71.5% route), 3 logic levels.


Passed: The following path meets requirements by 0.101ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cd/CLOCK_DIVIDER_CONFIG/c_VGA_ready_reg_27  (from clk_VGA +)
   Destination:    FF         Data in        cm/configCM/State_nxt_2__I_0_i3  (to cm/configCM/State_nxt_2__N_488 +)

   Delay:               3.740ns  (47.2% logic, 52.8% route), 4 logic levels.

 Constraint Details:

      3.740ns physical path delay SLICE_338 to cm/configCM/SLICE_424 meets
      2.251ns delay constraint less
     -1.740ns skew and
      0.150ns DIN_SET requirement (totaling 3.841ns) by 0.101ns

 Physical Path Details:

      Data path SLICE_338 to cm/configCM/SLICE_424:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R19C22D.CLK to     R19C22D.Q0 SLICE_338 (from clk_VGA)
ROUTE         2     0.548     R19C22D.Q0 to     R19C21D.D1 c_VGA_ready
CTOF_DEL    ---     0.452     R19C21D.D1 to     R19C21D.F1 SLICE_347
ROUTE         1     0.384     R19C21D.F1 to     R19C21D.C0 vga/config1/n5
CTOF_DEL    ---     0.452     R19C21D.C0 to     R19C21D.F0 SLICE_347
ROUTE         3     1.043     R19C21D.F0 to     R19C20B.C0 c_addr_3__N_470
CTOF_DEL    ---     0.452     R19C20B.C0 to     R19C20B.F0 cm/configCM/SLICE_424
ROUTE         1     0.000     R19C20B.F0 to    R19C20B.DI0 cm/configCM/State_nxt_2__N_473 (to cm/configCM/State_nxt_2__N_488)
                  --------
                    3.740   (47.2% logic, 52.8% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_338:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         C8.PAD to       C8.PADDI clk
ROUTE       273     2.572       C8.PADDI to    R17C22B.CLK clk_c
REG_DEL     ---     0.409    R17C22B.CLK to     R17C22B.Q0 SLICE_374
ROUTE        10     0.961     R17C22B.Q0 to    R19C22D.CLK clk_VGA
                  --------
                    5.005   (29.4% logic, 70.6% route), 2 logic levels.

      Destination Clock Path clk to cm/configCM/SLICE_424:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         C8.PAD to       C8.PADDI clk
ROUTE       273     2.572       C8.PADDI to    R18C17D.CLK clk_c
REG_DEL     ---     0.409    R18C17D.CLK to     R18C17D.Q1 cm/configCM/SLICE_592
ROUTE        13     0.881     R18C17D.Q1 to     R18C17C.A1 cm/configCM/State_reg_1
CTOF_DEL    ---     0.452     R18C17C.A1 to     R18C17C.F1 cm/SLICE_635
ROUTE         3     1.368     R18C17C.F1 to    R19C20B.CLK cm/configCM/State_nxt_2__N_488
                  --------
                    6.745   (28.5% logic, 71.5% route), 3 logic levels.


Passed: The following path meets requirements by 0.308ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              FIFO_UART_CM/r_empty_reg_23  (from clk_LM +)
   Destination:    FF         Data in        cm/configCM/State_nxt_2__I_0_i1  (to cm/configCM/State_nxt_2__N_488 +)

   Delay:               3.197ns  (33.5% logic, 66.5% route), 2 logic levels.

 Constraint Details:

      3.197ns physical path delay SLICE_632 to cm/configCM/SLICE_422 meets
      2.251ns delay constraint less
     -1.404ns skew and
      0.150ns DIN_SET requirement (totaling 3.505ns) by 0.308ns

 Physical Path Details:

      Data path SLICE_632 to cm/configCM/SLICE_422:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R18C26C.CLK to     R18C26C.Q0 SLICE_632 (from clk_LM)
ROUTE         4     2.127     R18C26C.Q0 to     R17C17D.B0 UART_out_CM_data_empty
CTOOFX_DEL  ---     0.661     R17C17D.B0 to   R17C17D.OFX0 cm/configCM/SLICE_422
ROUTE         1     0.000   R17C17D.OFX0 to    R17C17D.DI0 cm/configCM/State_nxt_2__N_483 (to cm/configCM/State_nxt_2__N_488)
                  --------
                    3.197   (33.5% logic, 66.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_632:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         C8.PAD to       C8.PADDI clk
ROUTE       273     2.572       C8.PADDI to    R21C26D.CLK clk_c
REG_DEL     ---     0.409    R21C26D.CLK to     R21C26D.Q0 SLICE_372
ROUTE        13     0.860     R21C26D.Q0 to    R18C26C.CLK clk_LM
                  --------
                    4.904   (30.0% logic, 70.0% route), 2 logic levels.

      Destination Clock Path clk to cm/configCM/SLICE_422:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         C8.PAD to       C8.PADDI clk
ROUTE       273     2.572       C8.PADDI to    R18C17D.CLK clk_c
REG_DEL     ---     0.409    R18C17D.CLK to     R18C17D.Q1 cm/configCM/SLICE_592
ROUTE        13     0.881     R18C17D.Q1 to     R18C17C.A1 cm/configCM/State_reg_1
CTOF_DEL    ---     0.452     R18C17C.A1 to     R18C17C.F1 cm/SLICE_635
ROUTE         3     0.931     R18C17C.F1 to    R17C17D.CLK cm/configCM/State_nxt_2__N_488
                  --------
                    6.308   (30.5% logic, 69.5% route), 3 logic levels.


Passed: The following path meets requirements by 0.368ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uart/UART_CONFIG/c_ready_reg_22  (from clk_VGA +)
   Destination:    FF         Data in        cm/configCM/State_nxt_2__I_0_i3  (to cm/configCM/State_nxt_2__N_488 +)

   Delay:               3.217ns  (40.8% logic, 59.2% route), 3 logic levels.

 Constraint Details:

      3.217ns physical path delay SLICE_345 to cm/configCM/SLICE_424 meets
      2.251ns delay constraint less
     -1.484ns skew and
      0.150ns DIN_SET requirement (totaling 3.585ns) by 0.368ns

 Physical Path Details:

      Data path SLICE_345 to cm/configCM/SLICE_424:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R19C21C.CLK to     R19C21C.Q0 SLICE_345 (from clk_VGA)
ROUTE         2     0.861     R19C21C.Q0 to     R19C21D.A0 c_ready_1
CTOF_DEL    ---     0.452     R19C21D.A0 to     R19C21D.F0 SLICE_347
ROUTE         3     1.043     R19C21D.F0 to     R19C20B.C0 c_addr_3__N_470
CTOF_DEL    ---     0.452     R19C20B.C0 to     R19C20B.F0 cm/configCM/SLICE_424
ROUTE         1     0.000     R19C20B.F0 to    R19C20B.DI0 cm/configCM/State_nxt_2__N_473 (to cm/configCM/State_nxt_2__N_488)
                  --------
                    3.217   (40.8% logic, 59.2% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_345:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         C8.PAD to       C8.PADDI clk
ROUTE       273     2.572       C8.PADDI to    R17C22B.CLK clk_c
REG_DEL     ---     0.409    R17C22B.CLK to     R17C22B.Q0 SLICE_374
ROUTE        10     1.217     R17C22B.Q0 to    R19C21C.CLK clk_VGA
                  --------
                    5.261   (28.0% logic, 72.0% route), 2 logic levels.

      Destination Clock Path clk to cm/configCM/SLICE_424:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         C8.PAD to       C8.PADDI clk
ROUTE       273     2.572       C8.PADDI to    R18C17D.CLK clk_c
REG_DEL     ---     0.409    R18C17D.CLK to     R18C17D.Q1 cm/configCM/SLICE_592
ROUTE        13     0.881     R18C17D.Q1 to     R18C17C.A1 cm/configCM/State_reg_1
CTOF_DEL    ---     0.452     R18C17C.A1 to     R18C17C.F1 cm/SLICE_635
ROUTE         3     1.368     R18C17C.F1 to    R19C20B.CLK cm/configCM/State_nxt_2__N_488
                  --------
                    6.745   (28.5% logic, 71.5% route), 3 logic levels.


Passed: The following path meets requirements by 0.517ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              FIFO_UART_CM/r_empty_reg_23  (from clk_LM +)
   Destination:    FF         Data in        cm/configCM/State_nxt_2__I_0_i2  (to cm/configCM/State_nxt_2__N_488 +)

   Delay:               2.988ns  (28.8% logic, 71.2% route), 2 logic levels.

 Constraint Details:

      2.988ns physical path delay SLICE_632 to cm/configCM/SLICE_423 meets
      2.251ns delay constraint less
     -1.404ns skew and
      0.150ns DIN_SET requirement (totaling 3.505ns) by 0.517ns

 Physical Path Details:

      Data path SLICE_632 to cm/configCM/SLICE_423:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R18C26C.CLK to     R18C26C.Q0 SLICE_632 (from clk_LM)
ROUTE         4     2.127     R18C26C.Q0 to     R17C17A.B0 UART_out_CM_data_empty
CTOF_DEL    ---     0.452     R17C17A.B0 to     R17C17A.F0 cm/configCM/SLICE_423
ROUTE         1     0.000     R17C17A.F0 to    R17C17A.DI0 cm/configCM/n3935 (to cm/configCM/State_nxt_2__N_488)
                  --------
                    2.988   (28.8% logic, 71.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_632:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         C8.PAD to       C8.PADDI clk
ROUTE       273     2.572       C8.PADDI to    R21C26D.CLK clk_c
REG_DEL     ---     0.409    R21C26D.CLK to     R21C26D.Q0 SLICE_372
ROUTE        13     0.860     R21C26D.Q0 to    R18C26C.CLK clk_LM
                  --------
                    4.904   (30.0% logic, 70.0% route), 2 logic levels.

      Destination Clock Path clk to cm/configCM/SLICE_423:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         C8.PAD to       C8.PADDI clk
ROUTE       273     2.572       C8.PADDI to    R18C17D.CLK clk_c
REG_DEL     ---     0.409    R18C17D.CLK to     R18C17D.Q1 cm/configCM/SLICE_592
ROUTE        13     0.881     R18C17D.Q1 to     R18C17C.A1 cm/configCM/State_reg_1
CTOF_DEL    ---     0.452     R18C17C.A1 to     R18C17C.F1 cm/SLICE_635
ROUTE         3     0.931     R18C17C.F1 to    R17C17A.CLK cm/configCM/State_nxt_2__N_488
                  --------
                    6.308   (30.5% logic, 69.5% route), 3 logic levels.


Passed: The following path meets requirements by 0.258ns (weighted slack = 1.054ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cm/configCM/State_reg_i0  (from clk_c +)
   Destination:    FF         Data in        cm/configCM/State_nxt_2__I_0_i2  (to cm/configCM/State_nxt_2__N_488 +)

   Delay:               2.718ns  (31.7% logic, 68.3% route), 2 logic levels.

 Constraint Details:

      2.718ns physical path delay cm/configCM/SLICE_592 to cm/configCM/SLICE_423 meets
      (delay constraint based on source clock period of 5.352ns and destination clock period of 2.251ns)
      0.551ns delay constraint less
     -2.673ns skew and
      0.248ns LSR_SET requirement (totaling 2.976ns) by 0.258ns

 Physical Path Details:

      Data path cm/configCM/SLICE_592 to cm/configCM/SLICE_423:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R18C17D.CLK to     R18C17D.Q0 cm/configCM/SLICE_592 (from clk_c)
ROUTE        14     0.918     R18C17D.Q0 to     R18C17C.B0 cm/configCM/State_reg_0
CTOF_DEL    ---     0.452     R18C17C.B0 to     R18C17C.F0 cm/SLICE_635
ROUTE         1     0.939     R18C17C.F0 to    R17C17A.LSR cm/configCM/n39 (to cm/configCM/State_nxt_2__N_488)
                  --------
                    2.718   (31.7% logic, 68.3% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to cm/configCM/SLICE_592:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         C8.PAD to       C8.PADDI clk
ROUTE       273     2.572       C8.PADDI to    R18C17D.CLK clk_c
                  --------
                    3.635   (29.2% logic, 70.8% route), 1 logic levels.

      Destination Clock Path clk to cm/configCM/SLICE_423:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         C8.PAD to       C8.PADDI clk
ROUTE       273     2.572       C8.PADDI to    R18C17D.CLK clk_c
REG_DEL     ---     0.409    R18C17D.CLK to     R18C17D.Q1 cm/configCM/SLICE_592
ROUTE        13     0.881     R18C17D.Q1 to     R18C17C.A1 cm/configCM/State_reg_1
CTOF_DEL    ---     0.452     R18C17C.A1 to     R18C17C.F1 cm/SLICE_635
ROUTE         3     0.931     R18C17C.F1 to    R17C17A.CLK cm/configCM/State_nxt_2__N_488
                  --------
                    6.308   (30.5% logic, 69.5% route), 3 logic levels.


Passed: The following path meets requirements by 0.295ns (weighted slack = 1.205ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cm/configCM/State_reg_i1  (from clk_c +)
   Destination:    FF         Data in        cm/configCM/State_nxt_2__I_0_i2  (to cm/configCM/State_nxt_2__N_488 +)

   Delay:               2.681ns  (32.1% logic, 67.9% route), 2 logic levels.

 Constraint Details:

      2.681ns physical path delay cm/configCM/SLICE_592 to cm/configCM/SLICE_423 meets
      (delay constraint based on source clock period of 5.352ns and destination clock period of 2.251ns)
      0.551ns delay constraint less
     -2.673ns skew and
      0.248ns LSR_SET requirement (totaling 2.976ns) by 0.295ns

 Physical Path Details:

      Data path cm/configCM/SLICE_592 to cm/configCM/SLICE_423:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R18C17D.CLK to     R18C17D.Q1 cm/configCM/SLICE_592 (from clk_c)
ROUTE        13     0.881     R18C17D.Q1 to     R18C17C.A0 cm/configCM/State_reg_1
CTOF_DEL    ---     0.452     R18C17C.A0 to     R18C17C.F0 cm/SLICE_635
ROUTE         1     0.939     R18C17C.F0 to    R17C17A.LSR cm/configCM/n39 (to cm/configCM/State_nxt_2__N_488)
                  --------
                    2.681   (32.1% logic, 67.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to cm/configCM/SLICE_592:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         C8.PAD to       C8.PADDI clk
ROUTE       273     2.572       C8.PADDI to    R18C17D.CLK clk_c
                  --------
                    3.635   (29.2% logic, 70.8% route), 1 logic levels.

      Destination Clock Path clk to cm/configCM/SLICE_423:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         C8.PAD to       C8.PADDI clk
ROUTE       273     2.572       C8.PADDI to    R18C17D.CLK clk_c
REG_DEL     ---     0.409    R18C17D.CLK to     R18C17D.Q1 cm/configCM/SLICE_592
ROUTE        13     0.881     R18C17D.Q1 to     R18C17C.A1 cm/configCM/State_reg_1
CTOF_DEL    ---     0.452     R18C17C.A1 to     R18C17C.F1 cm/SLICE_635
ROUTE         3     0.931     R18C17C.F1 to    R17C17A.CLK cm/configCM/State_nxt_2__N_488
                  --------
                    6.308   (30.5% logic, 69.5% route), 3 logic levels.


Passed: The following path meets requirements by 0.614ns (weighted slack = 2.508ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cm/assignCM/c_ready_reg_118  (from clk_c +)
   Destination:    FF         Data in        cm/configCM/State_nxt_2__I_0_i3  (to cm/configCM/State_nxt_2__N_488 +)

   Delay:               2.897ns  (45.3% logic, 54.7% route), 3 logic levels.

 Constraint Details:

      2.897ns physical path delay SLICE_346 to cm/configCM/SLICE_424 meets
      (delay constraint based on source clock period of 5.352ns and destination clock period of 2.251ns)
      0.551ns delay constraint less
     -3.110ns skew and
      0.150ns DIN_SET requirement (totaling 3.511ns) by 0.614ns

 Physical Path Details:

      Data path SLICE_346 to cm/configCM/SLICE_424:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R19C20C.CLK to     R19C20C.Q0 SLICE_346 (from clk_c)
ROUTE         1     0.541     R19C20C.Q0 to     R19C21D.D0 c_ready_Assign
CTOF_DEL    ---     0.452     R19C21D.D0 to     R19C21D.F0 SLICE_347
ROUTE         3     1.043     R19C21D.F0 to     R19C20B.C0 c_addr_3__N_470
CTOF_DEL    ---     0.452     R19C20B.C0 to     R19C20B.F0 cm/configCM/SLICE_424
ROUTE         1     0.000     R19C20B.F0 to    R19C20B.DI0 cm/configCM/State_nxt_2__N_473 (to cm/configCM/State_nxt_2__N_488)
                  --------
                    2.897   (45.3% logic, 54.7% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_346:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         C8.PAD to       C8.PADDI clk
ROUTE       273     2.572       C8.PADDI to    R19C20C.CLK clk_c
                  --------
                    3.635   (29.2% logic, 70.8% route), 1 logic levels.

      Destination Clock Path clk to cm/configCM/SLICE_424:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         C8.PAD to       C8.PADDI clk
ROUTE       273     2.572       C8.PADDI to    R18C17D.CLK clk_c
REG_DEL     ---     0.409    R18C17D.CLK to     R18C17D.Q1 cm/configCM/SLICE_592
ROUTE        13     0.881     R18C17D.Q1 to     R18C17C.A1 cm/configCM/State_reg_1
CTOF_DEL    ---     0.452     R18C17C.A1 to     R18C17C.F1 cm/SLICE_635
ROUTE         3     1.368     R18C17C.F1 to    R19C20B.CLK cm/configCM/State_nxt_2__N_488
                  --------
                    6.745   (28.5% logic, 71.5% route), 3 logic levels.

Warning: 155.642MHz is the maximum frequency for this preference.

Report Summary
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "clk_VGA" 444.247000 MHz  |             |             |
;                                       |  444.247 MHz|   59.563 MHz|   3 *
                                        |             |             |
FREQUENCY NET "clk_DB" 444.247000 MHz ; |  444.247 MHz|  193.087 MHz|   2 *
                                        |             |             |
FREQUENCY NET "clk_c" 186.846000 MHz ;  |  186.846 MHz|    0.680 MHz|   1 *
                                        |             |             |
FREQUENCY NET "clk_LM" 444.247000 MHz ; |  444.247 MHz|   74.272 MHz|   3 *
                                        |             |             |
FREQUENCY NET "clk_UART" 444.247000 MHz |             |             |
;                                       |  444.247 MHz|  138.793 MHz|   3 *
                                        |             |             |
FREQUENCY NET                           |             |             |
"vga/config1/H_Left_Margin_nxt_8__N_969"|             |             |
 444.247000 MHz ;                       |  444.247 MHz|  444.444 MHz|   0  
                                        |             |             |
FREQUENCY NET "c_data_1_derived_1"      |             |             |
444.247000 MHz ;                        |  444.247 MHz|  211.060 MHz|   2 *
                                        |             |             |
FREQUENCY NET                           |             |             |
"cm/configCM/State_nxt_2__N_488"        |             |             |
444.247000 MHz ;                        |  444.247 MHz|  155.642 MHz|   3 *
                                        |             |             |
----------------------------------------------------------------------------


7 preferences(marked by "*" above) not met.

----------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
----------------------------------------------------------------------------
n1801                                   |      33|    3594|     86.06%
                                        |        |        |
n7735                                   |       1|    3594|     86.06%
                                        |        |        |
n7734                                   |       1|    3324|     79.60%
                                        |        |        |
n7733                                   |       1|    3055|     73.16%
                                        |        |        |
n9119                                   |       4|    2801|     67.07%
                                        |        |        |
n7732                                   |       1|    2733|     65.45%
                                        |        |        |
cd/CNT_UART/n7689                       |       1|    2614|     62.60%
                                        |        |        |
cd/CNT_UART/n7690                       |       1|    2545|     60.94%
                                        |        |        |
counter_23_N_178_10                     |      47|    2545|     60.94%
                                        |        |        |
n7731                                   |       1|    2349|     56.25%
                                        |        |        |
cd/CNT_UART/n7688                       |       1|    2163|     51.80%
                                        |        |        |
n7730                                   |       1|    1938|     46.41%
                                        |        |        |
cd/CNT_UART/n7687                       |       1|    1518|     36.35%
                                        |        |        |
n7729                                   |       1|    1494|     35.78%
                                        |        |        |
n9113                                   |       8|    1266|     30.32%
                                        |        |        |
n7728                                   |       1|    1041|     24.93%
                                        |        |        |
clk_c_enable_224                        |       6|     980|     23.47%
                                        |        |        |
n7727                                   |       1|     655|     15.68%
                                        |        |        |
cd/baudrate_1                           |       1|     597|     14.30%
                                        |        |        |
cd/CNT_UART/n7686                       |       1|     581|     13.91%
                                        |        |        |
cd/baudrate_2                           |       1|     565|     13.53%
                                        |        |        |
cd/baudrate_3                           |       1|     475|     11.37%
                                        |        |        |
clk_c_enable_222                        |       1|     443|     10.61%
                                        |        |        |
cd/baudrate_4                           |       1|     438|     10.49%
                                        |        |        |
n5755                                   |       4|     436|     10.44%
                                        |        |        |
----------------------------------------------------------------------------


Clock Domains Analysis
------------------------

Found 9 clocks:

Clock Domain: vga/config1/H_Left_Margin_nxt_8__N_969   Source: vga/config1/SLICE_519.F1   Loads: 41
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: clk_c   Source: clk.PAD
      Covered under: FREQUENCY NET "vga/config1/H_Left_Margin_nxt_8__N_969" 444.247000 MHz ;   Transfers: 81

Clock Domain: cm/configCM/State_nxt_2__N_488   Source: cm/SLICE_635.F1   Loads: 3
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: clk_c   Source: clk.PAD
      Covered under: FREQUENCY NET "cm/configCM/State_nxt_2__N_488" 444.247000 MHz ;   Transfers: 6

   Clock Domain: clk_VGA   Source: SLICE_374.Q0
      Covered under: FREQUENCY NET "cm/configCM/State_nxt_2__N_488" 444.247000 MHz ;   Transfers: 3

   Clock Domain: clk_LM   Source: SLICE_372.Q0
      Covered under: FREQUENCY NET "cm/configCM/State_nxt_2__N_488" 444.247000 MHz ;   Transfers: 1

Clock Domain: clk_c   Source: clk.PAD   Loads: 273
   Covered under: FREQUENCY NET "clk_c" 186.846000 MHz ;

   Data transfers from:
   Clock Domain: vga/config1/H_Left_Margin_nxt_8__N_969   Source: vga/config1/SLICE_519.F1
      Covered under: FREQUENCY NET "clk_c" 186.846000 MHz ;   Transfers: 76

   Clock Domain: cm/configCM/State_nxt_2__N_488   Source: cm/SLICE_635.F1
      Covered under: FREQUENCY NET "clk_c" 186.846000 MHz ;   Transfers: 3

   Clock Domain: clk_VGA   Source: SLICE_374.Q0
      Covered under: FREQUENCY NET "clk_c" 186.846000 MHz ;   Transfers: 5

   Clock Domain: clk_UART   Source: SLICE_373.Q0
      Covered under: FREQUENCY NET "clk_c" 186.846000 MHz ;   Transfers: 9

   Clock Domain: clk_LM   Source: SLICE_372.Q0
      Covered under: FREQUENCY NET "clk_c" 186.846000 MHz ;   Transfers: 4

   Clock Domain: clk_DB   Source: SLICE_371.Q0
      Covered under: FREQUENCY NET "clk_c" 186.846000 MHz ;   Transfers: 8

   Clock Domain: c_data_1_derived_1   Source: vga/config1/SLICE_519.F0
      Covered under: FREQUENCY NET "clk_c" 186.846000 MHz ;   Transfers: 1

   Clock Domain: HSYNC_c   Source: SLICE_283.Q0
      Covered under: FREQUENCY NET "clk_c" 186.846000 MHz ;   Transfers: 13

Clock Domain: clk_VGA   Source: SLICE_374.Q0   Loads: 10
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: clk_c   Source: clk.PAD
      Covered under: FREQUENCY NET "clk_VGA" 444.247000 MHz ;   Transfers: 9

   Clock Domain: clk_DB   Source: SLICE_371.Q0
      Covered under: FREQUENCY NET "clk_VGA" 444.247000 MHz ;   Transfers: 1

Clock Domain: clk_UART   Source: SLICE_373.Q0   Loads: 21
   Covered under: FREQUENCY NET "clk_UART" 444.247000 MHz ;

   Data transfers from:
   Clock Domain: clk_c   Source: clk.PAD
      Covered under: FREQUENCY NET "clk_UART" 444.247000 MHz ;   Transfers: 18

   Clock Domain: clk_VGA   Source: SLICE_374.Q0
      Covered under: FREQUENCY NET "clk_UART" 444.247000 MHz ;   Transfers: 1

   Clock Domain: clk_DB   Source: SLICE_371.Q0
      Covered under: FREQUENCY NET "clk_UART" 444.247000 MHz ;   Transfers: 1

Clock Domain: clk_LM   Source: SLICE_372.Q0   Loads: 13
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: clk_c   Source: clk.PAD
      Covered under: FREQUENCY NET "clk_LM" 444.247000 MHz ;   Transfers: 3

   Clock Domain: clk_VGA   Source: SLICE_374.Q0
      Covered under: FREQUENCY NET "clk_LM" 444.247000 MHz ;   Transfers: 1

   Clock Domain: clk_UART   Source: SLICE_373.Q0
      Covered under: FREQUENCY NET "clk_LM" 444.247000 MHz ;   Transfers: 5

   Clock Domain: clk_DB   Source: SLICE_371.Q0
      Covered under: FREQUENCY NET "clk_LM" 444.247000 MHz ;   Transfers: 1

Clock Domain: clk_DB   Source: SLICE_371.Q0   Loads: 12
   Covered under: FREQUENCY NET "clk_DB" 444.247000 MHz ;

   Data transfers from:
   Clock Domain: clk_c   Source: clk.PAD
      Covered under: FREQUENCY NET "clk_DB" 444.247000 MHz ;   Transfers: 8

Clock Domain: c_data_1_derived_1   Source: vga/config1/SLICE_519.F0   Loads: 5
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: clk_c   Source: clk.PAD
      Covered under: FREQUENCY NET "c_data_1_derived_1" 444.247000 MHz ;   Transfers: 6

Clock Domain: HSYNC_c   Source: SLICE_283.Q0   Loads: 16
   No transfer within this clock domain is found


Timing summary (Setup):
---------------

Timing errors: 4176  Score: 424753559
Cumulative negative slack: 424753559

Constraints cover 27194 paths, 63 nets, and 3512 connections (93.90% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.13.0.56.2
Sun Jun 23 22:59:38 2024

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o CS_project_CS_implementation_pwc.twr -gui CS_project_CS_implementation.ncd CS_project_CS_implementation.prf 
Design file:     cs_project_cs_implementation.ncd
Preference file: cs_project_cs_implementation.prf
Device,speed:    LCMXO3D-9400HC,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "clk_VGA" 444.247000 MHz ;
            29 items scored, 4 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 0.287ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cm/configCM/c_valid_reg_148  (from clk_c +)
   Destination:    FF         Data in        uart/UART_CONFIG/c_ready_reg_22  (to clk_VGA +)

   Delay:               0.280ns  (47.5% logic, 52.5% route), 1 logic levels.

 Constraint Details:

      0.280ns physical path delay SLICE_347 to SLICE_345 exceeds
      (delay constraint based on source clock period of 5.352ns and destination clock period of 2.251ns)
     -0.057ns LSR_HLD and
      0.000ns delay constraint less
     -0.624ns skew requirement (totaling 0.567ns) by 0.287ns

 Physical Path Details:

      Data path SLICE_347 to SLICE_345:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R19C21D.CLK to     R19C21D.Q0 SLICE_347 (from clk_c)
ROUTE        14     0.147     R19C21D.Q0 to    R19C21C.LSR c_valid (to clk_VGA)
                  --------
                    0.280   (47.5% logic, 52.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_347:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.441         C8.PAD to       C8.PADDI clk
ROUTE       273     1.176       C8.PADDI to    R19C21D.CLK clk_c
                  --------
                    1.617   (27.3% logic, 72.7% route), 1 logic levels.

      Destination Clock Path clk to SLICE_345:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.441         C8.PAD to       C8.PADDI clk
ROUTE       273     1.176       C8.PADDI to    R17C22B.CLK clk_c
REG_DEL     ---     0.154    R17C22B.CLK to     R17C22B.Q0 SLICE_374
ROUTE        10     0.470     R17C22B.Q0 to    R19C21C.CLK clk_VGA
                  --------
                    2.241   (26.6% logic, 73.4% route), 2 logic levels.


Error: The following path exceeds requirements by 0.135ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cm/assignCM/VGA_Notification_Valid_reg_119  (from clk_c +)
   Destination:    FF         Data in        FIFO_CM_error/w_empty_reg_21  (to clk_VGA +)

   Delay:               0.379ns  (61.7% logic, 38.3% route), 2 logic levels.

 Constraint Details:

      0.379ns physical path delay cm/assignCM/SLICE_317 to FIFO_CM_error/SLICE_271 exceeds
      (delay constraint based on source clock period of 5.352ns and destination clock period of 2.251ns)
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -0.527ns skew requirement (totaling 0.514ns) by 0.135ns

 Physical Path Details:

      Data path cm/assignCM/SLICE_317 to FIFO_CM_error/SLICE_271:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C21C.CLK to     R18C21C.Q0 cm/assignCM/SLICE_317 (from clk_c)
ROUTE         5     0.141     R18C21C.Q0 to     R18C22A.C0 VGA_Notification_Valid
CTOF_DEL    ---     0.101     R18C22A.C0 to     R18C22A.F0 FIFO_CM_error/SLICE_271
ROUTE         4     0.004     R18C22A.F0 to    R18C22A.DI0 FIFO_CM_error/n9162 (to clk_VGA)
                  --------
                    0.379   (61.7% logic, 38.3% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to cm/assignCM/SLICE_317:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.441         C8.PAD to       C8.PADDI clk
ROUTE       273     1.176       C8.PADDI to    R18C21C.CLK clk_c
                  --------
                    1.617   (27.3% logic, 72.7% route), 1 logic levels.

      Destination Clock Path clk to FIFO_CM_error/SLICE_271:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.441         C8.PAD to       C8.PADDI clk
ROUTE       273     1.176       C8.PADDI to    R17C22B.CLK clk_c
REG_DEL     ---     0.154    R17C22B.CLK to     R17C22B.Q0 SLICE_374
ROUTE        10     0.373     R17C22B.Q0 to    R18C22A.CLK clk_VGA
                  --------
                    2.144   (27.8% logic, 72.2% route), 2 logic levels.


Error: The following path exceeds requirements by 0.076ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cm/configCM/c_valid_reg_148  (from clk_c +)
   Destination:    FF         Data in        cd/CLOCK_DIVIDER_CONFIG/c_UART_ready_reg_28  (to clk_VGA +)

   Delay:               0.404ns  (32.9% logic, 67.1% route), 1 logic levels.

 Constraint Details:

      0.404ns physical path delay SLICE_347 to cd/CLOCK_DIVIDER_CONFIG/SLICE_337 exceeds
      (delay constraint based on source clock period of 5.352ns and destination clock period of 2.251ns)
     -0.057ns LSR_HLD and
      0.000ns delay constraint less
     -0.537ns skew requirement (totaling 0.480ns) by 0.076ns

 Physical Path Details:

      Data path SLICE_347 to cd/CLOCK_DIVIDER_CONFIG/SLICE_337:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R19C21D.CLK to     R19C21D.Q0 SLICE_347 (from clk_c)
ROUTE        14     0.271     R19C21D.Q0 to    R19C22B.LSR c_valid (to clk_VGA)
                  --------
                    0.404   (32.9% logic, 67.1% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_347:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.441         C8.PAD to       C8.PADDI clk
ROUTE       273     1.176       C8.PADDI to    R19C21D.CLK clk_c
                  --------
                    1.617   (27.3% logic, 72.7% route), 1 logic levels.

      Destination Clock Path clk to cd/CLOCK_DIVIDER_CONFIG/SLICE_337:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.441         C8.PAD to       C8.PADDI clk
ROUTE       273     1.176       C8.PADDI to    R17C22B.CLK clk_c
REG_DEL     ---     0.154    R17C22B.CLK to     R17C22B.Q0 SLICE_374
ROUTE        10     0.383     R17C22B.Q0 to    R19C22B.CLK clk_VGA
                  --------
                    2.154   (27.6% logic, 72.4% route), 2 logic levels.


Error: The following path exceeds requirements by 0.006ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cm/configCM/c_addr_reg_i0  (from clk_c +)
   Destination:    FF         Data in        cd/CLOCK_DIVIDER_CONFIG/c_VGA_ready_reg_27  (to clk_VGA +)

   Delay:               0.518ns  (45.2% logic, 54.8% route), 2 logic levels.

 Constraint Details:

      0.518ns physical path delay cm/configCM/SLICE_339 to SLICE_338 exceeds
      (delay constraint based on source clock period of 5.352ns and destination clock period of 2.251ns)
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -0.537ns skew requirement (totaling 0.524ns) by 0.006ns

 Physical Path Details:

      Data path cm/configCM/SLICE_339 to SLICE_338:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R20C19B.CLK to     R20C19B.Q0 cm/configCM/SLICE_339 (from clk_c)
ROUTE         8     0.284     R20C19B.Q0 to     R19C22D.D0 c_addr_0
CTOF_DEL    ---     0.101     R19C22D.D0 to     R19C22D.F0 SLICE_338
ROUTE         1     0.000     R19C22D.F0 to    R19C22D.DI0 n5259 (to clk_VGA)
                  --------
                    0.518   (45.2% logic, 54.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to cm/configCM/SLICE_339:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.441         C8.PAD to       C8.PADDI clk
ROUTE       273     1.176       C8.PADDI to    R20C19B.CLK clk_c
                  --------
                    1.617   (27.3% logic, 72.7% route), 1 logic levels.

      Destination Clock Path clk to SLICE_338:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.441         C8.PAD to       C8.PADDI clk
ROUTE       273     1.176       C8.PADDI to    R17C22B.CLK clk_c
REG_DEL     ---     0.154    R17C22B.CLK to     R17C22B.Q0 SLICE_374
ROUTE        10     0.383     R17C22B.Q0 to    R19C22D.CLK clk_VGA
                  --------
                    2.154   (27.6% logic, 72.4% route), 2 logic levels.


Passed: The following path meets requirements by 0.017ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cm/configCM/c_addr_reg_i2  (from clk_c +)
   Destination:    FF         Data in        uart/UART_CONFIG/c_ready_reg_22  (to clk_VGA +)

   Delay:               0.628ns  (37.3% logic, 62.7% route), 2 logic levels.

 Constraint Details:

      0.628ns physical path delay cm/configCM/SLICE_340 to SLICE_345 meets
      (delay constraint based on source clock period of 5.352ns and destination clock period of 2.251ns)
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -0.624ns skew requirement (totaling 0.611ns) by 0.017ns

 Physical Path Details:

      Data path cm/configCM/SLICE_340 to SLICE_345:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R20C19D.CLK to     R20C19D.Q1 cm/configCM/SLICE_340 (from clk_c)
ROUTE        12     0.394     R20C19D.Q1 to     R19C21C.D0 c_addr_2
CTOF_DEL    ---     0.101     R19C21C.D0 to     R19C21C.F0 SLICE_345
ROUTE         1     0.000     R19C21C.F0 to    R19C21C.DI0 c_ready_next_N_346 (to clk_VGA)
                  --------
                    0.628   (37.3% logic, 62.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to cm/configCM/SLICE_340:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.441         C8.PAD to       C8.PADDI clk
ROUTE       273     1.176       C8.PADDI to    R20C19D.CLK clk_c
                  --------
                    1.617   (27.3% logic, 72.7% route), 1 logic levels.

      Destination Clock Path clk to SLICE_345:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.441         C8.PAD to       C8.PADDI clk
ROUTE       273     1.176       C8.PADDI to    R17C22B.CLK clk_c
REG_DEL     ---     0.154    R17C22B.CLK to     R17C22B.Q0 SLICE_374
ROUTE        10     0.470     R17C22B.Q0 to    R19C21C.CLK clk_VGA
                  --------
                    2.241   (26.6% logic, 73.4% route), 2 logic levels.


Passed: The following path meets requirements by 0.021ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cm/configCM/c_addr_reg_i0  (from clk_c +)
   Destination:    FF         Data in        uart/UART_CONFIG/c_ready_reg_22  (to clk_VGA +)

   Delay:               0.632ns  (37.0% logic, 63.0% route), 2 logic levels.

 Constraint Details:

      0.632ns physical path delay cm/configCM/SLICE_339 to SLICE_345 meets
      (delay constraint based on source clock period of 5.352ns and destination clock period of 2.251ns)
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -0.624ns skew requirement (totaling 0.611ns) by 0.021ns

 Physical Path Details:

      Data path cm/configCM/SLICE_339 to SLICE_345:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R20C19B.CLK to     R20C19B.Q0 cm/configCM/SLICE_339 (from clk_c)
ROUTE         8     0.398     R20C19B.Q0 to     R19C21C.C0 c_addr_0
CTOF_DEL    ---     0.101     R19C21C.C0 to     R19C21C.F0 SLICE_345
ROUTE         1     0.000     R19C21C.F0 to    R19C21C.DI0 c_ready_next_N_346 (to clk_VGA)
                  --------
                    0.632   (37.0% logic, 63.0% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to cm/configCM/SLICE_339:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.441         C8.PAD to       C8.PADDI clk
ROUTE       273     1.176       C8.PADDI to    R20C19B.CLK clk_c
                  --------
                    1.617   (27.3% logic, 72.7% route), 1 logic levels.

      Destination Clock Path clk to SLICE_345:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.441         C8.PAD to       C8.PADDI clk
ROUTE       273     1.176       C8.PADDI to    R17C22B.CLK clk_c
REG_DEL     ---     0.154    R17C22B.CLK to     R17C22B.Q0 SLICE_374
ROUTE        10     0.470     R17C22B.Q0 to    R19C21C.CLK clk_VGA
                  --------
                    2.241   (26.6% logic, 73.4% route), 2 logic levels.


Passed: The following path meets requirements by 0.057ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cm/configCM/Error_Valid_reg_154  (from clk_c +)
   Destination:    FF         Data in        FIFO_CM_error/w_empty_reg_21  (to clk_VGA +)

   Delay:               0.571ns  (41.0% logic, 59.0% route), 2 logic levels.

 Constraint Details:

      0.571ns physical path delay cm/configCM/SLICE_267 to FIFO_CM_error/SLICE_271 meets
      (delay constraint based on source clock period of 5.352ns and destination clock period of 2.251ns)
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -0.527ns skew requirement (totaling 0.514ns) by 0.057ns

 Physical Path Details:

      Data path cm/configCM/SLICE_267 to FIFO_CM_error/SLICE_271:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C20C.CLK to     R17C20C.Q0 cm/configCM/SLICE_267 (from clk_c)
ROUTE         5     0.333     R17C20C.Q0 to     R18C22A.D0 Error_Valid
CTOF_DEL    ---     0.101     R18C22A.D0 to     R18C22A.F0 FIFO_CM_error/SLICE_271
ROUTE         4     0.004     R18C22A.F0 to    R18C22A.DI0 FIFO_CM_error/n9162 (to clk_VGA)
                  --------
                    0.571   (41.0% logic, 59.0% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to cm/configCM/SLICE_267:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.441         C8.PAD to       C8.PADDI clk
ROUTE       273     1.176       C8.PADDI to    R17C20C.CLK clk_c
                  --------
                    1.617   (27.3% logic, 72.7% route), 1 logic levels.

      Destination Clock Path clk to FIFO_CM_error/SLICE_271:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.441         C8.PAD to       C8.PADDI clk
ROUTE       273     1.176       C8.PADDI to    R17C22B.CLK clk_c
REG_DEL     ---     0.154    R17C22B.CLK to     R17C22B.Q0 SLICE_374
ROUTE        10     0.373     R17C22B.Q0 to    R18C22A.CLK clk_VGA
                  --------
                    2.144   (27.8% logic, 72.2% route), 2 logic levels.


Passed: The following path meets requirements by 0.060ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cm/configCM/c_valid_reg_148  (from clk_c +)
   Destination:    FF         Data in        cd/CLOCK_DIVIDER_CONFIG/c_VGA_ready_reg_27  (to clk_VGA +)

   Delay:               0.584ns  (40.1% logic, 59.9% route), 2 logic levels.

 Constraint Details:

      0.584ns physical path delay SLICE_347 to SLICE_338 meets
      (delay constraint based on source clock period of 5.352ns and destination clock period of 2.251ns)
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -0.537ns skew requirement (totaling 0.524ns) by 0.060ns

 Physical Path Details:

      Data path SLICE_347 to SLICE_338:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R19C21D.CLK to     R19C21D.Q0 SLICE_347 (from clk_c)
ROUTE        14     0.350     R19C21D.Q0 to     R19C22D.B0 c_valid
CTOF_DEL    ---     0.101     R19C22D.B0 to     R19C22D.F0 SLICE_338
ROUTE         1     0.000     R19C22D.F0 to    R19C22D.DI0 n5259 (to clk_VGA)
                  --------
                    0.584   (40.1% logic, 59.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_347:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.441         C8.PAD to       C8.PADDI clk
ROUTE       273     1.176       C8.PADDI to    R19C21D.CLK clk_c
                  --------
                    1.617   (27.3% logic, 72.7% route), 1 logic levels.

      Destination Clock Path clk to SLICE_338:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.441         C8.PAD to       C8.PADDI clk
ROUTE       273     1.176       C8.PADDI to    R17C22B.CLK clk_c
REG_DEL     ---     0.154    R17C22B.CLK to     R17C22B.Q0 SLICE_374
ROUTE        10     0.383     R17C22B.Q0 to    R19C22D.CLK clk_VGA
                  --------
                    2.154   (27.6% logic, 72.4% route), 2 logic levels.


Passed: The following path meets requirements by 0.076ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cm/configCM/c_addr_reg_i1  (from clk_c +)
   Destination:    FF         Data in        cd/CLOCK_DIVIDER_CONFIG/c_UART_ready_reg_28  (to clk_VGA +)

   Delay:               0.600ns  (39.0% logic, 61.0% route), 2 logic levels.

 Constraint Details:

      0.600ns physical path delay cm/configCM/SLICE_340 to cd/CLOCK_DIVIDER_CONFIG/SLICE_337 meets
      (delay constraint based on source clock period of 5.352ns and destination clock period of 2.251ns)
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -0.537ns skew requirement (totaling 0.524ns) by 0.076ns

 Physical Path Details:

      Data path cm/configCM/SLICE_340 to cd/CLOCK_DIVIDER_CONFIG/SLICE_337:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R20C19D.CLK to     R20C19D.Q0 cm/configCM/SLICE_340 (from clk_c)
ROUTE         8     0.363     R20C19D.Q0 to     R19C22B.C0 c_addr_1
CTOF_DEL    ---     0.101     R19C22B.C0 to     R19C22B.F0 cd/CLOCK_DIVIDER_CONFIG/SLICE_337
ROUTE         5     0.003     R19C22B.F0 to    R19C22B.DI0 cd/CLOCK_DIVIDER_CONFIG/n9130 (to clk_VGA)
                  --------
                    0.600   (39.0% logic, 61.0% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to cm/configCM/SLICE_340:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.441         C8.PAD to       C8.PADDI clk
ROUTE       273     1.176       C8.PADDI to    R20C19D.CLK clk_c
                  --------
                    1.617   (27.3% logic, 72.7% route), 1 logic levels.

      Destination Clock Path clk to cd/CLOCK_DIVIDER_CONFIG/SLICE_337:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.441         C8.PAD to       C8.PADDI clk
ROUTE       273     1.176       C8.PADDI to    R17C22B.CLK clk_c
REG_DEL     ---     0.154    R17C22B.CLK to     R17C22B.Q0 SLICE_374
ROUTE        10     0.383     R17C22B.Q0 to    R19C22B.CLK clk_VGA
                  --------
                    2.154   (27.6% logic, 72.4% route), 2 logic levels.


Passed: The following path meets requirements by 0.076ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cm/configCM/c_addr_reg_i2  (from clk_c +)
   Destination:    FF         Data in        cd/CLOCK_DIVIDER_CONFIG/c_UART_ready_reg_28  (to clk_VGA +)

   Delay:               0.600ns  (39.0% logic, 61.0% route), 2 logic levels.

 Constraint Details:

      0.600ns physical path delay cm/configCM/SLICE_340 to cd/CLOCK_DIVIDER_CONFIG/SLICE_337 meets
      (delay constraint based on source clock period of 5.352ns and destination clock period of 2.251ns)
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -0.537ns skew requirement (totaling 0.524ns) by 0.076ns

 Physical Path Details:

      Data path cm/configCM/SLICE_340 to cd/CLOCK_DIVIDER_CONFIG/SLICE_337:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R20C19D.CLK to     R20C19D.Q1 cm/configCM/SLICE_340 (from clk_c)
ROUTE        12     0.363     R20C19D.Q1 to     R19C22B.A0 c_addr_2
CTOF_DEL    ---     0.101     R19C22B.A0 to     R19C22B.F0 cd/CLOCK_DIVIDER_CONFIG/SLICE_337
ROUTE         5     0.003     R19C22B.F0 to    R19C22B.DI0 cd/CLOCK_DIVIDER_CONFIG/n9130 (to clk_VGA)
                  --------
                    0.600   (39.0% logic, 61.0% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to cm/configCM/SLICE_340:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.441         C8.PAD to       C8.PADDI clk
ROUTE       273     1.176       C8.PADDI to    R20C19D.CLK clk_c
                  --------
                    1.617   (27.3% logic, 72.7% route), 1 logic levels.

      Destination Clock Path clk to cd/CLOCK_DIVIDER_CONFIG/SLICE_337:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.441         C8.PAD to       C8.PADDI clk
ROUTE       273     1.176       C8.PADDI to    R17C22B.CLK clk_c
REG_DEL     ---     0.154    R17C22B.CLK to     R17C22B.Q0 SLICE_374
ROUTE        10     0.383     R17C22B.Q0 to    R19C22B.CLK clk_VGA
                  --------
                    2.154   (27.6% logic, 72.4% route), 2 logic levels.


================================================================================
Preference: FREQUENCY NET "clk_DB" 444.247000 MHz ;
            12 items scored, 7 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 0.592ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              db/DB_VS/ctr_ff_1253_1254__i1  (from clk_c +)
   Destination:    FF         Data in        db/DB_VS/sync_ff_18  (to clk_DB +)

   Delay:               0.628ns  (37.3% logic, 62.7% route), 2 logic levels.

 Constraint Details:

      0.628ns physical path delay db/DB_VS/SLICE_444 to SLICE_568 exceeds
      (delay constraint based on source clock period of 5.352ns and destination clock period of 2.251ns)
     -0.024ns CE_HLD and
      0.000ns delay constraint less
     -1.244ns skew requirement (totaling 1.220ns) by 0.592ns

 Physical Path Details:

      Data path db/DB_VS/SLICE_444 to SLICE_568:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C24D.CLK to     R18C24D.Q0 db/DB_VS/SLICE_444 (from clk_c)
ROUTE         3     0.137     R18C24D.Q0 to     R18C25B.D1 db/DB_VS/ctr_ff_0
CTOF_DEL    ---     0.101     R18C25B.D1 to     R18C25B.F1 SLICE_541
ROUTE         1     0.257     R18C25B.F1 to     R18C23D.CE db/DB_VS/clk_DB_enable_1 (to clk_DB)
                  --------
                    0.628   (37.3% logic, 62.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to db/DB_VS/SLICE_444:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.441         C8.PAD to       C8.PADDI clk
ROUTE       273     1.176       C8.PADDI to    R18C24D.CLK clk_c
                  --------
                    1.617   (27.3% logic, 72.7% route), 1 logic levels.

      Destination Clock Path clk to SLICE_568:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.441         C8.PAD to       C8.PADDI clk
ROUTE       273     1.176       C8.PADDI to    R19C23D.CLK clk_c
REG_DEL     ---     0.154    R19C23D.CLK to     R19C23D.Q0 SLICE_371
ROUTE        12     1.090     R19C23D.Q0 to    R18C23D.CLK clk_DB
                  --------
                    2.861   (20.8% logic, 79.2% route), 2 logic levels.


Error: The following path exceeds requirements by 0.516ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              db/DB_VS/ctr_ff_1253_1254__i2  (from clk_c +)
   Destination:    FF         Data in        db/DB_VS/sync_ff_18  (to clk_DB +)

   Delay:               0.704ns  (33.2% logic, 66.8% route), 2 logic levels.

 Constraint Details:

      0.704ns physical path delay db/DB_VS/SLICE_444 to SLICE_568 exceeds
      (delay constraint based on source clock period of 5.352ns and destination clock period of 2.251ns)
     -0.024ns CE_HLD and
      0.000ns delay constraint less
     -1.244ns skew requirement (totaling 1.220ns) by 0.516ns

 Physical Path Details:

      Data path db/DB_VS/SLICE_444 to SLICE_568:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C24D.CLK to     R18C24D.Q1 db/DB_VS/SLICE_444 (from clk_c)
ROUTE         3     0.213     R18C24D.Q1 to     R18C25B.A1 db/DB_VS/ctr_ff_1
CTOF_DEL    ---     0.101     R18C25B.A1 to     R18C25B.F1 SLICE_541
ROUTE         1     0.257     R18C25B.F1 to     R18C23D.CE db/DB_VS/clk_DB_enable_1 (to clk_DB)
                  --------
                    0.704   (33.2% logic, 66.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to db/DB_VS/SLICE_444:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.441         C8.PAD to       C8.PADDI clk
ROUTE       273     1.176       C8.PADDI to    R18C24D.CLK clk_c
                  --------
                    1.617   (27.3% logic, 72.7% route), 1 logic levels.

      Destination Clock Path clk to SLICE_568:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.441         C8.PAD to       C8.PADDI clk
ROUTE       273     1.176       C8.PADDI to    R19C23D.CLK clk_c
REG_DEL     ---     0.154    R19C23D.CLK to     R19C23D.Q0 SLICE_371
ROUTE        12     1.090     R19C23D.Q0 to    R18C23D.CLK clk_DB
                  --------
                    2.861   (20.8% logic, 79.2% route), 2 logic levels.


Error: The following path exceeds requirements by 0.360ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              db/DB_VS/button_ff_19  (from clk_DB +)
   Destination:    FF         Data in        db/DB_VS/sync_ff_18  (to clk_DB +)

   Delay:               0.401ns  (33.2% logic, 66.8% route), 1 logic levels.

 Constraint Details:

      0.401ns physical path delay SLICE_567 to SLICE_568 exceeds
     -0.019ns M_HLD and
      0.000ns delay constraint less
     -0.780ns skew requirement (totaling 0.761ns) by 0.360ns

 Physical Path Details:

      Data path SLICE_567 to SLICE_568:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C23D.CLK to     R17C23D.Q1 SLICE_567 (from clk_DB)
ROUTE         2     0.268     R17C23D.Q1 to     R18C23D.M0 button_ff (to clk_DB)
                  --------
                    0.401   (33.2% logic, 66.8% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_371 to SLICE_567:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.310     R19C23D.Q0 to    R17C23D.CLK clk_DB
                  --------
                    0.310   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_371 to SLICE_568:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     1.090     R19C23D.Q0 to    R18C23D.CLK clk_DB
                  --------
                    1.090   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 0.239ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              db/DB_DF_VGA/ctr_ff_1257_1258__i2  (from clk_c +)
   Destination:    FF         Data in        db/DB_DF_VGA/sync_ff_18  (to clk_DB +)

   Delay:               0.517ns  (45.3% logic, 54.7% route), 2 logic levels.

 Constraint Details:

      0.517ns physical path delay db/DB_DF_VGA/SLICE_442 to SLICE_627 exceeds
      (delay constraint based on source clock period of 5.352ns and destination clock period of 2.251ns)
     -0.024ns CE_HLD and
      0.000ns delay constraint less
     -0.780ns skew requirement (totaling 0.756ns) by 0.239ns

 Physical Path Details:

      Data path db/DB_DF_VGA/SLICE_442 to SLICE_627:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C23B.CLK to     R18C23B.Q1 db/DB_DF_VGA/SLICE_442 (from clk_c)
ROUTE         3     0.140     R18C23B.Q1 to     R18C24C.C1 db/DB_DF_VGA/ctr_ff_1
CTOF_DEL    ---     0.101     R18C24C.C1 to     R18C24C.F1 SLICE_540
ROUTE         1     0.143     R18C24C.F1 to     R18C24B.CE db/DB_DF_VGA/clk_DB_enable_2 (to clk_DB)
                  --------
                    0.517   (45.3% logic, 54.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to db/DB_DF_VGA/SLICE_442:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.441         C8.PAD to       C8.PADDI clk
ROUTE       273     1.176       C8.PADDI to    R18C23B.CLK clk_c
                  --------
                    1.617   (27.3% logic, 72.7% route), 1 logic levels.

      Destination Clock Path clk to SLICE_627:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.441         C8.PAD to       C8.PADDI clk
ROUTE       273     1.176       C8.PADDI to    R19C23D.CLK clk_c
REG_DEL     ---     0.154    R19C23D.CLK to     R19C23D.Q0 SLICE_371
ROUTE        12     0.626     R19C23D.Q0 to    R18C24B.CLK clk_DB
                  --------
                    2.397   (24.8% logic, 75.2% route), 2 logic levels.


Error: The following path exceeds requirements by 0.236ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              db/DB_DF_UART/ctr_ff_1255_1256__i1  (from clk_c +)
   Destination:    FF         Data in        db/DB_DF_UART/sync_ff_18  (to clk_DB +)

   Delay:               0.515ns  (45.4% logic, 54.6% route), 2 logic levels.

 Constraint Details:

      0.515ns physical path delay db/DB_DF_UART/SLICE_441 to SLICE_625 exceeds
      (delay constraint based on source clock period of 5.352ns and destination clock period of 2.251ns)
     -0.024ns CE_HLD and
      0.000ns delay constraint less
     -0.775ns skew requirement (totaling 0.751ns) by 0.236ns

 Physical Path Details:

      Data path db/DB_DF_UART/SLICE_441 to SLICE_625:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C25A.CLK to     R18C25A.Q0 db/DB_DF_UART/SLICE_441 (from clk_c)
ROUTE         3     0.138     R18C25A.Q0 to     R19C25D.D0 db/DB_DF_UART/ctr_ff_0
CTOF_DEL    ---     0.101     R19C25D.D0 to     R19C25D.F0 SLICE_539
ROUTE         1     0.143     R19C25D.F0 to     R19C25C.CE db/DB_DF_UART/clk_DB_enable_4 (to clk_DB)
                  --------
                    0.515   (45.4% logic, 54.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to db/DB_DF_UART/SLICE_441:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.441         C8.PAD to       C8.PADDI clk
ROUTE       273     1.176       C8.PADDI to    R18C25A.CLK clk_c
                  --------
                    1.617   (27.3% logic, 72.7% route), 1 logic levels.

      Destination Clock Path clk to SLICE_625:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.441         C8.PAD to       C8.PADDI clk
ROUTE       273     1.176       C8.PADDI to    R19C23D.CLK clk_c
REG_DEL     ---     0.154    R19C23D.CLK to     R19C23D.Q0 SLICE_371
ROUTE        12     0.621     R19C23D.Q0 to    R19C25C.CLK clk_DB
                  --------
                    2.392   (24.9% logic, 75.1% route), 2 logic levels.


Error: The following path exceeds requirements by 0.154ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              db/DB_DF_VGA/ctr_ff_1257_1258__i1  (from clk_c +)
   Destination:    FF         Data in        db/DB_DF_VGA/sync_ff_18  (to clk_DB +)

   Delay:               0.602ns  (38.9% logic, 61.1% route), 2 logic levels.

 Constraint Details:

      0.602ns physical path delay db/DB_DF_VGA/SLICE_442 to SLICE_627 exceeds
      (delay constraint based on source clock period of 5.352ns and destination clock period of 2.251ns)
     -0.024ns CE_HLD and
      0.000ns delay constraint less
     -0.780ns skew requirement (totaling 0.756ns) by 0.154ns

 Physical Path Details:

      Data path db/DB_DF_VGA/SLICE_442 to SLICE_627:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C23B.CLK to     R18C23B.Q0 db/DB_DF_VGA/SLICE_442 (from clk_c)
ROUTE         3     0.225     R18C23B.Q0 to     R18C24C.B1 db/DB_DF_VGA/ctr_ff_0
CTOF_DEL    ---     0.101     R18C24C.B1 to     R18C24C.F1 SLICE_540
ROUTE         1     0.143     R18C24C.F1 to     R18C24B.CE db/DB_DF_VGA/clk_DB_enable_2 (to clk_DB)
                  --------
                    0.602   (38.9% logic, 61.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to db/DB_DF_VGA/SLICE_442:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.441         C8.PAD to       C8.PADDI clk
ROUTE       273     1.176       C8.PADDI to    R18C23B.CLK clk_c
                  --------
                    1.617   (27.3% logic, 72.7% route), 1 logic levels.

      Destination Clock Path clk to SLICE_627:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.441         C8.PAD to       C8.PADDI clk
ROUTE       273     1.176       C8.PADDI to    R19C23D.CLK clk_c
REG_DEL     ---     0.154    R19C23D.CLK to     R19C23D.Q0 SLICE_371
ROUTE        12     0.626     R19C23D.Q0 to    R18C24B.CLK clk_DB
                  --------
                    2.397   (24.8% logic, 75.2% route), 2 logic levels.


Error: The following path exceeds requirements by 0.149ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              db/DB_DF_UART/ctr_ff_1255_1256__i2  (from clk_c +)
   Destination:    FF         Data in        db/DB_DF_UART/sync_ff_18  (to clk_DB +)

   Delay:               0.602ns  (38.9% logic, 61.1% route), 2 logic levels.

 Constraint Details:

      0.602ns physical path delay db/DB_DF_UART/SLICE_441 to SLICE_625 exceeds
      (delay constraint based on source clock period of 5.352ns and destination clock period of 2.251ns)
     -0.024ns CE_HLD and
      0.000ns delay constraint less
     -0.775ns skew requirement (totaling 0.751ns) by 0.149ns

 Physical Path Details:

      Data path db/DB_DF_UART/SLICE_441 to SLICE_625:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C25A.CLK to     R18C25A.Q1 db/DB_DF_UART/SLICE_441 (from clk_c)
ROUTE         3     0.225     R18C25A.Q1 to     R19C25D.B0 db/DB_DF_UART/ctr_ff_1
CTOF_DEL    ---     0.101     R19C25D.B0 to     R19C25D.F0 SLICE_539
ROUTE         1     0.143     R19C25D.F0 to     R19C25C.CE db/DB_DF_UART/clk_DB_enable_4 (to clk_DB)
                  --------
                    0.602   (38.9% logic, 61.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to db/DB_DF_UART/SLICE_441:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.441         C8.PAD to       C8.PADDI clk
ROUTE       273     1.176       C8.PADDI to    R18C25A.CLK clk_c
                  --------
                    1.617   (27.3% logic, 72.7% route), 1 logic levels.

      Destination Clock Path clk to SLICE_625:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.441         C8.PAD to       C8.PADDI clk
ROUTE       273     1.176       C8.PADDI to    R19C23D.CLK clk_c
REG_DEL     ---     0.154    R19C23D.CLK to     R19C23D.Q0 SLICE_371
ROUTE        12     0.621     R19C23D.Q0 to    R19C25C.CLK clk_DB
                  --------
                    2.392   (24.9% logic, 75.1% route), 2 logic levels.


Passed: The following path meets requirements by 0.031ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              db/DB_HS/ctr_ff_1276_1277__i1  (from clk_c +)
   Destination:    FF         Data in        db/DB_HS/sync_ff_18  (to clk_DB +)

   Delay:               0.631ns  (37.1% logic, 62.9% route), 2 logic levels.

 Constraint Details:

      0.631ns physical path delay db/DB_HS/SLICE_443 to SLICE_576 meets
      (delay constraint based on source clock period of 5.352ns and destination clock period of 2.251ns)
     -0.024ns CE_HLD and
      0.000ns delay constraint less
     -0.624ns skew requirement (totaling 0.600ns) by 0.031ns

 Physical Path Details:

      Data path db/DB_HS/SLICE_443 to SLICE_576:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C24A.CLK to     R18C24A.Q0 db/DB_HS/SLICE_443 (from clk_c)
ROUTE         3     0.140     R18C24A.Q0 to     R18C24C.D0 db/DB_HS/ctr_ff_0
CTOF_DEL    ---     0.101     R18C24C.D0 to     R18C24C.F0 SLICE_540
ROUTE         1     0.257     R18C24C.F0 to     R17C24B.CE db/DB_HS/clk_DB_enable_3 (to clk_DB)
                  --------
                    0.631   (37.1% logic, 62.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to db/DB_HS/SLICE_443:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.441         C8.PAD to       C8.PADDI clk
ROUTE       273     1.176       C8.PADDI to    R18C24A.CLK clk_c
                  --------
                    1.617   (27.3% logic, 72.7% route), 1 logic levels.

      Destination Clock Path clk to SLICE_576:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.441         C8.PAD to       C8.PADDI clk
ROUTE       273     1.176       C8.PADDI to    R19C23D.CLK clk_c
REG_DEL     ---     0.154    R19C23D.CLK to     R19C23D.Q0 SLICE_371
ROUTE        12     0.470     R19C23D.Q0 to    R17C24B.CLK clk_DB
                  --------
                    2.241   (26.6% logic, 73.4% route), 2 logic levels.


Passed: The following path meets requirements by 0.108ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              db/DB_HS/ctr_ff_1276_1277__i2  (from clk_c +)
   Destination:    FF         Data in        db/DB_HS/sync_ff_18  (to clk_DB +)

   Delay:               0.708ns  (33.1% logic, 66.9% route), 2 logic levels.

 Constraint Details:

      0.708ns physical path delay db/DB_HS/SLICE_443 to SLICE_576 meets
      (delay constraint based on source clock period of 5.352ns and destination clock period of 2.251ns)
     -0.024ns CE_HLD and
      0.000ns delay constraint less
     -0.624ns skew requirement (totaling 0.600ns) by 0.108ns

 Physical Path Details:

      Data path db/DB_HS/SLICE_443 to SLICE_576:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C24A.CLK to     R18C24A.Q1 db/DB_HS/SLICE_443 (from clk_c)
ROUTE         3     0.217     R18C24A.Q1 to     R18C24C.A0 db/DB_HS/ctr_ff_1
CTOF_DEL    ---     0.101     R18C24C.A0 to     R18C24C.F0 SLICE_540
ROUTE         1     0.257     R18C24C.F0 to     R17C24B.CE db/DB_HS/clk_DB_enable_3 (to clk_DB)
                  --------
                    0.708   (33.1% logic, 66.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to db/DB_HS/SLICE_443:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.441         C8.PAD to       C8.PADDI clk
ROUTE       273     1.176       C8.PADDI to    R18C24A.CLK clk_c
                  --------
                    1.617   (27.3% logic, 72.7% route), 1 logic levels.

      Destination Clock Path clk to SLICE_576:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.441         C8.PAD to       C8.PADDI clk
ROUTE       273     1.176       C8.PADDI to    R19C23D.CLK clk_c
REG_DEL     ---     0.154    R19C23D.CLK to     R19C23D.Q0 SLICE_371
ROUTE        12     0.470     R19C23D.Q0 to    R17C24B.CLK clk_DB
                  --------
                    2.241   (26.6% logic, 73.4% route), 2 logic levels.


Passed: The following path meets requirements by 0.261ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              db/DB_HS/button_ff_19  (from clk_DB +)
   Destination:    FF         Data in        db/DB_HS/sync_ff_18  (to clk_DB +)

   Delay:               0.402ns  (33.1% logic, 66.9% route), 1 logic levels.

 Constraint Details:

      0.402ns physical path delay SLICE_567 to SLICE_576 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
     -0.160ns skew requirement (totaling 0.141ns) by 0.261ns

 Physical Path Details:

      Data path SLICE_567 to SLICE_576:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C23D.CLK to     R17C23D.Q0 SLICE_567 (from clk_DB)
ROUTE         2     0.269     R17C23D.Q0 to     R17C24B.M0 button_ff_adj_1146 (to clk_DB)
                  --------
                    0.402   (33.1% logic, 66.9% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_371 to SLICE_567:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.310     R19C23D.Q0 to    R17C23D.CLK clk_DB
                  --------
                    0.310   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_371 to SLICE_576:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.470     R19C23D.Q0 to    R17C24B.CLK clk_DB
                  --------
                    0.470   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
Preference: FREQUENCY NET "clk_c" 186.846000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              FIFO_UART_info/w_data_reg_i0_i6  (from clk_c +)
   Destination:    FF         Data in        FIFO_UART_info/r_data_reg_i0_i6  (to clk_c +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay SLICE_212 to SLICE_216 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path SLICE_212 to SLICE_216:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R21C25A.CLK to     R21C25A.Q0 SLICE_212 (from clk_c)
ROUTE         1     0.154     R21C25A.Q0 to     R21C24A.M0 FIFO_UART_info/w_data_reg_6 (to clk_c)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_212:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       273     1.176       C8.PADDI to    R21C25A.CLK clk_c
                  --------
                    1.176   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_216:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       273     1.176       C8.PADDI to    R21C24A.CLK clk_c
                  --------
                    1.176   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              FIFO_UART_info/w_data_reg_i0_i4  (from clk_c +)
   Destination:    FF         Data in        FIFO_UART_info/r_data_reg_i0_i4  (to clk_c +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay SLICE_213 to SLICE_217 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path SLICE_213 to SLICE_217:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R21C24D.CLK to     R21C24D.Q0 SLICE_213 (from clk_c)
ROUTE         1     0.154     R21C24D.Q0 to     R21C23D.M0 FIFO_UART_info/w_data_reg_4 (to clk_c)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_213:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       273     1.176       C8.PADDI to    R21C24D.CLK clk_c
                  --------
                    1.176   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_217:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       273     1.176       C8.PADDI to    R21C23D.CLK clk_c
                  --------
                    1.176   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              FIFO_UART_info/w_data_reg_i0_i2  (from clk_c +)
   Destination:    FF         Data in        FIFO_UART_info/r_data_reg_i0_i2  (to clk_c +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay SLICE_214 to SLICE_218 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path SLICE_214 to SLICE_218:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R21C24C.CLK to     R21C24C.Q0 SLICE_214 (from clk_c)
ROUTE         1     0.154     R21C24C.Q0 to     R21C23C.M0 FIFO_UART_info/w_data_reg_2 (to clk_c)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_214:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       273     1.176       C8.PADDI to    R21C24C.CLK clk_c
                  --------
                    1.176   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_218:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       273     1.176       C8.PADDI to    R21C23C.CLK clk_c
                  --------
                    1.176   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              FIFO_UART_info/w_data_reg_i0_i0  (from clk_c +)
   Destination:    FF         Data in        FIFO_UART_info/r_data_reg_i0_i0  (to clk_c +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay SLICE_215 to SLICE_219 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path SLICE_215 to SLICE_219:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R21C24B.CLK to     R21C24B.Q0 SLICE_215 (from clk_c)
ROUTE         1     0.154     R21C24B.Q0 to     R21C23B.M0 FIFO_UART_info/w_data_reg_0 (to clk_c)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_215:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       273     1.176       C8.PADDI to    R21C24B.CLK clk_c
                  --------
                    1.176   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_219:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       273     1.176       C8.PADDI to    R21C23B.CLK clk_c
                  --------
                    1.176   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cm/configCM/c_data_reg_i5  (from clk_c +)
   Destination:    FF         Data in        cm/assignCM/Right_UP_reg_i0_i5  (to clk_c +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay cm/configCM/SLICE_610 to cm/SLICE_635 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path cm/configCM/SLICE_610 to cm/SLICE_635:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C17A.CLK to     R18C17A.Q0 cm/configCM/SLICE_610 (from clk_c)
ROUTE         4     0.154     R18C17A.Q0 to     R18C17C.M1 cm/c_data_5 (to clk_c)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to cm/configCM/SLICE_610:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       273     1.176       C8.PADDI to    R18C17A.CLK clk_c
                  --------
                    1.176   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to cm/SLICE_635:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       273     1.176       C8.PADDI to    R18C17C.CLK clk_c
                  --------
                    1.176   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.307ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cm/configCM/c_data_reg_i9  (from clk_c +)
   Destination:    FF         Data in        cm/assignCM/Right_UP_reg_i0_i9  (to clk_c +)

   Delay:               0.288ns  (46.2% logic, 53.8% route), 1 logic levels.

 Constraint Details:

      0.288ns physical path delay cm/configCM/SLICE_650 to cm/SLICE_598 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.307ns

 Physical Path Details:

      Data path cm/configCM/SLICE_650 to cm/SLICE_598:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R19C17C.CLK to     R19C17C.Q0 cm/configCM/SLICE_650 (from clk_c)
ROUTE         4     0.155     R19C17C.Q0 to     R19C17B.M1 cm/c_data_9 (to clk_c)
                  --------
                    0.288   (46.2% logic, 53.8% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to cm/configCM/SLICE_650:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       273     1.176       C8.PADDI to    R19C17C.CLK clk_c
                  --------
                    1.176   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to cm/SLICE_598:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       273     1.176       C8.PADDI to    R19C17B.CLK clk_c
                  --------
                    1.176   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.308ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cm/configCM/c_data_reg_i2  (from clk_c +)
   Destination:    FF         Data in        cm/assignCM/Left_DOWN_reg_i0_i2  (to clk_c +)

   Delay:               0.289ns  (46.0% logic, 54.0% route), 1 logic levels.

 Constraint Details:

      0.289ns physical path delay cm/configCM/SLICE_344 to cm/assignCM/SLICE_636 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.308ns

 Physical Path Details:

      Data path cm/configCM/SLICE_344 to cm/assignCM/SLICE_636:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R19C18C.CLK to     R19C18C.Q0 cm/configCM/SLICE_344 (from clk_c)
ROUTE        12     0.156     R19C18C.Q0 to     R19C16C.M0 c_data_2 (to clk_c)
                  --------
                    0.289   (46.0% logic, 54.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to cm/configCM/SLICE_344:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       273     1.176       C8.PADDI to    R19C18C.CLK clk_c
                  --------
                    1.176   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to cm/assignCM/SLICE_636:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       273     1.176       C8.PADDI to    R19C16C.CLK clk_c
                  --------
                    1.176   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.312ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cm/configCM/RXD_Data_reg_i8  (from clk_c +)
   Destination:    FF         Data in        cm/configCM/c_data_reg_i8  (to clk_c +)

   Delay:               0.293ns  (45.4% logic, 54.6% route), 1 logic levels.

 Constraint Details:

      0.293ns physical path delay cm/configCM/SLICE_595 to cm/configCM/SLICE_603 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.312ns

 Physical Path Details:

      Data path cm/configCM/SLICE_595 to cm/configCM/SLICE_603:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C18D.CLK to     R18C18D.Q0 cm/configCM/SLICE_595 (from clk_c)
ROUTE        11     0.160     R18C18D.Q0 to     R18C18C.M1 cm/configCM/RXD_Data_reg_8 (to clk_c)
                  --------
                    0.293   (45.4% logic, 54.6% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to cm/configCM/SLICE_595:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       273     1.176       C8.PADDI to    R18C18D.CLK clk_c
                  --------
                    1.176   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to cm/configCM/SLICE_603:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       273     1.176       C8.PADDI to    R18C18C.CLK clk_c
                  --------
                    1.176   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.313ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cm/configCM/c_data_reg_i5  (from clk_c +)
   Destination:    FF         Data in        cm/assignCM/Left_UP_reg_i0_i5  (to clk_c +)

   Delay:               0.294ns  (45.2% logic, 54.8% route), 1 logic levels.

 Constraint Details:

      0.294ns physical path delay cm/configCM/SLICE_610 to cm/assignCM/SLICE_109 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.313ns

 Physical Path Details:

      Data path cm/configCM/SLICE_610 to cm/assignCM/SLICE_109:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C17A.CLK to     R18C17A.Q0 cm/configCM/SLICE_610 (from clk_c)
ROUTE         4     0.161     R18C17A.Q0 to     R18C16A.M1 cm/c_data_5 (to clk_c)
                  --------
                    0.294   (45.2% logic, 54.8% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to cm/configCM/SLICE_610:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       273     1.176       C8.PADDI to    R18C17A.CLK clk_c
                  --------
                    1.176   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to cm/assignCM/SLICE_109:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       273     1.176       C8.PADDI to    R18C16A.CLK clk_c
                  --------
                    1.176   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.313ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cm/assignCM/Current_Qudran_Config_reg_i0_i0  (from clk_c +)
   Destination:    FF         Data in        cm/assignCM/VGA_Notification_reg_i0_i0  (to clk_c +)

   Delay:               0.294ns  (45.2% logic, 54.8% route), 1 logic levels.

 Constraint Details:

      0.294ns physical path delay cm/assignCM/SLICE_381 to cm/assignCM/SLICE_316 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.313ns

 Physical Path Details:

      Data path cm/assignCM/SLICE_381 to cm/assignCM/SLICE_316:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C21D.CLK to     R17C21D.Q0 cm/assignCM/SLICE_381 (from clk_c)
ROUTE         7     0.161     R17C21D.Q0 to     R17C22D.M1 cm/assignCM/Current_Qudran_Config_reg_0 (to clk_c)
                  --------
                    0.294   (45.2% logic, 54.8% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to cm/assignCM/SLICE_381:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       273     1.176       C8.PADDI to    R17C21D.CLK clk_c
                  --------
                    1.176   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to cm/assignCM/SLICE_316:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       273     1.176       C8.PADDI to    R17C22D.CLK clk_c
                  --------
                    1.176   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
Preference: FREQUENCY NET "clk_LM" 444.247000 MHz ;
            13 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.417ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cm/assignCM/VGA_Notification_Valid_reg_119  (from clk_c +)
   Destination:    FF         Data in        FIFO_CM_error/r_empty_reg_23  (to clk_LM +)

   Delay:               0.920ns  (36.4% logic, 63.6% route), 3 logic levels.

 Constraint Details:

      0.920ns physical path delay cm/assignCM/SLICE_317 to SLICE_587 meets
      (delay constraint based on source clock period of 5.352ns and destination clock period of 2.251ns)
     -0.024ns CE_HLD and
      0.000ns delay constraint less
     -0.527ns skew requirement (totaling 0.503ns) by 0.417ns

 Physical Path Details:

      Data path cm/assignCM/SLICE_317 to SLICE_587:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C21C.CLK to     R18C21C.Q0 cm/assignCM/SLICE_317 (from clk_c)
ROUTE         5     0.141     R18C21C.Q0 to     R18C22A.C0 VGA_Notification_Valid
CTOF_DEL    ---     0.101     R18C22A.C0 to     R18C22A.F0 FIFO_CM_error/SLICE_271
ROUTE         4     0.057     R18C22A.F0 to     R18C22B.D0 FIFO_CM_error/n9162
CTOF_DEL    ---     0.101     R18C22B.D0 to     R18C22B.F0 SLICE_652
ROUTE         1     0.387     R18C22B.F0 to     R20C26D.CE FIFO_CM_error/clk_LM_enable_4 (to clk_LM)
                  --------
                    0.920   (36.4% logic, 63.6% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to cm/assignCM/SLICE_317:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.441         C8.PAD to       C8.PADDI clk
ROUTE       273     1.176       C8.PADDI to    R18C21C.CLK clk_c
                  --------
                    1.617   (27.3% logic, 72.7% route), 1 logic levels.

      Destination Clock Path clk to SLICE_587:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.441         C8.PAD to       C8.PADDI clk
ROUTE       273     1.176       C8.PADDI to    R21C26D.CLK clk_c
REG_DEL     ---     0.154    R21C26D.CLK to     R21C26D.Q0 SLICE_372
ROUTE        13     0.373     R21C26D.Q0 to    R20C26D.CLK clk_LM
                  --------
                    2.144   (27.8% logic, 72.2% route), 2 logic levels.


Passed: The following path meets requirements by 0.609ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cm/configCM/Error_Valid_reg_154  (from clk_c +)
   Destination:    FF         Data in        FIFO_CM_error/r_empty_reg_23  (to clk_LM +)

   Delay:               1.112ns  (30.1% logic, 69.9% route), 3 logic levels.

 Constraint Details:

      1.112ns physical path delay cm/configCM/SLICE_267 to SLICE_587 meets
      (delay constraint based on source clock period of 5.352ns and destination clock period of 2.251ns)
     -0.024ns CE_HLD and
      0.000ns delay constraint less
     -0.527ns skew requirement (totaling 0.503ns) by 0.609ns

 Physical Path Details:

      Data path cm/configCM/SLICE_267 to SLICE_587:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C20C.CLK to     R17C20C.Q0 cm/configCM/SLICE_267 (from clk_c)
ROUTE         5     0.333     R17C20C.Q0 to     R18C22A.D0 Error_Valid
CTOF_DEL    ---     0.101     R18C22A.D0 to     R18C22A.F0 FIFO_CM_error/SLICE_271
ROUTE         4     0.057     R18C22A.F0 to     R18C22B.D0 FIFO_CM_error/n9162
CTOF_DEL    ---     0.101     R18C22B.D0 to     R18C22B.F0 SLICE_652
ROUTE         1     0.387     R18C22B.F0 to     R20C26D.CE FIFO_CM_error/clk_LM_enable_4 (to clk_LM)
                  --------
                    1.112   (30.1% logic, 69.9% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to cm/configCM/SLICE_267:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.441         C8.PAD to       C8.PADDI clk
ROUTE       273     1.176       C8.PADDI to    R17C20C.CLK clk_c
                  --------
                    1.617   (27.3% logic, 72.7% route), 1 logic levels.

      Destination Clock Path clk to SLICE_587:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.441         C8.PAD to       C8.PADDI clk
ROUTE       273     1.176       C8.PADDI to    R21C26D.CLK clk_c
REG_DEL     ---     0.154    R21C26D.CLK to     R21C26D.Q0 SLICE_372
ROUTE        13     0.373     R21C26D.Q0 to    R20C26D.CLK clk_LM
                  --------
                    2.144   (27.8% logic, 72.2% route), 2 logic levels.


Passed: The following path meets requirements by 0.646ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cm/configCM/Config_Notification_Valid_reg_152  (from clk_c +)
   Destination:    FF         Data in        FIFO_CM_error/r_empty_reg_23  (to clk_LM +)

   Delay:               1.149ns  (29.2% logic, 70.8% route), 3 logic levels.

 Constraint Details:

      1.149ns physical path delay cm/configCM/SLICE_245 to SLICE_587 meets
      (delay constraint based on source clock period of 5.352ns and destination clock period of 2.251ns)
     -0.024ns CE_HLD and
      0.000ns delay constraint less
     -0.527ns skew requirement (totaling 0.503ns) by 0.646ns

 Physical Path Details:

      Data path cm/configCM/SLICE_245 to SLICE_587:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R19C19D.CLK to     R19C19D.Q0 cm/configCM/SLICE_245 (from clk_c)
ROUTE         5     0.370     R19C19D.Q0 to     R18C22A.B0 Config_Notification_Valid
CTOF_DEL    ---     0.101     R18C22A.B0 to     R18C22A.F0 FIFO_CM_error/SLICE_271
ROUTE         4     0.057     R18C22A.F0 to     R18C22B.D0 FIFO_CM_error/n9162
CTOF_DEL    ---     0.101     R18C22B.D0 to     R18C22B.F0 SLICE_652
ROUTE         1     0.387     R18C22B.F0 to     R20C26D.CE FIFO_CM_error/clk_LM_enable_4 (to clk_LM)
                  --------
                    1.149   (29.2% logic, 70.8% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to cm/configCM/SLICE_245:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.441         C8.PAD to       C8.PADDI clk
ROUTE       273     1.176       C8.PADDI to    R19C19D.CLK clk_c
                  --------
                    1.617   (27.3% logic, 72.7% route), 1 logic levels.

      Destination Clock Path clk to SLICE_587:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.441         C8.PAD to       C8.PADDI clk
ROUTE       273     1.176       C8.PADDI to    R21C26D.CLK clk_c
REG_DEL     ---     0.154    R21C26D.CLK to     R21C26D.Q0 SLICE_372
ROUTE        13     0.373     R21C26D.Q0 to    R20C26D.CLK clk_LM
                  --------
                    2.144   (27.8% logic, 72.2% route), 2 logic levels.


Passed: The following path meets requirements by 0.857ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              FIFO_CM_error/w_empty_reg_21  (from clk_VGA +)
   Destination:    FF         Data in        FIFO_CM_error/r_empty_reg_23  (to clk_LM +)

   Delay:               0.833ns  (28.1% logic, 71.9% route), 2 logic levels.

 Constraint Details:

      0.833ns physical path delay FIFO_CM_error/SLICE_271 to SLICE_587 meets
     -0.024ns CE_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.024ns) by 0.857ns

 Physical Path Details:

      Data path FIFO_CM_error/SLICE_271 to SLICE_587:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C22A.CLK to     R18C22A.Q0 FIFO_CM_error/SLICE_271 (from clk_VGA)
ROUTE         2     0.212     R18C22A.Q0 to     R18C22B.A0 FIFO_CM_error/w_empty_reg
CTOF_DEL    ---     0.101     R18C22B.A0 to     R18C22B.F0 SLICE_652
ROUTE         1     0.387     R18C22B.F0 to     R20C26D.CE FIFO_CM_error/clk_LM_enable_4 (to clk_LM)
                  --------
                    0.833   (28.1% logic, 71.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to FIFO_CM_error/SLICE_271:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.441         C8.PAD to       C8.PADDI clk
ROUTE       273     1.176       C8.PADDI to    R17C22B.CLK clk_c
REG_DEL     ---     0.154    R17C22B.CLK to     R17C22B.Q0 SLICE_374
ROUTE        10     0.373     R17C22B.Q0 to    R18C22A.CLK clk_VGA
                  --------
                    2.144   (27.8% logic, 72.2% route), 2 logic levels.

      Destination Clock Path clk to SLICE_587:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.441         C8.PAD to       C8.PADDI clk
ROUTE       273     1.176       C8.PADDI to    R21C26D.CLK clk_c
REG_DEL     ---     0.154    R21C26D.CLK to     R21C26D.Q0 SLICE_372
ROUTE        13     0.373     R21C26D.Q0 to    R20C26D.CLK clk_LM
                  --------
                    2.144   (27.8% logic, 72.2% route), 2 logic levels.


Passed: The following path meets requirements by 1.012ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              FIFO_UART_error/w_empty_reg_21  (from clk_UART +)
   Destination:    FF         Data in        FIFO_UART_error/r_empty_reg_23  (to clk_LM +)

   Delay:               0.785ns  (29.8% logic, 70.2% route), 2 logic levels.

 Constraint Details:

      0.785ns physical path delay SLICE_542 to SLICE_609 meets
     -0.024ns CE_HLD and
      0.000ns delay constraint less
      0.203ns skew requirement (totaling -0.227ns) by 1.012ns

 Physical Path Details:

      Data path SLICE_542 to SLICE_609:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C24C.CLK to     R17C24C.Q0 SLICE_542 (from clk_UART)
ROUTE         2     0.212     R17C24C.Q0 to     R17C24A.A0 w_empty_reg
CTOF_DEL    ---     0.101     R17C24A.A0 to     R17C24A.F0 SLICE_537
ROUTE         1     0.339     R17C24A.F0 to     R18C22C.CE clk_LM_enable_2 (to clk_LM)
                  --------
                    0.785   (29.8% logic, 70.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_542:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.441         C8.PAD to       C8.PADDI clk
ROUTE       273     1.157       C8.PADDI to    R23C26B.CLK clk_c
REG_DEL     ---     0.154    R23C26B.CLK to     R23C26B.Q0 SLICE_373
ROUTE        21     1.062     R23C26B.Q0 to    R17C24C.CLK clk_UART
                  --------
                    2.814   (21.1% logic, 78.9% route), 2 logic levels.

      Destination Clock Path clk to SLICE_609:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.441         C8.PAD to       C8.PADDI clk
ROUTE       273     1.176       C8.PADDI to    R21C26D.CLK clk_c
REG_DEL     ---     0.154    R21C26D.CLK to     R21C26D.Q0 SLICE_372
ROUTE        13     0.840     R21C26D.Q0 to    R18C22C.CLK clk_LM
                  --------
                    2.611   (22.8% logic, 77.2% route), 2 logic levels.


Passed: The following path meets requirements by 1.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uart/UART_STATE/valid_error_reg_82  (from clk_UART +)
   Destination:    FF         Data in        FIFO_UART_error/r_empty_reg_23  (to clk_LM +)

   Delay:               0.948ns  (24.7% logic, 75.3% route), 2 logic levels.

 Constraint Details:

      0.948ns physical path delay uart/SLICE_313 to SLICE_609 meets
     -0.024ns CE_HLD and
      0.000ns delay constraint less
      0.203ns skew requirement (totaling -0.227ns) by 1.175ns

 Physical Path Details:

      Data path uart/SLICE_313 to SLICE_609:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C24B.CLK to     R14C24B.Q0 uart/SLICE_313 (from clk_UART)
ROUTE         8     0.375     R14C24B.Q0 to     R17C24A.B0 UART_valid_error
CTOF_DEL    ---     0.101     R17C24A.B0 to     R17C24A.F0 SLICE_537
ROUTE         1     0.339     R17C24A.F0 to     R18C22C.CE clk_LM_enable_2 (to clk_LM)
                  --------
                    0.948   (24.7% logic, 75.3% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to uart/SLICE_313:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.441         C8.PAD to       C8.PADDI clk
ROUTE       273     1.157       C8.PADDI to    R23C26B.CLK clk_c
REG_DEL     ---     0.154    R23C26B.CLK to     R23C26B.Q0 SLICE_373
ROUTE        21     1.062     R23C26B.Q0 to    R14C24B.CLK clk_UART
                  --------
                    2.814   (21.1% logic, 78.9% route), 2 logic levels.

      Destination Clock Path clk to SLICE_609:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.441         C8.PAD to       C8.PADDI clk
ROUTE       273     1.176       C8.PADDI to    R21C26D.CLK clk_c
REG_DEL     ---     0.154    R21C26D.CLK to     R21C26D.Q0 SLICE_372
ROUTE        13     0.840     R21C26D.Q0 to    R18C22C.CLK clk_LM
                  --------
                    2.611   (22.8% logic, 77.2% route), 2 logic levels.


Passed: The following path meets requirements by 1.460ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              db/DB_DF_UART/sync_ff_18  (from clk_DB +)
   Destination:    FF         Data in        FIFO_UART_info/r_empty_reg_23  (to clk_LM +)

   Delay:               1.347ns  (17.4% logic, 82.6% route), 2 logic levels.

 Constraint Details:

      1.347ns physical path delay SLICE_625 to SLICE_224 meets
     -0.024ns CE_HLD and
      0.000ns delay constraint less
      0.089ns skew requirement (totaling -0.113ns) by 1.460ns

 Physical Path Details:

      Data path SLICE_625 to SLICE_224:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R19C25C.CLK to     R19C25C.Q0 SLICE_625 (from clk_DB)
ROUTE        14     0.614     R19C25C.Q0 to     R18C25C.C1 button_signal_DEBUG_UART
CTOF_DEL    ---     0.101     R18C25C.C1 to     R18C25C.F1 SLICE_628
ROUTE         1     0.499     R18C25C.F1 to     R21C22A.CE FIFO_UART_info/clk_LM_enable_1 (to clk_LM)
                  --------
                    1.347   (17.4% logic, 82.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_625:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.441         C8.PAD to       C8.PADDI clk
ROUTE       273     1.176       C8.PADDI to    R19C23D.CLK clk_c
REG_DEL     ---     0.154    R19C23D.CLK to     R19C23D.Q0 SLICE_371
ROUTE        12     0.621     R19C23D.Q0 to    R19C25C.CLK clk_DB
                  --------
                    2.392   (24.9% logic, 75.1% route), 2 logic levels.

      Destination Clock Path clk to SLICE_224:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.441         C8.PAD to       C8.PADDI clk
ROUTE       273     1.176       C8.PADDI to    R21C26D.CLK clk_c
REG_DEL     ---     0.154    R21C26D.CLK to     R21C26D.Q0 SLICE_372
ROUTE        13     0.532     R21C26D.Q0 to    R21C22A.CLK clk_LM
                  --------
                    2.303   (25.8% logic, 74.2% route), 2 logic levels.


Passed: The following path meets requirements by 1.480ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              FIFO_UART_info/w_empty_reg_21  (from clk_UART +)
   Destination:    FF         Data in        FIFO_UART_info/r_empty_reg_23  (to clk_LM +)

   Delay:               0.945ns  (24.8% logic, 75.2% route), 2 logic levels.

 Constraint Details:

      0.945ns physical path delay FIFO_UART_info/SLICE_282 to SLICE_224 meets
     -0.024ns CE_HLD and
      0.000ns delay constraint less
      0.511ns skew requirement (totaling -0.535ns) by 1.480ns

 Physical Path Details:

      Data path FIFO_UART_info/SLICE_282 to SLICE_224:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C25D.CLK to     R18C25D.Q0 FIFO_UART_info/SLICE_282 (from clk_UART)
ROUTE         2     0.212     R18C25D.Q0 to     R18C25C.A1 FIFO_UART_info/w_empty_reg
CTOF_DEL    ---     0.101     R18C25C.A1 to     R18C25C.F1 SLICE_628
ROUTE         1     0.499     R18C25C.F1 to     R21C22A.CE FIFO_UART_info/clk_LM_enable_1 (to clk_LM)
                  --------
                    0.945   (24.8% logic, 75.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to FIFO_UART_info/SLICE_282:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.441         C8.PAD to       C8.PADDI clk
ROUTE       273     1.157       C8.PADDI to    R23C26B.CLK clk_c
REG_DEL     ---     0.154    R23C26B.CLK to     R23C26B.Q0 SLICE_373
ROUTE        21     1.062     R23C26B.Q0 to    R18C25D.CLK clk_UART
                  --------
                    2.814   (21.1% logic, 78.9% route), 2 logic levels.

      Destination Clock Path clk to SLICE_224:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.441         C8.PAD to       C8.PADDI clk
ROUTE       273     1.176       C8.PADDI to    R21C26D.CLK clk_c
REG_DEL     ---     0.154    R21C26D.CLK to     R21C26D.Q0 SLICE_372
ROUTE        13     0.532     R21C26D.Q0 to    R21C22A.CLK clk_LM
                  --------
                    2.303   (25.8% logic, 74.2% route), 2 logic levels.


Passed: The following path meets requirements by 1.552ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              db/DB_DF_UART/sync_ff_18  (from clk_DB +)
   Destination:    FF         Data in        FIFO_CM_error/r_empty_reg_23  (to clk_LM +)

   Delay:               1.280ns  (26.2% logic, 73.8% route), 3 logic levels.

 Constraint Details:

      1.280ns physical path delay SLICE_625 to SLICE_587 meets
     -0.024ns CE_HLD and
      0.000ns delay constraint less
      0.248ns skew requirement (totaling -0.272ns) by 1.552ns

 Physical Path Details:

      Data path SLICE_625 to SLICE_587:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R19C25C.CLK to     R19C25C.Q0 SLICE_625 (from clk_DB)
ROUTE        14     0.501     R19C25C.Q0 to     R18C22A.A0 button_signal_DEBUG_UART
CTOF_DEL    ---     0.101     R18C22A.A0 to     R18C22A.F0 FIFO_CM_error/SLICE_271
ROUTE         4     0.057     R18C22A.F0 to     R18C22B.D0 FIFO_CM_error/n9162
CTOF_DEL    ---     0.101     R18C22B.D0 to     R18C22B.F0 SLICE_652
ROUTE         1     0.387     R18C22B.F0 to     R20C26D.CE FIFO_CM_error/clk_LM_enable_4 (to clk_LM)
                  --------
                    1.280   (26.2% logic, 73.8% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_625:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.441         C8.PAD to       C8.PADDI clk
ROUTE       273     1.176       C8.PADDI to    R19C23D.CLK clk_c
REG_DEL     ---     0.154    R19C23D.CLK to     R19C23D.Q0 SLICE_371
ROUTE        12     0.621     R19C23D.Q0 to    R19C25C.CLK clk_DB
                  --------
                    2.392   (24.9% logic, 75.1% route), 2 logic levels.

      Destination Clock Path clk to SLICE_587:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.441         C8.PAD to       C8.PADDI clk
ROUTE       273     1.176       C8.PADDI to    R21C26D.CLK clk_c
REG_DEL     ---     0.154    R21C26D.CLK to     R21C26D.Q0 SLICE_372
ROUTE        13     0.373     R21C26D.Q0 to    R20C26D.CLK clk_LM
                  --------
                    2.144   (27.8% logic, 72.2% route), 2 logic levels.


Passed: The following path meets requirements by 1.600ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uart/UART_STATE/valid_out_reg_83  (from clk_UART +)
   Destination:    FF         Data in        FIFO_UART_info/r_empty_reg_23  (to clk_LM +)

   Delay:               1.065ns  (22.0% logic, 78.0% route), 2 logic levels.

 Constraint Details:

      1.065ns physical path delay uart/UART_STATE/SLICE_314 to SLICE_224 meets
     -0.024ns CE_HLD and
      0.000ns delay constraint less
      0.511ns skew requirement (totaling -0.535ns) by 1.600ns

 Physical Path Details:

      Data path uart/UART_STATE/SLICE_314 to SLICE_224:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R16C25C.CLK to     R16C25C.Q0 uart/UART_STATE/SLICE_314 (from clk_UART)
ROUTE         7     0.332     R16C25C.Q0 to     R18C25C.D1 UART_valid_out
CTOF_DEL    ---     0.101     R18C25C.D1 to     R18C25C.F1 SLICE_628
ROUTE         1     0.499     R18C25C.F1 to     R21C22A.CE FIFO_UART_info/clk_LM_enable_1 (to clk_LM)
                  --------
                    1.065   (22.0% logic, 78.0% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to uart/UART_STATE/SLICE_314:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.441         C8.PAD to       C8.PADDI clk
ROUTE       273     1.157       C8.PADDI to    R23C26B.CLK clk_c
REG_DEL     ---     0.154    R23C26B.CLK to     R23C26B.Q0 SLICE_373
ROUTE        21     1.062     R23C26B.Q0 to    R16C25C.CLK clk_UART
                  --------
                    2.814   (21.1% logic, 78.9% route), 2 logic levels.

      Destination Clock Path clk to SLICE_224:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.441         C8.PAD to       C8.PADDI clk
ROUTE       273     1.176       C8.PADDI to    R21C26D.CLK clk_c
REG_DEL     ---     0.154    R21C26D.CLK to     R21C26D.Q0 SLICE_372
ROUTE        13     0.532     R21C26D.Q0 to    R21C22A.CLK clk_LM
                  --------
                    2.303   (25.8% logic, 74.2% route), 2 logic levels.


================================================================================
Preference: FREQUENCY NET "clk_UART" 444.247000 MHz ;
            60 items scored, 32 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 0.774ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uart/SAMPLER/nr_0_reg_1263__i3  (from clk_c +)
   Destination:    FF         Data in        uart/SAMPLER/out_reg_44  (to clk_UART +)

   Delay:               0.429ns  (67.4% logic, 32.6% route), 2 logic levels.

 Constraint Details:

      0.429ns physical path delay uart/SAMPLER/SLICE_460 to uart/SAMPLER/SLICE_440 exceeds
      (delay constraint based on source clock period of 5.352ns and destination clock period of 2.251ns)
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -1.216ns skew requirement (totaling 1.203ns) by 0.774ns

 Physical Path Details:

      Data path uart/SAMPLER/SLICE_460 to uart/SAMPLER/SLICE_440:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R13C24C.CLK to     R13C24C.Q1 uart/SAMPLER/SLICE_460 (from clk_c)
ROUTE         3     0.140     R13C24C.Q1 to     R13C24B.D1 uart/SAMPLER/nr_0_reg_3
CTOOFX_DEL  ---     0.156     R13C24B.D1 to   R13C24B.OFX0 uart/SAMPLER/SLICE_440
ROUTE         1     0.000   R13C24B.OFX0 to    R13C24B.DI0 uart/SAMPLER/out_next_N_449 (to clk_UART)
                  --------
                    0.429   (67.4% logic, 32.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to uart/SAMPLER/SLICE_460:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.441         C8.PAD to       C8.PADDI clk
ROUTE       273     1.157       C8.PADDI to    R13C24C.CLK clk_c
                  --------
                    1.598   (27.6% logic, 72.4% route), 1 logic levels.

      Destination Clock Path clk to uart/SAMPLER/SLICE_440:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.441         C8.PAD to       C8.PADDI clk
ROUTE       273     1.157       C8.PADDI to    R23C26B.CLK clk_c
REG_DEL     ---     0.154    R23C26B.CLK to     R23C26B.Q0 SLICE_373
ROUTE        21     1.062     R23C26B.Q0 to    R13C24B.CLK clk_UART
                  --------
                    2.814   (21.1% logic, 78.9% route), 2 logic levels.


Error: The following path exceeds requirements by 0.773ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uart/SAMPLER/nr_0_reg_1263__i0  (from clk_c +)
   Destination:    FF         Data in        uart/SAMPLER/out_reg_44  (to clk_UART +)

   Delay:               0.430ns  (67.2% logic, 32.8% route), 2 logic levels.

 Constraint Details:

      0.430ns physical path delay uart/SAMPLER/SLICE_459 to uart/SAMPLER/SLICE_440 exceeds
      (delay constraint based on source clock period of 5.352ns and destination clock period of 2.251ns)
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -1.216ns skew requirement (totaling 1.203ns) by 0.773ns

 Physical Path Details:

      Data path uart/SAMPLER/SLICE_459 to uart/SAMPLER/SLICE_440:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R13C24A.CLK to     R13C24A.Q0 uart/SAMPLER/SLICE_459 (from clk_c)
ROUTE         5     0.141     R13C24A.Q0 to     R13C24B.D0 uart/SAMPLER/nr_0_reg_0
CTOOFX_DEL  ---     0.156     R13C24B.D0 to   R13C24B.OFX0 uart/SAMPLER/SLICE_440
ROUTE         1     0.000   R13C24B.OFX0 to    R13C24B.DI0 uart/SAMPLER/out_next_N_449 (to clk_UART)
                  --------
                    0.430   (67.2% logic, 32.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to uart/SAMPLER/SLICE_459:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.441         C8.PAD to       C8.PADDI clk
ROUTE       273     1.157       C8.PADDI to    R13C24A.CLK clk_c
                  --------
                    1.598   (27.6% logic, 72.4% route), 1 logic levels.

      Destination Clock Path clk to uart/SAMPLER/SLICE_440:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.441         C8.PAD to       C8.PADDI clk
ROUTE       273     1.157       C8.PADDI to    R23C26B.CLK clk_c
REG_DEL     ---     0.154    R23C26B.CLK to     R23C26B.Q0 SLICE_373
ROUTE        21     1.062     R23C26B.Q0 to    R13C24B.CLK clk_UART
                  --------
                    2.814   (21.1% logic, 78.9% route), 2 logic levels.


Error: The following path exceeds requirements by 0.773ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uart/SAMPLER/nr_1_reg_1262__i3  (from clk_c +)
   Destination:    FF         Data in        uart/SAMPLER/out_reg_44  (to clk_UART +)

   Delay:               0.430ns  (67.2% logic, 32.8% route), 2 logic levels.

 Constraint Details:

      0.430ns physical path delay uart/SAMPLER/SLICE_462 to uart/SAMPLER/SLICE_440 exceeds
      (delay constraint based on source clock period of 5.352ns and destination clock period of 2.251ns)
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -1.216ns skew requirement (totaling 1.203ns) by 0.773ns

 Physical Path Details:

      Data path uart/SAMPLER/SLICE_462 to uart/SAMPLER/SLICE_440:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R13C25A.CLK to     R13C25A.Q1 uart/SAMPLER/SLICE_462 (from clk_c)
ROUTE         3     0.141     R13C25A.Q1 to     R13C24B.C1 uart/SAMPLER/nr_1_reg_3
CTOOFX_DEL  ---     0.156     R13C24B.C1 to   R13C24B.OFX0 uart/SAMPLER/SLICE_440
ROUTE         1     0.000   R13C24B.OFX0 to    R13C24B.DI0 uart/SAMPLER/out_next_N_449 (to clk_UART)
                  --------
                    0.430   (67.2% logic, 32.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to uart/SAMPLER/SLICE_462:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.441         C8.PAD to       C8.PADDI clk
ROUTE       273     1.157       C8.PADDI to    R13C25A.CLK clk_c
                  --------
                    1.598   (27.6% logic, 72.4% route), 1 logic levels.

      Destination Clock Path clk to uart/SAMPLER/SLICE_440:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.441         C8.PAD to       C8.PADDI clk
ROUTE       273     1.157       C8.PADDI to    R23C26B.CLK clk_c
REG_DEL     ---     0.154    R23C26B.CLK to     R23C26B.Q0 SLICE_373
ROUTE        21     1.062     R23C26B.Q0 to    R13C24B.CLK clk_UART
                  --------
                    2.814   (21.1% logic, 78.9% route), 2 logic levels.


Error: The following path exceeds requirements by 0.767ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uart/SAMPLER/nr_0_reg_1263__i1  (from clk_c +)
   Destination:    FF         Data in        uart/SAMPLER/out_reg_44  (to clk_UART +)

   Delay:               0.436ns  (66.3% logic, 33.7% route), 2 logic levels.

 Constraint Details:

      0.436ns physical path delay uart/SAMPLER/SLICE_459 to uart/SAMPLER/SLICE_440 exceeds
      (delay constraint based on source clock period of 5.352ns and destination clock period of 2.251ns)
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -1.216ns skew requirement (totaling 1.203ns) by 0.767ns

 Physical Path Details:

      Data path uart/SAMPLER/SLICE_459 to uart/SAMPLER/SLICE_440:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R13C24A.CLK to     R13C24A.Q1 uart/SAMPLER/SLICE_459 (from clk_c)
ROUTE         4     0.147     R13C24A.Q1 to     R13C24B.C0 uart/SAMPLER/nr_0_reg_1
CTOOFX_DEL  ---     0.156     R13C24B.C0 to   R13C24B.OFX0 uart/SAMPLER/SLICE_440
ROUTE         1     0.000   R13C24B.OFX0 to    R13C24B.DI0 uart/SAMPLER/out_next_N_449 (to clk_UART)
                  --------
                    0.436   (66.3% logic, 33.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to uart/SAMPLER/SLICE_459:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.441         C8.PAD to       C8.PADDI clk
ROUTE       273     1.157       C8.PADDI to    R13C24A.CLK clk_c
                  --------
                    1.598   (27.6% logic, 72.4% route), 1 logic levels.

      Destination Clock Path clk to uart/SAMPLER/SLICE_440:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.441         C8.PAD to       C8.PADDI clk
ROUTE       273     1.157       C8.PADDI to    R23C26B.CLK clk_c
REG_DEL     ---     0.154    R23C26B.CLK to     R23C26B.Q0 SLICE_373
ROUTE        21     1.062     R23C26B.Q0 to    R13C24B.CLK clk_UART
                  --------
                    2.814   (21.1% logic, 78.9% route), 2 logic levels.


Error: The following path exceeds requirements by 0.740ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uart/UART_STATE/state_reg_FSM__i5  (from clk_c +)
   Destination:    FF         Data in        uart/UART_STATE/valid_error_reg_82  (to clk_UART +)

   Delay:               0.463ns  (50.5% logic, 49.5% route), 2 logic levels.

 Constraint Details:

      0.463ns physical path delay SLICE_470 to uart/SLICE_313 exceeds
      (delay constraint based on source clock period of 5.352ns and destination clock period of 2.251ns)
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -1.216ns skew requirement (totaling 1.203ns) by 0.740ns

 Physical Path Details:

      Data path SLICE_470 to uart/SLICE_313:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C24D.CLK to     R14C24D.Q0 SLICE_470 (from clk_c)
ROUTE         3     0.229     R14C24D.Q0 to     R14C24B.B0 valid_error_next_N_411
CTOF_DEL    ---     0.101     R14C24B.B0 to     R14C24B.F0 uart/SLICE_313
ROUTE         1     0.000     R14C24B.F0 to    R14C24B.DI0 uart/n2346 (to clk_UART)
                  --------
                    0.463   (50.5% logic, 49.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_470:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.441         C8.PAD to       C8.PADDI clk
ROUTE       273     1.157       C8.PADDI to    R14C24D.CLK clk_c
                  --------
                    1.598   (27.6% logic, 72.4% route), 1 logic levels.

      Destination Clock Path clk to uart/SLICE_313:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.441         C8.PAD to       C8.PADDI clk
ROUTE       273     1.157       C8.PADDI to    R23C26B.CLK clk_c
REG_DEL     ---     0.154    R23C26B.CLK to     R23C26B.Q0 SLICE_373
ROUTE        21     1.062     R23C26B.Q0 to    R14C24B.CLK clk_UART
                  --------
                    2.814   (21.1% logic, 78.9% route), 2 logic levels.


Error: The following path exceeds requirements by 0.736ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uart/SAMPLER/val_reg_1264__i1  (from clk_c +)
   Destination:    FF         Data in        uart/SAMPLER/valid_reg_45  (to clk_UART +)

   Delay:               0.467ns  (50.1% logic, 49.9% route), 2 logic levels.

 Constraint Details:

      0.467ns physical path delay uart/SAMPLER/SLICE_463 to uart/SAMPLER/SLICE_469 exceeds
      (delay constraint based on source clock period of 5.352ns and destination clock period of 2.251ns)
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -1.216ns skew requirement (totaling 1.203ns) by 0.736ns

 Physical Path Details:

      Data path uart/SAMPLER/SLICE_463 to uart/SAMPLER/SLICE_469:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R13C26D.CLK to     R13C26D.Q1 uart/SAMPLER/SLICE_463 (from clk_c)
ROUTE         7     0.231     R13C26D.Q1 to     R14C25B.C0 uart/SAMPLER/val_reg_1
CTOF_DEL    ---     0.101     R14C25B.C0 to     R14C25B.F0 uart/SAMPLER/SLICE_469
ROUTE         2     0.002     R14C25B.F0 to    R14C25B.DI0 n9144 (to clk_UART)
                  --------
                    0.467   (50.1% logic, 49.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to uart/SAMPLER/SLICE_463:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.441         C8.PAD to       C8.PADDI clk
ROUTE       273     1.157       C8.PADDI to    R13C26D.CLK clk_c
                  --------
                    1.598   (27.6% logic, 72.4% route), 1 logic levels.

      Destination Clock Path clk to uart/SAMPLER/SLICE_469:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.441         C8.PAD to       C8.PADDI clk
ROUTE       273     1.157       C8.PADDI to    R23C26B.CLK clk_c
REG_DEL     ---     0.154    R23C26B.CLK to     R23C26B.Q0 SLICE_373
ROUTE        21     1.062     R23C26B.Q0 to    R14C25B.CLK clk_UART
                  --------
                    2.814   (21.1% logic, 78.9% route), 2 logic levels.


Error: The following path exceeds requirements by 0.699ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uart/SAMPLER/nr_1_reg_1262__i1  (from clk_c +)
   Destination:    FF         Data in        uart/SAMPLER/out_reg_44  (to clk_UART +)

   Delay:               0.504ns  (57.3% logic, 42.7% route), 2 logic levels.

 Constraint Details:

      0.504ns physical path delay uart/SAMPLER/SLICE_461 to uart/SAMPLER/SLICE_440 exceeds
      (delay constraint based on source clock period of 5.352ns and destination clock period of 2.251ns)
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -1.216ns skew requirement (totaling 1.203ns) by 0.699ns

 Physical Path Details:

      Data path uart/SAMPLER/SLICE_461 to uart/SAMPLER/SLICE_440:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R13C25C.CLK to     R13C25C.Q1 uart/SAMPLER/SLICE_461 (from clk_c)
ROUTE         4     0.215     R13C25C.Q1 to     R13C24B.A0 uart/SAMPLER/nr_1_reg_1
CTOOFX_DEL  ---     0.156     R13C24B.A0 to   R13C24B.OFX0 uart/SAMPLER/SLICE_440
ROUTE         1     0.000   R13C24B.OFX0 to    R13C24B.DI0 uart/SAMPLER/out_next_N_449 (to clk_UART)
                  --------
                    0.504   (57.3% logic, 42.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to uart/SAMPLER/SLICE_461:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.441         C8.PAD to       C8.PADDI clk
ROUTE       273     1.157       C8.PADDI to    R13C25C.CLK clk_c
                  --------
                    1.598   (27.6% logic, 72.4% route), 1 logic levels.

      Destination Clock Path clk to uart/SAMPLER/SLICE_440:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.441         C8.PAD to       C8.PADDI clk
ROUTE       273     1.157       C8.PADDI to    R23C26B.CLK clk_c
REG_DEL     ---     0.154    R23C26B.CLK to     R23C26B.Q0 SLICE_373
ROUTE        21     1.062     R23C26B.Q0 to    R13C24B.CLK clk_UART
                  --------
                    2.814   (21.1% logic, 78.9% route), 2 logic levels.


Error: The following path exceeds requirements by 0.696ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uart/SAMPLER/nr_0_reg_1263__i2  (from clk_c +)
   Destination:    FF         Data in        uart/SAMPLER/out_reg_44  (to clk_UART +)

   Delay:               0.507ns  (57.0% logic, 43.0% route), 2 logic levels.

 Constraint Details:

      0.507ns physical path delay uart/SAMPLER/SLICE_460 to uart/SAMPLER/SLICE_440 exceeds
      (delay constraint based on source clock period of 5.352ns and destination clock period of 2.251ns)
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -1.216ns skew requirement (totaling 1.203ns) by 0.696ns

 Physical Path Details:

      Data path uart/SAMPLER/SLICE_460 to uart/SAMPLER/SLICE_440:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R13C24C.CLK to     R13C24C.Q0 uart/SAMPLER/SLICE_460 (from clk_c)
ROUTE         4     0.218     R13C24C.Q0 to     R13C24B.A1 uart/SAMPLER/nr_0_reg_2
CTOOFX_DEL  ---     0.156     R13C24B.A1 to   R13C24B.OFX0 uart/SAMPLER/SLICE_440
ROUTE         1     0.000   R13C24B.OFX0 to    R13C24B.DI0 uart/SAMPLER/out_next_N_449 (to clk_UART)
                  --------
                    0.507   (57.0% logic, 43.0% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to uart/SAMPLER/SLICE_460:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.441         C8.PAD to       C8.PADDI clk
ROUTE       273     1.157       C8.PADDI to    R13C24C.CLK clk_c
                  --------
                    1.598   (27.6% logic, 72.4% route), 1 logic levels.

      Destination Clock Path clk to uart/SAMPLER/SLICE_440:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.441         C8.PAD to       C8.PADDI clk
ROUTE       273     1.157       C8.PADDI to    R23C26B.CLK clk_c
REG_DEL     ---     0.154    R23C26B.CLK to     R23C26B.Q0 SLICE_373
ROUTE        21     1.062     R23C26B.Q0 to    R13C24B.CLK clk_UART
                  --------
                    2.814   (21.1% logic, 78.9% route), 2 logic levels.


Error: The following path exceeds requirements by 0.676ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uart/UART_STATE/state_reg_FSM__i1  (from clk_c +)
   Destination:    FF         Data in        uart/UART_STATE/valid_error_reg_82  (to clk_UART +)

   Delay:               0.516ns  (45.3% logic, 54.7% route), 2 logic levels.

 Constraint Details:

      0.516ns physical path delay SLICE_455 to uart/SLICE_313 exceeds
      (delay constraint based on source clock period of 5.352ns and destination clock period of 2.251ns)
     -0.024ns CE_HLD and
      0.000ns delay constraint less
     -1.216ns skew requirement (totaling 1.192ns) by 0.676ns

 Physical Path Details:

      Data path SLICE_455 to uart/SLICE_313:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C24A.CLK to     R14C24A.Q1 SLICE_455 (from clk_c)
ROUTE        17     0.139     R14C24A.Q1 to     R14C24B.C1 n476
CTOF_DEL    ---     0.101     R14C24B.C1 to     R14C24B.F1 uart/SLICE_313
ROUTE         1     0.143     R14C24B.F1 to     R14C24B.CE uart/UART_STATE/clk_UART_enable_2 (to clk_UART)
                  --------
                    0.516   (45.3% logic, 54.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_455:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.441         C8.PAD to       C8.PADDI clk
ROUTE       273     1.157       C8.PADDI to    R14C24A.CLK clk_c
                  --------
                    1.598   (27.6% logic, 72.4% route), 1 logic levels.

      Destination Clock Path clk to uart/SLICE_313:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.441         C8.PAD to       C8.PADDI clk
ROUTE       273     1.157       C8.PADDI to    R23C26B.CLK clk_c
REG_DEL     ---     0.154    R23C26B.CLK to     R23C26B.Q0 SLICE_373
ROUTE        21     1.062     R23C26B.Q0 to    R14C24B.CLK clk_UART
                  --------
                    2.814   (21.1% logic, 78.9% route), 2 logic levels.


Error: The following path exceeds requirements by 0.629ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uart/SAMPLER/val_reg_1264__i3  (from clk_c +)
   Destination:    FF         Data in        uart/SAMPLER/valid_reg_45  (to clk_UART +)

   Delay:               0.574ns  (40.8% logic, 59.2% route), 2 logic levels.

 Constraint Details:

      0.574ns physical path delay uart/SAMPLER/SLICE_464 to uart/SAMPLER/SLICE_469 exceeds
      (delay constraint based on source clock period of 5.352ns and destination clock period of 2.251ns)
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -1.216ns skew requirement (totaling 1.203ns) by 0.629ns

 Physical Path Details:

      Data path uart/SAMPLER/SLICE_464 to uart/SAMPLER/SLICE_469:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R13C26B.CLK to     R13C26B.Q1 uart/SAMPLER/SLICE_464 (from clk_c)
ROUTE         5     0.338     R13C26B.Q1 to     R14C25B.B0 uart/SAMPLER/val_reg_3
CTOF_DEL    ---     0.101     R14C25B.B0 to     R14C25B.F0 uart/SAMPLER/SLICE_469
ROUTE         2     0.002     R14C25B.F0 to    R14C25B.DI0 n9144 (to clk_UART)
                  --------
                    0.574   (40.8% logic, 59.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to uart/SAMPLER/SLICE_464:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.441         C8.PAD to       C8.PADDI clk
ROUTE       273     1.157       C8.PADDI to    R13C26B.CLK clk_c
                  --------
                    1.598   (27.6% logic, 72.4% route), 1 logic levels.

      Destination Clock Path clk to uart/SAMPLER/SLICE_469:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.441         C8.PAD to       C8.PADDI clk
ROUTE       273     1.157       C8.PADDI to    R23C26B.CLK clk_c
REG_DEL     ---     0.154    R23C26B.CLK to     R23C26B.Q0 SLICE_373
ROUTE        21     1.062     R23C26B.Q0 to    R14C25B.CLK clk_UART
                  --------
                    2.814   (21.1% logic, 78.9% route), 2 logic levels.


================================================================================
Preference: FREQUENCY NET "vga/config1/H_Left_Margin_nxt_8__N_969" 444.247000 MHz ;
            355 items scored, 355 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 3.458ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              vga/config1/H_Count_Max_reg_i0  (from clk_c +)
   Destination:    FF         Data in        vga/config1/H_Count_Max_nxt_11__I_0_i1  (to vga/config1/H_Left_Margin_nxt_8__N_969 +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay SLICE_614 to SLICE_528 exceeds
      (delay constraint based on source clock period of 5.352ns and destination clock period of 2.251ns)
     -0.019ns M_HLD and
      0.000ns delay constraint less
     -3.764ns skew requirement (totaling 3.745ns) by 3.458ns

 Physical Path Details:

      Data path SLICE_614 to SLICE_528:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C21A.CLK to     R18C21A.Q0 SLICE_614 (from clk_c)
ROUTE         2     0.154     R18C21A.Q0 to     R18C21B.M1 vga/H_count_max_0 (to vga/config1/H_Left_Margin_nxt_8__N_969)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_614:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.441         C8.PAD to       C8.PADDI clk
ROUTE       273     1.176       C8.PADDI to    R18C21A.CLK clk_c
                  --------
                    1.617   (27.3% logic, 72.7% route), 1 logic levels.

      Destination Clock Path clk to SLICE_528:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.441         C8.PAD to       C8.PADDI clk
ROUTE       273     1.176       C8.PADDI to    R17C19D.CLK clk_c
REG_DEL     ---     0.154    R17C19D.CLK to     R17C19D.Q0 cm/configCM/SLICE_342
ROUTE        62     1.752     R17C19D.Q0 to      R2C25D.B0 c_data_0
CTOF_DEL    ---     0.177      R2C25D.B0 to      R2C25D.F0 vga/config1/SLICE_519
ROUTE         5     0.176      R2C25D.F0 to      R2C25D.C1 c_data_1_derived_1
CTOF_DEL    ---     0.177      R2C25D.C1 to      R2C25D.F1 vga/config1/SLICE_519
ROUTE        41     1.328      R2C25D.F1 to    R18C21B.CLK vga/config1/H_Left_Margin_nxt_8__N_969
                  --------
                    5.381   (17.6% logic, 82.4% route), 4 logic levels.


Error: The following path exceeds requirements by 3.455ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              vga/config1/V_Sync_Pulse_reg_i7  (from clk_c +)
   Destination:    FF         Data in        vga/config1/V_Sync_Pulse_nxt_7__I_0_i8  (to vga/config1/H_Left_Margin_nxt_8__N_969 +)

   Delay:               0.290ns  (45.9% logic, 54.1% route), 1 logic levels.

 Constraint Details:

      0.290ns physical path delay SLICE_154 to SLICE_541 exceeds
      (delay constraint based on source clock period of 5.352ns and destination clock period of 2.251ns)
     -0.019ns M_HLD and
      0.000ns delay constraint less
     -3.764ns skew requirement (totaling 3.745ns) by 3.455ns

 Physical Path Details:

      Data path SLICE_154 to SLICE_541:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R19C25B.CLK to     R19C25B.Q0 SLICE_154 (from clk_c)
ROUTE         4     0.157     R19C25B.Q0 to     R18C25B.M0 V_sync_pulse_7 (to vga/config1/H_Left_Margin_nxt_8__N_969)
                  --------
                    0.290   (45.9% logic, 54.1% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_154:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.441         C8.PAD to       C8.PADDI clk
ROUTE       273     1.176       C8.PADDI to    R19C25B.CLK clk_c
                  --------
                    1.617   (27.3% logic, 72.7% route), 1 logic levels.

      Destination Clock Path clk to SLICE_541:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.441         C8.PAD to       C8.PADDI clk
ROUTE       273     1.176       C8.PADDI to    R17C19D.CLK clk_c
REG_DEL     ---     0.154    R17C19D.CLK to     R17C19D.Q0 cm/configCM/SLICE_342
ROUTE        62     1.752     R17C19D.Q0 to      R2C25D.B0 c_data_0
CTOF_DEL    ---     0.177      R2C25D.B0 to      R2C25D.F0 vga/config1/SLICE_519
ROUTE         5     0.176      R2C25D.F0 to      R2C25D.C1 c_data_1_derived_1
CTOF_DEL    ---     0.177      R2C25D.C1 to      R2C25D.F1 vga/config1/SLICE_519
ROUTE        41     1.328      R2C25D.F1 to    R18C25B.CLK vga/config1/H_Left_Margin_nxt_8__N_969
                  --------
                    5.381   (17.6% logic, 82.4% route), 4 logic levels.


Error: The following path exceeds requirements by 3.382ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              vga/config1/H_Left_Margin_reg_i5  (from clk_c +)
   Destination:    FF         Data in        vga/config1/H_Left_Margin_nxt_8__I_0_i6  (to vga/config1/H_Left_Margin_nxt_8__N_969 +)

   Delay:               0.369ns  (63.4% logic, 36.6% route), 2 logic levels.

 Constraint Details:

      0.369ns physical path delay SLICE_372 to vga/config1/SLICE_505 exceeds
      (delay constraint based on source clock period of 5.352ns and destination clock period of 2.251ns)
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -3.764ns skew requirement (totaling 3.751ns) by 3.382ns

 Physical Path Details:

      Data path SLICE_372 to vga/config1/SLICE_505:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R21C26D.CLK to     R21C26D.Q1 SLICE_372 (from clk_c)
ROUTE         2     0.135     R21C26D.Q1 to     R21C26C.D1 H_left_margin_5
CTOF_DEL    ---     0.101     R21C26C.D1 to     R21C26C.F1 vga/config1/SLICE_505
ROUTE         1     0.000     R21C26C.F1 to    R21C26C.DI1 vga/config1/H_Left_Margin_nxt_8__N_962 (to vga/config1/H_Left_Margin_nxt_8__N_969)
                  --------
                    0.369   (63.4% logic, 36.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_372:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.441         C8.PAD to       C8.PADDI clk
ROUTE       273     1.176       C8.PADDI to    R21C26D.CLK clk_c
                  --------
                    1.617   (27.3% logic, 72.7% route), 1 logic levels.

      Destination Clock Path clk to vga/config1/SLICE_505:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.441         C8.PAD to       C8.PADDI clk
ROUTE       273     1.176       C8.PADDI to    R17C19D.CLK clk_c
REG_DEL     ---     0.154    R17C19D.CLK to     R17C19D.Q0 cm/configCM/SLICE_342
ROUTE        62     1.752     R17C19D.Q0 to      R2C25D.B0 c_data_0
CTOF_DEL    ---     0.177      R2C25D.B0 to      R2C25D.F0 vga/config1/SLICE_519
ROUTE         5     0.176      R2C25D.F0 to      R2C25D.C1 c_data_1_derived_1
CTOF_DEL    ---     0.177      R2C25D.C1 to      R2C25D.F1 vga/config1/SLICE_519
ROUTE        41     1.328      R2C25D.F1 to    R21C26C.CLK vga/config1/H_Left_Margin_nxt_8__N_969
                  --------
                    5.381   (17.6% logic, 82.4% route), 4 logic levels.


Error: The following path exceeds requirements by 3.382ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              vga/config1/H_Count_Max_reg_i11  (from clk_c +)
   Destination:    FF         Data in        vga/config1/H_Count_Max_nxt_11__I_0_i12  (to vga/config1/H_Left_Margin_nxt_8__N_969 +)

   Delay:               0.369ns  (63.4% logic, 36.6% route), 2 logic levels.

 Constraint Details:

      0.369ns physical path delay SLICE_588 to vga/config1/SLICE_502 exceeds
      (delay constraint based on source clock period of 5.352ns and destination clock period of 2.251ns)
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -3.764ns skew requirement (totaling 3.751ns) by 3.382ns

 Physical Path Details:

      Data path SLICE_588 to vga/config1/SLICE_502:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R20C20B.CLK to     R20C20B.Q1 SLICE_588 (from clk_c)
ROUTE         2     0.135     R20C20B.Q1 to     R20C20D.D0 vga/H_count_max_11
CTOF_DEL    ---     0.101     R20C20D.D0 to     R20C20D.F0 vga/config1/SLICE_502
ROUTE         1     0.000     R20C20D.F0 to    R20C20D.DI0 vga/config1/H_Count_Max_nxt_11__N_1019 (to vga/config1/H_Left_Margin_nxt_8__N_969)
                  --------
                    0.369   (63.4% logic, 36.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_588:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.441         C8.PAD to       C8.PADDI clk
ROUTE       273     1.176       C8.PADDI to    R20C20B.CLK clk_c
                  --------
                    1.617   (27.3% logic, 72.7% route), 1 logic levels.

      Destination Clock Path clk to vga/config1/SLICE_502:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.441         C8.PAD to       C8.PADDI clk
ROUTE       273     1.176       C8.PADDI to    R17C19D.CLK clk_c
REG_DEL     ---     0.154    R17C19D.CLK to     R17C19D.Q0 cm/configCM/SLICE_342
ROUTE        62     1.752     R17C19D.Q0 to      R2C25D.B0 c_data_0
CTOF_DEL    ---     0.177      R2C25D.B0 to      R2C25D.F0 vga/config1/SLICE_519
ROUTE         5     0.176      R2C25D.F0 to      R2C25D.C1 c_data_1_derived_1
CTOF_DEL    ---     0.177      R2C25D.C1 to      R2C25D.F1 vga/config1/SLICE_519
ROUTE        41     1.328      R2C25D.F1 to    R20C20D.CLK vga/config1/H_Left_Margin_nxt_8__N_969
                  --------
                    5.381   (17.6% logic, 82.4% route), 4 logic levels.


Error: The following path exceeds requirements by 3.381ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              vga/config1/H_Count_Max_reg_i8  (from clk_c +)
   Destination:    FF         Data in        vga/config1/H_Count_Max_nxt_11__I_0_i9  (to vga/config1/H_Left_Margin_nxt_8__N_969 +)

   Delay:               0.370ns  (63.2% logic, 36.8% route), 2 logic levels.

 Constraint Details:

      0.370ns physical path delay SLICE_223 to SLICE_500 exceeds
      (delay constraint based on source clock period of 5.352ns and destination clock period of 2.251ns)
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -3.764ns skew requirement (totaling 3.751ns) by 3.381ns

 Physical Path Details:

      Data path SLICE_223 to SLICE_500:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R21C22B.CLK to     R21C22B.Q1 SLICE_223 (from clk_c)
ROUTE         2     0.136     R21C22B.Q1 to     R21C21D.D1 H_count_max_8
CTOF_DEL    ---     0.101     R21C21D.D1 to     R21C21D.F1 SLICE_500
ROUTE         1     0.000     R21C21D.F1 to    R21C21D.DI1 H_Count_Max_nxt_11__N_1022 (to vga/config1/H_Left_Margin_nxt_8__N_969)
                  --------
                    0.370   (63.2% logic, 36.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_223:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.441         C8.PAD to       C8.PADDI clk
ROUTE       273     1.176       C8.PADDI to    R21C22B.CLK clk_c
                  --------
                    1.617   (27.3% logic, 72.7% route), 1 logic levels.

      Destination Clock Path clk to SLICE_500:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.441         C8.PAD to       C8.PADDI clk
ROUTE       273     1.176       C8.PADDI to    R17C19D.CLK clk_c
REG_DEL     ---     0.154    R17C19D.CLK to     R17C19D.Q0 cm/configCM/SLICE_342
ROUTE        62     1.752     R17C19D.Q0 to      R2C25D.B0 c_data_0
CTOF_DEL    ---     0.177      R2C25D.B0 to      R2C25D.F0 vga/config1/SLICE_519
ROUTE         5     0.176      R2C25D.F0 to      R2C25D.C1 c_data_1_derived_1
CTOF_DEL    ---     0.177      R2C25D.C1 to      R2C25D.F1 vga/config1/SLICE_519
ROUTE        41     1.328      R2C25D.F1 to    R21C21D.CLK vga/config1/H_Left_Margin_nxt_8__N_969
                  --------
                    5.381   (17.6% logic, 82.4% route), 4 logic levels.


Error: The following path exceeds requirements by 3.380ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              vga/config1/V_Right_Margin_reg_i1  (from clk_c +)
   Destination:    FF         Data in        vga/config1/V_Right_Margin_nxt_9__I_0_i2  (to vga/config1/H_Left_Margin_nxt_8__N_969 +)

   Delay:               0.371ns  (63.1% logic, 36.9% route), 2 logic levels.

 Constraint Details:

      0.371ns physical path delay SLICE_162 to vga/config1/SLICE_531 exceeds
      (delay constraint based on source clock period of 5.352ns and destination clock period of 2.251ns)
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -3.764ns skew requirement (totaling 3.751ns) by 3.380ns

 Physical Path Details:

      Data path SLICE_162 to vga/config1/SLICE_531:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C30C.CLK to     R18C30C.Q0 SLICE_162 (from clk_c)
ROUTE         2     0.137     R18C30C.Q0 to     R20C30B.D1 vga/V_right_margin_1
CTOF_DEL    ---     0.101     R20C30B.D1 to     R20C30B.F1 vga/config1/SLICE_531
ROUTE         1     0.000     R20C30B.F1 to    R20C30B.DI1 vga/config1/V_Right_Margin_nxt_9__N_1001 (to vga/config1/H_Left_Margin_nxt_8__N_969)
                  --------
                    0.371   (63.1% logic, 36.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_162:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.441         C8.PAD to       C8.PADDI clk
ROUTE       273     1.176       C8.PADDI to    R18C30C.CLK clk_c
                  --------
                    1.617   (27.3% logic, 72.7% route), 1 logic levels.

      Destination Clock Path clk to vga/config1/SLICE_531:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.441         C8.PAD to       C8.PADDI clk
ROUTE       273     1.176       C8.PADDI to    R17C19D.CLK clk_c
REG_DEL     ---     0.154    R17C19D.CLK to     R17C19D.Q0 cm/configCM/SLICE_342
ROUTE        62     1.752     R17C19D.Q0 to      R2C25D.B0 c_data_0
CTOF_DEL    ---     0.177      R2C25D.B0 to      R2C25D.F0 vga/config1/SLICE_519
ROUTE         5     0.176      R2C25D.F0 to      R2C25D.C1 c_data_1_derived_1
CTOF_DEL    ---     0.177      R2C25D.C1 to      R2C25D.F1 vga/config1/SLICE_519
ROUTE        41     1.328      R2C25D.F1 to    R20C30B.CLK vga/config1/H_Left_Margin_nxt_8__N_969
                  --------
                    5.381   (17.6% logic, 82.4% route), 4 logic levels.


Error: The following path exceeds requirements by 3.380ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              vga/config1/H_Sync_Pulse_reg_i3  (from clk_c +)
   Destination:    FF         Data in        vga/config1/H_Sync_Pulse_nxt_7__I_0_i4  (to vga/config1/H_Left_Margin_nxt_8__N_969 +)

   Delay:               0.370ns  (63.2% logic, 36.8% route), 2 logic levels.

 Constraint Details:

      0.370ns physical path delay SLICE_177 to vga/config1/SLICE_516 exceeds
      (delay constraint based on source clock period of 5.352ns and destination clock period of 2.251ns)
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -3.763ns skew requirement (totaling 3.750ns) by 3.380ns

 Physical Path Details:

      Data path SLICE_177 to vga/config1/SLICE_516:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R24C25D.CLK to     R24C25D.Q1 SLICE_177 (from clk_c)
ROUTE         3     0.136     R24C25D.Q1 to     R24C26D.D0 H_sync_pulse_3
CTOF_DEL    ---     0.101     R24C26D.D0 to     R24C26D.F0 vga/config1/SLICE_516
ROUTE         1     0.000     R24C26D.F0 to    R24C26D.DI0 vga/config1/H_Sync_Pulse_nxt_7__N_1007 (to vga/config1/H_Left_Margin_nxt_8__N_969)
                  --------
                    0.370   (63.2% logic, 36.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_177:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.441         C8.PAD to       C8.PADDI clk
ROUTE       273     1.157       C8.PADDI to    R24C25D.CLK clk_c
                  --------
                    1.598   (27.6% logic, 72.4% route), 1 logic levels.

      Destination Clock Path clk to vga/config1/SLICE_516:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.441         C8.PAD to       C8.PADDI clk
ROUTE       273     1.176       C8.PADDI to    R17C19D.CLK clk_c
REG_DEL     ---     0.154    R17C19D.CLK to     R17C19D.Q0 cm/configCM/SLICE_342
ROUTE        62     1.752     R17C19D.Q0 to      R2C25D.B0 c_data_0
CTOF_DEL    ---     0.177      R2C25D.B0 to      R2C25D.F0 vga/config1/SLICE_519
ROUTE         5     0.176      R2C25D.F0 to      R2C25D.C1 c_data_1_derived_1
CTOF_DEL    ---     0.177      R2C25D.C1 to      R2C25D.F1 vga/config1/SLICE_519
ROUTE        41     1.308      R2C25D.F1 to    R24C26D.CLK vga/config1/H_Left_Margin_nxt_8__N_969
                  --------
                    5.361   (17.7% logic, 82.3% route), 4 logic levels.


Error: The following path exceeds requirements by 3.380ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              vga/config1/H_Count_Max_reg_i5  (from clk_c +)
   Destination:    FF         Data in        vga/config1/H_Count_Max_nxt_11__I_0_i6  (to vga/config1/H_Left_Margin_nxt_8__N_969 +)

   Delay:               0.371ns  (63.1% logic, 36.9% route), 2 logic levels.

 Constraint Details:

      0.371ns physical path delay SLICE_208 to vga/config1/SLICE_498 exceeds
      (delay constraint based on source clock period of 5.352ns and destination clock period of 2.251ns)
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -3.764ns skew requirement (totaling 3.751ns) by 3.380ns

 Physical Path Details:

      Data path SLICE_208 to vga/config1/SLICE_498:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R21C25D.CLK to     R21C25D.Q0 SLICE_208 (from clk_c)
ROUTE         2     0.137     R21C25D.Q0 to     R21C27D.D0 vga/H_count_max_5
CTOF_DEL    ---     0.101     R21C27D.D0 to     R21C27D.F0 vga/config1/SLICE_498
ROUTE         1     0.000     R21C27D.F0 to    R21C27D.DI0 vga/config1/H_Count_Max_nxt_11__N_1026 (to vga/config1/H_Left_Margin_nxt_8__N_969)
                  --------
                    0.371   (63.1% logic, 36.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_208:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.441         C8.PAD to       C8.PADDI clk
ROUTE       273     1.176       C8.PADDI to    R21C25D.CLK clk_c
                  --------
                    1.617   (27.3% logic, 72.7% route), 1 logic levels.

      Destination Clock Path clk to vga/config1/SLICE_498:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.441         C8.PAD to       C8.PADDI clk
ROUTE       273     1.176       C8.PADDI to    R17C19D.CLK clk_c
REG_DEL     ---     0.154    R17C19D.CLK to     R17C19D.Q0 cm/configCM/SLICE_342
ROUTE        62     1.752     R17C19D.Q0 to      R2C25D.B0 c_data_0
CTOF_DEL    ---     0.177      R2C25D.B0 to      R2C25D.F0 vga/config1/SLICE_519
ROUTE         5     0.176      R2C25D.F0 to      R2C25D.C1 c_data_1_derived_1
CTOF_DEL    ---     0.177      R2C25D.C1 to      R2C25D.F1 vga/config1/SLICE_519
ROUTE        41     1.328      R2C25D.F1 to    R21C27D.CLK vga/config1/H_Left_Margin_nxt_8__N_969
                  --------
                    5.381   (17.6% logic, 82.4% route), 4 logic levels.


Error: The following path exceeds requirements by 3.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              vga/config1/V_Count_Max_reg_i3  (from clk_c +)
   Destination:    FF         Data in        vga/config1/V_Count_Max_nxt_11__I_0_i4  (to vga/config1/H_Left_Margin_nxt_8__N_969 +)

   Delay:               0.371ns  (63.1% logic, 36.9% route), 2 logic levels.

 Constraint Details:

      0.371ns physical path delay SLICE_202 to SLICE_522 exceeds
      (delay constraint based on source clock period of 5.352ns and destination clock period of 2.251ns)
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -3.763ns skew requirement (totaling 3.750ns) by 3.379ns

 Physical Path Details:

      Data path SLICE_202 to SLICE_522:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R24C23D.CLK to     R24C23D.Q0 SLICE_202 (from clk_c)
ROUTE         2     0.137     R24C23D.Q0 to     R24C22C.D0 V_count_max_3
CTOF_DEL    ---     0.101     R24C22C.D0 to     R24C22C.F0 SLICE_522
ROUTE         1     0.000     R24C22C.F0 to    R24C22C.DI0 V_Count_Max_nxt_11__N_1040 (to vga/config1/H_Left_Margin_nxt_8__N_969)
                  --------
                    0.371   (63.1% logic, 36.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_202:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.441         C8.PAD to       C8.PADDI clk
ROUTE       273     1.157       C8.PADDI to    R24C23D.CLK clk_c
                  --------
                    1.598   (27.6% logic, 72.4% route), 1 logic levels.

      Destination Clock Path clk to SLICE_522:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.441         C8.PAD to       C8.PADDI clk
ROUTE       273     1.176       C8.PADDI to    R17C19D.CLK clk_c
REG_DEL     ---     0.154    R17C19D.CLK to     R17C19D.Q0 cm/configCM/SLICE_342
ROUTE        62     1.752     R17C19D.Q0 to      R2C25D.B0 c_data_0
CTOF_DEL    ---     0.177      R2C25D.B0 to      R2C25D.F0 vga/config1/SLICE_519
ROUTE         5     0.176      R2C25D.F0 to      R2C25D.C1 c_data_1_derived_1
CTOF_DEL    ---     0.177      R2C25D.C1 to      R2C25D.F1 vga/config1/SLICE_519
ROUTE        41     1.308      R2C25D.F1 to    R24C22C.CLK vga/config1/H_Left_Margin_nxt_8__N_969
                  --------
                    5.361   (17.7% logic, 82.3% route), 4 logic levels.


Error: The following path exceeds requirements by 3.373ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              vga/config1/H_Count_Max_reg_i2  (from clk_c +)
   Destination:    FF         Data in        vga/config1/H_Count_Max_nxt_11__I_0_i3  (to vga/config1/H_Left_Margin_nxt_8__N_969 +)

   Delay:               0.372ns  (35.8% logic, 64.2% route), 1 logic levels.

 Constraint Details:

      0.372ns physical path delay SLICE_652 to SLICE_537 exceeds
      (delay constraint based on source clock period of 5.352ns and destination clock period of 2.251ns)
     -0.019ns M_HLD and
      0.000ns delay constraint less
     -3.764ns skew requirement (totaling 3.745ns) by 3.373ns

 Physical Path Details:

      Data path SLICE_652 to SLICE_537:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C22B.CLK to     R18C22B.Q0 SLICE_652 (from clk_c)
ROUTE         2     0.239     R18C22B.Q0 to     R17C24A.M1 vga/H_count_max_2 (to vga/config1/H_Left_Margin_nxt_8__N_969)
                  --------
                    0.372   (35.8% logic, 64.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_652:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.441         C8.PAD to       C8.PADDI clk
ROUTE       273     1.176       C8.PADDI to    R18C22B.CLK clk_c
                  --------
                    1.617   (27.3% logic, 72.7% route), 1 logic levels.

      Destination Clock Path clk to SLICE_537:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.441         C8.PAD to       C8.PADDI clk
ROUTE       273     1.176       C8.PADDI to    R17C19D.CLK clk_c
REG_DEL     ---     0.154    R17C19D.CLK to     R17C19D.Q0 cm/configCM/SLICE_342
ROUTE        62     1.752     R17C19D.Q0 to      R2C25D.B0 c_data_0
CTOF_DEL    ---     0.177      R2C25D.B0 to      R2C25D.F0 vga/config1/SLICE_519
ROUTE         5     0.176      R2C25D.F0 to      R2C25D.C1 c_data_1_derived_1
CTOF_DEL    ---     0.177      R2C25D.C1 to      R2C25D.F1 vga/config1/SLICE_519
ROUTE        41     1.328      R2C25D.F1 to    R17C24A.CLK vga/config1/H_Left_Margin_nxt_8__N_969
                  --------
                    5.381   (17.6% logic, 82.4% route), 4 logic levels.


================================================================================
Preference: FREQUENCY NET "c_data_1_derived_1" 444.247000 MHz ;
            6 items scored, 6 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 0.940ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cm/configCM/c_data_reg_i1  (from clk_c +)
   Destination:    FF         Data in        vga/config1/V_Left_Margin_nxt_5__N_981_I_0  (to c_data_1_derived_1 +)

   Delay:               1.342ns  (17.4% logic, 82.6% route), 2 logic levels.

 Constraint Details:

      1.342ns physical path delay cm/configCM/SLICE_343 to vga/config1/SLICE_519 exceeds
      (delay constraint based on source clock period of 5.352ns and destination clock period of 2.251ns)
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -2.295ns skew requirement (totaling 2.282ns) by 0.940ns

 Physical Path Details:

      Data path cm/configCM/SLICE_343 to vga/config1/SLICE_519:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R20C17B.CLK to     R20C17B.Q0 cm/configCM/SLICE_343 (from clk_c)
ROUTE        69     1.104     R20C17B.Q0 to      R2C25D.C0 c_data_1
CTOF_DEL    ---     0.101      R2C25D.C0 to      R2C25D.F0 vga/config1/SLICE_519
ROUTE         5     0.004      R2C25D.F0 to     R2C25D.DI0 c_data_1_derived_1 (to c_data_1_derived_1)
                  --------
                    1.342   (17.4% logic, 82.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to cm/configCM/SLICE_343:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.441         C8.PAD to       C8.PADDI clk
ROUTE       273     1.176       C8.PADDI to    R20C17B.CLK clk_c
                  --------
                    1.617   (27.3% logic, 72.7% route), 1 logic levels.

      Destination Clock Path clk to vga/config1/SLICE_519:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.441         C8.PAD to       C8.PADDI clk
ROUTE       273     1.176       C8.PADDI to    R17C19D.CLK clk_c
REG_DEL     ---     0.154    R17C19D.CLK to     R17C19D.Q0 cm/configCM/SLICE_342
ROUTE        62     1.752     R17C19D.Q0 to      R2C25D.B0 c_data_0
CTOF_DEL    ---     0.177      R2C25D.B0 to      R2C25D.F0 vga/config1/SLICE_519
ROUTE         5     0.212      R2C25D.F0 to     R2C25D.CLK c_data_1_derived_1
                  --------
                    3.912   (19.7% logic, 80.3% route), 3 logic levels.


Error: The following path exceeds requirements by 0.866ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cm/configCM/c_valid_reg_148  (from clk_c +)
   Destination:    FF         Data in        vga/config1/V_Left_Margin_nxt_5__N_981_I_0  (to c_data_1_derived_1 +)

   Delay:               1.429ns  (16.4% logic, 83.6% route), 2 logic levels.

 Constraint Details:

      1.429ns physical path delay SLICE_347 to vga/config1/SLICE_519 exceeds
      (delay constraint based on source clock period of 5.352ns and destination clock period of 2.251ns)
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
     -2.295ns skew requirement (totaling 2.295ns) by 0.866ns

 Physical Path Details:

      Data path SLICE_347 to vga/config1/SLICE_519:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R19C21D.CLK to     R19C21D.Q0 SLICE_347 (from clk_c)
ROUTE        14     0.262     R19C21D.Q0 to     R18C21A.C0 c_valid
CTOF_DEL    ---     0.101     R18C21A.C0 to     R18C21A.F0 SLICE_614
ROUTE         1     0.933     R18C21A.F0 to     R2C25D.LSR vga/config1/Load_nxt_N_1044 (to c_data_1_derived_1)
                  --------
                    1.429   (16.4% logic, 83.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_347:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.441         C8.PAD to       C8.PADDI clk
ROUTE       273     1.176       C8.PADDI to    R19C21D.CLK clk_c
                  --------
                    1.617   (27.3% logic, 72.7% route), 1 logic levels.

      Destination Clock Path clk to vga/config1/SLICE_519:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.441         C8.PAD to       C8.PADDI clk
ROUTE       273     1.176       C8.PADDI to    R17C19D.CLK clk_c
REG_DEL     ---     0.154    R17C19D.CLK to     R17C19D.Q0 cm/configCM/SLICE_342
ROUTE        62     1.752     R17C19D.Q0 to      R2C25D.B0 c_data_0
CTOF_DEL    ---     0.177      R2C25D.B0 to      R2C25D.F0 vga/config1/SLICE_519
ROUTE         5     0.212      R2C25D.F0 to     R2C25D.CLK c_data_1_derived_1
                  --------
                    3.912   (19.7% logic, 80.3% route), 3 logic levels.


Error: The following path exceeds requirements by 0.749ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cm/configCM/c_addr_reg_i3  (from clk_c +)
   Destination:    FF         Data in        vga/config1/V_Left_Margin_nxt_5__N_981_I_0  (to c_data_1_derived_1 +)

   Delay:               1.546ns  (15.1% logic, 84.9% route), 2 logic levels.

 Constraint Details:

      1.546ns physical path delay cm/configCM/SLICE_341 to vga/config1/SLICE_519 exceeds
      (delay constraint based on source clock period of 5.352ns and destination clock period of 2.251ns)
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
     -2.295ns skew requirement (totaling 2.295ns) by 0.749ns

 Physical Path Details:

      Data path cm/configCM/SLICE_341 to vga/config1/SLICE_519:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R20C18D.CLK to     R20C18D.Q0 cm/configCM/SLICE_341 (from clk_c)
ROUTE        12     0.379     R20C18D.Q0 to     R18C21A.B0 c_addr_3
CTOF_DEL    ---     0.101     R18C21A.B0 to     R18C21A.F0 SLICE_614
ROUTE         1     0.933     R18C21A.F0 to     R2C25D.LSR vga/config1/Load_nxt_N_1044 (to c_data_1_derived_1)
                  --------
                    1.546   (15.1% logic, 84.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to cm/configCM/SLICE_341:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.441         C8.PAD to       C8.PADDI clk
ROUTE       273     1.176       C8.PADDI to    R20C18D.CLK clk_c
                  --------
                    1.617   (27.3% logic, 72.7% route), 1 logic levels.

      Destination Clock Path clk to vga/config1/SLICE_519:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.441         C8.PAD to       C8.PADDI clk
ROUTE       273     1.176       C8.PADDI to    R17C19D.CLK clk_c
REG_DEL     ---     0.154    R17C19D.CLK to     R17C19D.Q0 cm/configCM/SLICE_342
ROUTE        62     1.752     R17C19D.Q0 to      R2C25D.B0 c_data_0
CTOF_DEL    ---     0.177      R2C25D.B0 to      R2C25D.F0 vga/config1/SLICE_519
ROUTE         5     0.212      R2C25D.F0 to     R2C25D.CLK c_data_1_derived_1
                  --------
                    3.912   (19.7% logic, 80.3% route), 3 logic levels.


Error: The following path exceeds requirements by 0.729ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cm/configCM/c_addr_reg_i2  (from clk_c +)
   Destination:    FF         Data in        vga/config1/V_Left_Margin_nxt_5__N_981_I_0  (to c_data_1_derived_1 +)

   Delay:               1.566ns  (14.9% logic, 85.1% route), 2 logic levels.

 Constraint Details:

      1.566ns physical path delay cm/configCM/SLICE_340 to vga/config1/SLICE_519 exceeds
      (delay constraint based on source clock period of 5.352ns and destination clock period of 2.251ns)
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
     -2.295ns skew requirement (totaling 2.295ns) by 0.729ns

 Physical Path Details:

      Data path cm/configCM/SLICE_340 to vga/config1/SLICE_519:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R20C19D.CLK to     R20C19D.Q1 cm/configCM/SLICE_340 (from clk_c)
ROUTE        12     0.399     R20C19D.Q1 to     R18C21A.D0 c_addr_2
CTOF_DEL    ---     0.101     R18C21A.D0 to     R18C21A.F0 SLICE_614
ROUTE         1     0.933     R18C21A.F0 to     R2C25D.LSR vga/config1/Load_nxt_N_1044 (to c_data_1_derived_1)
                  --------
                    1.566   (14.9% logic, 85.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to cm/configCM/SLICE_340:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.441         C8.PAD to       C8.PADDI clk
ROUTE       273     1.176       C8.PADDI to    R20C19D.CLK clk_c
                  --------
                    1.617   (27.3% logic, 72.7% route), 1 logic levels.

      Destination Clock Path clk to vga/config1/SLICE_519:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.441         C8.PAD to       C8.PADDI clk
ROUTE       273     1.176       C8.PADDI to    R17C19D.CLK clk_c
REG_DEL     ---     0.154    R17C19D.CLK to     R17C19D.Q0 cm/configCM/SLICE_342
ROUTE        62     1.752     R17C19D.Q0 to      R2C25D.B0 c_data_0
CTOF_DEL    ---     0.177      R2C25D.B0 to      R2C25D.F0 vga/config1/SLICE_519
ROUTE         5     0.212      R2C25D.F0 to     R2C25D.CLK c_data_1_derived_1
                  --------
                    3.912   (19.7% logic, 80.3% route), 3 logic levels.


Error: The following path exceeds requirements by 0.645ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              vga/config1/Load_reg_732  (from clk_c +)
   Destination:    FF         Data in        vga/config1/V_Left_Margin_nxt_5__N_981_I_0  (to c_data_1_derived_1 +)

   Delay:               1.669ns  (14.0% logic, 86.0% route), 2 logic levels.

 Constraint Details:

      1.669ns physical path delay SLICE_174 to vga/config1/SLICE_519 exceeds
      (delay constraint based on source clock period of 5.352ns and destination clock period of 2.251ns)
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
     -2.314ns skew requirement (totaling 2.314ns) by 0.645ns

 Physical Path Details:

      Data path SLICE_174 to vga/config1/SLICE_519:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R24C26C.CLK to     R24C26C.Q0 SLICE_174 (from clk_c)
ROUTE         3     0.502     R24C26C.Q0 to     R18C21A.A0 Load_config
CTOF_DEL    ---     0.101     R18C21A.A0 to     R18C21A.F0 SLICE_614
ROUTE         1     0.933     R18C21A.F0 to     R2C25D.LSR vga/config1/Load_nxt_N_1044 (to c_data_1_derived_1)
                  --------
                    1.669   (14.0% logic, 86.0% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_174:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.441         C8.PAD to       C8.PADDI clk
ROUTE       273     1.157       C8.PADDI to    R24C26C.CLK clk_c
                  --------
                    1.598   (27.6% logic, 72.4% route), 1 logic levels.

      Destination Clock Path clk to vga/config1/SLICE_519:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.441         C8.PAD to       C8.PADDI clk
ROUTE       273     1.176       C8.PADDI to    R17C19D.CLK clk_c
REG_DEL     ---     0.154    R17C19D.CLK to     R17C19D.Q0 cm/configCM/SLICE_342
ROUTE        62     1.752     R17C19D.Q0 to      R2C25D.B0 c_data_0
CTOF_DEL    ---     0.177      R2C25D.B0 to      R2C25D.F0 vga/config1/SLICE_519
ROUTE         5     0.212      R2C25D.F0 to     R2C25D.CLK c_data_1_derived_1
                  --------
                    3.912   (19.7% logic, 80.3% route), 3 logic levels.


Error: The following path exceeds requirements by 0.623ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cm/configCM/c_data_reg_i0  (from clk_c +)
   Destination:    FF         Data in        vga/config1/V_Left_Margin_nxt_5__N_981_I_0  (to c_data_1_derived_1 +)

   Delay:               1.659ns  (14.1% logic, 85.9% route), 2 logic levels.

 Constraint Details:

      1.659ns physical path delay cm/configCM/SLICE_342 to vga/config1/SLICE_519 exceeds
      (delay constraint based on source clock period of 5.352ns and destination clock period of 2.251ns)
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -2.295ns skew requirement (totaling 2.282ns) by 0.623ns

 Physical Path Details:

      Data path cm/configCM/SLICE_342 to vga/config1/SLICE_519:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C19D.CLK to     R17C19D.Q0 cm/configCM/SLICE_342 (from clk_c)
ROUTE        62     1.421     R17C19D.Q0 to      R2C25D.B0 c_data_0
CTOF_DEL    ---     0.101      R2C25D.B0 to      R2C25D.F0 vga/config1/SLICE_519
ROUTE         5     0.004      R2C25D.F0 to     R2C25D.DI0 c_data_1_derived_1 (to c_data_1_derived_1)
                  --------
                    1.659   (14.1% logic, 85.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to cm/configCM/SLICE_342:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.441         C8.PAD to       C8.PADDI clk
ROUTE       273     1.176       C8.PADDI to    R17C19D.CLK clk_c
                  --------
                    1.617   (27.3% logic, 72.7% route), 1 logic levels.

      Destination Clock Path clk to vga/config1/SLICE_519:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.441         C8.PAD to       C8.PADDI clk
ROUTE       273     1.176       C8.PADDI to    R17C19D.CLK clk_c
REG_DEL     ---     0.154    R17C19D.CLK to     R17C19D.Q0 cm/configCM/SLICE_342
ROUTE        62     1.752     R17C19D.Q0 to      R2C25D.B0 c_data_0
CTOF_DEL    ---     0.177      R2C25D.B0 to      R2C25D.F0 vga/config1/SLICE_519
ROUTE         5     0.212      R2C25D.F0 to     R2C25D.CLK c_data_1_derived_1
                  --------
                    3.912   (19.7% logic, 80.3% route), 3 logic levels.


================================================================================
Preference: FREQUENCY NET "cm/configCM/State_nxt_2__N_488" 444.247000 MHz ;
            20 items scored, 14 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 0.646ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cm/configCM/State_reg_i2  (from clk_c +)
   Destination:    FF         Data in        cm/configCM/State_nxt_2__I_0_i3  (to cm/configCM/State_nxt_2__N_488 +)

   Delay:               0.537ns  (43.6% logic, 56.4% route), 2 logic levels.

 Constraint Details:

      0.537ns physical path delay cm/configCM/SLICE_617 to cm/configCM/SLICE_424 exceeds
      (delay constraint based on source clock period of 5.352ns and destination clock period of 2.251ns)
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -1.196ns skew requirement (totaling 1.183ns) by 0.646ns

 Physical Path Details:

      Data path cm/configCM/SLICE_617 to cm/configCM/SLICE_424:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R20C19C.CLK to     R20C19C.Q0 cm/configCM/SLICE_617 (from clk_c)
ROUTE        13     0.303     R20C19C.Q0 to     R19C20B.A0 cm/configCM/State_reg_2
CTOF_DEL    ---     0.101     R19C20B.A0 to     R19C20B.F0 cm/configCM/SLICE_424
ROUTE         1     0.000     R19C20B.F0 to    R19C20B.DI0 cm/configCM/State_nxt_2__N_473 (to cm/configCM/State_nxt_2__N_488)
                  --------
                    0.537   (43.6% logic, 56.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to cm/configCM/SLICE_617:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.441         C8.PAD to       C8.PADDI clk
ROUTE       273     1.176       C8.PADDI to    R20C19C.CLK clk_c
                  --------
                    1.617   (27.3% logic, 72.7% route), 1 logic levels.

      Destination Clock Path clk to cm/configCM/SLICE_424:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.441         C8.PAD to       C8.PADDI clk
ROUTE       273     1.176       C8.PADDI to    R18C17D.CLK clk_c
REG_DEL     ---     0.154    R18C17D.CLK to     R18C17D.Q0 cm/configCM/SLICE_592
ROUTE        14     0.344     R18C17D.Q0 to     R18C17C.B1 cm/configCM/State_reg_0
CTOF_DEL    ---     0.177     R18C17C.B1 to     R18C17C.F1 cm/SLICE_635
ROUTE         3     0.521     R18C17C.F1 to    R19C20B.CLK cm/configCM/State_nxt_2__N_488
                  --------
                    2.813   (27.4% logic, 72.6% route), 3 logic levels.


Error: The following path exceeds requirements by 0.602ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cm/configCM/Err_reg_144  (from clk_c +)
   Destination:    FF         Data in        cm/configCM/State_nxt_2__I_0_i1  (to cm/configCM/State_nxt_2__N_488 +)

   Delay:               0.428ns  (67.5% logic, 32.5% route), 2 logic levels.

 Constraint Details:

      0.428ns physical path delay cm/configCM/SLICE_425 to cm/configCM/SLICE_422 exceeds
      (delay constraint based on source clock period of 5.352ns and destination clock period of 2.251ns)
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -1.043ns skew requirement (totaling 1.030ns) by 0.602ns

 Physical Path Details:

      Data path cm/configCM/SLICE_425 to cm/configCM/SLICE_422:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C17B.CLK to     R18C17B.Q0 cm/configCM/SLICE_425 (from clk_c)
ROUTE         2     0.139     R18C17B.Q0 to     R17C17D.C0 cm/configCM/State_nxt_2_N_474_1
CTOOFX_DEL  ---     0.156     R17C17D.C0 to   R17C17D.OFX0 cm/configCM/SLICE_422
ROUTE         1     0.000   R17C17D.OFX0 to    R17C17D.DI0 cm/configCM/State_nxt_2__N_483 (to cm/configCM/State_nxt_2__N_488)
                  --------
                    0.428   (67.5% logic, 32.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to cm/configCM/SLICE_425:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.441         C8.PAD to       C8.PADDI clk
ROUTE       273     1.176       C8.PADDI to    R18C17B.CLK clk_c
                  --------
                    1.617   (27.3% logic, 72.7% route), 1 logic levels.

      Destination Clock Path clk to cm/configCM/SLICE_422:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.441         C8.PAD to       C8.PADDI clk
ROUTE       273     1.176       C8.PADDI to    R18C17D.CLK clk_c
REG_DEL     ---     0.154    R18C17D.CLK to     R18C17D.Q0 cm/configCM/SLICE_592
ROUTE        14     0.344     R18C17D.Q0 to     R18C17C.B1 cm/configCM/State_reg_0
CTOF_DEL    ---     0.177     R18C17C.B1 to     R18C17C.F1 cm/SLICE_635
ROUTE         3     0.368     R18C17C.F1 to    R17C17D.CLK cm/configCM/State_nxt_2__N_488
                  --------
                    2.660   (29.0% logic, 71.0% route), 3 logic levels.


Error: The following path exceeds requirements by 0.584ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cm/configCM/State_reg_i0  (from clk_c +)
   Destination:    FF         Data in        cm/configCM/State_nxt_2__I_0_i3  (to cm/configCM/State_nxt_2__N_488 +)

   Delay:               0.599ns  (39.1% logic, 60.9% route), 2 logic levels.

 Constraint Details:

      0.599ns physical path delay cm/configCM/SLICE_592 to cm/configCM/SLICE_424 exceeds
      (delay constraint based on source clock period of 5.352ns and destination clock period of 2.251ns)
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -1.196ns skew requirement (totaling 1.183ns) by 0.584ns

 Physical Path Details:

      Data path cm/configCM/SLICE_592 to cm/configCM/SLICE_424:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C17D.CLK to     R18C17D.Q0 cm/configCM/SLICE_592 (from clk_c)
ROUTE        14     0.365     R18C17D.Q0 to     R19C20B.D0 cm/configCM/State_reg_0
CTOF_DEL    ---     0.101     R19C20B.D0 to     R19C20B.F0 cm/configCM/SLICE_424
ROUTE         1     0.000     R19C20B.F0 to    R19C20B.DI0 cm/configCM/State_nxt_2__N_473 (to cm/configCM/State_nxt_2__N_488)
                  --------
                    0.599   (39.1% logic, 60.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to cm/configCM/SLICE_592:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.441         C8.PAD to       C8.PADDI clk
ROUTE       273     1.176       C8.PADDI to    R18C17D.CLK clk_c
                  --------
                    1.617   (27.3% logic, 72.7% route), 1 logic levels.

      Destination Clock Path clk to cm/configCM/SLICE_424:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.441         C8.PAD to       C8.PADDI clk
ROUTE       273     1.176       C8.PADDI to    R18C17D.CLK clk_c
REG_DEL     ---     0.154    R18C17D.CLK to     R18C17D.Q0 cm/configCM/SLICE_592
ROUTE        14     0.344     R18C17D.Q0 to     R18C17C.B1 cm/configCM/State_reg_0
CTOF_DEL    ---     0.177     R18C17C.B1 to     R18C17C.F1 cm/SLICE_635
ROUTE         3     0.521     R18C17C.F1 to    R19C20B.CLK cm/configCM/State_nxt_2__N_488
                  --------
                    2.813   (27.4% logic, 72.6% route), 3 logic levels.


Error: The following path exceeds requirements by 0.583ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cm/configCM/Err_reg_144  (from clk_c +)
   Destination:    FF         Data in        cm/configCM/State_nxt_2__I_0_i2  (to cm/configCM/State_nxt_2__N_488 +)

   Delay:               0.447ns  (52.3% logic, 47.7% route), 2 logic levels.

 Constraint Details:

      0.447ns physical path delay cm/configCM/SLICE_425 to cm/configCM/SLICE_423 exceeds
      (delay constraint based on source clock period of 5.352ns and destination clock period of 2.251ns)
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -1.043ns skew requirement (totaling 1.030ns) by 0.583ns

 Physical Path Details:

      Data path cm/configCM/SLICE_425 to cm/configCM/SLICE_423:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C17B.CLK to     R18C17B.Q0 cm/configCM/SLICE_425 (from clk_c)
ROUTE         2     0.213     R18C17B.Q0 to     R17C17A.A0 cm/configCM/State_nxt_2_N_474_1
CTOF_DEL    ---     0.101     R17C17A.A0 to     R17C17A.F0 cm/configCM/SLICE_423
ROUTE         1     0.000     R17C17A.F0 to    R17C17A.DI0 cm/configCM/n3935 (to cm/configCM/State_nxt_2__N_488)
                  --------
                    0.447   (52.3% logic, 47.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to cm/configCM/SLICE_425:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.441         C8.PAD to       C8.PADDI clk
ROUTE       273     1.176       C8.PADDI to    R18C17B.CLK clk_c
                  --------
                    1.617   (27.3% logic, 72.7% route), 1 logic levels.

      Destination Clock Path clk to cm/configCM/SLICE_423:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.441         C8.PAD to       C8.PADDI clk
ROUTE       273     1.176       C8.PADDI to    R18C17D.CLK clk_c
REG_DEL     ---     0.154    R18C17D.CLK to     R18C17D.Q0 cm/configCM/SLICE_592
ROUTE        14     0.344     R18C17D.Q0 to     R18C17C.B1 cm/configCM/State_reg_0
CTOF_DEL    ---     0.177     R18C17C.B1 to     R18C17C.F1 cm/SLICE_635
ROUTE         3     0.368     R18C17C.F1 to    R17C17A.CLK cm/configCM/State_nxt_2__N_488
                  --------
                    2.660   (29.0% logic, 71.0% route), 3 logic levels.


Error: The following path exceeds requirements by 0.533ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cm/configCM/State_reg_i1  (from clk_c +)
   Destination:    FF         Data in        cm/configCM/State_nxt_2__I_0_i1  (to cm/configCM/State_nxt_2__N_488 +)

   Delay:               0.497ns  (45.9% logic, 54.1% route), 2 logic levels.

 Constraint Details:

      0.497ns physical path delay cm/configCM/SLICE_592 to cm/configCM/SLICE_422 exceeds
      (delay constraint based on source clock period of 5.352ns and destination clock period of 2.251ns)
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -1.043ns skew requirement (totaling 1.030ns) by 0.533ns

 Physical Path Details:

      Data path cm/configCM/SLICE_592 to cm/configCM/SLICE_422:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C17D.CLK to     R18C17D.Q1 cm/configCM/SLICE_592 (from clk_c)
ROUTE        13     0.269     R18C17D.Q1 to     R17C17D.M0 cm/configCM/State_reg_1
MTOOFX_DEL  ---     0.095     R17C17D.M0 to   R17C17D.OFX0 cm/configCM/SLICE_422
ROUTE         1     0.000   R17C17D.OFX0 to    R17C17D.DI0 cm/configCM/State_nxt_2__N_483 (to cm/configCM/State_nxt_2__N_488)
                  --------
                    0.497   (45.9% logic, 54.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to cm/configCM/SLICE_592:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.441         C8.PAD to       C8.PADDI clk
ROUTE       273     1.176       C8.PADDI to    R18C17D.CLK clk_c
                  --------
                    1.617   (27.3% logic, 72.7% route), 1 logic levels.

      Destination Clock Path clk to cm/configCM/SLICE_422:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.441         C8.PAD to       C8.PADDI clk
ROUTE       273     1.176       C8.PADDI to    R18C17D.CLK clk_c
REG_DEL     ---     0.154    R18C17D.CLK to     R18C17D.Q0 cm/configCM/SLICE_592
ROUTE        14     0.344     R18C17D.Q0 to     R18C17C.B1 cm/configCM/State_reg_0
CTOF_DEL    ---     0.177     R18C17C.B1 to     R18C17C.F1 cm/SLICE_635
ROUTE         3     0.368     R18C17C.F1 to    R17C17D.CLK cm/configCM/State_nxt_2__N_488
                  --------
                    2.660   (29.0% logic, 71.0% route), 3 logic levels.


Error: The following path exceeds requirements by 0.460ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cm/assignCM/c_ready_reg_118  (from clk_c +)
   Destination:    FF         Data in        cm/configCM/State_nxt_2__I_0_i3  (to cm/configCM/State_nxt_2__N_488 +)

   Delay:               0.723ns  (46.3% logic, 53.7% route), 3 logic levels.

 Constraint Details:

      0.723ns physical path delay SLICE_346 to cm/configCM/SLICE_424 exceeds
      (delay constraint based on source clock period of 5.352ns and destination clock period of 2.251ns)
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -1.196ns skew requirement (totaling 1.183ns) by 0.460ns

 Physical Path Details:

      Data path SLICE_346 to cm/configCM/SLICE_424:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R19C20C.CLK to     R19C20C.Q0 SLICE_346 (from clk_c)
ROUTE         1     0.134     R19C20C.Q0 to     R19C21D.D0 c_ready_Assign
CTOF_DEL    ---     0.101     R19C21D.D0 to     R19C21D.F0 SLICE_347
ROUTE         3     0.254     R19C21D.F0 to     R19C20B.C0 c_addr_3__N_470
CTOF_DEL    ---     0.101     R19C20B.C0 to     R19C20B.F0 cm/configCM/SLICE_424
ROUTE         1     0.000     R19C20B.F0 to    R19C20B.DI0 cm/configCM/State_nxt_2__N_473 (to cm/configCM/State_nxt_2__N_488)
                  --------
                    0.723   (46.3% logic, 53.7% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_346:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.441         C8.PAD to       C8.PADDI clk
ROUTE       273     1.176       C8.PADDI to    R19C20C.CLK clk_c
                  --------
                    1.617   (27.3% logic, 72.7% route), 1 logic levels.

      Destination Clock Path clk to cm/configCM/SLICE_424:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.441         C8.PAD to       C8.PADDI clk
ROUTE       273     1.176       C8.PADDI to    R18C17D.CLK clk_c
REG_DEL     ---     0.154    R18C17D.CLK to     R18C17D.Q0 cm/configCM/SLICE_592
ROUTE        14     0.344     R18C17D.Q0 to     R18C17C.B1 cm/configCM/State_reg_0
CTOF_DEL    ---     0.177     R18C17C.B1 to     R18C17C.F1 cm/SLICE_635
ROUTE         3     0.521     R18C17C.F1 to    R19C20B.CLK cm/configCM/State_nxt_2__N_488
                  --------
                    2.813   (27.4% logic, 72.6% route), 3 logic levels.


Error: The following path exceeds requirements by 0.454ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cm/configCM/State_reg_i2  (from clk_c +)
   Destination:    FF         Data in        cm/configCM/State_nxt_2__I_0_i2  (to cm/configCM/State_nxt_2__N_488 +)

   Delay:               0.576ns  (40.6% logic, 59.4% route), 2 logic levels.

 Constraint Details:

      0.576ns physical path delay cm/configCM/SLICE_617 to cm/configCM/SLICE_423 exceeds
      (delay constraint based on source clock period of 5.352ns and destination clock period of 2.251ns)
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -1.043ns skew requirement (totaling 1.030ns) by 0.454ns

 Physical Path Details:

      Data path cm/configCM/SLICE_617 to cm/configCM/SLICE_423:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R20C19C.CLK to     R20C19C.Q0 cm/configCM/SLICE_617 (from clk_c)
ROUTE        13     0.342     R20C19C.Q0 to     R17C17A.D0 cm/configCM/State_reg_2
CTOF_DEL    ---     0.101     R17C17A.D0 to     R17C17A.F0 cm/configCM/SLICE_423
ROUTE         1     0.000     R17C17A.F0 to    R17C17A.DI0 cm/configCM/n3935 (to cm/configCM/State_nxt_2__N_488)
                  --------
                    0.576   (40.6% logic, 59.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to cm/configCM/SLICE_617:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.441         C8.PAD to       C8.PADDI clk
ROUTE       273     1.176       C8.PADDI to    R20C19C.CLK clk_c
                  --------
                    1.617   (27.3% logic, 72.7% route), 1 logic levels.

      Destination Clock Path clk to cm/configCM/SLICE_423:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.441         C8.PAD to       C8.PADDI clk
ROUTE       273     1.176       C8.PADDI to    R18C17D.CLK clk_c
REG_DEL     ---     0.154    R18C17D.CLK to     R18C17D.Q0 cm/configCM/SLICE_592
ROUTE        14     0.344     R18C17D.Q0 to     R18C17C.B1 cm/configCM/State_reg_0
CTOF_DEL    ---     0.177     R18C17C.B1 to     R18C17C.F1 cm/SLICE_635
ROUTE         3     0.368     R18C17C.F1 to    R17C17A.CLK cm/configCM/State_nxt_2__N_488
                  --------
                    2.660   (29.0% logic, 71.0% route), 3 logic levels.


Error: The following path exceeds requirements by 0.406ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cm/configCM/State_reg_i0  (from clk_c +)
   Destination:    FF         Data in        cm/configCM/State_nxt_2__I_0_i1  (to cm/configCM/State_nxt_2__N_488 +)

   Delay:               0.624ns  (46.3% logic, 53.7% route), 2 logic levels.

 Constraint Details:

      0.624ns physical path delay cm/configCM/SLICE_592 to cm/configCM/SLICE_422 exceeds
      (delay constraint based on source clock period of 5.352ns and destination clock period of 2.251ns)
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -1.043ns skew requirement (totaling 1.030ns) by 0.406ns

 Physical Path Details:

      Data path cm/configCM/SLICE_592 to cm/configCM/SLICE_422:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C17D.CLK to     R18C17D.Q0 cm/configCM/SLICE_592 (from clk_c)
ROUTE        14     0.335     R18C17D.Q0 to     R17C17D.A0 cm/configCM/State_reg_0
CTOOFX_DEL  ---     0.156     R17C17D.A0 to   R17C17D.OFX0 cm/configCM/SLICE_422
ROUTE         1     0.000   R17C17D.OFX0 to    R17C17D.DI0 cm/configCM/State_nxt_2__N_483 (to cm/configCM/State_nxt_2__N_488)
                  --------
                    0.624   (46.3% logic, 53.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to cm/configCM/SLICE_592:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.441         C8.PAD to       C8.PADDI clk
ROUTE       273     1.176       C8.PADDI to    R18C17D.CLK clk_c
                  --------
                    1.617   (27.3% logic, 72.7% route), 1 logic levels.

      Destination Clock Path clk to cm/configCM/SLICE_422:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.441         C8.PAD to       C8.PADDI clk
ROUTE       273     1.176       C8.PADDI to    R18C17D.CLK clk_c
REG_DEL     ---     0.154    R18C17D.CLK to     R18C17D.Q0 cm/configCM/SLICE_592
ROUTE        14     0.344     R18C17D.Q0 to     R18C17C.B1 cm/configCM/State_reg_0
CTOF_DEL    ---     0.177     R18C17C.B1 to     R18C17C.F1 cm/SLICE_635
ROUTE         3     0.368     R18C17C.F1 to    R17C17D.CLK cm/configCM/State_nxt_2__N_488
                  --------
                    2.660   (29.0% logic, 71.0% route), 3 logic levels.


Error: The following path exceeds requirements by 0.406ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cm/configCM/State_reg_i0  (from clk_c +)
   Destination:    FF         Data in        cm/configCM/State_nxt_2__I_0_i1  (to cm/configCM/State_nxt_2__N_488 +)

   Delay:               0.624ns  (46.3% logic, 53.7% route), 2 logic levels.

 Constraint Details:

      0.624ns physical path delay cm/configCM/SLICE_592 to cm/configCM/SLICE_422 exceeds
      (delay constraint based on source clock period of 5.352ns and destination clock period of 2.251ns)
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -1.043ns skew requirement (totaling 1.030ns) by 0.406ns

 Physical Path Details:

      Data path cm/configCM/SLICE_592 to cm/configCM/SLICE_422:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C17D.CLK to     R18C17D.Q0 cm/configCM/SLICE_592 (from clk_c)
ROUTE        14     0.335     R18C17D.Q0 to     R17C17D.A1 cm/configCM/State_reg_0
CTOOFX_DEL  ---     0.156     R17C17D.A1 to   R17C17D.OFX0 cm/configCM/SLICE_422
ROUTE         1     0.000   R17C17D.OFX0 to    R17C17D.DI0 cm/configCM/State_nxt_2__N_483 (to cm/configCM/State_nxt_2__N_488)
                  --------
                    0.624   (46.3% logic, 53.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to cm/configCM/SLICE_592:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.441         C8.PAD to       C8.PADDI clk
ROUTE       273     1.176       C8.PADDI to    R18C17D.CLK clk_c
                  --------
                    1.617   (27.3% logic, 72.7% route), 1 logic levels.

      Destination Clock Path clk to cm/configCM/SLICE_422:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.441         C8.PAD to       C8.PADDI clk
ROUTE       273     1.176       C8.PADDI to    R18C17D.CLK clk_c
REG_DEL     ---     0.154    R18C17D.CLK to     R18C17D.Q0 cm/configCM/SLICE_592
ROUTE        14     0.344     R18C17D.Q0 to     R18C17C.B1 cm/configCM/State_reg_0
CTOF_DEL    ---     0.177     R18C17C.B1 to     R18C17C.F1 cm/SLICE_635
ROUTE         3     0.368     R18C17C.F1 to    R17C17D.CLK cm/configCM/State_nxt_2__N_488
                  --------
                    2.660   (29.0% logic, 71.0% route), 3 logic levels.


Error: The following path exceeds requirements by 0.399ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cm/configCM/State_reg_i2  (from clk_c +)
   Destination:    FF         Data in        cm/configCM/State_nxt_2__I_0_i1  (to cm/configCM/State_nxt_2__N_488 +)

   Delay:               0.631ns  (45.8% logic, 54.2% route), 2 logic levels.

 Constraint Details:

      0.631ns physical path delay cm/configCM/SLICE_617 to cm/configCM/SLICE_422 exceeds
      (delay constraint based on source clock period of 5.352ns and destination clock period of 2.251ns)
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -1.043ns skew requirement (totaling 1.030ns) by 0.399ns

 Physical Path Details:

      Data path cm/configCM/SLICE_617 to cm/configCM/SLICE_422:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R20C19C.CLK to     R20C19C.Q0 cm/configCM/SLICE_617 (from clk_c)
ROUTE        13     0.342     R20C19C.Q0 to     R17C17D.D1 cm/configCM/State_reg_2
CTOOFX_DEL  ---     0.156     R17C17D.D1 to   R17C17D.OFX0 cm/configCM/SLICE_422
ROUTE         1     0.000   R17C17D.OFX0 to    R17C17D.DI0 cm/configCM/State_nxt_2__N_483 (to cm/configCM/State_nxt_2__N_488)
                  --------
                    0.631   (45.8% logic, 54.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to cm/configCM/SLICE_617:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.441         C8.PAD to       C8.PADDI clk
ROUTE       273     1.176       C8.PADDI to    R20C19C.CLK clk_c
                  --------
                    1.617   (27.3% logic, 72.7% route), 1 logic levels.

      Destination Clock Path clk to cm/configCM/SLICE_422:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.441         C8.PAD to       C8.PADDI clk
ROUTE       273     1.176       C8.PADDI to    R18C17D.CLK clk_c
REG_DEL     ---     0.154    R18C17D.CLK to     R18C17D.Q0 cm/configCM/SLICE_592
ROUTE        14     0.344     R18C17D.Q0 to     R18C17C.B1 cm/configCM/State_reg_0
CTOF_DEL    ---     0.177     R18C17C.B1 to     R18C17C.F1 cm/SLICE_635
ROUTE         3     0.368     R18C17C.F1 to    R17C17D.CLK cm/configCM/State_nxt_2__N_488
                  --------
                    2.660   (29.0% logic, 71.0% route), 3 logic levels.

Report Summary
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "clk_VGA" 444.247000 MHz  |             |             |
;                                       |     0.000 ns|    -0.287 ns|   1 *
                                        |             |             |
FREQUENCY NET "clk_DB" 444.247000 MHz ; |     0.000 ns|    -0.592 ns|   2 *
                                        |             |             |
FREQUENCY NET "clk_c" 186.846000 MHz ;  |     0.000 ns|     0.306 ns|   1  
                                        |             |             |
FREQUENCY NET "clk_LM" 444.247000 MHz ; |     0.000 ns|     0.417 ns|   3  
                                        |             |             |
FREQUENCY NET "clk_UART" 444.247000 MHz |             |             |
;                                       |     0.000 ns|    -0.774 ns|   2 *
                                        |             |             |
FREQUENCY NET                           |             |             |
"vga/config1/H_Left_Margin_nxt_8__N_969"|             |             |
 444.247000 MHz ;                       |     0.000 ns|    -3.458 ns|   1 *
                                        |             |             |
FREQUENCY NET "c_data_1_derived_1"      |             |             |
444.247000 MHz ;                        |     0.000 ns|    -0.940 ns|   2 *
                                        |             |             |
FREQUENCY NET                           |             |             |
"cm/configCM/State_nxt_2__N_488"        |             |             |
444.247000 MHz ;                        |     0.000 ns|    -0.646 ns|   2 *
                                        |             |             |
----------------------------------------------------------------------------


6 preferences(marked by "*" above) not met.

----------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
----------------------------------------------------------------------------
n9153                                   |      63|     189|     45.22%
                                        |        |        |
c_valid                                 |      14|      66|     15.79%
                                        |        |        |
c_addr_2                                |      12|      64|     15.31%
                                        |        |        |
c_addr_3                                |      12|      64|     15.31%
                                        |        |        |
c_data_1                                |      69|      49|     11.72%
                                        |        |        |
c_data_0                                |      62|      43|     10.29%
                                        |        |        |
----------------------------------------------------------------------------


Clock Domains Analysis
------------------------

Found 9 clocks:

Clock Domain: vga/config1/H_Left_Margin_nxt_8__N_969   Source: vga/config1/SLICE_519.F1   Loads: 41
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: clk_c   Source: clk.PAD
      Covered under: FREQUENCY NET "vga/config1/H_Left_Margin_nxt_8__N_969" 444.247000 MHz ;   Transfers: 81

Clock Domain: cm/configCM/State_nxt_2__N_488   Source: cm/SLICE_635.F1   Loads: 3
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: clk_c   Source: clk.PAD
      Covered under: FREQUENCY NET "cm/configCM/State_nxt_2__N_488" 444.247000 MHz ;   Transfers: 6

   Clock Domain: clk_VGA   Source: SLICE_374.Q0
      Covered under: FREQUENCY NET "cm/configCM/State_nxt_2__N_488" 444.247000 MHz ;   Transfers: 3

   Clock Domain: clk_LM   Source: SLICE_372.Q0
      Covered under: FREQUENCY NET "cm/configCM/State_nxt_2__N_488" 444.247000 MHz ;   Transfers: 1

Clock Domain: clk_c   Source: clk.PAD   Loads: 273
   Covered under: FREQUENCY NET "clk_c" 186.846000 MHz ;

   Data transfers from:
   Clock Domain: vga/config1/H_Left_Margin_nxt_8__N_969   Source: vga/config1/SLICE_519.F1
      Covered under: FREQUENCY NET "clk_c" 186.846000 MHz ;   Transfers: 76

   Clock Domain: cm/configCM/State_nxt_2__N_488   Source: cm/SLICE_635.F1
      Covered under: FREQUENCY NET "clk_c" 186.846000 MHz ;   Transfers: 3

   Clock Domain: clk_VGA   Source: SLICE_374.Q0
      Covered under: FREQUENCY NET "clk_c" 186.846000 MHz ;   Transfers: 5

   Clock Domain: clk_UART   Source: SLICE_373.Q0
      Covered under: FREQUENCY NET "clk_c" 186.846000 MHz ;   Transfers: 9

   Clock Domain: clk_LM   Source: SLICE_372.Q0
      Covered under: FREQUENCY NET "clk_c" 186.846000 MHz ;   Transfers: 4

   Clock Domain: clk_DB   Source: SLICE_371.Q0
      Covered under: FREQUENCY NET "clk_c" 186.846000 MHz ;   Transfers: 8

   Clock Domain: c_data_1_derived_1   Source: vga/config1/SLICE_519.F0
      Covered under: FREQUENCY NET "clk_c" 186.846000 MHz ;   Transfers: 1

   Clock Domain: HSYNC_c   Source: SLICE_283.Q0
      Covered under: FREQUENCY NET "clk_c" 186.846000 MHz ;   Transfers: 13

Clock Domain: clk_VGA   Source: SLICE_374.Q0   Loads: 10
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: clk_c   Source: clk.PAD
      Covered under: FREQUENCY NET "clk_VGA" 444.247000 MHz ;   Transfers: 9

   Clock Domain: clk_DB   Source: SLICE_371.Q0
      Covered under: FREQUENCY NET "clk_VGA" 444.247000 MHz ;   Transfers: 1

Clock Domain: clk_UART   Source: SLICE_373.Q0   Loads: 21
   Covered under: FREQUENCY NET "clk_UART" 444.247000 MHz ;

   Data transfers from:
   Clock Domain: clk_c   Source: clk.PAD
      Covered under: FREQUENCY NET "clk_UART" 444.247000 MHz ;   Transfers: 18

   Clock Domain: clk_VGA   Source: SLICE_374.Q0
      Covered under: FREQUENCY NET "clk_UART" 444.247000 MHz ;   Transfers: 1

   Clock Domain: clk_DB   Source: SLICE_371.Q0
      Covered under: FREQUENCY NET "clk_UART" 444.247000 MHz ;   Transfers: 1

Clock Domain: clk_LM   Source: SLICE_372.Q0   Loads: 13
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: clk_c   Source: clk.PAD
      Covered under: FREQUENCY NET "clk_LM" 444.247000 MHz ;   Transfers: 3

   Clock Domain: clk_VGA   Source: SLICE_374.Q0
      Covered under: FREQUENCY NET "clk_LM" 444.247000 MHz ;   Transfers: 1

   Clock Domain: clk_UART   Source: SLICE_373.Q0
      Covered under: FREQUENCY NET "clk_LM" 444.247000 MHz ;   Transfers: 5

   Clock Domain: clk_DB   Source: SLICE_371.Q0
      Covered under: FREQUENCY NET "clk_LM" 444.247000 MHz ;   Transfers: 1

Clock Domain: clk_DB   Source: SLICE_371.Q0   Loads: 12
   Covered under: FREQUENCY NET "clk_DB" 444.247000 MHz ;

   Data transfers from:
   Clock Domain: clk_c   Source: clk.PAD
      Covered under: FREQUENCY NET "clk_DB" 444.247000 MHz ;   Transfers: 8

Clock Domain: c_data_1_derived_1   Source: vga/config1/SLICE_519.F0   Loads: 5
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: clk_c   Source: clk.PAD
      Covered under: FREQUENCY NET "c_data_1_derived_1" 444.247000 MHz ;   Transfers: 6

Clock Domain: HSYNC_c   Source: SLICE_283.Q0   Loads: 16
   No transfer within this clock domain is found


Timing summary (Hold):
---------------

Timing errors: 418  Score: 856538
Cumulative negative slack: 856538

Constraints cover 27194 paths, 63 nets, and 3511 connections (93.88% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 4176 (setup), 418 (hold)
Score: 424753559 (setup), 856538 (hold)
Cumulative negative slack: 425610097 (424753559+856538)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

