architecture Behavioral of Registre is

signal reg : std_logic_vector(31 downto 0) := (others => '0');

begin
    -- Es pot realitzar una definició comportamental del registre, basat en un procés
process(clk,Reset)
begin
    if(Reset = '1') then
        Dout <= (others => '0');
    --elsif falling_edge(clk) and(enable = '1') then
	 elsif (enable = '1') then
        reg <= Din;
    end if;
end process;
Dout <= reg;
end Behavioral;
