{"path":"PDF Library/30 Rock Production Engineering - Product Manuals/Sony/8000X/Block Diagrams/MVSX Boards/134_MVS-8000X_MIX-53_E.pdf","text":"5/1/2012 MVS-8000X MIX-53 Board 1 MVS-8000X MIX-53 Board Mix/Effect Service Training Document MVS-8000X MIX-53 Board 2 5/1/2012 1. Overall 2. MIX-53 Function Block 3. Circuit Block Except for Functions 4. JTAG 5. LED, Switch, Connector 6. TP Terminals MVS-8000X MIX-53 Board 3 5/1/2012 1. Overall  Mix Effect (M/E) board for MVS-8000X and MKS-8210X  The circuit scale is twice larger than that of the MIX-51 board in the existing MVS-G series.  M/E for 8 KEYERs (1.5G HD) is provided by one board. (In the case of 3G HD, 4 KEYERs)  S/P -> TBC -> V_PROC Process of 16 inputs (3G)  P/S process of 15 outputs  WASH -> KEY PROC -> EDGE PROC -> MASK PROC process for each KEYER  Resizer Function for each KEYER  Generating the WIPE and the Color BKGD signals  MIXER process to perform a transition  Interface (SDI) with the external DME  Four dedicated outputs for ME MVS-8000X MIX-53 Board 4 5/1/2012 2. MIX-53 Function Block (Items） 1. Power Supply Block 2. Video Timing Generator Block 3. Input XPT (for Key Signals) Block 4. SDI Input / Output Block 5. Wipe / Color BKGD Block 6. Key Process Block 7. Mixer Block 8. Resizer Block 9. CPU Interface Block MVS-8000X MIX-53 Board 5 5/1/2012 Mix/Effect Blocks FL1C FL1Y SR1C SR1Y FL2C FL2Y SR2C SR2Y KEYER12 (KEY1,2) FL3C FL3Y SR3C SR3Y FL4C FL4Y SR4C SR4Y CW / UTIL *1 ME_KEY1_FILA RX1 RX2 RX3 RX4 MFSDIX KEY12 (S/P) RX5 RX6 RX7 RX8 IC2 (1/2) Mix/Effect Board MIX-53 (1/2) MVS-8000X/MKS-8210X FOR MVS-8000X MVS-8000X *1 : REFER TO SCHEMATIC MIX-53 BOARD MIX-53 (1/2) SS_1_CH8 (SS_FL1VC_LinkB/FL5VC) K12_FILL (1&2C_LinkA , 1&2C) ME_OUT5 *1 VIDEO BLOCK MIX-53 (1/2)Mix/Effect Blocks SS_1_CH2 (SS_SR1VC_LinkA/SRC1VC) SS_1_CH10 (SS_SS1VC_LinkB/SR5VC) SS_1_CH4 (SS_FL2VC_LinkA/FL2VC) SS_1_CH12 (SS_FL2VC_LinkB/FL6VC) SS_1_CH6 (SS_SR2VC_LinkA/SR2VC) SS_1_CH14 (SS_SR2VC_LinkB/SR6VC) SS_1_CH0 (SS_FL1VC_LinkA/FL1VC) IC7 ME_KEY1_FILB ME_KEY1_SRCA ME_KEY1_SRCB ME_KEY5_FILA ME_KEY5_FILB ME_KEY5_SRCA ME_KEY5_SRCB XPT IC1901 XPT IC1902 ME_KEY2_FILA *1 ME_KEY2_FILB ME_KEY2_SRCA ME_KEY2_SRCB ME_KEY6_FILA ME_KEY6_FILB ME_KEY6_SRCA ME_KEY6_SRCB X_FL1 X_SR1 X_FL5 X_SR5 X_FL2 X_SR2 X_FL6 X_SR6 CNE1 CNE1 ME_KEY3_FILA IC3 (1/2) *1 ME_KEY3_FILB ME_KEY3_SRCA ME_KEY3_SRCB ME_KEY7_FILA ME_KEY7_FILB ME_KEY7_SRCA ME_KEY7_SRCB XPT IC1903 XPT IC1904 ME_KEY4_FILA *1 ME_KEY4_FILB ME_KEY4_SRCA ME_KEY4_SRCB ME_KEY8_FILA ME_KEY8_FILB ME_KEY8_SRCA ME_KEY8_SRCB X_FL3 X_SR3 X_FL7 X_SR7 X_FL4 X_SR4 X_FL8 X_SR8 CNN1 CNN1 RECURSIVE MEMORY WPG IC10 SS_CW_K12 (SOLID(H/L)_LinkA&B) SS_2_CH8 (SS_FL3VC_LinkB/FL7VC) SS_2_CH2 (SS_SR3VC_LinkA/SR3VC) SS_2_CH10 (SS_SR3VC_LinkB/SR7VC) SS_2_CH4 (SS_FL4VC_LinkA/FL4VC) SS_2_CH12 (SS_FL4VC_LinkB/FL8VC) SS_2_CH6 (SS_SR4VC_LinkA/SR4VC) SS_2_CH14 (SS_SR4VC_LinkB/SR8VC) SS_2_CH0 (SS_FL3VC_LinkA/FL3VC) IC8SS_CW_K34 (SOLID(H/L)_LinkA&B) REC1 K12_FILL (1&2Y_LinkA , 1&2Y) K12_(KEY1&2_LinkA , KEY1&2) K12_(TRKY1&2_LinkA , TRKY1&2) K12_1n2_EN(1n2_EN , 1n2_EN) ME_EXT_DMEA *1 ME_EXT_DMEB ME_UTIL1A ME_UTIL1B CNG1 ME_UTIL2A ME_UTIL2B ME_UTIL3A ME_UTIL3B RX1 RX2 RX3 RX4 MFSDIX RX5 EXTDME/UTIL RX6 (S/P) RX7 RX8 ME_MVE1V *1 ME_MVE1K CNJ1 ME_MVE2V ME_MVE2K ME_MVE3V ME_MVE3K ME_MVE4V ME_MVE4K ME_BKGDAA*1 ME_BKGDAB CNL1 ME_BKGDBA ME_BKGDBB ME_DMEVA ME_DMEVB ME_DMEKA ME_DMEKB IC4 (1/2) IC5 (1/2) IC6 (1/2) MIXER IC9 MFSDIX OUT5-8 (P/S) IC2 (2/2) ME_OUT6 ME_OUT7 ME_OUT8 ME_BGCOL MFSDIX BG/PROC (P/S) IC4 (2/2) ME_PROCV ME_PROCK ME_SEND1V MFSDIX SEND (P/S) IC5 (2/2) ME_SEND1K ME_SEND2V ME_SEND2K ME_SEND3V ME_SEND3K ME_SEND4V ME_SEND4K ME_EXT_OUT1 MFSDIX EXT (P/S) IC6 (2/2) ME_EXT_OUT2 ME_EXT_OUT3 ME_EXT_OUT4 ME_OUT1 MFSDIX OUT1-4 (P/S) IC3 (2/2) ME_OUT2 ME_OUT3 ME_OUT4 *1 *1 *1 *1 MIX_UTIL12(UTIL1_LinkA/B , UTIL1/2) U12_Y_nC_EN(AnB_EN , 1n2_EN) SS_3_CH0 (SS_EXT_DMEC_LinkA/EXT_DMEC) SS_3_CH1 (SS_EXT_DMEY_LinkA/EXT_DMEV) SS_3_CH8 (SS_EXT_DMEC_LinkB/ -----) SS_3_CH9 (SS_EXT_DMEY_LinkB/ -----) SS_3_CH2 (SS_UTIL1C_LinkA/UTIL1C) SS_3_CH3 (SS_UTIL1Y_LinkA/UTIL1Y) SS_3_CH10 (SS_UTIL1C_LinkB/ -----) SS_3_CH11 (SS_UTIL1Y_LinkB/ -----) SS_4_CH0 (SS_MVE1VC_LinkA/MVE1VC) SS_4_CH1 (SS_MVE1VY_LinkA/MVE1VY) SS_4_CH8 (SS_MVE1VC_LinkB/MVE3VC) SS_4_CH9 (SS_MVE1VY_LinkB/MVE3VY) SS_4_CH2 (SS_MVE1KC_LinkA/MVE1KC) SS_4_CH3 (SS_MVE1KY_LinkA/MVE1KY) SS_4_CH10 (SS_MVE1KC_LinkB/MVE3KC) SS_4_CH11 (SS_MVE1KY_LinkB/MVE3KY) SS_5_CH0 (SS_DMEVC_LinkA/DMEVC) SS_5_CH1 (SS_DMEVY_LinkA/DMEVY) SS_5_CH2 (SS_DMEVC_LinkB/ -----) SS_5_CH3 (SS_DMEVY_LinkB/ -----) SS_5_CH4 (SS_DMEKC_LinkA/DMEKC) SS_5_CH5 (SS_DMEKY_LinkA/DMEKY) SS_5_CH6 (SS_DMEKC_LinkB/ -----) SS_5_CH7 (SS_DMEKY_LinkB/ -----) SS_2_CH0&1 (ME_OUT1C&1Y_LinkA/ME_OUT1C&1Y) SS_2_CH2&3 (ME_OUT1C&1Y_LinkB/-----&-----) SS_3_CH0&1 (BGCOLC&Y_LinkA/BGCOLC&Y) SS_3_CH2&3 (BGCOLC&Y_LinkB/-----&-----) SS_3_CH4&5 (PROCVC&Y_LinkA/PROCVC&Y) SS_3_CH6&7 (PROCVC&Y_LinkB/-----&-----) SS_3_CH8&9 (PROCKC&Y_LinkA/PROCKC&Y) SS_3_CH10&11 (PROCKC&Y_LinkB/-----&-----) SS_3_CH12&13 (Reserve) SS_3_CH14&15 (Reserve) SS_5_CH0&1 (EXT_OUT1C&1Y_LinkA/EXT_OUT1C&1Y) SS_5_CH2&3 (EXT_OUT1C&1Y_LinkB/-----&-----) SS_5_CH4&5 (EXT_OUT2C&2Y_LinkA/EXT_OUT2C&2Y) SS_5_CH6&7 (EXT_OUT2C&2Y_LinkB/-----&-----) SS_5_CH8&9 (EXT_OUT3C&3Y_LinkA/EXT_OUT3C&3Y) SS_5_CH10&11 (EXT_OUT3C&3Y_LinkB/-----&-----) SS_5_CH12&13 (EXT_OUT4C&4Y_LinkA/EXT_OUT4C&4Y) SS_5_CH14&15 (EXT_OUT4C&4Y_LinkB/-----&-----) OP_SS_RSZ12_CH1(Y/C/K) OP_SS_RSZ12_CH2(Y/C/K) OP_SS_RSZ12_CH3(Y/C/K) IP_SS_RSZ12_CH1(Y/C/K) IP_SS_RSZ12_CH2(Y/C/K) IP_SS_RSZ12_CH3(Y/C/K) RSZ12 (LinkA) DDR2 DDR2 DDR2 DDR2 TSC0 TSC1 BSC0 BSC1 IC11 IC12 SS_1_CH9 (SS_FL1VY_LinkB/FL5VY) SS_1_CH3 (SS_SR1VY_LinkA/SRC1VY) SS_1_CH11 (SS_SR1VY_LinkB/SR5VY) SS_1_CH5 (SS_FL2VY_LinkA/FL2VY) SS_1_CH13 (SS_FL2VY_LinkB/FL6VY) SS_1_CH7 (SS_SR2VY_LinkA/SR2VY) SS_1_CH15 (SS_SR2VY_LinkB/SR6VY) SS_1_CH1 (SS_FL1VY_LinkA/FL1VY) SS_2_CH9 (SS_FL3VY_LinkB/FL7VY) SS_2_CH3 (SS_SR3VY_LinkA/SR3VY) SS_2_CH11 (SS_SR3VY_LinkB/SR7VY) SS_2_CH5 (SS_FL4VY_LinkA/FL4VY) SS_2_CH13 (SS_FL4VY_LinkB/FL8VY) SS_2_CH7 (SS_SR4VY_LinkA/SR4VY) SS_2_CH15 (SS_SR4VY_LinkB/SR8VY) SS_2_CH1 (SS_FL3VY_LinkA/FL3VY) K12_FILL (1&2C_LinkB , 5&6C) K12_FILL (1&2Y_LinkB , 5&6Y) K12_(KEY1&2_LinkB , KEY5&6) K12_(TRKY1&2_LinkB , TRKY5&6) K34_FILL (3&4C_LinkA , 3&4C) K34_FILL (3&4Y_LinkB , 3&4Y) K34_(KEY3&4_LinkB , K3&4) K34_(TRKY3&4_LinkB , TRKY3&4) K34_3n4_EN(3n4_EN , 3n4_EN) K34_FILL (3&4C_LinkB , 7&8C) K34_FILL (3&4Y_LinkB , 7&8Y) K34_(KEY3&4_LinkB , KEY7&8) K34_(TRKY3&4_LinkB , TRKY7&8) SS_3_CH4 (SS_UTIL2C_LinkA/UTIL2C) SS_3_CH5 (SS_UTIL2Y_LinkA/UTIL2Y) SS_3_CH12 (SS_UTIL2C_LinkB/ -----) SS_3_CH13 (SS_UTIL2Y_LinkB/ -----) SS_3_CH6 (SS_UTIL3C_LinkA/UTIL3C) SS_3_CH7 (SS_UTIL3Y_LinkA/UTIL3Y) SS_3_CH14 (SS_UTIL3C_LinkB/ -----) SS_3_CH15 (SS_UTIL3Y_LinkB/ -----) SS_4_CH4 (SS_MVE2VC_LinkA/MVE2VC) SS_4_CH5 (SS_MVE2VY_LinkA/MVE2VY) SS_4_CH12 (SS_MVE2VC_LinkB/MVE4VC) SS_4_CH13 (SS_MVE2VY_LinkB/MVE4VY) SS_4_CH6 (SS_MVE2KC_LinkA/MVE2KC) SS_4_CH7 (SS_MVE2KY_LinkA/MVE2KY) SS_4_CH14 (SS_MVE2KC_LinkB/MVE4KC) SS_4_CH15 (SS_MVE2KY_LinkB/MVE4KY) SS_5_CH8 (SS_BKGDAC_LinkA/BKGDAC) SS_5_CH9 (SS_BKGDAY_LinkA/BKGDAY) SS_5_CH10 (SS_BKGDAC_LinkB/ -----) SS_5_CH11 (SS_BKGDAY_LinkB/ -----) SS_5_CH12 (SS_BKGDBC_LinkA/BKGDBC) SS_5_CH13 (SS_BKGDBY_LinkA/BKGDBY) SS_5_CH14 (SS_BKGDBC_LinkB/ -----) SS_5_CH15 (SS_BKGDBY_LinkB/ -----) RX1 RX2 RX3 RX4 MFSDIX KEY34 (S/P) RX5 RX6 RX7 RX8 MIX_UTIL34(UTIL2_LinkA/B , UTIL3/4) U34_Y_nC_EN(AnB_EN , 3n4_EN) OP_SS_RSZ12_CH4(Y/C/K) IP_SS_RSZ12_CH4(Y/C/K) OP_SS_RSZ34_CH1(Y/C/K) OP_SS_RSZ34_CH2(Y/C/K) OP_SS_RSZ34_CH3(Y/C/K) IP_SS_RSZ34_CH1(Y/C/K) IP_SS_RSZ34_CH2(Y/C/K) IP_SS_RSZ34_CH3(Y/C/K) RSZ34 (LinkB) OP_SS_RSZ34_CH4(Y/C/K) IP_SS_RSZ34_CH4(Y/C/K) RECURSIVE MEMORY REC2 RECURSIVE MEMORY REC3 RECURSIVE MEMORY REC4 IC2801 IC2802 IC2901 IC2902 DDR2 DDR2 TSC2 TSC3 DDR2 DDR2 BSC2 BSC3 DDR2 DDR2 DDR2 DDR2 TSC4 TSC5 BSC4 BSC5 DDR2 DDR2 TSC6 TSC7 DDR2 DDR2 BSC6 BSC7 IC3001 IC3002 IC3101 IC3102 IC3201 IC3202 IC3301 IC3302 IC3401 IC3402 IC3501 IC3502 IC3601 IC3602 IC3701 IC3702 RX1 RX2 RX3 RX4 MFSDIX RX5 MVE_IF RX6 (S/P) RX7 RX8 RX1 RX2 RX3 RX4 MFSDIX RX5 BKGD/DME RX6 (S/P) RX7 RX8 SS_CW_MIX (INNER1H&OUTER1H&INOUT1L&INNER2H&OUTER2H&INOUT2L&BDWASH_Y&BDWASH_C&CLBG_Y&CLBG_C)_LinkA SS_1_CH0&1 (ME_OUT5C&5Y_LinkA/ME_OUT5C&5Y) SS_1_CH2&3 (ME_OUT5C&5Y_LinkB/-----&-----) SS_1_CH4&5 (ME_OUT6C&6Y_LinkA/ME_OUT6C&6Y) SS_1_CH6&7 (ME_OUT6C&6Y_LinkB/-----&-----) SS_1_CH8&9 (ME_OUT7C&7Y_LinkA/ME_OUT7C&7Y) SS_1_CH10&11 (ME_OUT7C&7Y_LinkB/-----&-----) SS_1_CH12&13 (ME_OUT8C&8Y_LinkA/ME_OUT8C&8Y) SS_1_CH14&15 (ME_OUT8C&8Y_LinkB/-----&-----) SS_2_CH4&5 (ME_OUT2C&2Y_LinkA/ME_OUT2C&2Y) SS_2_CH6&7 (ME_OUT2C&2Y_LinkB/-----&-----) SS_2_CH8&9 (ME_OUT3C&3Y_LinkA/ME_OUT3C&3Y) SS_2_CH10&11 (ME_OUT3C&3Y_LinkB/-----&-----) SS_2_CH12&13 (ME_OUT4C&4Y_LinkA/ME_OUT4C&4Y) SS_2_CH14&15 (ME_OUT4C&4Y_LinkB/-----&-----) SS_4_CH0 (SEND1VC_LinkA/SEND1VC) SS_4_CH1 (SEND1VY_LinkA/SEND1VY) SS_4_CH2 (SEND1VC_LinkB/SEND3VC) SS_4_CH3 (SEND1VY_LinkB/SEND3VY) SS_4_CH4 (SEND1KC_LinkA/SEND1KC) SS_4_CH5 (SEND1KY_LinkA/SEND1KY) SS_4_CH6 (SEND1KC_LinkB/SEND3KC) SS_4_CH7 (SEND1KY_LinkB/SEND3KY) SS_4_CH8 (SEND2VC_LinkA/SEND2VC) SS_4_CH9 (SEND2VY_LinkA/SEND2VY) SS_4_CH10 (SEND2VC_LinkB/SEND4VC) SS_4_CH11 (SEND2VY_LinkB/SEND4VY) SS_4_CH12 (SEND2KC_LinkA/SEND2KC) SS_4_CH13 (SEND2KY_LinkA/SEND2KY) SS_4_CH14 (SEND2KC_LinkB/SEND4KC) SS_4_CH15 (SEND2KY_LinkB/SEND4KY) SS_CW_MIX (INNER1H&OUTER1H&INOUT1L&INNER2H&OUTER2H&INOUT2L&BDWASH_Y&BDWASH_C&CLBG_Y&CLBG_C)_LinkB CW / UTIL FL1C FL1Y SR1C SR1Y FL2C FL2Y SR2C SR2Y KEYER34 (KEY3,4) FL3C FL3Y SR3C SR3Y FL4C FL4Y SR4C SR4Y CNN1 CNE1 CNL1 CNJ1 CNG1 SDI IN SDI OUT Key Proc RESIZER Wipe MIXER Input XPT MIX-53 Block Diagram (1/2) MVS-8000X MIX-53 Board 6 5/1/2012 CADEC1 Mix/Effect Blocks Mix/Effect Board MIX-53 (2/2) MVS-8000X/MKS-8210X FOR MVS-8000X *1 : REFER TO SCHEMATIC MIX-53 BOARD MIX-53 (2/2) CONTROL/TIMING BLOCK MIX-53 (2/2)Mix/Effect Blocks CPU MODULE *1 CN801/802 CN801/802 To IC7-10ALT_CNF_CONTROL STATUS D718 *1 INET TRANS T1001 GbE (Debug) CN1001 GBE1 GBE2DEBUG MON SW CPU_ADRS/CTRL_BUS CN901 S901 RS-232C Driver IC901 MON TERM1 *1 RESET SW S501 RST RESET Gen. IC501,502,902 RESET CPU_DATA_BUS PIF BUF IC1004-1006, 1103-1107, 1151,1153,1154 FLASH MEMORY (Application) To Other IC IC1 (1/2) EEPROM THERMO I2C IC1002 IC1001 *1 SLOT_No CN1801 JTAGEPR2 BUF IC503 To Other IC *1 VCLK FD VD CNC1 CNB1 CNB1 CNC1 LED Driver IC701 DC-DC Conv. 12V / 1.0V POWER BLOCK +12V 1.8V TP203 F201 F202 DC-DC Conv. 12V / 1.8V 1.0V-1 TP208F207 D301 D306 IC2,4,5 DC-DC Conv. 12V / 1.0V 1.1V-4 TP204F203 DC-DC Conv. 12V / 1.1V 1.0V-2 TP210F209 D302 D308 IC3,6 IC10 DC-DC Conv. 12V / 1.0V 2.5V TP205F204 DC-DC Conv. 12V / 2.5V 1.0V-3 TP209F208 D303 D307 IC11,12 DC-DC Conv. 12V / 1.1V 3.3V TP206F205 DC-DC Conv. 12V / 3.3V 1.1V-1 TP211F210 D304 D309 IC7 DC-DC Conv. 12V / 1.1V TP207F206 1.1V-2 D305 12VTP202 D203 DD201 DD206 DD202 DD208 DD203 DD206 DD204 DD209 DD205 *1CN902 TERM2 CPU RESET SW CPU RESET S902 D1001 D1002 INET LINK INET ACT *1 CNB1 DC-DC Conv. 12V / 1.1V TP211F212 1.1V-3 D311 DD211 IC9 IC8 1.2V DC-DC Conv. 12V / 1.2V TP212F211 D310 DD210 1.0V-AVCC1 DC-DC 1.8V / 1.0V TP402 IC402 1.2V-APLL1 DC-DC 1.8V / 1.2V TP405 IC405 1.2V-AVT1 DC-DC 1.8V / 1.2V TP407 IC407 1.0V-AVCC2 DC-DC 1.8V / 1.0V TP403 IC403 1.2V-APLL2 DC-DC 1.8V / 1.2V TP406 IC406 1.2V-AVT2 DC-DC 1.8V / 1.2V TP408 IC408 D416D414 D418 D415 D417 D419 CLOCK CONDITIONER CC_UNLOCK D501 CC_CTRL BUS CLOCK BUF IC1801-1803 CLOCK To Other IC IC505-507 TP501 R CADEC2 IC21 IC1202 FD VD To Other IC DEV_RST_N BUF IC1003 SYS_CLK To Other IC TP1001 CPU_CLK TP1002 DLY_WE WE_RG_N CAD2_ADRS/CTRL_BUS CAD2_DATA_BUS PIF BUF IC1101,1102, 1152 CAD2_BUS XPT_CTRL BUS To IC1901-1904 CAD1D701 FLASH MEMORY (Configuration) IC1201,1203-1205 BUFALT_CNF_DATA IC1601 To IC2-6,11,12XLX_CNF_CS BUFXLX_CNF_DATA, etc IC1701-1705 CAD2 D1401 D1403 WPG ALT_CNF_CONF_DONE D1404 MIX D1405 K34 D1406 K12 From IC7-10 CONF ERR D1402 D1407 R34 XLX_CNF_CONF_DONE D1408 R12 D1409 SDI5 D1410 SDI4 From IC2-6,11,12 D1411 SDI3 D1412 SDI2 D1413 SDI1 VCO X501 BUF IC504 To Other IC TP502 REF_CLK REF_CLK CADEC1 IC1 (2/2) 7Seg LED D702-17 BECON D721 POWER D719 PLL UNLOCKFrom Other IC D720 Power Supply Video Timing CPU Interface MIX-53 Block Diagram (2/2) MVS-8000X MIX-53 Board 7 5/1/2012 M 214 52 M 214 52 M 214 52 M 214 52DDR2DDR2DDR2DDR2DDR2DDR2DDR2DDR2DDR2DDR2DDR2DDR2DDR2DDR2DDR2DDR2 DDR2DDR2 DDR2DDR2 KEY12 WPG RSZ12 RSZ34 IC2 IC3 IC4 IC5 IC6 IC7 IC8 IC9 IC10 IC11 IC12 IC21 706 2 706 2 706 2 706 2 706 2 IC1 7seg MIX-53 SERIAL NO S 501 S 901 CN1001 (Ether) CN901CN1801 INET ACT INET LINK TERM1 RST MONEPR2 E 1 12V 3.3V 2.5V 1.2V 1.1V -1 1.1V -2 1.0V -1 1.0V -2 1.0V -3 CNF ERR PLL ULK1.0V-AVCC11.2V-APLL11.2VAVT11.0V-AVCC21.2V-APLL21.2VAVT2CN902POWERBECONSTATUS CPU-DP Module C N 8 0 2 C N 8 0 1 1 139 2 12 140 TERM2 DEBUGCAD1CAD2SDI1SDI2SDI3SDI4SDI5K12K34MIXWPGR12R34 SDI1 SDI3 SDI4 SDI5 SDI2 1.8V 1.1V -3 1.1V -4 S 902 CPU RESETMIX-53 1-879-577-13 KEY34 DC-DC 1.2V DC-DC 1.0V-1 DC-DC 1.0V-2 MIXER CPLD1 CPLD2 DC-DC 1.1V-1 DC-DC 1.1V-3 DC-DC 1.1V-4 DC-DC 1.1V-2 DC-DC 1.8V DC-DC 1.0V-3 DC-DC 3.3V DC-DC 2.5V 1.2V-AVT1 1.2V-APLL1 1.2V-AVT2 1.2V-APLL2 1.0V-AVCC2 1.0V-AVCC1 MIX-53 Board Layout MVS-8000X MIX-53 Board 8 5/1/2012 2-1. Power Supply Block  The voltage level is fixed; therefore, no adjustment is required.  Micro Fuse was adopted for fuses. (It needs to be replaced if break out.)  DC-DC Converter (12V input)  Out(V) : Description  1.0V-1 : SDI 1, 3, 4  1.0V-2 : SDI 2, 5  1.0V-3 : RSZ 12, 34  1.1V-1 : KEY 12  1.1V-2 : MIX  1.1V-3 : KEY 34  1.1V-4 : WPG  1.2V : CPLD 1, 2, XPT  1.8V : DDR, XPT, Regulater  2.5V : FPGA IO  3.3V : CPU Module and Other ICs MVS-8000X MIX-53 Board 9 5/1/2012 2-1. Power Supply Block  Regulater (1.8V input)  Analog Power Supply for SDI 1, 3, 4  1.0V-AVCC1  1.2V-APLL1  1.2V-AVT1  Analog Power Supply for SDI 2, 5  1.0V-AVCC2  1.2V-APLL2  1.2V-AVT2 MVS-8000X MIX-53 Board 10 5/1/2012 2-2. Video Timing Generator Block  Inputs the Video CLK supplied from the Mother Board to IC503 and generates the reference clock (ex. 74MHz, 148MHz) by IC503.  The clock signals generated by IC503 send to IC505-507 and IC1.  The clock signals are distributed by IC505-507 and then sent to each FPGA.  The Video Timing (FD, VD) supplied from the Mother Board is input to IC1 and then to IC2-6.  IC-2-6 generates the FD, VD, HD and CKX signals and are output to IC7-12. MVS-8000X MIX-53 Board 11 5/1/2012 2-3. Input XPT (for Key Signals) Block  Selects Key FILL/ SRC signal sent from XPT-31/31A and sends to SDI1 and SDI2  KEY1 / KEY2 / KEY5* / KEY6* FILL/SRC  IC1901,1902 -> IC2(SDI1)  KEY3 / KEY4 / KEY7* / KEY8* FILL/SRC  IC1903,1904 -> IC3(SDI2) (* Not used for 3G.) MVS-8000X MIX-53 Board 12 5/1/2012 2-4. SDI Input / Output Block Processing the Multi Format SDI input/output signals. The TBC and Video Process functions are provided for the input side. 2-4-1.Input Block (SDI to SS) (SS: Source Synchronous Signals)  IC2(SDI1) : KEY 1 / 2 / 5* / 6* FILL/SRC Input  IC3(SDI2) : KEY 3 / 4 / 7* / 8* FILL/SRC Input  IC4(SDI3) : UTIL 1 / 2 / 3, EXT_DME Input  IC5(SDI4) : MVE_1V/1K/2V/2K/3V*/3K*/4V*/4K* Input (From: XPT-32 Board)  IC6(SDI5) : BKGD_A / B, DME_V / K Input 2-4-2.OUTPUT Block (SS to SDI) (SS: Source Synchronous Signals)  IC2(SDI 1) : ME_OUT5 / 6 / 7** / 8** Output  IC3(SDI 2) : ME_OUT1 / 2 / 3 / 4 Output  IC4(SDI 3) : PROC_V / K, COL_BKGD Output  IC5(SDI 4) : SEND_1V/1K/2V/2K/3V*/3K*/4V*/4K* Output (To: XPT-32 Board)  IC6(SDI 5) : EXT_OUT1 / 2 / 3 / 4 Output (To: CNO-38A Board) (* Not used for 3G.) MVS-8000X MIX-53 Board 13 5/1/2012 2-5. Wipe / Color BKGD Block  IC10 (WPG)  Generates a full-featured Common Wipe Pattern for one line (two lines for 1.5G)  Generates COLOR BKGD and WIPE BORDER WASH  IC2801,2802, 2901, 2902  DUST pattern memory MVS-8000X MIX-53 Board 14 5/1/2012 2-6. Key Process Block  IC7 (KEY12) : KEY 1 / 2 / 5* / 6*  IC8 (KEY34) : KEY 3 / 4 / 7* / 8* (* Not used for 3G.) Generates the key signal. Consists of three blocks.  Local Wash  Generates the independent three patterns of Gen, one WASH and one MATTE for each KEY.  Key Process  Generates the key signal for each KEY using the independent KEY PROC and MASK PROC as the Chroma Key is available independent of each KEYER.  Border  Generates the independent EDGE Process (&MODIFY) for each KEY. MVS-8000X MIX-53 Board 15 5/1/2012 2-7. Mixer Block  IC9 (MIXER)  IC9 performs the image combine (mixing) using the BKGD, KEY or Wipe signals and generates the PGM / PVW / CLEAN / KEYPVW signals etc.  The connection with KEY12 or KEY34 is Parallel I/F  The connection with SDI 1-5, WPG, RSZ 12 or RSZ 34 is SS I/F. MVS-8000X MIX-53 Board 16 5/1/2012 2-8. Resizer Block  IC11 (RSZ12) : [3G] CH1 / 2 / 3 / 4_LinkA, [1.5G] CH1 / 2 / 3 / 4  IC12 (RSZ34) : [3G] CH1 / 2 / 3 / 4_LinkB, [1.5G] CH5/ 6/ 7/ 8 The RESIZER function is achieved by two FPGAs (IC11, IC12) and sixteen DDR2 SDRAMs (IC3001, 3002, 3101, 3102, 3201, 3202, 3301, 3302, 3401, 3402, 3501, 3502, 3601, 3602, 3701, 3702).  The RESIZER function, which is equivalent to 2D DME, is provided for each KEYER. (CH1, 2, 3 and 4 support Key 1, 2, 3 and 4 individually.)  The primary functions are the followings: (1) Scale, Move and Aspect (2) Crop, Border and Beveled Edge (3) Mosaic, Edge Enhance and Defocus (4) Mask, Drop Shadow and Wide Keyboard (Note: There are limitations when using functions together. Or some functions cannot be used concurrently with another function.) (5) DME Wipe (such as Slide, Squeeze and Frame in/out) MVS-8000X MIX-53 Board 17 5/1/2012 2-9. CPU Interface Block  Using CPU-DP as a local CPU  Connects with the main CPU by the Gigabit Ethernet.  Connects the EEPROM and THERMO ICs to I2C Bus.  EEPROM : Stores the Board Unique ID.  THERMO : Measures the board temperature.  IC1 [Address Decoder]  CPU Interface  XPT Control  IC21 [FPGA Configuration]  Performs the IC2-12 FPGA configuration.  The configuration data is stored in the Flash Memories (IC1201,1203,1204,1205) connected to IC21. MVS-8000X MIX-53 Board 18 5/1/2012 IC1 CADEC1 IC21 CADEC2 IC1801 ~1803 Buff IC12 RSZ34 IC10 WPG IC3 MFSDI2 IC6 MFSDI5 IC8 KEYER34 IC9 MIXER IC5 MFSDI4 IC4 MFSDI3 IC2 MFSDI1 IC7 KEYER12 IC11 RSZ12 CN1801 EPR2 R1849 R1853 R1854 R1852 3. JTAG  JTAG Chain (FPGA: １１pcs、PLD: ２pcs)  Only two PLDs (CADEC1/2) are re-writeable via JTAG Chain.  Settig the chip resistances R1849,1853 to no mount and R1852,1854 to mount allows only PLDs(IC1 and IC21) to connect to the JTAG Chain. (This procedure is the action for an emergency in case that the JTAG Chain disappears due to a ptroblem in an FPGA.) Flow of JTAG Signals MVS-8000X MIX-53 Board 19 5/1/2012 4. Flash Memory Data  IC1202 : 128Mbit 2nd Boot, Application, Wipe Solid Data are installed.  IC1201, 1203 – 1204 : 256Mbit x4 FPGA Configration Data are installed. MVS-8000X MIX-53 Board 20 5/1/2012 Flash Memory CLF Name FPGA Descriprion IC1205 mix53f01.clf MFSDIX (3G) mix53f02.clf KEYER (3G) mix53f03.clf MIXER (3G) mix53f04.clf WPG (3G) IC1204 mix53f05.clf RSZ (3G) mix53f06.clf MFSDIX (HD) mix53f07.clf KEYER (HD) mix53f08.clf MIXER (HD) IC1203 mix53f09.clf WPG (HD) mix53f10.clf RSZ (HD) mix53f11.clf MFSDIX (SD) mix53f12.clf KEYER (SD) mix53f13.clf MIXER (SD) mix53f14.clf WPG (SD) IC1201 mix53f15.clf RSZ (SD) FPGA Data(CLF) in Flash Memory MVS-8000X MIX-53 Board 21 5/1/2012 5. LED, Switch, Connector  Connector  EPR2 – JTAG Connector (for Programmable Logic Devices).  TERM1,2 -- Terminal(RS-232C) Connector (for Debug)  DEBUG -- Ethernet Connector (for Debug)  Switch (All switches for Debug)  RST -- MIX Board Reset Switch  MON -- CPU Monitor Switch  CPU_RESET – CPU Module Reset Switch  7segment LED  CPU status (2-Digits) 7seg MIX-53 SERIAL NO S 501 S 901 CN1001 (Ether) CN901CN1801 INET ACT INET LINK TERM1 RST MONEPR2 E 1 12V 3.3V 2.5V 1.2V 1.1V -1 1.1V -2 1.0V -1 1.0V -2 1.0V -3 CONF ERR PLL UNLOCK1.0V-AVCC11.2V-APLL11.2VAVT11.0V-AVCC21.2V-APLL21.2VAVT2CN902POWERBECONSTATUS TERM2 DEBUGCAD1CAD2SDI1SDI2SDI3SDI4SDI5K12K34MIXWPGR12R34 1.8V 1.1V -3 1.1V -4 S 902 CPU RESETMIX-53 1-879-577-13 Front Side EPR2 DEBUG TERM1.2 RST MON CPU RESET 7seg LED MVS-8000X MIX-53 Board 22 5/1/2012 LED (Power, PLL, INET) Ref. No Name Description D719 POWER Green light on when All powers are normal, and Red light when abnormality occurs D721 BECON Normaly, light off (for future expansion) D718 STATUS Normaly, light off (for future expansion) D203 +12V +12V Power OK: Green light, NG: Light off D309 +3.3V +3.3V Power OK: Green light, NG: Light off D307 +2.5V +2.5V Power OK: Green light, NG: Light off D306 +1.8V +1.8V Power OK: Green light, NG: Light off D310 +1.2V +1.2V Power OK: Green light, NG: Light off D304,305,311,308 +1.1V-1,2,3,4 +1.1V Power OK: Green light, NG: Light off D301,302,303 +1.0V-1,2,3 +1.0V Power OK: Green light, NG: Light off D414,415 +1.0V-AVCC1,2 +1.0V-AVCC Power OK: Green light, NG: Light off D416,417 +1.2V-APLL1,2 +1.2V-APLL Power OK: Green light, NG: Light off D418,419 +1.2V-AVT1,2 +1.2V-AVT Power OK: Green light, NG: Light off D720 PLL UNLOCK FPGA PLL stasus All OK : Light off, NG : Red light D1001 INET LINK Green light when Ethernet 1 on CPU module links with CA board. D1002 INET ACT Ethernet 1 on CPU module links with CA Board and Green light blinks when data send or receive is progress. MVS-8000X MIX-53 Board 23 5/1/2012 LED (FPGA Configuration) Ref. No Name Description D1402 CONF ERR Indicates the configuration error of the FPGAs. If this Red LED lit, any FPGA can possibility be working incorrectly. D701 CAD1 Configutation (IC1) OK: Light off, NG: Red light D1401 CAD2 Configutation (IC21) OK: Light off, NG: Red light D1413 SDI1 Configutation (IC2) OK: Light off, NG: Red light D1412 SDI2 Configutation (IC3) OK: Light off, NG: Red light D1411 SDI3 Configutation (IC4) OK: Light off, NG: Red light D1410 SDI4 Configutation (IC5) OK: Light off, NG: Red light D1409 SDI5 Configutation (IC6) OK: Light off, NG: Red light D1406 K12 Configutation (IC7) OK: Light off, NG: Red light D1405 K34 Configutation (IC8) OK: Light off, NG: Red light D1404 MIX Configutation (IC9) OK: Light off, NG: Red light D1403 WPG Configutation (IC10) OK: Light off, NG: Red light D1408 R12 Configutation (IC11) OK: Light off, NG: Red light D1407 R34 Configutation (IC12) OK: Light off, NG: Red light MVS-8000X MIX-53 Board 24 5/1/2012 6. TP Terminals Ref. No (Board Address) Name Description TP202 (A12) 12V 12V power supply measurement TP212 (C11) 1.2V 1.2V power supply measurement TP203 (C11) 1.0V-1 1.0V-1 power supply measurement TP204 (C10) 1.0V-2 1.0V-2 power supply measurement TP206 (C9) 1.1V-1 1.1V-1 power supply measurement TP213 (C8) 1.1V-3 1.1V-3 power supply measurement TP210 (C7) 1.1V-4 1.1V-4 power supply measurement TP207 (C6) 1.1V-2 1.1V-2 power supply measurement TP208 (C5) 1.8V 1.8V power supply measurement TP205 (C4) 1.0V-3 1.0V-3 power supply measurement TP211 (C3) 3.3V 3.3V power supply measurement TP209 (C2) 2.5V 2.5V power supply measurement TP501 (C13) R RESET Signal from CA board TP201 (C13) EN DC-DC Converter enable Signal from CA board TP1002 (R4) DLY_WE Delayed Write Enable Signal from CADEC1 TP502 (R4) REFCK MIX-53 Board Reference Clock TP1001 (R4) CPU_CLK CPU Clock from CPU Module Exx GND GND TP MVS-8000X MIX-53 Board 25 5/1/2012 QUESTIONS?","libVersion":"0.3.1","langs":""}