{"Source Block": ["hdl/library/common/up_delay_cntrl.v@94:104@HdlIdDef", "  output  [31:0]                up_rdata;\n  output                        up_rack;\n\n  // internal registers\n  \n  reg                           up_preset = 'd0;\n  reg                           up_wack = 'd0;\n  reg                           up_rack = 'd0;\n  reg     [31:0]                up_rdata = 'd0;\n  reg                           up_dlocked_m1 = 'd0;\n  reg                           up_dlocked = 'd0;\n"], "Clone Blocks": [["hdl/library/common/up_axis_dma_tx.v@99:109", "  output          up_rack;\n\n  // internal registers\n\n  reg             up_wack = 'd0;\n  reg     [31:0]  up_scratch = 'd0;\n  reg             up_resetn = 'd0;\n  reg     [31:0]  up_dma_frmcnt = 'd0;\n  reg             up_dma_ovf = 'd0;\n  reg             up_dma_unf = 'd0;\n  reg             up_rack = 'd0;\n"], ["hdl/library/axi_ad9361/axi_ad9361_rx.v@157:167", "  output  [31:0]  up_rdata;\n  output          up_rack;\n\n  // internal registers\n\n  reg             up_status_pn_err = 'd0;\n  reg             up_status_pn_oos = 'd0;\n  reg             up_status_or = 'd0;\n  reg     [31:0]  up_rdata = 'd0;\n  reg             up_rack = 'd0;\n  reg             up_wack = 'd0;\n"]], "Diff Content": {"Delete": [[99, "  reg                           up_preset = 'd0;\n"]], "Add": []}}