

================================================================
== Vitis HLS Report for 'simpleALU'
================================================================
* Date:           Sat Nov 26 13:03:27 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        lab_03_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.887 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     65|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|      -|    -|
|Register         |        -|    -|       -|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|       0|     65|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|       0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |add_ln186_fu_46_p2  |         +|   0|  0|  24|          17|          17|
    |sub_ln186_fu_52_p2  |         -|   0|  0|  24|          17|          17|
    |ap_return           |    select|   0|  0|  17|           1|          17|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  65|          35|          51|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_start   |   in|    1|  ap_ctrl_hs|     simpleALU|  return value|
|ap_done    |  out|    1|  ap_ctrl_hs|     simpleALU|  return value|
|ap_idle    |  out|    1|  ap_ctrl_hs|     simpleALU|  return value|
|ap_ready   |  out|    1|  ap_ctrl_hs|     simpleALU|  return value|
|ap_return  |  out|   17|  ap_ctrl_hs|     simpleALU|  return value|
|inA        |   in|   17|     ap_none|           inA|        scalar|
|inB        |   in|   17|     ap_none|           inB|        scalar|
|op         |   in|    1|     ap_none|            op|        scalar|
+-----------+-----+-----+------------+--------------+--------------+

