# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../20250522_SPI_test.srcs/sources_1/imports/sources_1/imports/new/SPI_Master.v" \
"../../../../20250522_SPI_test.srcs/sources_1/imports/sources_1/new/SPI_Slave.v" \

sv xil_defaultlib  \
"../../../../20250522_SPI_test.srcs/sim_1/imports/new/tb_master.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
