#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xef9bf0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xec7320 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0xecee70 .functor NOT 1, L_0xf252a0, C4<0>, C4<0>, C4<0>;
L_0xf25080 .functor XOR 2, L_0xf24f20, L_0xf24fe0, C4<00>, C4<00>;
L_0xf25190 .functor XOR 2, L_0xf25080, L_0xf250f0, C4<00>, C4<00>;
v0xf21b30_0 .net *"_ivl_10", 1 0, L_0xf250f0;  1 drivers
v0xf21c30_0 .net *"_ivl_12", 1 0, L_0xf25190;  1 drivers
v0xf21d10_0 .net *"_ivl_2", 1 0, L_0xf24e60;  1 drivers
v0xf21dd0_0 .net *"_ivl_4", 1 0, L_0xf24f20;  1 drivers
v0xf21eb0_0 .net *"_ivl_6", 1 0, L_0xf24fe0;  1 drivers
v0xf21fe0_0 .net *"_ivl_8", 1 0, L_0xf25080;  1 drivers
v0xf220c0_0 .net "a", 0 0, v0xf1fab0_0;  1 drivers
v0xf22160_0 .net "b", 0 0, v0xf1fb50_0;  1 drivers
v0xf22200_0 .net "c", 0 0, v0xf1fbf0_0;  1 drivers
v0xf222a0_0 .var "clk", 0 0;
v0xf22340_0 .net "d", 0 0, v0xf1fd30_0;  1 drivers
v0xf223e0_0 .net "out_pos_dut", 0 0, L_0xf24cd0;  1 drivers
v0xf22480_0 .net "out_pos_ref", 0 0, L_0xf23ac0;  1 drivers
v0xf22520_0 .net "out_sop_dut", 0 0, L_0xf24480;  1 drivers
v0xf225c0_0 .net "out_sop_ref", 0 0, L_0xefb100;  1 drivers
v0xf22660_0 .var/2u "stats1", 223 0;
v0xf22700_0 .var/2u "strobe", 0 0;
v0xf228b0_0 .net "tb_match", 0 0, L_0xf252a0;  1 drivers
v0xf22980_0 .net "tb_mismatch", 0 0, L_0xecee70;  1 drivers
v0xf22a20_0 .net "wavedrom_enable", 0 0, v0xf20000_0;  1 drivers
v0xf22af0_0 .net "wavedrom_title", 511 0, v0xf200a0_0;  1 drivers
L_0xf24e60 .concat [ 1 1 0 0], L_0xf23ac0, L_0xefb100;
L_0xf24f20 .concat [ 1 1 0 0], L_0xf23ac0, L_0xefb100;
L_0xf24fe0 .concat [ 1 1 0 0], L_0xf24cd0, L_0xf24480;
L_0xf250f0 .concat [ 1 1 0 0], L_0xf23ac0, L_0xefb100;
L_0xf252a0 .cmp/eeq 2, L_0xf24e60, L_0xf25190;
S_0xecbba0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0xec7320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0xecf250 .functor AND 1, v0xf1fbf0_0, v0xf1fd30_0, C4<1>, C4<1>;
L_0xecf630 .functor NOT 1, v0xf1fab0_0, C4<0>, C4<0>, C4<0>;
L_0xecfa10 .functor NOT 1, v0xf1fb50_0, C4<0>, C4<0>, C4<0>;
L_0xecfc90 .functor AND 1, L_0xecf630, L_0xecfa10, C4<1>, C4<1>;
L_0xee7200 .functor AND 1, L_0xecfc90, v0xf1fbf0_0, C4<1>, C4<1>;
L_0xefb100 .functor OR 1, L_0xecf250, L_0xee7200, C4<0>, C4<0>;
L_0xf22f40 .functor NOT 1, v0xf1fb50_0, C4<0>, C4<0>, C4<0>;
L_0xf22fb0 .functor OR 1, L_0xf22f40, v0xf1fd30_0, C4<0>, C4<0>;
L_0xf230c0 .functor AND 1, v0xf1fbf0_0, L_0xf22fb0, C4<1>, C4<1>;
L_0xf23180 .functor NOT 1, v0xf1fab0_0, C4<0>, C4<0>, C4<0>;
L_0xf23250 .functor OR 1, L_0xf23180, v0xf1fb50_0, C4<0>, C4<0>;
L_0xf232c0 .functor AND 1, L_0xf230c0, L_0xf23250, C4<1>, C4<1>;
L_0xf23440 .functor NOT 1, v0xf1fb50_0, C4<0>, C4<0>, C4<0>;
L_0xf234b0 .functor OR 1, L_0xf23440, v0xf1fd30_0, C4<0>, C4<0>;
L_0xf233d0 .functor AND 1, v0xf1fbf0_0, L_0xf234b0, C4<1>, C4<1>;
L_0xf23640 .functor NOT 1, v0xf1fab0_0, C4<0>, C4<0>, C4<0>;
L_0xf23740 .functor OR 1, L_0xf23640, v0xf1fd30_0, C4<0>, C4<0>;
L_0xf23800 .functor AND 1, L_0xf233d0, L_0xf23740, C4<1>, C4<1>;
L_0xf239b0 .functor XNOR 1, L_0xf232c0, L_0xf23800, C4<0>, C4<0>;
v0xece7a0_0 .net *"_ivl_0", 0 0, L_0xecf250;  1 drivers
v0xeceba0_0 .net *"_ivl_12", 0 0, L_0xf22f40;  1 drivers
v0xecef80_0 .net *"_ivl_14", 0 0, L_0xf22fb0;  1 drivers
v0xecf360_0 .net *"_ivl_16", 0 0, L_0xf230c0;  1 drivers
v0xecf740_0 .net *"_ivl_18", 0 0, L_0xf23180;  1 drivers
v0xecfb20_0 .net *"_ivl_2", 0 0, L_0xecf630;  1 drivers
v0xecfda0_0 .net *"_ivl_20", 0 0, L_0xf23250;  1 drivers
v0xf1e020_0 .net *"_ivl_24", 0 0, L_0xf23440;  1 drivers
v0xf1e100_0 .net *"_ivl_26", 0 0, L_0xf234b0;  1 drivers
v0xf1e1e0_0 .net *"_ivl_28", 0 0, L_0xf233d0;  1 drivers
v0xf1e2c0_0 .net *"_ivl_30", 0 0, L_0xf23640;  1 drivers
v0xf1e3a0_0 .net *"_ivl_32", 0 0, L_0xf23740;  1 drivers
v0xf1e480_0 .net *"_ivl_36", 0 0, L_0xf239b0;  1 drivers
L_0x7f24208e9018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0xf1e540_0 .net *"_ivl_38", 0 0, L_0x7f24208e9018;  1 drivers
v0xf1e620_0 .net *"_ivl_4", 0 0, L_0xecfa10;  1 drivers
v0xf1e700_0 .net *"_ivl_6", 0 0, L_0xecfc90;  1 drivers
v0xf1e7e0_0 .net *"_ivl_8", 0 0, L_0xee7200;  1 drivers
v0xf1e8c0_0 .net "a", 0 0, v0xf1fab0_0;  alias, 1 drivers
v0xf1e980_0 .net "b", 0 0, v0xf1fb50_0;  alias, 1 drivers
v0xf1ea40_0 .net "c", 0 0, v0xf1fbf0_0;  alias, 1 drivers
v0xf1eb00_0 .net "d", 0 0, v0xf1fd30_0;  alias, 1 drivers
v0xf1ebc0_0 .net "out_pos", 0 0, L_0xf23ac0;  alias, 1 drivers
v0xf1ec80_0 .net "out_sop", 0 0, L_0xefb100;  alias, 1 drivers
v0xf1ed40_0 .net "pos0", 0 0, L_0xf232c0;  1 drivers
v0xf1ee00_0 .net "pos1", 0 0, L_0xf23800;  1 drivers
L_0xf23ac0 .functor MUXZ 1, L_0x7f24208e9018, L_0xf232c0, L_0xf239b0, C4<>;
S_0xf1ef80 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0xec7320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0xf1fab0_0 .var "a", 0 0;
v0xf1fb50_0 .var "b", 0 0;
v0xf1fbf0_0 .var "c", 0 0;
v0xf1fc90_0 .net "clk", 0 0, v0xf222a0_0;  1 drivers
v0xf1fd30_0 .var "d", 0 0;
v0xf1fe20_0 .var/2u "fail", 0 0;
v0xf1fec0_0 .var/2u "fail1", 0 0;
v0xf1ff60_0 .net "tb_match", 0 0, L_0xf252a0;  alias, 1 drivers
v0xf20000_0 .var "wavedrom_enable", 0 0;
v0xf200a0_0 .var "wavedrom_title", 511 0;
E_0xedac20/0 .event negedge, v0xf1fc90_0;
E_0xedac20/1 .event posedge, v0xf1fc90_0;
E_0xedac20 .event/or E_0xedac20/0, E_0xedac20/1;
S_0xf1f2b0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0xf1ef80;
 .timescale -12 -12;
v0xf1f4f0_0 .var/2s "i", 31 0;
E_0xedaac0 .event posedge, v0xf1fc90_0;
S_0xf1f5f0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0xf1ef80;
 .timescale -12 -12;
v0xf1f7f0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xf1f8d0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0xf1ef80;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xf20280 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0xec7320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0xf23c70 .functor AND 1, v0xf1fbf0_0, v0xf1fd30_0, C4<1>, C4<1>;
L_0xf23f20 .functor NOT 1, v0xf1fab0_0, C4<0>, C4<0>, C4<0>;
L_0xf23fb0 .functor NOT 1, v0xf1fb50_0, C4<0>, C4<0>, C4<0>;
L_0xf24130 .functor AND 1, L_0xf23f20, L_0xf23fb0, C4<1>, C4<1>;
L_0xf24270 .functor AND 1, L_0xf24130, v0xf1fbf0_0, C4<1>, C4<1>;
L_0xf24330 .functor OR 1, L_0xf24270, L_0xf23c70, C4<0>, C4<0>;
L_0xf24480 .functor BUFZ 1, L_0xf24330, C4<0>, C4<0>, C4<0>;
L_0xf24590 .functor OR 1, L_0xf23fb0, v0xf1fd30_0, C4<0>, C4<0>;
L_0xf24650 .functor AND 1, v0xf1fbf0_0, L_0xf24590, C4<1>, C4<1>;
L_0xf24710 .functor OR 1, L_0xf23f20, v0xf1fb50_0, C4<0>, C4<0>;
L_0xf247e0 .functor AND 1, L_0xf24650, L_0xf24710, C4<1>, C4<1>;
L_0xf248a0 .functor OR 1, L_0xf23f20, v0xf1fd30_0, C4<0>, C4<0>;
L_0xf24980 .functor AND 1, v0xf1fbf0_0, L_0xf248a0, C4<1>, C4<1>;
L_0xf249f0 .functor OR 1, L_0xf23fb0, v0xf1fb50_0, C4<0>, C4<0>;
L_0xf24910 .functor AND 1, L_0xf24980, L_0xf249f0, C4<1>, C4<1>;
L_0xf24b30 .functor XNOR 1, L_0xf247e0, L_0xf24910, C4<0>, C4<0>;
v0xf20440_0 .net *"_ivl_14", 0 0, L_0xf24590;  1 drivers
v0xf20520_0 .net *"_ivl_16", 0 0, L_0xf24650;  1 drivers
v0xf20600_0 .net *"_ivl_18", 0 0, L_0xf24710;  1 drivers
v0xf206f0_0 .net *"_ivl_22", 0 0, L_0xf248a0;  1 drivers
v0xf207d0_0 .net *"_ivl_24", 0 0, L_0xf24980;  1 drivers
v0xf20900_0 .net *"_ivl_26", 0 0, L_0xf249f0;  1 drivers
v0xf209e0_0 .net *"_ivl_30", 0 0, L_0xf24b30;  1 drivers
L_0x7f24208e9060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0xf20aa0_0 .net *"_ivl_32", 0 0, L_0x7f24208e9060;  1 drivers
v0xf20b80_0 .net *"_ivl_6", 0 0, L_0xf24130;  1 drivers
v0xf20cf0_0 .net *"_ivl_8", 0 0, L_0xf24270;  1 drivers
v0xf20dd0_0 .net "a", 0 0, v0xf1fab0_0;  alias, 1 drivers
v0xf20e70_0 .net "and_cd", 0 0, L_0xf23c70;  1 drivers
v0xf20f30_0 .net "b", 0 0, v0xf1fb50_0;  alias, 1 drivers
v0xf21020_0 .net "c", 0 0, v0xf1fbf0_0;  alias, 1 drivers
v0xf21110_0 .net "d", 0 0, v0xf1fd30_0;  alias, 1 drivers
v0xf21200_0 .net "not_a", 0 0, L_0xf23f20;  1 drivers
v0xf212c0_0 .net "not_b", 0 0, L_0xf23fb0;  1 drivers
v0xf21490_0 .net "or_notabc", 0 0, L_0xf24330;  1 drivers
v0xf21550_0 .net "out_pos", 0 0, L_0xf24cd0;  alias, 1 drivers
v0xf21610_0 .net "out_sop", 0 0, L_0xf24480;  alias, 1 drivers
v0xf216d0_0 .net "pos0", 0 0, L_0xf247e0;  1 drivers
v0xf21790_0 .net "pos1", 0 0, L_0xf24910;  1 drivers
L_0xf24cd0 .functor MUXZ 1, L_0x7f24208e9060, L_0xf247e0, L_0xf24b30, C4<>;
S_0xf21910 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0xec7320;
 .timescale -12 -12;
E_0xec39f0 .event anyedge, v0xf22700_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xf22700_0;
    %nor/r;
    %assign/vec4 v0xf22700_0, 0;
    %wait E_0xec39f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xf1ef80;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xf1fe20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xf1fec0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0xf1ef80;
T_4 ;
    %wait E_0xedac20;
    %load/vec4 v0xf1ff60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xf1fe20_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0xf1ef80;
T_5 ;
    %wait E_0xedaac0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xf1fd30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf1fbf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf1fb50_0, 0;
    %assign/vec4 v0xf1fab0_0, 0;
    %wait E_0xedaac0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xf1fd30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf1fbf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf1fb50_0, 0;
    %assign/vec4 v0xf1fab0_0, 0;
    %wait E_0xedaac0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xf1fd30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf1fbf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf1fb50_0, 0;
    %assign/vec4 v0xf1fab0_0, 0;
    %wait E_0xedaac0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xf1fd30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf1fbf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf1fb50_0, 0;
    %assign/vec4 v0xf1fab0_0, 0;
    %wait E_0xedaac0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xf1fd30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf1fbf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf1fb50_0, 0;
    %assign/vec4 v0xf1fab0_0, 0;
    %wait E_0xedaac0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xf1fd30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf1fbf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf1fb50_0, 0;
    %assign/vec4 v0xf1fab0_0, 0;
    %wait E_0xedaac0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xf1fd30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf1fbf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf1fb50_0, 0;
    %assign/vec4 v0xf1fab0_0, 0;
    %wait E_0xedaac0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xf1fd30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf1fbf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf1fb50_0, 0;
    %assign/vec4 v0xf1fab0_0, 0;
    %wait E_0xedaac0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xf1fd30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf1fbf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf1fb50_0, 0;
    %assign/vec4 v0xf1fab0_0, 0;
    %wait E_0xedaac0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xf1fd30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf1fbf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf1fb50_0, 0;
    %assign/vec4 v0xf1fab0_0, 0;
    %wait E_0xedaac0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xf1fd30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf1fbf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf1fb50_0, 0;
    %assign/vec4 v0xf1fab0_0, 0;
    %wait E_0xedaac0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xf1fd30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf1fbf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf1fb50_0, 0;
    %assign/vec4 v0xf1fab0_0, 0;
    %wait E_0xedaac0;
    %load/vec4 v0xf1fe20_0;
    %store/vec4 v0xf1fec0_0, 0, 1;
    %fork t_1, S_0xf1f2b0;
    %jmp t_0;
    .scope S_0xf1f2b0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xf1f4f0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0xf1f4f0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0xedaac0;
    %load/vec4 v0xf1f4f0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0xf1fd30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf1fbf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf1fb50_0, 0;
    %assign/vec4 v0xf1fab0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xf1f4f0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xf1f4f0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0xf1ef80;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xedac20;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0xf1fd30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf1fbf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf1fb50_0, 0;
    %assign/vec4 v0xf1fab0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0xf1fe20_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0xf1fec0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0xec7320;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xf222a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xf22700_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0xec7320;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0xf222a0_0;
    %inv;
    %store/vec4 v0xf222a0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0xec7320;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0xf1fc90_0, v0xf22980_0, v0xf220c0_0, v0xf22160_0, v0xf22200_0, v0xf22340_0, v0xf225c0_0, v0xf22520_0, v0xf22480_0, v0xf223e0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0xec7320;
T_9 ;
    %load/vec4 v0xf22660_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0xf22660_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xf22660_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0xf22660_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0xf22660_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xf22660_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0xf22660_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xf22660_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xf22660_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xf22660_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0xec7320;
T_10 ;
    %wait E_0xedac20;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xf22660_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xf22660_0, 4, 32;
    %load/vec4 v0xf228b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0xf22660_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xf22660_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xf22660_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xf22660_0, 4, 32;
T_10.0 ;
    %load/vec4 v0xf225c0_0;
    %load/vec4 v0xf225c0_0;
    %load/vec4 v0xf22520_0;
    %xor;
    %load/vec4 v0xf225c0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0xf22660_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xf22660_0, 4, 32;
T_10.6 ;
    %load/vec4 v0xf22660_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xf22660_0, 4, 32;
T_10.4 ;
    %load/vec4 v0xf22480_0;
    %load/vec4 v0xf22480_0;
    %load/vec4 v0xf223e0_0;
    %xor;
    %load/vec4 v0xf22480_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0xf22660_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xf22660_0, 4, 32;
T_10.10 ;
    %load/vec4 v0xf22660_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xf22660_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can25_depth0/machine/ece241_2013_q2/iter0/response1/top_module.sv";
