

================================================================
== Vitis HLS Report for 'md5_final_1_Pipeline_VITIS_LOOP_152_2'
================================================================
* Date:           Mon Jul 17 20:41:57 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        md5_hls_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.726 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        2|       65|  20.000 ns|  0.650 us|    2|   65|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_152_2  |        0|       63|         1|          1|          1|  0 ~ 63|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     76|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     27|    -|
|Register         |        -|    -|      36|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      36|    103|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |i_7_fu_93_p2         |         +|   0|  0|  40|          33|           1|
    |icmp_ln152_fu_82_p2  |      icmp|   0|  0|  34|          27|           1|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  76|          61|           4|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |i_4_fu_40                |   9|          2|   33|         66|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  27|          6|   35|         70|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_4_fu_40                |  33|   0|   33|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  36|   0|   36|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+---------------------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |             Source Object             |    C Type    |
+-------------------+-----+-----+------------+---------------------------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  md5_final.1_Pipeline_VITIS_LOOP_152_2|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  md5_final.1_Pipeline_VITIS_LOOP_152_2|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  md5_final.1_Pipeline_VITIS_LOOP_152_2|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  md5_final.1_Pipeline_VITIS_LOOP_152_2|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  md5_final.1_Pipeline_VITIS_LOOP_152_2|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  md5_final.1_Pipeline_VITIS_LOOP_152_2|  return value|
|i                  |   in|   33|     ap_none|                                      i|        scalar|
|ctx_data_address0  |  out|    6|   ap_memory|                               ctx_data|         array|
|ctx_data_ce0       |  out|    1|   ap_memory|                               ctx_data|         array|
|ctx_data_we0       |  out|    1|   ap_memory|                               ctx_data|         array|
|ctx_data_d0        |  out|    8|   ap_memory|                               ctx_data|         array|
+-------------------+-----+-----+------------+---------------------------------------+--------------+

