\hypertarget{struct_h_a_l___s_d___card_c_s_d_type_def}{}\doxysection{HAL\+\_\+\+SD\+\_\+\+Card\+CSDType\+Def Struct Reference}
\label{struct_h_a_l___s_d___card_c_s_d_type_def}\index{HAL\_SD\_CardCSDTypeDef@{HAL\_SD\_CardCSDTypeDef}}


{\ttfamily \#include $<$stm32h7xx\+\_\+hal\+\_\+sd.\+h$>$}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{struct_h_a_l___s_d___card_c_s_d_type_def_ab71cf877b69f0cd4a69b64ccedff9c07}{CSDStruct}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{struct_h_a_l___s_d___card_c_s_d_type_def_a5bee7b8cc2dc3a2b68bd8b59abb1327c}{Sys\+Spec\+Version}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{struct_h_a_l___s_d___card_c_s_d_type_def_ac9843a634495bac73b5e65146e89f9cc}{Reserved1}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{struct_h_a_l___s_d___card_c_s_d_type_def_a4b4e0259e42c6c07fd6c9001571a7132}{TAAC}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{struct_h_a_l___s_d___card_c_s_d_type_def_a2feb865472efa95b88c23bdcb816d6cf}{NSAC}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{struct_h_a_l___s_d___card_c_s_d_type_def_ad19c37ce6a7a650de3de03b95e1a488e}{Max\+Bus\+Clk\+Frec}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t \mbox{\hyperlink{struct_h_a_l___s_d___card_c_s_d_type_def_a4eed3a839db365fa6253654d4fd5e063}{Card\+Comd\+Classes}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{struct_h_a_l___s_d___card_c_s_d_type_def_a7a1fa559e249b20e069c348245976763}{Rd\+Block\+Len}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{struct_h_a_l___s_d___card_c_s_d_type_def_a4c66cb162cf97298f346741c666f4af6}{Part\+Block\+Read}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{struct_h_a_l___s_d___card_c_s_d_type_def_ab3fe605b53bee8189e44382c93688b3f}{Wr\+Block\+Misalign}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{struct_h_a_l___s_d___card_c_s_d_type_def_a9d483b8d155ddbafc010b60bc30bc51e}{Rd\+Block\+Misalign}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{struct_h_a_l___s_d___card_c_s_d_type_def_a46b0e57397e8e7fea337ee7b35db0f20}{DSRImpl}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{struct_h_a_l___s_d___card_c_s_d_type_def_a55a84ecf36ffd2394f136b19e4fec179}{Reserved2}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_h_a_l___s_d___card_c_s_d_type_def_aca0593e1efffd57aa8fd19383ecf1755}{Device\+Size}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{struct_h_a_l___s_d___card_c_s_d_type_def_aea135409f99cf97520e9d2e56a9449f4}{Max\+Rd\+Current\+VDDMin}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{struct_h_a_l___s_d___card_c_s_d_type_def_a8b39c81a21c72e11a943663b665c0e62}{Max\+Rd\+Current\+VDDMax}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{struct_h_a_l___s_d___card_c_s_d_type_def_a8ff37a1a43994f6e86e965b6d39d069c}{Max\+Wr\+Current\+VDDMin}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{struct_h_a_l___s_d___card_c_s_d_type_def_a6bd8aa3ab5956fc47f4fc14ebc75c63c}{Max\+Wr\+Current\+VDDMax}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{struct_h_a_l___s_d___card_c_s_d_type_def_ad6dd9107389bfdfe90a0289a23636cc9}{Device\+Size\+Mul}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{struct_h_a_l___s_d___card_c_s_d_type_def_a96dbafda9753916c3f8ad4403b24c930}{Erase\+Gr\+Size}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{struct_h_a_l___s_d___card_c_s_d_type_def_aea3d642b78dd3174526e4743d77428ad}{Erase\+Gr\+Mul}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{struct_h_a_l___s_d___card_c_s_d_type_def_a0552ce13300a8beb44e5e100f0eeb4ac}{Wr\+Protect\+Gr\+Size}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{struct_h_a_l___s_d___card_c_s_d_type_def_a7549d3c84c26614527ef4d4dc373c424}{Wr\+Protect\+Gr\+Enable}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{struct_h_a_l___s_d___card_c_s_d_type_def_aafc75d8a83a5dcdf8fa0cdcb08c2f9cc}{Man\+Defl\+ECC}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{struct_h_a_l___s_d___card_c_s_d_type_def_a76c3915c8c09f248c6654297ac502c62}{Wr\+Speed\+Fact}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{struct_h_a_l___s_d___card_c_s_d_type_def_a3ecec0f979bbed39c2add6e37f035e2c}{Max\+Wr\+Block\+Len}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{struct_h_a_l___s_d___card_c_s_d_type_def_ac66136366108ea89eaf1dc1079c1d7e5}{Write\+Block\+Pa\+Partial}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{struct_h_a_l___s_d___card_c_s_d_type_def_a8566e1ff11b03b09e0f2add8943f6d16}{Reserved3}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{struct_h_a_l___s_d___card_c_s_d_type_def_ac0d2d44160dda1b943f4d337d140b5c7}{Content\+Protect\+Appli}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{struct_h_a_l___s_d___card_c_s_d_type_def_a234f2a9ac83a1c55671026c57de3d385}{File\+Format\+Group}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{struct_h_a_l___s_d___card_c_s_d_type_def_abbf0a5beda4f665f127838f326b68c56}{Copy\+Flag}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{struct_h_a_l___s_d___card_c_s_d_type_def_a096bcda49788fb17f0da13ebf1eb127a}{Perm\+Wr\+Protect}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{struct_h_a_l___s_d___card_c_s_d_type_def_a2a84023dae537b70ba488cc0174f20c3}{Temp\+Wr\+Protect}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{struct_h_a_l___s_d___card_c_s_d_type_def_a14be5d923e20424fdd955ae27eba7ccb}{File\+Format}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{struct_h_a_l___s_d___card_c_s_d_type_def_a3efc09d36dca7630467482ff7cb3b9a7}{ECC}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{struct_h_a_l___s_d___card_c_s_d_type_def_a968b8c76e4ae26e87286f65a4e44c219}{CSD\+\_\+\+CRC}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{struct_h_a_l___s_d___card_c_s_d_type_def_a2f8a5fea8fd06a7dd69f99cf2ea03e17}{Reserved4}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


Definition at line \mbox{\hyperlink{stm32h7xx__hal__sd_8h_source_l00175}{175}} of file \mbox{\hyperlink{stm32h7xx__hal__sd_8h_source}{stm32h7xx\+\_\+hal\+\_\+sd.\+h}}.



\doxysubsection{Field Documentation}
\mbox{\Hypertarget{struct_h_a_l___s_d___card_c_s_d_type_def_a4eed3a839db365fa6253654d4fd5e063}\label{struct_h_a_l___s_d___card_c_s_d_type_def_a4eed3a839db365fa6253654d4fd5e063}} 
\index{HAL\_SD\_CardCSDTypeDef@{HAL\_SD\_CardCSDTypeDef}!CardComdClasses@{CardComdClasses}}
\index{CardComdClasses@{CardComdClasses}!HAL\_SD\_CardCSDTypeDef@{HAL\_SD\_CardCSDTypeDef}}
\doxysubsubsection{\texorpdfstring{CardComdClasses}{CardComdClasses}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t Card\+Comd\+Classes}

Card command classes ~\newline
 

Definition at line \mbox{\hyperlink{stm32h7xx__hal__sd_8h_source_l00183}{183}} of file \mbox{\hyperlink{stm32h7xx__hal__sd_8h_source}{stm32h7xx\+\_\+hal\+\_\+sd.\+h}}.

\mbox{\Hypertarget{struct_h_a_l___s_d___card_c_s_d_type_def_ac0d2d44160dda1b943f4d337d140b5c7}\label{struct_h_a_l___s_d___card_c_s_d_type_def_ac0d2d44160dda1b943f4d337d140b5c7}} 
\index{HAL\_SD\_CardCSDTypeDef@{HAL\_SD\_CardCSDTypeDef}!ContentProtectAppli@{ContentProtectAppli}}
\index{ContentProtectAppli@{ContentProtectAppli}!HAL\_SD\_CardCSDTypeDef@{HAL\_SD\_CardCSDTypeDef}}
\doxysubsubsection{\texorpdfstring{ContentProtectAppli}{ContentProtectAppli}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t Content\+Protect\+Appli}

Content protection application ~\newline
 

Definition at line \mbox{\hyperlink{stm32h7xx__hal__sd_8h_source_l00205}{205}} of file \mbox{\hyperlink{stm32h7xx__hal__sd_8h_source}{stm32h7xx\+\_\+hal\+\_\+sd.\+h}}.

\mbox{\Hypertarget{struct_h_a_l___s_d___card_c_s_d_type_def_abbf0a5beda4f665f127838f326b68c56}\label{struct_h_a_l___s_d___card_c_s_d_type_def_abbf0a5beda4f665f127838f326b68c56}} 
\index{HAL\_SD\_CardCSDTypeDef@{HAL\_SD\_CardCSDTypeDef}!CopyFlag@{CopyFlag}}
\index{CopyFlag@{CopyFlag}!HAL\_SD\_CardCSDTypeDef@{HAL\_SD\_CardCSDTypeDef}}
\doxysubsubsection{\texorpdfstring{CopyFlag}{CopyFlag}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t Copy\+Flag}

Copy flag (OTP) ~\newline
 

Definition at line \mbox{\hyperlink{stm32h7xx__hal__sd_8h_source_l00207}{207}} of file \mbox{\hyperlink{stm32h7xx__hal__sd_8h_source}{stm32h7xx\+\_\+hal\+\_\+sd.\+h}}.

\mbox{\Hypertarget{struct_h_a_l___s_d___card_c_s_d_type_def_a968b8c76e4ae26e87286f65a4e44c219}\label{struct_h_a_l___s_d___card_c_s_d_type_def_a968b8c76e4ae26e87286f65a4e44c219}} 
\index{HAL\_SD\_CardCSDTypeDef@{HAL\_SD\_CardCSDTypeDef}!CSD\_CRC@{CSD\_CRC}}
\index{CSD\_CRC@{CSD\_CRC}!HAL\_SD\_CardCSDTypeDef@{HAL\_SD\_CardCSDTypeDef}}
\doxysubsubsection{\texorpdfstring{CSD\_CRC}{CSD\_CRC}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t CSD\+\_\+\+CRC}

CSD CRC ~\newline
 

Definition at line \mbox{\hyperlink{stm32h7xx__hal__sd_8h_source_l00212}{212}} of file \mbox{\hyperlink{stm32h7xx__hal__sd_8h_source}{stm32h7xx\+\_\+hal\+\_\+sd.\+h}}.

\mbox{\Hypertarget{struct_h_a_l___s_d___card_c_s_d_type_def_ab71cf877b69f0cd4a69b64ccedff9c07}\label{struct_h_a_l___s_d___card_c_s_d_type_def_ab71cf877b69f0cd4a69b64ccedff9c07}} 
\index{HAL\_SD\_CardCSDTypeDef@{HAL\_SD\_CardCSDTypeDef}!CSDStruct@{CSDStruct}}
\index{CSDStruct@{CSDStruct}!HAL\_SD\_CardCSDTypeDef@{HAL\_SD\_CardCSDTypeDef}}
\doxysubsubsection{\texorpdfstring{CSDStruct}{CSDStruct}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t CSDStruct}

CSD structure ~\newline
 

Definition at line \mbox{\hyperlink{stm32h7xx__hal__sd_8h_source_l00177}{177}} of file \mbox{\hyperlink{stm32h7xx__hal__sd_8h_source}{stm32h7xx\+\_\+hal\+\_\+sd.\+h}}.

\mbox{\Hypertarget{struct_h_a_l___s_d___card_c_s_d_type_def_aca0593e1efffd57aa8fd19383ecf1755}\label{struct_h_a_l___s_d___card_c_s_d_type_def_aca0593e1efffd57aa8fd19383ecf1755}} 
\index{HAL\_SD\_CardCSDTypeDef@{HAL\_SD\_CardCSDTypeDef}!DeviceSize@{DeviceSize}}
\index{DeviceSize@{DeviceSize}!HAL\_SD\_CardCSDTypeDef@{HAL\_SD\_CardCSDTypeDef}}
\doxysubsubsection{\texorpdfstring{DeviceSize}{DeviceSize}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t Device\+Size}

Device Size ~\newline
 

Definition at line \mbox{\hyperlink{stm32h7xx__hal__sd_8h_source_l00190}{190}} of file \mbox{\hyperlink{stm32h7xx__hal__sd_8h_source}{stm32h7xx\+\_\+hal\+\_\+sd.\+h}}.

\mbox{\Hypertarget{struct_h_a_l___s_d___card_c_s_d_type_def_ad6dd9107389bfdfe90a0289a23636cc9}\label{struct_h_a_l___s_d___card_c_s_d_type_def_ad6dd9107389bfdfe90a0289a23636cc9}} 
\index{HAL\_SD\_CardCSDTypeDef@{HAL\_SD\_CardCSDTypeDef}!DeviceSizeMul@{DeviceSizeMul}}
\index{DeviceSizeMul@{DeviceSizeMul}!HAL\_SD\_CardCSDTypeDef@{HAL\_SD\_CardCSDTypeDef}}
\doxysubsubsection{\texorpdfstring{DeviceSizeMul}{DeviceSizeMul}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t Device\+Size\+Mul}

Device size multiplier ~\newline
 

Definition at line \mbox{\hyperlink{stm32h7xx__hal__sd_8h_source_l00195}{195}} of file \mbox{\hyperlink{stm32h7xx__hal__sd_8h_source}{stm32h7xx\+\_\+hal\+\_\+sd.\+h}}.

\mbox{\Hypertarget{struct_h_a_l___s_d___card_c_s_d_type_def_a46b0e57397e8e7fea337ee7b35db0f20}\label{struct_h_a_l___s_d___card_c_s_d_type_def_a46b0e57397e8e7fea337ee7b35db0f20}} 
\index{HAL\_SD\_CardCSDTypeDef@{HAL\_SD\_CardCSDTypeDef}!DSRImpl@{DSRImpl}}
\index{DSRImpl@{DSRImpl}!HAL\_SD\_CardCSDTypeDef@{HAL\_SD\_CardCSDTypeDef}}
\doxysubsubsection{\texorpdfstring{DSRImpl}{DSRImpl}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t DSRImpl}

DSR implemented ~\newline
 

Definition at line \mbox{\hyperlink{stm32h7xx__hal__sd_8h_source_l00188}{188}} of file \mbox{\hyperlink{stm32h7xx__hal__sd_8h_source}{stm32h7xx\+\_\+hal\+\_\+sd.\+h}}.

\mbox{\Hypertarget{struct_h_a_l___s_d___card_c_s_d_type_def_a3efc09d36dca7630467482ff7cb3b9a7}\label{struct_h_a_l___s_d___card_c_s_d_type_def_a3efc09d36dca7630467482ff7cb3b9a7}} 
\index{HAL\_SD\_CardCSDTypeDef@{HAL\_SD\_CardCSDTypeDef}!ECC@{ECC}}
\index{ECC@{ECC}!HAL\_SD\_CardCSDTypeDef@{HAL\_SD\_CardCSDTypeDef}}
\doxysubsubsection{\texorpdfstring{ECC}{ECC}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t ECC}

ECC code ~\newline
 

Definition at line \mbox{\hyperlink{stm32h7xx__hal__sd_8h_source_l00211}{211}} of file \mbox{\hyperlink{stm32h7xx__hal__sd_8h_source}{stm32h7xx\+\_\+hal\+\_\+sd.\+h}}.

\mbox{\Hypertarget{struct_h_a_l___s_d___card_c_s_d_type_def_aea3d642b78dd3174526e4743d77428ad}\label{struct_h_a_l___s_d___card_c_s_d_type_def_aea3d642b78dd3174526e4743d77428ad}} 
\index{HAL\_SD\_CardCSDTypeDef@{HAL\_SD\_CardCSDTypeDef}!EraseGrMul@{EraseGrMul}}
\index{EraseGrMul@{EraseGrMul}!HAL\_SD\_CardCSDTypeDef@{HAL\_SD\_CardCSDTypeDef}}
\doxysubsubsection{\texorpdfstring{EraseGrMul}{EraseGrMul}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t Erase\+Gr\+Mul}

Erase group size multiplier ~\newline
 

Definition at line \mbox{\hyperlink{stm32h7xx__hal__sd_8h_source_l00197}{197}} of file \mbox{\hyperlink{stm32h7xx__hal__sd_8h_source}{stm32h7xx\+\_\+hal\+\_\+sd.\+h}}.

\mbox{\Hypertarget{struct_h_a_l___s_d___card_c_s_d_type_def_a96dbafda9753916c3f8ad4403b24c930}\label{struct_h_a_l___s_d___card_c_s_d_type_def_a96dbafda9753916c3f8ad4403b24c930}} 
\index{HAL\_SD\_CardCSDTypeDef@{HAL\_SD\_CardCSDTypeDef}!EraseGrSize@{EraseGrSize}}
\index{EraseGrSize@{EraseGrSize}!HAL\_SD\_CardCSDTypeDef@{HAL\_SD\_CardCSDTypeDef}}
\doxysubsubsection{\texorpdfstring{EraseGrSize}{EraseGrSize}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t Erase\+Gr\+Size}

Erase group size ~\newline
 

Definition at line \mbox{\hyperlink{stm32h7xx__hal__sd_8h_source_l00196}{196}} of file \mbox{\hyperlink{stm32h7xx__hal__sd_8h_source}{stm32h7xx\+\_\+hal\+\_\+sd.\+h}}.

\mbox{\Hypertarget{struct_h_a_l___s_d___card_c_s_d_type_def_a14be5d923e20424fdd955ae27eba7ccb}\label{struct_h_a_l___s_d___card_c_s_d_type_def_a14be5d923e20424fdd955ae27eba7ccb}} 
\index{HAL\_SD\_CardCSDTypeDef@{HAL\_SD\_CardCSDTypeDef}!FileFormat@{FileFormat}}
\index{FileFormat@{FileFormat}!HAL\_SD\_CardCSDTypeDef@{HAL\_SD\_CardCSDTypeDef}}
\doxysubsubsection{\texorpdfstring{FileFormat}{FileFormat}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t File\+Format}

File format ~\newline
 

Definition at line \mbox{\hyperlink{stm32h7xx__hal__sd_8h_source_l00210}{210}} of file \mbox{\hyperlink{stm32h7xx__hal__sd_8h_source}{stm32h7xx\+\_\+hal\+\_\+sd.\+h}}.

\mbox{\Hypertarget{struct_h_a_l___s_d___card_c_s_d_type_def_a234f2a9ac83a1c55671026c57de3d385}\label{struct_h_a_l___s_d___card_c_s_d_type_def_a234f2a9ac83a1c55671026c57de3d385}} 
\index{HAL\_SD\_CardCSDTypeDef@{HAL\_SD\_CardCSDTypeDef}!FileFormatGroup@{FileFormatGroup}}
\index{FileFormatGroup@{FileFormatGroup}!HAL\_SD\_CardCSDTypeDef@{HAL\_SD\_CardCSDTypeDef}}
\doxysubsubsection{\texorpdfstring{FileFormatGroup}{FileFormatGroup}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t File\+Format\+Group}

File format group ~\newline
 

Definition at line \mbox{\hyperlink{stm32h7xx__hal__sd_8h_source_l00206}{206}} of file \mbox{\hyperlink{stm32h7xx__hal__sd_8h_source}{stm32h7xx\+\_\+hal\+\_\+sd.\+h}}.

\mbox{\Hypertarget{struct_h_a_l___s_d___card_c_s_d_type_def_aafc75d8a83a5dcdf8fa0cdcb08c2f9cc}\label{struct_h_a_l___s_d___card_c_s_d_type_def_aafc75d8a83a5dcdf8fa0cdcb08c2f9cc}} 
\index{HAL\_SD\_CardCSDTypeDef@{HAL\_SD\_CardCSDTypeDef}!ManDeflECC@{ManDeflECC}}
\index{ManDeflECC@{ManDeflECC}!HAL\_SD\_CardCSDTypeDef@{HAL\_SD\_CardCSDTypeDef}}
\doxysubsubsection{\texorpdfstring{ManDeflECC}{ManDeflECC}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t Man\+Defl\+ECC}

Manufacturer default ECC ~\newline
 

Definition at line \mbox{\hyperlink{stm32h7xx__hal__sd_8h_source_l00200}{200}} of file \mbox{\hyperlink{stm32h7xx__hal__sd_8h_source}{stm32h7xx\+\_\+hal\+\_\+sd.\+h}}.

\mbox{\Hypertarget{struct_h_a_l___s_d___card_c_s_d_type_def_ad19c37ce6a7a650de3de03b95e1a488e}\label{struct_h_a_l___s_d___card_c_s_d_type_def_ad19c37ce6a7a650de3de03b95e1a488e}} 
\index{HAL\_SD\_CardCSDTypeDef@{HAL\_SD\_CardCSDTypeDef}!MaxBusClkFrec@{MaxBusClkFrec}}
\index{MaxBusClkFrec@{MaxBusClkFrec}!HAL\_SD\_CardCSDTypeDef@{HAL\_SD\_CardCSDTypeDef}}
\doxysubsubsection{\texorpdfstring{MaxBusClkFrec}{MaxBusClkFrec}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t Max\+Bus\+Clk\+Frec}

Max. bus clock frequency ~\newline
 

Definition at line \mbox{\hyperlink{stm32h7xx__hal__sd_8h_source_l00182}{182}} of file \mbox{\hyperlink{stm32h7xx__hal__sd_8h_source}{stm32h7xx\+\_\+hal\+\_\+sd.\+h}}.

\mbox{\Hypertarget{struct_h_a_l___s_d___card_c_s_d_type_def_a8b39c81a21c72e11a943663b665c0e62}\label{struct_h_a_l___s_d___card_c_s_d_type_def_a8b39c81a21c72e11a943663b665c0e62}} 
\index{HAL\_SD\_CardCSDTypeDef@{HAL\_SD\_CardCSDTypeDef}!MaxRdCurrentVDDMax@{MaxRdCurrentVDDMax}}
\index{MaxRdCurrentVDDMax@{MaxRdCurrentVDDMax}!HAL\_SD\_CardCSDTypeDef@{HAL\_SD\_CardCSDTypeDef}}
\doxysubsubsection{\texorpdfstring{MaxRdCurrentVDDMax}{MaxRdCurrentVDDMax}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t Max\+Rd\+Current\+VDDMax}

Max. read current @ VDD max ~\newline
 

Definition at line \mbox{\hyperlink{stm32h7xx__hal__sd_8h_source_l00192}{192}} of file \mbox{\hyperlink{stm32h7xx__hal__sd_8h_source}{stm32h7xx\+\_\+hal\+\_\+sd.\+h}}.

\mbox{\Hypertarget{struct_h_a_l___s_d___card_c_s_d_type_def_aea135409f99cf97520e9d2e56a9449f4}\label{struct_h_a_l___s_d___card_c_s_d_type_def_aea135409f99cf97520e9d2e56a9449f4}} 
\index{HAL\_SD\_CardCSDTypeDef@{HAL\_SD\_CardCSDTypeDef}!MaxRdCurrentVDDMin@{MaxRdCurrentVDDMin}}
\index{MaxRdCurrentVDDMin@{MaxRdCurrentVDDMin}!HAL\_SD\_CardCSDTypeDef@{HAL\_SD\_CardCSDTypeDef}}
\doxysubsubsection{\texorpdfstring{MaxRdCurrentVDDMin}{MaxRdCurrentVDDMin}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t Max\+Rd\+Current\+VDDMin}

Max. read current @ VDD min ~\newline
 

Definition at line \mbox{\hyperlink{stm32h7xx__hal__sd_8h_source_l00191}{191}} of file \mbox{\hyperlink{stm32h7xx__hal__sd_8h_source}{stm32h7xx\+\_\+hal\+\_\+sd.\+h}}.

\mbox{\Hypertarget{struct_h_a_l___s_d___card_c_s_d_type_def_a3ecec0f979bbed39c2add6e37f035e2c}\label{struct_h_a_l___s_d___card_c_s_d_type_def_a3ecec0f979bbed39c2add6e37f035e2c}} 
\index{HAL\_SD\_CardCSDTypeDef@{HAL\_SD\_CardCSDTypeDef}!MaxWrBlockLen@{MaxWrBlockLen}}
\index{MaxWrBlockLen@{MaxWrBlockLen}!HAL\_SD\_CardCSDTypeDef@{HAL\_SD\_CardCSDTypeDef}}
\doxysubsubsection{\texorpdfstring{MaxWrBlockLen}{MaxWrBlockLen}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t Max\+Wr\+Block\+Len}

Max. write data block length ~\newline
 

Definition at line \mbox{\hyperlink{stm32h7xx__hal__sd_8h_source_l00202}{202}} of file \mbox{\hyperlink{stm32h7xx__hal__sd_8h_source}{stm32h7xx\+\_\+hal\+\_\+sd.\+h}}.

\mbox{\Hypertarget{struct_h_a_l___s_d___card_c_s_d_type_def_a6bd8aa3ab5956fc47f4fc14ebc75c63c}\label{struct_h_a_l___s_d___card_c_s_d_type_def_a6bd8aa3ab5956fc47f4fc14ebc75c63c}} 
\index{HAL\_SD\_CardCSDTypeDef@{HAL\_SD\_CardCSDTypeDef}!MaxWrCurrentVDDMax@{MaxWrCurrentVDDMax}}
\index{MaxWrCurrentVDDMax@{MaxWrCurrentVDDMax}!HAL\_SD\_CardCSDTypeDef@{HAL\_SD\_CardCSDTypeDef}}
\doxysubsubsection{\texorpdfstring{MaxWrCurrentVDDMax}{MaxWrCurrentVDDMax}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t Max\+Wr\+Current\+VDDMax}

Max. write current @ VDD max ~\newline
 

Definition at line \mbox{\hyperlink{stm32h7xx__hal__sd_8h_source_l00194}{194}} of file \mbox{\hyperlink{stm32h7xx__hal__sd_8h_source}{stm32h7xx\+\_\+hal\+\_\+sd.\+h}}.

\mbox{\Hypertarget{struct_h_a_l___s_d___card_c_s_d_type_def_a8ff37a1a43994f6e86e965b6d39d069c}\label{struct_h_a_l___s_d___card_c_s_d_type_def_a8ff37a1a43994f6e86e965b6d39d069c}} 
\index{HAL\_SD\_CardCSDTypeDef@{HAL\_SD\_CardCSDTypeDef}!MaxWrCurrentVDDMin@{MaxWrCurrentVDDMin}}
\index{MaxWrCurrentVDDMin@{MaxWrCurrentVDDMin}!HAL\_SD\_CardCSDTypeDef@{HAL\_SD\_CardCSDTypeDef}}
\doxysubsubsection{\texorpdfstring{MaxWrCurrentVDDMin}{MaxWrCurrentVDDMin}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t Max\+Wr\+Current\+VDDMin}

Max. write current @ VDD min ~\newline
 

Definition at line \mbox{\hyperlink{stm32h7xx__hal__sd_8h_source_l00193}{193}} of file \mbox{\hyperlink{stm32h7xx__hal__sd_8h_source}{stm32h7xx\+\_\+hal\+\_\+sd.\+h}}.

\mbox{\Hypertarget{struct_h_a_l___s_d___card_c_s_d_type_def_a2feb865472efa95b88c23bdcb816d6cf}\label{struct_h_a_l___s_d___card_c_s_d_type_def_a2feb865472efa95b88c23bdcb816d6cf}} 
\index{HAL\_SD\_CardCSDTypeDef@{HAL\_SD\_CardCSDTypeDef}!NSAC@{NSAC}}
\index{NSAC@{NSAC}!HAL\_SD\_CardCSDTypeDef@{HAL\_SD\_CardCSDTypeDef}}
\doxysubsubsection{\texorpdfstring{NSAC}{NSAC}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t NSAC}

Data read access time 2 in CLK cycles 

Definition at line \mbox{\hyperlink{stm32h7xx__hal__sd_8h_source_l00181}{181}} of file \mbox{\hyperlink{stm32h7xx__hal__sd_8h_source}{stm32h7xx\+\_\+hal\+\_\+sd.\+h}}.

\mbox{\Hypertarget{struct_h_a_l___s_d___card_c_s_d_type_def_a4c66cb162cf97298f346741c666f4af6}\label{struct_h_a_l___s_d___card_c_s_d_type_def_a4c66cb162cf97298f346741c666f4af6}} 
\index{HAL\_SD\_CardCSDTypeDef@{HAL\_SD\_CardCSDTypeDef}!PartBlockRead@{PartBlockRead}}
\index{PartBlockRead@{PartBlockRead}!HAL\_SD\_CardCSDTypeDef@{HAL\_SD\_CardCSDTypeDef}}
\doxysubsubsection{\texorpdfstring{PartBlockRead}{PartBlockRead}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t Part\+Block\+Read}

Partial blocks for read allowed ~\newline
 

Definition at line \mbox{\hyperlink{stm32h7xx__hal__sd_8h_source_l00185}{185}} of file \mbox{\hyperlink{stm32h7xx__hal__sd_8h_source}{stm32h7xx\+\_\+hal\+\_\+sd.\+h}}.

\mbox{\Hypertarget{struct_h_a_l___s_d___card_c_s_d_type_def_a096bcda49788fb17f0da13ebf1eb127a}\label{struct_h_a_l___s_d___card_c_s_d_type_def_a096bcda49788fb17f0da13ebf1eb127a}} 
\index{HAL\_SD\_CardCSDTypeDef@{HAL\_SD\_CardCSDTypeDef}!PermWrProtect@{PermWrProtect}}
\index{PermWrProtect@{PermWrProtect}!HAL\_SD\_CardCSDTypeDef@{HAL\_SD\_CardCSDTypeDef}}
\doxysubsubsection{\texorpdfstring{PermWrProtect}{PermWrProtect}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t Perm\+Wr\+Protect}

Permanent write protection ~\newline
 

Definition at line \mbox{\hyperlink{stm32h7xx__hal__sd_8h_source_l00208}{208}} of file \mbox{\hyperlink{stm32h7xx__hal__sd_8h_source}{stm32h7xx\+\_\+hal\+\_\+sd.\+h}}.

\mbox{\Hypertarget{struct_h_a_l___s_d___card_c_s_d_type_def_a7a1fa559e249b20e069c348245976763}\label{struct_h_a_l___s_d___card_c_s_d_type_def_a7a1fa559e249b20e069c348245976763}} 
\index{HAL\_SD\_CardCSDTypeDef@{HAL\_SD\_CardCSDTypeDef}!RdBlockLen@{RdBlockLen}}
\index{RdBlockLen@{RdBlockLen}!HAL\_SD\_CardCSDTypeDef@{HAL\_SD\_CardCSDTypeDef}}
\doxysubsubsection{\texorpdfstring{RdBlockLen}{RdBlockLen}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t Rd\+Block\+Len}

Max. read data block length ~\newline
 

Definition at line \mbox{\hyperlink{stm32h7xx__hal__sd_8h_source_l00184}{184}} of file \mbox{\hyperlink{stm32h7xx__hal__sd_8h_source}{stm32h7xx\+\_\+hal\+\_\+sd.\+h}}.

\mbox{\Hypertarget{struct_h_a_l___s_d___card_c_s_d_type_def_a9d483b8d155ddbafc010b60bc30bc51e}\label{struct_h_a_l___s_d___card_c_s_d_type_def_a9d483b8d155ddbafc010b60bc30bc51e}} 
\index{HAL\_SD\_CardCSDTypeDef@{HAL\_SD\_CardCSDTypeDef}!RdBlockMisalign@{RdBlockMisalign}}
\index{RdBlockMisalign@{RdBlockMisalign}!HAL\_SD\_CardCSDTypeDef@{HAL\_SD\_CardCSDTypeDef}}
\doxysubsubsection{\texorpdfstring{RdBlockMisalign}{RdBlockMisalign}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t Rd\+Block\+Misalign}

Read block misalignment ~\newline
 

Definition at line \mbox{\hyperlink{stm32h7xx__hal__sd_8h_source_l00187}{187}} of file \mbox{\hyperlink{stm32h7xx__hal__sd_8h_source}{stm32h7xx\+\_\+hal\+\_\+sd.\+h}}.

\mbox{\Hypertarget{struct_h_a_l___s_d___card_c_s_d_type_def_ac9843a634495bac73b5e65146e89f9cc}\label{struct_h_a_l___s_d___card_c_s_d_type_def_ac9843a634495bac73b5e65146e89f9cc}} 
\index{HAL\_SD\_CardCSDTypeDef@{HAL\_SD\_CardCSDTypeDef}!Reserved1@{Reserved1}}
\index{Reserved1@{Reserved1}!HAL\_SD\_CardCSDTypeDef@{HAL\_SD\_CardCSDTypeDef}}
\doxysubsubsection{\texorpdfstring{Reserved1}{Reserved1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t Reserved1}

Reserved ~\newline
 

Definition at line \mbox{\hyperlink{stm32h7xx__hal__sd_8h_source_l00179}{179}} of file \mbox{\hyperlink{stm32h7xx__hal__sd_8h_source}{stm32h7xx\+\_\+hal\+\_\+sd.\+h}}.

\mbox{\Hypertarget{struct_h_a_l___s_d___card_c_s_d_type_def_a55a84ecf36ffd2394f136b19e4fec179}\label{struct_h_a_l___s_d___card_c_s_d_type_def_a55a84ecf36ffd2394f136b19e4fec179}} 
\index{HAL\_SD\_CardCSDTypeDef@{HAL\_SD\_CardCSDTypeDef}!Reserved2@{Reserved2}}
\index{Reserved2@{Reserved2}!HAL\_SD\_CardCSDTypeDef@{HAL\_SD\_CardCSDTypeDef}}
\doxysubsubsection{\texorpdfstring{Reserved2}{Reserved2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t Reserved2}

Reserved ~\newline
 

Definition at line \mbox{\hyperlink{stm32h7xx__hal__sd_8h_source_l00189}{189}} of file \mbox{\hyperlink{stm32h7xx__hal__sd_8h_source}{stm32h7xx\+\_\+hal\+\_\+sd.\+h}}.

\mbox{\Hypertarget{struct_h_a_l___s_d___card_c_s_d_type_def_a8566e1ff11b03b09e0f2add8943f6d16}\label{struct_h_a_l___s_d___card_c_s_d_type_def_a8566e1ff11b03b09e0f2add8943f6d16}} 
\index{HAL\_SD\_CardCSDTypeDef@{HAL\_SD\_CardCSDTypeDef}!Reserved3@{Reserved3}}
\index{Reserved3@{Reserved3}!HAL\_SD\_CardCSDTypeDef@{HAL\_SD\_CardCSDTypeDef}}
\doxysubsubsection{\texorpdfstring{Reserved3}{Reserved3}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t Reserved3}

Reserved ~\newline
 

Definition at line \mbox{\hyperlink{stm32h7xx__hal__sd_8h_source_l00204}{204}} of file \mbox{\hyperlink{stm32h7xx__hal__sd_8h_source}{stm32h7xx\+\_\+hal\+\_\+sd.\+h}}.

\mbox{\Hypertarget{struct_h_a_l___s_d___card_c_s_d_type_def_a2f8a5fea8fd06a7dd69f99cf2ea03e17}\label{struct_h_a_l___s_d___card_c_s_d_type_def_a2f8a5fea8fd06a7dd69f99cf2ea03e17}} 
\index{HAL\_SD\_CardCSDTypeDef@{HAL\_SD\_CardCSDTypeDef}!Reserved4@{Reserved4}}
\index{Reserved4@{Reserved4}!HAL\_SD\_CardCSDTypeDef@{HAL\_SD\_CardCSDTypeDef}}
\doxysubsubsection{\texorpdfstring{Reserved4}{Reserved4}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t Reserved4}

Always 1 ~\newline
 

Definition at line \mbox{\hyperlink{stm32h7xx__hal__sd_8h_source_l00213}{213}} of file \mbox{\hyperlink{stm32h7xx__hal__sd_8h_source}{stm32h7xx\+\_\+hal\+\_\+sd.\+h}}.

\mbox{\Hypertarget{struct_h_a_l___s_d___card_c_s_d_type_def_a5bee7b8cc2dc3a2b68bd8b59abb1327c}\label{struct_h_a_l___s_d___card_c_s_d_type_def_a5bee7b8cc2dc3a2b68bd8b59abb1327c}} 
\index{HAL\_SD\_CardCSDTypeDef@{HAL\_SD\_CardCSDTypeDef}!SysSpecVersion@{SysSpecVersion}}
\index{SysSpecVersion@{SysSpecVersion}!HAL\_SD\_CardCSDTypeDef@{HAL\_SD\_CardCSDTypeDef}}
\doxysubsubsection{\texorpdfstring{SysSpecVersion}{SysSpecVersion}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t Sys\+Spec\+Version}

System specification version ~\newline
 

Definition at line \mbox{\hyperlink{stm32h7xx__hal__sd_8h_source_l00178}{178}} of file \mbox{\hyperlink{stm32h7xx__hal__sd_8h_source}{stm32h7xx\+\_\+hal\+\_\+sd.\+h}}.

\mbox{\Hypertarget{struct_h_a_l___s_d___card_c_s_d_type_def_a4b4e0259e42c6c07fd6c9001571a7132}\label{struct_h_a_l___s_d___card_c_s_d_type_def_a4b4e0259e42c6c07fd6c9001571a7132}} 
\index{HAL\_SD\_CardCSDTypeDef@{HAL\_SD\_CardCSDTypeDef}!TAAC@{TAAC}}
\index{TAAC@{TAAC}!HAL\_SD\_CardCSDTypeDef@{HAL\_SD\_CardCSDTypeDef}}
\doxysubsubsection{\texorpdfstring{TAAC}{TAAC}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t TAAC}

Data read access time 1 ~\newline
 

Definition at line \mbox{\hyperlink{stm32h7xx__hal__sd_8h_source_l00180}{180}} of file \mbox{\hyperlink{stm32h7xx__hal__sd_8h_source}{stm32h7xx\+\_\+hal\+\_\+sd.\+h}}.

\mbox{\Hypertarget{struct_h_a_l___s_d___card_c_s_d_type_def_a2a84023dae537b70ba488cc0174f20c3}\label{struct_h_a_l___s_d___card_c_s_d_type_def_a2a84023dae537b70ba488cc0174f20c3}} 
\index{HAL\_SD\_CardCSDTypeDef@{HAL\_SD\_CardCSDTypeDef}!TempWrProtect@{TempWrProtect}}
\index{TempWrProtect@{TempWrProtect}!HAL\_SD\_CardCSDTypeDef@{HAL\_SD\_CardCSDTypeDef}}
\doxysubsubsection{\texorpdfstring{TempWrProtect}{TempWrProtect}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t Temp\+Wr\+Protect}

Temporary write protection ~\newline
 

Definition at line \mbox{\hyperlink{stm32h7xx__hal__sd_8h_source_l00209}{209}} of file \mbox{\hyperlink{stm32h7xx__hal__sd_8h_source}{stm32h7xx\+\_\+hal\+\_\+sd.\+h}}.

\mbox{\Hypertarget{struct_h_a_l___s_d___card_c_s_d_type_def_ab3fe605b53bee8189e44382c93688b3f}\label{struct_h_a_l___s_d___card_c_s_d_type_def_ab3fe605b53bee8189e44382c93688b3f}} 
\index{HAL\_SD\_CardCSDTypeDef@{HAL\_SD\_CardCSDTypeDef}!WrBlockMisalign@{WrBlockMisalign}}
\index{WrBlockMisalign@{WrBlockMisalign}!HAL\_SD\_CardCSDTypeDef@{HAL\_SD\_CardCSDTypeDef}}
\doxysubsubsection{\texorpdfstring{WrBlockMisalign}{WrBlockMisalign}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t Wr\+Block\+Misalign}

Write block misalignment ~\newline
 

Definition at line \mbox{\hyperlink{stm32h7xx__hal__sd_8h_source_l00186}{186}} of file \mbox{\hyperlink{stm32h7xx__hal__sd_8h_source}{stm32h7xx\+\_\+hal\+\_\+sd.\+h}}.

\mbox{\Hypertarget{struct_h_a_l___s_d___card_c_s_d_type_def_ac66136366108ea89eaf1dc1079c1d7e5}\label{struct_h_a_l___s_d___card_c_s_d_type_def_ac66136366108ea89eaf1dc1079c1d7e5}} 
\index{HAL\_SD\_CardCSDTypeDef@{HAL\_SD\_CardCSDTypeDef}!WriteBlockPaPartial@{WriteBlockPaPartial}}
\index{WriteBlockPaPartial@{WriteBlockPaPartial}!HAL\_SD\_CardCSDTypeDef@{HAL\_SD\_CardCSDTypeDef}}
\doxysubsubsection{\texorpdfstring{WriteBlockPaPartial}{WriteBlockPaPartial}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t Write\+Block\+Pa\+Partial}

Partial blocks for write allowed ~\newline
 

Definition at line \mbox{\hyperlink{stm32h7xx__hal__sd_8h_source_l00203}{203}} of file \mbox{\hyperlink{stm32h7xx__hal__sd_8h_source}{stm32h7xx\+\_\+hal\+\_\+sd.\+h}}.

\mbox{\Hypertarget{struct_h_a_l___s_d___card_c_s_d_type_def_a7549d3c84c26614527ef4d4dc373c424}\label{struct_h_a_l___s_d___card_c_s_d_type_def_a7549d3c84c26614527ef4d4dc373c424}} 
\index{HAL\_SD\_CardCSDTypeDef@{HAL\_SD\_CardCSDTypeDef}!WrProtectGrEnable@{WrProtectGrEnable}}
\index{WrProtectGrEnable@{WrProtectGrEnable}!HAL\_SD\_CardCSDTypeDef@{HAL\_SD\_CardCSDTypeDef}}
\doxysubsubsection{\texorpdfstring{WrProtectGrEnable}{WrProtectGrEnable}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t Wr\+Protect\+Gr\+Enable}

Write protect group enable ~\newline
 

Definition at line \mbox{\hyperlink{stm32h7xx__hal__sd_8h_source_l00199}{199}} of file \mbox{\hyperlink{stm32h7xx__hal__sd_8h_source}{stm32h7xx\+\_\+hal\+\_\+sd.\+h}}.

\mbox{\Hypertarget{struct_h_a_l___s_d___card_c_s_d_type_def_a0552ce13300a8beb44e5e100f0eeb4ac}\label{struct_h_a_l___s_d___card_c_s_d_type_def_a0552ce13300a8beb44e5e100f0eeb4ac}} 
\index{HAL\_SD\_CardCSDTypeDef@{HAL\_SD\_CardCSDTypeDef}!WrProtectGrSize@{WrProtectGrSize}}
\index{WrProtectGrSize@{WrProtectGrSize}!HAL\_SD\_CardCSDTypeDef@{HAL\_SD\_CardCSDTypeDef}}
\doxysubsubsection{\texorpdfstring{WrProtectGrSize}{WrProtectGrSize}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t Wr\+Protect\+Gr\+Size}

Write protect group size ~\newline
 

Definition at line \mbox{\hyperlink{stm32h7xx__hal__sd_8h_source_l00198}{198}} of file \mbox{\hyperlink{stm32h7xx__hal__sd_8h_source}{stm32h7xx\+\_\+hal\+\_\+sd.\+h}}.

\mbox{\Hypertarget{struct_h_a_l___s_d___card_c_s_d_type_def_a76c3915c8c09f248c6654297ac502c62}\label{struct_h_a_l___s_d___card_c_s_d_type_def_a76c3915c8c09f248c6654297ac502c62}} 
\index{HAL\_SD\_CardCSDTypeDef@{HAL\_SD\_CardCSDTypeDef}!WrSpeedFact@{WrSpeedFact}}
\index{WrSpeedFact@{WrSpeedFact}!HAL\_SD\_CardCSDTypeDef@{HAL\_SD\_CardCSDTypeDef}}
\doxysubsubsection{\texorpdfstring{WrSpeedFact}{WrSpeedFact}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t Wr\+Speed\+Fact}

Write speed factor ~\newline
 

Definition at line \mbox{\hyperlink{stm32h7xx__hal__sd_8h_source_l00201}{201}} of file \mbox{\hyperlink{stm32h7xx__hal__sd_8h_source}{stm32h7xx\+\_\+hal\+\_\+sd.\+h}}.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/\+Roth/\+STM32\+Cube\+IDE/workspace\+\_\+1.\+11.\+0/\+TRex/lib/hal/\+Drivers/\+STM32\+H7xx\+\_\+\+HAL\+\_\+\+Driver/\+Inc/\mbox{\hyperlink{stm32h7xx__hal__sd_8h}{stm32h7xx\+\_\+hal\+\_\+sd.\+h}}\end{DoxyCompactItemize}
