{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1542844773524 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Create Symbol File Quartus Prime " "Running Quartus Prime Create Symbol File" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1542844773524 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 21 20:59:33 2018 " "Processing started: Wed Nov 21 20:59:33 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1542844773524 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1542844773524 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TPF00 -c TPF00 --generate_symbol=C:/Users/Male/Desktop/Electro3/TPF/tpf-team-2/QUARTUS_TPF/PosPant.v " "Command: quartus_map --read_settings_files=on --write_settings_files=off TPF00 -c TPF00 --generate_symbol=C:/Users/Male/Desktop/Electro3/TPF/tpf-team-2/QUARTUS_TPF/PosPant.v" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1542844773524 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "disp2 Disp2 pospant.v(17) " "Verilog HDL Declaration information at pospant.v(17): object \"disp2\" differs only in case from object \"Disp2\" in the same scope" {  } { { "pospant.v" "" { Text "C:/Users/Male/Desktop/Electro3/TPF/tpf-team-2/QUARTUS_TPF/pospant.v" 17 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1542844774649 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "disp3 Disp3 pospant.v(18) " "Verilog HDL Declaration information at pospant.v(18): object \"disp3\" differs only in case from object \"Disp3\" in the same scope" {  } { { "pospant.v" "" { Text "C:/Users/Male/Desktop/Electro3/TPF/tpf-team-2/QUARTUS_TPF/pospant.v" 18 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1542844774649 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "disp4 Disp4 pospant.v(19) " "Verilog HDL Declaration information at pospant.v(19): object \"disp4\" differs only in case from object \"Disp4\" in the same scope" {  } { { "pospant.v" "" { Text "C:/Users/Male/Desktop/Electro3/TPF/tpf-team-2/QUARTUS_TPF/pospant.v" 19 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1542844774649 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "disp5 Disp5 pospant.v(20) " "Verilog HDL Declaration information at pospant.v(20): object \"disp5\" differs only in case from object \"Disp5\" in the same scope" {  } { { "pospant.v" "" { Text "C:/Users/Male/Desktop/Electro3/TPF/tpf-team-2/QUARTUS_TPF/pospant.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1542844774649 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "disp6 Disp6 pospant.v(21) " "Verilog HDL Declaration information at pospant.v(21): object \"disp6\" differs only in case from object \"Disp6\" in the same scope" {  } { { "pospant.v" "" { Text "C:/Users/Male/Desktop/Electro3/TPF/tpf-team-2/QUARTUS_TPF/pospant.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1542844774649 ""}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "BLOCKSIZE pospant.v(32) " "Verilog HDL or VHDL information at pospant.v(32): object \"BLOCKSIZE\" declared but not used" {  } { { "pospant.v" "" { Text "C:/Users/Male/Desktop/Electro3/TPF/tpf-team-2/QUARTUS_TPF/pospant.v" 32 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 1 0 "Design Software" 0 -1 1542844774649 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Create Symbol File 0 s 0 s Quartus Prime " "Quartus Prime Create Symbol File was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4679 " "Peak virtual memory: 4679 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1542844774664 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 21 20:59:34 2018 " "Processing ended: Wed Nov 21 20:59:34 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1542844774664 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1542844774664 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1542844774664 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1542844774664 ""}
