
ex1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007818  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000398  080079b8  080079b8  000089b8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007d50  08007d50  000091d8  2**0
                  CONTENTS
  4 .ARM          00000008  08007d50  08007d50  00008d50  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007d58  08007d58  000091d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007d58  08007d58  00008d58  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08007d5c  08007d5c  00008d5c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d8  20000000  08007d60  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002c4  200001d8  08007f38  000091d8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000049c  08007f38  0000949c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000091d8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000ec5a  00000000  00000000  00009208  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000230b  00000000  00000000  00017e62  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000e30  00000000  00000000  0001a170  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000b0f  00000000  00000000  0001afa0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018646  00000000  00000000  0001baaf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001091d  00000000  00000000  000340f5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009bc2a  00000000  00000000  00044a12  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000e063c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004b98  00000000  00000000  000e0680  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005d  00000000  00000000  000e5218  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001d8 	.word	0x200001d8
 80001bc:	00000000 	.word	0x00000000
 80001c0:	080079a0 	.word	0x080079a0

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001dc 	.word	0x200001dc
 80001dc:	080079a0 	.word	0x080079a0

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	@ 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_uldivmod>:
 8000bb8:	b953      	cbnz	r3, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bba:	b94a      	cbnz	r2, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bbc:	2900      	cmp	r1, #0
 8000bbe:	bf08      	it	eq
 8000bc0:	2800      	cmpeq	r0, #0
 8000bc2:	bf1c      	itt	ne
 8000bc4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bc8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bcc:	f000 b96a 	b.w	8000ea4 <__aeabi_idiv0>
 8000bd0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bd4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bd8:	f000 f806 	bl	8000be8 <__udivmoddi4>
 8000bdc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000be0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000be4:	b004      	add	sp, #16
 8000be6:	4770      	bx	lr

08000be8 <__udivmoddi4>:
 8000be8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bec:	9d08      	ldr	r5, [sp, #32]
 8000bee:	460c      	mov	r4, r1
 8000bf0:	2b00      	cmp	r3, #0
 8000bf2:	d14e      	bne.n	8000c92 <__udivmoddi4+0xaa>
 8000bf4:	4694      	mov	ip, r2
 8000bf6:	458c      	cmp	ip, r1
 8000bf8:	4686      	mov	lr, r0
 8000bfa:	fab2 f282 	clz	r2, r2
 8000bfe:	d962      	bls.n	8000cc6 <__udivmoddi4+0xde>
 8000c00:	b14a      	cbz	r2, 8000c16 <__udivmoddi4+0x2e>
 8000c02:	f1c2 0320 	rsb	r3, r2, #32
 8000c06:	4091      	lsls	r1, r2
 8000c08:	fa20 f303 	lsr.w	r3, r0, r3
 8000c0c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c10:	4319      	orrs	r1, r3
 8000c12:	fa00 fe02 	lsl.w	lr, r0, r2
 8000c16:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c1a:	fa1f f68c 	uxth.w	r6, ip
 8000c1e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000c22:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000c26:	fb07 1114 	mls	r1, r7, r4, r1
 8000c2a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c2e:	fb04 f106 	mul.w	r1, r4, r6
 8000c32:	4299      	cmp	r1, r3
 8000c34:	d90a      	bls.n	8000c4c <__udivmoddi4+0x64>
 8000c36:	eb1c 0303 	adds.w	r3, ip, r3
 8000c3a:	f104 30ff 	add.w	r0, r4, #4294967295
 8000c3e:	f080 8112 	bcs.w	8000e66 <__udivmoddi4+0x27e>
 8000c42:	4299      	cmp	r1, r3
 8000c44:	f240 810f 	bls.w	8000e66 <__udivmoddi4+0x27e>
 8000c48:	3c02      	subs	r4, #2
 8000c4a:	4463      	add	r3, ip
 8000c4c:	1a59      	subs	r1, r3, r1
 8000c4e:	fa1f f38e 	uxth.w	r3, lr
 8000c52:	fbb1 f0f7 	udiv	r0, r1, r7
 8000c56:	fb07 1110 	mls	r1, r7, r0, r1
 8000c5a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c5e:	fb00 f606 	mul.w	r6, r0, r6
 8000c62:	429e      	cmp	r6, r3
 8000c64:	d90a      	bls.n	8000c7c <__udivmoddi4+0x94>
 8000c66:	eb1c 0303 	adds.w	r3, ip, r3
 8000c6a:	f100 31ff 	add.w	r1, r0, #4294967295
 8000c6e:	f080 80fc 	bcs.w	8000e6a <__udivmoddi4+0x282>
 8000c72:	429e      	cmp	r6, r3
 8000c74:	f240 80f9 	bls.w	8000e6a <__udivmoddi4+0x282>
 8000c78:	4463      	add	r3, ip
 8000c7a:	3802      	subs	r0, #2
 8000c7c:	1b9b      	subs	r3, r3, r6
 8000c7e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000c82:	2100      	movs	r1, #0
 8000c84:	b11d      	cbz	r5, 8000c8e <__udivmoddi4+0xa6>
 8000c86:	40d3      	lsrs	r3, r2
 8000c88:	2200      	movs	r2, #0
 8000c8a:	e9c5 3200 	strd	r3, r2, [r5]
 8000c8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c92:	428b      	cmp	r3, r1
 8000c94:	d905      	bls.n	8000ca2 <__udivmoddi4+0xba>
 8000c96:	b10d      	cbz	r5, 8000c9c <__udivmoddi4+0xb4>
 8000c98:	e9c5 0100 	strd	r0, r1, [r5]
 8000c9c:	2100      	movs	r1, #0
 8000c9e:	4608      	mov	r0, r1
 8000ca0:	e7f5      	b.n	8000c8e <__udivmoddi4+0xa6>
 8000ca2:	fab3 f183 	clz	r1, r3
 8000ca6:	2900      	cmp	r1, #0
 8000ca8:	d146      	bne.n	8000d38 <__udivmoddi4+0x150>
 8000caa:	42a3      	cmp	r3, r4
 8000cac:	d302      	bcc.n	8000cb4 <__udivmoddi4+0xcc>
 8000cae:	4290      	cmp	r0, r2
 8000cb0:	f0c0 80f0 	bcc.w	8000e94 <__udivmoddi4+0x2ac>
 8000cb4:	1a86      	subs	r6, r0, r2
 8000cb6:	eb64 0303 	sbc.w	r3, r4, r3
 8000cba:	2001      	movs	r0, #1
 8000cbc:	2d00      	cmp	r5, #0
 8000cbe:	d0e6      	beq.n	8000c8e <__udivmoddi4+0xa6>
 8000cc0:	e9c5 6300 	strd	r6, r3, [r5]
 8000cc4:	e7e3      	b.n	8000c8e <__udivmoddi4+0xa6>
 8000cc6:	2a00      	cmp	r2, #0
 8000cc8:	f040 8090 	bne.w	8000dec <__udivmoddi4+0x204>
 8000ccc:	eba1 040c 	sub.w	r4, r1, ip
 8000cd0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000cd4:	fa1f f78c 	uxth.w	r7, ip
 8000cd8:	2101      	movs	r1, #1
 8000cda:	fbb4 f6f8 	udiv	r6, r4, r8
 8000cde:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000ce2:	fb08 4416 	mls	r4, r8, r6, r4
 8000ce6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000cea:	fb07 f006 	mul.w	r0, r7, r6
 8000cee:	4298      	cmp	r0, r3
 8000cf0:	d908      	bls.n	8000d04 <__udivmoddi4+0x11c>
 8000cf2:	eb1c 0303 	adds.w	r3, ip, r3
 8000cf6:	f106 34ff 	add.w	r4, r6, #4294967295
 8000cfa:	d202      	bcs.n	8000d02 <__udivmoddi4+0x11a>
 8000cfc:	4298      	cmp	r0, r3
 8000cfe:	f200 80cd 	bhi.w	8000e9c <__udivmoddi4+0x2b4>
 8000d02:	4626      	mov	r6, r4
 8000d04:	1a1c      	subs	r4, r3, r0
 8000d06:	fa1f f38e 	uxth.w	r3, lr
 8000d0a:	fbb4 f0f8 	udiv	r0, r4, r8
 8000d0e:	fb08 4410 	mls	r4, r8, r0, r4
 8000d12:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d16:	fb00 f707 	mul.w	r7, r0, r7
 8000d1a:	429f      	cmp	r7, r3
 8000d1c:	d908      	bls.n	8000d30 <__udivmoddi4+0x148>
 8000d1e:	eb1c 0303 	adds.w	r3, ip, r3
 8000d22:	f100 34ff 	add.w	r4, r0, #4294967295
 8000d26:	d202      	bcs.n	8000d2e <__udivmoddi4+0x146>
 8000d28:	429f      	cmp	r7, r3
 8000d2a:	f200 80b0 	bhi.w	8000e8e <__udivmoddi4+0x2a6>
 8000d2e:	4620      	mov	r0, r4
 8000d30:	1bdb      	subs	r3, r3, r7
 8000d32:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d36:	e7a5      	b.n	8000c84 <__udivmoddi4+0x9c>
 8000d38:	f1c1 0620 	rsb	r6, r1, #32
 8000d3c:	408b      	lsls	r3, r1
 8000d3e:	fa22 f706 	lsr.w	r7, r2, r6
 8000d42:	431f      	orrs	r7, r3
 8000d44:	fa20 fc06 	lsr.w	ip, r0, r6
 8000d48:	fa04 f301 	lsl.w	r3, r4, r1
 8000d4c:	ea43 030c 	orr.w	r3, r3, ip
 8000d50:	40f4      	lsrs	r4, r6
 8000d52:	fa00 f801 	lsl.w	r8, r0, r1
 8000d56:	0c38      	lsrs	r0, r7, #16
 8000d58:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000d5c:	fbb4 fef0 	udiv	lr, r4, r0
 8000d60:	fa1f fc87 	uxth.w	ip, r7
 8000d64:	fb00 441e 	mls	r4, r0, lr, r4
 8000d68:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000d6c:	fb0e f90c 	mul.w	r9, lr, ip
 8000d70:	45a1      	cmp	r9, r4
 8000d72:	fa02 f201 	lsl.w	r2, r2, r1
 8000d76:	d90a      	bls.n	8000d8e <__udivmoddi4+0x1a6>
 8000d78:	193c      	adds	r4, r7, r4
 8000d7a:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000d7e:	f080 8084 	bcs.w	8000e8a <__udivmoddi4+0x2a2>
 8000d82:	45a1      	cmp	r9, r4
 8000d84:	f240 8081 	bls.w	8000e8a <__udivmoddi4+0x2a2>
 8000d88:	f1ae 0e02 	sub.w	lr, lr, #2
 8000d8c:	443c      	add	r4, r7
 8000d8e:	eba4 0409 	sub.w	r4, r4, r9
 8000d92:	fa1f f983 	uxth.w	r9, r3
 8000d96:	fbb4 f3f0 	udiv	r3, r4, r0
 8000d9a:	fb00 4413 	mls	r4, r0, r3, r4
 8000d9e:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000da2:	fb03 fc0c 	mul.w	ip, r3, ip
 8000da6:	45a4      	cmp	ip, r4
 8000da8:	d907      	bls.n	8000dba <__udivmoddi4+0x1d2>
 8000daa:	193c      	adds	r4, r7, r4
 8000dac:	f103 30ff 	add.w	r0, r3, #4294967295
 8000db0:	d267      	bcs.n	8000e82 <__udivmoddi4+0x29a>
 8000db2:	45a4      	cmp	ip, r4
 8000db4:	d965      	bls.n	8000e82 <__udivmoddi4+0x29a>
 8000db6:	3b02      	subs	r3, #2
 8000db8:	443c      	add	r4, r7
 8000dba:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000dbe:	fba0 9302 	umull	r9, r3, r0, r2
 8000dc2:	eba4 040c 	sub.w	r4, r4, ip
 8000dc6:	429c      	cmp	r4, r3
 8000dc8:	46ce      	mov	lr, r9
 8000dca:	469c      	mov	ip, r3
 8000dcc:	d351      	bcc.n	8000e72 <__udivmoddi4+0x28a>
 8000dce:	d04e      	beq.n	8000e6e <__udivmoddi4+0x286>
 8000dd0:	b155      	cbz	r5, 8000de8 <__udivmoddi4+0x200>
 8000dd2:	ebb8 030e 	subs.w	r3, r8, lr
 8000dd6:	eb64 040c 	sbc.w	r4, r4, ip
 8000dda:	fa04 f606 	lsl.w	r6, r4, r6
 8000dde:	40cb      	lsrs	r3, r1
 8000de0:	431e      	orrs	r6, r3
 8000de2:	40cc      	lsrs	r4, r1
 8000de4:	e9c5 6400 	strd	r6, r4, [r5]
 8000de8:	2100      	movs	r1, #0
 8000dea:	e750      	b.n	8000c8e <__udivmoddi4+0xa6>
 8000dec:	f1c2 0320 	rsb	r3, r2, #32
 8000df0:	fa20 f103 	lsr.w	r1, r0, r3
 8000df4:	fa0c fc02 	lsl.w	ip, ip, r2
 8000df8:	fa24 f303 	lsr.w	r3, r4, r3
 8000dfc:	4094      	lsls	r4, r2
 8000dfe:	430c      	orrs	r4, r1
 8000e00:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e04:	fa00 fe02 	lsl.w	lr, r0, r2
 8000e08:	fa1f f78c 	uxth.w	r7, ip
 8000e0c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e10:	fb08 3110 	mls	r1, r8, r0, r3
 8000e14:	0c23      	lsrs	r3, r4, #16
 8000e16:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e1a:	fb00 f107 	mul.w	r1, r0, r7
 8000e1e:	4299      	cmp	r1, r3
 8000e20:	d908      	bls.n	8000e34 <__udivmoddi4+0x24c>
 8000e22:	eb1c 0303 	adds.w	r3, ip, r3
 8000e26:	f100 36ff 	add.w	r6, r0, #4294967295
 8000e2a:	d22c      	bcs.n	8000e86 <__udivmoddi4+0x29e>
 8000e2c:	4299      	cmp	r1, r3
 8000e2e:	d92a      	bls.n	8000e86 <__udivmoddi4+0x29e>
 8000e30:	3802      	subs	r0, #2
 8000e32:	4463      	add	r3, ip
 8000e34:	1a5b      	subs	r3, r3, r1
 8000e36:	b2a4      	uxth	r4, r4
 8000e38:	fbb3 f1f8 	udiv	r1, r3, r8
 8000e3c:	fb08 3311 	mls	r3, r8, r1, r3
 8000e40:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000e44:	fb01 f307 	mul.w	r3, r1, r7
 8000e48:	42a3      	cmp	r3, r4
 8000e4a:	d908      	bls.n	8000e5e <__udivmoddi4+0x276>
 8000e4c:	eb1c 0404 	adds.w	r4, ip, r4
 8000e50:	f101 36ff 	add.w	r6, r1, #4294967295
 8000e54:	d213      	bcs.n	8000e7e <__udivmoddi4+0x296>
 8000e56:	42a3      	cmp	r3, r4
 8000e58:	d911      	bls.n	8000e7e <__udivmoddi4+0x296>
 8000e5a:	3902      	subs	r1, #2
 8000e5c:	4464      	add	r4, ip
 8000e5e:	1ae4      	subs	r4, r4, r3
 8000e60:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000e64:	e739      	b.n	8000cda <__udivmoddi4+0xf2>
 8000e66:	4604      	mov	r4, r0
 8000e68:	e6f0      	b.n	8000c4c <__udivmoddi4+0x64>
 8000e6a:	4608      	mov	r0, r1
 8000e6c:	e706      	b.n	8000c7c <__udivmoddi4+0x94>
 8000e6e:	45c8      	cmp	r8, r9
 8000e70:	d2ae      	bcs.n	8000dd0 <__udivmoddi4+0x1e8>
 8000e72:	ebb9 0e02 	subs.w	lr, r9, r2
 8000e76:	eb63 0c07 	sbc.w	ip, r3, r7
 8000e7a:	3801      	subs	r0, #1
 8000e7c:	e7a8      	b.n	8000dd0 <__udivmoddi4+0x1e8>
 8000e7e:	4631      	mov	r1, r6
 8000e80:	e7ed      	b.n	8000e5e <__udivmoddi4+0x276>
 8000e82:	4603      	mov	r3, r0
 8000e84:	e799      	b.n	8000dba <__udivmoddi4+0x1d2>
 8000e86:	4630      	mov	r0, r6
 8000e88:	e7d4      	b.n	8000e34 <__udivmoddi4+0x24c>
 8000e8a:	46d6      	mov	lr, sl
 8000e8c:	e77f      	b.n	8000d8e <__udivmoddi4+0x1a6>
 8000e8e:	4463      	add	r3, ip
 8000e90:	3802      	subs	r0, #2
 8000e92:	e74d      	b.n	8000d30 <__udivmoddi4+0x148>
 8000e94:	4606      	mov	r6, r0
 8000e96:	4623      	mov	r3, r4
 8000e98:	4608      	mov	r0, r1
 8000e9a:	e70f      	b.n	8000cbc <__udivmoddi4+0xd4>
 8000e9c:	3e02      	subs	r6, #2
 8000e9e:	4463      	add	r3, ip
 8000ea0:	e730      	b.n	8000d04 <__udivmoddi4+0x11c>
 8000ea2:	bf00      	nop

08000ea4 <__aeabi_idiv0>:
 8000ea4:	4770      	bx	lr
 8000ea6:	bf00      	nop

08000ea8 <setSound>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
static bool isAdcRun = false;
int value;

void setSound(int freq){
 8000ea8:	b480      	push	{r7}
 8000eaa:	b083      	sub	sp, #12
 8000eac:	af00      	add	r7, sp, #0
 8000eae:	6078      	str	r0, [r7, #4]
	htim1.Instance->ARR=1000000/freq-1;
 8000eb0:	4a0a      	ldr	r2, [pc, #40]	@ (8000edc <setSound+0x34>)
 8000eb2:	687b      	ldr	r3, [r7, #4]
 8000eb4:	fb92 f3f3 	sdiv	r3, r2, r3
 8000eb8:	1e5a      	subs	r2, r3, #1
 8000eba:	4b09      	ldr	r3, [pc, #36]	@ (8000ee0 <setSound+0x38>)
 8000ebc:	681b      	ldr	r3, [r3, #0]
 8000ebe:	62da      	str	r2, [r3, #44]	@ 0x2c
	htim1.Instance->CCR1 =htim1.Instance->ARR/2;
 8000ec0:	4b07      	ldr	r3, [pc, #28]	@ (8000ee0 <setSound+0x38>)
 8000ec2:	681b      	ldr	r3, [r3, #0]
 8000ec4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000ec6:	4b06      	ldr	r3, [pc, #24]	@ (8000ee0 <setSound+0x38>)
 8000ec8:	681b      	ldr	r3, [r3, #0]
 8000eca:	0852      	lsrs	r2, r2, #1
 8000ecc:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8000ece:	bf00      	nop
 8000ed0:	370c      	adds	r7, #12
 8000ed2:	46bd      	mov	sp, r7
 8000ed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ed8:	4770      	bx	lr
 8000eda:	bf00      	nop
 8000edc:	000f4240 	.word	0x000f4240
 8000ee0:	2000023c 	.word	0x2000023c

08000ee4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ee4:	b580      	push	{r7, lr}
 8000ee6:	b084      	sub	sp, #16
 8000ee8:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000eea:	f000 fdf1 	bl	8001ad0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000eee:	f000 f895 	bl	800101c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000ef2:	f000 fa85 	bl	8001400 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000ef6:	f000 fa59 	bl	80013ac <MX_USART2_UART_Init>
  MX_ADC1_Init();
 8000efa:	f000 f8ed 	bl	80010d8 <MX_ADC1_Init>
  MX_TIM2_Init();
 8000efe:	f000 f9df 	bl	80012c0 <MX_TIM2_Init>
  MX_TIM1_Init();
 8000f02:	f000 f93b 	bl	800117c <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
  initUart(&huart2);
 8000f06:	483c      	ldr	r0, [pc, #240]	@ (8000ff8 <main+0x114>)
 8000f08:	f000 fd0a 	bl	8001920 <initUart>
  HAL_TIM_PWM_Start(&htim2,TIM_CHANNEL_1);
 8000f0c:	2100      	movs	r1, #0
 8000f0e:	483b      	ldr	r0, [pc, #236]	@ (8000ffc <main+0x118>)
 8000f10:	f002 fa8e 	bl	8003430 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1,TIM_CHANNEL_1);
 8000f14:	2100      	movs	r1, #0
 8000f16:	483a      	ldr	r0, [pc, #232]	@ (8001000 <main+0x11c>)
 8000f18:	f002 fa8a 	bl	8003430 <HAL_TIM_PWM_Start>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  static bool isAdcRun = false;
	  char *mesg = getString();
 8000f1c:	f000 fd6e 	bl	80019fc <getString>
 8000f20:	60b8      	str	r0, [r7, #8]
	  if(strncmp(mesg, "START", 5) == 0){
 8000f22:	2205      	movs	r2, #5
 8000f24:	4937      	ldr	r1, [pc, #220]	@ (8001004 <main+0x120>)
 8000f26:	68b8      	ldr	r0, [r7, #8]
 8000f28:	f004 fe0f 	bl	8005b4a <strncmp>
 8000f2c:	4603      	mov	r3, r0
 8000f2e:	2b00      	cmp	r3, #0
 8000f30:	d105      	bne.n	8000f3e <main+0x5a>
		  isAdcRun = true;
 8000f32:	4b35      	ldr	r3, [pc, #212]	@ (8001008 <main+0x124>)
 8000f34:	2201      	movs	r2, #1
 8000f36:	701a      	strb	r2, [r3, #0]
		  mesg[0]=0;
 8000f38:	68bb      	ldr	r3, [r7, #8]
 8000f3a:	2200      	movs	r2, #0
 8000f3c:	701a      	strb	r2, [r3, #0]
	  }
	  if(strncmp(mesg, "STOP", 4) == 0) {
 8000f3e:	2204      	movs	r2, #4
 8000f40:	4932      	ldr	r1, [pc, #200]	@ (800100c <main+0x128>)
 8000f42:	68b8      	ldr	r0, [r7, #8]
 8000f44:	f004 fe01 	bl	8005b4a <strncmp>
 8000f48:	4603      	mov	r3, r0
 8000f4a:	2b00      	cmp	r3, #0
 8000f4c:	d105      	bne.n	8000f5a <main+0x76>
		  isAdcRun = false;
 8000f4e:	4b2e      	ldr	r3, [pc, #184]	@ (8001008 <main+0x124>)
 8000f50:	2200      	movs	r2, #0
 8000f52:	701a      	strb	r2, [r3, #0]
		  mesg[0]=0;
 8000f54:	68bb      	ldr	r3, [r7, #8]
 8000f56:	2200      	movs	r2, #0
 8000f58:	701a      	strb	r2, [r3, #0]
	  }
	  static int duty = 0;
	  static bool isUp =true;
	  htim2.Instance->CCR1 =duty;
 8000f5a:	4b2d      	ldr	r3, [pc, #180]	@ (8001010 <main+0x12c>)
 8000f5c:	681a      	ldr	r2, [r3, #0]
 8000f5e:	4b27      	ldr	r3, [pc, #156]	@ (8000ffc <main+0x118>)
 8000f60:	681b      	ldr	r3, [r3, #0]
 8000f62:	635a      	str	r2, [r3, #52]	@ 0x34
	  if(isUp){
 8000f64:	4b2b      	ldr	r3, [pc, #172]	@ (8001014 <main+0x130>)
 8000f66:	781b      	ldrb	r3, [r3, #0]
 8000f68:	2b00      	cmp	r3, #0
 8000f6a:	d00e      	beq.n	8000f8a <main+0xa6>
		  duty+=10;
 8000f6c:	4b28      	ldr	r3, [pc, #160]	@ (8001010 <main+0x12c>)
 8000f6e:	681b      	ldr	r3, [r3, #0]
 8000f70:	330a      	adds	r3, #10
 8000f72:	4a27      	ldr	r2, [pc, #156]	@ (8001010 <main+0x12c>)
 8000f74:	6013      	str	r3, [r2, #0]
		  if(duty >=999)isUp=false;
 8000f76:	4b26      	ldr	r3, [pc, #152]	@ (8001010 <main+0x12c>)
 8000f78:	681b      	ldr	r3, [r3, #0]
 8000f7a:	f240 32e6 	movw	r2, #998	@ 0x3e6
 8000f7e:	4293      	cmp	r3, r2
 8000f80:	dd0f      	ble.n	8000fa2 <main+0xbe>
 8000f82:	4b24      	ldr	r3, [pc, #144]	@ (8001014 <main+0x130>)
 8000f84:	2200      	movs	r2, #0
 8000f86:	701a      	strb	r2, [r3, #0]
 8000f88:	e00b      	b.n	8000fa2 <main+0xbe>
	  }
	  else{
		  duty-=10;
 8000f8a:	4b21      	ldr	r3, [pc, #132]	@ (8001010 <main+0x12c>)
 8000f8c:	681b      	ldr	r3, [r3, #0]
 8000f8e:	3b0a      	subs	r3, #10
 8000f90:	4a1f      	ldr	r2, [pc, #124]	@ (8001010 <main+0x12c>)
 8000f92:	6013      	str	r3, [r2, #0]
		  if(duty <=0)isUp=true;
 8000f94:	4b1e      	ldr	r3, [pc, #120]	@ (8001010 <main+0x12c>)
 8000f96:	681b      	ldr	r3, [r3, #0]
 8000f98:	2b00      	cmp	r3, #0
 8000f9a:	dc02      	bgt.n	8000fa2 <main+0xbe>
 8000f9c:	4b1d      	ldr	r3, [pc, #116]	@ (8001014 <main+0x130>)
 8000f9e:	2201      	movs	r2, #1
 8000fa0:	701a      	strb	r2, [r3, #0]
	  }
	  for(int i =20; i<20001; i++){
 8000fa2:	2314      	movs	r3, #20
 8000fa4:	60fb      	str	r3, [r7, #12]
 8000fa6:	e008      	b.n	8000fba <main+0xd6>
		  setSound(i);
 8000fa8:	68f8      	ldr	r0, [r7, #12]
 8000faa:	f7ff ff7d 	bl	8000ea8 <setSound>
		  HAL_Delay(10);
 8000fae:	200a      	movs	r0, #10
 8000fb0:	f000 fe00 	bl	8001bb4 <HAL_Delay>
	  for(int i =20; i<20001; i++){
 8000fb4:	68fb      	ldr	r3, [r7, #12]
 8000fb6:	3301      	adds	r3, #1
 8000fb8:	60fb      	str	r3, [r7, #12]
 8000fba:	68fb      	ldr	r3, [r7, #12]
 8000fbc:	f644 6220 	movw	r2, #20000	@ 0x4e20
 8000fc0:	4293      	cmp	r3, r2
 8000fc2:	ddf1      	ble.n	8000fa8 <main+0xc4>
	  }
	  if(isAdcRun){
 8000fc4:	4b10      	ldr	r3, [pc, #64]	@ (8001008 <main+0x124>)
 8000fc6:	781b      	ldrb	r3, [r3, #0]
 8000fc8:	2b00      	cmp	r3, #0
 8000fca:	d011      	beq.n	8000ff0 <main+0x10c>
		  HAL_ADC_Start(&hadc1);
 8000fcc:	4812      	ldr	r0, [pc, #72]	@ (8001018 <main+0x134>)
 8000fce:	f000 fe59 	bl	8001c84 <HAL_ADC_Start>
		  HAL_ADC_PollForConversion(&hadc1, 1);
 8000fd2:	2101      	movs	r1, #1
 8000fd4:	4810      	ldr	r0, [pc, #64]	@ (8001018 <main+0x134>)
 8000fd6:	f000 ff3c 	bl	8001e52 <HAL_ADC_PollForConversion>
		  int value = HAL_ADC_GetValue(&hadc1);
 8000fda:	480f      	ldr	r0, [pc, #60]	@ (8001018 <main+0x134>)
 8000fdc:	f000 ffc4 	bl	8001f68 <HAL_ADC_GetValue>
 8000fe0:	4603      	mov	r3, r0
 8000fe2:	607b      	str	r3, [r7, #4]
		  HAL_ADC_Stop(&hadc1);
 8000fe4:	480c      	ldr	r0, [pc, #48]	@ (8001018 <main+0x134>)
 8000fe6:	f000 ff01 	bl	8001dec <HAL_ADC_Stop>
		  putSerial2(value);
 8000fea:	6878      	ldr	r0, [r7, #4]
 8000fec:	f000 fd2c 	bl	8001a48 <putSerial2>
	  }
	  HAL_Delay(10);
 8000ff0:	200a      	movs	r0, #10
 8000ff2:	f000 fddf 	bl	8001bb4 <HAL_Delay>
  {
 8000ff6:	e791      	b.n	8000f1c <main+0x38>
 8000ff8:	200002cc 	.word	0x200002cc
 8000ffc:	20000284 	.word	0x20000284
 8001000:	2000023c 	.word	0x2000023c
 8001004:	080079b8 	.word	0x080079b8
 8001008:	20000314 	.word	0x20000314
 800100c:	080079c0 	.word	0x080079c0
 8001010:	20000318 	.word	0x20000318
 8001014:	20000000 	.word	0x20000000
 8001018:	200001f4 	.word	0x200001f4

0800101c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800101c:	b580      	push	{r7, lr}
 800101e:	b094      	sub	sp, #80	@ 0x50
 8001020:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001022:	f107 0320 	add.w	r3, r7, #32
 8001026:	2230      	movs	r2, #48	@ 0x30
 8001028:	2100      	movs	r1, #0
 800102a:	4618      	mov	r0, r3
 800102c:	f004 fd85 	bl	8005b3a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001030:	f107 030c 	add.w	r3, r7, #12
 8001034:	2200      	movs	r2, #0
 8001036:	601a      	str	r2, [r3, #0]
 8001038:	605a      	str	r2, [r3, #4]
 800103a:	609a      	str	r2, [r3, #8]
 800103c:	60da      	str	r2, [r3, #12]
 800103e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001040:	2300      	movs	r3, #0
 8001042:	60bb      	str	r3, [r7, #8]
 8001044:	4b22      	ldr	r3, [pc, #136]	@ (80010d0 <SystemClock_Config+0xb4>)
 8001046:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001048:	4a21      	ldr	r2, [pc, #132]	@ (80010d0 <SystemClock_Config+0xb4>)
 800104a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800104e:	6413      	str	r3, [r2, #64]	@ 0x40
 8001050:	4b1f      	ldr	r3, [pc, #124]	@ (80010d0 <SystemClock_Config+0xb4>)
 8001052:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001054:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001058:	60bb      	str	r3, [r7, #8]
 800105a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800105c:	2300      	movs	r3, #0
 800105e:	607b      	str	r3, [r7, #4]
 8001060:	4b1c      	ldr	r3, [pc, #112]	@ (80010d4 <SystemClock_Config+0xb8>)
 8001062:	681b      	ldr	r3, [r3, #0]
 8001064:	4a1b      	ldr	r2, [pc, #108]	@ (80010d4 <SystemClock_Config+0xb8>)
 8001066:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800106a:	6013      	str	r3, [r2, #0]
 800106c:	4b19      	ldr	r3, [pc, #100]	@ (80010d4 <SystemClock_Config+0xb8>)
 800106e:	681b      	ldr	r3, [r3, #0]
 8001070:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001074:	607b      	str	r3, [r7, #4]
 8001076:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001078:	2302      	movs	r3, #2
 800107a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800107c:	2301      	movs	r3, #1
 800107e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001080:	2310      	movs	r3, #16
 8001082:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001084:	2300      	movs	r3, #0
 8001086:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001088:	f107 0320 	add.w	r3, r7, #32
 800108c:	4618      	mov	r0, r3
 800108e:	f001 fccf 	bl	8002a30 <HAL_RCC_OscConfig>
 8001092:	4603      	mov	r3, r0
 8001094:	2b00      	cmp	r3, #0
 8001096:	d001      	beq.n	800109c <SystemClock_Config+0x80>
  {
    Error_Handler();
 8001098:	f000 f9da 	bl	8001450 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800109c:	230f      	movs	r3, #15
 800109e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80010a0:	2300      	movs	r3, #0
 80010a2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80010a4:	2300      	movs	r3, #0
 80010a6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80010a8:	2300      	movs	r3, #0
 80010aa:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80010ac:	2300      	movs	r3, #0
 80010ae:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80010b0:	f107 030c 	add.w	r3, r7, #12
 80010b4:	2100      	movs	r1, #0
 80010b6:	4618      	mov	r0, r3
 80010b8:	f001 ff32 	bl	8002f20 <HAL_RCC_ClockConfig>
 80010bc:	4603      	mov	r3, r0
 80010be:	2b00      	cmp	r3, #0
 80010c0:	d001      	beq.n	80010c6 <SystemClock_Config+0xaa>
  {
    Error_Handler();
 80010c2:	f000 f9c5 	bl	8001450 <Error_Handler>
  }
}
 80010c6:	bf00      	nop
 80010c8:	3750      	adds	r7, #80	@ 0x50
 80010ca:	46bd      	mov	sp, r7
 80010cc:	bd80      	pop	{r7, pc}
 80010ce:	bf00      	nop
 80010d0:	40023800 	.word	0x40023800
 80010d4:	40007000 	.word	0x40007000

080010d8 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80010d8:	b580      	push	{r7, lr}
 80010da:	b084      	sub	sp, #16
 80010dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80010de:	463b      	mov	r3, r7
 80010e0:	2200      	movs	r2, #0
 80010e2:	601a      	str	r2, [r3, #0]
 80010e4:	605a      	str	r2, [r3, #4]
 80010e6:	609a      	str	r2, [r3, #8]
 80010e8:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80010ea:	4b21      	ldr	r3, [pc, #132]	@ (8001170 <MX_ADC1_Init+0x98>)
 80010ec:	4a21      	ldr	r2, [pc, #132]	@ (8001174 <MX_ADC1_Init+0x9c>)
 80010ee:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 80010f0:	4b1f      	ldr	r3, [pc, #124]	@ (8001170 <MX_ADC1_Init+0x98>)
 80010f2:	2200      	movs	r2, #0
 80010f4:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80010f6:	4b1e      	ldr	r3, [pc, #120]	@ (8001170 <MX_ADC1_Init+0x98>)
 80010f8:	2200      	movs	r2, #0
 80010fa:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 80010fc:	4b1c      	ldr	r3, [pc, #112]	@ (8001170 <MX_ADC1_Init+0x98>)
 80010fe:	2200      	movs	r2, #0
 8001100:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8001102:	4b1b      	ldr	r3, [pc, #108]	@ (8001170 <MX_ADC1_Init+0x98>)
 8001104:	2201      	movs	r2, #1
 8001106:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001108:	4b19      	ldr	r3, [pc, #100]	@ (8001170 <MX_ADC1_Init+0x98>)
 800110a:	2200      	movs	r2, #0
 800110c:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001110:	4b17      	ldr	r3, [pc, #92]	@ (8001170 <MX_ADC1_Init+0x98>)
 8001112:	2200      	movs	r2, #0
 8001114:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001116:	4b16      	ldr	r3, [pc, #88]	@ (8001170 <MX_ADC1_Init+0x98>)
 8001118:	4a17      	ldr	r2, [pc, #92]	@ (8001178 <MX_ADC1_Init+0xa0>)
 800111a:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800111c:	4b14      	ldr	r3, [pc, #80]	@ (8001170 <MX_ADC1_Init+0x98>)
 800111e:	2200      	movs	r2, #0
 8001120:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001122:	4b13      	ldr	r3, [pc, #76]	@ (8001170 <MX_ADC1_Init+0x98>)
 8001124:	2201      	movs	r2, #1
 8001126:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001128:	4b11      	ldr	r3, [pc, #68]	@ (8001170 <MX_ADC1_Init+0x98>)
 800112a:	2200      	movs	r2, #0
 800112c:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001130:	4b0f      	ldr	r3, [pc, #60]	@ (8001170 <MX_ADC1_Init+0x98>)
 8001132:	2201      	movs	r2, #1
 8001134:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001136:	480e      	ldr	r0, [pc, #56]	@ (8001170 <MX_ADC1_Init+0x98>)
 8001138:	f000 fd60 	bl	8001bfc <HAL_ADC_Init>
 800113c:	4603      	mov	r3, r0
 800113e:	2b00      	cmp	r3, #0
 8001140:	d001      	beq.n	8001146 <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 8001142:	f000 f985 	bl	8001450 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8001146:	2300      	movs	r3, #0
 8001148:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800114a:	2301      	movs	r3, #1
 800114c:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_56CYCLES;
 800114e:	2303      	movs	r3, #3
 8001150:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001152:	463b      	mov	r3, r7
 8001154:	4619      	mov	r1, r3
 8001156:	4806      	ldr	r0, [pc, #24]	@ (8001170 <MX_ADC1_Init+0x98>)
 8001158:	f000 ff14 	bl	8001f84 <HAL_ADC_ConfigChannel>
 800115c:	4603      	mov	r3, r0
 800115e:	2b00      	cmp	r3, #0
 8001160:	d001      	beq.n	8001166 <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 8001162:	f000 f975 	bl	8001450 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001166:	bf00      	nop
 8001168:	3710      	adds	r7, #16
 800116a:	46bd      	mov	sp, r7
 800116c:	bd80      	pop	{r7, pc}
 800116e:	bf00      	nop
 8001170:	200001f4 	.word	0x200001f4
 8001174:	40012000 	.word	0x40012000
 8001178:	0f000001 	.word	0x0f000001

0800117c <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 800117c:	b580      	push	{r7, lr}
 800117e:	b096      	sub	sp, #88	@ 0x58
 8001180:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001182:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8001186:	2200      	movs	r2, #0
 8001188:	601a      	str	r2, [r3, #0]
 800118a:	605a      	str	r2, [r3, #4]
 800118c:	609a      	str	r2, [r3, #8]
 800118e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001190:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001194:	2200      	movs	r2, #0
 8001196:	601a      	str	r2, [r3, #0]
 8001198:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800119a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800119e:	2200      	movs	r2, #0
 80011a0:	601a      	str	r2, [r3, #0]
 80011a2:	605a      	str	r2, [r3, #4]
 80011a4:	609a      	str	r2, [r3, #8]
 80011a6:	60da      	str	r2, [r3, #12]
 80011a8:	611a      	str	r2, [r3, #16]
 80011aa:	615a      	str	r2, [r3, #20]
 80011ac:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80011ae:	1d3b      	adds	r3, r7, #4
 80011b0:	2220      	movs	r2, #32
 80011b2:	2100      	movs	r1, #0
 80011b4:	4618      	mov	r0, r3
 80011b6:	f004 fcc0 	bl	8005b3a <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80011ba:	4b3f      	ldr	r3, [pc, #252]	@ (80012b8 <MX_TIM1_Init+0x13c>)
 80011bc:	4a3f      	ldr	r2, [pc, #252]	@ (80012bc <MX_TIM1_Init+0x140>)
 80011be:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 16-1;
 80011c0:	4b3d      	ldr	r3, [pc, #244]	@ (80012b8 <MX_TIM1_Init+0x13c>)
 80011c2:	220f      	movs	r2, #15
 80011c4:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80011c6:	4b3c      	ldr	r3, [pc, #240]	@ (80012b8 <MX_TIM1_Init+0x13c>)
 80011c8:	2200      	movs	r2, #0
 80011ca:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1000-1;
 80011cc:	4b3a      	ldr	r3, [pc, #232]	@ (80012b8 <MX_TIM1_Init+0x13c>)
 80011ce:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80011d2:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80011d4:	4b38      	ldr	r3, [pc, #224]	@ (80012b8 <MX_TIM1_Init+0x13c>)
 80011d6:	2200      	movs	r2, #0
 80011d8:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80011da:	4b37      	ldr	r3, [pc, #220]	@ (80012b8 <MX_TIM1_Init+0x13c>)
 80011dc:	2200      	movs	r2, #0
 80011de:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80011e0:	4b35      	ldr	r3, [pc, #212]	@ (80012b8 <MX_TIM1_Init+0x13c>)
 80011e2:	2200      	movs	r2, #0
 80011e4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80011e6:	4834      	ldr	r0, [pc, #208]	@ (80012b8 <MX_TIM1_Init+0x13c>)
 80011e8:	f002 f87a 	bl	80032e0 <HAL_TIM_Base_Init>
 80011ec:	4603      	mov	r3, r0
 80011ee:	2b00      	cmp	r3, #0
 80011f0:	d001      	beq.n	80011f6 <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 80011f2:	f000 f92d 	bl	8001450 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80011f6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80011fa:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80011fc:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8001200:	4619      	mov	r1, r3
 8001202:	482d      	ldr	r0, [pc, #180]	@ (80012b8 <MX_TIM1_Init+0x13c>)
 8001204:	f002 fa86 	bl	8003714 <HAL_TIM_ConfigClockSource>
 8001208:	4603      	mov	r3, r0
 800120a:	2b00      	cmp	r3, #0
 800120c:	d001      	beq.n	8001212 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 800120e:	f000 f91f 	bl	8001450 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001212:	4829      	ldr	r0, [pc, #164]	@ (80012b8 <MX_TIM1_Init+0x13c>)
 8001214:	f002 f8b3 	bl	800337e <HAL_TIM_PWM_Init>
 8001218:	4603      	mov	r3, r0
 800121a:	2b00      	cmp	r3, #0
 800121c:	d001      	beq.n	8001222 <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 800121e:	f000 f917 	bl	8001450 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001222:	2300      	movs	r3, #0
 8001224:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001226:	2300      	movs	r3, #0
 8001228:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800122a:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 800122e:	4619      	mov	r1, r3
 8001230:	4821      	ldr	r0, [pc, #132]	@ (80012b8 <MX_TIM1_Init+0x13c>)
 8001232:	f002 fe0f 	bl	8003e54 <HAL_TIMEx_MasterConfigSynchronization>
 8001236:	4603      	mov	r3, r0
 8001238:	2b00      	cmp	r3, #0
 800123a:	d001      	beq.n	8001240 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 800123c:	f000 f908 	bl	8001450 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001240:	2360      	movs	r3, #96	@ 0x60
 8001242:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 500-1;
 8001244:	f240 13f3 	movw	r3, #499	@ 0x1f3
 8001248:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800124a:	2300      	movs	r3, #0
 800124c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800124e:	2300      	movs	r3, #0
 8001250:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001252:	2300      	movs	r3, #0
 8001254:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001256:	2300      	movs	r3, #0
 8001258:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800125a:	2300      	movs	r3, #0
 800125c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800125e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001262:	2200      	movs	r2, #0
 8001264:	4619      	mov	r1, r3
 8001266:	4814      	ldr	r0, [pc, #80]	@ (80012b8 <MX_TIM1_Init+0x13c>)
 8001268:	f002 f992 	bl	8003590 <HAL_TIM_PWM_ConfigChannel>
 800126c:	4603      	mov	r3, r0
 800126e:	2b00      	cmp	r3, #0
 8001270:	d001      	beq.n	8001276 <MX_TIM1_Init+0xfa>
  {
    Error_Handler();
 8001272:	f000 f8ed 	bl	8001450 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001276:	2300      	movs	r3, #0
 8001278:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800127a:	2300      	movs	r3, #0
 800127c:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800127e:	2300      	movs	r3, #0
 8001280:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001282:	2300      	movs	r3, #0
 8001284:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001286:	2300      	movs	r3, #0
 8001288:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800128a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800128e:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001290:	2300      	movs	r3, #0
 8001292:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001294:	1d3b      	adds	r3, r7, #4
 8001296:	4619      	mov	r1, r3
 8001298:	4807      	ldr	r0, [pc, #28]	@ (80012b8 <MX_TIM1_Init+0x13c>)
 800129a:	f002 fe49 	bl	8003f30 <HAL_TIMEx_ConfigBreakDeadTime>
 800129e:	4603      	mov	r3, r0
 80012a0:	2b00      	cmp	r3, #0
 80012a2:	d001      	beq.n	80012a8 <MX_TIM1_Init+0x12c>
  {
    Error_Handler();
 80012a4:	f000 f8d4 	bl	8001450 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80012a8:	4803      	ldr	r0, [pc, #12]	@ (80012b8 <MX_TIM1_Init+0x13c>)
 80012aa:	f000 f979 	bl	80015a0 <HAL_TIM_MspPostInit>

}
 80012ae:	bf00      	nop
 80012b0:	3758      	adds	r7, #88	@ 0x58
 80012b2:	46bd      	mov	sp, r7
 80012b4:	bd80      	pop	{r7, pc}
 80012b6:	bf00      	nop
 80012b8:	2000023c 	.word	0x2000023c
 80012bc:	40010000 	.word	0x40010000

080012c0 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80012c0:	b580      	push	{r7, lr}
 80012c2:	b08e      	sub	sp, #56	@ 0x38
 80012c4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80012c6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80012ca:	2200      	movs	r2, #0
 80012cc:	601a      	str	r2, [r3, #0]
 80012ce:	605a      	str	r2, [r3, #4]
 80012d0:	609a      	str	r2, [r3, #8]
 80012d2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80012d4:	f107 0320 	add.w	r3, r7, #32
 80012d8:	2200      	movs	r2, #0
 80012da:	601a      	str	r2, [r3, #0]
 80012dc:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80012de:	1d3b      	adds	r3, r7, #4
 80012e0:	2200      	movs	r2, #0
 80012e2:	601a      	str	r2, [r3, #0]
 80012e4:	605a      	str	r2, [r3, #4]
 80012e6:	609a      	str	r2, [r3, #8]
 80012e8:	60da      	str	r2, [r3, #12]
 80012ea:	611a      	str	r2, [r3, #16]
 80012ec:	615a      	str	r2, [r3, #20]
 80012ee:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80012f0:	4b2d      	ldr	r3, [pc, #180]	@ (80013a8 <MX_TIM2_Init+0xe8>)
 80012f2:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80012f6:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 16-1;
 80012f8:	4b2b      	ldr	r3, [pc, #172]	@ (80013a8 <MX_TIM2_Init+0xe8>)
 80012fa:	220f      	movs	r2, #15
 80012fc:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80012fe:	4b2a      	ldr	r3, [pc, #168]	@ (80013a8 <MX_TIM2_Init+0xe8>)
 8001300:	2200      	movs	r2, #0
 8001302:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000-1;
 8001304:	4b28      	ldr	r3, [pc, #160]	@ (80013a8 <MX_TIM2_Init+0xe8>)
 8001306:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800130a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800130c:	4b26      	ldr	r3, [pc, #152]	@ (80013a8 <MX_TIM2_Init+0xe8>)
 800130e:	2200      	movs	r2, #0
 8001310:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001312:	4b25      	ldr	r3, [pc, #148]	@ (80013a8 <MX_TIM2_Init+0xe8>)
 8001314:	2200      	movs	r2, #0
 8001316:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001318:	4823      	ldr	r0, [pc, #140]	@ (80013a8 <MX_TIM2_Init+0xe8>)
 800131a:	f001 ffe1 	bl	80032e0 <HAL_TIM_Base_Init>
 800131e:	4603      	mov	r3, r0
 8001320:	2b00      	cmp	r3, #0
 8001322:	d001      	beq.n	8001328 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8001324:	f000 f894 	bl	8001450 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001328:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800132c:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800132e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001332:	4619      	mov	r1, r3
 8001334:	481c      	ldr	r0, [pc, #112]	@ (80013a8 <MX_TIM2_Init+0xe8>)
 8001336:	f002 f9ed 	bl	8003714 <HAL_TIM_ConfigClockSource>
 800133a:	4603      	mov	r3, r0
 800133c:	2b00      	cmp	r3, #0
 800133e:	d001      	beq.n	8001344 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8001340:	f000 f886 	bl	8001450 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001344:	4818      	ldr	r0, [pc, #96]	@ (80013a8 <MX_TIM2_Init+0xe8>)
 8001346:	f002 f81a 	bl	800337e <HAL_TIM_PWM_Init>
 800134a:	4603      	mov	r3, r0
 800134c:	2b00      	cmp	r3, #0
 800134e:	d001      	beq.n	8001354 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 8001350:	f000 f87e 	bl	8001450 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001354:	2300      	movs	r3, #0
 8001356:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001358:	2300      	movs	r3, #0
 800135a:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800135c:	f107 0320 	add.w	r3, r7, #32
 8001360:	4619      	mov	r1, r3
 8001362:	4811      	ldr	r0, [pc, #68]	@ (80013a8 <MX_TIM2_Init+0xe8>)
 8001364:	f002 fd76 	bl	8003e54 <HAL_TIMEx_MasterConfigSynchronization>
 8001368:	4603      	mov	r3, r0
 800136a:	2b00      	cmp	r3, #0
 800136c:	d001      	beq.n	8001372 <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 800136e:	f000 f86f 	bl	8001450 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001372:	2360      	movs	r3, #96	@ 0x60
 8001374:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 500-1;
 8001376:	f240 13f3 	movw	r3, #499	@ 0x1f3
 800137a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800137c:	2300      	movs	r3, #0
 800137e:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001380:	2300      	movs	r3, #0
 8001382:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001384:	1d3b      	adds	r3, r7, #4
 8001386:	2200      	movs	r2, #0
 8001388:	4619      	mov	r1, r3
 800138a:	4807      	ldr	r0, [pc, #28]	@ (80013a8 <MX_TIM2_Init+0xe8>)
 800138c:	f002 f900 	bl	8003590 <HAL_TIM_PWM_ConfigChannel>
 8001390:	4603      	mov	r3, r0
 8001392:	2b00      	cmp	r3, #0
 8001394:	d001      	beq.n	800139a <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 8001396:	f000 f85b 	bl	8001450 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 800139a:	4803      	ldr	r0, [pc, #12]	@ (80013a8 <MX_TIM2_Init+0xe8>)
 800139c:	f000 f900 	bl	80015a0 <HAL_TIM_MspPostInit>

}
 80013a0:	bf00      	nop
 80013a2:	3738      	adds	r7, #56	@ 0x38
 80013a4:	46bd      	mov	sp, r7
 80013a6:	bd80      	pop	{r7, pc}
 80013a8:	20000284 	.word	0x20000284

080013ac <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80013ac:	b580      	push	{r7, lr}
 80013ae:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80013b0:	4b11      	ldr	r3, [pc, #68]	@ (80013f8 <MX_USART2_UART_Init+0x4c>)
 80013b2:	4a12      	ldr	r2, [pc, #72]	@ (80013fc <MX_USART2_UART_Init+0x50>)
 80013b4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80013b6:	4b10      	ldr	r3, [pc, #64]	@ (80013f8 <MX_USART2_UART_Init+0x4c>)
 80013b8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80013bc:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80013be:	4b0e      	ldr	r3, [pc, #56]	@ (80013f8 <MX_USART2_UART_Init+0x4c>)
 80013c0:	2200      	movs	r2, #0
 80013c2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80013c4:	4b0c      	ldr	r3, [pc, #48]	@ (80013f8 <MX_USART2_UART_Init+0x4c>)
 80013c6:	2200      	movs	r2, #0
 80013c8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80013ca:	4b0b      	ldr	r3, [pc, #44]	@ (80013f8 <MX_USART2_UART_Init+0x4c>)
 80013cc:	2200      	movs	r2, #0
 80013ce:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80013d0:	4b09      	ldr	r3, [pc, #36]	@ (80013f8 <MX_USART2_UART_Init+0x4c>)
 80013d2:	220c      	movs	r2, #12
 80013d4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80013d6:	4b08      	ldr	r3, [pc, #32]	@ (80013f8 <MX_USART2_UART_Init+0x4c>)
 80013d8:	2200      	movs	r2, #0
 80013da:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80013dc:	4b06      	ldr	r3, [pc, #24]	@ (80013f8 <MX_USART2_UART_Init+0x4c>)
 80013de:	2200      	movs	r2, #0
 80013e0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80013e2:	4805      	ldr	r0, [pc, #20]	@ (80013f8 <MX_USART2_UART_Init+0x4c>)
 80013e4:	f002 fdf6 	bl	8003fd4 <HAL_UART_Init>
 80013e8:	4603      	mov	r3, r0
 80013ea:	2b00      	cmp	r3, #0
 80013ec:	d001      	beq.n	80013f2 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80013ee:	f000 f82f 	bl	8001450 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80013f2:	bf00      	nop
 80013f4:	bd80      	pop	{r7, pc}
 80013f6:	bf00      	nop
 80013f8:	200002cc 	.word	0x200002cc
 80013fc:	40004400 	.word	0x40004400

08001400 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001400:	b480      	push	{r7}
 8001402:	b083      	sub	sp, #12
 8001404:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001406:	2300      	movs	r3, #0
 8001408:	607b      	str	r3, [r7, #4]
 800140a:	4b10      	ldr	r3, [pc, #64]	@ (800144c <MX_GPIO_Init+0x4c>)
 800140c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800140e:	4a0f      	ldr	r2, [pc, #60]	@ (800144c <MX_GPIO_Init+0x4c>)
 8001410:	f043 0304 	orr.w	r3, r3, #4
 8001414:	6313      	str	r3, [r2, #48]	@ 0x30
 8001416:	4b0d      	ldr	r3, [pc, #52]	@ (800144c <MX_GPIO_Init+0x4c>)
 8001418:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800141a:	f003 0304 	and.w	r3, r3, #4
 800141e:	607b      	str	r3, [r7, #4]
 8001420:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001422:	2300      	movs	r3, #0
 8001424:	603b      	str	r3, [r7, #0]
 8001426:	4b09      	ldr	r3, [pc, #36]	@ (800144c <MX_GPIO_Init+0x4c>)
 8001428:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800142a:	4a08      	ldr	r2, [pc, #32]	@ (800144c <MX_GPIO_Init+0x4c>)
 800142c:	f043 0301 	orr.w	r3, r3, #1
 8001430:	6313      	str	r3, [r2, #48]	@ 0x30
 8001432:	4b06      	ldr	r3, [pc, #24]	@ (800144c <MX_GPIO_Init+0x4c>)
 8001434:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001436:	f003 0301 	and.w	r3, r3, #1
 800143a:	603b      	str	r3, [r7, #0]
 800143c:	683b      	ldr	r3, [r7, #0]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800143e:	bf00      	nop
 8001440:	370c      	adds	r7, #12
 8001442:	46bd      	mov	sp, r7
 8001444:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001448:	4770      	bx	lr
 800144a:	bf00      	nop
 800144c:	40023800 	.word	0x40023800

08001450 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001450:	b480      	push	{r7}
 8001452:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001454:	b672      	cpsid	i
}
 8001456:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001458:	bf00      	nop
 800145a:	e7fd      	b.n	8001458 <Error_Handler+0x8>

0800145c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800145c:	b480      	push	{r7}
 800145e:	b083      	sub	sp, #12
 8001460:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001462:	2300      	movs	r3, #0
 8001464:	607b      	str	r3, [r7, #4]
 8001466:	4b10      	ldr	r3, [pc, #64]	@ (80014a8 <HAL_MspInit+0x4c>)
 8001468:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800146a:	4a0f      	ldr	r2, [pc, #60]	@ (80014a8 <HAL_MspInit+0x4c>)
 800146c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001470:	6453      	str	r3, [r2, #68]	@ 0x44
 8001472:	4b0d      	ldr	r3, [pc, #52]	@ (80014a8 <HAL_MspInit+0x4c>)
 8001474:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001476:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800147a:	607b      	str	r3, [r7, #4]
 800147c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800147e:	2300      	movs	r3, #0
 8001480:	603b      	str	r3, [r7, #0]
 8001482:	4b09      	ldr	r3, [pc, #36]	@ (80014a8 <HAL_MspInit+0x4c>)
 8001484:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001486:	4a08      	ldr	r2, [pc, #32]	@ (80014a8 <HAL_MspInit+0x4c>)
 8001488:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800148c:	6413      	str	r3, [r2, #64]	@ 0x40
 800148e:	4b06      	ldr	r3, [pc, #24]	@ (80014a8 <HAL_MspInit+0x4c>)
 8001490:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001492:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001496:	603b      	str	r3, [r7, #0]
 8001498:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800149a:	bf00      	nop
 800149c:	370c      	adds	r7, #12
 800149e:	46bd      	mov	sp, r7
 80014a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a4:	4770      	bx	lr
 80014a6:	bf00      	nop
 80014a8:	40023800 	.word	0x40023800

080014ac <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80014ac:	b580      	push	{r7, lr}
 80014ae:	b08a      	sub	sp, #40	@ 0x28
 80014b0:	af00      	add	r7, sp, #0
 80014b2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014b4:	f107 0314 	add.w	r3, r7, #20
 80014b8:	2200      	movs	r2, #0
 80014ba:	601a      	str	r2, [r3, #0]
 80014bc:	605a      	str	r2, [r3, #4]
 80014be:	609a      	str	r2, [r3, #8]
 80014c0:	60da      	str	r2, [r3, #12]
 80014c2:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	4a17      	ldr	r2, [pc, #92]	@ (8001528 <HAL_ADC_MspInit+0x7c>)
 80014ca:	4293      	cmp	r3, r2
 80014cc:	d127      	bne.n	800151e <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80014ce:	2300      	movs	r3, #0
 80014d0:	613b      	str	r3, [r7, #16]
 80014d2:	4b16      	ldr	r3, [pc, #88]	@ (800152c <HAL_ADC_MspInit+0x80>)
 80014d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80014d6:	4a15      	ldr	r2, [pc, #84]	@ (800152c <HAL_ADC_MspInit+0x80>)
 80014d8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80014dc:	6453      	str	r3, [r2, #68]	@ 0x44
 80014de:	4b13      	ldr	r3, [pc, #76]	@ (800152c <HAL_ADC_MspInit+0x80>)
 80014e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80014e2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80014e6:	613b      	str	r3, [r7, #16]
 80014e8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80014ea:	2300      	movs	r3, #0
 80014ec:	60fb      	str	r3, [r7, #12]
 80014ee:	4b0f      	ldr	r3, [pc, #60]	@ (800152c <HAL_ADC_MspInit+0x80>)
 80014f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014f2:	4a0e      	ldr	r2, [pc, #56]	@ (800152c <HAL_ADC_MspInit+0x80>)
 80014f4:	f043 0301 	orr.w	r3, r3, #1
 80014f8:	6313      	str	r3, [r2, #48]	@ 0x30
 80014fa:	4b0c      	ldr	r3, [pc, #48]	@ (800152c <HAL_ADC_MspInit+0x80>)
 80014fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014fe:	f003 0301 	and.w	r3, r3, #1
 8001502:	60fb      	str	r3, [r7, #12]
 8001504:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001506:	2301      	movs	r3, #1
 8001508:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800150a:	2303      	movs	r3, #3
 800150c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800150e:	2300      	movs	r3, #0
 8001510:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001512:	f107 0314 	add.w	r3, r7, #20
 8001516:	4619      	mov	r1, r3
 8001518:	4805      	ldr	r0, [pc, #20]	@ (8001530 <HAL_ADC_MspInit+0x84>)
 800151a:	f001 f905 	bl	8002728 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 800151e:	bf00      	nop
 8001520:	3728      	adds	r7, #40	@ 0x28
 8001522:	46bd      	mov	sp, r7
 8001524:	bd80      	pop	{r7, pc}
 8001526:	bf00      	nop
 8001528:	40012000 	.word	0x40012000
 800152c:	40023800 	.word	0x40023800
 8001530:	40020000 	.word	0x40020000

08001534 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001534:	b480      	push	{r7}
 8001536:	b085      	sub	sp, #20
 8001538:	af00      	add	r7, sp, #0
 800153a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	681b      	ldr	r3, [r3, #0]
 8001540:	4a15      	ldr	r2, [pc, #84]	@ (8001598 <HAL_TIM_Base_MspInit+0x64>)
 8001542:	4293      	cmp	r3, r2
 8001544:	d10e      	bne.n	8001564 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001546:	2300      	movs	r3, #0
 8001548:	60fb      	str	r3, [r7, #12]
 800154a:	4b14      	ldr	r3, [pc, #80]	@ (800159c <HAL_TIM_Base_MspInit+0x68>)
 800154c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800154e:	4a13      	ldr	r2, [pc, #76]	@ (800159c <HAL_TIM_Base_MspInit+0x68>)
 8001550:	f043 0301 	orr.w	r3, r3, #1
 8001554:	6453      	str	r3, [r2, #68]	@ 0x44
 8001556:	4b11      	ldr	r3, [pc, #68]	@ (800159c <HAL_TIM_Base_MspInit+0x68>)
 8001558:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800155a:	f003 0301 	and.w	r3, r3, #1
 800155e:	60fb      	str	r3, [r7, #12]
 8001560:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8001562:	e012      	b.n	800158a <HAL_TIM_Base_MspInit+0x56>
  else if(htim_base->Instance==TIM2)
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800156c:	d10d      	bne.n	800158a <HAL_TIM_Base_MspInit+0x56>
    __HAL_RCC_TIM2_CLK_ENABLE();
 800156e:	2300      	movs	r3, #0
 8001570:	60bb      	str	r3, [r7, #8]
 8001572:	4b0a      	ldr	r3, [pc, #40]	@ (800159c <HAL_TIM_Base_MspInit+0x68>)
 8001574:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001576:	4a09      	ldr	r2, [pc, #36]	@ (800159c <HAL_TIM_Base_MspInit+0x68>)
 8001578:	f043 0301 	orr.w	r3, r3, #1
 800157c:	6413      	str	r3, [r2, #64]	@ 0x40
 800157e:	4b07      	ldr	r3, [pc, #28]	@ (800159c <HAL_TIM_Base_MspInit+0x68>)
 8001580:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001582:	f003 0301 	and.w	r3, r3, #1
 8001586:	60bb      	str	r3, [r7, #8]
 8001588:	68bb      	ldr	r3, [r7, #8]
}
 800158a:	bf00      	nop
 800158c:	3714      	adds	r7, #20
 800158e:	46bd      	mov	sp, r7
 8001590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001594:	4770      	bx	lr
 8001596:	bf00      	nop
 8001598:	40010000 	.word	0x40010000
 800159c:	40023800 	.word	0x40023800

080015a0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80015a0:	b580      	push	{r7, lr}
 80015a2:	b08a      	sub	sp, #40	@ 0x28
 80015a4:	af00      	add	r7, sp, #0
 80015a6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015a8:	f107 0314 	add.w	r3, r7, #20
 80015ac:	2200      	movs	r2, #0
 80015ae:	601a      	str	r2, [r3, #0]
 80015b0:	605a      	str	r2, [r3, #4]
 80015b2:	609a      	str	r2, [r3, #8]
 80015b4:	60da      	str	r2, [r3, #12]
 80015b6:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	4a24      	ldr	r2, [pc, #144]	@ (8001650 <HAL_TIM_MspPostInit+0xb0>)
 80015be:	4293      	cmp	r3, r2
 80015c0:	d11f      	bne.n	8001602 <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80015c2:	2300      	movs	r3, #0
 80015c4:	613b      	str	r3, [r7, #16]
 80015c6:	4b23      	ldr	r3, [pc, #140]	@ (8001654 <HAL_TIM_MspPostInit+0xb4>)
 80015c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015ca:	4a22      	ldr	r2, [pc, #136]	@ (8001654 <HAL_TIM_MspPostInit+0xb4>)
 80015cc:	f043 0301 	orr.w	r3, r3, #1
 80015d0:	6313      	str	r3, [r2, #48]	@ 0x30
 80015d2:	4b20      	ldr	r3, [pc, #128]	@ (8001654 <HAL_TIM_MspPostInit+0xb4>)
 80015d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015d6:	f003 0301 	and.w	r3, r3, #1
 80015da:	613b      	str	r3, [r7, #16]
 80015dc:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80015de:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80015e2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015e4:	2302      	movs	r3, #2
 80015e6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015e8:	2300      	movs	r3, #0
 80015ea:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015ec:	2300      	movs	r3, #0
 80015ee:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80015f0:	2301      	movs	r3, #1
 80015f2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015f4:	f107 0314 	add.w	r3, r7, #20
 80015f8:	4619      	mov	r1, r3
 80015fa:	4817      	ldr	r0, [pc, #92]	@ (8001658 <HAL_TIM_MspPostInit+0xb8>)
 80015fc:	f001 f894 	bl	8002728 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8001600:	e022      	b.n	8001648 <HAL_TIM_MspPostInit+0xa8>
  else if(htim->Instance==TIM2)
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	681b      	ldr	r3, [r3, #0]
 8001606:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800160a:	d11d      	bne.n	8001648 <HAL_TIM_MspPostInit+0xa8>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800160c:	2300      	movs	r3, #0
 800160e:	60fb      	str	r3, [r7, #12]
 8001610:	4b10      	ldr	r3, [pc, #64]	@ (8001654 <HAL_TIM_MspPostInit+0xb4>)
 8001612:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001614:	4a0f      	ldr	r2, [pc, #60]	@ (8001654 <HAL_TIM_MspPostInit+0xb4>)
 8001616:	f043 0301 	orr.w	r3, r3, #1
 800161a:	6313      	str	r3, [r2, #48]	@ 0x30
 800161c:	4b0d      	ldr	r3, [pc, #52]	@ (8001654 <HAL_TIM_MspPostInit+0xb4>)
 800161e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001620:	f003 0301 	and.w	r3, r3, #1
 8001624:	60fb      	str	r3, [r7, #12]
 8001626:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8001628:	2320      	movs	r3, #32
 800162a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800162c:	2302      	movs	r3, #2
 800162e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001630:	2300      	movs	r3, #0
 8001632:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001634:	2300      	movs	r3, #0
 8001636:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001638:	2301      	movs	r3, #1
 800163a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800163c:	f107 0314 	add.w	r3, r7, #20
 8001640:	4619      	mov	r1, r3
 8001642:	4805      	ldr	r0, [pc, #20]	@ (8001658 <HAL_TIM_MspPostInit+0xb8>)
 8001644:	f001 f870 	bl	8002728 <HAL_GPIO_Init>
}
 8001648:	bf00      	nop
 800164a:	3728      	adds	r7, #40	@ 0x28
 800164c:	46bd      	mov	sp, r7
 800164e:	bd80      	pop	{r7, pc}
 8001650:	40010000 	.word	0x40010000
 8001654:	40023800 	.word	0x40023800
 8001658:	40020000 	.word	0x40020000

0800165c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800165c:	b580      	push	{r7, lr}
 800165e:	b08a      	sub	sp, #40	@ 0x28
 8001660:	af00      	add	r7, sp, #0
 8001662:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001664:	f107 0314 	add.w	r3, r7, #20
 8001668:	2200      	movs	r2, #0
 800166a:	601a      	str	r2, [r3, #0]
 800166c:	605a      	str	r2, [r3, #4]
 800166e:	609a      	str	r2, [r3, #8]
 8001670:	60da      	str	r2, [r3, #12]
 8001672:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	4a1d      	ldr	r2, [pc, #116]	@ (80016f0 <HAL_UART_MspInit+0x94>)
 800167a:	4293      	cmp	r3, r2
 800167c:	d133      	bne.n	80016e6 <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800167e:	2300      	movs	r3, #0
 8001680:	613b      	str	r3, [r7, #16]
 8001682:	4b1c      	ldr	r3, [pc, #112]	@ (80016f4 <HAL_UART_MspInit+0x98>)
 8001684:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001686:	4a1b      	ldr	r2, [pc, #108]	@ (80016f4 <HAL_UART_MspInit+0x98>)
 8001688:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800168c:	6413      	str	r3, [r2, #64]	@ 0x40
 800168e:	4b19      	ldr	r3, [pc, #100]	@ (80016f4 <HAL_UART_MspInit+0x98>)
 8001690:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001692:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001696:	613b      	str	r3, [r7, #16]
 8001698:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800169a:	2300      	movs	r3, #0
 800169c:	60fb      	str	r3, [r7, #12]
 800169e:	4b15      	ldr	r3, [pc, #84]	@ (80016f4 <HAL_UART_MspInit+0x98>)
 80016a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016a2:	4a14      	ldr	r2, [pc, #80]	@ (80016f4 <HAL_UART_MspInit+0x98>)
 80016a4:	f043 0301 	orr.w	r3, r3, #1
 80016a8:	6313      	str	r3, [r2, #48]	@ 0x30
 80016aa:	4b12      	ldr	r3, [pc, #72]	@ (80016f4 <HAL_UART_MspInit+0x98>)
 80016ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016ae:	f003 0301 	and.w	r3, r3, #1
 80016b2:	60fb      	str	r3, [r7, #12]
 80016b4:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80016b6:	230c      	movs	r3, #12
 80016b8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016ba:	2302      	movs	r3, #2
 80016bc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016be:	2300      	movs	r3, #0
 80016c0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80016c2:	2303      	movs	r3, #3
 80016c4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80016c6:	2307      	movs	r3, #7
 80016c8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016ca:	f107 0314 	add.w	r3, r7, #20
 80016ce:	4619      	mov	r1, r3
 80016d0:	4809      	ldr	r0, [pc, #36]	@ (80016f8 <HAL_UART_MspInit+0x9c>)
 80016d2:	f001 f829 	bl	8002728 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80016d6:	2200      	movs	r2, #0
 80016d8:	2100      	movs	r1, #0
 80016da:	2026      	movs	r0, #38	@ 0x26
 80016dc:	f000 ff5b 	bl	8002596 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80016e0:	2026      	movs	r0, #38	@ 0x26
 80016e2:	f000 ff74 	bl	80025ce <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80016e6:	bf00      	nop
 80016e8:	3728      	adds	r7, #40	@ 0x28
 80016ea:	46bd      	mov	sp, r7
 80016ec:	bd80      	pop	{r7, pc}
 80016ee:	bf00      	nop
 80016f0:	40004400 	.word	0x40004400
 80016f4:	40023800 	.word	0x40023800
 80016f8:	40020000 	.word	0x40020000

080016fc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80016fc:	b480      	push	{r7}
 80016fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001700:	bf00      	nop
 8001702:	e7fd      	b.n	8001700 <NMI_Handler+0x4>

08001704 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001704:	b480      	push	{r7}
 8001706:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001708:	bf00      	nop
 800170a:	e7fd      	b.n	8001708 <HardFault_Handler+0x4>

0800170c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800170c:	b480      	push	{r7}
 800170e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001710:	bf00      	nop
 8001712:	e7fd      	b.n	8001710 <MemManage_Handler+0x4>

08001714 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001714:	b480      	push	{r7}
 8001716:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001718:	bf00      	nop
 800171a:	e7fd      	b.n	8001718 <BusFault_Handler+0x4>

0800171c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800171c:	b480      	push	{r7}
 800171e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001720:	bf00      	nop
 8001722:	e7fd      	b.n	8001720 <UsageFault_Handler+0x4>

08001724 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001724:	b480      	push	{r7}
 8001726:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001728:	bf00      	nop
 800172a:	46bd      	mov	sp, r7
 800172c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001730:	4770      	bx	lr

08001732 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001732:	b480      	push	{r7}
 8001734:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001736:	bf00      	nop
 8001738:	46bd      	mov	sp, r7
 800173a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800173e:	4770      	bx	lr

08001740 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001740:	b480      	push	{r7}
 8001742:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001744:	bf00      	nop
 8001746:	46bd      	mov	sp, r7
 8001748:	f85d 7b04 	ldr.w	r7, [sp], #4
 800174c:	4770      	bx	lr

0800174e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800174e:	b580      	push	{r7, lr}
 8001750:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001752:	f000 fa0f 	bl	8001b74 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001756:	bf00      	nop
 8001758:	bd80      	pop	{r7, pc}
	...

0800175c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 800175c:	b580      	push	{r7, lr}
 800175e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001760:	4802      	ldr	r0, [pc, #8]	@ (800176c <USART2_IRQHandler+0x10>)
 8001762:	f002 fd37 	bl	80041d4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001766:	bf00      	nop
 8001768:	bd80      	pop	{r7, pc}
 800176a:	bf00      	nop
 800176c:	200002cc 	.word	0x200002cc

08001770 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001770:	b480      	push	{r7}
 8001772:	af00      	add	r7, sp, #0
  return 1;
 8001774:	2301      	movs	r3, #1
}
 8001776:	4618      	mov	r0, r3
 8001778:	46bd      	mov	sp, r7
 800177a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800177e:	4770      	bx	lr

08001780 <_kill>:

int _kill(int pid, int sig)
{
 8001780:	b580      	push	{r7, lr}
 8001782:	b082      	sub	sp, #8
 8001784:	af00      	add	r7, sp, #0
 8001786:	6078      	str	r0, [r7, #4]
 8001788:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800178a:	f004 fa3b 	bl	8005c04 <__errno>
 800178e:	4603      	mov	r3, r0
 8001790:	2216      	movs	r2, #22
 8001792:	601a      	str	r2, [r3, #0]
  return -1;
 8001794:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001798:	4618      	mov	r0, r3
 800179a:	3708      	adds	r7, #8
 800179c:	46bd      	mov	sp, r7
 800179e:	bd80      	pop	{r7, pc}

080017a0 <_exit>:

void _exit (int status)
{
 80017a0:	b580      	push	{r7, lr}
 80017a2:	b082      	sub	sp, #8
 80017a4:	af00      	add	r7, sp, #0
 80017a6:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80017a8:	f04f 31ff 	mov.w	r1, #4294967295
 80017ac:	6878      	ldr	r0, [r7, #4]
 80017ae:	f7ff ffe7 	bl	8001780 <_kill>
  while (1) {}    /* Make sure we hang here */
 80017b2:	bf00      	nop
 80017b4:	e7fd      	b.n	80017b2 <_exit+0x12>

080017b6 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80017b6:	b580      	push	{r7, lr}
 80017b8:	b086      	sub	sp, #24
 80017ba:	af00      	add	r7, sp, #0
 80017bc:	60f8      	str	r0, [r7, #12]
 80017be:	60b9      	str	r1, [r7, #8]
 80017c0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80017c2:	2300      	movs	r3, #0
 80017c4:	617b      	str	r3, [r7, #20]
 80017c6:	e00a      	b.n	80017de <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80017c8:	f3af 8000 	nop.w
 80017cc:	4601      	mov	r1, r0
 80017ce:	68bb      	ldr	r3, [r7, #8]
 80017d0:	1c5a      	adds	r2, r3, #1
 80017d2:	60ba      	str	r2, [r7, #8]
 80017d4:	b2ca      	uxtb	r2, r1
 80017d6:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80017d8:	697b      	ldr	r3, [r7, #20]
 80017da:	3301      	adds	r3, #1
 80017dc:	617b      	str	r3, [r7, #20]
 80017de:	697a      	ldr	r2, [r7, #20]
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	429a      	cmp	r2, r3
 80017e4:	dbf0      	blt.n	80017c8 <_read+0x12>
  }

  return len;
 80017e6:	687b      	ldr	r3, [r7, #4]
}
 80017e8:	4618      	mov	r0, r3
 80017ea:	3718      	adds	r7, #24
 80017ec:	46bd      	mov	sp, r7
 80017ee:	bd80      	pop	{r7, pc}

080017f0 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80017f0:	b580      	push	{r7, lr}
 80017f2:	b086      	sub	sp, #24
 80017f4:	af00      	add	r7, sp, #0
 80017f6:	60f8      	str	r0, [r7, #12]
 80017f8:	60b9      	str	r1, [r7, #8]
 80017fa:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80017fc:	2300      	movs	r3, #0
 80017fe:	617b      	str	r3, [r7, #20]
 8001800:	e009      	b.n	8001816 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001802:	68bb      	ldr	r3, [r7, #8]
 8001804:	1c5a      	adds	r2, r3, #1
 8001806:	60ba      	str	r2, [r7, #8]
 8001808:	781b      	ldrb	r3, [r3, #0]
 800180a:	4618      	mov	r0, r3
 800180c:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001810:	697b      	ldr	r3, [r7, #20]
 8001812:	3301      	adds	r3, #1
 8001814:	617b      	str	r3, [r7, #20]
 8001816:	697a      	ldr	r2, [r7, #20]
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	429a      	cmp	r2, r3
 800181c:	dbf1      	blt.n	8001802 <_write+0x12>
  }
  return len;
 800181e:	687b      	ldr	r3, [r7, #4]
}
 8001820:	4618      	mov	r0, r3
 8001822:	3718      	adds	r7, #24
 8001824:	46bd      	mov	sp, r7
 8001826:	bd80      	pop	{r7, pc}

08001828 <_close>:

int _close(int file)
{
 8001828:	b480      	push	{r7}
 800182a:	b083      	sub	sp, #12
 800182c:	af00      	add	r7, sp, #0
 800182e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001830:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001834:	4618      	mov	r0, r3
 8001836:	370c      	adds	r7, #12
 8001838:	46bd      	mov	sp, r7
 800183a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800183e:	4770      	bx	lr

08001840 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001840:	b480      	push	{r7}
 8001842:	b083      	sub	sp, #12
 8001844:	af00      	add	r7, sp, #0
 8001846:	6078      	str	r0, [r7, #4]
 8001848:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800184a:	683b      	ldr	r3, [r7, #0]
 800184c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001850:	605a      	str	r2, [r3, #4]
  return 0;
 8001852:	2300      	movs	r3, #0
}
 8001854:	4618      	mov	r0, r3
 8001856:	370c      	adds	r7, #12
 8001858:	46bd      	mov	sp, r7
 800185a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800185e:	4770      	bx	lr

08001860 <_isatty>:

int _isatty(int file)
{
 8001860:	b480      	push	{r7}
 8001862:	b083      	sub	sp, #12
 8001864:	af00      	add	r7, sp, #0
 8001866:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001868:	2301      	movs	r3, #1
}
 800186a:	4618      	mov	r0, r3
 800186c:	370c      	adds	r7, #12
 800186e:	46bd      	mov	sp, r7
 8001870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001874:	4770      	bx	lr

08001876 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001876:	b480      	push	{r7}
 8001878:	b085      	sub	sp, #20
 800187a:	af00      	add	r7, sp, #0
 800187c:	60f8      	str	r0, [r7, #12]
 800187e:	60b9      	str	r1, [r7, #8]
 8001880:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001882:	2300      	movs	r3, #0
}
 8001884:	4618      	mov	r0, r3
 8001886:	3714      	adds	r7, #20
 8001888:	46bd      	mov	sp, r7
 800188a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800188e:	4770      	bx	lr

08001890 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001890:	b580      	push	{r7, lr}
 8001892:	b086      	sub	sp, #24
 8001894:	af00      	add	r7, sp, #0
 8001896:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001898:	4a14      	ldr	r2, [pc, #80]	@ (80018ec <_sbrk+0x5c>)
 800189a:	4b15      	ldr	r3, [pc, #84]	@ (80018f0 <_sbrk+0x60>)
 800189c:	1ad3      	subs	r3, r2, r3
 800189e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80018a0:	697b      	ldr	r3, [r7, #20]
 80018a2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80018a4:	4b13      	ldr	r3, [pc, #76]	@ (80018f4 <_sbrk+0x64>)
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	2b00      	cmp	r3, #0
 80018aa:	d102      	bne.n	80018b2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80018ac:	4b11      	ldr	r3, [pc, #68]	@ (80018f4 <_sbrk+0x64>)
 80018ae:	4a12      	ldr	r2, [pc, #72]	@ (80018f8 <_sbrk+0x68>)
 80018b0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80018b2:	4b10      	ldr	r3, [pc, #64]	@ (80018f4 <_sbrk+0x64>)
 80018b4:	681a      	ldr	r2, [r3, #0]
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	4413      	add	r3, r2
 80018ba:	693a      	ldr	r2, [r7, #16]
 80018bc:	429a      	cmp	r2, r3
 80018be:	d207      	bcs.n	80018d0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80018c0:	f004 f9a0 	bl	8005c04 <__errno>
 80018c4:	4603      	mov	r3, r0
 80018c6:	220c      	movs	r2, #12
 80018c8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80018ca:	f04f 33ff 	mov.w	r3, #4294967295
 80018ce:	e009      	b.n	80018e4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80018d0:	4b08      	ldr	r3, [pc, #32]	@ (80018f4 <_sbrk+0x64>)
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80018d6:	4b07      	ldr	r3, [pc, #28]	@ (80018f4 <_sbrk+0x64>)
 80018d8:	681a      	ldr	r2, [r3, #0]
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	4413      	add	r3, r2
 80018de:	4a05      	ldr	r2, [pc, #20]	@ (80018f4 <_sbrk+0x64>)
 80018e0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80018e2:	68fb      	ldr	r3, [r7, #12]
}
 80018e4:	4618      	mov	r0, r3
 80018e6:	3718      	adds	r7, #24
 80018e8:	46bd      	mov	sp, r7
 80018ea:	bd80      	pop	{r7, pc}
 80018ec:	20020000 	.word	0x20020000
 80018f0:	00000400 	.word	0x00000400
 80018f4:	2000031c 	.word	0x2000031c
 80018f8:	200004a0 	.word	0x200004a0

080018fc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80018fc:	b480      	push	{r7}
 80018fe:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001900:	4b06      	ldr	r3, [pc, #24]	@ (800191c <SystemInit+0x20>)
 8001902:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001906:	4a05      	ldr	r2, [pc, #20]	@ (800191c <SystemInit+0x20>)
 8001908:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800190c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001910:	bf00      	nop
 8001912:	46bd      	mov	sp, r7
 8001914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001918:	4770      	bx	lr
 800191a:	bf00      	nop
 800191c:	e000ed00 	.word	0xe000ed00

08001920 <initUart>:
#define rxBufferMax 16
int rxReadPointer;
int rxWritePointer;
uint8_t rxBuffer[rxBufferMax];

void initUart(UART_HandleTypeDef*inHandle){
 8001920:	b580      	push	{r7, lr}
 8001922:	b082      	sub	sp, #8
 8001924:	af00      	add	r7, sp, #0
 8001926:	6078      	str	r0, [r7, #4]
	uartHandle = inHandle;
 8001928:	4a06      	ldr	r2, [pc, #24]	@ (8001944 <initUart+0x24>)
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	6013      	str	r3, [r2, #0]
	HAL_UART_Receive_IT(uartHandle,&rxChar,1);
 800192e:	4b05      	ldr	r3, [pc, #20]	@ (8001944 <initUart+0x24>)
 8001930:	681b      	ldr	r3, [r3, #0]
 8001932:	2201      	movs	r2, #1
 8001934:	4904      	ldr	r1, [pc, #16]	@ (8001948 <initUart+0x28>)
 8001936:	4618      	mov	r0, r3
 8001938:	f002 fc27 	bl	800418a <HAL_UART_Receive_IT>
}
 800193c:	bf00      	nop
 800193e:	3708      	adds	r7, #8
 8001940:	46bd      	mov	sp, r7
 8001942:	bd80      	pop	{r7, pc}
 8001944:	20000320 	.word	0x20000320
 8001948:	20000324 	.word	0x20000324

0800194c <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef*huart){
 800194c:	b580      	push	{r7, lr}
 800194e:	b082      	sub	sp, #8
 8001950:	af00      	add	r7, sp, #0
 8001952:	6078      	str	r0, [r7, #4]
	rxBuffer[rxWritePointer++] = rxChar;
 8001954:	4b0f      	ldr	r3, [pc, #60]	@ (8001994 <HAL_UART_RxCpltCallback+0x48>)
 8001956:	681b      	ldr	r3, [r3, #0]
 8001958:	1c5a      	adds	r2, r3, #1
 800195a:	490e      	ldr	r1, [pc, #56]	@ (8001994 <HAL_UART_RxCpltCallback+0x48>)
 800195c:	600a      	str	r2, [r1, #0]
 800195e:	4a0e      	ldr	r2, [pc, #56]	@ (8001998 <HAL_UART_RxCpltCallback+0x4c>)
 8001960:	7811      	ldrb	r1, [r2, #0]
 8001962:	4a0e      	ldr	r2, [pc, #56]	@ (800199c <HAL_UART_RxCpltCallback+0x50>)
 8001964:	54d1      	strb	r1, [r2, r3]
	rxWritePointer %= rxBufferMax;
 8001966:	4b0b      	ldr	r3, [pc, #44]	@ (8001994 <HAL_UART_RxCpltCallback+0x48>)
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	425a      	negs	r2, r3
 800196c:	f003 030f 	and.w	r3, r3, #15
 8001970:	f002 020f 	and.w	r2, r2, #15
 8001974:	bf58      	it	pl
 8001976:	4253      	negpl	r3, r2
 8001978:	4a06      	ldr	r2, [pc, #24]	@ (8001994 <HAL_UART_RxCpltCallback+0x48>)
 800197a:	6013      	str	r3, [r2, #0]
	HAL_UART_Receive_IT(uartHandle, &rxChar,1);
 800197c:	4b08      	ldr	r3, [pc, #32]	@ (80019a0 <HAL_UART_RxCpltCallback+0x54>)
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	2201      	movs	r2, #1
 8001982:	4905      	ldr	r1, [pc, #20]	@ (8001998 <HAL_UART_RxCpltCallback+0x4c>)
 8001984:	4618      	mov	r0, r3
 8001986:	f002 fc00 	bl	800418a <HAL_UART_Receive_IT>
}
 800198a:	bf00      	nop
 800198c:	3708      	adds	r7, #8
 800198e:	46bd      	mov	sp, r7
 8001990:	bd80      	pop	{r7, pc}
 8001992:	bf00      	nop
 8001994:	2000032c 	.word	0x2000032c
 8001998:	20000324 	.word	0x20000324
 800199c:	20000330 	.word	0x20000330
 80019a0:	20000320 	.word	0x20000320

080019a4 <getRxBuffer>:

uint16_t getRxBuffer(){
 80019a4:	b480      	push	{r7}
 80019a6:	b083      	sub	sp, #12
 80019a8:	af00      	add	r7, sp, #0
	uint16_t result;
	if(rxWritePointer == rxReadPointer)return-1;
 80019aa:	4b11      	ldr	r3, [pc, #68]	@ (80019f0 <getRxBuffer+0x4c>)
 80019ac:	681a      	ldr	r2, [r3, #0]
 80019ae:	4b11      	ldr	r3, [pc, #68]	@ (80019f4 <getRxBuffer+0x50>)
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	429a      	cmp	r2, r3
 80019b4:	d102      	bne.n	80019bc <getRxBuffer+0x18>
 80019b6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80019ba:	e013      	b.n	80019e4 <getRxBuffer+0x40>
	result = rxBuffer[rxReadPointer++];
 80019bc:	4b0d      	ldr	r3, [pc, #52]	@ (80019f4 <getRxBuffer+0x50>)
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	1c5a      	adds	r2, r3, #1
 80019c2:	490c      	ldr	r1, [pc, #48]	@ (80019f4 <getRxBuffer+0x50>)
 80019c4:	600a      	str	r2, [r1, #0]
 80019c6:	4a0c      	ldr	r2, [pc, #48]	@ (80019f8 <getRxBuffer+0x54>)
 80019c8:	5cd3      	ldrb	r3, [r2, r3]
 80019ca:	80fb      	strh	r3, [r7, #6]
	rxReadPointer %= rxBufferMax;
 80019cc:	4b09      	ldr	r3, [pc, #36]	@ (80019f4 <getRxBuffer+0x50>)
 80019ce:	681b      	ldr	r3, [r3, #0]
 80019d0:	425a      	negs	r2, r3
 80019d2:	f003 030f 	and.w	r3, r3, #15
 80019d6:	f002 020f 	and.w	r2, r2, #15
 80019da:	bf58      	it	pl
 80019dc:	4253      	negpl	r3, r2
 80019de:	4a05      	ldr	r2, [pc, #20]	@ (80019f4 <getRxBuffer+0x50>)
 80019e0:	6013      	str	r3, [r2, #0]
	return result;
 80019e2:	88fb      	ldrh	r3, [r7, #6]

}
 80019e4:	4618      	mov	r0, r3
 80019e6:	370c      	adds	r7, #12
 80019e8:	46bd      	mov	sp, r7
 80019ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ee:	4770      	bx	lr
 80019f0:	2000032c 	.word	0x2000032c
 80019f4:	20000328 	.word	0x20000328
 80019f8:	20000330 	.word	0x20000330

080019fc <getString>:

char*getString(){
 80019fc:	b580      	push	{r7, lr}
 80019fe:	b082      	sub	sp, #8
 8001a00:	af00      	add	r7, sp, #0
	static char str[10];
	static uint8_t pos = 0;
	char ch = getRxBuffer();
 8001a02:	f7ff ffcf 	bl	80019a4 <getRxBuffer>
 8001a06:	4603      	mov	r3, r0
 8001a08:	71fb      	strb	r3, [r7, #7]
	if(ch!= -1){
		if(ch == '\n'){
 8001a0a:	79fb      	ldrb	r3, [r7, #7]
 8001a0c:	2b0a      	cmp	r3, #10
 8001a0e:	d108      	bne.n	8001a22 <getString+0x26>
			memset(str,0,10);
 8001a10:	220a      	movs	r2, #10
 8001a12:	2100      	movs	r1, #0
 8001a14:	480a      	ldr	r0, [pc, #40]	@ (8001a40 <getString+0x44>)
 8001a16:	f004 f890 	bl	8005b3a <memset>
			pos = 0;
 8001a1a:	4b0a      	ldr	r3, [pc, #40]	@ (8001a44 <getString+0x48>)
 8001a1c:	2200      	movs	r2, #0
 8001a1e:	701a      	strb	r2, [r3, #0]
 8001a20:	e009      	b.n	8001a36 <getString+0x3a>
		}
		else
			str[pos++] =ch;
 8001a22:	4b08      	ldr	r3, [pc, #32]	@ (8001a44 <getString+0x48>)
 8001a24:	781b      	ldrb	r3, [r3, #0]
 8001a26:	1c5a      	adds	r2, r3, #1
 8001a28:	b2d1      	uxtb	r1, r2
 8001a2a:	4a06      	ldr	r2, [pc, #24]	@ (8001a44 <getString+0x48>)
 8001a2c:	7011      	strb	r1, [r2, #0]
 8001a2e:	4619      	mov	r1, r3
 8001a30:	4a03      	ldr	r2, [pc, #12]	@ (8001a40 <getString+0x44>)
 8001a32:	79fb      	ldrb	r3, [r7, #7]
 8001a34:	5453      	strb	r3, [r2, r1]
	}
	return str;
 8001a36:	4b02      	ldr	r3, [pc, #8]	@ (8001a40 <getString+0x44>)
}
 8001a38:	4618      	mov	r0, r3
 8001a3a:	3708      	adds	r7, #8
 8001a3c:	46bd      	mov	sp, r7
 8001a3e:	bd80      	pop	{r7, pc}
 8001a40:	20000340 	.word	0x20000340
 8001a44:	2000034a 	.word	0x2000034a

08001a48 <putSerial2>:
	txBuffer[2]=((inValue>>7)&0x7f) |0x80;
	txBuffer[3] = txBuffer[0] + txBuffer[1] + txBuffer[2];
	txBuffer[4]=ETX;
	HAL_UART_Transmit(uartHandle, txBuffer, 5, 1);
}
void putSerial2(int inValue){
 8001a48:	b580      	push	{r7, lr}
 8001a4a:	b084      	sub	sp, #16
 8001a4c:	af00      	add	r7, sp, #0
 8001a4e:	6078      	str	r0, [r7, #4]
	char txBuffer[4]={0,};
 8001a50:	2300      	movs	r3, #0
 8001a52:	60fb      	str	r3, [r7, #12]
	txBuffer[0]= 0x11;
 8001a54:	2311      	movs	r3, #17
 8001a56:	733b      	strb	r3, [r7, #12]
	txBuffer[1]= 0x22;
 8001a58:	2322      	movs	r3, #34	@ 0x22
 8001a5a:	737b      	strb	r3, [r7, #13]
	memcpy(&txBuffer[2], &inValue,2);
 8001a5c:	88bb      	ldrh	r3, [r7, #4]
 8001a5e:	81fb      	strh	r3, [r7, #14]
	HAL_UART_Transmit(uartHandle, txBuffer, 5, 1);
 8001a60:	4b05      	ldr	r3, [pc, #20]	@ (8001a78 <putSerial2+0x30>)
 8001a62:	6818      	ldr	r0, [r3, #0]
 8001a64:	f107 010c 	add.w	r1, r7, #12
 8001a68:	2301      	movs	r3, #1
 8001a6a:	2205      	movs	r2, #5
 8001a6c:	f002 fb02 	bl	8004074 <HAL_UART_Transmit>
}
 8001a70:	bf00      	nop
 8001a72:	3710      	adds	r7, #16
 8001a74:	46bd      	mov	sp, r7
 8001a76:	bd80      	pop	{r7, pc}
 8001a78:	20000320 	.word	0x20000320

08001a7c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001a7c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001ab4 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001a80:	f7ff ff3c 	bl	80018fc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001a84:	480c      	ldr	r0, [pc, #48]	@ (8001ab8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001a86:	490d      	ldr	r1, [pc, #52]	@ (8001abc <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001a88:	4a0d      	ldr	r2, [pc, #52]	@ (8001ac0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001a8a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001a8c:	e002      	b.n	8001a94 <LoopCopyDataInit>

08001a8e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001a8e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001a90:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001a92:	3304      	adds	r3, #4

08001a94 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001a94:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001a96:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001a98:	d3f9      	bcc.n	8001a8e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001a9a:	4a0a      	ldr	r2, [pc, #40]	@ (8001ac4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001a9c:	4c0a      	ldr	r4, [pc, #40]	@ (8001ac8 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001a9e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001aa0:	e001      	b.n	8001aa6 <LoopFillZerobss>

08001aa2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001aa2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001aa4:	3204      	adds	r2, #4

08001aa6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001aa6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001aa8:	d3fb      	bcc.n	8001aa2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001aaa:	f004 f8b1 	bl	8005c10 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001aae:	f7ff fa19 	bl	8000ee4 <main>
  bx  lr    
 8001ab2:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001ab4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001ab8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001abc:	200001d8 	.word	0x200001d8
  ldr r2, =_sidata
 8001ac0:	08007d60 	.word	0x08007d60
  ldr r2, =_sbss
 8001ac4:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 8001ac8:	2000049c 	.word	0x2000049c

08001acc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001acc:	e7fe      	b.n	8001acc <ADC_IRQHandler>
	...

08001ad0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001ad0:	b580      	push	{r7, lr}
 8001ad2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001ad4:	4b0e      	ldr	r3, [pc, #56]	@ (8001b10 <HAL_Init+0x40>)
 8001ad6:	681b      	ldr	r3, [r3, #0]
 8001ad8:	4a0d      	ldr	r2, [pc, #52]	@ (8001b10 <HAL_Init+0x40>)
 8001ada:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001ade:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001ae0:	4b0b      	ldr	r3, [pc, #44]	@ (8001b10 <HAL_Init+0x40>)
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	4a0a      	ldr	r2, [pc, #40]	@ (8001b10 <HAL_Init+0x40>)
 8001ae6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001aea:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001aec:	4b08      	ldr	r3, [pc, #32]	@ (8001b10 <HAL_Init+0x40>)
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	4a07      	ldr	r2, [pc, #28]	@ (8001b10 <HAL_Init+0x40>)
 8001af2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001af6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001af8:	2003      	movs	r0, #3
 8001afa:	f000 fd41 	bl	8002580 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001afe:	200f      	movs	r0, #15
 8001b00:	f000 f808 	bl	8001b14 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001b04:	f7ff fcaa 	bl	800145c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001b08:	2300      	movs	r3, #0
}
 8001b0a:	4618      	mov	r0, r3
 8001b0c:	bd80      	pop	{r7, pc}
 8001b0e:	bf00      	nop
 8001b10:	40023c00 	.word	0x40023c00

08001b14 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001b14:	b580      	push	{r7, lr}
 8001b16:	b082      	sub	sp, #8
 8001b18:	af00      	add	r7, sp, #0
 8001b1a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001b1c:	4b12      	ldr	r3, [pc, #72]	@ (8001b68 <HAL_InitTick+0x54>)
 8001b1e:	681a      	ldr	r2, [r3, #0]
 8001b20:	4b12      	ldr	r3, [pc, #72]	@ (8001b6c <HAL_InitTick+0x58>)
 8001b22:	781b      	ldrb	r3, [r3, #0]
 8001b24:	4619      	mov	r1, r3
 8001b26:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001b2a:	fbb3 f3f1 	udiv	r3, r3, r1
 8001b2e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b32:	4618      	mov	r0, r3
 8001b34:	f000 fd59 	bl	80025ea <HAL_SYSTICK_Config>
 8001b38:	4603      	mov	r3, r0
 8001b3a:	2b00      	cmp	r3, #0
 8001b3c:	d001      	beq.n	8001b42 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001b3e:	2301      	movs	r3, #1
 8001b40:	e00e      	b.n	8001b60 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	2b0f      	cmp	r3, #15
 8001b46:	d80a      	bhi.n	8001b5e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001b48:	2200      	movs	r2, #0
 8001b4a:	6879      	ldr	r1, [r7, #4]
 8001b4c:	f04f 30ff 	mov.w	r0, #4294967295
 8001b50:	f000 fd21 	bl	8002596 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001b54:	4a06      	ldr	r2, [pc, #24]	@ (8001b70 <HAL_InitTick+0x5c>)
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001b5a:	2300      	movs	r3, #0
 8001b5c:	e000      	b.n	8001b60 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001b5e:	2301      	movs	r3, #1
}
 8001b60:	4618      	mov	r0, r3
 8001b62:	3708      	adds	r7, #8
 8001b64:	46bd      	mov	sp, r7
 8001b66:	bd80      	pop	{r7, pc}
 8001b68:	20000004 	.word	0x20000004
 8001b6c:	2000000c 	.word	0x2000000c
 8001b70:	20000008 	.word	0x20000008

08001b74 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001b74:	b480      	push	{r7}
 8001b76:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001b78:	4b06      	ldr	r3, [pc, #24]	@ (8001b94 <HAL_IncTick+0x20>)
 8001b7a:	781b      	ldrb	r3, [r3, #0]
 8001b7c:	461a      	mov	r2, r3
 8001b7e:	4b06      	ldr	r3, [pc, #24]	@ (8001b98 <HAL_IncTick+0x24>)
 8001b80:	681b      	ldr	r3, [r3, #0]
 8001b82:	4413      	add	r3, r2
 8001b84:	4a04      	ldr	r2, [pc, #16]	@ (8001b98 <HAL_IncTick+0x24>)
 8001b86:	6013      	str	r3, [r2, #0]
}
 8001b88:	bf00      	nop
 8001b8a:	46bd      	mov	sp, r7
 8001b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b90:	4770      	bx	lr
 8001b92:	bf00      	nop
 8001b94:	2000000c 	.word	0x2000000c
 8001b98:	2000034c 	.word	0x2000034c

08001b9c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001b9c:	b480      	push	{r7}
 8001b9e:	af00      	add	r7, sp, #0
  return uwTick;
 8001ba0:	4b03      	ldr	r3, [pc, #12]	@ (8001bb0 <HAL_GetTick+0x14>)
 8001ba2:	681b      	ldr	r3, [r3, #0]
}
 8001ba4:	4618      	mov	r0, r3
 8001ba6:	46bd      	mov	sp, r7
 8001ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bac:	4770      	bx	lr
 8001bae:	bf00      	nop
 8001bb0:	2000034c 	.word	0x2000034c

08001bb4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001bb4:	b580      	push	{r7, lr}
 8001bb6:	b084      	sub	sp, #16
 8001bb8:	af00      	add	r7, sp, #0
 8001bba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001bbc:	f7ff ffee 	bl	8001b9c <HAL_GetTick>
 8001bc0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001bc6:	68fb      	ldr	r3, [r7, #12]
 8001bc8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001bcc:	d005      	beq.n	8001bda <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001bce:	4b0a      	ldr	r3, [pc, #40]	@ (8001bf8 <HAL_Delay+0x44>)
 8001bd0:	781b      	ldrb	r3, [r3, #0]
 8001bd2:	461a      	mov	r2, r3
 8001bd4:	68fb      	ldr	r3, [r7, #12]
 8001bd6:	4413      	add	r3, r2
 8001bd8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001bda:	bf00      	nop
 8001bdc:	f7ff ffde 	bl	8001b9c <HAL_GetTick>
 8001be0:	4602      	mov	r2, r0
 8001be2:	68bb      	ldr	r3, [r7, #8]
 8001be4:	1ad3      	subs	r3, r2, r3
 8001be6:	68fa      	ldr	r2, [r7, #12]
 8001be8:	429a      	cmp	r2, r3
 8001bea:	d8f7      	bhi.n	8001bdc <HAL_Delay+0x28>
  {
  }
}
 8001bec:	bf00      	nop
 8001bee:	bf00      	nop
 8001bf0:	3710      	adds	r7, #16
 8001bf2:	46bd      	mov	sp, r7
 8001bf4:	bd80      	pop	{r7, pc}
 8001bf6:	bf00      	nop
 8001bf8:	2000000c 	.word	0x2000000c

08001bfc <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001bfc:	b580      	push	{r7, lr}
 8001bfe:	b084      	sub	sp, #16
 8001c00:	af00      	add	r7, sp, #0
 8001c02:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001c04:	2300      	movs	r3, #0
 8001c06:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	2b00      	cmp	r3, #0
 8001c0c:	d101      	bne.n	8001c12 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001c0e:	2301      	movs	r3, #1
 8001c10:	e033      	b.n	8001c7a <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c16:	2b00      	cmp	r3, #0
 8001c18:	d109      	bne.n	8001c2e <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001c1a:	6878      	ldr	r0, [r7, #4]
 8001c1c:	f7ff fc46 	bl	80014ac <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	2200      	movs	r2, #0
 8001c24:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	2200      	movs	r2, #0
 8001c2a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c32:	f003 0310 	and.w	r3, r3, #16
 8001c36:	2b00      	cmp	r3, #0
 8001c38:	d118      	bne.n	8001c6c <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c3e:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001c42:	f023 0302 	bic.w	r3, r3, #2
 8001c46:	f043 0202 	orr.w	r2, r3, #2
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8001c4e:	6878      	ldr	r0, [r7, #4]
 8001c50:	f000 faca 	bl	80021e8 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	2200      	movs	r2, #0
 8001c58:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c5e:	f023 0303 	bic.w	r3, r3, #3
 8001c62:	f043 0201 	orr.w	r2, r3, #1
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	641a      	str	r2, [r3, #64]	@ 0x40
 8001c6a:	e001      	b.n	8001c70 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001c6c:	2301      	movs	r3, #1
 8001c6e:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	2200      	movs	r2, #0
 8001c74:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001c78:	7bfb      	ldrb	r3, [r7, #15]
}
 8001c7a:	4618      	mov	r0, r3
 8001c7c:	3710      	adds	r7, #16
 8001c7e:	46bd      	mov	sp, r7
 8001c80:	bd80      	pop	{r7, pc}
	...

08001c84 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8001c84:	b480      	push	{r7}
 8001c86:	b085      	sub	sp, #20
 8001c88:	af00      	add	r7, sp, #0
 8001c8a:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8001c8c:	2300      	movs	r3, #0
 8001c8e:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001c96:	2b01      	cmp	r3, #1
 8001c98:	d101      	bne.n	8001c9e <HAL_ADC_Start+0x1a>
 8001c9a:	2302      	movs	r3, #2
 8001c9c:	e097      	b.n	8001dce <HAL_ADC_Start+0x14a>
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	2201      	movs	r2, #1
 8001ca2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	681b      	ldr	r3, [r3, #0]
 8001caa:	689b      	ldr	r3, [r3, #8]
 8001cac:	f003 0301 	and.w	r3, r3, #1
 8001cb0:	2b01      	cmp	r3, #1
 8001cb2:	d018      	beq.n	8001ce6 <HAL_ADC_Start+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	689a      	ldr	r2, [r3, #8]
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	f042 0201 	orr.w	r2, r2, #1
 8001cc2:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001cc4:	4b45      	ldr	r3, [pc, #276]	@ (8001ddc <HAL_ADC_Start+0x158>)
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	4a45      	ldr	r2, [pc, #276]	@ (8001de0 <HAL_ADC_Start+0x15c>)
 8001cca:	fba2 2303 	umull	r2, r3, r2, r3
 8001cce:	0c9a      	lsrs	r2, r3, #18
 8001cd0:	4613      	mov	r3, r2
 8001cd2:	005b      	lsls	r3, r3, #1
 8001cd4:	4413      	add	r3, r2
 8001cd6:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8001cd8:	e002      	b.n	8001ce0 <HAL_ADC_Start+0x5c>
    {
      counter--;
 8001cda:	68bb      	ldr	r3, [r7, #8]
 8001cdc:	3b01      	subs	r3, #1
 8001cde:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8001ce0:	68bb      	ldr	r3, [r7, #8]
 8001ce2:	2b00      	cmp	r3, #0
 8001ce4:	d1f9      	bne.n	8001cda <HAL_ADC_Start+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	689b      	ldr	r3, [r3, #8]
 8001cec:	f003 0301 	and.w	r3, r3, #1
 8001cf0:	2b01      	cmp	r3, #1
 8001cf2:	d15f      	bne.n	8001db4 <HAL_ADC_Start+0x130>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cf8:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8001cfc:	f023 0301 	bic.w	r3, r3, #1
 8001d00:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	685b      	ldr	r3, [r3, #4]
 8001d0e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001d12:	2b00      	cmp	r3, #0
 8001d14:	d007      	beq.n	8001d26 <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d1a:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001d1e:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d2a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001d2e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001d32:	d106      	bne.n	8001d42 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d38:	f023 0206 	bic.w	r2, r3, #6
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	645a      	str	r2, [r3, #68]	@ 0x44
 8001d40:	e002      	b.n	8001d48 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	2200      	movs	r2, #0
 8001d46:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	2200      	movs	r2, #0
 8001d4c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001d50:	4b24      	ldr	r3, [pc, #144]	@ (8001de4 <HAL_ADC_Start+0x160>)
 8001d52:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8001d5c:	601a      	str	r2, [r3, #0]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8001d5e:	68fb      	ldr	r3, [r7, #12]
 8001d60:	685b      	ldr	r3, [r3, #4]
 8001d62:	f003 031f 	and.w	r3, r3, #31
 8001d66:	2b00      	cmp	r3, #0
 8001d68:	d10f      	bne.n	8001d8a <HAL_ADC_Start+0x106>
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	689b      	ldr	r3, [r3, #8]
 8001d70:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8001d74:	2b00      	cmp	r3, #0
 8001d76:	d129      	bne.n	8001dcc <HAL_ADC_Start+0x148>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	689a      	ldr	r2, [r3, #8]
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8001d86:	609a      	str	r2, [r3, #8]
 8001d88:	e020      	b.n	8001dcc <HAL_ADC_Start+0x148>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	4a16      	ldr	r2, [pc, #88]	@ (8001de8 <HAL_ADC_Start+0x164>)
 8001d90:	4293      	cmp	r3, r2
 8001d92:	d11b      	bne.n	8001dcc <HAL_ADC_Start+0x148>
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	689b      	ldr	r3, [r3, #8]
 8001d9a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8001d9e:	2b00      	cmp	r3, #0
 8001da0:	d114      	bne.n	8001dcc <HAL_ADC_Start+0x148>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	689a      	ldr	r2, [r3, #8]
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8001db0:	609a      	str	r2, [r3, #8]
 8001db2:	e00b      	b.n	8001dcc <HAL_ADC_Start+0x148>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001db8:	f043 0210 	orr.w	r2, r3, #16
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001dc4:	f043 0201 	orr.w	r2, r3, #1
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 8001dcc:	2300      	movs	r3, #0
}
 8001dce:	4618      	mov	r0, r3
 8001dd0:	3714      	adds	r7, #20
 8001dd2:	46bd      	mov	sp, r7
 8001dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dd8:	4770      	bx	lr
 8001dda:	bf00      	nop
 8001ddc:	20000004 	.word	0x20000004
 8001de0:	431bde83 	.word	0x431bde83
 8001de4:	40012300 	.word	0x40012300
 8001de8:	40012000 	.word	0x40012000

08001dec <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8001dec:	b480      	push	{r7}
 8001dee:	b083      	sub	sp, #12
 8001df0:	af00      	add	r7, sp, #0
 8001df2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001dfa:	2b01      	cmp	r3, #1
 8001dfc:	d101      	bne.n	8001e02 <HAL_ADC_Stop+0x16>
 8001dfe:	2302      	movs	r3, #2
 8001e00:	e021      	b.n	8001e46 <HAL_ADC_Stop+0x5a>
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	2201      	movs	r2, #1
 8001e06:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	689a      	ldr	r2, [r3, #8]
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	f022 0201 	bic.w	r2, r2, #1
 8001e18:	609a      	str	r2, [r3, #8]

  /* Check if ADC is effectively disabled */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	689b      	ldr	r3, [r3, #8]
 8001e20:	f003 0301 	and.w	r3, r3, #1
 8001e24:	2b00      	cmp	r3, #0
 8001e26:	d109      	bne.n	8001e3c <HAL_ADC_Stop+0x50>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e2c:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001e30:	f023 0301 	bic.w	r3, r3, #1
 8001e34:	f043 0201 	orr.w	r2, r3, #1
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	2200      	movs	r2, #0
 8001e40:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8001e44:	2300      	movs	r3, #0
}
 8001e46:	4618      	mov	r0, r3
 8001e48:	370c      	adds	r7, #12
 8001e4a:	46bd      	mov	sp, r7
 8001e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e50:	4770      	bx	lr

08001e52 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8001e52:	b580      	push	{r7, lr}
 8001e54:	b084      	sub	sp, #16
 8001e56:	af00      	add	r7, sp, #0
 8001e58:	6078      	str	r0, [r7, #4]
 8001e5a:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8001e5c:	2300      	movs	r3, #0
 8001e5e:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	689b      	ldr	r3, [r3, #8]
 8001e66:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001e6a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001e6e:	d113      	bne.n	8001e98 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	689b      	ldr	r3, [r3, #8]
 8001e76:	f403 7380 	and.w	r3, r3, #256	@ 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8001e7a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001e7e:	d10b      	bne.n	8001e98 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e84:	f043 0220 	orr.w	r2, r3, #32
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	2200      	movs	r2, #0
 8001e90:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8001e94:	2301      	movs	r3, #1
 8001e96:	e063      	b.n	8001f60 <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */
  tickstart = HAL_GetTick();
 8001e98:	f7ff fe80 	bl	8001b9c <HAL_GetTick>
 8001e9c:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8001e9e:	e021      	b.n	8001ee4 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8001ea0:	683b      	ldr	r3, [r7, #0]
 8001ea2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001ea6:	d01d      	beq.n	8001ee4 <HAL_ADC_PollForConversion+0x92>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8001ea8:	683b      	ldr	r3, [r7, #0]
 8001eaa:	2b00      	cmp	r3, #0
 8001eac:	d007      	beq.n	8001ebe <HAL_ADC_PollForConversion+0x6c>
 8001eae:	f7ff fe75 	bl	8001b9c <HAL_GetTick>
 8001eb2:	4602      	mov	r2, r0
 8001eb4:	68fb      	ldr	r3, [r7, #12]
 8001eb6:	1ad3      	subs	r3, r2, r3
 8001eb8:	683a      	ldr	r2, [r7, #0]
 8001eba:	429a      	cmp	r2, r3
 8001ebc:	d212      	bcs.n	8001ee4 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	f003 0302 	and.w	r3, r3, #2
 8001ec8:	2b02      	cmp	r3, #2
 8001eca:	d00b      	beq.n	8001ee4 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ed0:	f043 0204 	orr.w	r2, r3, #4
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	2200      	movs	r2, #0
 8001edc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_TIMEOUT;
 8001ee0:	2303      	movs	r3, #3
 8001ee2:	e03d      	b.n	8001f60 <HAL_ADC_PollForConversion+0x10e>
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	f003 0302 	and.w	r3, r3, #2
 8001eee:	2b02      	cmp	r3, #2
 8001ef0:	d1d6      	bne.n	8001ea0 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }

  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	f06f 0212 	mvn.w	r2, #18
 8001efa:	601a      	str	r2, [r3, #0]

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f00:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	641a      	str	r2, [r3, #64]	@ 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	689b      	ldr	r3, [r3, #8]
 8001f0e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8001f12:	2b00      	cmp	r3, #0
 8001f14:	d123      	bne.n	8001f5e <HAL_ADC_PollForConversion+0x10c>
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	7e1b      	ldrb	r3, [r3, #24]
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001f1a:	2b00      	cmp	r3, #0
 8001f1c:	d11f      	bne.n	8001f5e <HAL_ADC_PollForConversion+0x10c>
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f24:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001f28:	2b00      	cmp	r3, #0
 8001f2a:	d006      	beq.n	8001f3a <HAL_ADC_PollForConversion+0xe8>
       HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	689b      	ldr	r3, [r3, #8]
 8001f32:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001f36:	2b00      	cmp	r3, #0
 8001f38:	d111      	bne.n	8001f5e <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f3e:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	641a      	str	r2, [r3, #64]	@ 0x40

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f4a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001f4e:	2b00      	cmp	r3, #0
 8001f50:	d105      	bne.n	8001f5e <HAL_ADC_PollForConversion+0x10c>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f56:	f043 0201 	orr.w	r2, r3, #1
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  /* Return ADC state */
  return HAL_OK;
 8001f5e:	2300      	movs	r3, #0
}
 8001f60:	4618      	mov	r0, r3
 8001f62:	3710      	adds	r7, #16
 8001f64:	46bd      	mov	sp, r7
 8001f66:	bd80      	pop	{r7, pc}

08001f68 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8001f68:	b480      	push	{r7}
 8001f6a:	b083      	sub	sp, #12
 8001f6c:	af00      	add	r7, sp, #0
 8001f6e:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8001f76:	4618      	mov	r0, r3
 8001f78:	370c      	adds	r7, #12
 8001f7a:	46bd      	mov	sp, r7
 8001f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f80:	4770      	bx	lr
	...

08001f84 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8001f84:	b480      	push	{r7}
 8001f86:	b085      	sub	sp, #20
 8001f88:	af00      	add	r7, sp, #0
 8001f8a:	6078      	str	r0, [r7, #4]
 8001f8c:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8001f8e:	2300      	movs	r3, #0
 8001f90:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001f98:	2b01      	cmp	r3, #1
 8001f9a:	d101      	bne.n	8001fa0 <HAL_ADC_ConfigChannel+0x1c>
 8001f9c:	2302      	movs	r3, #2
 8001f9e:	e113      	b.n	80021c8 <HAL_ADC_ConfigChannel+0x244>
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	2201      	movs	r2, #1
 8001fa4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8001fa8:	683b      	ldr	r3, [r7, #0]
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	2b09      	cmp	r3, #9
 8001fae:	d925      	bls.n	8001ffc <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	68d9      	ldr	r1, [r3, #12]
 8001fb6:	683b      	ldr	r3, [r7, #0]
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	b29b      	uxth	r3, r3
 8001fbc:	461a      	mov	r2, r3
 8001fbe:	4613      	mov	r3, r2
 8001fc0:	005b      	lsls	r3, r3, #1
 8001fc2:	4413      	add	r3, r2
 8001fc4:	3b1e      	subs	r3, #30
 8001fc6:	2207      	movs	r2, #7
 8001fc8:	fa02 f303 	lsl.w	r3, r2, r3
 8001fcc:	43da      	mvns	r2, r3
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	400a      	ands	r2, r1
 8001fd4:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	68d9      	ldr	r1, [r3, #12]
 8001fdc:	683b      	ldr	r3, [r7, #0]
 8001fde:	689a      	ldr	r2, [r3, #8]
 8001fe0:	683b      	ldr	r3, [r7, #0]
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	b29b      	uxth	r3, r3
 8001fe6:	4618      	mov	r0, r3
 8001fe8:	4603      	mov	r3, r0
 8001fea:	005b      	lsls	r3, r3, #1
 8001fec:	4403      	add	r3, r0
 8001fee:	3b1e      	subs	r3, #30
 8001ff0:	409a      	lsls	r2, r3
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	430a      	orrs	r2, r1
 8001ff8:	60da      	str	r2, [r3, #12]
 8001ffa:	e022      	b.n	8002042 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	6919      	ldr	r1, [r3, #16]
 8002002:	683b      	ldr	r3, [r7, #0]
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	b29b      	uxth	r3, r3
 8002008:	461a      	mov	r2, r3
 800200a:	4613      	mov	r3, r2
 800200c:	005b      	lsls	r3, r3, #1
 800200e:	4413      	add	r3, r2
 8002010:	2207      	movs	r2, #7
 8002012:	fa02 f303 	lsl.w	r3, r2, r3
 8002016:	43da      	mvns	r2, r3
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	400a      	ands	r2, r1
 800201e:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	6919      	ldr	r1, [r3, #16]
 8002026:	683b      	ldr	r3, [r7, #0]
 8002028:	689a      	ldr	r2, [r3, #8]
 800202a:	683b      	ldr	r3, [r7, #0]
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	b29b      	uxth	r3, r3
 8002030:	4618      	mov	r0, r3
 8002032:	4603      	mov	r3, r0
 8002034:	005b      	lsls	r3, r3, #1
 8002036:	4403      	add	r3, r0
 8002038:	409a      	lsls	r2, r3
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	430a      	orrs	r2, r1
 8002040:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002042:	683b      	ldr	r3, [r7, #0]
 8002044:	685b      	ldr	r3, [r3, #4]
 8002046:	2b06      	cmp	r3, #6
 8002048:	d824      	bhi.n	8002094 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002050:	683b      	ldr	r3, [r7, #0]
 8002052:	685a      	ldr	r2, [r3, #4]
 8002054:	4613      	mov	r3, r2
 8002056:	009b      	lsls	r3, r3, #2
 8002058:	4413      	add	r3, r2
 800205a:	3b05      	subs	r3, #5
 800205c:	221f      	movs	r2, #31
 800205e:	fa02 f303 	lsl.w	r3, r2, r3
 8002062:	43da      	mvns	r2, r3
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	400a      	ands	r2, r1
 800206a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002072:	683b      	ldr	r3, [r7, #0]
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	b29b      	uxth	r3, r3
 8002078:	4618      	mov	r0, r3
 800207a:	683b      	ldr	r3, [r7, #0]
 800207c:	685a      	ldr	r2, [r3, #4]
 800207e:	4613      	mov	r3, r2
 8002080:	009b      	lsls	r3, r3, #2
 8002082:	4413      	add	r3, r2
 8002084:	3b05      	subs	r3, #5
 8002086:	fa00 f203 	lsl.w	r2, r0, r3
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	430a      	orrs	r2, r1
 8002090:	635a      	str	r2, [r3, #52]	@ 0x34
 8002092:	e04c      	b.n	800212e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002094:	683b      	ldr	r3, [r7, #0]
 8002096:	685b      	ldr	r3, [r3, #4]
 8002098:	2b0c      	cmp	r3, #12
 800209a:	d824      	bhi.n	80020e6 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80020a2:	683b      	ldr	r3, [r7, #0]
 80020a4:	685a      	ldr	r2, [r3, #4]
 80020a6:	4613      	mov	r3, r2
 80020a8:	009b      	lsls	r3, r3, #2
 80020aa:	4413      	add	r3, r2
 80020ac:	3b23      	subs	r3, #35	@ 0x23
 80020ae:	221f      	movs	r2, #31
 80020b0:	fa02 f303 	lsl.w	r3, r2, r3
 80020b4:	43da      	mvns	r2, r3
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	400a      	ands	r2, r1
 80020bc:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80020c4:	683b      	ldr	r3, [r7, #0]
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	b29b      	uxth	r3, r3
 80020ca:	4618      	mov	r0, r3
 80020cc:	683b      	ldr	r3, [r7, #0]
 80020ce:	685a      	ldr	r2, [r3, #4]
 80020d0:	4613      	mov	r3, r2
 80020d2:	009b      	lsls	r3, r3, #2
 80020d4:	4413      	add	r3, r2
 80020d6:	3b23      	subs	r3, #35	@ 0x23
 80020d8:	fa00 f203 	lsl.w	r2, r0, r3
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	430a      	orrs	r2, r1
 80020e2:	631a      	str	r2, [r3, #48]	@ 0x30
 80020e4:	e023      	b.n	800212e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80020ec:	683b      	ldr	r3, [r7, #0]
 80020ee:	685a      	ldr	r2, [r3, #4]
 80020f0:	4613      	mov	r3, r2
 80020f2:	009b      	lsls	r3, r3, #2
 80020f4:	4413      	add	r3, r2
 80020f6:	3b41      	subs	r3, #65	@ 0x41
 80020f8:	221f      	movs	r2, #31
 80020fa:	fa02 f303 	lsl.w	r3, r2, r3
 80020fe:	43da      	mvns	r2, r3
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	400a      	ands	r2, r1
 8002106:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800210e:	683b      	ldr	r3, [r7, #0]
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	b29b      	uxth	r3, r3
 8002114:	4618      	mov	r0, r3
 8002116:	683b      	ldr	r3, [r7, #0]
 8002118:	685a      	ldr	r2, [r3, #4]
 800211a:	4613      	mov	r3, r2
 800211c:	009b      	lsls	r3, r3, #2
 800211e:	4413      	add	r3, r2
 8002120:	3b41      	subs	r3, #65	@ 0x41
 8002122:	fa00 f203 	lsl.w	r2, r0, r3
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	430a      	orrs	r2, r1
 800212c:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800212e:	4b29      	ldr	r3, [pc, #164]	@ (80021d4 <HAL_ADC_ConfigChannel+0x250>)
 8002130:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	4a28      	ldr	r2, [pc, #160]	@ (80021d8 <HAL_ADC_ConfigChannel+0x254>)
 8002138:	4293      	cmp	r3, r2
 800213a:	d10f      	bne.n	800215c <HAL_ADC_ConfigChannel+0x1d8>
 800213c:	683b      	ldr	r3, [r7, #0]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	2b12      	cmp	r3, #18
 8002142:	d10b      	bne.n	800215c <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8002144:	68fb      	ldr	r3, [r7, #12]
 8002146:	685b      	ldr	r3, [r3, #4]
 8002148:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 800214c:	68fb      	ldr	r3, [r7, #12]
 800214e:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002150:	68fb      	ldr	r3, [r7, #12]
 8002152:	685b      	ldr	r3, [r3, #4]
 8002154:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8002158:	68fb      	ldr	r3, [r7, #12]
 800215a:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	4a1d      	ldr	r2, [pc, #116]	@ (80021d8 <HAL_ADC_ConfigChannel+0x254>)
 8002162:	4293      	cmp	r3, r2
 8002164:	d12b      	bne.n	80021be <HAL_ADC_ConfigChannel+0x23a>
 8002166:	683b      	ldr	r3, [r7, #0]
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	4a1c      	ldr	r2, [pc, #112]	@ (80021dc <HAL_ADC_ConfigChannel+0x258>)
 800216c:	4293      	cmp	r3, r2
 800216e:	d003      	beq.n	8002178 <HAL_ADC_ConfigChannel+0x1f4>
 8002170:	683b      	ldr	r3, [r7, #0]
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	2b11      	cmp	r3, #17
 8002176:	d122      	bne.n	80021be <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8002178:	68fb      	ldr	r3, [r7, #12]
 800217a:	685b      	ldr	r3, [r3, #4]
 800217c:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8002180:	68fb      	ldr	r3, [r7, #12]
 8002182:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002184:	68fb      	ldr	r3, [r7, #12]
 8002186:	685b      	ldr	r3, [r3, #4]
 8002188:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 800218c:	68fb      	ldr	r3, [r7, #12]
 800218e:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002190:	683b      	ldr	r3, [r7, #0]
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	4a11      	ldr	r2, [pc, #68]	@ (80021dc <HAL_ADC_ConfigChannel+0x258>)
 8002196:	4293      	cmp	r3, r2
 8002198:	d111      	bne.n	80021be <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800219a:	4b11      	ldr	r3, [pc, #68]	@ (80021e0 <HAL_ADC_ConfigChannel+0x25c>)
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	4a11      	ldr	r2, [pc, #68]	@ (80021e4 <HAL_ADC_ConfigChannel+0x260>)
 80021a0:	fba2 2303 	umull	r2, r3, r2, r3
 80021a4:	0c9a      	lsrs	r2, r3, #18
 80021a6:	4613      	mov	r3, r2
 80021a8:	009b      	lsls	r3, r3, #2
 80021aa:	4413      	add	r3, r2
 80021ac:	005b      	lsls	r3, r3, #1
 80021ae:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80021b0:	e002      	b.n	80021b8 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 80021b2:	68bb      	ldr	r3, [r7, #8]
 80021b4:	3b01      	subs	r3, #1
 80021b6:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80021b8:	68bb      	ldr	r3, [r7, #8]
 80021ba:	2b00      	cmp	r3, #0
 80021bc:	d1f9      	bne.n	80021b2 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	2200      	movs	r2, #0
 80021c2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 80021c6:	2300      	movs	r3, #0
}
 80021c8:	4618      	mov	r0, r3
 80021ca:	3714      	adds	r7, #20
 80021cc:	46bd      	mov	sp, r7
 80021ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021d2:	4770      	bx	lr
 80021d4:	40012300 	.word	0x40012300
 80021d8:	40012000 	.word	0x40012000
 80021dc:	10000012 	.word	0x10000012
 80021e0:	20000004 	.word	0x20000004
 80021e4:	431bde83 	.word	0x431bde83

080021e8 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 80021e8:	b480      	push	{r7}
 80021ea:	b085      	sub	sp, #20
 80021ec:	af00      	add	r7, sp, #0
 80021ee:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80021f0:	4b79      	ldr	r3, [pc, #484]	@ (80023d8 <ADC_Init+0x1f0>)
 80021f2:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80021f4:	68fb      	ldr	r3, [r7, #12]
 80021f6:	685b      	ldr	r3, [r3, #4]
 80021f8:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80021fc:	68fb      	ldr	r3, [r7, #12]
 80021fe:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002200:	68fb      	ldr	r3, [r7, #12]
 8002202:	685a      	ldr	r2, [r3, #4]
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	685b      	ldr	r3, [r3, #4]
 8002208:	431a      	orrs	r2, r3
 800220a:	68fb      	ldr	r3, [r7, #12]
 800220c:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	685a      	ldr	r2, [r3, #4]
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800221c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	6859      	ldr	r1, [r3, #4]
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	691b      	ldr	r3, [r3, #16]
 8002228:	021a      	lsls	r2, r3, #8
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	430a      	orrs	r2, r1
 8002230:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	685a      	ldr	r2, [r3, #4]
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8002240:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	6859      	ldr	r1, [r3, #4]
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	689a      	ldr	r2, [r3, #8]
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	430a      	orrs	r2, r1
 8002252:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	689a      	ldr	r2, [r3, #8]
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002262:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	6899      	ldr	r1, [r3, #8]
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	68da      	ldr	r2, [r3, #12]
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	430a      	orrs	r2, r1
 8002274:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800227a:	4a58      	ldr	r2, [pc, #352]	@ (80023dc <ADC_Init+0x1f4>)
 800227c:	4293      	cmp	r3, r2
 800227e:	d022      	beq.n	80022c6 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	689a      	ldr	r2, [r3, #8]
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800228e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	6899      	ldr	r1, [r3, #8]
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	430a      	orrs	r2, r1
 80022a0:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	689a      	ldr	r2, [r3, #8]
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80022b0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	6899      	ldr	r1, [r3, #8]
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	430a      	orrs	r2, r1
 80022c2:	609a      	str	r2, [r3, #8]
 80022c4:	e00f      	b.n	80022e6 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	689a      	ldr	r2, [r3, #8]
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80022d4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	689a      	ldr	r2, [r3, #8]
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80022e4:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	689a      	ldr	r2, [r3, #8]
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	f022 0202 	bic.w	r2, r2, #2
 80022f4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	6899      	ldr	r1, [r3, #8]
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	7e1b      	ldrb	r3, [r3, #24]
 8002300:	005a      	lsls	r2, r3, #1
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	430a      	orrs	r2, r1
 8002308:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002310:	2b00      	cmp	r3, #0
 8002312:	d01b      	beq.n	800234c <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	685a      	ldr	r2, [r3, #4]
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002322:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	685a      	ldr	r2, [r3, #4]
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8002332:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	6859      	ldr	r1, [r3, #4]
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800233e:	3b01      	subs	r3, #1
 8002340:	035a      	lsls	r2, r3, #13
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	430a      	orrs	r2, r1
 8002348:	605a      	str	r2, [r3, #4]
 800234a:	e007      	b.n	800235c <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	685a      	ldr	r2, [r3, #4]
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800235a:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 800236a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	69db      	ldr	r3, [r3, #28]
 8002376:	3b01      	subs	r3, #1
 8002378:	051a      	lsls	r2, r3, #20
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	430a      	orrs	r2, r1
 8002380:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	689a      	ldr	r2, [r3, #8]
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8002390:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	6899      	ldr	r1, [r3, #8]
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800239e:	025a      	lsls	r2, r3, #9
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	430a      	orrs	r2, r1
 80023a6:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	689a      	ldr	r2, [r3, #8]
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80023b6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	6899      	ldr	r1, [r3, #8]
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	695b      	ldr	r3, [r3, #20]
 80023c2:	029a      	lsls	r2, r3, #10
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	430a      	orrs	r2, r1
 80023ca:	609a      	str	r2, [r3, #8]
}
 80023cc:	bf00      	nop
 80023ce:	3714      	adds	r7, #20
 80023d0:	46bd      	mov	sp, r7
 80023d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023d6:	4770      	bx	lr
 80023d8:	40012300 	.word	0x40012300
 80023dc:	0f000001 	.word	0x0f000001

080023e0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80023e0:	b480      	push	{r7}
 80023e2:	b085      	sub	sp, #20
 80023e4:	af00      	add	r7, sp, #0
 80023e6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	f003 0307 	and.w	r3, r3, #7
 80023ee:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80023f0:	4b0c      	ldr	r3, [pc, #48]	@ (8002424 <__NVIC_SetPriorityGrouping+0x44>)
 80023f2:	68db      	ldr	r3, [r3, #12]
 80023f4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80023f6:	68ba      	ldr	r2, [r7, #8]
 80023f8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80023fc:	4013      	ands	r3, r2
 80023fe:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002400:	68fb      	ldr	r3, [r7, #12]
 8002402:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002404:	68bb      	ldr	r3, [r7, #8]
 8002406:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002408:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800240c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002410:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002412:	4a04      	ldr	r2, [pc, #16]	@ (8002424 <__NVIC_SetPriorityGrouping+0x44>)
 8002414:	68bb      	ldr	r3, [r7, #8]
 8002416:	60d3      	str	r3, [r2, #12]
}
 8002418:	bf00      	nop
 800241a:	3714      	adds	r7, #20
 800241c:	46bd      	mov	sp, r7
 800241e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002422:	4770      	bx	lr
 8002424:	e000ed00 	.word	0xe000ed00

08002428 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002428:	b480      	push	{r7}
 800242a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800242c:	4b04      	ldr	r3, [pc, #16]	@ (8002440 <__NVIC_GetPriorityGrouping+0x18>)
 800242e:	68db      	ldr	r3, [r3, #12]
 8002430:	0a1b      	lsrs	r3, r3, #8
 8002432:	f003 0307 	and.w	r3, r3, #7
}
 8002436:	4618      	mov	r0, r3
 8002438:	46bd      	mov	sp, r7
 800243a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800243e:	4770      	bx	lr
 8002440:	e000ed00 	.word	0xe000ed00

08002444 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002444:	b480      	push	{r7}
 8002446:	b083      	sub	sp, #12
 8002448:	af00      	add	r7, sp, #0
 800244a:	4603      	mov	r3, r0
 800244c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800244e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002452:	2b00      	cmp	r3, #0
 8002454:	db0b      	blt.n	800246e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002456:	79fb      	ldrb	r3, [r7, #7]
 8002458:	f003 021f 	and.w	r2, r3, #31
 800245c:	4907      	ldr	r1, [pc, #28]	@ (800247c <__NVIC_EnableIRQ+0x38>)
 800245e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002462:	095b      	lsrs	r3, r3, #5
 8002464:	2001      	movs	r0, #1
 8002466:	fa00 f202 	lsl.w	r2, r0, r2
 800246a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800246e:	bf00      	nop
 8002470:	370c      	adds	r7, #12
 8002472:	46bd      	mov	sp, r7
 8002474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002478:	4770      	bx	lr
 800247a:	bf00      	nop
 800247c:	e000e100 	.word	0xe000e100

08002480 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002480:	b480      	push	{r7}
 8002482:	b083      	sub	sp, #12
 8002484:	af00      	add	r7, sp, #0
 8002486:	4603      	mov	r3, r0
 8002488:	6039      	str	r1, [r7, #0]
 800248a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800248c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002490:	2b00      	cmp	r3, #0
 8002492:	db0a      	blt.n	80024aa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002494:	683b      	ldr	r3, [r7, #0]
 8002496:	b2da      	uxtb	r2, r3
 8002498:	490c      	ldr	r1, [pc, #48]	@ (80024cc <__NVIC_SetPriority+0x4c>)
 800249a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800249e:	0112      	lsls	r2, r2, #4
 80024a0:	b2d2      	uxtb	r2, r2
 80024a2:	440b      	add	r3, r1
 80024a4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80024a8:	e00a      	b.n	80024c0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80024aa:	683b      	ldr	r3, [r7, #0]
 80024ac:	b2da      	uxtb	r2, r3
 80024ae:	4908      	ldr	r1, [pc, #32]	@ (80024d0 <__NVIC_SetPriority+0x50>)
 80024b0:	79fb      	ldrb	r3, [r7, #7]
 80024b2:	f003 030f 	and.w	r3, r3, #15
 80024b6:	3b04      	subs	r3, #4
 80024b8:	0112      	lsls	r2, r2, #4
 80024ba:	b2d2      	uxtb	r2, r2
 80024bc:	440b      	add	r3, r1
 80024be:	761a      	strb	r2, [r3, #24]
}
 80024c0:	bf00      	nop
 80024c2:	370c      	adds	r7, #12
 80024c4:	46bd      	mov	sp, r7
 80024c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ca:	4770      	bx	lr
 80024cc:	e000e100 	.word	0xe000e100
 80024d0:	e000ed00 	.word	0xe000ed00

080024d4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80024d4:	b480      	push	{r7}
 80024d6:	b089      	sub	sp, #36	@ 0x24
 80024d8:	af00      	add	r7, sp, #0
 80024da:	60f8      	str	r0, [r7, #12]
 80024dc:	60b9      	str	r1, [r7, #8]
 80024de:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80024e0:	68fb      	ldr	r3, [r7, #12]
 80024e2:	f003 0307 	and.w	r3, r3, #7
 80024e6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80024e8:	69fb      	ldr	r3, [r7, #28]
 80024ea:	f1c3 0307 	rsb	r3, r3, #7
 80024ee:	2b04      	cmp	r3, #4
 80024f0:	bf28      	it	cs
 80024f2:	2304      	movcs	r3, #4
 80024f4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80024f6:	69fb      	ldr	r3, [r7, #28]
 80024f8:	3304      	adds	r3, #4
 80024fa:	2b06      	cmp	r3, #6
 80024fc:	d902      	bls.n	8002504 <NVIC_EncodePriority+0x30>
 80024fe:	69fb      	ldr	r3, [r7, #28]
 8002500:	3b03      	subs	r3, #3
 8002502:	e000      	b.n	8002506 <NVIC_EncodePriority+0x32>
 8002504:	2300      	movs	r3, #0
 8002506:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002508:	f04f 32ff 	mov.w	r2, #4294967295
 800250c:	69bb      	ldr	r3, [r7, #24]
 800250e:	fa02 f303 	lsl.w	r3, r2, r3
 8002512:	43da      	mvns	r2, r3
 8002514:	68bb      	ldr	r3, [r7, #8]
 8002516:	401a      	ands	r2, r3
 8002518:	697b      	ldr	r3, [r7, #20]
 800251a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800251c:	f04f 31ff 	mov.w	r1, #4294967295
 8002520:	697b      	ldr	r3, [r7, #20]
 8002522:	fa01 f303 	lsl.w	r3, r1, r3
 8002526:	43d9      	mvns	r1, r3
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800252c:	4313      	orrs	r3, r2
         );
}
 800252e:	4618      	mov	r0, r3
 8002530:	3724      	adds	r7, #36	@ 0x24
 8002532:	46bd      	mov	sp, r7
 8002534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002538:	4770      	bx	lr
	...

0800253c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800253c:	b580      	push	{r7, lr}
 800253e:	b082      	sub	sp, #8
 8002540:	af00      	add	r7, sp, #0
 8002542:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	3b01      	subs	r3, #1
 8002548:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800254c:	d301      	bcc.n	8002552 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800254e:	2301      	movs	r3, #1
 8002550:	e00f      	b.n	8002572 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002552:	4a0a      	ldr	r2, [pc, #40]	@ (800257c <SysTick_Config+0x40>)
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	3b01      	subs	r3, #1
 8002558:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800255a:	210f      	movs	r1, #15
 800255c:	f04f 30ff 	mov.w	r0, #4294967295
 8002560:	f7ff ff8e 	bl	8002480 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002564:	4b05      	ldr	r3, [pc, #20]	@ (800257c <SysTick_Config+0x40>)
 8002566:	2200      	movs	r2, #0
 8002568:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800256a:	4b04      	ldr	r3, [pc, #16]	@ (800257c <SysTick_Config+0x40>)
 800256c:	2207      	movs	r2, #7
 800256e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002570:	2300      	movs	r3, #0
}
 8002572:	4618      	mov	r0, r3
 8002574:	3708      	adds	r7, #8
 8002576:	46bd      	mov	sp, r7
 8002578:	bd80      	pop	{r7, pc}
 800257a:	bf00      	nop
 800257c:	e000e010 	.word	0xe000e010

08002580 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002580:	b580      	push	{r7, lr}
 8002582:	b082      	sub	sp, #8
 8002584:	af00      	add	r7, sp, #0
 8002586:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002588:	6878      	ldr	r0, [r7, #4]
 800258a:	f7ff ff29 	bl	80023e0 <__NVIC_SetPriorityGrouping>
}
 800258e:	bf00      	nop
 8002590:	3708      	adds	r7, #8
 8002592:	46bd      	mov	sp, r7
 8002594:	bd80      	pop	{r7, pc}

08002596 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002596:	b580      	push	{r7, lr}
 8002598:	b086      	sub	sp, #24
 800259a:	af00      	add	r7, sp, #0
 800259c:	4603      	mov	r3, r0
 800259e:	60b9      	str	r1, [r7, #8]
 80025a0:	607a      	str	r2, [r7, #4]
 80025a2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80025a4:	2300      	movs	r3, #0
 80025a6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80025a8:	f7ff ff3e 	bl	8002428 <__NVIC_GetPriorityGrouping>
 80025ac:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80025ae:	687a      	ldr	r2, [r7, #4]
 80025b0:	68b9      	ldr	r1, [r7, #8]
 80025b2:	6978      	ldr	r0, [r7, #20]
 80025b4:	f7ff ff8e 	bl	80024d4 <NVIC_EncodePriority>
 80025b8:	4602      	mov	r2, r0
 80025ba:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80025be:	4611      	mov	r1, r2
 80025c0:	4618      	mov	r0, r3
 80025c2:	f7ff ff5d 	bl	8002480 <__NVIC_SetPriority>
}
 80025c6:	bf00      	nop
 80025c8:	3718      	adds	r7, #24
 80025ca:	46bd      	mov	sp, r7
 80025cc:	bd80      	pop	{r7, pc}

080025ce <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80025ce:	b580      	push	{r7, lr}
 80025d0:	b082      	sub	sp, #8
 80025d2:	af00      	add	r7, sp, #0
 80025d4:	4603      	mov	r3, r0
 80025d6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80025d8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025dc:	4618      	mov	r0, r3
 80025de:	f7ff ff31 	bl	8002444 <__NVIC_EnableIRQ>
}
 80025e2:	bf00      	nop
 80025e4:	3708      	adds	r7, #8
 80025e6:	46bd      	mov	sp, r7
 80025e8:	bd80      	pop	{r7, pc}

080025ea <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80025ea:	b580      	push	{r7, lr}
 80025ec:	b082      	sub	sp, #8
 80025ee:	af00      	add	r7, sp, #0
 80025f0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80025f2:	6878      	ldr	r0, [r7, #4]
 80025f4:	f7ff ffa2 	bl	800253c <SysTick_Config>
 80025f8:	4603      	mov	r3, r0
}
 80025fa:	4618      	mov	r0, r3
 80025fc:	3708      	adds	r7, #8
 80025fe:	46bd      	mov	sp, r7
 8002600:	bd80      	pop	{r7, pc}

08002602 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002602:	b580      	push	{r7, lr}
 8002604:	b084      	sub	sp, #16
 8002606:	af00      	add	r7, sp, #0
 8002608:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800260e:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002610:	f7ff fac4 	bl	8001b9c <HAL_GetTick>
 8002614:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800261c:	b2db      	uxtb	r3, r3
 800261e:	2b02      	cmp	r3, #2
 8002620:	d008      	beq.n	8002634 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	2280      	movs	r2, #128	@ 0x80
 8002626:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	2200      	movs	r2, #0
 800262c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8002630:	2301      	movs	r3, #1
 8002632:	e052      	b.n	80026da <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	681a      	ldr	r2, [r3, #0]
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	f022 0216 	bic.w	r2, r2, #22
 8002642:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	695a      	ldr	r2, [r3, #20]
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002652:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002658:	2b00      	cmp	r3, #0
 800265a:	d103      	bne.n	8002664 <HAL_DMA_Abort+0x62>
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002660:	2b00      	cmp	r3, #0
 8002662:	d007      	beq.n	8002674 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	681a      	ldr	r2, [r3, #0]
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	f022 0208 	bic.w	r2, r2, #8
 8002672:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	681a      	ldr	r2, [r3, #0]
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	f022 0201 	bic.w	r2, r2, #1
 8002682:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002684:	e013      	b.n	80026ae <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002686:	f7ff fa89 	bl	8001b9c <HAL_GetTick>
 800268a:	4602      	mov	r2, r0
 800268c:	68bb      	ldr	r3, [r7, #8]
 800268e:	1ad3      	subs	r3, r2, r3
 8002690:	2b05      	cmp	r3, #5
 8002692:	d90c      	bls.n	80026ae <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	2220      	movs	r2, #32
 8002698:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	2203      	movs	r2, #3
 800269e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	2200      	movs	r2, #0
 80026a6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 80026aa:	2303      	movs	r3, #3
 80026ac:	e015      	b.n	80026da <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	f003 0301 	and.w	r3, r3, #1
 80026b8:	2b00      	cmp	r3, #0
 80026ba:	d1e4      	bne.n	8002686 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80026c0:	223f      	movs	r2, #63	@ 0x3f
 80026c2:	409a      	lsls	r2, r3
 80026c4:	68fb      	ldr	r3, [r7, #12]
 80026c6:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	2201      	movs	r2, #1
 80026cc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	2200      	movs	r2, #0
 80026d4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 80026d8:	2300      	movs	r3, #0
}
 80026da:	4618      	mov	r0, r3
 80026dc:	3710      	adds	r7, #16
 80026de:	46bd      	mov	sp, r7
 80026e0:	bd80      	pop	{r7, pc}

080026e2 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80026e2:	b480      	push	{r7}
 80026e4:	b083      	sub	sp, #12
 80026e6:	af00      	add	r7, sp, #0
 80026e8:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80026f0:	b2db      	uxtb	r3, r3
 80026f2:	2b02      	cmp	r3, #2
 80026f4:	d004      	beq.n	8002700 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	2280      	movs	r2, #128	@ 0x80
 80026fa:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80026fc:	2301      	movs	r3, #1
 80026fe:	e00c      	b.n	800271a <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	2205      	movs	r2, #5
 8002704:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	681a      	ldr	r2, [r3, #0]
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	f022 0201 	bic.w	r2, r2, #1
 8002716:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002718:	2300      	movs	r3, #0
}
 800271a:	4618      	mov	r0, r3
 800271c:	370c      	adds	r7, #12
 800271e:	46bd      	mov	sp, r7
 8002720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002724:	4770      	bx	lr
	...

08002728 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002728:	b480      	push	{r7}
 800272a:	b089      	sub	sp, #36	@ 0x24
 800272c:	af00      	add	r7, sp, #0
 800272e:	6078      	str	r0, [r7, #4]
 8002730:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002732:	2300      	movs	r3, #0
 8002734:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002736:	2300      	movs	r3, #0
 8002738:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800273a:	2300      	movs	r3, #0
 800273c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800273e:	2300      	movs	r3, #0
 8002740:	61fb      	str	r3, [r7, #28]
 8002742:	e159      	b.n	80029f8 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002744:	2201      	movs	r2, #1
 8002746:	69fb      	ldr	r3, [r7, #28]
 8002748:	fa02 f303 	lsl.w	r3, r2, r3
 800274c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800274e:	683b      	ldr	r3, [r7, #0]
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	697a      	ldr	r2, [r7, #20]
 8002754:	4013      	ands	r3, r2
 8002756:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002758:	693a      	ldr	r2, [r7, #16]
 800275a:	697b      	ldr	r3, [r7, #20]
 800275c:	429a      	cmp	r2, r3
 800275e:	f040 8148 	bne.w	80029f2 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002762:	683b      	ldr	r3, [r7, #0]
 8002764:	685b      	ldr	r3, [r3, #4]
 8002766:	f003 0303 	and.w	r3, r3, #3
 800276a:	2b01      	cmp	r3, #1
 800276c:	d005      	beq.n	800277a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800276e:	683b      	ldr	r3, [r7, #0]
 8002770:	685b      	ldr	r3, [r3, #4]
 8002772:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002776:	2b02      	cmp	r3, #2
 8002778:	d130      	bne.n	80027dc <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	689b      	ldr	r3, [r3, #8]
 800277e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002780:	69fb      	ldr	r3, [r7, #28]
 8002782:	005b      	lsls	r3, r3, #1
 8002784:	2203      	movs	r2, #3
 8002786:	fa02 f303 	lsl.w	r3, r2, r3
 800278a:	43db      	mvns	r3, r3
 800278c:	69ba      	ldr	r2, [r7, #24]
 800278e:	4013      	ands	r3, r2
 8002790:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002792:	683b      	ldr	r3, [r7, #0]
 8002794:	68da      	ldr	r2, [r3, #12]
 8002796:	69fb      	ldr	r3, [r7, #28]
 8002798:	005b      	lsls	r3, r3, #1
 800279a:	fa02 f303 	lsl.w	r3, r2, r3
 800279e:	69ba      	ldr	r2, [r7, #24]
 80027a0:	4313      	orrs	r3, r2
 80027a2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	69ba      	ldr	r2, [r7, #24]
 80027a8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	685b      	ldr	r3, [r3, #4]
 80027ae:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80027b0:	2201      	movs	r2, #1
 80027b2:	69fb      	ldr	r3, [r7, #28]
 80027b4:	fa02 f303 	lsl.w	r3, r2, r3
 80027b8:	43db      	mvns	r3, r3
 80027ba:	69ba      	ldr	r2, [r7, #24]
 80027bc:	4013      	ands	r3, r2
 80027be:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80027c0:	683b      	ldr	r3, [r7, #0]
 80027c2:	685b      	ldr	r3, [r3, #4]
 80027c4:	091b      	lsrs	r3, r3, #4
 80027c6:	f003 0201 	and.w	r2, r3, #1
 80027ca:	69fb      	ldr	r3, [r7, #28]
 80027cc:	fa02 f303 	lsl.w	r3, r2, r3
 80027d0:	69ba      	ldr	r2, [r7, #24]
 80027d2:	4313      	orrs	r3, r2
 80027d4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	69ba      	ldr	r2, [r7, #24]
 80027da:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80027dc:	683b      	ldr	r3, [r7, #0]
 80027de:	685b      	ldr	r3, [r3, #4]
 80027e0:	f003 0303 	and.w	r3, r3, #3
 80027e4:	2b03      	cmp	r3, #3
 80027e6:	d017      	beq.n	8002818 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	68db      	ldr	r3, [r3, #12]
 80027ec:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80027ee:	69fb      	ldr	r3, [r7, #28]
 80027f0:	005b      	lsls	r3, r3, #1
 80027f2:	2203      	movs	r2, #3
 80027f4:	fa02 f303 	lsl.w	r3, r2, r3
 80027f8:	43db      	mvns	r3, r3
 80027fa:	69ba      	ldr	r2, [r7, #24]
 80027fc:	4013      	ands	r3, r2
 80027fe:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002800:	683b      	ldr	r3, [r7, #0]
 8002802:	689a      	ldr	r2, [r3, #8]
 8002804:	69fb      	ldr	r3, [r7, #28]
 8002806:	005b      	lsls	r3, r3, #1
 8002808:	fa02 f303 	lsl.w	r3, r2, r3
 800280c:	69ba      	ldr	r2, [r7, #24]
 800280e:	4313      	orrs	r3, r2
 8002810:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	69ba      	ldr	r2, [r7, #24]
 8002816:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002818:	683b      	ldr	r3, [r7, #0]
 800281a:	685b      	ldr	r3, [r3, #4]
 800281c:	f003 0303 	and.w	r3, r3, #3
 8002820:	2b02      	cmp	r3, #2
 8002822:	d123      	bne.n	800286c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002824:	69fb      	ldr	r3, [r7, #28]
 8002826:	08da      	lsrs	r2, r3, #3
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	3208      	adds	r2, #8
 800282c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002830:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002832:	69fb      	ldr	r3, [r7, #28]
 8002834:	f003 0307 	and.w	r3, r3, #7
 8002838:	009b      	lsls	r3, r3, #2
 800283a:	220f      	movs	r2, #15
 800283c:	fa02 f303 	lsl.w	r3, r2, r3
 8002840:	43db      	mvns	r3, r3
 8002842:	69ba      	ldr	r2, [r7, #24]
 8002844:	4013      	ands	r3, r2
 8002846:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002848:	683b      	ldr	r3, [r7, #0]
 800284a:	691a      	ldr	r2, [r3, #16]
 800284c:	69fb      	ldr	r3, [r7, #28]
 800284e:	f003 0307 	and.w	r3, r3, #7
 8002852:	009b      	lsls	r3, r3, #2
 8002854:	fa02 f303 	lsl.w	r3, r2, r3
 8002858:	69ba      	ldr	r2, [r7, #24]
 800285a:	4313      	orrs	r3, r2
 800285c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800285e:	69fb      	ldr	r3, [r7, #28]
 8002860:	08da      	lsrs	r2, r3, #3
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	3208      	adds	r2, #8
 8002866:	69b9      	ldr	r1, [r7, #24]
 8002868:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002872:	69fb      	ldr	r3, [r7, #28]
 8002874:	005b      	lsls	r3, r3, #1
 8002876:	2203      	movs	r2, #3
 8002878:	fa02 f303 	lsl.w	r3, r2, r3
 800287c:	43db      	mvns	r3, r3
 800287e:	69ba      	ldr	r2, [r7, #24]
 8002880:	4013      	ands	r3, r2
 8002882:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002884:	683b      	ldr	r3, [r7, #0]
 8002886:	685b      	ldr	r3, [r3, #4]
 8002888:	f003 0203 	and.w	r2, r3, #3
 800288c:	69fb      	ldr	r3, [r7, #28]
 800288e:	005b      	lsls	r3, r3, #1
 8002890:	fa02 f303 	lsl.w	r3, r2, r3
 8002894:	69ba      	ldr	r2, [r7, #24]
 8002896:	4313      	orrs	r3, r2
 8002898:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	69ba      	ldr	r2, [r7, #24]
 800289e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80028a0:	683b      	ldr	r3, [r7, #0]
 80028a2:	685b      	ldr	r3, [r3, #4]
 80028a4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80028a8:	2b00      	cmp	r3, #0
 80028aa:	f000 80a2 	beq.w	80029f2 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80028ae:	2300      	movs	r3, #0
 80028b0:	60fb      	str	r3, [r7, #12]
 80028b2:	4b57      	ldr	r3, [pc, #348]	@ (8002a10 <HAL_GPIO_Init+0x2e8>)
 80028b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80028b6:	4a56      	ldr	r2, [pc, #344]	@ (8002a10 <HAL_GPIO_Init+0x2e8>)
 80028b8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80028bc:	6453      	str	r3, [r2, #68]	@ 0x44
 80028be:	4b54      	ldr	r3, [pc, #336]	@ (8002a10 <HAL_GPIO_Init+0x2e8>)
 80028c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80028c2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80028c6:	60fb      	str	r3, [r7, #12]
 80028c8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80028ca:	4a52      	ldr	r2, [pc, #328]	@ (8002a14 <HAL_GPIO_Init+0x2ec>)
 80028cc:	69fb      	ldr	r3, [r7, #28]
 80028ce:	089b      	lsrs	r3, r3, #2
 80028d0:	3302      	adds	r3, #2
 80028d2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80028d6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80028d8:	69fb      	ldr	r3, [r7, #28]
 80028da:	f003 0303 	and.w	r3, r3, #3
 80028de:	009b      	lsls	r3, r3, #2
 80028e0:	220f      	movs	r2, #15
 80028e2:	fa02 f303 	lsl.w	r3, r2, r3
 80028e6:	43db      	mvns	r3, r3
 80028e8:	69ba      	ldr	r2, [r7, #24]
 80028ea:	4013      	ands	r3, r2
 80028ec:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	4a49      	ldr	r2, [pc, #292]	@ (8002a18 <HAL_GPIO_Init+0x2f0>)
 80028f2:	4293      	cmp	r3, r2
 80028f4:	d019      	beq.n	800292a <HAL_GPIO_Init+0x202>
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	4a48      	ldr	r2, [pc, #288]	@ (8002a1c <HAL_GPIO_Init+0x2f4>)
 80028fa:	4293      	cmp	r3, r2
 80028fc:	d013      	beq.n	8002926 <HAL_GPIO_Init+0x1fe>
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	4a47      	ldr	r2, [pc, #284]	@ (8002a20 <HAL_GPIO_Init+0x2f8>)
 8002902:	4293      	cmp	r3, r2
 8002904:	d00d      	beq.n	8002922 <HAL_GPIO_Init+0x1fa>
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	4a46      	ldr	r2, [pc, #280]	@ (8002a24 <HAL_GPIO_Init+0x2fc>)
 800290a:	4293      	cmp	r3, r2
 800290c:	d007      	beq.n	800291e <HAL_GPIO_Init+0x1f6>
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	4a45      	ldr	r2, [pc, #276]	@ (8002a28 <HAL_GPIO_Init+0x300>)
 8002912:	4293      	cmp	r3, r2
 8002914:	d101      	bne.n	800291a <HAL_GPIO_Init+0x1f2>
 8002916:	2304      	movs	r3, #4
 8002918:	e008      	b.n	800292c <HAL_GPIO_Init+0x204>
 800291a:	2307      	movs	r3, #7
 800291c:	e006      	b.n	800292c <HAL_GPIO_Init+0x204>
 800291e:	2303      	movs	r3, #3
 8002920:	e004      	b.n	800292c <HAL_GPIO_Init+0x204>
 8002922:	2302      	movs	r3, #2
 8002924:	e002      	b.n	800292c <HAL_GPIO_Init+0x204>
 8002926:	2301      	movs	r3, #1
 8002928:	e000      	b.n	800292c <HAL_GPIO_Init+0x204>
 800292a:	2300      	movs	r3, #0
 800292c:	69fa      	ldr	r2, [r7, #28]
 800292e:	f002 0203 	and.w	r2, r2, #3
 8002932:	0092      	lsls	r2, r2, #2
 8002934:	4093      	lsls	r3, r2
 8002936:	69ba      	ldr	r2, [r7, #24]
 8002938:	4313      	orrs	r3, r2
 800293a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800293c:	4935      	ldr	r1, [pc, #212]	@ (8002a14 <HAL_GPIO_Init+0x2ec>)
 800293e:	69fb      	ldr	r3, [r7, #28]
 8002940:	089b      	lsrs	r3, r3, #2
 8002942:	3302      	adds	r3, #2
 8002944:	69ba      	ldr	r2, [r7, #24]
 8002946:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800294a:	4b38      	ldr	r3, [pc, #224]	@ (8002a2c <HAL_GPIO_Init+0x304>)
 800294c:	689b      	ldr	r3, [r3, #8]
 800294e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002950:	693b      	ldr	r3, [r7, #16]
 8002952:	43db      	mvns	r3, r3
 8002954:	69ba      	ldr	r2, [r7, #24]
 8002956:	4013      	ands	r3, r2
 8002958:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800295a:	683b      	ldr	r3, [r7, #0]
 800295c:	685b      	ldr	r3, [r3, #4]
 800295e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002962:	2b00      	cmp	r3, #0
 8002964:	d003      	beq.n	800296e <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8002966:	69ba      	ldr	r2, [r7, #24]
 8002968:	693b      	ldr	r3, [r7, #16]
 800296a:	4313      	orrs	r3, r2
 800296c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800296e:	4a2f      	ldr	r2, [pc, #188]	@ (8002a2c <HAL_GPIO_Init+0x304>)
 8002970:	69bb      	ldr	r3, [r7, #24]
 8002972:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002974:	4b2d      	ldr	r3, [pc, #180]	@ (8002a2c <HAL_GPIO_Init+0x304>)
 8002976:	68db      	ldr	r3, [r3, #12]
 8002978:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800297a:	693b      	ldr	r3, [r7, #16]
 800297c:	43db      	mvns	r3, r3
 800297e:	69ba      	ldr	r2, [r7, #24]
 8002980:	4013      	ands	r3, r2
 8002982:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002984:	683b      	ldr	r3, [r7, #0]
 8002986:	685b      	ldr	r3, [r3, #4]
 8002988:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800298c:	2b00      	cmp	r3, #0
 800298e:	d003      	beq.n	8002998 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8002990:	69ba      	ldr	r2, [r7, #24]
 8002992:	693b      	ldr	r3, [r7, #16]
 8002994:	4313      	orrs	r3, r2
 8002996:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002998:	4a24      	ldr	r2, [pc, #144]	@ (8002a2c <HAL_GPIO_Init+0x304>)
 800299a:	69bb      	ldr	r3, [r7, #24]
 800299c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800299e:	4b23      	ldr	r3, [pc, #140]	@ (8002a2c <HAL_GPIO_Init+0x304>)
 80029a0:	685b      	ldr	r3, [r3, #4]
 80029a2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80029a4:	693b      	ldr	r3, [r7, #16]
 80029a6:	43db      	mvns	r3, r3
 80029a8:	69ba      	ldr	r2, [r7, #24]
 80029aa:	4013      	ands	r3, r2
 80029ac:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80029ae:	683b      	ldr	r3, [r7, #0]
 80029b0:	685b      	ldr	r3, [r3, #4]
 80029b2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80029b6:	2b00      	cmp	r3, #0
 80029b8:	d003      	beq.n	80029c2 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80029ba:	69ba      	ldr	r2, [r7, #24]
 80029bc:	693b      	ldr	r3, [r7, #16]
 80029be:	4313      	orrs	r3, r2
 80029c0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80029c2:	4a1a      	ldr	r2, [pc, #104]	@ (8002a2c <HAL_GPIO_Init+0x304>)
 80029c4:	69bb      	ldr	r3, [r7, #24]
 80029c6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80029c8:	4b18      	ldr	r3, [pc, #96]	@ (8002a2c <HAL_GPIO_Init+0x304>)
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80029ce:	693b      	ldr	r3, [r7, #16]
 80029d0:	43db      	mvns	r3, r3
 80029d2:	69ba      	ldr	r2, [r7, #24]
 80029d4:	4013      	ands	r3, r2
 80029d6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80029d8:	683b      	ldr	r3, [r7, #0]
 80029da:	685b      	ldr	r3, [r3, #4]
 80029dc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80029e0:	2b00      	cmp	r3, #0
 80029e2:	d003      	beq.n	80029ec <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80029e4:	69ba      	ldr	r2, [r7, #24]
 80029e6:	693b      	ldr	r3, [r7, #16]
 80029e8:	4313      	orrs	r3, r2
 80029ea:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80029ec:	4a0f      	ldr	r2, [pc, #60]	@ (8002a2c <HAL_GPIO_Init+0x304>)
 80029ee:	69bb      	ldr	r3, [r7, #24]
 80029f0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80029f2:	69fb      	ldr	r3, [r7, #28]
 80029f4:	3301      	adds	r3, #1
 80029f6:	61fb      	str	r3, [r7, #28]
 80029f8:	69fb      	ldr	r3, [r7, #28]
 80029fa:	2b0f      	cmp	r3, #15
 80029fc:	f67f aea2 	bls.w	8002744 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002a00:	bf00      	nop
 8002a02:	bf00      	nop
 8002a04:	3724      	adds	r7, #36	@ 0x24
 8002a06:	46bd      	mov	sp, r7
 8002a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a0c:	4770      	bx	lr
 8002a0e:	bf00      	nop
 8002a10:	40023800 	.word	0x40023800
 8002a14:	40013800 	.word	0x40013800
 8002a18:	40020000 	.word	0x40020000
 8002a1c:	40020400 	.word	0x40020400
 8002a20:	40020800 	.word	0x40020800
 8002a24:	40020c00 	.word	0x40020c00
 8002a28:	40021000 	.word	0x40021000
 8002a2c:	40013c00 	.word	0x40013c00

08002a30 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002a30:	b580      	push	{r7, lr}
 8002a32:	b086      	sub	sp, #24
 8002a34:	af00      	add	r7, sp, #0
 8002a36:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	2b00      	cmp	r3, #0
 8002a3c:	d101      	bne.n	8002a42 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002a3e:	2301      	movs	r3, #1
 8002a40:	e267      	b.n	8002f12 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	f003 0301 	and.w	r3, r3, #1
 8002a4a:	2b00      	cmp	r3, #0
 8002a4c:	d075      	beq.n	8002b3a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002a4e:	4b88      	ldr	r3, [pc, #544]	@ (8002c70 <HAL_RCC_OscConfig+0x240>)
 8002a50:	689b      	ldr	r3, [r3, #8]
 8002a52:	f003 030c 	and.w	r3, r3, #12
 8002a56:	2b04      	cmp	r3, #4
 8002a58:	d00c      	beq.n	8002a74 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002a5a:	4b85      	ldr	r3, [pc, #532]	@ (8002c70 <HAL_RCC_OscConfig+0x240>)
 8002a5c:	689b      	ldr	r3, [r3, #8]
 8002a5e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002a62:	2b08      	cmp	r3, #8
 8002a64:	d112      	bne.n	8002a8c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002a66:	4b82      	ldr	r3, [pc, #520]	@ (8002c70 <HAL_RCC_OscConfig+0x240>)
 8002a68:	685b      	ldr	r3, [r3, #4]
 8002a6a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002a6e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002a72:	d10b      	bne.n	8002a8c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002a74:	4b7e      	ldr	r3, [pc, #504]	@ (8002c70 <HAL_RCC_OscConfig+0x240>)
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a7c:	2b00      	cmp	r3, #0
 8002a7e:	d05b      	beq.n	8002b38 <HAL_RCC_OscConfig+0x108>
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	685b      	ldr	r3, [r3, #4]
 8002a84:	2b00      	cmp	r3, #0
 8002a86:	d157      	bne.n	8002b38 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002a88:	2301      	movs	r3, #1
 8002a8a:	e242      	b.n	8002f12 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	685b      	ldr	r3, [r3, #4]
 8002a90:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002a94:	d106      	bne.n	8002aa4 <HAL_RCC_OscConfig+0x74>
 8002a96:	4b76      	ldr	r3, [pc, #472]	@ (8002c70 <HAL_RCC_OscConfig+0x240>)
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	4a75      	ldr	r2, [pc, #468]	@ (8002c70 <HAL_RCC_OscConfig+0x240>)
 8002a9c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002aa0:	6013      	str	r3, [r2, #0]
 8002aa2:	e01d      	b.n	8002ae0 <HAL_RCC_OscConfig+0xb0>
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	685b      	ldr	r3, [r3, #4]
 8002aa8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002aac:	d10c      	bne.n	8002ac8 <HAL_RCC_OscConfig+0x98>
 8002aae:	4b70      	ldr	r3, [pc, #448]	@ (8002c70 <HAL_RCC_OscConfig+0x240>)
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	4a6f      	ldr	r2, [pc, #444]	@ (8002c70 <HAL_RCC_OscConfig+0x240>)
 8002ab4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002ab8:	6013      	str	r3, [r2, #0]
 8002aba:	4b6d      	ldr	r3, [pc, #436]	@ (8002c70 <HAL_RCC_OscConfig+0x240>)
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	4a6c      	ldr	r2, [pc, #432]	@ (8002c70 <HAL_RCC_OscConfig+0x240>)
 8002ac0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002ac4:	6013      	str	r3, [r2, #0]
 8002ac6:	e00b      	b.n	8002ae0 <HAL_RCC_OscConfig+0xb0>
 8002ac8:	4b69      	ldr	r3, [pc, #420]	@ (8002c70 <HAL_RCC_OscConfig+0x240>)
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	4a68      	ldr	r2, [pc, #416]	@ (8002c70 <HAL_RCC_OscConfig+0x240>)
 8002ace:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002ad2:	6013      	str	r3, [r2, #0]
 8002ad4:	4b66      	ldr	r3, [pc, #408]	@ (8002c70 <HAL_RCC_OscConfig+0x240>)
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	4a65      	ldr	r2, [pc, #404]	@ (8002c70 <HAL_RCC_OscConfig+0x240>)
 8002ada:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002ade:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	685b      	ldr	r3, [r3, #4]
 8002ae4:	2b00      	cmp	r3, #0
 8002ae6:	d013      	beq.n	8002b10 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ae8:	f7ff f858 	bl	8001b9c <HAL_GetTick>
 8002aec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002aee:	e008      	b.n	8002b02 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002af0:	f7ff f854 	bl	8001b9c <HAL_GetTick>
 8002af4:	4602      	mov	r2, r0
 8002af6:	693b      	ldr	r3, [r7, #16]
 8002af8:	1ad3      	subs	r3, r2, r3
 8002afa:	2b64      	cmp	r3, #100	@ 0x64
 8002afc:	d901      	bls.n	8002b02 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002afe:	2303      	movs	r3, #3
 8002b00:	e207      	b.n	8002f12 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002b02:	4b5b      	ldr	r3, [pc, #364]	@ (8002c70 <HAL_RCC_OscConfig+0x240>)
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	d0f0      	beq.n	8002af0 <HAL_RCC_OscConfig+0xc0>
 8002b0e:	e014      	b.n	8002b3a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b10:	f7ff f844 	bl	8001b9c <HAL_GetTick>
 8002b14:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002b16:	e008      	b.n	8002b2a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002b18:	f7ff f840 	bl	8001b9c <HAL_GetTick>
 8002b1c:	4602      	mov	r2, r0
 8002b1e:	693b      	ldr	r3, [r7, #16]
 8002b20:	1ad3      	subs	r3, r2, r3
 8002b22:	2b64      	cmp	r3, #100	@ 0x64
 8002b24:	d901      	bls.n	8002b2a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002b26:	2303      	movs	r3, #3
 8002b28:	e1f3      	b.n	8002f12 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002b2a:	4b51      	ldr	r3, [pc, #324]	@ (8002c70 <HAL_RCC_OscConfig+0x240>)
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b32:	2b00      	cmp	r3, #0
 8002b34:	d1f0      	bne.n	8002b18 <HAL_RCC_OscConfig+0xe8>
 8002b36:	e000      	b.n	8002b3a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002b38:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	f003 0302 	and.w	r3, r3, #2
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	d063      	beq.n	8002c0e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002b46:	4b4a      	ldr	r3, [pc, #296]	@ (8002c70 <HAL_RCC_OscConfig+0x240>)
 8002b48:	689b      	ldr	r3, [r3, #8]
 8002b4a:	f003 030c 	and.w	r3, r3, #12
 8002b4e:	2b00      	cmp	r3, #0
 8002b50:	d00b      	beq.n	8002b6a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002b52:	4b47      	ldr	r3, [pc, #284]	@ (8002c70 <HAL_RCC_OscConfig+0x240>)
 8002b54:	689b      	ldr	r3, [r3, #8]
 8002b56:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002b5a:	2b08      	cmp	r3, #8
 8002b5c:	d11c      	bne.n	8002b98 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002b5e:	4b44      	ldr	r3, [pc, #272]	@ (8002c70 <HAL_RCC_OscConfig+0x240>)
 8002b60:	685b      	ldr	r3, [r3, #4]
 8002b62:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002b66:	2b00      	cmp	r3, #0
 8002b68:	d116      	bne.n	8002b98 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002b6a:	4b41      	ldr	r3, [pc, #260]	@ (8002c70 <HAL_RCC_OscConfig+0x240>)
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	f003 0302 	and.w	r3, r3, #2
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	d005      	beq.n	8002b82 <HAL_RCC_OscConfig+0x152>
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	68db      	ldr	r3, [r3, #12]
 8002b7a:	2b01      	cmp	r3, #1
 8002b7c:	d001      	beq.n	8002b82 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002b7e:	2301      	movs	r3, #1
 8002b80:	e1c7      	b.n	8002f12 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002b82:	4b3b      	ldr	r3, [pc, #236]	@ (8002c70 <HAL_RCC_OscConfig+0x240>)
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	691b      	ldr	r3, [r3, #16]
 8002b8e:	00db      	lsls	r3, r3, #3
 8002b90:	4937      	ldr	r1, [pc, #220]	@ (8002c70 <HAL_RCC_OscConfig+0x240>)
 8002b92:	4313      	orrs	r3, r2
 8002b94:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002b96:	e03a      	b.n	8002c0e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	68db      	ldr	r3, [r3, #12]
 8002b9c:	2b00      	cmp	r3, #0
 8002b9e:	d020      	beq.n	8002be2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002ba0:	4b34      	ldr	r3, [pc, #208]	@ (8002c74 <HAL_RCC_OscConfig+0x244>)
 8002ba2:	2201      	movs	r2, #1
 8002ba4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ba6:	f7fe fff9 	bl	8001b9c <HAL_GetTick>
 8002baa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002bac:	e008      	b.n	8002bc0 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002bae:	f7fe fff5 	bl	8001b9c <HAL_GetTick>
 8002bb2:	4602      	mov	r2, r0
 8002bb4:	693b      	ldr	r3, [r7, #16]
 8002bb6:	1ad3      	subs	r3, r2, r3
 8002bb8:	2b02      	cmp	r3, #2
 8002bba:	d901      	bls.n	8002bc0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002bbc:	2303      	movs	r3, #3
 8002bbe:	e1a8      	b.n	8002f12 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002bc0:	4b2b      	ldr	r3, [pc, #172]	@ (8002c70 <HAL_RCC_OscConfig+0x240>)
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	f003 0302 	and.w	r3, r3, #2
 8002bc8:	2b00      	cmp	r3, #0
 8002bca:	d0f0      	beq.n	8002bae <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002bcc:	4b28      	ldr	r3, [pc, #160]	@ (8002c70 <HAL_RCC_OscConfig+0x240>)
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	691b      	ldr	r3, [r3, #16]
 8002bd8:	00db      	lsls	r3, r3, #3
 8002bda:	4925      	ldr	r1, [pc, #148]	@ (8002c70 <HAL_RCC_OscConfig+0x240>)
 8002bdc:	4313      	orrs	r3, r2
 8002bde:	600b      	str	r3, [r1, #0]
 8002be0:	e015      	b.n	8002c0e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002be2:	4b24      	ldr	r3, [pc, #144]	@ (8002c74 <HAL_RCC_OscConfig+0x244>)
 8002be4:	2200      	movs	r2, #0
 8002be6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002be8:	f7fe ffd8 	bl	8001b9c <HAL_GetTick>
 8002bec:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002bee:	e008      	b.n	8002c02 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002bf0:	f7fe ffd4 	bl	8001b9c <HAL_GetTick>
 8002bf4:	4602      	mov	r2, r0
 8002bf6:	693b      	ldr	r3, [r7, #16]
 8002bf8:	1ad3      	subs	r3, r2, r3
 8002bfa:	2b02      	cmp	r3, #2
 8002bfc:	d901      	bls.n	8002c02 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002bfe:	2303      	movs	r3, #3
 8002c00:	e187      	b.n	8002f12 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002c02:	4b1b      	ldr	r3, [pc, #108]	@ (8002c70 <HAL_RCC_OscConfig+0x240>)
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	f003 0302 	and.w	r3, r3, #2
 8002c0a:	2b00      	cmp	r3, #0
 8002c0c:	d1f0      	bne.n	8002bf0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	f003 0308 	and.w	r3, r3, #8
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d036      	beq.n	8002c88 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	695b      	ldr	r3, [r3, #20]
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	d016      	beq.n	8002c50 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002c22:	4b15      	ldr	r3, [pc, #84]	@ (8002c78 <HAL_RCC_OscConfig+0x248>)
 8002c24:	2201      	movs	r2, #1
 8002c26:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c28:	f7fe ffb8 	bl	8001b9c <HAL_GetTick>
 8002c2c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002c2e:	e008      	b.n	8002c42 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002c30:	f7fe ffb4 	bl	8001b9c <HAL_GetTick>
 8002c34:	4602      	mov	r2, r0
 8002c36:	693b      	ldr	r3, [r7, #16]
 8002c38:	1ad3      	subs	r3, r2, r3
 8002c3a:	2b02      	cmp	r3, #2
 8002c3c:	d901      	bls.n	8002c42 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002c3e:	2303      	movs	r3, #3
 8002c40:	e167      	b.n	8002f12 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002c42:	4b0b      	ldr	r3, [pc, #44]	@ (8002c70 <HAL_RCC_OscConfig+0x240>)
 8002c44:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002c46:	f003 0302 	and.w	r3, r3, #2
 8002c4a:	2b00      	cmp	r3, #0
 8002c4c:	d0f0      	beq.n	8002c30 <HAL_RCC_OscConfig+0x200>
 8002c4e:	e01b      	b.n	8002c88 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002c50:	4b09      	ldr	r3, [pc, #36]	@ (8002c78 <HAL_RCC_OscConfig+0x248>)
 8002c52:	2200      	movs	r2, #0
 8002c54:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002c56:	f7fe ffa1 	bl	8001b9c <HAL_GetTick>
 8002c5a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002c5c:	e00e      	b.n	8002c7c <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002c5e:	f7fe ff9d 	bl	8001b9c <HAL_GetTick>
 8002c62:	4602      	mov	r2, r0
 8002c64:	693b      	ldr	r3, [r7, #16]
 8002c66:	1ad3      	subs	r3, r2, r3
 8002c68:	2b02      	cmp	r3, #2
 8002c6a:	d907      	bls.n	8002c7c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002c6c:	2303      	movs	r3, #3
 8002c6e:	e150      	b.n	8002f12 <HAL_RCC_OscConfig+0x4e2>
 8002c70:	40023800 	.word	0x40023800
 8002c74:	42470000 	.word	0x42470000
 8002c78:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002c7c:	4b88      	ldr	r3, [pc, #544]	@ (8002ea0 <HAL_RCC_OscConfig+0x470>)
 8002c7e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002c80:	f003 0302 	and.w	r3, r3, #2
 8002c84:	2b00      	cmp	r3, #0
 8002c86:	d1ea      	bne.n	8002c5e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	f003 0304 	and.w	r3, r3, #4
 8002c90:	2b00      	cmp	r3, #0
 8002c92:	f000 8097 	beq.w	8002dc4 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002c96:	2300      	movs	r3, #0
 8002c98:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002c9a:	4b81      	ldr	r3, [pc, #516]	@ (8002ea0 <HAL_RCC_OscConfig+0x470>)
 8002c9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c9e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002ca2:	2b00      	cmp	r3, #0
 8002ca4:	d10f      	bne.n	8002cc6 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002ca6:	2300      	movs	r3, #0
 8002ca8:	60bb      	str	r3, [r7, #8]
 8002caa:	4b7d      	ldr	r3, [pc, #500]	@ (8002ea0 <HAL_RCC_OscConfig+0x470>)
 8002cac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cae:	4a7c      	ldr	r2, [pc, #496]	@ (8002ea0 <HAL_RCC_OscConfig+0x470>)
 8002cb0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002cb4:	6413      	str	r3, [r2, #64]	@ 0x40
 8002cb6:	4b7a      	ldr	r3, [pc, #488]	@ (8002ea0 <HAL_RCC_OscConfig+0x470>)
 8002cb8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002cbe:	60bb      	str	r3, [r7, #8]
 8002cc0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002cc2:	2301      	movs	r3, #1
 8002cc4:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002cc6:	4b77      	ldr	r3, [pc, #476]	@ (8002ea4 <HAL_RCC_OscConfig+0x474>)
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	d118      	bne.n	8002d04 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002cd2:	4b74      	ldr	r3, [pc, #464]	@ (8002ea4 <HAL_RCC_OscConfig+0x474>)
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	4a73      	ldr	r2, [pc, #460]	@ (8002ea4 <HAL_RCC_OscConfig+0x474>)
 8002cd8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002cdc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002cde:	f7fe ff5d 	bl	8001b9c <HAL_GetTick>
 8002ce2:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002ce4:	e008      	b.n	8002cf8 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002ce6:	f7fe ff59 	bl	8001b9c <HAL_GetTick>
 8002cea:	4602      	mov	r2, r0
 8002cec:	693b      	ldr	r3, [r7, #16]
 8002cee:	1ad3      	subs	r3, r2, r3
 8002cf0:	2b02      	cmp	r3, #2
 8002cf2:	d901      	bls.n	8002cf8 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002cf4:	2303      	movs	r3, #3
 8002cf6:	e10c      	b.n	8002f12 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002cf8:	4b6a      	ldr	r3, [pc, #424]	@ (8002ea4 <HAL_RCC_OscConfig+0x474>)
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	d0f0      	beq.n	8002ce6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	689b      	ldr	r3, [r3, #8]
 8002d08:	2b01      	cmp	r3, #1
 8002d0a:	d106      	bne.n	8002d1a <HAL_RCC_OscConfig+0x2ea>
 8002d0c:	4b64      	ldr	r3, [pc, #400]	@ (8002ea0 <HAL_RCC_OscConfig+0x470>)
 8002d0e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002d10:	4a63      	ldr	r2, [pc, #396]	@ (8002ea0 <HAL_RCC_OscConfig+0x470>)
 8002d12:	f043 0301 	orr.w	r3, r3, #1
 8002d16:	6713      	str	r3, [r2, #112]	@ 0x70
 8002d18:	e01c      	b.n	8002d54 <HAL_RCC_OscConfig+0x324>
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	689b      	ldr	r3, [r3, #8]
 8002d1e:	2b05      	cmp	r3, #5
 8002d20:	d10c      	bne.n	8002d3c <HAL_RCC_OscConfig+0x30c>
 8002d22:	4b5f      	ldr	r3, [pc, #380]	@ (8002ea0 <HAL_RCC_OscConfig+0x470>)
 8002d24:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002d26:	4a5e      	ldr	r2, [pc, #376]	@ (8002ea0 <HAL_RCC_OscConfig+0x470>)
 8002d28:	f043 0304 	orr.w	r3, r3, #4
 8002d2c:	6713      	str	r3, [r2, #112]	@ 0x70
 8002d2e:	4b5c      	ldr	r3, [pc, #368]	@ (8002ea0 <HAL_RCC_OscConfig+0x470>)
 8002d30:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002d32:	4a5b      	ldr	r2, [pc, #364]	@ (8002ea0 <HAL_RCC_OscConfig+0x470>)
 8002d34:	f043 0301 	orr.w	r3, r3, #1
 8002d38:	6713      	str	r3, [r2, #112]	@ 0x70
 8002d3a:	e00b      	b.n	8002d54 <HAL_RCC_OscConfig+0x324>
 8002d3c:	4b58      	ldr	r3, [pc, #352]	@ (8002ea0 <HAL_RCC_OscConfig+0x470>)
 8002d3e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002d40:	4a57      	ldr	r2, [pc, #348]	@ (8002ea0 <HAL_RCC_OscConfig+0x470>)
 8002d42:	f023 0301 	bic.w	r3, r3, #1
 8002d46:	6713      	str	r3, [r2, #112]	@ 0x70
 8002d48:	4b55      	ldr	r3, [pc, #340]	@ (8002ea0 <HAL_RCC_OscConfig+0x470>)
 8002d4a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002d4c:	4a54      	ldr	r2, [pc, #336]	@ (8002ea0 <HAL_RCC_OscConfig+0x470>)
 8002d4e:	f023 0304 	bic.w	r3, r3, #4
 8002d52:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	689b      	ldr	r3, [r3, #8]
 8002d58:	2b00      	cmp	r3, #0
 8002d5a:	d015      	beq.n	8002d88 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d5c:	f7fe ff1e 	bl	8001b9c <HAL_GetTick>
 8002d60:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002d62:	e00a      	b.n	8002d7a <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002d64:	f7fe ff1a 	bl	8001b9c <HAL_GetTick>
 8002d68:	4602      	mov	r2, r0
 8002d6a:	693b      	ldr	r3, [r7, #16]
 8002d6c:	1ad3      	subs	r3, r2, r3
 8002d6e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002d72:	4293      	cmp	r3, r2
 8002d74:	d901      	bls.n	8002d7a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002d76:	2303      	movs	r3, #3
 8002d78:	e0cb      	b.n	8002f12 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002d7a:	4b49      	ldr	r3, [pc, #292]	@ (8002ea0 <HAL_RCC_OscConfig+0x470>)
 8002d7c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002d7e:	f003 0302 	and.w	r3, r3, #2
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	d0ee      	beq.n	8002d64 <HAL_RCC_OscConfig+0x334>
 8002d86:	e014      	b.n	8002db2 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002d88:	f7fe ff08 	bl	8001b9c <HAL_GetTick>
 8002d8c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002d8e:	e00a      	b.n	8002da6 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002d90:	f7fe ff04 	bl	8001b9c <HAL_GetTick>
 8002d94:	4602      	mov	r2, r0
 8002d96:	693b      	ldr	r3, [r7, #16]
 8002d98:	1ad3      	subs	r3, r2, r3
 8002d9a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002d9e:	4293      	cmp	r3, r2
 8002da0:	d901      	bls.n	8002da6 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8002da2:	2303      	movs	r3, #3
 8002da4:	e0b5      	b.n	8002f12 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002da6:	4b3e      	ldr	r3, [pc, #248]	@ (8002ea0 <HAL_RCC_OscConfig+0x470>)
 8002da8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002daa:	f003 0302 	and.w	r3, r3, #2
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	d1ee      	bne.n	8002d90 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002db2:	7dfb      	ldrb	r3, [r7, #23]
 8002db4:	2b01      	cmp	r3, #1
 8002db6:	d105      	bne.n	8002dc4 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002db8:	4b39      	ldr	r3, [pc, #228]	@ (8002ea0 <HAL_RCC_OscConfig+0x470>)
 8002dba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002dbc:	4a38      	ldr	r2, [pc, #224]	@ (8002ea0 <HAL_RCC_OscConfig+0x470>)
 8002dbe:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002dc2:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	699b      	ldr	r3, [r3, #24]
 8002dc8:	2b00      	cmp	r3, #0
 8002dca:	f000 80a1 	beq.w	8002f10 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002dce:	4b34      	ldr	r3, [pc, #208]	@ (8002ea0 <HAL_RCC_OscConfig+0x470>)
 8002dd0:	689b      	ldr	r3, [r3, #8]
 8002dd2:	f003 030c 	and.w	r3, r3, #12
 8002dd6:	2b08      	cmp	r3, #8
 8002dd8:	d05c      	beq.n	8002e94 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	699b      	ldr	r3, [r3, #24]
 8002dde:	2b02      	cmp	r3, #2
 8002de0:	d141      	bne.n	8002e66 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002de2:	4b31      	ldr	r3, [pc, #196]	@ (8002ea8 <HAL_RCC_OscConfig+0x478>)
 8002de4:	2200      	movs	r2, #0
 8002de6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002de8:	f7fe fed8 	bl	8001b9c <HAL_GetTick>
 8002dec:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002dee:	e008      	b.n	8002e02 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002df0:	f7fe fed4 	bl	8001b9c <HAL_GetTick>
 8002df4:	4602      	mov	r2, r0
 8002df6:	693b      	ldr	r3, [r7, #16]
 8002df8:	1ad3      	subs	r3, r2, r3
 8002dfa:	2b02      	cmp	r3, #2
 8002dfc:	d901      	bls.n	8002e02 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8002dfe:	2303      	movs	r3, #3
 8002e00:	e087      	b.n	8002f12 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002e02:	4b27      	ldr	r3, [pc, #156]	@ (8002ea0 <HAL_RCC_OscConfig+0x470>)
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002e0a:	2b00      	cmp	r3, #0
 8002e0c:	d1f0      	bne.n	8002df0 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	69da      	ldr	r2, [r3, #28]
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	6a1b      	ldr	r3, [r3, #32]
 8002e16:	431a      	orrs	r2, r3
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e1c:	019b      	lsls	r3, r3, #6
 8002e1e:	431a      	orrs	r2, r3
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e24:	085b      	lsrs	r3, r3, #1
 8002e26:	3b01      	subs	r3, #1
 8002e28:	041b      	lsls	r3, r3, #16
 8002e2a:	431a      	orrs	r2, r3
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e30:	061b      	lsls	r3, r3, #24
 8002e32:	491b      	ldr	r1, [pc, #108]	@ (8002ea0 <HAL_RCC_OscConfig+0x470>)
 8002e34:	4313      	orrs	r3, r2
 8002e36:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002e38:	4b1b      	ldr	r3, [pc, #108]	@ (8002ea8 <HAL_RCC_OscConfig+0x478>)
 8002e3a:	2201      	movs	r2, #1
 8002e3c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e3e:	f7fe fead 	bl	8001b9c <HAL_GetTick>
 8002e42:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002e44:	e008      	b.n	8002e58 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002e46:	f7fe fea9 	bl	8001b9c <HAL_GetTick>
 8002e4a:	4602      	mov	r2, r0
 8002e4c:	693b      	ldr	r3, [r7, #16]
 8002e4e:	1ad3      	subs	r3, r2, r3
 8002e50:	2b02      	cmp	r3, #2
 8002e52:	d901      	bls.n	8002e58 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002e54:	2303      	movs	r3, #3
 8002e56:	e05c      	b.n	8002f12 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002e58:	4b11      	ldr	r3, [pc, #68]	@ (8002ea0 <HAL_RCC_OscConfig+0x470>)
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002e60:	2b00      	cmp	r3, #0
 8002e62:	d0f0      	beq.n	8002e46 <HAL_RCC_OscConfig+0x416>
 8002e64:	e054      	b.n	8002f10 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002e66:	4b10      	ldr	r3, [pc, #64]	@ (8002ea8 <HAL_RCC_OscConfig+0x478>)
 8002e68:	2200      	movs	r2, #0
 8002e6a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e6c:	f7fe fe96 	bl	8001b9c <HAL_GetTick>
 8002e70:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002e72:	e008      	b.n	8002e86 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002e74:	f7fe fe92 	bl	8001b9c <HAL_GetTick>
 8002e78:	4602      	mov	r2, r0
 8002e7a:	693b      	ldr	r3, [r7, #16]
 8002e7c:	1ad3      	subs	r3, r2, r3
 8002e7e:	2b02      	cmp	r3, #2
 8002e80:	d901      	bls.n	8002e86 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8002e82:	2303      	movs	r3, #3
 8002e84:	e045      	b.n	8002f12 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002e86:	4b06      	ldr	r3, [pc, #24]	@ (8002ea0 <HAL_RCC_OscConfig+0x470>)
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	d1f0      	bne.n	8002e74 <HAL_RCC_OscConfig+0x444>
 8002e92:	e03d      	b.n	8002f10 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	699b      	ldr	r3, [r3, #24]
 8002e98:	2b01      	cmp	r3, #1
 8002e9a:	d107      	bne.n	8002eac <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002e9c:	2301      	movs	r3, #1
 8002e9e:	e038      	b.n	8002f12 <HAL_RCC_OscConfig+0x4e2>
 8002ea0:	40023800 	.word	0x40023800
 8002ea4:	40007000 	.word	0x40007000
 8002ea8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002eac:	4b1b      	ldr	r3, [pc, #108]	@ (8002f1c <HAL_RCC_OscConfig+0x4ec>)
 8002eae:	685b      	ldr	r3, [r3, #4]
 8002eb0:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	699b      	ldr	r3, [r3, #24]
 8002eb6:	2b01      	cmp	r3, #1
 8002eb8:	d028      	beq.n	8002f0c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002eba:	68fb      	ldr	r3, [r7, #12]
 8002ebc:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002ec4:	429a      	cmp	r2, r3
 8002ec6:	d121      	bne.n	8002f0c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002ec8:	68fb      	ldr	r3, [r7, #12]
 8002eca:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002ed2:	429a      	cmp	r2, r3
 8002ed4:	d11a      	bne.n	8002f0c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002ed6:	68fa      	ldr	r2, [r7, #12]
 8002ed8:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002edc:	4013      	ands	r3, r2
 8002ede:	687a      	ldr	r2, [r7, #4]
 8002ee0:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002ee2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002ee4:	4293      	cmp	r3, r2
 8002ee6:	d111      	bne.n	8002f0c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ef2:	085b      	lsrs	r3, r3, #1
 8002ef4:	3b01      	subs	r3, #1
 8002ef6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002ef8:	429a      	cmp	r2, r3
 8002efa:	d107      	bne.n	8002f0c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002efc:	68fb      	ldr	r3, [r7, #12]
 8002efe:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f06:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002f08:	429a      	cmp	r2, r3
 8002f0a:	d001      	beq.n	8002f10 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8002f0c:	2301      	movs	r3, #1
 8002f0e:	e000      	b.n	8002f12 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002f10:	2300      	movs	r3, #0
}
 8002f12:	4618      	mov	r0, r3
 8002f14:	3718      	adds	r7, #24
 8002f16:	46bd      	mov	sp, r7
 8002f18:	bd80      	pop	{r7, pc}
 8002f1a:	bf00      	nop
 8002f1c:	40023800 	.word	0x40023800

08002f20 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002f20:	b580      	push	{r7, lr}
 8002f22:	b084      	sub	sp, #16
 8002f24:	af00      	add	r7, sp, #0
 8002f26:	6078      	str	r0, [r7, #4]
 8002f28:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	2b00      	cmp	r3, #0
 8002f2e:	d101      	bne.n	8002f34 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002f30:	2301      	movs	r3, #1
 8002f32:	e0cc      	b.n	80030ce <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002f34:	4b68      	ldr	r3, [pc, #416]	@ (80030d8 <HAL_RCC_ClockConfig+0x1b8>)
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	f003 0307 	and.w	r3, r3, #7
 8002f3c:	683a      	ldr	r2, [r7, #0]
 8002f3e:	429a      	cmp	r2, r3
 8002f40:	d90c      	bls.n	8002f5c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002f42:	4b65      	ldr	r3, [pc, #404]	@ (80030d8 <HAL_RCC_ClockConfig+0x1b8>)
 8002f44:	683a      	ldr	r2, [r7, #0]
 8002f46:	b2d2      	uxtb	r2, r2
 8002f48:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002f4a:	4b63      	ldr	r3, [pc, #396]	@ (80030d8 <HAL_RCC_ClockConfig+0x1b8>)
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	f003 0307 	and.w	r3, r3, #7
 8002f52:	683a      	ldr	r2, [r7, #0]
 8002f54:	429a      	cmp	r2, r3
 8002f56:	d001      	beq.n	8002f5c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002f58:	2301      	movs	r3, #1
 8002f5a:	e0b8      	b.n	80030ce <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	f003 0302 	and.w	r3, r3, #2
 8002f64:	2b00      	cmp	r3, #0
 8002f66:	d020      	beq.n	8002faa <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	f003 0304 	and.w	r3, r3, #4
 8002f70:	2b00      	cmp	r3, #0
 8002f72:	d005      	beq.n	8002f80 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002f74:	4b59      	ldr	r3, [pc, #356]	@ (80030dc <HAL_RCC_ClockConfig+0x1bc>)
 8002f76:	689b      	ldr	r3, [r3, #8]
 8002f78:	4a58      	ldr	r2, [pc, #352]	@ (80030dc <HAL_RCC_ClockConfig+0x1bc>)
 8002f7a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002f7e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	f003 0308 	and.w	r3, r3, #8
 8002f88:	2b00      	cmp	r3, #0
 8002f8a:	d005      	beq.n	8002f98 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002f8c:	4b53      	ldr	r3, [pc, #332]	@ (80030dc <HAL_RCC_ClockConfig+0x1bc>)
 8002f8e:	689b      	ldr	r3, [r3, #8]
 8002f90:	4a52      	ldr	r2, [pc, #328]	@ (80030dc <HAL_RCC_ClockConfig+0x1bc>)
 8002f92:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8002f96:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002f98:	4b50      	ldr	r3, [pc, #320]	@ (80030dc <HAL_RCC_ClockConfig+0x1bc>)
 8002f9a:	689b      	ldr	r3, [r3, #8]
 8002f9c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	689b      	ldr	r3, [r3, #8]
 8002fa4:	494d      	ldr	r1, [pc, #308]	@ (80030dc <HAL_RCC_ClockConfig+0x1bc>)
 8002fa6:	4313      	orrs	r3, r2
 8002fa8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	f003 0301 	and.w	r3, r3, #1
 8002fb2:	2b00      	cmp	r3, #0
 8002fb4:	d044      	beq.n	8003040 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	685b      	ldr	r3, [r3, #4]
 8002fba:	2b01      	cmp	r3, #1
 8002fbc:	d107      	bne.n	8002fce <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002fbe:	4b47      	ldr	r3, [pc, #284]	@ (80030dc <HAL_RCC_ClockConfig+0x1bc>)
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002fc6:	2b00      	cmp	r3, #0
 8002fc8:	d119      	bne.n	8002ffe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002fca:	2301      	movs	r3, #1
 8002fcc:	e07f      	b.n	80030ce <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	685b      	ldr	r3, [r3, #4]
 8002fd2:	2b02      	cmp	r3, #2
 8002fd4:	d003      	beq.n	8002fde <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002fda:	2b03      	cmp	r3, #3
 8002fdc:	d107      	bne.n	8002fee <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002fde:	4b3f      	ldr	r3, [pc, #252]	@ (80030dc <HAL_RCC_ClockConfig+0x1bc>)
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	d109      	bne.n	8002ffe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002fea:	2301      	movs	r3, #1
 8002fec:	e06f      	b.n	80030ce <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002fee:	4b3b      	ldr	r3, [pc, #236]	@ (80030dc <HAL_RCC_ClockConfig+0x1bc>)
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	f003 0302 	and.w	r3, r3, #2
 8002ff6:	2b00      	cmp	r3, #0
 8002ff8:	d101      	bne.n	8002ffe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002ffa:	2301      	movs	r3, #1
 8002ffc:	e067      	b.n	80030ce <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002ffe:	4b37      	ldr	r3, [pc, #220]	@ (80030dc <HAL_RCC_ClockConfig+0x1bc>)
 8003000:	689b      	ldr	r3, [r3, #8]
 8003002:	f023 0203 	bic.w	r2, r3, #3
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	685b      	ldr	r3, [r3, #4]
 800300a:	4934      	ldr	r1, [pc, #208]	@ (80030dc <HAL_RCC_ClockConfig+0x1bc>)
 800300c:	4313      	orrs	r3, r2
 800300e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003010:	f7fe fdc4 	bl	8001b9c <HAL_GetTick>
 8003014:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003016:	e00a      	b.n	800302e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003018:	f7fe fdc0 	bl	8001b9c <HAL_GetTick>
 800301c:	4602      	mov	r2, r0
 800301e:	68fb      	ldr	r3, [r7, #12]
 8003020:	1ad3      	subs	r3, r2, r3
 8003022:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003026:	4293      	cmp	r3, r2
 8003028:	d901      	bls.n	800302e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800302a:	2303      	movs	r3, #3
 800302c:	e04f      	b.n	80030ce <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800302e:	4b2b      	ldr	r3, [pc, #172]	@ (80030dc <HAL_RCC_ClockConfig+0x1bc>)
 8003030:	689b      	ldr	r3, [r3, #8]
 8003032:	f003 020c 	and.w	r2, r3, #12
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	685b      	ldr	r3, [r3, #4]
 800303a:	009b      	lsls	r3, r3, #2
 800303c:	429a      	cmp	r2, r3
 800303e:	d1eb      	bne.n	8003018 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003040:	4b25      	ldr	r3, [pc, #148]	@ (80030d8 <HAL_RCC_ClockConfig+0x1b8>)
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	f003 0307 	and.w	r3, r3, #7
 8003048:	683a      	ldr	r2, [r7, #0]
 800304a:	429a      	cmp	r2, r3
 800304c:	d20c      	bcs.n	8003068 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800304e:	4b22      	ldr	r3, [pc, #136]	@ (80030d8 <HAL_RCC_ClockConfig+0x1b8>)
 8003050:	683a      	ldr	r2, [r7, #0]
 8003052:	b2d2      	uxtb	r2, r2
 8003054:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003056:	4b20      	ldr	r3, [pc, #128]	@ (80030d8 <HAL_RCC_ClockConfig+0x1b8>)
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	f003 0307 	and.w	r3, r3, #7
 800305e:	683a      	ldr	r2, [r7, #0]
 8003060:	429a      	cmp	r2, r3
 8003062:	d001      	beq.n	8003068 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003064:	2301      	movs	r3, #1
 8003066:	e032      	b.n	80030ce <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	f003 0304 	and.w	r3, r3, #4
 8003070:	2b00      	cmp	r3, #0
 8003072:	d008      	beq.n	8003086 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003074:	4b19      	ldr	r3, [pc, #100]	@ (80030dc <HAL_RCC_ClockConfig+0x1bc>)
 8003076:	689b      	ldr	r3, [r3, #8]
 8003078:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	68db      	ldr	r3, [r3, #12]
 8003080:	4916      	ldr	r1, [pc, #88]	@ (80030dc <HAL_RCC_ClockConfig+0x1bc>)
 8003082:	4313      	orrs	r3, r2
 8003084:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	f003 0308 	and.w	r3, r3, #8
 800308e:	2b00      	cmp	r3, #0
 8003090:	d009      	beq.n	80030a6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003092:	4b12      	ldr	r3, [pc, #72]	@ (80030dc <HAL_RCC_ClockConfig+0x1bc>)
 8003094:	689b      	ldr	r3, [r3, #8]
 8003096:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	691b      	ldr	r3, [r3, #16]
 800309e:	00db      	lsls	r3, r3, #3
 80030a0:	490e      	ldr	r1, [pc, #56]	@ (80030dc <HAL_RCC_ClockConfig+0x1bc>)
 80030a2:	4313      	orrs	r3, r2
 80030a4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80030a6:	f000 f821 	bl	80030ec <HAL_RCC_GetSysClockFreq>
 80030aa:	4602      	mov	r2, r0
 80030ac:	4b0b      	ldr	r3, [pc, #44]	@ (80030dc <HAL_RCC_ClockConfig+0x1bc>)
 80030ae:	689b      	ldr	r3, [r3, #8]
 80030b0:	091b      	lsrs	r3, r3, #4
 80030b2:	f003 030f 	and.w	r3, r3, #15
 80030b6:	490a      	ldr	r1, [pc, #40]	@ (80030e0 <HAL_RCC_ClockConfig+0x1c0>)
 80030b8:	5ccb      	ldrb	r3, [r1, r3]
 80030ba:	fa22 f303 	lsr.w	r3, r2, r3
 80030be:	4a09      	ldr	r2, [pc, #36]	@ (80030e4 <HAL_RCC_ClockConfig+0x1c4>)
 80030c0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80030c2:	4b09      	ldr	r3, [pc, #36]	@ (80030e8 <HAL_RCC_ClockConfig+0x1c8>)
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	4618      	mov	r0, r3
 80030c8:	f7fe fd24 	bl	8001b14 <HAL_InitTick>

  return HAL_OK;
 80030cc:	2300      	movs	r3, #0
}
 80030ce:	4618      	mov	r0, r3
 80030d0:	3710      	adds	r7, #16
 80030d2:	46bd      	mov	sp, r7
 80030d4:	bd80      	pop	{r7, pc}
 80030d6:	bf00      	nop
 80030d8:	40023c00 	.word	0x40023c00
 80030dc:	40023800 	.word	0x40023800
 80030e0:	080079c8 	.word	0x080079c8
 80030e4:	20000004 	.word	0x20000004
 80030e8:	20000008 	.word	0x20000008

080030ec <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80030ec:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80030f0:	b090      	sub	sp, #64	@ 0x40
 80030f2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80030f4:	2300      	movs	r3, #0
 80030f6:	637b      	str	r3, [r7, #52]	@ 0x34
 80030f8:	2300      	movs	r3, #0
 80030fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80030fc:	2300      	movs	r3, #0
 80030fe:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8003100:	2300      	movs	r3, #0
 8003102:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003104:	4b59      	ldr	r3, [pc, #356]	@ (800326c <HAL_RCC_GetSysClockFreq+0x180>)
 8003106:	689b      	ldr	r3, [r3, #8]
 8003108:	f003 030c 	and.w	r3, r3, #12
 800310c:	2b08      	cmp	r3, #8
 800310e:	d00d      	beq.n	800312c <HAL_RCC_GetSysClockFreq+0x40>
 8003110:	2b08      	cmp	r3, #8
 8003112:	f200 80a1 	bhi.w	8003258 <HAL_RCC_GetSysClockFreq+0x16c>
 8003116:	2b00      	cmp	r3, #0
 8003118:	d002      	beq.n	8003120 <HAL_RCC_GetSysClockFreq+0x34>
 800311a:	2b04      	cmp	r3, #4
 800311c:	d003      	beq.n	8003126 <HAL_RCC_GetSysClockFreq+0x3a>
 800311e:	e09b      	b.n	8003258 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003120:	4b53      	ldr	r3, [pc, #332]	@ (8003270 <HAL_RCC_GetSysClockFreq+0x184>)
 8003122:	63bb      	str	r3, [r7, #56]	@ 0x38
       break;
 8003124:	e09b      	b.n	800325e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003126:	4b53      	ldr	r3, [pc, #332]	@ (8003274 <HAL_RCC_GetSysClockFreq+0x188>)
 8003128:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800312a:	e098      	b.n	800325e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800312c:	4b4f      	ldr	r3, [pc, #316]	@ (800326c <HAL_RCC_GetSysClockFreq+0x180>)
 800312e:	685b      	ldr	r3, [r3, #4]
 8003130:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003134:	637b      	str	r3, [r7, #52]	@ 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003136:	4b4d      	ldr	r3, [pc, #308]	@ (800326c <HAL_RCC_GetSysClockFreq+0x180>)
 8003138:	685b      	ldr	r3, [r3, #4]
 800313a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800313e:	2b00      	cmp	r3, #0
 8003140:	d028      	beq.n	8003194 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003142:	4b4a      	ldr	r3, [pc, #296]	@ (800326c <HAL_RCC_GetSysClockFreq+0x180>)
 8003144:	685b      	ldr	r3, [r3, #4]
 8003146:	099b      	lsrs	r3, r3, #6
 8003148:	2200      	movs	r2, #0
 800314a:	623b      	str	r3, [r7, #32]
 800314c:	627a      	str	r2, [r7, #36]	@ 0x24
 800314e:	6a3b      	ldr	r3, [r7, #32]
 8003150:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8003154:	2100      	movs	r1, #0
 8003156:	4b47      	ldr	r3, [pc, #284]	@ (8003274 <HAL_RCC_GetSysClockFreq+0x188>)
 8003158:	fb03 f201 	mul.w	r2, r3, r1
 800315c:	2300      	movs	r3, #0
 800315e:	fb00 f303 	mul.w	r3, r0, r3
 8003162:	4413      	add	r3, r2
 8003164:	4a43      	ldr	r2, [pc, #268]	@ (8003274 <HAL_RCC_GetSysClockFreq+0x188>)
 8003166:	fba0 1202 	umull	r1, r2, r0, r2
 800316a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800316c:	460a      	mov	r2, r1
 800316e:	62ba      	str	r2, [r7, #40]	@ 0x28
 8003170:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003172:	4413      	add	r3, r2
 8003174:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003176:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003178:	2200      	movs	r2, #0
 800317a:	61bb      	str	r3, [r7, #24]
 800317c:	61fa      	str	r2, [r7, #28]
 800317e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003182:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8003186:	f7fd fd17 	bl	8000bb8 <__aeabi_uldivmod>
 800318a:	4602      	mov	r2, r0
 800318c:	460b      	mov	r3, r1
 800318e:	4613      	mov	r3, r2
 8003190:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003192:	e053      	b.n	800323c <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003194:	4b35      	ldr	r3, [pc, #212]	@ (800326c <HAL_RCC_GetSysClockFreq+0x180>)
 8003196:	685b      	ldr	r3, [r3, #4]
 8003198:	099b      	lsrs	r3, r3, #6
 800319a:	2200      	movs	r2, #0
 800319c:	613b      	str	r3, [r7, #16]
 800319e:	617a      	str	r2, [r7, #20]
 80031a0:	693b      	ldr	r3, [r7, #16]
 80031a2:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80031a6:	f04f 0b00 	mov.w	fp, #0
 80031aa:	4652      	mov	r2, sl
 80031ac:	465b      	mov	r3, fp
 80031ae:	f04f 0000 	mov.w	r0, #0
 80031b2:	f04f 0100 	mov.w	r1, #0
 80031b6:	0159      	lsls	r1, r3, #5
 80031b8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80031bc:	0150      	lsls	r0, r2, #5
 80031be:	4602      	mov	r2, r0
 80031c0:	460b      	mov	r3, r1
 80031c2:	ebb2 080a 	subs.w	r8, r2, sl
 80031c6:	eb63 090b 	sbc.w	r9, r3, fp
 80031ca:	f04f 0200 	mov.w	r2, #0
 80031ce:	f04f 0300 	mov.w	r3, #0
 80031d2:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80031d6:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80031da:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80031de:	ebb2 0408 	subs.w	r4, r2, r8
 80031e2:	eb63 0509 	sbc.w	r5, r3, r9
 80031e6:	f04f 0200 	mov.w	r2, #0
 80031ea:	f04f 0300 	mov.w	r3, #0
 80031ee:	00eb      	lsls	r3, r5, #3
 80031f0:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80031f4:	00e2      	lsls	r2, r4, #3
 80031f6:	4614      	mov	r4, r2
 80031f8:	461d      	mov	r5, r3
 80031fa:	eb14 030a 	adds.w	r3, r4, sl
 80031fe:	603b      	str	r3, [r7, #0]
 8003200:	eb45 030b 	adc.w	r3, r5, fp
 8003204:	607b      	str	r3, [r7, #4]
 8003206:	f04f 0200 	mov.w	r2, #0
 800320a:	f04f 0300 	mov.w	r3, #0
 800320e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003212:	4629      	mov	r1, r5
 8003214:	028b      	lsls	r3, r1, #10
 8003216:	4621      	mov	r1, r4
 8003218:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800321c:	4621      	mov	r1, r4
 800321e:	028a      	lsls	r2, r1, #10
 8003220:	4610      	mov	r0, r2
 8003222:	4619      	mov	r1, r3
 8003224:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003226:	2200      	movs	r2, #0
 8003228:	60bb      	str	r3, [r7, #8]
 800322a:	60fa      	str	r2, [r7, #12]
 800322c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003230:	f7fd fcc2 	bl	8000bb8 <__aeabi_uldivmod>
 8003234:	4602      	mov	r2, r0
 8003236:	460b      	mov	r3, r1
 8003238:	4613      	mov	r3, r2
 800323a:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800323c:	4b0b      	ldr	r3, [pc, #44]	@ (800326c <HAL_RCC_GetSysClockFreq+0x180>)
 800323e:	685b      	ldr	r3, [r3, #4]
 8003240:	0c1b      	lsrs	r3, r3, #16
 8003242:	f003 0303 	and.w	r3, r3, #3
 8003246:	3301      	adds	r3, #1
 8003248:	005b      	lsls	r3, r3, #1
 800324a:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco/pllp;
 800324c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800324e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003250:	fbb2 f3f3 	udiv	r3, r2, r3
 8003254:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003256:	e002      	b.n	800325e <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003258:	4b05      	ldr	r3, [pc, #20]	@ (8003270 <HAL_RCC_GetSysClockFreq+0x184>)
 800325a:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800325c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800325e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8003260:	4618      	mov	r0, r3
 8003262:	3740      	adds	r7, #64	@ 0x40
 8003264:	46bd      	mov	sp, r7
 8003266:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800326a:	bf00      	nop
 800326c:	40023800 	.word	0x40023800
 8003270:	00f42400 	.word	0x00f42400
 8003274:	017d7840 	.word	0x017d7840

08003278 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003278:	b480      	push	{r7}
 800327a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800327c:	4b03      	ldr	r3, [pc, #12]	@ (800328c <HAL_RCC_GetHCLKFreq+0x14>)
 800327e:	681b      	ldr	r3, [r3, #0]
}
 8003280:	4618      	mov	r0, r3
 8003282:	46bd      	mov	sp, r7
 8003284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003288:	4770      	bx	lr
 800328a:	bf00      	nop
 800328c:	20000004 	.word	0x20000004

08003290 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003290:	b580      	push	{r7, lr}
 8003292:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003294:	f7ff fff0 	bl	8003278 <HAL_RCC_GetHCLKFreq>
 8003298:	4602      	mov	r2, r0
 800329a:	4b05      	ldr	r3, [pc, #20]	@ (80032b0 <HAL_RCC_GetPCLK1Freq+0x20>)
 800329c:	689b      	ldr	r3, [r3, #8]
 800329e:	0a9b      	lsrs	r3, r3, #10
 80032a0:	f003 0307 	and.w	r3, r3, #7
 80032a4:	4903      	ldr	r1, [pc, #12]	@ (80032b4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80032a6:	5ccb      	ldrb	r3, [r1, r3]
 80032a8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80032ac:	4618      	mov	r0, r3
 80032ae:	bd80      	pop	{r7, pc}
 80032b0:	40023800 	.word	0x40023800
 80032b4:	080079d8 	.word	0x080079d8

080032b8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80032b8:	b580      	push	{r7, lr}
 80032ba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80032bc:	f7ff ffdc 	bl	8003278 <HAL_RCC_GetHCLKFreq>
 80032c0:	4602      	mov	r2, r0
 80032c2:	4b05      	ldr	r3, [pc, #20]	@ (80032d8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80032c4:	689b      	ldr	r3, [r3, #8]
 80032c6:	0b5b      	lsrs	r3, r3, #13
 80032c8:	f003 0307 	and.w	r3, r3, #7
 80032cc:	4903      	ldr	r1, [pc, #12]	@ (80032dc <HAL_RCC_GetPCLK2Freq+0x24>)
 80032ce:	5ccb      	ldrb	r3, [r1, r3]
 80032d0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80032d4:	4618      	mov	r0, r3
 80032d6:	bd80      	pop	{r7, pc}
 80032d8:	40023800 	.word	0x40023800
 80032dc:	080079d8 	.word	0x080079d8

080032e0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80032e0:	b580      	push	{r7, lr}
 80032e2:	b082      	sub	sp, #8
 80032e4:	af00      	add	r7, sp, #0
 80032e6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	2b00      	cmp	r3, #0
 80032ec:	d101      	bne.n	80032f2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80032ee:	2301      	movs	r3, #1
 80032f0:	e041      	b.n	8003376 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80032f8:	b2db      	uxtb	r3, r3
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	d106      	bne.n	800330c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	2200      	movs	r2, #0
 8003302:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003306:	6878      	ldr	r0, [r7, #4]
 8003308:	f7fe f914 	bl	8001534 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	2202      	movs	r2, #2
 8003310:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	681a      	ldr	r2, [r3, #0]
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	3304      	adds	r3, #4
 800331c:	4619      	mov	r1, r3
 800331e:	4610      	mov	r0, r2
 8003320:	f000 fac0 	bl	80038a4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	2201      	movs	r2, #1
 8003328:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	2201      	movs	r2, #1
 8003330:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	2201      	movs	r2, #1
 8003338:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	2201      	movs	r2, #1
 8003340:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	2201      	movs	r2, #1
 8003348:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	2201      	movs	r2, #1
 8003350:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	2201      	movs	r2, #1
 8003358:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	2201      	movs	r2, #1
 8003360:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	2201      	movs	r2, #1
 8003368:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	2201      	movs	r2, #1
 8003370:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003374:	2300      	movs	r3, #0
}
 8003376:	4618      	mov	r0, r3
 8003378:	3708      	adds	r7, #8
 800337a:	46bd      	mov	sp, r7
 800337c:	bd80      	pop	{r7, pc}

0800337e <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800337e:	b580      	push	{r7, lr}
 8003380:	b082      	sub	sp, #8
 8003382:	af00      	add	r7, sp, #0
 8003384:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	2b00      	cmp	r3, #0
 800338a:	d101      	bne.n	8003390 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800338c:	2301      	movs	r3, #1
 800338e:	e041      	b.n	8003414 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003396:	b2db      	uxtb	r3, r3
 8003398:	2b00      	cmp	r3, #0
 800339a:	d106      	bne.n	80033aa <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	2200      	movs	r2, #0
 80033a0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80033a4:	6878      	ldr	r0, [r7, #4]
 80033a6:	f000 f839 	bl	800341c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	2202      	movs	r2, #2
 80033ae:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	681a      	ldr	r2, [r3, #0]
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	3304      	adds	r3, #4
 80033ba:	4619      	mov	r1, r3
 80033bc:	4610      	mov	r0, r2
 80033be:	f000 fa71 	bl	80038a4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	2201      	movs	r2, #1
 80033c6:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	2201      	movs	r2, #1
 80033ce:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	2201      	movs	r2, #1
 80033d6:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	2201      	movs	r2, #1
 80033de:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	2201      	movs	r2, #1
 80033e6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	2201      	movs	r2, #1
 80033ee:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	2201      	movs	r2, #1
 80033f6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	2201      	movs	r2, #1
 80033fe:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	2201      	movs	r2, #1
 8003406:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	2201      	movs	r2, #1
 800340e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003412:	2300      	movs	r3, #0
}
 8003414:	4618      	mov	r0, r3
 8003416:	3708      	adds	r7, #8
 8003418:	46bd      	mov	sp, r7
 800341a:	bd80      	pop	{r7, pc}

0800341c <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800341c:	b480      	push	{r7}
 800341e:	b083      	sub	sp, #12
 8003420:	af00      	add	r7, sp, #0
 8003422:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8003424:	bf00      	nop
 8003426:	370c      	adds	r7, #12
 8003428:	46bd      	mov	sp, r7
 800342a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800342e:	4770      	bx	lr

08003430 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003430:	b580      	push	{r7, lr}
 8003432:	b084      	sub	sp, #16
 8003434:	af00      	add	r7, sp, #0
 8003436:	6078      	str	r0, [r7, #4]
 8003438:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800343a:	683b      	ldr	r3, [r7, #0]
 800343c:	2b00      	cmp	r3, #0
 800343e:	d109      	bne.n	8003454 <HAL_TIM_PWM_Start+0x24>
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003446:	b2db      	uxtb	r3, r3
 8003448:	2b01      	cmp	r3, #1
 800344a:	bf14      	ite	ne
 800344c:	2301      	movne	r3, #1
 800344e:	2300      	moveq	r3, #0
 8003450:	b2db      	uxtb	r3, r3
 8003452:	e022      	b.n	800349a <HAL_TIM_PWM_Start+0x6a>
 8003454:	683b      	ldr	r3, [r7, #0]
 8003456:	2b04      	cmp	r3, #4
 8003458:	d109      	bne.n	800346e <HAL_TIM_PWM_Start+0x3e>
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8003460:	b2db      	uxtb	r3, r3
 8003462:	2b01      	cmp	r3, #1
 8003464:	bf14      	ite	ne
 8003466:	2301      	movne	r3, #1
 8003468:	2300      	moveq	r3, #0
 800346a:	b2db      	uxtb	r3, r3
 800346c:	e015      	b.n	800349a <HAL_TIM_PWM_Start+0x6a>
 800346e:	683b      	ldr	r3, [r7, #0]
 8003470:	2b08      	cmp	r3, #8
 8003472:	d109      	bne.n	8003488 <HAL_TIM_PWM_Start+0x58>
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800347a:	b2db      	uxtb	r3, r3
 800347c:	2b01      	cmp	r3, #1
 800347e:	bf14      	ite	ne
 8003480:	2301      	movne	r3, #1
 8003482:	2300      	moveq	r3, #0
 8003484:	b2db      	uxtb	r3, r3
 8003486:	e008      	b.n	800349a <HAL_TIM_PWM_Start+0x6a>
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800348e:	b2db      	uxtb	r3, r3
 8003490:	2b01      	cmp	r3, #1
 8003492:	bf14      	ite	ne
 8003494:	2301      	movne	r3, #1
 8003496:	2300      	moveq	r3, #0
 8003498:	b2db      	uxtb	r3, r3
 800349a:	2b00      	cmp	r3, #0
 800349c:	d001      	beq.n	80034a2 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800349e:	2301      	movs	r3, #1
 80034a0:	e068      	b.n	8003574 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80034a2:	683b      	ldr	r3, [r7, #0]
 80034a4:	2b00      	cmp	r3, #0
 80034a6:	d104      	bne.n	80034b2 <HAL_TIM_PWM_Start+0x82>
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	2202      	movs	r2, #2
 80034ac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80034b0:	e013      	b.n	80034da <HAL_TIM_PWM_Start+0xaa>
 80034b2:	683b      	ldr	r3, [r7, #0]
 80034b4:	2b04      	cmp	r3, #4
 80034b6:	d104      	bne.n	80034c2 <HAL_TIM_PWM_Start+0x92>
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	2202      	movs	r2, #2
 80034bc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80034c0:	e00b      	b.n	80034da <HAL_TIM_PWM_Start+0xaa>
 80034c2:	683b      	ldr	r3, [r7, #0]
 80034c4:	2b08      	cmp	r3, #8
 80034c6:	d104      	bne.n	80034d2 <HAL_TIM_PWM_Start+0xa2>
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	2202      	movs	r2, #2
 80034cc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80034d0:	e003      	b.n	80034da <HAL_TIM_PWM_Start+0xaa>
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	2202      	movs	r2, #2
 80034d6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	2201      	movs	r2, #1
 80034e0:	6839      	ldr	r1, [r7, #0]
 80034e2:	4618      	mov	r0, r3
 80034e4:	f000 fc90 	bl	8003e08 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	4a23      	ldr	r2, [pc, #140]	@ (800357c <HAL_TIM_PWM_Start+0x14c>)
 80034ee:	4293      	cmp	r3, r2
 80034f0:	d107      	bne.n	8003502 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003500:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	4a1d      	ldr	r2, [pc, #116]	@ (800357c <HAL_TIM_PWM_Start+0x14c>)
 8003508:	4293      	cmp	r3, r2
 800350a:	d018      	beq.n	800353e <HAL_TIM_PWM_Start+0x10e>
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003514:	d013      	beq.n	800353e <HAL_TIM_PWM_Start+0x10e>
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	4a19      	ldr	r2, [pc, #100]	@ (8003580 <HAL_TIM_PWM_Start+0x150>)
 800351c:	4293      	cmp	r3, r2
 800351e:	d00e      	beq.n	800353e <HAL_TIM_PWM_Start+0x10e>
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	4a17      	ldr	r2, [pc, #92]	@ (8003584 <HAL_TIM_PWM_Start+0x154>)
 8003526:	4293      	cmp	r3, r2
 8003528:	d009      	beq.n	800353e <HAL_TIM_PWM_Start+0x10e>
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	4a16      	ldr	r2, [pc, #88]	@ (8003588 <HAL_TIM_PWM_Start+0x158>)
 8003530:	4293      	cmp	r3, r2
 8003532:	d004      	beq.n	800353e <HAL_TIM_PWM_Start+0x10e>
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	4a14      	ldr	r2, [pc, #80]	@ (800358c <HAL_TIM_PWM_Start+0x15c>)
 800353a:	4293      	cmp	r3, r2
 800353c:	d111      	bne.n	8003562 <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	689b      	ldr	r3, [r3, #8]
 8003544:	f003 0307 	and.w	r3, r3, #7
 8003548:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800354a:	68fb      	ldr	r3, [r7, #12]
 800354c:	2b06      	cmp	r3, #6
 800354e:	d010      	beq.n	8003572 <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	681a      	ldr	r2, [r3, #0]
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	f042 0201 	orr.w	r2, r2, #1
 800355e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003560:	e007      	b.n	8003572 <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	681a      	ldr	r2, [r3, #0]
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	f042 0201 	orr.w	r2, r2, #1
 8003570:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003572:	2300      	movs	r3, #0
}
 8003574:	4618      	mov	r0, r3
 8003576:	3710      	adds	r7, #16
 8003578:	46bd      	mov	sp, r7
 800357a:	bd80      	pop	{r7, pc}
 800357c:	40010000 	.word	0x40010000
 8003580:	40000400 	.word	0x40000400
 8003584:	40000800 	.word	0x40000800
 8003588:	40000c00 	.word	0x40000c00
 800358c:	40014000 	.word	0x40014000

08003590 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003590:	b580      	push	{r7, lr}
 8003592:	b086      	sub	sp, #24
 8003594:	af00      	add	r7, sp, #0
 8003596:	60f8      	str	r0, [r7, #12]
 8003598:	60b9      	str	r1, [r7, #8]
 800359a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800359c:	2300      	movs	r3, #0
 800359e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80035a6:	2b01      	cmp	r3, #1
 80035a8:	d101      	bne.n	80035ae <HAL_TIM_PWM_ConfigChannel+0x1e>
 80035aa:	2302      	movs	r3, #2
 80035ac:	e0ae      	b.n	800370c <HAL_TIM_PWM_ConfigChannel+0x17c>
 80035ae:	68fb      	ldr	r3, [r7, #12]
 80035b0:	2201      	movs	r2, #1
 80035b2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	2b0c      	cmp	r3, #12
 80035ba:	f200 809f 	bhi.w	80036fc <HAL_TIM_PWM_ConfigChannel+0x16c>
 80035be:	a201      	add	r2, pc, #4	@ (adr r2, 80035c4 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80035c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80035c4:	080035f9 	.word	0x080035f9
 80035c8:	080036fd 	.word	0x080036fd
 80035cc:	080036fd 	.word	0x080036fd
 80035d0:	080036fd 	.word	0x080036fd
 80035d4:	08003639 	.word	0x08003639
 80035d8:	080036fd 	.word	0x080036fd
 80035dc:	080036fd 	.word	0x080036fd
 80035e0:	080036fd 	.word	0x080036fd
 80035e4:	0800367b 	.word	0x0800367b
 80035e8:	080036fd 	.word	0x080036fd
 80035ec:	080036fd 	.word	0x080036fd
 80035f0:	080036fd 	.word	0x080036fd
 80035f4:	080036bb 	.word	0x080036bb
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	68b9      	ldr	r1, [r7, #8]
 80035fe:	4618      	mov	r0, r3
 8003600:	f000 f9dc 	bl	80039bc <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	699a      	ldr	r2, [r3, #24]
 800360a:	68fb      	ldr	r3, [r7, #12]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	f042 0208 	orr.w	r2, r2, #8
 8003612:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003614:	68fb      	ldr	r3, [r7, #12]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	699a      	ldr	r2, [r3, #24]
 800361a:	68fb      	ldr	r3, [r7, #12]
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	f022 0204 	bic.w	r2, r2, #4
 8003622:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003624:	68fb      	ldr	r3, [r7, #12]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	6999      	ldr	r1, [r3, #24]
 800362a:	68bb      	ldr	r3, [r7, #8]
 800362c:	691a      	ldr	r2, [r3, #16]
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	430a      	orrs	r2, r1
 8003634:	619a      	str	r2, [r3, #24]
      break;
 8003636:	e064      	b.n	8003702 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	68b9      	ldr	r1, [r7, #8]
 800363e:	4618      	mov	r0, r3
 8003640:	f000 fa22 	bl	8003a88 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	699a      	ldr	r2, [r3, #24]
 800364a:	68fb      	ldr	r3, [r7, #12]
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003652:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003654:	68fb      	ldr	r3, [r7, #12]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	699a      	ldr	r2, [r3, #24]
 800365a:	68fb      	ldr	r3, [r7, #12]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003662:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	6999      	ldr	r1, [r3, #24]
 800366a:	68bb      	ldr	r3, [r7, #8]
 800366c:	691b      	ldr	r3, [r3, #16]
 800366e:	021a      	lsls	r2, r3, #8
 8003670:	68fb      	ldr	r3, [r7, #12]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	430a      	orrs	r2, r1
 8003676:	619a      	str	r2, [r3, #24]
      break;
 8003678:	e043      	b.n	8003702 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800367a:	68fb      	ldr	r3, [r7, #12]
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	68b9      	ldr	r1, [r7, #8]
 8003680:	4618      	mov	r0, r3
 8003682:	f000 fa6d 	bl	8003b60 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003686:	68fb      	ldr	r3, [r7, #12]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	69da      	ldr	r2, [r3, #28]
 800368c:	68fb      	ldr	r3, [r7, #12]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	f042 0208 	orr.w	r2, r2, #8
 8003694:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003696:	68fb      	ldr	r3, [r7, #12]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	69da      	ldr	r2, [r3, #28]
 800369c:	68fb      	ldr	r3, [r7, #12]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	f022 0204 	bic.w	r2, r2, #4
 80036a4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80036a6:	68fb      	ldr	r3, [r7, #12]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	69d9      	ldr	r1, [r3, #28]
 80036ac:	68bb      	ldr	r3, [r7, #8]
 80036ae:	691a      	ldr	r2, [r3, #16]
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	430a      	orrs	r2, r1
 80036b6:	61da      	str	r2, [r3, #28]
      break;
 80036b8:	e023      	b.n	8003702 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80036ba:	68fb      	ldr	r3, [r7, #12]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	68b9      	ldr	r1, [r7, #8]
 80036c0:	4618      	mov	r0, r3
 80036c2:	f000 fab7 	bl	8003c34 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80036c6:	68fb      	ldr	r3, [r7, #12]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	69da      	ldr	r2, [r3, #28]
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80036d4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80036d6:	68fb      	ldr	r3, [r7, #12]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	69da      	ldr	r2, [r3, #28]
 80036dc:	68fb      	ldr	r3, [r7, #12]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80036e4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	69d9      	ldr	r1, [r3, #28]
 80036ec:	68bb      	ldr	r3, [r7, #8]
 80036ee:	691b      	ldr	r3, [r3, #16]
 80036f0:	021a      	lsls	r2, r3, #8
 80036f2:	68fb      	ldr	r3, [r7, #12]
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	430a      	orrs	r2, r1
 80036f8:	61da      	str	r2, [r3, #28]
      break;
 80036fa:	e002      	b.n	8003702 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80036fc:	2301      	movs	r3, #1
 80036fe:	75fb      	strb	r3, [r7, #23]
      break;
 8003700:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8003702:	68fb      	ldr	r3, [r7, #12]
 8003704:	2200      	movs	r2, #0
 8003706:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800370a:	7dfb      	ldrb	r3, [r7, #23]
}
 800370c:	4618      	mov	r0, r3
 800370e:	3718      	adds	r7, #24
 8003710:	46bd      	mov	sp, r7
 8003712:	bd80      	pop	{r7, pc}

08003714 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003714:	b580      	push	{r7, lr}
 8003716:	b084      	sub	sp, #16
 8003718:	af00      	add	r7, sp, #0
 800371a:	6078      	str	r0, [r7, #4]
 800371c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800371e:	2300      	movs	r3, #0
 8003720:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003728:	2b01      	cmp	r3, #1
 800372a:	d101      	bne.n	8003730 <HAL_TIM_ConfigClockSource+0x1c>
 800372c:	2302      	movs	r3, #2
 800372e:	e0b4      	b.n	800389a <HAL_TIM_ConfigClockSource+0x186>
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	2201      	movs	r2, #1
 8003734:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	2202      	movs	r2, #2
 800373c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	689b      	ldr	r3, [r3, #8]
 8003746:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003748:	68bb      	ldr	r3, [r7, #8]
 800374a:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800374e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003750:	68bb      	ldr	r3, [r7, #8]
 8003752:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003756:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	68ba      	ldr	r2, [r7, #8]
 800375e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003760:	683b      	ldr	r3, [r7, #0]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003768:	d03e      	beq.n	80037e8 <HAL_TIM_ConfigClockSource+0xd4>
 800376a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800376e:	f200 8087 	bhi.w	8003880 <HAL_TIM_ConfigClockSource+0x16c>
 8003772:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003776:	f000 8086 	beq.w	8003886 <HAL_TIM_ConfigClockSource+0x172>
 800377a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800377e:	d87f      	bhi.n	8003880 <HAL_TIM_ConfigClockSource+0x16c>
 8003780:	2b70      	cmp	r3, #112	@ 0x70
 8003782:	d01a      	beq.n	80037ba <HAL_TIM_ConfigClockSource+0xa6>
 8003784:	2b70      	cmp	r3, #112	@ 0x70
 8003786:	d87b      	bhi.n	8003880 <HAL_TIM_ConfigClockSource+0x16c>
 8003788:	2b60      	cmp	r3, #96	@ 0x60
 800378a:	d050      	beq.n	800382e <HAL_TIM_ConfigClockSource+0x11a>
 800378c:	2b60      	cmp	r3, #96	@ 0x60
 800378e:	d877      	bhi.n	8003880 <HAL_TIM_ConfigClockSource+0x16c>
 8003790:	2b50      	cmp	r3, #80	@ 0x50
 8003792:	d03c      	beq.n	800380e <HAL_TIM_ConfigClockSource+0xfa>
 8003794:	2b50      	cmp	r3, #80	@ 0x50
 8003796:	d873      	bhi.n	8003880 <HAL_TIM_ConfigClockSource+0x16c>
 8003798:	2b40      	cmp	r3, #64	@ 0x40
 800379a:	d058      	beq.n	800384e <HAL_TIM_ConfigClockSource+0x13a>
 800379c:	2b40      	cmp	r3, #64	@ 0x40
 800379e:	d86f      	bhi.n	8003880 <HAL_TIM_ConfigClockSource+0x16c>
 80037a0:	2b30      	cmp	r3, #48	@ 0x30
 80037a2:	d064      	beq.n	800386e <HAL_TIM_ConfigClockSource+0x15a>
 80037a4:	2b30      	cmp	r3, #48	@ 0x30
 80037a6:	d86b      	bhi.n	8003880 <HAL_TIM_ConfigClockSource+0x16c>
 80037a8:	2b20      	cmp	r3, #32
 80037aa:	d060      	beq.n	800386e <HAL_TIM_ConfigClockSource+0x15a>
 80037ac:	2b20      	cmp	r3, #32
 80037ae:	d867      	bhi.n	8003880 <HAL_TIM_ConfigClockSource+0x16c>
 80037b0:	2b00      	cmp	r3, #0
 80037b2:	d05c      	beq.n	800386e <HAL_TIM_ConfigClockSource+0x15a>
 80037b4:	2b10      	cmp	r3, #16
 80037b6:	d05a      	beq.n	800386e <HAL_TIM_ConfigClockSource+0x15a>
 80037b8:	e062      	b.n	8003880 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80037be:	683b      	ldr	r3, [r7, #0]
 80037c0:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80037c2:	683b      	ldr	r3, [r7, #0]
 80037c4:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80037c6:	683b      	ldr	r3, [r7, #0]
 80037c8:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80037ca:	f000 fafd 	bl	8003dc8 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	689b      	ldr	r3, [r3, #8]
 80037d4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80037d6:	68bb      	ldr	r3, [r7, #8]
 80037d8:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80037dc:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	68ba      	ldr	r2, [r7, #8]
 80037e4:	609a      	str	r2, [r3, #8]
      break;
 80037e6:	e04f      	b.n	8003888 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80037ec:	683b      	ldr	r3, [r7, #0]
 80037ee:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80037f0:	683b      	ldr	r3, [r7, #0]
 80037f2:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80037f4:	683b      	ldr	r3, [r7, #0]
 80037f6:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80037f8:	f000 fae6 	bl	8003dc8 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	689a      	ldr	r2, [r3, #8]
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800380a:	609a      	str	r2, [r3, #8]
      break;
 800380c:	e03c      	b.n	8003888 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003812:	683b      	ldr	r3, [r7, #0]
 8003814:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003816:	683b      	ldr	r3, [r7, #0]
 8003818:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800381a:	461a      	mov	r2, r3
 800381c:	f000 fa5a 	bl	8003cd4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	2150      	movs	r1, #80	@ 0x50
 8003826:	4618      	mov	r0, r3
 8003828:	f000 fab3 	bl	8003d92 <TIM_ITRx_SetConfig>
      break;
 800382c:	e02c      	b.n	8003888 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003832:	683b      	ldr	r3, [r7, #0]
 8003834:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003836:	683b      	ldr	r3, [r7, #0]
 8003838:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800383a:	461a      	mov	r2, r3
 800383c:	f000 fa79 	bl	8003d32 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	2160      	movs	r1, #96	@ 0x60
 8003846:	4618      	mov	r0, r3
 8003848:	f000 faa3 	bl	8003d92 <TIM_ITRx_SetConfig>
      break;
 800384c:	e01c      	b.n	8003888 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003852:	683b      	ldr	r3, [r7, #0]
 8003854:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003856:	683b      	ldr	r3, [r7, #0]
 8003858:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800385a:	461a      	mov	r2, r3
 800385c:	f000 fa3a 	bl	8003cd4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	2140      	movs	r1, #64	@ 0x40
 8003866:	4618      	mov	r0, r3
 8003868:	f000 fa93 	bl	8003d92 <TIM_ITRx_SetConfig>
      break;
 800386c:	e00c      	b.n	8003888 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	681a      	ldr	r2, [r3, #0]
 8003872:	683b      	ldr	r3, [r7, #0]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	4619      	mov	r1, r3
 8003878:	4610      	mov	r0, r2
 800387a:	f000 fa8a 	bl	8003d92 <TIM_ITRx_SetConfig>
      break;
 800387e:	e003      	b.n	8003888 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8003880:	2301      	movs	r3, #1
 8003882:	73fb      	strb	r3, [r7, #15]
      break;
 8003884:	e000      	b.n	8003888 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8003886:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	2201      	movs	r2, #1
 800388c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	2200      	movs	r2, #0
 8003894:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003898:	7bfb      	ldrb	r3, [r7, #15]
}
 800389a:	4618      	mov	r0, r3
 800389c:	3710      	adds	r7, #16
 800389e:	46bd      	mov	sp, r7
 80038a0:	bd80      	pop	{r7, pc}
	...

080038a4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80038a4:	b480      	push	{r7}
 80038a6:	b085      	sub	sp, #20
 80038a8:	af00      	add	r7, sp, #0
 80038aa:	6078      	str	r0, [r7, #4]
 80038ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	4a3a      	ldr	r2, [pc, #232]	@ (80039a0 <TIM_Base_SetConfig+0xfc>)
 80038b8:	4293      	cmp	r3, r2
 80038ba:	d00f      	beq.n	80038dc <TIM_Base_SetConfig+0x38>
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80038c2:	d00b      	beq.n	80038dc <TIM_Base_SetConfig+0x38>
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	4a37      	ldr	r2, [pc, #220]	@ (80039a4 <TIM_Base_SetConfig+0x100>)
 80038c8:	4293      	cmp	r3, r2
 80038ca:	d007      	beq.n	80038dc <TIM_Base_SetConfig+0x38>
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	4a36      	ldr	r2, [pc, #216]	@ (80039a8 <TIM_Base_SetConfig+0x104>)
 80038d0:	4293      	cmp	r3, r2
 80038d2:	d003      	beq.n	80038dc <TIM_Base_SetConfig+0x38>
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	4a35      	ldr	r2, [pc, #212]	@ (80039ac <TIM_Base_SetConfig+0x108>)
 80038d8:	4293      	cmp	r3, r2
 80038da:	d108      	bne.n	80038ee <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80038e2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80038e4:	683b      	ldr	r3, [r7, #0]
 80038e6:	685b      	ldr	r3, [r3, #4]
 80038e8:	68fa      	ldr	r2, [r7, #12]
 80038ea:	4313      	orrs	r3, r2
 80038ec:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	4a2b      	ldr	r2, [pc, #172]	@ (80039a0 <TIM_Base_SetConfig+0xfc>)
 80038f2:	4293      	cmp	r3, r2
 80038f4:	d01b      	beq.n	800392e <TIM_Base_SetConfig+0x8a>
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80038fc:	d017      	beq.n	800392e <TIM_Base_SetConfig+0x8a>
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	4a28      	ldr	r2, [pc, #160]	@ (80039a4 <TIM_Base_SetConfig+0x100>)
 8003902:	4293      	cmp	r3, r2
 8003904:	d013      	beq.n	800392e <TIM_Base_SetConfig+0x8a>
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	4a27      	ldr	r2, [pc, #156]	@ (80039a8 <TIM_Base_SetConfig+0x104>)
 800390a:	4293      	cmp	r3, r2
 800390c:	d00f      	beq.n	800392e <TIM_Base_SetConfig+0x8a>
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	4a26      	ldr	r2, [pc, #152]	@ (80039ac <TIM_Base_SetConfig+0x108>)
 8003912:	4293      	cmp	r3, r2
 8003914:	d00b      	beq.n	800392e <TIM_Base_SetConfig+0x8a>
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	4a25      	ldr	r2, [pc, #148]	@ (80039b0 <TIM_Base_SetConfig+0x10c>)
 800391a:	4293      	cmp	r3, r2
 800391c:	d007      	beq.n	800392e <TIM_Base_SetConfig+0x8a>
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	4a24      	ldr	r2, [pc, #144]	@ (80039b4 <TIM_Base_SetConfig+0x110>)
 8003922:	4293      	cmp	r3, r2
 8003924:	d003      	beq.n	800392e <TIM_Base_SetConfig+0x8a>
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	4a23      	ldr	r2, [pc, #140]	@ (80039b8 <TIM_Base_SetConfig+0x114>)
 800392a:	4293      	cmp	r3, r2
 800392c:	d108      	bne.n	8003940 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003934:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003936:	683b      	ldr	r3, [r7, #0]
 8003938:	68db      	ldr	r3, [r3, #12]
 800393a:	68fa      	ldr	r2, [r7, #12]
 800393c:	4313      	orrs	r3, r2
 800393e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003940:	68fb      	ldr	r3, [r7, #12]
 8003942:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003946:	683b      	ldr	r3, [r7, #0]
 8003948:	695b      	ldr	r3, [r3, #20]
 800394a:	4313      	orrs	r3, r2
 800394c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	68fa      	ldr	r2, [r7, #12]
 8003952:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003954:	683b      	ldr	r3, [r7, #0]
 8003956:	689a      	ldr	r2, [r3, #8]
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800395c:	683b      	ldr	r3, [r7, #0]
 800395e:	681a      	ldr	r2, [r3, #0]
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	4a0e      	ldr	r2, [pc, #56]	@ (80039a0 <TIM_Base_SetConfig+0xfc>)
 8003968:	4293      	cmp	r3, r2
 800396a:	d103      	bne.n	8003974 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800396c:	683b      	ldr	r3, [r7, #0]
 800396e:	691a      	ldr	r2, [r3, #16]
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	2201      	movs	r2, #1
 8003978:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	691b      	ldr	r3, [r3, #16]
 800397e:	f003 0301 	and.w	r3, r3, #1
 8003982:	2b01      	cmp	r3, #1
 8003984:	d105      	bne.n	8003992 <TIM_Base_SetConfig+0xee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	691b      	ldr	r3, [r3, #16]
 800398a:	f023 0201 	bic.w	r2, r3, #1
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	611a      	str	r2, [r3, #16]
  }
}
 8003992:	bf00      	nop
 8003994:	3714      	adds	r7, #20
 8003996:	46bd      	mov	sp, r7
 8003998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800399c:	4770      	bx	lr
 800399e:	bf00      	nop
 80039a0:	40010000 	.word	0x40010000
 80039a4:	40000400 	.word	0x40000400
 80039a8:	40000800 	.word	0x40000800
 80039ac:	40000c00 	.word	0x40000c00
 80039b0:	40014000 	.word	0x40014000
 80039b4:	40014400 	.word	0x40014400
 80039b8:	40014800 	.word	0x40014800

080039bc <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80039bc:	b480      	push	{r7}
 80039be:	b087      	sub	sp, #28
 80039c0:	af00      	add	r7, sp, #0
 80039c2:	6078      	str	r0, [r7, #4]
 80039c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	6a1b      	ldr	r3, [r3, #32]
 80039ca:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	6a1b      	ldr	r3, [r3, #32]
 80039d0:	f023 0201 	bic.w	r2, r3, #1
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	685b      	ldr	r3, [r3, #4]
 80039dc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	699b      	ldr	r3, [r3, #24]
 80039e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80039ea:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80039ec:	68fb      	ldr	r3, [r7, #12]
 80039ee:	f023 0303 	bic.w	r3, r3, #3
 80039f2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80039f4:	683b      	ldr	r3, [r7, #0]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	68fa      	ldr	r2, [r7, #12]
 80039fa:	4313      	orrs	r3, r2
 80039fc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80039fe:	697b      	ldr	r3, [r7, #20]
 8003a00:	f023 0302 	bic.w	r3, r3, #2
 8003a04:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003a06:	683b      	ldr	r3, [r7, #0]
 8003a08:	689b      	ldr	r3, [r3, #8]
 8003a0a:	697a      	ldr	r2, [r7, #20]
 8003a0c:	4313      	orrs	r3, r2
 8003a0e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	4a1c      	ldr	r2, [pc, #112]	@ (8003a84 <TIM_OC1_SetConfig+0xc8>)
 8003a14:	4293      	cmp	r3, r2
 8003a16:	d10c      	bne.n	8003a32 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003a18:	697b      	ldr	r3, [r7, #20]
 8003a1a:	f023 0308 	bic.w	r3, r3, #8
 8003a1e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003a20:	683b      	ldr	r3, [r7, #0]
 8003a22:	68db      	ldr	r3, [r3, #12]
 8003a24:	697a      	ldr	r2, [r7, #20]
 8003a26:	4313      	orrs	r3, r2
 8003a28:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003a2a:	697b      	ldr	r3, [r7, #20]
 8003a2c:	f023 0304 	bic.w	r3, r3, #4
 8003a30:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	4a13      	ldr	r2, [pc, #76]	@ (8003a84 <TIM_OC1_SetConfig+0xc8>)
 8003a36:	4293      	cmp	r3, r2
 8003a38:	d111      	bne.n	8003a5e <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003a3a:	693b      	ldr	r3, [r7, #16]
 8003a3c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003a40:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003a42:	693b      	ldr	r3, [r7, #16]
 8003a44:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8003a48:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003a4a:	683b      	ldr	r3, [r7, #0]
 8003a4c:	695b      	ldr	r3, [r3, #20]
 8003a4e:	693a      	ldr	r2, [r7, #16]
 8003a50:	4313      	orrs	r3, r2
 8003a52:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003a54:	683b      	ldr	r3, [r7, #0]
 8003a56:	699b      	ldr	r3, [r3, #24]
 8003a58:	693a      	ldr	r2, [r7, #16]
 8003a5a:	4313      	orrs	r3, r2
 8003a5c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	693a      	ldr	r2, [r7, #16]
 8003a62:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	68fa      	ldr	r2, [r7, #12]
 8003a68:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003a6a:	683b      	ldr	r3, [r7, #0]
 8003a6c:	685a      	ldr	r2, [r3, #4]
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	697a      	ldr	r2, [r7, #20]
 8003a76:	621a      	str	r2, [r3, #32]
}
 8003a78:	bf00      	nop
 8003a7a:	371c      	adds	r7, #28
 8003a7c:	46bd      	mov	sp, r7
 8003a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a82:	4770      	bx	lr
 8003a84:	40010000 	.word	0x40010000

08003a88 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003a88:	b480      	push	{r7}
 8003a8a:	b087      	sub	sp, #28
 8003a8c:	af00      	add	r7, sp, #0
 8003a8e:	6078      	str	r0, [r7, #4]
 8003a90:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	6a1b      	ldr	r3, [r3, #32]
 8003a96:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	6a1b      	ldr	r3, [r3, #32]
 8003a9c:	f023 0210 	bic.w	r2, r3, #16
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	685b      	ldr	r3, [r3, #4]
 8003aa8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	699b      	ldr	r3, [r3, #24]
 8003aae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003ab6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003ab8:	68fb      	ldr	r3, [r7, #12]
 8003aba:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003abe:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003ac0:	683b      	ldr	r3, [r7, #0]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	021b      	lsls	r3, r3, #8
 8003ac6:	68fa      	ldr	r2, [r7, #12]
 8003ac8:	4313      	orrs	r3, r2
 8003aca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003acc:	697b      	ldr	r3, [r7, #20]
 8003ace:	f023 0320 	bic.w	r3, r3, #32
 8003ad2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003ad4:	683b      	ldr	r3, [r7, #0]
 8003ad6:	689b      	ldr	r3, [r3, #8]
 8003ad8:	011b      	lsls	r3, r3, #4
 8003ada:	697a      	ldr	r2, [r7, #20]
 8003adc:	4313      	orrs	r3, r2
 8003ade:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	4a1e      	ldr	r2, [pc, #120]	@ (8003b5c <TIM_OC2_SetConfig+0xd4>)
 8003ae4:	4293      	cmp	r3, r2
 8003ae6:	d10d      	bne.n	8003b04 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003ae8:	697b      	ldr	r3, [r7, #20]
 8003aea:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003aee:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003af0:	683b      	ldr	r3, [r7, #0]
 8003af2:	68db      	ldr	r3, [r3, #12]
 8003af4:	011b      	lsls	r3, r3, #4
 8003af6:	697a      	ldr	r2, [r7, #20]
 8003af8:	4313      	orrs	r3, r2
 8003afa:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003afc:	697b      	ldr	r3, [r7, #20]
 8003afe:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003b02:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	4a15      	ldr	r2, [pc, #84]	@ (8003b5c <TIM_OC2_SetConfig+0xd4>)
 8003b08:	4293      	cmp	r3, r2
 8003b0a:	d113      	bne.n	8003b34 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003b0c:	693b      	ldr	r3, [r7, #16]
 8003b0e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8003b12:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003b14:	693b      	ldr	r3, [r7, #16]
 8003b16:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8003b1a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003b1c:	683b      	ldr	r3, [r7, #0]
 8003b1e:	695b      	ldr	r3, [r3, #20]
 8003b20:	009b      	lsls	r3, r3, #2
 8003b22:	693a      	ldr	r2, [r7, #16]
 8003b24:	4313      	orrs	r3, r2
 8003b26:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003b28:	683b      	ldr	r3, [r7, #0]
 8003b2a:	699b      	ldr	r3, [r3, #24]
 8003b2c:	009b      	lsls	r3, r3, #2
 8003b2e:	693a      	ldr	r2, [r7, #16]
 8003b30:	4313      	orrs	r3, r2
 8003b32:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	693a      	ldr	r2, [r7, #16]
 8003b38:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	68fa      	ldr	r2, [r7, #12]
 8003b3e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003b40:	683b      	ldr	r3, [r7, #0]
 8003b42:	685a      	ldr	r2, [r3, #4]
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	697a      	ldr	r2, [r7, #20]
 8003b4c:	621a      	str	r2, [r3, #32]
}
 8003b4e:	bf00      	nop
 8003b50:	371c      	adds	r7, #28
 8003b52:	46bd      	mov	sp, r7
 8003b54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b58:	4770      	bx	lr
 8003b5a:	bf00      	nop
 8003b5c:	40010000 	.word	0x40010000

08003b60 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003b60:	b480      	push	{r7}
 8003b62:	b087      	sub	sp, #28
 8003b64:	af00      	add	r7, sp, #0
 8003b66:	6078      	str	r0, [r7, #4]
 8003b68:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	6a1b      	ldr	r3, [r3, #32]
 8003b6e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	6a1b      	ldr	r3, [r3, #32]
 8003b74:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	685b      	ldr	r3, [r3, #4]
 8003b80:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	69db      	ldr	r3, [r3, #28]
 8003b86:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003b88:	68fb      	ldr	r3, [r7, #12]
 8003b8a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003b8e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	f023 0303 	bic.w	r3, r3, #3
 8003b96:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003b98:	683b      	ldr	r3, [r7, #0]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	68fa      	ldr	r2, [r7, #12]
 8003b9e:	4313      	orrs	r3, r2
 8003ba0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003ba2:	697b      	ldr	r3, [r7, #20]
 8003ba4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8003ba8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003baa:	683b      	ldr	r3, [r7, #0]
 8003bac:	689b      	ldr	r3, [r3, #8]
 8003bae:	021b      	lsls	r3, r3, #8
 8003bb0:	697a      	ldr	r2, [r7, #20]
 8003bb2:	4313      	orrs	r3, r2
 8003bb4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	4a1d      	ldr	r2, [pc, #116]	@ (8003c30 <TIM_OC3_SetConfig+0xd0>)
 8003bba:	4293      	cmp	r3, r2
 8003bbc:	d10d      	bne.n	8003bda <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003bbe:	697b      	ldr	r3, [r7, #20]
 8003bc0:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8003bc4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003bc6:	683b      	ldr	r3, [r7, #0]
 8003bc8:	68db      	ldr	r3, [r3, #12]
 8003bca:	021b      	lsls	r3, r3, #8
 8003bcc:	697a      	ldr	r2, [r7, #20]
 8003bce:	4313      	orrs	r3, r2
 8003bd0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003bd2:	697b      	ldr	r3, [r7, #20]
 8003bd4:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8003bd8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	4a14      	ldr	r2, [pc, #80]	@ (8003c30 <TIM_OC3_SetConfig+0xd0>)
 8003bde:	4293      	cmp	r3, r2
 8003be0:	d113      	bne.n	8003c0a <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8003be2:	693b      	ldr	r3, [r7, #16]
 8003be4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003be8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003bea:	693b      	ldr	r3, [r7, #16]
 8003bec:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8003bf0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003bf2:	683b      	ldr	r3, [r7, #0]
 8003bf4:	695b      	ldr	r3, [r3, #20]
 8003bf6:	011b      	lsls	r3, r3, #4
 8003bf8:	693a      	ldr	r2, [r7, #16]
 8003bfa:	4313      	orrs	r3, r2
 8003bfc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003bfe:	683b      	ldr	r3, [r7, #0]
 8003c00:	699b      	ldr	r3, [r3, #24]
 8003c02:	011b      	lsls	r3, r3, #4
 8003c04:	693a      	ldr	r2, [r7, #16]
 8003c06:	4313      	orrs	r3, r2
 8003c08:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	693a      	ldr	r2, [r7, #16]
 8003c0e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	68fa      	ldr	r2, [r7, #12]
 8003c14:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003c16:	683b      	ldr	r3, [r7, #0]
 8003c18:	685a      	ldr	r2, [r3, #4]
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	697a      	ldr	r2, [r7, #20]
 8003c22:	621a      	str	r2, [r3, #32]
}
 8003c24:	bf00      	nop
 8003c26:	371c      	adds	r7, #28
 8003c28:	46bd      	mov	sp, r7
 8003c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c2e:	4770      	bx	lr
 8003c30:	40010000 	.word	0x40010000

08003c34 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003c34:	b480      	push	{r7}
 8003c36:	b087      	sub	sp, #28
 8003c38:	af00      	add	r7, sp, #0
 8003c3a:	6078      	str	r0, [r7, #4]
 8003c3c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	6a1b      	ldr	r3, [r3, #32]
 8003c42:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	6a1b      	ldr	r3, [r3, #32]
 8003c48:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	685b      	ldr	r3, [r3, #4]
 8003c54:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	69db      	ldr	r3, [r3, #28]
 8003c5a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003c62:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003c6a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003c6c:	683b      	ldr	r3, [r7, #0]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	021b      	lsls	r3, r3, #8
 8003c72:	68fa      	ldr	r2, [r7, #12]
 8003c74:	4313      	orrs	r3, r2
 8003c76:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003c78:	693b      	ldr	r3, [r7, #16]
 8003c7a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8003c7e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003c80:	683b      	ldr	r3, [r7, #0]
 8003c82:	689b      	ldr	r3, [r3, #8]
 8003c84:	031b      	lsls	r3, r3, #12
 8003c86:	693a      	ldr	r2, [r7, #16]
 8003c88:	4313      	orrs	r3, r2
 8003c8a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	4a10      	ldr	r2, [pc, #64]	@ (8003cd0 <TIM_OC4_SetConfig+0x9c>)
 8003c90:	4293      	cmp	r3, r2
 8003c92:	d109      	bne.n	8003ca8 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003c94:	697b      	ldr	r3, [r7, #20]
 8003c96:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003c9a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003c9c:	683b      	ldr	r3, [r7, #0]
 8003c9e:	695b      	ldr	r3, [r3, #20]
 8003ca0:	019b      	lsls	r3, r3, #6
 8003ca2:	697a      	ldr	r2, [r7, #20]
 8003ca4:	4313      	orrs	r3, r2
 8003ca6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	697a      	ldr	r2, [r7, #20]
 8003cac:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	68fa      	ldr	r2, [r7, #12]
 8003cb2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003cb4:	683b      	ldr	r3, [r7, #0]
 8003cb6:	685a      	ldr	r2, [r3, #4]
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	693a      	ldr	r2, [r7, #16]
 8003cc0:	621a      	str	r2, [r3, #32]
}
 8003cc2:	bf00      	nop
 8003cc4:	371c      	adds	r7, #28
 8003cc6:	46bd      	mov	sp, r7
 8003cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ccc:	4770      	bx	lr
 8003cce:	bf00      	nop
 8003cd0:	40010000 	.word	0x40010000

08003cd4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003cd4:	b480      	push	{r7}
 8003cd6:	b087      	sub	sp, #28
 8003cd8:	af00      	add	r7, sp, #0
 8003cda:	60f8      	str	r0, [r7, #12]
 8003cdc:	60b9      	str	r1, [r7, #8]
 8003cde:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	6a1b      	ldr	r3, [r3, #32]
 8003ce4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003ce6:	68fb      	ldr	r3, [r7, #12]
 8003ce8:	6a1b      	ldr	r3, [r3, #32]
 8003cea:	f023 0201 	bic.w	r2, r3, #1
 8003cee:	68fb      	ldr	r3, [r7, #12]
 8003cf0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	699b      	ldr	r3, [r3, #24]
 8003cf6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003cf8:	693b      	ldr	r3, [r7, #16]
 8003cfa:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003cfe:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	011b      	lsls	r3, r3, #4
 8003d04:	693a      	ldr	r2, [r7, #16]
 8003d06:	4313      	orrs	r3, r2
 8003d08:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003d0a:	697b      	ldr	r3, [r7, #20]
 8003d0c:	f023 030a 	bic.w	r3, r3, #10
 8003d10:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003d12:	697a      	ldr	r2, [r7, #20]
 8003d14:	68bb      	ldr	r3, [r7, #8]
 8003d16:	4313      	orrs	r3, r2
 8003d18:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003d1a:	68fb      	ldr	r3, [r7, #12]
 8003d1c:	693a      	ldr	r2, [r7, #16]
 8003d1e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	697a      	ldr	r2, [r7, #20]
 8003d24:	621a      	str	r2, [r3, #32]
}
 8003d26:	bf00      	nop
 8003d28:	371c      	adds	r7, #28
 8003d2a:	46bd      	mov	sp, r7
 8003d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d30:	4770      	bx	lr

08003d32 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003d32:	b480      	push	{r7}
 8003d34:	b087      	sub	sp, #28
 8003d36:	af00      	add	r7, sp, #0
 8003d38:	60f8      	str	r0, [r7, #12]
 8003d3a:	60b9      	str	r1, [r7, #8]
 8003d3c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8003d3e:	68fb      	ldr	r3, [r7, #12]
 8003d40:	6a1b      	ldr	r3, [r3, #32]
 8003d42:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	6a1b      	ldr	r3, [r3, #32]
 8003d48:	f023 0210 	bic.w	r2, r3, #16
 8003d4c:	68fb      	ldr	r3, [r7, #12]
 8003d4e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003d50:	68fb      	ldr	r3, [r7, #12]
 8003d52:	699b      	ldr	r3, [r3, #24]
 8003d54:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003d56:	693b      	ldr	r3, [r7, #16]
 8003d58:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8003d5c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	031b      	lsls	r3, r3, #12
 8003d62:	693a      	ldr	r2, [r7, #16]
 8003d64:	4313      	orrs	r3, r2
 8003d66:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003d68:	697b      	ldr	r3, [r7, #20]
 8003d6a:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8003d6e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003d70:	68bb      	ldr	r3, [r7, #8]
 8003d72:	011b      	lsls	r3, r3, #4
 8003d74:	697a      	ldr	r2, [r7, #20]
 8003d76:	4313      	orrs	r3, r2
 8003d78:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003d7a:	68fb      	ldr	r3, [r7, #12]
 8003d7c:	693a      	ldr	r2, [r7, #16]
 8003d7e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	697a      	ldr	r2, [r7, #20]
 8003d84:	621a      	str	r2, [r3, #32]
}
 8003d86:	bf00      	nop
 8003d88:	371c      	adds	r7, #28
 8003d8a:	46bd      	mov	sp, r7
 8003d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d90:	4770      	bx	lr

08003d92 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003d92:	b480      	push	{r7}
 8003d94:	b085      	sub	sp, #20
 8003d96:	af00      	add	r7, sp, #0
 8003d98:	6078      	str	r0, [r7, #4]
 8003d9a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	689b      	ldr	r3, [r3, #8]
 8003da0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003da2:	68fb      	ldr	r3, [r7, #12]
 8003da4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003da8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003daa:	683a      	ldr	r2, [r7, #0]
 8003dac:	68fb      	ldr	r3, [r7, #12]
 8003dae:	4313      	orrs	r3, r2
 8003db0:	f043 0307 	orr.w	r3, r3, #7
 8003db4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	68fa      	ldr	r2, [r7, #12]
 8003dba:	609a      	str	r2, [r3, #8]
}
 8003dbc:	bf00      	nop
 8003dbe:	3714      	adds	r7, #20
 8003dc0:	46bd      	mov	sp, r7
 8003dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dc6:	4770      	bx	lr

08003dc8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003dc8:	b480      	push	{r7}
 8003dca:	b087      	sub	sp, #28
 8003dcc:	af00      	add	r7, sp, #0
 8003dce:	60f8      	str	r0, [r7, #12]
 8003dd0:	60b9      	str	r1, [r7, #8]
 8003dd2:	607a      	str	r2, [r7, #4]
 8003dd4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003dd6:	68fb      	ldr	r3, [r7, #12]
 8003dd8:	689b      	ldr	r3, [r3, #8]
 8003dda:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003ddc:	697b      	ldr	r3, [r7, #20]
 8003dde:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003de2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003de4:	683b      	ldr	r3, [r7, #0]
 8003de6:	021a      	lsls	r2, r3, #8
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	431a      	orrs	r2, r3
 8003dec:	68bb      	ldr	r3, [r7, #8]
 8003dee:	4313      	orrs	r3, r2
 8003df0:	697a      	ldr	r2, [r7, #20]
 8003df2:	4313      	orrs	r3, r2
 8003df4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003df6:	68fb      	ldr	r3, [r7, #12]
 8003df8:	697a      	ldr	r2, [r7, #20]
 8003dfa:	609a      	str	r2, [r3, #8]
}
 8003dfc:	bf00      	nop
 8003dfe:	371c      	adds	r7, #28
 8003e00:	46bd      	mov	sp, r7
 8003e02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e06:	4770      	bx	lr

08003e08 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003e08:	b480      	push	{r7}
 8003e0a:	b087      	sub	sp, #28
 8003e0c:	af00      	add	r7, sp, #0
 8003e0e:	60f8      	str	r0, [r7, #12]
 8003e10:	60b9      	str	r1, [r7, #8]
 8003e12:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003e14:	68bb      	ldr	r3, [r7, #8]
 8003e16:	f003 031f 	and.w	r3, r3, #31
 8003e1a:	2201      	movs	r2, #1
 8003e1c:	fa02 f303 	lsl.w	r3, r2, r3
 8003e20:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003e22:	68fb      	ldr	r3, [r7, #12]
 8003e24:	6a1a      	ldr	r2, [r3, #32]
 8003e26:	697b      	ldr	r3, [r7, #20]
 8003e28:	43db      	mvns	r3, r3
 8003e2a:	401a      	ands	r2, r3
 8003e2c:	68fb      	ldr	r3, [r7, #12]
 8003e2e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003e30:	68fb      	ldr	r3, [r7, #12]
 8003e32:	6a1a      	ldr	r2, [r3, #32]
 8003e34:	68bb      	ldr	r3, [r7, #8]
 8003e36:	f003 031f 	and.w	r3, r3, #31
 8003e3a:	6879      	ldr	r1, [r7, #4]
 8003e3c:	fa01 f303 	lsl.w	r3, r1, r3
 8003e40:	431a      	orrs	r2, r3
 8003e42:	68fb      	ldr	r3, [r7, #12]
 8003e44:	621a      	str	r2, [r3, #32]
}
 8003e46:	bf00      	nop
 8003e48:	371c      	adds	r7, #28
 8003e4a:	46bd      	mov	sp, r7
 8003e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e50:	4770      	bx	lr
	...

08003e54 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003e54:	b480      	push	{r7}
 8003e56:	b085      	sub	sp, #20
 8003e58:	af00      	add	r7, sp, #0
 8003e5a:	6078      	str	r0, [r7, #4]
 8003e5c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003e64:	2b01      	cmp	r3, #1
 8003e66:	d101      	bne.n	8003e6c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003e68:	2302      	movs	r3, #2
 8003e6a:	e050      	b.n	8003f0e <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	2201      	movs	r2, #1
 8003e70:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	2202      	movs	r2, #2
 8003e78:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	685b      	ldr	r3, [r3, #4]
 8003e82:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	689b      	ldr	r3, [r3, #8]
 8003e8a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003e92:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003e94:	683b      	ldr	r3, [r7, #0]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	68fa      	ldr	r2, [r7, #12]
 8003e9a:	4313      	orrs	r3, r2
 8003e9c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	68fa      	ldr	r2, [r7, #12]
 8003ea4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	4a1c      	ldr	r2, [pc, #112]	@ (8003f1c <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8003eac:	4293      	cmp	r3, r2
 8003eae:	d018      	beq.n	8003ee2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003eb8:	d013      	beq.n	8003ee2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	4a18      	ldr	r2, [pc, #96]	@ (8003f20 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8003ec0:	4293      	cmp	r3, r2
 8003ec2:	d00e      	beq.n	8003ee2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	4a16      	ldr	r2, [pc, #88]	@ (8003f24 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8003eca:	4293      	cmp	r3, r2
 8003ecc:	d009      	beq.n	8003ee2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	4a15      	ldr	r2, [pc, #84]	@ (8003f28 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8003ed4:	4293      	cmp	r3, r2
 8003ed6:	d004      	beq.n	8003ee2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	4a13      	ldr	r2, [pc, #76]	@ (8003f2c <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8003ede:	4293      	cmp	r3, r2
 8003ee0:	d10c      	bne.n	8003efc <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003ee2:	68bb      	ldr	r3, [r7, #8]
 8003ee4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003ee8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003eea:	683b      	ldr	r3, [r7, #0]
 8003eec:	685b      	ldr	r3, [r3, #4]
 8003eee:	68ba      	ldr	r2, [r7, #8]
 8003ef0:	4313      	orrs	r3, r2
 8003ef2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	68ba      	ldr	r2, [r7, #8]
 8003efa:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	2201      	movs	r2, #1
 8003f00:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	2200      	movs	r2, #0
 8003f08:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8003f0c:	2300      	movs	r3, #0
}
 8003f0e:	4618      	mov	r0, r3
 8003f10:	3714      	adds	r7, #20
 8003f12:	46bd      	mov	sp, r7
 8003f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f18:	4770      	bx	lr
 8003f1a:	bf00      	nop
 8003f1c:	40010000 	.word	0x40010000
 8003f20:	40000400 	.word	0x40000400
 8003f24:	40000800 	.word	0x40000800
 8003f28:	40000c00 	.word	0x40000c00
 8003f2c:	40014000 	.word	0x40014000

08003f30 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8003f30:	b480      	push	{r7}
 8003f32:	b085      	sub	sp, #20
 8003f34:	af00      	add	r7, sp, #0
 8003f36:	6078      	str	r0, [r7, #4]
 8003f38:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8003f3a:	2300      	movs	r3, #0
 8003f3c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003f44:	2b01      	cmp	r3, #1
 8003f46:	d101      	bne.n	8003f4c <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8003f48:	2302      	movs	r3, #2
 8003f4a:	e03d      	b.n	8003fc8 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	2201      	movs	r2, #1
 8003f50:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8003f54:	68fb      	ldr	r3, [r7, #12]
 8003f56:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8003f5a:	683b      	ldr	r3, [r7, #0]
 8003f5c:	68db      	ldr	r3, [r3, #12]
 8003f5e:	4313      	orrs	r3, r2
 8003f60:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8003f62:	68fb      	ldr	r3, [r7, #12]
 8003f64:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003f68:	683b      	ldr	r3, [r7, #0]
 8003f6a:	689b      	ldr	r3, [r3, #8]
 8003f6c:	4313      	orrs	r3, r2
 8003f6e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8003f70:	68fb      	ldr	r3, [r7, #12]
 8003f72:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8003f76:	683b      	ldr	r3, [r7, #0]
 8003f78:	685b      	ldr	r3, [r3, #4]
 8003f7a:	4313      	orrs	r3, r2
 8003f7c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8003f7e:	68fb      	ldr	r3, [r7, #12]
 8003f80:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8003f84:	683b      	ldr	r3, [r7, #0]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	4313      	orrs	r3, r2
 8003f8a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8003f8c:	68fb      	ldr	r3, [r7, #12]
 8003f8e:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8003f92:	683b      	ldr	r3, [r7, #0]
 8003f94:	691b      	ldr	r3, [r3, #16]
 8003f96:	4313      	orrs	r3, r2
 8003f98:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8003f9a:	68fb      	ldr	r3, [r7, #12]
 8003f9c:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8003fa0:	683b      	ldr	r3, [r7, #0]
 8003fa2:	695b      	ldr	r3, [r3, #20]
 8003fa4:	4313      	orrs	r3, r2
 8003fa6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8003fa8:	68fb      	ldr	r3, [r7, #12]
 8003faa:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8003fae:	683b      	ldr	r3, [r7, #0]
 8003fb0:	69db      	ldr	r3, [r3, #28]
 8003fb2:	4313      	orrs	r3, r2
 8003fb4:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	68fa      	ldr	r2, [r7, #12]
 8003fbc:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	2200      	movs	r2, #0
 8003fc2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8003fc6:	2300      	movs	r3, #0
}
 8003fc8:	4618      	mov	r0, r3
 8003fca:	3714      	adds	r7, #20
 8003fcc:	46bd      	mov	sp, r7
 8003fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fd2:	4770      	bx	lr

08003fd4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003fd4:	b580      	push	{r7, lr}
 8003fd6:	b082      	sub	sp, #8
 8003fd8:	af00      	add	r7, sp, #0
 8003fda:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	2b00      	cmp	r3, #0
 8003fe0:	d101      	bne.n	8003fe6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003fe2:	2301      	movs	r3, #1
 8003fe4:	e042      	b.n	800406c <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003fec:	b2db      	uxtb	r3, r3
 8003fee:	2b00      	cmp	r3, #0
 8003ff0:	d106      	bne.n	8004000 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	2200      	movs	r2, #0
 8003ff6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003ffa:	6878      	ldr	r0, [r7, #4]
 8003ffc:	f7fd fb2e 	bl	800165c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	2224      	movs	r2, #36	@ 0x24
 8004004:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	68da      	ldr	r2, [r3, #12]
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004016:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004018:	6878      	ldr	r0, [r7, #4]
 800401a:	f000 fdbd 	bl	8004b98 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	691a      	ldr	r2, [r3, #16]
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800402c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	695a      	ldr	r2, [r3, #20]
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800403c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	68da      	ldr	r2, [r3, #12]
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800404c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	2200      	movs	r2, #0
 8004052:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	2220      	movs	r2, #32
 8004058:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	2220      	movs	r2, #32
 8004060:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	2200      	movs	r2, #0
 8004068:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800406a:	2300      	movs	r3, #0
}
 800406c:	4618      	mov	r0, r3
 800406e:	3708      	adds	r7, #8
 8004070:	46bd      	mov	sp, r7
 8004072:	bd80      	pop	{r7, pc}

08004074 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004074:	b580      	push	{r7, lr}
 8004076:	b08a      	sub	sp, #40	@ 0x28
 8004078:	af02      	add	r7, sp, #8
 800407a:	60f8      	str	r0, [r7, #12]
 800407c:	60b9      	str	r1, [r7, #8]
 800407e:	603b      	str	r3, [r7, #0]
 8004080:	4613      	mov	r3, r2
 8004082:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004084:	2300      	movs	r3, #0
 8004086:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004088:	68fb      	ldr	r3, [r7, #12]
 800408a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800408e:	b2db      	uxtb	r3, r3
 8004090:	2b20      	cmp	r3, #32
 8004092:	d175      	bne.n	8004180 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8004094:	68bb      	ldr	r3, [r7, #8]
 8004096:	2b00      	cmp	r3, #0
 8004098:	d002      	beq.n	80040a0 <HAL_UART_Transmit+0x2c>
 800409a:	88fb      	ldrh	r3, [r7, #6]
 800409c:	2b00      	cmp	r3, #0
 800409e:	d101      	bne.n	80040a4 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80040a0:	2301      	movs	r3, #1
 80040a2:	e06e      	b.n	8004182 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80040a4:	68fb      	ldr	r3, [r7, #12]
 80040a6:	2200      	movs	r2, #0
 80040a8:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	2221      	movs	r2, #33	@ 0x21
 80040ae:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80040b2:	f7fd fd73 	bl	8001b9c <HAL_GetTick>
 80040b6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80040b8:	68fb      	ldr	r3, [r7, #12]
 80040ba:	88fa      	ldrh	r2, [r7, #6]
 80040bc:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80040be:	68fb      	ldr	r3, [r7, #12]
 80040c0:	88fa      	ldrh	r2, [r7, #6]
 80040c2:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80040c4:	68fb      	ldr	r3, [r7, #12]
 80040c6:	689b      	ldr	r3, [r3, #8]
 80040c8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80040cc:	d108      	bne.n	80040e0 <HAL_UART_Transmit+0x6c>
 80040ce:	68fb      	ldr	r3, [r7, #12]
 80040d0:	691b      	ldr	r3, [r3, #16]
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	d104      	bne.n	80040e0 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80040d6:	2300      	movs	r3, #0
 80040d8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80040da:	68bb      	ldr	r3, [r7, #8]
 80040dc:	61bb      	str	r3, [r7, #24]
 80040de:	e003      	b.n	80040e8 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80040e0:	68bb      	ldr	r3, [r7, #8]
 80040e2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80040e4:	2300      	movs	r3, #0
 80040e6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80040e8:	e02e      	b.n	8004148 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80040ea:	683b      	ldr	r3, [r7, #0]
 80040ec:	9300      	str	r3, [sp, #0]
 80040ee:	697b      	ldr	r3, [r7, #20]
 80040f0:	2200      	movs	r2, #0
 80040f2:	2180      	movs	r1, #128	@ 0x80
 80040f4:	68f8      	ldr	r0, [r7, #12]
 80040f6:	f000 fb1f 	bl	8004738 <UART_WaitOnFlagUntilTimeout>
 80040fa:	4603      	mov	r3, r0
 80040fc:	2b00      	cmp	r3, #0
 80040fe:	d005      	beq.n	800410c <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	2220      	movs	r2, #32
 8004104:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8004108:	2303      	movs	r3, #3
 800410a:	e03a      	b.n	8004182 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 800410c:	69fb      	ldr	r3, [r7, #28]
 800410e:	2b00      	cmp	r3, #0
 8004110:	d10b      	bne.n	800412a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004112:	69bb      	ldr	r3, [r7, #24]
 8004114:	881b      	ldrh	r3, [r3, #0]
 8004116:	461a      	mov	r2, r3
 8004118:	68fb      	ldr	r3, [r7, #12]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004120:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8004122:	69bb      	ldr	r3, [r7, #24]
 8004124:	3302      	adds	r3, #2
 8004126:	61bb      	str	r3, [r7, #24]
 8004128:	e007      	b.n	800413a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800412a:	69fb      	ldr	r3, [r7, #28]
 800412c:	781a      	ldrb	r2, [r3, #0]
 800412e:	68fb      	ldr	r3, [r7, #12]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004134:	69fb      	ldr	r3, [r7, #28]
 8004136:	3301      	adds	r3, #1
 8004138:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800413a:	68fb      	ldr	r3, [r7, #12]
 800413c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800413e:	b29b      	uxth	r3, r3
 8004140:	3b01      	subs	r3, #1
 8004142:	b29a      	uxth	r2, r3
 8004144:	68fb      	ldr	r3, [r7, #12]
 8004146:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8004148:	68fb      	ldr	r3, [r7, #12]
 800414a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800414c:	b29b      	uxth	r3, r3
 800414e:	2b00      	cmp	r3, #0
 8004150:	d1cb      	bne.n	80040ea <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004152:	683b      	ldr	r3, [r7, #0]
 8004154:	9300      	str	r3, [sp, #0]
 8004156:	697b      	ldr	r3, [r7, #20]
 8004158:	2200      	movs	r2, #0
 800415a:	2140      	movs	r1, #64	@ 0x40
 800415c:	68f8      	ldr	r0, [r7, #12]
 800415e:	f000 faeb 	bl	8004738 <UART_WaitOnFlagUntilTimeout>
 8004162:	4603      	mov	r3, r0
 8004164:	2b00      	cmp	r3, #0
 8004166:	d005      	beq.n	8004174 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	2220      	movs	r2, #32
 800416c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8004170:	2303      	movs	r3, #3
 8004172:	e006      	b.n	8004182 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004174:	68fb      	ldr	r3, [r7, #12]
 8004176:	2220      	movs	r2, #32
 8004178:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 800417c:	2300      	movs	r3, #0
 800417e:	e000      	b.n	8004182 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8004180:	2302      	movs	r3, #2
  }
}
 8004182:	4618      	mov	r0, r3
 8004184:	3720      	adds	r7, #32
 8004186:	46bd      	mov	sp, r7
 8004188:	bd80      	pop	{r7, pc}

0800418a <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800418a:	b580      	push	{r7, lr}
 800418c:	b084      	sub	sp, #16
 800418e:	af00      	add	r7, sp, #0
 8004190:	60f8      	str	r0, [r7, #12]
 8004192:	60b9      	str	r1, [r7, #8]
 8004194:	4613      	mov	r3, r2
 8004196:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800419e:	b2db      	uxtb	r3, r3
 80041a0:	2b20      	cmp	r3, #32
 80041a2:	d112      	bne.n	80041ca <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 80041a4:	68bb      	ldr	r3, [r7, #8]
 80041a6:	2b00      	cmp	r3, #0
 80041a8:	d002      	beq.n	80041b0 <HAL_UART_Receive_IT+0x26>
 80041aa:	88fb      	ldrh	r3, [r7, #6]
 80041ac:	2b00      	cmp	r3, #0
 80041ae:	d101      	bne.n	80041b4 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80041b0:	2301      	movs	r3, #1
 80041b2:	e00b      	b.n	80041cc <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80041b4:	68fb      	ldr	r3, [r7, #12]
 80041b6:	2200      	movs	r2, #0
 80041b8:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 80041ba:	88fb      	ldrh	r3, [r7, #6]
 80041bc:	461a      	mov	r2, r3
 80041be:	68b9      	ldr	r1, [r7, #8]
 80041c0:	68f8      	ldr	r0, [r7, #12]
 80041c2:	f000 fb12 	bl	80047ea <UART_Start_Receive_IT>
 80041c6:	4603      	mov	r3, r0
 80041c8:	e000      	b.n	80041cc <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 80041ca:	2302      	movs	r3, #2
  }
}
 80041cc:	4618      	mov	r0, r3
 80041ce:	3710      	adds	r7, #16
 80041d0:	46bd      	mov	sp, r7
 80041d2:	bd80      	pop	{r7, pc}

080041d4 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80041d4:	b580      	push	{r7, lr}
 80041d6:	b0ba      	sub	sp, #232	@ 0xe8
 80041d8:	af00      	add	r7, sp, #0
 80041da:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	68db      	ldr	r3, [r3, #12]
 80041ec:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	695b      	ldr	r3, [r3, #20]
 80041f6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 80041fa:	2300      	movs	r3, #0
 80041fc:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8004200:	2300      	movs	r3, #0
 8004202:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8004206:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800420a:	f003 030f 	and.w	r3, r3, #15
 800420e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8004212:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004216:	2b00      	cmp	r3, #0
 8004218:	d10f      	bne.n	800423a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800421a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800421e:	f003 0320 	and.w	r3, r3, #32
 8004222:	2b00      	cmp	r3, #0
 8004224:	d009      	beq.n	800423a <HAL_UART_IRQHandler+0x66>
 8004226:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800422a:	f003 0320 	and.w	r3, r3, #32
 800422e:	2b00      	cmp	r3, #0
 8004230:	d003      	beq.n	800423a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8004232:	6878      	ldr	r0, [r7, #4]
 8004234:	f000 fbf2 	bl	8004a1c <UART_Receive_IT>
      return;
 8004238:	e25b      	b.n	80046f2 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800423a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800423e:	2b00      	cmp	r3, #0
 8004240:	f000 80de 	beq.w	8004400 <HAL_UART_IRQHandler+0x22c>
 8004244:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004248:	f003 0301 	and.w	r3, r3, #1
 800424c:	2b00      	cmp	r3, #0
 800424e:	d106      	bne.n	800425e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8004250:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004254:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8004258:	2b00      	cmp	r3, #0
 800425a:	f000 80d1 	beq.w	8004400 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800425e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004262:	f003 0301 	and.w	r3, r3, #1
 8004266:	2b00      	cmp	r3, #0
 8004268:	d00b      	beq.n	8004282 <HAL_UART_IRQHandler+0xae>
 800426a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800426e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004272:	2b00      	cmp	r3, #0
 8004274:	d005      	beq.n	8004282 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800427a:	f043 0201 	orr.w	r2, r3, #1
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004282:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004286:	f003 0304 	and.w	r3, r3, #4
 800428a:	2b00      	cmp	r3, #0
 800428c:	d00b      	beq.n	80042a6 <HAL_UART_IRQHandler+0xd2>
 800428e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004292:	f003 0301 	and.w	r3, r3, #1
 8004296:	2b00      	cmp	r3, #0
 8004298:	d005      	beq.n	80042a6 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800429e:	f043 0202 	orr.w	r2, r3, #2
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80042a6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80042aa:	f003 0302 	and.w	r3, r3, #2
 80042ae:	2b00      	cmp	r3, #0
 80042b0:	d00b      	beq.n	80042ca <HAL_UART_IRQHandler+0xf6>
 80042b2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80042b6:	f003 0301 	and.w	r3, r3, #1
 80042ba:	2b00      	cmp	r3, #0
 80042bc:	d005      	beq.n	80042ca <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80042c2:	f043 0204 	orr.w	r2, r3, #4
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80042ca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80042ce:	f003 0308 	and.w	r3, r3, #8
 80042d2:	2b00      	cmp	r3, #0
 80042d4:	d011      	beq.n	80042fa <HAL_UART_IRQHandler+0x126>
 80042d6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80042da:	f003 0320 	and.w	r3, r3, #32
 80042de:	2b00      	cmp	r3, #0
 80042e0:	d105      	bne.n	80042ee <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80042e2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80042e6:	f003 0301 	and.w	r3, r3, #1
 80042ea:	2b00      	cmp	r3, #0
 80042ec:	d005      	beq.n	80042fa <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80042f2:	f043 0208 	orr.w	r2, r3, #8
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80042fe:	2b00      	cmp	r3, #0
 8004300:	f000 81f2 	beq.w	80046e8 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004304:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004308:	f003 0320 	and.w	r3, r3, #32
 800430c:	2b00      	cmp	r3, #0
 800430e:	d008      	beq.n	8004322 <HAL_UART_IRQHandler+0x14e>
 8004310:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004314:	f003 0320 	and.w	r3, r3, #32
 8004318:	2b00      	cmp	r3, #0
 800431a:	d002      	beq.n	8004322 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800431c:	6878      	ldr	r0, [r7, #4]
 800431e:	f000 fb7d 	bl	8004a1c <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	695b      	ldr	r3, [r3, #20]
 8004328:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800432c:	2b40      	cmp	r3, #64	@ 0x40
 800432e:	bf0c      	ite	eq
 8004330:	2301      	moveq	r3, #1
 8004332:	2300      	movne	r3, #0
 8004334:	b2db      	uxtb	r3, r3
 8004336:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800433e:	f003 0308 	and.w	r3, r3, #8
 8004342:	2b00      	cmp	r3, #0
 8004344:	d103      	bne.n	800434e <HAL_UART_IRQHandler+0x17a>
 8004346:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800434a:	2b00      	cmp	r3, #0
 800434c:	d04f      	beq.n	80043ee <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800434e:	6878      	ldr	r0, [r7, #4]
 8004350:	f000 fa85 	bl	800485e <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	695b      	ldr	r3, [r3, #20]
 800435a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800435e:	2b40      	cmp	r3, #64	@ 0x40
 8004360:	d141      	bne.n	80043e6 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	3314      	adds	r3, #20
 8004368:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800436c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004370:	e853 3f00 	ldrex	r3, [r3]
 8004374:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8004378:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800437c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004380:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	3314      	adds	r3, #20
 800438a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800438e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8004392:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004396:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800439a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800439e:	e841 2300 	strex	r3, r2, [r1]
 80043a2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80043a6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80043aa:	2b00      	cmp	r3, #0
 80043ac:	d1d9      	bne.n	8004362 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80043b2:	2b00      	cmp	r3, #0
 80043b4:	d013      	beq.n	80043de <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80043ba:	4a7e      	ldr	r2, [pc, #504]	@ (80045b4 <HAL_UART_IRQHandler+0x3e0>)
 80043bc:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80043c2:	4618      	mov	r0, r3
 80043c4:	f7fe f98d 	bl	80026e2 <HAL_DMA_Abort_IT>
 80043c8:	4603      	mov	r3, r0
 80043ca:	2b00      	cmp	r3, #0
 80043cc:	d016      	beq.n	80043fc <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80043d2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80043d4:	687a      	ldr	r2, [r7, #4]
 80043d6:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80043d8:	4610      	mov	r0, r2
 80043da:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80043dc:	e00e      	b.n	80043fc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80043de:	6878      	ldr	r0, [r7, #4]
 80043e0:	f000 f994 	bl	800470c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80043e4:	e00a      	b.n	80043fc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80043e6:	6878      	ldr	r0, [r7, #4]
 80043e8:	f000 f990 	bl	800470c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80043ec:	e006      	b.n	80043fc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80043ee:	6878      	ldr	r0, [r7, #4]
 80043f0:	f000 f98c 	bl	800470c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	2200      	movs	r2, #0
 80043f8:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 80043fa:	e175      	b.n	80046e8 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80043fc:	bf00      	nop
    return;
 80043fe:	e173      	b.n	80046e8 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004404:	2b01      	cmp	r3, #1
 8004406:	f040 814f 	bne.w	80046a8 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800440a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800440e:	f003 0310 	and.w	r3, r3, #16
 8004412:	2b00      	cmp	r3, #0
 8004414:	f000 8148 	beq.w	80046a8 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8004418:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800441c:	f003 0310 	and.w	r3, r3, #16
 8004420:	2b00      	cmp	r3, #0
 8004422:	f000 8141 	beq.w	80046a8 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004426:	2300      	movs	r3, #0
 8004428:	60bb      	str	r3, [r7, #8]
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	60bb      	str	r3, [r7, #8]
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	685b      	ldr	r3, [r3, #4]
 8004438:	60bb      	str	r3, [r7, #8]
 800443a:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	695b      	ldr	r3, [r3, #20]
 8004442:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004446:	2b40      	cmp	r3, #64	@ 0x40
 8004448:	f040 80b6 	bne.w	80045b8 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	685b      	ldr	r3, [r3, #4]
 8004454:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8004458:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800445c:	2b00      	cmp	r3, #0
 800445e:	f000 8145 	beq.w	80046ec <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004466:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800446a:	429a      	cmp	r2, r3
 800446c:	f080 813e 	bcs.w	80046ec <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004476:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800447c:	69db      	ldr	r3, [r3, #28]
 800447e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004482:	f000 8088 	beq.w	8004596 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	330c      	adds	r3, #12
 800448c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004490:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8004494:	e853 3f00 	ldrex	r3, [r3]
 8004498:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800449c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80044a0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80044a4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	330c      	adds	r3, #12
 80044ae:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 80044b2:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80044b6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80044ba:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80044be:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80044c2:	e841 2300 	strex	r3, r2, [r1]
 80044c6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80044ca:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80044ce:	2b00      	cmp	r3, #0
 80044d0:	d1d9      	bne.n	8004486 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	3314      	adds	r3, #20
 80044d8:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80044da:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80044dc:	e853 3f00 	ldrex	r3, [r3]
 80044e0:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80044e2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80044e4:	f023 0301 	bic.w	r3, r3, #1
 80044e8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	3314      	adds	r3, #20
 80044f2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80044f6:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80044fa:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80044fc:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80044fe:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8004502:	e841 2300 	strex	r3, r2, [r1]
 8004506:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8004508:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800450a:	2b00      	cmp	r3, #0
 800450c:	d1e1      	bne.n	80044d2 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	3314      	adds	r3, #20
 8004514:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004516:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004518:	e853 3f00 	ldrex	r3, [r3]
 800451c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800451e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004520:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004524:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	3314      	adds	r3, #20
 800452e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8004532:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8004534:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004536:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8004538:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800453a:	e841 2300 	strex	r3, r2, [r1]
 800453e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8004540:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004542:	2b00      	cmp	r3, #0
 8004544:	d1e3      	bne.n	800450e <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	2220      	movs	r2, #32
 800454a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	2200      	movs	r2, #0
 8004552:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	330c      	adds	r3, #12
 800455a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800455c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800455e:	e853 3f00 	ldrex	r3, [r3]
 8004562:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8004564:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004566:	f023 0310 	bic.w	r3, r3, #16
 800456a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	330c      	adds	r3, #12
 8004574:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8004578:	65ba      	str	r2, [r7, #88]	@ 0x58
 800457a:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800457c:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800457e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004580:	e841 2300 	strex	r3, r2, [r1]
 8004584:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8004586:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004588:	2b00      	cmp	r3, #0
 800458a:	d1e3      	bne.n	8004554 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004590:	4618      	mov	r0, r3
 8004592:	f7fe f836 	bl	8002602 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	2202      	movs	r2, #2
 800459a:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80045a4:	b29b      	uxth	r3, r3
 80045a6:	1ad3      	subs	r3, r2, r3
 80045a8:	b29b      	uxth	r3, r3
 80045aa:	4619      	mov	r1, r3
 80045ac:	6878      	ldr	r0, [r7, #4]
 80045ae:	f000 f8b7 	bl	8004720 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80045b2:	e09b      	b.n	80046ec <HAL_UART_IRQHandler+0x518>
 80045b4:	08004925 	.word	0x08004925
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80045c0:	b29b      	uxth	r3, r3
 80045c2:	1ad3      	subs	r3, r2, r3
 80045c4:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80045cc:	b29b      	uxth	r3, r3
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	f000 808e 	beq.w	80046f0 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 80045d4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80045d8:	2b00      	cmp	r3, #0
 80045da:	f000 8089 	beq.w	80046f0 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	330c      	adds	r3, #12
 80045e4:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80045e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80045e8:	e853 3f00 	ldrex	r3, [r3]
 80045ec:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80045ee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80045f0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80045f4:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	330c      	adds	r3, #12
 80045fe:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8004602:	647a      	str	r2, [r7, #68]	@ 0x44
 8004604:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004606:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004608:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800460a:	e841 2300 	strex	r3, r2, [r1]
 800460e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004610:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004612:	2b00      	cmp	r3, #0
 8004614:	d1e3      	bne.n	80045de <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	3314      	adds	r3, #20
 800461c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800461e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004620:	e853 3f00 	ldrex	r3, [r3]
 8004624:	623b      	str	r3, [r7, #32]
   return(result);
 8004626:	6a3b      	ldr	r3, [r7, #32]
 8004628:	f023 0301 	bic.w	r3, r3, #1
 800462c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	3314      	adds	r3, #20
 8004636:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800463a:	633a      	str	r2, [r7, #48]	@ 0x30
 800463c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800463e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004640:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004642:	e841 2300 	strex	r3, r2, [r1]
 8004646:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004648:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800464a:	2b00      	cmp	r3, #0
 800464c:	d1e3      	bne.n	8004616 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	2220      	movs	r2, #32
 8004652:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	2200      	movs	r2, #0
 800465a:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	330c      	adds	r3, #12
 8004662:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004664:	693b      	ldr	r3, [r7, #16]
 8004666:	e853 3f00 	ldrex	r3, [r3]
 800466a:	60fb      	str	r3, [r7, #12]
   return(result);
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	f023 0310 	bic.w	r3, r3, #16
 8004672:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	330c      	adds	r3, #12
 800467c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8004680:	61fa      	str	r2, [r7, #28]
 8004682:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004684:	69b9      	ldr	r1, [r7, #24]
 8004686:	69fa      	ldr	r2, [r7, #28]
 8004688:	e841 2300 	strex	r3, r2, [r1]
 800468c:	617b      	str	r3, [r7, #20]
   return(result);
 800468e:	697b      	ldr	r3, [r7, #20]
 8004690:	2b00      	cmp	r3, #0
 8004692:	d1e3      	bne.n	800465c <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	2202      	movs	r2, #2
 8004698:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800469a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800469e:	4619      	mov	r1, r3
 80046a0:	6878      	ldr	r0, [r7, #4]
 80046a2:	f000 f83d 	bl	8004720 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80046a6:	e023      	b.n	80046f0 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80046a8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80046ac:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80046b0:	2b00      	cmp	r3, #0
 80046b2:	d009      	beq.n	80046c8 <HAL_UART_IRQHandler+0x4f4>
 80046b4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80046b8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80046bc:	2b00      	cmp	r3, #0
 80046be:	d003      	beq.n	80046c8 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 80046c0:	6878      	ldr	r0, [r7, #4]
 80046c2:	f000 f943 	bl	800494c <UART_Transmit_IT>
    return;
 80046c6:	e014      	b.n	80046f2 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80046c8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80046cc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80046d0:	2b00      	cmp	r3, #0
 80046d2:	d00e      	beq.n	80046f2 <HAL_UART_IRQHandler+0x51e>
 80046d4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80046d8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80046dc:	2b00      	cmp	r3, #0
 80046de:	d008      	beq.n	80046f2 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 80046e0:	6878      	ldr	r0, [r7, #4]
 80046e2:	f000 f983 	bl	80049ec <UART_EndTransmit_IT>
    return;
 80046e6:	e004      	b.n	80046f2 <HAL_UART_IRQHandler+0x51e>
    return;
 80046e8:	bf00      	nop
 80046ea:	e002      	b.n	80046f2 <HAL_UART_IRQHandler+0x51e>
      return;
 80046ec:	bf00      	nop
 80046ee:	e000      	b.n	80046f2 <HAL_UART_IRQHandler+0x51e>
      return;
 80046f0:	bf00      	nop
  }
}
 80046f2:	37e8      	adds	r7, #232	@ 0xe8
 80046f4:	46bd      	mov	sp, r7
 80046f6:	bd80      	pop	{r7, pc}

080046f8 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80046f8:	b480      	push	{r7}
 80046fa:	b083      	sub	sp, #12
 80046fc:	af00      	add	r7, sp, #0
 80046fe:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8004700:	bf00      	nop
 8004702:	370c      	adds	r7, #12
 8004704:	46bd      	mov	sp, r7
 8004706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800470a:	4770      	bx	lr

0800470c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800470c:	b480      	push	{r7}
 800470e:	b083      	sub	sp, #12
 8004710:	af00      	add	r7, sp, #0
 8004712:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8004714:	bf00      	nop
 8004716:	370c      	adds	r7, #12
 8004718:	46bd      	mov	sp, r7
 800471a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800471e:	4770      	bx	lr

08004720 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004720:	b480      	push	{r7}
 8004722:	b083      	sub	sp, #12
 8004724:	af00      	add	r7, sp, #0
 8004726:	6078      	str	r0, [r7, #4]
 8004728:	460b      	mov	r3, r1
 800472a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800472c:	bf00      	nop
 800472e:	370c      	adds	r7, #12
 8004730:	46bd      	mov	sp, r7
 8004732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004736:	4770      	bx	lr

08004738 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8004738:	b580      	push	{r7, lr}
 800473a:	b086      	sub	sp, #24
 800473c:	af00      	add	r7, sp, #0
 800473e:	60f8      	str	r0, [r7, #12]
 8004740:	60b9      	str	r1, [r7, #8]
 8004742:	603b      	str	r3, [r7, #0]
 8004744:	4613      	mov	r3, r2
 8004746:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004748:	e03b      	b.n	80047c2 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800474a:	6a3b      	ldr	r3, [r7, #32]
 800474c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004750:	d037      	beq.n	80047c2 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004752:	f7fd fa23 	bl	8001b9c <HAL_GetTick>
 8004756:	4602      	mov	r2, r0
 8004758:	683b      	ldr	r3, [r7, #0]
 800475a:	1ad3      	subs	r3, r2, r3
 800475c:	6a3a      	ldr	r2, [r7, #32]
 800475e:	429a      	cmp	r2, r3
 8004760:	d302      	bcc.n	8004768 <UART_WaitOnFlagUntilTimeout+0x30>
 8004762:	6a3b      	ldr	r3, [r7, #32]
 8004764:	2b00      	cmp	r3, #0
 8004766:	d101      	bne.n	800476c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004768:	2303      	movs	r3, #3
 800476a:	e03a      	b.n	80047e2 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	68db      	ldr	r3, [r3, #12]
 8004772:	f003 0304 	and.w	r3, r3, #4
 8004776:	2b00      	cmp	r3, #0
 8004778:	d023      	beq.n	80047c2 <UART_WaitOnFlagUntilTimeout+0x8a>
 800477a:	68bb      	ldr	r3, [r7, #8]
 800477c:	2b80      	cmp	r3, #128	@ 0x80
 800477e:	d020      	beq.n	80047c2 <UART_WaitOnFlagUntilTimeout+0x8a>
 8004780:	68bb      	ldr	r3, [r7, #8]
 8004782:	2b40      	cmp	r3, #64	@ 0x40
 8004784:	d01d      	beq.n	80047c2 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004786:	68fb      	ldr	r3, [r7, #12]
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	f003 0308 	and.w	r3, r3, #8
 8004790:	2b08      	cmp	r3, #8
 8004792:	d116      	bne.n	80047c2 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8004794:	2300      	movs	r3, #0
 8004796:	617b      	str	r3, [r7, #20]
 8004798:	68fb      	ldr	r3, [r7, #12]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	617b      	str	r3, [r7, #20]
 80047a0:	68fb      	ldr	r3, [r7, #12]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	685b      	ldr	r3, [r3, #4]
 80047a6:	617b      	str	r3, [r7, #20]
 80047a8:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80047aa:	68f8      	ldr	r0, [r7, #12]
 80047ac:	f000 f857 	bl	800485e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80047b0:	68fb      	ldr	r3, [r7, #12]
 80047b2:	2208      	movs	r2, #8
 80047b4:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80047b6:	68fb      	ldr	r3, [r7, #12]
 80047b8:	2200      	movs	r2, #0
 80047ba:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80047be:	2301      	movs	r3, #1
 80047c0:	e00f      	b.n	80047e2 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	681a      	ldr	r2, [r3, #0]
 80047c8:	68bb      	ldr	r3, [r7, #8]
 80047ca:	4013      	ands	r3, r2
 80047cc:	68ba      	ldr	r2, [r7, #8]
 80047ce:	429a      	cmp	r2, r3
 80047d0:	bf0c      	ite	eq
 80047d2:	2301      	moveq	r3, #1
 80047d4:	2300      	movne	r3, #0
 80047d6:	b2db      	uxtb	r3, r3
 80047d8:	461a      	mov	r2, r3
 80047da:	79fb      	ldrb	r3, [r7, #7]
 80047dc:	429a      	cmp	r2, r3
 80047de:	d0b4      	beq.n	800474a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80047e0:	2300      	movs	r3, #0
}
 80047e2:	4618      	mov	r0, r3
 80047e4:	3718      	adds	r7, #24
 80047e6:	46bd      	mov	sp, r7
 80047e8:	bd80      	pop	{r7, pc}

080047ea <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80047ea:	b480      	push	{r7}
 80047ec:	b085      	sub	sp, #20
 80047ee:	af00      	add	r7, sp, #0
 80047f0:	60f8      	str	r0, [r7, #12]
 80047f2:	60b9      	str	r1, [r7, #8]
 80047f4:	4613      	mov	r3, r2
 80047f6:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80047f8:	68fb      	ldr	r3, [r7, #12]
 80047fa:	68ba      	ldr	r2, [r7, #8]
 80047fc:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 80047fe:	68fb      	ldr	r3, [r7, #12]
 8004800:	88fa      	ldrh	r2, [r7, #6]
 8004802:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8004804:	68fb      	ldr	r3, [r7, #12]
 8004806:	88fa      	ldrh	r2, [r7, #6]
 8004808:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800480a:	68fb      	ldr	r3, [r7, #12]
 800480c:	2200      	movs	r2, #0
 800480e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004810:	68fb      	ldr	r3, [r7, #12]
 8004812:	2222      	movs	r2, #34	@ 0x22
 8004814:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8004818:	68fb      	ldr	r3, [r7, #12]
 800481a:	691b      	ldr	r3, [r3, #16]
 800481c:	2b00      	cmp	r3, #0
 800481e:	d007      	beq.n	8004830 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	68da      	ldr	r2, [r3, #12]
 8004826:	68fb      	ldr	r3, [r7, #12]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800482e:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	695a      	ldr	r2, [r3, #20]
 8004836:	68fb      	ldr	r3, [r7, #12]
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	f042 0201 	orr.w	r2, r2, #1
 800483e:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8004840:	68fb      	ldr	r3, [r7, #12]
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	68da      	ldr	r2, [r3, #12]
 8004846:	68fb      	ldr	r3, [r7, #12]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	f042 0220 	orr.w	r2, r2, #32
 800484e:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8004850:	2300      	movs	r3, #0
}
 8004852:	4618      	mov	r0, r3
 8004854:	3714      	adds	r7, #20
 8004856:	46bd      	mov	sp, r7
 8004858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800485c:	4770      	bx	lr

0800485e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800485e:	b480      	push	{r7}
 8004860:	b095      	sub	sp, #84	@ 0x54
 8004862:	af00      	add	r7, sp, #0
 8004864:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	330c      	adds	r3, #12
 800486c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800486e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004870:	e853 3f00 	ldrex	r3, [r3]
 8004874:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004876:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004878:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800487c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	330c      	adds	r3, #12
 8004884:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004886:	643a      	str	r2, [r7, #64]	@ 0x40
 8004888:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800488a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800488c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800488e:	e841 2300 	strex	r3, r2, [r1]
 8004892:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004894:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004896:	2b00      	cmp	r3, #0
 8004898:	d1e5      	bne.n	8004866 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	3314      	adds	r3, #20
 80048a0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80048a2:	6a3b      	ldr	r3, [r7, #32]
 80048a4:	e853 3f00 	ldrex	r3, [r3]
 80048a8:	61fb      	str	r3, [r7, #28]
   return(result);
 80048aa:	69fb      	ldr	r3, [r7, #28]
 80048ac:	f023 0301 	bic.w	r3, r3, #1
 80048b0:	64bb      	str	r3, [r7, #72]	@ 0x48
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	3314      	adds	r3, #20
 80048b8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80048ba:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80048bc:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80048be:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80048c0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80048c2:	e841 2300 	strex	r3, r2, [r1]
 80048c6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80048c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048ca:	2b00      	cmp	r3, #0
 80048cc:	d1e5      	bne.n	800489a <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80048d2:	2b01      	cmp	r3, #1
 80048d4:	d119      	bne.n	800490a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	330c      	adds	r3, #12
 80048dc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80048de:	68fb      	ldr	r3, [r7, #12]
 80048e0:	e853 3f00 	ldrex	r3, [r3]
 80048e4:	60bb      	str	r3, [r7, #8]
   return(result);
 80048e6:	68bb      	ldr	r3, [r7, #8]
 80048e8:	f023 0310 	bic.w	r3, r3, #16
 80048ec:	647b      	str	r3, [r7, #68]	@ 0x44
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	330c      	adds	r3, #12
 80048f4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80048f6:	61ba      	str	r2, [r7, #24]
 80048f8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80048fa:	6979      	ldr	r1, [r7, #20]
 80048fc:	69ba      	ldr	r2, [r7, #24]
 80048fe:	e841 2300 	strex	r3, r2, [r1]
 8004902:	613b      	str	r3, [r7, #16]
   return(result);
 8004904:	693b      	ldr	r3, [r7, #16]
 8004906:	2b00      	cmp	r3, #0
 8004908:	d1e5      	bne.n	80048d6 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	2220      	movs	r2, #32
 800490e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	2200      	movs	r2, #0
 8004916:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8004918:	bf00      	nop
 800491a:	3754      	adds	r7, #84	@ 0x54
 800491c:	46bd      	mov	sp, r7
 800491e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004922:	4770      	bx	lr

08004924 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004924:	b580      	push	{r7, lr}
 8004926:	b084      	sub	sp, #16
 8004928:	af00      	add	r7, sp, #0
 800492a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004930:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8004932:	68fb      	ldr	r3, [r7, #12]
 8004934:	2200      	movs	r2, #0
 8004936:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8004938:	68fb      	ldr	r3, [r7, #12]
 800493a:	2200      	movs	r2, #0
 800493c:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800493e:	68f8      	ldr	r0, [r7, #12]
 8004940:	f7ff fee4 	bl	800470c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004944:	bf00      	nop
 8004946:	3710      	adds	r7, #16
 8004948:	46bd      	mov	sp, r7
 800494a:	bd80      	pop	{r7, pc}

0800494c <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800494c:	b480      	push	{r7}
 800494e:	b085      	sub	sp, #20
 8004950:	af00      	add	r7, sp, #0
 8004952:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800495a:	b2db      	uxtb	r3, r3
 800495c:	2b21      	cmp	r3, #33	@ 0x21
 800495e:	d13e      	bne.n	80049de <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	689b      	ldr	r3, [r3, #8]
 8004964:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004968:	d114      	bne.n	8004994 <UART_Transmit_IT+0x48>
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	691b      	ldr	r3, [r3, #16]
 800496e:	2b00      	cmp	r3, #0
 8004970:	d110      	bne.n	8004994 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	6a1b      	ldr	r3, [r3, #32]
 8004976:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8004978:	68fb      	ldr	r3, [r7, #12]
 800497a:	881b      	ldrh	r3, [r3, #0]
 800497c:	461a      	mov	r2, r3
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004986:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	6a1b      	ldr	r3, [r3, #32]
 800498c:	1c9a      	adds	r2, r3, #2
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	621a      	str	r2, [r3, #32]
 8004992:	e008      	b.n	80049a6 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	6a1b      	ldr	r3, [r3, #32]
 8004998:	1c59      	adds	r1, r3, #1
 800499a:	687a      	ldr	r2, [r7, #4]
 800499c:	6211      	str	r1, [r2, #32]
 800499e:	781a      	ldrb	r2, [r3, #0]
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80049aa:	b29b      	uxth	r3, r3
 80049ac:	3b01      	subs	r3, #1
 80049ae:	b29b      	uxth	r3, r3
 80049b0:	687a      	ldr	r2, [r7, #4]
 80049b2:	4619      	mov	r1, r3
 80049b4:	84d1      	strh	r1, [r2, #38]	@ 0x26
 80049b6:	2b00      	cmp	r3, #0
 80049b8:	d10f      	bne.n	80049da <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	68da      	ldr	r2, [r3, #12]
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80049c8:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	68da      	ldr	r2, [r3, #12]
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80049d8:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80049da:	2300      	movs	r3, #0
 80049dc:	e000      	b.n	80049e0 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80049de:	2302      	movs	r3, #2
  }
}
 80049e0:	4618      	mov	r0, r3
 80049e2:	3714      	adds	r7, #20
 80049e4:	46bd      	mov	sp, r7
 80049e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049ea:	4770      	bx	lr

080049ec <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80049ec:	b580      	push	{r7, lr}
 80049ee:	b082      	sub	sp, #8
 80049f0:	af00      	add	r7, sp, #0
 80049f2:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	68da      	ldr	r2, [r3, #12]
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004a02:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	2220      	movs	r2, #32
 8004a08:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004a0c:	6878      	ldr	r0, [r7, #4]
 8004a0e:	f7ff fe73 	bl	80046f8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8004a12:	2300      	movs	r3, #0
}
 8004a14:	4618      	mov	r0, r3
 8004a16:	3708      	adds	r7, #8
 8004a18:	46bd      	mov	sp, r7
 8004a1a:	bd80      	pop	{r7, pc}

08004a1c <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8004a1c:	b580      	push	{r7, lr}
 8004a1e:	b08c      	sub	sp, #48	@ 0x30
 8004a20:	af00      	add	r7, sp, #0
 8004a22:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004a2a:	b2db      	uxtb	r3, r3
 8004a2c:	2b22      	cmp	r3, #34	@ 0x22
 8004a2e:	f040 80ae 	bne.w	8004b8e <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	689b      	ldr	r3, [r3, #8]
 8004a36:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004a3a:	d117      	bne.n	8004a6c <UART_Receive_IT+0x50>
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	691b      	ldr	r3, [r3, #16]
 8004a40:	2b00      	cmp	r3, #0
 8004a42:	d113      	bne.n	8004a6c <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8004a44:	2300      	movs	r3, #0
 8004a46:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a4c:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	685b      	ldr	r3, [r3, #4]
 8004a54:	b29b      	uxth	r3, r3
 8004a56:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004a5a:	b29a      	uxth	r2, r3
 8004a5c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a5e:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a64:	1c9a      	adds	r2, r3, #2
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	629a      	str	r2, [r3, #40]	@ 0x28
 8004a6a:	e026      	b.n	8004aba <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a70:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8004a72:	2300      	movs	r3, #0
 8004a74:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	689b      	ldr	r3, [r3, #8]
 8004a7a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004a7e:	d007      	beq.n	8004a90 <UART_Receive_IT+0x74>
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	689b      	ldr	r3, [r3, #8]
 8004a84:	2b00      	cmp	r3, #0
 8004a86:	d10a      	bne.n	8004a9e <UART_Receive_IT+0x82>
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	691b      	ldr	r3, [r3, #16]
 8004a8c:	2b00      	cmp	r3, #0
 8004a8e:	d106      	bne.n	8004a9e <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	685b      	ldr	r3, [r3, #4]
 8004a96:	b2da      	uxtb	r2, r3
 8004a98:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004a9a:	701a      	strb	r2, [r3, #0]
 8004a9c:	e008      	b.n	8004ab0 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	685b      	ldr	r3, [r3, #4]
 8004aa4:	b2db      	uxtb	r3, r3
 8004aa6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004aaa:	b2da      	uxtb	r2, r3
 8004aac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004aae:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ab4:	1c5a      	adds	r2, r3, #1
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004abe:	b29b      	uxth	r3, r3
 8004ac0:	3b01      	subs	r3, #1
 8004ac2:	b29b      	uxth	r3, r3
 8004ac4:	687a      	ldr	r2, [r7, #4]
 8004ac6:	4619      	mov	r1, r3
 8004ac8:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8004aca:	2b00      	cmp	r3, #0
 8004acc:	d15d      	bne.n	8004b8a <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	68da      	ldr	r2, [r3, #12]
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	f022 0220 	bic.w	r2, r2, #32
 8004adc:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	68da      	ldr	r2, [r3, #12]
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004aec:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	695a      	ldr	r2, [r3, #20]
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	f022 0201 	bic.w	r2, r2, #1
 8004afc:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	2220      	movs	r2, #32
 8004b02:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	2200      	movs	r2, #0
 8004b0a:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b10:	2b01      	cmp	r3, #1
 8004b12:	d135      	bne.n	8004b80 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	2200      	movs	r2, #0
 8004b18:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	330c      	adds	r3, #12
 8004b20:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b22:	697b      	ldr	r3, [r7, #20]
 8004b24:	e853 3f00 	ldrex	r3, [r3]
 8004b28:	613b      	str	r3, [r7, #16]
   return(result);
 8004b2a:	693b      	ldr	r3, [r7, #16]
 8004b2c:	f023 0310 	bic.w	r3, r3, #16
 8004b30:	627b      	str	r3, [r7, #36]	@ 0x24
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	330c      	adds	r3, #12
 8004b38:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004b3a:	623a      	str	r2, [r7, #32]
 8004b3c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b3e:	69f9      	ldr	r1, [r7, #28]
 8004b40:	6a3a      	ldr	r2, [r7, #32]
 8004b42:	e841 2300 	strex	r3, r2, [r1]
 8004b46:	61bb      	str	r3, [r7, #24]
   return(result);
 8004b48:	69bb      	ldr	r3, [r7, #24]
 8004b4a:	2b00      	cmp	r3, #0
 8004b4c:	d1e5      	bne.n	8004b1a <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	f003 0310 	and.w	r3, r3, #16
 8004b58:	2b10      	cmp	r3, #16
 8004b5a:	d10a      	bne.n	8004b72 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004b5c:	2300      	movs	r3, #0
 8004b5e:	60fb      	str	r3, [r7, #12]
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	60fb      	str	r3, [r7, #12]
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	685b      	ldr	r3, [r3, #4]
 8004b6e:	60fb      	str	r3, [r7, #12]
 8004b70:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004b76:	4619      	mov	r1, r3
 8004b78:	6878      	ldr	r0, [r7, #4]
 8004b7a:	f7ff fdd1 	bl	8004720 <HAL_UARTEx_RxEventCallback>
 8004b7e:	e002      	b.n	8004b86 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8004b80:	6878      	ldr	r0, [r7, #4]
 8004b82:	f7fc fee3 	bl	800194c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8004b86:	2300      	movs	r3, #0
 8004b88:	e002      	b.n	8004b90 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8004b8a:	2300      	movs	r3, #0
 8004b8c:	e000      	b.n	8004b90 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8004b8e:	2302      	movs	r3, #2
  }
}
 8004b90:	4618      	mov	r0, r3
 8004b92:	3730      	adds	r7, #48	@ 0x30
 8004b94:	46bd      	mov	sp, r7
 8004b96:	bd80      	pop	{r7, pc}

08004b98 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004b98:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004b9c:	b0c0      	sub	sp, #256	@ 0x100
 8004b9e:	af00      	add	r7, sp, #0
 8004ba0:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004ba4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	691b      	ldr	r3, [r3, #16]
 8004bac:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8004bb0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004bb4:	68d9      	ldr	r1, [r3, #12]
 8004bb6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004bba:	681a      	ldr	r2, [r3, #0]
 8004bbc:	ea40 0301 	orr.w	r3, r0, r1
 8004bc0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004bc2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004bc6:	689a      	ldr	r2, [r3, #8]
 8004bc8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004bcc:	691b      	ldr	r3, [r3, #16]
 8004bce:	431a      	orrs	r2, r3
 8004bd0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004bd4:	695b      	ldr	r3, [r3, #20]
 8004bd6:	431a      	orrs	r2, r3
 8004bd8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004bdc:	69db      	ldr	r3, [r3, #28]
 8004bde:	4313      	orrs	r3, r2
 8004be0:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8004be4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	68db      	ldr	r3, [r3, #12]
 8004bec:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8004bf0:	f021 010c 	bic.w	r1, r1, #12
 8004bf4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004bf8:	681a      	ldr	r2, [r3, #0]
 8004bfa:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8004bfe:	430b      	orrs	r3, r1
 8004c00:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004c02:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	695b      	ldr	r3, [r3, #20]
 8004c0a:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8004c0e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004c12:	6999      	ldr	r1, [r3, #24]
 8004c14:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004c18:	681a      	ldr	r2, [r3, #0]
 8004c1a:	ea40 0301 	orr.w	r3, r0, r1
 8004c1e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004c20:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004c24:	681a      	ldr	r2, [r3, #0]
 8004c26:	4b8f      	ldr	r3, [pc, #572]	@ (8004e64 <UART_SetConfig+0x2cc>)
 8004c28:	429a      	cmp	r2, r3
 8004c2a:	d005      	beq.n	8004c38 <UART_SetConfig+0xa0>
 8004c2c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004c30:	681a      	ldr	r2, [r3, #0]
 8004c32:	4b8d      	ldr	r3, [pc, #564]	@ (8004e68 <UART_SetConfig+0x2d0>)
 8004c34:	429a      	cmp	r2, r3
 8004c36:	d104      	bne.n	8004c42 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004c38:	f7fe fb3e 	bl	80032b8 <HAL_RCC_GetPCLK2Freq>
 8004c3c:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8004c40:	e003      	b.n	8004c4a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8004c42:	f7fe fb25 	bl	8003290 <HAL_RCC_GetPCLK1Freq>
 8004c46:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004c4a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004c4e:	69db      	ldr	r3, [r3, #28]
 8004c50:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004c54:	f040 810c 	bne.w	8004e70 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004c58:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004c5c:	2200      	movs	r2, #0
 8004c5e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8004c62:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8004c66:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8004c6a:	4622      	mov	r2, r4
 8004c6c:	462b      	mov	r3, r5
 8004c6e:	1891      	adds	r1, r2, r2
 8004c70:	65b9      	str	r1, [r7, #88]	@ 0x58
 8004c72:	415b      	adcs	r3, r3
 8004c74:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004c76:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8004c7a:	4621      	mov	r1, r4
 8004c7c:	eb12 0801 	adds.w	r8, r2, r1
 8004c80:	4629      	mov	r1, r5
 8004c82:	eb43 0901 	adc.w	r9, r3, r1
 8004c86:	f04f 0200 	mov.w	r2, #0
 8004c8a:	f04f 0300 	mov.w	r3, #0
 8004c8e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004c92:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004c96:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004c9a:	4690      	mov	r8, r2
 8004c9c:	4699      	mov	r9, r3
 8004c9e:	4623      	mov	r3, r4
 8004ca0:	eb18 0303 	adds.w	r3, r8, r3
 8004ca4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8004ca8:	462b      	mov	r3, r5
 8004caa:	eb49 0303 	adc.w	r3, r9, r3
 8004cae:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8004cb2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004cb6:	685b      	ldr	r3, [r3, #4]
 8004cb8:	2200      	movs	r2, #0
 8004cba:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8004cbe:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8004cc2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8004cc6:	460b      	mov	r3, r1
 8004cc8:	18db      	adds	r3, r3, r3
 8004cca:	653b      	str	r3, [r7, #80]	@ 0x50
 8004ccc:	4613      	mov	r3, r2
 8004cce:	eb42 0303 	adc.w	r3, r2, r3
 8004cd2:	657b      	str	r3, [r7, #84]	@ 0x54
 8004cd4:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8004cd8:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8004cdc:	f7fb ff6c 	bl	8000bb8 <__aeabi_uldivmod>
 8004ce0:	4602      	mov	r2, r0
 8004ce2:	460b      	mov	r3, r1
 8004ce4:	4b61      	ldr	r3, [pc, #388]	@ (8004e6c <UART_SetConfig+0x2d4>)
 8004ce6:	fba3 2302 	umull	r2, r3, r3, r2
 8004cea:	095b      	lsrs	r3, r3, #5
 8004cec:	011c      	lsls	r4, r3, #4
 8004cee:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004cf2:	2200      	movs	r2, #0
 8004cf4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004cf8:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8004cfc:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8004d00:	4642      	mov	r2, r8
 8004d02:	464b      	mov	r3, r9
 8004d04:	1891      	adds	r1, r2, r2
 8004d06:	64b9      	str	r1, [r7, #72]	@ 0x48
 8004d08:	415b      	adcs	r3, r3
 8004d0a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004d0c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8004d10:	4641      	mov	r1, r8
 8004d12:	eb12 0a01 	adds.w	sl, r2, r1
 8004d16:	4649      	mov	r1, r9
 8004d18:	eb43 0b01 	adc.w	fp, r3, r1
 8004d1c:	f04f 0200 	mov.w	r2, #0
 8004d20:	f04f 0300 	mov.w	r3, #0
 8004d24:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004d28:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004d2c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004d30:	4692      	mov	sl, r2
 8004d32:	469b      	mov	fp, r3
 8004d34:	4643      	mov	r3, r8
 8004d36:	eb1a 0303 	adds.w	r3, sl, r3
 8004d3a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004d3e:	464b      	mov	r3, r9
 8004d40:	eb4b 0303 	adc.w	r3, fp, r3
 8004d44:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8004d48:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004d4c:	685b      	ldr	r3, [r3, #4]
 8004d4e:	2200      	movs	r2, #0
 8004d50:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004d54:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8004d58:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8004d5c:	460b      	mov	r3, r1
 8004d5e:	18db      	adds	r3, r3, r3
 8004d60:	643b      	str	r3, [r7, #64]	@ 0x40
 8004d62:	4613      	mov	r3, r2
 8004d64:	eb42 0303 	adc.w	r3, r2, r3
 8004d68:	647b      	str	r3, [r7, #68]	@ 0x44
 8004d6a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8004d6e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8004d72:	f7fb ff21 	bl	8000bb8 <__aeabi_uldivmod>
 8004d76:	4602      	mov	r2, r0
 8004d78:	460b      	mov	r3, r1
 8004d7a:	4611      	mov	r1, r2
 8004d7c:	4b3b      	ldr	r3, [pc, #236]	@ (8004e6c <UART_SetConfig+0x2d4>)
 8004d7e:	fba3 2301 	umull	r2, r3, r3, r1
 8004d82:	095b      	lsrs	r3, r3, #5
 8004d84:	2264      	movs	r2, #100	@ 0x64
 8004d86:	fb02 f303 	mul.w	r3, r2, r3
 8004d8a:	1acb      	subs	r3, r1, r3
 8004d8c:	00db      	lsls	r3, r3, #3
 8004d8e:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8004d92:	4b36      	ldr	r3, [pc, #216]	@ (8004e6c <UART_SetConfig+0x2d4>)
 8004d94:	fba3 2302 	umull	r2, r3, r3, r2
 8004d98:	095b      	lsrs	r3, r3, #5
 8004d9a:	005b      	lsls	r3, r3, #1
 8004d9c:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8004da0:	441c      	add	r4, r3
 8004da2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004da6:	2200      	movs	r2, #0
 8004da8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004dac:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8004db0:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8004db4:	4642      	mov	r2, r8
 8004db6:	464b      	mov	r3, r9
 8004db8:	1891      	adds	r1, r2, r2
 8004dba:	63b9      	str	r1, [r7, #56]	@ 0x38
 8004dbc:	415b      	adcs	r3, r3
 8004dbe:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004dc0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8004dc4:	4641      	mov	r1, r8
 8004dc6:	1851      	adds	r1, r2, r1
 8004dc8:	6339      	str	r1, [r7, #48]	@ 0x30
 8004dca:	4649      	mov	r1, r9
 8004dcc:	414b      	adcs	r3, r1
 8004dce:	637b      	str	r3, [r7, #52]	@ 0x34
 8004dd0:	f04f 0200 	mov.w	r2, #0
 8004dd4:	f04f 0300 	mov.w	r3, #0
 8004dd8:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8004ddc:	4659      	mov	r1, fp
 8004dde:	00cb      	lsls	r3, r1, #3
 8004de0:	4651      	mov	r1, sl
 8004de2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004de6:	4651      	mov	r1, sl
 8004de8:	00ca      	lsls	r2, r1, #3
 8004dea:	4610      	mov	r0, r2
 8004dec:	4619      	mov	r1, r3
 8004dee:	4603      	mov	r3, r0
 8004df0:	4642      	mov	r2, r8
 8004df2:	189b      	adds	r3, r3, r2
 8004df4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004df8:	464b      	mov	r3, r9
 8004dfa:	460a      	mov	r2, r1
 8004dfc:	eb42 0303 	adc.w	r3, r2, r3
 8004e00:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004e04:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004e08:	685b      	ldr	r3, [r3, #4]
 8004e0a:	2200      	movs	r2, #0
 8004e0c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8004e10:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8004e14:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8004e18:	460b      	mov	r3, r1
 8004e1a:	18db      	adds	r3, r3, r3
 8004e1c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004e1e:	4613      	mov	r3, r2
 8004e20:	eb42 0303 	adc.w	r3, r2, r3
 8004e24:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004e26:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004e2a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8004e2e:	f7fb fec3 	bl	8000bb8 <__aeabi_uldivmod>
 8004e32:	4602      	mov	r2, r0
 8004e34:	460b      	mov	r3, r1
 8004e36:	4b0d      	ldr	r3, [pc, #52]	@ (8004e6c <UART_SetConfig+0x2d4>)
 8004e38:	fba3 1302 	umull	r1, r3, r3, r2
 8004e3c:	095b      	lsrs	r3, r3, #5
 8004e3e:	2164      	movs	r1, #100	@ 0x64
 8004e40:	fb01 f303 	mul.w	r3, r1, r3
 8004e44:	1ad3      	subs	r3, r2, r3
 8004e46:	00db      	lsls	r3, r3, #3
 8004e48:	3332      	adds	r3, #50	@ 0x32
 8004e4a:	4a08      	ldr	r2, [pc, #32]	@ (8004e6c <UART_SetConfig+0x2d4>)
 8004e4c:	fba2 2303 	umull	r2, r3, r2, r3
 8004e50:	095b      	lsrs	r3, r3, #5
 8004e52:	f003 0207 	and.w	r2, r3, #7
 8004e56:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	4422      	add	r2, r4
 8004e5e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8004e60:	e106      	b.n	8005070 <UART_SetConfig+0x4d8>
 8004e62:	bf00      	nop
 8004e64:	40011000 	.word	0x40011000
 8004e68:	40011400 	.word	0x40011400
 8004e6c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004e70:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004e74:	2200      	movs	r2, #0
 8004e76:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8004e7a:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8004e7e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8004e82:	4642      	mov	r2, r8
 8004e84:	464b      	mov	r3, r9
 8004e86:	1891      	adds	r1, r2, r2
 8004e88:	6239      	str	r1, [r7, #32]
 8004e8a:	415b      	adcs	r3, r3
 8004e8c:	627b      	str	r3, [r7, #36]	@ 0x24
 8004e8e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004e92:	4641      	mov	r1, r8
 8004e94:	1854      	adds	r4, r2, r1
 8004e96:	4649      	mov	r1, r9
 8004e98:	eb43 0501 	adc.w	r5, r3, r1
 8004e9c:	f04f 0200 	mov.w	r2, #0
 8004ea0:	f04f 0300 	mov.w	r3, #0
 8004ea4:	00eb      	lsls	r3, r5, #3
 8004ea6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004eaa:	00e2      	lsls	r2, r4, #3
 8004eac:	4614      	mov	r4, r2
 8004eae:	461d      	mov	r5, r3
 8004eb0:	4643      	mov	r3, r8
 8004eb2:	18e3      	adds	r3, r4, r3
 8004eb4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004eb8:	464b      	mov	r3, r9
 8004eba:	eb45 0303 	adc.w	r3, r5, r3
 8004ebe:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8004ec2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004ec6:	685b      	ldr	r3, [r3, #4]
 8004ec8:	2200      	movs	r2, #0
 8004eca:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8004ece:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8004ed2:	f04f 0200 	mov.w	r2, #0
 8004ed6:	f04f 0300 	mov.w	r3, #0
 8004eda:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8004ede:	4629      	mov	r1, r5
 8004ee0:	008b      	lsls	r3, r1, #2
 8004ee2:	4621      	mov	r1, r4
 8004ee4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004ee8:	4621      	mov	r1, r4
 8004eea:	008a      	lsls	r2, r1, #2
 8004eec:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8004ef0:	f7fb fe62 	bl	8000bb8 <__aeabi_uldivmod>
 8004ef4:	4602      	mov	r2, r0
 8004ef6:	460b      	mov	r3, r1
 8004ef8:	4b60      	ldr	r3, [pc, #384]	@ (800507c <UART_SetConfig+0x4e4>)
 8004efa:	fba3 2302 	umull	r2, r3, r3, r2
 8004efe:	095b      	lsrs	r3, r3, #5
 8004f00:	011c      	lsls	r4, r3, #4
 8004f02:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004f06:	2200      	movs	r2, #0
 8004f08:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8004f0c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8004f10:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8004f14:	4642      	mov	r2, r8
 8004f16:	464b      	mov	r3, r9
 8004f18:	1891      	adds	r1, r2, r2
 8004f1a:	61b9      	str	r1, [r7, #24]
 8004f1c:	415b      	adcs	r3, r3
 8004f1e:	61fb      	str	r3, [r7, #28]
 8004f20:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004f24:	4641      	mov	r1, r8
 8004f26:	1851      	adds	r1, r2, r1
 8004f28:	6139      	str	r1, [r7, #16]
 8004f2a:	4649      	mov	r1, r9
 8004f2c:	414b      	adcs	r3, r1
 8004f2e:	617b      	str	r3, [r7, #20]
 8004f30:	f04f 0200 	mov.w	r2, #0
 8004f34:	f04f 0300 	mov.w	r3, #0
 8004f38:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004f3c:	4659      	mov	r1, fp
 8004f3e:	00cb      	lsls	r3, r1, #3
 8004f40:	4651      	mov	r1, sl
 8004f42:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004f46:	4651      	mov	r1, sl
 8004f48:	00ca      	lsls	r2, r1, #3
 8004f4a:	4610      	mov	r0, r2
 8004f4c:	4619      	mov	r1, r3
 8004f4e:	4603      	mov	r3, r0
 8004f50:	4642      	mov	r2, r8
 8004f52:	189b      	adds	r3, r3, r2
 8004f54:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004f58:	464b      	mov	r3, r9
 8004f5a:	460a      	mov	r2, r1
 8004f5c:	eb42 0303 	adc.w	r3, r2, r3
 8004f60:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8004f64:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004f68:	685b      	ldr	r3, [r3, #4]
 8004f6a:	2200      	movs	r2, #0
 8004f6c:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004f6e:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8004f70:	f04f 0200 	mov.w	r2, #0
 8004f74:	f04f 0300 	mov.w	r3, #0
 8004f78:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8004f7c:	4649      	mov	r1, r9
 8004f7e:	008b      	lsls	r3, r1, #2
 8004f80:	4641      	mov	r1, r8
 8004f82:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004f86:	4641      	mov	r1, r8
 8004f88:	008a      	lsls	r2, r1, #2
 8004f8a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8004f8e:	f7fb fe13 	bl	8000bb8 <__aeabi_uldivmod>
 8004f92:	4602      	mov	r2, r0
 8004f94:	460b      	mov	r3, r1
 8004f96:	4611      	mov	r1, r2
 8004f98:	4b38      	ldr	r3, [pc, #224]	@ (800507c <UART_SetConfig+0x4e4>)
 8004f9a:	fba3 2301 	umull	r2, r3, r3, r1
 8004f9e:	095b      	lsrs	r3, r3, #5
 8004fa0:	2264      	movs	r2, #100	@ 0x64
 8004fa2:	fb02 f303 	mul.w	r3, r2, r3
 8004fa6:	1acb      	subs	r3, r1, r3
 8004fa8:	011b      	lsls	r3, r3, #4
 8004faa:	3332      	adds	r3, #50	@ 0x32
 8004fac:	4a33      	ldr	r2, [pc, #204]	@ (800507c <UART_SetConfig+0x4e4>)
 8004fae:	fba2 2303 	umull	r2, r3, r2, r3
 8004fb2:	095b      	lsrs	r3, r3, #5
 8004fb4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004fb8:	441c      	add	r4, r3
 8004fba:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004fbe:	2200      	movs	r2, #0
 8004fc0:	673b      	str	r3, [r7, #112]	@ 0x70
 8004fc2:	677a      	str	r2, [r7, #116]	@ 0x74
 8004fc4:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8004fc8:	4642      	mov	r2, r8
 8004fca:	464b      	mov	r3, r9
 8004fcc:	1891      	adds	r1, r2, r2
 8004fce:	60b9      	str	r1, [r7, #8]
 8004fd0:	415b      	adcs	r3, r3
 8004fd2:	60fb      	str	r3, [r7, #12]
 8004fd4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004fd8:	4641      	mov	r1, r8
 8004fda:	1851      	adds	r1, r2, r1
 8004fdc:	6039      	str	r1, [r7, #0]
 8004fde:	4649      	mov	r1, r9
 8004fe0:	414b      	adcs	r3, r1
 8004fe2:	607b      	str	r3, [r7, #4]
 8004fe4:	f04f 0200 	mov.w	r2, #0
 8004fe8:	f04f 0300 	mov.w	r3, #0
 8004fec:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8004ff0:	4659      	mov	r1, fp
 8004ff2:	00cb      	lsls	r3, r1, #3
 8004ff4:	4651      	mov	r1, sl
 8004ff6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004ffa:	4651      	mov	r1, sl
 8004ffc:	00ca      	lsls	r2, r1, #3
 8004ffe:	4610      	mov	r0, r2
 8005000:	4619      	mov	r1, r3
 8005002:	4603      	mov	r3, r0
 8005004:	4642      	mov	r2, r8
 8005006:	189b      	adds	r3, r3, r2
 8005008:	66bb      	str	r3, [r7, #104]	@ 0x68
 800500a:	464b      	mov	r3, r9
 800500c:	460a      	mov	r2, r1
 800500e:	eb42 0303 	adc.w	r3, r2, r3
 8005012:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005014:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005018:	685b      	ldr	r3, [r3, #4]
 800501a:	2200      	movs	r2, #0
 800501c:	663b      	str	r3, [r7, #96]	@ 0x60
 800501e:	667a      	str	r2, [r7, #100]	@ 0x64
 8005020:	f04f 0200 	mov.w	r2, #0
 8005024:	f04f 0300 	mov.w	r3, #0
 8005028:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 800502c:	4649      	mov	r1, r9
 800502e:	008b      	lsls	r3, r1, #2
 8005030:	4641      	mov	r1, r8
 8005032:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005036:	4641      	mov	r1, r8
 8005038:	008a      	lsls	r2, r1, #2
 800503a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800503e:	f7fb fdbb 	bl	8000bb8 <__aeabi_uldivmod>
 8005042:	4602      	mov	r2, r0
 8005044:	460b      	mov	r3, r1
 8005046:	4b0d      	ldr	r3, [pc, #52]	@ (800507c <UART_SetConfig+0x4e4>)
 8005048:	fba3 1302 	umull	r1, r3, r3, r2
 800504c:	095b      	lsrs	r3, r3, #5
 800504e:	2164      	movs	r1, #100	@ 0x64
 8005050:	fb01 f303 	mul.w	r3, r1, r3
 8005054:	1ad3      	subs	r3, r2, r3
 8005056:	011b      	lsls	r3, r3, #4
 8005058:	3332      	adds	r3, #50	@ 0x32
 800505a:	4a08      	ldr	r2, [pc, #32]	@ (800507c <UART_SetConfig+0x4e4>)
 800505c:	fba2 2303 	umull	r2, r3, r2, r3
 8005060:	095b      	lsrs	r3, r3, #5
 8005062:	f003 020f 	and.w	r2, r3, #15
 8005066:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	4422      	add	r2, r4
 800506e:	609a      	str	r2, [r3, #8]
}
 8005070:	bf00      	nop
 8005072:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8005076:	46bd      	mov	sp, r7
 8005078:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800507c:	51eb851f 	.word	0x51eb851f

08005080 <__cvt>:
 8005080:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005084:	ec57 6b10 	vmov	r6, r7, d0
 8005088:	2f00      	cmp	r7, #0
 800508a:	460c      	mov	r4, r1
 800508c:	4619      	mov	r1, r3
 800508e:	463b      	mov	r3, r7
 8005090:	bfbb      	ittet	lt
 8005092:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8005096:	461f      	movlt	r7, r3
 8005098:	2300      	movge	r3, #0
 800509a:	232d      	movlt	r3, #45	@ 0x2d
 800509c:	700b      	strb	r3, [r1, #0]
 800509e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80050a0:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 80050a4:	4691      	mov	r9, r2
 80050a6:	f023 0820 	bic.w	r8, r3, #32
 80050aa:	bfbc      	itt	lt
 80050ac:	4632      	movlt	r2, r6
 80050ae:	4616      	movlt	r6, r2
 80050b0:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80050b4:	d005      	beq.n	80050c2 <__cvt+0x42>
 80050b6:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80050ba:	d100      	bne.n	80050be <__cvt+0x3e>
 80050bc:	3401      	adds	r4, #1
 80050be:	2102      	movs	r1, #2
 80050c0:	e000      	b.n	80050c4 <__cvt+0x44>
 80050c2:	2103      	movs	r1, #3
 80050c4:	ab03      	add	r3, sp, #12
 80050c6:	9301      	str	r3, [sp, #4]
 80050c8:	ab02      	add	r3, sp, #8
 80050ca:	9300      	str	r3, [sp, #0]
 80050cc:	ec47 6b10 	vmov	d0, r6, r7
 80050d0:	4653      	mov	r3, sl
 80050d2:	4622      	mov	r2, r4
 80050d4:	f000 fe4c 	bl	8005d70 <_dtoa_r>
 80050d8:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80050dc:	4605      	mov	r5, r0
 80050de:	d119      	bne.n	8005114 <__cvt+0x94>
 80050e0:	f019 0f01 	tst.w	r9, #1
 80050e4:	d00e      	beq.n	8005104 <__cvt+0x84>
 80050e6:	eb00 0904 	add.w	r9, r0, r4
 80050ea:	2200      	movs	r2, #0
 80050ec:	2300      	movs	r3, #0
 80050ee:	4630      	mov	r0, r6
 80050f0:	4639      	mov	r1, r7
 80050f2:	f7fb fcf1 	bl	8000ad8 <__aeabi_dcmpeq>
 80050f6:	b108      	cbz	r0, 80050fc <__cvt+0x7c>
 80050f8:	f8cd 900c 	str.w	r9, [sp, #12]
 80050fc:	2230      	movs	r2, #48	@ 0x30
 80050fe:	9b03      	ldr	r3, [sp, #12]
 8005100:	454b      	cmp	r3, r9
 8005102:	d31e      	bcc.n	8005142 <__cvt+0xc2>
 8005104:	9b03      	ldr	r3, [sp, #12]
 8005106:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8005108:	1b5b      	subs	r3, r3, r5
 800510a:	4628      	mov	r0, r5
 800510c:	6013      	str	r3, [r2, #0]
 800510e:	b004      	add	sp, #16
 8005110:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005114:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8005118:	eb00 0904 	add.w	r9, r0, r4
 800511c:	d1e5      	bne.n	80050ea <__cvt+0x6a>
 800511e:	7803      	ldrb	r3, [r0, #0]
 8005120:	2b30      	cmp	r3, #48	@ 0x30
 8005122:	d10a      	bne.n	800513a <__cvt+0xba>
 8005124:	2200      	movs	r2, #0
 8005126:	2300      	movs	r3, #0
 8005128:	4630      	mov	r0, r6
 800512a:	4639      	mov	r1, r7
 800512c:	f7fb fcd4 	bl	8000ad8 <__aeabi_dcmpeq>
 8005130:	b918      	cbnz	r0, 800513a <__cvt+0xba>
 8005132:	f1c4 0401 	rsb	r4, r4, #1
 8005136:	f8ca 4000 	str.w	r4, [sl]
 800513a:	f8da 3000 	ldr.w	r3, [sl]
 800513e:	4499      	add	r9, r3
 8005140:	e7d3      	b.n	80050ea <__cvt+0x6a>
 8005142:	1c59      	adds	r1, r3, #1
 8005144:	9103      	str	r1, [sp, #12]
 8005146:	701a      	strb	r2, [r3, #0]
 8005148:	e7d9      	b.n	80050fe <__cvt+0x7e>

0800514a <__exponent>:
 800514a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800514c:	2900      	cmp	r1, #0
 800514e:	bfba      	itte	lt
 8005150:	4249      	neglt	r1, r1
 8005152:	232d      	movlt	r3, #45	@ 0x2d
 8005154:	232b      	movge	r3, #43	@ 0x2b
 8005156:	2909      	cmp	r1, #9
 8005158:	7002      	strb	r2, [r0, #0]
 800515a:	7043      	strb	r3, [r0, #1]
 800515c:	dd29      	ble.n	80051b2 <__exponent+0x68>
 800515e:	f10d 0307 	add.w	r3, sp, #7
 8005162:	461d      	mov	r5, r3
 8005164:	270a      	movs	r7, #10
 8005166:	461a      	mov	r2, r3
 8005168:	fbb1 f6f7 	udiv	r6, r1, r7
 800516c:	fb07 1416 	mls	r4, r7, r6, r1
 8005170:	3430      	adds	r4, #48	@ 0x30
 8005172:	f802 4c01 	strb.w	r4, [r2, #-1]
 8005176:	460c      	mov	r4, r1
 8005178:	2c63      	cmp	r4, #99	@ 0x63
 800517a:	f103 33ff 	add.w	r3, r3, #4294967295
 800517e:	4631      	mov	r1, r6
 8005180:	dcf1      	bgt.n	8005166 <__exponent+0x1c>
 8005182:	3130      	adds	r1, #48	@ 0x30
 8005184:	1e94      	subs	r4, r2, #2
 8005186:	f803 1c01 	strb.w	r1, [r3, #-1]
 800518a:	1c41      	adds	r1, r0, #1
 800518c:	4623      	mov	r3, r4
 800518e:	42ab      	cmp	r3, r5
 8005190:	d30a      	bcc.n	80051a8 <__exponent+0x5e>
 8005192:	f10d 0309 	add.w	r3, sp, #9
 8005196:	1a9b      	subs	r3, r3, r2
 8005198:	42ac      	cmp	r4, r5
 800519a:	bf88      	it	hi
 800519c:	2300      	movhi	r3, #0
 800519e:	3302      	adds	r3, #2
 80051a0:	4403      	add	r3, r0
 80051a2:	1a18      	subs	r0, r3, r0
 80051a4:	b003      	add	sp, #12
 80051a6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80051a8:	f813 6b01 	ldrb.w	r6, [r3], #1
 80051ac:	f801 6f01 	strb.w	r6, [r1, #1]!
 80051b0:	e7ed      	b.n	800518e <__exponent+0x44>
 80051b2:	2330      	movs	r3, #48	@ 0x30
 80051b4:	3130      	adds	r1, #48	@ 0x30
 80051b6:	7083      	strb	r3, [r0, #2]
 80051b8:	70c1      	strb	r1, [r0, #3]
 80051ba:	1d03      	adds	r3, r0, #4
 80051bc:	e7f1      	b.n	80051a2 <__exponent+0x58>
	...

080051c0 <_printf_float>:
 80051c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80051c4:	b08d      	sub	sp, #52	@ 0x34
 80051c6:	460c      	mov	r4, r1
 80051c8:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 80051cc:	4616      	mov	r6, r2
 80051ce:	461f      	mov	r7, r3
 80051d0:	4605      	mov	r5, r0
 80051d2:	f000 fccd 	bl	8005b70 <_localeconv_r>
 80051d6:	6803      	ldr	r3, [r0, #0]
 80051d8:	9304      	str	r3, [sp, #16]
 80051da:	4618      	mov	r0, r3
 80051dc:	f7fb f850 	bl	8000280 <strlen>
 80051e0:	2300      	movs	r3, #0
 80051e2:	930a      	str	r3, [sp, #40]	@ 0x28
 80051e4:	f8d8 3000 	ldr.w	r3, [r8]
 80051e8:	9005      	str	r0, [sp, #20]
 80051ea:	3307      	adds	r3, #7
 80051ec:	f023 0307 	bic.w	r3, r3, #7
 80051f0:	f103 0208 	add.w	r2, r3, #8
 80051f4:	f894 a018 	ldrb.w	sl, [r4, #24]
 80051f8:	f8d4 b000 	ldr.w	fp, [r4]
 80051fc:	f8c8 2000 	str.w	r2, [r8]
 8005200:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005204:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8005208:	9307      	str	r3, [sp, #28]
 800520a:	f8cd 8018 	str.w	r8, [sp, #24]
 800520e:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8005212:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005216:	4b9c      	ldr	r3, [pc, #624]	@ (8005488 <_printf_float+0x2c8>)
 8005218:	f04f 32ff 	mov.w	r2, #4294967295
 800521c:	f7fb fc8e 	bl	8000b3c <__aeabi_dcmpun>
 8005220:	bb70      	cbnz	r0, 8005280 <_printf_float+0xc0>
 8005222:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005226:	4b98      	ldr	r3, [pc, #608]	@ (8005488 <_printf_float+0x2c8>)
 8005228:	f04f 32ff 	mov.w	r2, #4294967295
 800522c:	f7fb fc68 	bl	8000b00 <__aeabi_dcmple>
 8005230:	bb30      	cbnz	r0, 8005280 <_printf_float+0xc0>
 8005232:	2200      	movs	r2, #0
 8005234:	2300      	movs	r3, #0
 8005236:	4640      	mov	r0, r8
 8005238:	4649      	mov	r1, r9
 800523a:	f7fb fc57 	bl	8000aec <__aeabi_dcmplt>
 800523e:	b110      	cbz	r0, 8005246 <_printf_float+0x86>
 8005240:	232d      	movs	r3, #45	@ 0x2d
 8005242:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005246:	4a91      	ldr	r2, [pc, #580]	@ (800548c <_printf_float+0x2cc>)
 8005248:	4b91      	ldr	r3, [pc, #580]	@ (8005490 <_printf_float+0x2d0>)
 800524a:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800524e:	bf94      	ite	ls
 8005250:	4690      	movls	r8, r2
 8005252:	4698      	movhi	r8, r3
 8005254:	2303      	movs	r3, #3
 8005256:	6123      	str	r3, [r4, #16]
 8005258:	f02b 0304 	bic.w	r3, fp, #4
 800525c:	6023      	str	r3, [r4, #0]
 800525e:	f04f 0900 	mov.w	r9, #0
 8005262:	9700      	str	r7, [sp, #0]
 8005264:	4633      	mov	r3, r6
 8005266:	aa0b      	add	r2, sp, #44	@ 0x2c
 8005268:	4621      	mov	r1, r4
 800526a:	4628      	mov	r0, r5
 800526c:	f000 f9d2 	bl	8005614 <_printf_common>
 8005270:	3001      	adds	r0, #1
 8005272:	f040 808d 	bne.w	8005390 <_printf_float+0x1d0>
 8005276:	f04f 30ff 	mov.w	r0, #4294967295
 800527a:	b00d      	add	sp, #52	@ 0x34
 800527c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005280:	4642      	mov	r2, r8
 8005282:	464b      	mov	r3, r9
 8005284:	4640      	mov	r0, r8
 8005286:	4649      	mov	r1, r9
 8005288:	f7fb fc58 	bl	8000b3c <__aeabi_dcmpun>
 800528c:	b140      	cbz	r0, 80052a0 <_printf_float+0xe0>
 800528e:	464b      	mov	r3, r9
 8005290:	2b00      	cmp	r3, #0
 8005292:	bfbc      	itt	lt
 8005294:	232d      	movlt	r3, #45	@ 0x2d
 8005296:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800529a:	4a7e      	ldr	r2, [pc, #504]	@ (8005494 <_printf_float+0x2d4>)
 800529c:	4b7e      	ldr	r3, [pc, #504]	@ (8005498 <_printf_float+0x2d8>)
 800529e:	e7d4      	b.n	800524a <_printf_float+0x8a>
 80052a0:	6863      	ldr	r3, [r4, #4]
 80052a2:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 80052a6:	9206      	str	r2, [sp, #24]
 80052a8:	1c5a      	adds	r2, r3, #1
 80052aa:	d13b      	bne.n	8005324 <_printf_float+0x164>
 80052ac:	2306      	movs	r3, #6
 80052ae:	6063      	str	r3, [r4, #4]
 80052b0:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 80052b4:	2300      	movs	r3, #0
 80052b6:	6022      	str	r2, [r4, #0]
 80052b8:	9303      	str	r3, [sp, #12]
 80052ba:	ab0a      	add	r3, sp, #40	@ 0x28
 80052bc:	e9cd a301 	strd	sl, r3, [sp, #4]
 80052c0:	ab09      	add	r3, sp, #36	@ 0x24
 80052c2:	9300      	str	r3, [sp, #0]
 80052c4:	6861      	ldr	r1, [r4, #4]
 80052c6:	ec49 8b10 	vmov	d0, r8, r9
 80052ca:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 80052ce:	4628      	mov	r0, r5
 80052d0:	f7ff fed6 	bl	8005080 <__cvt>
 80052d4:	9b06      	ldr	r3, [sp, #24]
 80052d6:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80052d8:	2b47      	cmp	r3, #71	@ 0x47
 80052da:	4680      	mov	r8, r0
 80052dc:	d129      	bne.n	8005332 <_printf_float+0x172>
 80052de:	1cc8      	adds	r0, r1, #3
 80052e0:	db02      	blt.n	80052e8 <_printf_float+0x128>
 80052e2:	6863      	ldr	r3, [r4, #4]
 80052e4:	4299      	cmp	r1, r3
 80052e6:	dd41      	ble.n	800536c <_printf_float+0x1ac>
 80052e8:	f1aa 0a02 	sub.w	sl, sl, #2
 80052ec:	fa5f fa8a 	uxtb.w	sl, sl
 80052f0:	3901      	subs	r1, #1
 80052f2:	4652      	mov	r2, sl
 80052f4:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80052f8:	9109      	str	r1, [sp, #36]	@ 0x24
 80052fa:	f7ff ff26 	bl	800514a <__exponent>
 80052fe:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005300:	1813      	adds	r3, r2, r0
 8005302:	2a01      	cmp	r2, #1
 8005304:	4681      	mov	r9, r0
 8005306:	6123      	str	r3, [r4, #16]
 8005308:	dc02      	bgt.n	8005310 <_printf_float+0x150>
 800530a:	6822      	ldr	r2, [r4, #0]
 800530c:	07d2      	lsls	r2, r2, #31
 800530e:	d501      	bpl.n	8005314 <_printf_float+0x154>
 8005310:	3301      	adds	r3, #1
 8005312:	6123      	str	r3, [r4, #16]
 8005314:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8005318:	2b00      	cmp	r3, #0
 800531a:	d0a2      	beq.n	8005262 <_printf_float+0xa2>
 800531c:	232d      	movs	r3, #45	@ 0x2d
 800531e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005322:	e79e      	b.n	8005262 <_printf_float+0xa2>
 8005324:	9a06      	ldr	r2, [sp, #24]
 8005326:	2a47      	cmp	r2, #71	@ 0x47
 8005328:	d1c2      	bne.n	80052b0 <_printf_float+0xf0>
 800532a:	2b00      	cmp	r3, #0
 800532c:	d1c0      	bne.n	80052b0 <_printf_float+0xf0>
 800532e:	2301      	movs	r3, #1
 8005330:	e7bd      	b.n	80052ae <_printf_float+0xee>
 8005332:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8005336:	d9db      	bls.n	80052f0 <_printf_float+0x130>
 8005338:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800533c:	d118      	bne.n	8005370 <_printf_float+0x1b0>
 800533e:	2900      	cmp	r1, #0
 8005340:	6863      	ldr	r3, [r4, #4]
 8005342:	dd0b      	ble.n	800535c <_printf_float+0x19c>
 8005344:	6121      	str	r1, [r4, #16]
 8005346:	b913      	cbnz	r3, 800534e <_printf_float+0x18e>
 8005348:	6822      	ldr	r2, [r4, #0]
 800534a:	07d0      	lsls	r0, r2, #31
 800534c:	d502      	bpl.n	8005354 <_printf_float+0x194>
 800534e:	3301      	adds	r3, #1
 8005350:	440b      	add	r3, r1
 8005352:	6123      	str	r3, [r4, #16]
 8005354:	65a1      	str	r1, [r4, #88]	@ 0x58
 8005356:	f04f 0900 	mov.w	r9, #0
 800535a:	e7db      	b.n	8005314 <_printf_float+0x154>
 800535c:	b913      	cbnz	r3, 8005364 <_printf_float+0x1a4>
 800535e:	6822      	ldr	r2, [r4, #0]
 8005360:	07d2      	lsls	r2, r2, #31
 8005362:	d501      	bpl.n	8005368 <_printf_float+0x1a8>
 8005364:	3302      	adds	r3, #2
 8005366:	e7f4      	b.n	8005352 <_printf_float+0x192>
 8005368:	2301      	movs	r3, #1
 800536a:	e7f2      	b.n	8005352 <_printf_float+0x192>
 800536c:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8005370:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005372:	4299      	cmp	r1, r3
 8005374:	db05      	blt.n	8005382 <_printf_float+0x1c2>
 8005376:	6823      	ldr	r3, [r4, #0]
 8005378:	6121      	str	r1, [r4, #16]
 800537a:	07d8      	lsls	r0, r3, #31
 800537c:	d5ea      	bpl.n	8005354 <_printf_float+0x194>
 800537e:	1c4b      	adds	r3, r1, #1
 8005380:	e7e7      	b.n	8005352 <_printf_float+0x192>
 8005382:	2900      	cmp	r1, #0
 8005384:	bfd4      	ite	le
 8005386:	f1c1 0202 	rsble	r2, r1, #2
 800538a:	2201      	movgt	r2, #1
 800538c:	4413      	add	r3, r2
 800538e:	e7e0      	b.n	8005352 <_printf_float+0x192>
 8005390:	6823      	ldr	r3, [r4, #0]
 8005392:	055a      	lsls	r2, r3, #21
 8005394:	d407      	bmi.n	80053a6 <_printf_float+0x1e6>
 8005396:	6923      	ldr	r3, [r4, #16]
 8005398:	4642      	mov	r2, r8
 800539a:	4631      	mov	r1, r6
 800539c:	4628      	mov	r0, r5
 800539e:	47b8      	blx	r7
 80053a0:	3001      	adds	r0, #1
 80053a2:	d12b      	bne.n	80053fc <_printf_float+0x23c>
 80053a4:	e767      	b.n	8005276 <_printf_float+0xb6>
 80053a6:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80053aa:	f240 80dd 	bls.w	8005568 <_printf_float+0x3a8>
 80053ae:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80053b2:	2200      	movs	r2, #0
 80053b4:	2300      	movs	r3, #0
 80053b6:	f7fb fb8f 	bl	8000ad8 <__aeabi_dcmpeq>
 80053ba:	2800      	cmp	r0, #0
 80053bc:	d033      	beq.n	8005426 <_printf_float+0x266>
 80053be:	4a37      	ldr	r2, [pc, #220]	@ (800549c <_printf_float+0x2dc>)
 80053c0:	2301      	movs	r3, #1
 80053c2:	4631      	mov	r1, r6
 80053c4:	4628      	mov	r0, r5
 80053c6:	47b8      	blx	r7
 80053c8:	3001      	adds	r0, #1
 80053ca:	f43f af54 	beq.w	8005276 <_printf_float+0xb6>
 80053ce:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 80053d2:	4543      	cmp	r3, r8
 80053d4:	db02      	blt.n	80053dc <_printf_float+0x21c>
 80053d6:	6823      	ldr	r3, [r4, #0]
 80053d8:	07d8      	lsls	r0, r3, #31
 80053da:	d50f      	bpl.n	80053fc <_printf_float+0x23c>
 80053dc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80053e0:	4631      	mov	r1, r6
 80053e2:	4628      	mov	r0, r5
 80053e4:	47b8      	blx	r7
 80053e6:	3001      	adds	r0, #1
 80053e8:	f43f af45 	beq.w	8005276 <_printf_float+0xb6>
 80053ec:	f04f 0900 	mov.w	r9, #0
 80053f0:	f108 38ff 	add.w	r8, r8, #4294967295
 80053f4:	f104 0a1a 	add.w	sl, r4, #26
 80053f8:	45c8      	cmp	r8, r9
 80053fa:	dc09      	bgt.n	8005410 <_printf_float+0x250>
 80053fc:	6823      	ldr	r3, [r4, #0]
 80053fe:	079b      	lsls	r3, r3, #30
 8005400:	f100 8103 	bmi.w	800560a <_printf_float+0x44a>
 8005404:	68e0      	ldr	r0, [r4, #12]
 8005406:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005408:	4298      	cmp	r0, r3
 800540a:	bfb8      	it	lt
 800540c:	4618      	movlt	r0, r3
 800540e:	e734      	b.n	800527a <_printf_float+0xba>
 8005410:	2301      	movs	r3, #1
 8005412:	4652      	mov	r2, sl
 8005414:	4631      	mov	r1, r6
 8005416:	4628      	mov	r0, r5
 8005418:	47b8      	blx	r7
 800541a:	3001      	adds	r0, #1
 800541c:	f43f af2b 	beq.w	8005276 <_printf_float+0xb6>
 8005420:	f109 0901 	add.w	r9, r9, #1
 8005424:	e7e8      	b.n	80053f8 <_printf_float+0x238>
 8005426:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005428:	2b00      	cmp	r3, #0
 800542a:	dc39      	bgt.n	80054a0 <_printf_float+0x2e0>
 800542c:	4a1b      	ldr	r2, [pc, #108]	@ (800549c <_printf_float+0x2dc>)
 800542e:	2301      	movs	r3, #1
 8005430:	4631      	mov	r1, r6
 8005432:	4628      	mov	r0, r5
 8005434:	47b8      	blx	r7
 8005436:	3001      	adds	r0, #1
 8005438:	f43f af1d 	beq.w	8005276 <_printf_float+0xb6>
 800543c:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8005440:	ea59 0303 	orrs.w	r3, r9, r3
 8005444:	d102      	bne.n	800544c <_printf_float+0x28c>
 8005446:	6823      	ldr	r3, [r4, #0]
 8005448:	07d9      	lsls	r1, r3, #31
 800544a:	d5d7      	bpl.n	80053fc <_printf_float+0x23c>
 800544c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005450:	4631      	mov	r1, r6
 8005452:	4628      	mov	r0, r5
 8005454:	47b8      	blx	r7
 8005456:	3001      	adds	r0, #1
 8005458:	f43f af0d 	beq.w	8005276 <_printf_float+0xb6>
 800545c:	f04f 0a00 	mov.w	sl, #0
 8005460:	f104 0b1a 	add.w	fp, r4, #26
 8005464:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005466:	425b      	negs	r3, r3
 8005468:	4553      	cmp	r3, sl
 800546a:	dc01      	bgt.n	8005470 <_printf_float+0x2b0>
 800546c:	464b      	mov	r3, r9
 800546e:	e793      	b.n	8005398 <_printf_float+0x1d8>
 8005470:	2301      	movs	r3, #1
 8005472:	465a      	mov	r2, fp
 8005474:	4631      	mov	r1, r6
 8005476:	4628      	mov	r0, r5
 8005478:	47b8      	blx	r7
 800547a:	3001      	adds	r0, #1
 800547c:	f43f aefb 	beq.w	8005276 <_printf_float+0xb6>
 8005480:	f10a 0a01 	add.w	sl, sl, #1
 8005484:	e7ee      	b.n	8005464 <_printf_float+0x2a4>
 8005486:	bf00      	nop
 8005488:	7fefffff 	.word	0x7fefffff
 800548c:	080079e0 	.word	0x080079e0
 8005490:	080079e4 	.word	0x080079e4
 8005494:	080079e8 	.word	0x080079e8
 8005498:	080079ec 	.word	0x080079ec
 800549c:	080079f0 	.word	0x080079f0
 80054a0:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80054a2:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80054a6:	4553      	cmp	r3, sl
 80054a8:	bfa8      	it	ge
 80054aa:	4653      	movge	r3, sl
 80054ac:	2b00      	cmp	r3, #0
 80054ae:	4699      	mov	r9, r3
 80054b0:	dc36      	bgt.n	8005520 <_printf_float+0x360>
 80054b2:	f04f 0b00 	mov.w	fp, #0
 80054b6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80054ba:	f104 021a 	add.w	r2, r4, #26
 80054be:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80054c0:	9306      	str	r3, [sp, #24]
 80054c2:	eba3 0309 	sub.w	r3, r3, r9
 80054c6:	455b      	cmp	r3, fp
 80054c8:	dc31      	bgt.n	800552e <_printf_float+0x36e>
 80054ca:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80054cc:	459a      	cmp	sl, r3
 80054ce:	dc3a      	bgt.n	8005546 <_printf_float+0x386>
 80054d0:	6823      	ldr	r3, [r4, #0]
 80054d2:	07da      	lsls	r2, r3, #31
 80054d4:	d437      	bmi.n	8005546 <_printf_float+0x386>
 80054d6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80054d8:	ebaa 0903 	sub.w	r9, sl, r3
 80054dc:	9b06      	ldr	r3, [sp, #24]
 80054de:	ebaa 0303 	sub.w	r3, sl, r3
 80054e2:	4599      	cmp	r9, r3
 80054e4:	bfa8      	it	ge
 80054e6:	4699      	movge	r9, r3
 80054e8:	f1b9 0f00 	cmp.w	r9, #0
 80054ec:	dc33      	bgt.n	8005556 <_printf_float+0x396>
 80054ee:	f04f 0800 	mov.w	r8, #0
 80054f2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80054f6:	f104 0b1a 	add.w	fp, r4, #26
 80054fa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80054fc:	ebaa 0303 	sub.w	r3, sl, r3
 8005500:	eba3 0309 	sub.w	r3, r3, r9
 8005504:	4543      	cmp	r3, r8
 8005506:	f77f af79 	ble.w	80053fc <_printf_float+0x23c>
 800550a:	2301      	movs	r3, #1
 800550c:	465a      	mov	r2, fp
 800550e:	4631      	mov	r1, r6
 8005510:	4628      	mov	r0, r5
 8005512:	47b8      	blx	r7
 8005514:	3001      	adds	r0, #1
 8005516:	f43f aeae 	beq.w	8005276 <_printf_float+0xb6>
 800551a:	f108 0801 	add.w	r8, r8, #1
 800551e:	e7ec      	b.n	80054fa <_printf_float+0x33a>
 8005520:	4642      	mov	r2, r8
 8005522:	4631      	mov	r1, r6
 8005524:	4628      	mov	r0, r5
 8005526:	47b8      	blx	r7
 8005528:	3001      	adds	r0, #1
 800552a:	d1c2      	bne.n	80054b2 <_printf_float+0x2f2>
 800552c:	e6a3      	b.n	8005276 <_printf_float+0xb6>
 800552e:	2301      	movs	r3, #1
 8005530:	4631      	mov	r1, r6
 8005532:	4628      	mov	r0, r5
 8005534:	9206      	str	r2, [sp, #24]
 8005536:	47b8      	blx	r7
 8005538:	3001      	adds	r0, #1
 800553a:	f43f ae9c 	beq.w	8005276 <_printf_float+0xb6>
 800553e:	9a06      	ldr	r2, [sp, #24]
 8005540:	f10b 0b01 	add.w	fp, fp, #1
 8005544:	e7bb      	b.n	80054be <_printf_float+0x2fe>
 8005546:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800554a:	4631      	mov	r1, r6
 800554c:	4628      	mov	r0, r5
 800554e:	47b8      	blx	r7
 8005550:	3001      	adds	r0, #1
 8005552:	d1c0      	bne.n	80054d6 <_printf_float+0x316>
 8005554:	e68f      	b.n	8005276 <_printf_float+0xb6>
 8005556:	9a06      	ldr	r2, [sp, #24]
 8005558:	464b      	mov	r3, r9
 800555a:	4442      	add	r2, r8
 800555c:	4631      	mov	r1, r6
 800555e:	4628      	mov	r0, r5
 8005560:	47b8      	blx	r7
 8005562:	3001      	adds	r0, #1
 8005564:	d1c3      	bne.n	80054ee <_printf_float+0x32e>
 8005566:	e686      	b.n	8005276 <_printf_float+0xb6>
 8005568:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800556c:	f1ba 0f01 	cmp.w	sl, #1
 8005570:	dc01      	bgt.n	8005576 <_printf_float+0x3b6>
 8005572:	07db      	lsls	r3, r3, #31
 8005574:	d536      	bpl.n	80055e4 <_printf_float+0x424>
 8005576:	2301      	movs	r3, #1
 8005578:	4642      	mov	r2, r8
 800557a:	4631      	mov	r1, r6
 800557c:	4628      	mov	r0, r5
 800557e:	47b8      	blx	r7
 8005580:	3001      	adds	r0, #1
 8005582:	f43f ae78 	beq.w	8005276 <_printf_float+0xb6>
 8005586:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800558a:	4631      	mov	r1, r6
 800558c:	4628      	mov	r0, r5
 800558e:	47b8      	blx	r7
 8005590:	3001      	adds	r0, #1
 8005592:	f43f ae70 	beq.w	8005276 <_printf_float+0xb6>
 8005596:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800559a:	2200      	movs	r2, #0
 800559c:	2300      	movs	r3, #0
 800559e:	f10a 3aff 	add.w	sl, sl, #4294967295
 80055a2:	f7fb fa99 	bl	8000ad8 <__aeabi_dcmpeq>
 80055a6:	b9c0      	cbnz	r0, 80055da <_printf_float+0x41a>
 80055a8:	4653      	mov	r3, sl
 80055aa:	f108 0201 	add.w	r2, r8, #1
 80055ae:	4631      	mov	r1, r6
 80055b0:	4628      	mov	r0, r5
 80055b2:	47b8      	blx	r7
 80055b4:	3001      	adds	r0, #1
 80055b6:	d10c      	bne.n	80055d2 <_printf_float+0x412>
 80055b8:	e65d      	b.n	8005276 <_printf_float+0xb6>
 80055ba:	2301      	movs	r3, #1
 80055bc:	465a      	mov	r2, fp
 80055be:	4631      	mov	r1, r6
 80055c0:	4628      	mov	r0, r5
 80055c2:	47b8      	blx	r7
 80055c4:	3001      	adds	r0, #1
 80055c6:	f43f ae56 	beq.w	8005276 <_printf_float+0xb6>
 80055ca:	f108 0801 	add.w	r8, r8, #1
 80055ce:	45d0      	cmp	r8, sl
 80055d0:	dbf3      	blt.n	80055ba <_printf_float+0x3fa>
 80055d2:	464b      	mov	r3, r9
 80055d4:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80055d8:	e6df      	b.n	800539a <_printf_float+0x1da>
 80055da:	f04f 0800 	mov.w	r8, #0
 80055de:	f104 0b1a 	add.w	fp, r4, #26
 80055e2:	e7f4      	b.n	80055ce <_printf_float+0x40e>
 80055e4:	2301      	movs	r3, #1
 80055e6:	4642      	mov	r2, r8
 80055e8:	e7e1      	b.n	80055ae <_printf_float+0x3ee>
 80055ea:	2301      	movs	r3, #1
 80055ec:	464a      	mov	r2, r9
 80055ee:	4631      	mov	r1, r6
 80055f0:	4628      	mov	r0, r5
 80055f2:	47b8      	blx	r7
 80055f4:	3001      	adds	r0, #1
 80055f6:	f43f ae3e 	beq.w	8005276 <_printf_float+0xb6>
 80055fa:	f108 0801 	add.w	r8, r8, #1
 80055fe:	68e3      	ldr	r3, [r4, #12]
 8005600:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8005602:	1a5b      	subs	r3, r3, r1
 8005604:	4543      	cmp	r3, r8
 8005606:	dcf0      	bgt.n	80055ea <_printf_float+0x42a>
 8005608:	e6fc      	b.n	8005404 <_printf_float+0x244>
 800560a:	f04f 0800 	mov.w	r8, #0
 800560e:	f104 0919 	add.w	r9, r4, #25
 8005612:	e7f4      	b.n	80055fe <_printf_float+0x43e>

08005614 <_printf_common>:
 8005614:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005618:	4616      	mov	r6, r2
 800561a:	4698      	mov	r8, r3
 800561c:	688a      	ldr	r2, [r1, #8]
 800561e:	690b      	ldr	r3, [r1, #16]
 8005620:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005624:	4293      	cmp	r3, r2
 8005626:	bfb8      	it	lt
 8005628:	4613      	movlt	r3, r2
 800562a:	6033      	str	r3, [r6, #0]
 800562c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005630:	4607      	mov	r7, r0
 8005632:	460c      	mov	r4, r1
 8005634:	b10a      	cbz	r2, 800563a <_printf_common+0x26>
 8005636:	3301      	adds	r3, #1
 8005638:	6033      	str	r3, [r6, #0]
 800563a:	6823      	ldr	r3, [r4, #0]
 800563c:	0699      	lsls	r1, r3, #26
 800563e:	bf42      	ittt	mi
 8005640:	6833      	ldrmi	r3, [r6, #0]
 8005642:	3302      	addmi	r3, #2
 8005644:	6033      	strmi	r3, [r6, #0]
 8005646:	6825      	ldr	r5, [r4, #0]
 8005648:	f015 0506 	ands.w	r5, r5, #6
 800564c:	d106      	bne.n	800565c <_printf_common+0x48>
 800564e:	f104 0a19 	add.w	sl, r4, #25
 8005652:	68e3      	ldr	r3, [r4, #12]
 8005654:	6832      	ldr	r2, [r6, #0]
 8005656:	1a9b      	subs	r3, r3, r2
 8005658:	42ab      	cmp	r3, r5
 800565a:	dc26      	bgt.n	80056aa <_printf_common+0x96>
 800565c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005660:	6822      	ldr	r2, [r4, #0]
 8005662:	3b00      	subs	r3, #0
 8005664:	bf18      	it	ne
 8005666:	2301      	movne	r3, #1
 8005668:	0692      	lsls	r2, r2, #26
 800566a:	d42b      	bmi.n	80056c4 <_printf_common+0xb0>
 800566c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005670:	4641      	mov	r1, r8
 8005672:	4638      	mov	r0, r7
 8005674:	47c8      	blx	r9
 8005676:	3001      	adds	r0, #1
 8005678:	d01e      	beq.n	80056b8 <_printf_common+0xa4>
 800567a:	6823      	ldr	r3, [r4, #0]
 800567c:	6922      	ldr	r2, [r4, #16]
 800567e:	f003 0306 	and.w	r3, r3, #6
 8005682:	2b04      	cmp	r3, #4
 8005684:	bf02      	ittt	eq
 8005686:	68e5      	ldreq	r5, [r4, #12]
 8005688:	6833      	ldreq	r3, [r6, #0]
 800568a:	1aed      	subeq	r5, r5, r3
 800568c:	68a3      	ldr	r3, [r4, #8]
 800568e:	bf0c      	ite	eq
 8005690:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005694:	2500      	movne	r5, #0
 8005696:	4293      	cmp	r3, r2
 8005698:	bfc4      	itt	gt
 800569a:	1a9b      	subgt	r3, r3, r2
 800569c:	18ed      	addgt	r5, r5, r3
 800569e:	2600      	movs	r6, #0
 80056a0:	341a      	adds	r4, #26
 80056a2:	42b5      	cmp	r5, r6
 80056a4:	d11a      	bne.n	80056dc <_printf_common+0xc8>
 80056a6:	2000      	movs	r0, #0
 80056a8:	e008      	b.n	80056bc <_printf_common+0xa8>
 80056aa:	2301      	movs	r3, #1
 80056ac:	4652      	mov	r2, sl
 80056ae:	4641      	mov	r1, r8
 80056b0:	4638      	mov	r0, r7
 80056b2:	47c8      	blx	r9
 80056b4:	3001      	adds	r0, #1
 80056b6:	d103      	bne.n	80056c0 <_printf_common+0xac>
 80056b8:	f04f 30ff 	mov.w	r0, #4294967295
 80056bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80056c0:	3501      	adds	r5, #1
 80056c2:	e7c6      	b.n	8005652 <_printf_common+0x3e>
 80056c4:	18e1      	adds	r1, r4, r3
 80056c6:	1c5a      	adds	r2, r3, #1
 80056c8:	2030      	movs	r0, #48	@ 0x30
 80056ca:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80056ce:	4422      	add	r2, r4
 80056d0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80056d4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80056d8:	3302      	adds	r3, #2
 80056da:	e7c7      	b.n	800566c <_printf_common+0x58>
 80056dc:	2301      	movs	r3, #1
 80056de:	4622      	mov	r2, r4
 80056e0:	4641      	mov	r1, r8
 80056e2:	4638      	mov	r0, r7
 80056e4:	47c8      	blx	r9
 80056e6:	3001      	adds	r0, #1
 80056e8:	d0e6      	beq.n	80056b8 <_printf_common+0xa4>
 80056ea:	3601      	adds	r6, #1
 80056ec:	e7d9      	b.n	80056a2 <_printf_common+0x8e>
	...

080056f0 <_printf_i>:
 80056f0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80056f4:	7e0f      	ldrb	r7, [r1, #24]
 80056f6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80056f8:	2f78      	cmp	r7, #120	@ 0x78
 80056fa:	4691      	mov	r9, r2
 80056fc:	4680      	mov	r8, r0
 80056fe:	460c      	mov	r4, r1
 8005700:	469a      	mov	sl, r3
 8005702:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8005706:	d807      	bhi.n	8005718 <_printf_i+0x28>
 8005708:	2f62      	cmp	r7, #98	@ 0x62
 800570a:	d80a      	bhi.n	8005722 <_printf_i+0x32>
 800570c:	2f00      	cmp	r7, #0
 800570e:	f000 80d2 	beq.w	80058b6 <_printf_i+0x1c6>
 8005712:	2f58      	cmp	r7, #88	@ 0x58
 8005714:	f000 80b9 	beq.w	800588a <_printf_i+0x19a>
 8005718:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800571c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005720:	e03a      	b.n	8005798 <_printf_i+0xa8>
 8005722:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8005726:	2b15      	cmp	r3, #21
 8005728:	d8f6      	bhi.n	8005718 <_printf_i+0x28>
 800572a:	a101      	add	r1, pc, #4	@ (adr r1, 8005730 <_printf_i+0x40>)
 800572c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005730:	08005789 	.word	0x08005789
 8005734:	0800579d 	.word	0x0800579d
 8005738:	08005719 	.word	0x08005719
 800573c:	08005719 	.word	0x08005719
 8005740:	08005719 	.word	0x08005719
 8005744:	08005719 	.word	0x08005719
 8005748:	0800579d 	.word	0x0800579d
 800574c:	08005719 	.word	0x08005719
 8005750:	08005719 	.word	0x08005719
 8005754:	08005719 	.word	0x08005719
 8005758:	08005719 	.word	0x08005719
 800575c:	0800589d 	.word	0x0800589d
 8005760:	080057c7 	.word	0x080057c7
 8005764:	08005857 	.word	0x08005857
 8005768:	08005719 	.word	0x08005719
 800576c:	08005719 	.word	0x08005719
 8005770:	080058bf 	.word	0x080058bf
 8005774:	08005719 	.word	0x08005719
 8005778:	080057c7 	.word	0x080057c7
 800577c:	08005719 	.word	0x08005719
 8005780:	08005719 	.word	0x08005719
 8005784:	0800585f 	.word	0x0800585f
 8005788:	6833      	ldr	r3, [r6, #0]
 800578a:	1d1a      	adds	r2, r3, #4
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	6032      	str	r2, [r6, #0]
 8005790:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005794:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005798:	2301      	movs	r3, #1
 800579a:	e09d      	b.n	80058d8 <_printf_i+0x1e8>
 800579c:	6833      	ldr	r3, [r6, #0]
 800579e:	6820      	ldr	r0, [r4, #0]
 80057a0:	1d19      	adds	r1, r3, #4
 80057a2:	6031      	str	r1, [r6, #0]
 80057a4:	0606      	lsls	r6, r0, #24
 80057a6:	d501      	bpl.n	80057ac <_printf_i+0xbc>
 80057a8:	681d      	ldr	r5, [r3, #0]
 80057aa:	e003      	b.n	80057b4 <_printf_i+0xc4>
 80057ac:	0645      	lsls	r5, r0, #25
 80057ae:	d5fb      	bpl.n	80057a8 <_printf_i+0xb8>
 80057b0:	f9b3 5000 	ldrsh.w	r5, [r3]
 80057b4:	2d00      	cmp	r5, #0
 80057b6:	da03      	bge.n	80057c0 <_printf_i+0xd0>
 80057b8:	232d      	movs	r3, #45	@ 0x2d
 80057ba:	426d      	negs	r5, r5
 80057bc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80057c0:	4859      	ldr	r0, [pc, #356]	@ (8005928 <_printf_i+0x238>)
 80057c2:	230a      	movs	r3, #10
 80057c4:	e011      	b.n	80057ea <_printf_i+0xfa>
 80057c6:	6821      	ldr	r1, [r4, #0]
 80057c8:	6833      	ldr	r3, [r6, #0]
 80057ca:	0608      	lsls	r0, r1, #24
 80057cc:	f853 5b04 	ldr.w	r5, [r3], #4
 80057d0:	d402      	bmi.n	80057d8 <_printf_i+0xe8>
 80057d2:	0649      	lsls	r1, r1, #25
 80057d4:	bf48      	it	mi
 80057d6:	b2ad      	uxthmi	r5, r5
 80057d8:	2f6f      	cmp	r7, #111	@ 0x6f
 80057da:	4853      	ldr	r0, [pc, #332]	@ (8005928 <_printf_i+0x238>)
 80057dc:	6033      	str	r3, [r6, #0]
 80057de:	bf14      	ite	ne
 80057e0:	230a      	movne	r3, #10
 80057e2:	2308      	moveq	r3, #8
 80057e4:	2100      	movs	r1, #0
 80057e6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80057ea:	6866      	ldr	r6, [r4, #4]
 80057ec:	60a6      	str	r6, [r4, #8]
 80057ee:	2e00      	cmp	r6, #0
 80057f0:	bfa2      	ittt	ge
 80057f2:	6821      	ldrge	r1, [r4, #0]
 80057f4:	f021 0104 	bicge.w	r1, r1, #4
 80057f8:	6021      	strge	r1, [r4, #0]
 80057fa:	b90d      	cbnz	r5, 8005800 <_printf_i+0x110>
 80057fc:	2e00      	cmp	r6, #0
 80057fe:	d04b      	beq.n	8005898 <_printf_i+0x1a8>
 8005800:	4616      	mov	r6, r2
 8005802:	fbb5 f1f3 	udiv	r1, r5, r3
 8005806:	fb03 5711 	mls	r7, r3, r1, r5
 800580a:	5dc7      	ldrb	r7, [r0, r7]
 800580c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005810:	462f      	mov	r7, r5
 8005812:	42bb      	cmp	r3, r7
 8005814:	460d      	mov	r5, r1
 8005816:	d9f4      	bls.n	8005802 <_printf_i+0x112>
 8005818:	2b08      	cmp	r3, #8
 800581a:	d10b      	bne.n	8005834 <_printf_i+0x144>
 800581c:	6823      	ldr	r3, [r4, #0]
 800581e:	07df      	lsls	r7, r3, #31
 8005820:	d508      	bpl.n	8005834 <_printf_i+0x144>
 8005822:	6923      	ldr	r3, [r4, #16]
 8005824:	6861      	ldr	r1, [r4, #4]
 8005826:	4299      	cmp	r1, r3
 8005828:	bfde      	ittt	le
 800582a:	2330      	movle	r3, #48	@ 0x30
 800582c:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005830:	f106 36ff 	addle.w	r6, r6, #4294967295
 8005834:	1b92      	subs	r2, r2, r6
 8005836:	6122      	str	r2, [r4, #16]
 8005838:	f8cd a000 	str.w	sl, [sp]
 800583c:	464b      	mov	r3, r9
 800583e:	aa03      	add	r2, sp, #12
 8005840:	4621      	mov	r1, r4
 8005842:	4640      	mov	r0, r8
 8005844:	f7ff fee6 	bl	8005614 <_printf_common>
 8005848:	3001      	adds	r0, #1
 800584a:	d14a      	bne.n	80058e2 <_printf_i+0x1f2>
 800584c:	f04f 30ff 	mov.w	r0, #4294967295
 8005850:	b004      	add	sp, #16
 8005852:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005856:	6823      	ldr	r3, [r4, #0]
 8005858:	f043 0320 	orr.w	r3, r3, #32
 800585c:	6023      	str	r3, [r4, #0]
 800585e:	4833      	ldr	r0, [pc, #204]	@ (800592c <_printf_i+0x23c>)
 8005860:	2778      	movs	r7, #120	@ 0x78
 8005862:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005866:	6823      	ldr	r3, [r4, #0]
 8005868:	6831      	ldr	r1, [r6, #0]
 800586a:	061f      	lsls	r7, r3, #24
 800586c:	f851 5b04 	ldr.w	r5, [r1], #4
 8005870:	d402      	bmi.n	8005878 <_printf_i+0x188>
 8005872:	065f      	lsls	r7, r3, #25
 8005874:	bf48      	it	mi
 8005876:	b2ad      	uxthmi	r5, r5
 8005878:	6031      	str	r1, [r6, #0]
 800587a:	07d9      	lsls	r1, r3, #31
 800587c:	bf44      	itt	mi
 800587e:	f043 0320 	orrmi.w	r3, r3, #32
 8005882:	6023      	strmi	r3, [r4, #0]
 8005884:	b11d      	cbz	r5, 800588e <_printf_i+0x19e>
 8005886:	2310      	movs	r3, #16
 8005888:	e7ac      	b.n	80057e4 <_printf_i+0xf4>
 800588a:	4827      	ldr	r0, [pc, #156]	@ (8005928 <_printf_i+0x238>)
 800588c:	e7e9      	b.n	8005862 <_printf_i+0x172>
 800588e:	6823      	ldr	r3, [r4, #0]
 8005890:	f023 0320 	bic.w	r3, r3, #32
 8005894:	6023      	str	r3, [r4, #0]
 8005896:	e7f6      	b.n	8005886 <_printf_i+0x196>
 8005898:	4616      	mov	r6, r2
 800589a:	e7bd      	b.n	8005818 <_printf_i+0x128>
 800589c:	6833      	ldr	r3, [r6, #0]
 800589e:	6825      	ldr	r5, [r4, #0]
 80058a0:	6961      	ldr	r1, [r4, #20]
 80058a2:	1d18      	adds	r0, r3, #4
 80058a4:	6030      	str	r0, [r6, #0]
 80058a6:	062e      	lsls	r6, r5, #24
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	d501      	bpl.n	80058b0 <_printf_i+0x1c0>
 80058ac:	6019      	str	r1, [r3, #0]
 80058ae:	e002      	b.n	80058b6 <_printf_i+0x1c6>
 80058b0:	0668      	lsls	r0, r5, #25
 80058b2:	d5fb      	bpl.n	80058ac <_printf_i+0x1bc>
 80058b4:	8019      	strh	r1, [r3, #0]
 80058b6:	2300      	movs	r3, #0
 80058b8:	6123      	str	r3, [r4, #16]
 80058ba:	4616      	mov	r6, r2
 80058bc:	e7bc      	b.n	8005838 <_printf_i+0x148>
 80058be:	6833      	ldr	r3, [r6, #0]
 80058c0:	1d1a      	adds	r2, r3, #4
 80058c2:	6032      	str	r2, [r6, #0]
 80058c4:	681e      	ldr	r6, [r3, #0]
 80058c6:	6862      	ldr	r2, [r4, #4]
 80058c8:	2100      	movs	r1, #0
 80058ca:	4630      	mov	r0, r6
 80058cc:	f7fa fc88 	bl	80001e0 <memchr>
 80058d0:	b108      	cbz	r0, 80058d6 <_printf_i+0x1e6>
 80058d2:	1b80      	subs	r0, r0, r6
 80058d4:	6060      	str	r0, [r4, #4]
 80058d6:	6863      	ldr	r3, [r4, #4]
 80058d8:	6123      	str	r3, [r4, #16]
 80058da:	2300      	movs	r3, #0
 80058dc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80058e0:	e7aa      	b.n	8005838 <_printf_i+0x148>
 80058e2:	6923      	ldr	r3, [r4, #16]
 80058e4:	4632      	mov	r2, r6
 80058e6:	4649      	mov	r1, r9
 80058e8:	4640      	mov	r0, r8
 80058ea:	47d0      	blx	sl
 80058ec:	3001      	adds	r0, #1
 80058ee:	d0ad      	beq.n	800584c <_printf_i+0x15c>
 80058f0:	6823      	ldr	r3, [r4, #0]
 80058f2:	079b      	lsls	r3, r3, #30
 80058f4:	d413      	bmi.n	800591e <_printf_i+0x22e>
 80058f6:	68e0      	ldr	r0, [r4, #12]
 80058f8:	9b03      	ldr	r3, [sp, #12]
 80058fa:	4298      	cmp	r0, r3
 80058fc:	bfb8      	it	lt
 80058fe:	4618      	movlt	r0, r3
 8005900:	e7a6      	b.n	8005850 <_printf_i+0x160>
 8005902:	2301      	movs	r3, #1
 8005904:	4632      	mov	r2, r6
 8005906:	4649      	mov	r1, r9
 8005908:	4640      	mov	r0, r8
 800590a:	47d0      	blx	sl
 800590c:	3001      	adds	r0, #1
 800590e:	d09d      	beq.n	800584c <_printf_i+0x15c>
 8005910:	3501      	adds	r5, #1
 8005912:	68e3      	ldr	r3, [r4, #12]
 8005914:	9903      	ldr	r1, [sp, #12]
 8005916:	1a5b      	subs	r3, r3, r1
 8005918:	42ab      	cmp	r3, r5
 800591a:	dcf2      	bgt.n	8005902 <_printf_i+0x212>
 800591c:	e7eb      	b.n	80058f6 <_printf_i+0x206>
 800591e:	2500      	movs	r5, #0
 8005920:	f104 0619 	add.w	r6, r4, #25
 8005924:	e7f5      	b.n	8005912 <_printf_i+0x222>
 8005926:	bf00      	nop
 8005928:	080079f2 	.word	0x080079f2
 800592c:	08007a03 	.word	0x08007a03

08005930 <std>:
 8005930:	2300      	movs	r3, #0
 8005932:	b510      	push	{r4, lr}
 8005934:	4604      	mov	r4, r0
 8005936:	e9c0 3300 	strd	r3, r3, [r0]
 800593a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800593e:	6083      	str	r3, [r0, #8]
 8005940:	8181      	strh	r1, [r0, #12]
 8005942:	6643      	str	r3, [r0, #100]	@ 0x64
 8005944:	81c2      	strh	r2, [r0, #14]
 8005946:	6183      	str	r3, [r0, #24]
 8005948:	4619      	mov	r1, r3
 800594a:	2208      	movs	r2, #8
 800594c:	305c      	adds	r0, #92	@ 0x5c
 800594e:	f000 f8f4 	bl	8005b3a <memset>
 8005952:	4b0d      	ldr	r3, [pc, #52]	@ (8005988 <std+0x58>)
 8005954:	6263      	str	r3, [r4, #36]	@ 0x24
 8005956:	4b0d      	ldr	r3, [pc, #52]	@ (800598c <std+0x5c>)
 8005958:	62a3      	str	r3, [r4, #40]	@ 0x28
 800595a:	4b0d      	ldr	r3, [pc, #52]	@ (8005990 <std+0x60>)
 800595c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800595e:	4b0d      	ldr	r3, [pc, #52]	@ (8005994 <std+0x64>)
 8005960:	6323      	str	r3, [r4, #48]	@ 0x30
 8005962:	4b0d      	ldr	r3, [pc, #52]	@ (8005998 <std+0x68>)
 8005964:	6224      	str	r4, [r4, #32]
 8005966:	429c      	cmp	r4, r3
 8005968:	d006      	beq.n	8005978 <std+0x48>
 800596a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800596e:	4294      	cmp	r4, r2
 8005970:	d002      	beq.n	8005978 <std+0x48>
 8005972:	33d0      	adds	r3, #208	@ 0xd0
 8005974:	429c      	cmp	r4, r3
 8005976:	d105      	bne.n	8005984 <std+0x54>
 8005978:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800597c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005980:	f000 b96a 	b.w	8005c58 <__retarget_lock_init_recursive>
 8005984:	bd10      	pop	{r4, pc}
 8005986:	bf00      	nop
 8005988:	08005ab5 	.word	0x08005ab5
 800598c:	08005ad7 	.word	0x08005ad7
 8005990:	08005b0f 	.word	0x08005b0f
 8005994:	08005b33 	.word	0x08005b33
 8005998:	20000350 	.word	0x20000350

0800599c <stdio_exit_handler>:
 800599c:	4a02      	ldr	r2, [pc, #8]	@ (80059a8 <stdio_exit_handler+0xc>)
 800599e:	4903      	ldr	r1, [pc, #12]	@ (80059ac <stdio_exit_handler+0x10>)
 80059a0:	4803      	ldr	r0, [pc, #12]	@ (80059b0 <stdio_exit_handler+0x14>)
 80059a2:	f000 b869 	b.w	8005a78 <_fwalk_sglue>
 80059a6:	bf00      	nop
 80059a8:	20000010 	.word	0x20000010
 80059ac:	08007305 	.word	0x08007305
 80059b0:	20000020 	.word	0x20000020

080059b4 <cleanup_stdio>:
 80059b4:	6841      	ldr	r1, [r0, #4]
 80059b6:	4b0c      	ldr	r3, [pc, #48]	@ (80059e8 <cleanup_stdio+0x34>)
 80059b8:	4299      	cmp	r1, r3
 80059ba:	b510      	push	{r4, lr}
 80059bc:	4604      	mov	r4, r0
 80059be:	d001      	beq.n	80059c4 <cleanup_stdio+0x10>
 80059c0:	f001 fca0 	bl	8007304 <_fflush_r>
 80059c4:	68a1      	ldr	r1, [r4, #8]
 80059c6:	4b09      	ldr	r3, [pc, #36]	@ (80059ec <cleanup_stdio+0x38>)
 80059c8:	4299      	cmp	r1, r3
 80059ca:	d002      	beq.n	80059d2 <cleanup_stdio+0x1e>
 80059cc:	4620      	mov	r0, r4
 80059ce:	f001 fc99 	bl	8007304 <_fflush_r>
 80059d2:	68e1      	ldr	r1, [r4, #12]
 80059d4:	4b06      	ldr	r3, [pc, #24]	@ (80059f0 <cleanup_stdio+0x3c>)
 80059d6:	4299      	cmp	r1, r3
 80059d8:	d004      	beq.n	80059e4 <cleanup_stdio+0x30>
 80059da:	4620      	mov	r0, r4
 80059dc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80059e0:	f001 bc90 	b.w	8007304 <_fflush_r>
 80059e4:	bd10      	pop	{r4, pc}
 80059e6:	bf00      	nop
 80059e8:	20000350 	.word	0x20000350
 80059ec:	200003b8 	.word	0x200003b8
 80059f0:	20000420 	.word	0x20000420

080059f4 <global_stdio_init.part.0>:
 80059f4:	b510      	push	{r4, lr}
 80059f6:	4b0b      	ldr	r3, [pc, #44]	@ (8005a24 <global_stdio_init.part.0+0x30>)
 80059f8:	4c0b      	ldr	r4, [pc, #44]	@ (8005a28 <global_stdio_init.part.0+0x34>)
 80059fa:	4a0c      	ldr	r2, [pc, #48]	@ (8005a2c <global_stdio_init.part.0+0x38>)
 80059fc:	601a      	str	r2, [r3, #0]
 80059fe:	4620      	mov	r0, r4
 8005a00:	2200      	movs	r2, #0
 8005a02:	2104      	movs	r1, #4
 8005a04:	f7ff ff94 	bl	8005930 <std>
 8005a08:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8005a0c:	2201      	movs	r2, #1
 8005a0e:	2109      	movs	r1, #9
 8005a10:	f7ff ff8e 	bl	8005930 <std>
 8005a14:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8005a18:	2202      	movs	r2, #2
 8005a1a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005a1e:	2112      	movs	r1, #18
 8005a20:	f7ff bf86 	b.w	8005930 <std>
 8005a24:	20000488 	.word	0x20000488
 8005a28:	20000350 	.word	0x20000350
 8005a2c:	0800599d 	.word	0x0800599d

08005a30 <__sfp_lock_acquire>:
 8005a30:	4801      	ldr	r0, [pc, #4]	@ (8005a38 <__sfp_lock_acquire+0x8>)
 8005a32:	f000 b912 	b.w	8005c5a <__retarget_lock_acquire_recursive>
 8005a36:	bf00      	nop
 8005a38:	20000491 	.word	0x20000491

08005a3c <__sfp_lock_release>:
 8005a3c:	4801      	ldr	r0, [pc, #4]	@ (8005a44 <__sfp_lock_release+0x8>)
 8005a3e:	f000 b90d 	b.w	8005c5c <__retarget_lock_release_recursive>
 8005a42:	bf00      	nop
 8005a44:	20000491 	.word	0x20000491

08005a48 <__sinit>:
 8005a48:	b510      	push	{r4, lr}
 8005a4a:	4604      	mov	r4, r0
 8005a4c:	f7ff fff0 	bl	8005a30 <__sfp_lock_acquire>
 8005a50:	6a23      	ldr	r3, [r4, #32]
 8005a52:	b11b      	cbz	r3, 8005a5c <__sinit+0x14>
 8005a54:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005a58:	f7ff bff0 	b.w	8005a3c <__sfp_lock_release>
 8005a5c:	4b04      	ldr	r3, [pc, #16]	@ (8005a70 <__sinit+0x28>)
 8005a5e:	6223      	str	r3, [r4, #32]
 8005a60:	4b04      	ldr	r3, [pc, #16]	@ (8005a74 <__sinit+0x2c>)
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	2b00      	cmp	r3, #0
 8005a66:	d1f5      	bne.n	8005a54 <__sinit+0xc>
 8005a68:	f7ff ffc4 	bl	80059f4 <global_stdio_init.part.0>
 8005a6c:	e7f2      	b.n	8005a54 <__sinit+0xc>
 8005a6e:	bf00      	nop
 8005a70:	080059b5 	.word	0x080059b5
 8005a74:	20000488 	.word	0x20000488

08005a78 <_fwalk_sglue>:
 8005a78:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005a7c:	4607      	mov	r7, r0
 8005a7e:	4688      	mov	r8, r1
 8005a80:	4614      	mov	r4, r2
 8005a82:	2600      	movs	r6, #0
 8005a84:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005a88:	f1b9 0901 	subs.w	r9, r9, #1
 8005a8c:	d505      	bpl.n	8005a9a <_fwalk_sglue+0x22>
 8005a8e:	6824      	ldr	r4, [r4, #0]
 8005a90:	2c00      	cmp	r4, #0
 8005a92:	d1f7      	bne.n	8005a84 <_fwalk_sglue+0xc>
 8005a94:	4630      	mov	r0, r6
 8005a96:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005a9a:	89ab      	ldrh	r3, [r5, #12]
 8005a9c:	2b01      	cmp	r3, #1
 8005a9e:	d907      	bls.n	8005ab0 <_fwalk_sglue+0x38>
 8005aa0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005aa4:	3301      	adds	r3, #1
 8005aa6:	d003      	beq.n	8005ab0 <_fwalk_sglue+0x38>
 8005aa8:	4629      	mov	r1, r5
 8005aaa:	4638      	mov	r0, r7
 8005aac:	47c0      	blx	r8
 8005aae:	4306      	orrs	r6, r0
 8005ab0:	3568      	adds	r5, #104	@ 0x68
 8005ab2:	e7e9      	b.n	8005a88 <_fwalk_sglue+0x10>

08005ab4 <__sread>:
 8005ab4:	b510      	push	{r4, lr}
 8005ab6:	460c      	mov	r4, r1
 8005ab8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005abc:	f000 f87e 	bl	8005bbc <_read_r>
 8005ac0:	2800      	cmp	r0, #0
 8005ac2:	bfab      	itete	ge
 8005ac4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8005ac6:	89a3      	ldrhlt	r3, [r4, #12]
 8005ac8:	181b      	addge	r3, r3, r0
 8005aca:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8005ace:	bfac      	ite	ge
 8005ad0:	6563      	strge	r3, [r4, #84]	@ 0x54
 8005ad2:	81a3      	strhlt	r3, [r4, #12]
 8005ad4:	bd10      	pop	{r4, pc}

08005ad6 <__swrite>:
 8005ad6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005ada:	461f      	mov	r7, r3
 8005adc:	898b      	ldrh	r3, [r1, #12]
 8005ade:	05db      	lsls	r3, r3, #23
 8005ae0:	4605      	mov	r5, r0
 8005ae2:	460c      	mov	r4, r1
 8005ae4:	4616      	mov	r6, r2
 8005ae6:	d505      	bpl.n	8005af4 <__swrite+0x1e>
 8005ae8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005aec:	2302      	movs	r3, #2
 8005aee:	2200      	movs	r2, #0
 8005af0:	f000 f852 	bl	8005b98 <_lseek_r>
 8005af4:	89a3      	ldrh	r3, [r4, #12]
 8005af6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005afa:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005afe:	81a3      	strh	r3, [r4, #12]
 8005b00:	4632      	mov	r2, r6
 8005b02:	463b      	mov	r3, r7
 8005b04:	4628      	mov	r0, r5
 8005b06:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005b0a:	f000 b869 	b.w	8005be0 <_write_r>

08005b0e <__sseek>:
 8005b0e:	b510      	push	{r4, lr}
 8005b10:	460c      	mov	r4, r1
 8005b12:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005b16:	f000 f83f 	bl	8005b98 <_lseek_r>
 8005b1a:	1c43      	adds	r3, r0, #1
 8005b1c:	89a3      	ldrh	r3, [r4, #12]
 8005b1e:	bf15      	itete	ne
 8005b20:	6560      	strne	r0, [r4, #84]	@ 0x54
 8005b22:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8005b26:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8005b2a:	81a3      	strheq	r3, [r4, #12]
 8005b2c:	bf18      	it	ne
 8005b2e:	81a3      	strhne	r3, [r4, #12]
 8005b30:	bd10      	pop	{r4, pc}

08005b32 <__sclose>:
 8005b32:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005b36:	f000 b81f 	b.w	8005b78 <_close_r>

08005b3a <memset>:
 8005b3a:	4402      	add	r2, r0
 8005b3c:	4603      	mov	r3, r0
 8005b3e:	4293      	cmp	r3, r2
 8005b40:	d100      	bne.n	8005b44 <memset+0xa>
 8005b42:	4770      	bx	lr
 8005b44:	f803 1b01 	strb.w	r1, [r3], #1
 8005b48:	e7f9      	b.n	8005b3e <memset+0x4>

08005b4a <strncmp>:
 8005b4a:	b510      	push	{r4, lr}
 8005b4c:	b16a      	cbz	r2, 8005b6a <strncmp+0x20>
 8005b4e:	3901      	subs	r1, #1
 8005b50:	1884      	adds	r4, r0, r2
 8005b52:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005b56:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8005b5a:	429a      	cmp	r2, r3
 8005b5c:	d103      	bne.n	8005b66 <strncmp+0x1c>
 8005b5e:	42a0      	cmp	r0, r4
 8005b60:	d001      	beq.n	8005b66 <strncmp+0x1c>
 8005b62:	2a00      	cmp	r2, #0
 8005b64:	d1f5      	bne.n	8005b52 <strncmp+0x8>
 8005b66:	1ad0      	subs	r0, r2, r3
 8005b68:	bd10      	pop	{r4, pc}
 8005b6a:	4610      	mov	r0, r2
 8005b6c:	e7fc      	b.n	8005b68 <strncmp+0x1e>
	...

08005b70 <_localeconv_r>:
 8005b70:	4800      	ldr	r0, [pc, #0]	@ (8005b74 <_localeconv_r+0x4>)
 8005b72:	4770      	bx	lr
 8005b74:	2000015c 	.word	0x2000015c

08005b78 <_close_r>:
 8005b78:	b538      	push	{r3, r4, r5, lr}
 8005b7a:	4d06      	ldr	r5, [pc, #24]	@ (8005b94 <_close_r+0x1c>)
 8005b7c:	2300      	movs	r3, #0
 8005b7e:	4604      	mov	r4, r0
 8005b80:	4608      	mov	r0, r1
 8005b82:	602b      	str	r3, [r5, #0]
 8005b84:	f7fb fe50 	bl	8001828 <_close>
 8005b88:	1c43      	adds	r3, r0, #1
 8005b8a:	d102      	bne.n	8005b92 <_close_r+0x1a>
 8005b8c:	682b      	ldr	r3, [r5, #0]
 8005b8e:	b103      	cbz	r3, 8005b92 <_close_r+0x1a>
 8005b90:	6023      	str	r3, [r4, #0]
 8005b92:	bd38      	pop	{r3, r4, r5, pc}
 8005b94:	2000048c 	.word	0x2000048c

08005b98 <_lseek_r>:
 8005b98:	b538      	push	{r3, r4, r5, lr}
 8005b9a:	4d07      	ldr	r5, [pc, #28]	@ (8005bb8 <_lseek_r+0x20>)
 8005b9c:	4604      	mov	r4, r0
 8005b9e:	4608      	mov	r0, r1
 8005ba0:	4611      	mov	r1, r2
 8005ba2:	2200      	movs	r2, #0
 8005ba4:	602a      	str	r2, [r5, #0]
 8005ba6:	461a      	mov	r2, r3
 8005ba8:	f7fb fe65 	bl	8001876 <_lseek>
 8005bac:	1c43      	adds	r3, r0, #1
 8005bae:	d102      	bne.n	8005bb6 <_lseek_r+0x1e>
 8005bb0:	682b      	ldr	r3, [r5, #0]
 8005bb2:	b103      	cbz	r3, 8005bb6 <_lseek_r+0x1e>
 8005bb4:	6023      	str	r3, [r4, #0]
 8005bb6:	bd38      	pop	{r3, r4, r5, pc}
 8005bb8:	2000048c 	.word	0x2000048c

08005bbc <_read_r>:
 8005bbc:	b538      	push	{r3, r4, r5, lr}
 8005bbe:	4d07      	ldr	r5, [pc, #28]	@ (8005bdc <_read_r+0x20>)
 8005bc0:	4604      	mov	r4, r0
 8005bc2:	4608      	mov	r0, r1
 8005bc4:	4611      	mov	r1, r2
 8005bc6:	2200      	movs	r2, #0
 8005bc8:	602a      	str	r2, [r5, #0]
 8005bca:	461a      	mov	r2, r3
 8005bcc:	f7fb fdf3 	bl	80017b6 <_read>
 8005bd0:	1c43      	adds	r3, r0, #1
 8005bd2:	d102      	bne.n	8005bda <_read_r+0x1e>
 8005bd4:	682b      	ldr	r3, [r5, #0]
 8005bd6:	b103      	cbz	r3, 8005bda <_read_r+0x1e>
 8005bd8:	6023      	str	r3, [r4, #0]
 8005bda:	bd38      	pop	{r3, r4, r5, pc}
 8005bdc:	2000048c 	.word	0x2000048c

08005be0 <_write_r>:
 8005be0:	b538      	push	{r3, r4, r5, lr}
 8005be2:	4d07      	ldr	r5, [pc, #28]	@ (8005c00 <_write_r+0x20>)
 8005be4:	4604      	mov	r4, r0
 8005be6:	4608      	mov	r0, r1
 8005be8:	4611      	mov	r1, r2
 8005bea:	2200      	movs	r2, #0
 8005bec:	602a      	str	r2, [r5, #0]
 8005bee:	461a      	mov	r2, r3
 8005bf0:	f7fb fdfe 	bl	80017f0 <_write>
 8005bf4:	1c43      	adds	r3, r0, #1
 8005bf6:	d102      	bne.n	8005bfe <_write_r+0x1e>
 8005bf8:	682b      	ldr	r3, [r5, #0]
 8005bfa:	b103      	cbz	r3, 8005bfe <_write_r+0x1e>
 8005bfc:	6023      	str	r3, [r4, #0]
 8005bfe:	bd38      	pop	{r3, r4, r5, pc}
 8005c00:	2000048c 	.word	0x2000048c

08005c04 <__errno>:
 8005c04:	4b01      	ldr	r3, [pc, #4]	@ (8005c0c <__errno+0x8>)
 8005c06:	6818      	ldr	r0, [r3, #0]
 8005c08:	4770      	bx	lr
 8005c0a:	bf00      	nop
 8005c0c:	2000001c 	.word	0x2000001c

08005c10 <__libc_init_array>:
 8005c10:	b570      	push	{r4, r5, r6, lr}
 8005c12:	4d0d      	ldr	r5, [pc, #52]	@ (8005c48 <__libc_init_array+0x38>)
 8005c14:	4c0d      	ldr	r4, [pc, #52]	@ (8005c4c <__libc_init_array+0x3c>)
 8005c16:	1b64      	subs	r4, r4, r5
 8005c18:	10a4      	asrs	r4, r4, #2
 8005c1a:	2600      	movs	r6, #0
 8005c1c:	42a6      	cmp	r6, r4
 8005c1e:	d109      	bne.n	8005c34 <__libc_init_array+0x24>
 8005c20:	4d0b      	ldr	r5, [pc, #44]	@ (8005c50 <__libc_init_array+0x40>)
 8005c22:	4c0c      	ldr	r4, [pc, #48]	@ (8005c54 <__libc_init_array+0x44>)
 8005c24:	f001 febc 	bl	80079a0 <_init>
 8005c28:	1b64      	subs	r4, r4, r5
 8005c2a:	10a4      	asrs	r4, r4, #2
 8005c2c:	2600      	movs	r6, #0
 8005c2e:	42a6      	cmp	r6, r4
 8005c30:	d105      	bne.n	8005c3e <__libc_init_array+0x2e>
 8005c32:	bd70      	pop	{r4, r5, r6, pc}
 8005c34:	f855 3b04 	ldr.w	r3, [r5], #4
 8005c38:	4798      	blx	r3
 8005c3a:	3601      	adds	r6, #1
 8005c3c:	e7ee      	b.n	8005c1c <__libc_init_array+0xc>
 8005c3e:	f855 3b04 	ldr.w	r3, [r5], #4
 8005c42:	4798      	blx	r3
 8005c44:	3601      	adds	r6, #1
 8005c46:	e7f2      	b.n	8005c2e <__libc_init_array+0x1e>
 8005c48:	08007d58 	.word	0x08007d58
 8005c4c:	08007d58 	.word	0x08007d58
 8005c50:	08007d58 	.word	0x08007d58
 8005c54:	08007d5c 	.word	0x08007d5c

08005c58 <__retarget_lock_init_recursive>:
 8005c58:	4770      	bx	lr

08005c5a <__retarget_lock_acquire_recursive>:
 8005c5a:	4770      	bx	lr

08005c5c <__retarget_lock_release_recursive>:
 8005c5c:	4770      	bx	lr

08005c5e <quorem>:
 8005c5e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005c62:	6903      	ldr	r3, [r0, #16]
 8005c64:	690c      	ldr	r4, [r1, #16]
 8005c66:	42a3      	cmp	r3, r4
 8005c68:	4607      	mov	r7, r0
 8005c6a:	db7e      	blt.n	8005d6a <quorem+0x10c>
 8005c6c:	3c01      	subs	r4, #1
 8005c6e:	f101 0814 	add.w	r8, r1, #20
 8005c72:	00a3      	lsls	r3, r4, #2
 8005c74:	f100 0514 	add.w	r5, r0, #20
 8005c78:	9300      	str	r3, [sp, #0]
 8005c7a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005c7e:	9301      	str	r3, [sp, #4]
 8005c80:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8005c84:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005c88:	3301      	adds	r3, #1
 8005c8a:	429a      	cmp	r2, r3
 8005c8c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8005c90:	fbb2 f6f3 	udiv	r6, r2, r3
 8005c94:	d32e      	bcc.n	8005cf4 <quorem+0x96>
 8005c96:	f04f 0a00 	mov.w	sl, #0
 8005c9a:	46c4      	mov	ip, r8
 8005c9c:	46ae      	mov	lr, r5
 8005c9e:	46d3      	mov	fp, sl
 8005ca0:	f85c 3b04 	ldr.w	r3, [ip], #4
 8005ca4:	b298      	uxth	r0, r3
 8005ca6:	fb06 a000 	mla	r0, r6, r0, sl
 8005caa:	0c02      	lsrs	r2, r0, #16
 8005cac:	0c1b      	lsrs	r3, r3, #16
 8005cae:	fb06 2303 	mla	r3, r6, r3, r2
 8005cb2:	f8de 2000 	ldr.w	r2, [lr]
 8005cb6:	b280      	uxth	r0, r0
 8005cb8:	b292      	uxth	r2, r2
 8005cba:	1a12      	subs	r2, r2, r0
 8005cbc:	445a      	add	r2, fp
 8005cbe:	f8de 0000 	ldr.w	r0, [lr]
 8005cc2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005cc6:	b29b      	uxth	r3, r3
 8005cc8:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8005ccc:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8005cd0:	b292      	uxth	r2, r2
 8005cd2:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8005cd6:	45e1      	cmp	r9, ip
 8005cd8:	f84e 2b04 	str.w	r2, [lr], #4
 8005cdc:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8005ce0:	d2de      	bcs.n	8005ca0 <quorem+0x42>
 8005ce2:	9b00      	ldr	r3, [sp, #0]
 8005ce4:	58eb      	ldr	r3, [r5, r3]
 8005ce6:	b92b      	cbnz	r3, 8005cf4 <quorem+0x96>
 8005ce8:	9b01      	ldr	r3, [sp, #4]
 8005cea:	3b04      	subs	r3, #4
 8005cec:	429d      	cmp	r5, r3
 8005cee:	461a      	mov	r2, r3
 8005cf0:	d32f      	bcc.n	8005d52 <quorem+0xf4>
 8005cf2:	613c      	str	r4, [r7, #16]
 8005cf4:	4638      	mov	r0, r7
 8005cf6:	f001 f979 	bl	8006fec <__mcmp>
 8005cfa:	2800      	cmp	r0, #0
 8005cfc:	db25      	blt.n	8005d4a <quorem+0xec>
 8005cfe:	4629      	mov	r1, r5
 8005d00:	2000      	movs	r0, #0
 8005d02:	f858 2b04 	ldr.w	r2, [r8], #4
 8005d06:	f8d1 c000 	ldr.w	ip, [r1]
 8005d0a:	fa1f fe82 	uxth.w	lr, r2
 8005d0e:	fa1f f38c 	uxth.w	r3, ip
 8005d12:	eba3 030e 	sub.w	r3, r3, lr
 8005d16:	4403      	add	r3, r0
 8005d18:	0c12      	lsrs	r2, r2, #16
 8005d1a:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8005d1e:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8005d22:	b29b      	uxth	r3, r3
 8005d24:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005d28:	45c1      	cmp	r9, r8
 8005d2a:	f841 3b04 	str.w	r3, [r1], #4
 8005d2e:	ea4f 4022 	mov.w	r0, r2, asr #16
 8005d32:	d2e6      	bcs.n	8005d02 <quorem+0xa4>
 8005d34:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005d38:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005d3c:	b922      	cbnz	r2, 8005d48 <quorem+0xea>
 8005d3e:	3b04      	subs	r3, #4
 8005d40:	429d      	cmp	r5, r3
 8005d42:	461a      	mov	r2, r3
 8005d44:	d30b      	bcc.n	8005d5e <quorem+0x100>
 8005d46:	613c      	str	r4, [r7, #16]
 8005d48:	3601      	adds	r6, #1
 8005d4a:	4630      	mov	r0, r6
 8005d4c:	b003      	add	sp, #12
 8005d4e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005d52:	6812      	ldr	r2, [r2, #0]
 8005d54:	3b04      	subs	r3, #4
 8005d56:	2a00      	cmp	r2, #0
 8005d58:	d1cb      	bne.n	8005cf2 <quorem+0x94>
 8005d5a:	3c01      	subs	r4, #1
 8005d5c:	e7c6      	b.n	8005cec <quorem+0x8e>
 8005d5e:	6812      	ldr	r2, [r2, #0]
 8005d60:	3b04      	subs	r3, #4
 8005d62:	2a00      	cmp	r2, #0
 8005d64:	d1ef      	bne.n	8005d46 <quorem+0xe8>
 8005d66:	3c01      	subs	r4, #1
 8005d68:	e7ea      	b.n	8005d40 <quorem+0xe2>
 8005d6a:	2000      	movs	r0, #0
 8005d6c:	e7ee      	b.n	8005d4c <quorem+0xee>
	...

08005d70 <_dtoa_r>:
 8005d70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005d74:	69c7      	ldr	r7, [r0, #28]
 8005d76:	b099      	sub	sp, #100	@ 0x64
 8005d78:	ed8d 0b02 	vstr	d0, [sp, #8]
 8005d7c:	ec55 4b10 	vmov	r4, r5, d0
 8005d80:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 8005d82:	9109      	str	r1, [sp, #36]	@ 0x24
 8005d84:	4683      	mov	fp, r0
 8005d86:	920e      	str	r2, [sp, #56]	@ 0x38
 8005d88:	9313      	str	r3, [sp, #76]	@ 0x4c
 8005d8a:	b97f      	cbnz	r7, 8005dac <_dtoa_r+0x3c>
 8005d8c:	2010      	movs	r0, #16
 8005d8e:	f000 fdfd 	bl	800698c <malloc>
 8005d92:	4602      	mov	r2, r0
 8005d94:	f8cb 001c 	str.w	r0, [fp, #28]
 8005d98:	b920      	cbnz	r0, 8005da4 <_dtoa_r+0x34>
 8005d9a:	4ba7      	ldr	r3, [pc, #668]	@ (8006038 <_dtoa_r+0x2c8>)
 8005d9c:	21ef      	movs	r1, #239	@ 0xef
 8005d9e:	48a7      	ldr	r0, [pc, #668]	@ (800603c <_dtoa_r+0x2cc>)
 8005da0:	f001 faf6 	bl	8007390 <__assert_func>
 8005da4:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8005da8:	6007      	str	r7, [r0, #0]
 8005daa:	60c7      	str	r7, [r0, #12]
 8005dac:	f8db 301c 	ldr.w	r3, [fp, #28]
 8005db0:	6819      	ldr	r1, [r3, #0]
 8005db2:	b159      	cbz	r1, 8005dcc <_dtoa_r+0x5c>
 8005db4:	685a      	ldr	r2, [r3, #4]
 8005db6:	604a      	str	r2, [r1, #4]
 8005db8:	2301      	movs	r3, #1
 8005dba:	4093      	lsls	r3, r2
 8005dbc:	608b      	str	r3, [r1, #8]
 8005dbe:	4658      	mov	r0, fp
 8005dc0:	f000 feda 	bl	8006b78 <_Bfree>
 8005dc4:	f8db 301c 	ldr.w	r3, [fp, #28]
 8005dc8:	2200      	movs	r2, #0
 8005dca:	601a      	str	r2, [r3, #0]
 8005dcc:	1e2b      	subs	r3, r5, #0
 8005dce:	bfb9      	ittee	lt
 8005dd0:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8005dd4:	9303      	strlt	r3, [sp, #12]
 8005dd6:	2300      	movge	r3, #0
 8005dd8:	6033      	strge	r3, [r6, #0]
 8005dda:	9f03      	ldr	r7, [sp, #12]
 8005ddc:	4b98      	ldr	r3, [pc, #608]	@ (8006040 <_dtoa_r+0x2d0>)
 8005dde:	bfbc      	itt	lt
 8005de0:	2201      	movlt	r2, #1
 8005de2:	6032      	strlt	r2, [r6, #0]
 8005de4:	43bb      	bics	r3, r7
 8005de6:	d112      	bne.n	8005e0e <_dtoa_r+0x9e>
 8005de8:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8005dea:	f242 730f 	movw	r3, #9999	@ 0x270f
 8005dee:	6013      	str	r3, [r2, #0]
 8005df0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8005df4:	4323      	orrs	r3, r4
 8005df6:	f000 854d 	beq.w	8006894 <_dtoa_r+0xb24>
 8005dfa:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8005dfc:	f8df a254 	ldr.w	sl, [pc, #596]	@ 8006054 <_dtoa_r+0x2e4>
 8005e00:	2b00      	cmp	r3, #0
 8005e02:	f000 854f 	beq.w	80068a4 <_dtoa_r+0xb34>
 8005e06:	f10a 0303 	add.w	r3, sl, #3
 8005e0a:	f000 bd49 	b.w	80068a0 <_dtoa_r+0xb30>
 8005e0e:	ed9d 7b02 	vldr	d7, [sp, #8]
 8005e12:	2200      	movs	r2, #0
 8005e14:	ec51 0b17 	vmov	r0, r1, d7
 8005e18:	2300      	movs	r3, #0
 8005e1a:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 8005e1e:	f7fa fe5b 	bl	8000ad8 <__aeabi_dcmpeq>
 8005e22:	4680      	mov	r8, r0
 8005e24:	b158      	cbz	r0, 8005e3e <_dtoa_r+0xce>
 8005e26:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8005e28:	2301      	movs	r3, #1
 8005e2a:	6013      	str	r3, [r2, #0]
 8005e2c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8005e2e:	b113      	cbz	r3, 8005e36 <_dtoa_r+0xc6>
 8005e30:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8005e32:	4b84      	ldr	r3, [pc, #528]	@ (8006044 <_dtoa_r+0x2d4>)
 8005e34:	6013      	str	r3, [r2, #0]
 8005e36:	f8df a220 	ldr.w	sl, [pc, #544]	@ 8006058 <_dtoa_r+0x2e8>
 8005e3a:	f000 bd33 	b.w	80068a4 <_dtoa_r+0xb34>
 8005e3e:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8005e42:	aa16      	add	r2, sp, #88	@ 0x58
 8005e44:	a917      	add	r1, sp, #92	@ 0x5c
 8005e46:	4658      	mov	r0, fp
 8005e48:	f001 f980 	bl	800714c <__d2b>
 8005e4c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8005e50:	4681      	mov	r9, r0
 8005e52:	2e00      	cmp	r6, #0
 8005e54:	d077      	beq.n	8005f46 <_dtoa_r+0x1d6>
 8005e56:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005e58:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 8005e5c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005e60:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005e64:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8005e68:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8005e6c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8005e70:	4619      	mov	r1, r3
 8005e72:	2200      	movs	r2, #0
 8005e74:	4b74      	ldr	r3, [pc, #464]	@ (8006048 <_dtoa_r+0x2d8>)
 8005e76:	f7fa fa0f 	bl	8000298 <__aeabi_dsub>
 8005e7a:	a369      	add	r3, pc, #420	@ (adr r3, 8006020 <_dtoa_r+0x2b0>)
 8005e7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e80:	f7fa fbc2 	bl	8000608 <__aeabi_dmul>
 8005e84:	a368      	add	r3, pc, #416	@ (adr r3, 8006028 <_dtoa_r+0x2b8>)
 8005e86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e8a:	f7fa fa07 	bl	800029c <__adddf3>
 8005e8e:	4604      	mov	r4, r0
 8005e90:	4630      	mov	r0, r6
 8005e92:	460d      	mov	r5, r1
 8005e94:	f7fa fb4e 	bl	8000534 <__aeabi_i2d>
 8005e98:	a365      	add	r3, pc, #404	@ (adr r3, 8006030 <_dtoa_r+0x2c0>)
 8005e9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e9e:	f7fa fbb3 	bl	8000608 <__aeabi_dmul>
 8005ea2:	4602      	mov	r2, r0
 8005ea4:	460b      	mov	r3, r1
 8005ea6:	4620      	mov	r0, r4
 8005ea8:	4629      	mov	r1, r5
 8005eaa:	f7fa f9f7 	bl	800029c <__adddf3>
 8005eae:	4604      	mov	r4, r0
 8005eb0:	460d      	mov	r5, r1
 8005eb2:	f7fa fe59 	bl	8000b68 <__aeabi_d2iz>
 8005eb6:	2200      	movs	r2, #0
 8005eb8:	4607      	mov	r7, r0
 8005eba:	2300      	movs	r3, #0
 8005ebc:	4620      	mov	r0, r4
 8005ebe:	4629      	mov	r1, r5
 8005ec0:	f7fa fe14 	bl	8000aec <__aeabi_dcmplt>
 8005ec4:	b140      	cbz	r0, 8005ed8 <_dtoa_r+0x168>
 8005ec6:	4638      	mov	r0, r7
 8005ec8:	f7fa fb34 	bl	8000534 <__aeabi_i2d>
 8005ecc:	4622      	mov	r2, r4
 8005ece:	462b      	mov	r3, r5
 8005ed0:	f7fa fe02 	bl	8000ad8 <__aeabi_dcmpeq>
 8005ed4:	b900      	cbnz	r0, 8005ed8 <_dtoa_r+0x168>
 8005ed6:	3f01      	subs	r7, #1
 8005ed8:	2f16      	cmp	r7, #22
 8005eda:	d851      	bhi.n	8005f80 <_dtoa_r+0x210>
 8005edc:	4b5b      	ldr	r3, [pc, #364]	@ (800604c <_dtoa_r+0x2dc>)
 8005ede:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8005ee2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ee6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005eea:	f7fa fdff 	bl	8000aec <__aeabi_dcmplt>
 8005eee:	2800      	cmp	r0, #0
 8005ef0:	d048      	beq.n	8005f84 <_dtoa_r+0x214>
 8005ef2:	3f01      	subs	r7, #1
 8005ef4:	2300      	movs	r3, #0
 8005ef6:	9312      	str	r3, [sp, #72]	@ 0x48
 8005ef8:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8005efa:	1b9b      	subs	r3, r3, r6
 8005efc:	1e5a      	subs	r2, r3, #1
 8005efe:	bf44      	itt	mi
 8005f00:	f1c3 0801 	rsbmi	r8, r3, #1
 8005f04:	2300      	movmi	r3, #0
 8005f06:	9208      	str	r2, [sp, #32]
 8005f08:	bf54      	ite	pl
 8005f0a:	f04f 0800 	movpl.w	r8, #0
 8005f0e:	9308      	strmi	r3, [sp, #32]
 8005f10:	2f00      	cmp	r7, #0
 8005f12:	db39      	blt.n	8005f88 <_dtoa_r+0x218>
 8005f14:	9b08      	ldr	r3, [sp, #32]
 8005f16:	970f      	str	r7, [sp, #60]	@ 0x3c
 8005f18:	443b      	add	r3, r7
 8005f1a:	9308      	str	r3, [sp, #32]
 8005f1c:	2300      	movs	r3, #0
 8005f1e:	930a      	str	r3, [sp, #40]	@ 0x28
 8005f20:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005f22:	2b09      	cmp	r3, #9
 8005f24:	d864      	bhi.n	8005ff0 <_dtoa_r+0x280>
 8005f26:	2b05      	cmp	r3, #5
 8005f28:	bfc4      	itt	gt
 8005f2a:	3b04      	subgt	r3, #4
 8005f2c:	9309      	strgt	r3, [sp, #36]	@ 0x24
 8005f2e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005f30:	f1a3 0302 	sub.w	r3, r3, #2
 8005f34:	bfcc      	ite	gt
 8005f36:	2400      	movgt	r4, #0
 8005f38:	2401      	movle	r4, #1
 8005f3a:	2b03      	cmp	r3, #3
 8005f3c:	d863      	bhi.n	8006006 <_dtoa_r+0x296>
 8005f3e:	e8df f003 	tbb	[pc, r3]
 8005f42:	372a      	.short	0x372a
 8005f44:	5535      	.short	0x5535
 8005f46:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 8005f4a:	441e      	add	r6, r3
 8005f4c:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8005f50:	2b20      	cmp	r3, #32
 8005f52:	bfc1      	itttt	gt
 8005f54:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8005f58:	409f      	lslgt	r7, r3
 8005f5a:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8005f5e:	fa24 f303 	lsrgt.w	r3, r4, r3
 8005f62:	bfd6      	itet	le
 8005f64:	f1c3 0320 	rsble	r3, r3, #32
 8005f68:	ea47 0003 	orrgt.w	r0, r7, r3
 8005f6c:	fa04 f003 	lslle.w	r0, r4, r3
 8005f70:	f7fa fad0 	bl	8000514 <__aeabi_ui2d>
 8005f74:	2201      	movs	r2, #1
 8005f76:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8005f7a:	3e01      	subs	r6, #1
 8005f7c:	9214      	str	r2, [sp, #80]	@ 0x50
 8005f7e:	e777      	b.n	8005e70 <_dtoa_r+0x100>
 8005f80:	2301      	movs	r3, #1
 8005f82:	e7b8      	b.n	8005ef6 <_dtoa_r+0x186>
 8005f84:	9012      	str	r0, [sp, #72]	@ 0x48
 8005f86:	e7b7      	b.n	8005ef8 <_dtoa_r+0x188>
 8005f88:	427b      	negs	r3, r7
 8005f8a:	930a      	str	r3, [sp, #40]	@ 0x28
 8005f8c:	2300      	movs	r3, #0
 8005f8e:	eba8 0807 	sub.w	r8, r8, r7
 8005f92:	930f      	str	r3, [sp, #60]	@ 0x3c
 8005f94:	e7c4      	b.n	8005f20 <_dtoa_r+0x1b0>
 8005f96:	2300      	movs	r3, #0
 8005f98:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005f9a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005f9c:	2b00      	cmp	r3, #0
 8005f9e:	dc35      	bgt.n	800600c <_dtoa_r+0x29c>
 8005fa0:	2301      	movs	r3, #1
 8005fa2:	9300      	str	r3, [sp, #0]
 8005fa4:	9307      	str	r3, [sp, #28]
 8005fa6:	461a      	mov	r2, r3
 8005fa8:	920e      	str	r2, [sp, #56]	@ 0x38
 8005faa:	e00b      	b.n	8005fc4 <_dtoa_r+0x254>
 8005fac:	2301      	movs	r3, #1
 8005fae:	e7f3      	b.n	8005f98 <_dtoa_r+0x228>
 8005fb0:	2300      	movs	r3, #0
 8005fb2:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005fb4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005fb6:	18fb      	adds	r3, r7, r3
 8005fb8:	9300      	str	r3, [sp, #0]
 8005fba:	3301      	adds	r3, #1
 8005fbc:	2b01      	cmp	r3, #1
 8005fbe:	9307      	str	r3, [sp, #28]
 8005fc0:	bfb8      	it	lt
 8005fc2:	2301      	movlt	r3, #1
 8005fc4:	f8db 001c 	ldr.w	r0, [fp, #28]
 8005fc8:	2100      	movs	r1, #0
 8005fca:	2204      	movs	r2, #4
 8005fcc:	f102 0514 	add.w	r5, r2, #20
 8005fd0:	429d      	cmp	r5, r3
 8005fd2:	d91f      	bls.n	8006014 <_dtoa_r+0x2a4>
 8005fd4:	6041      	str	r1, [r0, #4]
 8005fd6:	4658      	mov	r0, fp
 8005fd8:	f000 fd8e 	bl	8006af8 <_Balloc>
 8005fdc:	4682      	mov	sl, r0
 8005fde:	2800      	cmp	r0, #0
 8005fe0:	d13c      	bne.n	800605c <_dtoa_r+0x2ec>
 8005fe2:	4b1b      	ldr	r3, [pc, #108]	@ (8006050 <_dtoa_r+0x2e0>)
 8005fe4:	4602      	mov	r2, r0
 8005fe6:	f240 11af 	movw	r1, #431	@ 0x1af
 8005fea:	e6d8      	b.n	8005d9e <_dtoa_r+0x2e>
 8005fec:	2301      	movs	r3, #1
 8005fee:	e7e0      	b.n	8005fb2 <_dtoa_r+0x242>
 8005ff0:	2401      	movs	r4, #1
 8005ff2:	2300      	movs	r3, #0
 8005ff4:	9309      	str	r3, [sp, #36]	@ 0x24
 8005ff6:	940b      	str	r4, [sp, #44]	@ 0x2c
 8005ff8:	f04f 33ff 	mov.w	r3, #4294967295
 8005ffc:	9300      	str	r3, [sp, #0]
 8005ffe:	9307      	str	r3, [sp, #28]
 8006000:	2200      	movs	r2, #0
 8006002:	2312      	movs	r3, #18
 8006004:	e7d0      	b.n	8005fa8 <_dtoa_r+0x238>
 8006006:	2301      	movs	r3, #1
 8006008:	930b      	str	r3, [sp, #44]	@ 0x2c
 800600a:	e7f5      	b.n	8005ff8 <_dtoa_r+0x288>
 800600c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800600e:	9300      	str	r3, [sp, #0]
 8006010:	9307      	str	r3, [sp, #28]
 8006012:	e7d7      	b.n	8005fc4 <_dtoa_r+0x254>
 8006014:	3101      	adds	r1, #1
 8006016:	0052      	lsls	r2, r2, #1
 8006018:	e7d8      	b.n	8005fcc <_dtoa_r+0x25c>
 800601a:	bf00      	nop
 800601c:	f3af 8000 	nop.w
 8006020:	636f4361 	.word	0x636f4361
 8006024:	3fd287a7 	.word	0x3fd287a7
 8006028:	8b60c8b3 	.word	0x8b60c8b3
 800602c:	3fc68a28 	.word	0x3fc68a28
 8006030:	509f79fb 	.word	0x509f79fb
 8006034:	3fd34413 	.word	0x3fd34413
 8006038:	08007a21 	.word	0x08007a21
 800603c:	08007a38 	.word	0x08007a38
 8006040:	7ff00000 	.word	0x7ff00000
 8006044:	080079f1 	.word	0x080079f1
 8006048:	3ff80000 	.word	0x3ff80000
 800604c:	08007b30 	.word	0x08007b30
 8006050:	08007a90 	.word	0x08007a90
 8006054:	08007a1d 	.word	0x08007a1d
 8006058:	080079f0 	.word	0x080079f0
 800605c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8006060:	6018      	str	r0, [r3, #0]
 8006062:	9b07      	ldr	r3, [sp, #28]
 8006064:	2b0e      	cmp	r3, #14
 8006066:	f200 80a4 	bhi.w	80061b2 <_dtoa_r+0x442>
 800606a:	2c00      	cmp	r4, #0
 800606c:	f000 80a1 	beq.w	80061b2 <_dtoa_r+0x442>
 8006070:	2f00      	cmp	r7, #0
 8006072:	dd33      	ble.n	80060dc <_dtoa_r+0x36c>
 8006074:	4bad      	ldr	r3, [pc, #692]	@ (800632c <_dtoa_r+0x5bc>)
 8006076:	f007 020f 	and.w	r2, r7, #15
 800607a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800607e:	ed93 7b00 	vldr	d7, [r3]
 8006082:	05f8      	lsls	r0, r7, #23
 8006084:	ed8d 7b04 	vstr	d7, [sp, #16]
 8006088:	ea4f 1427 	mov.w	r4, r7, asr #4
 800608c:	d516      	bpl.n	80060bc <_dtoa_r+0x34c>
 800608e:	4ba8      	ldr	r3, [pc, #672]	@ (8006330 <_dtoa_r+0x5c0>)
 8006090:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006094:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006098:	f7fa fbe0 	bl	800085c <__aeabi_ddiv>
 800609c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80060a0:	f004 040f 	and.w	r4, r4, #15
 80060a4:	2603      	movs	r6, #3
 80060a6:	4da2      	ldr	r5, [pc, #648]	@ (8006330 <_dtoa_r+0x5c0>)
 80060a8:	b954      	cbnz	r4, 80060c0 <_dtoa_r+0x350>
 80060aa:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80060ae:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80060b2:	f7fa fbd3 	bl	800085c <__aeabi_ddiv>
 80060b6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80060ba:	e028      	b.n	800610e <_dtoa_r+0x39e>
 80060bc:	2602      	movs	r6, #2
 80060be:	e7f2      	b.n	80060a6 <_dtoa_r+0x336>
 80060c0:	07e1      	lsls	r1, r4, #31
 80060c2:	d508      	bpl.n	80060d6 <_dtoa_r+0x366>
 80060c4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80060c8:	e9d5 2300 	ldrd	r2, r3, [r5]
 80060cc:	f7fa fa9c 	bl	8000608 <__aeabi_dmul>
 80060d0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80060d4:	3601      	adds	r6, #1
 80060d6:	1064      	asrs	r4, r4, #1
 80060d8:	3508      	adds	r5, #8
 80060da:	e7e5      	b.n	80060a8 <_dtoa_r+0x338>
 80060dc:	f000 80d2 	beq.w	8006284 <_dtoa_r+0x514>
 80060e0:	427c      	negs	r4, r7
 80060e2:	4b92      	ldr	r3, [pc, #584]	@ (800632c <_dtoa_r+0x5bc>)
 80060e4:	4d92      	ldr	r5, [pc, #584]	@ (8006330 <_dtoa_r+0x5c0>)
 80060e6:	f004 020f 	and.w	r2, r4, #15
 80060ea:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80060ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80060f2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80060f6:	f7fa fa87 	bl	8000608 <__aeabi_dmul>
 80060fa:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80060fe:	1124      	asrs	r4, r4, #4
 8006100:	2300      	movs	r3, #0
 8006102:	2602      	movs	r6, #2
 8006104:	2c00      	cmp	r4, #0
 8006106:	f040 80b2 	bne.w	800626e <_dtoa_r+0x4fe>
 800610a:	2b00      	cmp	r3, #0
 800610c:	d1d3      	bne.n	80060b6 <_dtoa_r+0x346>
 800610e:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8006110:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8006114:	2b00      	cmp	r3, #0
 8006116:	f000 80b7 	beq.w	8006288 <_dtoa_r+0x518>
 800611a:	4b86      	ldr	r3, [pc, #536]	@ (8006334 <_dtoa_r+0x5c4>)
 800611c:	2200      	movs	r2, #0
 800611e:	4620      	mov	r0, r4
 8006120:	4629      	mov	r1, r5
 8006122:	f7fa fce3 	bl	8000aec <__aeabi_dcmplt>
 8006126:	2800      	cmp	r0, #0
 8006128:	f000 80ae 	beq.w	8006288 <_dtoa_r+0x518>
 800612c:	9b07      	ldr	r3, [sp, #28]
 800612e:	2b00      	cmp	r3, #0
 8006130:	f000 80aa 	beq.w	8006288 <_dtoa_r+0x518>
 8006134:	9b00      	ldr	r3, [sp, #0]
 8006136:	2b00      	cmp	r3, #0
 8006138:	dd37      	ble.n	80061aa <_dtoa_r+0x43a>
 800613a:	1e7b      	subs	r3, r7, #1
 800613c:	9304      	str	r3, [sp, #16]
 800613e:	4620      	mov	r0, r4
 8006140:	4b7d      	ldr	r3, [pc, #500]	@ (8006338 <_dtoa_r+0x5c8>)
 8006142:	2200      	movs	r2, #0
 8006144:	4629      	mov	r1, r5
 8006146:	f7fa fa5f 	bl	8000608 <__aeabi_dmul>
 800614a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800614e:	9c00      	ldr	r4, [sp, #0]
 8006150:	3601      	adds	r6, #1
 8006152:	4630      	mov	r0, r6
 8006154:	f7fa f9ee 	bl	8000534 <__aeabi_i2d>
 8006158:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800615c:	f7fa fa54 	bl	8000608 <__aeabi_dmul>
 8006160:	4b76      	ldr	r3, [pc, #472]	@ (800633c <_dtoa_r+0x5cc>)
 8006162:	2200      	movs	r2, #0
 8006164:	f7fa f89a 	bl	800029c <__adddf3>
 8006168:	4605      	mov	r5, r0
 800616a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800616e:	2c00      	cmp	r4, #0
 8006170:	f040 808d 	bne.w	800628e <_dtoa_r+0x51e>
 8006174:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006178:	4b71      	ldr	r3, [pc, #452]	@ (8006340 <_dtoa_r+0x5d0>)
 800617a:	2200      	movs	r2, #0
 800617c:	f7fa f88c 	bl	8000298 <__aeabi_dsub>
 8006180:	4602      	mov	r2, r0
 8006182:	460b      	mov	r3, r1
 8006184:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006188:	462a      	mov	r2, r5
 800618a:	4633      	mov	r3, r6
 800618c:	f7fa fccc 	bl	8000b28 <__aeabi_dcmpgt>
 8006190:	2800      	cmp	r0, #0
 8006192:	f040 828b 	bne.w	80066ac <_dtoa_r+0x93c>
 8006196:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800619a:	462a      	mov	r2, r5
 800619c:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80061a0:	f7fa fca4 	bl	8000aec <__aeabi_dcmplt>
 80061a4:	2800      	cmp	r0, #0
 80061a6:	f040 8128 	bne.w	80063fa <_dtoa_r+0x68a>
 80061aa:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 80061ae:	e9cd 3402 	strd	r3, r4, [sp, #8]
 80061b2:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80061b4:	2b00      	cmp	r3, #0
 80061b6:	f2c0 815a 	blt.w	800646e <_dtoa_r+0x6fe>
 80061ba:	2f0e      	cmp	r7, #14
 80061bc:	f300 8157 	bgt.w	800646e <_dtoa_r+0x6fe>
 80061c0:	4b5a      	ldr	r3, [pc, #360]	@ (800632c <_dtoa_r+0x5bc>)
 80061c2:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80061c6:	ed93 7b00 	vldr	d7, [r3]
 80061ca:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80061cc:	2b00      	cmp	r3, #0
 80061ce:	ed8d 7b00 	vstr	d7, [sp]
 80061d2:	da03      	bge.n	80061dc <_dtoa_r+0x46c>
 80061d4:	9b07      	ldr	r3, [sp, #28]
 80061d6:	2b00      	cmp	r3, #0
 80061d8:	f340 8101 	ble.w	80063de <_dtoa_r+0x66e>
 80061dc:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 80061e0:	4656      	mov	r6, sl
 80061e2:	e9dd 2300 	ldrd	r2, r3, [sp]
 80061e6:	4620      	mov	r0, r4
 80061e8:	4629      	mov	r1, r5
 80061ea:	f7fa fb37 	bl	800085c <__aeabi_ddiv>
 80061ee:	f7fa fcbb 	bl	8000b68 <__aeabi_d2iz>
 80061f2:	4680      	mov	r8, r0
 80061f4:	f7fa f99e 	bl	8000534 <__aeabi_i2d>
 80061f8:	e9dd 2300 	ldrd	r2, r3, [sp]
 80061fc:	f7fa fa04 	bl	8000608 <__aeabi_dmul>
 8006200:	4602      	mov	r2, r0
 8006202:	460b      	mov	r3, r1
 8006204:	4620      	mov	r0, r4
 8006206:	4629      	mov	r1, r5
 8006208:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800620c:	f7fa f844 	bl	8000298 <__aeabi_dsub>
 8006210:	f806 4b01 	strb.w	r4, [r6], #1
 8006214:	9d07      	ldr	r5, [sp, #28]
 8006216:	eba6 040a 	sub.w	r4, r6, sl
 800621a:	42a5      	cmp	r5, r4
 800621c:	4602      	mov	r2, r0
 800621e:	460b      	mov	r3, r1
 8006220:	f040 8117 	bne.w	8006452 <_dtoa_r+0x6e2>
 8006224:	f7fa f83a 	bl	800029c <__adddf3>
 8006228:	e9dd 2300 	ldrd	r2, r3, [sp]
 800622c:	4604      	mov	r4, r0
 800622e:	460d      	mov	r5, r1
 8006230:	f7fa fc7a 	bl	8000b28 <__aeabi_dcmpgt>
 8006234:	2800      	cmp	r0, #0
 8006236:	f040 80f9 	bne.w	800642c <_dtoa_r+0x6bc>
 800623a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800623e:	4620      	mov	r0, r4
 8006240:	4629      	mov	r1, r5
 8006242:	f7fa fc49 	bl	8000ad8 <__aeabi_dcmpeq>
 8006246:	b118      	cbz	r0, 8006250 <_dtoa_r+0x4e0>
 8006248:	f018 0f01 	tst.w	r8, #1
 800624c:	f040 80ee 	bne.w	800642c <_dtoa_r+0x6bc>
 8006250:	4649      	mov	r1, r9
 8006252:	4658      	mov	r0, fp
 8006254:	f000 fc90 	bl	8006b78 <_Bfree>
 8006258:	2300      	movs	r3, #0
 800625a:	7033      	strb	r3, [r6, #0]
 800625c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800625e:	3701      	adds	r7, #1
 8006260:	601f      	str	r7, [r3, #0]
 8006262:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8006264:	2b00      	cmp	r3, #0
 8006266:	f000 831d 	beq.w	80068a4 <_dtoa_r+0xb34>
 800626a:	601e      	str	r6, [r3, #0]
 800626c:	e31a      	b.n	80068a4 <_dtoa_r+0xb34>
 800626e:	07e2      	lsls	r2, r4, #31
 8006270:	d505      	bpl.n	800627e <_dtoa_r+0x50e>
 8006272:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006276:	f7fa f9c7 	bl	8000608 <__aeabi_dmul>
 800627a:	3601      	adds	r6, #1
 800627c:	2301      	movs	r3, #1
 800627e:	1064      	asrs	r4, r4, #1
 8006280:	3508      	adds	r5, #8
 8006282:	e73f      	b.n	8006104 <_dtoa_r+0x394>
 8006284:	2602      	movs	r6, #2
 8006286:	e742      	b.n	800610e <_dtoa_r+0x39e>
 8006288:	9c07      	ldr	r4, [sp, #28]
 800628a:	9704      	str	r7, [sp, #16]
 800628c:	e761      	b.n	8006152 <_dtoa_r+0x3e2>
 800628e:	4b27      	ldr	r3, [pc, #156]	@ (800632c <_dtoa_r+0x5bc>)
 8006290:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8006292:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8006296:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800629a:	4454      	add	r4, sl
 800629c:	2900      	cmp	r1, #0
 800629e:	d053      	beq.n	8006348 <_dtoa_r+0x5d8>
 80062a0:	4928      	ldr	r1, [pc, #160]	@ (8006344 <_dtoa_r+0x5d4>)
 80062a2:	2000      	movs	r0, #0
 80062a4:	f7fa fada 	bl	800085c <__aeabi_ddiv>
 80062a8:	4633      	mov	r3, r6
 80062aa:	462a      	mov	r2, r5
 80062ac:	f7f9 fff4 	bl	8000298 <__aeabi_dsub>
 80062b0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80062b4:	4656      	mov	r6, sl
 80062b6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80062ba:	f7fa fc55 	bl	8000b68 <__aeabi_d2iz>
 80062be:	4605      	mov	r5, r0
 80062c0:	f7fa f938 	bl	8000534 <__aeabi_i2d>
 80062c4:	4602      	mov	r2, r0
 80062c6:	460b      	mov	r3, r1
 80062c8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80062cc:	f7f9 ffe4 	bl	8000298 <__aeabi_dsub>
 80062d0:	3530      	adds	r5, #48	@ 0x30
 80062d2:	4602      	mov	r2, r0
 80062d4:	460b      	mov	r3, r1
 80062d6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80062da:	f806 5b01 	strb.w	r5, [r6], #1
 80062de:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80062e2:	f7fa fc03 	bl	8000aec <__aeabi_dcmplt>
 80062e6:	2800      	cmp	r0, #0
 80062e8:	d171      	bne.n	80063ce <_dtoa_r+0x65e>
 80062ea:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80062ee:	4911      	ldr	r1, [pc, #68]	@ (8006334 <_dtoa_r+0x5c4>)
 80062f0:	2000      	movs	r0, #0
 80062f2:	f7f9 ffd1 	bl	8000298 <__aeabi_dsub>
 80062f6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80062fa:	f7fa fbf7 	bl	8000aec <__aeabi_dcmplt>
 80062fe:	2800      	cmp	r0, #0
 8006300:	f040 8095 	bne.w	800642e <_dtoa_r+0x6be>
 8006304:	42a6      	cmp	r6, r4
 8006306:	f43f af50 	beq.w	80061aa <_dtoa_r+0x43a>
 800630a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800630e:	4b0a      	ldr	r3, [pc, #40]	@ (8006338 <_dtoa_r+0x5c8>)
 8006310:	2200      	movs	r2, #0
 8006312:	f7fa f979 	bl	8000608 <__aeabi_dmul>
 8006316:	4b08      	ldr	r3, [pc, #32]	@ (8006338 <_dtoa_r+0x5c8>)
 8006318:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800631c:	2200      	movs	r2, #0
 800631e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006322:	f7fa f971 	bl	8000608 <__aeabi_dmul>
 8006326:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800632a:	e7c4      	b.n	80062b6 <_dtoa_r+0x546>
 800632c:	08007b30 	.word	0x08007b30
 8006330:	08007b08 	.word	0x08007b08
 8006334:	3ff00000 	.word	0x3ff00000
 8006338:	40240000 	.word	0x40240000
 800633c:	401c0000 	.word	0x401c0000
 8006340:	40140000 	.word	0x40140000
 8006344:	3fe00000 	.word	0x3fe00000
 8006348:	4631      	mov	r1, r6
 800634a:	4628      	mov	r0, r5
 800634c:	f7fa f95c 	bl	8000608 <__aeabi_dmul>
 8006350:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8006354:	9415      	str	r4, [sp, #84]	@ 0x54
 8006356:	4656      	mov	r6, sl
 8006358:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800635c:	f7fa fc04 	bl	8000b68 <__aeabi_d2iz>
 8006360:	4605      	mov	r5, r0
 8006362:	f7fa f8e7 	bl	8000534 <__aeabi_i2d>
 8006366:	4602      	mov	r2, r0
 8006368:	460b      	mov	r3, r1
 800636a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800636e:	f7f9 ff93 	bl	8000298 <__aeabi_dsub>
 8006372:	3530      	adds	r5, #48	@ 0x30
 8006374:	f806 5b01 	strb.w	r5, [r6], #1
 8006378:	4602      	mov	r2, r0
 800637a:	460b      	mov	r3, r1
 800637c:	42a6      	cmp	r6, r4
 800637e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006382:	f04f 0200 	mov.w	r2, #0
 8006386:	d124      	bne.n	80063d2 <_dtoa_r+0x662>
 8006388:	4bac      	ldr	r3, [pc, #688]	@ (800663c <_dtoa_r+0x8cc>)
 800638a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800638e:	f7f9 ff85 	bl	800029c <__adddf3>
 8006392:	4602      	mov	r2, r0
 8006394:	460b      	mov	r3, r1
 8006396:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800639a:	f7fa fbc5 	bl	8000b28 <__aeabi_dcmpgt>
 800639e:	2800      	cmp	r0, #0
 80063a0:	d145      	bne.n	800642e <_dtoa_r+0x6be>
 80063a2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80063a6:	49a5      	ldr	r1, [pc, #660]	@ (800663c <_dtoa_r+0x8cc>)
 80063a8:	2000      	movs	r0, #0
 80063aa:	f7f9 ff75 	bl	8000298 <__aeabi_dsub>
 80063ae:	4602      	mov	r2, r0
 80063b0:	460b      	mov	r3, r1
 80063b2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80063b6:	f7fa fb99 	bl	8000aec <__aeabi_dcmplt>
 80063ba:	2800      	cmp	r0, #0
 80063bc:	f43f aef5 	beq.w	80061aa <_dtoa_r+0x43a>
 80063c0:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 80063c2:	1e73      	subs	r3, r6, #1
 80063c4:	9315      	str	r3, [sp, #84]	@ 0x54
 80063c6:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80063ca:	2b30      	cmp	r3, #48	@ 0x30
 80063cc:	d0f8      	beq.n	80063c0 <_dtoa_r+0x650>
 80063ce:	9f04      	ldr	r7, [sp, #16]
 80063d0:	e73e      	b.n	8006250 <_dtoa_r+0x4e0>
 80063d2:	4b9b      	ldr	r3, [pc, #620]	@ (8006640 <_dtoa_r+0x8d0>)
 80063d4:	f7fa f918 	bl	8000608 <__aeabi_dmul>
 80063d8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80063dc:	e7bc      	b.n	8006358 <_dtoa_r+0x5e8>
 80063de:	d10c      	bne.n	80063fa <_dtoa_r+0x68a>
 80063e0:	4b98      	ldr	r3, [pc, #608]	@ (8006644 <_dtoa_r+0x8d4>)
 80063e2:	2200      	movs	r2, #0
 80063e4:	e9dd 0100 	ldrd	r0, r1, [sp]
 80063e8:	f7fa f90e 	bl	8000608 <__aeabi_dmul>
 80063ec:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80063f0:	f7fa fb90 	bl	8000b14 <__aeabi_dcmpge>
 80063f4:	2800      	cmp	r0, #0
 80063f6:	f000 8157 	beq.w	80066a8 <_dtoa_r+0x938>
 80063fa:	2400      	movs	r4, #0
 80063fc:	4625      	mov	r5, r4
 80063fe:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006400:	43db      	mvns	r3, r3
 8006402:	9304      	str	r3, [sp, #16]
 8006404:	4656      	mov	r6, sl
 8006406:	2700      	movs	r7, #0
 8006408:	4621      	mov	r1, r4
 800640a:	4658      	mov	r0, fp
 800640c:	f000 fbb4 	bl	8006b78 <_Bfree>
 8006410:	2d00      	cmp	r5, #0
 8006412:	d0dc      	beq.n	80063ce <_dtoa_r+0x65e>
 8006414:	b12f      	cbz	r7, 8006422 <_dtoa_r+0x6b2>
 8006416:	42af      	cmp	r7, r5
 8006418:	d003      	beq.n	8006422 <_dtoa_r+0x6b2>
 800641a:	4639      	mov	r1, r7
 800641c:	4658      	mov	r0, fp
 800641e:	f000 fbab 	bl	8006b78 <_Bfree>
 8006422:	4629      	mov	r1, r5
 8006424:	4658      	mov	r0, fp
 8006426:	f000 fba7 	bl	8006b78 <_Bfree>
 800642a:	e7d0      	b.n	80063ce <_dtoa_r+0x65e>
 800642c:	9704      	str	r7, [sp, #16]
 800642e:	4633      	mov	r3, r6
 8006430:	461e      	mov	r6, r3
 8006432:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006436:	2a39      	cmp	r2, #57	@ 0x39
 8006438:	d107      	bne.n	800644a <_dtoa_r+0x6da>
 800643a:	459a      	cmp	sl, r3
 800643c:	d1f8      	bne.n	8006430 <_dtoa_r+0x6c0>
 800643e:	9a04      	ldr	r2, [sp, #16]
 8006440:	3201      	adds	r2, #1
 8006442:	9204      	str	r2, [sp, #16]
 8006444:	2230      	movs	r2, #48	@ 0x30
 8006446:	f88a 2000 	strb.w	r2, [sl]
 800644a:	781a      	ldrb	r2, [r3, #0]
 800644c:	3201      	adds	r2, #1
 800644e:	701a      	strb	r2, [r3, #0]
 8006450:	e7bd      	b.n	80063ce <_dtoa_r+0x65e>
 8006452:	4b7b      	ldr	r3, [pc, #492]	@ (8006640 <_dtoa_r+0x8d0>)
 8006454:	2200      	movs	r2, #0
 8006456:	f7fa f8d7 	bl	8000608 <__aeabi_dmul>
 800645a:	2200      	movs	r2, #0
 800645c:	2300      	movs	r3, #0
 800645e:	4604      	mov	r4, r0
 8006460:	460d      	mov	r5, r1
 8006462:	f7fa fb39 	bl	8000ad8 <__aeabi_dcmpeq>
 8006466:	2800      	cmp	r0, #0
 8006468:	f43f aebb 	beq.w	80061e2 <_dtoa_r+0x472>
 800646c:	e6f0      	b.n	8006250 <_dtoa_r+0x4e0>
 800646e:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8006470:	2a00      	cmp	r2, #0
 8006472:	f000 80db 	beq.w	800662c <_dtoa_r+0x8bc>
 8006476:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006478:	2a01      	cmp	r2, #1
 800647a:	f300 80bf 	bgt.w	80065fc <_dtoa_r+0x88c>
 800647e:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8006480:	2a00      	cmp	r2, #0
 8006482:	f000 80b7 	beq.w	80065f4 <_dtoa_r+0x884>
 8006486:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800648a:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800648c:	4646      	mov	r6, r8
 800648e:	9a08      	ldr	r2, [sp, #32]
 8006490:	2101      	movs	r1, #1
 8006492:	441a      	add	r2, r3
 8006494:	4658      	mov	r0, fp
 8006496:	4498      	add	r8, r3
 8006498:	9208      	str	r2, [sp, #32]
 800649a:	f000 fc21 	bl	8006ce0 <__i2b>
 800649e:	4605      	mov	r5, r0
 80064a0:	b15e      	cbz	r6, 80064ba <_dtoa_r+0x74a>
 80064a2:	9b08      	ldr	r3, [sp, #32]
 80064a4:	2b00      	cmp	r3, #0
 80064a6:	dd08      	ble.n	80064ba <_dtoa_r+0x74a>
 80064a8:	42b3      	cmp	r3, r6
 80064aa:	9a08      	ldr	r2, [sp, #32]
 80064ac:	bfa8      	it	ge
 80064ae:	4633      	movge	r3, r6
 80064b0:	eba8 0803 	sub.w	r8, r8, r3
 80064b4:	1af6      	subs	r6, r6, r3
 80064b6:	1ad3      	subs	r3, r2, r3
 80064b8:	9308      	str	r3, [sp, #32]
 80064ba:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80064bc:	b1f3      	cbz	r3, 80064fc <_dtoa_r+0x78c>
 80064be:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80064c0:	2b00      	cmp	r3, #0
 80064c2:	f000 80b7 	beq.w	8006634 <_dtoa_r+0x8c4>
 80064c6:	b18c      	cbz	r4, 80064ec <_dtoa_r+0x77c>
 80064c8:	4629      	mov	r1, r5
 80064ca:	4622      	mov	r2, r4
 80064cc:	4658      	mov	r0, fp
 80064ce:	f000 fcc7 	bl	8006e60 <__pow5mult>
 80064d2:	464a      	mov	r2, r9
 80064d4:	4601      	mov	r1, r0
 80064d6:	4605      	mov	r5, r0
 80064d8:	4658      	mov	r0, fp
 80064da:	f000 fc17 	bl	8006d0c <__multiply>
 80064de:	4649      	mov	r1, r9
 80064e0:	9004      	str	r0, [sp, #16]
 80064e2:	4658      	mov	r0, fp
 80064e4:	f000 fb48 	bl	8006b78 <_Bfree>
 80064e8:	9b04      	ldr	r3, [sp, #16]
 80064ea:	4699      	mov	r9, r3
 80064ec:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80064ee:	1b1a      	subs	r2, r3, r4
 80064f0:	d004      	beq.n	80064fc <_dtoa_r+0x78c>
 80064f2:	4649      	mov	r1, r9
 80064f4:	4658      	mov	r0, fp
 80064f6:	f000 fcb3 	bl	8006e60 <__pow5mult>
 80064fa:	4681      	mov	r9, r0
 80064fc:	2101      	movs	r1, #1
 80064fe:	4658      	mov	r0, fp
 8006500:	f000 fbee 	bl	8006ce0 <__i2b>
 8006504:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006506:	4604      	mov	r4, r0
 8006508:	2b00      	cmp	r3, #0
 800650a:	f000 81cf 	beq.w	80068ac <_dtoa_r+0xb3c>
 800650e:	461a      	mov	r2, r3
 8006510:	4601      	mov	r1, r0
 8006512:	4658      	mov	r0, fp
 8006514:	f000 fca4 	bl	8006e60 <__pow5mult>
 8006518:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800651a:	2b01      	cmp	r3, #1
 800651c:	4604      	mov	r4, r0
 800651e:	f300 8095 	bgt.w	800664c <_dtoa_r+0x8dc>
 8006522:	9b02      	ldr	r3, [sp, #8]
 8006524:	2b00      	cmp	r3, #0
 8006526:	f040 8087 	bne.w	8006638 <_dtoa_r+0x8c8>
 800652a:	9b03      	ldr	r3, [sp, #12]
 800652c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006530:	2b00      	cmp	r3, #0
 8006532:	f040 8089 	bne.w	8006648 <_dtoa_r+0x8d8>
 8006536:	9b03      	ldr	r3, [sp, #12]
 8006538:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800653c:	0d1b      	lsrs	r3, r3, #20
 800653e:	051b      	lsls	r3, r3, #20
 8006540:	b12b      	cbz	r3, 800654e <_dtoa_r+0x7de>
 8006542:	9b08      	ldr	r3, [sp, #32]
 8006544:	3301      	adds	r3, #1
 8006546:	9308      	str	r3, [sp, #32]
 8006548:	f108 0801 	add.w	r8, r8, #1
 800654c:	2301      	movs	r3, #1
 800654e:	930a      	str	r3, [sp, #40]	@ 0x28
 8006550:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006552:	2b00      	cmp	r3, #0
 8006554:	f000 81b0 	beq.w	80068b8 <_dtoa_r+0xb48>
 8006558:	6923      	ldr	r3, [r4, #16]
 800655a:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800655e:	6918      	ldr	r0, [r3, #16]
 8006560:	f000 fb72 	bl	8006c48 <__hi0bits>
 8006564:	f1c0 0020 	rsb	r0, r0, #32
 8006568:	9b08      	ldr	r3, [sp, #32]
 800656a:	4418      	add	r0, r3
 800656c:	f010 001f 	ands.w	r0, r0, #31
 8006570:	d077      	beq.n	8006662 <_dtoa_r+0x8f2>
 8006572:	f1c0 0320 	rsb	r3, r0, #32
 8006576:	2b04      	cmp	r3, #4
 8006578:	dd6b      	ble.n	8006652 <_dtoa_r+0x8e2>
 800657a:	9b08      	ldr	r3, [sp, #32]
 800657c:	f1c0 001c 	rsb	r0, r0, #28
 8006580:	4403      	add	r3, r0
 8006582:	4480      	add	r8, r0
 8006584:	4406      	add	r6, r0
 8006586:	9308      	str	r3, [sp, #32]
 8006588:	f1b8 0f00 	cmp.w	r8, #0
 800658c:	dd05      	ble.n	800659a <_dtoa_r+0x82a>
 800658e:	4649      	mov	r1, r9
 8006590:	4642      	mov	r2, r8
 8006592:	4658      	mov	r0, fp
 8006594:	f000 fcbe 	bl	8006f14 <__lshift>
 8006598:	4681      	mov	r9, r0
 800659a:	9b08      	ldr	r3, [sp, #32]
 800659c:	2b00      	cmp	r3, #0
 800659e:	dd05      	ble.n	80065ac <_dtoa_r+0x83c>
 80065a0:	4621      	mov	r1, r4
 80065a2:	461a      	mov	r2, r3
 80065a4:	4658      	mov	r0, fp
 80065a6:	f000 fcb5 	bl	8006f14 <__lshift>
 80065aa:	4604      	mov	r4, r0
 80065ac:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80065ae:	2b00      	cmp	r3, #0
 80065b0:	d059      	beq.n	8006666 <_dtoa_r+0x8f6>
 80065b2:	4621      	mov	r1, r4
 80065b4:	4648      	mov	r0, r9
 80065b6:	f000 fd19 	bl	8006fec <__mcmp>
 80065ba:	2800      	cmp	r0, #0
 80065bc:	da53      	bge.n	8006666 <_dtoa_r+0x8f6>
 80065be:	1e7b      	subs	r3, r7, #1
 80065c0:	9304      	str	r3, [sp, #16]
 80065c2:	4649      	mov	r1, r9
 80065c4:	2300      	movs	r3, #0
 80065c6:	220a      	movs	r2, #10
 80065c8:	4658      	mov	r0, fp
 80065ca:	f000 faf7 	bl	8006bbc <__multadd>
 80065ce:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80065d0:	4681      	mov	r9, r0
 80065d2:	2b00      	cmp	r3, #0
 80065d4:	f000 8172 	beq.w	80068bc <_dtoa_r+0xb4c>
 80065d8:	2300      	movs	r3, #0
 80065da:	4629      	mov	r1, r5
 80065dc:	220a      	movs	r2, #10
 80065de:	4658      	mov	r0, fp
 80065e0:	f000 faec 	bl	8006bbc <__multadd>
 80065e4:	9b00      	ldr	r3, [sp, #0]
 80065e6:	2b00      	cmp	r3, #0
 80065e8:	4605      	mov	r5, r0
 80065ea:	dc67      	bgt.n	80066bc <_dtoa_r+0x94c>
 80065ec:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80065ee:	2b02      	cmp	r3, #2
 80065f0:	dc41      	bgt.n	8006676 <_dtoa_r+0x906>
 80065f2:	e063      	b.n	80066bc <_dtoa_r+0x94c>
 80065f4:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 80065f6:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 80065fa:	e746      	b.n	800648a <_dtoa_r+0x71a>
 80065fc:	9b07      	ldr	r3, [sp, #28]
 80065fe:	1e5c      	subs	r4, r3, #1
 8006600:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006602:	42a3      	cmp	r3, r4
 8006604:	bfbf      	itttt	lt
 8006606:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8006608:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 800660a:	940a      	strlt	r4, [sp, #40]	@ 0x28
 800660c:	1ae3      	sublt	r3, r4, r3
 800660e:	bfb4      	ite	lt
 8006610:	18d2      	addlt	r2, r2, r3
 8006612:	1b1c      	subge	r4, r3, r4
 8006614:	9b07      	ldr	r3, [sp, #28]
 8006616:	bfbc      	itt	lt
 8006618:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 800661a:	2400      	movlt	r4, #0
 800661c:	2b00      	cmp	r3, #0
 800661e:	bfb5      	itete	lt
 8006620:	eba8 0603 	sublt.w	r6, r8, r3
 8006624:	9b07      	ldrge	r3, [sp, #28]
 8006626:	2300      	movlt	r3, #0
 8006628:	4646      	movge	r6, r8
 800662a:	e730      	b.n	800648e <_dtoa_r+0x71e>
 800662c:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800662e:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8006630:	4646      	mov	r6, r8
 8006632:	e735      	b.n	80064a0 <_dtoa_r+0x730>
 8006634:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006636:	e75c      	b.n	80064f2 <_dtoa_r+0x782>
 8006638:	2300      	movs	r3, #0
 800663a:	e788      	b.n	800654e <_dtoa_r+0x7de>
 800663c:	3fe00000 	.word	0x3fe00000
 8006640:	40240000 	.word	0x40240000
 8006644:	40140000 	.word	0x40140000
 8006648:	9b02      	ldr	r3, [sp, #8]
 800664a:	e780      	b.n	800654e <_dtoa_r+0x7de>
 800664c:	2300      	movs	r3, #0
 800664e:	930a      	str	r3, [sp, #40]	@ 0x28
 8006650:	e782      	b.n	8006558 <_dtoa_r+0x7e8>
 8006652:	d099      	beq.n	8006588 <_dtoa_r+0x818>
 8006654:	9a08      	ldr	r2, [sp, #32]
 8006656:	331c      	adds	r3, #28
 8006658:	441a      	add	r2, r3
 800665a:	4498      	add	r8, r3
 800665c:	441e      	add	r6, r3
 800665e:	9208      	str	r2, [sp, #32]
 8006660:	e792      	b.n	8006588 <_dtoa_r+0x818>
 8006662:	4603      	mov	r3, r0
 8006664:	e7f6      	b.n	8006654 <_dtoa_r+0x8e4>
 8006666:	9b07      	ldr	r3, [sp, #28]
 8006668:	9704      	str	r7, [sp, #16]
 800666a:	2b00      	cmp	r3, #0
 800666c:	dc20      	bgt.n	80066b0 <_dtoa_r+0x940>
 800666e:	9300      	str	r3, [sp, #0]
 8006670:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006672:	2b02      	cmp	r3, #2
 8006674:	dd1e      	ble.n	80066b4 <_dtoa_r+0x944>
 8006676:	9b00      	ldr	r3, [sp, #0]
 8006678:	2b00      	cmp	r3, #0
 800667a:	f47f aec0 	bne.w	80063fe <_dtoa_r+0x68e>
 800667e:	4621      	mov	r1, r4
 8006680:	2205      	movs	r2, #5
 8006682:	4658      	mov	r0, fp
 8006684:	f000 fa9a 	bl	8006bbc <__multadd>
 8006688:	4601      	mov	r1, r0
 800668a:	4604      	mov	r4, r0
 800668c:	4648      	mov	r0, r9
 800668e:	f000 fcad 	bl	8006fec <__mcmp>
 8006692:	2800      	cmp	r0, #0
 8006694:	f77f aeb3 	ble.w	80063fe <_dtoa_r+0x68e>
 8006698:	4656      	mov	r6, sl
 800669a:	2331      	movs	r3, #49	@ 0x31
 800669c:	f806 3b01 	strb.w	r3, [r6], #1
 80066a0:	9b04      	ldr	r3, [sp, #16]
 80066a2:	3301      	adds	r3, #1
 80066a4:	9304      	str	r3, [sp, #16]
 80066a6:	e6ae      	b.n	8006406 <_dtoa_r+0x696>
 80066a8:	9c07      	ldr	r4, [sp, #28]
 80066aa:	9704      	str	r7, [sp, #16]
 80066ac:	4625      	mov	r5, r4
 80066ae:	e7f3      	b.n	8006698 <_dtoa_r+0x928>
 80066b0:	9b07      	ldr	r3, [sp, #28]
 80066b2:	9300      	str	r3, [sp, #0]
 80066b4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80066b6:	2b00      	cmp	r3, #0
 80066b8:	f000 8104 	beq.w	80068c4 <_dtoa_r+0xb54>
 80066bc:	2e00      	cmp	r6, #0
 80066be:	dd05      	ble.n	80066cc <_dtoa_r+0x95c>
 80066c0:	4629      	mov	r1, r5
 80066c2:	4632      	mov	r2, r6
 80066c4:	4658      	mov	r0, fp
 80066c6:	f000 fc25 	bl	8006f14 <__lshift>
 80066ca:	4605      	mov	r5, r0
 80066cc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80066ce:	2b00      	cmp	r3, #0
 80066d0:	d05a      	beq.n	8006788 <_dtoa_r+0xa18>
 80066d2:	6869      	ldr	r1, [r5, #4]
 80066d4:	4658      	mov	r0, fp
 80066d6:	f000 fa0f 	bl	8006af8 <_Balloc>
 80066da:	4606      	mov	r6, r0
 80066dc:	b928      	cbnz	r0, 80066ea <_dtoa_r+0x97a>
 80066de:	4b84      	ldr	r3, [pc, #528]	@ (80068f0 <_dtoa_r+0xb80>)
 80066e0:	4602      	mov	r2, r0
 80066e2:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80066e6:	f7ff bb5a 	b.w	8005d9e <_dtoa_r+0x2e>
 80066ea:	692a      	ldr	r2, [r5, #16]
 80066ec:	3202      	adds	r2, #2
 80066ee:	0092      	lsls	r2, r2, #2
 80066f0:	f105 010c 	add.w	r1, r5, #12
 80066f4:	300c      	adds	r0, #12
 80066f6:	f000 fe3d 	bl	8007374 <memcpy>
 80066fa:	2201      	movs	r2, #1
 80066fc:	4631      	mov	r1, r6
 80066fe:	4658      	mov	r0, fp
 8006700:	f000 fc08 	bl	8006f14 <__lshift>
 8006704:	f10a 0301 	add.w	r3, sl, #1
 8006708:	9307      	str	r3, [sp, #28]
 800670a:	9b00      	ldr	r3, [sp, #0]
 800670c:	4453      	add	r3, sl
 800670e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006710:	9b02      	ldr	r3, [sp, #8]
 8006712:	f003 0301 	and.w	r3, r3, #1
 8006716:	462f      	mov	r7, r5
 8006718:	930a      	str	r3, [sp, #40]	@ 0x28
 800671a:	4605      	mov	r5, r0
 800671c:	9b07      	ldr	r3, [sp, #28]
 800671e:	4621      	mov	r1, r4
 8006720:	3b01      	subs	r3, #1
 8006722:	4648      	mov	r0, r9
 8006724:	9300      	str	r3, [sp, #0]
 8006726:	f7ff fa9a 	bl	8005c5e <quorem>
 800672a:	4639      	mov	r1, r7
 800672c:	9002      	str	r0, [sp, #8]
 800672e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8006732:	4648      	mov	r0, r9
 8006734:	f000 fc5a 	bl	8006fec <__mcmp>
 8006738:	462a      	mov	r2, r5
 800673a:	9008      	str	r0, [sp, #32]
 800673c:	4621      	mov	r1, r4
 800673e:	4658      	mov	r0, fp
 8006740:	f000 fc70 	bl	8007024 <__mdiff>
 8006744:	68c2      	ldr	r2, [r0, #12]
 8006746:	4606      	mov	r6, r0
 8006748:	bb02      	cbnz	r2, 800678c <_dtoa_r+0xa1c>
 800674a:	4601      	mov	r1, r0
 800674c:	4648      	mov	r0, r9
 800674e:	f000 fc4d 	bl	8006fec <__mcmp>
 8006752:	4602      	mov	r2, r0
 8006754:	4631      	mov	r1, r6
 8006756:	4658      	mov	r0, fp
 8006758:	920e      	str	r2, [sp, #56]	@ 0x38
 800675a:	f000 fa0d 	bl	8006b78 <_Bfree>
 800675e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006760:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006762:	9e07      	ldr	r6, [sp, #28]
 8006764:	ea43 0102 	orr.w	r1, r3, r2
 8006768:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800676a:	4319      	orrs	r1, r3
 800676c:	d110      	bne.n	8006790 <_dtoa_r+0xa20>
 800676e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8006772:	d029      	beq.n	80067c8 <_dtoa_r+0xa58>
 8006774:	9b08      	ldr	r3, [sp, #32]
 8006776:	2b00      	cmp	r3, #0
 8006778:	dd02      	ble.n	8006780 <_dtoa_r+0xa10>
 800677a:	9b02      	ldr	r3, [sp, #8]
 800677c:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8006780:	9b00      	ldr	r3, [sp, #0]
 8006782:	f883 8000 	strb.w	r8, [r3]
 8006786:	e63f      	b.n	8006408 <_dtoa_r+0x698>
 8006788:	4628      	mov	r0, r5
 800678a:	e7bb      	b.n	8006704 <_dtoa_r+0x994>
 800678c:	2201      	movs	r2, #1
 800678e:	e7e1      	b.n	8006754 <_dtoa_r+0x9e4>
 8006790:	9b08      	ldr	r3, [sp, #32]
 8006792:	2b00      	cmp	r3, #0
 8006794:	db04      	blt.n	80067a0 <_dtoa_r+0xa30>
 8006796:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006798:	430b      	orrs	r3, r1
 800679a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800679c:	430b      	orrs	r3, r1
 800679e:	d120      	bne.n	80067e2 <_dtoa_r+0xa72>
 80067a0:	2a00      	cmp	r2, #0
 80067a2:	dded      	ble.n	8006780 <_dtoa_r+0xa10>
 80067a4:	4649      	mov	r1, r9
 80067a6:	2201      	movs	r2, #1
 80067a8:	4658      	mov	r0, fp
 80067aa:	f000 fbb3 	bl	8006f14 <__lshift>
 80067ae:	4621      	mov	r1, r4
 80067b0:	4681      	mov	r9, r0
 80067b2:	f000 fc1b 	bl	8006fec <__mcmp>
 80067b6:	2800      	cmp	r0, #0
 80067b8:	dc03      	bgt.n	80067c2 <_dtoa_r+0xa52>
 80067ba:	d1e1      	bne.n	8006780 <_dtoa_r+0xa10>
 80067bc:	f018 0f01 	tst.w	r8, #1
 80067c0:	d0de      	beq.n	8006780 <_dtoa_r+0xa10>
 80067c2:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80067c6:	d1d8      	bne.n	800677a <_dtoa_r+0xa0a>
 80067c8:	9a00      	ldr	r2, [sp, #0]
 80067ca:	2339      	movs	r3, #57	@ 0x39
 80067cc:	7013      	strb	r3, [r2, #0]
 80067ce:	4633      	mov	r3, r6
 80067d0:	461e      	mov	r6, r3
 80067d2:	3b01      	subs	r3, #1
 80067d4:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80067d8:	2a39      	cmp	r2, #57	@ 0x39
 80067da:	d052      	beq.n	8006882 <_dtoa_r+0xb12>
 80067dc:	3201      	adds	r2, #1
 80067de:	701a      	strb	r2, [r3, #0]
 80067e0:	e612      	b.n	8006408 <_dtoa_r+0x698>
 80067e2:	2a00      	cmp	r2, #0
 80067e4:	dd07      	ble.n	80067f6 <_dtoa_r+0xa86>
 80067e6:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80067ea:	d0ed      	beq.n	80067c8 <_dtoa_r+0xa58>
 80067ec:	9a00      	ldr	r2, [sp, #0]
 80067ee:	f108 0301 	add.w	r3, r8, #1
 80067f2:	7013      	strb	r3, [r2, #0]
 80067f4:	e608      	b.n	8006408 <_dtoa_r+0x698>
 80067f6:	9b07      	ldr	r3, [sp, #28]
 80067f8:	9a07      	ldr	r2, [sp, #28]
 80067fa:	f803 8c01 	strb.w	r8, [r3, #-1]
 80067fe:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006800:	4293      	cmp	r3, r2
 8006802:	d028      	beq.n	8006856 <_dtoa_r+0xae6>
 8006804:	4649      	mov	r1, r9
 8006806:	2300      	movs	r3, #0
 8006808:	220a      	movs	r2, #10
 800680a:	4658      	mov	r0, fp
 800680c:	f000 f9d6 	bl	8006bbc <__multadd>
 8006810:	42af      	cmp	r7, r5
 8006812:	4681      	mov	r9, r0
 8006814:	f04f 0300 	mov.w	r3, #0
 8006818:	f04f 020a 	mov.w	r2, #10
 800681c:	4639      	mov	r1, r7
 800681e:	4658      	mov	r0, fp
 8006820:	d107      	bne.n	8006832 <_dtoa_r+0xac2>
 8006822:	f000 f9cb 	bl	8006bbc <__multadd>
 8006826:	4607      	mov	r7, r0
 8006828:	4605      	mov	r5, r0
 800682a:	9b07      	ldr	r3, [sp, #28]
 800682c:	3301      	adds	r3, #1
 800682e:	9307      	str	r3, [sp, #28]
 8006830:	e774      	b.n	800671c <_dtoa_r+0x9ac>
 8006832:	f000 f9c3 	bl	8006bbc <__multadd>
 8006836:	4629      	mov	r1, r5
 8006838:	4607      	mov	r7, r0
 800683a:	2300      	movs	r3, #0
 800683c:	220a      	movs	r2, #10
 800683e:	4658      	mov	r0, fp
 8006840:	f000 f9bc 	bl	8006bbc <__multadd>
 8006844:	4605      	mov	r5, r0
 8006846:	e7f0      	b.n	800682a <_dtoa_r+0xaba>
 8006848:	9b00      	ldr	r3, [sp, #0]
 800684a:	2b00      	cmp	r3, #0
 800684c:	bfcc      	ite	gt
 800684e:	461e      	movgt	r6, r3
 8006850:	2601      	movle	r6, #1
 8006852:	4456      	add	r6, sl
 8006854:	2700      	movs	r7, #0
 8006856:	4649      	mov	r1, r9
 8006858:	2201      	movs	r2, #1
 800685a:	4658      	mov	r0, fp
 800685c:	f000 fb5a 	bl	8006f14 <__lshift>
 8006860:	4621      	mov	r1, r4
 8006862:	4681      	mov	r9, r0
 8006864:	f000 fbc2 	bl	8006fec <__mcmp>
 8006868:	2800      	cmp	r0, #0
 800686a:	dcb0      	bgt.n	80067ce <_dtoa_r+0xa5e>
 800686c:	d102      	bne.n	8006874 <_dtoa_r+0xb04>
 800686e:	f018 0f01 	tst.w	r8, #1
 8006872:	d1ac      	bne.n	80067ce <_dtoa_r+0xa5e>
 8006874:	4633      	mov	r3, r6
 8006876:	461e      	mov	r6, r3
 8006878:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800687c:	2a30      	cmp	r2, #48	@ 0x30
 800687e:	d0fa      	beq.n	8006876 <_dtoa_r+0xb06>
 8006880:	e5c2      	b.n	8006408 <_dtoa_r+0x698>
 8006882:	459a      	cmp	sl, r3
 8006884:	d1a4      	bne.n	80067d0 <_dtoa_r+0xa60>
 8006886:	9b04      	ldr	r3, [sp, #16]
 8006888:	3301      	adds	r3, #1
 800688a:	9304      	str	r3, [sp, #16]
 800688c:	2331      	movs	r3, #49	@ 0x31
 800688e:	f88a 3000 	strb.w	r3, [sl]
 8006892:	e5b9      	b.n	8006408 <_dtoa_r+0x698>
 8006894:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8006896:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 80068f4 <_dtoa_r+0xb84>
 800689a:	b11b      	cbz	r3, 80068a4 <_dtoa_r+0xb34>
 800689c:	f10a 0308 	add.w	r3, sl, #8
 80068a0:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 80068a2:	6013      	str	r3, [r2, #0]
 80068a4:	4650      	mov	r0, sl
 80068a6:	b019      	add	sp, #100	@ 0x64
 80068a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80068ac:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80068ae:	2b01      	cmp	r3, #1
 80068b0:	f77f ae37 	ble.w	8006522 <_dtoa_r+0x7b2>
 80068b4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80068b6:	930a      	str	r3, [sp, #40]	@ 0x28
 80068b8:	2001      	movs	r0, #1
 80068ba:	e655      	b.n	8006568 <_dtoa_r+0x7f8>
 80068bc:	9b00      	ldr	r3, [sp, #0]
 80068be:	2b00      	cmp	r3, #0
 80068c0:	f77f aed6 	ble.w	8006670 <_dtoa_r+0x900>
 80068c4:	4656      	mov	r6, sl
 80068c6:	4621      	mov	r1, r4
 80068c8:	4648      	mov	r0, r9
 80068ca:	f7ff f9c8 	bl	8005c5e <quorem>
 80068ce:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 80068d2:	f806 8b01 	strb.w	r8, [r6], #1
 80068d6:	9b00      	ldr	r3, [sp, #0]
 80068d8:	eba6 020a 	sub.w	r2, r6, sl
 80068dc:	4293      	cmp	r3, r2
 80068de:	ddb3      	ble.n	8006848 <_dtoa_r+0xad8>
 80068e0:	4649      	mov	r1, r9
 80068e2:	2300      	movs	r3, #0
 80068e4:	220a      	movs	r2, #10
 80068e6:	4658      	mov	r0, fp
 80068e8:	f000 f968 	bl	8006bbc <__multadd>
 80068ec:	4681      	mov	r9, r0
 80068ee:	e7ea      	b.n	80068c6 <_dtoa_r+0xb56>
 80068f0:	08007a90 	.word	0x08007a90
 80068f4:	08007a14 	.word	0x08007a14

080068f8 <_free_r>:
 80068f8:	b538      	push	{r3, r4, r5, lr}
 80068fa:	4605      	mov	r5, r0
 80068fc:	2900      	cmp	r1, #0
 80068fe:	d041      	beq.n	8006984 <_free_r+0x8c>
 8006900:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006904:	1f0c      	subs	r4, r1, #4
 8006906:	2b00      	cmp	r3, #0
 8006908:	bfb8      	it	lt
 800690a:	18e4      	addlt	r4, r4, r3
 800690c:	f000 f8e8 	bl	8006ae0 <__malloc_lock>
 8006910:	4a1d      	ldr	r2, [pc, #116]	@ (8006988 <_free_r+0x90>)
 8006912:	6813      	ldr	r3, [r2, #0]
 8006914:	b933      	cbnz	r3, 8006924 <_free_r+0x2c>
 8006916:	6063      	str	r3, [r4, #4]
 8006918:	6014      	str	r4, [r2, #0]
 800691a:	4628      	mov	r0, r5
 800691c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006920:	f000 b8e4 	b.w	8006aec <__malloc_unlock>
 8006924:	42a3      	cmp	r3, r4
 8006926:	d908      	bls.n	800693a <_free_r+0x42>
 8006928:	6820      	ldr	r0, [r4, #0]
 800692a:	1821      	adds	r1, r4, r0
 800692c:	428b      	cmp	r3, r1
 800692e:	bf01      	itttt	eq
 8006930:	6819      	ldreq	r1, [r3, #0]
 8006932:	685b      	ldreq	r3, [r3, #4]
 8006934:	1809      	addeq	r1, r1, r0
 8006936:	6021      	streq	r1, [r4, #0]
 8006938:	e7ed      	b.n	8006916 <_free_r+0x1e>
 800693a:	461a      	mov	r2, r3
 800693c:	685b      	ldr	r3, [r3, #4]
 800693e:	b10b      	cbz	r3, 8006944 <_free_r+0x4c>
 8006940:	42a3      	cmp	r3, r4
 8006942:	d9fa      	bls.n	800693a <_free_r+0x42>
 8006944:	6811      	ldr	r1, [r2, #0]
 8006946:	1850      	adds	r0, r2, r1
 8006948:	42a0      	cmp	r0, r4
 800694a:	d10b      	bne.n	8006964 <_free_r+0x6c>
 800694c:	6820      	ldr	r0, [r4, #0]
 800694e:	4401      	add	r1, r0
 8006950:	1850      	adds	r0, r2, r1
 8006952:	4283      	cmp	r3, r0
 8006954:	6011      	str	r1, [r2, #0]
 8006956:	d1e0      	bne.n	800691a <_free_r+0x22>
 8006958:	6818      	ldr	r0, [r3, #0]
 800695a:	685b      	ldr	r3, [r3, #4]
 800695c:	6053      	str	r3, [r2, #4]
 800695e:	4408      	add	r0, r1
 8006960:	6010      	str	r0, [r2, #0]
 8006962:	e7da      	b.n	800691a <_free_r+0x22>
 8006964:	d902      	bls.n	800696c <_free_r+0x74>
 8006966:	230c      	movs	r3, #12
 8006968:	602b      	str	r3, [r5, #0]
 800696a:	e7d6      	b.n	800691a <_free_r+0x22>
 800696c:	6820      	ldr	r0, [r4, #0]
 800696e:	1821      	adds	r1, r4, r0
 8006970:	428b      	cmp	r3, r1
 8006972:	bf04      	itt	eq
 8006974:	6819      	ldreq	r1, [r3, #0]
 8006976:	685b      	ldreq	r3, [r3, #4]
 8006978:	6063      	str	r3, [r4, #4]
 800697a:	bf04      	itt	eq
 800697c:	1809      	addeq	r1, r1, r0
 800697e:	6021      	streq	r1, [r4, #0]
 8006980:	6054      	str	r4, [r2, #4]
 8006982:	e7ca      	b.n	800691a <_free_r+0x22>
 8006984:	bd38      	pop	{r3, r4, r5, pc}
 8006986:	bf00      	nop
 8006988:	20000498 	.word	0x20000498

0800698c <malloc>:
 800698c:	4b02      	ldr	r3, [pc, #8]	@ (8006998 <malloc+0xc>)
 800698e:	4601      	mov	r1, r0
 8006990:	6818      	ldr	r0, [r3, #0]
 8006992:	f000 b825 	b.w	80069e0 <_malloc_r>
 8006996:	bf00      	nop
 8006998:	2000001c 	.word	0x2000001c

0800699c <sbrk_aligned>:
 800699c:	b570      	push	{r4, r5, r6, lr}
 800699e:	4e0f      	ldr	r6, [pc, #60]	@ (80069dc <sbrk_aligned+0x40>)
 80069a0:	460c      	mov	r4, r1
 80069a2:	6831      	ldr	r1, [r6, #0]
 80069a4:	4605      	mov	r5, r0
 80069a6:	b911      	cbnz	r1, 80069ae <sbrk_aligned+0x12>
 80069a8:	f000 fcd4 	bl	8007354 <_sbrk_r>
 80069ac:	6030      	str	r0, [r6, #0]
 80069ae:	4621      	mov	r1, r4
 80069b0:	4628      	mov	r0, r5
 80069b2:	f000 fccf 	bl	8007354 <_sbrk_r>
 80069b6:	1c43      	adds	r3, r0, #1
 80069b8:	d103      	bne.n	80069c2 <sbrk_aligned+0x26>
 80069ba:	f04f 34ff 	mov.w	r4, #4294967295
 80069be:	4620      	mov	r0, r4
 80069c0:	bd70      	pop	{r4, r5, r6, pc}
 80069c2:	1cc4      	adds	r4, r0, #3
 80069c4:	f024 0403 	bic.w	r4, r4, #3
 80069c8:	42a0      	cmp	r0, r4
 80069ca:	d0f8      	beq.n	80069be <sbrk_aligned+0x22>
 80069cc:	1a21      	subs	r1, r4, r0
 80069ce:	4628      	mov	r0, r5
 80069d0:	f000 fcc0 	bl	8007354 <_sbrk_r>
 80069d4:	3001      	adds	r0, #1
 80069d6:	d1f2      	bne.n	80069be <sbrk_aligned+0x22>
 80069d8:	e7ef      	b.n	80069ba <sbrk_aligned+0x1e>
 80069da:	bf00      	nop
 80069dc:	20000494 	.word	0x20000494

080069e0 <_malloc_r>:
 80069e0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80069e4:	1ccd      	adds	r5, r1, #3
 80069e6:	f025 0503 	bic.w	r5, r5, #3
 80069ea:	3508      	adds	r5, #8
 80069ec:	2d0c      	cmp	r5, #12
 80069ee:	bf38      	it	cc
 80069f0:	250c      	movcc	r5, #12
 80069f2:	2d00      	cmp	r5, #0
 80069f4:	4606      	mov	r6, r0
 80069f6:	db01      	blt.n	80069fc <_malloc_r+0x1c>
 80069f8:	42a9      	cmp	r1, r5
 80069fa:	d904      	bls.n	8006a06 <_malloc_r+0x26>
 80069fc:	230c      	movs	r3, #12
 80069fe:	6033      	str	r3, [r6, #0]
 8006a00:	2000      	movs	r0, #0
 8006a02:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006a06:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006adc <_malloc_r+0xfc>
 8006a0a:	f000 f869 	bl	8006ae0 <__malloc_lock>
 8006a0e:	f8d8 3000 	ldr.w	r3, [r8]
 8006a12:	461c      	mov	r4, r3
 8006a14:	bb44      	cbnz	r4, 8006a68 <_malloc_r+0x88>
 8006a16:	4629      	mov	r1, r5
 8006a18:	4630      	mov	r0, r6
 8006a1a:	f7ff ffbf 	bl	800699c <sbrk_aligned>
 8006a1e:	1c43      	adds	r3, r0, #1
 8006a20:	4604      	mov	r4, r0
 8006a22:	d158      	bne.n	8006ad6 <_malloc_r+0xf6>
 8006a24:	f8d8 4000 	ldr.w	r4, [r8]
 8006a28:	4627      	mov	r7, r4
 8006a2a:	2f00      	cmp	r7, #0
 8006a2c:	d143      	bne.n	8006ab6 <_malloc_r+0xd6>
 8006a2e:	2c00      	cmp	r4, #0
 8006a30:	d04b      	beq.n	8006aca <_malloc_r+0xea>
 8006a32:	6823      	ldr	r3, [r4, #0]
 8006a34:	4639      	mov	r1, r7
 8006a36:	4630      	mov	r0, r6
 8006a38:	eb04 0903 	add.w	r9, r4, r3
 8006a3c:	f000 fc8a 	bl	8007354 <_sbrk_r>
 8006a40:	4581      	cmp	r9, r0
 8006a42:	d142      	bne.n	8006aca <_malloc_r+0xea>
 8006a44:	6821      	ldr	r1, [r4, #0]
 8006a46:	1a6d      	subs	r5, r5, r1
 8006a48:	4629      	mov	r1, r5
 8006a4a:	4630      	mov	r0, r6
 8006a4c:	f7ff ffa6 	bl	800699c <sbrk_aligned>
 8006a50:	3001      	adds	r0, #1
 8006a52:	d03a      	beq.n	8006aca <_malloc_r+0xea>
 8006a54:	6823      	ldr	r3, [r4, #0]
 8006a56:	442b      	add	r3, r5
 8006a58:	6023      	str	r3, [r4, #0]
 8006a5a:	f8d8 3000 	ldr.w	r3, [r8]
 8006a5e:	685a      	ldr	r2, [r3, #4]
 8006a60:	bb62      	cbnz	r2, 8006abc <_malloc_r+0xdc>
 8006a62:	f8c8 7000 	str.w	r7, [r8]
 8006a66:	e00f      	b.n	8006a88 <_malloc_r+0xa8>
 8006a68:	6822      	ldr	r2, [r4, #0]
 8006a6a:	1b52      	subs	r2, r2, r5
 8006a6c:	d420      	bmi.n	8006ab0 <_malloc_r+0xd0>
 8006a6e:	2a0b      	cmp	r2, #11
 8006a70:	d917      	bls.n	8006aa2 <_malloc_r+0xc2>
 8006a72:	1961      	adds	r1, r4, r5
 8006a74:	42a3      	cmp	r3, r4
 8006a76:	6025      	str	r5, [r4, #0]
 8006a78:	bf18      	it	ne
 8006a7a:	6059      	strne	r1, [r3, #4]
 8006a7c:	6863      	ldr	r3, [r4, #4]
 8006a7e:	bf08      	it	eq
 8006a80:	f8c8 1000 	streq.w	r1, [r8]
 8006a84:	5162      	str	r2, [r4, r5]
 8006a86:	604b      	str	r3, [r1, #4]
 8006a88:	4630      	mov	r0, r6
 8006a8a:	f000 f82f 	bl	8006aec <__malloc_unlock>
 8006a8e:	f104 000b 	add.w	r0, r4, #11
 8006a92:	1d23      	adds	r3, r4, #4
 8006a94:	f020 0007 	bic.w	r0, r0, #7
 8006a98:	1ac2      	subs	r2, r0, r3
 8006a9a:	bf1c      	itt	ne
 8006a9c:	1a1b      	subne	r3, r3, r0
 8006a9e:	50a3      	strne	r3, [r4, r2]
 8006aa0:	e7af      	b.n	8006a02 <_malloc_r+0x22>
 8006aa2:	6862      	ldr	r2, [r4, #4]
 8006aa4:	42a3      	cmp	r3, r4
 8006aa6:	bf0c      	ite	eq
 8006aa8:	f8c8 2000 	streq.w	r2, [r8]
 8006aac:	605a      	strne	r2, [r3, #4]
 8006aae:	e7eb      	b.n	8006a88 <_malloc_r+0xa8>
 8006ab0:	4623      	mov	r3, r4
 8006ab2:	6864      	ldr	r4, [r4, #4]
 8006ab4:	e7ae      	b.n	8006a14 <_malloc_r+0x34>
 8006ab6:	463c      	mov	r4, r7
 8006ab8:	687f      	ldr	r7, [r7, #4]
 8006aba:	e7b6      	b.n	8006a2a <_malloc_r+0x4a>
 8006abc:	461a      	mov	r2, r3
 8006abe:	685b      	ldr	r3, [r3, #4]
 8006ac0:	42a3      	cmp	r3, r4
 8006ac2:	d1fb      	bne.n	8006abc <_malloc_r+0xdc>
 8006ac4:	2300      	movs	r3, #0
 8006ac6:	6053      	str	r3, [r2, #4]
 8006ac8:	e7de      	b.n	8006a88 <_malloc_r+0xa8>
 8006aca:	230c      	movs	r3, #12
 8006acc:	6033      	str	r3, [r6, #0]
 8006ace:	4630      	mov	r0, r6
 8006ad0:	f000 f80c 	bl	8006aec <__malloc_unlock>
 8006ad4:	e794      	b.n	8006a00 <_malloc_r+0x20>
 8006ad6:	6005      	str	r5, [r0, #0]
 8006ad8:	e7d6      	b.n	8006a88 <_malloc_r+0xa8>
 8006ada:	bf00      	nop
 8006adc:	20000498 	.word	0x20000498

08006ae0 <__malloc_lock>:
 8006ae0:	4801      	ldr	r0, [pc, #4]	@ (8006ae8 <__malloc_lock+0x8>)
 8006ae2:	f7ff b8ba 	b.w	8005c5a <__retarget_lock_acquire_recursive>
 8006ae6:	bf00      	nop
 8006ae8:	20000490 	.word	0x20000490

08006aec <__malloc_unlock>:
 8006aec:	4801      	ldr	r0, [pc, #4]	@ (8006af4 <__malloc_unlock+0x8>)
 8006aee:	f7ff b8b5 	b.w	8005c5c <__retarget_lock_release_recursive>
 8006af2:	bf00      	nop
 8006af4:	20000490 	.word	0x20000490

08006af8 <_Balloc>:
 8006af8:	b570      	push	{r4, r5, r6, lr}
 8006afa:	69c6      	ldr	r6, [r0, #28]
 8006afc:	4604      	mov	r4, r0
 8006afe:	460d      	mov	r5, r1
 8006b00:	b976      	cbnz	r6, 8006b20 <_Balloc+0x28>
 8006b02:	2010      	movs	r0, #16
 8006b04:	f7ff ff42 	bl	800698c <malloc>
 8006b08:	4602      	mov	r2, r0
 8006b0a:	61e0      	str	r0, [r4, #28]
 8006b0c:	b920      	cbnz	r0, 8006b18 <_Balloc+0x20>
 8006b0e:	4b18      	ldr	r3, [pc, #96]	@ (8006b70 <_Balloc+0x78>)
 8006b10:	4818      	ldr	r0, [pc, #96]	@ (8006b74 <_Balloc+0x7c>)
 8006b12:	216b      	movs	r1, #107	@ 0x6b
 8006b14:	f000 fc3c 	bl	8007390 <__assert_func>
 8006b18:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006b1c:	6006      	str	r6, [r0, #0]
 8006b1e:	60c6      	str	r6, [r0, #12]
 8006b20:	69e6      	ldr	r6, [r4, #28]
 8006b22:	68f3      	ldr	r3, [r6, #12]
 8006b24:	b183      	cbz	r3, 8006b48 <_Balloc+0x50>
 8006b26:	69e3      	ldr	r3, [r4, #28]
 8006b28:	68db      	ldr	r3, [r3, #12]
 8006b2a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8006b2e:	b9b8      	cbnz	r0, 8006b60 <_Balloc+0x68>
 8006b30:	2101      	movs	r1, #1
 8006b32:	fa01 f605 	lsl.w	r6, r1, r5
 8006b36:	1d72      	adds	r2, r6, #5
 8006b38:	0092      	lsls	r2, r2, #2
 8006b3a:	4620      	mov	r0, r4
 8006b3c:	f000 fc46 	bl	80073cc <_calloc_r>
 8006b40:	b160      	cbz	r0, 8006b5c <_Balloc+0x64>
 8006b42:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8006b46:	e00e      	b.n	8006b66 <_Balloc+0x6e>
 8006b48:	2221      	movs	r2, #33	@ 0x21
 8006b4a:	2104      	movs	r1, #4
 8006b4c:	4620      	mov	r0, r4
 8006b4e:	f000 fc3d 	bl	80073cc <_calloc_r>
 8006b52:	69e3      	ldr	r3, [r4, #28]
 8006b54:	60f0      	str	r0, [r6, #12]
 8006b56:	68db      	ldr	r3, [r3, #12]
 8006b58:	2b00      	cmp	r3, #0
 8006b5a:	d1e4      	bne.n	8006b26 <_Balloc+0x2e>
 8006b5c:	2000      	movs	r0, #0
 8006b5e:	bd70      	pop	{r4, r5, r6, pc}
 8006b60:	6802      	ldr	r2, [r0, #0]
 8006b62:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8006b66:	2300      	movs	r3, #0
 8006b68:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006b6c:	e7f7      	b.n	8006b5e <_Balloc+0x66>
 8006b6e:	bf00      	nop
 8006b70:	08007a21 	.word	0x08007a21
 8006b74:	08007aa1 	.word	0x08007aa1

08006b78 <_Bfree>:
 8006b78:	b570      	push	{r4, r5, r6, lr}
 8006b7a:	69c6      	ldr	r6, [r0, #28]
 8006b7c:	4605      	mov	r5, r0
 8006b7e:	460c      	mov	r4, r1
 8006b80:	b976      	cbnz	r6, 8006ba0 <_Bfree+0x28>
 8006b82:	2010      	movs	r0, #16
 8006b84:	f7ff ff02 	bl	800698c <malloc>
 8006b88:	4602      	mov	r2, r0
 8006b8a:	61e8      	str	r0, [r5, #28]
 8006b8c:	b920      	cbnz	r0, 8006b98 <_Bfree+0x20>
 8006b8e:	4b09      	ldr	r3, [pc, #36]	@ (8006bb4 <_Bfree+0x3c>)
 8006b90:	4809      	ldr	r0, [pc, #36]	@ (8006bb8 <_Bfree+0x40>)
 8006b92:	218f      	movs	r1, #143	@ 0x8f
 8006b94:	f000 fbfc 	bl	8007390 <__assert_func>
 8006b98:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006b9c:	6006      	str	r6, [r0, #0]
 8006b9e:	60c6      	str	r6, [r0, #12]
 8006ba0:	b13c      	cbz	r4, 8006bb2 <_Bfree+0x3a>
 8006ba2:	69eb      	ldr	r3, [r5, #28]
 8006ba4:	6862      	ldr	r2, [r4, #4]
 8006ba6:	68db      	ldr	r3, [r3, #12]
 8006ba8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006bac:	6021      	str	r1, [r4, #0]
 8006bae:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8006bb2:	bd70      	pop	{r4, r5, r6, pc}
 8006bb4:	08007a21 	.word	0x08007a21
 8006bb8:	08007aa1 	.word	0x08007aa1

08006bbc <__multadd>:
 8006bbc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006bc0:	690d      	ldr	r5, [r1, #16]
 8006bc2:	4607      	mov	r7, r0
 8006bc4:	460c      	mov	r4, r1
 8006bc6:	461e      	mov	r6, r3
 8006bc8:	f101 0c14 	add.w	ip, r1, #20
 8006bcc:	2000      	movs	r0, #0
 8006bce:	f8dc 3000 	ldr.w	r3, [ip]
 8006bd2:	b299      	uxth	r1, r3
 8006bd4:	fb02 6101 	mla	r1, r2, r1, r6
 8006bd8:	0c1e      	lsrs	r6, r3, #16
 8006bda:	0c0b      	lsrs	r3, r1, #16
 8006bdc:	fb02 3306 	mla	r3, r2, r6, r3
 8006be0:	b289      	uxth	r1, r1
 8006be2:	3001      	adds	r0, #1
 8006be4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8006be8:	4285      	cmp	r5, r0
 8006bea:	f84c 1b04 	str.w	r1, [ip], #4
 8006bee:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8006bf2:	dcec      	bgt.n	8006bce <__multadd+0x12>
 8006bf4:	b30e      	cbz	r6, 8006c3a <__multadd+0x7e>
 8006bf6:	68a3      	ldr	r3, [r4, #8]
 8006bf8:	42ab      	cmp	r3, r5
 8006bfa:	dc19      	bgt.n	8006c30 <__multadd+0x74>
 8006bfc:	6861      	ldr	r1, [r4, #4]
 8006bfe:	4638      	mov	r0, r7
 8006c00:	3101      	adds	r1, #1
 8006c02:	f7ff ff79 	bl	8006af8 <_Balloc>
 8006c06:	4680      	mov	r8, r0
 8006c08:	b928      	cbnz	r0, 8006c16 <__multadd+0x5a>
 8006c0a:	4602      	mov	r2, r0
 8006c0c:	4b0c      	ldr	r3, [pc, #48]	@ (8006c40 <__multadd+0x84>)
 8006c0e:	480d      	ldr	r0, [pc, #52]	@ (8006c44 <__multadd+0x88>)
 8006c10:	21ba      	movs	r1, #186	@ 0xba
 8006c12:	f000 fbbd 	bl	8007390 <__assert_func>
 8006c16:	6922      	ldr	r2, [r4, #16]
 8006c18:	3202      	adds	r2, #2
 8006c1a:	f104 010c 	add.w	r1, r4, #12
 8006c1e:	0092      	lsls	r2, r2, #2
 8006c20:	300c      	adds	r0, #12
 8006c22:	f000 fba7 	bl	8007374 <memcpy>
 8006c26:	4621      	mov	r1, r4
 8006c28:	4638      	mov	r0, r7
 8006c2a:	f7ff ffa5 	bl	8006b78 <_Bfree>
 8006c2e:	4644      	mov	r4, r8
 8006c30:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8006c34:	3501      	adds	r5, #1
 8006c36:	615e      	str	r6, [r3, #20]
 8006c38:	6125      	str	r5, [r4, #16]
 8006c3a:	4620      	mov	r0, r4
 8006c3c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006c40:	08007a90 	.word	0x08007a90
 8006c44:	08007aa1 	.word	0x08007aa1

08006c48 <__hi0bits>:
 8006c48:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8006c4c:	4603      	mov	r3, r0
 8006c4e:	bf36      	itet	cc
 8006c50:	0403      	lslcc	r3, r0, #16
 8006c52:	2000      	movcs	r0, #0
 8006c54:	2010      	movcc	r0, #16
 8006c56:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006c5a:	bf3c      	itt	cc
 8006c5c:	021b      	lslcc	r3, r3, #8
 8006c5e:	3008      	addcc	r0, #8
 8006c60:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006c64:	bf3c      	itt	cc
 8006c66:	011b      	lslcc	r3, r3, #4
 8006c68:	3004      	addcc	r0, #4
 8006c6a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006c6e:	bf3c      	itt	cc
 8006c70:	009b      	lslcc	r3, r3, #2
 8006c72:	3002      	addcc	r0, #2
 8006c74:	2b00      	cmp	r3, #0
 8006c76:	db05      	blt.n	8006c84 <__hi0bits+0x3c>
 8006c78:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8006c7c:	f100 0001 	add.w	r0, r0, #1
 8006c80:	bf08      	it	eq
 8006c82:	2020      	moveq	r0, #32
 8006c84:	4770      	bx	lr

08006c86 <__lo0bits>:
 8006c86:	6803      	ldr	r3, [r0, #0]
 8006c88:	4602      	mov	r2, r0
 8006c8a:	f013 0007 	ands.w	r0, r3, #7
 8006c8e:	d00b      	beq.n	8006ca8 <__lo0bits+0x22>
 8006c90:	07d9      	lsls	r1, r3, #31
 8006c92:	d421      	bmi.n	8006cd8 <__lo0bits+0x52>
 8006c94:	0798      	lsls	r0, r3, #30
 8006c96:	bf49      	itett	mi
 8006c98:	085b      	lsrmi	r3, r3, #1
 8006c9a:	089b      	lsrpl	r3, r3, #2
 8006c9c:	2001      	movmi	r0, #1
 8006c9e:	6013      	strmi	r3, [r2, #0]
 8006ca0:	bf5c      	itt	pl
 8006ca2:	6013      	strpl	r3, [r2, #0]
 8006ca4:	2002      	movpl	r0, #2
 8006ca6:	4770      	bx	lr
 8006ca8:	b299      	uxth	r1, r3
 8006caa:	b909      	cbnz	r1, 8006cb0 <__lo0bits+0x2a>
 8006cac:	0c1b      	lsrs	r3, r3, #16
 8006cae:	2010      	movs	r0, #16
 8006cb0:	b2d9      	uxtb	r1, r3
 8006cb2:	b909      	cbnz	r1, 8006cb8 <__lo0bits+0x32>
 8006cb4:	3008      	adds	r0, #8
 8006cb6:	0a1b      	lsrs	r3, r3, #8
 8006cb8:	0719      	lsls	r1, r3, #28
 8006cba:	bf04      	itt	eq
 8006cbc:	091b      	lsreq	r3, r3, #4
 8006cbe:	3004      	addeq	r0, #4
 8006cc0:	0799      	lsls	r1, r3, #30
 8006cc2:	bf04      	itt	eq
 8006cc4:	089b      	lsreq	r3, r3, #2
 8006cc6:	3002      	addeq	r0, #2
 8006cc8:	07d9      	lsls	r1, r3, #31
 8006cca:	d403      	bmi.n	8006cd4 <__lo0bits+0x4e>
 8006ccc:	085b      	lsrs	r3, r3, #1
 8006cce:	f100 0001 	add.w	r0, r0, #1
 8006cd2:	d003      	beq.n	8006cdc <__lo0bits+0x56>
 8006cd4:	6013      	str	r3, [r2, #0]
 8006cd6:	4770      	bx	lr
 8006cd8:	2000      	movs	r0, #0
 8006cda:	4770      	bx	lr
 8006cdc:	2020      	movs	r0, #32
 8006cde:	4770      	bx	lr

08006ce0 <__i2b>:
 8006ce0:	b510      	push	{r4, lr}
 8006ce2:	460c      	mov	r4, r1
 8006ce4:	2101      	movs	r1, #1
 8006ce6:	f7ff ff07 	bl	8006af8 <_Balloc>
 8006cea:	4602      	mov	r2, r0
 8006cec:	b928      	cbnz	r0, 8006cfa <__i2b+0x1a>
 8006cee:	4b05      	ldr	r3, [pc, #20]	@ (8006d04 <__i2b+0x24>)
 8006cf0:	4805      	ldr	r0, [pc, #20]	@ (8006d08 <__i2b+0x28>)
 8006cf2:	f240 1145 	movw	r1, #325	@ 0x145
 8006cf6:	f000 fb4b 	bl	8007390 <__assert_func>
 8006cfa:	2301      	movs	r3, #1
 8006cfc:	6144      	str	r4, [r0, #20]
 8006cfe:	6103      	str	r3, [r0, #16]
 8006d00:	bd10      	pop	{r4, pc}
 8006d02:	bf00      	nop
 8006d04:	08007a90 	.word	0x08007a90
 8006d08:	08007aa1 	.word	0x08007aa1

08006d0c <__multiply>:
 8006d0c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006d10:	4614      	mov	r4, r2
 8006d12:	690a      	ldr	r2, [r1, #16]
 8006d14:	6923      	ldr	r3, [r4, #16]
 8006d16:	429a      	cmp	r2, r3
 8006d18:	bfa8      	it	ge
 8006d1a:	4623      	movge	r3, r4
 8006d1c:	460f      	mov	r7, r1
 8006d1e:	bfa4      	itt	ge
 8006d20:	460c      	movge	r4, r1
 8006d22:	461f      	movge	r7, r3
 8006d24:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8006d28:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8006d2c:	68a3      	ldr	r3, [r4, #8]
 8006d2e:	6861      	ldr	r1, [r4, #4]
 8006d30:	eb0a 0609 	add.w	r6, sl, r9
 8006d34:	42b3      	cmp	r3, r6
 8006d36:	b085      	sub	sp, #20
 8006d38:	bfb8      	it	lt
 8006d3a:	3101      	addlt	r1, #1
 8006d3c:	f7ff fedc 	bl	8006af8 <_Balloc>
 8006d40:	b930      	cbnz	r0, 8006d50 <__multiply+0x44>
 8006d42:	4602      	mov	r2, r0
 8006d44:	4b44      	ldr	r3, [pc, #272]	@ (8006e58 <__multiply+0x14c>)
 8006d46:	4845      	ldr	r0, [pc, #276]	@ (8006e5c <__multiply+0x150>)
 8006d48:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8006d4c:	f000 fb20 	bl	8007390 <__assert_func>
 8006d50:	f100 0514 	add.w	r5, r0, #20
 8006d54:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8006d58:	462b      	mov	r3, r5
 8006d5a:	2200      	movs	r2, #0
 8006d5c:	4543      	cmp	r3, r8
 8006d5e:	d321      	bcc.n	8006da4 <__multiply+0x98>
 8006d60:	f107 0114 	add.w	r1, r7, #20
 8006d64:	f104 0214 	add.w	r2, r4, #20
 8006d68:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8006d6c:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8006d70:	9302      	str	r3, [sp, #8]
 8006d72:	1b13      	subs	r3, r2, r4
 8006d74:	3b15      	subs	r3, #21
 8006d76:	f023 0303 	bic.w	r3, r3, #3
 8006d7a:	3304      	adds	r3, #4
 8006d7c:	f104 0715 	add.w	r7, r4, #21
 8006d80:	42ba      	cmp	r2, r7
 8006d82:	bf38      	it	cc
 8006d84:	2304      	movcc	r3, #4
 8006d86:	9301      	str	r3, [sp, #4]
 8006d88:	9b02      	ldr	r3, [sp, #8]
 8006d8a:	9103      	str	r1, [sp, #12]
 8006d8c:	428b      	cmp	r3, r1
 8006d8e:	d80c      	bhi.n	8006daa <__multiply+0x9e>
 8006d90:	2e00      	cmp	r6, #0
 8006d92:	dd03      	ble.n	8006d9c <__multiply+0x90>
 8006d94:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8006d98:	2b00      	cmp	r3, #0
 8006d9a:	d05b      	beq.n	8006e54 <__multiply+0x148>
 8006d9c:	6106      	str	r6, [r0, #16]
 8006d9e:	b005      	add	sp, #20
 8006da0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006da4:	f843 2b04 	str.w	r2, [r3], #4
 8006da8:	e7d8      	b.n	8006d5c <__multiply+0x50>
 8006daa:	f8b1 a000 	ldrh.w	sl, [r1]
 8006dae:	f1ba 0f00 	cmp.w	sl, #0
 8006db2:	d024      	beq.n	8006dfe <__multiply+0xf2>
 8006db4:	f104 0e14 	add.w	lr, r4, #20
 8006db8:	46a9      	mov	r9, r5
 8006dba:	f04f 0c00 	mov.w	ip, #0
 8006dbe:	f85e 7b04 	ldr.w	r7, [lr], #4
 8006dc2:	f8d9 3000 	ldr.w	r3, [r9]
 8006dc6:	fa1f fb87 	uxth.w	fp, r7
 8006dca:	b29b      	uxth	r3, r3
 8006dcc:	fb0a 330b 	mla	r3, sl, fp, r3
 8006dd0:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 8006dd4:	f8d9 7000 	ldr.w	r7, [r9]
 8006dd8:	4463      	add	r3, ip
 8006dda:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8006dde:	fb0a c70b 	mla	r7, sl, fp, ip
 8006de2:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 8006de6:	b29b      	uxth	r3, r3
 8006de8:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8006dec:	4572      	cmp	r2, lr
 8006dee:	f849 3b04 	str.w	r3, [r9], #4
 8006df2:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8006df6:	d8e2      	bhi.n	8006dbe <__multiply+0xb2>
 8006df8:	9b01      	ldr	r3, [sp, #4]
 8006dfa:	f845 c003 	str.w	ip, [r5, r3]
 8006dfe:	9b03      	ldr	r3, [sp, #12]
 8006e00:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8006e04:	3104      	adds	r1, #4
 8006e06:	f1b9 0f00 	cmp.w	r9, #0
 8006e0a:	d021      	beq.n	8006e50 <__multiply+0x144>
 8006e0c:	682b      	ldr	r3, [r5, #0]
 8006e0e:	f104 0c14 	add.w	ip, r4, #20
 8006e12:	46ae      	mov	lr, r5
 8006e14:	f04f 0a00 	mov.w	sl, #0
 8006e18:	f8bc b000 	ldrh.w	fp, [ip]
 8006e1c:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8006e20:	fb09 770b 	mla	r7, r9, fp, r7
 8006e24:	4457      	add	r7, sl
 8006e26:	b29b      	uxth	r3, r3
 8006e28:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8006e2c:	f84e 3b04 	str.w	r3, [lr], #4
 8006e30:	f85c 3b04 	ldr.w	r3, [ip], #4
 8006e34:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006e38:	f8be 3000 	ldrh.w	r3, [lr]
 8006e3c:	fb09 330a 	mla	r3, r9, sl, r3
 8006e40:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8006e44:	4562      	cmp	r2, ip
 8006e46:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006e4a:	d8e5      	bhi.n	8006e18 <__multiply+0x10c>
 8006e4c:	9f01      	ldr	r7, [sp, #4]
 8006e4e:	51eb      	str	r3, [r5, r7]
 8006e50:	3504      	adds	r5, #4
 8006e52:	e799      	b.n	8006d88 <__multiply+0x7c>
 8006e54:	3e01      	subs	r6, #1
 8006e56:	e79b      	b.n	8006d90 <__multiply+0x84>
 8006e58:	08007a90 	.word	0x08007a90
 8006e5c:	08007aa1 	.word	0x08007aa1

08006e60 <__pow5mult>:
 8006e60:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006e64:	4615      	mov	r5, r2
 8006e66:	f012 0203 	ands.w	r2, r2, #3
 8006e6a:	4607      	mov	r7, r0
 8006e6c:	460e      	mov	r6, r1
 8006e6e:	d007      	beq.n	8006e80 <__pow5mult+0x20>
 8006e70:	4c25      	ldr	r4, [pc, #148]	@ (8006f08 <__pow5mult+0xa8>)
 8006e72:	3a01      	subs	r2, #1
 8006e74:	2300      	movs	r3, #0
 8006e76:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8006e7a:	f7ff fe9f 	bl	8006bbc <__multadd>
 8006e7e:	4606      	mov	r6, r0
 8006e80:	10ad      	asrs	r5, r5, #2
 8006e82:	d03d      	beq.n	8006f00 <__pow5mult+0xa0>
 8006e84:	69fc      	ldr	r4, [r7, #28]
 8006e86:	b97c      	cbnz	r4, 8006ea8 <__pow5mult+0x48>
 8006e88:	2010      	movs	r0, #16
 8006e8a:	f7ff fd7f 	bl	800698c <malloc>
 8006e8e:	4602      	mov	r2, r0
 8006e90:	61f8      	str	r0, [r7, #28]
 8006e92:	b928      	cbnz	r0, 8006ea0 <__pow5mult+0x40>
 8006e94:	4b1d      	ldr	r3, [pc, #116]	@ (8006f0c <__pow5mult+0xac>)
 8006e96:	481e      	ldr	r0, [pc, #120]	@ (8006f10 <__pow5mult+0xb0>)
 8006e98:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8006e9c:	f000 fa78 	bl	8007390 <__assert_func>
 8006ea0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006ea4:	6004      	str	r4, [r0, #0]
 8006ea6:	60c4      	str	r4, [r0, #12]
 8006ea8:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8006eac:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006eb0:	b94c      	cbnz	r4, 8006ec6 <__pow5mult+0x66>
 8006eb2:	f240 2171 	movw	r1, #625	@ 0x271
 8006eb6:	4638      	mov	r0, r7
 8006eb8:	f7ff ff12 	bl	8006ce0 <__i2b>
 8006ebc:	2300      	movs	r3, #0
 8006ebe:	f8c8 0008 	str.w	r0, [r8, #8]
 8006ec2:	4604      	mov	r4, r0
 8006ec4:	6003      	str	r3, [r0, #0]
 8006ec6:	f04f 0900 	mov.w	r9, #0
 8006eca:	07eb      	lsls	r3, r5, #31
 8006ecc:	d50a      	bpl.n	8006ee4 <__pow5mult+0x84>
 8006ece:	4631      	mov	r1, r6
 8006ed0:	4622      	mov	r2, r4
 8006ed2:	4638      	mov	r0, r7
 8006ed4:	f7ff ff1a 	bl	8006d0c <__multiply>
 8006ed8:	4631      	mov	r1, r6
 8006eda:	4680      	mov	r8, r0
 8006edc:	4638      	mov	r0, r7
 8006ede:	f7ff fe4b 	bl	8006b78 <_Bfree>
 8006ee2:	4646      	mov	r6, r8
 8006ee4:	106d      	asrs	r5, r5, #1
 8006ee6:	d00b      	beq.n	8006f00 <__pow5mult+0xa0>
 8006ee8:	6820      	ldr	r0, [r4, #0]
 8006eea:	b938      	cbnz	r0, 8006efc <__pow5mult+0x9c>
 8006eec:	4622      	mov	r2, r4
 8006eee:	4621      	mov	r1, r4
 8006ef0:	4638      	mov	r0, r7
 8006ef2:	f7ff ff0b 	bl	8006d0c <__multiply>
 8006ef6:	6020      	str	r0, [r4, #0]
 8006ef8:	f8c0 9000 	str.w	r9, [r0]
 8006efc:	4604      	mov	r4, r0
 8006efe:	e7e4      	b.n	8006eca <__pow5mult+0x6a>
 8006f00:	4630      	mov	r0, r6
 8006f02:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006f06:	bf00      	nop
 8006f08:	08007afc 	.word	0x08007afc
 8006f0c:	08007a21 	.word	0x08007a21
 8006f10:	08007aa1 	.word	0x08007aa1

08006f14 <__lshift>:
 8006f14:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006f18:	460c      	mov	r4, r1
 8006f1a:	6849      	ldr	r1, [r1, #4]
 8006f1c:	6923      	ldr	r3, [r4, #16]
 8006f1e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8006f22:	68a3      	ldr	r3, [r4, #8]
 8006f24:	4607      	mov	r7, r0
 8006f26:	4691      	mov	r9, r2
 8006f28:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8006f2c:	f108 0601 	add.w	r6, r8, #1
 8006f30:	42b3      	cmp	r3, r6
 8006f32:	db0b      	blt.n	8006f4c <__lshift+0x38>
 8006f34:	4638      	mov	r0, r7
 8006f36:	f7ff fddf 	bl	8006af8 <_Balloc>
 8006f3a:	4605      	mov	r5, r0
 8006f3c:	b948      	cbnz	r0, 8006f52 <__lshift+0x3e>
 8006f3e:	4602      	mov	r2, r0
 8006f40:	4b28      	ldr	r3, [pc, #160]	@ (8006fe4 <__lshift+0xd0>)
 8006f42:	4829      	ldr	r0, [pc, #164]	@ (8006fe8 <__lshift+0xd4>)
 8006f44:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8006f48:	f000 fa22 	bl	8007390 <__assert_func>
 8006f4c:	3101      	adds	r1, #1
 8006f4e:	005b      	lsls	r3, r3, #1
 8006f50:	e7ee      	b.n	8006f30 <__lshift+0x1c>
 8006f52:	2300      	movs	r3, #0
 8006f54:	f100 0114 	add.w	r1, r0, #20
 8006f58:	f100 0210 	add.w	r2, r0, #16
 8006f5c:	4618      	mov	r0, r3
 8006f5e:	4553      	cmp	r3, sl
 8006f60:	db33      	blt.n	8006fca <__lshift+0xb6>
 8006f62:	6920      	ldr	r0, [r4, #16]
 8006f64:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006f68:	f104 0314 	add.w	r3, r4, #20
 8006f6c:	f019 091f 	ands.w	r9, r9, #31
 8006f70:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8006f74:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8006f78:	d02b      	beq.n	8006fd2 <__lshift+0xbe>
 8006f7a:	f1c9 0e20 	rsb	lr, r9, #32
 8006f7e:	468a      	mov	sl, r1
 8006f80:	2200      	movs	r2, #0
 8006f82:	6818      	ldr	r0, [r3, #0]
 8006f84:	fa00 f009 	lsl.w	r0, r0, r9
 8006f88:	4310      	orrs	r0, r2
 8006f8a:	f84a 0b04 	str.w	r0, [sl], #4
 8006f8e:	f853 2b04 	ldr.w	r2, [r3], #4
 8006f92:	459c      	cmp	ip, r3
 8006f94:	fa22 f20e 	lsr.w	r2, r2, lr
 8006f98:	d8f3      	bhi.n	8006f82 <__lshift+0x6e>
 8006f9a:	ebac 0304 	sub.w	r3, ip, r4
 8006f9e:	3b15      	subs	r3, #21
 8006fa0:	f023 0303 	bic.w	r3, r3, #3
 8006fa4:	3304      	adds	r3, #4
 8006fa6:	f104 0015 	add.w	r0, r4, #21
 8006faa:	4584      	cmp	ip, r0
 8006fac:	bf38      	it	cc
 8006fae:	2304      	movcc	r3, #4
 8006fb0:	50ca      	str	r2, [r1, r3]
 8006fb2:	b10a      	cbz	r2, 8006fb8 <__lshift+0xa4>
 8006fb4:	f108 0602 	add.w	r6, r8, #2
 8006fb8:	3e01      	subs	r6, #1
 8006fba:	4638      	mov	r0, r7
 8006fbc:	612e      	str	r6, [r5, #16]
 8006fbe:	4621      	mov	r1, r4
 8006fc0:	f7ff fdda 	bl	8006b78 <_Bfree>
 8006fc4:	4628      	mov	r0, r5
 8006fc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006fca:	f842 0f04 	str.w	r0, [r2, #4]!
 8006fce:	3301      	adds	r3, #1
 8006fd0:	e7c5      	b.n	8006f5e <__lshift+0x4a>
 8006fd2:	3904      	subs	r1, #4
 8006fd4:	f853 2b04 	ldr.w	r2, [r3], #4
 8006fd8:	f841 2f04 	str.w	r2, [r1, #4]!
 8006fdc:	459c      	cmp	ip, r3
 8006fde:	d8f9      	bhi.n	8006fd4 <__lshift+0xc0>
 8006fe0:	e7ea      	b.n	8006fb8 <__lshift+0xa4>
 8006fe2:	bf00      	nop
 8006fe4:	08007a90 	.word	0x08007a90
 8006fe8:	08007aa1 	.word	0x08007aa1

08006fec <__mcmp>:
 8006fec:	690a      	ldr	r2, [r1, #16]
 8006fee:	4603      	mov	r3, r0
 8006ff0:	6900      	ldr	r0, [r0, #16]
 8006ff2:	1a80      	subs	r0, r0, r2
 8006ff4:	b530      	push	{r4, r5, lr}
 8006ff6:	d10e      	bne.n	8007016 <__mcmp+0x2a>
 8006ff8:	3314      	adds	r3, #20
 8006ffa:	3114      	adds	r1, #20
 8006ffc:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8007000:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8007004:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8007008:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800700c:	4295      	cmp	r5, r2
 800700e:	d003      	beq.n	8007018 <__mcmp+0x2c>
 8007010:	d205      	bcs.n	800701e <__mcmp+0x32>
 8007012:	f04f 30ff 	mov.w	r0, #4294967295
 8007016:	bd30      	pop	{r4, r5, pc}
 8007018:	42a3      	cmp	r3, r4
 800701a:	d3f3      	bcc.n	8007004 <__mcmp+0x18>
 800701c:	e7fb      	b.n	8007016 <__mcmp+0x2a>
 800701e:	2001      	movs	r0, #1
 8007020:	e7f9      	b.n	8007016 <__mcmp+0x2a>
	...

08007024 <__mdiff>:
 8007024:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007028:	4689      	mov	r9, r1
 800702a:	4606      	mov	r6, r0
 800702c:	4611      	mov	r1, r2
 800702e:	4648      	mov	r0, r9
 8007030:	4614      	mov	r4, r2
 8007032:	f7ff ffdb 	bl	8006fec <__mcmp>
 8007036:	1e05      	subs	r5, r0, #0
 8007038:	d112      	bne.n	8007060 <__mdiff+0x3c>
 800703a:	4629      	mov	r1, r5
 800703c:	4630      	mov	r0, r6
 800703e:	f7ff fd5b 	bl	8006af8 <_Balloc>
 8007042:	4602      	mov	r2, r0
 8007044:	b928      	cbnz	r0, 8007052 <__mdiff+0x2e>
 8007046:	4b3f      	ldr	r3, [pc, #252]	@ (8007144 <__mdiff+0x120>)
 8007048:	f240 2137 	movw	r1, #567	@ 0x237
 800704c:	483e      	ldr	r0, [pc, #248]	@ (8007148 <__mdiff+0x124>)
 800704e:	f000 f99f 	bl	8007390 <__assert_func>
 8007052:	2301      	movs	r3, #1
 8007054:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007058:	4610      	mov	r0, r2
 800705a:	b003      	add	sp, #12
 800705c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007060:	bfbc      	itt	lt
 8007062:	464b      	movlt	r3, r9
 8007064:	46a1      	movlt	r9, r4
 8007066:	4630      	mov	r0, r6
 8007068:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800706c:	bfba      	itte	lt
 800706e:	461c      	movlt	r4, r3
 8007070:	2501      	movlt	r5, #1
 8007072:	2500      	movge	r5, #0
 8007074:	f7ff fd40 	bl	8006af8 <_Balloc>
 8007078:	4602      	mov	r2, r0
 800707a:	b918      	cbnz	r0, 8007084 <__mdiff+0x60>
 800707c:	4b31      	ldr	r3, [pc, #196]	@ (8007144 <__mdiff+0x120>)
 800707e:	f240 2145 	movw	r1, #581	@ 0x245
 8007082:	e7e3      	b.n	800704c <__mdiff+0x28>
 8007084:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8007088:	6926      	ldr	r6, [r4, #16]
 800708a:	60c5      	str	r5, [r0, #12]
 800708c:	f109 0310 	add.w	r3, r9, #16
 8007090:	f109 0514 	add.w	r5, r9, #20
 8007094:	f104 0e14 	add.w	lr, r4, #20
 8007098:	f100 0b14 	add.w	fp, r0, #20
 800709c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80070a0:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80070a4:	9301      	str	r3, [sp, #4]
 80070a6:	46d9      	mov	r9, fp
 80070a8:	f04f 0c00 	mov.w	ip, #0
 80070ac:	9b01      	ldr	r3, [sp, #4]
 80070ae:	f85e 0b04 	ldr.w	r0, [lr], #4
 80070b2:	f853 af04 	ldr.w	sl, [r3, #4]!
 80070b6:	9301      	str	r3, [sp, #4]
 80070b8:	fa1f f38a 	uxth.w	r3, sl
 80070bc:	4619      	mov	r1, r3
 80070be:	b283      	uxth	r3, r0
 80070c0:	1acb      	subs	r3, r1, r3
 80070c2:	0c00      	lsrs	r0, r0, #16
 80070c4:	4463      	add	r3, ip
 80070c6:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80070ca:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80070ce:	b29b      	uxth	r3, r3
 80070d0:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80070d4:	4576      	cmp	r6, lr
 80070d6:	f849 3b04 	str.w	r3, [r9], #4
 80070da:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80070de:	d8e5      	bhi.n	80070ac <__mdiff+0x88>
 80070e0:	1b33      	subs	r3, r6, r4
 80070e2:	3b15      	subs	r3, #21
 80070e4:	f023 0303 	bic.w	r3, r3, #3
 80070e8:	3415      	adds	r4, #21
 80070ea:	3304      	adds	r3, #4
 80070ec:	42a6      	cmp	r6, r4
 80070ee:	bf38      	it	cc
 80070f0:	2304      	movcc	r3, #4
 80070f2:	441d      	add	r5, r3
 80070f4:	445b      	add	r3, fp
 80070f6:	461e      	mov	r6, r3
 80070f8:	462c      	mov	r4, r5
 80070fa:	4544      	cmp	r4, r8
 80070fc:	d30e      	bcc.n	800711c <__mdiff+0xf8>
 80070fe:	f108 0103 	add.w	r1, r8, #3
 8007102:	1b49      	subs	r1, r1, r5
 8007104:	f021 0103 	bic.w	r1, r1, #3
 8007108:	3d03      	subs	r5, #3
 800710a:	45a8      	cmp	r8, r5
 800710c:	bf38      	it	cc
 800710e:	2100      	movcc	r1, #0
 8007110:	440b      	add	r3, r1
 8007112:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8007116:	b191      	cbz	r1, 800713e <__mdiff+0x11a>
 8007118:	6117      	str	r7, [r2, #16]
 800711a:	e79d      	b.n	8007058 <__mdiff+0x34>
 800711c:	f854 1b04 	ldr.w	r1, [r4], #4
 8007120:	46e6      	mov	lr, ip
 8007122:	0c08      	lsrs	r0, r1, #16
 8007124:	fa1c fc81 	uxtah	ip, ip, r1
 8007128:	4471      	add	r1, lr
 800712a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800712e:	b289      	uxth	r1, r1
 8007130:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8007134:	f846 1b04 	str.w	r1, [r6], #4
 8007138:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800713c:	e7dd      	b.n	80070fa <__mdiff+0xd6>
 800713e:	3f01      	subs	r7, #1
 8007140:	e7e7      	b.n	8007112 <__mdiff+0xee>
 8007142:	bf00      	nop
 8007144:	08007a90 	.word	0x08007a90
 8007148:	08007aa1 	.word	0x08007aa1

0800714c <__d2b>:
 800714c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007150:	460f      	mov	r7, r1
 8007152:	2101      	movs	r1, #1
 8007154:	ec59 8b10 	vmov	r8, r9, d0
 8007158:	4616      	mov	r6, r2
 800715a:	f7ff fccd 	bl	8006af8 <_Balloc>
 800715e:	4604      	mov	r4, r0
 8007160:	b930      	cbnz	r0, 8007170 <__d2b+0x24>
 8007162:	4602      	mov	r2, r0
 8007164:	4b23      	ldr	r3, [pc, #140]	@ (80071f4 <__d2b+0xa8>)
 8007166:	4824      	ldr	r0, [pc, #144]	@ (80071f8 <__d2b+0xac>)
 8007168:	f240 310f 	movw	r1, #783	@ 0x30f
 800716c:	f000 f910 	bl	8007390 <__assert_func>
 8007170:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8007174:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007178:	b10d      	cbz	r5, 800717e <__d2b+0x32>
 800717a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800717e:	9301      	str	r3, [sp, #4]
 8007180:	f1b8 0300 	subs.w	r3, r8, #0
 8007184:	d023      	beq.n	80071ce <__d2b+0x82>
 8007186:	4668      	mov	r0, sp
 8007188:	9300      	str	r3, [sp, #0]
 800718a:	f7ff fd7c 	bl	8006c86 <__lo0bits>
 800718e:	e9dd 1200 	ldrd	r1, r2, [sp]
 8007192:	b1d0      	cbz	r0, 80071ca <__d2b+0x7e>
 8007194:	f1c0 0320 	rsb	r3, r0, #32
 8007198:	fa02 f303 	lsl.w	r3, r2, r3
 800719c:	430b      	orrs	r3, r1
 800719e:	40c2      	lsrs	r2, r0
 80071a0:	6163      	str	r3, [r4, #20]
 80071a2:	9201      	str	r2, [sp, #4]
 80071a4:	9b01      	ldr	r3, [sp, #4]
 80071a6:	61a3      	str	r3, [r4, #24]
 80071a8:	2b00      	cmp	r3, #0
 80071aa:	bf0c      	ite	eq
 80071ac:	2201      	moveq	r2, #1
 80071ae:	2202      	movne	r2, #2
 80071b0:	6122      	str	r2, [r4, #16]
 80071b2:	b1a5      	cbz	r5, 80071de <__d2b+0x92>
 80071b4:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80071b8:	4405      	add	r5, r0
 80071ba:	603d      	str	r5, [r7, #0]
 80071bc:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80071c0:	6030      	str	r0, [r6, #0]
 80071c2:	4620      	mov	r0, r4
 80071c4:	b003      	add	sp, #12
 80071c6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80071ca:	6161      	str	r1, [r4, #20]
 80071cc:	e7ea      	b.n	80071a4 <__d2b+0x58>
 80071ce:	a801      	add	r0, sp, #4
 80071d0:	f7ff fd59 	bl	8006c86 <__lo0bits>
 80071d4:	9b01      	ldr	r3, [sp, #4]
 80071d6:	6163      	str	r3, [r4, #20]
 80071d8:	3020      	adds	r0, #32
 80071da:	2201      	movs	r2, #1
 80071dc:	e7e8      	b.n	80071b0 <__d2b+0x64>
 80071de:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80071e2:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80071e6:	6038      	str	r0, [r7, #0]
 80071e8:	6918      	ldr	r0, [r3, #16]
 80071ea:	f7ff fd2d 	bl	8006c48 <__hi0bits>
 80071ee:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80071f2:	e7e5      	b.n	80071c0 <__d2b+0x74>
 80071f4:	08007a90 	.word	0x08007a90
 80071f8:	08007aa1 	.word	0x08007aa1

080071fc <__sflush_r>:
 80071fc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007200:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007204:	0716      	lsls	r6, r2, #28
 8007206:	4605      	mov	r5, r0
 8007208:	460c      	mov	r4, r1
 800720a:	d454      	bmi.n	80072b6 <__sflush_r+0xba>
 800720c:	684b      	ldr	r3, [r1, #4]
 800720e:	2b00      	cmp	r3, #0
 8007210:	dc02      	bgt.n	8007218 <__sflush_r+0x1c>
 8007212:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8007214:	2b00      	cmp	r3, #0
 8007216:	dd48      	ble.n	80072aa <__sflush_r+0xae>
 8007218:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800721a:	2e00      	cmp	r6, #0
 800721c:	d045      	beq.n	80072aa <__sflush_r+0xae>
 800721e:	2300      	movs	r3, #0
 8007220:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8007224:	682f      	ldr	r7, [r5, #0]
 8007226:	6a21      	ldr	r1, [r4, #32]
 8007228:	602b      	str	r3, [r5, #0]
 800722a:	d030      	beq.n	800728e <__sflush_r+0x92>
 800722c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800722e:	89a3      	ldrh	r3, [r4, #12]
 8007230:	0759      	lsls	r1, r3, #29
 8007232:	d505      	bpl.n	8007240 <__sflush_r+0x44>
 8007234:	6863      	ldr	r3, [r4, #4]
 8007236:	1ad2      	subs	r2, r2, r3
 8007238:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800723a:	b10b      	cbz	r3, 8007240 <__sflush_r+0x44>
 800723c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800723e:	1ad2      	subs	r2, r2, r3
 8007240:	2300      	movs	r3, #0
 8007242:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007244:	6a21      	ldr	r1, [r4, #32]
 8007246:	4628      	mov	r0, r5
 8007248:	47b0      	blx	r6
 800724a:	1c43      	adds	r3, r0, #1
 800724c:	89a3      	ldrh	r3, [r4, #12]
 800724e:	d106      	bne.n	800725e <__sflush_r+0x62>
 8007250:	6829      	ldr	r1, [r5, #0]
 8007252:	291d      	cmp	r1, #29
 8007254:	d82b      	bhi.n	80072ae <__sflush_r+0xb2>
 8007256:	4a2a      	ldr	r2, [pc, #168]	@ (8007300 <__sflush_r+0x104>)
 8007258:	410a      	asrs	r2, r1
 800725a:	07d6      	lsls	r6, r2, #31
 800725c:	d427      	bmi.n	80072ae <__sflush_r+0xb2>
 800725e:	2200      	movs	r2, #0
 8007260:	6062      	str	r2, [r4, #4]
 8007262:	04d9      	lsls	r1, r3, #19
 8007264:	6922      	ldr	r2, [r4, #16]
 8007266:	6022      	str	r2, [r4, #0]
 8007268:	d504      	bpl.n	8007274 <__sflush_r+0x78>
 800726a:	1c42      	adds	r2, r0, #1
 800726c:	d101      	bne.n	8007272 <__sflush_r+0x76>
 800726e:	682b      	ldr	r3, [r5, #0]
 8007270:	b903      	cbnz	r3, 8007274 <__sflush_r+0x78>
 8007272:	6560      	str	r0, [r4, #84]	@ 0x54
 8007274:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007276:	602f      	str	r7, [r5, #0]
 8007278:	b1b9      	cbz	r1, 80072aa <__sflush_r+0xae>
 800727a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800727e:	4299      	cmp	r1, r3
 8007280:	d002      	beq.n	8007288 <__sflush_r+0x8c>
 8007282:	4628      	mov	r0, r5
 8007284:	f7ff fb38 	bl	80068f8 <_free_r>
 8007288:	2300      	movs	r3, #0
 800728a:	6363      	str	r3, [r4, #52]	@ 0x34
 800728c:	e00d      	b.n	80072aa <__sflush_r+0xae>
 800728e:	2301      	movs	r3, #1
 8007290:	4628      	mov	r0, r5
 8007292:	47b0      	blx	r6
 8007294:	4602      	mov	r2, r0
 8007296:	1c50      	adds	r0, r2, #1
 8007298:	d1c9      	bne.n	800722e <__sflush_r+0x32>
 800729a:	682b      	ldr	r3, [r5, #0]
 800729c:	2b00      	cmp	r3, #0
 800729e:	d0c6      	beq.n	800722e <__sflush_r+0x32>
 80072a0:	2b1d      	cmp	r3, #29
 80072a2:	d001      	beq.n	80072a8 <__sflush_r+0xac>
 80072a4:	2b16      	cmp	r3, #22
 80072a6:	d11e      	bne.n	80072e6 <__sflush_r+0xea>
 80072a8:	602f      	str	r7, [r5, #0]
 80072aa:	2000      	movs	r0, #0
 80072ac:	e022      	b.n	80072f4 <__sflush_r+0xf8>
 80072ae:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80072b2:	b21b      	sxth	r3, r3
 80072b4:	e01b      	b.n	80072ee <__sflush_r+0xf2>
 80072b6:	690f      	ldr	r7, [r1, #16]
 80072b8:	2f00      	cmp	r7, #0
 80072ba:	d0f6      	beq.n	80072aa <__sflush_r+0xae>
 80072bc:	0793      	lsls	r3, r2, #30
 80072be:	680e      	ldr	r6, [r1, #0]
 80072c0:	bf08      	it	eq
 80072c2:	694b      	ldreq	r3, [r1, #20]
 80072c4:	600f      	str	r7, [r1, #0]
 80072c6:	bf18      	it	ne
 80072c8:	2300      	movne	r3, #0
 80072ca:	eba6 0807 	sub.w	r8, r6, r7
 80072ce:	608b      	str	r3, [r1, #8]
 80072d0:	f1b8 0f00 	cmp.w	r8, #0
 80072d4:	dde9      	ble.n	80072aa <__sflush_r+0xae>
 80072d6:	6a21      	ldr	r1, [r4, #32]
 80072d8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80072da:	4643      	mov	r3, r8
 80072dc:	463a      	mov	r2, r7
 80072de:	4628      	mov	r0, r5
 80072e0:	47b0      	blx	r6
 80072e2:	2800      	cmp	r0, #0
 80072e4:	dc08      	bgt.n	80072f8 <__sflush_r+0xfc>
 80072e6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80072ea:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80072ee:	81a3      	strh	r3, [r4, #12]
 80072f0:	f04f 30ff 	mov.w	r0, #4294967295
 80072f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80072f8:	4407      	add	r7, r0
 80072fa:	eba8 0800 	sub.w	r8, r8, r0
 80072fe:	e7e7      	b.n	80072d0 <__sflush_r+0xd4>
 8007300:	dfbffffe 	.word	0xdfbffffe

08007304 <_fflush_r>:
 8007304:	b538      	push	{r3, r4, r5, lr}
 8007306:	690b      	ldr	r3, [r1, #16]
 8007308:	4605      	mov	r5, r0
 800730a:	460c      	mov	r4, r1
 800730c:	b913      	cbnz	r3, 8007314 <_fflush_r+0x10>
 800730e:	2500      	movs	r5, #0
 8007310:	4628      	mov	r0, r5
 8007312:	bd38      	pop	{r3, r4, r5, pc}
 8007314:	b118      	cbz	r0, 800731e <_fflush_r+0x1a>
 8007316:	6a03      	ldr	r3, [r0, #32]
 8007318:	b90b      	cbnz	r3, 800731e <_fflush_r+0x1a>
 800731a:	f7fe fb95 	bl	8005a48 <__sinit>
 800731e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007322:	2b00      	cmp	r3, #0
 8007324:	d0f3      	beq.n	800730e <_fflush_r+0xa>
 8007326:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8007328:	07d0      	lsls	r0, r2, #31
 800732a:	d404      	bmi.n	8007336 <_fflush_r+0x32>
 800732c:	0599      	lsls	r1, r3, #22
 800732e:	d402      	bmi.n	8007336 <_fflush_r+0x32>
 8007330:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007332:	f7fe fc92 	bl	8005c5a <__retarget_lock_acquire_recursive>
 8007336:	4628      	mov	r0, r5
 8007338:	4621      	mov	r1, r4
 800733a:	f7ff ff5f 	bl	80071fc <__sflush_r>
 800733e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007340:	07da      	lsls	r2, r3, #31
 8007342:	4605      	mov	r5, r0
 8007344:	d4e4      	bmi.n	8007310 <_fflush_r+0xc>
 8007346:	89a3      	ldrh	r3, [r4, #12]
 8007348:	059b      	lsls	r3, r3, #22
 800734a:	d4e1      	bmi.n	8007310 <_fflush_r+0xc>
 800734c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800734e:	f7fe fc85 	bl	8005c5c <__retarget_lock_release_recursive>
 8007352:	e7dd      	b.n	8007310 <_fflush_r+0xc>

08007354 <_sbrk_r>:
 8007354:	b538      	push	{r3, r4, r5, lr}
 8007356:	4d06      	ldr	r5, [pc, #24]	@ (8007370 <_sbrk_r+0x1c>)
 8007358:	2300      	movs	r3, #0
 800735a:	4604      	mov	r4, r0
 800735c:	4608      	mov	r0, r1
 800735e:	602b      	str	r3, [r5, #0]
 8007360:	f7fa fa96 	bl	8001890 <_sbrk>
 8007364:	1c43      	adds	r3, r0, #1
 8007366:	d102      	bne.n	800736e <_sbrk_r+0x1a>
 8007368:	682b      	ldr	r3, [r5, #0]
 800736a:	b103      	cbz	r3, 800736e <_sbrk_r+0x1a>
 800736c:	6023      	str	r3, [r4, #0]
 800736e:	bd38      	pop	{r3, r4, r5, pc}
 8007370:	2000048c 	.word	0x2000048c

08007374 <memcpy>:
 8007374:	440a      	add	r2, r1
 8007376:	4291      	cmp	r1, r2
 8007378:	f100 33ff 	add.w	r3, r0, #4294967295
 800737c:	d100      	bne.n	8007380 <memcpy+0xc>
 800737e:	4770      	bx	lr
 8007380:	b510      	push	{r4, lr}
 8007382:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007386:	f803 4f01 	strb.w	r4, [r3, #1]!
 800738a:	4291      	cmp	r1, r2
 800738c:	d1f9      	bne.n	8007382 <memcpy+0xe>
 800738e:	bd10      	pop	{r4, pc}

08007390 <__assert_func>:
 8007390:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007392:	4614      	mov	r4, r2
 8007394:	461a      	mov	r2, r3
 8007396:	4b09      	ldr	r3, [pc, #36]	@ (80073bc <__assert_func+0x2c>)
 8007398:	681b      	ldr	r3, [r3, #0]
 800739a:	4605      	mov	r5, r0
 800739c:	68d8      	ldr	r0, [r3, #12]
 800739e:	b954      	cbnz	r4, 80073b6 <__assert_func+0x26>
 80073a0:	4b07      	ldr	r3, [pc, #28]	@ (80073c0 <__assert_func+0x30>)
 80073a2:	461c      	mov	r4, r3
 80073a4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80073a8:	9100      	str	r1, [sp, #0]
 80073aa:	462b      	mov	r3, r5
 80073ac:	4905      	ldr	r1, [pc, #20]	@ (80073c4 <__assert_func+0x34>)
 80073ae:	f000 f841 	bl	8007434 <fiprintf>
 80073b2:	f000 f851 	bl	8007458 <abort>
 80073b6:	4b04      	ldr	r3, [pc, #16]	@ (80073c8 <__assert_func+0x38>)
 80073b8:	e7f4      	b.n	80073a4 <__assert_func+0x14>
 80073ba:	bf00      	nop
 80073bc:	2000001c 	.word	0x2000001c
 80073c0:	08007c3d 	.word	0x08007c3d
 80073c4:	08007c0f 	.word	0x08007c0f
 80073c8:	08007c02 	.word	0x08007c02

080073cc <_calloc_r>:
 80073cc:	b570      	push	{r4, r5, r6, lr}
 80073ce:	fba1 5402 	umull	r5, r4, r1, r2
 80073d2:	b93c      	cbnz	r4, 80073e4 <_calloc_r+0x18>
 80073d4:	4629      	mov	r1, r5
 80073d6:	f7ff fb03 	bl	80069e0 <_malloc_r>
 80073da:	4606      	mov	r6, r0
 80073dc:	b928      	cbnz	r0, 80073ea <_calloc_r+0x1e>
 80073de:	2600      	movs	r6, #0
 80073e0:	4630      	mov	r0, r6
 80073e2:	bd70      	pop	{r4, r5, r6, pc}
 80073e4:	220c      	movs	r2, #12
 80073e6:	6002      	str	r2, [r0, #0]
 80073e8:	e7f9      	b.n	80073de <_calloc_r+0x12>
 80073ea:	462a      	mov	r2, r5
 80073ec:	4621      	mov	r1, r4
 80073ee:	f7fe fba4 	bl	8005b3a <memset>
 80073f2:	e7f5      	b.n	80073e0 <_calloc_r+0x14>

080073f4 <__ascii_mbtowc>:
 80073f4:	b082      	sub	sp, #8
 80073f6:	b901      	cbnz	r1, 80073fa <__ascii_mbtowc+0x6>
 80073f8:	a901      	add	r1, sp, #4
 80073fa:	b142      	cbz	r2, 800740e <__ascii_mbtowc+0x1a>
 80073fc:	b14b      	cbz	r3, 8007412 <__ascii_mbtowc+0x1e>
 80073fe:	7813      	ldrb	r3, [r2, #0]
 8007400:	600b      	str	r3, [r1, #0]
 8007402:	7812      	ldrb	r2, [r2, #0]
 8007404:	1e10      	subs	r0, r2, #0
 8007406:	bf18      	it	ne
 8007408:	2001      	movne	r0, #1
 800740a:	b002      	add	sp, #8
 800740c:	4770      	bx	lr
 800740e:	4610      	mov	r0, r2
 8007410:	e7fb      	b.n	800740a <__ascii_mbtowc+0x16>
 8007412:	f06f 0001 	mvn.w	r0, #1
 8007416:	e7f8      	b.n	800740a <__ascii_mbtowc+0x16>

08007418 <__ascii_wctomb>:
 8007418:	4603      	mov	r3, r0
 800741a:	4608      	mov	r0, r1
 800741c:	b141      	cbz	r1, 8007430 <__ascii_wctomb+0x18>
 800741e:	2aff      	cmp	r2, #255	@ 0xff
 8007420:	d904      	bls.n	800742c <__ascii_wctomb+0x14>
 8007422:	228a      	movs	r2, #138	@ 0x8a
 8007424:	601a      	str	r2, [r3, #0]
 8007426:	f04f 30ff 	mov.w	r0, #4294967295
 800742a:	4770      	bx	lr
 800742c:	700a      	strb	r2, [r1, #0]
 800742e:	2001      	movs	r0, #1
 8007430:	4770      	bx	lr
	...

08007434 <fiprintf>:
 8007434:	b40e      	push	{r1, r2, r3}
 8007436:	b503      	push	{r0, r1, lr}
 8007438:	4601      	mov	r1, r0
 800743a:	ab03      	add	r3, sp, #12
 800743c:	4805      	ldr	r0, [pc, #20]	@ (8007454 <fiprintf+0x20>)
 800743e:	f853 2b04 	ldr.w	r2, [r3], #4
 8007442:	6800      	ldr	r0, [r0, #0]
 8007444:	9301      	str	r3, [sp, #4]
 8007446:	f000 f837 	bl	80074b8 <_vfiprintf_r>
 800744a:	b002      	add	sp, #8
 800744c:	f85d eb04 	ldr.w	lr, [sp], #4
 8007450:	b003      	add	sp, #12
 8007452:	4770      	bx	lr
 8007454:	2000001c 	.word	0x2000001c

08007458 <abort>:
 8007458:	b508      	push	{r3, lr}
 800745a:	2006      	movs	r0, #6
 800745c:	f000 fa00 	bl	8007860 <raise>
 8007460:	2001      	movs	r0, #1
 8007462:	f7fa f99d 	bl	80017a0 <_exit>

08007466 <__sfputc_r>:
 8007466:	6893      	ldr	r3, [r2, #8]
 8007468:	3b01      	subs	r3, #1
 800746a:	2b00      	cmp	r3, #0
 800746c:	b410      	push	{r4}
 800746e:	6093      	str	r3, [r2, #8]
 8007470:	da08      	bge.n	8007484 <__sfputc_r+0x1e>
 8007472:	6994      	ldr	r4, [r2, #24]
 8007474:	42a3      	cmp	r3, r4
 8007476:	db01      	blt.n	800747c <__sfputc_r+0x16>
 8007478:	290a      	cmp	r1, #10
 800747a:	d103      	bne.n	8007484 <__sfputc_r+0x1e>
 800747c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007480:	f000 b932 	b.w	80076e8 <__swbuf_r>
 8007484:	6813      	ldr	r3, [r2, #0]
 8007486:	1c58      	adds	r0, r3, #1
 8007488:	6010      	str	r0, [r2, #0]
 800748a:	7019      	strb	r1, [r3, #0]
 800748c:	4608      	mov	r0, r1
 800748e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007492:	4770      	bx	lr

08007494 <__sfputs_r>:
 8007494:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007496:	4606      	mov	r6, r0
 8007498:	460f      	mov	r7, r1
 800749a:	4614      	mov	r4, r2
 800749c:	18d5      	adds	r5, r2, r3
 800749e:	42ac      	cmp	r4, r5
 80074a0:	d101      	bne.n	80074a6 <__sfputs_r+0x12>
 80074a2:	2000      	movs	r0, #0
 80074a4:	e007      	b.n	80074b6 <__sfputs_r+0x22>
 80074a6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80074aa:	463a      	mov	r2, r7
 80074ac:	4630      	mov	r0, r6
 80074ae:	f7ff ffda 	bl	8007466 <__sfputc_r>
 80074b2:	1c43      	adds	r3, r0, #1
 80074b4:	d1f3      	bne.n	800749e <__sfputs_r+0xa>
 80074b6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080074b8 <_vfiprintf_r>:
 80074b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80074bc:	460d      	mov	r5, r1
 80074be:	b09d      	sub	sp, #116	@ 0x74
 80074c0:	4614      	mov	r4, r2
 80074c2:	4698      	mov	r8, r3
 80074c4:	4606      	mov	r6, r0
 80074c6:	b118      	cbz	r0, 80074d0 <_vfiprintf_r+0x18>
 80074c8:	6a03      	ldr	r3, [r0, #32]
 80074ca:	b90b      	cbnz	r3, 80074d0 <_vfiprintf_r+0x18>
 80074cc:	f7fe fabc 	bl	8005a48 <__sinit>
 80074d0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80074d2:	07d9      	lsls	r1, r3, #31
 80074d4:	d405      	bmi.n	80074e2 <_vfiprintf_r+0x2a>
 80074d6:	89ab      	ldrh	r3, [r5, #12]
 80074d8:	059a      	lsls	r2, r3, #22
 80074da:	d402      	bmi.n	80074e2 <_vfiprintf_r+0x2a>
 80074dc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80074de:	f7fe fbbc 	bl	8005c5a <__retarget_lock_acquire_recursive>
 80074e2:	89ab      	ldrh	r3, [r5, #12]
 80074e4:	071b      	lsls	r3, r3, #28
 80074e6:	d501      	bpl.n	80074ec <_vfiprintf_r+0x34>
 80074e8:	692b      	ldr	r3, [r5, #16]
 80074ea:	b99b      	cbnz	r3, 8007514 <_vfiprintf_r+0x5c>
 80074ec:	4629      	mov	r1, r5
 80074ee:	4630      	mov	r0, r6
 80074f0:	f000 f938 	bl	8007764 <__swsetup_r>
 80074f4:	b170      	cbz	r0, 8007514 <_vfiprintf_r+0x5c>
 80074f6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80074f8:	07dc      	lsls	r4, r3, #31
 80074fa:	d504      	bpl.n	8007506 <_vfiprintf_r+0x4e>
 80074fc:	f04f 30ff 	mov.w	r0, #4294967295
 8007500:	b01d      	add	sp, #116	@ 0x74
 8007502:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007506:	89ab      	ldrh	r3, [r5, #12]
 8007508:	0598      	lsls	r0, r3, #22
 800750a:	d4f7      	bmi.n	80074fc <_vfiprintf_r+0x44>
 800750c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800750e:	f7fe fba5 	bl	8005c5c <__retarget_lock_release_recursive>
 8007512:	e7f3      	b.n	80074fc <_vfiprintf_r+0x44>
 8007514:	2300      	movs	r3, #0
 8007516:	9309      	str	r3, [sp, #36]	@ 0x24
 8007518:	2320      	movs	r3, #32
 800751a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800751e:	f8cd 800c 	str.w	r8, [sp, #12]
 8007522:	2330      	movs	r3, #48	@ 0x30
 8007524:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80076d4 <_vfiprintf_r+0x21c>
 8007528:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800752c:	f04f 0901 	mov.w	r9, #1
 8007530:	4623      	mov	r3, r4
 8007532:	469a      	mov	sl, r3
 8007534:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007538:	b10a      	cbz	r2, 800753e <_vfiprintf_r+0x86>
 800753a:	2a25      	cmp	r2, #37	@ 0x25
 800753c:	d1f9      	bne.n	8007532 <_vfiprintf_r+0x7a>
 800753e:	ebba 0b04 	subs.w	fp, sl, r4
 8007542:	d00b      	beq.n	800755c <_vfiprintf_r+0xa4>
 8007544:	465b      	mov	r3, fp
 8007546:	4622      	mov	r2, r4
 8007548:	4629      	mov	r1, r5
 800754a:	4630      	mov	r0, r6
 800754c:	f7ff ffa2 	bl	8007494 <__sfputs_r>
 8007550:	3001      	adds	r0, #1
 8007552:	f000 80a7 	beq.w	80076a4 <_vfiprintf_r+0x1ec>
 8007556:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007558:	445a      	add	r2, fp
 800755a:	9209      	str	r2, [sp, #36]	@ 0x24
 800755c:	f89a 3000 	ldrb.w	r3, [sl]
 8007560:	2b00      	cmp	r3, #0
 8007562:	f000 809f 	beq.w	80076a4 <_vfiprintf_r+0x1ec>
 8007566:	2300      	movs	r3, #0
 8007568:	f04f 32ff 	mov.w	r2, #4294967295
 800756c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007570:	f10a 0a01 	add.w	sl, sl, #1
 8007574:	9304      	str	r3, [sp, #16]
 8007576:	9307      	str	r3, [sp, #28]
 8007578:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800757c:	931a      	str	r3, [sp, #104]	@ 0x68
 800757e:	4654      	mov	r4, sl
 8007580:	2205      	movs	r2, #5
 8007582:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007586:	4853      	ldr	r0, [pc, #332]	@ (80076d4 <_vfiprintf_r+0x21c>)
 8007588:	f7f8 fe2a 	bl	80001e0 <memchr>
 800758c:	9a04      	ldr	r2, [sp, #16]
 800758e:	b9d8      	cbnz	r0, 80075c8 <_vfiprintf_r+0x110>
 8007590:	06d1      	lsls	r1, r2, #27
 8007592:	bf44      	itt	mi
 8007594:	2320      	movmi	r3, #32
 8007596:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800759a:	0713      	lsls	r3, r2, #28
 800759c:	bf44      	itt	mi
 800759e:	232b      	movmi	r3, #43	@ 0x2b
 80075a0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80075a4:	f89a 3000 	ldrb.w	r3, [sl]
 80075a8:	2b2a      	cmp	r3, #42	@ 0x2a
 80075aa:	d015      	beq.n	80075d8 <_vfiprintf_r+0x120>
 80075ac:	9a07      	ldr	r2, [sp, #28]
 80075ae:	4654      	mov	r4, sl
 80075b0:	2000      	movs	r0, #0
 80075b2:	f04f 0c0a 	mov.w	ip, #10
 80075b6:	4621      	mov	r1, r4
 80075b8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80075bc:	3b30      	subs	r3, #48	@ 0x30
 80075be:	2b09      	cmp	r3, #9
 80075c0:	d94b      	bls.n	800765a <_vfiprintf_r+0x1a2>
 80075c2:	b1b0      	cbz	r0, 80075f2 <_vfiprintf_r+0x13a>
 80075c4:	9207      	str	r2, [sp, #28]
 80075c6:	e014      	b.n	80075f2 <_vfiprintf_r+0x13a>
 80075c8:	eba0 0308 	sub.w	r3, r0, r8
 80075cc:	fa09 f303 	lsl.w	r3, r9, r3
 80075d0:	4313      	orrs	r3, r2
 80075d2:	9304      	str	r3, [sp, #16]
 80075d4:	46a2      	mov	sl, r4
 80075d6:	e7d2      	b.n	800757e <_vfiprintf_r+0xc6>
 80075d8:	9b03      	ldr	r3, [sp, #12]
 80075da:	1d19      	adds	r1, r3, #4
 80075dc:	681b      	ldr	r3, [r3, #0]
 80075de:	9103      	str	r1, [sp, #12]
 80075e0:	2b00      	cmp	r3, #0
 80075e2:	bfbb      	ittet	lt
 80075e4:	425b      	neglt	r3, r3
 80075e6:	f042 0202 	orrlt.w	r2, r2, #2
 80075ea:	9307      	strge	r3, [sp, #28]
 80075ec:	9307      	strlt	r3, [sp, #28]
 80075ee:	bfb8      	it	lt
 80075f0:	9204      	strlt	r2, [sp, #16]
 80075f2:	7823      	ldrb	r3, [r4, #0]
 80075f4:	2b2e      	cmp	r3, #46	@ 0x2e
 80075f6:	d10a      	bne.n	800760e <_vfiprintf_r+0x156>
 80075f8:	7863      	ldrb	r3, [r4, #1]
 80075fa:	2b2a      	cmp	r3, #42	@ 0x2a
 80075fc:	d132      	bne.n	8007664 <_vfiprintf_r+0x1ac>
 80075fe:	9b03      	ldr	r3, [sp, #12]
 8007600:	1d1a      	adds	r2, r3, #4
 8007602:	681b      	ldr	r3, [r3, #0]
 8007604:	9203      	str	r2, [sp, #12]
 8007606:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800760a:	3402      	adds	r4, #2
 800760c:	9305      	str	r3, [sp, #20]
 800760e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80076e4 <_vfiprintf_r+0x22c>
 8007612:	7821      	ldrb	r1, [r4, #0]
 8007614:	2203      	movs	r2, #3
 8007616:	4650      	mov	r0, sl
 8007618:	f7f8 fde2 	bl	80001e0 <memchr>
 800761c:	b138      	cbz	r0, 800762e <_vfiprintf_r+0x176>
 800761e:	9b04      	ldr	r3, [sp, #16]
 8007620:	eba0 000a 	sub.w	r0, r0, sl
 8007624:	2240      	movs	r2, #64	@ 0x40
 8007626:	4082      	lsls	r2, r0
 8007628:	4313      	orrs	r3, r2
 800762a:	3401      	adds	r4, #1
 800762c:	9304      	str	r3, [sp, #16]
 800762e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007632:	4829      	ldr	r0, [pc, #164]	@ (80076d8 <_vfiprintf_r+0x220>)
 8007634:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007638:	2206      	movs	r2, #6
 800763a:	f7f8 fdd1 	bl	80001e0 <memchr>
 800763e:	2800      	cmp	r0, #0
 8007640:	d03f      	beq.n	80076c2 <_vfiprintf_r+0x20a>
 8007642:	4b26      	ldr	r3, [pc, #152]	@ (80076dc <_vfiprintf_r+0x224>)
 8007644:	bb1b      	cbnz	r3, 800768e <_vfiprintf_r+0x1d6>
 8007646:	9b03      	ldr	r3, [sp, #12]
 8007648:	3307      	adds	r3, #7
 800764a:	f023 0307 	bic.w	r3, r3, #7
 800764e:	3308      	adds	r3, #8
 8007650:	9303      	str	r3, [sp, #12]
 8007652:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007654:	443b      	add	r3, r7
 8007656:	9309      	str	r3, [sp, #36]	@ 0x24
 8007658:	e76a      	b.n	8007530 <_vfiprintf_r+0x78>
 800765a:	fb0c 3202 	mla	r2, ip, r2, r3
 800765e:	460c      	mov	r4, r1
 8007660:	2001      	movs	r0, #1
 8007662:	e7a8      	b.n	80075b6 <_vfiprintf_r+0xfe>
 8007664:	2300      	movs	r3, #0
 8007666:	3401      	adds	r4, #1
 8007668:	9305      	str	r3, [sp, #20]
 800766a:	4619      	mov	r1, r3
 800766c:	f04f 0c0a 	mov.w	ip, #10
 8007670:	4620      	mov	r0, r4
 8007672:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007676:	3a30      	subs	r2, #48	@ 0x30
 8007678:	2a09      	cmp	r2, #9
 800767a:	d903      	bls.n	8007684 <_vfiprintf_r+0x1cc>
 800767c:	2b00      	cmp	r3, #0
 800767e:	d0c6      	beq.n	800760e <_vfiprintf_r+0x156>
 8007680:	9105      	str	r1, [sp, #20]
 8007682:	e7c4      	b.n	800760e <_vfiprintf_r+0x156>
 8007684:	fb0c 2101 	mla	r1, ip, r1, r2
 8007688:	4604      	mov	r4, r0
 800768a:	2301      	movs	r3, #1
 800768c:	e7f0      	b.n	8007670 <_vfiprintf_r+0x1b8>
 800768e:	ab03      	add	r3, sp, #12
 8007690:	9300      	str	r3, [sp, #0]
 8007692:	462a      	mov	r2, r5
 8007694:	4b12      	ldr	r3, [pc, #72]	@ (80076e0 <_vfiprintf_r+0x228>)
 8007696:	a904      	add	r1, sp, #16
 8007698:	4630      	mov	r0, r6
 800769a:	f7fd fd91 	bl	80051c0 <_printf_float>
 800769e:	4607      	mov	r7, r0
 80076a0:	1c78      	adds	r0, r7, #1
 80076a2:	d1d6      	bne.n	8007652 <_vfiprintf_r+0x19a>
 80076a4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80076a6:	07d9      	lsls	r1, r3, #31
 80076a8:	d405      	bmi.n	80076b6 <_vfiprintf_r+0x1fe>
 80076aa:	89ab      	ldrh	r3, [r5, #12]
 80076ac:	059a      	lsls	r2, r3, #22
 80076ae:	d402      	bmi.n	80076b6 <_vfiprintf_r+0x1fe>
 80076b0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80076b2:	f7fe fad3 	bl	8005c5c <__retarget_lock_release_recursive>
 80076b6:	89ab      	ldrh	r3, [r5, #12]
 80076b8:	065b      	lsls	r3, r3, #25
 80076ba:	f53f af1f 	bmi.w	80074fc <_vfiprintf_r+0x44>
 80076be:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80076c0:	e71e      	b.n	8007500 <_vfiprintf_r+0x48>
 80076c2:	ab03      	add	r3, sp, #12
 80076c4:	9300      	str	r3, [sp, #0]
 80076c6:	462a      	mov	r2, r5
 80076c8:	4b05      	ldr	r3, [pc, #20]	@ (80076e0 <_vfiprintf_r+0x228>)
 80076ca:	a904      	add	r1, sp, #16
 80076cc:	4630      	mov	r0, r6
 80076ce:	f7fe f80f 	bl	80056f0 <_printf_i>
 80076d2:	e7e4      	b.n	800769e <_vfiprintf_r+0x1e6>
 80076d4:	08007d3f 	.word	0x08007d3f
 80076d8:	08007d49 	.word	0x08007d49
 80076dc:	080051c1 	.word	0x080051c1
 80076e0:	08007495 	.word	0x08007495
 80076e4:	08007d45 	.word	0x08007d45

080076e8 <__swbuf_r>:
 80076e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80076ea:	460e      	mov	r6, r1
 80076ec:	4614      	mov	r4, r2
 80076ee:	4605      	mov	r5, r0
 80076f0:	b118      	cbz	r0, 80076fa <__swbuf_r+0x12>
 80076f2:	6a03      	ldr	r3, [r0, #32]
 80076f4:	b90b      	cbnz	r3, 80076fa <__swbuf_r+0x12>
 80076f6:	f7fe f9a7 	bl	8005a48 <__sinit>
 80076fa:	69a3      	ldr	r3, [r4, #24]
 80076fc:	60a3      	str	r3, [r4, #8]
 80076fe:	89a3      	ldrh	r3, [r4, #12]
 8007700:	071a      	lsls	r2, r3, #28
 8007702:	d501      	bpl.n	8007708 <__swbuf_r+0x20>
 8007704:	6923      	ldr	r3, [r4, #16]
 8007706:	b943      	cbnz	r3, 800771a <__swbuf_r+0x32>
 8007708:	4621      	mov	r1, r4
 800770a:	4628      	mov	r0, r5
 800770c:	f000 f82a 	bl	8007764 <__swsetup_r>
 8007710:	b118      	cbz	r0, 800771a <__swbuf_r+0x32>
 8007712:	f04f 37ff 	mov.w	r7, #4294967295
 8007716:	4638      	mov	r0, r7
 8007718:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800771a:	6823      	ldr	r3, [r4, #0]
 800771c:	6922      	ldr	r2, [r4, #16]
 800771e:	1a98      	subs	r0, r3, r2
 8007720:	6963      	ldr	r3, [r4, #20]
 8007722:	b2f6      	uxtb	r6, r6
 8007724:	4283      	cmp	r3, r0
 8007726:	4637      	mov	r7, r6
 8007728:	dc05      	bgt.n	8007736 <__swbuf_r+0x4e>
 800772a:	4621      	mov	r1, r4
 800772c:	4628      	mov	r0, r5
 800772e:	f7ff fde9 	bl	8007304 <_fflush_r>
 8007732:	2800      	cmp	r0, #0
 8007734:	d1ed      	bne.n	8007712 <__swbuf_r+0x2a>
 8007736:	68a3      	ldr	r3, [r4, #8]
 8007738:	3b01      	subs	r3, #1
 800773a:	60a3      	str	r3, [r4, #8]
 800773c:	6823      	ldr	r3, [r4, #0]
 800773e:	1c5a      	adds	r2, r3, #1
 8007740:	6022      	str	r2, [r4, #0]
 8007742:	701e      	strb	r6, [r3, #0]
 8007744:	6962      	ldr	r2, [r4, #20]
 8007746:	1c43      	adds	r3, r0, #1
 8007748:	429a      	cmp	r2, r3
 800774a:	d004      	beq.n	8007756 <__swbuf_r+0x6e>
 800774c:	89a3      	ldrh	r3, [r4, #12]
 800774e:	07db      	lsls	r3, r3, #31
 8007750:	d5e1      	bpl.n	8007716 <__swbuf_r+0x2e>
 8007752:	2e0a      	cmp	r6, #10
 8007754:	d1df      	bne.n	8007716 <__swbuf_r+0x2e>
 8007756:	4621      	mov	r1, r4
 8007758:	4628      	mov	r0, r5
 800775a:	f7ff fdd3 	bl	8007304 <_fflush_r>
 800775e:	2800      	cmp	r0, #0
 8007760:	d0d9      	beq.n	8007716 <__swbuf_r+0x2e>
 8007762:	e7d6      	b.n	8007712 <__swbuf_r+0x2a>

08007764 <__swsetup_r>:
 8007764:	b538      	push	{r3, r4, r5, lr}
 8007766:	4b29      	ldr	r3, [pc, #164]	@ (800780c <__swsetup_r+0xa8>)
 8007768:	4605      	mov	r5, r0
 800776a:	6818      	ldr	r0, [r3, #0]
 800776c:	460c      	mov	r4, r1
 800776e:	b118      	cbz	r0, 8007778 <__swsetup_r+0x14>
 8007770:	6a03      	ldr	r3, [r0, #32]
 8007772:	b90b      	cbnz	r3, 8007778 <__swsetup_r+0x14>
 8007774:	f7fe f968 	bl	8005a48 <__sinit>
 8007778:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800777c:	0719      	lsls	r1, r3, #28
 800777e:	d422      	bmi.n	80077c6 <__swsetup_r+0x62>
 8007780:	06da      	lsls	r2, r3, #27
 8007782:	d407      	bmi.n	8007794 <__swsetup_r+0x30>
 8007784:	2209      	movs	r2, #9
 8007786:	602a      	str	r2, [r5, #0]
 8007788:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800778c:	81a3      	strh	r3, [r4, #12]
 800778e:	f04f 30ff 	mov.w	r0, #4294967295
 8007792:	e033      	b.n	80077fc <__swsetup_r+0x98>
 8007794:	0758      	lsls	r0, r3, #29
 8007796:	d512      	bpl.n	80077be <__swsetup_r+0x5a>
 8007798:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800779a:	b141      	cbz	r1, 80077ae <__swsetup_r+0x4a>
 800779c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80077a0:	4299      	cmp	r1, r3
 80077a2:	d002      	beq.n	80077aa <__swsetup_r+0x46>
 80077a4:	4628      	mov	r0, r5
 80077a6:	f7ff f8a7 	bl	80068f8 <_free_r>
 80077aa:	2300      	movs	r3, #0
 80077ac:	6363      	str	r3, [r4, #52]	@ 0x34
 80077ae:	89a3      	ldrh	r3, [r4, #12]
 80077b0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80077b4:	81a3      	strh	r3, [r4, #12]
 80077b6:	2300      	movs	r3, #0
 80077b8:	6063      	str	r3, [r4, #4]
 80077ba:	6923      	ldr	r3, [r4, #16]
 80077bc:	6023      	str	r3, [r4, #0]
 80077be:	89a3      	ldrh	r3, [r4, #12]
 80077c0:	f043 0308 	orr.w	r3, r3, #8
 80077c4:	81a3      	strh	r3, [r4, #12]
 80077c6:	6923      	ldr	r3, [r4, #16]
 80077c8:	b94b      	cbnz	r3, 80077de <__swsetup_r+0x7a>
 80077ca:	89a3      	ldrh	r3, [r4, #12]
 80077cc:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80077d0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80077d4:	d003      	beq.n	80077de <__swsetup_r+0x7a>
 80077d6:	4621      	mov	r1, r4
 80077d8:	4628      	mov	r0, r5
 80077da:	f000 f883 	bl	80078e4 <__smakebuf_r>
 80077de:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80077e2:	f013 0201 	ands.w	r2, r3, #1
 80077e6:	d00a      	beq.n	80077fe <__swsetup_r+0x9a>
 80077e8:	2200      	movs	r2, #0
 80077ea:	60a2      	str	r2, [r4, #8]
 80077ec:	6962      	ldr	r2, [r4, #20]
 80077ee:	4252      	negs	r2, r2
 80077f0:	61a2      	str	r2, [r4, #24]
 80077f2:	6922      	ldr	r2, [r4, #16]
 80077f4:	b942      	cbnz	r2, 8007808 <__swsetup_r+0xa4>
 80077f6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80077fa:	d1c5      	bne.n	8007788 <__swsetup_r+0x24>
 80077fc:	bd38      	pop	{r3, r4, r5, pc}
 80077fe:	0799      	lsls	r1, r3, #30
 8007800:	bf58      	it	pl
 8007802:	6962      	ldrpl	r2, [r4, #20]
 8007804:	60a2      	str	r2, [r4, #8]
 8007806:	e7f4      	b.n	80077f2 <__swsetup_r+0x8e>
 8007808:	2000      	movs	r0, #0
 800780a:	e7f7      	b.n	80077fc <__swsetup_r+0x98>
 800780c:	2000001c 	.word	0x2000001c

08007810 <_raise_r>:
 8007810:	291f      	cmp	r1, #31
 8007812:	b538      	push	{r3, r4, r5, lr}
 8007814:	4605      	mov	r5, r0
 8007816:	460c      	mov	r4, r1
 8007818:	d904      	bls.n	8007824 <_raise_r+0x14>
 800781a:	2316      	movs	r3, #22
 800781c:	6003      	str	r3, [r0, #0]
 800781e:	f04f 30ff 	mov.w	r0, #4294967295
 8007822:	bd38      	pop	{r3, r4, r5, pc}
 8007824:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8007826:	b112      	cbz	r2, 800782e <_raise_r+0x1e>
 8007828:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800782c:	b94b      	cbnz	r3, 8007842 <_raise_r+0x32>
 800782e:	4628      	mov	r0, r5
 8007830:	f000 f830 	bl	8007894 <_getpid_r>
 8007834:	4622      	mov	r2, r4
 8007836:	4601      	mov	r1, r0
 8007838:	4628      	mov	r0, r5
 800783a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800783e:	f000 b817 	b.w	8007870 <_kill_r>
 8007842:	2b01      	cmp	r3, #1
 8007844:	d00a      	beq.n	800785c <_raise_r+0x4c>
 8007846:	1c59      	adds	r1, r3, #1
 8007848:	d103      	bne.n	8007852 <_raise_r+0x42>
 800784a:	2316      	movs	r3, #22
 800784c:	6003      	str	r3, [r0, #0]
 800784e:	2001      	movs	r0, #1
 8007850:	e7e7      	b.n	8007822 <_raise_r+0x12>
 8007852:	2100      	movs	r1, #0
 8007854:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8007858:	4620      	mov	r0, r4
 800785a:	4798      	blx	r3
 800785c:	2000      	movs	r0, #0
 800785e:	e7e0      	b.n	8007822 <_raise_r+0x12>

08007860 <raise>:
 8007860:	4b02      	ldr	r3, [pc, #8]	@ (800786c <raise+0xc>)
 8007862:	4601      	mov	r1, r0
 8007864:	6818      	ldr	r0, [r3, #0]
 8007866:	f7ff bfd3 	b.w	8007810 <_raise_r>
 800786a:	bf00      	nop
 800786c:	2000001c 	.word	0x2000001c

08007870 <_kill_r>:
 8007870:	b538      	push	{r3, r4, r5, lr}
 8007872:	4d07      	ldr	r5, [pc, #28]	@ (8007890 <_kill_r+0x20>)
 8007874:	2300      	movs	r3, #0
 8007876:	4604      	mov	r4, r0
 8007878:	4608      	mov	r0, r1
 800787a:	4611      	mov	r1, r2
 800787c:	602b      	str	r3, [r5, #0]
 800787e:	f7f9 ff7f 	bl	8001780 <_kill>
 8007882:	1c43      	adds	r3, r0, #1
 8007884:	d102      	bne.n	800788c <_kill_r+0x1c>
 8007886:	682b      	ldr	r3, [r5, #0]
 8007888:	b103      	cbz	r3, 800788c <_kill_r+0x1c>
 800788a:	6023      	str	r3, [r4, #0]
 800788c:	bd38      	pop	{r3, r4, r5, pc}
 800788e:	bf00      	nop
 8007890:	2000048c 	.word	0x2000048c

08007894 <_getpid_r>:
 8007894:	f7f9 bf6c 	b.w	8001770 <_getpid>

08007898 <__swhatbuf_r>:
 8007898:	b570      	push	{r4, r5, r6, lr}
 800789a:	460c      	mov	r4, r1
 800789c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80078a0:	2900      	cmp	r1, #0
 80078a2:	b096      	sub	sp, #88	@ 0x58
 80078a4:	4615      	mov	r5, r2
 80078a6:	461e      	mov	r6, r3
 80078a8:	da0d      	bge.n	80078c6 <__swhatbuf_r+0x2e>
 80078aa:	89a3      	ldrh	r3, [r4, #12]
 80078ac:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80078b0:	f04f 0100 	mov.w	r1, #0
 80078b4:	bf14      	ite	ne
 80078b6:	2340      	movne	r3, #64	@ 0x40
 80078b8:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80078bc:	2000      	movs	r0, #0
 80078be:	6031      	str	r1, [r6, #0]
 80078c0:	602b      	str	r3, [r5, #0]
 80078c2:	b016      	add	sp, #88	@ 0x58
 80078c4:	bd70      	pop	{r4, r5, r6, pc}
 80078c6:	466a      	mov	r2, sp
 80078c8:	f000 f848 	bl	800795c <_fstat_r>
 80078cc:	2800      	cmp	r0, #0
 80078ce:	dbec      	blt.n	80078aa <__swhatbuf_r+0x12>
 80078d0:	9901      	ldr	r1, [sp, #4]
 80078d2:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80078d6:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80078da:	4259      	negs	r1, r3
 80078dc:	4159      	adcs	r1, r3
 80078de:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80078e2:	e7eb      	b.n	80078bc <__swhatbuf_r+0x24>

080078e4 <__smakebuf_r>:
 80078e4:	898b      	ldrh	r3, [r1, #12]
 80078e6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80078e8:	079d      	lsls	r5, r3, #30
 80078ea:	4606      	mov	r6, r0
 80078ec:	460c      	mov	r4, r1
 80078ee:	d507      	bpl.n	8007900 <__smakebuf_r+0x1c>
 80078f0:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80078f4:	6023      	str	r3, [r4, #0]
 80078f6:	6123      	str	r3, [r4, #16]
 80078f8:	2301      	movs	r3, #1
 80078fa:	6163      	str	r3, [r4, #20]
 80078fc:	b003      	add	sp, #12
 80078fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007900:	ab01      	add	r3, sp, #4
 8007902:	466a      	mov	r2, sp
 8007904:	f7ff ffc8 	bl	8007898 <__swhatbuf_r>
 8007908:	9f00      	ldr	r7, [sp, #0]
 800790a:	4605      	mov	r5, r0
 800790c:	4639      	mov	r1, r7
 800790e:	4630      	mov	r0, r6
 8007910:	f7ff f866 	bl	80069e0 <_malloc_r>
 8007914:	b948      	cbnz	r0, 800792a <__smakebuf_r+0x46>
 8007916:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800791a:	059a      	lsls	r2, r3, #22
 800791c:	d4ee      	bmi.n	80078fc <__smakebuf_r+0x18>
 800791e:	f023 0303 	bic.w	r3, r3, #3
 8007922:	f043 0302 	orr.w	r3, r3, #2
 8007926:	81a3      	strh	r3, [r4, #12]
 8007928:	e7e2      	b.n	80078f0 <__smakebuf_r+0xc>
 800792a:	89a3      	ldrh	r3, [r4, #12]
 800792c:	6020      	str	r0, [r4, #0]
 800792e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007932:	81a3      	strh	r3, [r4, #12]
 8007934:	9b01      	ldr	r3, [sp, #4]
 8007936:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800793a:	b15b      	cbz	r3, 8007954 <__smakebuf_r+0x70>
 800793c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007940:	4630      	mov	r0, r6
 8007942:	f000 f81d 	bl	8007980 <_isatty_r>
 8007946:	b128      	cbz	r0, 8007954 <__smakebuf_r+0x70>
 8007948:	89a3      	ldrh	r3, [r4, #12]
 800794a:	f023 0303 	bic.w	r3, r3, #3
 800794e:	f043 0301 	orr.w	r3, r3, #1
 8007952:	81a3      	strh	r3, [r4, #12]
 8007954:	89a3      	ldrh	r3, [r4, #12]
 8007956:	431d      	orrs	r5, r3
 8007958:	81a5      	strh	r5, [r4, #12]
 800795a:	e7cf      	b.n	80078fc <__smakebuf_r+0x18>

0800795c <_fstat_r>:
 800795c:	b538      	push	{r3, r4, r5, lr}
 800795e:	4d07      	ldr	r5, [pc, #28]	@ (800797c <_fstat_r+0x20>)
 8007960:	2300      	movs	r3, #0
 8007962:	4604      	mov	r4, r0
 8007964:	4608      	mov	r0, r1
 8007966:	4611      	mov	r1, r2
 8007968:	602b      	str	r3, [r5, #0]
 800796a:	f7f9 ff69 	bl	8001840 <_fstat>
 800796e:	1c43      	adds	r3, r0, #1
 8007970:	d102      	bne.n	8007978 <_fstat_r+0x1c>
 8007972:	682b      	ldr	r3, [r5, #0]
 8007974:	b103      	cbz	r3, 8007978 <_fstat_r+0x1c>
 8007976:	6023      	str	r3, [r4, #0]
 8007978:	bd38      	pop	{r3, r4, r5, pc}
 800797a:	bf00      	nop
 800797c:	2000048c 	.word	0x2000048c

08007980 <_isatty_r>:
 8007980:	b538      	push	{r3, r4, r5, lr}
 8007982:	4d06      	ldr	r5, [pc, #24]	@ (800799c <_isatty_r+0x1c>)
 8007984:	2300      	movs	r3, #0
 8007986:	4604      	mov	r4, r0
 8007988:	4608      	mov	r0, r1
 800798a:	602b      	str	r3, [r5, #0]
 800798c:	f7f9 ff68 	bl	8001860 <_isatty>
 8007990:	1c43      	adds	r3, r0, #1
 8007992:	d102      	bne.n	800799a <_isatty_r+0x1a>
 8007994:	682b      	ldr	r3, [r5, #0]
 8007996:	b103      	cbz	r3, 800799a <_isatty_r+0x1a>
 8007998:	6023      	str	r3, [r4, #0]
 800799a:	bd38      	pop	{r3, r4, r5, pc}
 800799c:	2000048c 	.word	0x2000048c

080079a0 <_init>:
 80079a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80079a2:	bf00      	nop
 80079a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80079a6:	bc08      	pop	{r3}
 80079a8:	469e      	mov	lr, r3
 80079aa:	4770      	bx	lr

080079ac <_fini>:
 80079ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80079ae:	bf00      	nop
 80079b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80079b2:	bc08      	pop	{r3}
 80079b4:	469e      	mov	lr, r3
 80079b6:	4770      	bx	lr
