Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (lin64) Build 1846317 Fri Apr 14 18:54:47 MDT 2017
| Date         : Thu May  5 13:59:47 2022
| Host         : ajit4-ProLiant-ML10 running 64-bit Ubuntu 16.04.7 LTS
| Command      : report_timing_summary -file timing.rpt -nworst 10 -verbose
| Design       : top_level
| Device       : 7vx690t-ffg1761
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: test_inst/mcore_inst/PMODE_0_0_inst/Shallow.notSaveSlot.queue/qD1.RB.full_flag/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.843    -5970.671                   2369               209711        0.007        0.000                      0               209631        1.100        0.000                       0                 80431  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clk_p                 {0.000 2.500}        5.000           200.000         
  clk_out1_clk_wiz_1  {0.000 3.200}        6.400           156.239         
  clk_out2_clk_wiz_1  {0.000 6.302}        12.604          79.340          
  clkfbout_clk_wiz_1  {0.000 22.500}       45.000          22.222          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_p                                                                                                                                                                   1.100        0.000                       0                     1  
  clk_out1_clk_wiz_1        2.408        0.000                      0                  588        0.108        0.000                      0                  588        2.800        0.000                       0                   383  
  clk_out2_clk_wiz_1       -1.348      -73.134                    389               208351        0.028        0.000                      0               208351        5.534        0.000                       0                 80044  
  clkfbout_clk_wiz_1                                                                                                                                                   43.591        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_clk_wiz_1  clk_out1_clk_wiz_1       -2.779     -290.237                    119                  159        0.022        0.000                      0                  119  
clk_out1_clk_wiz_1  clk_out2_clk_wiz_1       -3.843    -5605.545                   1860                 1900        0.007        0.000                      0                 1860  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_out1_clk_wiz_1  clk_out1_clk_wiz_1        4.769        0.000                      0                  290        0.264        0.000                      0                  290  
**async_default**   clk_out2_clk_wiz_1  clk_out1_clk_wiz_1       -1.755       -1.755                      1                    1        0.118        0.000                      0                    1  
**async_default**   clk_out2_clk_wiz_1  clk_out2_clk_wiz_1       10.037        0.000                      0                  291        0.074        0.000                      0                  291  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_p
  To Clock:  clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y8  clocking1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y8  clocking1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y8  clocking1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y8  clocking1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_1
  To Clock:  clk_out1_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack        2.408ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.800ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.408ns  (required time - arrival time)
  Source:                 mac_engine_instance/pkt_cnt_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mac_engine_instance/pkt_cnt_reg[54]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_out1_clk_wiz_1 rise@6.400ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.678ns  (logic 0.395ns (10.739%)  route 3.283ns (89.261%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 5.084 - 6.400 ) 
    Source Clock Delay      (SCD):    -1.971ns
    Clock Pessimism Removal (CPR):    -0.678ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         1.828    -1.971    mac_engine_instance/clk_out1
    SLICE_X197Y139       FDRE                                         r  mac_engine_instance/pkt_cnt_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X197Y139       FDRE (Prop_fdre_C_Q)         0.223    -1.748 f  mac_engine_instance/pkt_cnt_reg[51]/Q
                         net (fo=2, routed)           0.562    -1.186    mac_engine_instance/pkt_cnt_reg_n_0_[51]
    SLICE_X196Y139       LUT6 (Prop_lut6_I3_O)        0.043    -1.143 r  mac_engine_instance/m_rx_axis_tkeep[7]_i_9/O
                         net (fo=1, routed)           0.551    -0.591    mac_engine_instance/m_rx_axis_tkeep[7]_i_9_n_0
    SLICE_X196Y135       LUT6 (Prop_lut6_I2_O)        0.043    -0.548 r  mac_engine_instance/m_rx_axis_tkeep[7]_i_6/O
                         net (fo=1, routed)           0.555     0.007    mac_engine_instance/m_rx_axis_tkeep[7]_i_6_n_0
    SLICE_X196Y129       LUT5 (Prop_lut5_I4_O)        0.043     0.050 r  mac_engine_instance/m_rx_axis_tkeep[7]_i_2/O
                         net (fo=4, routed)           0.343     0.393    mac_engine_instance/m_rx_axis_tkeep[7]_i_2_n_0
    SLICE_X198Y129       LUT3 (Prop_lut3_I1_O)        0.043     0.436 r  mac_engine_instance/pkt_cnt[55]_i_2/O
                         net (fo=54, routed)          1.272     1.707    mac_engine_instance/pkt_cnt[55]_i_2_n_0
    SLICE_X197Y140       FDRE                                         r  mac_engine_instance/pkt_cnt_reg[54]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      6.400     6.400 r  
    H19                                               0.000     6.400 r  clk_p (IN)
                         net (fo=0)                   0.000     6.400    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     7.128 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.114    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.794     1.320 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.995     3.315    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     3.398 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         1.686     5.084    mac_engine_instance/clk_out1
    SLICE_X197Y140       FDRE                                         r  mac_engine_instance/pkt_cnt_reg[54]/C
                         clock pessimism             -0.678     4.406    
                         clock uncertainty           -0.090     4.316    
    SLICE_X197Y140       FDRE (Setup_fdre_C_CE)      -0.201     4.115    mac_engine_instance/pkt_cnt_reg[54]
  -------------------------------------------------------------------
                         required time                          4.115    
                         arrival time                          -1.707    
  -------------------------------------------------------------------
                         slack                                  2.408    

Slack (MET) :             2.408ns  (required time - arrival time)
  Source:                 mac_engine_instance/pkt_cnt_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mac_engine_instance/pkt_cnt_reg[54]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_out1_clk_wiz_1 rise@6.400ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.678ns  (logic 0.395ns (10.739%)  route 3.283ns (89.261%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 5.084 - 6.400 ) 
    Source Clock Delay      (SCD):    -1.971ns
    Clock Pessimism Removal (CPR):    -0.678ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         1.828    -1.971    mac_engine_instance/clk_out1
    SLICE_X197Y139       FDRE                                         r  mac_engine_instance/pkt_cnt_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X197Y139       FDRE (Prop_fdre_C_Q)         0.223    -1.748 r  mac_engine_instance/pkt_cnt_reg[51]/Q
                         net (fo=2, routed)           0.562    -1.186    mac_engine_instance/pkt_cnt_reg_n_0_[51]
    SLICE_X196Y139       LUT6 (Prop_lut6_I3_O)        0.043    -1.143 f  mac_engine_instance/m_rx_axis_tkeep[7]_i_9/O
                         net (fo=1, routed)           0.551    -0.591    mac_engine_instance/m_rx_axis_tkeep[7]_i_9_n_0
    SLICE_X196Y135       LUT6 (Prop_lut6_I2_O)        0.043    -0.548 f  mac_engine_instance/m_rx_axis_tkeep[7]_i_6/O
                         net (fo=1, routed)           0.555     0.007    mac_engine_instance/m_rx_axis_tkeep[7]_i_6_n_0
    SLICE_X196Y129       LUT5 (Prop_lut5_I4_O)        0.043     0.050 f  mac_engine_instance/m_rx_axis_tkeep[7]_i_2/O
                         net (fo=4, routed)           0.343     0.393    mac_engine_instance/m_rx_axis_tkeep[7]_i_2_n_0
    SLICE_X198Y129       LUT3 (Prop_lut3_I1_O)        0.043     0.436 f  mac_engine_instance/pkt_cnt[55]_i_2/O
                         net (fo=54, routed)          1.272     1.707    mac_engine_instance/pkt_cnt[55]_i_2_n_0
    SLICE_X197Y140       FDRE                                         f  mac_engine_instance/pkt_cnt_reg[54]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      6.400     6.400 r  
    H19                                               0.000     6.400 r  clk_p (IN)
                         net (fo=0)                   0.000     6.400    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     7.128 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.114    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.794     1.320 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.995     3.315    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     3.398 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         1.686     5.084    mac_engine_instance/clk_out1
    SLICE_X197Y140       FDRE                                         r  mac_engine_instance/pkt_cnt_reg[54]/C
                         clock pessimism             -0.678     4.406    
                         clock uncertainty           -0.090     4.316    
    SLICE_X197Y140       FDRE (Setup_fdre_C_CE)      -0.201     4.115    mac_engine_instance/pkt_cnt_reg[54]
  -------------------------------------------------------------------
                         required time                          4.115    
                         arrival time                          -1.707    
  -------------------------------------------------------------------
                         slack                                  2.408    

Slack (MET) :             2.408ns  (required time - arrival time)
  Source:                 mac_engine_instance/pkt_cnt_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mac_engine_instance/pkt_cnt_reg[55]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_out1_clk_wiz_1 rise@6.400ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.678ns  (logic 0.395ns (10.739%)  route 3.283ns (89.261%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 5.084 - 6.400 ) 
    Source Clock Delay      (SCD):    -1.971ns
    Clock Pessimism Removal (CPR):    -0.678ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         1.828    -1.971    mac_engine_instance/clk_out1
    SLICE_X197Y139       FDRE                                         r  mac_engine_instance/pkt_cnt_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X197Y139       FDRE (Prop_fdre_C_Q)         0.223    -1.748 f  mac_engine_instance/pkt_cnt_reg[51]/Q
                         net (fo=2, routed)           0.562    -1.186    mac_engine_instance/pkt_cnt_reg_n_0_[51]
    SLICE_X196Y139       LUT6 (Prop_lut6_I3_O)        0.043    -1.143 r  mac_engine_instance/m_rx_axis_tkeep[7]_i_9/O
                         net (fo=1, routed)           0.551    -0.591    mac_engine_instance/m_rx_axis_tkeep[7]_i_9_n_0
    SLICE_X196Y135       LUT6 (Prop_lut6_I2_O)        0.043    -0.548 r  mac_engine_instance/m_rx_axis_tkeep[7]_i_6/O
                         net (fo=1, routed)           0.555     0.007    mac_engine_instance/m_rx_axis_tkeep[7]_i_6_n_0
    SLICE_X196Y129       LUT5 (Prop_lut5_I4_O)        0.043     0.050 r  mac_engine_instance/m_rx_axis_tkeep[7]_i_2/O
                         net (fo=4, routed)           0.343     0.393    mac_engine_instance/m_rx_axis_tkeep[7]_i_2_n_0
    SLICE_X198Y129       LUT3 (Prop_lut3_I1_O)        0.043     0.436 r  mac_engine_instance/pkt_cnt[55]_i_2/O
                         net (fo=54, routed)          1.272     1.707    mac_engine_instance/pkt_cnt[55]_i_2_n_0
    SLICE_X197Y140       FDRE                                         r  mac_engine_instance/pkt_cnt_reg[55]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      6.400     6.400 r  
    H19                                               0.000     6.400 r  clk_p (IN)
                         net (fo=0)                   0.000     6.400    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     7.128 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.114    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.794     1.320 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.995     3.315    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     3.398 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         1.686     5.084    mac_engine_instance/clk_out1
    SLICE_X197Y140       FDRE                                         r  mac_engine_instance/pkt_cnt_reg[55]/C
                         clock pessimism             -0.678     4.406    
                         clock uncertainty           -0.090     4.316    
    SLICE_X197Y140       FDRE (Setup_fdre_C_CE)      -0.201     4.115    mac_engine_instance/pkt_cnt_reg[55]
  -------------------------------------------------------------------
                         required time                          4.115    
                         arrival time                          -1.707    
  -------------------------------------------------------------------
                         slack                                  2.408    

Slack (MET) :             2.408ns  (required time - arrival time)
  Source:                 mac_engine_instance/pkt_cnt_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mac_engine_instance/pkt_cnt_reg[55]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_out1_clk_wiz_1 rise@6.400ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.678ns  (logic 0.395ns (10.739%)  route 3.283ns (89.261%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 5.084 - 6.400 ) 
    Source Clock Delay      (SCD):    -1.971ns
    Clock Pessimism Removal (CPR):    -0.678ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         1.828    -1.971    mac_engine_instance/clk_out1
    SLICE_X197Y139       FDRE                                         r  mac_engine_instance/pkt_cnt_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X197Y139       FDRE (Prop_fdre_C_Q)         0.223    -1.748 r  mac_engine_instance/pkt_cnt_reg[51]/Q
                         net (fo=2, routed)           0.562    -1.186    mac_engine_instance/pkt_cnt_reg_n_0_[51]
    SLICE_X196Y139       LUT6 (Prop_lut6_I3_O)        0.043    -1.143 f  mac_engine_instance/m_rx_axis_tkeep[7]_i_9/O
                         net (fo=1, routed)           0.551    -0.591    mac_engine_instance/m_rx_axis_tkeep[7]_i_9_n_0
    SLICE_X196Y135       LUT6 (Prop_lut6_I2_O)        0.043    -0.548 f  mac_engine_instance/m_rx_axis_tkeep[7]_i_6/O
                         net (fo=1, routed)           0.555     0.007    mac_engine_instance/m_rx_axis_tkeep[7]_i_6_n_0
    SLICE_X196Y129       LUT5 (Prop_lut5_I4_O)        0.043     0.050 f  mac_engine_instance/m_rx_axis_tkeep[7]_i_2/O
                         net (fo=4, routed)           0.343     0.393    mac_engine_instance/m_rx_axis_tkeep[7]_i_2_n_0
    SLICE_X198Y129       LUT3 (Prop_lut3_I1_O)        0.043     0.436 f  mac_engine_instance/pkt_cnt[55]_i_2/O
                         net (fo=54, routed)          1.272     1.707    mac_engine_instance/pkt_cnt[55]_i_2_n_0
    SLICE_X197Y140       FDRE                                         f  mac_engine_instance/pkt_cnt_reg[55]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      6.400     6.400 r  
    H19                                               0.000     6.400 r  clk_p (IN)
                         net (fo=0)                   0.000     6.400    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     7.128 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.114    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.794     1.320 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.995     3.315    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     3.398 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         1.686     5.084    mac_engine_instance/clk_out1
    SLICE_X197Y140       FDRE                                         r  mac_engine_instance/pkt_cnt_reg[55]/C
                         clock pessimism             -0.678     4.406    
                         clock uncertainty           -0.090     4.316    
    SLICE_X197Y140       FDRE (Setup_fdre_C_CE)      -0.201     4.115    mac_engine_instance/pkt_cnt_reg[55]
  -------------------------------------------------------------------
                         required time                          4.115    
                         arrival time                          -1.707    
  -------------------------------------------------------------------
                         slack                                  2.408    

Slack (MET) :             2.427ns  (required time - arrival time)
  Source:                 mac_engine_instance/pkt_cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mac_engine_instance/pkt_cnt_reg[54]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_out1_clk_wiz_1 rise@6.400ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.665ns  (logic 0.395ns (10.777%)  route 3.270ns (89.222%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 5.084 - 6.400 ) 
    Source Clock Delay      (SCD):    -1.977ns
    Clock Pessimism Removal (CPR):    -0.678ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         1.822    -1.977    mac_engine_instance/clk_out1
    SLICE_X197Y133       FDRE                                         r  mac_engine_instance/pkt_cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X197Y133       FDRE (Prop_fdre_C_Q)         0.223    -1.754 f  mac_engine_instance/pkt_cnt_reg[27]/Q
                         net (fo=2, routed)           0.562    -1.192    mac_engine_instance/pkt_cnt_reg_n_0_[27]
    SLICE_X196Y133       LUT6 (Prop_lut6_I3_O)        0.043    -1.149 r  mac_engine_instance/m_rx_axis_tkeep[7]_i_12/O
                         net (fo=1, routed)           0.538    -0.610    mac_engine_instance/m_rx_axis_tkeep[7]_i_12_n_0
    SLICE_X196Y135       LUT6 (Prop_lut6_I5_O)        0.043    -0.567 r  mac_engine_instance/m_rx_axis_tkeep[7]_i_6/O
                         net (fo=1, routed)           0.555    -0.012    mac_engine_instance/m_rx_axis_tkeep[7]_i_6_n_0
    SLICE_X196Y129       LUT5 (Prop_lut5_I4_O)        0.043     0.031 r  mac_engine_instance/m_rx_axis_tkeep[7]_i_2/O
                         net (fo=4, routed)           0.343     0.374    mac_engine_instance/m_rx_axis_tkeep[7]_i_2_n_0
    SLICE_X198Y129       LUT3 (Prop_lut3_I1_O)        0.043     0.417 r  mac_engine_instance/pkt_cnt[55]_i_2/O
                         net (fo=54, routed)          1.272     1.688    mac_engine_instance/pkt_cnt[55]_i_2_n_0
    SLICE_X197Y140       FDRE                                         r  mac_engine_instance/pkt_cnt_reg[54]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      6.400     6.400 r  
    H19                                               0.000     6.400 r  clk_p (IN)
                         net (fo=0)                   0.000     6.400    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     7.128 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.114    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.794     1.320 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.995     3.315    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     3.398 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         1.686     5.084    mac_engine_instance/clk_out1
    SLICE_X197Y140       FDRE                                         r  mac_engine_instance/pkt_cnt_reg[54]/C
                         clock pessimism             -0.678     4.406    
                         clock uncertainty           -0.090     4.316    
    SLICE_X197Y140       FDRE (Setup_fdre_C_CE)      -0.201     4.115    mac_engine_instance/pkt_cnt_reg[54]
  -------------------------------------------------------------------
                         required time                          4.115    
                         arrival time                          -1.688    
  -------------------------------------------------------------------
                         slack                                  2.427    

Slack (MET) :             2.427ns  (required time - arrival time)
  Source:                 mac_engine_instance/pkt_cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mac_engine_instance/pkt_cnt_reg[54]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_out1_clk_wiz_1 rise@6.400ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.665ns  (logic 0.395ns (10.777%)  route 3.270ns (89.222%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 5.084 - 6.400 ) 
    Source Clock Delay      (SCD):    -1.977ns
    Clock Pessimism Removal (CPR):    -0.678ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         1.822    -1.977    mac_engine_instance/clk_out1
    SLICE_X197Y133       FDRE                                         r  mac_engine_instance/pkt_cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X197Y133       FDRE (Prop_fdre_C_Q)         0.223    -1.754 f  mac_engine_instance/pkt_cnt_reg[27]/Q
                         net (fo=2, routed)           0.562    -1.192    mac_engine_instance/pkt_cnt_reg_n_0_[27]
    SLICE_X196Y133       LUT6 (Prop_lut6_I3_O)        0.043    -1.149 r  mac_engine_instance/m_rx_axis_tkeep[7]_i_12/O
                         net (fo=1, routed)           0.538    -0.610    mac_engine_instance/m_rx_axis_tkeep[7]_i_12_n_0
    SLICE_X196Y135       LUT6 (Prop_lut6_I5_O)        0.043    -0.567 r  mac_engine_instance/m_rx_axis_tkeep[7]_i_6/O
                         net (fo=1, routed)           0.555    -0.012    mac_engine_instance/m_rx_axis_tkeep[7]_i_6_n_0
    SLICE_X196Y129       LUT5 (Prop_lut5_I4_O)        0.043     0.031 r  mac_engine_instance/m_rx_axis_tkeep[7]_i_2/O
                         net (fo=4, routed)           0.343     0.374    mac_engine_instance/m_rx_axis_tkeep[7]_i_2_n_0
    SLICE_X198Y129       LUT3 (Prop_lut3_I1_O)        0.043     0.417 r  mac_engine_instance/pkt_cnt[55]_i_2/O
                         net (fo=54, routed)          1.272     1.688    mac_engine_instance/pkt_cnt[55]_i_2_n_0
    SLICE_X197Y140       FDRE                                         r  mac_engine_instance/pkt_cnt_reg[54]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      6.400     6.400 r  
    H19                                               0.000     6.400 r  clk_p (IN)
                         net (fo=0)                   0.000     6.400    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     7.128 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.114    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.794     1.320 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.995     3.315    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     3.398 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         1.686     5.084    mac_engine_instance/clk_out1
    SLICE_X197Y140       FDRE                                         r  mac_engine_instance/pkt_cnt_reg[54]/C
                         clock pessimism             -0.678     4.406    
                         clock uncertainty           -0.090     4.316    
    SLICE_X197Y140       FDRE (Setup_fdre_C_CE)      -0.201     4.115    mac_engine_instance/pkt_cnt_reg[54]
  -------------------------------------------------------------------
                         required time                          4.115    
                         arrival time                          -1.688    
  -------------------------------------------------------------------
                         slack                                  2.427    

Slack (MET) :             2.427ns  (required time - arrival time)
  Source:                 mac_engine_instance/pkt_cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mac_engine_instance/pkt_cnt_reg[54]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_out1_clk_wiz_1 rise@6.400ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.665ns  (logic 0.395ns (10.777%)  route 3.270ns (89.222%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 5.084 - 6.400 ) 
    Source Clock Delay      (SCD):    -1.977ns
    Clock Pessimism Removal (CPR):    -0.678ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         1.822    -1.977    mac_engine_instance/clk_out1
    SLICE_X197Y133       FDRE                                         r  mac_engine_instance/pkt_cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X197Y133       FDRE (Prop_fdre_C_Q)         0.223    -1.754 r  mac_engine_instance/pkt_cnt_reg[27]/Q
                         net (fo=2, routed)           0.562    -1.192    mac_engine_instance/pkt_cnt_reg_n_0_[27]
    SLICE_X196Y133       LUT6 (Prop_lut6_I3_O)        0.043    -1.149 f  mac_engine_instance/m_rx_axis_tkeep[7]_i_12/O
                         net (fo=1, routed)           0.538    -0.610    mac_engine_instance/m_rx_axis_tkeep[7]_i_12_n_0
    SLICE_X196Y135       LUT6 (Prop_lut6_I5_O)        0.043    -0.567 f  mac_engine_instance/m_rx_axis_tkeep[7]_i_6/O
                         net (fo=1, routed)           0.555    -0.012    mac_engine_instance/m_rx_axis_tkeep[7]_i_6_n_0
    SLICE_X196Y129       LUT5 (Prop_lut5_I4_O)        0.043     0.031 f  mac_engine_instance/m_rx_axis_tkeep[7]_i_2/O
                         net (fo=4, routed)           0.343     0.374    mac_engine_instance/m_rx_axis_tkeep[7]_i_2_n_0
    SLICE_X198Y129       LUT3 (Prop_lut3_I1_O)        0.043     0.417 f  mac_engine_instance/pkt_cnt[55]_i_2/O
                         net (fo=54, routed)          1.272     1.688    mac_engine_instance/pkt_cnt[55]_i_2_n_0
    SLICE_X197Y140       FDRE                                         f  mac_engine_instance/pkt_cnt_reg[54]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      6.400     6.400 r  
    H19                                               0.000     6.400 r  clk_p (IN)
                         net (fo=0)                   0.000     6.400    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     7.128 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.114    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.794     1.320 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.995     3.315    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     3.398 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         1.686     5.084    mac_engine_instance/clk_out1
    SLICE_X197Y140       FDRE                                         r  mac_engine_instance/pkt_cnt_reg[54]/C
                         clock pessimism             -0.678     4.406    
                         clock uncertainty           -0.090     4.316    
    SLICE_X197Y140       FDRE (Setup_fdre_C_CE)      -0.201     4.115    mac_engine_instance/pkt_cnt_reg[54]
  -------------------------------------------------------------------
                         required time                          4.115    
                         arrival time                          -1.688    
  -------------------------------------------------------------------
                         slack                                  2.427    

Slack (MET) :             2.427ns  (required time - arrival time)
  Source:                 mac_engine_instance/pkt_cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mac_engine_instance/pkt_cnt_reg[54]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_out1_clk_wiz_1 rise@6.400ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.665ns  (logic 0.395ns (10.777%)  route 3.270ns (89.222%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 5.084 - 6.400 ) 
    Source Clock Delay      (SCD):    -1.977ns
    Clock Pessimism Removal (CPR):    -0.678ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         1.822    -1.977    mac_engine_instance/clk_out1
    SLICE_X197Y133       FDRE                                         r  mac_engine_instance/pkt_cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X197Y133       FDRE (Prop_fdre_C_Q)         0.223    -1.754 r  mac_engine_instance/pkt_cnt_reg[27]/Q
                         net (fo=2, routed)           0.562    -1.192    mac_engine_instance/pkt_cnt_reg_n_0_[27]
    SLICE_X196Y133       LUT6 (Prop_lut6_I3_O)        0.043    -1.149 f  mac_engine_instance/m_rx_axis_tkeep[7]_i_12/O
                         net (fo=1, routed)           0.538    -0.610    mac_engine_instance/m_rx_axis_tkeep[7]_i_12_n_0
    SLICE_X196Y135       LUT6 (Prop_lut6_I5_O)        0.043    -0.567 f  mac_engine_instance/m_rx_axis_tkeep[7]_i_6/O
                         net (fo=1, routed)           0.555    -0.012    mac_engine_instance/m_rx_axis_tkeep[7]_i_6_n_0
    SLICE_X196Y129       LUT5 (Prop_lut5_I4_O)        0.043     0.031 f  mac_engine_instance/m_rx_axis_tkeep[7]_i_2/O
                         net (fo=4, routed)           0.343     0.374    mac_engine_instance/m_rx_axis_tkeep[7]_i_2_n_0
    SLICE_X198Y129       LUT3 (Prop_lut3_I1_O)        0.043     0.417 f  mac_engine_instance/pkt_cnt[55]_i_2/O
                         net (fo=54, routed)          1.272     1.688    mac_engine_instance/pkt_cnt[55]_i_2_n_0
    SLICE_X197Y140       FDRE                                         f  mac_engine_instance/pkt_cnt_reg[54]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      6.400     6.400 r  
    H19                                               0.000     6.400 r  clk_p (IN)
                         net (fo=0)                   0.000     6.400    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     7.128 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.114    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.794     1.320 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.995     3.315    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     3.398 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         1.686     5.084    mac_engine_instance/clk_out1
    SLICE_X197Y140       FDRE                                         r  mac_engine_instance/pkt_cnt_reg[54]/C
                         clock pessimism             -0.678     4.406    
                         clock uncertainty           -0.090     4.316    
    SLICE_X197Y140       FDRE (Setup_fdre_C_CE)      -0.201     4.115    mac_engine_instance/pkt_cnt_reg[54]
  -------------------------------------------------------------------
                         required time                          4.115    
                         arrival time                          -1.688    
  -------------------------------------------------------------------
                         slack                                  2.427    

Slack (MET) :             2.427ns  (required time - arrival time)
  Source:                 mac_engine_instance/pkt_cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mac_engine_instance/pkt_cnt_reg[55]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_out1_clk_wiz_1 rise@6.400ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.665ns  (logic 0.395ns (10.777%)  route 3.270ns (89.222%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 5.084 - 6.400 ) 
    Source Clock Delay      (SCD):    -1.977ns
    Clock Pessimism Removal (CPR):    -0.678ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         1.822    -1.977    mac_engine_instance/clk_out1
    SLICE_X197Y133       FDRE                                         r  mac_engine_instance/pkt_cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X197Y133       FDRE (Prop_fdre_C_Q)         0.223    -1.754 f  mac_engine_instance/pkt_cnt_reg[27]/Q
                         net (fo=2, routed)           0.562    -1.192    mac_engine_instance/pkt_cnt_reg_n_0_[27]
    SLICE_X196Y133       LUT6 (Prop_lut6_I3_O)        0.043    -1.149 r  mac_engine_instance/m_rx_axis_tkeep[7]_i_12/O
                         net (fo=1, routed)           0.538    -0.610    mac_engine_instance/m_rx_axis_tkeep[7]_i_12_n_0
    SLICE_X196Y135       LUT6 (Prop_lut6_I5_O)        0.043    -0.567 r  mac_engine_instance/m_rx_axis_tkeep[7]_i_6/O
                         net (fo=1, routed)           0.555    -0.012    mac_engine_instance/m_rx_axis_tkeep[7]_i_6_n_0
    SLICE_X196Y129       LUT5 (Prop_lut5_I4_O)        0.043     0.031 r  mac_engine_instance/m_rx_axis_tkeep[7]_i_2/O
                         net (fo=4, routed)           0.343     0.374    mac_engine_instance/m_rx_axis_tkeep[7]_i_2_n_0
    SLICE_X198Y129       LUT3 (Prop_lut3_I1_O)        0.043     0.417 r  mac_engine_instance/pkt_cnt[55]_i_2/O
                         net (fo=54, routed)          1.272     1.688    mac_engine_instance/pkt_cnt[55]_i_2_n_0
    SLICE_X197Y140       FDRE                                         r  mac_engine_instance/pkt_cnt_reg[55]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      6.400     6.400 r  
    H19                                               0.000     6.400 r  clk_p (IN)
                         net (fo=0)                   0.000     6.400    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     7.128 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.114    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.794     1.320 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.995     3.315    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     3.398 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         1.686     5.084    mac_engine_instance/clk_out1
    SLICE_X197Y140       FDRE                                         r  mac_engine_instance/pkt_cnt_reg[55]/C
                         clock pessimism             -0.678     4.406    
                         clock uncertainty           -0.090     4.316    
    SLICE_X197Y140       FDRE (Setup_fdre_C_CE)      -0.201     4.115    mac_engine_instance/pkt_cnt_reg[55]
  -------------------------------------------------------------------
                         required time                          4.115    
                         arrival time                          -1.688    
  -------------------------------------------------------------------
                         slack                                  2.427    

Slack (MET) :             2.427ns  (required time - arrival time)
  Source:                 mac_engine_instance/pkt_cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mac_engine_instance/pkt_cnt_reg[55]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_out1_clk_wiz_1 rise@6.400ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.665ns  (logic 0.395ns (10.777%)  route 3.270ns (89.222%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 5.084 - 6.400 ) 
    Source Clock Delay      (SCD):    -1.977ns
    Clock Pessimism Removal (CPR):    -0.678ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         1.822    -1.977    mac_engine_instance/clk_out1
    SLICE_X197Y133       FDRE                                         r  mac_engine_instance/pkt_cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X197Y133       FDRE (Prop_fdre_C_Q)         0.223    -1.754 f  mac_engine_instance/pkt_cnt_reg[27]/Q
                         net (fo=2, routed)           0.562    -1.192    mac_engine_instance/pkt_cnt_reg_n_0_[27]
    SLICE_X196Y133       LUT6 (Prop_lut6_I3_O)        0.043    -1.149 r  mac_engine_instance/m_rx_axis_tkeep[7]_i_12/O
                         net (fo=1, routed)           0.538    -0.610    mac_engine_instance/m_rx_axis_tkeep[7]_i_12_n_0
    SLICE_X196Y135       LUT6 (Prop_lut6_I5_O)        0.043    -0.567 r  mac_engine_instance/m_rx_axis_tkeep[7]_i_6/O
                         net (fo=1, routed)           0.555    -0.012    mac_engine_instance/m_rx_axis_tkeep[7]_i_6_n_0
    SLICE_X196Y129       LUT5 (Prop_lut5_I4_O)        0.043     0.031 r  mac_engine_instance/m_rx_axis_tkeep[7]_i_2/O
                         net (fo=4, routed)           0.343     0.374    mac_engine_instance/m_rx_axis_tkeep[7]_i_2_n_0
    SLICE_X198Y129       LUT3 (Prop_lut3_I1_O)        0.043     0.417 r  mac_engine_instance/pkt_cnt[55]_i_2/O
                         net (fo=54, routed)          1.272     1.688    mac_engine_instance/pkt_cnt[55]_i_2_n_0
    SLICE_X197Y140       FDRE                                         r  mac_engine_instance/pkt_cnt_reg[55]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      6.400     6.400 r  
    H19                                               0.000     6.400 r  clk_p (IN)
                         net (fo=0)                   0.000     6.400    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     7.128 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.114    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.794     1.320 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.995     3.315    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     3.398 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         1.686     5.084    mac_engine_instance/clk_out1
    SLICE_X197Y140       FDRE                                         r  mac_engine_instance/pkt_cnt_reg[55]/C
                         clock pessimism             -0.678     4.406    
                         clock uncertainty           -0.090     4.316    
    SLICE_X197Y140       FDRE (Setup_fdre_C_CE)      -0.201     4.115    mac_engine_instance/pkt_cnt_reg[55]
  -------------------------------------------------------------------
                         required time                          4.115    
                         arrival time                          -1.688    
  -------------------------------------------------------------------
                         slack                                  2.427    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.603ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         0.771    -0.565    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X177Y108       FDPE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X177Y108       FDPE (Prop_fdpe_C_Q)         0.100    -0.465 r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/Q
                         net (fo=1, routed)           0.055    -0.410    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d1
    SLICE_X177Y108       FDPE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         1.015    -0.603    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X177Y108       FDPE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism              0.038    -0.565    
    SLICE_X177Y108       FDPE (Hold_fdpe_C_D)         0.047    -0.518    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.410    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.603ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         0.771    -0.565    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X177Y108       FDPE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X177Y108       FDPE (Prop_fdpe_C_Q)         0.100    -0.465 f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/Q
                         net (fo=1, routed)           0.055    -0.410    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d1
    SLICE_X177Y108       FDPE                                         f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         1.015    -0.603    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X177Y108       FDPE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism              0.038    -0.565    
    SLICE_X177Y108       FDPE (Hold_fdpe_C_D)         0.047    -0.518    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.410    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.603ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         0.771    -0.565    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X177Y109       FDPE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X177Y109       FDPE (Prop_fdpe_C_Q)         0.100    -0.465 r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/Q
                         net (fo=1, routed)           0.055    -0.410    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg1
    SLICE_X177Y109       FDPE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         1.015    -0.603    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X177Y109       FDPE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              0.038    -0.565    
    SLICE_X177Y109       FDPE (Hold_fdpe_C_D)         0.047    -0.518    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.410    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.603ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         0.771    -0.565    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X177Y109       FDPE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X177Y109       FDPE (Prop_fdpe_C_Q)         0.100    -0.465 f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/Q
                         net (fo=1, routed)           0.055    -0.410    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg1
    SLICE_X177Y109       FDPE                                         f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         1.015    -0.603    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X177Y109       FDPE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              0.038    -0.565    
    SLICE_X177Y109       FDPE (Hold_fdpe_C_D)         0.047    -0.518    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.410    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.528ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    -0.018ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         0.826    -0.510    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X181Y98        FDCE                                         r  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X181Y98        FDCE (Prop_fdce_C_Q)         0.100    -0.410 r  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[9]/Q
                         net (fo=1, routed)           0.055    -0.355    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/D[9]
    SLICE_X181Y98        FDCE                                         r  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         1.090    -0.528    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X181Y98        FDCE                                         r  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[9]/C
                         clock pessimism              0.018    -0.510    
    SLICE_X181Y98        FDCE (Hold_fdce_C_D)         0.047    -0.463    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.355    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.528ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    -0.018ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         0.826    -0.510    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X181Y98        FDCE                                         r  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X181Y98        FDCE (Prop_fdce_C_Q)         0.100    -0.410 f  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[9]/Q
                         net (fo=1, routed)           0.055    -0.355    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/D[9]
    SLICE_X181Y98        FDCE                                         f  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         1.090    -0.528    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X181Y98        FDCE                                         r  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[9]/C
                         clock pessimism              0.018    -0.510    
    SLICE_X181Y98        FDCE (Hold_fdce_C_D)         0.047    -0.463    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.355    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.538ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    -0.020ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         0.818    -0.518    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X185Y69        FDCE                                         r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X185Y69        FDCE (Prop_fdce_C_Q)         0.100    -0.418 r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/Q
                         net (fo=1, routed)           0.055    -0.363    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/D[3]
    SLICE_X185Y69        FDCE                                         r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         1.080    -0.538    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X185Y69        FDCE                                         r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.020    -0.518    
    SLICE_X185Y69        FDCE (Hold_fdce_C_D)         0.047    -0.471    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.363    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.538ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    -0.020ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         0.818    -0.518    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X185Y69        FDCE                                         r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X185Y69        FDCE (Prop_fdce_C_Q)         0.100    -0.418 f  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/Q
                         net (fo=1, routed)           0.055    -0.363    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/D[3]
    SLICE_X185Y69        FDCE                                         f  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         1.080    -0.538    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X185Y69        FDCE                                         r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.020    -0.518    
    SLICE_X185Y69        FDCE (Hold_fdce_C_D)         0.047    -0.471    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.363    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.538ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    -0.020ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         0.818    -0.518    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X185Y69        FDCE                                         r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X185Y69        FDCE (Prop_fdce_C_Q)         0.100    -0.418 r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/Q
                         net (fo=1, routed)           0.055    -0.363    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/D[5]
    SLICE_X185Y69        FDCE                                         r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         1.080    -0.538    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X185Y69        FDCE                                         r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[5]/C
                         clock pessimism              0.020    -0.518    
    SLICE_X185Y69        FDCE (Hold_fdce_C_D)         0.047    -0.471    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.363    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.538ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    -0.020ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         0.818    -0.518    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X185Y69        FDCE                                         r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X185Y69        FDCE (Prop_fdce_C_Q)         0.100    -0.418 f  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/Q
                         net (fo=1, routed)           0.055    -0.363    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/D[5]
    SLICE_X185Y69        FDCE                                         f  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         1.080    -0.538    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X185Y69        FDCE                                         r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[5]/C
                         clock pessimism              0.020    -0.518    
    SLICE_X185Y69        FDCE (Hold_fdce_C_D)         0.047    -0.471    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.363    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_1
Waveform(ns):       { 0.000 3.200 }
Period(ns):         6.400
Sources:            { clocking1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         6.400       4.561      RAMB36_X12Y18    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.400       206.960    MMCME2_ADV_X1Y8  clocking1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.400         3.200       2.800      SLICE_X180Y71    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
High Pulse Width  Fast    FDPE/C              n/a            0.350         3.200       2.850      SLICE_X175Y111   DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_1
  To Clock:  clk_out2_clk_wiz_1

Setup :          389  Failing Endpoints,  Worst Slack       -1.348ns,  Total Violation      -73.134ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.028ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.534ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.348ns  (required time - arrival time)
  Source:                 reset2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            test_inst/mcore_inst/mem_ctrllr_inst/multiCoreIoAccess_1_instance/tagIlock/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifXst.xstbb/Mram_mem_array/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.604ns  (clk_out2_clk_wiz_1 rise@12.604ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        14.140ns  (logic 0.302ns (2.136%)  route 13.838ns (97.864%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.613ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.072ns = ( 11.532 - 12.604 ) 
    Source Clock Delay      (SCD):    -2.481ns
    Clock Pessimism Removal (CPR):    -0.796ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout2_buf/O
                         net (fo=80042, routed)       1.318    -2.481    clock
    SLICE_X50Y275        FDRE                                         r  reset2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y275        FDRE (Prop_fdre_C_Q)         0.259    -2.222 f  reset2_reg/Q
                         net (fo=91, routed)         13.547    11.326    test_inst/mcore_inst/pwropt
    SLICE_X162Y32        LUT1 (Prop_lut1_I0_O)        0.043    11.369 r  test_inst/mcore_inst/mem_ctrllr_inst/multiCoreIoAccess_1_instance/tagIlock/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifXst.xstbb/Mram_mem_array_ENBWREN_cooolgate_en_gate_27/O
                         net (fo=1, routed)           0.290    11.659    test_inst/mcore_inst/mem_ctrllr_inst/multiCoreIoAccess_1_instance/tagIlock/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifXst.xstbb/Mram_mem_array_ENBWREN_cooolgate_en_sig_14
    RAMB18_X10Y13        RAMB18E1                                     r  test_inst/mcore_inst/mem_ctrllr_inst/multiCoreIoAccess_1_instance/tagIlock/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifXst.xstbb/Mram_mem_array/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     12.604    12.604 r  
    H19                                               0.000    12.604 r  clk_p (IN)
                         net (fo=0)                   0.000    12.604    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727    13.331 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    14.317    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.794     7.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.995     9.518    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     9.601 r  clocking1/inst/clkout2_buf/O
                         net (fo=80042, routed)       1.931    11.532    test_inst/mcore_inst/clk
    RAMB18_X10Y13        RAMB18E1                                     r  test_inst/mcore_inst/mem_ctrllr_inst/multiCoreIoAccess_1_instance/tagIlock/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifXst.xstbb/Mram_mem_array/CLKBWRCLK
                         clock pessimism             -0.796    10.736    
                         clock uncertainty           -0.097    10.639    
    RAMB18_X10Y13        RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.328    10.311    test_inst/mcore_inst/mem_ctrllr_inst/multiCoreIoAccess_1_instance/tagIlock/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifXst.xstbb/Mram_mem_array
  -------------------------------------------------------------------
                         required time                         10.311    
                         arrival time                         -11.659    
  -------------------------------------------------------------------
                         slack                                 -1.348    

Slack (VIOLATED) :        -1.348ns  (required time - arrival time)
  Source:                 reset2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            test_inst/mcore_inst/mem_ctrllr_inst/multiCoreIoAccess_1_instance/tagIlock/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifXst.xstbb/Mram_mem_array/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.604ns  (clk_out2_clk_wiz_1 rise@12.604ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        14.140ns  (logic 0.302ns (2.136%)  route 13.838ns (97.864%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.613ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.072ns = ( 11.532 - 12.604 ) 
    Source Clock Delay      (SCD):    -2.481ns
    Clock Pessimism Removal (CPR):    -0.796ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout2_buf/O
                         net (fo=80042, routed)       1.318    -2.481    clock
    SLICE_X50Y275        FDRE                                         r  reset2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y275        FDRE (Prop_fdre_C_Q)         0.259    -2.222 r  reset2_reg/Q
                         net (fo=91, routed)         13.547    11.326    test_inst/mcore_inst/pwropt
    SLICE_X162Y32        LUT1 (Prop_lut1_I0_O)        0.043    11.369 f  test_inst/mcore_inst/mem_ctrllr_inst/multiCoreIoAccess_1_instance/tagIlock/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifXst.xstbb/Mram_mem_array_ENBWREN_cooolgate_en_gate_27/O
                         net (fo=1, routed)           0.290    11.659    test_inst/mcore_inst/mem_ctrllr_inst/multiCoreIoAccess_1_instance/tagIlock/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifXst.xstbb/Mram_mem_array_ENBWREN_cooolgate_en_sig_14
    RAMB18_X10Y13        RAMB18E1                                     f  test_inst/mcore_inst/mem_ctrllr_inst/multiCoreIoAccess_1_instance/tagIlock/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifXst.xstbb/Mram_mem_array/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     12.604    12.604 r  
    H19                                               0.000    12.604 r  clk_p (IN)
                         net (fo=0)                   0.000    12.604    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727    13.331 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    14.317    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.794     7.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.995     9.518    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     9.601 r  clocking1/inst/clkout2_buf/O
                         net (fo=80042, routed)       1.931    11.532    test_inst/mcore_inst/clk
    RAMB18_X10Y13        RAMB18E1                                     r  test_inst/mcore_inst/mem_ctrllr_inst/multiCoreIoAccess_1_instance/tagIlock/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifXst.xstbb/Mram_mem_array/CLKBWRCLK
                         clock pessimism             -0.796    10.736    
                         clock uncertainty           -0.097    10.639    
    RAMB18_X10Y13        RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.328    10.311    test_inst/mcore_inst/mem_ctrllr_inst/multiCoreIoAccess_1_instance/tagIlock/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifXst.xstbb/Mram_mem_array
  -------------------------------------------------------------------
                         required time                         10.311    
                         arrival time                         -11.659    
  -------------------------------------------------------------------
                         slack                                 -1.348    

Slack (VIOLATED) :        -1.000ns  (required time - arrival time)
  Source:                 test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.W_decoded_info_13402_delayed_1_0_13172_inst_block.W_decoded_info_13402_delayed_1_0_13172_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qD1.rbypGen.RB.data_reg_39_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_1/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.604ns  (clk_out2_clk_wiz_1 rise@12.604ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        12.998ns  (logic 3.501ns (26.934%)  route 9.497ns (73.066%))
  Logic Levels:           25  (CARRY4=20 LUT2=4 LUT6=1)
  Clock Path Skew:        -0.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.838ns = ( 10.766 - 12.604 ) 
    Source Clock Delay      (SCD):    -2.205ns
    Clock Pessimism Removal (CPR):    -0.783ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout2_buf/O
                         net (fo=80042, routed)       1.594    -2.205    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/clk
    SLICE_X188Y180       FDRE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.W_decoded_info_13402_delayed_1_0_13172_inst_block.W_decoded_info_13402_delayed_1_0_13172_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qD1.rbypGen.RB.data_reg_39_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X188Y180       FDRE (Prop_fdre_C_Q)         0.259    -1.946 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.W_decoded_info_13402_delayed_1_0_13172_inst_block.W_decoded_info_13402_delayed_1_0_13172_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qD1.rbypGen.RB.data_reg_39_1/Q
                         net (fo=15, routed)          2.785     0.839    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.W_decoded_info_13402_delayed_1_0_13172_inst_block.W_decoded_info_13402_delayed_1_0_13172_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qD1.rbypGen.RB.data_reg_39_1
    SLICE_X141Y198       LUT2 (Prop_lut2_I0_O)        0.052     0.891 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/_v22841_8/O
                         net (fo=16, routed)          1.929     2.820    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/_v22841_8
    SLICE_X169Y180       LUT6 (Prop_lut6_I2_O)        0.132     2.952 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd22_lut<35>/O
                         net (fo=1, routed)           0.000     2.952    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd22_lut[35]
    SLICE_X169Y180       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     3.211 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd22_cy<35>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.211    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd22_cy[38]
    SLICE_X169Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.264 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd22_cy<39>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.264    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd22_cy[42]
    SLICE_X169Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.317 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd22_cy<43>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.317    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd22_cy[46]
    SLICE_X169Y183       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.370 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd22_cy<47>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.370    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd22_cy[50]
    SLICE_X169Y184       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.423 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd22_cy<51>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.423    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd22_cy[54]
    SLICE_X169Y185       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     3.572 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd22_cy<55>_CARRY4/O[3]
                         net (fo=2, routed)           1.915     5.487    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd_6518
    SLICE_X169Y208       LUT2 (Prop_lut2_I0_O)        0.120     5.607 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd36_lut<60>/O
                         net (fo=1, routed)           0.000     5.607    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd36_lut[60]
    SLICE_X169Y208       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     5.866 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd36_cy<60>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.866    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd36_cy[63]
    SLICE_X169Y209       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.919 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd36_cy<64>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.919    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd36_cy[67]
    SLICE_X169Y210       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.972 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd36_cy<68>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.972    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd36_cy[71]
    SLICE_X169Y211       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     6.138 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd36_cy<72>_CARRY4/O[1]
                         net (fo=2, routed)           0.561     6.699    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd_7820
    SLICE_X168Y215       LUT2 (Prop_lut2_I0_O)        0.123     6.822 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd44_lut<77>/O
                         net (fo=1, routed)           0.000     6.822    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd44_lut[77]
    SLICE_X168Y215       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180     7.002 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd44_cy<74>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.002    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd44_cy[77]
    SLICE_X168Y216       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.056 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd44_cy<78>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.056    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd44_cy[81]
    SLICE_X168Y217       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.110 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd44_cy<82>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.110    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd44_cy[85]
    SLICE_X168Y218       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.164 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd44_cy<86>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.164    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd44_cy[89]
    SLICE_X168Y219       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     7.329 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd44_cy<90>_CARRY4/O[1]
                         net (fo=1, routed)           1.046     8.375    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd_9222
    SLICE_X158Y200       LUT2 (Prop_lut2_I0_O)        0.125     8.500 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd50_lut<92>/O
                         net (fo=1, routed)           0.000     8.500    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd50_lut[92]
    SLICE_X158Y200       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     8.756 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd50_cy<91>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.756    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd50_cy[94]
    SLICE_X158Y201       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     8.921 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd50_cy<95>_CARRY4/O[1]
                         net (fo=1, routed)           0.822     9.743    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd_9617
    SLICE_X139Y201       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.392    10.135 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd51_cy<95>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.135    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd51_cy[98]
    SLICE_X139Y202       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.188 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd51_cy<99>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.188    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd51_cy[102]
    SLICE_X139Y203       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    10.354 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd51_cy<103>_CARRY4/O[1]
                         net (fo=1, routed)           0.440    10.794    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd_10415
    SLICE_X139Y201       FDRE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     12.604    12.604 r  
    H19                                               0.000    12.604 r  clk_p (IN)
                         net (fo=0)                   0.000    12.604    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727    13.331 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    14.317    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.794     7.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.995     9.518    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     9.601 r  clocking1/inst/clkout2_buf/O
                         net (fo=80042, routed)       1.165    10.766    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/clk
    SLICE_X139Y201       FDRE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_1/C
                         clock pessimism             -0.783     9.983    
                         clock uncertainty           -0.097     9.886    
    SLICE_X139Y201       FDRE (Setup_fdre_C_D)       -0.093     9.793    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_1
  -------------------------------------------------------------------
                         required time                          9.793    
                         arrival time                         -10.794    
  -------------------------------------------------------------------
                         slack                                 -1.000    

Slack (VIOLATED) :        -1.000ns  (required time - arrival time)
  Source:                 test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.W_decoded_info_13402_delayed_1_0_13172_inst_block.W_decoded_info_13402_delayed_1_0_13172_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qD1.rbypGen.RB.data_reg_39_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_1/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.604ns  (clk_out2_clk_wiz_1 rise@12.604ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        12.998ns  (logic 3.501ns (26.934%)  route 9.497ns (73.066%))
  Logic Levels:           25  (CARRY4=20 LUT2=4 LUT6=1)
  Clock Path Skew:        -0.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.838ns = ( 10.766 - 12.604 ) 
    Source Clock Delay      (SCD):    -2.205ns
    Clock Pessimism Removal (CPR):    -0.783ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout2_buf/O
                         net (fo=80042, routed)       1.594    -2.205    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/clk
    SLICE_X188Y180       FDRE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.W_decoded_info_13402_delayed_1_0_13172_inst_block.W_decoded_info_13402_delayed_1_0_13172_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qD1.rbypGen.RB.data_reg_39_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X188Y180       FDRE (Prop_fdre_C_Q)         0.259    -1.946 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.W_decoded_info_13402_delayed_1_0_13172_inst_block.W_decoded_info_13402_delayed_1_0_13172_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qD1.rbypGen.RB.data_reg_39_1/Q
                         net (fo=15, routed)          2.785     0.839    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.W_decoded_info_13402_delayed_1_0_13172_inst_block.W_decoded_info_13402_delayed_1_0_13172_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qD1.rbypGen.RB.data_reg_39_1
    SLICE_X141Y198       LUT2 (Prop_lut2_I0_O)        0.052     0.891 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/_v22841_8/O
                         net (fo=16, routed)          1.929     2.820    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/_v22841_8
    SLICE_X169Y180       LUT6 (Prop_lut6_I2_O)        0.132     2.952 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd22_lut<35>/O
                         net (fo=1, routed)           0.000     2.952    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd22_lut[35]
    SLICE_X169Y180       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     3.211 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd22_cy<35>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.211    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd22_cy[38]
    SLICE_X169Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.264 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd22_cy<39>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.264    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd22_cy[42]
    SLICE_X169Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.317 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd22_cy<43>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.317    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd22_cy[46]
    SLICE_X169Y183       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.370 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd22_cy<47>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.370    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd22_cy[50]
    SLICE_X169Y184       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.423 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd22_cy<51>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.423    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd22_cy[54]
    SLICE_X169Y185       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     3.572 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd22_cy<55>_CARRY4/O[3]
                         net (fo=2, routed)           1.915     5.487    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd_6518
    SLICE_X169Y208       LUT2 (Prop_lut2_I0_O)        0.120     5.607 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd36_lut<60>/O
                         net (fo=1, routed)           0.000     5.607    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd36_lut[60]
    SLICE_X169Y208       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     5.866 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd36_cy<60>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.866    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd36_cy[63]
    SLICE_X169Y209       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.919 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd36_cy<64>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.919    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd36_cy[67]
    SLICE_X169Y210       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.972 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd36_cy<68>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.972    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd36_cy[71]
    SLICE_X169Y211       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     6.138 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd36_cy<72>_CARRY4/O[1]
                         net (fo=2, routed)           0.561     6.699    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd_7820
    SLICE_X168Y215       LUT2 (Prop_lut2_I0_O)        0.123     6.822 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd44_lut<77>/O
                         net (fo=1, routed)           0.000     6.822    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd44_lut[77]
    SLICE_X168Y215       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180     7.002 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd44_cy<74>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.002    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd44_cy[77]
    SLICE_X168Y216       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.056 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd44_cy<78>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.056    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd44_cy[81]
    SLICE_X168Y217       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.110 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd44_cy<82>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.110    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd44_cy[85]
    SLICE_X168Y218       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.164 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd44_cy<86>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.164    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd44_cy[89]
    SLICE_X168Y219       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     7.329 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd44_cy<90>_CARRY4/O[1]
                         net (fo=1, routed)           1.046     8.375    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd_9222
    SLICE_X158Y200       LUT2 (Prop_lut2_I0_O)        0.125     8.500 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd50_lut<92>/O
                         net (fo=1, routed)           0.000     8.500    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd50_lut[92]
    SLICE_X158Y200       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     8.756 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd50_cy<91>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.756    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd50_cy[94]
    SLICE_X158Y201       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     8.921 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd50_cy<95>_CARRY4/O[1]
                         net (fo=1, routed)           0.822     9.743    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd_9617
    SLICE_X139Y201       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.392    10.135 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd51_cy<95>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.135    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd51_cy[98]
    SLICE_X139Y202       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.188 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd51_cy<99>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.188    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd51_cy[102]
    SLICE_X139Y203       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    10.354 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd51_cy<103>_CARRY4/O[1]
                         net (fo=1, routed)           0.440    10.794    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd_10415
    SLICE_X139Y201       FDRE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     12.604    12.604 r  
    H19                                               0.000    12.604 r  clk_p (IN)
                         net (fo=0)                   0.000    12.604    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727    13.331 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    14.317    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.794     7.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.995     9.518    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     9.601 r  clocking1/inst/clkout2_buf/O
                         net (fo=80042, routed)       1.165    10.766    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/clk
    SLICE_X139Y201       FDRE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_1/C
                         clock pessimism             -0.783     9.983    
                         clock uncertainty           -0.097     9.886    
    SLICE_X139Y201       FDRE (Setup_fdre_C_D)       -0.093     9.793    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_1
  -------------------------------------------------------------------
                         required time                          9.793    
                         arrival time                         -10.794    
  -------------------------------------------------------------------
                         slack                                 -1.000    

Slack (VIOLATED) :        -1.000ns  (required time - arrival time)
  Source:                 test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.W_decoded_info_13402_delayed_1_0_13172_inst_block.W_decoded_info_13402_delayed_1_0_13172_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qD1.rbypGen.RB.data_reg_39_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_1/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.604ns  (clk_out2_clk_wiz_1 rise@12.604ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        12.998ns  (logic 3.501ns (26.934%)  route 9.497ns (73.066%))
  Logic Levels:           25  (CARRY4=20 LUT2=4 LUT6=1)
  Clock Path Skew:        -0.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.838ns = ( 10.766 - 12.604 ) 
    Source Clock Delay      (SCD):    -2.205ns
    Clock Pessimism Removal (CPR):    -0.783ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout2_buf/O
                         net (fo=80042, routed)       1.594    -2.205    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/clk
    SLICE_X188Y180       FDRE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.W_decoded_info_13402_delayed_1_0_13172_inst_block.W_decoded_info_13402_delayed_1_0_13172_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qD1.rbypGen.RB.data_reg_39_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X188Y180       FDRE (Prop_fdre_C_Q)         0.259    -1.946 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.W_decoded_info_13402_delayed_1_0_13172_inst_block.W_decoded_info_13402_delayed_1_0_13172_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qD1.rbypGen.RB.data_reg_39_1/Q
                         net (fo=15, routed)          2.785     0.839    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.W_decoded_info_13402_delayed_1_0_13172_inst_block.W_decoded_info_13402_delayed_1_0_13172_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qD1.rbypGen.RB.data_reg_39_1
    SLICE_X141Y198       LUT2 (Prop_lut2_I0_O)        0.052     0.891 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/_v22841_8/O
                         net (fo=16, routed)          1.929     2.820    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/_v22841_8
    SLICE_X169Y180       LUT6 (Prop_lut6_I2_O)        0.132     2.952 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd22_lut<35>/O
                         net (fo=1, routed)           0.000     2.952    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd22_lut[35]
    SLICE_X169Y180       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     3.211 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd22_cy<35>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.211    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd22_cy[38]
    SLICE_X169Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.264 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd22_cy<39>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.264    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd22_cy[42]
    SLICE_X169Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.317 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd22_cy<43>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.317    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd22_cy[46]
    SLICE_X169Y183       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.370 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd22_cy<47>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.370    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd22_cy[50]
    SLICE_X169Y184       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.423 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd22_cy<51>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.423    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd22_cy[54]
    SLICE_X169Y185       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     3.572 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd22_cy<55>_CARRY4/O[3]
                         net (fo=2, routed)           1.915     5.487    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd_6518
    SLICE_X169Y208       LUT2 (Prop_lut2_I0_O)        0.120     5.607 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd36_lut<60>/O
                         net (fo=1, routed)           0.000     5.607    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd36_lut[60]
    SLICE_X169Y208       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     5.866 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd36_cy<60>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.866    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd36_cy[63]
    SLICE_X169Y209       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.919 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd36_cy<64>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.919    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd36_cy[67]
    SLICE_X169Y210       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.972 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd36_cy<68>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.972    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd36_cy[71]
    SLICE_X169Y211       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     6.138 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd36_cy<72>_CARRY4/O[1]
                         net (fo=2, routed)           0.561     6.699    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd_7820
    SLICE_X168Y215       LUT2 (Prop_lut2_I0_O)        0.123     6.822 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd44_lut<77>/O
                         net (fo=1, routed)           0.000     6.822    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd44_lut[77]
    SLICE_X168Y215       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180     7.002 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd44_cy<74>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.002    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd44_cy[77]
    SLICE_X168Y216       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.056 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd44_cy<78>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.056    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd44_cy[81]
    SLICE_X168Y217       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.110 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd44_cy<82>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.110    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd44_cy[85]
    SLICE_X168Y218       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.164 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd44_cy<86>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.164    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd44_cy[89]
    SLICE_X168Y219       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     7.329 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd44_cy<90>_CARRY4/O[1]
                         net (fo=1, routed)           1.046     8.375    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd_9222
    SLICE_X158Y200       LUT2 (Prop_lut2_I0_O)        0.125     8.500 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd50_lut<92>/O
                         net (fo=1, routed)           0.000     8.500    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd50_lut[92]
    SLICE_X158Y200       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     8.756 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd50_cy<91>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.756    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd50_cy[94]
    SLICE_X158Y201       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     8.921 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd50_cy<95>_CARRY4/O[1]
                         net (fo=1, routed)           0.822     9.743    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd_9617
    SLICE_X139Y201       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.392    10.135 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd51_cy<95>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.135    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd51_cy[98]
    SLICE_X139Y202       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.188 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd51_cy<99>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.188    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd51_cy[102]
    SLICE_X139Y203       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    10.354 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd51_cy<103>_CARRY4/O[1]
                         net (fo=1, routed)           0.440    10.794    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd_10415
    SLICE_X139Y201       FDRE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     12.604    12.604 r  
    H19                                               0.000    12.604 r  clk_p (IN)
                         net (fo=0)                   0.000    12.604    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727    13.331 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    14.317    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.794     7.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.995     9.518    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     9.601 r  clocking1/inst/clkout2_buf/O
                         net (fo=80042, routed)       1.165    10.766    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/clk
    SLICE_X139Y201       FDRE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_1/C
                         clock pessimism             -0.783     9.983    
                         clock uncertainty           -0.097     9.886    
    SLICE_X139Y201       FDRE (Setup_fdre_C_D)       -0.093     9.793    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_1
  -------------------------------------------------------------------
                         required time                          9.793    
                         arrival time                         -10.794    
  -------------------------------------------------------------------
                         slack                                 -1.000    

Slack (VIOLATED) :        -1.000ns  (required time - arrival time)
  Source:                 test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.W_decoded_info_13402_delayed_1_0_13172_inst_block.W_decoded_info_13402_delayed_1_0_13172_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qD1.rbypGen.RB.data_reg_39_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_1/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.604ns  (clk_out2_clk_wiz_1 rise@12.604ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        12.998ns  (logic 3.501ns (26.934%)  route 9.497ns (73.066%))
  Logic Levels:           25  (CARRY4=20 LUT2=4 LUT6=1)
  Clock Path Skew:        -0.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.838ns = ( 10.766 - 12.604 ) 
    Source Clock Delay      (SCD):    -2.205ns
    Clock Pessimism Removal (CPR):    -0.783ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout2_buf/O
                         net (fo=80042, routed)       1.594    -2.205    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/clk
    SLICE_X188Y180       FDRE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.W_decoded_info_13402_delayed_1_0_13172_inst_block.W_decoded_info_13402_delayed_1_0_13172_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qD1.rbypGen.RB.data_reg_39_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X188Y180       FDRE (Prop_fdre_C_Q)         0.259    -1.946 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.W_decoded_info_13402_delayed_1_0_13172_inst_block.W_decoded_info_13402_delayed_1_0_13172_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qD1.rbypGen.RB.data_reg_39_1/Q
                         net (fo=15, routed)          2.785     0.839    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.W_decoded_info_13402_delayed_1_0_13172_inst_block.W_decoded_info_13402_delayed_1_0_13172_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qD1.rbypGen.RB.data_reg_39_1
    SLICE_X141Y198       LUT2 (Prop_lut2_I0_O)        0.052     0.891 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/_v22841_8/O
                         net (fo=16, routed)          1.929     2.820    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/_v22841_8
    SLICE_X169Y180       LUT6 (Prop_lut6_I2_O)        0.132     2.952 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd22_lut<35>/O
                         net (fo=1, routed)           0.000     2.952    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd22_lut[35]
    SLICE_X169Y180       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     3.211 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd22_cy<35>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.211    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd22_cy[38]
    SLICE_X169Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.264 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd22_cy<39>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.264    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd22_cy[42]
    SLICE_X169Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.317 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd22_cy<43>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.317    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd22_cy[46]
    SLICE_X169Y183       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.370 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd22_cy<47>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.370    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd22_cy[50]
    SLICE_X169Y184       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.423 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd22_cy<51>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.423    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd22_cy[54]
    SLICE_X169Y185       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     3.572 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd22_cy<55>_CARRY4/O[3]
                         net (fo=2, routed)           1.915     5.487    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd_6518
    SLICE_X169Y208       LUT2 (Prop_lut2_I0_O)        0.120     5.607 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd36_lut<60>/O
                         net (fo=1, routed)           0.000     5.607    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd36_lut[60]
    SLICE_X169Y208       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     5.866 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd36_cy<60>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.866    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd36_cy[63]
    SLICE_X169Y209       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.919 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd36_cy<64>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.919    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd36_cy[67]
    SLICE_X169Y210       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.972 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd36_cy<68>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.972    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd36_cy[71]
    SLICE_X169Y211       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     6.138 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd36_cy<72>_CARRY4/O[1]
                         net (fo=2, routed)           0.561     6.699    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd_7820
    SLICE_X168Y215       LUT2 (Prop_lut2_I0_O)        0.123     6.822 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd44_lut<77>/O
                         net (fo=1, routed)           0.000     6.822    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd44_lut[77]
    SLICE_X168Y215       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180     7.002 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd44_cy<74>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.002    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd44_cy[77]
    SLICE_X168Y216       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.056 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd44_cy<78>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.056    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd44_cy[81]
    SLICE_X168Y217       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.110 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd44_cy<82>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.110    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd44_cy[85]
    SLICE_X168Y218       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.164 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd44_cy<86>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.164    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd44_cy[89]
    SLICE_X168Y219       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     7.329 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd44_cy<90>_CARRY4/O[1]
                         net (fo=1, routed)           1.046     8.375    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd_9222
    SLICE_X158Y200       LUT2 (Prop_lut2_I0_O)        0.125     8.500 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd50_lut<92>/O
                         net (fo=1, routed)           0.000     8.500    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd50_lut[92]
    SLICE_X158Y200       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     8.756 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd50_cy<91>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.756    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd50_cy[94]
    SLICE_X158Y201       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     8.921 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd50_cy<95>_CARRY4/O[1]
                         net (fo=1, routed)           0.822     9.743    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd_9617
    SLICE_X139Y201       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.392    10.135 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd51_cy<95>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.135    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd51_cy[98]
    SLICE_X139Y202       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.188 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd51_cy<99>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.188    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd51_cy[102]
    SLICE_X139Y203       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    10.354 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd51_cy<103>_CARRY4/O[1]
                         net (fo=1, routed)           0.440    10.794    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd_10415
    SLICE_X139Y201       FDRE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     12.604    12.604 r  
    H19                                               0.000    12.604 r  clk_p (IN)
                         net (fo=0)                   0.000    12.604    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727    13.331 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    14.317    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.794     7.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.995     9.518    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     9.601 r  clocking1/inst/clkout2_buf/O
                         net (fo=80042, routed)       1.165    10.766    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/clk
    SLICE_X139Y201       FDRE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_1/C
                         clock pessimism             -0.783     9.983    
                         clock uncertainty           -0.097     9.886    
    SLICE_X139Y201       FDRE (Setup_fdre_C_D)       -0.093     9.793    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_1
  -------------------------------------------------------------------
                         required time                          9.793    
                         arrival time                         -10.794    
  -------------------------------------------------------------------
                         slack                                 -1.000    

Slack (VIOLATED) :        -1.000ns  (required time - arrival time)
  Source:                 test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.W_decoded_info_13402_delayed_1_0_13172_inst_block.W_decoded_info_13402_delayed_1_0_13172_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qD1.rbypGen.RB.data_reg_39_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_1/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.604ns  (clk_out2_clk_wiz_1 rise@12.604ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        12.998ns  (logic 3.501ns (26.934%)  route 9.497ns (73.066%))
  Logic Levels:           25  (CARRY4=20 LUT2=4 LUT6=1)
  Clock Path Skew:        -0.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.838ns = ( 10.766 - 12.604 ) 
    Source Clock Delay      (SCD):    -2.205ns
    Clock Pessimism Removal (CPR):    -0.783ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout2_buf/O
                         net (fo=80042, routed)       1.594    -2.205    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/clk
    SLICE_X188Y180       FDRE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.W_decoded_info_13402_delayed_1_0_13172_inst_block.W_decoded_info_13402_delayed_1_0_13172_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qD1.rbypGen.RB.data_reg_39_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X188Y180       FDRE (Prop_fdre_C_Q)         0.259    -1.946 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.W_decoded_info_13402_delayed_1_0_13172_inst_block.W_decoded_info_13402_delayed_1_0_13172_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qD1.rbypGen.RB.data_reg_39_1/Q
                         net (fo=15, routed)          2.785     0.839    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.W_decoded_info_13402_delayed_1_0_13172_inst_block.W_decoded_info_13402_delayed_1_0_13172_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qD1.rbypGen.RB.data_reg_39_1
    SLICE_X141Y198       LUT2 (Prop_lut2_I0_O)        0.052     0.891 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/_v22841_8/O
                         net (fo=16, routed)          1.929     2.820    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/_v22841_8
    SLICE_X169Y180       LUT6 (Prop_lut6_I2_O)        0.132     2.952 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd22_lut<35>/O
                         net (fo=1, routed)           0.000     2.952    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd22_lut[35]
    SLICE_X169Y180       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     3.211 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd22_cy<35>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.211    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd22_cy[38]
    SLICE_X169Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.264 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd22_cy<39>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.264    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd22_cy[42]
    SLICE_X169Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.317 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd22_cy<43>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.317    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd22_cy[46]
    SLICE_X169Y183       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.370 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd22_cy<47>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.370    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd22_cy[50]
    SLICE_X169Y184       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.423 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd22_cy<51>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.423    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd22_cy[54]
    SLICE_X169Y185       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     3.572 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd22_cy<55>_CARRY4/O[3]
                         net (fo=2, routed)           1.915     5.487    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd_6518
    SLICE_X169Y208       LUT2 (Prop_lut2_I0_O)        0.120     5.607 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd36_lut<60>/O
                         net (fo=1, routed)           0.000     5.607    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd36_lut[60]
    SLICE_X169Y208       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     5.866 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd36_cy<60>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.866    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd36_cy[63]
    SLICE_X169Y209       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.919 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd36_cy<64>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.919    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd36_cy[67]
    SLICE_X169Y210       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.972 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd36_cy<68>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.972    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd36_cy[71]
    SLICE_X169Y211       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     6.138 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd36_cy<72>_CARRY4/O[1]
                         net (fo=2, routed)           0.561     6.699    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd_7820
    SLICE_X168Y215       LUT2 (Prop_lut2_I0_O)        0.123     6.822 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd44_lut<77>/O
                         net (fo=1, routed)           0.000     6.822    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd44_lut[77]
    SLICE_X168Y215       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180     7.002 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd44_cy<74>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.002    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd44_cy[77]
    SLICE_X168Y216       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.056 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd44_cy<78>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.056    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd44_cy[81]
    SLICE_X168Y217       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.110 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd44_cy<82>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.110    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd44_cy[85]
    SLICE_X168Y218       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.164 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd44_cy<86>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.164    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd44_cy[89]
    SLICE_X168Y219       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     7.329 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd44_cy<90>_CARRY4/O[1]
                         net (fo=1, routed)           1.046     8.375    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd_9222
    SLICE_X158Y200       LUT2 (Prop_lut2_I0_O)        0.125     8.500 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd50_lut<92>/O
                         net (fo=1, routed)           0.000     8.500    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd50_lut[92]
    SLICE_X158Y200       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     8.756 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd50_cy<91>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.756    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd50_cy[94]
    SLICE_X158Y201       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     8.921 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd50_cy<95>_CARRY4/O[1]
                         net (fo=1, routed)           0.822     9.743    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd_9617
    SLICE_X139Y201       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.392    10.135 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd51_cy<95>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.135    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd51_cy[98]
    SLICE_X139Y202       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.188 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd51_cy<99>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.188    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd51_cy[102]
    SLICE_X139Y203       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    10.354 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd51_cy<103>_CARRY4/O[1]
                         net (fo=1, routed)           0.440    10.794    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd_10415
    SLICE_X139Y201       FDRE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     12.604    12.604 r  
    H19                                               0.000    12.604 r  clk_p (IN)
                         net (fo=0)                   0.000    12.604    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727    13.331 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    14.317    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.794     7.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.995     9.518    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     9.601 r  clocking1/inst/clkout2_buf/O
                         net (fo=80042, routed)       1.165    10.766    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/clk
    SLICE_X139Y201       FDRE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_1/C
                         clock pessimism             -0.783     9.983    
                         clock uncertainty           -0.097     9.886    
    SLICE_X139Y201       FDRE (Setup_fdre_C_D)       -0.093     9.793    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_1
  -------------------------------------------------------------------
                         required time                          9.793    
                         arrival time                         -10.794    
  -------------------------------------------------------------------
                         slack                                 -1.000    

Slack (VIOLATED) :        -1.000ns  (required time - arrival time)
  Source:                 test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.W_decoded_info_13402_delayed_1_0_13172_inst_block.W_decoded_info_13402_delayed_1_0_13172_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qD1.rbypGen.RB.data_reg_39_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_1/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.604ns  (clk_out2_clk_wiz_1 rise@12.604ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        12.998ns  (logic 3.501ns (26.934%)  route 9.497ns (73.066%))
  Logic Levels:           25  (CARRY4=20 LUT2=4 LUT6=1)
  Clock Path Skew:        -0.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.838ns = ( 10.766 - 12.604 ) 
    Source Clock Delay      (SCD):    -2.205ns
    Clock Pessimism Removal (CPR):    -0.783ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout2_buf/O
                         net (fo=80042, routed)       1.594    -2.205    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/clk
    SLICE_X188Y180       FDRE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.W_decoded_info_13402_delayed_1_0_13172_inst_block.W_decoded_info_13402_delayed_1_0_13172_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qD1.rbypGen.RB.data_reg_39_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X188Y180       FDRE (Prop_fdre_C_Q)         0.259    -1.946 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.W_decoded_info_13402_delayed_1_0_13172_inst_block.W_decoded_info_13402_delayed_1_0_13172_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qD1.rbypGen.RB.data_reg_39_1/Q
                         net (fo=15, routed)          2.785     0.839    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.W_decoded_info_13402_delayed_1_0_13172_inst_block.W_decoded_info_13402_delayed_1_0_13172_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qD1.rbypGen.RB.data_reg_39_1
    SLICE_X141Y198       LUT2 (Prop_lut2_I0_O)        0.052     0.891 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/_v22841_8/O
                         net (fo=16, routed)          1.929     2.820    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/_v22841_8
    SLICE_X169Y180       LUT6 (Prop_lut6_I2_O)        0.132     2.952 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd22_lut<35>/O
                         net (fo=1, routed)           0.000     2.952    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd22_lut[35]
    SLICE_X169Y180       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     3.211 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd22_cy<35>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.211    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd22_cy[38]
    SLICE_X169Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.264 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd22_cy<39>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.264    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd22_cy[42]
    SLICE_X169Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.317 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd22_cy<43>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.317    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd22_cy[46]
    SLICE_X169Y183       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.370 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd22_cy<47>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.370    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd22_cy[50]
    SLICE_X169Y184       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.423 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd22_cy<51>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.423    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd22_cy[54]
    SLICE_X169Y185       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     3.572 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd22_cy<55>_CARRY4/O[3]
                         net (fo=2, routed)           1.915     5.487    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd_6518
    SLICE_X169Y208       LUT2 (Prop_lut2_I0_O)        0.120     5.607 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd36_lut<60>/O
                         net (fo=1, routed)           0.000     5.607    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd36_lut[60]
    SLICE_X169Y208       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     5.866 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd36_cy<60>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.866    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd36_cy[63]
    SLICE_X169Y209       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.919 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd36_cy<64>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.919    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd36_cy[67]
    SLICE_X169Y210       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.972 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd36_cy<68>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.972    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd36_cy[71]
    SLICE_X169Y211       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     6.138 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd36_cy<72>_CARRY4/O[1]
                         net (fo=2, routed)           0.561     6.699    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd_7820
    SLICE_X168Y215       LUT2 (Prop_lut2_I0_O)        0.123     6.822 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd44_lut<77>/O
                         net (fo=1, routed)           0.000     6.822    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd44_lut[77]
    SLICE_X168Y215       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180     7.002 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd44_cy<74>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.002    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd44_cy[77]
    SLICE_X168Y216       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.056 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd44_cy<78>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.056    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd44_cy[81]
    SLICE_X168Y217       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.110 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd44_cy<82>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.110    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd44_cy[85]
    SLICE_X168Y218       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.164 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd44_cy<86>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.164    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd44_cy[89]
    SLICE_X168Y219       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     7.329 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd44_cy<90>_CARRY4/O[1]
                         net (fo=1, routed)           1.046     8.375    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd_9222
    SLICE_X158Y200       LUT2 (Prop_lut2_I0_O)        0.125     8.500 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd50_lut<92>/O
                         net (fo=1, routed)           0.000     8.500    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd50_lut[92]
    SLICE_X158Y200       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     8.756 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd50_cy<91>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.756    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd50_cy[94]
    SLICE_X158Y201       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     8.921 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd50_cy<95>_CARRY4/O[1]
                         net (fo=1, routed)           0.822     9.743    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd_9617
    SLICE_X139Y201       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.392    10.135 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd51_cy<95>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.135    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd51_cy[98]
    SLICE_X139Y202       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.188 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd51_cy<99>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.188    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd51_cy[102]
    SLICE_X139Y203       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    10.354 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd51_cy<103>_CARRY4/O[1]
                         net (fo=1, routed)           0.440    10.794    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd_10415
    SLICE_X139Y201       FDRE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     12.604    12.604 r  
    H19                                               0.000    12.604 r  clk_p (IN)
                         net (fo=0)                   0.000    12.604    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727    13.331 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    14.317    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.794     7.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.995     9.518    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     9.601 r  clocking1/inst/clkout2_buf/O
                         net (fo=80042, routed)       1.165    10.766    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/clk
    SLICE_X139Y201       FDRE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_1/C
                         clock pessimism             -0.783     9.983    
                         clock uncertainty           -0.097     9.886    
    SLICE_X139Y201       FDRE (Setup_fdre_C_D)       -0.093     9.793    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_1
  -------------------------------------------------------------------
                         required time                          9.793    
                         arrival time                         -10.794    
  -------------------------------------------------------------------
                         slack                                 -1.000    

Slack (VIOLATED) :        -1.000ns  (required time - arrival time)
  Source:                 test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.W_decoded_info_13402_delayed_1_0_13172_inst_block.W_decoded_info_13402_delayed_1_0_13172_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qD1.rbypGen.RB.data_reg_39_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_1/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.604ns  (clk_out2_clk_wiz_1 rise@12.604ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        12.998ns  (logic 3.501ns (26.934%)  route 9.497ns (73.066%))
  Logic Levels:           25  (CARRY4=20 LUT2=4 LUT6=1)
  Clock Path Skew:        -0.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.838ns = ( 10.766 - 12.604 ) 
    Source Clock Delay      (SCD):    -2.205ns
    Clock Pessimism Removal (CPR):    -0.783ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout2_buf/O
                         net (fo=80042, routed)       1.594    -2.205    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/clk
    SLICE_X188Y180       FDRE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.W_decoded_info_13402_delayed_1_0_13172_inst_block.W_decoded_info_13402_delayed_1_0_13172_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qD1.rbypGen.RB.data_reg_39_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X188Y180       FDRE (Prop_fdre_C_Q)         0.259    -1.946 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.W_decoded_info_13402_delayed_1_0_13172_inst_block.W_decoded_info_13402_delayed_1_0_13172_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qD1.rbypGen.RB.data_reg_39_1/Q
                         net (fo=15, routed)          2.785     0.839    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.W_decoded_info_13402_delayed_1_0_13172_inst_block.W_decoded_info_13402_delayed_1_0_13172_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qD1.rbypGen.RB.data_reg_39_1
    SLICE_X141Y198       LUT2 (Prop_lut2_I0_O)        0.052     0.891 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/_v22841_8/O
                         net (fo=16, routed)          1.929     2.820    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/_v22841_8
    SLICE_X169Y180       LUT6 (Prop_lut6_I2_O)        0.132     2.952 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd22_lut<35>/O
                         net (fo=1, routed)           0.000     2.952    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd22_lut[35]
    SLICE_X169Y180       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     3.211 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd22_cy<35>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.211    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd22_cy[38]
    SLICE_X169Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.264 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd22_cy<39>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.264    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd22_cy[42]
    SLICE_X169Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.317 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd22_cy<43>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.317    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd22_cy[46]
    SLICE_X169Y183       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.370 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd22_cy<47>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.370    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd22_cy[50]
    SLICE_X169Y184       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.423 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd22_cy<51>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.423    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd22_cy[54]
    SLICE_X169Y185       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     3.572 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd22_cy<55>_CARRY4/O[3]
                         net (fo=2, routed)           1.915     5.487    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd_6518
    SLICE_X169Y208       LUT2 (Prop_lut2_I0_O)        0.120     5.607 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd36_lut<60>/O
                         net (fo=1, routed)           0.000     5.607    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd36_lut[60]
    SLICE_X169Y208       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     5.866 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd36_cy<60>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.866    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd36_cy[63]
    SLICE_X169Y209       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.919 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd36_cy<64>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.919    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd36_cy[67]
    SLICE_X169Y210       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.972 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd36_cy<68>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.972    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd36_cy[71]
    SLICE_X169Y211       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     6.138 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd36_cy<72>_CARRY4/O[1]
                         net (fo=2, routed)           0.561     6.699    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd_7820
    SLICE_X168Y215       LUT2 (Prop_lut2_I0_O)        0.123     6.822 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd44_lut<77>/O
                         net (fo=1, routed)           0.000     6.822    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd44_lut[77]
    SLICE_X168Y215       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180     7.002 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd44_cy<74>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.002    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd44_cy[77]
    SLICE_X168Y216       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.056 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd44_cy<78>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.056    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd44_cy[81]
    SLICE_X168Y217       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.110 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd44_cy<82>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.110    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd44_cy[85]
    SLICE_X168Y218       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.164 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd44_cy<86>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.164    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd44_cy[89]
    SLICE_X168Y219       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     7.329 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd44_cy<90>_CARRY4/O[1]
                         net (fo=1, routed)           1.046     8.375    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd_9222
    SLICE_X158Y200       LUT2 (Prop_lut2_I0_O)        0.125     8.500 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd50_lut<92>/O
                         net (fo=1, routed)           0.000     8.500    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd50_lut[92]
    SLICE_X158Y200       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     8.756 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd50_cy<91>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.756    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd50_cy[94]
    SLICE_X158Y201       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     8.921 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd50_cy<95>_CARRY4/O[1]
                         net (fo=1, routed)           0.822     9.743    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd_9617
    SLICE_X139Y201       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.392    10.135 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd51_cy<95>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.135    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd51_cy[98]
    SLICE_X139Y202       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.188 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd51_cy<99>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.188    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd51_cy[102]
    SLICE_X139Y203       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    10.354 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd51_cy<103>_CARRY4/O[1]
                         net (fo=1, routed)           0.440    10.794    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd_10415
    SLICE_X139Y201       FDRE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     12.604    12.604 r  
    H19                                               0.000    12.604 r  clk_p (IN)
                         net (fo=0)                   0.000    12.604    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727    13.331 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    14.317    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.794     7.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.995     9.518    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     9.601 r  clocking1/inst/clkout2_buf/O
                         net (fo=80042, routed)       1.165    10.766    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/clk
    SLICE_X139Y201       FDRE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_1/C
                         clock pessimism             -0.783     9.983    
                         clock uncertainty           -0.097     9.886    
    SLICE_X139Y201       FDRE (Setup_fdre_C_D)       -0.093     9.793    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_1
  -------------------------------------------------------------------
                         required time                          9.793    
                         arrival time                         -10.794    
  -------------------------------------------------------------------
                         slack                                 -1.000    

Slack (VIOLATED) :        -1.000ns  (required time - arrival time)
  Source:                 test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.W_decoded_info_13402_delayed_1_0_13172_inst_block.W_decoded_info_13402_delayed_1_0_13172_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qD1.rbypGen.RB.data_reg_39_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_1/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.604ns  (clk_out2_clk_wiz_1 rise@12.604ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        12.998ns  (logic 3.501ns (26.934%)  route 9.497ns (73.066%))
  Logic Levels:           25  (CARRY4=20 LUT2=4 LUT6=1)
  Clock Path Skew:        -0.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.838ns = ( 10.766 - 12.604 ) 
    Source Clock Delay      (SCD):    -2.205ns
    Clock Pessimism Removal (CPR):    -0.783ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout2_buf/O
                         net (fo=80042, routed)       1.594    -2.205    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/clk
    SLICE_X188Y180       FDRE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.W_decoded_info_13402_delayed_1_0_13172_inst_block.W_decoded_info_13402_delayed_1_0_13172_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qD1.rbypGen.RB.data_reg_39_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X188Y180       FDRE (Prop_fdre_C_Q)         0.259    -1.946 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.W_decoded_info_13402_delayed_1_0_13172_inst_block.W_decoded_info_13402_delayed_1_0_13172_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qD1.rbypGen.RB.data_reg_39_1/Q
                         net (fo=15, routed)          2.785     0.839    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.W_decoded_info_13402_delayed_1_0_13172_inst_block.W_decoded_info_13402_delayed_1_0_13172_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qD1.rbypGen.RB.data_reg_39_1
    SLICE_X141Y198       LUT2 (Prop_lut2_I0_O)        0.052     0.891 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/_v22841_8/O
                         net (fo=16, routed)          1.929     2.820    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/_v22841_8
    SLICE_X169Y180       LUT6 (Prop_lut6_I2_O)        0.132     2.952 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd22_lut<35>/O
                         net (fo=1, routed)           0.000     2.952    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd22_lut[35]
    SLICE_X169Y180       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     3.211 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd22_cy<35>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.211    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd22_cy[38]
    SLICE_X169Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.264 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd22_cy<39>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.264    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd22_cy[42]
    SLICE_X169Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.317 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd22_cy<43>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.317    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd22_cy[46]
    SLICE_X169Y183       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.370 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd22_cy<47>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.370    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd22_cy[50]
    SLICE_X169Y184       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.423 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd22_cy<51>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.423    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd22_cy[54]
    SLICE_X169Y185       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     3.572 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd22_cy<55>_CARRY4/O[3]
                         net (fo=2, routed)           1.915     5.487    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd_6518
    SLICE_X169Y208       LUT2 (Prop_lut2_I0_O)        0.120     5.607 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd36_lut<60>/O
                         net (fo=1, routed)           0.000     5.607    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd36_lut[60]
    SLICE_X169Y208       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     5.866 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd36_cy<60>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.866    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd36_cy[63]
    SLICE_X169Y209       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.919 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd36_cy<64>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.919    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd36_cy[67]
    SLICE_X169Y210       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.972 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd36_cy<68>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.972    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd36_cy[71]
    SLICE_X169Y211       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     6.138 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd36_cy<72>_CARRY4/O[1]
                         net (fo=2, routed)           0.561     6.699    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd_7820
    SLICE_X168Y215       LUT2 (Prop_lut2_I0_O)        0.123     6.822 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd44_lut<77>/O
                         net (fo=1, routed)           0.000     6.822    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd44_lut[77]
    SLICE_X168Y215       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180     7.002 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd44_cy<74>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.002    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd44_cy[77]
    SLICE_X168Y216       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.056 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd44_cy<78>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.056    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd44_cy[81]
    SLICE_X168Y217       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.110 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd44_cy<82>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.110    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd44_cy[85]
    SLICE_X168Y218       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.164 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd44_cy<86>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.164    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd44_cy[89]
    SLICE_X168Y219       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     7.329 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd44_cy<90>_CARRY4/O[1]
                         net (fo=1, routed)           1.046     8.375    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd_9222
    SLICE_X158Y200       LUT2 (Prop_lut2_I0_O)        0.125     8.500 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd50_lut<92>/O
                         net (fo=1, routed)           0.000     8.500    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd50_lut[92]
    SLICE_X158Y200       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     8.756 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd50_cy<91>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.756    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd50_cy[94]
    SLICE_X158Y201       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     8.921 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd50_cy<95>_CARRY4/O[1]
                         net (fo=1, routed)           0.822     9.743    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd_9617
    SLICE_X139Y201       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.392    10.135 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd51_cy<95>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.135    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd51_cy[98]
    SLICE_X139Y202       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.188 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd51_cy<99>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.188    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd51_cy[102]
    SLICE_X139Y203       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    10.354 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd51_cy<103>_CARRY4/O[1]
                         net (fo=1, routed)           0.440    10.794    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_Madd_10415
    SLICE_X139Y201       FDRE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     12.604    12.604 r  
    H19                                               0.000    12.604 r  clk_p (IN)
                         net (fo=0)                   0.000    12.604    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727    13.331 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    14.317    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.794     7.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.995     9.518    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     9.601 r  clocking1/inst/clkout2_buf/O
                         net (fo=80042, routed)       1.165    10.766    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/clk
    SLICE_X139Y201       FDRE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_1/C
                         clock pessimism             -0.783     9.983    
                         clock uncertainty           -0.097     9.886    
    SLICE_X139Y201       FDRE (Setup_fdre_C_D)       -0.093     9.793    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_fpmul64_op_13753_block.call_stmt_13488_call/core_deterministic_pipeline_operator_fpmul64_op_8207/data_path.deterministic_pipeline_operator_mul53_8602_block.deterministic_pipeline_operator_mul53_8602/Mmult_uRESULT_1
  -------------------------------------------------------------------
                         required time                          9.793    
                         arrival time                         -10.794    
  -------------------------------------------------------------------
                         slack                                 -1.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 debug_uart_inst/uart_inst/bridgeInst/rx_register_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            test_inst/mcore_inst/debug_aggr_inst/SOC_MONITOR_to_DEBUG_Pipe/Shallow.notSaveSlot.queue/qDGt1.NTB.queue_array_1_6/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.118ns (53.627%)  route 0.102ns (46.373%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.573ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout2_buf/O
                         net (fo=80042, routed)       0.852    -0.484    debug_uart_inst/uart_inst/bridgeInst/clk_out2
    SLICE_X8Y98          FDRE                                         r  debug_uart_inst/uart_inst/bridgeInst/rx_register_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y98          FDRE (Prop_fdre_C_Q)         0.118    -0.366 r  debug_uart_inst/uart_inst/bridgeInst/rx_register_reg[6]/Q
                         net (fo=2, routed)           0.102    -0.264    test_inst/mcore_inst/SOC_MONITOR_to_DEBUG_pipe_write_data[6]
    SLICE_X9Y100         FDRE                                         r  test_inst/mcore_inst/debug_aggr_inst/SOC_MONITOR_to_DEBUG_Pipe/Shallow.notSaveSlot.queue/qDGt1.NTB.queue_array_1_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout2_buf/O
                         net (fo=80042, routed)       1.045    -0.573    test_inst/mcore_inst/clk
    SLICE_X9Y100         FDRE                                         r  test_inst/mcore_inst/debug_aggr_inst/SOC_MONITOR_to_DEBUG_Pipe/Shallow.notSaveSlot.queue/qDGt1.NTB.queue_array_1_6/C
                         clock pessimism              0.234    -0.339    
    SLICE_X9Y100         FDRE (Hold_fdre_C_D)         0.047    -0.292    test_inst/mcore_inst/debug_aggr_inst/SOC_MONITOR_to_DEBUG_Pipe/Shallow.notSaveSlot.queue/qDGt1.NTB.queue_array_1_6
  -------------------------------------------------------------------
                         required time                          0.292    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 debug_uart_inst/uart_inst/bridgeInst/rx_register_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            test_inst/mcore_inst/debug_aggr_inst/SOC_MONITOR_to_DEBUG_Pipe/Shallow.notSaveSlot.queue/qDGt1.NTB.queue_array_1_6/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.118ns (53.627%)  route 0.102ns (46.373%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.573ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout2_buf/O
                         net (fo=80042, routed)       0.852    -0.484    debug_uart_inst/uart_inst/bridgeInst/clk_out2
    SLICE_X8Y98          FDRE                                         r  debug_uart_inst/uart_inst/bridgeInst/rx_register_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y98          FDRE (Prop_fdre_C_Q)         0.118    -0.366 f  debug_uart_inst/uart_inst/bridgeInst/rx_register_reg[6]/Q
                         net (fo=2, routed)           0.102    -0.264    test_inst/mcore_inst/SOC_MONITOR_to_DEBUG_pipe_write_data[6]
    SLICE_X9Y100         FDRE                                         f  test_inst/mcore_inst/debug_aggr_inst/SOC_MONITOR_to_DEBUG_Pipe/Shallow.notSaveSlot.queue/qDGt1.NTB.queue_array_1_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout2_buf/O
                         net (fo=80042, routed)       1.045    -0.573    test_inst/mcore_inst/clk
    SLICE_X9Y100         FDRE                                         r  test_inst/mcore_inst/debug_aggr_inst/SOC_MONITOR_to_DEBUG_Pipe/Shallow.notSaveSlot.queue/qDGt1.NTB.queue_array_1_6/C
                         clock pessimism              0.234    -0.339    
    SLICE_X9Y100         FDRE (Hold_fdre_C_D)         0.047    -0.292    test_inst/mcore_inst/debug_aggr_inst/SOC_MONITOR_to_DEBUG_Pipe/Shallow.notSaveSlot.queue/qDGt1.NTB.queue_array_1_6
  -------------------------------------------------------------------
                         required time                          0.292    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/memAccessAndSendResponseDaemon_instance/data_path.InportGroup_1.noblock_mem_access_and_send_response_command_read_1/ub/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.queue_array_1_43/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/memAccessAndSendResponseDaemon_instance/data_path.InportGroup_1.noblock_mem_access_and_send_response_command_read_1/ub/NotRevisedCase.ShallowCase.ulReg/yesBypassBlocking.bypassBlock.write_data_reg_43/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.183ns (49.463%)  route 0.187ns (50.537%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.577ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout2_buf/O
                         net (fo=80042, routed)       0.707    -0.629    test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/clk
    SLICE_X119Y50        FDRE                                         r  test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/memAccessAndSendResponseDaemon_instance/data_path.InportGroup_1.noblock_mem_access_and_send_response_command_read_1/ub/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.queue_array_1_43/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y50        FDRE (Prop_fdre_C_Q)         0.091    -0.538 r  test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/memAccessAndSendResponseDaemon_instance/data_path.InportGroup_1.noblock_mem_access_and_send_response_command_read_1/ub/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.queue_array_1_43/Q
                         net (fo=1, routed)           0.075    -0.463    test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/memAccessAndSendResponseDaemon_instance/data_path.InportGroup_1.noblock_mem_access_and_send_response_command_read_1/ub/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.queue_array_1[43]
    SLICE_X119Y50        LUT3 (Prop_lut3_I2_O)        0.064    -0.399 r  test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/memAccessAndSendResponseDaemon_instance/data_path.InportGroup_1.noblock_mem_access_and_send_response_command_read_1/ub/NotRevisedCase.ShallowCase.ulReg/read_data<43>_SW0/O
                         net (fo=2, routed)           0.112    -0.287    test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/N851
    SLICE_X119Y49        LUT5 (Prop_lut5_I2_O)        0.028    -0.259 r  test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/memAccessAndSendResponseDaemon_instance/data_path.InportGroup_1.noblock_mem_access_and_send_response_command_read_1/ub/NotRevisedCase.ShallowCase.ulReg/read_data<43>/O
                         net (fo=1, routed)           0.000    -0.259    test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/memAccessAndSendResponseDaemon_instance/data_path.InportGroup_1.data_out[43]
    SLICE_X119Y49        FDRE                                         r  test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/memAccessAndSendResponseDaemon_instance/data_path.InportGroup_1.noblock_mem_access_and_send_response_command_read_1/ub/NotRevisedCase.ShallowCase.ulReg/yesBypassBlocking.bypassBlock.write_data_reg_43/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout2_buf/O
                         net (fo=80042, routed)       1.041    -0.577    test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/clk
    SLICE_X119Y49        FDRE                                         r  test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/memAccessAndSendResponseDaemon_instance/data_path.InportGroup_1.noblock_mem_access_and_send_response_command_read_1/ub/NotRevisedCase.ShallowCase.ulReg/yesBypassBlocking.bypassBlock.write_data_reg_43/C
                         clock pessimism              0.214    -0.363    
    SLICE_X119Y49        FDRE (Hold_fdre_C_D)         0.060    -0.303    test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/memAccessAndSendResponseDaemon_instance/data_path.InportGroup_1.noblock_mem_access_and_send_response_command_read_1/ub/NotRevisedCase.ShallowCase.ulReg/yesBypassBlocking.bypassBlock.write_data_reg_43
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/memAccessAndSendResponseDaemon_instance/data_path.InportGroup_1.noblock_mem_access_and_send_response_command_read_1/ub/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.queue_array_1_43/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/memAccessAndSendResponseDaemon_instance/data_path.InportGroup_1.noblock_mem_access_and_send_response_command_read_1/ub/NotRevisedCase.ShallowCase.ulReg/yesBypassBlocking.bypassBlock.write_data_reg_43/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.183ns (49.463%)  route 0.187ns (50.537%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.577ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout2_buf/O
                         net (fo=80042, routed)       0.707    -0.629    test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/clk
    SLICE_X119Y50        FDRE                                         r  test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/memAccessAndSendResponseDaemon_instance/data_path.InportGroup_1.noblock_mem_access_and_send_response_command_read_1/ub/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.queue_array_1_43/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y50        FDRE (Prop_fdre_C_Q)         0.091    -0.538 f  test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/memAccessAndSendResponseDaemon_instance/data_path.InportGroup_1.noblock_mem_access_and_send_response_command_read_1/ub/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.queue_array_1_43/Q
                         net (fo=1, routed)           0.075    -0.463    test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/memAccessAndSendResponseDaemon_instance/data_path.InportGroup_1.noblock_mem_access_and_send_response_command_read_1/ub/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.queue_array_1[43]
    SLICE_X119Y50        LUT3 (Prop_lut3_I2_O)        0.064    -0.399 f  test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/memAccessAndSendResponseDaemon_instance/data_path.InportGroup_1.noblock_mem_access_and_send_response_command_read_1/ub/NotRevisedCase.ShallowCase.ulReg/read_data<43>_SW0/O
                         net (fo=2, routed)           0.112    -0.287    test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/N851
    SLICE_X119Y49        LUT5 (Prop_lut5_I2_O)        0.028    -0.259 f  test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/memAccessAndSendResponseDaemon_instance/data_path.InportGroup_1.noblock_mem_access_and_send_response_command_read_1/ub/NotRevisedCase.ShallowCase.ulReg/read_data<43>/O
                         net (fo=1, routed)           0.000    -0.259    test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/memAccessAndSendResponseDaemon_instance/data_path.InportGroup_1.data_out[43]
    SLICE_X119Y49        FDRE                                         f  test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/memAccessAndSendResponseDaemon_instance/data_path.InportGroup_1.noblock_mem_access_and_send_response_command_read_1/ub/NotRevisedCase.ShallowCase.ulReg/yesBypassBlocking.bypassBlock.write_data_reg_43/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout2_buf/O
                         net (fo=80042, routed)       1.041    -0.577    test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/clk
    SLICE_X119Y49        FDRE                                         r  test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/memAccessAndSendResponseDaemon_instance/data_path.InportGroup_1.noblock_mem_access_and_send_response_command_read_1/ub/NotRevisedCase.ShallowCase.ulReg/yesBypassBlocking.bypassBlock.write_data_reg_43/C
                         clock pessimism              0.214    -0.363    
    SLICE_X119Y49        FDRE (Hold_fdre_C_D)         0.060    -0.303    test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/memAccessAndSendResponseDaemon_instance/data_path.InportGroup_1.noblock_mem_access_and_send_response_command_read_1/ub/NotRevisedCase.ShallowCase.ulReg/yesBypassBlocking.bypassBlock.write_data_reg_43
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 test_inst/mcore_inst/core_0_inst/cpu_inst/ccu_inst/queryDebugger_instance/data_path.recv_ccu_debug_daemon_to_ccu_daemon_call_group_1.CallComplete/bufGen[0].BufBlock.ub/NotRevisedCase.ShallowCase.ulReg/read_data_74/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            test_inst/mcore_inst/core_0_inst/cpu_inst/ccu_inst/queryDebugger_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_12/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.128ns (49.638%)  route 0.130ns (50.362%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.617ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout2_buf/O
                         net (fo=80042, routed)       0.810    -0.526    test_inst/mcore_inst/core_0_inst/cpu_inst/ccu_inst/clk
    SLICE_X45Y98         FDRE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/ccu_inst/queryDebugger_instance/data_path.recv_ccu_debug_daemon_to_ccu_daemon_call_group_1.CallComplete/bufGen[0].BufBlock.ub/NotRevisedCase.ShallowCase.ulReg/read_data_74/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y98         FDRE (Prop_fdre_C_Q)         0.100    -0.426 r  test_inst/mcore_inst/core_0_inst/cpu_inst/ccu_inst/queryDebugger_instance/data_path.recv_ccu_debug_daemon_to_ccu_daemon_call_group_1.CallComplete/bufGen[0].BufBlock.ub/NotRevisedCase.ShallowCase.ulReg/read_data_74/Q
                         net (fo=2, routed)           0.130    -0.296    test_inst/mcore_inst/core_0_inst/cpu_inst/ccu_inst/queryDebugger_instance/data_path.recv_ccu_debug_daemon_to_ccu_daemon_call_group_1.CallComplete/bufGen[0].BufBlock.ub/NotRevisedCase.ShallowCase.ulReg/read_data[74]
    SLICE_X45Y100        LUT6 (Prop_lut6_I0_O)        0.028    -0.268 r  test_inst/mcore_inst/core_0_inst/cpu_inst/ccu_inst/queryDebugger_instance/Mmux_o_PC_buffer210/O
                         net (fo=1, routed)           0.000    -0.268    test_inst/mcore_inst/core_0_inst/cpu_inst/ccu_inst/queryDebugger_instance/o_PC_buffer[10]
    SLICE_X45Y100        FDRE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/ccu_inst/queryDebugger_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_12/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout2_buf/O
                         net (fo=80042, routed)       1.001    -0.617    test_inst/mcore_inst/core_0_inst/cpu_inst/ccu_inst/clk
    SLICE_X45Y100        FDRE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/ccu_inst/queryDebugger_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_12/C
                         clock pessimism              0.234    -0.383    
    SLICE_X45Y100        FDRE (Hold_fdre_C_D)         0.060    -0.323    test_inst/mcore_inst/core_0_inst/cpu_inst/ccu_inst/queryDebugger_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_12
  -------------------------------------------------------------------
                         required time                          0.323    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 test_inst/mcore_inst/core_0_inst/cpu_inst/ccu_inst/queryDebugger_instance/data_path.recv_ccu_debug_daemon_to_ccu_daemon_call_group_1.CallComplete/bufGen[0].BufBlock.ub/NotRevisedCase.ShallowCase.ulReg/read_data_74/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            test_inst/mcore_inst/core_0_inst/cpu_inst/ccu_inst/queryDebugger_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_12/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.128ns (49.638%)  route 0.130ns (50.362%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.617ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout2_buf/O
                         net (fo=80042, routed)       0.810    -0.526    test_inst/mcore_inst/core_0_inst/cpu_inst/ccu_inst/clk
    SLICE_X45Y98         FDRE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/ccu_inst/queryDebugger_instance/data_path.recv_ccu_debug_daemon_to_ccu_daemon_call_group_1.CallComplete/bufGen[0].BufBlock.ub/NotRevisedCase.ShallowCase.ulReg/read_data_74/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y98         FDRE (Prop_fdre_C_Q)         0.100    -0.426 f  test_inst/mcore_inst/core_0_inst/cpu_inst/ccu_inst/queryDebugger_instance/data_path.recv_ccu_debug_daemon_to_ccu_daemon_call_group_1.CallComplete/bufGen[0].BufBlock.ub/NotRevisedCase.ShallowCase.ulReg/read_data_74/Q
                         net (fo=2, routed)           0.130    -0.296    test_inst/mcore_inst/core_0_inst/cpu_inst/ccu_inst/queryDebugger_instance/data_path.recv_ccu_debug_daemon_to_ccu_daemon_call_group_1.CallComplete/bufGen[0].BufBlock.ub/NotRevisedCase.ShallowCase.ulReg/read_data[74]
    SLICE_X45Y100        LUT6 (Prop_lut6_I0_O)        0.028    -0.268 f  test_inst/mcore_inst/core_0_inst/cpu_inst/ccu_inst/queryDebugger_instance/Mmux_o_PC_buffer210/O
                         net (fo=1, routed)           0.000    -0.268    test_inst/mcore_inst/core_0_inst/cpu_inst/ccu_inst/queryDebugger_instance/o_PC_buffer[10]
    SLICE_X45Y100        FDRE                                         f  test_inst/mcore_inst/core_0_inst/cpu_inst/ccu_inst/queryDebugger_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_12/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout2_buf/O
                         net (fo=80042, routed)       1.001    -0.617    test_inst/mcore_inst/core_0_inst/cpu_inst/ccu_inst/clk
    SLICE_X45Y100        FDRE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/ccu_inst/queryDebugger_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_12/C
                         clock pessimism              0.234    -0.383    
    SLICE_X45Y100        FDRE (Hold_fdre_C_D)         0.060    -0.323    test_inst/mcore_inst/core_0_inst/cpu_inst/ccu_inst/queryDebugger_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_12
  -------------------------------------------------------------------
                         required time                          0.323    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 nic_instance/LAST_READ_TX_QUEUE_INDEX_Signal/nonVolatileGen.read_data_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            nic_instance/transmitEngineDaemon_instance/data_path.ApIntAnd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.146ns (50.629%)  route 0.142ns (49.371%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.144ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.561ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout2_buf/O
                         net (fo=80042, routed)       0.865    -0.471    nic_instance/LAST_READ_TX_QUEUE_INDEX_Signal/clk_out2
    SLICE_X210Y99        FDRE                                         r  nic_instance/LAST_READ_TX_QUEUE_INDEX_Signal/nonVolatileGen.read_data_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X210Y99        FDRE (Prop_fdre_C_Q)         0.118    -0.353 r  nic_instance/LAST_READ_TX_QUEUE_INDEX_Signal/nonVolatileGen.read_data_reg_reg[2]/Q
                         net (fo=3, routed)           0.142    -0.210    nic_instance/LAST_READ_TX_QUEUE_INDEX_Signal/LAST_READ_TX_QUEUE_INDEX[2]
    SLICE_X210Y100       LUT6 (Prop_lut6_I0_O)        0.028    -0.182 r  nic_instance/LAST_READ_TX_QUEUE_INDEX_Signal/noBypass.read_data[2]_i_1__7/O
                         net (fo=1, routed)           0.000    -0.182    nic_instance/transmitEngineDaemon_instance/data_path.ApIntAnd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/D[2]
    SLICE_X210Y100       FDRE                                         r  nic_instance/transmitEngineDaemon_instance/data_path.ApIntAnd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout2_buf/O
                         net (fo=80042, routed)       1.057    -0.561    nic_instance/transmitEngineDaemon_instance/data_path.ApIntAnd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/clk_out2
    SLICE_X210Y100       FDRE                                         r  nic_instance/transmitEngineDaemon_instance/data_path.ApIntAnd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[2]/C
                         clock pessimism              0.234    -0.327    
    SLICE_X210Y100       FDRE (Hold_fdre_C_D)         0.087    -0.240    nic_instance/transmitEngineDaemon_instance/data_path.ApIntAnd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[2]
  -------------------------------------------------------------------
                         required time                          0.240    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 nic_instance/LAST_READ_TX_QUEUE_INDEX_Signal/nonVolatileGen.read_data_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            nic_instance/transmitEngineDaemon_instance/data_path.ApIntAnd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.146ns (50.629%)  route 0.142ns (49.371%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.144ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.561ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout2_buf/O
                         net (fo=80042, routed)       0.865    -0.471    nic_instance/LAST_READ_TX_QUEUE_INDEX_Signal/clk_out2
    SLICE_X210Y99        FDRE                                         r  nic_instance/LAST_READ_TX_QUEUE_INDEX_Signal/nonVolatileGen.read_data_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X210Y99        FDRE (Prop_fdre_C_Q)         0.118    -0.353 f  nic_instance/LAST_READ_TX_QUEUE_INDEX_Signal/nonVolatileGen.read_data_reg_reg[2]/Q
                         net (fo=3, routed)           0.142    -0.210    nic_instance/LAST_READ_TX_QUEUE_INDEX_Signal/LAST_READ_TX_QUEUE_INDEX[2]
    SLICE_X210Y100       LUT6 (Prop_lut6_I0_O)        0.028    -0.182 r  nic_instance/LAST_READ_TX_QUEUE_INDEX_Signal/noBypass.read_data[2]_i_1__7/O
                         net (fo=1, routed)           0.000    -0.182    nic_instance/transmitEngineDaemon_instance/data_path.ApIntAnd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/D[2]
    SLICE_X210Y100       FDRE                                         r  nic_instance/transmitEngineDaemon_instance/data_path.ApIntAnd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout2_buf/O
                         net (fo=80042, routed)       1.057    -0.561    nic_instance/transmitEngineDaemon_instance/data_path.ApIntAnd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/clk_out2
    SLICE_X210Y100       FDRE                                         r  nic_instance/transmitEngineDaemon_instance/data_path.ApIntAnd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[2]/C
                         clock pessimism              0.234    -0.327    
    SLICE_X210Y100       FDRE (Hold_fdre_C_D)         0.087    -0.240    nic_instance/transmitEngineDaemon_instance/data_path.ApIntAnd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[2]
  -------------------------------------------------------------------
                         required time                          0.240    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 nic_instance/LAST_READ_TX_QUEUE_INDEX_Signal/nonVolatileGen.read_data_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            nic_instance/transmitEngineDaemon_instance/data_path.ApIntAnd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.146ns (50.629%)  route 0.142ns (49.371%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.144ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.561ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout2_buf/O
                         net (fo=80042, routed)       0.865    -0.471    nic_instance/LAST_READ_TX_QUEUE_INDEX_Signal/clk_out2
    SLICE_X210Y99        FDRE                                         r  nic_instance/LAST_READ_TX_QUEUE_INDEX_Signal/nonVolatileGen.read_data_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X210Y99        FDRE (Prop_fdre_C_Q)         0.118    -0.353 r  nic_instance/LAST_READ_TX_QUEUE_INDEX_Signal/nonVolatileGen.read_data_reg_reg[2]/Q
                         net (fo=3, routed)           0.142    -0.210    nic_instance/LAST_READ_TX_QUEUE_INDEX_Signal/LAST_READ_TX_QUEUE_INDEX[2]
    SLICE_X210Y100       LUT6 (Prop_lut6_I0_O)        0.028    -0.182 f  nic_instance/LAST_READ_TX_QUEUE_INDEX_Signal/noBypass.read_data[2]_i_1__7/O
                         net (fo=1, routed)           0.000    -0.182    nic_instance/transmitEngineDaemon_instance/data_path.ApIntAnd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/D[2]
    SLICE_X210Y100       FDRE                                         f  nic_instance/transmitEngineDaemon_instance/data_path.ApIntAnd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout2_buf/O
                         net (fo=80042, routed)       1.057    -0.561    nic_instance/transmitEngineDaemon_instance/data_path.ApIntAnd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/clk_out2
    SLICE_X210Y100       FDRE                                         r  nic_instance/transmitEngineDaemon_instance/data_path.ApIntAnd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[2]/C
                         clock pessimism              0.234    -0.327    
    SLICE_X210Y100       FDRE (Hold_fdre_C_D)         0.087    -0.240    nic_instance/transmitEngineDaemon_instance/data_path.ApIntAnd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[2]
  -------------------------------------------------------------------
                         required time                          0.240    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 nic_instance/LAST_READ_TX_QUEUE_INDEX_Signal/nonVolatileGen.read_data_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            nic_instance/transmitEngineDaemon_instance/data_path.ApIntAnd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.146ns (50.629%)  route 0.142ns (49.371%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.144ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.561ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout2_buf/O
                         net (fo=80042, routed)       0.865    -0.471    nic_instance/LAST_READ_TX_QUEUE_INDEX_Signal/clk_out2
    SLICE_X210Y99        FDRE                                         r  nic_instance/LAST_READ_TX_QUEUE_INDEX_Signal/nonVolatileGen.read_data_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X210Y99        FDRE (Prop_fdre_C_Q)         0.118    -0.353 f  nic_instance/LAST_READ_TX_QUEUE_INDEX_Signal/nonVolatileGen.read_data_reg_reg[2]/Q
                         net (fo=3, routed)           0.142    -0.210    nic_instance/LAST_READ_TX_QUEUE_INDEX_Signal/LAST_READ_TX_QUEUE_INDEX[2]
    SLICE_X210Y100       LUT6 (Prop_lut6_I0_O)        0.028    -0.182 f  nic_instance/LAST_READ_TX_QUEUE_INDEX_Signal/noBypass.read_data[2]_i_1__7/O
                         net (fo=1, routed)           0.000    -0.182    nic_instance/transmitEngineDaemon_instance/data_path.ApIntAnd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/D[2]
    SLICE_X210Y100       FDRE                                         f  nic_instance/transmitEngineDaemon_instance/data_path.ApIntAnd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout2_buf/O
                         net (fo=80042, routed)       1.057    -0.561    nic_instance/transmitEngineDaemon_instance/data_path.ApIntAnd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/clk_out2
    SLICE_X210Y100       FDRE                                         r  nic_instance/transmitEngineDaemon_instance/data_path.ApIntAnd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[2]/C
                         clock pessimism              0.234    -0.327    
    SLICE_X210Y100       FDRE (Hold_fdre_C_D)         0.087    -0.240    nic_instance/transmitEngineDaemon_instance/data_path.ApIntAnd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[2]
  -------------------------------------------------------------------
                         required time                          0.240    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.057    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_1
Waveform(ns):       { 0.000 6.302 }
Period(ns):         12.604
Sources:            { clocking1/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         12.604      10.765     RAMB18_X13Y65    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.ApIntNot_group_81.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/Mram_empty_var/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       12.604      200.756    MMCME2_ADV_X1Y8  clocking1/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.768         6.302       5.534      SLICE_X134Y75    test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/mmuDaemon_instance/data_path.operator_accessTlbNewTagPte_10225_block.call_stmt_5340_call/data_path.operator_accessTlbNewMemory_1_4201_block.call_stmt_2196_call/basemem/bmem/regBB.data_bb/Mram_mem_array28/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.768         6.302       5.534      SLICE_X142Y74    test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/mmuDaemon_instance/data_path.operator_accessTlbNewTagPte_10225_block.call_stmt_5340_call/data_path.operator_accessTlbNewMemory_0_4191_block.call_stmt_2159_call/basemem/bmem/regBB.data_bb/Mram_mem_array1/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_1
  To Clock:  clkfbout_clk_wiz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       43.591ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_1
Waveform(ns):       { 0.000 22.500 }
Period(ns):         45.000
Sources:            { clocking1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.409         45.000      43.591     BUFGCTRL_X0Y18   clocking1/inst/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       45.000      55.000     MMCME2_ADV_X1Y8  clocking1/inst/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_1
  To Clock:  clk_out1_clk_wiz_1

Setup :          119  Failing Endpoints,  Worst Slack       -2.779ns,  Total Violation     -290.237ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.022ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.779ns  (required time - arrival time)
  Source:                 nic_instance/accessMemory_instance/data_path.InportGroup_0.MEMORY_TO_NIC_RESPONSE_read_0/ProTx[0].ulreg/FSM_sequential_yesBypassBlocking.bypassBlock.fsm_state_bypass_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.098ns  (clk_out1_clk_wiz_1 rise@416.028ns - clk_out2_clk_wiz_1 rise@415.930ns)
  Data Path Delay:        1.910ns  (logic 0.309ns (16.180%)  route 1.601ns (83.820%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.422ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.286ns = ( 414.742 - 416.028 ) 
    Source Clock Delay      (SCD):    -1.849ns = ( 414.081 - 415.930 ) 
    Clock Pessimism Removal (CPR):    -0.985ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                    415.930   415.930 r  
    H19                                               0.000   415.930 r  clk_p (IN)
                         net (fo=0)                   0.000   415.930    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823   416.753 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081   417.834    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.970   409.864 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.174   412.038    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093   412.131 r  clocking1/inst/clkout2_buf/O
                         net (fo=80042, routed)       1.950   414.081    nic_instance/accessMemory_instance/data_path.InportGroup_0.MEMORY_TO_NIC_RESPONSE_read_0/ProTx[0].ulreg/clk_out2
    SLICE_X191Y97        FDRE                                         r  nic_instance/accessMemory_instance/data_path.InportGroup_0.MEMORY_TO_NIC_RESPONSE_read_0/ProTx[0].ulreg/FSM_sequential_yesBypassBlocking.bypassBlock.fsm_state_bypass_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X191Y97        FDRE (Prop_fdre_C_Q)         0.223   414.304 r  nic_instance/accessMemory_instance/data_path.InportGroup_0.MEMORY_TO_NIC_RESPONSE_read_0/ProTx[0].ulreg/FSM_sequential_yesBypassBlocking.bypassBlock.fsm_state_bypass_reg[0]/Q
                         net (fo=7, routed)           0.713   415.017    nic_instance/accessMemory_instance/data_path.InportGroup_0.MEMORY_TO_NIC_RESPONSE_read_0/ProTx[0].ulreg/out[0]
    SLICE_X191Y97        LUT4 (Prop_lut4_I0_O)        0.043   415.060 r  nic_instance/accessMemory_instance/data_path.InportGroup_0.MEMORY_TO_NIC_RESPONSE_read_0/ProTx[0].ulreg/dual_clock_fifo_i_1__1/O
                         net (fo=4, routed)           0.366   415.426    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_en
    SLICE_X191Y97        LUT3 (Prop_lut3_I2_O)        0.043   415.469 r  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2/O
                         net (fo=2, routed)           0.522   415.991    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/tmp_ram_rd_en
    RAMB36_X12Y20        RAMB36E1                                     r  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                    416.028   416.028 r  
    H19                                               0.000   416.028 r  clk_p (IN)
                         net (fo=0)                   0.000   416.028    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727   416.756 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   417.742    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.794   410.948 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.995   412.943    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083   413.026 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         1.717   414.742    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X12Y20        RAMB36E1                                     r  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.985   413.757    
                         clock uncertainty           -0.217   413.540    
    RAMB36_X12Y20        RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.328   413.212    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        413.212    
                         arrival time                        -415.991    
  -------------------------------------------------------------------
                         slack                                 -2.779    

Slack (VIOLATED) :        -2.779ns  (required time - arrival time)
  Source:                 nic_instance/accessMemory_instance/data_path.InportGroup_0.MEMORY_TO_NIC_RESPONSE_read_0/ProTx[0].ulreg/FSM_sequential_yesBypassBlocking.bypassBlock.fsm_state_bypass_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.098ns  (clk_out1_clk_wiz_1 rise@416.028ns - clk_out2_clk_wiz_1 rise@415.930ns)
  Data Path Delay:        1.910ns  (logic 0.309ns (16.180%)  route 1.601ns (83.820%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.422ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.286ns = ( 414.742 - 416.028 ) 
    Source Clock Delay      (SCD):    -1.849ns = ( 414.081 - 415.930 ) 
    Clock Pessimism Removal (CPR):    -0.985ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                    415.930   415.930 r  
    H19                                               0.000   415.930 r  clk_p (IN)
                         net (fo=0)                   0.000   415.930    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823   416.753 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081   417.834    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.970   409.864 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.174   412.038    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093   412.131 r  clocking1/inst/clkout2_buf/O
                         net (fo=80042, routed)       1.950   414.081    nic_instance/accessMemory_instance/data_path.InportGroup_0.MEMORY_TO_NIC_RESPONSE_read_0/ProTx[0].ulreg/clk_out2
    SLICE_X191Y97        FDRE                                         r  nic_instance/accessMemory_instance/data_path.InportGroup_0.MEMORY_TO_NIC_RESPONSE_read_0/ProTx[0].ulreg/FSM_sequential_yesBypassBlocking.bypassBlock.fsm_state_bypass_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X191Y97        FDRE (Prop_fdre_C_Q)         0.223   414.304 f  nic_instance/accessMemory_instance/data_path.InportGroup_0.MEMORY_TO_NIC_RESPONSE_read_0/ProTx[0].ulreg/FSM_sequential_yesBypassBlocking.bypassBlock.fsm_state_bypass_reg[0]/Q
                         net (fo=7, routed)           0.713   415.017    nic_instance/accessMemory_instance/data_path.InportGroup_0.MEMORY_TO_NIC_RESPONSE_read_0/ProTx[0].ulreg/out[0]
    SLICE_X191Y97        LUT4 (Prop_lut4_I0_O)        0.043   415.060 f  nic_instance/accessMemory_instance/data_path.InportGroup_0.MEMORY_TO_NIC_RESPONSE_read_0/ProTx[0].ulreg/dual_clock_fifo_i_1__1/O
                         net (fo=4, routed)           0.366   415.426    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_en
    SLICE_X191Y97        LUT3 (Prop_lut3_I2_O)        0.043   415.469 f  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2/O
                         net (fo=2, routed)           0.522   415.991    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/tmp_ram_rd_en
    RAMB36_X12Y20        RAMB36E1                                     f  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                    416.028   416.028 r  
    H19                                               0.000   416.028 r  clk_p (IN)
                         net (fo=0)                   0.000   416.028    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727   416.756 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   417.742    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.794   410.948 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.995   412.943    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083   413.026 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         1.717   414.742    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X12Y20        RAMB36E1                                     r  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.985   413.757    
                         clock uncertainty           -0.217   413.540    
    RAMB36_X12Y20        RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.328   413.212    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        413.212    
                         arrival time                        -415.991    
  -------------------------------------------------------------------
                         slack                                 -2.779    

Slack (VIOLATED) :        -2.714ns  (required time - arrival time)
  Source:                 nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/FSM_sequential_yesBypassBlocking.bypassBlock.fsm_state_bypass_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.098ns  (clk_out1_clk_wiz_1 rise@416.028ns - clk_out2_clk_wiz_1 rise@415.930ns)
  Data Path Delay:        2.034ns  (logic 0.309ns (15.189%)  route 1.725ns (84.811%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.115ns = ( 414.913 - 416.028 ) 
    Source Clock Delay      (SCD):    -1.867ns = ( 414.063 - 415.930 ) 
    Clock Pessimism Removal (CPR):    -0.985ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                    415.930   415.930 r  
    H19                                               0.000   415.930 r  clk_p (IN)
                         net (fo=0)                   0.000   415.930    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823   416.753 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081   417.834    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.970   409.864 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.174   412.038    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093   412.131 r  clocking1/inst/clkout2_buf/O
                         net (fo=80042, routed)       1.932   414.063    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/clk_out2
    SLICE_X191Y76        FDRE                                         r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/FSM_sequential_yesBypassBlocking.bypassBlock.fsm_state_bypass_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X191Y76        FDRE (Prop_fdre_C_Q)         0.223   414.286 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/FSM_sequential_yesBypassBlocking.bypassBlock.fsm_state_bypass_reg[0]/Q
                         net (fo=7, routed)           0.627   414.913    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/out[0]
    SLICE_X190Y70        LUT4 (Prop_lut4_I1_O)        0.043   414.956 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/dual_clock_fifo_i_1__0/O
                         net (fo=4, routed)           0.384   415.340    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_en
    SLICE_X191Y69        LUT3 (Prop_lut3_I2_O)        0.043   415.383 r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2/O
                         net (fo=3, routed)           0.714   416.098    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/tmp_ram_rd_en
    RAMB36_X13Y13        RAMB36E1                                     r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                    416.028   416.028 r  
    H19                                               0.000   416.028 r  clk_p (IN)
                         net (fo=0)                   0.000   416.028    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727   416.756 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   417.742    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.794   410.948 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.995   412.943    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083   413.026 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         1.888   414.913    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X13Y13        RAMB36E1                                     r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.985   413.928    
                         clock uncertainty           -0.217   413.711    
    RAMB36_X13Y13        RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.328   413.383    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        413.383    
                         arrival time                        -416.098    
  -------------------------------------------------------------------
                         slack                                 -2.714    

Slack (VIOLATED) :        -2.714ns  (required time - arrival time)
  Source:                 nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/FSM_sequential_yesBypassBlocking.bypassBlock.fsm_state_bypass_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.098ns  (clk_out1_clk_wiz_1 rise@416.028ns - clk_out2_clk_wiz_1 rise@415.930ns)
  Data Path Delay:        2.034ns  (logic 0.309ns (15.189%)  route 1.725ns (84.811%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.115ns = ( 414.913 - 416.028 ) 
    Source Clock Delay      (SCD):    -1.867ns = ( 414.063 - 415.930 ) 
    Clock Pessimism Removal (CPR):    -0.985ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                    415.930   415.930 r  
    H19                                               0.000   415.930 r  clk_p (IN)
                         net (fo=0)                   0.000   415.930    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823   416.753 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081   417.834    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.970   409.864 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.174   412.038    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093   412.131 r  clocking1/inst/clkout2_buf/O
                         net (fo=80042, routed)       1.932   414.063    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/clk_out2
    SLICE_X191Y76        FDRE                                         r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/FSM_sequential_yesBypassBlocking.bypassBlock.fsm_state_bypass_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X191Y76        FDRE (Prop_fdre_C_Q)         0.223   414.286 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/FSM_sequential_yesBypassBlocking.bypassBlock.fsm_state_bypass_reg[0]/Q
                         net (fo=7, routed)           0.627   414.913    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/out[0]
    SLICE_X190Y70        LUT4 (Prop_lut4_I1_O)        0.043   414.956 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/dual_clock_fifo_i_1__0/O
                         net (fo=4, routed)           0.384   415.340    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_en
    SLICE_X191Y69        LUT3 (Prop_lut3_I2_O)        0.043   415.383 f  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2/O
                         net (fo=3, routed)           0.714   416.098    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/tmp_ram_rd_en
    RAMB36_X13Y13        RAMB36E1                                     f  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                    416.028   416.028 r  
    H19                                               0.000   416.028 r  clk_p (IN)
                         net (fo=0)                   0.000   416.028    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727   416.756 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   417.742    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.794   410.948 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.995   412.943    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083   413.026 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         1.888   414.913    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X13Y13        RAMB36E1                                     r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.985   413.928    
                         clock uncertainty           -0.217   413.711    
    RAMB36_X13Y13        RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.328   413.383    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        413.383    
                         arrival time                        -416.098    
  -------------------------------------------------------------------
                         slack                                 -2.714    

Slack (VIOLATED) :        -2.712ns  (required time - arrival time)
  Source:                 nic_instance/accessMemory_instance/data_path.InportGroup_0.MEMORY_TO_NIC_RESPONSE_read_0/ProTx[0].ulreg/FSM_sequential_yesBypassBlocking.bypassBlock.fsm_state_bypass_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.098ns  (clk_out1_clk_wiz_1 rise@416.028ns - clk_out2_clk_wiz_1 rise@415.930ns)
  Data Path Delay:        1.843ns  (logic 0.309ns (16.766%)  route 1.534ns (83.234%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.422ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.286ns = ( 414.742 - 416.028 ) 
    Source Clock Delay      (SCD):    -1.849ns = ( 414.081 - 415.930 ) 
    Clock Pessimism Removal (CPR):    -0.985ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                    415.930   415.930 r  
    H19                                               0.000   415.930 r  clk_p (IN)
                         net (fo=0)                   0.000   415.930    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823   416.753 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081   417.834    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.970   409.864 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.174   412.038    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093   412.131 r  clocking1/inst/clkout2_buf/O
                         net (fo=80042, routed)       1.950   414.081    nic_instance/accessMemory_instance/data_path.InportGroup_0.MEMORY_TO_NIC_RESPONSE_read_0/ProTx[0].ulreg/clk_out2
    SLICE_X191Y97        FDRE                                         r  nic_instance/accessMemory_instance/data_path.InportGroup_0.MEMORY_TO_NIC_RESPONSE_read_0/ProTx[0].ulreg/FSM_sequential_yesBypassBlocking.bypassBlock.fsm_state_bypass_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X191Y97        FDRE (Prop_fdre_C_Q)         0.223   414.304 r  nic_instance/accessMemory_instance/data_path.InportGroup_0.MEMORY_TO_NIC_RESPONSE_read_0/ProTx[0].ulreg/FSM_sequential_yesBypassBlocking.bypassBlock.fsm_state_bypass_reg[1]/Q
                         net (fo=7, routed)           0.646   414.950    nic_instance/accessMemory_instance/data_path.InportGroup_0.MEMORY_TO_NIC_RESPONSE_read_0/ProTx[0].ulreg/out[1]
    SLICE_X191Y97        LUT4 (Prop_lut4_I1_O)        0.043   414.993 r  nic_instance/accessMemory_instance/data_path.InportGroup_0.MEMORY_TO_NIC_RESPONSE_read_0/ProTx[0].ulreg/dual_clock_fifo_i_1__1/O
                         net (fo=4, routed)           0.366   415.359    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_en
    SLICE_X191Y97        LUT3 (Prop_lut3_I2_O)        0.043   415.402 r  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2/O
                         net (fo=2, routed)           0.522   415.924    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/tmp_ram_rd_en
    RAMB36_X12Y20        RAMB36E1                                     r  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                    416.028   416.028 r  
    H19                                               0.000   416.028 r  clk_p (IN)
                         net (fo=0)                   0.000   416.028    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727   416.756 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   417.742    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.794   410.948 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.995   412.943    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083   413.026 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         1.717   414.742    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X12Y20        RAMB36E1                                     r  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.985   413.757    
                         clock uncertainty           -0.217   413.540    
    RAMB36_X12Y20        RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.328   413.212    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        413.212    
                         arrival time                        -415.924    
  -------------------------------------------------------------------
                         slack                                 -2.712    

Slack (VIOLATED) :        -2.712ns  (required time - arrival time)
  Source:                 nic_instance/accessMemory_instance/data_path.InportGroup_0.MEMORY_TO_NIC_RESPONSE_read_0/ProTx[0].ulreg/FSM_sequential_yesBypassBlocking.bypassBlock.fsm_state_bypass_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.098ns  (clk_out1_clk_wiz_1 rise@416.028ns - clk_out2_clk_wiz_1 rise@415.930ns)
  Data Path Delay:        1.843ns  (logic 0.309ns (16.766%)  route 1.534ns (83.234%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.422ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.286ns = ( 414.742 - 416.028 ) 
    Source Clock Delay      (SCD):    -1.849ns = ( 414.081 - 415.930 ) 
    Clock Pessimism Removal (CPR):    -0.985ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                    415.930   415.930 r  
    H19                                               0.000   415.930 r  clk_p (IN)
                         net (fo=0)                   0.000   415.930    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823   416.753 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081   417.834    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.970   409.864 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.174   412.038    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093   412.131 r  clocking1/inst/clkout2_buf/O
                         net (fo=80042, routed)       1.950   414.081    nic_instance/accessMemory_instance/data_path.InportGroup_0.MEMORY_TO_NIC_RESPONSE_read_0/ProTx[0].ulreg/clk_out2
    SLICE_X191Y97        FDRE                                         r  nic_instance/accessMemory_instance/data_path.InportGroup_0.MEMORY_TO_NIC_RESPONSE_read_0/ProTx[0].ulreg/FSM_sequential_yesBypassBlocking.bypassBlock.fsm_state_bypass_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X191Y97        FDRE (Prop_fdre_C_Q)         0.223   414.304 f  nic_instance/accessMemory_instance/data_path.InportGroup_0.MEMORY_TO_NIC_RESPONSE_read_0/ProTx[0].ulreg/FSM_sequential_yesBypassBlocking.bypassBlock.fsm_state_bypass_reg[1]/Q
                         net (fo=7, routed)           0.646   414.950    nic_instance/accessMemory_instance/data_path.InportGroup_0.MEMORY_TO_NIC_RESPONSE_read_0/ProTx[0].ulreg/out[1]
    SLICE_X191Y97        LUT4 (Prop_lut4_I1_O)        0.043   414.993 f  nic_instance/accessMemory_instance/data_path.InportGroup_0.MEMORY_TO_NIC_RESPONSE_read_0/ProTx[0].ulreg/dual_clock_fifo_i_1__1/O
                         net (fo=4, routed)           0.366   415.359    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_en
    SLICE_X191Y97        LUT3 (Prop_lut3_I2_O)        0.043   415.402 f  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2/O
                         net (fo=2, routed)           0.522   415.924    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/tmp_ram_rd_en
    RAMB36_X12Y20        RAMB36E1                                     f  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                    416.028   416.028 r  
    H19                                               0.000   416.028 r  clk_p (IN)
                         net (fo=0)                   0.000   416.028    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727   416.756 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   417.742    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.794   410.948 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.995   412.943    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083   413.026 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         1.717   414.742    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X12Y20        RAMB36E1                                     r  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.985   413.757    
                         clock uncertainty           -0.217   413.540    
    RAMB36_X12Y20        RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.328   413.212    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        413.212    
                         arrival time                        -415.924    
  -------------------------------------------------------------------
                         slack                                 -2.712    

Slack (VIOLATED) :        -2.707ns  (required time - arrival time)
  Source:                 nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/FSM_sequential_yesBypassBlocking.bypassBlock.fsm_state_bypass_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.098ns  (clk_out1_clk_wiz_1 rise@416.028ns - clk_out2_clk_wiz_1 rise@415.930ns)
  Data Path Delay:        2.027ns  (logic 0.309ns (15.242%)  route 1.718ns (84.758%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.115ns = ( 414.913 - 416.028 ) 
    Source Clock Delay      (SCD):    -1.867ns = ( 414.063 - 415.930 ) 
    Clock Pessimism Removal (CPR):    -0.985ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                    415.930   415.930 r  
    H19                                               0.000   415.930 r  clk_p (IN)
                         net (fo=0)                   0.000   415.930    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823   416.753 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081   417.834    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.970   409.864 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.174   412.038    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093   412.131 r  clocking1/inst/clkout2_buf/O
                         net (fo=80042, routed)       1.932   414.063    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/clk_out2
    SLICE_X191Y76        FDRE                                         r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/FSM_sequential_yesBypassBlocking.bypassBlock.fsm_state_bypass_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X191Y76        FDRE (Prop_fdre_C_Q)         0.223   414.286 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/FSM_sequential_yesBypassBlocking.bypassBlock.fsm_state_bypass_reg[1]/Q
                         net (fo=7, routed)           0.620   414.906    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/out[1]
    SLICE_X190Y70        LUT4 (Prop_lut4_I0_O)        0.043   414.949 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/dual_clock_fifo_i_1__0/O
                         net (fo=4, routed)           0.384   415.333    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_en
    SLICE_X191Y69        LUT3 (Prop_lut3_I2_O)        0.043   415.376 r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2/O
                         net (fo=3, routed)           0.714   416.090    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/tmp_ram_rd_en
    RAMB36_X13Y13        RAMB36E1                                     r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                    416.028   416.028 r  
    H19                                               0.000   416.028 r  clk_p (IN)
                         net (fo=0)                   0.000   416.028    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727   416.756 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   417.742    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.794   410.948 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.995   412.943    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083   413.026 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         1.888   414.913    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X13Y13        RAMB36E1                                     r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.985   413.928    
                         clock uncertainty           -0.217   413.711    
    RAMB36_X13Y13        RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.328   413.383    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        413.383    
                         arrival time                        -416.091    
  -------------------------------------------------------------------
                         slack                                 -2.707    

Slack (VIOLATED) :        -2.707ns  (required time - arrival time)
  Source:                 nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/FSM_sequential_yesBypassBlocking.bypassBlock.fsm_state_bypass_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.098ns  (clk_out1_clk_wiz_1 rise@416.028ns - clk_out2_clk_wiz_1 rise@415.930ns)
  Data Path Delay:        2.027ns  (logic 0.309ns (15.242%)  route 1.718ns (84.758%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.115ns = ( 414.913 - 416.028 ) 
    Source Clock Delay      (SCD):    -1.867ns = ( 414.063 - 415.930 ) 
    Clock Pessimism Removal (CPR):    -0.985ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                    415.930   415.930 r  
    H19                                               0.000   415.930 r  clk_p (IN)
                         net (fo=0)                   0.000   415.930    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823   416.753 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081   417.834    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.970   409.864 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.174   412.038    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093   412.131 r  clocking1/inst/clkout2_buf/O
                         net (fo=80042, routed)       1.932   414.063    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/clk_out2
    SLICE_X191Y76        FDRE                                         r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/FSM_sequential_yesBypassBlocking.bypassBlock.fsm_state_bypass_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X191Y76        FDRE (Prop_fdre_C_Q)         0.223   414.286 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/FSM_sequential_yesBypassBlocking.bypassBlock.fsm_state_bypass_reg[1]/Q
                         net (fo=7, routed)           0.620   414.906    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/out[1]
    SLICE_X190Y70        LUT4 (Prop_lut4_I0_O)        0.043   414.949 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/dual_clock_fifo_i_1__0/O
                         net (fo=4, routed)           0.384   415.333    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_en
    SLICE_X191Y69        LUT3 (Prop_lut3_I2_O)        0.043   415.376 f  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2/O
                         net (fo=3, routed)           0.714   416.090    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/tmp_ram_rd_en
    RAMB36_X13Y13        RAMB36E1                                     f  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                    416.028   416.028 r  
    H19                                               0.000   416.028 r  clk_p (IN)
                         net (fo=0)                   0.000   416.028    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727   416.756 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   417.742    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.794   410.948 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.995   412.943    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083   413.026 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         1.888   414.913    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X13Y13        RAMB36E1                                     r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.985   413.928    
                         clock uncertainty           -0.217   413.711    
    RAMB36_X13Y13        RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.328   413.383    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        413.383    
                         arrival time                        -416.091    
  -------------------------------------------------------------------
                         slack                                 -2.707    

Slack (VIOLATED) :        -2.684ns  (required time - arrival time)
  Source:                 nic_instance/accessMemory_instance/accessMemory_CP_329.accessMemory_cp_element_group_8.gj_accessMemory_cp_element_group_8/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.098ns  (clk_out1_clk_wiz_1 rise@416.028ns - clk_out2_clk_wiz_1 rise@415.930ns)
  Data Path Delay:        2.222ns  (logic 0.431ns (19.401%)  route 1.791ns (80.599%))
  Logic Levels:           4  (LUT3=2 LUT5=2)
  Clock Path Skew:        -0.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.369ns = ( 414.660 - 416.028 ) 
    Source Clock Delay      (SCD):    -2.023ns = ( 413.907 - 415.930 ) 
    Clock Pessimism Removal (CPR):    -0.985ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                    415.930   415.930 r  
    H19                                               0.000   415.930 r  clk_p (IN)
                         net (fo=0)                   0.000   415.930    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823   416.753 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081   417.834    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.970   409.864 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.174   412.038    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093   412.131 r  clocking1/inst/clkout2_buf/O
                         net (fo=80042, routed)       1.776   413.907    nic_instance/accessMemory_instance/accessMemory_CP_329.accessMemory_cp_element_group_8.gj_accessMemory_cp_element_group_8/placegen[1].placeBlock.pI/clk_out2
    SLICE_X180Y105       FDRE                                         r  nic_instance/accessMemory_instance/accessMemory_CP_329.accessMemory_cp_element_group_8.gj_accessMemory_cp_element_group_8/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X180Y105       FDRE (Prop_fdre_C_Q)         0.259   414.166 r  nic_instance/accessMemory_instance/accessMemory_CP_329.accessMemory_cp_element_group_8.gj_accessMemory_cp_element_group_8/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[3]/Q
                         net (fo=2, routed)           0.373   414.539    nic_instance/accessMemory_instance/accessMemory_CP_329.accessMemory_cp_element_group_8.gj_accessMemory_cp_element_group_8/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg__0[3]
    SLICE_X180Y105       LUT5 (Prop_lut5_I0_O)        0.043   414.582 f  nic_instance/accessMemory_instance/accessMemory_CP_329.accessMemory_cp_element_group_8.gj_accessMemory_cp_element_group_8/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_2__13/O
                         net (fo=2, routed)           0.323   414.905    nic_instance/accessMemory_instance/accessMemory_CP_329.accessMemory_cp_element_group_8.gj_accessMemory_cp_element_group_8/placegen[2].placeBlock.pI/CapGtOne.token_latch_reg[3]_3
    SLICE_X181Y105       LUT3 (Prop_lut3_I2_O)        0.043   414.948 r  nic_instance/accessMemory_instance/accessMemory_CP_329.accessMemory_cp_element_group_8.gj_accessMemory_cp_element_group_8/placegen[2].placeBlock.pI/BufGen[0].update_ack[0]_i_2/O
                         net (fo=7, routed)           0.212   415.160    nic_instance/accessMemory_instance/accessMemory_CP_329.accessMemory_cp_element_group_8.gj_accessMemory_cp_element_group_8/placegen[2].placeBlock.pI/BufGen[0].update_ack_reg[0]_0
    SLICE_X181Y104       LUT3 (Prop_lut3_I0_O)        0.043   415.203 r  nic_instance/accessMemory_instance/accessMemory_CP_329.accessMemory_cp_element_group_8.gj_accessMemory_cp_element_group_8/placegen[2].placeBlock.pI/dual_clock_fifo_i_1__2/O
                         net (fo=2, routed)           0.440   415.644    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/wr_en
    SLICE_X179Y105       LUT5 (Prop_lut5_I3_O)        0.043   415.687 r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/ram_full_i_i_1/O
                         net (fo=2, routed)           0.442   416.129    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2_n_0
    SLICE_X177Y105       FDPE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                    416.028   416.028 r  
    H19                                               0.000   416.028 r  clk_p (IN)
                         net (fo=0)                   0.000   416.028    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727   416.756 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   417.742    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.794   410.948 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.995   412.943    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083   413.026 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         1.634   414.660    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X177Y105       FDPE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.985   413.675    
                         clock uncertainty           -0.217   413.458    
    SLICE_X177Y105       FDPE (Setup_fdpe_C_D)       -0.013   413.445    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                        413.445    
                         arrival time                        -416.129    
  -------------------------------------------------------------------
                         slack                                 -2.684    

Slack (VIOLATED) :        -2.684ns  (required time - arrival time)
  Source:                 nic_instance/accessMemory_instance/accessMemory_CP_329.accessMemory_cp_element_group_8.gj_accessMemory_cp_element_group_8/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.098ns  (clk_out1_clk_wiz_1 rise@416.028ns - clk_out2_clk_wiz_1 rise@415.930ns)
  Data Path Delay:        2.222ns  (logic 0.431ns (19.401%)  route 1.791ns (80.599%))
  Logic Levels:           4  (LUT3=2 LUT5=2)
  Clock Path Skew:        -0.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.369ns = ( 414.660 - 416.028 ) 
    Source Clock Delay      (SCD):    -2.023ns = ( 413.907 - 415.930 ) 
    Clock Pessimism Removal (CPR):    -0.985ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                    415.930   415.930 r  
    H19                                               0.000   415.930 r  clk_p (IN)
                         net (fo=0)                   0.000   415.930    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823   416.753 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081   417.834    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.970   409.864 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.174   412.038    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093   412.131 r  clocking1/inst/clkout2_buf/O
                         net (fo=80042, routed)       1.776   413.907    nic_instance/accessMemory_instance/accessMemory_CP_329.accessMemory_cp_element_group_8.gj_accessMemory_cp_element_group_8/placegen[1].placeBlock.pI/clk_out2
    SLICE_X180Y105       FDRE                                         r  nic_instance/accessMemory_instance/accessMemory_CP_329.accessMemory_cp_element_group_8.gj_accessMemory_cp_element_group_8/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X180Y105       FDRE (Prop_fdre_C_Q)         0.259   414.166 f  nic_instance/accessMemory_instance/accessMemory_CP_329.accessMemory_cp_element_group_8.gj_accessMemory_cp_element_group_8/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[3]/Q
                         net (fo=2, routed)           0.373   414.539    nic_instance/accessMemory_instance/accessMemory_CP_329.accessMemory_cp_element_group_8.gj_accessMemory_cp_element_group_8/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg__0[3]
    SLICE_X180Y105       LUT5 (Prop_lut5_I0_O)        0.043   414.582 r  nic_instance/accessMemory_instance/accessMemory_CP_329.accessMemory_cp_element_group_8.gj_accessMemory_cp_element_group_8/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_2__13/O
                         net (fo=2, routed)           0.323   414.905    nic_instance/accessMemory_instance/accessMemory_CP_329.accessMemory_cp_element_group_8.gj_accessMemory_cp_element_group_8/placegen[2].placeBlock.pI/CapGtOne.token_latch_reg[3]_3
    SLICE_X181Y105       LUT3 (Prop_lut3_I2_O)        0.043   414.948 f  nic_instance/accessMemory_instance/accessMemory_CP_329.accessMemory_cp_element_group_8.gj_accessMemory_cp_element_group_8/placegen[2].placeBlock.pI/BufGen[0].update_ack[0]_i_2/O
                         net (fo=7, routed)           0.212   415.160    nic_instance/accessMemory_instance/accessMemory_CP_329.accessMemory_cp_element_group_8.gj_accessMemory_cp_element_group_8/placegen[2].placeBlock.pI/BufGen[0].update_ack_reg[0]_0
    SLICE_X181Y104       LUT3 (Prop_lut3_I0_O)        0.043   415.203 f  nic_instance/accessMemory_instance/accessMemory_CP_329.accessMemory_cp_element_group_8.gj_accessMemory_cp_element_group_8/placegen[2].placeBlock.pI/dual_clock_fifo_i_1__2/O
                         net (fo=2, routed)           0.440   415.644    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/wr_en
    SLICE_X179Y105       LUT5 (Prop_lut5_I3_O)        0.043   415.687 f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/ram_full_i_i_1/O
                         net (fo=2, routed)           0.442   416.129    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2_n_0
    SLICE_X177Y105       FDPE                                         f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                    416.028   416.028 r  
    H19                                               0.000   416.028 r  clk_p (IN)
                         net (fo=0)                   0.000   416.028    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727   416.756 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   417.742    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.794   410.948 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.995   412.943    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083   413.026 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         1.634   414.660    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X177Y105       FDPE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.985   413.675    
                         clock uncertainty           -0.217   413.458    
    SLICE_X177Y105       FDPE (Setup_fdpe_C_D)       -0.013   413.445    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                        413.445    
                         arrival time                        -416.129    
  -------------------------------------------------------------------
                         slack                                 -2.684    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.OutportGroup_0.AFB_NIC_RESPONSE_write_0/BufGen[0].rxB/fsm_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.592ns  (logic 0.185ns (31.276%)  route 0.407ns (68.724%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.343ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.508ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    -0.360ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout2_buf/O
                         net (fo=80042, routed)       0.845    -0.491    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.OutportGroup_0.AFB_NIC_RESPONSE_write_0/BufGen[0].rxB/clk_out2
    SLICE_X195Y77        FDRE                                         r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.OutportGroup_0.AFB_NIC_RESPONSE_write_0/BufGen[0].rxB/fsm_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X195Y77        FDRE (Prop_fdre_C_Q)         0.091    -0.400 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.OutportGroup_0.AFB_NIC_RESPONSE_write_0/BufGen[0].rxB/fsm_state_reg/Q
                         net (fo=6, routed)           0.129    -0.271    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_154.gj_SoftwareRegisterAccessDaemon_cp_element_group_154/placegen[3].placeBlock.pI/fsm_state_reg
    SLICE_X195Y77        LUT3 (Prop_lut3_I1_O)        0.066    -0.205 r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_154.gj_SoftwareRegisterAccessDaemon_cp_element_group_154/placegen[3].placeBlock.pI/BufGen[0].update_ack[0]_i_1__2/O
                         net (fo=3, routed)           0.158    -0.047    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X195Y78        LUT2 (Prop_lut2_I0_O)        0.028    -0.019 r  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=30, routed)          0.119     0.101    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X195Y80        FDPE                                         r  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         1.110    -0.508    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X195Y80        FDPE                                         r  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.360    -0.148    
                         clock uncertainty            0.217     0.069    
    SLICE_X195Y80        FDPE (Hold_fdpe_C_CE)        0.010     0.079    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.079    
                         arrival time                           0.101    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.OutportGroup_0.AFB_NIC_RESPONSE_write_0/BufGen[0].rxB/fsm_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.592ns  (logic 0.185ns (31.276%)  route 0.407ns (68.724%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.343ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.508ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    -0.360ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout2_buf/O
                         net (fo=80042, routed)       0.845    -0.491    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.OutportGroup_0.AFB_NIC_RESPONSE_write_0/BufGen[0].rxB/clk_out2
    SLICE_X195Y77        FDRE                                         r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.OutportGroup_0.AFB_NIC_RESPONSE_write_0/BufGen[0].rxB/fsm_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X195Y77        FDRE (Prop_fdre_C_Q)         0.091    -0.400 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.OutportGroup_0.AFB_NIC_RESPONSE_write_0/BufGen[0].rxB/fsm_state_reg/Q
                         net (fo=6, routed)           0.129    -0.271    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_154.gj_SoftwareRegisterAccessDaemon_cp_element_group_154/placegen[3].placeBlock.pI/fsm_state_reg
    SLICE_X195Y77        LUT3 (Prop_lut3_I1_O)        0.066    -0.205 f  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_154.gj_SoftwareRegisterAccessDaemon_cp_element_group_154/placegen[3].placeBlock.pI/BufGen[0].update_ack[0]_i_1__2/O
                         net (fo=3, routed)           0.158    -0.047    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X195Y78        LUT2 (Prop_lut2_I0_O)        0.028    -0.019 f  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=30, routed)          0.119     0.101    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X195Y80        FDPE                                         f  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         1.110    -0.508    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X195Y80        FDPE                                         r  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.360    -0.148    
                         clock uncertainty            0.217     0.069    
    SLICE_X195Y80        FDPE (Hold_fdpe_C_CE)        0.010     0.079    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.079    
                         arrival time                           0.101    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.OutportGroup_0.AFB_NIC_RESPONSE_write_0/BufGen[0].rxB/fsm_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.592ns  (logic 0.185ns (31.276%)  route 0.407ns (68.724%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.343ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.508ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    -0.360ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout2_buf/O
                         net (fo=80042, routed)       0.845    -0.491    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.OutportGroup_0.AFB_NIC_RESPONSE_write_0/BufGen[0].rxB/clk_out2
    SLICE_X195Y77        FDRE                                         r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.OutportGroup_0.AFB_NIC_RESPONSE_write_0/BufGen[0].rxB/fsm_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X195Y77        FDRE (Prop_fdre_C_Q)         0.091    -0.400 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.OutportGroup_0.AFB_NIC_RESPONSE_write_0/BufGen[0].rxB/fsm_state_reg/Q
                         net (fo=6, routed)           0.129    -0.271    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_154.gj_SoftwareRegisterAccessDaemon_cp_element_group_154/placegen[3].placeBlock.pI/fsm_state_reg
    SLICE_X195Y77        LUT3 (Prop_lut3_I1_O)        0.066    -0.205 r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_154.gj_SoftwareRegisterAccessDaemon_cp_element_group_154/placegen[3].placeBlock.pI/BufGen[0].update_ack[0]_i_1__2/O
                         net (fo=3, routed)           0.158    -0.047    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X195Y78        LUT2 (Prop_lut2_I0_O)        0.028    -0.019 r  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=30, routed)          0.119     0.101    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X195Y80        FDCE                                         r  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         1.110    -0.508    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X195Y80        FDCE                                         r  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.360    -0.148    
                         clock uncertainty            0.217     0.069    
    SLICE_X195Y80        FDCE (Hold_fdce_C_CE)        0.010     0.079    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.079    
                         arrival time                           0.101    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.OutportGroup_0.AFB_NIC_RESPONSE_write_0/BufGen[0].rxB/fsm_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.592ns  (logic 0.185ns (31.276%)  route 0.407ns (68.724%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.343ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.508ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    -0.360ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout2_buf/O
                         net (fo=80042, routed)       0.845    -0.491    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.OutportGroup_0.AFB_NIC_RESPONSE_write_0/BufGen[0].rxB/clk_out2
    SLICE_X195Y77        FDRE                                         r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.OutportGroup_0.AFB_NIC_RESPONSE_write_0/BufGen[0].rxB/fsm_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X195Y77        FDRE (Prop_fdre_C_Q)         0.091    -0.400 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.OutportGroup_0.AFB_NIC_RESPONSE_write_0/BufGen[0].rxB/fsm_state_reg/Q
                         net (fo=6, routed)           0.129    -0.271    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_154.gj_SoftwareRegisterAccessDaemon_cp_element_group_154/placegen[3].placeBlock.pI/fsm_state_reg
    SLICE_X195Y77        LUT3 (Prop_lut3_I1_O)        0.066    -0.205 f  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_154.gj_SoftwareRegisterAccessDaemon_cp_element_group_154/placegen[3].placeBlock.pI/BufGen[0].update_ack[0]_i_1__2/O
                         net (fo=3, routed)           0.158    -0.047    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X195Y78        LUT2 (Prop_lut2_I0_O)        0.028    -0.019 f  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=30, routed)          0.119     0.101    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X195Y80        FDCE                                         f  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         1.110    -0.508    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X195Y80        FDCE                                         r  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.360    -0.148    
                         clock uncertainty            0.217     0.069    
    SLICE_X195Y80        FDCE (Hold_fdce_C_CE)        0.010     0.079    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.079    
                         arrival time                           0.101    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.OutportGroup_0.AFB_NIC_RESPONSE_write_0/BufGen[0].rxB/fsm_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.592ns  (logic 0.185ns (31.276%)  route 0.407ns (68.724%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.343ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.508ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    -0.360ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout2_buf/O
                         net (fo=80042, routed)       0.845    -0.491    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.OutportGroup_0.AFB_NIC_RESPONSE_write_0/BufGen[0].rxB/clk_out2
    SLICE_X195Y77        FDRE                                         r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.OutportGroup_0.AFB_NIC_RESPONSE_write_0/BufGen[0].rxB/fsm_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X195Y77        FDRE (Prop_fdre_C_Q)         0.091    -0.400 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.OutportGroup_0.AFB_NIC_RESPONSE_write_0/BufGen[0].rxB/fsm_state_reg/Q
                         net (fo=6, routed)           0.129    -0.271    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_154.gj_SoftwareRegisterAccessDaemon_cp_element_group_154/placegen[3].placeBlock.pI/fsm_state_reg
    SLICE_X195Y77        LUT3 (Prop_lut3_I1_O)        0.066    -0.205 r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_154.gj_SoftwareRegisterAccessDaemon_cp_element_group_154/placegen[3].placeBlock.pI/BufGen[0].update_ack[0]_i_1__2/O
                         net (fo=3, routed)           0.158    -0.047    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X195Y78        LUT2 (Prop_lut2_I0_O)        0.028    -0.019 r  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=30, routed)          0.119     0.101    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X195Y80        FDCE                                         r  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         1.110    -0.508    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X195Y80        FDCE                                         r  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.360    -0.148    
                         clock uncertainty            0.217     0.069    
    SLICE_X195Y80        FDCE (Hold_fdce_C_CE)        0.010     0.079    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.079    
                         arrival time                           0.101    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.OutportGroup_0.AFB_NIC_RESPONSE_write_0/BufGen[0].rxB/fsm_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.592ns  (logic 0.185ns (31.276%)  route 0.407ns (68.724%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.343ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.508ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    -0.360ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout2_buf/O
                         net (fo=80042, routed)       0.845    -0.491    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.OutportGroup_0.AFB_NIC_RESPONSE_write_0/BufGen[0].rxB/clk_out2
    SLICE_X195Y77        FDRE                                         r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.OutportGroup_0.AFB_NIC_RESPONSE_write_0/BufGen[0].rxB/fsm_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X195Y77        FDRE (Prop_fdre_C_Q)         0.091    -0.400 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.OutportGroup_0.AFB_NIC_RESPONSE_write_0/BufGen[0].rxB/fsm_state_reg/Q
                         net (fo=6, routed)           0.129    -0.271    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_154.gj_SoftwareRegisterAccessDaemon_cp_element_group_154/placegen[3].placeBlock.pI/fsm_state_reg
    SLICE_X195Y77        LUT3 (Prop_lut3_I1_O)        0.066    -0.205 f  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_154.gj_SoftwareRegisterAccessDaemon_cp_element_group_154/placegen[3].placeBlock.pI/BufGen[0].update_ack[0]_i_1__2/O
                         net (fo=3, routed)           0.158    -0.047    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X195Y78        LUT2 (Prop_lut2_I0_O)        0.028    -0.019 f  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=30, routed)          0.119     0.101    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X195Y80        FDCE                                         f  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         1.110    -0.508    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X195Y80        FDCE                                         r  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.360    -0.148    
                         clock uncertainty            0.217     0.069    
    SLICE_X195Y80        FDCE (Hold_fdce_C_CE)        0.010     0.079    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.079    
                         arrival time                           0.101    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.OutportGroup_0.AFB_NIC_RESPONSE_write_0/BufGen[0].rxB/fsm_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.592ns  (logic 0.185ns (31.276%)  route 0.407ns (68.724%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.343ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.508ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    -0.360ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout2_buf/O
                         net (fo=80042, routed)       0.845    -0.491    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.OutportGroup_0.AFB_NIC_RESPONSE_write_0/BufGen[0].rxB/clk_out2
    SLICE_X195Y77        FDRE                                         r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.OutportGroup_0.AFB_NIC_RESPONSE_write_0/BufGen[0].rxB/fsm_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X195Y77        FDRE (Prop_fdre_C_Q)         0.091    -0.400 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.OutportGroup_0.AFB_NIC_RESPONSE_write_0/BufGen[0].rxB/fsm_state_reg/Q
                         net (fo=6, routed)           0.129    -0.271    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_154.gj_SoftwareRegisterAccessDaemon_cp_element_group_154/placegen[3].placeBlock.pI/fsm_state_reg
    SLICE_X195Y77        LUT3 (Prop_lut3_I1_O)        0.066    -0.205 r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_154.gj_SoftwareRegisterAccessDaemon_cp_element_group_154/placegen[3].placeBlock.pI/BufGen[0].update_ack[0]_i_1__2/O
                         net (fo=3, routed)           0.158    -0.047    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X195Y78        LUT2 (Prop_lut2_I0_O)        0.028    -0.019 r  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=30, routed)          0.119     0.101    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X195Y80        FDCE                                         r  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         1.110    -0.508    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X195Y80        FDCE                                         r  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.360    -0.148    
                         clock uncertainty            0.217     0.069    
    SLICE_X195Y80        FDCE (Hold_fdce_C_CE)        0.010     0.079    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.079    
                         arrival time                           0.101    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.OutportGroup_0.AFB_NIC_RESPONSE_write_0/BufGen[0].rxB/fsm_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.592ns  (logic 0.185ns (31.276%)  route 0.407ns (68.724%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.343ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.508ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    -0.360ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout2_buf/O
                         net (fo=80042, routed)       0.845    -0.491    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.OutportGroup_0.AFB_NIC_RESPONSE_write_0/BufGen[0].rxB/clk_out2
    SLICE_X195Y77        FDRE                                         r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.OutportGroup_0.AFB_NIC_RESPONSE_write_0/BufGen[0].rxB/fsm_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X195Y77        FDRE (Prop_fdre_C_Q)         0.091    -0.400 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.OutportGroup_0.AFB_NIC_RESPONSE_write_0/BufGen[0].rxB/fsm_state_reg/Q
                         net (fo=6, routed)           0.129    -0.271    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_154.gj_SoftwareRegisterAccessDaemon_cp_element_group_154/placegen[3].placeBlock.pI/fsm_state_reg
    SLICE_X195Y77        LUT3 (Prop_lut3_I1_O)        0.066    -0.205 f  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_154.gj_SoftwareRegisterAccessDaemon_cp_element_group_154/placegen[3].placeBlock.pI/BufGen[0].update_ack[0]_i_1__2/O
                         net (fo=3, routed)           0.158    -0.047    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X195Y78        LUT2 (Prop_lut2_I0_O)        0.028    -0.019 f  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=30, routed)          0.119     0.101    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X195Y80        FDCE                                         f  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         1.110    -0.508    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X195Y80        FDCE                                         r  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.360    -0.148    
                         clock uncertainty            0.217     0.069    
    SLICE_X195Y80        FDCE (Hold_fdce_C_CE)        0.010     0.079    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.079    
                         arrival time                           0.101    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.OutportGroup_0.AFB_NIC_RESPONSE_write_0/BufGen[0].rxB/fsm_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.592ns  (logic 0.185ns (31.276%)  route 0.407ns (68.724%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.343ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.508ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    -0.360ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout2_buf/O
                         net (fo=80042, routed)       0.845    -0.491    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.OutportGroup_0.AFB_NIC_RESPONSE_write_0/BufGen[0].rxB/clk_out2
    SLICE_X195Y77        FDRE                                         r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.OutportGroup_0.AFB_NIC_RESPONSE_write_0/BufGen[0].rxB/fsm_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X195Y77        FDRE (Prop_fdre_C_Q)         0.091    -0.400 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.OutportGroup_0.AFB_NIC_RESPONSE_write_0/BufGen[0].rxB/fsm_state_reg/Q
                         net (fo=6, routed)           0.129    -0.271    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_154.gj_SoftwareRegisterAccessDaemon_cp_element_group_154/placegen[3].placeBlock.pI/fsm_state_reg
    SLICE_X195Y77        LUT3 (Prop_lut3_I1_O)        0.066    -0.205 r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_154.gj_SoftwareRegisterAccessDaemon_cp_element_group_154/placegen[3].placeBlock.pI/BufGen[0].update_ack[0]_i_1__2/O
                         net (fo=3, routed)           0.158    -0.047    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X195Y78        LUT2 (Prop_lut2_I0_O)        0.028    -0.019 r  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=30, routed)          0.119     0.101    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X195Y80        FDCE                                         r  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         1.110    -0.508    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X195Y80        FDCE                                         r  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[6]/C
                         clock pessimism              0.360    -0.148    
                         clock uncertainty            0.217     0.069    
    SLICE_X195Y80        FDCE (Hold_fdce_C_CE)        0.010     0.079    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.079    
                         arrival time                           0.101    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.OutportGroup_0.AFB_NIC_RESPONSE_write_0/BufGen[0].rxB/fsm_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.592ns  (logic 0.185ns (31.276%)  route 0.407ns (68.724%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.343ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.508ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    -0.360ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout2_buf/O
                         net (fo=80042, routed)       0.845    -0.491    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.OutportGroup_0.AFB_NIC_RESPONSE_write_0/BufGen[0].rxB/clk_out2
    SLICE_X195Y77        FDRE                                         r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.OutportGroup_0.AFB_NIC_RESPONSE_write_0/BufGen[0].rxB/fsm_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X195Y77        FDRE (Prop_fdre_C_Q)         0.091    -0.400 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.OutportGroup_0.AFB_NIC_RESPONSE_write_0/BufGen[0].rxB/fsm_state_reg/Q
                         net (fo=6, routed)           0.129    -0.271    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_154.gj_SoftwareRegisterAccessDaemon_cp_element_group_154/placegen[3].placeBlock.pI/fsm_state_reg
    SLICE_X195Y77        LUT3 (Prop_lut3_I1_O)        0.066    -0.205 f  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_154.gj_SoftwareRegisterAccessDaemon_cp_element_group_154/placegen[3].placeBlock.pI/BufGen[0].update_ack[0]_i_1__2/O
                         net (fo=3, routed)           0.158    -0.047    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X195Y78        LUT2 (Prop_lut2_I0_O)        0.028    -0.019 f  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=30, routed)          0.119     0.101    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X195Y80        FDCE                                         f  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         1.110    -0.508    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X195Y80        FDCE                                         r  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[6]/C
                         clock pessimism              0.360    -0.148    
                         clock uncertainty            0.217     0.069    
    SLICE_X195Y80        FDCE (Hold_fdce_C_CE)        0.010     0.079    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.079    
                         arrival time                           0.101    
  -------------------------------------------------------------------
                         slack                                  0.022    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_1
  To Clock:  clk_out2_clk_wiz_1

Setup :         1860  Failing Endpoints,  Worst Slack       -3.843ns,  Total Violation    -5605.545ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.007ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.843ns  (required time - arrival time)
  Source:                 DualClockedQueue_AFB_req_inst/read_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_163.gj_SoftwareRegisterAccessDaemon_cp_element_group_163/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.098ns  (clk_out2_clk_wiz_1 rise@403.326ns - clk_out1_clk_wiz_1 rise@403.228ns)
  Data Path Delay:        3.161ns  (logic 0.545ns (17.244%)  route 2.616ns (82.756%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.386ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.210ns = ( 402.116 - 403.326 ) 
    Source Clock Delay      (SCD):    -1.809ns = ( 401.419 - 403.228 ) 
    Clock Pessimism Removal (CPR):    -0.985ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                    403.228   403.228 r  
    H19                                               0.000   403.228 r  clk_p (IN)
                         net (fo=0)                   0.000   403.228    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823   404.051 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081   405.132    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.970   397.162 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.174   399.336    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093   399.429 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         1.990   401.419    DualClockedQueue_AFB_req_inst/clk_out1
    SLICE_X195Y70        FDRE                                         r  DualClockedQueue_AFB_req_inst/read_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X195Y70        FDRE (Prop_fdre_C_Q)         0.204   401.623 r  DualClockedQueue_AFB_req_inst/read_state_reg/Q
                         net (fo=5, routed)           0.493   402.116    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/AFB_NIC_REQUEST_DFIFO_pipe_write_req
    SLICE_X195Y70        LUT3 (Prop_lut3_I0_O)        0.126   402.242 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.write_data_reg[72]_i_1__0/O
                         net (fo=132, routed)         0.409   402.652    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_11.gj_SoftwareRegisterAccessDaemon_cp_element_group_11/placegen[4].placeBlock.pI/yesBypassBlocking.bypassBlock.write_data_reg_reg[72]_0_alias
    SLICE_X193Y71        LUT6 (Prop_lut6_I4_O)        0.043   402.695 r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_11.gj_SoftwareRegisterAccessDaemon_cp_element_group_11/placegen[4].placeBlock.pI/CapEqOne.non_zero_i_3__27_comp_1/O
                         net (fo=30, routed)          0.449   403.143    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.phi_stmt_1066_phi_seq_2026_block.phi_stmt_1066_phi_seq_2026/trigForkSample/inTransPlaceBlock.pI/SoftwareRegisterAccessDaemon_CP_1875_elements_11
    SLICE_X189Y72        LUT6 (Prop_lut6_I4_O)        0.043   403.186 r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.phi_stmt_1066_phi_seq_2026_block.phi_stmt_1066_phi_seq_2026/trigForkSample/inTransPlaceBlock.pI/CapGtOne.token_latch[4]_i_3__83_comp_1/O
                         net (fo=5, routed)           0.399   403.585    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_12.gj_SoftwareRegisterAccessDaemon_cp_element_group_12/placegen[3].placeBlock.pI/SoftwareRegisterAccessDaemon_CP_1875_elements_54
    SLICE_X187Y75        LUT6 (Prop_lut6_I2_O)        0.043   403.628 f  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_12.gj_SoftwareRegisterAccessDaemon_cp_element_group_12/placegen[3].placeBlock.pI/token_latch[0]_i_11__0_comp/O
                         net (fo=3, routed)           0.374   404.002    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_163.gj_SoftwareRegisterAccessDaemon_cp_element_group_163/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[0]_0
    SLICE_X186Y76        LUT6 (Prop_lut6_I2_O)        0.043   404.045 r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_163.gj_SoftwareRegisterAccessDaemon_cp_element_group_163/placegen[1].placeBlock.pI/token_latch[0]_i_1__9_comp_2/O
                         net (fo=28, routed)          0.275   404.321    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_12.gj_SoftwareRegisterAccessDaemon_cp_element_group_12/placegen[4].placeBlock.pI/SoftwareRegisterAccessDaemon_CP_1875_elements_163
    SLICE_X184Y76        LUT5 (Prop_lut5_I2_O)        0.043   404.364 r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_12.gj_SoftwareRegisterAccessDaemon_cp_element_group_12/placegen[4].placeBlock.pI/CapGtOne.token_latch[4]_i_1__96_comp/O
                         net (fo=5, routed)           0.216   404.579    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_163.gj_SoftwareRegisterAccessDaemon_cp_element_group_163/placegen[1].placeBlock.pI/E[0]
    SLICE_X186Y77        FDRE                                         r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_163.gj_SoftwareRegisterAccessDaemon_cp_element_group_163/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                    403.326   403.326 r  
    H19                                               0.000   403.326 r  clk_p (IN)
                         net (fo=0)                   0.000   403.326    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727   404.053 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   405.039    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.794   398.245 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.995   400.240    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083   400.323 r  clocking1/inst/clkout2_buf/O
                         net (fo=80042, routed)       1.793   402.116    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_163.gj_SoftwareRegisterAccessDaemon_cp_element_group_163/placegen[1].placeBlock.pI/clk_out2
    SLICE_X186Y77        FDRE                                         r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_163.gj_SoftwareRegisterAccessDaemon_cp_element_group_163/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[1]/C
                         clock pessimism             -0.985   401.131    
                         clock uncertainty           -0.217   400.914    
    SLICE_X186Y77        FDRE (Setup_fdre_C_CE)      -0.178   400.736    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_163.gj_SoftwareRegisterAccessDaemon_cp_element_group_163/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[1]
  -------------------------------------------------------------------
                         required time                        400.736    
                         arrival time                        -404.579    
  -------------------------------------------------------------------
                         slack                                 -3.843    

Slack (VIOLATED) :        -3.843ns  (required time - arrival time)
  Source:                 DualClockedQueue_AFB_req_inst/read_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_163.gj_SoftwareRegisterAccessDaemon_cp_element_group_163/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.098ns  (clk_out2_clk_wiz_1 rise@403.326ns - clk_out1_clk_wiz_1 rise@403.228ns)
  Data Path Delay:        3.161ns  (logic 0.545ns (17.244%)  route 2.616ns (82.756%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.386ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.210ns = ( 402.116 - 403.326 ) 
    Source Clock Delay      (SCD):    -1.809ns = ( 401.419 - 403.228 ) 
    Clock Pessimism Removal (CPR):    -0.985ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                    403.228   403.228 r  
    H19                                               0.000   403.228 r  clk_p (IN)
                         net (fo=0)                   0.000   403.228    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823   404.051 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081   405.132    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.970   397.162 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.174   399.336    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093   399.429 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         1.990   401.419    DualClockedQueue_AFB_req_inst/clk_out1
    SLICE_X195Y70        FDRE                                         r  DualClockedQueue_AFB_req_inst/read_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X195Y70        FDRE (Prop_fdre_C_Q)         0.204   401.623 f  DualClockedQueue_AFB_req_inst/read_state_reg/Q
                         net (fo=5, routed)           0.493   402.116    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/AFB_NIC_REQUEST_DFIFO_pipe_write_req
    SLICE_X195Y70        LUT3 (Prop_lut3_I0_O)        0.126   402.242 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.write_data_reg[72]_i_1__0/O
                         net (fo=132, routed)         0.409   402.652    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_11.gj_SoftwareRegisterAccessDaemon_cp_element_group_11/placegen[4].placeBlock.pI/yesBypassBlocking.bypassBlock.write_data_reg_reg[72]_0_alias
    SLICE_X193Y71        LUT6 (Prop_lut6_I4_O)        0.043   402.695 f  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_11.gj_SoftwareRegisterAccessDaemon_cp_element_group_11/placegen[4].placeBlock.pI/CapEqOne.non_zero_i_3__27_comp_1/O
                         net (fo=30, routed)          0.449   403.143    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.phi_stmt_1066_phi_seq_2026_block.phi_stmt_1066_phi_seq_2026/trigForkSample/inTransPlaceBlock.pI/SoftwareRegisterAccessDaemon_CP_1875_elements_11
    SLICE_X189Y72        LUT6 (Prop_lut6_I4_O)        0.043   403.186 f  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.phi_stmt_1066_phi_seq_2026_block.phi_stmt_1066_phi_seq_2026/trigForkSample/inTransPlaceBlock.pI/CapGtOne.token_latch[4]_i_3__83_comp_1/O
                         net (fo=5, routed)           0.399   403.585    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_12.gj_SoftwareRegisterAccessDaemon_cp_element_group_12/placegen[3].placeBlock.pI/SoftwareRegisterAccessDaemon_CP_1875_elements_54
    SLICE_X187Y75        LUT6 (Prop_lut6_I2_O)        0.043   403.628 r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_12.gj_SoftwareRegisterAccessDaemon_cp_element_group_12/placegen[3].placeBlock.pI/token_latch[0]_i_11__0_comp/O
                         net (fo=3, routed)           0.374   404.002    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_163.gj_SoftwareRegisterAccessDaemon_cp_element_group_163/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[0]_0
    SLICE_X186Y76        LUT6 (Prop_lut6_I2_O)        0.043   404.045 f  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_163.gj_SoftwareRegisterAccessDaemon_cp_element_group_163/placegen[1].placeBlock.pI/token_latch[0]_i_1__9_comp_2/O
                         net (fo=28, routed)          0.275   404.321    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_12.gj_SoftwareRegisterAccessDaemon_cp_element_group_12/placegen[4].placeBlock.pI/SoftwareRegisterAccessDaemon_CP_1875_elements_163
    SLICE_X184Y76        LUT5 (Prop_lut5_I2_O)        0.043   404.364 r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_12.gj_SoftwareRegisterAccessDaemon_cp_element_group_12/placegen[4].placeBlock.pI/CapGtOne.token_latch[4]_i_1__96_comp/O
                         net (fo=5, routed)           0.216   404.579    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_163.gj_SoftwareRegisterAccessDaemon_cp_element_group_163/placegen[1].placeBlock.pI/E[0]
    SLICE_X186Y77        FDRE                                         r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_163.gj_SoftwareRegisterAccessDaemon_cp_element_group_163/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                    403.326   403.326 r  
    H19                                               0.000   403.326 r  clk_p (IN)
                         net (fo=0)                   0.000   403.326    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727   404.053 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   405.039    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.794   398.245 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.995   400.240    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083   400.323 r  clocking1/inst/clkout2_buf/O
                         net (fo=80042, routed)       1.793   402.116    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_163.gj_SoftwareRegisterAccessDaemon_cp_element_group_163/placegen[1].placeBlock.pI/clk_out2
    SLICE_X186Y77        FDRE                                         r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_163.gj_SoftwareRegisterAccessDaemon_cp_element_group_163/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[1]/C
                         clock pessimism             -0.985   401.131    
                         clock uncertainty           -0.217   400.914    
    SLICE_X186Y77        FDRE (Setup_fdre_C_CE)      -0.178   400.736    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_163.gj_SoftwareRegisterAccessDaemon_cp_element_group_163/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[1]
  -------------------------------------------------------------------
                         required time                        400.736    
                         arrival time                        -404.579    
  -------------------------------------------------------------------
                         slack                                 -3.843    

Slack (VIOLATED) :        -3.843ns  (required time - arrival time)
  Source:                 DualClockedQueue_AFB_req_inst/read_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_163.gj_SoftwareRegisterAccessDaemon_cp_element_group_163/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.098ns  (clk_out2_clk_wiz_1 rise@403.326ns - clk_out1_clk_wiz_1 rise@403.228ns)
  Data Path Delay:        3.161ns  (logic 0.545ns (17.244%)  route 2.616ns (82.756%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.386ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.210ns = ( 402.116 - 403.326 ) 
    Source Clock Delay      (SCD):    -1.809ns = ( 401.419 - 403.228 ) 
    Clock Pessimism Removal (CPR):    -0.985ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                    403.228   403.228 r  
    H19                                               0.000   403.228 r  clk_p (IN)
                         net (fo=0)                   0.000   403.228    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823   404.051 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081   405.132    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.970   397.162 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.174   399.336    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093   399.429 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         1.990   401.419    DualClockedQueue_AFB_req_inst/clk_out1
    SLICE_X195Y70        FDRE                                         r  DualClockedQueue_AFB_req_inst/read_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X195Y70        FDRE (Prop_fdre_C_Q)         0.204   401.623 r  DualClockedQueue_AFB_req_inst/read_state_reg/Q
                         net (fo=5, routed)           0.493   402.116    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/AFB_NIC_REQUEST_DFIFO_pipe_write_req
    SLICE_X195Y70        LUT3 (Prop_lut3_I0_O)        0.126   402.242 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.write_data_reg[72]_i_1__0/O
                         net (fo=132, routed)         0.409   402.652    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_11.gj_SoftwareRegisterAccessDaemon_cp_element_group_11/placegen[4].placeBlock.pI/yesBypassBlocking.bypassBlock.write_data_reg_reg[72]_0_alias
    SLICE_X193Y71        LUT6 (Prop_lut6_I4_O)        0.043   402.695 r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_11.gj_SoftwareRegisterAccessDaemon_cp_element_group_11/placegen[4].placeBlock.pI/CapEqOne.non_zero_i_3__27_comp_1/O
                         net (fo=30, routed)          0.449   403.143    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.phi_stmt_1066_phi_seq_2026_block.phi_stmt_1066_phi_seq_2026/trigForkSample/inTransPlaceBlock.pI/SoftwareRegisterAccessDaemon_CP_1875_elements_11
    SLICE_X189Y72        LUT6 (Prop_lut6_I4_O)        0.043   403.186 r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.phi_stmt_1066_phi_seq_2026_block.phi_stmt_1066_phi_seq_2026/trigForkSample/inTransPlaceBlock.pI/CapGtOne.token_latch[4]_i_3__83_comp_1/O
                         net (fo=5, routed)           0.399   403.585    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_12.gj_SoftwareRegisterAccessDaemon_cp_element_group_12/placegen[3].placeBlock.pI/SoftwareRegisterAccessDaemon_CP_1875_elements_54
    SLICE_X187Y75        LUT6 (Prop_lut6_I2_O)        0.043   403.628 f  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_12.gj_SoftwareRegisterAccessDaemon_cp_element_group_12/placegen[3].placeBlock.pI/token_latch[0]_i_11__0_comp/O
                         net (fo=3, routed)           0.374   404.002    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_163.gj_SoftwareRegisterAccessDaemon_cp_element_group_163/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[0]_0
    SLICE_X186Y76        LUT6 (Prop_lut6_I2_O)        0.043   404.045 r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_163.gj_SoftwareRegisterAccessDaemon_cp_element_group_163/placegen[1].placeBlock.pI/token_latch[0]_i_1__9_comp_2/O
                         net (fo=28, routed)          0.275   404.321    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_12.gj_SoftwareRegisterAccessDaemon_cp_element_group_12/placegen[4].placeBlock.pI/SoftwareRegisterAccessDaemon_CP_1875_elements_163
    SLICE_X184Y76        LUT5 (Prop_lut5_I2_O)        0.043   404.364 f  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_12.gj_SoftwareRegisterAccessDaemon_cp_element_group_12/placegen[4].placeBlock.pI/CapGtOne.token_latch[4]_i_1__96_comp/O
                         net (fo=5, routed)           0.216   404.579    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_163.gj_SoftwareRegisterAccessDaemon_cp_element_group_163/placegen[1].placeBlock.pI/E[0]
    SLICE_X186Y77        FDRE                                         f  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_163.gj_SoftwareRegisterAccessDaemon_cp_element_group_163/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                    403.326   403.326 r  
    H19                                               0.000   403.326 r  clk_p (IN)
                         net (fo=0)                   0.000   403.326    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727   404.053 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   405.039    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.794   398.245 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.995   400.240    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083   400.323 r  clocking1/inst/clkout2_buf/O
                         net (fo=80042, routed)       1.793   402.116    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_163.gj_SoftwareRegisterAccessDaemon_cp_element_group_163/placegen[1].placeBlock.pI/clk_out2
    SLICE_X186Y77        FDRE                                         r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_163.gj_SoftwareRegisterAccessDaemon_cp_element_group_163/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[1]/C
                         clock pessimism             -0.985   401.131    
                         clock uncertainty           -0.217   400.914    
    SLICE_X186Y77        FDRE (Setup_fdre_C_CE)      -0.178   400.736    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_163.gj_SoftwareRegisterAccessDaemon_cp_element_group_163/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[1]
  -------------------------------------------------------------------
                         required time                        400.736    
                         arrival time                        -404.579    
  -------------------------------------------------------------------
                         slack                                 -3.843    

Slack (VIOLATED) :        -3.843ns  (required time - arrival time)
  Source:                 DualClockedQueue_AFB_req_inst/read_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_163.gj_SoftwareRegisterAccessDaemon_cp_element_group_163/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.098ns  (clk_out2_clk_wiz_1 rise@403.326ns - clk_out1_clk_wiz_1 rise@403.228ns)
  Data Path Delay:        3.161ns  (logic 0.545ns (17.244%)  route 2.616ns (82.756%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.386ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.210ns = ( 402.116 - 403.326 ) 
    Source Clock Delay      (SCD):    -1.809ns = ( 401.419 - 403.228 ) 
    Clock Pessimism Removal (CPR):    -0.985ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                    403.228   403.228 r  
    H19                                               0.000   403.228 r  clk_p (IN)
                         net (fo=0)                   0.000   403.228    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823   404.051 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081   405.132    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.970   397.162 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.174   399.336    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093   399.429 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         1.990   401.419    DualClockedQueue_AFB_req_inst/clk_out1
    SLICE_X195Y70        FDRE                                         r  DualClockedQueue_AFB_req_inst/read_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X195Y70        FDRE (Prop_fdre_C_Q)         0.204   401.623 f  DualClockedQueue_AFB_req_inst/read_state_reg/Q
                         net (fo=5, routed)           0.493   402.116    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/AFB_NIC_REQUEST_DFIFO_pipe_write_req
    SLICE_X195Y70        LUT3 (Prop_lut3_I0_O)        0.126   402.242 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.write_data_reg[72]_i_1__0/O
                         net (fo=132, routed)         0.409   402.652    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_11.gj_SoftwareRegisterAccessDaemon_cp_element_group_11/placegen[4].placeBlock.pI/yesBypassBlocking.bypassBlock.write_data_reg_reg[72]_0_alias
    SLICE_X193Y71        LUT6 (Prop_lut6_I4_O)        0.043   402.695 f  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_11.gj_SoftwareRegisterAccessDaemon_cp_element_group_11/placegen[4].placeBlock.pI/CapEqOne.non_zero_i_3__27_comp_1/O
                         net (fo=30, routed)          0.449   403.143    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.phi_stmt_1066_phi_seq_2026_block.phi_stmt_1066_phi_seq_2026/trigForkSample/inTransPlaceBlock.pI/SoftwareRegisterAccessDaemon_CP_1875_elements_11
    SLICE_X189Y72        LUT6 (Prop_lut6_I4_O)        0.043   403.186 f  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.phi_stmt_1066_phi_seq_2026_block.phi_stmt_1066_phi_seq_2026/trigForkSample/inTransPlaceBlock.pI/CapGtOne.token_latch[4]_i_3__83_comp_1/O
                         net (fo=5, routed)           0.399   403.585    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_12.gj_SoftwareRegisterAccessDaemon_cp_element_group_12/placegen[3].placeBlock.pI/SoftwareRegisterAccessDaemon_CP_1875_elements_54
    SLICE_X187Y75        LUT6 (Prop_lut6_I2_O)        0.043   403.628 r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_12.gj_SoftwareRegisterAccessDaemon_cp_element_group_12/placegen[3].placeBlock.pI/token_latch[0]_i_11__0_comp/O
                         net (fo=3, routed)           0.374   404.002    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_163.gj_SoftwareRegisterAccessDaemon_cp_element_group_163/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[0]_0
    SLICE_X186Y76        LUT6 (Prop_lut6_I2_O)        0.043   404.045 f  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_163.gj_SoftwareRegisterAccessDaemon_cp_element_group_163/placegen[1].placeBlock.pI/token_latch[0]_i_1__9_comp_2/O
                         net (fo=28, routed)          0.275   404.321    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_12.gj_SoftwareRegisterAccessDaemon_cp_element_group_12/placegen[4].placeBlock.pI/SoftwareRegisterAccessDaemon_CP_1875_elements_163
    SLICE_X184Y76        LUT5 (Prop_lut5_I2_O)        0.043   404.364 f  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_12.gj_SoftwareRegisterAccessDaemon_cp_element_group_12/placegen[4].placeBlock.pI/CapGtOne.token_latch[4]_i_1__96_comp/O
                         net (fo=5, routed)           0.216   404.579    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_163.gj_SoftwareRegisterAccessDaemon_cp_element_group_163/placegen[1].placeBlock.pI/E[0]
    SLICE_X186Y77        FDRE                                         f  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_163.gj_SoftwareRegisterAccessDaemon_cp_element_group_163/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                    403.326   403.326 r  
    H19                                               0.000   403.326 r  clk_p (IN)
                         net (fo=0)                   0.000   403.326    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727   404.053 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   405.039    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.794   398.245 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.995   400.240    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083   400.323 r  clocking1/inst/clkout2_buf/O
                         net (fo=80042, routed)       1.793   402.116    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_163.gj_SoftwareRegisterAccessDaemon_cp_element_group_163/placegen[1].placeBlock.pI/clk_out2
    SLICE_X186Y77        FDRE                                         r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_163.gj_SoftwareRegisterAccessDaemon_cp_element_group_163/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[1]/C
                         clock pessimism             -0.985   401.131    
                         clock uncertainty           -0.217   400.914    
    SLICE_X186Y77        FDRE (Setup_fdre_C_CE)      -0.178   400.736    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_163.gj_SoftwareRegisterAccessDaemon_cp_element_group_163/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[1]
  -------------------------------------------------------------------
                         required time                        400.736    
                         arrival time                        -404.579    
  -------------------------------------------------------------------
                         slack                                 -3.843    

Slack (VIOLATED) :        -3.843ns  (required time - arrival time)
  Source:                 DualClockedQueue_AFB_req_inst/read_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_163.gj_SoftwareRegisterAccessDaemon_cp_element_group_163/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.098ns  (clk_out2_clk_wiz_1 rise@403.326ns - clk_out1_clk_wiz_1 rise@403.228ns)
  Data Path Delay:        3.161ns  (logic 0.545ns (17.244%)  route 2.616ns (82.756%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.386ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.210ns = ( 402.116 - 403.326 ) 
    Source Clock Delay      (SCD):    -1.809ns = ( 401.419 - 403.228 ) 
    Clock Pessimism Removal (CPR):    -0.985ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                    403.228   403.228 r  
    H19                                               0.000   403.228 r  clk_p (IN)
                         net (fo=0)                   0.000   403.228    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823   404.051 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081   405.132    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.970   397.162 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.174   399.336    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093   399.429 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         1.990   401.419    DualClockedQueue_AFB_req_inst/clk_out1
    SLICE_X195Y70        FDRE                                         r  DualClockedQueue_AFB_req_inst/read_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X195Y70        FDRE (Prop_fdre_C_Q)         0.204   401.623 r  DualClockedQueue_AFB_req_inst/read_state_reg/Q
                         net (fo=5, routed)           0.493   402.116    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/AFB_NIC_REQUEST_DFIFO_pipe_write_req
    SLICE_X195Y70        LUT3 (Prop_lut3_I0_O)        0.126   402.242 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.write_data_reg[72]_i_1__0/O
                         net (fo=132, routed)         0.409   402.652    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_11.gj_SoftwareRegisterAccessDaemon_cp_element_group_11/placegen[4].placeBlock.pI/yesBypassBlocking.bypassBlock.write_data_reg_reg[72]_0_alias
    SLICE_X193Y71        LUT6 (Prop_lut6_I4_O)        0.043   402.695 r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_11.gj_SoftwareRegisterAccessDaemon_cp_element_group_11/placegen[4].placeBlock.pI/CapEqOne.non_zero_i_3__27_comp_1/O
                         net (fo=30, routed)          0.449   403.143    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.phi_stmt_1066_phi_seq_2026_block.phi_stmt_1066_phi_seq_2026/trigForkSample/inTransPlaceBlock.pI/SoftwareRegisterAccessDaemon_CP_1875_elements_11
    SLICE_X189Y72        LUT6 (Prop_lut6_I4_O)        0.043   403.186 r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.phi_stmt_1066_phi_seq_2026_block.phi_stmt_1066_phi_seq_2026/trigForkSample/inTransPlaceBlock.pI/CapGtOne.token_latch[4]_i_3__83_comp_1/O
                         net (fo=5, routed)           0.399   403.585    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_12.gj_SoftwareRegisterAccessDaemon_cp_element_group_12/placegen[3].placeBlock.pI/SoftwareRegisterAccessDaemon_CP_1875_elements_54
    SLICE_X187Y75        LUT6 (Prop_lut6_I2_O)        0.043   403.628 f  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_12.gj_SoftwareRegisterAccessDaemon_cp_element_group_12/placegen[3].placeBlock.pI/token_latch[0]_i_11__0_comp/O
                         net (fo=3, routed)           0.374   404.002    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_163.gj_SoftwareRegisterAccessDaemon_cp_element_group_163/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[0]_0
    SLICE_X186Y76        LUT6 (Prop_lut6_I2_O)        0.043   404.045 r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_163.gj_SoftwareRegisterAccessDaemon_cp_element_group_163/placegen[1].placeBlock.pI/token_latch[0]_i_1__9_comp_2/O
                         net (fo=28, routed)          0.275   404.321    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_12.gj_SoftwareRegisterAccessDaemon_cp_element_group_12/placegen[4].placeBlock.pI/SoftwareRegisterAccessDaemon_CP_1875_elements_163
    SLICE_X184Y76        LUT5 (Prop_lut5_I2_O)        0.043   404.364 r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_12.gj_SoftwareRegisterAccessDaemon_cp_element_group_12/placegen[4].placeBlock.pI/CapGtOne.token_latch[4]_i_1__96_comp/O
                         net (fo=5, routed)           0.216   404.579    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_163.gj_SoftwareRegisterAccessDaemon_cp_element_group_163/placegen[1].placeBlock.pI/E[0]
    SLICE_X186Y77        FDRE                                         r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_163.gj_SoftwareRegisterAccessDaemon_cp_element_group_163/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                    403.326   403.326 r  
    H19                                               0.000   403.326 r  clk_p (IN)
                         net (fo=0)                   0.000   403.326    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727   404.053 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   405.039    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.794   398.245 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.995   400.240    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083   400.323 r  clocking1/inst/clkout2_buf/O
                         net (fo=80042, routed)       1.793   402.116    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_163.gj_SoftwareRegisterAccessDaemon_cp_element_group_163/placegen[1].placeBlock.pI/clk_out2
    SLICE_X186Y77        FDRE                                         r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_163.gj_SoftwareRegisterAccessDaemon_cp_element_group_163/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[2]/C
                         clock pessimism             -0.985   401.131    
                         clock uncertainty           -0.217   400.914    
    SLICE_X186Y77        FDRE (Setup_fdre_C_CE)      -0.178   400.736    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_163.gj_SoftwareRegisterAccessDaemon_cp_element_group_163/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[2]
  -------------------------------------------------------------------
                         required time                        400.736    
                         arrival time                        -404.579    
  -------------------------------------------------------------------
                         slack                                 -3.843    

Slack (VIOLATED) :        -3.843ns  (required time - arrival time)
  Source:                 DualClockedQueue_AFB_req_inst/read_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_163.gj_SoftwareRegisterAccessDaemon_cp_element_group_163/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.098ns  (clk_out2_clk_wiz_1 rise@403.326ns - clk_out1_clk_wiz_1 rise@403.228ns)
  Data Path Delay:        3.161ns  (logic 0.545ns (17.244%)  route 2.616ns (82.756%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.386ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.210ns = ( 402.116 - 403.326 ) 
    Source Clock Delay      (SCD):    -1.809ns = ( 401.419 - 403.228 ) 
    Clock Pessimism Removal (CPR):    -0.985ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                    403.228   403.228 r  
    H19                                               0.000   403.228 r  clk_p (IN)
                         net (fo=0)                   0.000   403.228    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823   404.051 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081   405.132    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.970   397.162 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.174   399.336    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093   399.429 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         1.990   401.419    DualClockedQueue_AFB_req_inst/clk_out1
    SLICE_X195Y70        FDRE                                         r  DualClockedQueue_AFB_req_inst/read_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X195Y70        FDRE (Prop_fdre_C_Q)         0.204   401.623 f  DualClockedQueue_AFB_req_inst/read_state_reg/Q
                         net (fo=5, routed)           0.493   402.116    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/AFB_NIC_REQUEST_DFIFO_pipe_write_req
    SLICE_X195Y70        LUT3 (Prop_lut3_I0_O)        0.126   402.242 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.write_data_reg[72]_i_1__0/O
                         net (fo=132, routed)         0.409   402.652    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_11.gj_SoftwareRegisterAccessDaemon_cp_element_group_11/placegen[4].placeBlock.pI/yesBypassBlocking.bypassBlock.write_data_reg_reg[72]_0_alias
    SLICE_X193Y71        LUT6 (Prop_lut6_I4_O)        0.043   402.695 f  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_11.gj_SoftwareRegisterAccessDaemon_cp_element_group_11/placegen[4].placeBlock.pI/CapEqOne.non_zero_i_3__27_comp_1/O
                         net (fo=30, routed)          0.449   403.143    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.phi_stmt_1066_phi_seq_2026_block.phi_stmt_1066_phi_seq_2026/trigForkSample/inTransPlaceBlock.pI/SoftwareRegisterAccessDaemon_CP_1875_elements_11
    SLICE_X189Y72        LUT6 (Prop_lut6_I4_O)        0.043   403.186 f  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.phi_stmt_1066_phi_seq_2026_block.phi_stmt_1066_phi_seq_2026/trigForkSample/inTransPlaceBlock.pI/CapGtOne.token_latch[4]_i_3__83_comp_1/O
                         net (fo=5, routed)           0.399   403.585    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_12.gj_SoftwareRegisterAccessDaemon_cp_element_group_12/placegen[3].placeBlock.pI/SoftwareRegisterAccessDaemon_CP_1875_elements_54
    SLICE_X187Y75        LUT6 (Prop_lut6_I2_O)        0.043   403.628 r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_12.gj_SoftwareRegisterAccessDaemon_cp_element_group_12/placegen[3].placeBlock.pI/token_latch[0]_i_11__0_comp/O
                         net (fo=3, routed)           0.374   404.002    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_163.gj_SoftwareRegisterAccessDaemon_cp_element_group_163/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[0]_0
    SLICE_X186Y76        LUT6 (Prop_lut6_I2_O)        0.043   404.045 f  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_163.gj_SoftwareRegisterAccessDaemon_cp_element_group_163/placegen[1].placeBlock.pI/token_latch[0]_i_1__9_comp_2/O
                         net (fo=28, routed)          0.275   404.321    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_12.gj_SoftwareRegisterAccessDaemon_cp_element_group_12/placegen[4].placeBlock.pI/SoftwareRegisterAccessDaemon_CP_1875_elements_163
    SLICE_X184Y76        LUT5 (Prop_lut5_I2_O)        0.043   404.364 r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_12.gj_SoftwareRegisterAccessDaemon_cp_element_group_12/placegen[4].placeBlock.pI/CapGtOne.token_latch[4]_i_1__96_comp/O
                         net (fo=5, routed)           0.216   404.579    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_163.gj_SoftwareRegisterAccessDaemon_cp_element_group_163/placegen[1].placeBlock.pI/E[0]
    SLICE_X186Y77        FDRE                                         r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_163.gj_SoftwareRegisterAccessDaemon_cp_element_group_163/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                    403.326   403.326 r  
    H19                                               0.000   403.326 r  clk_p (IN)
                         net (fo=0)                   0.000   403.326    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727   404.053 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   405.039    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.794   398.245 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.995   400.240    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083   400.323 r  clocking1/inst/clkout2_buf/O
                         net (fo=80042, routed)       1.793   402.116    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_163.gj_SoftwareRegisterAccessDaemon_cp_element_group_163/placegen[1].placeBlock.pI/clk_out2
    SLICE_X186Y77        FDRE                                         r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_163.gj_SoftwareRegisterAccessDaemon_cp_element_group_163/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[2]/C
                         clock pessimism             -0.985   401.131    
                         clock uncertainty           -0.217   400.914    
    SLICE_X186Y77        FDRE (Setup_fdre_C_CE)      -0.178   400.736    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_163.gj_SoftwareRegisterAccessDaemon_cp_element_group_163/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[2]
  -------------------------------------------------------------------
                         required time                        400.736    
                         arrival time                        -404.579    
  -------------------------------------------------------------------
                         slack                                 -3.843    

Slack (VIOLATED) :        -3.843ns  (required time - arrival time)
  Source:                 DualClockedQueue_AFB_req_inst/read_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_163.gj_SoftwareRegisterAccessDaemon_cp_element_group_163/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.098ns  (clk_out2_clk_wiz_1 rise@403.326ns - clk_out1_clk_wiz_1 rise@403.228ns)
  Data Path Delay:        3.161ns  (logic 0.545ns (17.244%)  route 2.616ns (82.756%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.386ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.210ns = ( 402.116 - 403.326 ) 
    Source Clock Delay      (SCD):    -1.809ns = ( 401.419 - 403.228 ) 
    Clock Pessimism Removal (CPR):    -0.985ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                    403.228   403.228 r  
    H19                                               0.000   403.228 r  clk_p (IN)
                         net (fo=0)                   0.000   403.228    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823   404.051 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081   405.132    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.970   397.162 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.174   399.336    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093   399.429 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         1.990   401.419    DualClockedQueue_AFB_req_inst/clk_out1
    SLICE_X195Y70        FDRE                                         r  DualClockedQueue_AFB_req_inst/read_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X195Y70        FDRE (Prop_fdre_C_Q)         0.204   401.623 r  DualClockedQueue_AFB_req_inst/read_state_reg/Q
                         net (fo=5, routed)           0.493   402.116    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/AFB_NIC_REQUEST_DFIFO_pipe_write_req
    SLICE_X195Y70        LUT3 (Prop_lut3_I0_O)        0.126   402.242 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.write_data_reg[72]_i_1__0/O
                         net (fo=132, routed)         0.409   402.652    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_11.gj_SoftwareRegisterAccessDaemon_cp_element_group_11/placegen[4].placeBlock.pI/yesBypassBlocking.bypassBlock.write_data_reg_reg[72]_0_alias
    SLICE_X193Y71        LUT6 (Prop_lut6_I4_O)        0.043   402.695 r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_11.gj_SoftwareRegisterAccessDaemon_cp_element_group_11/placegen[4].placeBlock.pI/CapEqOne.non_zero_i_3__27_comp_1/O
                         net (fo=30, routed)          0.449   403.143    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.phi_stmt_1066_phi_seq_2026_block.phi_stmt_1066_phi_seq_2026/trigForkSample/inTransPlaceBlock.pI/SoftwareRegisterAccessDaemon_CP_1875_elements_11
    SLICE_X189Y72        LUT6 (Prop_lut6_I4_O)        0.043   403.186 r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.phi_stmt_1066_phi_seq_2026_block.phi_stmt_1066_phi_seq_2026/trigForkSample/inTransPlaceBlock.pI/CapGtOne.token_latch[4]_i_3__83_comp_1/O
                         net (fo=5, routed)           0.399   403.585    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_12.gj_SoftwareRegisterAccessDaemon_cp_element_group_12/placegen[3].placeBlock.pI/SoftwareRegisterAccessDaemon_CP_1875_elements_54
    SLICE_X187Y75        LUT6 (Prop_lut6_I2_O)        0.043   403.628 f  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_12.gj_SoftwareRegisterAccessDaemon_cp_element_group_12/placegen[3].placeBlock.pI/token_latch[0]_i_11__0_comp/O
                         net (fo=3, routed)           0.374   404.002    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_163.gj_SoftwareRegisterAccessDaemon_cp_element_group_163/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[0]_0
    SLICE_X186Y76        LUT6 (Prop_lut6_I2_O)        0.043   404.045 r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_163.gj_SoftwareRegisterAccessDaemon_cp_element_group_163/placegen[1].placeBlock.pI/token_latch[0]_i_1__9_comp_2/O
                         net (fo=28, routed)          0.275   404.321    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_12.gj_SoftwareRegisterAccessDaemon_cp_element_group_12/placegen[4].placeBlock.pI/SoftwareRegisterAccessDaemon_CP_1875_elements_163
    SLICE_X184Y76        LUT5 (Prop_lut5_I2_O)        0.043   404.364 f  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_12.gj_SoftwareRegisterAccessDaemon_cp_element_group_12/placegen[4].placeBlock.pI/CapGtOne.token_latch[4]_i_1__96_comp/O
                         net (fo=5, routed)           0.216   404.579    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_163.gj_SoftwareRegisterAccessDaemon_cp_element_group_163/placegen[1].placeBlock.pI/E[0]
    SLICE_X186Y77        FDRE                                         f  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_163.gj_SoftwareRegisterAccessDaemon_cp_element_group_163/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                    403.326   403.326 r  
    H19                                               0.000   403.326 r  clk_p (IN)
                         net (fo=0)                   0.000   403.326    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727   404.053 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   405.039    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.794   398.245 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.995   400.240    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083   400.323 r  clocking1/inst/clkout2_buf/O
                         net (fo=80042, routed)       1.793   402.116    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_163.gj_SoftwareRegisterAccessDaemon_cp_element_group_163/placegen[1].placeBlock.pI/clk_out2
    SLICE_X186Y77        FDRE                                         r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_163.gj_SoftwareRegisterAccessDaemon_cp_element_group_163/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[2]/C
                         clock pessimism             -0.985   401.131    
                         clock uncertainty           -0.217   400.914    
    SLICE_X186Y77        FDRE (Setup_fdre_C_CE)      -0.178   400.736    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_163.gj_SoftwareRegisterAccessDaemon_cp_element_group_163/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[2]
  -------------------------------------------------------------------
                         required time                        400.736    
                         arrival time                        -404.579    
  -------------------------------------------------------------------
                         slack                                 -3.843    

Slack (VIOLATED) :        -3.843ns  (required time - arrival time)
  Source:                 DualClockedQueue_AFB_req_inst/read_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_163.gj_SoftwareRegisterAccessDaemon_cp_element_group_163/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.098ns  (clk_out2_clk_wiz_1 rise@403.326ns - clk_out1_clk_wiz_1 rise@403.228ns)
  Data Path Delay:        3.161ns  (logic 0.545ns (17.244%)  route 2.616ns (82.756%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.386ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.210ns = ( 402.116 - 403.326 ) 
    Source Clock Delay      (SCD):    -1.809ns = ( 401.419 - 403.228 ) 
    Clock Pessimism Removal (CPR):    -0.985ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                    403.228   403.228 r  
    H19                                               0.000   403.228 r  clk_p (IN)
                         net (fo=0)                   0.000   403.228    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823   404.051 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081   405.132    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.970   397.162 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.174   399.336    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093   399.429 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         1.990   401.419    DualClockedQueue_AFB_req_inst/clk_out1
    SLICE_X195Y70        FDRE                                         r  DualClockedQueue_AFB_req_inst/read_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X195Y70        FDRE (Prop_fdre_C_Q)         0.204   401.623 f  DualClockedQueue_AFB_req_inst/read_state_reg/Q
                         net (fo=5, routed)           0.493   402.116    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/AFB_NIC_REQUEST_DFIFO_pipe_write_req
    SLICE_X195Y70        LUT3 (Prop_lut3_I0_O)        0.126   402.242 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.write_data_reg[72]_i_1__0/O
                         net (fo=132, routed)         0.409   402.652    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_11.gj_SoftwareRegisterAccessDaemon_cp_element_group_11/placegen[4].placeBlock.pI/yesBypassBlocking.bypassBlock.write_data_reg_reg[72]_0_alias
    SLICE_X193Y71        LUT6 (Prop_lut6_I4_O)        0.043   402.695 f  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_11.gj_SoftwareRegisterAccessDaemon_cp_element_group_11/placegen[4].placeBlock.pI/CapEqOne.non_zero_i_3__27_comp_1/O
                         net (fo=30, routed)          0.449   403.143    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.phi_stmt_1066_phi_seq_2026_block.phi_stmt_1066_phi_seq_2026/trigForkSample/inTransPlaceBlock.pI/SoftwareRegisterAccessDaemon_CP_1875_elements_11
    SLICE_X189Y72        LUT6 (Prop_lut6_I4_O)        0.043   403.186 f  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.phi_stmt_1066_phi_seq_2026_block.phi_stmt_1066_phi_seq_2026/trigForkSample/inTransPlaceBlock.pI/CapGtOne.token_latch[4]_i_3__83_comp_1/O
                         net (fo=5, routed)           0.399   403.585    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_12.gj_SoftwareRegisterAccessDaemon_cp_element_group_12/placegen[3].placeBlock.pI/SoftwareRegisterAccessDaemon_CP_1875_elements_54
    SLICE_X187Y75        LUT6 (Prop_lut6_I2_O)        0.043   403.628 r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_12.gj_SoftwareRegisterAccessDaemon_cp_element_group_12/placegen[3].placeBlock.pI/token_latch[0]_i_11__0_comp/O
                         net (fo=3, routed)           0.374   404.002    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_163.gj_SoftwareRegisterAccessDaemon_cp_element_group_163/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[0]_0
    SLICE_X186Y76        LUT6 (Prop_lut6_I2_O)        0.043   404.045 f  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_163.gj_SoftwareRegisterAccessDaemon_cp_element_group_163/placegen[1].placeBlock.pI/token_latch[0]_i_1__9_comp_2/O
                         net (fo=28, routed)          0.275   404.321    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_12.gj_SoftwareRegisterAccessDaemon_cp_element_group_12/placegen[4].placeBlock.pI/SoftwareRegisterAccessDaemon_CP_1875_elements_163
    SLICE_X184Y76        LUT5 (Prop_lut5_I2_O)        0.043   404.364 f  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_12.gj_SoftwareRegisterAccessDaemon_cp_element_group_12/placegen[4].placeBlock.pI/CapGtOne.token_latch[4]_i_1__96_comp/O
                         net (fo=5, routed)           0.216   404.579    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_163.gj_SoftwareRegisterAccessDaemon_cp_element_group_163/placegen[1].placeBlock.pI/E[0]
    SLICE_X186Y77        FDRE                                         f  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_163.gj_SoftwareRegisterAccessDaemon_cp_element_group_163/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                    403.326   403.326 r  
    H19                                               0.000   403.326 r  clk_p (IN)
                         net (fo=0)                   0.000   403.326    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727   404.053 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   405.039    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.794   398.245 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.995   400.240    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083   400.323 r  clocking1/inst/clkout2_buf/O
                         net (fo=80042, routed)       1.793   402.116    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_163.gj_SoftwareRegisterAccessDaemon_cp_element_group_163/placegen[1].placeBlock.pI/clk_out2
    SLICE_X186Y77        FDRE                                         r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_163.gj_SoftwareRegisterAccessDaemon_cp_element_group_163/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[2]/C
                         clock pessimism             -0.985   401.131    
                         clock uncertainty           -0.217   400.914    
    SLICE_X186Y77        FDRE (Setup_fdre_C_CE)      -0.178   400.736    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_163.gj_SoftwareRegisterAccessDaemon_cp_element_group_163/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[2]
  -------------------------------------------------------------------
                         required time                        400.736    
                         arrival time                        -404.579    
  -------------------------------------------------------------------
                         slack                                 -3.843    

Slack (VIOLATED) :        -3.843ns  (required time - arrival time)
  Source:                 DualClockedQueue_AFB_req_inst/read_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_163.gj_SoftwareRegisterAccessDaemon_cp_element_group_163/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.098ns  (clk_out2_clk_wiz_1 rise@403.326ns - clk_out1_clk_wiz_1 rise@403.228ns)
  Data Path Delay:        3.161ns  (logic 0.545ns (17.244%)  route 2.616ns (82.756%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.386ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.210ns = ( 402.116 - 403.326 ) 
    Source Clock Delay      (SCD):    -1.809ns = ( 401.419 - 403.228 ) 
    Clock Pessimism Removal (CPR):    -0.985ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                    403.228   403.228 r  
    H19                                               0.000   403.228 r  clk_p (IN)
                         net (fo=0)                   0.000   403.228    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823   404.051 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081   405.132    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.970   397.162 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.174   399.336    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093   399.429 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         1.990   401.419    DualClockedQueue_AFB_req_inst/clk_out1
    SLICE_X195Y70        FDRE                                         r  DualClockedQueue_AFB_req_inst/read_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X195Y70        FDRE (Prop_fdre_C_Q)         0.204   401.623 r  DualClockedQueue_AFB_req_inst/read_state_reg/Q
                         net (fo=5, routed)           0.493   402.116    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/AFB_NIC_REQUEST_DFIFO_pipe_write_req
    SLICE_X195Y70        LUT3 (Prop_lut3_I0_O)        0.126   402.242 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.write_data_reg[72]_i_1__0/O
                         net (fo=132, routed)         0.409   402.652    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_11.gj_SoftwareRegisterAccessDaemon_cp_element_group_11/placegen[4].placeBlock.pI/yesBypassBlocking.bypassBlock.write_data_reg_reg[72]_0_alias
    SLICE_X193Y71        LUT6 (Prop_lut6_I4_O)        0.043   402.695 r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_11.gj_SoftwareRegisterAccessDaemon_cp_element_group_11/placegen[4].placeBlock.pI/CapEqOne.non_zero_i_3__27_comp_1/O
                         net (fo=30, routed)          0.449   403.143    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.phi_stmt_1066_phi_seq_2026_block.phi_stmt_1066_phi_seq_2026/trigForkSample/inTransPlaceBlock.pI/SoftwareRegisterAccessDaemon_CP_1875_elements_11
    SLICE_X189Y72        LUT6 (Prop_lut6_I4_O)        0.043   403.186 r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.phi_stmt_1066_phi_seq_2026_block.phi_stmt_1066_phi_seq_2026/trigForkSample/inTransPlaceBlock.pI/CapGtOne.token_latch[4]_i_3__83_comp_1/O
                         net (fo=5, routed)           0.399   403.585    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_12.gj_SoftwareRegisterAccessDaemon_cp_element_group_12/placegen[3].placeBlock.pI/SoftwareRegisterAccessDaemon_CP_1875_elements_54
    SLICE_X187Y75        LUT6 (Prop_lut6_I2_O)        0.043   403.628 f  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_12.gj_SoftwareRegisterAccessDaemon_cp_element_group_12/placegen[3].placeBlock.pI/token_latch[0]_i_11__0_comp/O
                         net (fo=3, routed)           0.374   404.002    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_163.gj_SoftwareRegisterAccessDaemon_cp_element_group_163/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[0]_0
    SLICE_X186Y76        LUT6 (Prop_lut6_I2_O)        0.043   404.045 r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_163.gj_SoftwareRegisterAccessDaemon_cp_element_group_163/placegen[1].placeBlock.pI/token_latch[0]_i_1__9_comp_2/O
                         net (fo=28, routed)          0.275   404.321    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_12.gj_SoftwareRegisterAccessDaemon_cp_element_group_12/placegen[4].placeBlock.pI/SoftwareRegisterAccessDaemon_CP_1875_elements_163
    SLICE_X184Y76        LUT5 (Prop_lut5_I2_O)        0.043   404.364 r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_12.gj_SoftwareRegisterAccessDaemon_cp_element_group_12/placegen[4].placeBlock.pI/CapGtOne.token_latch[4]_i_1__96_comp/O
                         net (fo=5, routed)           0.216   404.579    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_163.gj_SoftwareRegisterAccessDaemon_cp_element_group_163/placegen[1].placeBlock.pI/E[0]
    SLICE_X186Y77        FDRE                                         r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_163.gj_SoftwareRegisterAccessDaemon_cp_element_group_163/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                    403.326   403.326 r  
    H19                                               0.000   403.326 r  clk_p (IN)
                         net (fo=0)                   0.000   403.326    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727   404.053 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   405.039    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.794   398.245 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.995   400.240    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083   400.323 r  clocking1/inst/clkout2_buf/O
                         net (fo=80042, routed)       1.793   402.116    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_163.gj_SoftwareRegisterAccessDaemon_cp_element_group_163/placegen[1].placeBlock.pI/clk_out2
    SLICE_X186Y77        FDRE                                         r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_163.gj_SoftwareRegisterAccessDaemon_cp_element_group_163/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[4]/C
                         clock pessimism             -0.985   401.131    
                         clock uncertainty           -0.217   400.914    
    SLICE_X186Y77        FDRE (Setup_fdre_C_CE)      -0.178   400.736    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_163.gj_SoftwareRegisterAccessDaemon_cp_element_group_163/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[4]
  -------------------------------------------------------------------
                         required time                        400.736    
                         arrival time                        -404.579    
  -------------------------------------------------------------------
                         slack                                 -3.843    

Slack (VIOLATED) :        -3.843ns  (required time - arrival time)
  Source:                 DualClockedQueue_AFB_req_inst/read_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_163.gj_SoftwareRegisterAccessDaemon_cp_element_group_163/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.098ns  (clk_out2_clk_wiz_1 rise@403.326ns - clk_out1_clk_wiz_1 rise@403.228ns)
  Data Path Delay:        3.161ns  (logic 0.545ns (17.244%)  route 2.616ns (82.756%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.386ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.210ns = ( 402.116 - 403.326 ) 
    Source Clock Delay      (SCD):    -1.809ns = ( 401.419 - 403.228 ) 
    Clock Pessimism Removal (CPR):    -0.985ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                    403.228   403.228 r  
    H19                                               0.000   403.228 r  clk_p (IN)
                         net (fo=0)                   0.000   403.228    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823   404.051 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081   405.132    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.970   397.162 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.174   399.336    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093   399.429 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         1.990   401.419    DualClockedQueue_AFB_req_inst/clk_out1
    SLICE_X195Y70        FDRE                                         r  DualClockedQueue_AFB_req_inst/read_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X195Y70        FDRE (Prop_fdre_C_Q)         0.204   401.623 f  DualClockedQueue_AFB_req_inst/read_state_reg/Q
                         net (fo=5, routed)           0.493   402.116    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/AFB_NIC_REQUEST_DFIFO_pipe_write_req
    SLICE_X195Y70        LUT3 (Prop_lut3_I0_O)        0.126   402.242 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.write_data_reg[72]_i_1__0/O
                         net (fo=132, routed)         0.409   402.652    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_11.gj_SoftwareRegisterAccessDaemon_cp_element_group_11/placegen[4].placeBlock.pI/yesBypassBlocking.bypassBlock.write_data_reg_reg[72]_0_alias
    SLICE_X193Y71        LUT6 (Prop_lut6_I4_O)        0.043   402.695 f  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_11.gj_SoftwareRegisterAccessDaemon_cp_element_group_11/placegen[4].placeBlock.pI/CapEqOne.non_zero_i_3__27_comp_1/O
                         net (fo=30, routed)          0.449   403.143    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.phi_stmt_1066_phi_seq_2026_block.phi_stmt_1066_phi_seq_2026/trigForkSample/inTransPlaceBlock.pI/SoftwareRegisterAccessDaemon_CP_1875_elements_11
    SLICE_X189Y72        LUT6 (Prop_lut6_I4_O)        0.043   403.186 f  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.phi_stmt_1066_phi_seq_2026_block.phi_stmt_1066_phi_seq_2026/trigForkSample/inTransPlaceBlock.pI/CapGtOne.token_latch[4]_i_3__83_comp_1/O
                         net (fo=5, routed)           0.399   403.585    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_12.gj_SoftwareRegisterAccessDaemon_cp_element_group_12/placegen[3].placeBlock.pI/SoftwareRegisterAccessDaemon_CP_1875_elements_54
    SLICE_X187Y75        LUT6 (Prop_lut6_I2_O)        0.043   403.628 r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_12.gj_SoftwareRegisterAccessDaemon_cp_element_group_12/placegen[3].placeBlock.pI/token_latch[0]_i_11__0_comp/O
                         net (fo=3, routed)           0.374   404.002    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_163.gj_SoftwareRegisterAccessDaemon_cp_element_group_163/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[0]_0
    SLICE_X186Y76        LUT6 (Prop_lut6_I2_O)        0.043   404.045 f  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_163.gj_SoftwareRegisterAccessDaemon_cp_element_group_163/placegen[1].placeBlock.pI/token_latch[0]_i_1__9_comp_2/O
                         net (fo=28, routed)          0.275   404.321    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_12.gj_SoftwareRegisterAccessDaemon_cp_element_group_12/placegen[4].placeBlock.pI/SoftwareRegisterAccessDaemon_CP_1875_elements_163
    SLICE_X184Y76        LUT5 (Prop_lut5_I2_O)        0.043   404.364 r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_12.gj_SoftwareRegisterAccessDaemon_cp_element_group_12/placegen[4].placeBlock.pI/CapGtOne.token_latch[4]_i_1__96_comp/O
                         net (fo=5, routed)           0.216   404.579    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_163.gj_SoftwareRegisterAccessDaemon_cp_element_group_163/placegen[1].placeBlock.pI/E[0]
    SLICE_X186Y77        FDRE                                         r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_163.gj_SoftwareRegisterAccessDaemon_cp_element_group_163/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                    403.326   403.326 r  
    H19                                               0.000   403.326 r  clk_p (IN)
                         net (fo=0)                   0.000   403.326    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727   404.053 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   405.039    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.794   398.245 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.995   400.240    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083   400.323 r  clocking1/inst/clkout2_buf/O
                         net (fo=80042, routed)       1.793   402.116    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_163.gj_SoftwareRegisterAccessDaemon_cp_element_group_163/placegen[1].placeBlock.pI/clk_out2
    SLICE_X186Y77        FDRE                                         r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_163.gj_SoftwareRegisterAccessDaemon_cp_element_group_163/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[4]/C
                         clock pessimism             -0.985   401.131    
                         clock uncertainty           -0.217   400.914    
    SLICE_X186Y77        FDRE (Setup_fdre_C_CE)      -0.178   400.736    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_163.gj_SoftwareRegisterAccessDaemon_cp_element_group_163/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[4]
  -------------------------------------------------------------------
                         required time                        400.736    
                         arrival time                        -404.579    
  -------------------------------------------------------------------
                         slack                                 -3.843    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.007ns  (arrival time - required time)
  Source:                 DualClockedQueue_AFB_req_inst/read_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_138.gj_SoftwareRegisterAccessDaemon_cp_element_group_138/placegen[2].placeBlock.pI/CapEqOne.non_zero_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.652ns  (logic 0.185ns (28.364%)  route 0.467ns (71.636%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.508ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    -0.360ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         0.847    -0.489    DualClockedQueue_AFB_req_inst/clk_out1
    SLICE_X195Y70        FDRE                                         r  DualClockedQueue_AFB_req_inst/read_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X195Y70        FDRE (Prop_fdre_C_Q)         0.091    -0.398 f  DualClockedQueue_AFB_req_inst/read_state_reg/Q
                         net (fo=5, routed)           0.246    -0.151    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/AFB_NIC_REQUEST_DFIFO_pipe_write_req
    SLICE_X195Y70        LUT3 (Prop_lut3_I0_O)        0.066    -0.085 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.write_data_reg[72]_i_1__0/O
                         net (fo=132, routed)         0.221     0.135    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_138.gj_SoftwareRegisterAccessDaemon_cp_element_group_138/placegen[2].placeBlock.pI/E[0]
    SLICE_X196Y69        LUT5 (Prop_lut5_I2_O)        0.028     0.163 r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_138.gj_SoftwareRegisterAccessDaemon_cp_element_group_138/placegen[2].placeBlock.pI/CapEqOne.non_zero_i_1/O
                         net (fo=1, routed)           0.000     0.163    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_138.gj_SoftwareRegisterAccessDaemon_cp_element_group_138/placegen[2].placeBlock.pI/CapEqOne.non_zero_i_1_n_0
    SLICE_X196Y69        FDRE                                         r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_138.gj_SoftwareRegisterAccessDaemon_cp_element_group_138/placegen[2].placeBlock.pI/CapEqOne.non_zero_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout2_buf/O
                         net (fo=80042, routed)       1.110    -0.508    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_138.gj_SoftwareRegisterAccessDaemon_cp_element_group_138/placegen[2].placeBlock.pI/clk_out2
    SLICE_X196Y69        FDRE                                         r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_138.gj_SoftwareRegisterAccessDaemon_cp_element_group_138/placegen[2].placeBlock.pI/CapEqOne.non_zero_reg/C
                         clock pessimism              0.360    -0.148    
                         clock uncertainty            0.217     0.069    
    SLICE_X196Y69        FDRE (Hold_fdre_C_D)         0.087     0.156    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_138.gj_SoftwareRegisterAccessDaemon_cp_element_group_138/placegen[2].placeBlock.pI/CapEqOne.non_zero_reg
  -------------------------------------------------------------------
                         required time                         -0.156    
                         arrival time                           0.163    
  -------------------------------------------------------------------
                         slack                                  0.007    

Slack (MET) :             0.007ns  (arrival time - required time)
  Source:                 DualClockedQueue_AFB_req_inst/read_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_138.gj_SoftwareRegisterAccessDaemon_cp_element_group_138/placegen[2].placeBlock.pI/CapEqOne.non_zero_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.652ns  (logic 0.185ns (28.364%)  route 0.467ns (71.636%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.508ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    -0.360ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         0.847    -0.489    DualClockedQueue_AFB_req_inst/clk_out1
    SLICE_X195Y70        FDRE                                         r  DualClockedQueue_AFB_req_inst/read_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X195Y70        FDRE (Prop_fdre_C_Q)         0.091    -0.398 r  DualClockedQueue_AFB_req_inst/read_state_reg/Q
                         net (fo=5, routed)           0.246    -0.151    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/AFB_NIC_REQUEST_DFIFO_pipe_write_req
    SLICE_X195Y70        LUT3 (Prop_lut3_I0_O)        0.066    -0.085 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.write_data_reg[72]_i_1__0/O
                         net (fo=132, routed)         0.221     0.135    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_138.gj_SoftwareRegisterAccessDaemon_cp_element_group_138/placegen[2].placeBlock.pI/E[0]
    SLICE_X196Y69        LUT5 (Prop_lut5_I2_O)        0.028     0.163 f  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_138.gj_SoftwareRegisterAccessDaemon_cp_element_group_138/placegen[2].placeBlock.pI/CapEqOne.non_zero_i_1/O
                         net (fo=1, routed)           0.000     0.163    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_138.gj_SoftwareRegisterAccessDaemon_cp_element_group_138/placegen[2].placeBlock.pI/CapEqOne.non_zero_i_1_n_0
    SLICE_X196Y69        FDRE                                         f  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_138.gj_SoftwareRegisterAccessDaemon_cp_element_group_138/placegen[2].placeBlock.pI/CapEqOne.non_zero_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout2_buf/O
                         net (fo=80042, routed)       1.110    -0.508    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_138.gj_SoftwareRegisterAccessDaemon_cp_element_group_138/placegen[2].placeBlock.pI/clk_out2
    SLICE_X196Y69        FDRE                                         r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_138.gj_SoftwareRegisterAccessDaemon_cp_element_group_138/placegen[2].placeBlock.pI/CapEqOne.non_zero_reg/C
                         clock pessimism              0.360    -0.148    
                         clock uncertainty            0.217     0.069    
    SLICE_X196Y69        FDRE (Hold_fdre_C_D)         0.087     0.156    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_138.gj_SoftwareRegisterAccessDaemon_cp_element_group_138/placegen[2].placeBlock.pI/CapEqOne.non_zero_reg
  -------------------------------------------------------------------
                         required time                         -0.156    
                         arrival time                           0.163    
  -------------------------------------------------------------------
                         slack                                  0.007    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 DualClockedQueue_AFB_req_inst/read_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_51.gj_SoftwareRegisterAccessDaemon_cp_element_group_51/placegen[3].placeBlock.pI/CapEqOne.non_zero_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.658ns  (logic 0.185ns (28.103%)  route 0.473ns (71.897%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.508ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    -0.360ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         0.847    -0.489    DualClockedQueue_AFB_req_inst/clk_out1
    SLICE_X195Y70        FDRE                                         r  DualClockedQueue_AFB_req_inst/read_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X195Y70        FDRE (Prop_fdre_C_Q)         0.091    -0.398 r  DualClockedQueue_AFB_req_inst/read_state_reg/Q
                         net (fo=5, routed)           0.246    -0.151    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/AFB_NIC_REQUEST_DFIFO_pipe_write_req
    SLICE_X195Y70        LUT3 (Prop_lut3_I0_O)        0.066    -0.085 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.write_data_reg[72]_i_1__0/O
                         net (fo=132, routed)         0.227     0.141    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_51.gj_SoftwareRegisterAccessDaemon_cp_element_group_51/placegen[3].placeBlock.pI/E[0]
    SLICE_X196Y69        LUT6 (Prop_lut6_I5_O)        0.028     0.169 r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_51.gj_SoftwareRegisterAccessDaemon_cp_element_group_51/placegen[3].placeBlock.pI/CapEqOne.non_zero_i_1__7/O
                         net (fo=1, routed)           0.000     0.169    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_51.gj_SoftwareRegisterAccessDaemon_cp_element_group_51/placegen[3].placeBlock.pI/CapEqOne.non_zero_i_1__7_n_0
    SLICE_X196Y69        FDRE                                         r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_51.gj_SoftwareRegisterAccessDaemon_cp_element_group_51/placegen[3].placeBlock.pI/CapEqOne.non_zero_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout2_buf/O
                         net (fo=80042, routed)       1.110    -0.508    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_51.gj_SoftwareRegisterAccessDaemon_cp_element_group_51/placegen[3].placeBlock.pI/clk_out2
    SLICE_X196Y69        FDRE                                         r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_51.gj_SoftwareRegisterAccessDaemon_cp_element_group_51/placegen[3].placeBlock.pI/CapEqOne.non_zero_reg/C
                         clock pessimism              0.360    -0.148    
                         clock uncertainty            0.217     0.069    
    SLICE_X196Y69        FDRE (Hold_fdre_C_D)         0.087     0.156    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_51.gj_SoftwareRegisterAccessDaemon_cp_element_group_51/placegen[3].placeBlock.pI/CapEqOne.non_zero_reg
  -------------------------------------------------------------------
                         required time                         -0.156    
                         arrival time                           0.169    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 DualClockedQueue_AFB_req_inst/read_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_51.gj_SoftwareRegisterAccessDaemon_cp_element_group_51/placegen[3].placeBlock.pI/CapEqOne.non_zero_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.658ns  (logic 0.185ns (28.103%)  route 0.473ns (71.897%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.508ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    -0.360ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         0.847    -0.489    DualClockedQueue_AFB_req_inst/clk_out1
    SLICE_X195Y70        FDRE                                         r  DualClockedQueue_AFB_req_inst/read_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X195Y70        FDRE (Prop_fdre_C_Q)         0.091    -0.398 f  DualClockedQueue_AFB_req_inst/read_state_reg/Q
                         net (fo=5, routed)           0.246    -0.151    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/AFB_NIC_REQUEST_DFIFO_pipe_write_req
    SLICE_X195Y70        LUT3 (Prop_lut3_I0_O)        0.066    -0.085 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.write_data_reg[72]_i_1__0/O
                         net (fo=132, routed)         0.227     0.141    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_51.gj_SoftwareRegisterAccessDaemon_cp_element_group_51/placegen[3].placeBlock.pI/E[0]
    SLICE_X196Y69        LUT6 (Prop_lut6_I5_O)        0.028     0.169 f  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_51.gj_SoftwareRegisterAccessDaemon_cp_element_group_51/placegen[3].placeBlock.pI/CapEqOne.non_zero_i_1__7/O
                         net (fo=1, routed)           0.000     0.169    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_51.gj_SoftwareRegisterAccessDaemon_cp_element_group_51/placegen[3].placeBlock.pI/CapEqOne.non_zero_i_1__7_n_0
    SLICE_X196Y69        FDRE                                         f  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_51.gj_SoftwareRegisterAccessDaemon_cp_element_group_51/placegen[3].placeBlock.pI/CapEqOne.non_zero_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout2_buf/O
                         net (fo=80042, routed)       1.110    -0.508    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_51.gj_SoftwareRegisterAccessDaemon_cp_element_group_51/placegen[3].placeBlock.pI/clk_out2
    SLICE_X196Y69        FDRE                                         r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_51.gj_SoftwareRegisterAccessDaemon_cp_element_group_51/placegen[3].placeBlock.pI/CapEqOne.non_zero_reg/C
                         clock pessimism              0.360    -0.148    
                         clock uncertainty            0.217     0.069    
    SLICE_X196Y69        FDRE (Hold_fdre_C_D)         0.087     0.156    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_51.gj_SoftwareRegisterAccessDaemon_cp_element_group_51/placegen[3].placeBlock.pI/CapEqOne.non_zero_reg
  -------------------------------------------------------------------
                         required time                         -0.156    
                         arrival time                           0.169    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 DualClockedQueue_AFB_req_inst/read_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_51.gj_SoftwareRegisterAccessDaemon_cp_element_group_51/placegen[2].placeBlock.pI/CapEqOne.non_zero_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.659ns  (logic 0.185ns (28.060%)  route 0.474ns (71.940%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.508ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    -0.360ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         0.847    -0.489    DualClockedQueue_AFB_req_inst/clk_out1
    SLICE_X195Y70        FDRE                                         r  DualClockedQueue_AFB_req_inst/read_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X195Y70        FDRE (Prop_fdre_C_Q)         0.091    -0.398 f  DualClockedQueue_AFB_req_inst/read_state_reg/Q
                         net (fo=5, routed)           0.246    -0.151    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/AFB_NIC_REQUEST_DFIFO_pipe_write_req
    SLICE_X195Y70        LUT3 (Prop_lut3_I0_O)        0.066    -0.085 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.write_data_reg[72]_i_1__0/O
                         net (fo=132, routed)         0.228     0.142    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_51.gj_SoftwareRegisterAccessDaemon_cp_element_group_51/placegen[1].placeBlock.pI/E[0]
    SLICE_X196Y69        LUT6 (Prop_lut6_I2_O)        0.028     0.170 r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_51.gj_SoftwareRegisterAccessDaemon_cp_element_group_51/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_1__187/O
                         net (fo=1, routed)           0.000     0.170    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_51.gj_SoftwareRegisterAccessDaemon_cp_element_group_51/placegen[2].placeBlock.pI/CapEqOne.non_zero_reg_1
    SLICE_X196Y69        FDRE                                         r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_51.gj_SoftwareRegisterAccessDaemon_cp_element_group_51/placegen[2].placeBlock.pI/CapEqOne.non_zero_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout2_buf/O
                         net (fo=80042, routed)       1.110    -0.508    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_51.gj_SoftwareRegisterAccessDaemon_cp_element_group_51/placegen[2].placeBlock.pI/clk_out2
    SLICE_X196Y69        FDRE                                         r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_51.gj_SoftwareRegisterAccessDaemon_cp_element_group_51/placegen[2].placeBlock.pI/CapEqOne.non_zero_reg/C
                         clock pessimism              0.360    -0.148    
                         clock uncertainty            0.217     0.069    
    SLICE_X196Y69        FDRE (Hold_fdre_C_D)         0.087     0.156    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_51.gj_SoftwareRegisterAccessDaemon_cp_element_group_51/placegen[2].placeBlock.pI/CapEqOne.non_zero_reg
  -------------------------------------------------------------------
                         required time                         -0.156    
                         arrival time                           0.170    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 DualClockedQueue_AFB_req_inst/read_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_51.gj_SoftwareRegisterAccessDaemon_cp_element_group_51/placegen[2].placeBlock.pI/CapEqOne.non_zero_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.659ns  (logic 0.185ns (28.060%)  route 0.474ns (71.940%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.508ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    -0.360ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         0.847    -0.489    DualClockedQueue_AFB_req_inst/clk_out1
    SLICE_X195Y70        FDRE                                         r  DualClockedQueue_AFB_req_inst/read_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X195Y70        FDRE (Prop_fdre_C_Q)         0.091    -0.398 r  DualClockedQueue_AFB_req_inst/read_state_reg/Q
                         net (fo=5, routed)           0.246    -0.151    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/AFB_NIC_REQUEST_DFIFO_pipe_write_req
    SLICE_X195Y70        LUT3 (Prop_lut3_I0_O)        0.066    -0.085 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.write_data_reg[72]_i_1__0/O
                         net (fo=132, routed)         0.228     0.142    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_51.gj_SoftwareRegisterAccessDaemon_cp_element_group_51/placegen[1].placeBlock.pI/E[0]
    SLICE_X196Y69        LUT6 (Prop_lut6_I2_O)        0.028     0.170 f  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_51.gj_SoftwareRegisterAccessDaemon_cp_element_group_51/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_1__187/O
                         net (fo=1, routed)           0.000     0.170    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_51.gj_SoftwareRegisterAccessDaemon_cp_element_group_51/placegen[2].placeBlock.pI/CapEqOne.non_zero_reg_1
    SLICE_X196Y69        FDRE                                         f  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_51.gj_SoftwareRegisterAccessDaemon_cp_element_group_51/placegen[2].placeBlock.pI/CapEqOne.non_zero_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout2_buf/O
                         net (fo=80042, routed)       1.110    -0.508    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_51.gj_SoftwareRegisterAccessDaemon_cp_element_group_51/placegen[2].placeBlock.pI/clk_out2
    SLICE_X196Y69        FDRE                                         r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_51.gj_SoftwareRegisterAccessDaemon_cp_element_group_51/placegen[2].placeBlock.pI/CapEqOne.non_zero_reg/C
                         clock pessimism              0.360    -0.148    
                         clock uncertainty            0.217     0.069    
    SLICE_X196Y69        FDRE (Hold_fdre_C_D)         0.087     0.156    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1875.SoftwareRegisterAccessDaemon_cp_element_group_51.gj_SoftwareRegisterAccessDaemon_cp_element_group_51/placegen[2].placeBlock.pI/CapEqOne.non_zero_reg
  -------------------------------------------------------------------
                         required time                         -0.156    
                         arrival time                           0.170    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 DualClockedQueue_AFB_req_inst/read_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.write_data_reg_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.606ns  (logic 0.157ns (25.889%)  route 0.449ns (74.111%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.509ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    -0.360ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         0.847    -0.489    DualClockedQueue_AFB_req_inst/clk_out1
    SLICE_X195Y70        FDRE                                         r  DualClockedQueue_AFB_req_inst/read_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X195Y70        FDRE (Prop_fdre_C_Q)         0.091    -0.398 r  DualClockedQueue_AFB_req_inst/read_state_reg/Q
                         net (fo=5, routed)           0.246    -0.151    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/AFB_NIC_REQUEST_DFIFO_pipe_write_req
    SLICE_X195Y70        LUT3 (Prop_lut3_I0_O)        0.066    -0.085 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.write_data_reg[72]_i_1__0/O
                         net (fo=132, routed)         0.203     0.118    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.write_data_reg_reg[72]_0
    SLICE_X196Y70        FDRE                                         r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.write_data_reg_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout2_buf/O
                         net (fo=80042, routed)       1.109    -0.509    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/clk_out2
    SLICE_X196Y70        FDRE                                         r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.write_data_reg_reg[18]/C
                         clock pessimism              0.360    -0.149    
                         clock uncertainty            0.217     0.068    
    SLICE_X196Y70        FDRE (Hold_fdre_C_CE)        0.030     0.098    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.write_data_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.098    
                         arrival time                           0.118    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 DualClockedQueue_AFB_req_inst/read_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.write_data_reg_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.606ns  (logic 0.157ns (25.889%)  route 0.449ns (74.111%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.509ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    -0.360ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         0.847    -0.489    DualClockedQueue_AFB_req_inst/clk_out1
    SLICE_X195Y70        FDRE                                         r  DualClockedQueue_AFB_req_inst/read_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X195Y70        FDRE (Prop_fdre_C_Q)         0.091    -0.398 f  DualClockedQueue_AFB_req_inst/read_state_reg/Q
                         net (fo=5, routed)           0.246    -0.151    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/AFB_NIC_REQUEST_DFIFO_pipe_write_req
    SLICE_X195Y70        LUT3 (Prop_lut3_I0_O)        0.066    -0.085 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.write_data_reg[72]_i_1__0/O
                         net (fo=132, routed)         0.203     0.118    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.write_data_reg_reg[72]_0
    SLICE_X196Y70        FDRE                                         f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.write_data_reg_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout2_buf/O
                         net (fo=80042, routed)       1.109    -0.509    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/clk_out2
    SLICE_X196Y70        FDRE                                         r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.write_data_reg_reg[18]/C
                         clock pessimism              0.360    -0.149    
                         clock uncertainty            0.217     0.068    
    SLICE_X196Y70        FDRE (Hold_fdre_C_CE)        0.030     0.098    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.write_data_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.098    
                         arrival time                           0.118    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 DualClockedQueue_AFB_req_inst/read_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.write_data_reg_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.606ns  (logic 0.157ns (25.889%)  route 0.449ns (74.111%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.509ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    -0.360ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         0.847    -0.489    DualClockedQueue_AFB_req_inst/clk_out1
    SLICE_X195Y70        FDRE                                         r  DualClockedQueue_AFB_req_inst/read_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X195Y70        FDRE (Prop_fdre_C_Q)         0.091    -0.398 r  DualClockedQueue_AFB_req_inst/read_state_reg/Q
                         net (fo=5, routed)           0.246    -0.151    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/AFB_NIC_REQUEST_DFIFO_pipe_write_req
    SLICE_X195Y70        LUT3 (Prop_lut3_I0_O)        0.066    -0.085 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.write_data_reg[72]_i_1__0/O
                         net (fo=132, routed)         0.203     0.118    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.write_data_reg_reg[72]_0
    SLICE_X196Y70        FDRE                                         r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.write_data_reg_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout2_buf/O
                         net (fo=80042, routed)       1.109    -0.509    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/clk_out2
    SLICE_X196Y70        FDRE                                         r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.write_data_reg_reg[20]/C
                         clock pessimism              0.360    -0.149    
                         clock uncertainty            0.217     0.068    
    SLICE_X196Y70        FDRE (Hold_fdre_C_CE)        0.030     0.098    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.write_data_reg_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.098    
                         arrival time                           0.118    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 DualClockedQueue_AFB_req_inst/read_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.write_data_reg_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.606ns  (logic 0.157ns (25.889%)  route 0.449ns (74.111%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.509ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    -0.360ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         0.847    -0.489    DualClockedQueue_AFB_req_inst/clk_out1
    SLICE_X195Y70        FDRE                                         r  DualClockedQueue_AFB_req_inst/read_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X195Y70        FDRE (Prop_fdre_C_Q)         0.091    -0.398 f  DualClockedQueue_AFB_req_inst/read_state_reg/Q
                         net (fo=5, routed)           0.246    -0.151    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/AFB_NIC_REQUEST_DFIFO_pipe_write_req
    SLICE_X195Y70        LUT3 (Prop_lut3_I0_O)        0.066    -0.085 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.write_data_reg[72]_i_1__0/O
                         net (fo=132, routed)         0.203     0.118    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.write_data_reg_reg[72]_0
    SLICE_X196Y70        FDRE                                         f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.write_data_reg_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout2_buf/O
                         net (fo=80042, routed)       1.109    -0.509    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/clk_out2
    SLICE_X196Y70        FDRE                                         r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.write_data_reg_reg[20]/C
                         clock pessimism              0.360    -0.149    
                         clock uncertainty            0.217     0.068    
    SLICE_X196Y70        FDRE (Hold_fdre_C_CE)        0.030     0.098    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.write_data_reg_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.098    
                         arrival time                           0.118    
  -------------------------------------------------------------------
                         slack                                  0.019    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_1
  To Clock:  clk_out1_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack        4.769ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.769ns  (required time - arrival time)
  Source:                 DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_out1_clk_wiz_1 rise@6.400ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.311ns  (logic 0.359ns (27.379%)  route 0.952ns (72.621%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.206ns = ( 5.195 - 6.400 ) 
    Source Clock Delay      (SCD):    -1.866ns
    Clock Pessimism Removal (CPR):    -0.704ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         1.933    -1.866    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X180Y71        FDRE                                         r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X180Y71        FDRE (Prop_fdre_C_Q)         0.236    -1.630 r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.464    -1.166    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X180Y71        LUT2 (Prop_lut2_I1_O)        0.123    -1.043 f  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.488    -0.555    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X186Y69        FDPE                                         f  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      6.400     6.400 r  
    H19                                               0.000     6.400 r  clk_p (IN)
                         net (fo=0)                   0.000     6.400    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     7.128 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.114    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.794     1.320 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.995     3.315    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     3.398 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         1.797     5.195    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X186Y69        FDPE                                         r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism             -0.704     4.491    
                         clock uncertainty           -0.090     4.401    
    SLICE_X186Y69        FDPE (Recov_fdpe_C_PRE)     -0.187     4.214    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          4.214    
                         arrival time                           0.555    
  -------------------------------------------------------------------
                         slack                                  4.769    

Slack (MET) :             4.778ns  (required time - arrival time)
  Source:                 DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_out1_clk_wiz_1 rise@6.400ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.311ns  (logic 0.359ns (27.379%)  route 0.952ns (72.621%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.206ns = ( 5.195 - 6.400 ) 
    Source Clock Delay      (SCD):    -1.866ns
    Clock Pessimism Removal (CPR):    -0.704ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         1.933    -1.866    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X180Y71        FDRE                                         r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X180Y71        FDRE (Prop_fdre_C_Q)         0.236    -1.630 r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.464    -1.166    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X180Y71        LUT2 (Prop_lut2_I1_O)        0.123    -1.043 f  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.488    -0.555    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X187Y69        FDPE                                         f  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      6.400     6.400 r  
    H19                                               0.000     6.400 r  clk_p (IN)
                         net (fo=0)                   0.000     6.400    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     7.128 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.114    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.794     1.320 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.995     3.315    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     3.398 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         1.797     5.195    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X187Y69        FDPE                                         r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism             -0.704     4.491    
                         clock uncertainty           -0.090     4.401    
    SLICE_X187Y69        FDPE (Recov_fdpe_C_PRE)     -0.178     4.223    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          4.223    
                         arrival time                           0.555    
  -------------------------------------------------------------------
                         slack                                  4.778    

Slack (MET) :             4.778ns  (required time - arrival time)
  Source:                 DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_out1_clk_wiz_1 rise@6.400ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.311ns  (logic 0.359ns (27.379%)  route 0.952ns (72.621%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.206ns = ( 5.195 - 6.400 ) 
    Source Clock Delay      (SCD):    -1.866ns
    Clock Pessimism Removal (CPR):    -0.704ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         1.933    -1.866    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X180Y71        FDRE                                         r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X180Y71        FDRE (Prop_fdre_C_Q)         0.236    -1.630 r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.464    -1.166    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X180Y71        LUT2 (Prop_lut2_I1_O)        0.123    -1.043 f  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.488    -0.555    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X187Y69        FDPE                                         f  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      6.400     6.400 r  
    H19                                               0.000     6.400 r  clk_p (IN)
                         net (fo=0)                   0.000     6.400    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     7.128 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.114    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.794     1.320 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.995     3.315    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     3.398 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         1.797     5.195    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X187Y69        FDPE                                         r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism             -0.704     4.491    
                         clock uncertainty           -0.090     4.401    
    SLICE_X187Y69        FDPE (Recov_fdpe_C_PRE)     -0.178     4.223    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          4.223    
                         arrival time                           0.555    
  -------------------------------------------------------------------
                         slack                                  4.778    

Slack (MET) :             4.866ns  (required time - arrival time)
  Source:                 DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_out1_clk_wiz_1 rise@6.400ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.313ns  (logic 0.359ns (27.352%)  route 0.954ns (72.648%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.198ns = ( 5.203 - 6.400 ) 
    Source Clock Delay      (SCD):    -2.023ns
    Clock Pessimism Removal (CPR):    -0.779ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         1.776    -2.023    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X178Y103       FDRE                                         r  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X178Y103       FDRE (Prop_fdre_C_Q)         0.236    -1.787 r  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.464    -1.323    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X178Y103       LUT2 (Prop_lut2_I1_O)        0.123    -1.200 f  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.489    -0.710    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X182Y99        FDPE                                         f  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      6.400     6.400 r  
    H19                                               0.000     6.400 r  clk_p (IN)
                         net (fo=0)                   0.000     6.400    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     7.128 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.114    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.794     1.320 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.995     3.315    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     3.398 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         1.805     5.203    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X182Y99        FDPE                                         r  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism             -0.779     4.424    
                         clock uncertainty           -0.090     4.334    
    SLICE_X182Y99        FDPE (Recov_fdpe_C_PRE)     -0.178     4.156    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          4.156    
                         arrival time                           0.710    
  -------------------------------------------------------------------
                         slack                                  4.866    

Slack (MET) :             4.866ns  (required time - arrival time)
  Source:                 DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_out1_clk_wiz_1 rise@6.400ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.313ns  (logic 0.359ns (27.352%)  route 0.954ns (72.648%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.198ns = ( 5.203 - 6.400 ) 
    Source Clock Delay      (SCD):    -2.023ns
    Clock Pessimism Removal (CPR):    -0.779ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         1.776    -2.023    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X178Y103       FDRE                                         r  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X178Y103       FDRE (Prop_fdre_C_Q)         0.236    -1.787 r  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.464    -1.323    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X178Y103       LUT2 (Prop_lut2_I1_O)        0.123    -1.200 f  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.489    -0.710    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X182Y99        FDPE                                         f  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      6.400     6.400 r  
    H19                                               0.000     6.400 r  clk_p (IN)
                         net (fo=0)                   0.000     6.400    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     7.128 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.114    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.794     1.320 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.995     3.315    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     3.398 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         1.805     5.203    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X182Y99        FDPE                                         r  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism             -0.779     4.424    
                         clock uncertainty           -0.090     4.334    
    SLICE_X182Y99        FDPE (Recov_fdpe_C_PRE)     -0.178     4.156    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          4.156    
                         arrival time                           0.710    
  -------------------------------------------------------------------
                         slack                                  4.866    

Slack (MET) :             4.866ns  (required time - arrival time)
  Source:                 DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_out1_clk_wiz_1 rise@6.400ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.313ns  (logic 0.359ns (27.352%)  route 0.954ns (72.648%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.198ns = ( 5.203 - 6.400 ) 
    Source Clock Delay      (SCD):    -2.023ns
    Clock Pessimism Removal (CPR):    -0.779ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         1.776    -2.023    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X178Y103       FDRE                                         r  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X178Y103       FDRE (Prop_fdre_C_Q)         0.236    -1.787 r  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.464    -1.323    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X178Y103       LUT2 (Prop_lut2_I1_O)        0.123    -1.200 f  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.489    -0.710    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X182Y99        FDPE                                         f  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      6.400     6.400 r  
    H19                                               0.000     6.400 r  clk_p (IN)
                         net (fo=0)                   0.000     6.400    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     7.128 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.114    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.794     1.320 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.995     3.315    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     3.398 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         1.805     5.203    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X182Y99        FDPE                                         r  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism             -0.779     4.424    
                         clock uncertainty           -0.090     4.334    
    SLICE_X182Y99        FDPE (Recov_fdpe_C_PRE)     -0.178     4.156    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          4.156    
                         arrival time                           0.710    
  -------------------------------------------------------------------
                         slack                                  4.866    

Slack (MET) :             4.923ns  (required time - arrival time)
  Source:                 DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_out1_clk_wiz_1 rise@6.400ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.158ns  (logic 0.359ns (31.011%)  route 0.799ns (68.989%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.374ns = ( 5.027 - 6.400 ) 
    Source Clock Delay      (SCD):    -2.028ns
    Clock Pessimism Removal (CPR):    -0.706ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         1.771    -2.028    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X176Y111       FDRE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X176Y111       FDRE (Prop_fdre_C_Q)         0.236    -1.792 r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.464    -1.328    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X176Y111       LUT2 (Prop_lut2_I1_O)        0.123    -1.205 f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.335    -0.870    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X175Y111       FDPE                                         f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      6.400     6.400 r  
    H19                                               0.000     6.400 r  clk_p (IN)
                         net (fo=0)                   0.000     6.400    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     7.128 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.114    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.794     1.320 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.995     3.315    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     3.398 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         1.629     5.027    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X175Y111       FDPE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism             -0.706     4.321    
                         clock uncertainty           -0.090     4.231    
    SLICE_X175Y111       FDPE (Recov_fdpe_C_PRE)     -0.178     4.053    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          4.053    
                         arrival time                           0.870    
  -------------------------------------------------------------------
                         slack                                  4.923    

Slack (MET) :             4.923ns  (required time - arrival time)
  Source:                 DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_out1_clk_wiz_1 rise@6.400ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.158ns  (logic 0.359ns (31.011%)  route 0.799ns (68.989%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.374ns = ( 5.027 - 6.400 ) 
    Source Clock Delay      (SCD):    -2.028ns
    Clock Pessimism Removal (CPR):    -0.706ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         1.771    -2.028    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X176Y111       FDRE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X176Y111       FDRE (Prop_fdre_C_Q)         0.236    -1.792 r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.464    -1.328    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X176Y111       LUT2 (Prop_lut2_I1_O)        0.123    -1.205 f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.335    -0.870    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X175Y111       FDPE                                         f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      6.400     6.400 r  
    H19                                               0.000     6.400 r  clk_p (IN)
                         net (fo=0)                   0.000     6.400    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     7.128 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.114    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.794     1.320 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.995     3.315    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     3.398 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         1.629     5.027    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X175Y111       FDPE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism             -0.706     4.321    
                         clock uncertainty           -0.090     4.231    
    SLICE_X175Y111       FDPE (Recov_fdpe_C_PRE)     -0.178     4.053    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          4.053    
                         arrival time                           0.870    
  -------------------------------------------------------------------
                         slack                                  4.923    

Slack (MET) :             4.942ns  (required time - arrival time)
  Source:                 DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_out1_clk_wiz_1 rise@6.400ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.165ns  (logic 0.330ns (28.323%)  route 0.835ns (71.677%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.153ns = ( 5.248 - 6.400 ) 
    Source Clock Delay      (SCD):    -1.803ns
    Clock Pessimism Removal (CPR):    -0.676ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         1.996    -1.803    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X194Y85        FDRE                                         r  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X194Y85        FDRE (Prop_fdre_C_Q)         0.204    -1.599 r  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.459    -1.140    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X194Y85        LUT2 (Prop_lut2_I1_O)        0.126    -1.014 f  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.376    -0.638    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X194Y82        FDPE                                         f  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      6.400     6.400 r  
    H19                                               0.000     6.400 r  clk_p (IN)
                         net (fo=0)                   0.000     6.400    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     7.128 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.114    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.794     1.320 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.995     3.315    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     3.398 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         1.850     5.248    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X194Y82        FDPE                                         r  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism             -0.676     4.572    
                         clock uncertainty           -0.090     4.482    
    SLICE_X194Y82        FDPE (Recov_fdpe_C_PRE)     -0.178     4.304    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          4.304    
                         arrival time                           0.638    
  -------------------------------------------------------------------
                         slack                                  4.942    

Slack (MET) :             4.942ns  (required time - arrival time)
  Source:                 DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_out1_clk_wiz_1 rise@6.400ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.165ns  (logic 0.330ns (28.323%)  route 0.835ns (71.677%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.153ns = ( 5.248 - 6.400 ) 
    Source Clock Delay      (SCD):    -1.803ns
    Clock Pessimism Removal (CPR):    -0.676ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         1.996    -1.803    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X194Y85        FDRE                                         r  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X194Y85        FDRE (Prop_fdre_C_Q)         0.204    -1.599 r  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.459    -1.140    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X194Y85        LUT2 (Prop_lut2_I1_O)        0.126    -1.014 f  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.376    -0.638    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X194Y82        FDPE                                         f  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      6.400     6.400 r  
    H19                                               0.000     6.400 r  clk_p (IN)
                         net (fo=0)                   0.000     6.400    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     7.128 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.114    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.794     1.320 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.995     3.315    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     3.398 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         1.850     5.248    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X194Y82        FDPE                                         r  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism             -0.676     4.572    
                         clock uncertainty           -0.090     4.482    
    SLICE_X194Y82        FDPE (Recov_fdpe_C_PRE)     -0.178     4.304    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          4.304    
                         arrival time                           0.638    
  -------------------------------------------------------------------
                         slack                                  4.942    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.100ns (47.775%)  route 0.109ns (52.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.527ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.032ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         0.827    -0.509    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X182Y99        FDPE                                         r  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X182Y99        FDPE (Prop_fdpe_C_Q)         0.100    -0.409 f  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=40, routed)          0.109    -0.300    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X183Y98        FDCE                                         f  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         1.091    -0.527    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X183Y98        FDCE                                         r  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism              0.032    -0.495    
    SLICE_X183Y98        FDCE (Remov_fdce_C_CLR)     -0.069    -0.564    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.564    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.100ns (47.775%)  route 0.109ns (52.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.527ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.032ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         0.827    -0.509    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X182Y99        FDPE                                         r  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X182Y99        FDPE (Prop_fdpe_C_Q)         0.100    -0.409 f  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=40, routed)          0.109    -0.300    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X183Y98        FDCE                                         f  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         1.091    -0.527    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X183Y98        FDCE                                         r  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism              0.032    -0.495    
    SLICE_X183Y98        FDCE (Remov_fdce_C_CLR)     -0.069    -0.564    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.564    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.100ns (47.301%)  route 0.111ns (52.699%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.527ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.032ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         0.827    -0.509    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X182Y99        FDPE                                         r  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X182Y99        FDPE (Prop_fdpe_C_Q)         0.100    -0.409 f  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=40, routed)          0.111    -0.297    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X182Y98        FDCE                                         f  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         1.091    -0.527    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X182Y98        FDCE                                         r  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism              0.032    -0.495    
    SLICE_X182Y98        FDCE (Remov_fdce_C_CLR)     -0.069    -0.564    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.564    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.100ns (47.301%)  route 0.111ns (52.699%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.527ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.032ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         0.827    -0.509    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X182Y99        FDPE                                         r  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X182Y99        FDPE (Prop_fdpe_C_Q)         0.100    -0.409 f  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=40, routed)          0.111    -0.297    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X182Y98        FDCE                                         f  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         1.091    -0.527    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X182Y98        FDCE                                         r  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.032    -0.495    
    SLICE_X182Y98        FDCE (Remov_fdce_C_CLR)     -0.069    -0.564    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.564    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.100ns (47.301%)  route 0.111ns (52.699%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.527ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.032ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         0.827    -0.509    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X182Y99        FDPE                                         r  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X182Y99        FDPE (Prop_fdpe_C_Q)         0.100    -0.409 f  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=40, routed)          0.111    -0.297    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X182Y98        FDCE                                         f  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         1.091    -0.527    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X182Y98        FDCE                                         r  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/C
                         clock pessimism              0.032    -0.495    
    SLICE_X182Y98        FDCE (Remov_fdce_C_CLR)     -0.069    -0.564    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.564    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.100ns (47.301%)  route 0.111ns (52.699%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.527ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.032ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         0.827    -0.509    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X182Y99        FDPE                                         r  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X182Y99        FDPE (Prop_fdpe_C_Q)         0.100    -0.409 f  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=40, routed)          0.111    -0.297    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X182Y98        FDCE                                         f  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         1.091    -0.527    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X182Y98        FDCE                                         r  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism              0.032    -0.495    
    SLICE_X182Y98        FDCE (Remov_fdce_C_CLR)     -0.069    -0.564    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.564    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.100ns (47.301%)  route 0.111ns (52.699%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.527ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.032ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         0.827    -0.509    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X182Y99        FDPE                                         r  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X182Y99        FDPE (Prop_fdpe_C_Q)         0.100    -0.409 f  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=40, routed)          0.111    -0.297    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X182Y98        FDCE                                         f  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         1.091    -0.527    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X182Y98        FDCE                                         r  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.032    -0.495    
    SLICE_X182Y98        FDCE (Remov_fdce_C_CLR)     -0.069    -0.564    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.564    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.100ns (47.301%)  route 0.111ns (52.699%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.527ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.032ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         0.827    -0.509    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X182Y99        FDPE                                         r  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X182Y99        FDPE (Prop_fdpe_C_Q)         0.100    -0.409 f  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=40, routed)          0.111    -0.297    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X182Y98        FDCE                                         f  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         1.091    -0.527    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X182Y98        FDCE                                         r  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[7]/C
                         clock pessimism              0.032    -0.495    
    SLICE_X182Y98        FDCE (Remov_fdce_C_CLR)     -0.069    -0.564    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.564    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.091ns (47.904%)  route 0.099ns (52.096%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.604ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.052ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         0.771    -0.565    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X177Y109       FDPE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X177Y109       FDPE (Prop_fdpe_C_Q)         0.091    -0.474 f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=4, routed)           0.099    -0.375    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X176Y110       FDPE                                         f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         1.014    -0.604    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X176Y110       FDPE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism              0.052    -0.552    
    SLICE_X176Y110       FDPE (Remov_fdpe_C_PRE)     -0.090    -0.642    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                          0.642    
                         arrival time                          -0.375    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.100ns (39.827%)  route 0.151ns (60.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.537ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.054ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         0.819    -0.517    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X187Y69        FDPE                                         r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X187Y69        FDPE (Prop_fdpe_C_Q)         0.100    -0.417 f  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=22, routed)          0.151    -0.266    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X190Y69        FDCE                                         f  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         1.081    -0.537    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X190Y69        FDCE                                         r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism              0.054    -0.483    
    SLICE_X190Y69        FDCE (Remov_fdce_C_CLR)     -0.050    -0.533    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.533    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.267    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_clk_wiz_1
  To Clock:  clk_out1_clk_wiz_1

Setup :            1  Failing Endpoint ,  Worst Slack       -1.755ns,  Total Violation       -1.755ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.118ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.755ns  (required time - arrival time)
  Source:                 reset_sync_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            DualClockedQueue_ACB_resp_inst/read_reset_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.098ns  (clk_out1_clk_wiz_1 rise@416.028ns - clk_out2_clk_wiz_1 rise@415.930ns)
  Data Path Delay:        1.126ns  (logic 0.259ns (22.995%)  route 0.867ns (77.005%))
  Logic Levels:           0  
  Clock Path Skew:        -0.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.197ns = ( 414.832 - 416.028 ) 
    Source Clock Delay      (SCD):    -1.850ns = ( 414.080 - 415.930 ) 
    Clock Pessimism Removal (CPR):    -0.985ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                    415.930   415.930 r  
    H19                                               0.000   415.930 r  clk_p (IN)
                         net (fo=0)                   0.000   415.930    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823   416.753 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081   417.834    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.970   409.864 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.174   412.038    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093   412.131 r  clocking1/inst/clkout2_buf/O
                         net (fo=80042, routed)       1.949   414.080    clock
    SLICE_X190Y93        FDRE                                         r  reset_sync_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X190Y93        FDRE (Prop_fdre_C_Q)         0.259   414.339 f  reset_sync_reg_replica_1/Q
                         net (fo=1016, routed)        0.867   415.207    DualClockedQueue_ACB_resp_inst/reset_sync_reg_n_0_repN_1_alias
    SLICE_X191Y92        FDPE                                         f  DualClockedQueue_ACB_resp_inst/read_reset_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                    416.028   416.028 r  
    H19                                               0.000   416.028 r  clk_p (IN)
                         net (fo=0)                   0.000   416.028    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727   416.756 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   417.742    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.794   410.948 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.995   412.943    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083   413.026 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         1.806   414.832    DualClockedQueue_ACB_resp_inst/clk_out1
    SLICE_X191Y92        FDPE                                         r  DualClockedQueue_ACB_resp_inst/read_reset_reg/C
                         clock pessimism             -0.985   413.847    
                         clock uncertainty           -0.217   413.630    
    SLICE_X191Y92        FDPE (Recov_fdpe_C_PRE)     -0.178   413.452    DualClockedQueue_ACB_resp_inst/read_reset_reg
  -------------------------------------------------------------------
                         required time                        413.452    
                         arrival time                        -415.207    
  -------------------------------------------------------------------
                         slack                                 -1.755    

Slack (VIOLATED) :        -1.273ns  (required time - arrival time)
  Source:                 reset_sync_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            DualClockedQueue_ACB_resp_inst/read_reset_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            0.098ns  (clk_out1_clk_wiz_1 rise@416.028ns - clk_out2_clk_wiz_1 rise@415.930ns)
  Data Path Delay:        0.716ns  (logic 0.147ns (20.521%)  route 0.569ns (79.479%))
  Logic Levels:           0  
  Clock Path Skew:        -0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.510ns = ( 415.519 - 416.028 ) 
    Source Clock Delay      (SCD):    -0.527ns = ( 415.403 - 415.930 ) 
    Clock Pessimism Removal (CPR):    -0.360ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                    415.930   415.930 r  
    H19                                               0.000   415.930 r  clk_p (IN)
                         net (fo=0)                   0.000   415.930    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437   416.367 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553   416.920    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873   413.047 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.235   414.282    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030   414.312 r  clocking1/inst/clkout2_buf/O
                         net (fo=80042, routed)       1.091   415.403    clock
    SLICE_X190Y93        FDRE                                         r  reset_sync_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X190Y93        FDRE (Prop_fdre_C_Q)         0.147   415.550 f  reset_sync_reg_replica_1/Q
                         net (fo=1016, routed)        0.569   416.120    DualClockedQueue_ACB_resp_inst/reset_sync_reg_n_0_repN_1_alias
    SLICE_X191Y92        FDPE                                         f  DualClockedQueue_ACB_resp_inst/read_reset_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                    416.028   416.028 r  
    H19                                               0.000   416.028 r  clk_p (IN)
                         net (fo=0)                   0.000   416.028    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359   416.388 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503   416.891    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.385   413.506 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.161   414.667    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026   414.693 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         0.826   415.519    DualClockedQueue_ACB_resp_inst/clk_out1
    SLICE_X191Y92        FDPE                                         r  DualClockedQueue_ACB_resp_inst/read_reset_reg/C
                         clock pessimism             -0.360   415.159    
                         clock uncertainty           -0.217   414.942    
    SLICE_X191Y92        FDPE (Recov_fdpe_C_PRE)     -0.095   414.847    DualClockedQueue_ACB_resp_inst/read_reset_reg
  -------------------------------------------------------------------
                         required time                        414.847    
                         arrival time                        -416.120    
  -------------------------------------------------------------------
                         slack                                 -1.273    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 reset_sync_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            DualClockedQueue_ACB_resp_inst/read_reset_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.118ns (19.526%)  route 0.486ns (80.474%))
  Logic Levels:           0  
  Clock Path Skew:        0.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.528ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.360ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout2_buf/O
                         net (fo=80042, routed)       0.827    -0.509    clock
    SLICE_X190Y93        FDRE                                         r  reset_sync_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X190Y93        FDRE (Prop_fdre_C_Q)         0.118    -0.391 f  reset_sync_reg_replica_1/Q
                         net (fo=1016, routed)        0.486     0.095    DualClockedQueue_ACB_resp_inst/reset_sync_reg_n_0_repN_1_alias
    SLICE_X191Y92        FDPE                                         f  DualClockedQueue_ACB_resp_inst/read_reset_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         1.090    -0.528    DualClockedQueue_ACB_resp_inst/clk_out1
    SLICE_X191Y92        FDPE                                         r  DualClockedQueue_ACB_resp_inst/read_reset_reg/C
                         clock pessimism              0.360    -0.168    
                         clock uncertainty            0.217     0.049    
    SLICE_X191Y92        FDPE (Remov_fdpe_C_PRE)     -0.072    -0.023    DualClockedQueue_ACB_resp_inst/read_reset_reg
  -------------------------------------------------------------------
                         required time                          0.023    
                         arrival time                           0.095    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.547ns  (arrival time - required time)
  Source:                 reset_sync_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            DualClockedQueue_ACB_resp_inst/read_reset_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.949ns  (logic 0.206ns (21.700%)  route 0.743ns (78.300%))
  Logic Levels:           0  
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.850ns
    Source Clock Delay      (SCD):    -1.197ns
    Clock Pessimism Removal (CPR):    -0.985ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     0.727 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.713    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.794    -5.081 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.995    -3.086    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    -3.003 r  clocking1/inst/clkout2_buf/O
                         net (fo=80042, routed)       1.806    -1.197    clock
    SLICE_X190Y93        FDRE                                         r  reset_sync_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X190Y93        FDRE (Prop_fdre_C_Q)         0.206    -0.991 f  reset_sync_reg_replica_1/Q
                         net (fo=1016, routed)        0.743    -0.248    DualClockedQueue_ACB_resp_inst/reset_sync_reg_n_0_repN_1_alias
    SLICE_X191Y92        FDPE                                         f  DualClockedQueue_ACB_resp_inst/read_reset_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         1.949    -1.850    DualClockedQueue_ACB_resp_inst/clk_out1
    SLICE_X191Y92        FDPE                                         r  DualClockedQueue_ACB_resp_inst/read_reset_reg/C
                         clock pessimism              0.985    -0.865    
                         clock uncertainty            0.217    -0.648    
    SLICE_X191Y92        FDPE (Remov_fdpe_C_PRE)     -0.147    -0.795    DualClockedQueue_ACB_resp_inst/read_reset_reg
  -------------------------------------------------------------------
                         required time                          0.795    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.547    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_clk_wiz_1
  To Clock:  clk_out2_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack       10.037ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.074ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.037ns  (required time - arrival time)
  Source:                 reset_sync_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            DualClockedQueue_ACB_req_instance/read_reset_reg/PRE
                            (recovery check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.604ns  (clk_out2_clk_wiz_1 rise@12.604ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.229ns  (logic 0.259ns (11.620%)  route 1.970ns (88.380%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.200ns = ( 11.404 - 12.604 ) 
    Source Clock Delay      (SCD):    -1.850ns
    Clock Pessimism Removal (CPR):    -0.704ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout2_buf/O
                         net (fo=80042, routed)       1.949    -1.850    clock
    SLICE_X190Y93        FDRE                                         r  reset_sync_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X190Y93        FDRE (Prop_fdre_C_Q)         0.259    -1.591 f  reset_sync_reg_replica_1/Q
                         net (fo=1016, routed)        1.970     0.379    DualClockedQueue_ACB_req_instance/reset_sync_reg_n_0_repN_1_alias
    SLICE_X174Y94        FDPE                                         f  DualClockedQueue_ACB_req_instance/read_reset_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     12.604    12.604 r  
    H19                                               0.000    12.604 r  clk_p (IN)
                         net (fo=0)                   0.000    12.604    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727    13.331 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    14.317    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.794     7.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.995     9.518    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     9.601 r  clocking1/inst/clkout2_buf/O
                         net (fo=80042, routed)       1.803    11.404    DualClockedQueue_ACB_req_instance/clk_out2
    SLICE_X174Y94        FDPE                                         r  DualClockedQueue_ACB_req_instance/read_reset_reg/C
                         clock pessimism             -0.704    10.700    
                         clock uncertainty           -0.097    10.603    
    SLICE_X174Y94        FDPE (Recov_fdpe_C_PRE)     -0.187    10.416    DualClockedQueue_ACB_req_instance/read_reset_reg
  -------------------------------------------------------------------
                         required time                         10.416    
                         arrival time                          -0.379    
  -------------------------------------------------------------------
                         slack                                 10.037    

Slack (MET) :             10.740ns  (required time - arrival time)
  Source:                 DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.604ns  (clk_out2_clk_wiz_1 rise@12.604ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.563ns  (logic 0.359ns (22.974%)  route 1.204ns (77.026%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 11.189 - 12.604 ) 
    Source Clock Delay      (SCD):    -2.070ns
    Clock Pessimism Removal (CPR):    -0.681ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout2_buf/O
                         net (fo=80042, routed)       1.729    -2.070    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X172Y104       FDRE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X172Y104       FDRE (Prop_fdre_C_Q)         0.236    -1.834 r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.464    -1.370    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X172Y104       LUT2 (Prop_lut2_I1_O)        0.123    -1.247 f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.740    -0.507    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X171Y107       FDPE                                         f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     12.604    12.604 r  
    H19                                               0.000    12.604 r  clk_p (IN)
                         net (fo=0)                   0.000    12.604    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727    13.331 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    14.317    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.794     7.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.995     9.518    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     9.601 r  clocking1/inst/clkout2_buf/O
                         net (fo=80042, routed)       1.588    11.189    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X171Y107       FDPE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism             -0.681    10.508    
                         clock uncertainty           -0.097    10.411    
    SLICE_X171Y107       FDPE (Recov_fdpe_C_PRE)     -0.178    10.233    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         10.233    
                         arrival time                           0.507    
  -------------------------------------------------------------------
                         slack                                 10.740    

Slack (MET) :             10.740ns  (required time - arrival time)
  Source:                 DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.604ns  (clk_out2_clk_wiz_1 rise@12.604ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.563ns  (logic 0.359ns (22.974%)  route 1.204ns (77.026%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 11.189 - 12.604 ) 
    Source Clock Delay      (SCD):    -2.070ns
    Clock Pessimism Removal (CPR):    -0.681ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout2_buf/O
                         net (fo=80042, routed)       1.729    -2.070    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X172Y104       FDRE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X172Y104       FDRE (Prop_fdre_C_Q)         0.236    -1.834 r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.464    -1.370    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X172Y104       LUT2 (Prop_lut2_I1_O)        0.123    -1.247 f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.740    -0.507    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X171Y107       FDPE                                         f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     12.604    12.604 r  
    H19                                               0.000    12.604 r  clk_p (IN)
                         net (fo=0)                   0.000    12.604    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727    13.331 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    14.317    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.794     7.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.995     9.518    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     9.601 r  clocking1/inst/clkout2_buf/O
                         net (fo=80042, routed)       1.588    11.189    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X171Y107       FDPE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism             -0.681    10.508    
                         clock uncertainty           -0.097    10.411    
    SLICE_X171Y107       FDPE (Recov_fdpe_C_PRE)     -0.178    10.233    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         10.233    
                         arrival time                           0.507    
  -------------------------------------------------------------------
                         slack                                 10.740    

Slack (MET) :             10.837ns  (required time - arrival time)
  Source:                 DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.604ns  (clk_out2_clk_wiz_1 rise@12.604ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.377ns  (logic 0.330ns (23.970%)  route 1.047ns (76.030%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.199ns = ( 11.405 - 12.604 ) 
    Source Clock Delay      (SCD):    -1.797ns
    Clock Pessimism Removal (CPR):    -0.704ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout2_buf/O
                         net (fo=80042, routed)       2.002    -1.797    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X195Y93        FDRE                                         r  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X195Y93        FDRE (Prop_fdre_C_Q)         0.204    -1.593 r  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.459    -1.134    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X195Y93        LUT2 (Prop_lut2_I1_O)        0.126    -1.008 f  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.588    -0.420    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X190Y89        FDPE                                         f  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     12.604    12.604 r  
    H19                                               0.000    12.604 r  clk_p (IN)
                         net (fo=0)                   0.000    12.604    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727    13.331 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    14.317    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.794     7.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.995     9.518    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     9.601 r  clocking1/inst/clkout2_buf/O
                         net (fo=80042, routed)       1.804    11.405    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X190Y89        FDPE                                         r  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism             -0.704    10.701    
                         clock uncertainty           -0.097    10.604    
    SLICE_X190Y89        FDPE (Recov_fdpe_C_PRE)     -0.187    10.417    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         10.417    
                         arrival time                           0.420    
  -------------------------------------------------------------------
                         slack                                 10.837    

Slack (MET) :             10.837ns  (required time - arrival time)
  Source:                 DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.604ns  (clk_out2_clk_wiz_1 rise@12.604ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.377ns  (logic 0.330ns (23.970%)  route 1.047ns (76.030%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.199ns = ( 11.405 - 12.604 ) 
    Source Clock Delay      (SCD):    -1.797ns
    Clock Pessimism Removal (CPR):    -0.704ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout2_buf/O
                         net (fo=80042, routed)       2.002    -1.797    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X195Y93        FDRE                                         r  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X195Y93        FDRE (Prop_fdre_C_Q)         0.204    -1.593 r  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.459    -1.134    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X195Y93        LUT2 (Prop_lut2_I1_O)        0.126    -1.008 f  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.588    -0.420    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X190Y89        FDPE                                         f  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     12.604    12.604 r  
    H19                                               0.000    12.604 r  clk_p (IN)
                         net (fo=0)                   0.000    12.604    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727    13.331 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    14.317    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.794     7.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.995     9.518    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     9.601 r  clocking1/inst/clkout2_buf/O
                         net (fo=80042, routed)       1.804    11.405    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X190Y89        FDPE                                         r  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism             -0.704    10.701    
                         clock uncertainty           -0.097    10.604    
    SLICE_X190Y89        FDPE (Recov_fdpe_C_PRE)     -0.187    10.417    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         10.417    
                         arrival time                           0.420    
  -------------------------------------------------------------------
                         slack                                 10.837    

Slack (MET) :             10.837ns  (required time - arrival time)
  Source:                 DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.604ns  (clk_out2_clk_wiz_1 rise@12.604ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.377ns  (logic 0.330ns (23.970%)  route 1.047ns (76.030%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.199ns = ( 11.405 - 12.604 ) 
    Source Clock Delay      (SCD):    -1.797ns
    Clock Pessimism Removal (CPR):    -0.704ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout2_buf/O
                         net (fo=80042, routed)       2.002    -1.797    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X195Y93        FDRE                                         r  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X195Y93        FDRE (Prop_fdre_C_Q)         0.204    -1.593 r  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.459    -1.134    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X195Y93        LUT2 (Prop_lut2_I1_O)        0.126    -1.008 f  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.588    -0.420    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X190Y89        FDPE                                         f  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     12.604    12.604 r  
    H19                                               0.000    12.604 r  clk_p (IN)
                         net (fo=0)                   0.000    12.604    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727    13.331 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    14.317    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.794     7.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.995     9.518    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     9.601 r  clocking1/inst/clkout2_buf/O
                         net (fo=80042, routed)       1.804    11.405    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X190Y89        FDPE                                         r  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism             -0.704    10.701    
                         clock uncertainty           -0.097    10.604    
    SLICE_X190Y89        FDPE (Recov_fdpe_C_PRE)     -0.187    10.417    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         10.417    
                         arrival time                           0.420    
  -------------------------------------------------------------------
                         slack                                 10.837    

Slack (MET) :             10.922ns  (required time - arrival time)
  Source:                 reset_sync_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            DualClockedQueue_ACB_req_instance/read_reset_reg/PRE
                            (recovery check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            12.604ns  (clk_out2_clk_wiz_1 rise@12.604ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.443ns  (logic 0.147ns (10.188%)  route 1.296ns (89.812%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.513ns = ( 12.091 - 12.604 ) 
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.054ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout2_buf/O
                         net (fo=80042, routed)       1.091    -0.527    clock
    SLICE_X190Y93        FDRE                                         r  reset_sync_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X190Y93        FDRE (Prop_fdre_C_Q)         0.147    -0.380 f  reset_sync_reg_replica_1/Q
                         net (fo=1016, routed)        1.296     0.916    DualClockedQueue_ACB_req_instance/reset_sync_reg_n_0_repN_1_alias
    SLICE_X174Y94        FDPE                                         f  DualClockedQueue_ACB_req_instance/read_reset_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     12.604    12.604 r  
    H19                                               0.000    12.604 r  clk_p (IN)
                         net (fo=0)                   0.000    12.604    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359    12.963 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503    13.466    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.385    10.081 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.161    11.242    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.268 r  clocking1/inst/clkout2_buf/O
                         net (fo=80042, routed)       0.823    12.091    DualClockedQueue_ACB_req_instance/clk_out2
    SLICE_X174Y94        FDPE                                         r  DualClockedQueue_ACB_req_instance/read_reset_reg/C
                         clock pessimism             -0.054    12.037    
                         clock uncertainty           -0.097    11.940    
    SLICE_X174Y94        FDPE (Recov_fdpe_C_PRE)     -0.102    11.838    DualClockedQueue_ACB_req_instance/read_reset_reg
  -------------------------------------------------------------------
                         required time                         11.838    
                         arrival time                          -0.916    
  -------------------------------------------------------------------
                         slack                                 10.922    

Slack (MET) :             10.959ns  (required time - arrival time)
  Source:                 DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.604ns  (clk_out2_clk_wiz_1 rise@12.604ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.344ns  (logic 0.266ns (19.796%)  route 1.078ns (80.204%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 11.189 - 12.604 ) 
    Source Clock Delay      (SCD):    -2.070ns
    Clock Pessimism Removal (CPR):    -0.681ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout2_buf/O
                         net (fo=80042, routed)       1.729    -2.070    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X171Y104       FDPE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X171Y104       FDPE (Prop_fdpe_C_Q)         0.223    -1.847 f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.338    -1.508    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/in0[0]
    SLICE_X172Y104       LUT2 (Prop_lut2_I0_O)        0.043    -1.465 f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.740    -0.726    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X171Y107       FDPE                                         f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     12.604    12.604 r  
    H19                                               0.000    12.604 r  clk_p (IN)
                         net (fo=0)                   0.000    12.604    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727    13.331 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    14.317    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.794     7.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.995     9.518    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     9.601 r  clocking1/inst/clkout2_buf/O
                         net (fo=80042, routed)       1.588    11.189    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X171Y107       FDPE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism             -0.681    10.508    
                         clock uncertainty           -0.097    10.411    
    SLICE_X171Y107       FDPE (Recov_fdpe_C_PRE)     -0.178    10.233    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         10.233    
                         arrival time                           0.726    
  -------------------------------------------------------------------
                         slack                                 10.959    

Slack (MET) :             10.959ns  (required time - arrival time)
  Source:                 DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.604ns  (clk_out2_clk_wiz_1 rise@12.604ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.344ns  (logic 0.266ns (19.796%)  route 1.078ns (80.204%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 11.189 - 12.604 ) 
    Source Clock Delay      (SCD):    -2.070ns
    Clock Pessimism Removal (CPR):    -0.681ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout2_buf/O
                         net (fo=80042, routed)       1.729    -2.070    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X171Y104       FDPE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X171Y104       FDPE (Prop_fdpe_C_Q)         0.223    -1.847 f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.338    -1.508    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/in0[0]
    SLICE_X172Y104       LUT2 (Prop_lut2_I0_O)        0.043    -1.465 f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.740    -0.726    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X171Y107       FDPE                                         f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     12.604    12.604 r  
    H19                                               0.000    12.604 r  clk_p (IN)
                         net (fo=0)                   0.000    12.604    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727    13.331 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    14.317    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.794     7.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.995     9.518    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     9.601 r  clocking1/inst/clkout2_buf/O
                         net (fo=80042, routed)       1.588    11.189    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X171Y107       FDPE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism             -0.681    10.508    
                         clock uncertainty           -0.097    10.411    
    SLICE_X171Y107       FDPE (Recov_fdpe_C_PRE)     -0.178    10.233    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         10.233    
                         arrival time                           0.726    
  -------------------------------------------------------------------
                         slack                                 10.959    

Slack (MET) :             10.991ns  (required time - arrival time)
  Source:                 DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.604ns  (clk_out2_clk_wiz_1 rise@12.604ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.313ns  (logic 0.359ns (27.339%)  route 0.954ns (72.661%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 11.190 - 12.604 ) 
    Source Clock Delay      (SCD):    -2.070ns
    Clock Pessimism Removal (CPR):    -0.681ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout2_buf/O
                         net (fo=80042, routed)       1.729    -2.070    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X172Y104       FDRE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X172Y104       FDRE (Prop_fdre_C_Q)         0.236    -1.834 r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.464    -1.370    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X172Y104       LUT2 (Prop_lut2_I1_O)        0.123    -1.247 f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.490    -0.757    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X173Y105       FDPE                                         f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     12.604    12.604 r  
    H19                                               0.000    12.604 r  clk_p (IN)
                         net (fo=0)                   0.000    12.604    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727    13.331 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    14.317    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.794     7.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.995     9.518    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     9.601 r  clocking1/inst/clkout2_buf/O
                         net (fo=80042, routed)       1.589    11.190    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X173Y105       FDPE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism             -0.681    10.509    
                         clock uncertainty           -0.097    10.412    
    SLICE_X173Y105       FDPE (Recov_fdpe_C_PRE)     -0.178    10.234    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         10.234    
                         arrival time                           0.757    
  -------------------------------------------------------------------
                         slack                                 10.991    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.091ns (39.295%)  route 0.141ns (60.705%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.556ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout2_buf/O
                         net (fo=80042, routed)       0.746    -0.590    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X173Y100       FDPE                                         r  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y100       FDPE (Prop_fdpe_C_Q)         0.091    -0.499 f  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=4, routed)           0.141    -0.358    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X173Y99        FDPE                                         f  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout2_buf/O
                         net (fo=80042, routed)       1.062    -0.556    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X173Y99        FDPE                                         r  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism              0.234    -0.322    
    SLICE_X173Y99        FDPE (Remov_fdpe_C_PRE)     -0.110    -0.432    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.358    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.091ns (39.295%)  route 0.141ns (60.705%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.556ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout2_buf/O
                         net (fo=80042, routed)       0.746    -0.590    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X173Y100       FDPE                                         r  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y100       FDPE (Prop_fdpe_C_Q)         0.091    -0.499 f  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=4, routed)           0.141    -0.358    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X173Y99        FDPE                                         f  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout2_buf/O
                         net (fo=80042, routed)       1.062    -0.556    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X173Y99        FDPE                                         r  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism              0.234    -0.322    
    SLICE_X173Y99        FDPE (Remov_fdpe_C_PRE)     -0.110    -0.432    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.358    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (removal check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.091ns (39.295%)  route 0.141ns (60.705%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.556ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout2_buf/O
                         net (fo=80042, routed)       0.746    -0.590    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X173Y100       FDPE                                         r  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y100       FDPE (Prop_fdpe_C_Q)         0.091    -0.499 f  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=4, routed)           0.141    -0.358    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X173Y99        FDPE                                         f  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout2_buf/O
                         net (fo=80042, routed)       1.062    -0.556    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X173Y99        FDPE                                         r  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism              0.234    -0.322    
    SLICE_X173Y99        FDPE (Remov_fdpe_C_PRE)     -0.110    -0.432    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.358    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.091ns (39.295%)  route 0.141ns (60.705%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.556ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout2_buf/O
                         net (fo=80042, routed)       0.746    -0.590    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X173Y100       FDPE                                         r  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y100       FDPE (Prop_fdpe_C_Q)         0.091    -0.499 f  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=4, routed)           0.141    -0.358    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X173Y99        FDPE                                         f  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout2_buf/O
                         net (fo=80042, routed)       1.062    -0.556    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X173Y99        FDPE                                         r  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism              0.234    -0.322    
    SLICE_X173Y99        FDPE (Remov_fdpe_C_PRE)     -0.110    -0.432    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.358    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.100ns (47.698%)  route 0.110ns (52.302%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.630ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.052ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout2_buf/O
                         net (fo=80042, routed)       0.744    -0.592    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X171Y107       FDPE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X171Y107       FDPE (Prop_fdpe_C_Q)         0.100    -0.492 f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=22, routed)          0.110    -0.382    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X172Y107       FDCE                                         f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout2_buf/O
                         net (fo=80042, routed)       0.988    -0.630    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X172Y107       FDCE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism              0.052    -0.578    
    SLICE_X172Y107       FDCE (Remov_fdce_C_CLR)     -0.050    -0.628    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.628    
                         arrival time                          -0.382    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.100ns (47.698%)  route 0.110ns (52.302%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.630ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.052ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout2_buf/O
                         net (fo=80042, routed)       0.744    -0.592    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X171Y107       FDPE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X171Y107       FDPE (Prop_fdpe_C_Q)         0.100    -0.492 f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=22, routed)          0.110    -0.382    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X172Y107       FDCE                                         f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout2_buf/O
                         net (fo=80042, routed)       0.988    -0.630    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X172Y107       FDCE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                         clock pessimism              0.052    -0.578    
    SLICE_X172Y107       FDCE (Remov_fdce_C_CLR)     -0.050    -0.628    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.628    
                         arrival time                          -0.382    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.100ns (47.698%)  route 0.110ns (52.302%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.630ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.052ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout2_buf/O
                         net (fo=80042, routed)       0.744    -0.592    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X171Y107       FDPE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X171Y107       FDPE (Prop_fdpe_C_Q)         0.100    -0.492 f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=22, routed)          0.110    -0.382    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X172Y107       FDCE                                         f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout2_buf/O
                         net (fo=80042, routed)       0.988    -0.630    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X172Y107       FDCE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/C
                         clock pessimism              0.052    -0.578    
    SLICE_X172Y107       FDCE (Remov_fdce_C_CLR)     -0.050    -0.628    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]
  -------------------------------------------------------------------
                         required time                          0.628    
                         arrival time                          -0.382    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.100ns (47.698%)  route 0.110ns (52.302%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.630ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.052ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout2_buf/O
                         net (fo=80042, routed)       0.744    -0.592    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X171Y107       FDPE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X171Y107       FDPE (Prop_fdpe_C_Q)         0.100    -0.492 f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=22, routed)          0.110    -0.382    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X172Y107       FDCE                                         f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout2_buf/O
                         net (fo=80042, routed)       0.988    -0.630    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X172Y107       FDCE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/C
                         clock pessimism              0.052    -0.578    
    SLICE_X172Y107       FDCE (Remov_fdce_C_CLR)     -0.050    -0.628    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]
  -------------------------------------------------------------------
                         required time                          0.628    
                         arrival time                          -0.382    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.118ns (52.197%)  route 0.108ns (47.803%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.529ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.032ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout2_buf/O
                         net (fo=80042, routed)       0.825    -0.511    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X176Y99        FDPE                                         r  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X176Y99        FDPE (Prop_fdpe_C_Q)         0.118    -0.393 f  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=30, routed)          0.108    -0.285    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X176Y98        FDCE                                         f  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout2_buf/O
                         net (fo=80042, routed)       1.089    -0.529    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X176Y98        FDCE                                         r  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism              0.032    -0.497    
    SLICE_X176Y98        FDCE (Remov_fdce_C_CLR)     -0.050    -0.547    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.547    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.118ns (52.197%)  route 0.108ns (47.803%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.529ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.032ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout2_buf/O
                         net (fo=80042, routed)       0.825    -0.511    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X176Y99        FDPE                                         r  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X176Y99        FDPE (Prop_fdpe_C_Q)         0.118    -0.393 f  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=30, routed)          0.108    -0.285    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X176Y98        FDCE                                         f  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout2_buf/O
                         net (fo=80042, routed)       1.089    -0.529    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X176Y98        FDCE                                         r  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]/C
                         clock pessimism              0.032    -0.497    
    SLICE_X176Y98        FDCE (Remov_fdce_C_CLR)     -0.050    -0.547    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]
  -------------------------------------------------------------------
                         required time                          0.547    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.262    





