// Seed: 1253459039
module module_0 (
    input  tri0 id_0,
    output tri1 id_1
);
  uwire id_3, id_4;
  assign module_1.id_9 = 0;
  always id_1 = id_0;
  for (id_5 = id_5; 1; id_4 = 1) wire id_6;
endmodule
module module_1 (
    output tri0 id_0,
    output tri1 id_1,
    input uwire id_2,
    input wire id_3,
    input wire id_4,
    input wand id_5,
    input tri0 id_6,
    input supply0 id_7,
    output tri0 id_8,
    input tri1 id_9,
    id_12,
    output tri id_10
);
  assign id_10 = id_4 - id_12;
  module_0 modCall_1 (
      id_5,
      id_10
  );
endmodule
