
---------- Begin Simulation Statistics ----------
final_tick                                 5411668500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  74324                       # Simulator instruction rate (inst/s)
host_mem_usage                                 676132                       # Number of bytes of host memory used
host_op_rate                                   140079                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   134.55                       # Real time elapsed on the host
host_tick_rate                               40221556                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000001                       # Number of instructions simulated
sim_ops                                      18847133                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.005412                       # Number of seconds simulated
sim_ticks                                  5411668500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  12136905                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  5856473                       # number of cc regfile writes
system.cpu.committedInsts                    10000001                       # Number of Instructions Simulated
system.cpu.committedOps                      18847133                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.082334                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.082334                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                    529817                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   290911                       # number of floating regfile writes
system.cpu.idleCycles                           86420                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                70119                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  2188737                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.844225                       # Inst execution rate
system.cpu.iew.exec_refs                      4063069                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1656813                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  875357                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               2457798                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 55                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              4726                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              1707710                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            20600245                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               2406256                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            165261                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              19960670                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   6837                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                704667                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  60404                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                718380                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            202                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        47213                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          22906                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  22597376                       # num instructions consuming a value
system.cpu.iew.wb_count                      19896666                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.610259                       # average fanout of values written-back
system.cpu.iew.wb_producers                  13790255                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.838311                       # insts written-back per cycle
system.cpu.iew.wb_sent                       19927739                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 30891535                       # number of integer regfile reads
system.cpu.int_regfile_writes                15939956                       # number of integer regfile writes
system.cpu.ipc                               0.923929                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.923929                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            199749      0.99%      0.99% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              15383745     76.44%     77.43% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                86312      0.43%     77.86% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                117615      0.58%     78.44% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               42828      0.21%     78.66% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     78.66% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.00%     78.66% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     78.66% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     78.66% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     78.66% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     78.66% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     78.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  462      0.00%     78.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                22739      0.11%     78.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   20      0.00%     78.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                33265      0.17%     78.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              121462      0.60%     79.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     79.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     79.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                292      0.00%     79.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     79.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     79.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     79.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     79.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               4      0.00%     79.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     79.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     79.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              2      0.00%     79.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     79.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     79.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     79.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     79.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     79.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     79.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     79.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     79.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     79.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     79.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     79.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     79.54% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              2348366     11.67%     91.21% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1528913      7.60%     98.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           90245      0.45%     99.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         149881      0.74%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               20125932                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  500114                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              988889                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       470581                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             599691                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      301681                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.014990                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  250123     82.91%     82.91% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     82.91% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     82.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     82.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     82.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     82.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     82.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     82.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     82.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     82.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     82.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     82.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     82.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     13      0.00%     82.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      2      0.00%     82.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    995      0.33%     83.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   173      0.06%     83.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     83.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     83.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     83.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     83.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     83.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     83.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     83.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     83.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     83.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     83.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     83.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     83.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     83.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     83.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     83.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     83.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     83.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     83.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     83.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     83.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     83.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     83.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     83.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     83.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     83.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     83.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     83.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     83.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     83.30% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  23111      7.66%     90.96% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 16263      5.39%     96.35% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead               359      0.12%     96.47% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite            10642      3.53%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               19727750                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           50312080                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     19426085                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          21753843                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   20600120                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  20125932                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 125                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         1753100                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             10507                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             59                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      2351894                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      10736918                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.874461                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.367904                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             5433260     50.60%     50.60% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              775365      7.22%     57.83% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              912442      8.50%     66.32% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              940001      8.75%     75.08% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              758720      7.07%     82.14% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              634581      5.91%     88.05% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              695977      6.48%     94.54% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              370543      3.45%     97.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              216029      2.01%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        10736918                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.859494                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads             69418                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            15099                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              2457798                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1707710                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 8429993                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.numCycles                         10823338                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                             925                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    54                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        30271                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         69263                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           31                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            4                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        60866                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          574                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       122751                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            578                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                 2449654                       # Number of BP lookups
system.cpu.branchPred.condPredicted           1994029                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             70898                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              1071367                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  945831                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             88.282633                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  123475                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  9                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           58810                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              50711                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             8099                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          460                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts         1744353                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              66                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             59463                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     10481789                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.798084                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.658585                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0         5806093     55.39%     55.39% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1         1093590     10.43%     65.83% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2          550113      5.25%     71.07% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3          948397      9.05%     80.12% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          245376      2.34%     82.46% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5          356767      3.40%     85.87% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6          309780      2.96%     88.82% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7          189277      1.81%     90.63% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8          982396      9.37%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     10481789                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             10000001                       # Number of instructions committed
system.cpu.commit.opsCommitted               18847133                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                     3855806                       # Number of memory references committed
system.cpu.commit.loads                       2239682                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                          32                       # Number of memory barriers committed
system.cpu.commit.branches                    2096089                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                     432909                       # Number of committed floating point instructions.
system.cpu.commit.integer                    18491276                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                105987                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass       186599      0.99%      0.99% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     14415807     76.49%     77.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult        83587      0.44%     77.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv       113626      0.60%     78.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd        42444      0.23%     78.75% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     78.75% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           32      0.00%     78.75% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     78.75% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     78.75% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     78.75% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     78.75% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     78.75% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd          398      0.00%     78.75% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     78.75% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu        11366      0.06%     78.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           20      0.00%     78.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        23970      0.13%     78.94% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc       113367      0.60%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift          105      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            4      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            2      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead      2173523     11.53%     91.07% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      1467717      7.79%     98.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead        66159      0.35%     99.21% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite       148407      0.79%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     18847133                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples        982396                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data      3485949                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3485949                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      3485949                       # number of overall hits
system.cpu.dcache.overall_hits::total         3485949                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        69890                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          69890                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        69890                       # number of overall misses
system.cpu.dcache.overall_misses::total         69890                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   4405978499                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   4405978499                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   4405978499                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   4405978499                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      3555839                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3555839                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      3555839                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3555839                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.019655                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.019655                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.019655                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.019655                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 63041.615381                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 63041.615381                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 63041.615381                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 63041.615381                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        16698                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               394                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    42.380711                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        40511                       # number of writebacks
system.cpu.dcache.writebacks::total             40511                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        25194                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        25194                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        25194                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        25194                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        44696                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        44696                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        44696                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        44696                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   3128300499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3128300499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   3128300499                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3128300499                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.012570                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012570                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.012570                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.012570                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 69990.614350                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 69990.614350                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 69990.614350                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 69990.614350                       # average overall mshr miss latency
system.cpu.dcache.replacements                  44181                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1904856                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1904856                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        34857                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         34857                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1900424000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1900424000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1939713                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1939713                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.017970                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.017970                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 54520.584101                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 54520.584101                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        22642                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        22642                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        12215                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        12215                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    703069000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    703069000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.006297                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.006297                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 57557.838723                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 57557.838723                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1581093                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1581093                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        35033                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        35033                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   2505554499                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2505554499                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1616126                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1616126                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.021677                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.021677                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 71519.838409                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 71519.838409                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         2552                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         2552                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        32481                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        32481                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   2425231499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2425231499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.020098                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.020098                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 74666.158647                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 74666.158647                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   5411668500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           509.334636                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3530645                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             44693                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             78.997718                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   509.334636                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.994794                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.994794                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           74                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          333                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           75                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           30                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           7156371                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          7156371                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5411668500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                  2047619                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles               5282782                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   3047961                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                298152                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                  60404                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved               922034                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                 11671                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               21313895                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                 62273                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                     2407900                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     1656817                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           724                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         18314                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5411668500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   5411668500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5411668500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles            2275282                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       11691208                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     2449654                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            1120017                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                       8387165                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  144124                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  315                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          2072                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles            9                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                   1809011                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                 24245                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples           10736918                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              2.052999                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.183082                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                  7056778     65.72%     65.72% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                   162961      1.52%     67.24% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                   387932      3.61%     70.86% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   315470      2.94%     73.79% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   226890      2.11%     75.91% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                   240644      2.24%     78.15% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                   263463      2.45%     80.60% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   196150      1.83%     82.43% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                  1886630     17.57%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             10736918                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.226331                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.080185                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst      1791416                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1791416                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1791416                       # number of overall hits
system.cpu.icache.overall_hits::total         1791416                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        17594                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          17594                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        17594                       # number of overall misses
system.cpu.icache.overall_misses::total         17594                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    324133000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    324133000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    324133000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    324133000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1809010                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1809010                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1809010                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1809010                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.009726                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.009726                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.009726                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.009726                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 18422.928271                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 18422.928271                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 18422.928271                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 18422.928271                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          423                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 7                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    60.428571                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        16683                       # number of writebacks
system.cpu.icache.writebacks::total             16683                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          403                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          403                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          403                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          403                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst        17191                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        17191                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        17191                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        17191                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    285150500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    285150500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    285150500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    285150500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.009503                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.009503                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.009503                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.009503                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 16587.196789                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 16587.196789                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 16587.196789                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 16587.196789                       # average overall mshr miss latency
system.cpu.icache.replacements                  16683                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1791416                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1791416                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        17594                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         17594                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    324133000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    324133000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1809010                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1809010                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.009726                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.009726                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 18422.928271                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 18422.928271                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          403                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          403                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        17191                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        17191                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    285150500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    285150500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.009503                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.009503                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 16587.196789                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 16587.196789                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   5411668500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           502.079434                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1808607                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             17191                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            105.206620                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   502.079434                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.980624                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.980624                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          505                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          501                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.986328                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3635211                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3635211                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5411668500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     1809335                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           456                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5411668500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   5411668500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5411668500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                      462396                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                  218114                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                 4878                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 202                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                  91585                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                 5258                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    291                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON   5411668500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                  60404                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  2216413                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 1709286                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2619                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   3170007                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               3578189                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               21036518                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  9727                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 130270                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    842                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                3399190                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents              17                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands            23408110                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                    55377133                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 32783623                       # Number of integer rename lookups
system.cpu.rename.fpLookups                    603433                       # Number of floating rename lookups
system.cpu.rename.committedMaps              20863668                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                  2544404                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      43                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  22                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   1710422                       # count of insts added to the skid buffer
system.cpu.rob.reads                         30080830                       # The number of ROB reads
system.cpu.rob.writes                        41439803                       # The number of ROB writes
system.cpu.thread_0.numInsts                 10000001                       # Number of Instructions committed
system.cpu.thread_0.numOps                   18847133                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                15846                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 7042                       # number of demand (read+write) hits
system.l2.demand_hits::total                    22888                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst               15846                       # number of overall hits
system.l2.overall_hits::.cpu.data                7042                       # number of overall hits
system.l2.overall_hits::total                   22888                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1342                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              37651                       # number of demand (read+write) misses
system.l2.demand_misses::total                  38993                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1342                       # number of overall misses
system.l2.overall_misses::.cpu.data             37651                       # number of overall misses
system.l2.overall_misses::total                 38993                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     92675500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   2985348500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3078024000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     92675500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   2985348500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3078024000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst            17188                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            44693                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                61881                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst           17188                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           44693                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               61881                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.078078                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.842436                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.630129                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.078078                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.842436                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.630129                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 69057.749627                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 79290.018857                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 78937.860642                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 69057.749627                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 79290.018857                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 78937.860642                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               27399                       # number of writebacks
system.l2.writebacks::total                     27399                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          1341                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         37651                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             38992                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1341                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        37651                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            38992                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     78911500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   2601894250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2680805750                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     78911500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   2601894250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2680805750                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.078020                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.842436                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.630113                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.078020                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.842436                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.630113                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 58845.264728                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 69105.581525                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 68752.712095                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 58845.264728                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 69105.581525                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 68752.712095                       # average overall mshr miss latency
system.l2.replacements                          30845                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        40511                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            40511                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        40511                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        40511                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        16683                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            16683                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        16683                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        16683                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            2                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             2                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.cpu.data                3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    3                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.cpu.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                3                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data              3693                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  3693                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           28790                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               28790                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   2336681000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2336681000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         32483                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             32483                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.886310                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.886310                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 81162.938520                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 81162.938520                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        28790                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          28790                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   2043676500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2043676500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.886310                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.886310                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 70985.637374                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70985.637374                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst          15846                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              15846                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1342                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1342                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     92675500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     92675500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst        17188                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          17188                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.078078                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.078078                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 69057.749627                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 69057.749627                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1341                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1341                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     78911500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     78911500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.078020                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.078020                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 58845.264728                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 58845.264728                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          3349                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              3349                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         8861                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            8861                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    648667500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    648667500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        12210                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         12210                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.725717                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.725717                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 73204.773728                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 73204.773728                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         8861                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         8861                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    558217750                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    558217750                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.725717                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.725717                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 62997.150434                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 62997.150434                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   5411668500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7658.729873                       # Cycle average of tags in use
system.l2.tags.total_refs                      122724                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     39037                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.143787                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       8.854442                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       250.584621                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7399.290809                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001081                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.030589                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.903234                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.934904                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           65                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          610                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         5892                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1625                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1020853                       # Number of tag accesses
system.l2.tags.data_accesses                  1020853                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5411668500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     27399.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1341.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     37651.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000782653250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1673                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1673                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              104426                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              25717                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       38992                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      27399                       # Number of write requests accepted
system.mem_ctrls.readBursts                     38992                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    27399                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.12                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.35                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 38992                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                27399                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   31342                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    6617                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     939                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      85                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    293                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    296                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1448                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1659                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1686                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1680                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1680                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1682                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1677                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1677                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1683                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1705                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1714                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1721                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1686                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1674                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1673                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         1673                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      23.301853                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     17.446151                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    173.692437                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          1668     99.70%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            3      0.18%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            1      0.06%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6912-7167            1      0.06%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1673                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1673                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.362224                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.344287                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.787345                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1377     82.31%     82.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      0.06%     82.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              280     16.74%     99.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               15      0.90%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1673                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 2495488                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1753536                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    461.13                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    324.03                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    5411408000                       # Total gap between requests
system.mem_ctrls.avgGap                      81508.16                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        85824                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      2409664                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      1751936                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 15859064.538044042885                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 445271915.676283538342                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 323733059.406724572182                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1341                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        37651                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        27399                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     34658500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   1359407000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 120969469250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     25845.26                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     36105.47                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   4415105.27                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        85824                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      2409664                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       2495488                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        85824                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        85824                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      1753536                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      1753536                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         1341                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        37651                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          38992                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        27399                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         27399                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     15859065                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    445271916                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        461130980                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     15859065                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     15859065                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    324028717                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       324028717                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    324028717                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     15859065                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    445271916                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       785159697                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                38992                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               27374                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         2324                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         2382                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         2545                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         2366                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         2516                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         2598                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         2335                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         2505                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         2444                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         2399                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         2351                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         2375                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         2579                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         2439                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         2451                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         2383                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         1609                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         1589                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         1830                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         1717                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         1763                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         1733                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         1659                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         1792                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         1769                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         1719                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         1681                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         1652                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         1784                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         1715                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         1660                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         1702                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               662965500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             194960000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1394065500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                17002.60                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           35752.60                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               19077                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              14630                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            48.93                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           53.44                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        32659                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   130.053706                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    96.533826                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   143.537309                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        21347     65.36%     65.36% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         7137     21.85%     87.22% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         1849      5.66%     92.88% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          938      2.87%     95.75% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          666      2.04%     97.79% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          314      0.96%     98.75% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          188      0.58%     99.33% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           52      0.16%     99.49% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          168      0.51%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        32659                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               2495488                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            1751936                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              461.130980                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              323.733059                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    6.13                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                3.60                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               2.53                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               50.79                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   5411668500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       117288780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        62340465                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      139736940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      71472240                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 427174800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   2384856060                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy     69794400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    3272663685                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   604.742084                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    161531750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    180651000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   5069485750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       115896480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        61600440                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      138665940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      71420040                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 427174800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   2380049820                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy     73841760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    3268649280                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   604.000278                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE    172055750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    180651000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   5058961750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   5411668500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              10202                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        27399                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2872                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28790                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28790                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         10202                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       108255                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       108255                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 108255                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      4249024                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      4249024                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 4249024                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             38992                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   38992    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               38992                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   5411668500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            44714750                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy           48740000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.9                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             29401                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        67910                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        16683                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            7116                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               3                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              3                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            32483                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           32483                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         17191                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        12210                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        51062                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       133573                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                184635                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      2167744                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      5453056                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                7620800                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           30848                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1753728                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            92732                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.006632                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.081697                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  92121     99.34%     99.34% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    607      0.65%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      4      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              92732                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   5411668500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          118569500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          25788496                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          67041000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
