{"version":"1.1.0","info":[["/home/wayne/FPGA_stuff/rc1/lab4/adder.sv",[[[[[["adder",[[4,0],[14,2]],[[4,7],[4,12]],[],["module"]],[26,0]],[[["width",[[5,2],[5,26]],[[5,16],[5,21]],["adder"],["parameter-port","int"]],["clk",[[7,2],[7,17]],[[7,14],[7,17]],["adder"],["port","logic"]],["rst",[[8,2],[8,17]],[[8,14],[8,17]],["adder"],["port","logic"]],["en",[[9,2],[9,16]],[[9,14],[9,16]],["adder"],["port","logic"]],["a",[[11,2],[11,31]],[[11,30],[11,31]],["adder"],["port","logic"]],["b",[[12,2],[12,31]],[[12,30],[12,31]],["adder"],["port","logic"]],["out",[[13,2],[13,30]],[[13,27],[13,30]],["adder"],["port","logic"]]]]]]],null,0]],["/home/wayne/FPGA_stuff/rc1/lab4/address_generator.sv",[[[[[["address_generator",[[4,0],[10,2]],[[4,7],[4,24]],[],["module"]],[36,0]],[[["clk",[[5,2],[5,17]],[[5,14],[5,17]],["address_generator"],["port","logic"]],["rst",[[6,2],[6,17]],[[6,14],[6,17]],["address_generator"],["port","logic"]],["en",[[7,2],[7,16]],[[7,14],[7,16]],["address_generator"],["port","logic"]],["addr",[[9,2],[9,25]],[[9,21],[9,25]],["address_generator"],["port","logic"]],["addr_counter",[[12,0],[12,24]],[[12,12],[12,24]],["address_generator"],["variable","logic"]],["addr_counter_next",[[13,0],[13,29]],[[13,12],[13,29]],["address_generator"],["variable","logic"]]]]]]],null,0]],["/home/wayne/FPGA_stuff/rc1/lab4/controller.sv",[[[[[["controller",[[4,0],[13,2]],[[4,7],[4,17]],[],["module"]],[68,0]],[[["width",[[5,2],[5,26]],[[5,16],[5,21]],["controller"],["parameter-port","int"]],["clk",[[7,2],[7,17]],[[7,14],[7,17]],["controller"],["port","logic"]],["rst",[[8,2],[8,17]],[[8,14],[8,17]],["controller"],["port","logic"]],["en",[[9,2],[9,16]],[[9,14],[9,16]],["controller"],["port","logic"]],["out_data",[[11,2],[11,23]],[[11,15],[11,23]],["controller"],["port","logic"]],["en_addressgen1",[[12,2],[12,29]],[[12,15],[12,29]],["controller"],["port","logic"]],["idle",[[16,2],[16,6]],[[16,2],[16,6]],["controller"],["enum_member","#AnonymousEnum0"]],["range0_to_50",[[17,2],[17,14]],[[17,2],[17,14]],["controller"],["enum_member","#AnonymousEnum0"]],["range50_to_infinity",[[18,2],[18,21]],[[18,2],[18,21]],["controller"],["enum_member","#AnonymousEnum0"]],["compute",[[19,2],[19,9]],[[19,2],[19,9]],["controller"],["enum_member","#AnonymousEnum0"]],["state_t",[[15,0],[20,10]],[[20,2],[20,9]],["controller"],["typedef","#AnonymousEnum0"]],["current_state",[[22,0],[22,21]],[[22,8],[22,21]],["controller"],["variable","state_t"]],["next_state",[[22,0],[22,33]],[[22,23],[22,33]],["controller"],["variable","current_state"]],["counter",[[24,0],[24,19]],[[24,12],[24,19]],["controller"],["variable","logic"]],["counter_next",[[25,0],[25,24]],[[25,12],[25,24]],["controller"],["variable","logic"]]]]]]],null,0]],["/home/wayne/FPGA_stuff/rc1/lab4/multiplier.sv",[[[[[["multiplier",[[4,0],[14,2]],[[4,7],[4,17]],[],["module"]],[22,0]],[[["width",[[5,2],[5,26]],[[5,16],[5,21]],["multiplier"],["parameter-port","int"]],["clk",[[7,2],[7,17]],[[7,14],[7,17]],["multiplier"],["port","logic"]],["rst",[[8,2],[8,17]],[[8,14],[8,17]],["multiplier"],["port","logic"]],["en",[[9,2],[9,16]],[[9,14],[9,16]],["multiplier"],["port","logic"]],["a",[[11,2],[11,21]],[[11,20],[11,21]],["multiplier"],["port","logic"]],["b",[[12,2],[12,21]],[[12,20],[12,21]],["multiplier"],["port","logic"]],["out",[[13,2],[13,25]],[[13,22],[13,25]],["multiplier"],["port","logic"]]]]]]],null,0]],["/home/wayne/FPGA_stuff/rc1/lab4/reg.sv",[[[[[["reg_lmao",[[4,0],[10,2]],[[4,7],[4,15]],[],["module"]],[22,0]],[[["width",[[5,2],[5,26]],[[5,16],[5,21]],["reg_lmao"],["parameter-port","int"]],["clk",[[7,2],[7,17]],[[7,14],[7,17]],["reg_lmao"],["port","logic"]],["rst",[[7,19],[7,22]],[[7,19],[7,22]],["reg_lmao"],["port","clk"]],["en",[[7,24],[7,26]],[[7,24],[7,26]],["reg_lmao"],["port","rst"]],["d",[[8,2],[8,31]],[[8,30],[8,31]],["reg_lmao"],["port","logic"]],["q",[[9,2],[9,32]],[[9,31],[9,32]],["reg_lmao"],["port","logic"]]]]]]],null,0]],["/home/wayne/FPGA_stuff/rc1/lab4/testbenches/adder_tb.sv",[[[[[["adder_tb",[[4,0],[4,18]],[[4,7],[4,15]],[],["module"]],[68,0]],[[["t_clk1",[[6,2],[6,14]],[[6,8],[6,14]],["adder_tb"],["variable","logic"]],["clk1_en",[[7,2],[7,15]],[[7,8],[7,15]],["adder_tb"],["variable","logic"]],["t_clk2",[[8,2],[8,14]],[[8,8],[8,14]],["adder_tb"],["variable","logic"]],["clk2_en",[[9,2],[9,15]],[[9,8],[9,15]],["adder_tb"],["variable","logic"]],["t_clk3",[[10,2],[10,14]],[[10,8],[10,14]],["adder_tb"],["variable","logic"]],["clk3_en",[[11,2],[11,15]],[[11,8],[11,15]],["adder_tb"],["variable","logic"]],["t_rst",[[14,2],[14,13]],[[14,8],[14,13]],["adder_tb"],["variable","logic"]],["t_en",[[15,2],[15,12]],[[15,8],[15,12]],["adder_tb"],["variable","logic"]],["t_dataout",[[18,2],[18,23]],[[18,14],[18,23]],["adder_tb"],["variable","wire"]],["t_a",[[21,2],[21,18]],[[21,15],[21,18]],["adder_tb"],["variable","logic"]],["t_b",[[22,2],[22,18]],[[22,15],[22,18]],["adder_tb"],["variable","logic"]],["dut",[[24,0],[33,3]],[[24,6],[24,9]],["adder_tb"],["instance","adder"]]]]]]],null,0]],["/home/wayne/FPGA_stuff/rc1/lab4/testbenches/address_generator_tb.sv",[[[[[["address_generator_tb",[[4,0],[4,30]],[[4,7],[4,27]],[],["module"]],[69,0]],[[["t_clk1",[[6,2],[6,14]],[[6,8],[6,14]],["address_generator_tb"],["variable","logic"]],["clk1_en",[[7,2],[7,15]],[[7,8],[7,15]],["address_generator_tb"],["variable","logic"]],["t_clk2",[[8,2],[8,14]],[[8,8],[8,14]],["address_generator_tb"],["variable","logic"]],["clk2_en",[[9,2],[9,15]],[[9,8],[9,15]],["address_generator_tb"],["variable","logic"]],["t_clk3",[[10,2],[10,14]],[[10,8],[10,14]],["address_generator_tb"],["variable","logic"]],["clk3_en",[[11,2],[11,15]],[[11,8],[11,15]],["address_generator_tb"],["variable","logic"]],["t_rst",[[14,2],[14,13]],[[14,8],[14,13]],["address_generator_tb"],["variable","logic"]],["t_en",[[15,2],[15,12]],[[15,8],[15,12]],["address_generator_tb"],["variable","logic"]],["t_dataout",[[18,2],[18,22]],[[18,13],[18,22]],["address_generator_tb"],["variable","wire"]],["t_datain",[[21,2],[21,23]],[[21,15],[21,23]],["address_generator_tb"],["variable","logic"]],["dut",[[29,2],[36,3]],[[29,20],[29,23]],["address_generator_tb"],["instance","address_generator"]]]]]]],null,0]],["/home/wayne/FPGA_stuff/rc1/lab4/testbenches/multiplier_tb.sv",[[[[[["multiplier_tb",[[4,0],[4,23]],[[4,7],[4,20]],[],["module"]],[60,0]],[[["t_clk1",[[6,2],[6,14]],[[6,8],[6,14]],["multiplier_tb"],["variable","logic"]],["clk1_en",[[7,2],[7,15]],[[7,8],[7,15]],["multiplier_tb"],["variable","logic"]],["t_clk2",[[8,2],[8,14]],[[8,8],[8,14]],["multiplier_tb"],["variable","logic"]],["clk2_en",[[9,2],[9,15]],[[9,8],[9,15]],["multiplier_tb"],["variable","logic"]],["t_clk3",[[10,2],[10,14]],[[10,8],[10,14]],["multiplier_tb"],["variable","logic"]],["clk3_en",[[11,2],[11,15]],[[11,8],[11,15]],["multiplier_tb"],["variable","logic"]],["t_rst",[[14,2],[14,13]],[[14,8],[14,13]],["multiplier_tb"],["variable","logic"]],["t_en",[[15,2],[15,12]],[[15,8],[15,12]],["multiplier_tb"],["variable","logic"]],["t_dataout",[[18,2],[18,23]],[[18,14],[18,23]],["multiplier_tb"],["variable","wire"]],["t_a",[[21,2],[21,17]],[[21,14],[21,17]],["multiplier_tb"],["variable","logic"]],["t_b",[[22,2],[22,17]],[[22,14],[22,17]],["multiplier_tb"],["variable","logic"]],["dut",[[24,2],[32,3]],[[24,13],[24,16]],["multiplier_tb"],["instance","multiplier"]]]]]]],null,0]],["/home/wayne/FPGA_stuff/rc1/lab4/testbenches/reg_tb.sv",[[[[[["reg_tb",[[4,0],[4,16]],[[4,7],[4,13]],[],["module"]],[70,0]],[[["t_clk1",[[6,2],[6,14]],[[6,8],[6,14]],["reg_tb"],["variable","logic"]],["clk1_en",[[7,2],[7,15]],[[7,8],[7,15]],["reg_tb"],["variable","logic"]],["t_clk2",[[8,2],[8,14]],[[8,8],[8,14]],["reg_tb"],["variable","logic"]],["clk2_en",[[9,2],[9,15]],[[9,8],[9,15]],["reg_tb"],["variable","logic"]],["t_clk3",[[10,2],[10,14]],[[10,8],[10,14]],["reg_tb"],["variable","logic"]],["clk3_en",[[11,2],[11,15]],[[11,8],[11,15]],["reg_tb"],["variable","logic"]],["t_rst",[[14,2],[14,13]],[[14,8],[14,13]],["reg_tb"],["variable","logic"]],["t_en",[[15,2],[15,12]],[[15,8],[15,12]],["reg_tb"],["variable","logic"]],["t_dataout",[[18,2],[18,23]],[[18,14],[18,23]],["reg_tb"],["variable","wire"]],["t_datain",[[21,2],[21,23]],[[21,15],[21,23]],["reg_tb"],["variable","logic"]],["dut",[[29,2],[36,3]],[[29,11],[29,14]],["reg_tb"],["instance","reg_lmao"]]]]]]],null,0]],["/home/wayne/FPGA_stuff/rc1/lab4/testbenches/template.sv",[[[[[["template_tb",[[4,0],[4,21]],[[4,7],[4,18]],[],["module"]],[62,0]],[[["t_clk1",[[6,2],[6,14]],[[6,8],[6,14]],["template_tb"],["variable","logic"]],["clk1_en",[[7,2],[7,15]],[[7,8],[7,15]],["template_tb"],["variable","logic"]],["t_clk2",[[8,2],[8,14]],[[8,8],[8,14]],["template_tb"],["variable","logic"]],["clk2_en",[[9,2],[9,15]],[[9,8],[9,15]],["template_tb"],["variable","logic"]],["t_clk3",[[10,2],[10,14]],[[10,8],[10,14]],["template_tb"],["variable","logic"]],["clk3_en",[[11,2],[11,15]],[[11,8],[11,15]],["template_tb"],["variable","logic"]],["t_rst",[[14,2],[14,13]],[[14,8],[14,13]],["template_tb"],["variable","logic"]],["t_en",[[15,2],[15,12]],[[15,8],[15,12]],["template_tb"],["variable","logic"]],["t_dataout",[[18,2],[18,23]],[[18,14],[18,23]],["template_tb"],["variable","wire"]],["t_datain",[[21,2],[21,23]],[[21,15],[21,23]],["template_tb"],["variable","logic"]],["dut",[[29,2],[36,3]],[[29,7],[29,10]],["template_tb"],["instance","test"]]]]]]],null,0]],["/home/wayne/FPGA_stuff/rc1/lab4/testbenches/toplevel_tb.sv",[[[[[["template_tb",[[4,0],[4,21]],[[4,7],[4,18]],[],["module"]],[62,0]],[[["t_clk1",[[6,2],[6,14]],[[6,8],[6,14]],["template_tb"],["variable","logic"]],["clk1_en",[[7,2],[7,15]],[[7,8],[7,15]],["template_tb"],["variable","logic"]],["t_clk2",[[8,2],[8,14]],[[8,8],[8,14]],["template_tb"],["variable","logic"]],["clk2_en",[[9,2],[9,15]],[[9,8],[9,15]],["template_tb"],["variable","logic"]],["t_clk3",[[10,2],[10,14]],[[10,8],[10,14]],["template_tb"],["variable","logic"]],["clk3_en",[[11,2],[11,15]],[[11,8],[11,15]],["template_tb"],["variable","logic"]],["t_rst",[[14,2],[14,13]],[[14,8],[14,13]],["template_tb"],["variable","logic"]],["t_en",[[15,2],[15,12]],[[15,8],[15,12]],["template_tb"],["variable","logic"]],["t_dataout",[[18,2],[18,22]],[[18,13],[18,22]],["template_tb"],["variable","wire"]],["t_datain",[[21,2],[21,23]],[[21,15],[21,23]],["template_tb"],["variable","logic"]],["dut",[[29,2],[35,3]],[[29,11],[29,14]],["template_tb"],["instance","toplevel"]]]]]]],null,0]],["/home/wayne/FPGA_stuff/rc1/lab4/toplevel.sv",[[[[[["toplevel",[[4,0],[14,2]],[[4,7],[4,15]],[],["module"]],[116,0]],[[["clk_hifreq",[[5,2],[5,24]],[[5,14],[5,24]],["toplevel"],["port","logic"]],["rst",[[6,2],[6,17]],[[6,14],[6,17]],["toplevel"],["port","logic"]],["en",[[7,2],[7,16]],[[7,14],[7,16]],["toplevel"],["port","logic"]],["in1",[[9,2],[9,23]],[[9,20],[9,23]],["toplevel"],["port","logic"]],["in2",[[10,2],[10,23]],[[10,20],[10,23]],["toplevel"],["port","logic"]],["in3",[[11,2],[11,23]],[[11,20],[11,23]],["toplevel"],["port","logic"]],["in4",[[12,2],[12,23]],[[12,20],[12,23]],["toplevel"],["port","logic"]],["outdata",[[13,2],[13,29]],[[13,22],[13,29]],["toplevel"],["port","logic"]],["wire_reg_in1",[[17,0],[17,24]],[[17,12],[17,24]],["toplevel"],["variable","logic"]],["wire_reg_in2",[[18,0],[18,24]],[[18,12],[18,24]],["toplevel"],["variable","logic"]],["wire_reg_in3",[[19,0],[19,24]],[[19,12],[19,24]],["toplevel"],["variable","logic"]],["wire_reg_in4",[[20,0],[20,24]],[[20,12],[20,24]],["toplevel"],["variable","logic"]],["wire_reg_mult1",[[22,0],[22,27]],[[22,13],[22,27]],["toplevel"],["variable","logic"]],["wire_reg_mult2",[[23,0],[23,27]],[[23,13],[23,27]],["toplevel"],["variable","logic"]],["wire_en",[[25,0],[25,13]],[[25,6],[25,13]],["toplevel"],["variable","logic"]],["wire_addr",[[26,0],[26,21]],[[26,12],[26,21]],["toplevel"],["variable","logic"]],["in1",[[30,0],[38,1]],[[32,2],[32,5]],["toplevel"],["instance","reg_lmao"]],["in2",[[40,0],[48,1]],[[42,2],[42,5]],["toplevel"],["instance","reg_lmao"]],["in3",[[50,0],[58,1]],[[52,2],[52,5]],["toplevel"],["instance","reg_lmao"]],["in4",[[60,0],[68,1]],[[62,2],[62,5]],["toplevel"],["instance","reg_lmao"]],["control",[[70,0],[76,1]],[[70,11],[70,18]],["toplevel"],["instance","controller"]],["addr_gen",[[78,0],[84,1]],[[78,18],[78,26]],["toplevel"],["instance","address_generator"]],["mult1",[[86,0],[93,1]],[[86,11],[86,16]],["toplevel"],["instance","multiplier"]],["mult2",[[95,0],[102,1]],[[95,11],[95,16]],["toplevel"],["instance","multiplier"]],["add1",[[104,0],[111,1]],[[104,6],[104,10]],["toplevel"],["instance","adder"]]]]]]],null,0]]]}