
*** Running vivado
    with args -log CPU31.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source CPU31.tcl


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source CPU31.tcl -notrace
Command: synth_design -top CPU31 -part xc7a35tcpg236-2L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3044 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 442.441 ; gain = 96.875
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'CPU31' [C:/Users/ugnjhjf/Desktop/COMP_P/Computer_Organization_CPU_Design/Vivado/31CPU_new/31CPU_new.srcs/sources_1/new/CPU31.v:1]
INFO: [Synth 8-6157] synthesizing module 'NPC' [C:/Users/ugnjhjf/Desktop/COMP_P/Computer_Organization_CPU_Design/Vivado/31CPU_new/31CPU_new.srcs/sources_1/new/NPC.v:23]
INFO: [Synth 8-6155] done synthesizing module 'NPC' (1#1) [C:/Users/ugnjhjf/Desktop/COMP_P/Computer_Organization_CPU_Design/Vivado/31CPU_new/31CPU_new.srcs/sources_1/new/NPC.v:23]
INFO: [Synth 8-6157] synthesizing module 'PC' [C:/Users/ugnjhjf/Desktop/COMP_P/Computer_Organization_CPU_Design/Vivado/31CPU_new/31CPU_new.srcs/sources_1/new/PC.v:1]
INFO: [Synth 8-6155] done synthesizing module 'PC' (2#1) [C:/Users/ugnjhjf/Desktop/COMP_P/Computer_Organization_CPU_Design/Vivado/31CPU_new/31CPU_new.srcs/sources_1/new/PC.v:1]
INFO: [Synth 8-6157] synthesizing module 'IMEM' [C:/Users/ugnjhjf/Desktop/COMP_P/Computer_Organization_CPU_Design/Vivado/31CPU_new/31CPU_new.srcs/sources_1/new/IMEM.v:4]
INFO: [Synth 8-6157] synthesizing module 'dist_mem_gen_0' [C:/Users/ugnjhjf/Desktop/COMP_P/Computer_Organization_CPU_Design/Vivado/31CPU_new/31CPU_new.runs/synth_1/.Xil/Vivado-10008-DESKTOP-LAOKQO9/realtime/dist_mem_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dist_mem_gen_0' (3#1) [C:/Users/ugnjhjf/Desktop/COMP_P/Computer_Organization_CPU_Design/Vivado/31CPU_new/31CPU_new.runs/synth_1/.Xil/Vivado-10008-DESKTOP-LAOKQO9/realtime/dist_mem_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'IMEM' (4#1) [C:/Users/ugnjhjf/Desktop/COMP_P/Computer_Organization_CPU_Design/Vivado/31CPU_new/31CPU_new.srcs/sources_1/new/IMEM.v:4]
WARNING: [Synth 8-689] width (10) of port connection 'addr' does not match port width (11) of module 'IMEM' [C:/Users/ugnjhjf/Desktop/COMP_P/Computer_Organization_CPU_Design/Vivado/31CPU_new/31CPU_new.srcs/sources_1/new/CPU31.v:36]
INFO: [Synth 8-6157] synthesizing module 'CU' [C:/Users/ugnjhjf/Desktop/COMP_P/Computer_Organization_CPU_Design/Vivado/31CPU_new/31CPU_new.srcs/sources_1/new/CU.v:1]
WARNING: [Synth 8-3848] Net im_read in module/entity CU does not have driver. [C:/Users/ugnjhjf/Desktop/COMP_P/Computer_Organization_CPU_Design/Vivado/31CPU_new/31CPU_new.srcs/sources_1/new/CU.v:8]
INFO: [Synth 8-6155] done synthesizing module 'CU' (5#1) [C:/Users/ugnjhjf/Desktop/COMP_P/Computer_Organization_CPU_Design/Vivado/31CPU_new/31CPU_new.srcs/sources_1/new/CU.v:1]
WARNING: [Synth 8-350] instance 'control' of module 'CU' requires 13 connections, but only 3 given [C:/Users/ugnjhjf/Desktop/COMP_P/Computer_Organization_CPU_Design/Vivado/31CPU_new/31CPU_new.srcs/sources_1/new/CPU31.v:41]
INFO: [Synth 8-6157] synthesizing module 'RegFile' [C:/Users/ugnjhjf/Desktop/COMP_P/Computer_Organization_CPU_Design/Vivado/31CPU_new/31CPU_new.srcs/sources_1/new/RegFile.v:1]
INFO: [Synth 8-6155] done synthesizing module 'RegFile' (6#1) [C:/Users/ugnjhjf/Desktop/COMP_P/Computer_Organization_CPU_Design/Vivado/31CPU_new/31CPU_new.srcs/sources_1/new/RegFile.v:1]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/ugnjhjf/Desktop/COMP_P/Computer_Organization_CPU_Design/Vivado/31CPU_new/31CPU_new.srcs/sources_1/new/ALU.v:1]
	Parameter ADD bound to: 5'b00000 
	Parameter ADDU bound to: 5'b00001 
	Parameter SUB bound to: 5'b00010 
	Parameter SUBU bound to: 5'b00011 
	Parameter AND bound to: 5'b00100 
	Parameter OR bound to: 5'b00101 
	Parameter XOR bound to: 5'b00110 
	Parameter NOR bound to: 5'b00111 
	Parameter SLT bound to: 5'b01000 
	Parameter SLTU bound to: 5'b01001 
	Parameter SLL bound to: 5'b01010 
	Parameter SRL bound to: 5'b01011 
	Parameter SRA bound to: 5'b01100 
	Parameter SLLV bound to: 5'b01101 
	Parameter SRLV bound to: 5'b01110 
	Parameter SRAV bound to: 5'b01111 
	Parameter LUI bound to: 5'b10000 
INFO: [Synth 8-6155] done synthesizing module 'ALU' (7#1) [C:/Users/ugnjhjf/Desktop/COMP_P/Computer_Organization_CPU_Design/Vivado/31CPU_new/31CPU_new.srcs/sources_1/new/ALU.v:1]
INFO: [Synth 8-6155] done synthesizing module 'CPU31' (8#1) [C:/Users/ugnjhjf/Desktop/COMP_P/Computer_Organization_CPU_Design/Vivado/31CPU_new/31CPU_new.srcs/sources_1/new/CPU31.v:1]
WARNING: [Synth 8-3331] design CU has unconnected port im_read
WARNING: [Synth 8-3331] design CU has unconnected port clk_in
WARNING: [Synth 8-3331] design CU has unconnected port reset
WARNING: [Synth 8-3331] design CU has unconnected port funct[5]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 497.078 ; gain = 151.512
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 497.078 ; gain = 151.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 497.078 ; gain = 151.512
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-2L
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/ugnjhjf/Desktop/COMP_P/Computer_Organization_CPU_Design/Vivado/31CPU_new/31CPU_new.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0/dist_mem_gen_0_in_context.xdc] for cell 'imem/instr_mem'
Finished Parsing XDC File [c:/Users/ugnjhjf/Desktop/COMP_P/Computer_Organization_CPU_Design/Vivado/31CPU_new/31CPU_new.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0/dist_mem_gen_0_in_context.xdc] for cell 'imem/instr_mem'
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 821.281 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 821.281 ; gain = 475.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-2L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 821.281 ; gain = 475.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for imem/instr_mem. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 821.281 ; gain = 475.715
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "mem_to_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dm_write" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_dst" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "alu_src" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_write" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "branch" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "zero" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 821.281 ; gain = 475.715
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
	   3 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     33 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 33    
+---Muxes : 
	  12 Input     33 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 1     
	  18 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 32    
	  18 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module NPC 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module PC 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module CU 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      5 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 6     
Module RegFile 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 32    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 32    
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
	   3 Input     33 Bit       Adders := 1     
+---XORs : 
	   2 Input     33 Bit         XORs := 1     
+---Muxes : 
	  12 Input     33 Bit        Muxes := 1     
	  18 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	  18 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_64/\pc_reg/addr_out_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_64/\pc_reg/addr_out_reg[1] )
WARNING: [Synth 8-3332] Sequential element (regfile/array_reg_reg[31][31]) is unused and will be removed from module CPU31.
WARNING: [Synth 8-3332] Sequential element (regfile/array_reg_reg[31][30]) is unused and will be removed from module CPU31.
WARNING: [Synth 8-3332] Sequential element (regfile/array_reg_reg[31][29]) is unused and will be removed from module CPU31.
WARNING: [Synth 8-3332] Sequential element (regfile/array_reg_reg[31][28]) is unused and will be removed from module CPU31.
WARNING: [Synth 8-3332] Sequential element (regfile/array_reg_reg[31][27]) is unused and will be removed from module CPU31.
WARNING: [Synth 8-3332] Sequential element (regfile/array_reg_reg[31][26]) is unused and will be removed from module CPU31.
WARNING: [Synth 8-3332] Sequential element (regfile/array_reg_reg[31][25]) is unused and will be removed from module CPU31.
WARNING: [Synth 8-3332] Sequential element (regfile/array_reg_reg[31][24]) is unused and will be removed from module CPU31.
WARNING: [Synth 8-3332] Sequential element (regfile/array_reg_reg[31][23]) is unused and will be removed from module CPU31.
WARNING: [Synth 8-3332] Sequential element (regfile/array_reg_reg[31][22]) is unused and will be removed from module CPU31.
WARNING: [Synth 8-3332] Sequential element (regfile/array_reg_reg[31][21]) is unused and will be removed from module CPU31.
WARNING: [Synth 8-3332] Sequential element (regfile/array_reg_reg[31][20]) is unused and will be removed from module CPU31.
WARNING: [Synth 8-3332] Sequential element (regfile/array_reg_reg[31][19]) is unused and will be removed from module CPU31.
WARNING: [Synth 8-3332] Sequential element (regfile/array_reg_reg[31][18]) is unused and will be removed from module CPU31.
WARNING: [Synth 8-3332] Sequential element (regfile/array_reg_reg[31][17]) is unused and will be removed from module CPU31.
WARNING: [Synth 8-3332] Sequential element (regfile/array_reg_reg[31][16]) is unused and will be removed from module CPU31.
WARNING: [Synth 8-3332] Sequential element (regfile/array_reg_reg[31][15]) is unused and will be removed from module CPU31.
WARNING: [Synth 8-3332] Sequential element (regfile/array_reg_reg[31][14]) is unused and will be removed from module CPU31.
WARNING: [Synth 8-3332] Sequential element (regfile/array_reg_reg[31][13]) is unused and will be removed from module CPU31.
WARNING: [Synth 8-3332] Sequential element (regfile/array_reg_reg[31][12]) is unused and will be removed from module CPU31.
WARNING: [Synth 8-3332] Sequential element (regfile/array_reg_reg[31][11]) is unused and will be removed from module CPU31.
WARNING: [Synth 8-3332] Sequential element (regfile/array_reg_reg[31][10]) is unused and will be removed from module CPU31.
WARNING: [Synth 8-3332] Sequential element (regfile/array_reg_reg[31][9]) is unused and will be removed from module CPU31.
WARNING: [Synth 8-3332] Sequential element (regfile/array_reg_reg[31][8]) is unused and will be removed from module CPU31.
WARNING: [Synth 8-3332] Sequential element (regfile/array_reg_reg[31][7]) is unused and will be removed from module CPU31.
WARNING: [Synth 8-3332] Sequential element (regfile/array_reg_reg[31][6]) is unused and will be removed from module CPU31.
WARNING: [Synth 8-3332] Sequential element (regfile/array_reg_reg[31][5]) is unused and will be removed from module CPU31.
WARNING: [Synth 8-3332] Sequential element (regfile/array_reg_reg[31][4]) is unused and will be removed from module CPU31.
WARNING: [Synth 8-3332] Sequential element (regfile/array_reg_reg[31][3]) is unused and will be removed from module CPU31.
WARNING: [Synth 8-3332] Sequential element (regfile/array_reg_reg[31][2]) is unused and will be removed from module CPU31.
WARNING: [Synth 8-3332] Sequential element (regfile/array_reg_reg[31][1]) is unused and will be removed from module CPU31.
WARNING: [Synth 8-3332] Sequential element (regfile/array_reg_reg[31][0]) is unused and will be removed from module CPU31.
WARNING: [Synth 8-3332] Sequential element (regfile/array_reg_reg[30][31]) is unused and will be removed from module CPU31.
WARNING: [Synth 8-3332] Sequential element (regfile/array_reg_reg[30][30]) is unused and will be removed from module CPU31.
WARNING: [Synth 8-3332] Sequential element (regfile/array_reg_reg[30][29]) is unused and will be removed from module CPU31.
WARNING: [Synth 8-3332] Sequential element (regfile/array_reg_reg[30][28]) is unused and will be removed from module CPU31.
WARNING: [Synth 8-3332] Sequential element (regfile/array_reg_reg[30][27]) is unused and will be removed from module CPU31.
WARNING: [Synth 8-3332] Sequential element (regfile/array_reg_reg[30][26]) is unused and will be removed from module CPU31.
WARNING: [Synth 8-3332] Sequential element (regfile/array_reg_reg[30][25]) is unused and will be removed from module CPU31.
WARNING: [Synth 8-3332] Sequential element (regfile/array_reg_reg[30][24]) is unused and will be removed from module CPU31.
WARNING: [Synth 8-3332] Sequential element (regfile/array_reg_reg[30][23]) is unused and will be removed from module CPU31.
WARNING: [Synth 8-3332] Sequential element (regfile/array_reg_reg[30][22]) is unused and will be removed from module CPU31.
WARNING: [Synth 8-3332] Sequential element (regfile/array_reg_reg[30][21]) is unused and will be removed from module CPU31.
WARNING: [Synth 8-3332] Sequential element (regfile/array_reg_reg[30][20]) is unused and will be removed from module CPU31.
WARNING: [Synth 8-3332] Sequential element (regfile/array_reg_reg[30][19]) is unused and will be removed from module CPU31.
WARNING: [Synth 8-3332] Sequential element (regfile/array_reg_reg[30][18]) is unused and will be removed from module CPU31.
WARNING: [Synth 8-3332] Sequential element (regfile/array_reg_reg[30][17]) is unused and will be removed from module CPU31.
WARNING: [Synth 8-3332] Sequential element (regfile/array_reg_reg[30][16]) is unused and will be removed from module CPU31.
WARNING: [Synth 8-3332] Sequential element (regfile/array_reg_reg[30][15]) is unused and will be removed from module CPU31.
WARNING: [Synth 8-3332] Sequential element (regfile/array_reg_reg[30][14]) is unused and will be removed from module CPU31.
WARNING: [Synth 8-3332] Sequential element (regfile/array_reg_reg[30][13]) is unused and will be removed from module CPU31.
WARNING: [Synth 8-3332] Sequential element (regfile/array_reg_reg[30][12]) is unused and will be removed from module CPU31.
WARNING: [Synth 8-3332] Sequential element (regfile/array_reg_reg[30][11]) is unused and will be removed from module CPU31.
WARNING: [Synth 8-3332] Sequential element (regfile/array_reg_reg[30][10]) is unused and will be removed from module CPU31.
WARNING: [Synth 8-3332] Sequential element (regfile/array_reg_reg[30][9]) is unused and will be removed from module CPU31.
WARNING: [Synth 8-3332] Sequential element (regfile/array_reg_reg[30][8]) is unused and will be removed from module CPU31.
WARNING: [Synth 8-3332] Sequential element (regfile/array_reg_reg[30][7]) is unused and will be removed from module CPU31.
WARNING: [Synth 8-3332] Sequential element (regfile/array_reg_reg[30][6]) is unused and will be removed from module CPU31.
WARNING: [Synth 8-3332] Sequential element (regfile/array_reg_reg[30][5]) is unused and will be removed from module CPU31.
WARNING: [Synth 8-3332] Sequential element (regfile/array_reg_reg[30][4]) is unused and will be removed from module CPU31.
WARNING: [Synth 8-3332] Sequential element (regfile/array_reg_reg[30][3]) is unused and will be removed from module CPU31.
WARNING: [Synth 8-3332] Sequential element (regfile/array_reg_reg[30][2]) is unused and will be removed from module CPU31.
WARNING: [Synth 8-3332] Sequential element (regfile/array_reg_reg[30][1]) is unused and will be removed from module CPU31.
WARNING: [Synth 8-3332] Sequential element (regfile/array_reg_reg[30][0]) is unused and will be removed from module CPU31.
WARNING: [Synth 8-3332] Sequential element (regfile/array_reg_reg[29][31]) is unused and will be removed from module CPU31.
WARNING: [Synth 8-3332] Sequential element (regfile/array_reg_reg[29][30]) is unused and will be removed from module CPU31.
WARNING: [Synth 8-3332] Sequential element (regfile/array_reg_reg[29][29]) is unused and will be removed from module CPU31.
WARNING: [Synth 8-3332] Sequential element (regfile/array_reg_reg[29][28]) is unused and will be removed from module CPU31.
WARNING: [Synth 8-3332] Sequential element (regfile/array_reg_reg[29][27]) is unused and will be removed from module CPU31.
WARNING: [Synth 8-3332] Sequential element (regfile/array_reg_reg[29][26]) is unused and will be removed from module CPU31.
WARNING: [Synth 8-3332] Sequential element (regfile/array_reg_reg[29][25]) is unused and will be removed from module CPU31.
WARNING: [Synth 8-3332] Sequential element (regfile/array_reg_reg[29][24]) is unused and will be removed from module CPU31.
WARNING: [Synth 8-3332] Sequential element (regfile/array_reg_reg[29][23]) is unused and will be removed from module CPU31.
WARNING: [Synth 8-3332] Sequential element (regfile/array_reg_reg[29][22]) is unused and will be removed from module CPU31.
WARNING: [Synth 8-3332] Sequential element (regfile/array_reg_reg[29][21]) is unused and will be removed from module CPU31.
WARNING: [Synth 8-3332] Sequential element (regfile/array_reg_reg[29][20]) is unused and will be removed from module CPU31.
WARNING: [Synth 8-3332] Sequential element (regfile/array_reg_reg[29][19]) is unused and will be removed from module CPU31.
WARNING: [Synth 8-3332] Sequential element (regfile/array_reg_reg[29][18]) is unused and will be removed from module CPU31.
WARNING: [Synth 8-3332] Sequential element (regfile/array_reg_reg[29][17]) is unused and will be removed from module CPU31.
WARNING: [Synth 8-3332] Sequential element (regfile/array_reg_reg[29][16]) is unused and will be removed from module CPU31.
WARNING: [Synth 8-3332] Sequential element (regfile/array_reg_reg[29][15]) is unused and will be removed from module CPU31.
WARNING: [Synth 8-3332] Sequential element (regfile/array_reg_reg[29][14]) is unused and will be removed from module CPU31.
WARNING: [Synth 8-3332] Sequential element (regfile/array_reg_reg[29][13]) is unused and will be removed from module CPU31.
WARNING: [Synth 8-3332] Sequential element (regfile/array_reg_reg[29][12]) is unused and will be removed from module CPU31.
WARNING: [Synth 8-3332] Sequential element (regfile/array_reg_reg[29][11]) is unused and will be removed from module CPU31.
WARNING: [Synth 8-3332] Sequential element (regfile/array_reg_reg[29][10]) is unused and will be removed from module CPU31.
WARNING: [Synth 8-3332] Sequential element (regfile/array_reg_reg[29][9]) is unused and will be removed from module CPU31.
WARNING: [Synth 8-3332] Sequential element (regfile/array_reg_reg[29][8]) is unused and will be removed from module CPU31.
WARNING: [Synth 8-3332] Sequential element (regfile/array_reg_reg[29][7]) is unused and will be removed from module CPU31.
WARNING: [Synth 8-3332] Sequential element (regfile/array_reg_reg[29][6]) is unused and will be removed from module CPU31.
WARNING: [Synth 8-3332] Sequential element (regfile/array_reg_reg[29][5]) is unused and will be removed from module CPU31.
WARNING: [Synth 8-3332] Sequential element (regfile/array_reg_reg[29][4]) is unused and will be removed from module CPU31.
WARNING: [Synth 8-3332] Sequential element (regfile/array_reg_reg[29][3]) is unused and will be removed from module CPU31.
WARNING: [Synth 8-3332] Sequential element (regfile/array_reg_reg[29][2]) is unused and will be removed from module CPU31.
WARNING: [Synth 8-3332] Sequential element (regfile/array_reg_reg[29][1]) is unused and will be removed from module CPU31.
WARNING: [Synth 8-3332] Sequential element (regfile/array_reg_reg[29][0]) is unused and will be removed from module CPU31.
WARNING: [Synth 8-3332] Sequential element (regfile/array_reg_reg[28][31]) is unused and will be removed from module CPU31.
WARNING: [Synth 8-3332] Sequential element (regfile/array_reg_reg[28][30]) is unused and will be removed from module CPU31.
WARNING: [Synth 8-3332] Sequential element (regfile/array_reg_reg[28][29]) is unused and will be removed from module CPU31.
WARNING: [Synth 8-3332] Sequential element (regfile/array_reg_reg[28][28]) is unused and will be removed from module CPU31.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 821.281 ; gain = 475.715
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:37 ; elapsed = 00:00:41 . Memory (MB): peak = 821.281 ; gain = 475.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:00:41 . Memory (MB): peak = 821.281 ; gain = 475.715
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:37 ; elapsed = 00:00:41 . Memory (MB): peak = 830.441 ; gain = 484.875
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 830.441 ; gain = 484.875
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 830.441 ; gain = 484.875
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 830.441 ; gain = 484.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 830.441 ; gain = 484.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 830.441 ; gain = 484.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 830.441 ; gain = 484.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------+----------+
|      |BlackBox name  |Instances |
+------+---------------+----------+
|1     |dist_mem_gen_0 |         1|
+------+---------------+----------+

Report Cell Usage: 
+------+---------------+------+
|      |Cell           |Count |
+------+---------------+------+
|1     |dist_mem_gen_0 |     1|
|2     |BUFG           |     1|
|3     |CARRY4         |     8|
|4     |LUT1           |     1|
|5     |FDCE           |    29|
|6     |FDPE           |     1|
|7     |IBUF           |     2|
|8     |OBUF           |    64|
+------+---------------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   138|
|2     |  imem   |IMEM   |    32|
|3     |  pc_reg |PC     |    39|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 830.441 ; gain = 484.875
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1024 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:33 . Memory (MB): peak = 830.441 ; gain = 160.672
Synthesis Optimization Complete : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 830.441 ; gain = 484.875
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
69 Infos, 107 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:46 . Memory (MB): peak = 840.895 ; gain = 506.809
INFO: [Common 17-1381] The checkpoint 'C:/Users/ugnjhjf/Desktop/COMP_P/Computer_Organization_CPU_Design/Vivado/31CPU_new/31CPU_new.runs/synth_1/CPU31.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file CPU31_utilization_synth.rpt -pb CPU31_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 840.895 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed May 22 17:31:09 2024...
