/*
 * Autogenerated file
 *
 * SPDX-License-Identifier: Apache 2.0
 */

#include "at32-af.h"

/* ADC123_IN0 */
#define ADC123_IN0_PA0 \
	AT32_PINMUX_AF('A', 0, ANALOG)

/* ADC123_IN1 */
#define ADC123_IN1_PA1 \
	AT32_PINMUX_AF('A', 1, ANALOG)

/* ADC123_IN10 */
#define ADC123_IN10_PC0 \
	AT32_PINMUX_AF('C', 0, ANALOG)

/* ADC123_IN11 */
#define ADC123_IN11_PC1 \
	AT32_PINMUX_AF('C', 1, ANALOG)

/* ADC123_IN12 */
#define ADC123_IN12_PC2 \
	AT32_PINMUX_AF('C', 2, ANALOG)

/* ADC123_IN13 */
#define ADC123_IN13_PC3 \
	AT32_PINMUX_AF('C', 3, ANALOG)

/* ADC123_IN2 */
#define ADC123_IN2_PA2 \
	AT32_PINMUX_AF('A', 2, ANALOG)

/* ADC123_IN3 */
#define ADC123_IN3_PA3 \
	AT32_PINMUX_AF('A', 3, ANALOG)

/* ADC12_IN14 */
#define ADC12_IN14_PC4 \
	AT32_PINMUX_AF('C', 4, ANALOG)

/* ADC12_IN15 */
#define ADC12_IN15_PC5 \
	AT32_PINMUX_AF('C', 5, ANALOG)

/* ADC12_IN4 */
#define ADC12_IN4_PA4 \
	AT32_PINMUX_AF('A', 4, ANALOG)

/* ADC12_IN5 */
#define ADC12_IN5_PA5 \
	AT32_PINMUX_AF('A', 5, ANALOG)

/* ADC12_IN6 */
#define ADC12_IN6_PA6 \
	AT32_PINMUX_AF('A', 6, ANALOG)

/* ADC12_IN7 */
#define ADC12_IN7_PA7 \
	AT32_PINMUX_AF('A', 7, ANALOG)

/* ADC12_IN8 */
#define ADC12_IN8_PB0 \
	AT32_PINMUX_AF('B', 0, ANALOG)

/* ADC12_IN9 */
#define ADC12_IN9_PB1 \
	AT32_PINMUX_AF('B', 1, ANALOG)

/* ANALOG */
#define ANALOG_PA0 \
	AT32_PINMUX_AF('A', 0, ANALOG)
#define ANALOG_PA1 \
	AT32_PINMUX_AF('A', 1, ANALOG)
#define ANALOG_PA10 \
	AT32_PINMUX_AF('A', 10, ANALOG)
#define ANALOG_PA11 \
	AT32_PINMUX_AF('A', 11, ANALOG)
#define ANALOG_PA12 \
	AT32_PINMUX_AF('A', 12, ANALOG)
#define ANALOG_PA13 \
	AT32_PINMUX_AF('A', 13, ANALOG)
#define ANALOG_PA14 \
	AT32_PINMUX_AF('A', 14, ANALOG)
#define ANALOG_PA15 \
	AT32_PINMUX_AF('A', 15, ANALOG)
#define ANALOG_PA2 \
	AT32_PINMUX_AF('A', 2, ANALOG)
#define ANALOG_PA3 \
	AT32_PINMUX_AF('A', 3, ANALOG)
#define ANALOG_PA4 \
	AT32_PINMUX_AF('A', 4, ANALOG)
#define ANALOG_PA5 \
	AT32_PINMUX_AF('A', 5, ANALOG)
#define ANALOG_PA6 \
	AT32_PINMUX_AF('A', 6, ANALOG)
#define ANALOG_PA7 \
	AT32_PINMUX_AF('A', 7, ANALOG)
#define ANALOG_PA8 \
	AT32_PINMUX_AF('A', 8, ANALOG)
#define ANALOG_PA9 \
	AT32_PINMUX_AF('A', 9, ANALOG)
#define ANALOG_PB0 \
	AT32_PINMUX_AF('B', 0, ANALOG)
#define ANALOG_PB1 \
	AT32_PINMUX_AF('B', 1, ANALOG)
#define ANALOG_PB10 \
	AT32_PINMUX_AF('B', 10, ANALOG)
#define ANALOG_PB11 \
	AT32_PINMUX_AF('B', 11, ANALOG)
#define ANALOG_PB12 \
	AT32_PINMUX_AF('B', 12, ANALOG)
#define ANALOG_PB13 \
	AT32_PINMUX_AF('B', 13, ANALOG)
#define ANALOG_PB14 \
	AT32_PINMUX_AF('B', 14, ANALOG)
#define ANALOG_PB15 \
	AT32_PINMUX_AF('B', 15, ANALOG)
#define ANALOG_PB2 \
	AT32_PINMUX_AF('B', 2, ANALOG)
#define ANALOG_PB3 \
	AT32_PINMUX_AF('B', 3, ANALOG)
#define ANALOG_PB4 \
	AT32_PINMUX_AF('B', 4, ANALOG)
#define ANALOG_PB5 \
	AT32_PINMUX_AF('B', 5, ANALOG)
#define ANALOG_PB6 \
	AT32_PINMUX_AF('B', 6, ANALOG)
#define ANALOG_PB7 \
	AT32_PINMUX_AF('B', 7, ANALOG)
#define ANALOG_PB8 \
	AT32_PINMUX_AF('B', 8, ANALOG)
#define ANALOG_PB9 \
	AT32_PINMUX_AF('B', 9, ANALOG)
#define ANALOG_PC0 \
	AT32_PINMUX_AF('C', 0, ANALOG)
#define ANALOG_PC1 \
	AT32_PINMUX_AF('C', 1, ANALOG)
#define ANALOG_PC10 \
	AT32_PINMUX_AF('C', 10, ANALOG)
#define ANALOG_PC11 \
	AT32_PINMUX_AF('C', 11, ANALOG)
#define ANALOG_PC12 \
	AT32_PINMUX_AF('C', 12, ANALOG)
#define ANALOG_PC13 \
	AT32_PINMUX_AF('C', 13, ANALOG)
#define ANALOG_PC14 \
	AT32_PINMUX_AF('C', 14, ANALOG)
#define ANALOG_PC15 \
	AT32_PINMUX_AF('C', 15, ANALOG)
#define ANALOG_PC2 \
	AT32_PINMUX_AF('C', 2, ANALOG)
#define ANALOG_PC3 \
	AT32_PINMUX_AF('C', 3, ANALOG)
#define ANALOG_PC4 \
	AT32_PINMUX_AF('C', 4, ANALOG)
#define ANALOG_PC5 \
	AT32_PINMUX_AF('C', 5, ANALOG)
#define ANALOG_PC6 \
	AT32_PINMUX_AF('C', 6, ANALOG)
#define ANALOG_PC7 \
	AT32_PINMUX_AF('C', 7, ANALOG)
#define ANALOG_PC8 \
	AT32_PINMUX_AF('C', 8, ANALOG)
#define ANALOG_PC9 \
	AT32_PINMUX_AF('C', 9, ANALOG)
#define ANALOG_PD2 \
	AT32_PINMUX_AF('D', 2, ANALOG)
#define ANALOG_PH0 \
	AT32_PINMUX_AF('H', 0, ANALOG)
#define ANALOG_PH1 \
	AT32_PINMUX_AF('H', 1, ANALOG)
#define ANALOG_PH2 \
	AT32_PINMUX_AF('H', 2, ANALOG)
#define ANALOG_PH3 \
	AT32_PINMUX_AF('H', 3, ANALOG)

/* CAN1_RX */
#define CAN1_RX_PA11 \
	AT32_PINMUX_AF('A', 11, AF9)
#define CAN1_RX_PB8 \
	AT32_PINMUX_AF('B', 8, AF9)

/* CAN1_TX */
#define CAN1_TX_PA12 \
	AT32_PINMUX_AF('A', 12, AF9)
#define CAN1_TX_PB9 \
	AT32_PINMUX_AF('B', 9, AF9)

/* CAN2_RX */
#define CAN2_RX_PB12 \
	AT32_PINMUX_AF('B', 12, AF9)
#define CAN2_RX_PB5 \
	AT32_PINMUX_AF('B', 5, AF9)

/* CAN2_TX */
#define CAN2_TX_PB13 \
	AT32_PINMUX_AF('B', 13, AF9)
#define CAN2_TX_PB6 \
	AT32_PINMUX_AF('B', 6, AF9)

/* CLKOUT1 */
#define CLKOUT1_PA8 \
	AT32_PINMUX_AF('A', 8, AF0)

/* CLKOUT2 */
#define CLKOUT2_PC9 \
	AT32_PINMUX_AF('C', 9, AF0)

/* DAC1_OUT */
#define DAC1_OUT_PA4 \
	AT32_PINMUX_AF('A', 4, ANALOG)

/* DAC2_OUT */
#define DAC2_OUT_PA5 \
	AT32_PINMUX_AF('A', 5, ANALOG)

/* DVP_D0 */
#define DVP_D0_PA9 \
	AT32_PINMUX_AF('A', 9, AF13)
#define DVP_D0_PC6 \
	AT32_PINMUX_AF('C', 6, AF13)

/* DVP_D1 */
#define DVP_D1_PA10 \
	AT32_PINMUX_AF('A', 10, AF13)
#define DVP_D1_PC7 \
	AT32_PINMUX_AF('C', 7, AF13)

/* DVP_D10 */
#define DVP_D10_PB5 \
	AT32_PINMUX_AF('B', 5, AF13)

/* DVP_D11 */
#define DVP_D11_PD2 \
	AT32_PINMUX_AF('D', 2, AF13)

/* DVP_D2 */
#define DVP_D2_PA11 \
	AT32_PINMUX_AF('A', 11, AF13)
#define DVP_D2_PC8 \
	AT32_PINMUX_AF('C', 8, AF13)

/* DVP_D3 */
#define DVP_D3_PA12 \
	AT32_PINMUX_AF('A', 12, AF13)
#define DVP_D3_PC9 \
	AT32_PINMUX_AF('C', 9, AF13)

/* DVP_D4 */
#define DVP_D4_PB3 \
	AT32_PINMUX_AF('B', 3, AF13)
#define DVP_D4_PC11 \
	AT32_PINMUX_AF('C', 11, AF13)

/* DVP_D5 */
#define DVP_D5_PB4 \
	AT32_PINMUX_AF('B', 4, AF13)
#define DVP_D5_PB6 \
	AT32_PINMUX_AF('B', 6, AF13)

/* DVP_D6 */
#define DVP_D6_PB8 \
	AT32_PINMUX_AF('B', 8, AF13)

/* DVP_D7 */
#define DVP_D7_PB9 \
	AT32_PINMUX_AF('B', 9, AF13)

/* DVP_D8 */
#define DVP_D8_PC10 \
	AT32_PINMUX_AF('C', 10, AF13)

/* DVP_D9 */
#define DVP_D9_PC12 \
	AT32_PINMUX_AF('C', 12, AF13)

/* DVP_HSYNC */
#define DVP_HSYNC_PA4 \
	AT32_PINMUX_AF('A', 4, AF13)

/* DVP_PIXCLK */
#define DVP_PIXCLK_PA6 \
	AT32_PINMUX_AF('A', 6, AF13)

/* DVP_VSYNC */
#define DVP_VSYNC_PB7 \
	AT32_PINMUX_AF('B', 7, AF13)

/* EMAC_MDC */
#define EMAC_MDC_PC1 \
	AT32_PINMUX_AF('C', 1, AF11)

/* EMAC_MDIO */
#define EMAC_MDIO_PA2 \
	AT32_PINMUX_AF('A', 2, AF11)

/* EMAC_MII_COL */
#define EMAC_MII_COL_PA3 \
	AT32_PINMUX_AF('A', 3, AF11)

/* EMAC_MII_CRS */
#define EMAC_MII_CRS_PA0 \
	AT32_PINMUX_AF('A', 0, AF11)

/* EMAC_MII_RXD0 */
#define EMAC_MII_RXD0_PC4 \
	AT32_PINMUX_AF('C', 4, AF11)

/* EMAC_MII_RXD1 */
#define EMAC_MII_RXD1_PC5 \
	AT32_PINMUX_AF('C', 5, AF11)

/* EMAC_MII_RXD2 */
#define EMAC_MII_RXD2_PB0 \
	AT32_PINMUX_AF('B', 0, AF11)

/* EMAC_MII_RXD3 */
#define EMAC_MII_RXD3_PB1 \
	AT32_PINMUX_AF('B', 1, AF11)

/* EMAC_MII_RX_CLK */
#define EMAC_MII_RX_CLK_PA1 \
	AT32_PINMUX_AF('A', 1, AF11)

/* EMAC_MII_RX_DV */
#define EMAC_MII_RX_DV_PA7 \
	AT32_PINMUX_AF('A', 7, AF11)

/* EMAC_MII_RX_ER */
#define EMAC_MII_RX_ER_PB10 \
	AT32_PINMUX_AF('B', 10, AF11)

/* EMAC_MII_TXD0 */
#define EMAC_MII_TXD0_PB12 \
	AT32_PINMUX_AF('B', 12, AF11)

/* EMAC_MII_TXD1 */
#define EMAC_MII_TXD1_PB13 \
	AT32_PINMUX_AF('B', 13, AF11)

/* EMAC_MII_TXD2 */
#define EMAC_MII_TXD2_PC2 \
	AT32_PINMUX_AF('C', 2, AF11)

/* EMAC_MII_TXD3 */
#define EMAC_MII_TXD3_PB8 \
	AT32_PINMUX_AF('B', 8, AF11)

/* EMAC_MII_TX_CLK */
#define EMAC_MII_TX_CLK_PC3 \
	AT32_PINMUX_AF('C', 3, AF11)

/* EMAC_MII_TX_EN */
#define EMAC_MII_TX_EN_PB11 \
	AT32_PINMUX_AF('B', 11, AF11)

/* EMAC_PPS_OUT */
#define EMAC_PPS_OUT_PB5 \
	AT32_PINMUX_AF('B', 5, AF11)

/* EMAC_RMII_CRS_DV */
#define EMAC_RMII_CRS_DV_PA7 \
	AT32_PINMUX_AF('A', 7, AF11)

/* EMAC_RMII_REF_CLK */
#define EMAC_RMII_REF_CLK_PA1 \
	AT32_PINMUX_AF('A', 1, AF11)

/* EMAC_RMII_RXD0 */
#define EMAC_RMII_RXD0_PC4 \
	AT32_PINMUX_AF('C', 4, AF11)

/* EMAC_RMII_RXD1 */
#define EMAC_RMII_RXD1_PC5 \
	AT32_PINMUX_AF('C', 5, AF11)

/* EMAC_RMII_TXD0 */
#define EMAC_RMII_TXD0_PB12 \
	AT32_PINMUX_AF('B', 12, AF11)

/* EMAC_RMII_TXD1 */
#define EMAC_RMII_TXD1_PB13 \
	AT32_PINMUX_AF('B', 13, AF11)

/* EMAC_RMII_TX_EN */
#define EMAC_RMII_TX_EN_PB11 \
	AT32_PINMUX_AF('B', 11, AF11)

/* ERTC_REFIN */
#define ERTC_REFIN_PB15 \
	AT32_PINMUX_AF('B', 15, AF0)

/* EVENTOUT */
#define EVENTOUT_PA0 \
	AT32_PINMUX_AF('A', 0, AF15)
#define EVENTOUT_PA1 \
	AT32_PINMUX_AF('A', 1, AF15)
#define EVENTOUT_PA10 \
	AT32_PINMUX_AF('A', 10, AF15)
#define EVENTOUT_PA11 \
	AT32_PINMUX_AF('A', 11, AF15)
#define EVENTOUT_PA12 \
	AT32_PINMUX_AF('A', 12, AF15)
#define EVENTOUT_PA13 \
	AT32_PINMUX_AF('A', 13, AF15)
#define EVENTOUT_PA14 \
	AT32_PINMUX_AF('A', 14, AF15)
#define EVENTOUT_PA15 \
	AT32_PINMUX_AF('A', 15, AF15)
#define EVENTOUT_PA2 \
	AT32_PINMUX_AF('A', 2, AF15)
#define EVENTOUT_PA3 \
	AT32_PINMUX_AF('A', 3, AF15)
#define EVENTOUT_PA4 \
	AT32_PINMUX_AF('A', 4, AF15)
#define EVENTOUT_PA5 \
	AT32_PINMUX_AF('A', 5, AF15)
#define EVENTOUT_PA6 \
	AT32_PINMUX_AF('A', 6, AF15)
#define EVENTOUT_PA7 \
	AT32_PINMUX_AF('A', 7, AF15)
#define EVENTOUT_PA8 \
	AT32_PINMUX_AF('A', 8, AF15)
#define EVENTOUT_PA9 \
	AT32_PINMUX_AF('A', 9, AF15)
#define EVENTOUT_PB0 \
	AT32_PINMUX_AF('B', 0, AF15)
#define EVENTOUT_PB1 \
	AT32_PINMUX_AF('B', 1, AF15)
#define EVENTOUT_PB10 \
	AT32_PINMUX_AF('B', 10, AF15)
#define EVENTOUT_PB11 \
	AT32_PINMUX_AF('B', 11, AF15)
#define EVENTOUT_PB12 \
	AT32_PINMUX_AF('B', 12, AF15)
#define EVENTOUT_PB13 \
	AT32_PINMUX_AF('B', 13, AF15)
#define EVENTOUT_PB14 \
	AT32_PINMUX_AF('B', 14, AF15)
#define EVENTOUT_PB15 \
	AT32_PINMUX_AF('B', 15, AF15)
#define EVENTOUT_PB2 \
	AT32_PINMUX_AF('B', 2, AF15)
#define EVENTOUT_PB3 \
	AT32_PINMUX_AF('B', 3, AF15)
#define EVENTOUT_PB4 \
	AT32_PINMUX_AF('B', 4, AF15)
#define EVENTOUT_PB5 \
	AT32_PINMUX_AF('B', 5, AF15)
#define EVENTOUT_PB6 \
	AT32_PINMUX_AF('B', 6, AF15)
#define EVENTOUT_PB7 \
	AT32_PINMUX_AF('B', 7, AF15)
#define EVENTOUT_PB8 \
	AT32_PINMUX_AF('B', 8, AF15)
#define EVENTOUT_PB9 \
	AT32_PINMUX_AF('B', 9, AF15)
#define EVENTOUT_PC0 \
	AT32_PINMUX_AF('C', 0, AF15)
#define EVENTOUT_PC1 \
	AT32_PINMUX_AF('C', 1, AF15)
#define EVENTOUT_PC10 \
	AT32_PINMUX_AF('C', 10, AF15)
#define EVENTOUT_PC11 \
	AT32_PINMUX_AF('C', 11, AF15)
#define EVENTOUT_PC12 \
	AT32_PINMUX_AF('C', 12, AF15)
#define EVENTOUT_PC13 \
	AT32_PINMUX_AF('C', 13, AF15)
#define EVENTOUT_PC14 \
	AT32_PINMUX_AF('C', 14, AF15)
#define EVENTOUT_PC15 \
	AT32_PINMUX_AF('C', 15, AF15)
#define EVENTOUT_PC2 \
	AT32_PINMUX_AF('C', 2, AF15)
#define EVENTOUT_PC3 \
	AT32_PINMUX_AF('C', 3, AF15)
#define EVENTOUT_PC4 \
	AT32_PINMUX_AF('C', 4, AF15)
#define EVENTOUT_PC5 \
	AT32_PINMUX_AF('C', 5, AF15)
#define EVENTOUT_PC6 \
	AT32_PINMUX_AF('C', 6, AF15)
#define EVENTOUT_PC7 \
	AT32_PINMUX_AF('C', 7, AF15)
#define EVENTOUT_PC8 \
	AT32_PINMUX_AF('C', 8, AF15)
#define EVENTOUT_PC9 \
	AT32_PINMUX_AF('C', 9, AF15)
#define EVENTOUT_PD2 \
	AT32_PINMUX_AF('D', 2, AF15)
#define EVENTOUT_PH0 \
	AT32_PINMUX_AF('H', 0, AF15)
#define EVENTOUT_PH1 \
	AT32_PINMUX_AF('H', 1, AF15)
#define EVENTOUT_PH2 \
	AT32_PINMUX_AF('H', 2, AF15)
#define EVENTOUT_PH3 \
	AT32_PINMUX_AF('H', 3, AF15)

/* I2C1_SCL */
#define I2C1_SCL_PA9 \
	AT32_PINMUX_AF('A', 9, AF8)
#define I2C1_SCL_PB6 \
	AT32_PINMUX_AF('B', 6, AF4)
#define I2C1_SCL_PB8 \
	AT32_PINMUX_AF('B', 8, AF4)
#define I2C1_SCL_PC6 \
	AT32_PINMUX_AF('C', 6, AF4)
#define I2C1_SCL_PH1 \
	AT32_PINMUX_AF('H', 1, AF4)

/* I2C1_SDA */
#define I2C1_SDA_PA10 \
	AT32_PINMUX_AF('A', 10, AF8)
#define I2C1_SDA_PB7 \
	AT32_PINMUX_AF('B', 7, AF4)
#define I2C1_SDA_PB9 \
	AT32_PINMUX_AF('B', 9, AF4)
#define I2C1_SDA_PC7 \
	AT32_PINMUX_AF('C', 7, AF4)
#define I2C1_SDA_PH0 \
	AT32_PINMUX_AF('H', 0, AF4)

/* I2C1_SMBA */
#define I2C1_SMBA_PB5 \
	AT32_PINMUX_AF('B', 5, AF4)
#define I2C1_SMBA_PC5 \
	AT32_PINMUX_AF('C', 5, AF4)

/* I2C2_SCL */
#define I2C2_SCL_PA0 \
	AT32_PINMUX_AF('A', 0, AF4)
#define I2C2_SCL_PA11 \
	AT32_PINMUX_AF('A', 11, AF4)
#define I2C2_SCL_PB10 \
	AT32_PINMUX_AF('B', 10, AF4)
#define I2C2_SCL_PH2 \
	AT32_PINMUX_AF('H', 2, AF4)

/* I2C2_SDA */
#define I2C2_SDA_PA1 \
	AT32_PINMUX_AF('A', 1, AF4)
#define I2C2_SDA_PA12 \
	AT32_PINMUX_AF('A', 12, AF4)
#define I2C2_SDA_PB11 \
	AT32_PINMUX_AF('B', 11, AF4)
#define I2C2_SDA_PB3 \
	AT32_PINMUX_AF('B', 3, AF4)
#define I2C2_SDA_PB9 \
	AT32_PINMUX_AF('B', 9, AF7)
#define I2C2_SDA_PC12 \
	AT32_PINMUX_AF('C', 12, AF4)
#define I2C2_SDA_PH3 \
	AT32_PINMUX_AF('H', 3, AF4)

/* I2C2_SMBA */
#define I2C2_SMBA_PB12 \
	AT32_PINMUX_AF('B', 12, AF4)

/* I2C3_SCL */
#define I2C3_SCL_PA8 \
	AT32_PINMUX_AF('A', 8, AF4)
#define I2C3_SCL_PB13 \
	AT32_PINMUX_AF('B', 13, AF7)
#define I2C3_SCL_PB15 \
	AT32_PINMUX_AF('B', 15, AF4)
#define I2C3_SCL_PC0 \
	AT32_PINMUX_AF('C', 0, AF4)

/* I2C3_SDA */
#define I2C3_SDA_PB14 \
	AT32_PINMUX_AF('B', 14, AF4)
#define I2C3_SDA_PB4 \
	AT32_PINMUX_AF('B', 4, AF4)
#define I2C3_SDA_PC1 \
	AT32_PINMUX_AF('C', 1, AF4)
#define I2C3_SDA_PC9 \
	AT32_PINMUX_AF('C', 9, AF4)

/* I2C3_SMBA */
#define I2C3_SMBA_PA9 \
	AT32_PINMUX_AF('A', 9, AF4)
#define I2C3_SMBA_PB13 \
	AT32_PINMUX_AF('B', 13, AF4)
#define I2C3_SMBA_PB2 \
	AT32_PINMUX_AF('B', 2, AF4)

/* I2S1_CK */
#define I2S1_CK_PA5 \
	AT32_PINMUX_AF('A', 5, AF5)
#define I2S1_CK_PB3 \
	AT32_PINMUX_AF('B', 3, AF5)

/* I2S1_MCK */
#define I2S1_MCK_PB0 \
	AT32_PINMUX_AF('B', 0, AF5)
#define I2S1_MCK_PB6 \
	AT32_PINMUX_AF('B', 6, AF5)
#define I2S1_MCK_PC4 \
	AT32_PINMUX_AF('C', 4, AF5)

/* I2S1_SDEXT */
#define I2S1_SDEXT_PA7 \
	AT32_PINMUX_AF('A', 7, AF5)
#define I2S1_SDEXT_PB5 \
	AT32_PINMUX_AF('B', 5, AF5)

/* I2S1_WS */
#define I2S1_WS_PA15 \
	AT32_PINMUX_AF('A', 15, AF5)
#define I2S1_WS_PA4 \
	AT32_PINMUX_AF('A', 4, AF5)

/* I2S2_CK */
#define I2S2_CK_PA9 \
	AT32_PINMUX_AF('A', 9, AF5)
#define I2S2_CK_PB1 \
	AT32_PINMUX_AF('B', 1, AF6)
#define I2S2_CK_PB10 \
	AT32_PINMUX_AF('B', 10, AF5)
#define I2S2_CK_PB13 \
	AT32_PINMUX_AF('B', 13, AF5)
#define I2S2_CK_PC7 \
	AT32_PINMUX_AF('C', 7, AF5)

/* I2S2_MCK */
#define I2S2_MCK_PA3 \
	AT32_PINMUX_AF('A', 3, AF5)
#define I2S2_MCK_PA6 \
	AT32_PINMUX_AF('A', 6, AF6)
#define I2S2_MCK_PC6 \
	AT32_PINMUX_AF('C', 6, AF5)

/* I2S2_SDEXT */
#define I2S2_SDEXT_PA10 \
	AT32_PINMUX_AF('A', 10, AF5)
#define I2S2_SDEXT_PB14 \
	AT32_PINMUX_AF('B', 14, AF6)
#define I2S2_SDEXT_PB15 \
	AT32_PINMUX_AF('B', 15, AF5)
#define I2S2_SDEXT_PC1 \
	AT32_PINMUX_AF('C', 1, AF7)
#define I2S2_SDEXT_PC2 \
	AT32_PINMUX_AF('C', 2, AF6)
#define I2S2_SDEXT_PC3 \
	AT32_PINMUX_AF('C', 3, AF5)

/* I2S2_WS */
#define I2S2_WS_PA11 \
	AT32_PINMUX_AF('A', 11, AF5)
#define I2S2_WS_PB12 \
	AT32_PINMUX_AF('B', 12, AF5)
#define I2S2_WS_PB9 \
	AT32_PINMUX_AF('B', 9, AF5)

/* I2S3_CK */
#define I2S3_CK_PB12 \
	AT32_PINMUX_AF('B', 12, AF7)
#define I2S3_CK_PB3 \
	AT32_PINMUX_AF('B', 3, AF6)
#define I2S3_CK_PC10 \
	AT32_PINMUX_AF('C', 10, AF6)

/* I2S3_MCK */
#define I2S3_MCK_PB10 \
	AT32_PINMUX_AF('B', 10, AF6)
#define I2S3_MCK_PC7 \
	AT32_PINMUX_AF('C', 7, AF6)

/* I2S3_SDEXT */
#define I2S3_SDEXT_PA14 \
	AT32_PINMUX_AF('A', 14, AF6)
#define I2S3_SDEXT_PB0 \
	AT32_PINMUX_AF('B', 0, AF7)
#define I2S3_SDEXT_PB2 \
	AT32_PINMUX_AF('B', 2, AF7)
#define I2S3_SDEXT_PB4 \
	AT32_PINMUX_AF('B', 4, AF7)
#define I2S3_SDEXT_PB5 \
	AT32_PINMUX_AF('B', 5, AF6)
#define I2S3_SDEXT_PC1 \
	AT32_PINMUX_AF('C', 1, AF5)
#define I2S3_SDEXT_PC11 \
	AT32_PINMUX_AF('C', 11, AF5)
#define I2S3_SDEXT_PC12 \
	AT32_PINMUX_AF('C', 12, AF6)

/* I2S3_WS */
#define I2S3_WS_PA15 \
	AT32_PINMUX_AF('A', 15, AF6)
#define I2S3_WS_PA4 \
	AT32_PINMUX_AF('A', 4, AF6)

/* I2S4_CK */
#define I2S4_CK_PB13 \
	AT32_PINMUX_AF('B', 13, AF6)
#define I2S4_CK_PB7 \
	AT32_PINMUX_AF('B', 7, AF6)

/* I2S4_MCK */
#define I2S4_MCK_PA10 \
	AT32_PINMUX_AF('A', 10, AF6)
#define I2S4_MCK_PC8 \
	AT32_PINMUX_AF('C', 8, AF5)

/* I2S4_SDEXT */
#define I2S4_SDEXT_PA1 \
	AT32_PINMUX_AF('A', 1, AF5)
#define I2S4_SDEXT_PB9 \
	AT32_PINMUX_AF('B', 9, AF6)

/* I2S4_WS */
#define I2S4_WS_PB12 \
	AT32_PINMUX_AF('B', 12, AF6)
#define I2S4_WS_PB6 \
	AT32_PINMUX_AF('B', 6, AF6)

/* IR_OUT */
#define IR_OUT_PA13 \
	AT32_PINMUX_AF('A', 13, AF1)
#define IR_OUT_PB9 \
	AT32_PINMUX_AF('B', 9, AF0)

/* JNTRST */
#define JNTRST_PB4 \
	AT32_PINMUX_AF('B', 4, AF0)

/* JTCK */
#define JTCK_PA14 \
	AT32_PINMUX_AF('A', 14, AF0)

/* JTDI */
#define JTDI_PA15 \
	AT32_PINMUX_AF('A', 15, AF0)

/* JTDO */
#define JTDO_PB3 \
	AT32_PINMUX_AF('B', 3, AF0)

/* JTMS */
#define JTMS_PA13 \
	AT32_PINMUX_AF('A', 13, AF0)

/* OTG1_D+ */
#define OTG1_D+_PA12 \
	AT32_PINMUX_AF('A', 12, AF10)

/* OTG1_D- */
#define OTG1_D-_PA11 \
	AT32_PINMUX_AF('A', 11, AF10)

/* OTG1_ID */
#define OTG1_ID_PA10 \
	AT32_PINMUX_AF('A', 10, AF10)

/* OTG1_OE */
#define OTG1_OE_PA13 \
	AT32_PINMUX_AF('A', 13, AF10)

/* OTG1_SOF */
#define OTG1_SOF_PA8 \
	AT32_PINMUX_AF('A', 8, AF10)

/* OTG1_VBUS */
#define OTG1_VBUS_PA9 \
	AT32_PINMUX_AF('A', 9, AF10)

/* OTG2_D+ */
#define OTG2_D+_PB15 \
	AT32_PINMUX_AF('B', 15, AF12)

/* OTG2_D- */
#define OTG2_D-_PB14 \
	AT32_PINMUX_AF('B', 14, AF12)

/* OTG2_ID */
#define OTG2_ID_PB12 \
	AT32_PINMUX_AF('B', 12, AF12)

/* OTG2_OE */
#define OTG2_OE_PC9 \
	AT32_PINMUX_AF('C', 9, AF11)

/* OTG2_SOF */
#define OTG2_SOF_PA4 \
	AT32_PINMUX_AF('A', 4, AF12)

/* OTG2_VBUS */
#define OTG2_VBUS_PB13 \
	AT32_PINMUX_AF('B', 13, AF12)

/* QSPI1_CS */
#define QSPI1_CS_PB10 \
	AT32_PINMUX_AF('B', 10, AF9)
#define QSPI1_CS_PB6 \
	AT32_PINMUX_AF('B', 6, AF10)
#define QSPI1_CS_PB9 \
	AT32_PINMUX_AF('B', 9, AF10)
#define QSPI1_CS_PC11 \
	AT32_PINMUX_AF('C', 11, AF9)

/* QSPI1_IO0 */
#define QSPI1_IO0_PA6 \
	AT32_PINMUX_AF('A', 6, AF10)
#define QSPI1_IO0_PB0 \
	AT32_PINMUX_AF('B', 0, AF10)
#define QSPI1_IO0_PB11 \
	AT32_PINMUX_AF('B', 11, AF10)
#define QSPI1_IO0_PC9 \
	AT32_PINMUX_AF('C', 9, AF9)
#define QSPI1_IO0_PH2 \
	AT32_PINMUX_AF('H', 2, AF10)

/* QSPI1_IO1 */
#define QSPI1_IO1_PA7 \
	AT32_PINMUX_AF('A', 7, AF10)
#define QSPI1_IO1_PB10 \
	AT32_PINMUX_AF('B', 10, AF10)
#define QSPI1_IO1_PC10 \
	AT32_PINMUX_AF('C', 10, AF9)
#define QSPI1_IO1_PH3 \
	AT32_PINMUX_AF('H', 3, AF10)

/* QSPI1_IO2 */
#define QSPI1_IO2_PA15 \
	AT32_PINMUX_AF('A', 15, AF10)
#define QSPI1_IO2_PC4 \
	AT32_PINMUX_AF('C', 4, AF10)
#define QSPI1_IO2_PC8 \
	AT32_PINMUX_AF('C', 8, AF9)

/* QSPI1_IO3 */
#define QSPI1_IO3_PA1 \
	AT32_PINMUX_AF('A', 1, AF9)
#define QSPI1_IO3_PB3 \
	AT32_PINMUX_AF('B', 3, AF10)
#define QSPI1_IO3_PC5 \
	AT32_PINMUX_AF('C', 5, AF10)

/* QSPI1_SCK */
#define QSPI1_SCK_PB1 \
	AT32_PINMUX_AF('B', 1, AF9)
#define QSPI1_SCK_PB2 \
	AT32_PINMUX_AF('B', 2, AF9)

/* QSPI2_CS */
#define QSPI2_CS_PB8 \
	AT32_PINMUX_AF('B', 8, AF10)

/* QSPI2_IO0 */
#define QSPI2_IO0_PB0 \
	AT32_PINMUX_AF('B', 0, AF9)

/* QSPI2_IO1 */
#define QSPI2_IO1_PA15 \
	AT32_PINMUX_AF('A', 15, AF9)
#define QSPI2_IO1_PB7 \
	AT32_PINMUX_AF('B', 7, AF9)
#define QSPI2_IO1_PC3 \
	AT32_PINMUX_AF('C', 3, AF9)

/* QSPI2_IO2 */
#define QSPI2_IO2_PA5 \
	AT32_PINMUX_AF('A', 5, AF9)

/* QSPI2_IO3 */
#define QSPI2_IO3_PA3 \
	AT32_PINMUX_AF('A', 3, AF9)

/* QSPI2_SCK */
#define QSPI2_SCK_PB1 \
	AT32_PINMUX_AF('B', 1, AF10)

/* SDIO1_CK */
#define SDIO1_CK_PB15 \
	AT32_PINMUX_AF('B', 15, AF13)
#define SDIO1_CK_PB2 \
	AT32_PINMUX_AF('B', 2, AF12)
#define SDIO1_CK_PC12 \
	AT32_PINMUX_AF('C', 12, AF12)

/* SDIO1_CMD */
#define SDIO1_CMD_PA6 \
	AT32_PINMUX_AF('A', 6, AF12)
#define SDIO1_CMD_PD2 \
	AT32_PINMUX_AF('D', 2, AF12)

/* SDIO1_D0 */
#define SDIO1_D0_PB4 \
	AT32_PINMUX_AF('B', 4, AF12)
#define SDIO1_D0_PB6 \
	AT32_PINMUX_AF('B', 6, AF14)
#define SDIO1_D0_PB7 \
	AT32_PINMUX_AF('B', 7, AF14)
#define SDIO1_D0_PC8 \
	AT32_PINMUX_AF('C', 8, AF12)

/* SDIO1_D1 */
#define SDIO1_D1_PA8 \
	AT32_PINMUX_AF('A', 8, AF12)
#define SDIO1_D1_PB0 \
	AT32_PINMUX_AF('B', 0, AF12)
#define SDIO1_D1_PC9 \
	AT32_PINMUX_AF('C', 9, AF12)

/* SDIO1_D2 */
#define SDIO1_D2_PA9 \
	AT32_PINMUX_AF('A', 9, AF12)
#define SDIO1_D2_PB1 \
	AT32_PINMUX_AF('B', 1, AF12)
#define SDIO1_D2_PC10 \
	AT32_PINMUX_AF('C', 10, AF12)

/* SDIO1_D3 */
#define SDIO1_D3_PB5 \
	AT32_PINMUX_AF('B', 5, AF14)
#define SDIO1_D3_PC11 \
	AT32_PINMUX_AF('C', 11, AF12)

/* SDIO1_D4 */
#define SDIO1_D4_PB8 \
	AT32_PINMUX_AF('B', 8, AF12)

/* SDIO1_D5 */
#define SDIO1_D5_PB9 \
	AT32_PINMUX_AF('B', 9, AF12)

/* SDIO1_D6 */
#define SDIO1_D6_PB14 \
	AT32_PINMUX_AF('B', 14, AF13)
#define SDIO1_D6_PC6 \
	AT32_PINMUX_AF('C', 6, AF12)

/* SDIO1_D7 */
#define SDIO1_D7_PB10 \
	AT32_PINMUX_AF('B', 10, AF12)
#define SDIO1_D7_PC7 \
	AT32_PINMUX_AF('C', 7, AF12)

/* SDIO2_CK */
#define SDIO2_CK_PA2 \
	AT32_PINMUX_AF('A', 2, AF10)
#define SDIO2_CK_PC4 \
	AT32_PINMUX_AF('C', 4, AF13)

/* SDIO2_CMD */
#define SDIO2_CMD_PA3 \
	AT32_PINMUX_AF('A', 3, AF10)
#define SDIO2_CMD_PC5 \
	AT32_PINMUX_AF('C', 5, AF13)

/* SDIO2_D0 */
#define SDIO2_D0_PA4 \
	AT32_PINMUX_AF('A', 4, AF11)
#define SDIO2_D0_PC0 \
	AT32_PINMUX_AF('C', 0, AF10)

/* SDIO2_D1 */
#define SDIO2_D1_PA5 \
	AT32_PINMUX_AF('A', 5, AF11)
#define SDIO2_D1_PC1 \
	AT32_PINMUX_AF('C', 1, AF10)

/* SDIO2_D2 */
#define SDIO2_D2_PA6 \
	AT32_PINMUX_AF('A', 6, AF11)
#define SDIO2_D2_PC2 \
	AT32_PINMUX_AF('C', 2, AF10)

/* SDIO2_D3 */
#define SDIO2_D3_PA7 \
	AT32_PINMUX_AF('A', 7, AF13)
#define SDIO2_D3_PC3 \
	AT32_PINMUX_AF('C', 3, AF10)

/* SDIO2_D4 */
#define SDIO2_D4_PA4 \
	AT32_PINMUX_AF('A', 4, AF10)

/* SDIO2_D5 */
#define SDIO2_D5_PA5 \
	AT32_PINMUX_AF('A', 5, AF10)

/* SDIO2_D6 */
#define SDIO2_D6_PA6 \
	AT32_PINMUX_AF('A', 6, AF14)

/* SDIO2_D7 */
#define SDIO2_D7_PA7 \
	AT32_PINMUX_AF('A', 7, AF14)

/* SPI1_CS */
#define SPI1_CS_PA15 \
	AT32_PINMUX_AF('A', 15, AF5)
#define SPI1_CS_PA4 \
	AT32_PINMUX_AF('A', 4, AF5)

/* SPI1_MISO */
#define SPI1_MISO_PA6 \
	AT32_PINMUX_AF('A', 6, AF5)
#define SPI1_MISO_PB4 \
	AT32_PINMUX_AF('B', 4, AF5)

/* SPI1_MOSI */
#define SPI1_MOSI_PA7 \
	AT32_PINMUX_AF('A', 7, AF5)
#define SPI1_MOSI_PB5 \
	AT32_PINMUX_AF('B', 5, AF5)

/* SPI1_SCK */
#define SPI1_SCK_PA5 \
	AT32_PINMUX_AF('A', 5, AF5)
#define SPI1_SCK_PB3 \
	AT32_PINMUX_AF('B', 3, AF5)

/* SPI2_CS */
#define SPI2_CS_PA11 \
	AT32_PINMUX_AF('A', 11, AF5)
#define SPI2_CS_PB12 \
	AT32_PINMUX_AF('B', 12, AF5)
#define SPI2_CS_PB9 \
	AT32_PINMUX_AF('B', 9, AF5)

/* SPI2_MISO */
#define SPI2_MISO_PA12 \
	AT32_PINMUX_AF('A', 12, AF5)
#define SPI2_MISO_PB14 \
	AT32_PINMUX_AF('B', 14, AF5)
#define SPI2_MISO_PC2 \
	AT32_PINMUX_AF('C', 2, AF5)

/* SPI2_MOSI */
#define SPI2_MOSI_PA10 \
	AT32_PINMUX_AF('A', 10, AF5)
#define SPI2_MOSI_PB15 \
	AT32_PINMUX_AF('B', 15, AF5)
#define SPI2_MOSI_PC1 \
	AT32_PINMUX_AF('C', 1, AF7)
#define SPI2_MOSI_PC3 \
	AT32_PINMUX_AF('C', 3, AF5)

/* SPI2_SCK */
#define SPI2_SCK_PA9 \
	AT32_PINMUX_AF('A', 9, AF5)
#define SPI2_SCK_PB1 \
	AT32_PINMUX_AF('B', 1, AF6)
#define SPI2_SCK_PB10 \
	AT32_PINMUX_AF('B', 10, AF5)
#define SPI2_SCK_PB13 \
	AT32_PINMUX_AF('B', 13, AF5)
#define SPI2_SCK_PC7 \
	AT32_PINMUX_AF('C', 7, AF5)

/* SPI3_CS */
#define SPI3_CS_PA15 \
	AT32_PINMUX_AF('A', 15, AF6)
#define SPI3_CS_PA4 \
	AT32_PINMUX_AF('A', 4, AF6)

/* SPI3_MISO */
#define SPI3_MISO_PA13 \
	AT32_PINMUX_AF('A', 13, AF6)
#define SPI3_MISO_PB4 \
	AT32_PINMUX_AF('B', 4, AF6)
#define SPI3_MISO_PC11 \
	AT32_PINMUX_AF('C', 11, AF6)

/* SPI3_MOSI */
#define SPI3_MOSI_PA14 \
	AT32_PINMUX_AF('A', 14, AF6)
#define SPI3_MOSI_PB0 \
	AT32_PINMUX_AF('B', 0, AF7)
#define SPI3_MOSI_PB2 \
	AT32_PINMUX_AF('B', 2, AF7)
#define SPI3_MOSI_PB5 \
	AT32_PINMUX_AF('B', 5, AF6)
#define SPI3_MOSI_PC1 \
	AT32_PINMUX_AF('C', 1, AF5)
#define SPI3_MOSI_PC12 \
	AT32_PINMUX_AF('C', 12, AF6)

/* SPI3_SCK */
#define SPI3_SCK_PB12 \
	AT32_PINMUX_AF('B', 12, AF7)
#define SPI3_SCK_PB3 \
	AT32_PINMUX_AF('B', 3, AF6)
#define SPI3_SCK_PC10 \
	AT32_PINMUX_AF('C', 10, AF6)

/* SPI4_CS */
#define SPI4_CS_PB12 \
	AT32_PINMUX_AF('B', 12, AF6)
#define SPI4_CS_PB6 \
	AT32_PINMUX_AF('B', 6, AF6)

/* SPI4_MISO */
#define SPI4_MISO_PA11 \
	AT32_PINMUX_AF('A', 11, AF6)
#define SPI4_MISO_PB8 \
	AT32_PINMUX_AF('B', 8, AF6)

/* SPI4_MOSI */
#define SPI4_MOSI_PA1 \
	AT32_PINMUX_AF('A', 1, AF5)
#define SPI4_MOSI_PB9 \
	AT32_PINMUX_AF('B', 9, AF6)

/* SPI4_SCK */
#define SPI4_SCK_PB13 \
	AT32_PINMUX_AF('B', 13, AF6)
#define SPI4_SCK_PB7 \
	AT32_PINMUX_AF('B', 7, AF6)

/* SWCLK */
#define SWCLK_PA14 \
	AT32_PINMUX_AF('A', 14, AF0)

/* SWDIO */
#define SWDIO_PA13 \
	AT32_PINMUX_AF('A', 13, AF0)

/* SWO */
#define SWO_PB3 \
	AT32_PINMUX_AF('B', 3, AF0)

/* TMR10_CH1 */
#define TMR10_CH1_PB8 \
	AT32_PINMUX_AF('B', 8, AF3)

/* TMR11_CH1 */
#define TMR11_CH1_PB9 \
	AT32_PINMUX_AF('B', 9, AF3)
#define TMR11_CH1_PC12 \
	AT32_PINMUX_AF('C', 12, AF3)

/* TMR12_CH1 */
#define TMR12_CH1_PB14 \
	AT32_PINMUX_AF('B', 14, AF9)

/* TMR12_CH2 */
#define TMR12_CH2_PB15 \
	AT32_PINMUX_AF('B', 15, AF9)

/* TMR13_CH1 */
#define TMR13_CH1_PA6 \
	AT32_PINMUX_AF('A', 6, AF9)

/* TMR14_CH1 */
#define TMR14_CH1_PA7 \
	AT32_PINMUX_AF('A', 7, AF9)

/* TMR1_BRK */
#define TMR1_BRK_PA6 \
	AT32_PINMUX_AF('A', 6, AF1)
#define TMR1_BRK_PB12 \
	AT32_PINMUX_AF('B', 12, AF1)

/* TMR1_CH1 */
#define TMR1_CH1_PA8 \
	AT32_PINMUX_AF('A', 8, AF1)

/* TMR1_CH1C */
#define TMR1_CH1C_PA7 \
	AT32_PINMUX_AF('A', 7, AF1)
#define TMR1_CH1C_PB13 \
	AT32_PINMUX_AF('B', 13, AF1)

/* TMR1_CH2 */
#define TMR1_CH2_PA9 \
	AT32_PINMUX_AF('A', 9, AF1)

/* TMR1_CH2C */
#define TMR1_CH2C_PB0 \
	AT32_PINMUX_AF('B', 0, AF1)
#define TMR1_CH2C_PB14 \
	AT32_PINMUX_AF('B', 14, AF1)

/* TMR1_CH3 */
#define TMR1_CH3_PA10 \
	AT32_PINMUX_AF('A', 10, AF1)

/* TMR1_CH3C */
#define TMR1_CH3C_PB1 \
	AT32_PINMUX_AF('B', 1, AF1)
#define TMR1_CH3C_PB15 \
	AT32_PINMUX_AF('B', 15, AF1)

/* TMR1_CH4 */
#define TMR1_CH4_PA11 \
	AT32_PINMUX_AF('A', 11, AF1)

/* TMR1_EXT */
#define TMR1_EXT_PA12 \
	AT32_PINMUX_AF('A', 12, AF1)

/* TMR20_CH1 */
#define TMR20_CH1_PB2 \
	AT32_PINMUX_AF('B', 2, AF2)

/* TMR20_CH2 */
#define TMR20_CH2_PC2 \
	AT32_PINMUX_AF('C', 2, AF2)

/* TMR20_CH3 */
#define TMR20_CH3_PC8 \
	AT32_PINMUX_AF('C', 8, AF6)

/* TMR2_CH1 */
#define TMR2_CH1_PA0 \
	AT32_PINMUX_AF('A', 0, AF1)
#define TMR2_CH1_PA15 \
	AT32_PINMUX_AF('A', 15, AF1)
#define TMR2_CH1_PA5 \
	AT32_PINMUX_AF('A', 5, AF1)
#define TMR2_CH1_PB8 \
	AT32_PINMUX_AF('B', 8, AF1)

/* TMR2_CH2 */
#define TMR2_CH2_PA1 \
	AT32_PINMUX_AF('A', 1, AF1)
#define TMR2_CH2_PB3 \
	AT32_PINMUX_AF('B', 3, AF1)
#define TMR2_CH2_PB9 \
	AT32_PINMUX_AF('B', 9, AF1)

/* TMR2_CH3 */
#define TMR2_CH3_PA2 \
	AT32_PINMUX_AF('A', 2, AF1)
#define TMR2_CH3_PB10 \
	AT32_PINMUX_AF('B', 10, AF1)

/* TMR2_CH4 */
#define TMR2_CH4_PA3 \
	AT32_PINMUX_AF('A', 3, AF1)
#define TMR2_CH4_PB11 \
	AT32_PINMUX_AF('B', 11, AF1)
#define TMR2_CH4_PB2 \
	AT32_PINMUX_AF('B', 2, AF1)

/* TMR2_EXT */
#define TMR2_EXT_PA0 \
	AT32_PINMUX_AF('A', 0, AF1)
#define TMR2_EXT_PA15 \
	AT32_PINMUX_AF('A', 15, AF1)
#define TMR2_EXT_PA5 \
	AT32_PINMUX_AF('A', 5, AF1)
#define TMR2_EXT_PB8 \
	AT32_PINMUX_AF('B', 8, AF1)

/* TMR3_CH1 */
#define TMR3_CH1_PA6 \
	AT32_PINMUX_AF('A', 6, AF2)
#define TMR3_CH1_PB4 \
	AT32_PINMUX_AF('B', 4, AF2)
#define TMR3_CH1_PC6 \
	AT32_PINMUX_AF('C', 6, AF2)

/* TMR3_CH2 */
#define TMR3_CH2_PA7 \
	AT32_PINMUX_AF('A', 7, AF2)
#define TMR3_CH2_PB5 \
	AT32_PINMUX_AF('B', 5, AF2)
#define TMR3_CH2_PC7 \
	AT32_PINMUX_AF('C', 7, AF2)

/* TMR3_CH3 */
#define TMR3_CH3_PB0 \
	AT32_PINMUX_AF('B', 0, AF2)
#define TMR3_CH3_PC8 \
	AT32_PINMUX_AF('C', 8, AF2)

/* TMR3_CH4 */
#define TMR3_CH4_PB1 \
	AT32_PINMUX_AF('B', 1, AF2)
#define TMR3_CH4_PC9 \
	AT32_PINMUX_AF('C', 9, AF2)

/* TMR3_EXT */
#define TMR3_EXT_PD2 \
	AT32_PINMUX_AF('D', 2, AF2)

/* TMR4_CH1 */
#define TMR4_CH1_PB6 \
	AT32_PINMUX_AF('B', 6, AF2)

/* TMR4_CH2 */
#define TMR4_CH2_PB7 \
	AT32_PINMUX_AF('B', 7, AF2)

/* TMR4_CH3 */
#define TMR4_CH3_PB8 \
	AT32_PINMUX_AF('B', 8, AF2)

/* TMR4_CH4 */
#define TMR4_CH4_PB9 \
	AT32_PINMUX_AF('B', 9, AF2)

/* TMR5_CH1 */
#define TMR5_CH1_PA0 \
	AT32_PINMUX_AF('A', 0, AF2)
#define TMR5_CH1_PB12 \
	AT32_PINMUX_AF('B', 12, AF2)
#define TMR5_CH1_PH2 \
	AT32_PINMUX_AF('H', 2, AF2)

/* TMR5_CH2 */
#define TMR5_CH2_PA1 \
	AT32_PINMUX_AF('A', 1, AF2)
#define TMR5_CH2_PC10 \
	AT32_PINMUX_AF('C', 10, AF2)
#define TMR5_CH2_PH3 \
	AT32_PINMUX_AF('H', 3, AF2)

/* TMR5_CH3 */
#define TMR5_CH3_PA2 \
	AT32_PINMUX_AF('A', 2, AF2)
#define TMR5_CH3_PC11 \
	AT32_PINMUX_AF('C', 11, AF2)

/* TMR5_CH4 */
#define TMR5_CH4_PA3 \
	AT32_PINMUX_AF('A', 3, AF2)
#define TMR5_CH4_PB11 \
	AT32_PINMUX_AF('B', 11, AF2)

/* TMR8_BRK */
#define TMR8_BRK_PA6 \
	AT32_PINMUX_AF('A', 6, AF3)
#define TMR8_BRK_PB7 \
	AT32_PINMUX_AF('B', 7, AF3)

/* TMR8_CH1 */
#define TMR8_CH1_PC6 \
	AT32_PINMUX_AF('C', 6, AF3)

/* TMR8_CH1C */
#define TMR8_CH1C_PA5 \
	AT32_PINMUX_AF('A', 5, AF3)
#define TMR8_CH1C_PA7 \
	AT32_PINMUX_AF('A', 7, AF3)

/* TMR8_CH2 */
#define TMR8_CH2_PC7 \
	AT32_PINMUX_AF('C', 7, AF3)

/* TMR8_CH2C */
#define TMR8_CH2C_PB0 \
	AT32_PINMUX_AF('B', 0, AF3)
#define TMR8_CH2C_PB14 \
	AT32_PINMUX_AF('B', 14, AF3)

/* TMR8_CH3 */
#define TMR8_CH3_PC8 \
	AT32_PINMUX_AF('C', 8, AF3)

/* TMR8_CH3C */
#define TMR8_CH3C_PB1 \
	AT32_PINMUX_AF('B', 1, AF3)
#define TMR8_CH3C_PB15 \
	AT32_PINMUX_AF('B', 15, AF3)

/* TMR8_CH4 */
#define TMR8_CH4_PC9 \
	AT32_PINMUX_AF('C', 9, AF3)

/* TMR8_EXT */
#define TMR8_EXT_PA0 \
	AT32_PINMUX_AF('A', 0, AF3)

/* TMR9_CH1 */
#define TMR9_CH1_PA2 \
	AT32_PINMUX_AF('A', 2, AF3)
#define TMR9_CH1_PC4 \
	AT32_PINMUX_AF('C', 4, AF3)

/* TMR9_CH2 */
#define TMR9_CH2_PA3 \
	AT32_PINMUX_AF('A', 3, AF3)
#define TMR9_CH2_PC5 \
	AT32_PINMUX_AF('C', 5, AF3)

/* UART4_RX */
#define UART4_RX_PA1 \
	AT32_PINMUX_AF('A', 1, AF8)
#define UART4_RX_PC11 \
	AT32_PINMUX_AF('C', 11, AF8)
#define UART4_RX_PH2 \
	AT32_PINMUX_AF('H', 2, AF8)

/* UART4_TX */
#define UART4_TX_PA0 \
	AT32_PINMUX_AF('A', 0, AF8)
#define UART4_TX_PC10 \
	AT32_PINMUX_AF('C', 10, AF8)
#define UART4_TX_PH3 \
	AT32_PINMUX_AF('H', 3, AF8)

/* UART5_RX */
#define UART5_RX_PB5 \
	AT32_PINMUX_AF('B', 5, AF8)
#define UART5_RX_PB8 \
	AT32_PINMUX_AF('B', 8, AF8)
#define UART5_RX_PD2 \
	AT32_PINMUX_AF('D', 2, AF8)

/* UART5_TX */
#define UART5_TX_PB6 \
	AT32_PINMUX_AF('B', 6, AF8)
#define UART5_TX_PB9 \
	AT32_PINMUX_AF('B', 9, AF8)
#define UART5_TX_PC12 \
	AT32_PINMUX_AF('C', 12, AF8)

/* UART7_RX */
#define UART7_RX_PB3 \
	AT32_PINMUX_AF('B', 3, AF8)
#define UART7_RX_PC1 \
	AT32_PINMUX_AF('C', 1, AF8)

/* UART7_TX */
#define UART7_TX_PB4 \
	AT32_PINMUX_AF('B', 4, AF8)
#define UART7_TX_PC0 \
	AT32_PINMUX_AF('C', 0, AF8)

/* UART8_RX */
#define UART8_RX_PC3 \
	AT32_PINMUX_AF('C', 3, AF8)
#define UART8_RX_PC9 \
	AT32_PINMUX_AF('C', 9, AF7)

/* UART8_TX */
#define UART8_TX_PC2 \
	AT32_PINMUX_AF('C', 2, AF8)
#define UART8_TX_PC8 \
	AT32_PINMUX_AF('C', 8, AF7)

/* USART1_CK */
#define USART1_CK_PA8 \
	AT32_PINMUX_AF('A', 8, AF7)
#define USART1_CK_PB5 \
	AT32_PINMUX_AF('B', 5, AF7)

/* USART1_CTS */
#define USART1_CTS_PA11 \
	AT32_PINMUX_AF('A', 11, AF7)

/* USART1_RTS_DE */
#define USART1_RTS_DE_PA12 \
	AT32_PINMUX_AF('A', 12, AF7)

/* USART1_RX */
#define USART1_RX_PA10 \
	AT32_PINMUX_AF('A', 10, AF7)
#define USART1_RX_PB3 \
	AT32_PINMUX_AF('B', 3, AF7)
#define USART1_RX_PB7 \
	AT32_PINMUX_AF('B', 7, AF7)

/* USART1_TX */
#define USART1_TX_PA15 \
	AT32_PINMUX_AF('A', 15, AF7)
#define USART1_TX_PA9 \
	AT32_PINMUX_AF('A', 9, AF7)
#define USART1_TX_PB6 \
	AT32_PINMUX_AF('B', 6, AF7)

/* USART2_CK */
#define USART2_CK_PA4 \
	AT32_PINMUX_AF('A', 4, AF7)

/* USART2_CTS */
#define USART2_CTS_PA0 \
	AT32_PINMUX_AF('A', 0, AF7)

/* USART2_RTS_DE */
#define USART2_RTS_DE_PA1 \
	AT32_PINMUX_AF('A', 1, AF7)

/* USART2_RX */
#define USART2_RX_PA15 \
	AT32_PINMUX_AF('A', 15, AF8)
#define USART2_RX_PA3 \
	AT32_PINMUX_AF('A', 3, AF7)
#define USART2_RX_PB0 \
	AT32_PINMUX_AF('B', 0, AF6)

/* USART2_TX */
#define USART2_TX_PA14 \
	AT32_PINMUX_AF('A', 14, AF8)
#define USART2_TX_PA2 \
	AT32_PINMUX_AF('A', 2, AF7)
#define USART2_TX_PA8 \
	AT32_PINMUX_AF('A', 8, AF8)

/* USART3_CK */
#define USART3_CK_PB0 \
	AT32_PINMUX_AF('B', 0, AF8)
#define USART3_CK_PB12 \
	AT32_PINMUX_AF('B', 12, AF8)
#define USART3_CK_PC12 \
	AT32_PINMUX_AF('C', 12, AF7)

/* USART3_CTS */
#define USART3_CTS_PA6 \
	AT32_PINMUX_AF('A', 6, AF7)
#define USART3_CTS_PB13 \
	AT32_PINMUX_AF('B', 13, AF8)

/* USART3_RTS_DE */
#define USART3_RTS_DE_PB1 \
	AT32_PINMUX_AF('B', 1, AF8)
#define USART3_RTS_DE_PB14 \
	AT32_PINMUX_AF('B', 14, AF7)
#define USART3_RTS_DE_PD2 \
	AT32_PINMUX_AF('D', 2, AF7)

/* USART3_RX */
#define USART3_RX_PB11 \
	AT32_PINMUX_AF('B', 11, AF7)
#define USART3_RX_PC11 \
	AT32_PINMUX_AF('C', 11, AF7)
#define USART3_RX_PC5 \
	AT32_PINMUX_AF('C', 5, AF7)

/* USART3_TX */
#define USART3_TX_PB10 \
	AT32_PINMUX_AF('B', 10, AF7)
#define USART3_TX_PC10 \
	AT32_PINMUX_AF('C', 10, AF7)
#define USART3_TX_PC4 \
	AT32_PINMUX_AF('C', 4, AF7)

/* USART6_CK */
#define USART6_CK_PC8 \
	AT32_PINMUX_AF('C', 8, AF8)

/* USART6_RX */
#define USART6_RX_PA12 \
	AT32_PINMUX_AF('A', 12, AF8)
#define USART6_RX_PA5 \
	AT32_PINMUX_AF('A', 5, AF8)
#define USART6_RX_PC7 \
	AT32_PINMUX_AF('C', 7, AF8)

/* USART6_TX */
#define USART6_TX_PA11 \
	AT32_PINMUX_AF('A', 11, AF8)
#define USART6_TX_PA4 \
	AT32_PINMUX_AF('A', 4, AF8)
#define USART6_TX_PC6 \
	AT32_PINMUX_AF('C', 6, AF8)

/* XMC_A0 */
#define XMC_A0_PC3 \
	AT32_PINMUX_AF('C', 3, AF14)
#define XMC_A0_PC6 \
	AT32_PINMUX_AF('C', 6, AF10)

/* XMC_A1 */
#define XMC_A1_PC7 \
	AT32_PINMUX_AF('C', 7, AF10)

/* XMC_A2 */
#define XMC_A2_PC8 \
	AT32_PINMUX_AF('C', 8, AF10)

/* XMC_A3 */
#define XMC_A3_PC9 \
	AT32_PINMUX_AF('C', 9, AF10)

/* XMC_A4 */
#define XMC_A4_PA8 \
	AT32_PINMUX_AF('A', 8, AF14)

/* XMC_A7 */
#define XMC_A7_PD2 \
	AT32_PINMUX_AF('D', 2, AF10)

/* XMC_D0 */
#define XMC_D0_PB14 \
	AT32_PINMUX_AF('B', 14, AF14)

/* XMC_D1 */
#define XMC_D1_PC6 \
	AT32_PINMUX_AF('C', 6, AF14)

/* XMC_D13 */
#define XMC_D13_PB12 \
	AT32_PINMUX_AF('B', 12, AF14)

/* XMC_D2 */
#define XMC_D2_PC11 \
	AT32_PINMUX_AF('C', 11, AF14)

/* XMC_D3 */
#define XMC_D3_PC12 \
	AT32_PINMUX_AF('C', 12, AF14)

/* XMC_D4 */
#define XMC_D4_PA2 \
	AT32_PINMUX_AF('A', 2, AF14)

/* XMC_D5 */
#define XMC_D5_PA3 \
	AT32_PINMUX_AF('A', 3, AF14)

/* XMC_D6 */
#define XMC_D6_PA4 \
	AT32_PINMUX_AF('A', 4, AF14)

/* XMC_D7 */
#define XMC_D7_PA5 \
	AT32_PINMUX_AF('A', 5, AF14)

/* XMC_NADV */
#define XMC_NADV_PB7 \
	AT32_PINMUX_AF('B', 7, AF12)

/* XMC_NCE3 */
#define XMC_NCE3_PA15 \
	AT32_PINMUX_AF('A', 15, AF12)

/* XMC_NE2 */
#define XMC_NE2_PA15 \
	AT32_PINMUX_AF('A', 15, AF12)

/* XMC_NE4 */
#define XMC_NE4_PC4 \
	AT32_PINMUX_AF('C', 4, AF14)

/* XMC_NOE */
#define XMC_NOE_PB10 \
	AT32_PINMUX_AF('B', 10, AF14)
#define XMC_NOE_PC5 \
	AT32_PINMUX_AF('C', 5, AF14)

/* XMC_NWE */
#define XMC_NWE_PC2 \
	AT32_PINMUX_AF('C', 2, AF14)
#define XMC_NWE_PD2 \
	AT32_PINMUX_AF('D', 2, AF14)

/* XMC_SDCKE0 */
#define XMC_SDCKE0_PC3 \
	AT32_PINMUX_AF('C', 3, AF12)
#define XMC_SDCKE0_PC5 \
	AT32_PINMUX_AF('C', 5, AF12)

/* XMC_SDCKE1 */
#define XMC_SDCKE1_PB5 \
	AT32_PINMUX_AF('B', 5, AF12)

/* XMC_SDCS0 */
#define XMC_SDCS0_PC2 \
	AT32_PINMUX_AF('C', 2, AF12)
#define XMC_SDCS0_PC4 \
	AT32_PINMUX_AF('C', 4, AF12)

/* XMC_SDCS1 */
#define XMC_SDCS1_PB6 \
	AT32_PINMUX_AF('B', 6, AF12)

/* XMC_SDNWE */
#define XMC_SDNWE_PA7 \
	AT32_PINMUX_AF('A', 7, AF12)
#define XMC_SDNWE_PC0 \
	AT32_PINMUX_AF('C', 0, AF12)
