Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L lib_cdc_v1_0_3 -L lib_pkg_v1_0_4 -L fifo_generator_v13_2_11 -L lib_fifo_v1_0_20 -L blk_mem_gen_v8_4_9 -L lib_bmg_v1_0_18 -L lib_srl_fifo_v1_0_4 -L axi_datamover_v5_1_35 -L axi_vdma_v6_3_21 -L axi_interconnect_v1_7_24 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'S01_AXI_WDATA' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/pool/top_simulation.v:241]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'S01_AXI_WSTRB' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/pool/top_simulation.v:242]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'S01_AXI_RDATA' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/pool/top_simulation.v:262]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 28 for port 'input_address' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/pool/top_simulation.v:455]
WARNING: [VRFC 10-5021] port 'mm2s_frame_ptr_out' is not connected on this instance [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/pool/top_simulation.v:378]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
