$comment
	File created using the following command:
		vcd file encod.msim.vcd -direction
$end
$date
	Tue Apr 15 20:41:46 2025
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module encod_vlg_vec_tst $end
$var reg 8 ! A [7:0] $end
$var wire 1 " S [2] $end
$var wire 1 # S [1] $end
$var wire 1 $ S [0] $end
$var wire 1 % V $end
$var wire 1 & sampler $end
$scope module i1 $end
$var wire 1 ' gnd $end
$var wire 1 ( vcc $end
$var wire 1 ) unknown $end
$var tri1 1 * devclrn $end
$var tri1 1 + devpor $end
$var tri1 1 , devoe $end
$var wire 1 - A[0]~input_o $end
$var wire 1 . V~output_o $end
$var wire 1 / S[2]~output_o $end
$var wire 1 0 S[1]~output_o $end
$var wire 1 1 S[0]~output_o $end
$var wire 1 2 A[1]~input_o $end
$var wire 1 3 A[2]~input_o $end
$var wire 1 4 A[3]~input_o $end
$var wire 1 5 inst~0_combout $end
$var wire 1 6 A[4]~input_o $end
$var wire 1 7 A[7]~input_o $end
$var wire 1 8 A[6]~input_o $end
$var wire 1 9 inst~1_combout $end
$var wire 1 : inst~combout $end
$var wire 1 ; A[5]~input_o $end
$var wire 1 < inst5~0_combout $end
$var wire 1 = inst5~1_combout $end
$var wire 1 > inst10~0_combout $end
$var wire 1 ? inst10~1_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 !
x$
x#
x"
x%
x&
0'
1(
x)
1*
1+
1,
0-
x.
x/
x0
x1
02
03
04
x5
06
07
08
x9
x:
0;
x<
x=
x>
x?
$end
#3408
0<
#3449
05
#3451
0>
#3938
19
#4022
0=
#4175
0?
#4255
0:
#6829
01
0$
#6944
0.
0%
#8428
00
0#
#8932
0/
0"
#80000
b1 !
0&
#80690
1-
#83811
15
#84319
1:
#86989
1.
1%
#160000
b10000001 !
b10000000 !
1&
#160670
17
#160852
0-
#163670
1=
#163671
09
#163812
1?
#164227
05
#166466
11
1$
#167982
10
1#
#168645
1/
1"
#240000
b0 !
0&
#240832
07
#244078
0=
#244081
19
#244227
0?
#244398
0:
#246881
01
0$
#247087
0.
0%
#248484
00
0#
#249075
0/
0"
#1000000
