part=xcu55c-fsvh2892-2L-e

[hls]
flow_target=vivado
package.output.format=ip_catalog
package.output.syn=false
syn.top=fib
syn.file=/home/cembelentepe/Documents/Repos/EPFL-LAP/HardCilk/hw_ws/vitis_hls/fibonacci/src/fib.cpp
syn.file=/home/cembelentepe/Documents/Repos/EPFL-LAP/HardCilk/hw_ws/vitis_hls/fibonacci/src/fib.h
syn.file=/home/cembelentepe/Documents/Repos/EPFL-LAP/HardCilk/hw_ws/vitis_hls/fibonacci/src/sum.cpp
clock=300MHz