<?xml version="1.0" encoding="UTF-8"?>
<patent-document ucid="EP-2680386-A1" country="EP" doc-number="2680386" kind="A1" date="20140101" family-id="37969683" file-reference-id="287040" date-produced="20180824" status="corrected" lang="EN"><bibliographic-data><publication-reference fvid="146549684" ucid="EP-2680386-A1"><document-id><country>EP</country><doc-number>2680386</doc-number><kind>A1</kind><date>20140101</date><lang>EN</lang></document-id></publication-reference><application-reference ucid="EP-13186243-A" is-representative="NO"><document-id mxw-id="PAPP154823607" load-source="docdb" format="epo"><country>EP</country><doc-number>13186243</doc-number><kind>A</kind><date>20061010</date><lang>EN</lang></document-id><document-id mxw-id="PAPP246867070" load-source="docdb" format="original"><country>EP</country><doc-number>13186243.5</doc-number><date>20061010</date></document-id></application-reference><priority-claims><priority-claim mxw-id="PPC140451014" ucid="EP-06816605-A" linkage-type="3" load-source="docdb"><document-id format="epo"><country>EP</country><doc-number>06816605</doc-number><kind>A</kind><date>20061010</date></document-id></priority-claim><priority-claim mxw-id="PPC140447458" ucid="US-2005038471-W" linkage-type="W" load-source="docdb"><document-id format="epo"><country>US</country><doc-number>2005038471</doc-number><kind>W</kind><date>20051024</date></document-id></priority-claim></priority-claims><technical-data><classifications-ipcr><classification-ipcr mxw-id="PCL1988097499" load-source="docdb">H02H   9/00        20060101AFI20131030BHEP        </classification-ipcr><classification-ipcr mxw-id="PCL1988104035" load-source="docdb">H01H   9/56        20060101ALN20131030BHEP        </classification-ipcr><classification-ipcr mxw-id="PCL1988107546" load-source="docdb">H02H   3/247       20060101ALN20131030BHEP        </classification-ipcr><classification-ipcr mxw-id="PCL1988113498" load-source="docdb">H01H   9/54        20060101ALN20131030BHEP        </classification-ipcr></classifications-ipcr><classifications-cpc><classification-cpc mxw-id="PCL-2117100664" load-source="docdb" scheme="CPC">H01H   9/56        20130101 LA20150116BHEP        </classification-cpc><classification-cpc mxw-id="PCL-2117102488" load-source="docdb" scheme="CPC">H01H   9/542       20130101 LA20150116BHEP        </classification-cpc><classification-cpc mxw-id="PCL-2117102617" load-source="docdb" scheme="CPC">H02H   9/001       20130101 FI20150116BHEP        </classification-cpc><classification-cpc mxw-id="PCL-2117103639" load-source="docdb" scheme="CPC">H02H   3/247       20130101 LA20150116BHEP        </classification-cpc></classifications-cpc><invention-title mxw-id="PT132181536" lang="DE" load-source="patent-office">Reduktion des Einschaltstroms aufgrund von Spannungsabfällen durch Zeitsteuerung der Impedanzbeseitigung</invention-title><invention-title mxw-id="PT132181537" lang="EN" load-source="patent-office">Reduction of Inrush Current Due to Voltage Sags by Impedance Removal Timing</invention-title><invention-title mxw-id="PT132181538" lang="FR" load-source="patent-office">Réduction de courant d'appel due à des baisses de tension soudaines par synchronisation d'élimination d'impédance</invention-title><citations><patent-citations><patcit mxw-id="PCIT242653186" load-source="docdb" ucid="JP-2001025256-A"><document-id format="epo"><country>JP</country><doc-number>2001025256</doc-number><kind>A</kind><date>20010126</date></document-id><sources><source name="SEA" category="A" created-by-npl="N"/></sources></patcit><patcit mxw-id="PCIT242653187" load-source="docdb" ucid="JP-2003259648-A"><document-id format="epo"><country>JP</country><doc-number>2003259648</doc-number><kind>A</kind><date>20030912</date></document-id><sources><source name="SEA" category="A" created-by-npl="N"/></sources></patcit><patcit mxw-id="PCIT242653188" load-source="docdb" ucid="US-20020012261-A1"><document-id format="epo"><country>US</country><doc-number>20020012261</doc-number><kind>A1</kind><date>20020131</date></document-id><sources><source name="SEA" category="A" created-by-npl="N"/></sources></patcit></patent-citations><non-patent-citations><nplcit><text>None</text><sources><source mxw-id="PNPL45132183" load-source="docdb" name="APP"/></sources></nplcit></non-patent-citations></citations></technical-data><related-documents><relation type="division"><child-doc ucid="EP-13186243-A"><document-id load-source="patent-office" format="epo"><country>EP</country><doc-number>13186243</doc-number><kind>A</kind><date>20061010</date></document-id></child-doc><parent-doc ucid="EP-06816605.7"><document-id load-source="patent-office" format="epo"><country>EP</country><doc-number>06816605.7</doc-number><date>20061010</date></document-id><parent-grant-document ucid="EP-1946058-B1"><document-id><country>EP</country><doc-number>1946058</doc-number><kind>B1</kind><date>20141001</date></document-id></parent-grant-document></parent-doc></relation></related-documents><parties><applicants><applicant mxw-id="PPAR918148318" load-source="docdb" sequence="1" format="epo"><addressbook><last-name>GEORGIA TECH RES INST</last-name><address><country>US</country></address></addressbook></applicant><applicant mxw-id="PPAR918147562" load-source="docdb" sequence="1" format="intermediate"><addressbook><last-name>GEORGIA TECH RESEARCH CORPORATION</last-name></addressbook></applicant><applicant mxw-id="PPAR918982699" load-source="patent-office" sequence="1" format="original"><addressbook><last-name>Georgia Tech Research Corporation</last-name><iid>101224074</iid><address><street>505 Tenth Street N.W.</street><city>Atlanta, GA 30332-0415</city><country>US</country></address></addressbook></applicant></applicants><inventors><inventor mxw-id="PPAR918172101" load-source="docdb" sequence="1" format="epo"><addressbook><last-name>DIVAN DEEPAK</last-name><address><country>US</country></address></addressbook></inventor><inventor mxw-id="PPAR918167626" load-source="docdb" sequence="1" format="intermediate"><addressbook><last-name>DIVAN, DEEPAK</last-name></addressbook></inventor><inventor mxw-id="PPAR918984071" load-source="patent-office" sequence="1" format="original"><addressbook><last-name>DIVAN, DEEPAK</last-name><address><street>1398 Hillcrest Drive</street><city>San Jose, CA 95120</city><country>US</country></address></addressbook></inventor></inventors><agents><agent mxw-id="PPAR918985332" load-source="patent-office" sequence="1" format="original"><addressbook><last-name>Rehberg Hüppe + Partner</last-name><iid>100060390</iid><address><street>Patentanwälte Nikolausberger Weg 62</street><city>37073 Göttingen</city><country>DE</country></address></addressbook></agent></agents></parties><international-convention-data><designated-states><ep-contracting-states><country mxw-id="DS548846614" load-source="docdb">AT</country><country mxw-id="DS548808987" load-source="docdb">BE</country><country mxw-id="DS548900344" load-source="docdb">BG</country><country mxw-id="DS548884143" load-source="docdb">CH</country><country mxw-id="DS548881847" load-source="docdb">CY</country><country mxw-id="DS548846615" load-source="docdb">CZ</country><country mxw-id="DS548894337" load-source="docdb">DE</country><country mxw-id="DS548808988" load-source="docdb">DK</country><country mxw-id="DS548881848" load-source="docdb">EE</country><country mxw-id="DS548879151" load-source="docdb">ES</country><country mxw-id="DS548900345" load-source="docdb">FI</country><country mxw-id="DS548900346" load-source="docdb">FR</country><country mxw-id="DS548808989" load-source="docdb">GB</country><country mxw-id="DS548808990" load-source="docdb">GR</country><country mxw-id="DS548846616" load-source="docdb">HU</country><country mxw-id="DS548884148" load-source="docdb">IE</country><country mxw-id="DS548808991" load-source="docdb">IS</country><country mxw-id="DS548900347" load-source="docdb">IT</country><country mxw-id="DS548881849" load-source="docdb">LI</country><country mxw-id="DS548894346" load-source="docdb">LT</country><country mxw-id="DS548846617" load-source="docdb">LU</country><country mxw-id="DS548894347" load-source="docdb">LV</country><country mxw-id="DS548894348" load-source="docdb">MC</country><country mxw-id="DS548846622" load-source="docdb">NL</country><country mxw-id="DS548846623" load-source="docdb">PL</country><country mxw-id="DS548808992" load-source="docdb">PT</country><country mxw-id="DS548846624" load-source="docdb">RO</country><country mxw-id="DS548846625" load-source="docdb">SE</country><country mxw-id="DS548894349" load-source="docdb">SI</country><country mxw-id="DS548881850" load-source="docdb">SK</country><country mxw-id="DS548806476" load-source="docdb">TR</country></ep-contracting-states></designated-states></international-convention-data></bibliographic-data><abstract mxw-id="PA128670353" lang="EN" load-source="patent-office"><p id="pa01" num="0001">A current limiting circuit (400) times the removal of a current limiting impedance between an input power voltage (100) and a load (233). The current limiting circuit (400) comprise a parallel arrangement of (a) a selectively actuatable relay (229) and (b) a semiconductor switch (226) in series with a resistance (R<sub>T</sub>) coupled between the input power voltage (100) and the load (233); a sag detector (213) providing a signal (223) once it detects a voltage sag (106) in the input power voltage (100); an impedance removal timing circuit (403) comparing a load voltage with the input power voltage (100) and providing an impedance removal signal (406); a gate drive (216) coupled to receive the signal (223) from the sag detector (213) and the impedance removal timing signal (406) and controlling the actuation of the relay (229) and the semiconductor switch (226). The impedance removal timing circuit (403) sends the impedance removal signal (406) to the gate drive (216) that causes the gate drive (216) to remove the impedance from the load (233), when conditions occur that will allow the load (233) to be supplied with the line voltage without causing an undesirable inrush current surge.
<img id="iaf01" file="imgaf001.tif" wi="131" he="80" img-content="drawing" img-format="tif"/></p></abstract><abstract mxw-id="PA128499726" lang="EN" source="EPO" load-source="docdb"><p>A current limiting circuit (400) times the removal of a current limiting impedance between an input power voltage (100) and a load (233). The current limiting circuit (400) comprise a parallel arrangement of (a) a selectively actuatable relay (229) and (b) a semiconductor switch (226) in series with a resistance (R T ) coupled between the input power voltage (100) and the load (233); a sag detector (213) providing a signal (223) once it detects a voltage sag (106) in the input power voltage (100); an impedance removal timing circuit (403) comparing a load voltage with the input power voltage (100) and providing an impedance removal signal (406); a gate drive (216) coupled to receive the signal (223) from the sag detector (213) and the impedance removal timing signal (406) and controlling the actuation of the relay (229) and the semiconductor switch (226). The impedance removal timing circuit (403) sends the impedance removal signal (406) to the gate drive (216) that causes the gate drive (216) to remove the impedance from the load (233), when conditions occur that will allow the load (233) to be supplied with the line voltage without causing an undesirable inrush current surge.</p></abstract><description mxw-id="PDES63955783" lang="EN" load-source="patent-office"><!-- EPO <DP n="1"> --><p id="p0001" num="0001">The present invention relates to a current limiting circuit operating to limit the removal of a current limiting impedance between an input power voltage and a load. Further, the invention relates to a method and an apparatus for the reduction of inrush current to an electrical load due to voltage sags in an input power voltage.</p><heading id="h0001"><b>BACKGROUND</b></heading><p id="p0002" num="0002">Although lightning strikes high voltage power lines very frequently, lightning generally causes a high voltage surge within a short distance, say around 200 meters, of the impacted site. Consequently, relatively few end users of electronic equipment are affected. Transient Voltage Surge Suppressors (TVSS) devices protect against such rare but damaging voltage surges. On the other hand, every lightning strike on a power line or other power system fault causes a short-duration voltage sag that lasts typically less than six cycles, impacting customers up to 200 miles away. As a result, end users of electronic equipment such as computers, televisions, medical equipment, <i>etc.,</i> are likely to experience voltage sags much more frequently than voltage surges.</p><p id="p0003" num="0003">In addition, during start up of electronic equipment, there is often an inrush current that may cause damage to electrical components. To limit the damaging effects of such inrush currents, a thermistor may typically be employed that limits inrush current<!-- EPO <DP n="2"> --> upon startup of electronic equipment. Specifically, a thermistor might be operated to inject an impedance such as a resistance into a power circuit to limit the inrush current when the thermistor is cool at startup of the electronic equipment. However, after startup, a thermistor is heated, thereby reducing the inserted resistance. As a result, the thermistor no longer functions as a current inrush limiter. This can be problematic due to the common occurrence of voltage sags. At the end of a voltage sag that occurs after start up, the AC line voltage may abruptly return to normal potentially causing a large current surge that is not limited due to the fact that the thermistor is disengaged after start up.</p><heading id="h0002"><b>SUMMARY OF THE INVENTION</b></heading><p id="p0004" num="0004">The present invention provides a current limiting circuit according to independent claim 1, a method for the reduction of inrush current according to independent claim 7, and an apparatus for the reduction of inrush current according to independent claim 12. Preferred embodiments of the circuit, the method and the apparatus are defined in dependent claims.</p><heading id="h0003"><b>BRIEF DESCRIPTION OF THE DRAWINGS</b></heading><p id="p0005" num="0005">Many aspects of the invention can be better understood with reference to the following drawings. The components in the drawings are not necessarily to scale, emphasis instead being placed upon clearly illustrating the principles of the present invention. Moreover, in the drawings, like reference numerals designate corresponding parts throughout the several views.</p><p id="p0006" num="0006"><figref idrefs="f0001">FIG. 1</figref> depicts one example of a plot of a line voltage with respect to time that illustrates the timing relating to the insertion and removal of a current limiting impedance in association with the voltage sag according to an embodiment of the present invention;</p><p id="p0007" num="0007"><figref idrefs="f0002">FIG. 2</figref> is a schematic of one example of a current limiting circuit that operates to time the removal of a current limiting impedance as illustrated, for example, in <figref idrefs="f0001">FIG. 1</figref>;<!-- EPO <DP n="3"> --></p><p id="p0008" num="0008"><figref idrefs="f0003">FIG. 3</figref> is a schematic of another example of a current limiting circuit that operates to time the removal of a current limiting impedance as illustrated, for example, in <figref idrefs="f0001">FIG. 1</figref>;</p><p id="p0009" num="0009"><figref idrefs="f0004">FIG. 4</figref> is a schematic of yet another example of a current limiting circuit that operates to time the removal of a current limiting impedance as illustrated, for example, in <figref idrefs="f0001">FIG. 1</figref> according to an embodiment of the present invention;</p><p id="p0010" num="0010"><figref idrefs="f0005">FIG. 5</figref> is a graph that plots one example of an inrush surge current with respect to a duration of a sag in a power voltage such as the voltage sag illustrated in the example depicted in <figref idrefs="f0001">FIG. 1</figref>, where the inrush surge current depicted provides one example basis for determining where the current limiting impedance depicted with respect to <figref idrefs="f0004">FIG. 4</figref> should be removed according to an embodiment of the present invention;</p><p id="p0011" num="0011"><figref idrefs="f0005">FIG. 6</figref> is a schematic diagram of one example of a processor circuit that executes gate drive logic as employed in the current limiting circuits of <figref idrefs="f0004">FIG. 4</figref> according to an embodiment of the present invention; and</p><p id="p0012" num="0012"><figref idrefs="f0006">FIG. 7</figref> is a flow chart of one example of the gate drive logic executed in the processor of <figref idrefs="f0005">FIG. 5</figref> according to an embodiment of the present invention.</p><heading id="h0004"><b>DETAILED DESCRIPTION</b></heading><p id="p0013" num="0013">With reference to <figref idrefs="f0001">FIG. 1</figref>, shown is a chart that plots a power voltage 100 with respect to time to illustrate the various embodiments of the present invention. The power voltage 100 is applied to a load that may comprise, for example, an inductive load, a rectifier load, a capacitive load, or other type of electrical load as can be appreciated. In<!-- EPO <DP n="4"> --> the case that the power voltage 100 is applied to a rectifier load, then a voltage is generated across a capacitor associated with the rectifier as can be appreciated. In this respect, the capacitor facilitates the generation of a DC power source in conjunction with the function of the diodes of the rectifier.</p><p id="p0014" num="0014">With respect to <figref idrefs="f0001">FIG. 1</figref>, the capacitor voltage 103 is depicted as the DC voltage that exists across a capacitor associated with the rectifier. From time to time during the steady state operation of the load to which the power voltage 100 is applied, a voltage sag 106 may occur in the power voltage 100. During a voltage sag 106, the capacitor voltage 103 may steadily decrease as the capacitor itself is drained as it supplies current to the electrical load coupled to the rectifier. At the end of a voltage sag 106, it is often the case that the power voltage 100 suddenly returns to a nominal voltage 109. The nominal voltage 109 is the normal operating voltage of the power voltage 100.</p><p id="p0015" num="0015">Depending where in the power voltage cycle that the power voltage 100 returns to the nominal voltage 109, there may be a significant voltage differential V<sub>D</sub> between the power voltage 100 and the capacitor voltage 103. This voltage differential V<sub>D</sub> may ultimately result in a significant inrush current as the load resumes steady state operation. Where the load is a rectifier load, then the inrush current occurs due to the fact that the rectifier capacitor needs to be charged up and other components that make up the load may pull more current at the end of the voltage sag 106.</p><p id="p0016" num="0016">The magnitude of the inrush current is affected by various load factors such as, for example, the type of load, the condition of load, the proximity of the load with respect to the power voltage 100, power supply factors, the duration of the voltage sag 106, the line impedance, and the location of any transformer associated with the stepping<!-- EPO <DP n="5"> --> the power voltage 100 up or down, and other factors. In addition, the magnitude of any inrush current after the occurrence of a voltage sag 106 will depend upon the magnitude of the voltage differential V<sub>D</sub> that exists at the instant that the power voltage 100 returns to the nominal voltage 109. The nominal voltage 109 is defined herein as a nominal value assigned to a circuit or system for the purpose of conveniently designating its voltage class or type. In this sense, nominal voltage may comprise a standardized voltage specified for various purposes such as power distribution on a power grid, <i>i.e.</i> 120/240 Delta, 480/277 Wye, 120/208 Wye or other specification. Alternatively, the nominal voltage may comprise a standardized voltage in a closed system such as, for example, a power system on a vehicle such as an airplane, etc. A nominal voltage may be, for example, an AC voltage specified in terms of peak to peak voltage, RMS voltage, and/or frequency. Also, a nominal voltage may be a DC voltage specified in terms of a voltage magnitude.</p><p id="p0017" num="0017">In order to limit the inrush current at the end of a voltage sag 106, according to various embodiments of the present invention, an impedance is added to the load upon detection of the voltage sag 106 in the power voltage 100 during the steady state operation of the load. In this respect, the power voltage 100 is monitored to detect a voltage sag 106 during the steady state operation of the load. Once an occurrence of a voltage sag 106 is detected, the impedance is added to the load. Thereafter, the impedance is removed when the power voltage 100 has reached a predefined point 113 in the power voltage cycle after the power voltage 100 has returned to the nominal voltage 109.<!-- EPO <DP n="6"> --></p><p id="p0018" num="0018">The timing of the removal of the impedance from the load after the power voltage 100 has returned to the nominal voltage 109 is specified to as to minimize an occurrence of an inrush current surge flowing to the load according to various embodiments of the present invention. In this respect, the removal of the impedance from the load is timed at the predefined point on the power voltage cycle of the power voltage 100.</p><p id="p0019" num="0019">In one embodiment, the impedance is removed from the load when the power voltage 100 is less than a magnitude of the capacitor voltage 103 across a capacitor associated with a rectifier, where the load is a rectifier load. In such a scenario, given that the line voltage 100 is rectified, then it can be said that the impedance is removed from the load when the absolute value of the magnitude of the power voltage 100 is less than a magnitude of the voltage 103 across the capacitor associated with the rectifier of the load.</p><p id="p0020" num="0020">At such time, the respective diodes in the rectifier are reversed biased when the absolute value of the magnitude of the power voltage 100 is less than the magnitude of the voltage 103 across the capacitor associated with the rectifier of the load. Consequently, there is no inrush current when the absolute value of the magnitude of the power voltage 100 is less than the magnitude of the voltage 103 across a capacitor associated with a rectifier of the load. Ultimately, in this scenario, the capacitor associated with the rectifier is charged when the normal peaks of the rectified power voltage 100 are applied to the capacitor, rather than experiencing an instantaneous change in the voltage as illustrated by the voltage differential V<sub>D</sub> depicted in <figref idrefs="f0001">FIG. 1</figref>.</p><p id="p0021" num="0021">In an additional alternative, the impedance is removed from the load at approximately a zero (0) crossing of the power voltage 100 that occurs after the power<!-- EPO <DP n="7"> --> voltage has returned to the nominal voltage 109 after the end of a voltage sag 106. In this respect, to be "approximate" to the zero crossing, for example, is to be within an acceptable tolerance associated with the zero crossing such that the magnitude of the power voltage 100 is unlikely to be greater than a voltage 103 across a capacitor associated with a rectifier of the load.</p><p id="p0022" num="0022">In another embodiment, the impedance may be removed from the load at approximately a first one of the many zero crossings that occur after the power voltage 100 as returned to the nominal voltage 109. This is advantageous as the power is returned to the load as soon as possible but in a manner that minimizes the possibility that a significant inrush current will occur.</p><p id="p0023" num="0023">In yet another embodiment, the impedance may be removed from the load at a point on the power voltage cycle that substantially minimizes the differential V<sub>D</sub> between an absolute value of the magnitude of the power voltage 100 and a magnitude of the voltage 103 across a capacitor associated with a rectifier of the load. In this respect, if the power voltage 100 returns to the nominal voltage 109 at a location in the power voltage cycle such that the magnitude of the power voltage 100 is close to the voltage 103 across the capacitor so that minimal inrush current may result, then the impedance may be removed potentially even in a case where the power voltage 100 is on an upswing and is greater than the voltage 103 across the capacitor, as long as the voltage differential V<sub>D</sub> is small enough so as to result in an acceptable amount of inrush current to the load.</p><p id="p0024" num="0024">In such a case, a maximum voltage differential V<sub>D</sub> maybe specified that results in a maximum allowable inrush current that could be applied to the load, where the impedance would not be removed if the actual voltage differential V<sub>D</sub> is greater than<!-- EPO <DP n="8"> --> the maximum voltage differential V<sub>D</sub> specified. As depicted in the graph of <figref idrefs="f0001">FIG. 1</figref>, shown is an embodiment in which the impedance is added to the load during the voltage sag 106 and is removed at the point 113 in the power voltage cycle that occurs at a first zero crossing after the power voltage 100 returns to the nominal voltage 109 according to one embodiment of the present invention.</p><p id="p0025" num="0025">With reference next to <figref idrefs="f0002">FIG. 2</figref>, shown is a schematic of a current limiting circuit according to an embodiment of the present invention. The power voltage 100 (<figref idrefs="f0001">FIG. 1</figref>) is applied across input nodes 203 as shown. The power voltage 100 may be received from a typical outlet or other power source as can be appreciated. The current limiting circuit 200 includes a transient voltage surge suppressor 206 that is coupled across the input nodes 203. In addition, the current limiting circuit 200 includes a zero crossing detector 209, a sag detector 213, and a gate drive 216. The power voltage 100 is received as an input into both the zero crossing detector 209 and the sag detector 213. The output of the zero crossing detector 209 comprises a zero crossing signal 219 that is applied to the gate drive 216.</p><p id="p0026" num="0026">The output of the sag detector 213 is also applied to the gate drive 216. The gate drive 216 controls a thyristor 226 and a relay 229. In this respect, the gate drive 216 controls whether the thyristor 226 and the relay 229 are turned on or off. The relay 229 couples the input nodes 203 to a load 233. The thyristor 226 couples the input nodes 206 to the load 233 through a resister R<sub>T</sub>. In the embodiment depicted in <figref idrefs="f0002">FIG. 2</figref>, the input nodes 203 are coupled to the load 233 through resistor R<sub>S</sub> that is in parallel with the relay 229 and the thyristor 226/resistor R<sub>T</sub> as shown.<!-- EPO <DP n="9"> --></p><p id="p0027" num="0027">The load 233 as depicted in <figref idrefs="f0002">FIG. 2</figref> comprises a rectifier load having a rectifier 236. The rectifier 236 includes the diodes 239 and the rectifier capacitor 243. In addition, the load 233 may include other components 246 that receive DC power as can be appreciated. Alternatively, the load 233 may be an inductive load or other type of load. The zero crossing detector 209, the sag detector 213, and/or the gate drive 216 may be implemented with one or more micro processor circuits, digital logic circuitry, or analog circuitry as can be appreciated.</p><p id="p0028" num="0028">Next, a general discussion of the operation of the current limiting circuit 200 is provided according to one embodiment of the present invention. To begin, assume the power voltage 100 comprises a nominal voltage 109 is applied to the load and suddenly experiences a voltage sag 106 (<figref idrefs="f0001">FIG. 1</figref>). Assuming that the voltage sag 106 lasts a predefined threshold of time where the capacitor voltage 103 (<figref idrefs="f0001">FIG. 1</figref>) across the capacitor 243 drains appreciably, a risk is created of a significant inrush current when the power voltage 100 resumes the nominal voltage 109.</p><p id="p0029" num="0029">During steady state operation of the load, the relay 229 is in a closed position and the power voltage 100 is applied directly to the load 233 through the relay 229. Given that the relay 229 is a direct electrical connection, it presents the path of least resistance for the current flowing to the load 233. Consequently, the current bypasses the resistor R<sub>S</sub>. During the steady state operation of the load, the thyristor 226 is also in an off state, thereby preventing current from flowing through the resistance R<sub>T</sub>. Once the sag detector 213 detects the voltage sag 106, then the sag detector output 223 directs the gate drive 216 to open the relay 229. As a result, the voltage at the input nodes 223 is applied to the load 233 through the resistor R<sub>S</sub>.<!-- EPO <DP n="10"> --></p><p id="p0030" num="0030">The resistance R<sub>S</sub> is obviously higher than the near zero resistance presented by the closed relay 229. By opening the relay 229, the resistor R<sub>S</sub> is added to the load 233. The resistance R<sub>S</sub> is specified so as to limit the current that can flow to the load 233. This resistance thus limits any current surge that might occur when the voltage returns to nominal and the voltage sag 106 has ended, thereby minimizing or eliminating the possibility of damage to electrical components of the load 233 such as diodes 239 in the rectifier 236 or other components.</p><p id="p0031" num="0031">It should be noted that the resistance R<sub>S</sub> may also reduce the voltage that is seen by the load 233 during the voltage sag 106 until either the thyristor 226 is closed (turned on) or the relay 229 is closed. In this respect, the resistance R<sub>S</sub> can exacerbate the reduced voltage experienced by the load 233 during the voltage sag 106. However, the reduced voltage due to the resistor R<sub>S</sub> will not be much worse than what can typically be experienced by the load 233 without the resistance R<sub>S</sub>. This is especially true if the voltage sag 106 lasts for a short time. If the voltage sag 106 lasts for relatively long time such that the operation of the load is disrupted, chances are any reduction in voltage due to the resistance R<sub>S</sub> would not be of any consequence.</p><p id="p0032" num="0032">For maximum protection, the current flow through the resistor R<sub>S</sub> should be low, but as stated above, this might increase the possibility of momentary interference with the load operation. Thus, the value of the resistance R<sub>S</sub> is determined based upon a trade off between protection in a multi-load environment and the possibility of nuisance interference with the operation of the load 233. Experiments show that the resistance R<sub>S</sub> generally does not interfere with the load operation for voltage sags of short duration lasting less than five (5) cycles or so.<!-- EPO <DP n="11"> --></p><p id="p0033" num="0033">Once the relay 229 is opened due to the detection of the voltage sag 106, then the current limiting circuit 200 stays in such state until the sag detector 213 detects that the voltage sag 106 has ended. Assuming that the voltage sag 106 has ended, then the sag detector output 223 is appropriately altered. In response, the gate drive 216 does not close the relay 229 right away. Rather, the relay 229 is maintained in an open state. The gate drive 216 waits until a signal is received from the zero crossing detector 209 indicating that a zero crossing has been reached in the power voltage cycle. The zero crossing output 219 applied to the gate drive 216 indicates the occurrence of all zero crossings.</p><p id="p0034" num="0034">Upon receiving an indication of a zero crossing after receiving an indication that the voltage sag 106 has ended, the gate drive 216 turns on the thyristor 226 to allow current to flow to the load 223 through the thyristor 226 and the resistance R<sub>T</sub>. The resistance R<sub>T</sub> is specified to protect the thyristor 266. In particular, the resistance R<sub>T</sub> limits the worst case current that flows to the load 233 through the thyristor 226 to within the maximum current rating of the thyristor 226. Thus, the resistance R<sub>T</sub> is less than the resistance R<sub>S</sub> and effectively allows the nominal power voltage 100 to be applied to the load 233. The thyristor 226 is advantageously employed to cause the power voltage 100 to be reapplied to the load 233 after the end of the voltage sag 106 as the thyristor 226 is much faster in operation than the relay 229. In this respect, the thyristor 226 can be turned on, for example, within approximately 10 microseconds as opposed to the relay 229 that might take approximately five to ten milliseconds. Because of the speed at which the thyristor 226 can operate, the thyristor 226 allows the current limiting circuit<!-- EPO <DP n="12"> --> 200 to control exactly where on the power voltage cycle that the power voltage 100 is reapplied to the load 233.</p><p id="p0035" num="0035">Alternatively, if the reaction time of the relay 229 in response to a change in the state of the output signal from the gate drive 216 is sufficiently fast or can be estimated with sufficient accuracy, then it may be the case that the relay 229 could be used without the thyristor 229. Specifically, the relay 229 could be triggered to close (or turned off in the case of a normally closed relay) at a predefined period of time before a zero crossing is to occur with the anticipation that the relay 229 will actually close on or near the zero crossing itself. This embodiment would thus eliminate the need for the thyristor 226 and the resistance R<sub>T</sub>.</p><p id="p0036" num="0036">Once the thyristor 226 has been on for a necessary amount of time to ensure that the capacitor 243 associated with the rectifier 236 is charged enough to avoid significant inrush current, or that the load 233 is operational to the extent that it will not cause an undesirable inrush current, the gate drive 216 closes the relay 229 to reestablish the conductive pathway between the input nodes 203 and the load 233. Thereafter, the gate drive 216 turns the thyristor 226 off.</p><p id="p0037" num="0037">Thus, to recap, the thyristor 226 provides the function of supplying the power voltage 100 to the load 233 after the end of the voltage sag 106. Given that the resistance R<sub>S</sub> is the impedance that is added to the load 233 during the voltage sag 106, the thyristor 226 acts to remove the impedance R<sub>S</sub> to resupply the power voltage 100 to the load 233, where the resistance R<sub>T</sub> is much less than the resistance R<sub>S</sub> . Thereafter, the relay 229 is closed so that a direct conductive pathway is established to the load 233 without any loss to either of the resistances R<sub>S</sub> or R<sub>T</sub>.<!-- EPO <DP n="13"> --></p><p id="p0038" num="0038">The current limiting circuit 200 illustrates the operation of an embodiment in which the inrush current that flows to the load 233 is minimized after the end of the voltage sag 106, where the impedance represented by the resistance R<sub>S</sub> that was added to the load 233 is removed from the load 233 at approximately the zero crossing of the power voltage 100 after the power voltage 100 has returned to the nominal voltage 109.</p><p id="p0039" num="0039">The precise zero crossing detected by the zero crossing detector 209 at which the thyristor 226 is turned on may be the first zero crossing that occurs after the power voltage 100 has returned to the nominal voltage 109. Alternatively, the zero crossing at which the thyristor 226 is turned on may be any zero crossing that occurs after the power voltage 100 has returned to the nominal voltage 109 with the understanding that it may be favorable to turn the thyristor 226 on as soon as possible so as to reestablish the power voltage 100 at the load 233 so that the load is not adversely affected.</p><p id="p0040" num="0040">In addition, the resistance R<sub>T</sub> is specified so that the thyristor 226 does not experience currents that are too high that may adversely affect its operation, taking into account how long the thyristor 226 would have to stay on given the zero crossing or other point at which the thyristor 226 would be turned on after the voltage sag 106 has ended.</p><p id="p0041" num="0041">Referring next to <figref idrefs="f0003">FIG. 3</figref>, shown is a current limiting circuit 300 according to another embodiment of the present invention. The current limiting circuit 300 is similar in function with respect to the current limiting function 200, except that the resistance R<sub>S</sub> is not employed. In this respect, the impedance added to the load 233 is the equivalent of an infinite resistance or an open circuit. In all other ways, the operation of the current limiting circuit 300 is the same as described above with respect to <figref idrefs="f0002">FIG. 2</figref>.<!-- EPO <DP n="14"> --></p><p id="p0042" num="0042">In addition, the current limiting circuit 300 provides additional capability in that it can isolate the load 233 from the power voltage 100 such as might be desirable in a case where sustained undervoltages or overvoltages occur that may be dangerous for the load 233. The current limiting circuit 200 (<figref idrefs="f0002">FIG. 2</figref>) may also be configured isolate the load 233 in the case of an undervoltage or overvoltage that might present a danger for the load 233 by including a second relay in series with the resistance R<sub>S</sub> that would open up to isolate the load 233 from the power voltage 100. In case an undervoltage or overvoltage is detected, a relay may be opened at the same time that the relay 229 is opened.</p><p id="p0043" num="0043">Turning then to <figref idrefs="f0004">FIG. 4</figref>, shown is a current limiting circuit 400 according to yet another embodiment of the present invention. The current limiting circuit 400 is similar to the current limiting circuit 300 (<figref idrefs="f0003">FIG. 3</figref>) with the exception that the zero crossing detector 209 in the current limiting circuit 300 has been replaced by the impedance removal timing circuit 403 that generates an impedance removal signal 406 that is applied to the gate drive 216. The current limiting circuit 400 operates in much the same way as the current limiting circuit 300 with the exception that the impedance removal timing circuit 403 receives the voltage across the capacitor 243 of the rectifier 236 as an input. This voltage may be compared with the power voltage 100 that is received as another input.</p><p id="p0044" num="0044">In this respect, the impedance removal timing circuit 403 may send the signal to the gate drive 216 to energize the thyristor 226 to supply current to the load 233 when conditions other than zero crossings occur that will allow the load 233 to be supplied with the line voltage without causing an undesirable inrush current surge. In particular, the<!-- EPO <DP n="15"> --> conditions may comprise, for example, when the absolute value of the magnitude of the power voltage 100 is less than the magnitude of the rectified voltage across the capacitor 243 associated with the rectifier of the load. In this respect, the voltage differential V<sub>D</sub> (<figref idrefs="f0001">FIG. 1</figref>) does not exist such that a significant inrush current surge is not likely to be experienced.</p><p id="p0045" num="0045">Alternatively, the impedance removal timing circuit 403 may generate the impedance removal output signal 406 that causes the gate drive 216 to energize the thyristor 226 to remove the impedance from the load 233 at any point on the power voltage cycle of the power voltage 100 that substantially minimizes a differential between the absolute value of the magnitude of the power voltage 100 and a magnitude of the rectified voltage across the capacitor 243 that is associated with the load.</p><p id="p0046" num="0046">Referring next to <figref idrefs="f0005">FIG. 5</figref>, shown is a chart that plots an example of the magnitude of the peak value of the inrush current surge that flows into a load as a function of the duration of a voltage sag 106 (<figref idrefs="f0001">FIG. 1</figref>) in terms of line voltage cycles. As shown in <figref idrefs="f0005">FIG. 5</figref>, the peak value of the measured inrush current surge 409 is depicted for various values of voltage sag duration for a typical liquid crystal monitor load. The inrush current surge 409 has an upper envelope 413, depicting the worst case stresses that are possible, and a lower envelope 416 that shows significantly lower inrush current values that may be achieved when normal load operation is resumed coincident with a line zero voltage crossing. The upper envelope follows the upper peaks of the inrush current surge 409 and the lower envelope 416 follows the lower peaks of the inrush current surge 409.<!-- EPO <DP n="16"> --></p><p id="p0047" num="0047">As can be seen, the peak value of the measured inrush current surge 409 potentially increases in time in proportion with the decay, for example, of the voltage experienced across a capacitor 403 (<figref idrefs="f0002 f0003 f0004">FIGS. 2-4</figref>) during a voltage sag 106. Even with the increase of the size of the peaks of the inrush current surge as the duration of the voltage sag 106 increases, there are still significant valleys and lower currents throughout the voltage sag duration. As such, it is desirable to ensure that the inrush current surge 409 falls at the bottom of a valley of the various peaks shown which generally coincide with the zero crossings of the power voltage 100 as can be appreciated.</p><p id="p0048" num="0048">Turning then to <figref idrefs="f0005">FIG 6</figref>, shown is a processor circuit according to an embodiment of the present invention that provides one example of an implementation of the gate drive 216 according to an embodiment of the present invention. As depicted, a processor circuit 420 is shown having a processor 423 and a memory 426, both of which are coupled to a local interface 429. The local interface 429 may comprise, for example, a data bus with an accompanying control/address bus as can be appreciated by those with ordinary skill in the art. In this respect, the processor circuit 420 may comprise any one of a number of different commercially available processor circuits. Alternatively, the processor circuit 420 may be implemented as part of an application specific integrated circuit (ASIC) or may be implemented in some other manner as can be appreciated. It is also possible that the logic control functions can be implemented without a microprocessor.</p><p id="p0049" num="0049">Stored on the memory 431 and executable by the processor 423 is gate drive logic 431. The gate drive logic 431 is executed to control the function of the gate drive 216 in controlling the opening and closing of the relay 229, and to turn the thyristor 226<!-- EPO <DP n="17"> --> (<figref idrefs="f0002 f0003 f0004">FIGS. 2-4</figref>) on or off. In addition, an operating system may also stored on the memory 426 and executed by the processor 423 as can be appreciated. Still further, other logic in addition to the gate drive logic 431 may be stored in the memory 426 and executed by the processor 423. For example, logic that implements the functions of the zero crossing detector 209 (<figref idrefs="f0002">FIGS. 2</figref> and <figref idrefs="f0003">3</figref>), sag detector 203 (<figref idrefs="f0002">FIGS. 2</figref>, <figref idrefs="f0003">3</figref>, or <figref idrefs="f0004">4</figref>), or the impedance removal timing circuit 403 (<figref idrefs="f0004">FIG. 4</figref>) may be implemented on the processor circuit 420 as can be appreciated. Alternatively, separate processor circuits may be employed to implement each of the gate drive 216, zero crossing detector 209, sag detector 203, or the impedance removal timing circuit 403.</p><p id="p0050" num="0050">The gate drive logic 431, zero crossing detector 209, sag detector 203, and/or the impedance removal timing circuit 403 (<figref idrefs="f0004">FIG. 4</figref>) is described as being stored in the memory 426 and are executable by the processor 423. The term "executable" as employed herein means a program file that is in a form that can ultimately be run by the processor 423. Examples of executable programs may be, for example, a compiled program that can be translated into machine code in a format that can be loaded into a random access portion of the memory 426 and run by the processor 423 or source code that may be expressed in proper format such as object code that is capable of being loaded into a of random access portion of the memory 426 and executed by the processor 423, <i>etc.</i> An executable program may be stored in any portion or component of the memory 426 including, for example, random access memory, read-only memory, a hard drive, compact disk (CD), floppy disk, or other memory components.</p><p id="p0051" num="0051">The memory 426 is defined herein as both volatile and nonvolatile memory and data storage components. Volatile components are those that do not retain data<!-- EPO <DP n="18"> --> values upon loss of power. Nonvolatile components are those that retain data upon a loss of power. Thus, the memory 426 may comprise, for example, random access memory (RAM), read-only memory (ROM), hard disk drives, floppy disks accessed via an associated floppy disk drive, compact discs accessed via a compact disc drive, magnetic tapes accessed via an appropriate tape drive, and/or other memory components, or a combination of any two or more of these memory components. In addition, the RAM may comprise, for example, static random access memory (SRAM), dynamic random access memory (DRAM), or magnetic random access memory (MRAM) and other such devices. The ROM may comprise, for example, a programmable read-only memory (PROM), an erasable programmable read-only memory (EPROM), an electrically erasable programmable read-only memory (EEPROM), or other like memory device.</p><p id="p0052" num="0052">In addition, the processor 423 may represent multiple processors and the memory 426 may represent multiple memories that operate in parallel. In such a case, the local interface 429 may be an appropriate network that facilitates communication between any two of the multiple processors, between any processor and any one of the memories, or between any two of the memories <i>etc.</i> The processor 423 may be of electrical, optical, or molecular construction, or of some other construction as can be appreciated by those with ordinary skill in the art.</p><p id="p0053" num="0053">Referring next to <figref idrefs="f0006">FIG. 7</figref>, shown is a flow chart that provides one example of the operation of the gate drive logic 431 according to an embodiment of the present invention. Alternatively, the flow chart of <figref idrefs="f0006">FIG. 7</figref> may be viewed as depicting steps of an example of a method implemented by the processor circuit 420 to prevent an inrush current surge to the load 233 (<figref idrefs="f0002 f0003 f0004">FIGS. 2-4</figref>) after a voltage sag 106 (<figref idrefs="f0001">FIG. 1</figref>). The<!-- EPO <DP n="19"> --> functionality of the gate drive logic 431 as depicted by the example flow chart of <figref idrefs="f0006">FIG. 7</figref> may be implemented, for example, in an object oriented design or in some other programming architecture. Assuming the functionality is implemented in an object oriented design, then each block represents functionality that may be implemented in one or more methods that are encapsulated in one or more objects. The gate drive logic 431 may be implemented using any one of a number of programming languages as can be appreciated.</p><p id="p0054" num="0054">Beginning with box 433, the gate drive logic 431 determines whether a voltage sag 106 has been detected. This may be determined by examining the output of the sag detector 213 (<figref idrefs="f0002 f0003 f0004">FIGS. 2-4</figref>) as described above. Assuming that a voltage sag 106 has been detected, then in box 436 the relay 229 (<figref idrefs="f0002 f0003 f0004">FIGS. 2-4</figref>) is opened thereby disrupting the flow of current through the relay 229 to the load 233 (<figref idrefs="f0002 f0003 f0004">FIGS. 2-4</figref>). As such, any reduced current flowing to the load (due to the voltage sag 106) flows to the load 233 through the resistor R<sub>S</sub> or does not flow at all as is the case, for example, with the current limiting circuit 300 (<figref idrefs="f0003">FIG. 3</figref>). Next, in box 439, the gate drive logic 431 determines whether the power voltage 100 (<figref idrefs="f0001">FIG. 1</figref>) has returned to a nominal value. This may be determined based upon a signal 223 (<figref idrefs="f0002 f0003 f0004">FIGS. 2-4</figref>) received from the sag detector 213 that indicates that the voltage sag 106 has ended.</p><p id="p0055" num="0055">Assuming that such is the case, then the gate drive logic 431 proceeds to box 443 in which it is determined whether to apply the power voltage 100 (<figref idrefs="f0001">Fig. 1</figref>) to the load 233. In this respect, the gate drive logic 431 waits for the optimal time to return the power voltage 100 to the load so as to minimize the potential inrush current to the load 233. This determination may be made by examining the output from either the zero<!-- EPO <DP n="20"> --> crossing detector 209 or the impedance removal timing circuit 403 (<figref idrefs="f0004">FIG. 4</figref>) as described above. The zero crossing detector 209 or the impedance removal timing circuit 403 provide a signal 219 or 406 that indicates when the thyristor 226 should be turned on in order to provide current to the load 233 as described above.</p><p id="p0056" num="0056">Alternatively, the relay 229 may be turned on in box 446 instead of a thyristor 226 where the actual closing of the relay 229 may be timed so as to coincide with a zero crossing or other location on the power voltage cycle, for example, where the future zero crossing or other location on the power voltage cycle can be predicted given a known response time of the relay 229 itself. As such, the gate drive logic 431 would end if the relay 229 is turned on in box 446. However, it should be noted that the relay might be inconsistent in its response time, thereby resulting in variation in when it will actually close and couple the power voltage 100 to the load 233. Thus, the reduction of any inrush current may be adversely affected to some degree.</p><p id="p0057" num="0057">However, assuming that the thyristor 226 is turned on in box 446, then the gate drive logic 431 proceeds to box 449 to determine whether the surge current has been avoided. This may be determined by allowing a certain period of time to pass within which it is known that any potential current surge is likely to be dissipated.</p><p id="p0058" num="0058">Then, in box 453, the relay 229 is closed, thereby providing power to the load 233 through the relay 229. Once the relay is closed, then in box 456 the thyristor 226 is turned off since the load 233 is now being supplied through the relay 229. Thereafter the gate drive logic 431 ends as shown.</p><p id="p0059" num="0059">While the gate drive logic 431, zero crossing detector 209, sag detector 203, and/or the impedance removal timing circuit 403 (<figref idrefs="f0004">FIG. 4</figref>) may be embodied in software<!-- EPO <DP n="21"> --> or code executed by general purpose hardware as discussed above, as an alternative the same may also be embodied in dedicated hardware or a combination of software/general purpose hardware and dedicated hardware. If embodied in dedicated hardware, the gate drive logic 431, zero crossing detector 209, sag detector 203, and/or the impedance removal timing circuit 403 (<figref idrefs="f0004">FIG. 4</figref>) can be implemented as a circuit or state machine that employs any one of or a combination of a number of technologies. These technologies may include, but are not limited to, discrete logic circuits having logic gates for implementing various logic functions upon an application of one or more data signals, application specific integrated circuits having appropriate logic gates, programmable gate arrays (PGA), field programmable gate arrays (FPGA), or other components, <i>etc</i>. Such technologies are generally well known by those skilled in the art and, consequently, are not described in detail herein.</p><p id="p0060" num="0060">The flow chart of <figref idrefs="f0006">FIG. 7</figref> shows the architecture, functionality, and operation of an example implementation of the gate drive logic 431. If embodied in software, each block may represent a module, segment, or portion of code that comprises program instructions to implement the specified logical function(s). The program instructions may be embodied in the form of source code that comprises human-readable statements written in a programming language or machine code that comprises numerical instructions recognizable by a suitable execution system such as a processor in a computer system or other system. The machine code may be converted from the source code, <i>etc.</i> If embodied in hardware, each block may represent a circuit or a number of interconnected circuits to implement the specified logical function(s).<!-- EPO <DP n="22"> --></p><p id="p0061" num="0061">Although flow chart of <figref idrefs="f0006">FIG. 7</figref> shows a specific order of execution, it is understood that the order of execution may differ from that which is depicted. For example, the order of execution of two or more blocks may be scrambled relative to the order shown. Also, two or more blocks shown in succession in <figref idrefs="f0006">FIG. 7</figref> may be executed concurrently or with partial concurrence. In addition, any number of counters, state variables, warning semaphores, or messages might be added to the logical flow described herein, for purposes of enhanced utility, accounting, performance measurement, or providing troubleshooting aids, <i>etc.</i> It is understood that all such variations are within the scope of the present invention.</p><p id="p0062" num="0062">Also, where the gate drive logic 431, zero crossing detector 209, sag detector 203, and/or the impedance removal timing circuit 403 (<figref idrefs="f0004">FIG. 4</figref>) comprises software or code, each can be embodied in any computer-readable medium for use by or in connection with an instruction execution system such as, for example, a processor in a computer system or other system. In this sense, the logic may comprise, for example, statements including instructions and declarations that can be fetched from the computer-readable medium and executed by the instruction execution system. In the context of the present invention, a "computer-readable medium" can be any medium that can contain, store, or maintain the gate drive logic 431, zero crossing detector 209, sag detector 203, and/or the impedance removal timing circuit 403 (<figref idrefs="f0004">FIG. 4</figref>) for use by or in connection with the instruction execution system. The computer readable medium can comprise any one of many physical media such as, for example, electronic, magnetic, optical, electromagnetic, infrared, or semiconductor media. More specific examples of a suitable computer-readable medium would include, but are not limited to, magnetic tapes,<!-- EPO <DP n="23"> --> magnetic floppy diskettes, magnetic hard drives, or compact discs. Also, the computer-readable medium may be a random access memory (RAM) including, for example, static random access memory (SRAM) and dynamic random access memory (DRAM), or magnetic random access memory (MRAM). In addition, the computer-readable medium may be a read-only memory (ROM), a programmable read-only memory (PROM), an erasable programmable read-only memory (EPROM), an electrically erasable programmable read-only memory (EEPROM), or other type of memory device.</p></description><claims mxw-id="PCLM56976704" lang="EN" load-source="patent-office"><!-- EPO <DP n="24"> --><claim id="c-en-0001" num="0001"><claim-text>A current limiting circuit (400) operating to time the removal of a current limiting impedance between an input power voltage (100) and a load (233), the current limiting circuit (400) comprising:
<claim-text>- a parallel arrangement of (a) a selectively actuatable relay (229) and (b) a semiconductor switch (226) in series with a resistance (R<sub>T</sub>) coupled between the input power voltage (100) and the load (233);</claim-text>
<claim-text>- a sag detector (213)
<claim-text>- coupled to receive the input power voltage (100) as an input,</claim-text>
<claim-text>- providing a signal (223) once it detects a voltage sag (106) in the input power voltage (100) during steady state operation of the load and</claim-text>
<claim-text>- altering the signal (223) once it detects that the voltage sag (106) has ended;</claim-text></claim-text>
<claim-text>- an impedance removal timing circuit (403)
<claim-text>- coupled to receive a voltage associated with the load as an input and the input power voltage (100) as another input,</claim-text>
<claim-text>- comparing the load voltage with the input power voltage (100) and</claim-text>
<claim-text>- providing an impedance removal signal (406);</claim-text></claim-text>
<claim-text>- a gate drive (216)
<claim-text>- coupled to receive the signal (223) from the sag detector (213) as an input and the impedance removal timing signal (406) as another input and</claim-text>
<claim-text>- controlling the actuation of the relay (229) and the semiconductor switch (226),</claim-text><!-- EPO <DP n="25"> --></claim-text>
<claim-text>- wherein the impedance removal timing circuit (403) sends the impedance removal signal (406) to the gate drive (216) that causes the gate drive (216) to remove the impedance from the load (233) when conditions other than zero crossings occur that will allow the load (233) to be supplied with the line voltage without causing an undesirable inrush current surge.</claim-text></claim-text></claim><claim id="c-en-0002" num="0002"><claim-text>The current limiting circuit (400) of claim 1, wherein the impedance removal timing circuit (403) sends the impedance removal signal (406) when the absolute value of the magnitude of the input power voltage (100) is less than the magnitude of load voltage.</claim-text></claim><claim id="c-en-0003" num="0003"><claim-text>The current limiting circuit (400) of claim 1, wherein the impedance removal timing circuit (403) sends the impedance removal signal (406) at a point on the power voltage cycle of the power voltage (100) that substantially minimizes a differential between the absolute value of the magnitude of the input power voltage (100) and a magnitude of the load voltage.</claim-text></claim><claim id="c-en-0004" num="0004"><claim-text>The current limiting circuit (400) of any of the claims 1 to 3, wherein the gate drive (216) actuates the relay (229), subsequent to reconnecting the input power voltage (100) to the electrical load (233) through the semiconductor switch (226).</claim-text></claim><claim id="c-en-0005" num="0005"><claim-text>The current limiting circuit (400) of any of the claims 1 to 4, wherein the semiconductor switch is a thyristor (226), and wherein the gate drive (216) energizes the thyristor (226) to remove the impedance from the load (233).<!-- EPO <DP n="26"> --></claim-text></claim><claim id="c-en-0006" num="0006"><claim-text>The current limiting circuit (400) of any of the claims 1 to 5, wherein the load voltage is a rectified voltage across a capacitor (243) of a rectifier (236) of the load (233).</claim-text></claim><claim id="c-en-0007" num="0007"><claim-text>A method for the reduction of inrush current to an electrical load (233) due to voltage sags (106) on an input power voltage (100), comprising the steps of:
<claim-text>- providing a current limiting circuit (400) comprising an selectively removable impedance coupled between the input power voltage (100) and the load (233),</claim-text>
<claim-text>- providing a sag detector (213) coupled to receive the input power voltage (100), the sag detector operative to provide a signal (223) once it detects a voltage sag (106) in the input power voltage (100) during steady state operation of the load and to alter the signal (223) once it detects that the voltage sag (106) has ended;</claim-text>
<claim-text>- providing an impedance removal timing circuit (403) coupled to receive the input power voltage (100) and a load voltage as measured across the load (233), the impedance removal timing circuit (403) operative to provide an impedance removal signal (406) in response to comparison of the input power voltage (100) and the load voltage;</claim-text>
<claim-text>- applying the input power voltage (100) to the load through the current limiting circuit (400),</claim-text>
<claim-text>- detecting a voltage sag (106) in the input power voltage (100) during steady-state operation of the electrical load (233);</claim-text>
<claim-text>- in response to the signal (223) from the sag detector (213) indicating a voltage sag, actuating the current limiting circuit (400) to add the impedance between the input power voltage (100) and the load (233);</claim-text>
<claim-text>- detecting the end of a voltage sag (106) with the sag detector (213);<!-- EPO <DP n="27"> --></claim-text>
<claim-text>- subsequent to the altered signal (223) from the sag detector (213) indicating an end of a voltage sag (106), receiving the impedance removal signal from the impedance removal timing circuit; and</claim-text>
<claim-text>- in response to the impedance removal signal (406), reconnecting the input power voltage (100) to the load (233) through the current limiting circuit (400).</claim-text></claim-text></claim><claim id="c-en-0008" num="0008"><claim-text>The method of claim 7, wherein the impedance removal timing circuit (403) sends the impedance removal signal (406) when the absolute value of the magnitude of the power voltage (100) is less than the magnitude of a rectified voltage across a capacitor (243) associated with a rectifier of the load (233).</claim-text></claim><claim id="c-en-0009" num="0009"><claim-text>The method of claim 7, wherein the impedance removal timing circuit (403) sends the impedance removal signal (406) at a point on the power voltage cycle that substantially minimizes a differential between an absolute value of a magnitude of the power voltage (100) and a magnitude of a rectified voltage across a capacitor (243) associated with the load (233).</claim-text></claim><claim id="c-en-0010" num="0010"><claim-text>The method of any of the claims 7 to 9, wherein the current limiting circuit (400) comprises a parallel arrangement of (a) a selectively actuatable relay (229) and (b) a semiconductor switch (226) in series with a resistance (R<sub>T</sub>), wherein the step of reconnecting the input power voltage (100) to the electrical load (233) further comprises actuating the relay (229), subsequent to reconnecting the input power voltage (100) to the electrical load (233) through the semiconductor switch (226).<!-- EPO <DP n="28"> --></claim-text></claim><claim id="c-en-0011" num="0011"><claim-text>The method of any of the claims 7 to 9, wherein the current limiting circuit (400) comprises a parallel arrangement of (a) a selectively actuatable relay (229) and (b) a semiconductor switch (226) in series with a resistance(R<sub>T</sub>), wherein the current limiting circuit (400) further comprises a gate drive (216) coupled to receive the signal (223) from the sag detector (213) and the impedance removal timing signal (406), operative to control the actuation of the relay (229) and the semiconductor switch (226).</claim-text></claim><claim id="c-en-0012" num="0012"><claim-text>An apparatus for the reduction of inrush current to an electrical load (233) due to voltage sags (106) on an input power voltage (100), comprising:
<claim-text>- a current limiting circuit (400) including a selectively removable impedance coupled between the input power voltage (100) and the electrical load (233);</claim-text>
<claim-text>- a sag detector (213) coupled to receive the input power voltage (100), the sag detector (213) operative to provide a signal (223) once it detects a voltage sag (106), and to alter the signal (223) once it detects that the voltage sag (106) has ended;</claim-text>
<claim-text>- an impedance removal timing circuit (403) coupled to receive the input power voltage (100) and a load voltage as measured across the load (233), the impedance removal timing circuit (403) operative to provide an impedance removal signal (406) in response to comparison of the input power voltage (100) and the load voltage;</claim-text>
<claim-text>- the current limiting circuit (400) being operative, in response to the signal (223) from the sag detector (213) indicating a voltage sag, to disconnect the input power voltage (100) from the load (233); and</claim-text>
<claim-text>- the current limiting circuit (400) being operative, in response to the altered signal from the sag detector (213) indicating that a voltage sag (106) has ended and to the impedance removal<!-- EPO <DP n="29"> --> signal (406), to reconnect the input power voltage (100) to the load (233) through the current limiting circuit (400).</claim-text></claim-text></claim><claim id="c-en-0013" num="0013"><claim-text>The apparatus of claim 12, wherein the impedance is a resistance (R<sub>T</sub>) that is applied to limit the current when the input power voltage (100) is reconnected to the electrical load (233).</claim-text></claim><claim id="c-en-0014" num="0014"><claim-text>The apparatus of claim 12 or 13, wherein the impedance removal timing circuit (403) is configured to generate the impedance removal signal (406) at a point on the power voltage cycle that substantially minimizes a differential between an absolute value of a magnitude of the power voltage (100) and a magnitude of a rectified voltage across a capacitor (243) associated with the load (233).</claim-text></claim><claim id="c-en-0015" num="0015"><claim-text>The apparatus of any of the claims 12 to 14, wherein the current limiting circuit (400) comprises a parallel arrangement of (a) a selectively actuatable relay (229) and (b) a semiconductor switch (226) in series with a resistance (R<sub>T</sub>),, wherein the current limiting circuit (400) reconnects the input power voltage (100) to the load (233) by actuating the relay (229) subsequent to reconnecting the input power voltage (100) to the load (233) through the semiconductor switch (226).</claim-text></claim></claims><drawings mxw-id="PDW16667480" load-source="patent-office"><!-- EPO <DP n="30"> --><figure id="f0001" num="1"><img id="if0001" file="imgf0001.tif" wi="165" he="215" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="31"> --><figure id="f0002" num="2"><img id="if0002" file="imgf0002.tif" wi="163" he="233" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="32"> --><figure id="f0003" num="3"><img id="if0003" file="imgf0003.tif" wi="163" he="233" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="33"> --><figure id="f0004" num="4"><img id="if0004" file="imgf0004.tif" wi="163" he="233" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="34"> --><figure id="f0005" num="5,6"><img id="if0005" file="imgf0005.tif" wi="163" he="233" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="35"> --><figure id="f0006" num="7"><img id="if0006" file="imgf0006.tif" wi="163" he="233" img-content="drawing" img-format="tif"/></figure></drawings><search-report-data><doc-page id="srep0001" file="srep0001.tif" wi="161" he="233" type="tif"/><doc-page id="srep0002" file="srep0002.tif" wi="157" he="233" type="tif"/></search-report-data><copyright>User acknowledges that Fairview Research LLC and its third party providers retain all right, title and interest in and to this xml under applicable copyright laws.  User acquires no ownership rights to this xml including but not limited to its format.  User hereby accepts the terms and conditions of the Licence Agreement</copyright></patent-document>
