\doxysection{Référence de la structure ADC\+\_\+\+Common\+\_\+\+Type\+Def}
\hypertarget{struct_a_d_c___common___type_def}{}\label{struct_a_d_c___common___type_def}\index{ADC\_Common\_TypeDef@{ADC\_Common\_TypeDef}}


{\ttfamily \#include $<$stm32g431xx.\+h$>$}

\doxysubsubsection*{Champs de données}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___common___type_def_a876dd0a8546697065f406b7543e27af2}{CSR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___common___type_def_ac4ac04e673b5b8320d53f7b0947db902}{RESERVED1}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___common___type_def_a5e1322e27c40bf91d172f9673f205c97}{CCR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___common___type_def_a760f86a1a18dffffda54fc15a977979f}{CDR}}
\end{DoxyCompactItemize}


\doxysubsection{Documentation des champs}
\Hypertarget{struct_a_d_c___common___type_def_a5e1322e27c40bf91d172f9673f205c97}\index{ADC\_Common\_TypeDef@{ADC\_Common\_TypeDef}!CCR@{CCR}}
\index{CCR@{CCR}!ADC\_Common\_TypeDef@{ADC\_Common\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CCR}{CCR}}
{\footnotesize\ttfamily \label{struct_a_d_c___common___type_def_a5e1322e27c40bf91d172f9673f205c97} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CCR}

ADC common configuration register, Address offset\+: 0x300 + 0x08 \Hypertarget{struct_a_d_c___common___type_def_a760f86a1a18dffffda54fc15a977979f}\index{ADC\_Common\_TypeDef@{ADC\_Common\_TypeDef}!CDR@{CDR}}
\index{CDR@{CDR}!ADC\_Common\_TypeDef@{ADC\_Common\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CDR}{CDR}}
{\footnotesize\ttfamily \label{struct_a_d_c___common___type_def_a760f86a1a18dffffda54fc15a977979f} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CDR}

ADC common group regular data register Address offset\+: 0x300 + 0x0C \Hypertarget{struct_a_d_c___common___type_def_a876dd0a8546697065f406b7543e27af2}\index{ADC\_Common\_TypeDef@{ADC\_Common\_TypeDef}!CSR@{CSR}}
\index{CSR@{CSR}!ADC\_Common\_TypeDef@{ADC\_Common\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CSR}{CSR}}
{\footnotesize\ttfamily \label{struct_a_d_c___common___type_def_a876dd0a8546697065f406b7543e27af2} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CSR}

ADC common status register, Address offset\+: 0x300 + 0x00 \Hypertarget{struct_a_d_c___common___type_def_ac4ac04e673b5b8320d53f7b0947db902}\index{ADC\_Common\_TypeDef@{ADC\_Common\_TypeDef}!RESERVED1@{RESERVED1}}
\index{RESERVED1@{RESERVED1}!ADC\_Common\_TypeDef@{ADC\_Common\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED1}{RESERVED1}}
{\footnotesize\ttfamily \label{struct_a_d_c___common___type_def_ac4ac04e673b5b8320d53f7b0947db902} 
uint32\+\_\+t RESERVED1}

Reserved, Address offset\+: 0x300 + 0x04 

La documentation de cette structure a été générée à partir du fichier suivant \+:\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{stm32g431xx_8h}{stm32g431xx.\+h}}\end{DoxyCompactItemize}
