Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Dec  5 00:53:41 2020
| Host         : hrlit1092 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file custom_backward_wrapper_control_sets_placed.rpt
| Design       : custom_backward_wrapper
| Device       : xc7z020
----------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   252 |
| Unused register locations in slices containing registers |   727 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            6 |
|      2 |            3 |
|      3 |            3 |
|      4 |           22 |
|      5 |           17 |
|      6 |            9 |
|      7 |           10 |
|      8 |           22 |
|      9 |           14 |
|     10 |           13 |
|     11 |            1 |
|     12 |           11 |
|     13 |            7 |
|     14 |            9 |
|     15 |            3 |
|    16+ |          102 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             727 |          247 |
| No           | No                    | Yes                    |              42 |           10 |
| No           | Yes                   | No                     |             545 |          223 |
| Yes          | No                    | No                     |            2061 |          634 |
| Yes          | No                    | Yes                    |              60 |           14 |
| Yes          | Yes                   | No                     |            1886 |          555 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                      Clock Signal                      |                                                                                                                             Enable Signal                                                                                                                             |                                                                                                                                    Set/Reset Signal                                                                                                                                    | Slice Load Count | Bel Load Count |
+--------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                               | custom_backward_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                      |                1 |              1 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_1                                                                                                                        | custom_backward_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0                                                                                                                                         |                1 |              1 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push                                                                                          |                                                                                                                                                                                                                                                                                        |                1 |              1 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                              |                                                                                                                                                                                                                                                                                        |                1 |              1 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push                                                                                          |                                                                                                                                                                                                                                                                                        |                1 |              1 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/backward_lite_0/U0/ap_CS_fsm_state93                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                        |                1 |              1 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_wr_fifo                                                                |                                                                                                                                                                                                                                                                                        |                1 |              2 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                  |                                                                                                                                                                                                                                                                                        |                1 |              2 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                                                                       |                                                                                                                                                                                                                                                                                        |                1 |              2 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | custom_backward_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                 |                1 |              3 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | custom_backward_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                         |                1 |              3 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | custom_backward_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                       |                1 |              3 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                 | custom_backward_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_reg_full_i_1_n_0                                                                                                                                                          |                1 |              4 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/E[0]                                                                                                                                                  | custom_backward_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |                2 |              4 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | custom_backward_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                                 |                3 |              4 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                           | custom_backward_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                              |                2 |              4 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | custom_backward_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                             |                2 |              4 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/backward_lite_0/U0/ap_CS_fsm_state69                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                        |                3 |              4 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_awready_0[0]                                                                                                    | custom_backward_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                                       |                2 |              4 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/m_payload_i[3]_i_1_n_0                                                                                                                                |                                                                                                                                                                                                                                                                                        |                1 |              4 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                    | custom_backward_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                             |                2 |              4 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[3]_i_1_n_0                                                                                                                              | custom_backward_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                       |                1 |              4 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                        | custom_backward_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                             |                2 |              4 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_single_thread.accept_cnt[3]_i_1_n_0                                                                                                        | custom_backward_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |                2 |              4 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                               | custom_backward_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                              |                2 |              4 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                     | custom_backward_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0                                                                                                                          |                2 |              4 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/E[0]                                                                                                 | custom_backward_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/SR[0]                                                                                                                 |                1 |              4 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_single_thread.accept_cnt[3]_i_1__0_n_0                                                                                                      | custom_backward_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |                2 |              4 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | custom_backward_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/p_0_in                                                                                                                                                                 |                3 |              4 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | custom_backward_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/p_1_in                                                                                                                                                                 |                2 |              4 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                    | custom_backward_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                             |                2 |              4 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/gen_master_slots[0].r_issuing_cnt_reg[0][0]                                                                                                           | custom_backward_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |                2 |              4 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot                                                                                                                                                                       | custom_backward_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |                1 |              4 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot                                                                                                                                                                       | custom_backward_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |                1 |              4 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/E[0]                                                                                                                                  | custom_backward_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                            |                2 |              5 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/backward_lite_0/U0/ap_NS_fsm154_out                                                                                                                                                                                                                 | custom_backward_i/backward_lite_0/U0/j2_reg_663                                                                                                                                                                                                                                        |                1 |              5 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | custom_backward_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                          |                3 |              5 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/backward_lite_0/U0/ap_CS_fsm[72]_i_1_n_16                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                        |                1 |              5 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/backward_lite_0/U0/ap_CS_fsm_state75                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                        |                2 |              5 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg                                                                                                                          | custom_backward_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]_0                                                                                                                           |                2 |              5 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                      | custom_backward_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                              |                1 |              5 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                                                                        |                1 |              5 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | custom_backward_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                    |                1 |              5 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/backward_lite_0/U0/k3_reg_674[4]_i_2_n_16                                                                                                                                                                                                           | custom_backward_i/backward_lite_0/U0/k3_reg_674                                                                                                                                                                                                                                        |                1 |              5 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                                                                        |                1 |              5 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                           | custom_backward_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                              |                2 |              5 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                    | custom_backward_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                2 |              5 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                               | custom_backward_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                              |                2 |              5 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                         | custom_backward_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                              |                1 |              5 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_rd_sts_reg                                                                                                                                                 | custom_backward_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_interr_reg_i_1_n_0                                                                                                                                                     |                3 |              5 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                   | custom_backward_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                            |                2 |              5 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                    | custom_backward_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                              |                1 |              6 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | custom_backward_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_mmap_reset_reg_reg_0                                                                                                                                      |                3 |              6 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/backward_lite_0/U0/batchIndex_reg_640[5]_i_2_n_16                                                                                                                                                                                                   | custom_backward_i/backward_lite_0/U0/ap_NS_fsm158_out                                                                                                                                                                                                                                  |                1 |              6 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/s_axi_rready_0[0]                                                                                        | custom_backward_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/m_axi_wready_0[0]                                                                                                                               | custom_backward_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                     | custom_backward_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[13]_i_1_n_0                                                                                                                                             |                2 |              6 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/E[0]                                                                                                                  | custom_backward_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                           |                                                                                                                                                                                                                                                                                        |                1 |              6 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                       |                                                                                                                                                                                                                                                                                        |                1 |              6 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                     | custom_backward_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                              |                2 |              7 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/s2mm_all_idle                                                                                                                   | custom_backward_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i_re                                                                                                                                                                                               |                1 |              7 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | custom_backward_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                              |                3 |              7 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/backward_lite_0/U0/we07_in                                                                                                                                                                                                                          | custom_backward_i/backward_lite_0/U0/ap_CS_fsm_state1                                                                                                                                                                                                                                  |                2 |              7 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/backward_lite_0/U0/p_103_in                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                        |                2 |              7 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/E[0]                                                                                                 | custom_backward_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_clr_dbc_reg_reg[0]                                                                                                |                2 |              7 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]                                                                                                   | custom_backward_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              7 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/p_15_in                                                                                                  | custom_backward_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                              |                3 |              7 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/p_11_out                                                                                                                        | custom_backward_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i_re                                                                                                                                                                                               |                1 |              7 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/E[0]                                                                                                                                | custom_backward_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                3 |              7 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/backward_lite_0/U0/ap_CS_fsm_state83                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                        |                1 |              8 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_1_n_0          | custom_backward_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              8 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                         | custom_backward_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                      |                3 |              8 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                               |                                                                                                                                                                                                                                                                                        |                1 |              8 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[15]_i_1_n_0         | custom_backward_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                4 |              8 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_1_n_0         | custom_backward_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              8 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                     | custom_backward_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0                                                                                                                                              |                2 |              8 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/backward_lite_0/U0/ap_CS_fsm_state54                                                                                                                                                                                                                | custom_backward_i/backward_lite_0/U0/ap_NS_fsm1104_out                                                                                                                                                                                                                                 |                3 |              8 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                                                                        |                1 |              8 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                          | custom_backward_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                       |                3 |              8 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12]_0[0]                                                                                                                                             | custom_backward_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12][0]                                                                                                                                                                           |                3 |              8 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                  | custom_backward_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |                3 |              8 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_1_n_0         | custom_backward_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              8 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_1_n_0         | custom_backward_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              8 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/backward_lite_0/U0/p_70_in                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                        |                2 |              8 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                          | custom_backward_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                              |                2 |              8 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                 |                                                                                                                                                                                                                                                                                        |                3 |              8 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[0]_0[0]                                                                                                                                              | custom_backward_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SS[0]                                                                                                                                                                                                           |                1 |              8 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                   |                                                                                                                                                                                                                                                                                        |                4 |              8 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_2_n_0         | custom_backward_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              8 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[23]_i_1_n_0         | custom_backward_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              8 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_1_n_0         | custom_backward_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              8 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                | custom_backward_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                        |                4 |              9 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/backward_lite_0/U0/tmp_179_reg_42570                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                        |                3 |              9 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/backward_lite_0/U0/i_6_reg_6290                                                                                                                                                                                                                     | custom_backward_i/backward_lite_0/U0/ap_NS_fsm163_out                                                                                                                                                                                                                                  |                2 |              9 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                |                                                                                                                                                                                                                                                                                        |                2 |              9 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                       | custom_backward_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                        |                3 |              9 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/backward_lite_0/U0/ap_NS_fsm1                                                                                                                                                                                                                       | custom_backward_i/backward_lite_0/U0/ap_NS_fsm157_out                                                                                                                                                                                                                                  |                2 |              9 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | custom_backward_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                  |                4 |              9 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/pop_mi_data                                                                              | custom_backward_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                              |                4 |              9 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                          |                                                                                                                                                                                                                                                                                        |                2 |              9 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/backward_lite_0/U0/ap_CS_fsm_state89                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                        |                3 |              9 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                     | custom_backward_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                        |                2 |              9 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/backward_lite_0/U0/p_62_in                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                        |                5 |              9 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_last_dbeat_reg                                            | custom_backward_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SR[0]                                                                          |                4 |              9 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld12_out                                                                  |                                                                                                                                                                                                                                                                                        |                4 |              9 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | custom_backward_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                2 |             10 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | custom_backward_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                            |                4 |             10 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                            |                                                                                                                                                                                                                                                                                        |                2 |             10 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/backward_lite_0/U0/ap_CS_fsm_state72                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                        |                3 |             10 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/backward_lite_0/U0/ap_CS_fsm_state76                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                        |                2 |             10 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                  | custom_backward_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                3 |             10 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]          | custom_backward_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                3 |             10 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/backward_lite_0/U0/dataOut_V_U/backward_lite_datcud_ram_U/ce033_in                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                        |                3 |             10 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | custom_backward_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                        |                4 |             10 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]      | custom_backward_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |             10 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_re                                                                                                                                                                          | custom_backward_i/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                      |                3 |             10 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | custom_backward_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                2 |             10 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                               | custom_backward_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |             10 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/backward_lite_0/U0/we030_in                                                                                                                                                                                                                         | custom_backward_i/backward_lite_0/U0/nn_out_mat_V_U/backward_lite_smodEe_ram_U/ap_NS_fsm196_out                                                                                                                                                                                        |                4 |             11 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/backward_lite_0/U0/we025_in                                                                                                                                                                                                                         | custom_backward_i/backward_lite_0/U0/ap_NS_fsm179_out                                                                                                                                                                                                                                  |                3 |             12 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/backward_lite_0/U0/ap_CS_fsm_state68                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                        |                3 |             12 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/backward_lite_0/U0/ap_CS_fsm[76]_i_1_n_16                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                        |                3 |             12 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | custom_backward_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             12 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | custom_backward_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |             12 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | custom_backward_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                3 |             12 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/backward_lite_0/U0/we0                                                                                                                                                                                                                              | custom_backward_i/backward_lite_0/U0/ap_NS_fsm171_out                                                                                                                                                                                                                                  |                3 |             12 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/backward_lite_0/U0/we027_in                                                                                                                                                                                                                         | custom_backward_i/backward_lite_0/U0/ap_NS_fsm187_out                                                                                                                                                                                                                                  |                3 |             12 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                                                  | custom_backward_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                            |                4 |             12 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                       |                                                                                                                                                                                                                                                                                        |                2 |             12 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                   |                                                                                                                                                                                                                                                                                        |                6 |             12 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12]_0[0]                                                                                                                                             | custom_backward_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                                                         |                5 |             13 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/backward_lite_0/U0/ap_CS_fsm_state73                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                        |                4 |             13 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | custom_backward_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                              |                5 |             13 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | custom_backward_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                      |                6 |             13 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | custom_backward_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                            |                5 |             13 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[0]_0[0]                                                                                                                                              | custom_backward_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                                                         |                5 |             13 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                             |                                                                                                                                                                                                                                                                                        |                4 |             13 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[13]_i_1_n_0                                                                                                                     | custom_backward_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_reset_reg                                                                                                                                                 |                4 |             14 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[0]                                                                                                                                             | custom_backward_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                                                         |                3 |             14 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/E[0]                                                                                                                                                                                | custom_backward_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                                                         |                4 |             14 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                       | custom_backward_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                          |                5 |             14 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                     |                                                                                                                                                                                                                                                                                        |                3 |             14 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_dqual_reg                                            | custom_backward_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/m_axi_mm2s_rlast_0                                                             |                4 |             14 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                  | custom_backward_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                          |                5 |             14 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | custom_backward_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                                                         |                6 |             14 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                              |                                                                                                                                                                                                                                                                                        |                2 |             14 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                          | custom_backward_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                  |                5 |             15 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                               | custom_backward_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                  |                6 |             15 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                     | custom_backward_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                            |                5 |             15 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[0]_i_1_n_0                                                                                                           | custom_backward_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_reset_reg                                                                                                                                                 |                4 |             16 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                                        | custom_backward_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                            |                4 |             16 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                 |                                                                                                                                                                                                                                                                                        |                3 |             16 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[0]_i_1_n_0                                                                                                           | custom_backward_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_reset_reg                                                                                                                                                 |                4 |             16 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                     |                                                                                                                                                                                                                                                                                        |                2 |             16 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                              |                                                                                                                                                                                                                                                                                        |                2 |             16 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                          |                                                                                                                                                                                                                                                                                        |                3 |             17 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_push_to_wsc_reg                                       |                                                                                                                                                                                                                                                                                        |                3 |             17 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo                                                                                                                   | custom_backward_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                              |                4 |             19 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                     | custom_backward_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                                                          |                6 |             19 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                              |                                                                                                                                                                                                                                                                                        |                6 |             20 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_1                                                                                                                        |                                                                                                                                                                                                                                                                                        |                9 |             21 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg                                                                                                                          |                                                                                                                                                                                                                                                                                        |                7 |             21 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                | custom_backward_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                              |                7 |             21 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[3]_0                    | custom_backward_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_i_1_n_0                                                                                                                                |                3 |             21 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                            |                                                                                                                                                                                                                                                                                        |                7 |             22 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/backward_lite_0/U0/ap_CS_fsm_state81                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                        |               11 |             23 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                              | custom_backward_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                8 |             23 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | custom_backward_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |               11 |             24 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/backward_lite_0/U0/m_reg_43550                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                        |                7 |             24 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                                                                   | custom_backward_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                            |                7 |             25 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | custom_backward_i/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                      |                9 |             25 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | custom_backward_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |               13 |             26 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                     | custom_backward_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/GEN_INDET_BTT.lsig_absorb2tlast_reg                                                                      |                8 |             28 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                   |                                                                                                                                                                                                                                                                                        |                8 |             28 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                       |                                                                                                                                                                                                                                                                                        |                6 |             28 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | custom_backward_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                              |                9 |             29 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | custom_backward_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |               13 |             30 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                       | custom_backward_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                            |               11 |             30 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                     |                                                                                                                                                                                                                                                                                        |               11 |             32 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/backward_lite_0/U0/ap_CS_fsm_state77                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                        |                9 |             32 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_kh[31]_i_1_n_0                                                                                                                                        | custom_backward_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                            |                8 |             32 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup                                                                                                                                   | custom_backward_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                       |               10 |             32 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en                                                                                                                               | custom_backward_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out0                                                                                                                                                  |               11 |             32 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[6]_0[0]                                                                                                                                              | custom_backward_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                                                         |               11 |             32 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[18]_0[0]                                                                                                                                             | custom_backward_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                                                         |                8 |             32 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/backward_lite_0/U0/in_stream_data_0_load_A                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                        |                9 |             32 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/backward_lite_0/U0/backward_lite_sdilbW_U2/backward_lite_sdilbW_div_U/backward_lite_sdilbW_div_u_0/r_stage_reg[44]_0[0]                                                                                                                             |                                                                                                                                                                                                                                                                                        |                8 |             32 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/backward_lite_0/U0/reg_719[31]_i_1_n_16                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                        |               10 |             32 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/backward_lite_0/U0/out_stream_data_1_load_A                                                                                                                                                                                                         | custom_backward_i/backward_lite_0/U0/out_stream_data_1_payload_A[31]_i_1_n_16                                                                                                                                                                                                          |               10 |             32 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/backward_lite_0/U0/out_stream_data_1_load_B                                                                                                                                                                                                         | custom_backward_i/backward_lite_0/U0/out_stream_data_1_payload_B[31]_i_1_n_16                                                                                                                                                                                                          |                9 |             32 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/backward_lite_0/U0/in_stream_data_0_load_B                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                        |               11 |             32 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                |                                                                                                                                                                                                                                                                                        |                9 |             32 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                              | custom_backward_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                                                           |               14 |             32 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                         |                                                                                                                                                                                                                                                                                        |                9 |             32 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                   |                                                                                                                                                                                                                                                                                        |                8 |             32 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                                       |                                                                                                                                                                                                                                                                                        |                6 |             32 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/backward_lite_0/U0/reg_728[31]_i_1_n_16                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                        |               10 |             32 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                           |                                                                                                                                                                                                                                                                                        |               13 |             32 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                               |                                                                                                                                                                                                                                                                                        |               10 |             32 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/backward_lite_0/U0/ap_CS_fsm_state70                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                        |               11 |             32 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_awready_0[0]                                                                                                    | custom_backward_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                9 |             33 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/backward_lite_0/U0/tmp_113_reg_43390                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                        |               11 |             33 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/backward_lite_0/U0/ap_CS_fsm_state90                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                        |               12 |             33 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | custom_backward_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_reset_reg                                                                                                                                                 |               12 |             33 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | custom_backward_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                       |               12 |             34 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/backward_lite_0/U0/ap_NS_fsm198_out                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                        |               13 |             34 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/backward_lite_0/U0/ap_NS_fsm[55]                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                        |               10 |             34 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/backward_lite_0/U0/ap_NS_fsm[58]                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                        |               13 |             34 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg13_out                                                                                                                     | custom_backward_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_cache_type_reg0                                                                                                                                     |                7 |             35 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                         | custom_backward_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_tag_reg0                                                                                                                                            |               10 |             36 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/E[0]                                                                                    | custom_backward_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out0                                                                                                                                             |               13 |             37 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup                                                                                                                              | custom_backward_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                              |                9 |             37 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/backward_lite_0/U0/ap_CS_fsm_state94                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                        |               15 |             38 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                      |                                                                                                                                                                                                                                                                                        |                5 |             39 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i[31]_i_1_n_0                                                                                                |                                                                                                                                                                                                                                                                                        |               10 |             40 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                      |                                                                                                                                                                                                                                                                                        |                5 |             40 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/backward_lite_0/U0/ap_NS_fsm[5]                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                        |               14 |             40 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i[31]_i_1_n_0                                                                                                |                                                                                                                                                                                                                                                                                        |                9 |             41 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                          | custom_backward_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                              |               11 |             41 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                          | custom_backward_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |               11 |             41 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                              | custom_backward_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                                                           |               12 |             41 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_en                                                                                      | custom_backward_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                              |               13 |             41 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/E[0]                                                                                                                                  | custom_backward_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                9 |             42 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                                | custom_backward_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1_n_0                                                                                                                                                           |                6 |             42 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/backward_lite_0/U0/ap_CS_fsm_state62                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                        |               13 |             43 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/backward_lite_0/U0/ap_CS_fsm_state59                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                        |               15 |             43 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/backward_lite_0/U0/ap_CS_fsm_state65                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                        |               14 |             43 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[2]_0                                           | custom_backward_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1__0_n_0                                                                                                                                                        |                6 |             43 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/backward_lite_0/U0/ap_CS_fsm_state3                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                        |               17 |             43 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/backward_lite_0/U0/ap_CS_fsm_state56                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                        |               14 |             43 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                          | custom_backward_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |               13 |             44 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                     |                                                                                                                                                                                                                                                                                        |               12 |             45 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                              |                                                                                                                                                                                                                                                                                        |               10 |             45 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/backward_lite_0/U0/ap_NS_fsm[64]                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                        |               15 |             46 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/backward_lite_0/U0/ap_NS_fsm[61]                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                        |               16 |             46 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data[66]_i_1__0_n_0                                                                                    | custom_backward_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                              |               12 |             47 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data[66]_i_1_n_0                                                                                       | custom_backward_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                              |               12 |             47 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo                                                                                                                                           | custom_backward_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                              |               13 |             48 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/E[0]                                                                                                                                                       | custom_backward_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                       |               13 |             48 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/backward_lite_0/U0/backward_lite_sdilbW_U2/backward_lite_sdilbW_div_U/start0_reg_n_16                                                                                                                                                               |                                                                                                                                                                                                                                                                                        |               15 |             57 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | custom_backward_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                              |               29 |             63 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                            | custom_backward_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |               17 |             65 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/backward_lite_0/U0/ap_CS_fsm_state82                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                        |               25 |             66 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/backward_lite_0/U0/ap_CS_fsm_state74                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                        |               16 |             66 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0                                                                          |                                                                                                                                                                                                                                                                                        |               18 |             67 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/E[0]                                                                                                      |                                                                                                                                                                                                                                                                                        |               20 |             67 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                       |                                                                                                                                                                                                                                                                                        |               17 |             69 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                                                                              |                                                                                                                                                                                                                                                                                        |               19 |             69 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/backward_lite_0/U0/ap_CS_fsm_state6                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                        |               26 |             71 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | custom_backward_i/backward_lite_0/U0/backward_lite_sdilbW_U2/backward_lite_sdilbW_div_U/backward_lite_sdilbW_div_u_0/ap_rst_n_0                                                                                                                                                        |               61 |            157 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                        |              248 |            728 |
+--------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


