<?xml version="1.0" ?>
<IngeniaDictionary>
	<Header>
		<Version>2.1</Version>
	</Header>
	<Body>
		<Device Interface="ETH" firmwareVersion="0.1.0" ProductCode="0" PartNumber="VIRTUAL-DRIVE" RevisionNumber="0">
			<Registers>
				<Register access="rw" dtype="u32" id="COMMS_ETH_IP" subnode="0" storage="3232236054"/>
				<Register access="rw" dtype="u32" id="COMMS_ETH_NET_MASK" subnode="0" storage="4294967040"/>
				<Register access="rw" dtype="u32" id="COMMS_ETH_GW" subnode="0" storage="3232236033"/>
				<Register access="rw" dtype="u32" id="COMMS_CYCLE_TIMEOUT" subnode="0" storage="0"/>
				<Register access="rw" dtype="u16" id="DRV_OP_CMD" subnode="1" storage="0"/>
				<Register access="rw" dtype="u16" id="PROF_POS_OPTION_CODE" subnode="1" storage="0"/>
				<Register access="rw" dtype="float" id="PROF_MAX_VEL" subnode="1" storage="20.0"/>
				<Register access="rw" dtype="float" id="PROF_MAX_ACC" subnode="1" storage="20.0"/>
				<Register access="rw" dtype="float" id="PROF_MAX_DEC" subnode="1" storage="20.0"/>
				<Register access="rw" dtype="float" id="CL_VEL_CMD_OFFSET" subnode="1" storage="0.0"/>
				<Register access="rw" dtype="float" id="CL_CUR_Q_OFFSET" subnode="1" storage="0.0"/>
				<Register access="rw" dtype="float" id="CL_CUR_D_OFFSET" subnode="1" storage="0.0"/>
				<Register access="rw" dtype="float" id="MOT_RATED_TORQUE" subnode="1" storage="1.0"/>
				<Register access="rw" dtype="float" id="MOT_RATED_CURRENT" subnode="1" storage="10.0"/>
				<Register access="rw" dtype="float" id="DRV_PROT_I2T_PEAK_VALUE" subnode="1" storage="60.0"/>
				<Register access="rw" dtype="u32" id="DRV_PROT_I2T_PEAK_TIME" subnode="1" storage="2000"/>
				<Register access="rw" dtype="s16" id="MOT_PAIR_POLES" subnode="1" storage="1"/>
				<Register access="rw" dtype="float" id="MOT_PROT_TEMP_THRESHOLD" subnode="1" storage="100.0"/>
				<Register access="rw" dtype="u16" id="MOT_PROT_TEMP_TYPE" subnode="1" storage="6"/>
				<Register access="rw" dtype="u32" id="MOT_PROT_TEMP_RES" subnode="1" storage="4000"/>
				<Register access="rw" dtype="u16" id="MOT_PROT_TEMP_B2585" subnode="1" storage="0"/>
				<Register access="rw" dtype="u32" id="MOT_PROT_TEMP_EXT_RES" subnode="1" storage="1650"/>
				<Register access="rw" dtype="float" id="MOT_PROT_TEMP_GAIN" subnode="1" storage="0.0"/>
				<Register access="rw" dtype="float" id="MOT_PROT_TEMP_OFFSET" subnode="1" storage="0.0"/>
				<Register access="rw" dtype="float" id="MOT_PROT_TEMP_VREF" subnode="1" storage="3.3"/>
				<Register access="rw" dtype="float" id="MOT_PROT_TEMP_TEMP0" subnode="1" storage="0.0"/>
				<Register access="rw" dtype="float" id="MOT_PROT_TEMP_RES0" subnode="1" storage="0.0"/>
				<Register access="rw" dtype="float" id="MOT_PROT_TEMP_TEMP1" subnode="1" storage="0.0"/>
				<Register access="rw" dtype="float" id="MOT_PROT_TEMP_RES1" subnode="1" storage="0.0"/>
				<Register access="rw" dtype="float" id="DRV_PROT_INT_SHUNT_ENA_VOLT" subnode="1" storage="60.0"/>
				<Register access="rw" dtype="float" id="DRV_PROT_INT_SHUNT_DIS_VOLT" subnode="1" storage="58.0"/>
				<Register access="rw" dtype="float" id="DRV_PROT_EXT_SHUNT_ENA_VOLT" subnode="1" storage="60.0"/>
				<Register access="rw" dtype="float" id="DRV_PROT_EXT_SHUNT_DIS_VOLT" subnode="1" storage="58.0"/>
				<Register access="rw" dtype="u16" id="MOT_BRAKE_ACTIVATION_DUTY" subnode="1" storage="100"/>
				<Register access="rw" dtype="u16" id="MOT_BRAKE_HOLDING_DUTY" subnode="1" storage="100"/>
				<Register access="rw" dtype="u32" id="MOT_BRAKE_PRE_TIME" subnode="1" storage="0"/>
				<Register access="rw" dtype="u32" id="MOT_BRAKE_POST_TIME" subnode="1" storage="0"/>
				<Register access="rw" dtype="u32" id="MOT_BRAKE_ACTIVATION_TIME" subnode="1" storage="0"/>
				<Register access="rw" dtype="u16" id="MOT_COMMU_MOD" subnode="1" storage="0"/>
				<Register access="rw" dtype="float" id="COMMU_ANGLE_OFFSET" subnode="1" storage="0.9350586"/>
				<Register access="rw" dtype="u16" id="COMMU_ANGLE_SENSOR" subnode="1" storage="4"/>
				<Register access="rw" dtype="float" id="COMMU_ANGLE_REF_OFFSET" subnode="1" storage="0.9350586"/>
				<Register access="rw" dtype="u16" id="COMMU_ANGLE_REF_SENSOR" subnode="1" storage="4"/>
				<Register access="rw" dtype="u16" id="COMMU_PHASING_MODE" subnode="1" storage="1"/>
				<Register access="rw" dtype="float" id="COMMU_PHASING_MAX_CURRENT" subnode="1" storage="2.66"/>
				<Register access="rw" dtype="u16" id="COMMU_PHASING_TIMEOUT" subnode="1" storage="2000"/>
				<Register access="rw" dtype="u16" id="COMMU_PHASING_ACCURACY" subnode="1" storage="3600"/>
				<Register access="rw" dtype="u16" id="PROF_LATCH_MODE" subnode="1" storage="0"/>
				<Register access="rw" dtype="float" id="PROF_VEL_THRESHOLD" subnode="1" storage="1.0"/>
				<Register access="rw" dtype="u32" id="PROF_VEL_THRESHOLD_TIME" subnode="1" storage="0"/>
				<Register access="rw" dtype="float" id="CL_VEL_FOLLOWING_WINDOW" subnode="1" storage="1.0"/>
				<Register access="rw" dtype="u32" id="CL_VEL_FOLLOWING_TIMEOUT" subnode="1" storage="0"/>
				<Register access="rw" dtype="s32" id="CL_POS_REF_MIN_RANGE" subnode="1" storage="0"/>
				<Register access="rw" dtype="s32" id="CL_POS_REF_MAX_RANGE" subnode="1" storage="0"/>
				<Register access="rw" dtype="float" id="CL_CUR_REF_MAX" subnode="1" storage="20.0"/>
				<Register access="rw" dtype="float" id="CL_VEL_REF_MAX" subnode="1" storage="100.0"/>
				<Register access="rw" dtype="s32" id="CL_POS_REF_MIN" subnode="1" storage="0"/>
				<Register access="rw" dtype="s32" id="CL_POS_REF_MAX" subnode="1" storage="0"/>
				<Register access="rw" dtype="float" id="CL_POS_ERROR_WINDOW" subnode="1" storage="100.0"/>
				<Register access="rw" dtype="u32" id="CL_POS_ERROR_TIMEOUT" subnode="1" storage="0"/>
				<Register access="rw" dtype="float" id="PROF_IP_TIME_MANTISSA" subnode="1" storage="1.0"/>
				<Register access="rw" dtype="float" id="PROF_IP_TIME_EXP" subnode="1" storage="0.001"/>
				<Register access="rw" dtype="u32" id="PROF_POS_WINDOW_VALUE" subnode="1" storage="0"/>
				<Register access="rw" dtype="u32" id="PROF_POS_WINDOW_TIME" subnode="1" storage="0"/>
				<Register access="rw" dtype="float" id="PROF_VEL_WINDOW_VALUE" subnode="1" storage="1.0"/>
				<Register access="rw" dtype="u32" id="PROF_VEL_WINDOW_TIME" subnode="1" storage="10"/>
				<Register access="rw" dtype="float" id="DRV_STATE_QS_DEC" subnode="1" storage="1.0"/>
				<Register access="rw" dtype="u16" id="PROF_IP_BUF_SIZE" subnode="1" storage="16"/>
				<Register access="rw" dtype="float" id="IO_ANA1_GAIN" subnode="1" storage="1.0"/>
				<Register access="rw" dtype="float" id="IO_ANA1_OFFSET" subnode="1" storage="0.0"/>
				<Register access="rw" dtype="float" id="IO_ANA2_GAIN" subnode="1" storage="1.0"/>
				<Register access="rw" dtype="float" id="IO_ANA2_OFFSET" subnode="1" storage="0.0"/>
				<Register access="rw" dtype="u16" id="CL_VEL_FBK_SENSOR" subnode="1" storage="4"/>
				<Register access="rw" dtype="u16" id="CL_POS_FBK_SENSOR" subnode="1" storage="4"/>
				<Register access="rw" dtype="u16" id="CL_AUX_FBK_SENSOR" subnode="1" storage="4"/>
				<Register access="rw" dtype="float" id="PROF_POS_VEL_RATIO" subnode="1" storage="1.0"/>
				<Register access="rw" dtype="u16" id="FBK_BISS1_SSI1_PROTOCOL" subnode="1" storage="0"/>
				<Register access="rw" dtype="u16" id="FBK_BISS1_SSI1_FRAME_SIZE" subnode="1" storage="23"/>
				<Register access="rw" dtype="u16" id="FBK_BISS1_SSI1_ERROR_TOLERANCE" subnode="1" storage="1"/>
				<Register access="rw" dtype="u16" id="FBK_BISS1_SSI1_WAIT_CYCLES" subnode="1" storage="0"/>
				<Register access="rw" dtype="u16" id="FBK_BISS1_SSI1_POS_POLARITY" subnode="1" storage="1"/>
				<Register access="rw" dtype="u16" id="FBK_BISS1_SSI1_FRAME_TYPE" subnode="1" storage="0"/>
				<Register access="rw" dtype="u16" id="FBK_BISS1_SSI1_POS_BITS" subnode="1" storage="15"/>
				<Register access="rw" dtype="u16" id="FBK_BISS1_SSI1_POS_ST_BITS" subnode="1" storage="15"/>
				<Register access="rw" dtype="u16" id="FBK_BISS1_SSI1_POS_START_BIT" subnode="1" storage="8"/>
				<Register access="rw" dtype="u16" id="FBK_SSI2_FRAME_SIZE" subnode="1" storage="24"/>
				<Register access="rw" dtype="u16" id="FBK_SSI2_ERROR_TOLERANCE" subnode="1" storage="5"/>
				<Register access="rw" dtype="u16" id="FBK_SSI2_WAIT_CYCLES" subnode="1" storage="0"/>
				<Register access="rw" dtype="u16" id="FBK_SSI2_POS_POLARITY" subnode="1" storage="0"/>
				<Register access="rw" dtype="u16" id="FBK_SSI2_FRAME_TYPE" subnode="1" storage="0"/>
				<Register access="rw" dtype="u16" id="FBK_SSI2_POS_BITS" subnode="1" storage="22"/>
				<Register access="rw" dtype="u16" id="FBK_SSI2_POS_ST_BITS" subnode="1" storage="22"/>
				<Register access="rw" dtype="u16" id="FBK_SSI2_POS_START_BIT" subnode="1" storage="0"/>
				<Register access="rw" dtype="u16" id="FBK_GEN_MODE" subnode="1" storage="0"/>
				<Register access="rw" dtype="float" id="FBK_GEN_FREQ" subnode="1" storage="1.0"/>
				<Register access="rw" dtype="float" id="FBK_GEN_GAIN" subnode="1" storage="1.0"/>
				<Register access="rw" dtype="float" id="FBK_GEN_OFFSET" subnode="1" storage="0.0"/>
				<Register access="rw" dtype="u32" id="FBK_GEN_CYCLES" subnode="1" storage="0"/>
				<Register access="rw" dtype="u32" id="FBK_BISS1_SSI1_BAUD" subnode="1" storage="2000"/>
				<Register access="rw" dtype="u32" id="FBK_SSI2_BAUD" subnode="1" storage="1000"/>
				<Register access="rw" dtype="u32" id="FBK_DIGENC1_RESOLUTION" subnode="1" storage="4096"/>
				<Register access="rw" dtype="u16" id="FBK_DIGENC1_POLARITY" subnode="1" storage="0"/>
				<Register access="rw" dtype="u16" id="FBK_DIGENC1_FILTER" subnode="1" storage="0"/>
				<Register access="rw" dtype="u32" id="FBK_DIGENC2_RESOLUTION" subnode="1" storage="2000"/>
				<Register access="rw" dtype="u16" id="FBK_DIGENC2_POLARITY" subnode="1" storage="0"/>
				<Register access="rw" dtype="u16" id="FBK_DIGENC2_FILTER" subnode="1" storage="0"/>
				<Register access="rw" dtype="u16" id="FBK_DIGHALL_POLARITY" subnode="1" storage="0"/>
				<Register access="rw" dtype="u16" id="FBK_DIGHALL_FILTER" subnode="1" storage="0"/>
				<Register access="rw" dtype="u16" id="FBK_DIGHALL_PAIRPOLES" subnode="1" storage="2"/>
				<Register access="rw" dtype="u16" id="FBK_PROT_AGAINST_HALLS" subnode="1" storage="4"/>
				<Register access="rw" dtype="u16" id="FBK_BISS_CHAIN" subnode="1" storage="1"/>
				<Register access="rw" dtype="u16" id="FBK_BISS2_FRAME_SIZE" subnode="1" storage="24"/>
				<Register access="rw" dtype="u16" id="FBK_BISS2_ERROR_TOLERANCE" subnode="1" storage="5"/>
				<Register access="rw" dtype="u16" id="FBK_BISS2_POS_POLARITY" subnode="1" storage="0"/>
				<Register access="rw" dtype="u16" id="FBK_BISS2_FRAME_TYPE" subnode="1" storage="0"/>
				<Register access="rw" dtype="u16" id="FBK_BISS2_POS_BITS" subnode="1" storage="15"/>
				<Register access="rw" dtype="u16" id="FBK_BISS2_POS_ST_BITS" subnode="1" storage="15"/>
				<Register access="rw" dtype="u16" id="FBK_BISS2_POS_START_BIT" subnode="1" storage="8"/>
				<Register access="rw" dtype="s32" id="FBK_BISS1_SSI1_OFFSET" subnode="1" storage="0"/>
				<Register access="rw" dtype="s32" id="FBK_BISS2_OFFSET" subnode="1" storage="0"/>
				<Register access="rw" dtype="s32" id="FBK_SSI2_OFFSET" subnode="1" storage="0"/>
				<Register access="rw" dtype="float" id="TORQUE_ESTIM_KT" subnode="1" storage="1.0"/>
				<Register access="rw" dtype="u16" id="FBK_SSI2_PROTOCOL" subnode="1" storage="0"/>
				<Register access="rw" dtype="u16" id="HOM_MODE" subnode="1" storage="0"/>
				<Register access="rw" dtype="s32" id="HOM_OFFSET" subnode="1" storage="0"/>
				<Register access="rw" dtype="u32" id="HOM_SEQ_TIMEOUT" subnode="1" storage="60000"/>
				<Register access="rw" dtype="float" id="HOM_SPEED_SEARCH" subnode="1" storage="0.0"/>
				<Register access="rw" dtype="float" id="HOM_SPEED_ZERO" subnode="1" storage="0.0"/>
				<Register access="rw" dtype="u16" id="IO_IN_POS_HOM_SWITCH" subnode="1" storage="0"/>
				<Register access="rw" dtype="u16" id="IO_IN_NEG_HOM_SWITCH" subnode="1" storage="0"/>
				<Register access="rw" dtype="u16" id="HOM_IDX_PULSE_SRC" subnode="1" storage="0"/>
				<Register access="rw" dtype="u32" id="FBK_SINCOS_RESOLUTION" subnode="1" storage="4096"/>
				<Register access="rw" dtype="u16" id="FBK_SINCOS_MULT_FACTOR" subnode="1" storage="2"/>
				<Register access="rw" dtype="u32" id="FBK_SINCOS_POLARITY" subnode="1" storage="0"/>
				<Register access="rw" dtype="u16" id="FBK_SINCOS_FILTER" subnode="1" storage="0"/>
				<Register access="rw" dtype="float" id="FBK_SINCOS_SINE_GAIN" subnode="1" storage="0.0"/>
				<Register access="rw" dtype="float" id="FBK_SINCOS_COSINE_GAIN" subnode="1" storage="0.0"/>
				<Register access="rw" dtype="float" id="FBK_SINCOS_SINE_OFFSET" subnode="1" storage="0.0"/>
				<Register access="rw" dtype="float" id="FBK_SINCOS_COSINE_OFFSET" subnode="1" storage="0.0"/>
				<Register access="rw" dtype="u16" id="FBK_CUR_RANGE_SELECTION" subnode="1" storage="0"/>
				<Register access="rw" dtype="float" id="CL_CUR_Q_KP" subnode="1" storage="2.1"/>
				<Register access="rw" dtype="float" id="CL_CUR_Q_KI" subnode="1" storage="2800.0"/>
				<Register access="rw" dtype="float" id="CL_CUR_Q_MAX_OUT" subnode="1" storage="60.0"/>
				<Register access="rw" dtype="float" id="CL_CUR_Q_MIN_OUT" subnode="1" storage="-60.0"/>
				<Register access="rw" dtype="float" id="CL_CUR_D_KP" subnode="1" storage="2.1"/>
				<Register access="rw" dtype="float" id="CL_CUR_D_KI" subnode="1" storage="2800.0"/>
				<Register access="rw" dtype="float" id="CL_CUR_D_MAX_OUT" subnode="1" storage="60.0"/>
				<Register access="rw" dtype="float" id="CL_CUR_D_MIN_OUT" subnode="1" storage="-60.0"/>
				<Register access="rw" dtype="float" id="CL_VEL_PID_KP" subnode="1" storage="0.7"/>
				<Register access="rw" dtype="float" id="CL_VEL_PID_KI" subnode="1" storage="2.0"/>
				<Register access="rw" dtype="float" id="CL_VEL_PID_KD" subnode="1" storage="0.0"/>
				<Register access="rw" dtype="float" id="CL_VEL_PID_KD_FILTER" subnode="1" storage="0.0"/>
				<Register access="rw" dtype="float" id="CL_VEL_PID_MAX_OUT" subnode="1" storage="60.0"/>
				<Register access="rw" dtype="float" id="CL_VEL_PID_MIN_OUT" subnode="1" storage="-60.0"/>
				<Register access="rw" dtype="float" id="CL_POS_PID_KP" subnode="1" storage="0.0015"/>
				<Register access="rw" dtype="float" id="CL_POS_PID_KI" subnode="1" storage="0.0"/>
				<Register access="rw" dtype="float" id="CL_POS_PID_KD" subnode="1" storage="0.0"/>
				<Register access="rw" dtype="float" id="CL_POS_PID_KD_FILTER" subnode="1" storage="0.0"/>
				<Register access="rw" dtype="float" id="CL_POS_PID_MAX_OUT" subnode="1" storage="200.0"/>
				<Register access="rw" dtype="float" id="CL_POS_PID_MIN_OUT" subnode="1" storage="-200.0"/>
				<Register access="rw" dtype="u16" id="DRV_PS_FREQ_SELECTION" subnode="1" storage="2"/>
				<Register access="rw" dtype="u32" id="CL_CFG_OPTION" subnode="1" storage="0"/>
				<Register access="rw" dtype="float" id="CL_TOR_PID_KP" subnode="1" storage="1.0"/>
				<Register access="rw" dtype="float" id="CL_TOR_PID_KI" subnode="1" storage="0.0"/>
				<Register access="rw" dtype="float" id="CL_TOR_PID_MAX_OUT" subnode="1" storage="60.0"/>
				<Register access="rw" dtype="float" id="CL_TOR_PID_MIN_OUT" subnode="1" storage="-60.0"/>
				<Register access="rw" dtype="u16" id="CL_POS_FBK_FILTER1_TYPE" subnode="1" storage="0"/>
				<Register access="rw" dtype="u32" id="CL_POS_FBK_FILTER1_FREQ" subnode="1" storage="100"/>
				<Register access="rw" dtype="float" id="CL_POS_FBK_FILTER1_Q" subnode="1" storage="0.7071"/>
				<Register access="rw" dtype="float" id="CL_POS_FBK_FILTER1_GAIN" subnode="1" storage="0.0"/>
				<Register access="rw" dtype="u16" id="CL_POS_FBK_FILTER2_TYPE" subnode="1" storage="0"/>
				<Register access="rw" dtype="u32" id="CL_POS_FBK_FILTER2_FREQ" subnode="1" storage="100"/>
				<Register access="rw" dtype="float" id="CL_POS_FBK_FILTER2_Q" subnode="1" storage="0.7071"/>
				<Register access="rw" dtype="float" id="CL_POS_FBK_FILTER2_GAIN" subnode="1" storage="0.0"/>
				<Register access="rw" dtype="u16" id="CL_POS_REF_FILTER1_TYPE" subnode="1" storage="0"/>
				<Register access="rw" dtype="u32" id="CL_POS_REF_FILTER1_FREQ" subnode="1" storage="100"/>
				<Register access="rw" dtype="float" id="CL_POS_REF_FILTER1_Q" subnode="1" storage="0.7071"/>
				<Register access="rw" dtype="float" id="CL_POS_REF_FILTER1_GAIN" subnode="1" storage="0.0"/>
				<Register access="rw" dtype="u16" id="CL_POS_REF_FILTER2_TYPE" subnode="1" storage="0"/>
				<Register access="rw" dtype="u32" id="CL_POS_REF_FILTER2_FREQ" subnode="1" storage="100"/>
				<Register access="rw" dtype="float" id="CL_POS_REF_FILTER2_Q" subnode="1" storage="0.7071"/>
				<Register access="rw" dtype="float" id="CL_POS_REF_FILTER2_GAIN" subnode="1" storage="0.0"/>
				<Register access="rw" dtype="u16" id="CL_VEL_FBK_FILTER1_TYPE" subnode="1" storage="1"/>
				<Register access="rw" dtype="u32" id="CL_VEL_FBK_FILTER1_FREQ" subnode="1" storage="200"/>
				<Register access="rw" dtype="float" id="CL_VEL_FBK_FILTER1_Q" subnode="1" storage="0.7071"/>
				<Register access="rw" dtype="float" id="CL_VEL_FBK_FILTER1_GAIN" subnode="1" storage="0.0"/>
				<Register access="rw" dtype="u16" id="CL_VEL_FBK_FILTER2_TYPE" subnode="1" storage="0"/>
				<Register access="rw" dtype="u32" id="CL_VEL_FBK_FILTER2_FREQ" subnode="1" storage="100"/>
				<Register access="rw" dtype="float" id="CL_VEL_FBK_FILTER2_Q" subnode="1" storage="0.7071"/>
				<Register access="rw" dtype="float" id="CL_VEL_FBK_FILTER2_GAIN" subnode="1" storage="0.0"/>
				<Register access="rw" dtype="u16" id="CL_VEL_REF_FILTER1_TYPE" subnode="1" storage="0"/>
				<Register access="rw" dtype="u32" id="CL_VEL_REF_FILTER1_FREQ" subnode="1" storage="100"/>
				<Register access="rw" dtype="float" id="CL_VEL_REF_FILTER1_Q" subnode="1" storage="0.7071"/>
				<Register access="rw" dtype="float" id="CL_VEL_REF_FILTER1_GAIN" subnode="1" storage="0.0"/>
				<Register access="rw" dtype="u16" id="CL_VEL_REF_FILTER2_TYPE" subnode="1" storage="0"/>
				<Register access="rw" dtype="u32" id="CL_VEL_REF_FILTER2_FREQ" subnode="1" storage="100"/>
				<Register access="rw" dtype="float" id="CL_VEL_REF_FILTER2_Q" subnode="1" storage="0.7071"/>
				<Register access="rw" dtype="float" id="CL_VEL_REF_FILTER2_GAIN" subnode="1" storage="0.0"/>
				<Register access="rw" dtype="u16" id="CL_CUR_FBK_FILTER1_TYPE" subnode="1" storage="0"/>
				<Register access="rw" dtype="u32" id="CL_CUR_FBK_FILTER1_FREQ" subnode="1" storage="100"/>
				<Register access="rw" dtype="float" id="CL_CUR_FBK_FILTER1_Q" subnode="1" storage="0.7071"/>
				<Register access="rw" dtype="float" id="CL_CUR_FBK_FILTER1_GAIN" subnode="1" storage="0.0"/>
				<Register access="rw" dtype="u16" id="CL_CUR_FBK_FILTER2_TYPE" subnode="1" storage="0"/>
				<Register access="rw" dtype="u32" id="CL_CUR_FBK_FILTER2_FREQ" subnode="1" storage="100"/>
				<Register access="rw" dtype="float" id="CL_CUR_FBK_FILTER2_Q" subnode="1" storage="0.7071"/>
				<Register access="rw" dtype="float" id="CL_CUR_FBK_FILTER2_GAIN" subnode="1" storage="0.0"/>
				<Register access="rw" dtype="u16" id="CL_CUR_REF_FILTER1_TYPE" subnode="1" storage="0"/>
				<Register access="rw" dtype="u32" id="CL_CUR_REF_FILTER1_FREQ" subnode="1" storage="100"/>
				<Register access="rw" dtype="float" id="CL_CUR_REF_FILTER1_Q" subnode="1" storage="0.7071"/>
				<Register access="rw" dtype="float" id="CL_CUR_REF_FILTER1_GAIN" subnode="1" storage="0.0"/>
				<Register access="rw" dtype="u16" id="CL_CUR_REF_FILTER2_TYPE" subnode="1" storage="0"/>
				<Register access="rw" dtype="u32" id="CL_CUR_REF_FILTER2_FREQ" subnode="1" storage="100"/>
				<Register access="rw" dtype="float" id="CL_CUR_REF_FILTER2_Q" subnode="1" storage="0.7071"/>
				<Register access="rw" dtype="float" id="CL_CUR_REF_FILTER2_GAIN" subnode="1" storage="0.0"/>
				<Register access="rw" dtype="float" id="CL_VEL_FF_KA" subnode="1" storage="0.0"/>
				<Register access="rw" dtype="float" id="CL_POS_FF_KVEL" subnode="1" storage="0.0"/>
				<Register access="rw" dtype="float" id="CL_POS_FF_KACC" subnode="1" storage="0.0"/>
				<Register access="rw" dtype="u16" id="IO_OUT_MAP_1" subnode="1" storage="0"/>
				<Register access="rw" dtype="u16" id="IO_OUT_MAP_2" subnode="1" storage="0"/>
				<Register access="rw" dtype="u16" id="IO_OUT_MAP_3" subnode="1" storage="3"/>
				<Register access="rw" dtype="u16" id="IO_OUT_MAP_4" subnode="1" storage="0"/>
				<Register access="rw" dtype="u32" id="IO_OUT_POLARITY" subnode="1" storage="0"/>
				<Register access="rw" dtype="u32" id="IO_IN_POLARITY" subnode="1" storage="0"/>
				<Register access="rw" dtype="u16" id="IO_IN_POS_LIM_SWITCH" subnode="1" storage="0"/>
				<Register access="rw" dtype="u16" id="IO_IN_NEG_LIM_SWITCH" subnode="1" storage="0"/>
				<Register access="rw" dtype="u16" id="IO_IN_QS" subnode="1" storage="0"/>
				<Register access="rw" dtype="s16" id="ERROR_STATE_QS_OPTION" subnode="1" storage="5"/>
				<Register access="rw" dtype="u16" id="ERROR_PROT_I2T_OPTION" subnode="1" storage="0"/>
				<Register access="rw" dtype="u16" id="ERROR_POS_OUT_LIMITS_OPTION" subnode="1" storage="0"/>
				<Register access="rw" dtype="u16" id="ERROR_VEL_OUT_LIMITS_OPTION" subnode="1" storage="0"/>
				<Register access="rw" dtype="u16" id="ERROR_POS_FOLLOWING_OPTION" subnode="1" storage="0"/>
				<Register access="rw" dtype="u16" id="ERROR_PROT_OVER_TEMP_OPTION" subnode="1" storage="0"/>
				<Register access="rw" dtype="u16" id="ERROR_MOT_OVER_TEMP_OPTION" subnode="1" storage="0"/>
				<Register access="rw" dtype="u16" id="ERROR_PROT_UNDER_TEMP_OPTION" subnode="1" storage="0"/>
				<Register access="rw" dtype="u16" id="ERROR_PROT_OVER_VOLT_OPTION" subnode="1" storage="0"/>
				<Register access="rw" dtype="u16" id="ERROR_PROT_UNDER_VOLT_OPTION" subnode="1" storage="0"/>
				<Register access="rw" dtype="u16" id="ERROR_DIGHALL_SEQ_OPTION" subnode="1" storage="1"/>
				<Register access="rw" dtype="u16" id="ERROR_DIGENC_AGAINST_HALL_OPTION" subnode="1" storage="0"/>
				<Register access="rw" dtype="u16" id="ERROR_PROT_OVER_CUR_OPTION" subnode="1" storage="0"/>
				<Register access="rw" dtype="u16" id="CL_VEL_FOLLOWING_OPTION" subnode="1" storage="0"/>
				<Register access="rw" dtype="s16" id="ERROR_STATE_HALT_OPTION" subnode="1" storage="0"/>
				<Register access="rw" dtype="u16" id="IO_IN_HALT" subnode="1" storage="0"/>
				<Register access="rw" dtype="u16" id="IO_IN_FLT_RESET" subnode="1" storage="0"/>
				<Register access="rw" dtype="u32" id="FAULT_REACTION_TIMEOUT" subnode="1" storage="10000"/>
				<Register access="rw" dtype="u16" id="DRV_PROT_OVER_VOLT_SENS" subnode="1" storage="0"/>
				<Register access="rw" dtype="float" id="DRV_PROT_USER_OVER_VOLT" subnode="1" storage="60.0"/>
				<Register access="rw" dtype="float" id="DRV_PROT_USER_UNDER_VOLT" subnode="1" storage="10.0"/>
				<Register access="rw" dtype="float" id="DRV_PROT_USER_OVER_TEMP" subnode="1" storage="110.0"/>
				<Register access="rw" dtype="float" id="DRV_PROT_USER_UNDER_TEMP" subnode="1" storage="-20.0"/>
				<Register access="rw" dtype="u32" id="COMMS_SYNC_SIGNAL_FREQ" subnode="1" storage="1000"/>
				<Register access="rw" dtype="u32" id="COMMS_SYNC_PLL_CUTOFF" subnode="1" storage="100"/>
				<Register access="rw" dtype="float" id="COMMS_SYNC_PLL_PHASE" subnode="1" storage="0.25"/>
				<Register access="rw" dtype="float" id="COMMS_SYNC_PLL_KP" subnode="1" storage="0.01"/>
				<Register access="rw" dtype="u32" id="MOT_BRAKE_FREQ" subnode="1" storage="10000"/>
			</Registers>
		</Device>
	</Body>
</IngeniaDictionary>
