#! /usr/local/Cellar/icarus-verilog/10.2/bin/vvp
:ivl_version "10.2 (stable)" "(v10_2)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7f8d99e00040 .scope module, "boolean1" "boolean1" 2 2;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "F"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
    .port_info 3 /INPUT 1 "C"
o0x10c844008 .functor BUFZ 1, C4<z>; HiZ drive
o0x10c844038 .functor BUFZ 1, C4<z>; HiZ drive
L_0x7f8d99e213c0 .functor OR 1, o0x10c844008, o0x10c844038, C4<0>, C4<0>;
o0x10c844068 .functor BUFZ 1, C4<z>; HiZ drive
L_0x7f8d99e21490 .functor OR 1, L_0x7f8d99e213c0, o0x10c844068, C4<0>, C4<0>;
L_0x7f8d99e21580 .functor AND 1, o0x10c844008, L_0x7f8d99e21490, C4<1>, C4<1>;
L_0x7f8d99e21850 .functor OR 1, L_0x7f8d99e216b0, L_0x7f8d99e21750, C4<0>, C4<0>;
L_0x7f8d99e21960 .functor AND 1, o0x10c844038, L_0x7f8d99e21850, C4<1>, C4<1>;
L_0x7f8d99e21a40 .functor OR 1, L_0x7f8d99e21580, L_0x7f8d99e21960, C4<0>, C4<0>;
v0x7f8d99e0b220_0 .net "A", 0 0, o0x10c844008;  0 drivers
v0x7f8d99e1f3a0_0 .net "B", 0 0, o0x10c844038;  0 drivers
v0x7f8d99e1f440_0 .net "C", 0 0, o0x10c844068;  0 drivers
v0x7f8d99e1f4d0_0 .net "F", 0 0, L_0x7f8d99e21a40;  1 drivers
v0x7f8d99e1f570_0 .net *"_s0", 0 0, L_0x7f8d99e213c0;  1 drivers
v0x7f8d99e1f650_0 .net *"_s10", 0 0, L_0x7f8d99e21850;  1 drivers
v0x7f8d99e1f6f0_0 .net *"_s12", 0 0, L_0x7f8d99e21960;  1 drivers
v0x7f8d99e1f790_0 .net *"_s2", 0 0, L_0x7f8d99e21490;  1 drivers
v0x7f8d99e1f830_0 .net *"_s4", 0 0, L_0x7f8d99e21580;  1 drivers
v0x7f8d99e1f940_0 .net *"_s7", 0 0, L_0x7f8d99e216b0;  1 drivers
v0x7f8d99e1f9d0_0 .net *"_s9", 0 0, L_0x7f8d99e21750;  1 drivers
L_0x7f8d99e216b0 .reduce/nor o0x10c844008;
L_0x7f8d99e21750 .reduce/nor o0x10c844038;
S_0x7f8d99e05ef0 .scope module, "boolean2" "boolean2" 2 7;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "F"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
o0x10c8442d8 .functor BUFZ 1, C4<z>; HiZ drive
o0x10c844308 .functor BUFZ 1, C4<z>; HiZ drive
L_0x7f8d99e21b30 .functor OR 1, o0x10c8442d8, o0x10c844308, C4<0>, C4<0>;
v0x7f8d99e1fad0_0 .net "A", 0 0, o0x10c8442d8;  0 drivers
v0x7f8d99e1fb60_0 .net "B", 0 0, o0x10c844308;  0 drivers
v0x7f8d99e1fbf0_0 .net "F", 0 0, L_0x7f8d99e21b30;  1 drivers
S_0x7f8d99e04a30 .scope module, "testBoolean" "testBoolean" 3 1;
 .timescale 0 0;
v0x7f8d99e20f70_0 .var "A", 0 0;
v0x7f8d99e21050_0 .var "B", 0 0;
v0x7f8d99e210e0_0 .var "C", 0 0;
v0x7f8d99e211d0_0 .var "D", 0 0;
v0x7f8d99e21260_0 .net "F1", 0 0, L_0x7f8d99e22750;  1 drivers
v0x7f8d99e21330_0 .net "F2", 0 0, L_0x7f8d99e22840;  1 drivers
S_0x7f8d99e1fcc0 .scope module, "test3" "boolean3" 3 34, 2 12 0, S_0x7f8d99e04a30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "F"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
    .port_info 3 /INPUT 1 "C"
    .port_info 4 /INPUT 1 "D"
L_0x7f8d99e21cc0 .functor OR 1, v0x7f8d99e20f70_0, L_0x7f8d99e21be0, C4<0>, C4<0>;
L_0x7f8d99e21e70 .functor OR 1, L_0x7f8d99e21cc0, L_0x7f8d99e21d90, C4<0>, C4<0>;
L_0x7f8d99e21f80 .functor AND 1, v0x7f8d99e20f70_0, L_0x7f8d99e21e70, C4<1>, C4<1>;
L_0x7f8d99e22070 .functor AND 1, v0x7f8d99e20f70_0, v0x7f8d99e21050_0, C4<1>, C4<1>;
L_0x7f8d99e22120 .functor OR 1, v0x7f8d99e210e0_0, L_0x7f8d99e22070, C4<0>, C4<0>;
L_0x7f8d99e22240 .functor AND 1, v0x7f8d99e210e0_0, L_0x7f8d99e22120, C4<1>, C4<1>;
L_0x7f8d99e22330 .functor OR 1, L_0x7f8d99e21f80, L_0x7f8d99e22240, C4<0>, C4<0>;
L_0x7f8d99e225a0 .functor OR 1, v0x7f8d99e21050_0, v0x7f8d99e210e0_0, C4<0>, C4<0>;
L_0x7f8d99e22610 .functor AND 1, L_0x7f8d99e22480, L_0x7f8d99e225a0, C4<1>, C4<1>;
L_0x7f8d99e22750 .functor OR 1, L_0x7f8d99e22330, L_0x7f8d99e22610, C4<0>, C4<0>;
v0x7f8d99e1ff30_0 .net "A", 0 0, v0x7f8d99e20f70_0;  1 drivers
v0x7f8d99e1ffe0_0 .net "B", 0 0, v0x7f8d99e21050_0;  1 drivers
v0x7f8d99e20080_0 .net "C", 0 0, v0x7f8d99e210e0_0;  1 drivers
v0x7f8d99e20110_0 .net "D", 0 0, v0x7f8d99e211d0_0;  1 drivers
v0x7f8d99e201b0_0 .net "F", 0 0, L_0x7f8d99e22750;  alias, 1 drivers
v0x7f8d99e20290_0 .net *"_s1", 0 0, L_0x7f8d99e21be0;  1 drivers
v0x7f8d99e20330_0 .net *"_s10", 0 0, L_0x7f8d99e22070;  1 drivers
v0x7f8d99e203d0_0 .net *"_s12", 0 0, L_0x7f8d99e22120;  1 drivers
v0x7f8d99e20470_0 .net *"_s14", 0 0, L_0x7f8d99e22240;  1 drivers
v0x7f8d99e20580_0 .net *"_s16", 0 0, L_0x7f8d99e22330;  1 drivers
v0x7f8d99e20610_0 .net *"_s19", 0 0, L_0x7f8d99e22480;  1 drivers
v0x7f8d99e206b0_0 .net *"_s2", 0 0, L_0x7f8d99e21cc0;  1 drivers
v0x7f8d99e20750_0 .net *"_s20", 0 0, L_0x7f8d99e225a0;  1 drivers
v0x7f8d99e207f0_0 .net *"_s22", 0 0, L_0x7f8d99e22610;  1 drivers
v0x7f8d99e20890_0 .net *"_s5", 0 0, L_0x7f8d99e21d90;  1 drivers
v0x7f8d99e20930_0 .net *"_s6", 0 0, L_0x7f8d99e21e70;  1 drivers
v0x7f8d99e209d0_0 .net *"_s8", 0 0, L_0x7f8d99e21f80;  1 drivers
L_0x7f8d99e21be0 .reduce/nor v0x7f8d99e21050_0;
L_0x7f8d99e21d90 .reduce/nor v0x7f8d99e211d0_0;
L_0x7f8d99e22480 .reduce/nor v0x7f8d99e21050_0;
S_0x7f8d99e20bb0 .scope module, "test4" "boolean4" 3 35, 2 17 0, S_0x7f8d99e04a30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "F"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "C"
L_0x7f8d99e22840 .functor OR 1, v0x7f8d99e20f70_0, v0x7f8d99e210e0_0, C4<0>, C4<0>;
v0x7f8d99e20d60_0 .net "A", 0 0, v0x7f8d99e20f70_0;  alias, 1 drivers
v0x7f8d99e20df0_0 .net "C", 0 0, v0x7f8d99e210e0_0;  alias, 1 drivers
v0x7f8d99e20ea0_0 .net "F", 0 0, L_0x7f8d99e22840;  alias, 1 drivers
    .scope S_0x7f8d99e04a30;
T_0 ;
    %vpi_call 3 8 "$display", "time\011   A   B   C   D   F1  F2" {0 0 0};
    %vpi_call 3 9 "$monitor", "%g\011   %b   %b   %b   %b   %b   %b", $time, v0x7f8d99e20f70_0, v0x7f8d99e21050_0, v0x7f8d99e210e0_0, v0x7f8d99e211d0_0, v0x7f8d99e21260_0, v0x7f8d99e21330_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8d99e20f70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8d99e21050_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8d99e210e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8d99e211d0_0, 0, 1;
    %delay 75, 0;
    %vpi_call 3 17 "$finish" {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x7f8d99e04a30;
T_1 ;
    %delay 5, 0;
    %load/vec4 v0x7f8d99e211d0_0;
    %inv;
    %store/vec4 v0x7f8d99e211d0_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7f8d99e04a30;
T_2 ;
    %delay 10, 0;
    %load/vec4 v0x7f8d99e210e0_0;
    %inv;
    %store/vec4 v0x7f8d99e210e0_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7f8d99e04a30;
T_3 ;
    %delay 20, 0;
    %load/vec4 v0x7f8d99e21050_0;
    %inv;
    %store/vec4 v0x7f8d99e21050_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7f8d99e04a30;
T_4 ;
    %delay 40, 0;
    %load/vec4 v0x7f8d99e20f70_0;
    %inv;
    %store/vec4 v0x7f8d99e20f70_0, 0, 1;
    %jmp T_4;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "Lab3.v";
    "Lab3Test.v";
