
---------- Begin Simulation Statistics ----------
final_tick                               1653864375000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 170944                       # Simulator instruction rate (inst/s)
host_mem_usage                                4596844                       # Number of bytes of host memory used
host_op_rate                                   330705                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 11992.25                       # Real time elapsed on the host
host_tick_rate                               32885473                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2050000004                       # Number of instructions simulated
sim_ops                                    3965900558                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.394371                       # Number of seconds simulated
sim_ticks                                394370753000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                   505                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1051851                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2103389                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.committedInsts                   0                       # Number of instructions committed
system.switch_cpus.committedOps                     0                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                        0                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles                  0                       # Number of busy cycles
system.switch_cpus.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                   0                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses             0                       # Number of integer alu accesses
system.switch_cpus.num_int_insts                    0                       # number of integer instructions
system.switch_cpus.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus.num_load_insts                   0                       # Number of load instructions
system.switch_cpus.num_mem_refs                     0                       # number of memory refs
system.switch_cpus.num_store_insts                  0                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0                       # Class of executed instruction
system.switch_cpus.op_class::IntAlu                 0                       # Class of executed instruction
system.switch_cpus.op_class::IntMult                0                       # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0                       # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::MemRead                0                       # Class of executed instruction
system.switch_cpus.op_class::MemWrite               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0                       # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus.op_class::total                  0                       # Class of executed instruction
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits             0                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect          375                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect     11961508                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted    221460393                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits    100917225                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups    124588078                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses     23670853                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups     246623824                       # Number of BP lookups
system.switch_cpus_1.branchPred.usedRAS      12136945                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted      8008076                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads      1022364189                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes      589625803                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts     11963404                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches        186020285                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events    124805268                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitNonSpecStalls          778                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus_1.commit.commitSquashedInsts    408107702                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts   1000000001                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps   1913177477                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples    728906140                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     2.624724                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     2.962162                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0    267665298     36.72%     36.72% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1    105001351     14.41%     51.13% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2     65121384      8.93%     60.06% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3     81016638     11.11%     71.18% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4     32714792      4.49%     75.66% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5     23759480      3.26%     78.92% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6     14968771      2.05%     80.98% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7     13853158      1.90%     82.88% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8    124805268     17.12%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total    728906140                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts        342164187                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls      9247179                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts      1644843513                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads           234446733                       # Number of loads committed
system.switch_cpus_1.commit.membars               140                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass      5783843      0.30%      0.30% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu   1346449001     70.38%     70.68% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult      1181117      0.06%     70.74% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv      5794698      0.30%     71.04% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd     46866852      2.45%     73.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            0      0.00%     73.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt          112      0.00%     73.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult            0      0.00%     73.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc            0      0.00%     73.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv            0      0.00%     73.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc            0      0.00%     73.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0      0.00%     73.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd            0      0.00%     73.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     73.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu     22244818      1.16%     74.66% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp       687450      0.04%     74.69% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt      4362488      0.23%     74.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc     12842429      0.67%     75.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     75.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     75.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            0      0.00%     75.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     75.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     75.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     75.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd     49159879      2.57%     78.16% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     78.16% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp            0      0.00%     78.16% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt     45731328      2.39%     80.55% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv      1922135      0.10%     80.65% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     80.65% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult     22831089      1.19%     81.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead    174644758      9.13%     90.97% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite    102526795      5.36%     96.33% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead     59801975      3.13%     99.46% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite     10346710      0.54%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total   1913177477                       # Class of committed instruction
system.switch_cpus_1.commit.refs            347320238                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts               0                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts        1000000001                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps          1913177477                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     0.788742                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               0.788742                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles    188358182                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DecodedInsts   2488649397                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles      199006870                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles       369110960                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles     11975192                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.UnblockCycles     19088053                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.rdAccesses         262754173                       # TLB accesses on read requests
system.switch_cpus_1.dtb.rdMisses              954065                       # TLB misses on read requests
system.switch_cpus_1.dtb.wrAccesses         121570574                       # TLB accesses on write requests
system.switch_cpus_1.dtb.wrMisses              110916                       # TLB misses on write requests
system.switch_cpus_1.fetch.Branches         246623824                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines       194207822                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles           558859897                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes      3273548                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.IcacheWaitRetryStallCycles          600                       # Number of stall cycles due to full MSHR
system.switch_cpus_1.fetch.Insts           1342805359                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.MiscStallCycles         3165                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_1.fetch.PendingTrapStallCycles        19508                       # Number of stall cycles due to pending traps
system.switch_cpus_1.fetch.SquashCycles      23950384                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.TlbCycles                6                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus_1.fetch.branchRate        0.312680                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles    216680896                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches    113054170                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.702466                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples    787539264                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     3.249550                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.543953                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0      370196552     47.01%     47.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1       29600103      3.76%     50.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2       25882577      3.29%     54.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3       34152588      4.34%     58.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4       20321460      2.58%     60.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5       32523999      4.13%     65.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6       24746146      3.14%     68.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7       17984136      2.28%     70.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8      232131703     29.48%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total    787539264                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fp_regfile_reads       589243165                       # number of floating regfile reads
system.switch_cpus_1.fp_regfile_writes      343205063                       # number of floating regfile writes
system.switch_cpus_1.idleCycles               1202242                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.branchMispredicts     15078552                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches      202902042                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           2.719082                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs          384859574                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores        121515823                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles      95909641                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts    282936725                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts       163610                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       664812                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts    132826785                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts   2321375439                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts    263343751                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts     30674896                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts   2144652708                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents       682707                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents     17124736                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles     11975192                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles     18042304                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked       183322                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads     27941825                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses       173040                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation        14879                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads        83286                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads     48489987                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores     19953277                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents        14879                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect     13457855                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect      1620697                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers      2531849213                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count          2132643112                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.620613                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers      1571298088                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             2.703856                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent           2138087332                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads     2656915967                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes    1447895543                       # number of integer regfile writes
system.switch_cpus_1.ipc                     1.267842                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               1.267842                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass     10063277      0.46%      0.46% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu   1533778752     70.51%     70.97% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult      1247933      0.06%     71.03% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv      5973893      0.27%     71.30% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd     55501153      2.55%     73.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            0      0.00%     73.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt          574      0.00%     73.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult            0      0.00%     73.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc            0      0.00%     73.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv            0      0.00%     73.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc            0      0.00%     73.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0      0.00%     73.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd            0      0.00%     73.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     73.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu     25020155      1.15%     75.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp       720524      0.03%     75.04% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt      5424367      0.25%     75.29% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc     14824894      0.68%     75.97% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     75.97% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     75.97% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            0      0.00%     75.97% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     75.97% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     75.97% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     75.97% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd     54393616      2.50%     78.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     78.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp            0      0.00%     78.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt     49862926      2.29%     80.76% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv      1924389      0.09%     80.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     80.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult     23656568      1.09%     81.94% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.94% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     81.94% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     81.94% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     81.94% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     81.94% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     81.94% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     81.94% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     81.94% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     81.94% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     81.94% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     81.94% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     81.94% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.94% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     81.94% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     81.94% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     81.94% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead    197464869      9.08%     91.01% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite    112429386      5.17%     96.18% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead     70945694      3.26%     99.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite     12094637      0.56%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total   2175327607                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses     395200256                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads    788961256                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses    385727740                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes    516823841                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt          25783638                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         0.011853                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu      22212719     86.15%     86.15% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult            0      0.00%     86.15% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0      0.00%     86.15% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd            0      0.00%     86.15% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0      0.00%     86.15% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt            1      0.00%     86.15% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult            0      0.00%     86.15% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc            0      0.00%     86.15% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0      0.00%     86.15% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc            0      0.00%     86.15% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0      0.00%     86.15% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0      0.00%     86.15% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%     86.15% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu         9583      0.04%     86.19% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp        13041      0.05%     86.24% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt       176139      0.68%     86.92% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc       113964      0.44%     87.36% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0      0.00%     87.36% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%     87.36% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0      0.00%     87.36% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%     87.36% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%     87.36% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%     87.36% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd       333052      1.29%     88.66% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%     88.66% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%     88.66% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt       984312      3.82%     92.47% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0      0.00%     92.47% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%     92.47% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult        20187      0.08%     92.55% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%     92.55% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0      0.00%     92.55% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%     92.55% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%     92.55% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%     92.55% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     92.55% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     92.55% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%     92.55% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%     92.55% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%     92.55% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%     92.55% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%     92.55% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%     92.55% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%     92.55% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%     92.55% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%     92.55% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead      1260165      4.89%     97.44% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite       237050      0.92%     98.36% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead       219473      0.85%     99.21% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite       203952      0.79%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses   1795847712                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads   4378764945                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses   1746915372                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes   2212759838                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded       2320927928                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued      2175327607                       # Number of instructions issued
system.switch_cpus_1.iq.iqNonSpecInstsAdded       447511                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_1.iq.iqSquashedInstsExamined    408197935                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued      3748088                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedNonSpecRemoved       446733                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_1.iq.iqSquashedOperandsExamined    570447181                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples    787539264                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     2.762183                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     2.501538                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0    245596844     31.19%     31.19% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1     64370398      8.17%     39.36% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2     86040498     10.93%     50.28% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3     87331117     11.09%     61.37% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4     85466615     10.85%     72.23% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::5     75703187      9.61%     81.84% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::6     72240647      9.17%     91.01% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::7     43263079      5.49%     96.50% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::8     27526879      3.50%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total    787539264                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 2.757973                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.rdAccesses                 0                       # TLB accesses on read requests
system.switch_cpus_1.itb.rdMisses                   0                       # TLB misses on read requests
system.switch_cpus_1.itb.wrAccesses         194211154                       # TLB accesses on write requests
system.switch_cpus_1.itb.wrMisses                3758                       # TLB misses on write requests
system.switch_cpus_1.memDep0.conflictingLoads     18418491                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores      4800884                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads    282936725                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores    132826785                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads     855812409                       # number of misc regfile reads
system.switch_cpus_1.misc_regfile_writes           63                       # number of misc regfile writes
system.switch_cpus_1.numCycles              788741506                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.rename.BlockCycles     138319822                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps   2145497261                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents      8041669                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles      209708614                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents     11597610                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents      2380731                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups   5958469498                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts   2434250649                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands   2718868528                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles       375921800                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents     26738768                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles     11975192                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles     51525804                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps      573371216                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.fp_rename_lookups    698221876                       # Number of floating rename lookups
system.switch_cpus_1.rename.int_rename_lookups   3085833288                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles        88025                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts        24103                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts        50869087                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts        24702                       # count of temporary serializing insts renamed
system.switch_cpus_1.rob.rob_reads         2925344776                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes        4701636556                       # The number of ROB writes
system.switch_cpus_1.timesIdled                242145                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests          291                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2280833                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1654                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      4382810                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1654                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_single_requests      1355456                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_single_snoops        36558                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.tot_requests      2543794                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.tot_snoops          36558                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp             901785                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       304353                       # Transaction distribution
system.membus.trans_dist::CleanEvict           747490                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                7                       # Transaction distribution
system.membus.trans_dist::ReadExReq            149754                       # Transaction distribution
system.membus.trans_dist::ReadExResp           149754                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        901785                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port      3154928                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total      3154928                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3154928                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port     86777088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total     86777088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                86777088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1051546                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1051546    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1051546                       # Request fanout histogram
system.membus.reqLayer2.occupancy          3578552500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy         5561870500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.4                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1653864375000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1653864375000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1653864375000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF 1653864375000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1653864375000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1653864375000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 1653864375000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1898638                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       713128                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       832673                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          926228                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          179010                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         179010                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           203264                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          203264                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       1898638                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      2498024                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      4165695                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               6663719                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    106582208                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    105694272                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              212276480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          370134                       # Total snoops (count)
system.tol2bus.snoopTraffic                  21176512                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2651043                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000734                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.027083                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2649097     99.93%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1946      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2651043                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3406326000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1993362460                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1249016498                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.3                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 1653864375000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus_1.inst       829798                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus_1.data        83644                       # number of demand (read+write) hits
system.l2.demand_hits::total                   913442                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus_1.inst       829798                       # number of overall hits
system.l2.overall_hits::.switch_cpus_1.data        83644                       # number of overall hits
system.l2.overall_hits::total                  913442                       # number of overall hits
system.l2.demand_misses::.switch_cpus_1.inst         2876                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data      1185581                       # number of demand (read+write) misses
system.l2.demand_misses::total                1188457                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus_1.inst         2876                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data      1185581                       # number of overall misses
system.l2.overall_misses::total               1188457                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus_1.inst    260135000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data 103705044500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     103965179500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst    260135000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data 103705044500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    103965179500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus_1.inst       832674                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data      1269225                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2101899                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst       832674                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data      1269225                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2101899                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst     0.003454                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.934098                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.565421                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst     0.003454                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.934098                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.565421                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst 90450.278164                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 87471.918410                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 87479.125875                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst 90450.278164                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 87471.918410                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 87479.125875                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              330873                       # number of writebacks
system.l2.writebacks::total                    330873                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus_1.data            3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   3                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus_1.data            3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  3                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus_1.inst         2876                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data      1185578                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1188454                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst         2876                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data      1185578                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1188454                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst    231375000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data  91849092000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  92080467000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst    231375000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data  91849092000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  92080467000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst     0.003454                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.934096                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.565419                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst     0.003454                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.934096                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.565419                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 80450.278164                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 77471.994251                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 77479.201551                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 80450.278164                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 77471.994251                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 77479.201551                       # average overall mshr miss latency
system.l2.replacements                         333573                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       382248                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           382248                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       382248                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       382248                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       832673                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           832673                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       832673                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       832673                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       854788                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        854788                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus_1.data        12031                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                12031                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus_1.data       166979                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total             166979                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.switch_cpus_1.data       179010                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           179010                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus_1.data     0.932791                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.932791                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.switch_cpus_1.data       166979                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total        166979                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data   2755393500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total   2755393500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.932791                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.932791                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data 16501.437306                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 16501.437306                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus_1.data        39540                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 39540                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus_1.data       163724                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              163724                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data  14783071500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   14783071500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus_1.data       203264                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            203264                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.805475                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.805475                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 90292.635777                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 90292.635777                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data       163724                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         163724                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data  13145831500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  13145831500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.805475                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.805475                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 80292.635777                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 80292.635777                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus_1.inst       829798                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus_1.data        44104                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             873902                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst         2876                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus_1.data      1021857                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          1024733                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst    260135000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.data  88921973000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  89182108000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst       832674                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus_1.data      1065961                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        1898635                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.003454                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.958625                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.539721                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 90450.278164                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 87019.977355                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 87029.604785                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.switch_cpus_1.data            3                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             3                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst         2876                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.data      1021854                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      1024730                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst    231375000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data  78703260500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  78934635500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.003454                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.958622                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.539719                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 80450.278164                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 77020.064021                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77029.691236                       # average ReadCleanReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 1653864375000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4082.998635                       # Cycle average of tags in use
system.l2.tags.total_refs                     2191854                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1219011                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.798059                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    4082.998635                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.996826                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.996826                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4068                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           98                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          806                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         3154                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.993164                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  36276257                       # Number of tag accesses
system.l2.tags.data_accesses                 36276257                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1653864375000                       # Cumulative time (in ticks) in various power states
system.l3.demand_hits::.switch_cpus_1.inst          363                       # number of demand (read+write) hits
system.l3.demand_hits::.switch_cpus_1.data       136552                       # number of demand (read+write) hits
system.l3.demand_hits::total                   136915                       # number of demand (read+write) hits
system.l3.overall_hits::.switch_cpus_1.inst          363                       # number of overall hits
system.l3.overall_hits::.switch_cpus_1.data       136552                       # number of overall hits
system.l3.overall_hits::total                  136915                       # number of overall hits
system.l3.demand_misses::.switch_cpus_1.inst         2513                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_1.data      1049026                       # number of demand (read+write) misses
system.l3.demand_misses::total                1051539                       # number of demand (read+write) misses
system.l3.overall_misses::.switch_cpus_1.inst         2513                       # number of overall misses
system.l3.overall_misses::.switch_cpus_1.data      1049026                       # number of overall misses
system.l3.overall_misses::total               1051539                       # number of overall misses
system.l3.demand_miss_latency::.switch_cpus_1.inst    209453000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_1.data  83006704000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total      83216157000                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.inst    209453000                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.data  83006704000                       # number of overall miss cycles
system.l3.overall_miss_latency::total     83216157000                       # number of overall miss cycles
system.l3.demand_accesses::.switch_cpus_1.inst         2876                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_1.data      1185578                       # number of demand (read+write) accesses
system.l3.demand_accesses::total              1188454                       # number of demand (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.inst         2876                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.data      1185578                       # number of overall (read+write) accesses
system.l3.overall_accesses::total             1188454                       # number of overall (read+write) accesses
system.l3.demand_miss_rate::.switch_cpus_1.inst     0.873783                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_1.data     0.884822                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.884796                       # miss rate for demand accesses
system.l3.overall_miss_rate::.switch_cpus_1.inst     0.873783                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_1.data     0.884822                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.884796                       # miss rate for overall accesses
system.l3.demand_avg_miss_latency::.switch_cpus_1.inst 83347.791484                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_1.data 79127.403897                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 79137.489908                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.inst 83347.791484                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.data 79127.403897                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 79137.489908                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::.writebacks              304353                       # number of writebacks
system.l3.writebacks::total                    304353                       # number of writebacks
system.l3.demand_mshr_misses::.switch_cpus_1.inst         2513                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_1.data      1049026                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total           1051539                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.inst         2513                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.data      1049026                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total          1051539                       # number of overall MSHR misses
system.l3.demand_mshr_miss_latency::.switch_cpus_1.inst    184323000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_1.data  72516444000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total  72700767000                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.inst    184323000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.data  72516444000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total  72700767000                       # number of overall MSHR miss cycles
system.l3.demand_mshr_miss_rate::.switch_cpus_1.inst     0.873783                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_1.data     0.884822                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.884796                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.inst     0.873783                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.data     0.884822                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.884796                       # mshr miss rate for overall accesses
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 73347.791484                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.data 69127.403897                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 69137.489908                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 73347.791484                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.data 69127.403897                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 69137.489908                       # average overall mshr miss latency
system.l3.replacements                        1086653                       # number of replacements
system.l3.WritebackDirty_hits::.writebacks       330873                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total           330873                       # number of WritebackDirty hits
system.l3.WritebackDirty_accesses::.writebacks       330873                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total       330873                       # number of WritebackDirty accesses(hits+misses)
system.l3.CleanEvict_mshr_misses::.writebacks         1741                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total          1741                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.UpgradeReq_hits::.switch_cpus_1.data       166972                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total               166972                       # number of UpgradeReq hits
system.l3.UpgradeReq_misses::.switch_cpus_1.data            7                       # number of UpgradeReq misses
system.l3.UpgradeReq_misses::total                  7                       # number of UpgradeReq misses
system.l3.UpgradeReq_miss_latency::.switch_cpus_1.data        28500                       # number of UpgradeReq miss cycles
system.l3.UpgradeReq_miss_latency::total        28500                       # number of UpgradeReq miss cycles
system.l3.UpgradeReq_accesses::.switch_cpus_1.data       166979                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total           166979                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_miss_rate::.switch_cpus_1.data     0.000042                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_miss_rate::total        0.000042                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_avg_miss_latency::.switch_cpus_1.data  4071.428571                       # average UpgradeReq miss latency
system.l3.UpgradeReq_avg_miss_latency::total  4071.428571                       # average UpgradeReq miss latency
system.l3.UpgradeReq_mshr_misses::.switch_cpus_1.data            7                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_misses::total             7                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data       130500                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_latency::total       130500                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.000042                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_miss_rate::total     0.000042                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data 18642.857143                       # average UpgradeReq mshr miss latency
system.l3.UpgradeReq_avg_mshr_miss_latency::total 18642.857143                       # average UpgradeReq mshr miss latency
system.l3.ReadExReq_hits::.switch_cpus_1.data        13970                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                 13970                       # number of ReadExReq hits
system.l3.ReadExReq_misses::.switch_cpus_1.data       149754                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total              149754                       # number of ReadExReq misses
system.l3.ReadExReq_miss_latency::.switch_cpus_1.data  11983463500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total   11983463500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_accesses::.switch_cpus_1.data       163724                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total            163724                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_miss_rate::.switch_cpus_1.data     0.914673                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.914673                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_miss_latency::.switch_cpus_1.data 80020.991092                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 80020.991092                       # average ReadExReq miss latency
system.l3.ReadExReq_mshr_misses::.switch_cpus_1.data       149754                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total         149754                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_miss_latency::.switch_cpus_1.data  10485923500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total  10485923500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.914673                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.914673                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 70020.991092                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 70020.991092                       # average ReadExReq mshr miss latency
system.l3.ReadCleanReq_hits::.switch_cpus_1.inst          363                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_hits::.switch_cpus_1.data       122582                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_hits::total             122945                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_misses::.switch_cpus_1.inst         2513                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::.switch_cpus_1.data       899272                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::total           901785                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.inst    209453000                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.data  71023240500                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::total  71232693500                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_accesses::.switch_cpus_1.inst         2876                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::.switch_cpus_1.data      1021854                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::total        1024730                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.873783                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.880040                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::total      0.880022                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 83347.791484                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 78978.596576                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::total 78990.772191                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.inst         2513                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.data       899272                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::total       901785                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst    184323000                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data  62030520500                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::total  62214843500                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.873783                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.880040                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::total     0.880022                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 73347.791484                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 68978.596576                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::total 68990.772191                       # average ReadCleanReq mshr miss latency
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED 1653864375000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l3.tags.total_refs                     2695318                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                   1119421                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      2.407779                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::.writebacks     568.454807                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.inst         0.214147                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.data      3221.316555                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.data  1082.967697                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.inst   198.319731                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.data 27696.727064                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::.writebacks      0.017348                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.inst        0.000007                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.data        0.098307                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.data     0.033050                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.inst     0.006052                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.data     0.845237                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3          197                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4        32569                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                  41787357                       # Number of tag accesses
system.l3.tags.data_accesses                 41787357                       # Number of data accesses
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1653864375000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.tol3bus.trans_dist::ReadResp           1024730                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty       635226                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict         1639788                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq          166979                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp         166979                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq           163724                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp          163724                       # Transaction distribution
system.tol3bus.trans_dist::ReadCleanReq       1024730                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side      3899227                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side     97236928                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                         1086653                       # Total snoops (count)
system.tol3bus.snoopTraffic                  19478592                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples          2442086                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.014970                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.121433                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                2405528     98.50%     98.50% # Request fanout histogram
system.tol3bus.snoop_fanout::1                  36558      1.50%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total            2442086                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy         1602770000                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.4                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy        1866170500                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.5                       # Layer utilization (%)
system.tol3bus.power_state.pwrStateResidencyTicks::UNDEFINED 1653864375000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus_1.inst       160832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data     67137664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           67298496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst       160832                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        160832                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     19478592                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        19478592                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst         2513                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data      1049026                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1051539                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       304353                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             304353                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus_1.inst       407819                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data    170239967                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             170647786                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst       407819                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           407819                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       49391573                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             49391573                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       49391573                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst       407819                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data    170239967                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            220039360                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    304353.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples      2513.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples   1048903.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.067793156500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        17867                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        17867                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2482902                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             287087                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1051539                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     304353                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1051539                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   304353                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    123                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             66347                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             65866                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             65721                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             65840                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             65796                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             66397                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             65720                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             65387                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             65821                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             65104                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            65632                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            65425                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            65049                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            66338                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            65268                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            65705                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             19458                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             18993                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             18936                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             18845                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             19062                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             19703                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             18837                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             18860                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             18903                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             18781                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            18935                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            19087                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            19048                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            19072                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            18954                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            18857                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.13                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   9803088250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 5257080000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             29517138250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9323.70                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28073.70                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   861381                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  229616                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 81.93                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                75.44                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1051539                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               304353                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  778924                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  209923                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   53806                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    8745                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   8991                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   9149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  15393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  17344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  17720                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  17892                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  17920                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  17934                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  17984                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  17989                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  18017                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  18679                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  18110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  18316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  18517                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  18159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  18301                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  17906                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       264750                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    327.734874                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   177.033048                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   360.574516                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       119917     45.29%     45.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        43284     16.35%     61.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        17583      6.64%     68.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        16307      6.16%     74.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        10610      4.01%     78.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         4988      1.88%     80.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         4359      1.65%     81.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         5340      2.02%     84.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        42362     16.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       264750                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        17867                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      58.846421                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     23.046973                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1420.565903                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095        17858     99.95%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-8191            4      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-12287            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40960-45055            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::94208-98303            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::106496-110591            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::110592-114687            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         17867                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        17867                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.033134                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.002755                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.017654                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             8672     48.54%     48.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              163      0.91%     49.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             8850     49.53%     98.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              143      0.80%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               28      0.16%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               11      0.06%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         17867                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               67290624                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    7872                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                19477184                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                67298496                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             19478592                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       170.63                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        49.39                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    170.65                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     49.39                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.72                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.33                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.39                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  393769846000                       # Total gap between requests
system.mem_ctrls.avgGap                     290413.87                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst       160832                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data     67129792                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     19477184                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 407819.288769621286                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 170220006.147362560034                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 49388003.171726070344                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst         2513                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data      1049026                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       304353                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst     80848000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data  29436290250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 9064343214000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     32171.91                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     28060.59                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  29782335.69                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    80.47                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            931891380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            495312015                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          3743801880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          791545140                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     31130901360.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      87662699700                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      77617148160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       202373299635                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        513.154939                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 200784779500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  13168740000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 180417233500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            958423620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            509414235                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          3763308360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          797062680                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     31130901360.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      87009760710                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      78166991520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       202335862485                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        513.060010                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 202215412250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  13168740000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 178986600750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1653864375000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst   1383804437                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     69166036                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst    193341398                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1646311871                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1383804437                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     69166036                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst    193341398                       # number of overall hits
system.cpu.icache.overall_hits::total      1646311871                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       318426                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst        15917                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst       866418                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1200761                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       318426                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst        15917                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst       866418                       # number of overall misses
system.cpu.icache.overall_misses::total       1200761                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    206955000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst  11396916995                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  11603871995                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    206955000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst  11396916995                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  11603871995                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1384122863                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     69181953                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst    194207816                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1647512632                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1384122863                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     69181953                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst    194207816                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1647512632                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000230                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000230                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.004461                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000729                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000230                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000230                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.004461                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000729                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 13002.136081                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst 13154.063045                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  9663.764892                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 13002.136081                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst 13154.063045                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  9663.764892                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         2989                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                72                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    41.513889                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      1166504                       # number of writebacks
system.cpu.icache.writebacks::total           1166504                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst        33741                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        33741                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst        33741                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        33741                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst        15917                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst       832677                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       848594                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst        15917                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst       832677                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       848594                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    191038000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst  10224117495                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  10415155495                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    191038000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst  10224117495                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  10415155495                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000230                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.004288                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000515                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000230                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.004288                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000515                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 12002.136081                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 12278.611629                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12273.425802                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 12002.136081                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 12278.611629                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12273.425802                       # average overall mshr miss latency
system.cpu.icache.replacements                1166504                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1383804437                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     69166036                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst    193341398                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1646311871                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       318426                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst        15917                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst       866418                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1200761                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    206955000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst  11396916995                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  11603871995                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1384122863                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     69181953                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst    194207816                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1647512632                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000230                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000230                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.004461                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000729                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 13002.136081                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst 13154.063045                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  9663.764892                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst        33741                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        33741                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst        15917                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst       832677                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       848594                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    191038000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst  10224117495                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  10415155495                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000230                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.004288                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000515                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 12002.136081                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst 12278.611629                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12273.425802                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1653864375000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.959290                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1647478891                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           1167020                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1411.697221                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   420.050005                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.267627                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst    91.641658                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.820410                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000523                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.178988                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999920                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          464                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        6591217548                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       6591217548                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1653864375000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1653864375000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1653864375000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1653864375000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1653864375000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1653864375000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1653864375000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    398239074                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     19927067                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data    340041101                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        758207242                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    398239074                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     19927067                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data    340041101                       # number of overall hits
system.cpu.dcache.overall_hits::total       758207242                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       229301                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data         9464                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data      6742261                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        6981026                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       229301                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data         9464                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data      6742261                       # number of overall misses
system.cpu.dcache.overall_misses::total       6981026                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data    643910000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data 477885084042                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 478528994042                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data    643910000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data 477885084042                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 478528994042                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    398468375                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     19936531                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data    346783362                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    765188268                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    398468375                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     19936531                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data    346783362                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    765188268                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000575                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.000475                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.019442                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.009123                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000575                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.000475                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.019442                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.009123                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 68037.827557                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 70879.054377                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 68547.086638                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 68037.827557                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 70879.054377                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 68547.086638                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      8573653                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         7197                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            209381                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              74                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    40.947617                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    97.256757                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       512250                       # number of writebacks
system.cpu.dcache.writebacks::total            512250                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data      5295599                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      5295599                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data      5295599                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      5295599                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data         9464                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data      1446662                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1456126                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data         9464                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data      1446662                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1456126                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data    634446000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data 111334890542                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 111969336542                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data    634446000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data 111334890542                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 111969336542                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.000475                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.004172                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001903                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.000475                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.004172                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001903                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 67037.827557                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 76959.850015                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 76895.362449                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 67037.827557                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 76959.850015                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 76895.362449                       # average overall mshr miss latency
system.cpu.dcache.replacements                1505310                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    222565313                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     11115150                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data    227500937                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       461181400                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       103833                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data         4642                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data      6359987                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       6468462                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data    159587000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data 457166615000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 457326202000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    222669146                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     11119792                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data    233860924                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    467649862                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000466                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.000417                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.027196                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.013832                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 34378.931495                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data 71881.690167                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 70700.918085                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data      5294025                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      5294025                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data         4642                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data      1065962                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1070604                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data    154945000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data  90998783500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  91153728500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.000417                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.004558                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002289                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 33378.931495                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data 85367.755605                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 85142.338811                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    175673761                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      8811917                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data    112540164                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      297025842                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       125468                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data         4822                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data       382274                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       512564                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    484323000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data  20718469042                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  21202792042                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    175799229                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      8816739                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data    112922438                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    297538406                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000714                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000547                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.003385                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001723                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 100440.273745                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data 54197.954980                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 41366.135823                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus_1.data         1574                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1574                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data         4822                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data       380700                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       385522                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    479501000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data  20336107042                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  20815608042                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000547                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.003371                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001296                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 99440.273745                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data 53417.670192                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 53993.307884                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1653864375000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.995473                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           759906498                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1505822                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            504.645634                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   371.810329                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    22.368031                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data   117.817113                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.726192                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.043688                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.230112                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999991                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          100                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          228                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          173                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        3062258894                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       3062258894                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1653864375000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 1169538802000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 484325573000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
