
*** Running vivado
    with args -log Exhaustive_Top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Exhaustive_Top.tcl



****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source Exhaustive_Top.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental C:/Users/Matthew/Documents/GitHub/FPGA-SAT-Solver-MQP/MQP.srcs/utils_1/imports/synth_1/FSM_Exhaustive.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/Matthew/Documents/GitHub/FPGA-SAT-Solver-MQP/MQP.srcs/utils_1/imports/synth_1/FSM_Exhaustive.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top Exhaustive_Top -part xc7a200tsbg484-1 -incremental_mode quick
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Device 21-403] Loading part xc7a200tsbg484-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 5464
WARNING: [Synth 8-9887] parameter declaration becomes local in 'FSM_Exhaustive' with formal parameter declaration list [C:/Users/Matthew/Documents/GitHub/FPGA-SAT-Solver-MQP/MQP.srcs/sources_1/new/FSM_Exhaustive.sv:37]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'FSM_Exhaustive' with formal parameter declaration list [C:/Users/Matthew/Documents/GitHub/FPGA-SAT-Solver-MQP/MQP.srcs/sources_1/new/FSM_Exhaustive.sv:41]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'FSM_Exhaustive' with formal parameter declaration list [C:/Users/Matthew/Documents/GitHub/FPGA-SAT-Solver-MQP/MQP.srcs/sources_1/new/FSM_Exhaustive.sv:69]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'FSM_Exhaustive' with formal parameter declaration list [C:/Users/Matthew/Documents/GitHub/FPGA-SAT-Solver-MQP/MQP.srcs/sources_1/new/FSM_Exhaustive.sv:70]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'FSM_Exhaustive' with formal parameter declaration list [C:/Users/Matthew/Documents/GitHub/FPGA-SAT-Solver-MQP/MQP.srcs/sources_1/new/FSM_Exhaustive.sv:71]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'FSM_Exhaustive' with formal parameter declaration list [C:/Users/Matthew/Documents/GitHub/FPGA-SAT-Solver-MQP/MQP.srcs/sources_1/new/FSM_Exhaustive.sv:72]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'FSM_Exhaustive' with formal parameter declaration list [C:/Users/Matthew/Documents/GitHub/FPGA-SAT-Solver-MQP/MQP.srcs/sources_1/new/FSM_Exhaustive.sv:73]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'FSM_Exhaustive' with formal parameter declaration list [C:/Users/Matthew/Documents/GitHub/FPGA-SAT-Solver-MQP/MQP.srcs/sources_1/new/FSM_Exhaustive.sv:74]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'lfsr16' with formal parameter declaration list [C:/Users/Matthew/Documents/GitHub/FPGA-SAT-Solver-MQP/MQP.srcs/sources_1/new/lfsr16.sv:31]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1293.465 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Exhaustive_Top' [C:/Users/Matthew/Documents/GitHub/FPGA-SAT-Solver-MQP/MQP.srcs/sources_1/new/Exhaustive_Top.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [C:/Users/Matthew/Documents/GitHub/FPGA-SAT-Solver-MQP/MQP.runs/synth_1/.Xil/Vivado-11520-DESKTOP-BRI9QCC/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (0#1) [C:/Users/Matthew/Documents/GitHub/FPGA-SAT-Solver-MQP/MQP.runs/synth_1/.Xil/Vivado-11520-DESKTOP-BRI9QCC/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'debounce' [C:/Users/Matthew/Documents/GitHub/FPGA-SAT-Solver-MQP/MQP.srcs/sources_1/imports/new/debounce.v:23]
INFO: [Synth 8-6155] done synthesizing module 'debounce' (0#1) [C:/Users/Matthew/Documents/GitHub/FPGA-SAT-Solver-MQP/MQP.srcs/sources_1/imports/new/debounce.v:23]
INFO: [Synth 8-6157] synthesizing module 'FSM_Exhaustive' [C:/Users/Matthew/Documents/GitHub/FPGA-SAT-Solver-MQP/MQP.srcs/sources_1/new/FSM_Exhaustive.sv:23]
	Parameter START bound to: 16'b1011011010010010 
INFO: [Synth 8-6157] synthesizing module 'lfsr16' [C:/Users/Matthew/Documents/GitHub/FPGA-SAT-Solver-MQP/MQP.srcs/sources_1/new/lfsr16.sv:23]
	Parameter START bound to: 16'b1011011010010010 
INFO: [Synth 8-6155] done synthesizing module 'lfsr16' (0#1) [C:/Users/Matthew/Documents/GitHub/FPGA-SAT-Solver-MQP/MQP.srcs/sources_1/new/lfsr16.sv:23]
WARNING: [Synth 8-639] system function call 'random' not supported [C:/Users/Matthew/Documents/GitHub/FPGA-SAT-Solver-MQP/MQP.srcs/sources_1/new/FSM_Exhaustive.sv:162]
WARNING: [Synth 8-639] system function call 'random' not supported [C:/Users/Matthew/Documents/GitHub/FPGA-SAT-Solver-MQP/MQP.srcs/sources_1/new/FSM_Exhaustive.sv:163]
WARNING: [Synth 8-639] system function call 'random' not supported [C:/Users/Matthew/Documents/GitHub/FPGA-SAT-Solver-MQP/MQP.srcs/sources_1/new/FSM_Exhaustive.sv:164]
WARNING: [Synth 8-639] system function call 'random' not supported [C:/Users/Matthew/Documents/GitHub/FPGA-SAT-Solver-MQP/MQP.srcs/sources_1/new/FSM_Exhaustive.sv:165]
WARNING: [Synth 8-639] system function call 'random' not supported [C:/Users/Matthew/Documents/GitHub/FPGA-SAT-Solver-MQP/MQP.srcs/sources_1/new/FSM_Exhaustive.sv:166]
WARNING: [Synth 8-639] system function call 'random' not supported [C:/Users/Matthew/Documents/GitHub/FPGA-SAT-Solver-MQP/MQP.srcs/sources_1/new/FSM_Exhaustive.sv:167]
WARNING: [Synth 8-639] system function call 'random' not supported [C:/Users/Matthew/Documents/GitHub/FPGA-SAT-Solver-MQP/MQP.srcs/sources_1/new/FSM_Exhaustive.sv:168]
WARNING: [Synth 8-639] system function call 'random' not supported [C:/Users/Matthew/Documents/GitHub/FPGA-SAT-Solver-MQP/MQP.srcs/sources_1/new/FSM_Exhaustive.sv:169]
WARNING: [Synth 8-639] system function call 'random' not supported [C:/Users/Matthew/Documents/GitHub/FPGA-SAT-Solver-MQP/MQP.srcs/sources_1/new/FSM_Exhaustive.sv:170]
WARNING: [Synth 8-639] system function call 'random' not supported [C:/Users/Matthew/Documents/GitHub/FPGA-SAT-Solver-MQP/MQP.srcs/sources_1/new/FSM_Exhaustive.sv:171]
INFO: [Synth 8-6155] done synthesizing module 'FSM_Exhaustive' (0#1) [C:/Users/Matthew/Documents/GitHub/FPGA-SAT-Solver-MQP/MQP.srcs/sources_1/new/FSM_Exhaustive.sv:23]
WARNING: [Synth 8-7071] port 'STATE' of module 'FSM_Exhaustive' is unconnected for instance 'fsm' [C:/Users/Matthew/Documents/GitHub/FPGA-SAT-Solver-MQP/MQP.srcs/sources_1/new/Exhaustive_Top.v:53]
WARNING: [Synth 8-7023] instance 'fsm' of module 'FSM_Exhaustive' has 5 connections declared, but only 4 given [C:/Users/Matthew/Documents/GitHub/FPGA-SAT-Solver-MQP/MQP.srcs/sources_1/new/Exhaustive_Top.v:53]
INFO: [Synth 8-6155] done synthesizing module 'Exhaustive_Top' (0#1) [C:/Users/Matthew/Documents/GitHub/FPGA-SAT-Solver-MQP/MQP.srcs/sources_1/new/Exhaustive_Top.v:23]
WARNING: [Synth 8-6014] Unused sequential element previous_reg was removed.  [C:/Users/Matthew/Documents/GitHub/FPGA-SAT-Solver-MQP/MQP.srcs/sources_1/imports/new/debounce.v:37]
WARNING: [Synth 8-5856] 3D RAM temp_matrix_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  temp_matrix_reg 
WARNING: [Synth 8-5858] RAM EQ_Matrix_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  EQ_Matrix_reg 
WARNING: [Synth 8-6014] Unused sequential element eq_counter_solve_reg was removed.  [C:/Users/Matthew/Documents/GitHub/FPGA-SAT-Solver-MQP/MQP.srcs/sources_1/new/FSM_Exhaustive.sv:151]
WARNING: [Synth 8-6014] Unused sequential element eq_counter_gen_reg was removed.  [C:/Users/Matthew/Documents/GitHub/FPGA-SAT-Solver-MQP/MQP.srcs/sources_1/new/FSM_Exhaustive.sv:152]
WARNING: [Synth 8-6014] Unused sequential element solutions_num_reg was removed.  [C:/Users/Matthew/Documents/GitHub/FPGA-SAT-Solver-MQP/MQP.srcs/sources_1/new/FSM_Exhaustive.sv:153]
WARNING: [Synth 8-6014] Unused sequential element EQ_Matrix_reg[0][coefficient] was removed.  [C:/Users/Matthew/Documents/GitHub/FPGA-SAT-Solver-MQP/MQP.srcs/sources_1/new/FSM_Exhaustive.sv:162]
WARNING: [Synth 8-6014] Unused sequential element EQ_Matrix_reg[1][coefficient] was removed.  [C:/Users/Matthew/Documents/GitHub/FPGA-SAT-Solver-MQP/MQP.srcs/sources_1/new/FSM_Exhaustive.sv:162]
WARNING: [Synth 8-6014] Unused sequential element EQ_Matrix_reg[2][coefficient] was removed.  [C:/Users/Matthew/Documents/GitHub/FPGA-SAT-Solver-MQP/MQP.srcs/sources_1/new/FSM_Exhaustive.sv:162]
WARNING: [Synth 8-6014] Unused sequential element EQ_Matrix_reg[3][coefficient] was removed.  [C:/Users/Matthew/Documents/GitHub/FPGA-SAT-Solver-MQP/MQP.srcs/sources_1/new/FSM_Exhaustive.sv:162]
WARNING: [Synth 8-6014] Unused sequential element EQ_Matrix_reg[4][coefficient] was removed.  [C:/Users/Matthew/Documents/GitHub/FPGA-SAT-Solver-MQP/MQP.srcs/sources_1/new/FSM_Exhaustive.sv:162]
WARNING: [Synth 8-6014] Unused sequential element EQ_Matrix_reg[5][coefficient] was removed.  [C:/Users/Matthew/Documents/GitHub/FPGA-SAT-Solver-MQP/MQP.srcs/sources_1/new/FSM_Exhaustive.sv:162]
WARNING: [Synth 8-6014] Unused sequential element EQ_Matrix_reg[6][coefficient] was removed.  [C:/Users/Matthew/Documents/GitHub/FPGA-SAT-Solver-MQP/MQP.srcs/sources_1/new/FSM_Exhaustive.sv:162]
WARNING: [Synth 8-6014] Unused sequential element EQ_Matrix_reg[7][coefficient] was removed.  [C:/Users/Matthew/Documents/GitHub/FPGA-SAT-Solver-MQP/MQP.srcs/sources_1/new/FSM_Exhaustive.sv:162]
WARNING: [Synth 8-6014] Unused sequential element EQ_Matrix_reg[8][coefficient] was removed.  [C:/Users/Matthew/Documents/GitHub/FPGA-SAT-Solver-MQP/MQP.srcs/sources_1/new/FSM_Exhaustive.sv:162]
WARNING: [Synth 8-6014] Unused sequential element EQ_Matrix_reg[9][coefficient] was removed.  [C:/Users/Matthew/Documents/GitHub/FPGA-SAT-Solver-MQP/MQP.srcs/sources_1/new/FSM_Exhaustive.sv:162]
WARNING: [Synth 8-3848] Net STATE_P in module/entity FSM_Exhaustive does not have driver. [C:/Users/Matthew/Documents/GitHub/FPGA-SAT-Solver-MQP/MQP.srcs/sources_1/new/FSM_Exhaustive.sv:68]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1293.465 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1293.465 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1293.465 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1293.465 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Matthew/Documents/GitHub/FPGA-SAT-Solver-MQP/MQP.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clock'
Finished Parsing XDC File [c:/Users/Matthew/Documents/GitHub/FPGA-SAT-Solver-MQP/MQP.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clock'
Parsing XDC File [C:/Users/Matthew/Documents/GitHub/FPGA-SAT-Solver-MQP/MQP.srcs/constrs_1/new/Nexys_Board.xdc]
Finished Parsing XDC File [C:/Users/Matthew/Documents/GitHub/FPGA-SAT-Solver-MQP/MQP.srcs/constrs_1/new/Nexys_Board.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Matthew/Documents/GitHub/FPGA-SAT-Solver-MQP/MQP.srcs/constrs_1/new/Nexys_Board.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Exhaustive_Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Exhaustive_Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1383.617 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1383.617 ; gain = 0.000
INFO: [Designutils 20-5008] Incremental synthesis strategy quick
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1383.617 ; gain = 90.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tsbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1383.617 ; gain = 90.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  c:/Users/Matthew/Documents/GitHub/FPGA-SAT-Solver-MQP/MQP.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  c:/Users/Matthew/Documents/GitHub/FPGA-SAT-Solver-MQP/MQP.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property KEEP_HIERARCHY = SOFT for clock. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1383.617 ; gain = 90.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1383.617 ; gain = 90.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    6 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 1     
+---XORs : 
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 12    
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   7 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 1     
	   7 Input    3 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 13    
	   3 Input    1 Bit        Muxes := 1     
	   7 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1383.617 ; gain = 90.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1383.617 ; gain = 90.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1383.617 ; gain = 90.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1383.617 ; gain = 90.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1383.617 ; gain = 90.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1383.617 ; gain = 90.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1383.617 ; gain = 90.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1383.617 ; gain = 90.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1383.617 ; gain = 90.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1383.617 ; gain = 90.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |clk_wiz |     1|
|2     |CARRY4  |     7|
|3     |LUT1    |     3|
|4     |LUT2    |     2|
|5     |LUT3    |     2|
|6     |LUT4    |    10|
|7     |LUT5    |     7|
|8     |LUT6    |     9|
|9     |FDRE    |    47|
|10    |IBUF    |     2|
|11    |OBUF    |     6|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1383.617 ; gain = 90.152
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1383.617 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1383.617 ; gain = 90.152
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1383.617 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1383.617 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: a29e810e
INFO: [Common 17-83] Releasing license: Synthesis
32 Infos, 41 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1383.617 ; gain = 90.152
INFO: [Common 17-1381] The checkpoint 'C:/Users/Matthew/Documents/GitHub/FPGA-SAT-Solver-MQP/MQP.runs/synth_1/Exhaustive_Top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Exhaustive_Top_utilization_synth.rpt -pb Exhaustive_Top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Nov 15 00:13:59 2023...
