
CM530.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000134  08003000  08003000  00003000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002fc8  08003134  08003134  00003134  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .data         00000008  20000000  080060fc  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          0000004c  20000008  08006104  00008008  2**2
                  ALLOC
  4 ._usrstack    00000100  20000054  08006150  00008008  2**0
                  ALLOC
  5 .comment      00000340  00000000  00000000  00008008  2**0
                  CONTENTS, READONLY
  6 .debug_aranges 00000370  00000000  00000000  00008348  2**3
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_pubnames 00002446  00000000  00000000  000086b8  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_info   00009f58  00000000  00000000  0000aafe  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 00002202  00000000  00000000  00014a56  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_line   00002154  00000000  00000000  00016c58  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_frame  00001c18  00000000  00000000  00018dac  2**2
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_str    000036c5  00000000  00000000  0001a9c4  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    0000301b  00000000  00000000  0001e089  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .ARM.attributes 00000031  00000000  00000000  000210a4  2**0
                  CONTENTS, READONLY
 15 .debug_ranges 00000248  00000000  00000000  000210d8  2**3
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .isr_vector:

08003000 <g_pfnVectors>:
 8003000:	20010000 	.word	0x20010000
 8003004:	08006071 	.word	0x08006071
 8003008:	08003235 	.word	0x08003235
 800300c:	08003239 	.word	0x08003239
 8003010:	0800323d 	.word	0x0800323d
 8003014:	08003241 	.word	0x08003241
 8003018:	08003245 	.word	0x08003245
	...
 800302c:	0800324d 	.word	0x0800324d
 8003030:	08003249 	.word	0x08003249
 8003034:	00000000 	.word	0x00000000
 8003038:	08003251 	.word	0x08003251
 800303c:	0800335d 	.word	0x0800335d
 8003040:	08003255 	.word	0x08003255
 8003044:	08003259 	.word	0x08003259
 8003048:	0800325d 	.word	0x0800325d
 800304c:	08003261 	.word	0x08003261
 8003050:	08003265 	.word	0x08003265
 8003054:	08003269 	.word	0x08003269
 8003058:	0800326d 	.word	0x0800326d
 800305c:	08003271 	.word	0x08003271
 8003060:	08003275 	.word	0x08003275
 8003064:	08003279 	.word	0x08003279
 8003068:	0800327d 	.word	0x0800327d
	...
 8003088:	0800329d 	.word	0x0800329d
 800308c:	080032a1 	.word	0x080032a1
 8003090:	080032a5 	.word	0x080032a5
 8003094:	080032a9 	.word	0x080032a9
 8003098:	080032ad 	.word	0x080032ad
 800309c:	080032b1 	.word	0x080032b1
 80030a0:	080032b5 	.word	0x080032b5
 80030a4:	080032b9 	.word	0x080032b9
 80030a8:	080032bd 	.word	0x080032bd
 80030ac:	080032c1 	.word	0x080032c1
 80030b0:	08003351 	.word	0x08003351
 80030b4:	080032c5 	.word	0x080032c5
 80030b8:	080032c9 	.word	0x080032c9
 80030bc:	080032cd 	.word	0x080032cd
 80030c0:	080032d1 	.word	0x080032d1
 80030c4:	080032d5 	.word	0x080032d5
 80030c8:	080032d9 	.word	0x080032d9
 80030cc:	080032dd 	.word	0x080032dd
 80030d0:	080032e1 	.word	0x080032e1
 80030d4:	08003345 	.word	0x08003345
 80030d8:	080032e5 	.word	0x080032e5
 80030dc:	08003339 	.word	0x08003339
 80030e0:	080032e9 	.word	0x080032e9
 80030e4:	080032ed 	.word	0x080032ed
 80030e8:	080032f1 	.word	0x080032f1
 80030ec:	080032f5 	.word	0x080032f5
 80030f0:	080032f9 	.word	0x080032f9
 80030f4:	080032fd 	.word	0x080032fd
 80030f8:	08003301 	.word	0x08003301
 80030fc:	08003305 	.word	0x08003305
 8003100:	08003309 	.word	0x08003309
 8003104:	0800330d 	.word	0x0800330d
 8003108:	08003311 	.word	0x08003311
 800310c:	08003315 	.word	0x08003315
 8003110:	08003319 	.word	0x08003319
 8003114:	0800331d 	.word	0x0800331d
 8003118:	08003321 	.word	0x08003321
 800311c:	08003325 	.word	0x08003325
 8003120:	08003329 	.word	0x08003329
 8003124:	0800332d 	.word	0x0800332d
 8003128:	08003331 	.word	0x08003331
 800312c:	08003335 	.word	0x08003335
 8003130:	0000f85f 	.word	0x0000f85f

Disassembly of section .text:

08003134 <__ISR_DELAY>:
}


void __ISR_DELAY(void)
{
	if (gwTimingDelay != 0x00)
 8003134:	4a03      	ldr	r2, [pc, #12]	(8003144 <__ISR_DELAY+0x10>)
 8003136:	6813      	ldr	r3, [r2, #0]
 8003138:	b113      	cbz	r3, 8003140 <__ISR_DELAY+0xc>
		gwTimingDelay--;
 800313a:	6813      	ldr	r3, [r2, #0]
 800313c:	3b01      	subs	r3, #1
 800313e:	6013      	str	r3, [r2, #0]
}
 8003140:	4770      	bx	lr
 8003142:	46c0      	nop			(mov r8, r8)
 8003144:	20000010 	.word	0x20000010

08003148 <__TIM2_ISR>:
	return 0;
}


void __TIM2_ISR()
{
 8003148:	b510      	push	{r4, lr}
	if(TIM_GetITStatus(TIM2, TIM_IT_CC1) != RESET)
 800314a:	f04f 4480 	mov.w	r4, #1073741824	; 0x40000000
 800314e:	4620      	mov	r0, r4
 8003150:	2102      	movs	r1, #2
 8003152:	f002 fcff 	bl	8005b54 <TIM_GetITStatus>
 8003156:	b140      	cbz	r0, 800316a <__TIM2_ISR+0x22>
	{
		TxDString("TIM2 ISR\n \r");
 8003158:	4804      	ldr	r0, [pc, #16]	(800316c <__TIM2_ISR+0x24>)
 800315a:	f000 fa71 	bl	8003640 <TxDString>
		TIM2->SR &= ~TIM_IT_CC1;
 800315e:	8a23      	ldrh	r3, [r4, #16]
 8003160:	f023 0302 	bic.w	r3, r3, #2	; 0x2
 8003164:	041b      	lsls	r3, r3, #16
 8003166:	0c1b      	lsrs	r3, r3, #16
 8003168:	8223      	strh	r3, [r4, #16]
	}
}
 800316a:	bd10      	pop	{r4, pc}
 800316c:	080060d8 	.word	0x080060d8

08003170 <main>:




int main(void)
{
 8003170:	b530      	push	{r4, r5, lr}
 8003172:	b081      	sub	sp, #4
	s16 i = 0;
	u16 tempADCres;
    /* System Clocks Configuration */
	RCC_Configuration();
 8003174:	f000 f9c8 	bl	8003508 <RCC_Configuration>

	/* NVIC configuration */
	NVIC_Configuration();
 8003178:	f000 f99c 	bl	80034b4 <NVIC_Configuration>

	/* GPIO configuration */
	GPIO_Configuration(); // Setup of IOs
 800317c:	f000 f916 	bl	80033ac <GPIO_Configuration>

	SysTick_Configuration(); // used for delay function (PC_Com.c)
 8003180:	f000 f90a 	bl	8003398 <SysTick_Configuration>

	DXL_init(1000000);
 8003184:	4826      	ldr	r0, [pc, #152]	(8003220 <main+0xb0>)
 8003186:	f000 fadf 	bl	8003748 <DXL_init>

	USART_Configuration(USART_PC, Baudrate_PC);
 800318a:	4b26      	ldr	r3, [pc, #152]	(8003224 <main+0xb4>)
 800318c:	2002      	movs	r0, #2
 800318e:	6819      	ldr	r1, [r3, #0]
 8003190:	f000 fa64 	bl	800365c <USART_Configuration>

	Init_Timer2();
 8003194:	f000 f8e8 	bl	8003368 <Init_Timer2>

	TxDString(" HELLO :)\n\r");
 8003198:	4823      	ldr	r0, [pc, #140]	(8003228 <main+0xb8>)
 800319a:	f000 fa51 	bl	8003640 <TxDString>
	DXL_RX_com_buf[14] = 0;
 800319e:	4b23      	ldr	r3, [pc, #140]	(800322c <main+0xbc>)
 80031a0:	2200      	movs	r2, #0
 80031a2:	739a      	strb	r2, [r3, #14]

	init_ADC();
 80031a4:	f000 fc0a 	bl	80039bc <init_ADC>

	while(1)
	{
		mDelay(5000);
 80031a8:	f241 3088 	movw	r0, #5000	; 0x1388
 80031ac:	f000 fa20 	bl	80035f0 <mDelay>
 80031b0:	2500      	movs	r5, #0
 80031b2:	b2ad      	uxth	r5, r5
		i = 0;
		while(i <= 1000)
		{
			set_IR_position(i);
 80031b4:	4628      	mov	r0, r5
 80031b6:	f000 fbf3 	bl	80039a0 <set_IR_position>
			tempADCres = sampleADC(NUM_ADC1);
 80031ba:	2000      	movs	r0, #0
 80031bc:	f000 fc3e 	bl	8003a3c <sampleADC>
 80031c0:	4604      	mov	r4, r0
			TxDByte_PC((tempADCres&0xFF00)>>8);
 80031c2:	0a00      	lsrs	r0, r0, #8
 80031c4:	b2c0      	uxtb	r0, r0
			TxDByte_PC((tempADCres&0x00FF));
 80031c6:	b2e4      	uxtb	r4, r4
		i = 0;
		while(i <= 1000)
		{
			set_IR_position(i);
			tempADCres = sampleADC(NUM_ADC1);
			TxDByte_PC((tempADCres&0xFF00)>>8);
 80031c8:	f000 fa1e 	bl	8003608 <TxDByte_PC>
			TxDByte_PC((tempADCres&0x00FF));
			TxDString("ADC_Done");
 80031cc:	351e      	adds	r5, #30
		while(i <= 1000)
		{
			set_IR_position(i);
			tempADCres = sampleADC(NUM_ADC1);
			TxDByte_PC((tempADCres&0xFF00)>>8);
			TxDByte_PC((tempADCres&0x00FF));
 80031ce:	4620      	mov	r0, r4
 80031d0:	f000 fa1a 	bl	8003608 <TxDByte_PC>
			TxDString("ADC_Done");
 80031d4:	b2ad      	uxth	r5, r5
 80031d6:	4816      	ldr	r0, [pc, #88]	(8003230 <main+0xc0>)
 80031d8:	f000 fa32 	bl	8003640 <TxDString>

	while(1)
	{
		mDelay(5000);
		i = 0;
		while(i <= 1000)
 80031dc:	f5b5 7f7f 	cmp.w	r5, #1020	; 0x3fc
 80031e0:	d1e7      	bne.n	80031b2 <main+0x42>
			TxDByte_PC((tempADCres&0x00FF));
			TxDString("ADC_Done");
			i +=30;
		}

		mDelay(1000);
 80031e2:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80031e6:	f000 fa03 	bl	80035f0 <mDelay>
 80031ea:	3d2d      	subs	r5, #45
 80031ec:	b2ad      	uxth	r5, r5
		i = 975;
		while(i >= 0)
		{
			set_IR_position(i);
 80031ee:	4628      	mov	r0, r5
 80031f0:	f000 fbd6 	bl	80039a0 <set_IR_position>
			tempADCres = sampleADC(NUM_ADC1);
 80031f4:	2000      	movs	r0, #0
 80031f6:	f000 fc21 	bl	8003a3c <sampleADC>
 80031fa:	4604      	mov	r4, r0
			TxDByte_PC((tempADCres&0xFF00)>>8);
 80031fc:	0a00      	lsrs	r0, r0, #8
 80031fe:	b2c0      	uxtb	r0, r0
			TxDByte_PC((tempADCres&0x00FF));
 8003200:	b2e4      	uxtb	r4, r4
		i = 975;
		while(i >= 0)
		{
			set_IR_position(i);
			tempADCres = sampleADC(NUM_ADC1);
			TxDByte_PC((tempADCres&0xFF00)>>8);
 8003202:	f000 fa01 	bl	8003608 <TxDByte_PC>
			TxDByte_PC((tempADCres&0x00FF));
			TxDString("ADC_Done");
 8003206:	3d19      	subs	r5, #25
		while(i >= 0)
		{
			set_IR_position(i);
			tempADCres = sampleADC(NUM_ADC1);
			TxDByte_PC((tempADCres&0xFF00)>>8);
			TxDByte_PC((tempADCres&0x00FF));
 8003208:	4620      	mov	r0, r4
 800320a:	f000 f9fd 	bl	8003608 <TxDByte_PC>
			TxDString("ADC_Done");
 800320e:	b2ad      	uxth	r5, r5
 8003210:	4807      	ldr	r0, [pc, #28]	(8003230 <main+0xc0>)
 8003212:	f000 fa15 	bl	8003640 <TxDString>
			i +=30;
		}

		mDelay(1000);
		i = 975;
		while(i >= 0)
 8003216:	b22b      	sxth	r3, r5
 8003218:	f113 0f19 	cmn.w	r3, #25	; 0x19
 800321c:	d1e6      	bne.n	80031ec <main+0x7c>
 800321e:	e7c3      	b.n	80031a8 <main+0x38>
 8003220:	000f4240 	.word	0x000f4240
 8003224:	20000004 	.word	0x20000004
 8003228:	080060e4 	.word	0x080060e4
 800322c:	20000030 	.word	0x20000030
 8003230:	080060f0 	.word	0x080060f0

08003234 <NMIException>:
* Output         : None
* Return         : None
*******************************************************************************/
void NMIException(void)
{
}
 8003234:	4770      	bx	lr
 8003236:	46c0      	nop			(mov r8, r8)

08003238 <HardFaultException>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void HardFaultException(void)
{
 8003238:	e7fe      	b.n	8003238 <HardFaultException>
 800323a:	46c0      	nop			(mov r8, r8)

0800323c <MemManageException>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void MemManageException(void)
{
 800323c:	e7fe      	b.n	800323c <MemManageException>
 800323e:	46c0      	nop			(mov r8, r8)

08003240 <BusFaultException>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void BusFaultException(void)
{
 8003240:	e7fe      	b.n	8003240 <BusFaultException>
 8003242:	46c0      	nop			(mov r8, r8)

08003244 <UsageFaultException>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void UsageFaultException(void)
{
 8003244:	e7fe      	b.n	8003244 <UsageFaultException>
 8003246:	46c0      	nop			(mov r8, r8)

08003248 <DebugMonitor>:
* Output         : None
* Return         : None
*******************************************************************************/
void DebugMonitor(void)
{
}
 8003248:	4770      	bx	lr
 800324a:	46c0      	nop			(mov r8, r8)

0800324c <SVCHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void SVCHandler(void)
{
}
 800324c:	4770      	bx	lr
 800324e:	46c0      	nop			(mov r8, r8)

08003250 <PendSVC>:
* Output         : None
* Return         : None
*******************************************************************************/
void PendSVC(void)
{
}
 8003250:	4770      	bx	lr
 8003252:	46c0      	nop			(mov r8, r8)

08003254 <WWDG_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void WWDG_IRQHandler(void)
{
}
 8003254:	4770      	bx	lr
 8003256:	46c0      	nop			(mov r8, r8)

08003258 <PVD_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void PVD_IRQHandler(void)
{
}
 8003258:	4770      	bx	lr
 800325a:	46c0      	nop			(mov r8, r8)

0800325c <TAMPER_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void TAMPER_IRQHandler(void)
{
}
 800325c:	4770      	bx	lr
 800325e:	46c0      	nop			(mov r8, r8)

08003260 <RTC_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void RTC_IRQHandler(void)
{
}
 8003260:	4770      	bx	lr
 8003262:	46c0      	nop			(mov r8, r8)

08003264 <FLASH_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void FLASH_IRQHandler(void)
{
}
 8003264:	4770      	bx	lr
 8003266:	46c0      	nop			(mov r8, r8)

08003268 <RCC_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void RCC_IRQHandler(void)
{
}
 8003268:	4770      	bx	lr
 800326a:	46c0      	nop			(mov r8, r8)

0800326c <EXTI0_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void EXTI0_IRQHandler(void)
{
}
 800326c:	4770      	bx	lr
 800326e:	46c0      	nop			(mov r8, r8)

08003270 <EXTI1_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void EXTI1_IRQHandler(void)
{
}
 8003270:	4770      	bx	lr
 8003272:	46c0      	nop			(mov r8, r8)

08003274 <EXTI2_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void EXTI2_IRQHandler(void)
{
}
 8003274:	4770      	bx	lr
 8003276:	46c0      	nop			(mov r8, r8)

08003278 <EXTI3_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void EXTI3_IRQHandler(void)
{
}
 8003278:	4770      	bx	lr
 800327a:	46c0      	nop			(mov r8, r8)

0800327c <EXTI4_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void EXTI4_IRQHandler(void)
{
}
 800327c:	4770      	bx	lr
 800327e:	46c0      	nop			(mov r8, r8)

08003280 <DMA1_Channel1_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void DMA1_Channel1_IRQHandler(void)
{
}
 8003280:	4770      	bx	lr
 8003282:	46c0      	nop			(mov r8, r8)

08003284 <DMA1_Channel2_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void DMA1_Channel2_IRQHandler(void)
{
}
 8003284:	4770      	bx	lr
 8003286:	46c0      	nop			(mov r8, r8)

08003288 <DMA1_Channel3_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void DMA1_Channel3_IRQHandler(void)
{
}
 8003288:	4770      	bx	lr
 800328a:	46c0      	nop			(mov r8, r8)

0800328c <DMA1_Channel4_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void DMA1_Channel4_IRQHandler(void)
{
}
 800328c:	4770      	bx	lr
 800328e:	46c0      	nop			(mov r8, r8)

08003290 <DMA1_Channel5_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void DMA1_Channel5_IRQHandler(void)
{
}
 8003290:	4770      	bx	lr
 8003292:	46c0      	nop			(mov r8, r8)

08003294 <DMA1_Channel6_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void DMA1_Channel6_IRQHandler(void)
{
}
 8003294:	4770      	bx	lr
 8003296:	46c0      	nop			(mov r8, r8)

08003298 <DMA1_Channel7_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void DMA1_Channel7_IRQHandler(void)
{
}
 8003298:	4770      	bx	lr
 800329a:	46c0      	nop			(mov r8, r8)

0800329c <ADC1_2_IRQHandler>:
* Return         : None
*******************************************************************************/

void ADC1_2_IRQHandler(void)
{
}
 800329c:	4770      	bx	lr
 800329e:	46c0      	nop			(mov r8, r8)

080032a0 <USB_HP_CAN_TX_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void USB_HP_CAN_TX_IRQHandler(void)
{
}
 80032a0:	4770      	bx	lr
 80032a2:	46c0      	nop			(mov r8, r8)

080032a4 <USB_LP_CAN_RX0_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void USB_LP_CAN_RX0_IRQHandler(void)
{
}
 80032a4:	4770      	bx	lr
 80032a6:	46c0      	nop			(mov r8, r8)

080032a8 <CAN_RX1_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void CAN_RX1_IRQHandler(void)
{
}
 80032a8:	4770      	bx	lr
 80032aa:	46c0      	nop			(mov r8, r8)

080032ac <CAN_SCE_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void CAN_SCE_IRQHandler(void)
{
}
 80032ac:	4770      	bx	lr
 80032ae:	46c0      	nop			(mov r8, r8)

080032b0 <EXTI9_5_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void EXTI9_5_IRQHandler(void)
{
}
 80032b0:	4770      	bx	lr
 80032b2:	46c0      	nop			(mov r8, r8)

080032b4 <TIM1_BRK_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void TIM1_BRK_IRQHandler(void)
{
}
 80032b4:	4770      	bx	lr
 80032b6:	46c0      	nop			(mov r8, r8)

080032b8 <TIM1_UP_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void TIM1_UP_IRQHandler(void)
{
}
 80032b8:	4770      	bx	lr
 80032ba:	46c0      	nop			(mov r8, r8)

080032bc <TIM1_TRG_COM_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void TIM1_TRG_COM_IRQHandler(void)
{
}
 80032bc:	4770      	bx	lr
 80032be:	46c0      	nop			(mov r8, r8)

080032c0 <TIM1_CC_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void TIM1_CC_IRQHandler(void)
{
}
 80032c0:	4770      	bx	lr
 80032c2:	46c0      	nop			(mov r8, r8)

080032c4 <TIM3_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void TIM3_IRQHandler(void)
{
}
 80032c4:	4770      	bx	lr
 80032c6:	46c0      	nop			(mov r8, r8)

080032c8 <TIM4_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void TIM4_IRQHandler(void)
{
}
 80032c8:	4770      	bx	lr
 80032ca:	46c0      	nop			(mov r8, r8)

080032cc <I2C1_EV_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void I2C1_EV_IRQHandler(void)
{
}
 80032cc:	4770      	bx	lr
 80032ce:	46c0      	nop			(mov r8, r8)

080032d0 <I2C1_ER_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void I2C1_ER_IRQHandler(void)
{
}
 80032d0:	4770      	bx	lr
 80032d2:	46c0      	nop			(mov r8, r8)

080032d4 <I2C2_EV_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void I2C2_EV_IRQHandler(void)
{
}
 80032d4:	4770      	bx	lr
 80032d6:	46c0      	nop			(mov r8, r8)

080032d8 <I2C2_ER_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void I2C2_ER_IRQHandler(void)
{
}
 80032d8:	4770      	bx	lr
 80032da:	46c0      	nop			(mov r8, r8)

080032dc <SPI1_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void SPI1_IRQHandler(void)
{
}
 80032dc:	4770      	bx	lr
 80032de:	46c0      	nop			(mov r8, r8)

080032e0 <SPI2_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void SPI2_IRQHandler(void)
{
}
 80032e0:	4770      	bx	lr
 80032e2:	46c0      	nop			(mov r8, r8)

080032e4 <USART2_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void USART2_IRQHandler(void)
{
}
 80032e4:	4770      	bx	lr
 80032e6:	46c0      	nop			(mov r8, r8)

080032e8 <EXTI15_10_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void EXTI15_10_IRQHandler(void)
{
}
 80032e8:	4770      	bx	lr
 80032ea:	46c0      	nop			(mov r8, r8)

080032ec <RTCAlarm_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void RTCAlarm_IRQHandler(void)
{
}
 80032ec:	4770      	bx	lr
 80032ee:	46c0      	nop			(mov r8, r8)

080032f0 <USBWakeUp_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void USBWakeUp_IRQHandler(void)
{
}
 80032f0:	4770      	bx	lr
 80032f2:	46c0      	nop			(mov r8, r8)

080032f4 <TIM8_BRK_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void TIM8_BRK_IRQHandler(void)
{
}
 80032f4:	4770      	bx	lr
 80032f6:	46c0      	nop			(mov r8, r8)

080032f8 <TIM8_UP_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void TIM8_UP_IRQHandler(void)
{
}
 80032f8:	4770      	bx	lr
 80032fa:	46c0      	nop			(mov r8, r8)

080032fc <TIM8_TRG_COM_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void TIM8_TRG_COM_IRQHandler(void)
{
}
 80032fc:	4770      	bx	lr
 80032fe:	46c0      	nop			(mov r8, r8)

08003300 <TIM8_CC_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void TIM8_CC_IRQHandler(void)
{
}
 8003300:	4770      	bx	lr
 8003302:	46c0      	nop			(mov r8, r8)

08003304 <ADC3_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void ADC3_IRQHandler(void)
{
}
 8003304:	4770      	bx	lr
 8003306:	46c0      	nop			(mov r8, r8)

08003308 <FSMC_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void FSMC_IRQHandler(void)
{
}
 8003308:	4770      	bx	lr
 800330a:	46c0      	nop			(mov r8, r8)

0800330c <SDIO_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void SDIO_IRQHandler(void)
{
}
 800330c:	4770      	bx	lr
 800330e:	46c0      	nop			(mov r8, r8)

08003310 <TIM5_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void TIM5_IRQHandler(void)
{
}
 8003310:	4770      	bx	lr
 8003312:	46c0      	nop			(mov r8, r8)

08003314 <SPI3_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void SPI3_IRQHandler(void)
{
}
 8003314:	4770      	bx	lr
 8003316:	46c0      	nop			(mov r8, r8)

08003318 <UART4_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void UART4_IRQHandler(void)
{
}
 8003318:	4770      	bx	lr
 800331a:	46c0      	nop			(mov r8, r8)

0800331c <UART5_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void UART5_IRQHandler(void)
{
}
 800331c:	4770      	bx	lr
 800331e:	46c0      	nop			(mov r8, r8)

08003320 <TIM6_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void TIM6_IRQHandler(void)
{
}
 8003320:	4770      	bx	lr
 8003322:	46c0      	nop			(mov r8, r8)

08003324 <TIM7_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void TIM7_IRQHandler(void)
{
}
 8003324:	4770      	bx	lr
 8003326:	46c0      	nop			(mov r8, r8)

08003328 <DMA2_Channel1_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void DMA2_Channel1_IRQHandler(void)
{
}
 8003328:	4770      	bx	lr
 800332a:	46c0      	nop			(mov r8, r8)

0800332c <DMA2_Channel2_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void DMA2_Channel2_IRQHandler(void)
{
}
 800332c:	4770      	bx	lr
 800332e:	46c0      	nop			(mov r8, r8)

08003330 <DMA2_Channel3_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void DMA2_Channel3_IRQHandler(void)
{
}
 8003330:	4770      	bx	lr
 8003332:	46c0      	nop			(mov r8, r8)

08003334 <DMA2_Channel4_5_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void DMA2_Channel4_5_IRQHandler(void)
{
}
 8003334:	4770      	bx	lr
 8003336:	46c0      	nop			(mov r8, r8)

08003338 <USART3_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void USART3_IRQHandler(void)
{
 8003338:	b500      	push	{lr}
 800333a:	b081      	sub	sp, #4
	__PC_com_RX_ISR();
 800333c:	f000 f926 	bl	800358c <__PC_com_RX_ISR>
}
 8003340:	b001      	add	sp, #4
 8003342:	bd00      	pop	{pc}

08003344 <USART1_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void USART1_IRQHandler(void)
{
 8003344:	b500      	push	{lr}
 8003346:	b081      	sub	sp, #4
	//RxD0Interrupt();
	DXL_RX_interrupt();
 8003348:	f000 fa04 	bl	8003754 <DXL_RX_interrupt>
}
 800334c:	b001      	add	sp, #4
 800334e:	bd00      	pop	{pc}

08003350 <TIM2_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM2_IRQHandler(void)
{
 8003350:	b500      	push	{lr}
 8003352:	b081      	sub	sp, #4
	__TIM2_ISR();
 8003354:	f7ff fef8 	bl	8003148 <__TIM2_ISR>
}
 8003358:	b001      	add	sp, #4
 800335a:	bd00      	pop	{pc}

0800335c <SysTickHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void SysTickHandler(void)
{
 800335c:	b500      	push	{lr}
 800335e:	b081      	sub	sp, #4
	__ISR_DELAY();
 8003360:	f7ff fee8 	bl	8003134 <__ISR_DELAY>
}
 8003364:	b001      	add	sp, #4
 8003366:	bd00      	pop	{pc}

08003368 <Init_Timer2>:
	  SysTick_ITConfig(ENABLE);
}

void Init_Timer2()
{
	TIM2->CR1 = 0x000; // Upcounting mode + no buffer on reload register, Counter diable
 8003368:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800336c:	f04f 0200 	mov.w	r2, #0	; 0x0
 8003370:	801a      	strh	r2, [r3, #0]
	TIM2->PSC = 0x044C; // Prescaler
 8003372:	f240 424c 	movw	r2, #1100	; 0x44c
 8003376:	851a      	strh	r2, [r3, #40]
	TIM2->ARR = 0xFFFF; // Reload register
 8003378:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800337c:	859a      	strh	r2, [r3, #44]

	TIM2->CCMR1 = 0x0000; // NO output compare and input capture!!!
 800337e:	f04f 0200 	mov.w	r2, #0	; 0x0
 8003382:	831a      	strh	r2, [r3, #24]
	TIM2->DIER = 0x0002; // CC1IE UIE
 8003384:	f04f 0202 	mov.w	r2, #2	; 0x2
 8003388:	819a      	strh	r2, [r3, #12]
	TIM2->CCR1 = 0xFF00; // CCR1 value
 800338a:	f64f 7200 	movw	r2, #65280	; 0xff00
 800338e:	869a      	strh	r2, [r3, #52]
	TIM2->CNT = 0x0000;
 8003390:	f04f 0200 	mov.w	r2, #0	; 0x0
 8003394:	849a      	strh	r2, [r3, #36]
	//TIM2->CR1 = TIM_CR1_CEN; // ENABLE TIMER!
}
 8003396:	4770      	bx	lr

08003398 <SysTick_Configuration>:

}


void SysTick_Configuration(void)
{
 8003398:	b500      	push	{lr}
	  /* SysTick end of count event each 1us with input clock equal to 9MHz (HCLK/8, default) */
	  SysTick_SetReload(9);
 800339a:	2009      	movs	r0, #9

}


void SysTick_Configuration(void)
{
 800339c:	b081      	sub	sp, #4
	  /* SysTick end of count event each 1us with input clock equal to 9MHz (HCLK/8, default) */
	  SysTick_SetReload(9);
 800339e:	f001 fd49 	bl	8004e34 <SysTick_SetReload>

	  /* Enable SysTick interrupt */
	  SysTick_ITConfig(ENABLE);
 80033a2:	2001      	movs	r0, #1
 80033a4:	f001 fd62 	bl	8004e6c <SysTick_ITConfig>
}
 80033a8:	b001      	add	sp, #4
 80033aa:	bd00      	pop	{pc}

080033ac <GPIO_Configuration>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void GPIO_Configuration(void)
{
 80033ac:	b5f0      	push	{r4, r5, r6, r7, lr}
 80033ae:	b083      	sub	sp, #12
	GPIO_InitTypeDef GPIO_InitStructure;
	GPIO_StructInit(&GPIO_InitStructure);
 80033b0:	ad01      	add	r5, sp, #4
 80033b2:	4628      	mov	r0, r5
 80033b4:	f001 f83c 	bl	8004430 <GPIO_StructInit>

	// PORTA CONFIG
	GPIO_InitStructure.GPIO_Pin = 	 ADC_1_PIN_SIG_MOT1P | ADC_1_PIN_SIG_MOT1M | ADC_2_PIN_SIG_MOT1P | ADC_2_PIN_SIG_MOT1M | ADC_3_PIN_SIG_MOT1P | ADC_3_PIN_SIG_MOT1M;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 80033b8:	2603      	movs	r6, #3
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
 80033ba:	2710      	movs	r7, #16
{
	GPIO_InitTypeDef GPIO_InitStructure;
	GPIO_StructInit(&GPIO_InitStructure);

	// PORTA CONFIG
	GPIO_InitStructure.GPIO_Pin = 	 ADC_1_PIN_SIG_MOT1P | ADC_1_PIN_SIG_MOT1M | ADC_2_PIN_SIG_MOT1P | ADC_2_PIN_SIG_MOT1M | ADC_3_PIN_SIG_MOT1P | ADC_3_PIN_SIG_MOT1M;
 80033bc:	f04f 03cf 	mov.w	r3, #207	; 0xcf
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 80033c0:	4629      	mov	r1, r5
 80033c2:	4839      	ldr	r0, [pc, #228]	(80034a8 <GPIO_Configuration+0xfc>)

	// PORTB CONFIG
	GPIO_InitStructure.GPIO_Pin = 	PIN_ENABLE_TXD | PIN_ENABLE_RXD | ADC_6_PIN_SIG_MOT1P | ADC_6_PIN_SIG_MOT1M;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 80033c4:	4c39      	ldr	r4, [pc, #228]	(80034ac <GPIO_Configuration+0x100>)
{
	GPIO_InitTypeDef GPIO_InitStructure;
	GPIO_StructInit(&GPIO_InitStructure);

	// PORTA CONFIG
	GPIO_InitStructure.GPIO_Pin = 	 ADC_1_PIN_SIG_MOT1P | ADC_1_PIN_SIG_MOT1M | ADC_2_PIN_SIG_MOT1P | ADC_2_PIN_SIG_MOT1M | ADC_3_PIN_SIG_MOT1P | ADC_3_PIN_SIG_MOT1M;
 80033c6:	f8ad 3004 	strh.w	r3, [sp, #4]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 80033ca:	f88d 6006 	strb.w	r6, [sp, #6]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
 80033ce:	f88d 7007 	strb.w	r7, [sp, #7]
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 80033d2:	f000 ffd9 	bl	8004388 <GPIO_Init>

	GPIO_InitStructure.GPIO_Pin =  PIN_ADC0 | PIN_VDD_VOLT;
 80033d6:	f04f 0309 	mov.w	r3, #9	; 0x9
 80033da:	f8ad 3004 	strh.w	r3, [sp, #4]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AIN;
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 80033de:	4629      	mov	r1, r5
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_Init(GPIOA, &GPIO_InitStructure);

	GPIO_InitStructure.GPIO_Pin =  PIN_ADC0 | PIN_VDD_VOLT;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AIN;
 80033e0:	f04f 0300 	mov.w	r3, #0	; 0x0
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 80033e4:	4830      	ldr	r0, [pc, #192]	(80034a8 <GPIO_Configuration+0xfc>)
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_Init(GPIOA, &GPIO_InitStructure);

	GPIO_InitStructure.GPIO_Pin =  PIN_ADC0 | PIN_VDD_VOLT;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AIN;
 80033e6:	f88d 3007 	strb.w	r3, [sp, #7]
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 80033ea:	f000 ffcd 	bl	8004388 <GPIO_Init>

	// PORTB CONFIG
	GPIO_InitStructure.GPIO_Pin = 	PIN_ENABLE_TXD | PIN_ENABLE_RXD | ADC_6_PIN_SIG_MOT1P | ADC_6_PIN_SIG_MOT1M;
 80033ee:	f44f 734c 	mov.w	r3, #816	; 0x330
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 80033f2:	4620      	mov	r0, r4
 80033f4:	4629      	mov	r1, r5
	GPIO_InitStructure.GPIO_Pin =  PIN_ADC0 | PIN_VDD_VOLT;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AIN;
	GPIO_Init(GPIOA, &GPIO_InitStructure);

	// PORTB CONFIG
	GPIO_InitStructure.GPIO_Pin = 	PIN_ENABLE_TXD | PIN_ENABLE_RXD | ADC_6_PIN_SIG_MOT1P | ADC_6_PIN_SIG_MOT1M;
 80033f6:	f8ad 3004 	strh.w	r3, [sp, #4]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 80033fa:	f88d 6006 	strb.w	r6, [sp, #6]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
 80033fe:	f88d 7007 	strb.w	r7, [sp, #7]
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 8003402:	f000 ffc1 	bl	8004388 <GPIO_Init>

	GPIO_InitStructure.GPIO_Pin = PIN_DXL_RXD | PIN_PC_RXD;
 8003406:	f44f 6308 	mov.w	r3, #2176	; 0x880
 800340a:	f8ad 3004 	strh.w	r3, [sp, #4]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 800340e:	4620      	mov	r0, r4
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_Init(GPIOB, &GPIO_InitStructure);

	GPIO_InitStructure.GPIO_Pin = PIN_DXL_RXD | PIN_PC_RXD;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
 8003410:	2304      	movs	r3, #4
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 8003412:	4629      	mov	r1, r5
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_Init(GPIOB, &GPIO_InitStructure);

	GPIO_InitStructure.GPIO_Pin = PIN_DXL_RXD | PIN_PC_RXD;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
 8003414:	f88d 3007 	strb.w	r3, [sp, #7]
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 8003418:	f000 ffb6 	bl	8004388 <GPIO_Init>

	GPIO_InitStructure.GPIO_Pin = PIN_DXL_TXD | PIN_PC_TXD;
 800341c:	f44f 6388 	mov.w	r3, #1088	; 0x440
 8003420:	f8ad 3004 	strh.w	r3, [sp, #4]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 8003424:	4620      	mov	r0, r4
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
	GPIO_Init(GPIOB, &GPIO_InitStructure);

	GPIO_InitStructure.GPIO_Pin = PIN_DXL_TXD | PIN_PC_TXD;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
 8003426:	2318      	movs	r3, #24
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 8003428:	4629      	mov	r1, r5
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
	GPIO_Init(GPIOB, &GPIO_InitStructure);

	GPIO_InitStructure.GPIO_Pin = PIN_DXL_TXD | PIN_PC_TXD;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
 800342a:	f88d 3007 	strb.w	r3, [sp, #7]
	GPIO_InitStructure.GPIO_Pin = PIN_DXL_RXD | PIN_PC_RXD;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
	GPIO_Init(GPIOB, &GPIO_InitStructure);

	GPIO_InitStructure.GPIO_Pin = PIN_DXL_TXD | PIN_PC_TXD;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 800342e:	f88d 6006 	strb.w	r6, [sp, #6]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 8003432:	f000 ffa9 	bl	8004388 <GPIO_Init>

	GPIO_PinRemapConfig( GPIO_Remap_USART1, ENABLE);
 8003436:	2004      	movs	r0, #4
 8003438:	2101      	movs	r1, #1
 800343a:	f001 f83f 	bl	80044bc <GPIO_PinRemapConfig>
	GPIO_PinRemapConfig( GPIO_Remap_SWJ_Disable, ENABLE);
 800343e:	2101      	movs	r1, #1
 8003440:	481b      	ldr	r0, [pc, #108]	(80034b0 <GPIO_Configuration+0x104>)
 8003442:	f001 f83b 	bl	80044bc <GPIO_PinRemapConfig>

	GPIO_ResetBits(PORT_ENABLE_TXD, PIN_ENABLE_TXD);	// TX Disable
 8003446:	4620      	mov	r0, r4
 8003448:	2110      	movs	r1, #16
 800344a:	f001 f80f 	bl	800446c <GPIO_ResetBits>
	GPIO_SetBits(PORT_ENABLE_RXD, PIN_ENABLE_RXD);	// RX Enable
 800344e:	4620      	mov	r0, r4
 8003450:	2120      	movs	r1, #32

	// PORTC CONFIG
	GPIO_InitStructure.GPIO_Pin =   PIN_ADC_SELECT0 | PIN_ADC_SELECT1 |  PIN_LED_POWER | ADC_4_PIN_SIG_MOT1P | ADC_4_PIN_SIG_MOT1M | ADC_5_PIN_SIG_MOT1P | ADC_5_PIN_SIG_MOT1M;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_Init(GPIOC, &GPIO_InitStructure);
 8003452:	f504 6480 	add.w	r4, r4, #1024	; 0x400

	GPIO_PinRemapConfig( GPIO_Remap_USART1, ENABLE);
	GPIO_PinRemapConfig( GPIO_Remap_SWJ_Disable, ENABLE);

	GPIO_ResetBits(PORT_ENABLE_TXD, PIN_ENABLE_TXD);	// TX Disable
	GPIO_SetBits(PORT_ENABLE_RXD, PIN_ENABLE_RXD);	// RX Enable
 8003456:	f001 f807 	bl	8004468 <GPIO_SetBits>


	// PORTC CONFIG
	GPIO_InitStructure.GPIO_Pin =   PIN_ADC_SELECT0 | PIN_ADC_SELECT1 |  PIN_LED_POWER | ADC_4_PIN_SIG_MOT1P | ADC_4_PIN_SIG_MOT1M | ADC_5_PIN_SIG_MOT1P | ADC_5_PIN_SIG_MOT1M;
 800345a:	f642 3306 	movw	r3, #11014	; 0x2b06
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_Init(GPIOC, &GPIO_InitStructure);
 800345e:	4620      	mov	r0, r4
 8003460:	4629      	mov	r1, r5
	GPIO_ResetBits(PORT_ENABLE_TXD, PIN_ENABLE_TXD);	// TX Disable
	GPIO_SetBits(PORT_ENABLE_RXD, PIN_ENABLE_RXD);	// RX Enable


	// PORTC CONFIG
	GPIO_InitStructure.GPIO_Pin =   PIN_ADC_SELECT0 | PIN_ADC_SELECT1 |  PIN_LED_POWER | ADC_4_PIN_SIG_MOT1P | ADC_4_PIN_SIG_MOT1M | ADC_5_PIN_SIG_MOT1P | ADC_5_PIN_SIG_MOT1M;
 8003462:	f8ad 3004 	strh.w	r3, [sp, #4]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8003466:	f88d 6006 	strb.w	r6, [sp, #6]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
 800346a:	f88d 7007 	strb.w	r7, [sp, #7]
	GPIO_Init(GPIOC, &GPIO_InitStructure);
 800346e:	f000 ff8b 	bl	8004388 <GPIO_Init>



	// set Analog input of ADC
	GPIO_InitStructure.GPIO_Pin =  PIN_ADC0 | PIN_VDD_VOLT;
 8003472:	f04f 0309 	mov.w	r3, #9	; 0x9
 8003476:	f8ad 3004 	strh.w	r3, [sp, #4]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AIN;
	GPIO_Init(PORT_ADC0, &GPIO_InitStructure);
 800347a:	4620      	mov	r0, r4



	// set Analog input of ADC
	GPIO_InitStructure.GPIO_Pin =  PIN_ADC0 | PIN_VDD_VOLT;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AIN;
 800347c:	f04f 0300 	mov.w	r3, #0	; 0x0
	GPIO_Init(PORT_ADC0, &GPIO_InitStructure);
 8003480:	4629      	mov	r1, r5



	// set Analog input of ADC
	GPIO_InitStructure.GPIO_Pin =  PIN_ADC0 | PIN_VDD_VOLT;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AIN;
 8003482:	f88d 3007 	strb.w	r3, [sp, #7]
	GPIO_Init(PORT_ADC0, &GPIO_InitStructure);
 8003486:	f000 ff7f 	bl	8004388 <GPIO_Init>

	GPIO_InitStructure.GPIO_Pin =  PIN_ADC1;
 800348a:	f04f 0320 	mov.w	r3, #32	; 0x20
 800348e:	f8ad 3004 	strh.w	r3, [sp, #4]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AIN;
	GPIO_Init(PORT_ADC1, &GPIO_InitStructure);
 8003492:	4805      	ldr	r0, [pc, #20]	(80034a8 <GPIO_Configuration+0xfc>)
	GPIO_InitStructure.GPIO_Pin =  PIN_ADC0 | PIN_VDD_VOLT;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AIN;
	GPIO_Init(PORT_ADC0, &GPIO_InitStructure);

	GPIO_InitStructure.GPIO_Pin =  PIN_ADC1;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AIN;
 8003494:	f04f 0300 	mov.w	r3, #0	; 0x0
	GPIO_Init(PORT_ADC1, &GPIO_InitStructure);
 8003498:	4629      	mov	r1, r5
	GPIO_InitStructure.GPIO_Pin =  PIN_ADC0 | PIN_VDD_VOLT;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AIN;
	GPIO_Init(PORT_ADC0, &GPIO_InitStructure);

	GPIO_InitStructure.GPIO_Pin =  PIN_ADC1;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AIN;
 800349a:	f88d 3007 	strb.w	r3, [sp, #7]
	GPIO_Init(PORT_ADC1, &GPIO_InitStructure);
 800349e:	f000 ff73 	bl	8004388 <GPIO_Init>



}
 80034a2:	b003      	add	sp, #12
 80034a4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80034a6:	46c0      	nop			(mov r8, r8)
 80034a8:	40010800 	.word	0x40010800
 80034ac:	40010c00 	.word	0x40010c00
 80034b0:	00300400 	.word	0x00300400

080034b4 <NVIC_Configuration>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_Configuration(void)
{
 80034b4:	b570      	push	{r4, r5, r6, lr}
	#ifdef  VECT_TAB_RAM
		// Set the Vector Table base location at 0x20000000
		NVIC_SetVectorTable(NVIC_VectTab_RAM, 0x0);
	#else  // VECT_TAB_FLASH
		// Set the Vector Table base location at 0x08003000
		NVIC_SetVectorTable(NVIC_VectTab_FLASH, 0x3000);
 80034b6:	f44f 5140 	mov.w	r1, #12288	; 0x3000
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_Configuration(void)
{
 80034ba:	b082      	sub	sp, #8
	#ifdef  VECT_TAB_RAM
		// Set the Vector Table base location at 0x20000000
		NVIC_SetVectorTable(NVIC_VectTab_RAM, 0x0);
	#else  // VECT_TAB_FLASH
		// Set the Vector Table base location at 0x08003000
		NVIC_SetVectorTable(NVIC_VectTab_FLASH, 0x3000);
 80034bc:	f04f 6000 	mov.w	r0, #134217728	; 0x8000000
 80034c0:	f001 f976 	bl	80047b0 <NVIC_SetVectorTable>
	// Enable the USART1 Interrupt
	NVIC_InitStructure.NVIC_IRQChannel = USART1_IRQChannel;
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
	NVIC_Init(&NVIC_InitStructure);
 80034c4:	ae01      	add	r6, sp, #4
		// Set the Vector Table base location at 0x08003000
		NVIC_SetVectorTable(NVIC_VectTab_FLASH, 0x3000);
	#endif

	// Configure the NVIC Preemption Priority Bits
	NVIC_PriorityGroupConfig(NVIC_PriorityGroup_2);
 80034c6:	f44f 60a0 	mov.w	r0, #1280	; 0x500
 80034ca:	f001 f8d3 	bl	8004674 <NVIC_PriorityGroupConfig>

	// Enable the USART1 Interrupt
	NVIC_InitStructure.NVIC_IRQChannel = USART1_IRQChannel;
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
 80034ce:	2500      	movs	r5, #0

	// Configure the NVIC Preemption Priority Bits
	NVIC_PriorityGroupConfig(NVIC_PriorityGroup_2);

	// Enable the USART1 Interrupt
	NVIC_InitStructure.NVIC_IRQChannel = USART1_IRQChannel;
 80034d0:	2325      	movs	r3, #37
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 80034d2:	2401      	movs	r4, #1
	NVIC_Init(&NVIC_InitStructure);
 80034d4:	4630      	mov	r0, r6

	// Configure the NVIC Preemption Priority Bits
	NVIC_PriorityGroupConfig(NVIC_PriorityGroup_2);

	// Enable the USART1 Interrupt
	NVIC_InitStructure.NVIC_IRQChannel = USART1_IRQChannel;
 80034d6:	f88d 3004 	strb.w	r3, [sp, #4]
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
 80034da:	f88d 5005 	strb.w	r5, [sp, #5]
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
 80034de:	f88d 5006 	strb.w	r5, [sp, #6]
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 80034e2:	f88d 4007 	strb.w	r4, [sp, #7]
	NVIC_Init(&NVIC_InitStructure);
 80034e6:	f001 f8cf 	bl	8004688 <NVIC_Init>

	// Enable the TIM2 Interrupt
	NVIC_InitStructure.NVIC_IRQChannel = TIM2_IRQChannel;
 80034ea:	231c      	movs	r3, #28
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 1;
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
	NVIC_Init(&NVIC_InitStructure);
 80034ec:	4630      	mov	r0, r6
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
	NVIC_Init(&NVIC_InitStructure);

	// Enable the TIM2 Interrupt
	NVIC_InitStructure.NVIC_IRQChannel = TIM2_IRQChannel;
 80034ee:	f88d 3004 	strb.w	r3, [sp, #4]
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 1;
 80034f2:	f88d 4005 	strb.w	r4, [sp, #5]
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
 80034f6:	f88d 5006 	strb.w	r5, [sp, #6]
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 80034fa:	f88d 4007 	strb.w	r4, [sp, #7]
	NVIC_Init(&NVIC_InitStructure);
 80034fe:	f001 f8c3 	bl	8004688 <NVIC_Init>
}
 8003502:	b002      	add	sp, #8
 8003504:	bd70      	pop	{r4, r5, r6, pc}
 8003506:	46c0      	nop			(mov r8, r8)

08003508 <RCC_Configuration>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void RCC_Configuration(void)
{
 8003508:	b500      	push	{lr}
 800350a:	b081      	sub	sp, #4
	ErrorStatus HSEStartUpStatus;
	/* RCC system reset(for debug purpose) */
	RCC_DeInit();
 800350c:	f001 fab2 	bl	8004a74 <RCC_DeInit>

	/* Enable HSE */
	RCC_HSEConfig(RCC_HSE_ON);
 8003510:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 8003514:	f001 face 	bl	8004ab4 <RCC_HSEConfig>

	/* Wait till HSE is ready */
	HSEStartUpStatus = RCC_WaitForHSEStartUp();
 8003518:	f001 fae6 	bl	8004ae8 <RCC_WaitForHSEStartUp>

	if(HSEStartUpStatus == SUCCESS)
 800351c:	2801      	cmp	r0, #1
 800351e:	d124      	bne.n	800356a <RCC_Configuration+0x62>
	{
		/* Enable Prefetch Buffer */
		FLASH_PrefetchBufferCmd(FLASH_PrefetchBuffer_Enable);
 8003520:	2010      	movs	r0, #16
 8003522:	f000 fcb5 	bl	8003e90 <FLASH_PrefetchBufferCmd>

		/* Flash 2 wait state */
		FLASH_SetLatency(FLASH_Latency_2);
 8003526:	2002      	movs	r0, #2
 8003528:	f000 fc9a 	bl	8003e60 <FLASH_SetLatency>

		/* HCLK = SYSCLK */
		RCC_HCLKConfig(RCC_SYSCLK_Div1);
 800352c:	2000      	movs	r0, #0
 800352e:	f001 fb25 	bl	8004b7c <RCC_HCLKConfig>

		/* PCLK2 = HCLK */
		RCC_PCLK2Config(RCC_HCLK_Div1);
 8003532:	2000      	movs	r0, #0
 8003534:	f001 fb36 	bl	8004ba4 <RCC_PCLK2Config>

		/* PCLK1 = HCLK/2 */
		RCC_PCLK1Config(RCC_HCLK_Div2);
 8003538:	f44f 6080 	mov.w	r0, #1024	; 0x400
 800353c:	f001 fb28 	bl	8004b90 <RCC_PCLK1Config>

		/* PLLCLK = 8MHz * 9 = 72 MHz */
		RCC_PLLConfig(RCC_PLLSource_HSE_Div1, RCC_PLLMul_9);
 8003540:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 8003544:	f44f 11e0 	mov.w	r1, #1835008	; 0x1c0000
 8003548:	f001 faf6 	bl	8004b38 <RCC_PLLConfig>

		/* Enable PLL */
		RCC_PLLCmd(ENABLE);
 800354c:	2001      	movs	r0, #1
 800354e:	f001 fafd 	bl	8004b4c <RCC_PLLCmd>

		/* Wait till PLL is ready */
		while(RCC_GetFlagStatus(RCC_FLAG_PLLRDY) == RESET)
 8003552:	2039      	movs	r0, #57
 8003554:	f001 fc26 	bl	8004da4 <RCC_GetFlagStatus>
 8003558:	2800      	cmp	r0, #0
 800355a:	d0fa      	beq.n	8003552 <RCC_Configuration+0x4a>
		{
		}

		/* Select PLL as system clock source */
		RCC_SYSCLKConfig(RCC_SYSCLKSource_PLLCLK);
 800355c:	2002      	movs	r0, #2
 800355e:	f001 fafb 	bl	8004b58 <RCC_SYSCLKConfig>

		/* Wait till PLL is used as system clock source */
		while(RCC_GetSYSCLKSource() != 0x08)
 8003562:	f001 fb03 	bl	8004b6c <RCC_GetSYSCLKSource>
 8003566:	2808      	cmp	r0, #8
 8003568:	d1fb      	bne.n	8003562 <RCC_Configuration+0x5a>
	}

	/* Enable peripheral clocks --------------------------------------------------*/

	/* Enable USART1 and GPIOB clocks */
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_USART1 | RCC_APB2Periph_GPIOB, ENABLE);
 800356a:	2101      	movs	r1, #1
 800356c:	f244 0008 	movw	r0, #16392	; 0x4008
 8003570:	f001 fbce 	bl	8004d10 <RCC_APB2PeriphClockCmd>

	/* Enable USART3 clocks */
	RCC_APB1PeriphClockCmd ( RCC_APB1Periph_USART3 | RCC_APB1Periph_TIM2, ENABLE);
 8003574:	4804      	ldr	r0, [pc, #16]	(8003588 <RCC_Configuration+0x80>)
 8003576:	2101      	movs	r1, #1
 8003578:	f001 fbd8 	bl	8004d2c <RCC_APB1PeriphClockCmd>

	PWR_BackupAccessCmd(ENABLE);
 800357c:	2001      	movs	r0, #1
 800357e:	f001 fa09 	bl	8004994 <PWR_BackupAccessCmd>
}
 8003582:	b001      	add	sp, #4
 8003584:	bd00      	pop	{pc}
 8003586:	46c0      	nop			(mov r8, r8)
 8003588:	00040001 	.word	0x00040001

0800358c <__PC_com_RX_ISR>:
	/* Clear SysTick Counter */
	SysTick_CounterCmd(SysTick_Counter_Clear);
}

void __PC_com_RX_ISR()
{
 800358c:	b510      	push	{r4, lr}
	if (USART_GetITStatus(USART3, USART_IT_RXNE) != RESET) // IF RX interrupt RXNE bit auto-clear!
 800358e:	4809      	ldr	r0, [pc, #36]	(80035b4 <__PC_com_RX_ISR+0x28>)
 8003590:	f240 5125 	movw	r1, #1317	; 0x525
 8003594:	f002 fc6e 	bl	8005e74 <USART_GetITStatus>
 8003598:	b150      	cbz	r0, 80035b0 <__PC_com_RX_ISR+0x24>
	{
		PC_RX_com_buf[PC_RX_buff_index] = USART_ReceiveData(USART3);
 800359a:	4b07      	ldr	r3, [pc, #28]	(80035b8 <__PC_com_RX_ISR+0x2c>)
 800359c:	4805      	ldr	r0, [pc, #20]	(80035b4 <__PC_com_RX_ISR+0x28>)
 800359e:	681c      	ldr	r4, [r3, #0]
 80035a0:	f002 fbfa 	bl	8005d98 <USART_ReceiveData>
 80035a4:	4b05      	ldr	r3, [pc, #20]	(80035bc <__PC_com_RX_ISR+0x30>)
 80035a6:	b2c0      	uxtb	r0, r0
 80035a8:	5518      	strb	r0, [r3, r4]
		PC_data_rdy = 1;
 80035aa:	4b05      	ldr	r3, [pc, #20]	(80035c0 <__PC_com_RX_ISR+0x34>)
 80035ac:	2201      	movs	r2, #1
 80035ae:	701a      	strb	r2, [r3, #0]
		//PC_RX_buff_index++;
	}

}
 80035b0:	bd10      	pop	{r4, pc}
 80035b2:	46c0      	nop			(mov r8, r8)
 80035b4:	40004800 	.word	0x40004800
 80035b8:	20000008 	.word	0x20000008
 80035bc:	20000018 	.word	0x20000018
 80035c0:	2000000c 	.word	0x2000000c

080035c4 <uDelay>:
{
	uDelay(nTime*1000);
}

void uDelay(u32 nTime)
{
 80035c4:	b510      	push	{r4, lr}
 80035c6:	4604      	mov	r4, r0
	/* Enable the SysTick Counter */
	SysTick_CounterCmd(SysTick_Counter_Enable);
 80035c8:	2001      	movs	r0, #1
 80035ca:	f001 fc39 	bl	8004e40 <SysTick_CounterCmd>

	gwTimingDelay = nTime;
 80035ce:	4b07      	ldr	r3, [pc, #28]	(80035ec <uDelay+0x28>)
 80035d0:	601c      	str	r4, [r3, #0]

	while(gwTimingDelay != 0);
 80035d2:	461a      	mov	r2, r3
 80035d4:	6813      	ldr	r3, [r2, #0]
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	d1fc      	bne.n	80035d4 <uDelay+0x10>

	/* Disable SysTick Counter */
	SysTick_CounterCmd(SysTick_Counter_Disable);
 80035da:	f06f 0001 	mvn.w	r0, #1	; 0x1
 80035de:	f001 fc2f 	bl	8004e40 <SysTick_CounterCmd>
	/* Clear SysTick Counter */
	SysTick_CounterCmd(SysTick_Counter_Clear);
 80035e2:	2000      	movs	r0, #0
 80035e4:	f001 fc2c 	bl	8004e40 <SysTick_CounterCmd>
}
 80035e8:	bd10      	pop	{r4, pc}
 80035ea:	46c0      	nop			(mov r8, r8)
 80035ec:	20000010 	.word	0x20000010

080035f0 <mDelay>:
	USART_SendData(USART3,bTxdData);
	while( USART_GetFlagStatus(USART3, USART_FLAG_TC)==RESET );
}

void mDelay(u32 nTime)
{
 80035f0:	b500      	push	{lr}
	uDelay(nTime*1000);
 80035f2:	ebc0 1340 	rsb	r3, r0, r0, lsl #5
 80035f6:	eb00 0083 	add.w	r0, r0, r3, lsl #2
	USART_SendData(USART3,bTxdData);
	while( USART_GetFlagStatus(USART3, USART_FLAG_TC)==RESET );
}

void mDelay(u32 nTime)
{
 80035fa:	b081      	sub	sp, #4
	uDelay(nTime*1000);
 80035fc:	00c0      	lsls	r0, r0, #3
 80035fe:	f7ff ffe1 	bl	80035c4 <uDelay>
}
 8003602:	b001      	add	sp, #4
 8003604:	bd00      	pop	{pc}
 8003606:	46c0      	nop			(mov r8, r8)

08003608 <TxDByte_PC>:
		TxDByte_PC(*bData++);
	}
}

void TxDByte_PC(u8 bTxdData)
{
 8003608:	b500      	push	{lr}
	USART_SendData(USART3,bTxdData);
 800360a:	b281      	uxth	r1, r0
		TxDByte_PC(*bData++);
	}
}

void TxDByte_PC(u8 bTxdData)
{
 800360c:	b081      	sub	sp, #4
	USART_SendData(USART3,bTxdData);
 800360e:	4805      	ldr	r0, [pc, #20]	(8003624 <TxDByte_PC+0x1c>)
 8003610:	f002 fbbe 	bl	8005d90 <USART_SendData>
	while( USART_GetFlagStatus(USART3, USART_FLAG_TC)==RESET );
 8003614:	4803      	ldr	r0, [pc, #12]	(8003624 <TxDByte_PC+0x1c>)
 8003616:	2140      	movs	r1, #64
 8003618:	f002 fc20 	bl	8005e5c <USART_GetFlagStatus>
 800361c:	2800      	cmp	r0, #0
 800361e:	d0f9      	beq.n	8003614 <TxDByte_PC+0xc>
}
 8003620:	b001      	add	sp, #4
 8003622:	bd00      	pop	{pc}
 8003624:	40004800 	.word	0x40004800

08003628 <TxArray>:
{
	while (*bData)
		TxDByte_PC(*bData++);
}
void TxArray(u8 *bData, u8 len)
{
 8003628:	b570      	push	{r4, r5, r6, lr}
 800362a:	4606      	mov	r6, r0
 800362c:	460d      	mov	r5, r1
 800362e:	2400      	movs	r4, #0
 8003630:	e003      	b.n	800363a <TxArray+0x12>
	int i;
	for(i = 0; i<len; i++)
	{
		TxDByte_PC(*bData++);
 8003632:	5d30      	ldrb	r0, [r6, r4]
 8003634:	f7ff ffe8 	bl	8003608 <TxDByte_PC>
		TxDByte_PC(*bData++);
}
void TxArray(u8 *bData, u8 len)
{
	int i;
	for(i = 0; i<len; i++)
 8003638:	3401      	adds	r4, #1
 800363a:	42ac      	cmp	r4, r5
 800363c:	dbf9      	blt.n	8003632 <TxArray+0xa>
	{
		TxDByte_PC(*bData++);
	}
}
 800363e:	bd70      	pop	{r4, r5, r6, pc}

08003640 <TxDString>:
	}
}


void TxDString(u8 *bData)
{
 8003640:	b530      	push	{r4, r5, lr}
 8003642:	4605      	mov	r5, r0
 8003644:	b081      	sub	sp, #4
 8003646:	2400      	movs	r4, #0
 8003648:	e001      	b.n	800364e <TxDString+0xe>
	while (*bData)
		TxDByte_PC(*bData++);
 800364a:	f7ff ffdd 	bl	8003608 <TxDByte_PC>
}


void TxDString(u8 *bData)
{
	while (*bData)
 800364e:	5d28      	ldrb	r0, [r5, r4]
 8003650:	3401      	adds	r4, #1
 8003652:	2800      	cmp	r0, #0
 8003654:	d1f9      	bne.n	800364a <TxDString+0xa>
		TxDByte_PC(*bData++);
}
 8003656:	b001      	add	sp, #4
 8003658:	bd30      	pop	{r4, r5, pc}
 800365a:	46c0      	nop			(mov r8, r8)

0800365c <USART_Configuration>:




void USART_Configuration(u8 PORT, u32 baudrate)
{
 800365c:	b570      	push	{r4, r5, r6, lr}
 800365e:	b084      	sub	sp, #16
 8003660:	4605      	mov	r5, r0

	USART_InitTypeDef USART_InitStructure;

	USART_StructInit(&USART_InitStructure);
 8003662:	4668      	mov	r0, sp




void USART_Configuration(u8 PORT, u32 baudrate)
{
 8003664:	460c      	mov	r4, r1

	USART_InitTypeDef USART_InitStructure;

	USART_StructInit(&USART_InitStructure);
 8003666:	f002 faed 	bl	8005c44 <USART_StructInit>


	USART_InitStructure.USART_BaudRate = baudrate;
	USART_InitStructure.USART_WordLength = USART_WordLength_8b;
 800366a:	f04f 0300 	mov.w	r3, #0	; 0x0
 800366e:	f8ad 3004 	strh.w	r3, [sp, #4]
	USART_InitStructure.USART_StopBits = USART_StopBits_1;
 8003672:	f8ad 3006 	strh.w	r3, [sp, #6]
	USART_InitStructure.USART_Parity = USART_Parity_No ;
 8003676:	f8ad 3008 	strh.w	r3, [sp, #8]
	USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
 800367a:	f8ad 300c 	strh.w	r3, [sp, #12]
	USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 800367e:	f04f 030c 	mov.w	r3, #12	; 0xc
void USART_Configuration(u8 PORT, u32 baudrate)
{

	USART_InitTypeDef USART_InitStructure;

	USART_StructInit(&USART_InitStructure);
 8003682:	466e      	mov	r6, sp


	USART_InitStructure.USART_BaudRate = baudrate;
 8003684:	9400      	str	r4, [sp, #0]
	USART_InitStructure.USART_WordLength = USART_WordLength_8b;
	USART_InitStructure.USART_StopBits = USART_StopBits_1;
	USART_InitStructure.USART_Parity = USART_Parity_No ;
	USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
	USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 8003686:	f8ad 300a 	strh.w	r3, [sp, #10]


	if( PORT == USART_DXL )
 800368a:	b98d      	cbnz	r5, 80036b0 <USART_Configuration+0x54>
	{
		USART_DeInit(USART1);
 800368c:	4814      	ldr	r0, [pc, #80]	(80036e0 <USART_Configuration+0x84>)
 800368e:	f002 fc6d 	bl	8005f6c <USART_DeInit>
		mDelay(10);
 8003692:	200a      	movs	r0, #10
 8003694:	f7ff ffac 	bl	80035f0 <mDelay>
		/* Configure the USART1 */
		USART_Init(USART1, &USART_InitStructure);
 8003698:	4811      	ldr	r0, [pc, #68]	(80036e0 <USART_Configuration+0x84>)
 800369a:	4669      	mov	r1, sp
 800369c:	f002 fc18 	bl	8005ed0 <USART_Init>

		/* Enable USART1 Receive and Transmit interrupts */
		USART_ITConfig(USART1, USART_IT_RXNE, ENABLE);
 80036a0:	480f      	ldr	r0, [pc, #60]	(80036e0 <USART_Configuration+0x84>)
 80036a2:	f240 5125 	movw	r1, #1317	; 0x525
 80036a6:	2201      	movs	r2, #1
 80036a8:	f002 fb06 	bl	8005cb8 <USART_ITConfig>
		//USART_ITConfig(USART1, USART_IT_TC, ENABLE);

		/* Enable the USART1 */
		USART_Cmd(USART1, ENABLE);
 80036ac:	480c      	ldr	r0, [pc, #48]	(80036e0 <USART_Configuration+0x84>)
 80036ae:	e012      	b.n	80036d6 <USART_Configuration+0x7a>
	}

	else if( PORT == USART_PC )
 80036b0:	2d02      	cmp	r5, #2
 80036b2:	d113      	bne.n	80036dc <USART_Configuration+0x80>
	{
		USART_DeInit(USART3);
 80036b4:	480b      	ldr	r0, [pc, #44]	(80036e4 <USART_Configuration+0x88>)
 80036b6:	f002 fc59 	bl	8005f6c <USART_DeInit>
		mDelay(10);
 80036ba:	200a      	movs	r0, #10
 80036bc:	f7ff ff98 	bl	80035f0 <mDelay>
		/* Configure the USART3 */
		USART_Init(USART3, &USART_InitStructure);
 80036c0:	4808      	ldr	r0, [pc, #32]	(80036e4 <USART_Configuration+0x88>)
 80036c2:	4669      	mov	r1, sp
 80036c4:	f002 fc04 	bl	8005ed0 <USART_Init>

		/* Enable USART3 Receive and Transmit interrupts */
		USART_ITConfig(USART3, USART_IT_RXNE, ENABLE);
 80036c8:	4806      	ldr	r0, [pc, #24]	(80036e4 <USART_Configuration+0x88>)
 80036ca:	f240 5125 	movw	r1, #1317	; 0x525
 80036ce:	2201      	movs	r2, #1
 80036d0:	f002 faf2 	bl	8005cb8 <USART_ITConfig>
		//USART_ITConfig(USART3, USART_IT_TC, ENABLE);

		/* Enable the USART3 */
		USART_Cmd(USART3, ENABLE);
 80036d4:	4803      	ldr	r0, [pc, #12]	(80036e4 <USART_Configuration+0x88>)
 80036d6:	2101      	movs	r1, #1
 80036d8:	f002 fae0 	bl	8005c9c <USART_Cmd>
	}
}
 80036dc:	b004      	add	sp, #16
 80036de:	bd70      	pop	{r4, r5, r6, pc}
 80036e0:	40013800 	.word	0x40013800
 80036e4:	40004800 	.word	0x40004800

080036e8 <USARTConfiguration>:




void USARTConfiguration(u32 baudrate)
{ /* !!!! STOLEN !!! */
 80036e8:	b530      	push	{r4, r5, lr}
 80036ea:	b085      	sub	sp, #20
 80036ec:	4604      	mov	r4, r0

	USART_InitTypeDef USART_InitStructure;

	USART_StructInit(&USART_InitStructure);
 80036ee:	4668      	mov	r0, sp
 80036f0:	f002 faa8 	bl	8005c44 <USART_StructInit>


	USART_InitStructure.USART_BaudRate = baudrate;
 80036f4:	9400      	str	r4, [sp, #0]
	USART_InitStructure.USART_Parity = USART_Parity_No ;
	USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
	USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;


		USART_DeInit(USART1);
 80036f6:	4c13      	ldr	r4, [pc, #76]	(8003744 <USARTConfiguration+0x5c>)

	USART_StructInit(&USART_InitStructure);


	USART_InitStructure.USART_BaudRate = baudrate;
	USART_InitStructure.USART_WordLength = USART_WordLength_8b;
 80036f8:	f04f 0300 	mov.w	r3, #0	; 0x0
 80036fc:	f8ad 3004 	strh.w	r3, [sp, #4]
	USART_InitStructure.USART_StopBits = USART_StopBits_1;
 8003700:	f8ad 3006 	strh.w	r3, [sp, #6]
	USART_InitStructure.USART_Parity = USART_Parity_No ;
 8003704:	f8ad 3008 	strh.w	r3, [sp, #8]
	USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
 8003708:	f8ad 300c 	strh.w	r3, [sp, #12]
	USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;


		USART_DeInit(USART1);
 800370c:	4620      	mov	r0, r4
	USART_InitStructure.USART_BaudRate = baudrate;
	USART_InitStructure.USART_WordLength = USART_WordLength_8b;
	USART_InitStructure.USART_StopBits = USART_StopBits_1;
	USART_InitStructure.USART_Parity = USART_Parity_No ;
	USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
	USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 800370e:	f04f 030c 	mov.w	r3, #12	; 0xc
 8003712:	f8ad 300a 	strh.w	r3, [sp, #10]


		USART_DeInit(USART1);
 8003716:	f002 fc29 	bl	8005f6c <USART_DeInit>
		mDelay(10);
 800371a:	200a      	movs	r0, #10
 800371c:	f7ff ff68 	bl	80035f0 <mDelay>
		/* Configure the USART1 */
		USART_Init(USART1, &USART_InitStructure);
 8003720:	4620      	mov	r0, r4
 8003722:	4669      	mov	r1, sp
 8003724:	f002 fbd4 	bl	8005ed0 <USART_Init>

		/* Enable USART1 Receive and Transmit interrupts */
		USART_ITConfig(USART1, USART_IT_RXNE, ENABLE);
 8003728:	4620      	mov	r0, r4
 800372a:	f240 5125 	movw	r1, #1317	; 0x525
 800372e:	2201      	movs	r2, #1
 8003730:	f002 fac2 	bl	8005cb8 <USART_ITConfig>
		//USART_ITConfig(USART1, USART_IT_TC, ENABLE);

		/* Enable the USART1 */
		USART_Cmd(USART1, ENABLE);
 8003734:	4620      	mov	r0, r4
 8003736:	2101      	movs	r1, #1
void USARTConfiguration(u32 baudrate)
{ /* !!!! STOLEN !!! */

	USART_InitTypeDef USART_InitStructure;

	USART_StructInit(&USART_InitStructure);
 8003738:	466d      	mov	r5, sp
		/* Enable USART1 Receive and Transmit interrupts */
		USART_ITConfig(USART1, USART_IT_RXNE, ENABLE);
		//USART_ITConfig(USART1, USART_IT_TC, ENABLE);

		/* Enable the USART1 */
		USART_Cmd(USART1, ENABLE);
 800373a:	f002 faaf 	bl	8005c9c <USART_Cmd>

}
 800373e:	b005      	add	sp, #20
 8003740:	bd30      	pop	{r4, r5, pc}
 8003742:	46c0      	nop			(mov r8, r8)
 8003744:	40013800 	.word	0x40013800

08003748 <DXL_init>:
void USARTConfiguration();
void DXL_TX(u8 data);


void DXL_init(u32 baud)
{
 8003748:	b500      	push	{lr}
 800374a:	b081      	sub	sp, #4
	USARTConfiguration(baud);
 800374c:	f7ff ffcc 	bl	80036e8 <USARTConfiguration>
}
 8003750:	b001      	add	sp, #4
 8003752:	bd00      	pop	{pc}

08003754 <DXL_RX_interrupt>:
	 * DXL_RX_BUFF[6]: Checksum
	 */
}

void DXL_RX_interrupt(void)
{/* This funtion is clled when 8 bitsisrecied through the UART (stm32f10c_it.c) */
 8003754:	b530      	push	{r4, r5, lr}
	if (USART_GetITStatus(USART1, USART_IT_RXNE) != RESET) // IF RX interrupt RXNE bit auto-clear!
 8003756:	480a      	ldr	r0, [pc, #40]	(8003780 <DXL_RX_interrupt+0x2c>)
	 * DXL_RX_BUFF[6]: Checksum
	 */
}

void DXL_RX_interrupt(void)
{/* This funtion is clled when 8 bitsisrecied through the UART (stm32f10c_it.c) */
 8003758:	b081      	sub	sp, #4
	if (USART_GetITStatus(USART1, USART_IT_RXNE) != RESET) // IF RX interrupt RXNE bit auto-clear!
 800375a:	f240 5125 	movw	r1, #1317	; 0x525
 800375e:	f002 fb89 	bl	8005e74 <USART_GetITStatus>
 8003762:	b150      	cbz	r0, 800377a <DXL_RX_interrupt+0x26>
	{
		DXL_RX_com_buf[DXL_RX_buff_index] = USART_ReceiveData(USART1);
 8003764:	4c07      	ldr	r4, [pc, #28]	(8003784 <DXL_RX_interrupt+0x30>)
 8003766:	4806      	ldr	r0, [pc, #24]	(8003780 <DXL_RX_interrupt+0x2c>)
 8003768:	6825      	ldr	r5, [r4, #0]
 800376a:	f002 fb15 	bl	8005d98 <USART_ReceiveData>
 800376e:	4b06      	ldr	r3, [pc, #24]	(8003788 <DXL_RX_interrupt+0x34>)
 8003770:	b2c0      	uxtb	r0, r0
 8003772:	5558      	strb	r0, [r3, r5]
		DXL_RX_buff_index++;
 8003774:	6823      	ldr	r3, [r4, #0]
 8003776:	3301      	adds	r3, #1
 8003778:	6023      	str	r3, [r4, #0]
	}
}
 800377a:	b001      	add	sp, #4
 800377c:	bd30      	pop	{r4, r5, pc}
 800377e:	46c0      	nop			(mov r8, r8)
 8003780:	40013800 	.word	0x40013800
 8003784:	20000028 	.word	0x20000028
 8003788:	20000030 	.word	0x20000030

0800378c <DXL_TX>:




void DXL_TX(u8 data)
{
 800378c:	b510      	push	{r4, lr}

	GPIO_ResetBits(PORT_ENABLE_RXD, PIN_ENABLE_RXD);	// RX Disable
 800378e:	2120      	movs	r1, #32




void DXL_TX(u8 data)
{
 8003790:	4604      	mov	r4, r0

	GPIO_ResetBits(PORT_ENABLE_RXD, PIN_ENABLE_RXD);	// RX Disable
 8003792:	480d      	ldr	r0, [pc, #52]	(80037c8 <DXL_TX+0x3c>)
 8003794:	f000 fe6a 	bl	800446c <GPIO_ResetBits>
	GPIO_SetBits(PORT_ENABLE_TXD, PIN_ENABLE_TXD);	// TX Enable



		USART_SendData(USART1, data);
 8003798:	b2a4      	uxth	r4, r4

void DXL_TX(u8 data)
{

	GPIO_ResetBits(PORT_ENABLE_RXD, PIN_ENABLE_RXD);	// RX Disable
	GPIO_SetBits(PORT_ENABLE_TXD, PIN_ENABLE_TXD);	// TX Enable
 800379a:	480b      	ldr	r0, [pc, #44]	(80037c8 <DXL_TX+0x3c>)
 800379c:	2110      	movs	r1, #16
 800379e:	f000 fe63 	bl	8004468 <GPIO_SetBits>



		USART_SendData(USART1, data);
 80037a2:	480a      	ldr	r0, [pc, #40]	(80037cc <DXL_TX+0x40>)
 80037a4:	4621      	mov	r1, r4
 80037a6:	f002 faf3 	bl	8005d90 <USART_SendData>
		while( USART_GetFlagStatus(USART1, USART_FLAG_TC)==RESET ); // wait for TX to complete
 80037aa:	4808      	ldr	r0, [pc, #32]	(80037cc <DXL_TX+0x40>)
 80037ac:	2140      	movs	r1, #64
 80037ae:	f002 fb55 	bl	8005e5c <USART_GetFlagStatus>
 80037b2:	2800      	cmp	r0, #0
 80037b4:	d0f9      	beq.n	80037aa <DXL_TX+0x1e>



	GPIO_ResetBits(PORT_ENABLE_TXD, PIN_ENABLE_TXD);	// TX Disable
 80037b6:	2110      	movs	r1, #16
 80037b8:	4803      	ldr	r0, [pc, #12]	(80037c8 <DXL_TX+0x3c>)
 80037ba:	f000 fe57 	bl	800446c <GPIO_ResetBits>
	GPIO_SetBits(PORT_ENABLE_RXD, PIN_ENABLE_RXD);	// RX Enable
 80037be:	4802      	ldr	r0, [pc, #8]	(80037c8 <DXL_TX+0x3c>)
 80037c0:	2120      	movs	r1, #32
 80037c2:	f000 fe51 	bl	8004468 <GPIO_SetBits>

}
 80037c6:	bd10      	pop	{r4, pc}
 80037c8:	40010c00 	.word	0x40010c00
 80037cc:	40013800 	.word	0x40013800

080037d0 <DXL_read_byte>:




void DXL_read_byte(u8 devId, u8 add)
{
 80037d0:	b530      	push	{r4, r5, lr}

	u8 i, checksum = 0;
	// Preamble-
	DXL_TX_com_buf[0] = 0xff;
 80037d2:	4a1a      	ldr	r2, [pc, #104]	(800383c <DXL_read_byte+0x6c>)
 80037d4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80037d8:	7013      	strb	r3, [r2, #0]
	DXL_TX_com_buf[1] = 0xff;
 80037da:	7053      	strb	r3, [r2, #1]
	//id -
	DXL_TX_com_buf[2] = devId;
	//length (the number of Parameters (N) + 2) = 4 (for write)
	DXL_TX_com_buf[3] = 0x04;
 80037dc:	2304      	movs	r3, #4
 80037de:	70d3      	strb	r3, [r2, #3]
	// instruction-
	DXL_TX_com_buf[4] = READ_DATA;
 80037e0:	2302      	movs	r3, #2
 80037e2:	7113      	strb	r3, [r2, #4]
	// parameters-
	DXL_TX_com_buf[5] = add;
	DXL_TX_com_buf[6] = 1;
 80037e4:	2301      	movs	r3, #1
	u8 i, checksum = 0;
	// Preamble-
	DXL_TX_com_buf[0] = 0xff;
	DXL_TX_com_buf[1] = 0xff;
	//id -
	DXL_TX_com_buf[2] = devId;
 80037e6:	7090      	strb	r0, [r2, #2]
	//length (the number of Parameters (N) + 2) = 4 (for write)
	DXL_TX_com_buf[3] = 0x04;
	// instruction-
	DXL_TX_com_buf[4] = READ_DATA;
	// parameters-
	DXL_TX_com_buf[5] = add;
 80037e8:	7151      	strb	r1, [r2, #5]




void DXL_read_byte(u8 devId, u8 add)
{
 80037ea:	b081      	sub	sp, #4
	DXL_TX_com_buf[3] = 0x04;
	// instruction-
	DXL_TX_com_buf[4] = READ_DATA;
	// parameters-
	DXL_TX_com_buf[5] = add;
	DXL_TX_com_buf[6] = 1;
 80037ec:	7193      	strb	r3, [r2, #6]

	// Calc CRC!
	checksum = 0;

	for( i=0; i<DXL_TX_com_buf[3]+1; i++ )
 80037ee:	f04f 0e04 	mov.w	lr, #4	; 0x4
 80037f2:	2100      	movs	r1, #0
 80037f4:	2000      	movs	r0, #0
 80037f6:	e006      	b.n	8003806 <DXL_read_byte+0x36>
	{
		checksum += DXL_TX_com_buf[i+2];
 80037f8:	eb02 0301 	add.w	r3, r2, r1
 80037fc:	789b      	ldrb	r3, [r3, #2]
 80037fe:	4403      	add	r3, r0
 8003800:	b2d8      	uxtb	r0, r3
	DXL_TX_com_buf[6] = 1;

	// Calc CRC!
	checksum = 0;

	for( i=0; i<DXL_TX_com_buf[3]+1; i++ )
 8003802:	1c4b      	adds	r3, r1, #1
 8003804:	b2d9      	uxtb	r1, r3
 8003806:	458e      	cmp	lr, r1
 8003808:	f8df c030 	ldr.w	ip, [pc, #48]	; 800383c <DXL_read_byte+0x6c>
 800380c:	daf4      	bge.n	80037f8 <DXL_read_byte+0x28>
	{
		checksum += DXL_TX_com_buf[i+2];
	}

	DXL_TX_com_buf[DXL_TX_com_buf[3]+3] = ~checksum;
 800380e:	ea6f 0300 	mvn.w	r3, r0
 8003812:	f88c 3007 	strb.w	r3, [ip, #7]


	DXL_TX_com_buf[8] = 0x00; // NULL termination!


	DXL_RX_buff_index = 0; // RX buffer index!
 8003816:	4b0a      	ldr	r3, [pc, #40]	(8003840 <DXL_read_byte+0x70>)
	}

	DXL_TX_com_buf[DXL_TX_com_buf[3]+3] = ~checksum;


	DXL_TX_com_buf[8] = 0x00; // NULL termination!
 8003818:	2200      	movs	r2, #0
 800381a:	f88c 2008 	strb.w	r2, [ip, #8]


	DXL_RX_buff_index = 0; // RX buffer index!
 800381e:	601a      	str	r2, [r3, #0]
 8003820:	2400      	movs	r4, #0

	for(i = 0; i < 8; i++)
	{
		DXL_TX(DXL_TX_com_buf[i]); // send data
 8003822:	4665      	mov	r5, ip
 8003824:	5d28      	ldrb	r0, [r5, r4]
 8003826:	3401      	adds	r4, #1
 8003828:	f7ff ffb0 	bl	800378c <DXL_TX>
	DXL_TX_com_buf[8] = 0x00; // NULL termination!


	DXL_RX_buff_index = 0; // RX buffer index!

	for(i = 0; i < 8; i++)
 800382c:	2c08      	cmp	r4, #8
 800382e:	d1f9      	bne.n	8003824 <DXL_read_byte+0x54>
	{
		DXL_TX(DXL_TX_com_buf[i]); // send data
	}

	mDelay(10); // TIS CAN BE IMPLEMENTED SMARTER: WITH CRC CHECK etc.!!!
 8003830:	200a      	movs	r0, #10
 8003832:	f7ff fedd 	bl	80035f0 <mDelay>
	 * DXL_RX_BUFF[3]: Length
	 * DXL_RX_BUFF[4]: Error status
	 * DXL_RX_BUFF[5]: Parameter
	 * DXL_RX_BUFF[6]: Checksum
	 */
}
 8003836:	b001      	add	sp, #4
 8003838:	bd30      	pop	{r4, r5, pc}
 800383a:	46c0      	nop			(mov r8, r8)
 800383c:	2000003f 	.word	0x2000003f
 8003840:	20000028 	.word	0x20000028

08003844 <DXL_send_word>:




void DXL_send_word(u8 devId, u8 add, u16 data)
{
 8003844:	b530      	push	{r4, r5, lr}
	u16 i, checksum = 0;
	// Preamble-
	DXL_TX_com_buf[0] = 0xff;
 8003846:	f8df c080 	ldr.w	ip, [pc, #128]	; 80038c8 <DXL_send_word+0x84>
 800384a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800384e:	f88c 3000 	strb.w	r3, [ip]
	DXL_TX_com_buf[1] = 0xff;
 8003852:	f88c 3001 	strb.w	r3, [ip, #1]

	//id -
	DXL_TX_com_buf[2] = devId;

	//length (the number of Parameters (N) + 2) = 4 (for write)
	DXL_TX_com_buf[3] = 0x05;
 8003856:	2305      	movs	r3, #5
 8003858:	f88c 3003 	strb.w	r3, [ip, #3]
	DXL_TX_com_buf[4] = WRITE_DATA;


	// parameters-
	DXL_TX_com_buf[5] = add;
	DXL_TX_com_buf[6] = (u8)(data&0x00FF);
 800385c:	f88c 2006 	strb.w	r2, [ip, #6]

	//length (the number of Parameters (N) + 2) = 4 (for write)
	DXL_TX_com_buf[3] = 0x05;

	// instruction-
	DXL_TX_com_buf[4] = WRITE_DATA;
 8003860:	2303      	movs	r3, #3


	// parameters-
	DXL_TX_com_buf[5] = add;
	DXL_TX_com_buf[6] = (u8)(data&0x00FF);
	DXL_TX_com_buf[7] = (u8)((data&0xFF00)>>8);
 8003862:	0a12      	lsrs	r2, r2, #8
	// instruction-
	DXL_TX_com_buf[4] = WRITE_DATA;


	// parameters-
	DXL_TX_com_buf[5] = add;
 8003864:	f88c 1005 	strb.w	r1, [ip, #5]
	DXL_TX_com_buf[6] = (u8)(data&0x00FF);
	DXL_TX_com_buf[7] = (u8)((data&0xFF00)>>8);
 8003868:	f88c 2007 	strb.w	r2, [ip, #7]




void DXL_send_word(u8 devId, u8 add, u16 data)
{
 800386c:	b081      	sub	sp, #4
	// Preamble-
	DXL_TX_com_buf[0] = 0xff;
	DXL_TX_com_buf[1] = 0xff;

	//id -
	DXL_TX_com_buf[2] = devId;
 800386e:	f88c 0002 	strb.w	r0, [ip, #2]

	//length (the number of Parameters (N) + 2) = 4 (for write)
	DXL_TX_com_buf[3] = 0x05;

	// instruction-
	DXL_TX_com_buf[4] = WRITE_DATA;
 8003872:	f88c 3004 	strb.w	r3, [ip, #4]
	DXL_TX_com_buf[6] = (u8)(data&0x00FF);
	DXL_TX_com_buf[7] = (u8)((data&0xFF00)>>8);
	// Calc CRC!
	checksum = 0;

	for( i=0; i<DXL_TX_com_buf[3]+1; i++ )
 8003876:	f04f 0e05 	mov.w	lr, #5	; 0x5
 800387a:	2100      	movs	r1, #0
 800387c:	2200      	movs	r2, #0
 800387e:	e006      	b.n	800388e <DXL_send_word+0x4a>
	{
		checksum += DXL_TX_com_buf[i+2];
 8003880:	eb0c 0302 	add.w	r3, ip, r2
 8003884:	789b      	ldrb	r3, [r3, #2]
 8003886:	440b      	add	r3, r1
 8003888:	b299      	uxth	r1, r3
	DXL_TX_com_buf[6] = (u8)(data&0x00FF);
	DXL_TX_com_buf[7] = (u8)((data&0xFF00)>>8);
	// Calc CRC!
	checksum = 0;

	for( i=0; i<DXL_TX_com_buf[3]+1; i++ )
 800388a:	1c53      	adds	r3, r2, #1
 800388c:	b29a      	uxth	r2, r3
 800388e:	4596      	cmp	lr, r2
 8003890:	480d      	ldr	r0, [pc, #52]	(80038c8 <DXL_send_word+0x84>)
 8003892:	daf5      	bge.n	8003880 <DXL_send_word+0x3c>
	{
		checksum += DXL_TX_com_buf[i+2];
	}

	DXL_TX_com_buf[DXL_TX_com_buf[3]+3] = ~checksum;
 8003894:	ea6f 0301 	mvn.w	r3, r1
 8003898:	7203      	strb	r3, [r0, #8]


	DXL_TX_com_buf[9] = 0x00; // NULL termination!


	DXL_RX_buff_index = 0; // RX buffer index!
 800389a:	4b0c      	ldr	r3, [pc, #48]	(80038cc <DXL_send_word+0x88>)
	}

	DXL_TX_com_buf[DXL_TX_com_buf[3]+3] = ~checksum;


	DXL_TX_com_buf[9] = 0x00; // NULL termination!
 800389c:	2200      	movs	r2, #0
 800389e:	7242      	strb	r2, [r0, #9]


	DXL_RX_buff_index = 0; // RX buffer index!
 80038a0:	601a      	str	r2, [r3, #0]
 80038a2:	2400      	movs	r4, #0

	for(i = 0; i < 9; i++)
	{
		DXL_TX(DXL_TX_com_buf[i]); // send data
 80038a4:	4605      	mov	r5, r0
 80038a6:	5d28      	ldrb	r0, [r5, r4]
 80038a8:	3401      	adds	r4, #1
 80038aa:	f7ff ff6f 	bl	800378c <DXL_TX>
	DXL_TX_com_buf[9] = 0x00; // NULL termination!


	DXL_RX_buff_index = 0; // RX buffer index!

	for(i = 0; i < 9; i++)
 80038ae:	2c09      	cmp	r4, #9
 80038b0:	d1f9      	bne.n	80038a6 <DXL_send_word+0x62>
 80038b2:	2300      	movs	r3, #0
	{
		DXL_TX(DXL_TX_com_buf[i]); // send data
	}

	for(i = 0; i < 5000; i++) // WAIT FOR RESPONSE from device! (Approx 50 -> 100 us)
 80038b4:	f241 3288 	movw	r2, #5000	; 0x1388
	{
		asm("nop");
 80038b8:	bf00      	nop
	for(i = 0; i < 9; i++)
	{
		DXL_TX(DXL_TX_com_buf[i]); // send data
	}

	for(i = 0; i < 5000; i++) // WAIT FOR RESPONSE from device! (Approx 50 -> 100 us)
 80038ba:	3301      	adds	r3, #1
 80038bc:	b29b      	uxth	r3, r3
 80038be:	4293      	cmp	r3, r2
 80038c0:	d1fa      	bne.n	80038b8 <DXL_send_word+0x74>
	{
		asm("nop");
	}

}
 80038c2:	b001      	add	sp, #4
 80038c4:	bd30      	pop	{r4, r5, pc}
 80038c6:	46c0      	nop			(mov r8, r8)
 80038c8:	2000003f 	.word	0x2000003f
 80038cc:	20000028 	.word	0x20000028

080038d0 <init_motors>:
void init_motors()
{



}
 80038d0:	4770      	bx	lr
 80038d2:	46c0      	nop			(mov r8, r8)

080038d4 <move_right>:
	DXL_send_word(MOTOR_RIGHT_ADD, MOVING_SPEED_L, speed^1024);

}

void move_right(u16 speed)
{
 80038d4:	b510      	push	{r4, lr}
	{
		speed = 1023;
	}
	speed = old_speed - speed;

	DXL_send_word(MOTOR_LEFT_ADD, MOVING_SPEED_L, speed);
 80038d6:	4c0a      	ldr	r4, [pc, #40]	(8003900 <move_right+0x2c>)
	DXL_send_word(MOTOR_RIGHT_ADD, MOVING_SPEED_L, speed^1024);

}

void move_right(u16 speed)
{
 80038d8:	f240 33ff 	movw	r3, #1023	; 0x3ff
	{
		speed = 1023;
	}
	speed = old_speed - speed;

	DXL_send_word(MOTOR_LEFT_ADD, MOVING_SPEED_L, speed);
 80038dc:	8822      	ldrh	r2, [r4, #0]
	DXL_send_word(MOTOR_RIGHT_ADD, MOVING_SPEED_L, speed^1024);

}

void move_right(u16 speed)
{
 80038de:	4298      	cmp	r0, r3
 80038e0:	bf28      	it	cs
 80038e2:	4618      	movcs	r0, r3
	{
		speed = 1023;
	}
	speed = old_speed - speed;

	DXL_send_word(MOTOR_LEFT_ADD, MOVING_SPEED_L, speed);
 80038e4:	1a12      	subs	r2, r2, r0
 80038e6:	2120      	movs	r1, #32
 80038e8:	200a      	movs	r0, #10
 80038ea:	b292      	uxth	r2, r2
 80038ec:	f7ff ffaa 	bl	8003844 <DXL_send_word>
	DXL_send_word(MOTOR_RIGHT_ADD, MOVING_SPEED_L, old_speed ^1024);
 80038f0:	8822      	ldrh	r2, [r4, #0]
 80038f2:	2009      	movs	r0, #9
 80038f4:	f482 6280 	eor.w	r2, r2, #1024	; 0x400
 80038f8:	2120      	movs	r1, #32
 80038fa:	f7ff ffa3 	bl	8003844 <DXL_send_word>

}
 80038fe:	bd10      	pop	{r4, pc}
 8003900:	20000050 	.word	0x20000050

08003904 <move_left>:
	DXL_send_word(MOTOR_RIGHT_ADD, MOVING_SPEED_L, temp);

}

void move_left(u16 speed)
{
 8003904:	b530      	push	{r4, r5, lr}
 8003906:	f240 33ff 	movw	r3, #1023	; 0x3ff
 800390a:	4605      	mov	r5, r0
 800390c:	429d      	cmp	r5, r3
 800390e:	bf28      	it	cs
 8003910:	461d      	movcs	r5, r3

	if(speed > 1023)
	{
		speed = 1023;
	}
	speed = old_speed - speed;
 8003912:	4b09      	ldr	r3, [pc, #36]	(8003938 <move_left+0x34>)

	DXL_send_word(MOTOR_LEFT_ADD, MOVING_SPEED_L, old_speed);
 8003914:	200a      	movs	r0, #10

	if(speed > 1023)
	{
		speed = 1023;
	}
	speed = old_speed - speed;
 8003916:	881c      	ldrh	r4, [r3, #0]

	DXL_send_word(MOTOR_LEFT_ADD, MOVING_SPEED_L, old_speed);
 8003918:	2120      	movs	r1, #32
 800391a:	4622      	mov	r2, r4
	DXL_send_word(MOTOR_RIGHT_ADD, MOVING_SPEED_L, speed^1024);
 800391c:	1b64      	subs	r4, r4, r5
 800391e:	f484 6480 	eor.w	r4, r4, #1024	; 0x400
	DXL_send_word(MOTOR_RIGHT_ADD, MOVING_SPEED_L, temp);

}

void move_left(u16 speed)
{
 8003922:	b081      	sub	sp, #4
		speed = 1023;
	}
	speed = old_speed - speed;

	DXL_send_word(MOTOR_LEFT_ADD, MOVING_SPEED_L, old_speed);
	DXL_send_word(MOTOR_RIGHT_ADD, MOVING_SPEED_L, speed^1024);
 8003924:	b2a4      	uxth	r4, r4
	{
		speed = 1023;
	}
	speed = old_speed - speed;

	DXL_send_word(MOTOR_LEFT_ADD, MOVING_SPEED_L, old_speed);
 8003926:	f7ff ff8d 	bl	8003844 <DXL_send_word>
	DXL_send_word(MOTOR_RIGHT_ADD, MOVING_SPEED_L, speed^1024);
 800392a:	2009      	movs	r0, #9
 800392c:	2120      	movs	r1, #32
 800392e:	4622      	mov	r2, r4
 8003930:	f7ff ff88 	bl	8003844 <DXL_send_word>

}
 8003934:	b001      	add	sp, #4
 8003936:	bd30      	pop	{r4, r5, pc}
 8003938:	20000050 	.word	0x20000050

0800393c <move_backward>:
	DXL_send_word(MOTOR_LEFT_ADD, MOVING_SPEED_L, temp);
	DXL_send_word(MOTOR_RIGHT_ADD, MOVING_SPEED_L, speed);
}

void move_backward(u16 speed)
{
 800393c:	b510      	push	{r4, lr}
 800393e:	f240 33ff 	movw	r3, #1023	; 0x3ff
 8003942:	4604      	mov	r4, r0
 8003944:	429c      	cmp	r4, r3
 8003946:	bf28      	it	cs
 8003948:	461c      	movcs	r4, r3
	{
		speed = 1023;
	}

	temp = 1024 + speed; //Set MSB!
	old_speed = speed;
 800394a:	4b08      	ldr	r3, [pc, #32]	(800396c <move_backward+0x30>)
	DXL_send_word(MOTOR_LEFT_ADD, MOVING_SPEED_L, speed);
 800394c:	4622      	mov	r2, r4
	{
		speed = 1023;
	}

	temp = 1024 + speed; //Set MSB!
	old_speed = speed;
 800394e:	801c      	strh	r4, [r3, #0]
	DXL_send_word(MOTOR_LEFT_ADD, MOVING_SPEED_L, speed);
	DXL_send_word(MOTOR_RIGHT_ADD, MOVING_SPEED_L, temp);
 8003950:	f504 6480 	add.w	r4, r4, #1024	; 0x400
		speed = 1023;
	}

	temp = 1024 + speed; //Set MSB!
	old_speed = speed;
	DXL_send_word(MOTOR_LEFT_ADD, MOVING_SPEED_L, speed);
 8003954:	200a      	movs	r0, #10
 8003956:	2120      	movs	r1, #32
	DXL_send_word(MOTOR_RIGHT_ADD, MOVING_SPEED_L, temp);
 8003958:	b2a4      	uxth	r4, r4
		speed = 1023;
	}

	temp = 1024 + speed; //Set MSB!
	old_speed = speed;
	DXL_send_word(MOTOR_LEFT_ADD, MOVING_SPEED_L, speed);
 800395a:	f7ff ff73 	bl	8003844 <DXL_send_word>
	DXL_send_word(MOTOR_RIGHT_ADD, MOVING_SPEED_L, temp);
 800395e:	2009      	movs	r0, #9
 8003960:	2120      	movs	r1, #32
 8003962:	4622      	mov	r2, r4
 8003964:	f7ff ff6e 	bl	8003844 <DXL_send_word>

}
 8003968:	bd10      	pop	{r4, pc}
 800396a:	46c0      	nop			(mov r8, r8)
 800396c:	20000050 	.word	0x20000050

08003970 <move_forward>:
	DXL_send_word(MOTOR_STEP, GOAL_POSITION_L, pos);

}

void move_forward(u16 speed)
{
 8003970:	b510      	push	{r4, lr}
 8003972:	f240 33ff 	movw	r3, #1023	; 0x3ff
 8003976:	4604      	mov	r4, r0
 8003978:	429c      	cmp	r4, r3
 800397a:	bf28      	it	cs
 800397c:	461c      	movcs	r4, r3
	if(speed > 1023)
	{
		speed = 1023;
	}

	temp = 1024 + speed; //Set MSB!
 800397e:	f504 6280 	add.w	r2, r4, #1024	; 0x400
	old_speed = temp; // save speed for "turn" function
 8003982:	4b06      	ldr	r3, [pc, #24]	(800399c <move_forward+0x2c>)
	if(speed > 1023)
	{
		speed = 1023;
	}

	temp = 1024 + speed; //Set MSB!
 8003984:	b292      	uxth	r2, r2
	old_speed = temp; // save speed for "turn" function
 8003986:	801a      	strh	r2, [r3, #0]
	DXL_send_word(MOTOR_LEFT_ADD, MOVING_SPEED_L, temp);
 8003988:	200a      	movs	r0, #10
 800398a:	2120      	movs	r1, #32
 800398c:	f7ff ff5a 	bl	8003844 <DXL_send_word>
	DXL_send_word(MOTOR_RIGHT_ADD, MOVING_SPEED_L, speed);
 8003990:	2009      	movs	r0, #9
 8003992:	2120      	movs	r1, #32
 8003994:	4622      	mov	r2, r4
 8003996:	f7ff ff55 	bl	8003844 <DXL_send_word>
}
 800399a:	bd10      	pop	{r4, pc}
 800399c:	20000050 	.word	0x20000050

080039a0 <set_IR_position>:

u16 old_speed = 0;


void set_IR_position(u16 pos)
{
 80039a0:	b500      	push	{lr}
 80039a2:	4602      	mov	r2, r0
	if(pos > 1023)
	{
		pos = 1023;
	}

	DXL_send_word(MOTOR_STEP, GOAL_POSITION_L, pos);
 80039a4:	f240 33ff 	movw	r3, #1023	; 0x3ff

u16 old_speed = 0;


void set_IR_position(u16 pos)
{
 80039a8:	b081      	sub	sp, #4
	if(pos > 1023)
	{
		pos = 1023;
	}

	DXL_send_word(MOTOR_STEP, GOAL_POSITION_L, pos);
 80039aa:	429a      	cmp	r2, r3
 80039ac:	bf28      	it	cs
 80039ae:	461a      	movcs	r2, r3
 80039b0:	2002      	movs	r0, #2
 80039b2:	211e      	movs	r1, #30
 80039b4:	f7ff ff46 	bl	8003844 <DXL_send_word>

}
 80039b8:	b001      	add	sp, #4
 80039ba:	bd00      	pop	{pc}

080039bc <init_ADC>:

	return ADCres;
}

void init_ADC()
{
 80039bc:	b510      	push	{r4, lr}
 80039be:	b086      	sub	sp, #24


	ADC_InitTypeDef ADC_InitStructure;

		ADC_StructInit(&ADC_InitStructure);
 80039c0:	ac01      	add	r4, sp, #4
 80039c2:	4620      	mov	r0, r4
 80039c4:	f000 f8a6 	bl	8003b14 <ADC_StructInit>

		/* ADC1 configuration ------------------------------------------------------*/
		ADC_InitStructure.ADC_Mode = ADC_Mode_Independent;
		ADC_InitStructure.ADC_ScanConvMode = DISABLE;
		ADC_InitStructure.ADC_ContinuousConvMode = DISABLE;
		ADC_InitStructure.ADC_ExternalTrigConv = ADC_ExternalTrigConv_None;
 80039c8:	f44f 2360 	mov.w	r3, #917504	; 0xe0000
	ADC_InitTypeDef ADC_InitStructure;

		ADC_StructInit(&ADC_InitStructure);

		/* ADC1 configuration ------------------------------------------------------*/
		ADC_InitStructure.ADC_Mode = ADC_Mode_Independent;
 80039cc:	2200      	movs	r2, #0
		ADC_InitStructure.ADC_ScanConvMode = DISABLE;
		ADC_InitStructure.ADC_ContinuousConvMode = DISABLE;
		ADC_InitStructure.ADC_ExternalTrigConv = ADC_ExternalTrigConv_None;
 80039ce:	9303      	str	r3, [sp, #12]
		ADC_InitStructure.ADC_DataAlign = ADC_DataAlign_Right;
		ADC_InitStructure.ADC_NbrOfChannel = 1;

		ADC_Init(ADC1, &ADC_InitStructure);
 80039d0:	4819      	ldr	r0, [pc, #100]	(8003a38 <init_ADC+0x7c>)
		ADC_InitStructure.ADC_Mode = ADC_Mode_Independent;
		ADC_InitStructure.ADC_ScanConvMode = DISABLE;
		ADC_InitStructure.ADC_ContinuousConvMode = DISABLE;
		ADC_InitStructure.ADC_ExternalTrigConv = ADC_ExternalTrigConv_None;
		ADC_InitStructure.ADC_DataAlign = ADC_DataAlign_Right;
		ADC_InitStructure.ADC_NbrOfChannel = 1;
 80039d2:	2301      	movs	r3, #1

		ADC_Init(ADC1, &ADC_InitStructure);
 80039d4:	4621      	mov	r1, r4
	ADC_InitTypeDef ADC_InitStructure;

		ADC_StructInit(&ADC_InitStructure);

		/* ADC1 configuration ------------------------------------------------------*/
		ADC_InitStructure.ADC_Mode = ADC_Mode_Independent;
 80039d6:	9201      	str	r2, [sp, #4]
		ADC_InitStructure.ADC_ScanConvMode = DISABLE;
 80039d8:	f88d 2008 	strb.w	r2, [sp, #8]
		ADC_InitStructure.ADC_ContinuousConvMode = DISABLE;
 80039dc:	f88d 2009 	strb.w	r2, [sp, #9]
		ADC_InitStructure.ADC_ExternalTrigConv = ADC_ExternalTrigConv_None;
		ADC_InitStructure.ADC_DataAlign = ADC_DataAlign_Right;
 80039e0:	9204      	str	r2, [sp, #16]
		ADC_InitStructure.ADC_NbrOfChannel = 1;
 80039e2:	f88d 3014 	strb.w	r3, [sp, #20]

		ADC_Init(ADC1, &ADC_InitStructure);
 80039e6:	f000 f871 	bl	8003acc <ADC_Init>

		/* ADC1 regular channels configuration */
		ADC_RegularChannelConfig(ADC1, ADC_Channel_10, 1 , ADC_SampleTime_239Cycles5);
 80039ea:	4813      	ldr	r0, [pc, #76]	(8003a38 <init_ADC+0x7c>)
 80039ec:	210a      	movs	r1, #10
 80039ee:	2201      	movs	r2, #1
 80039f0:	2307      	movs	r3, #7
 80039f2:	f000 f8f3 	bl	8003bdc <ADC_RegularChannelConfig>

		/* Enable ADC1 DMA */
		//ADC_DMACmd(ADC1, ENABLE);

		/* Enable ADC1 */
		ADC_Cmd(ADC1, ENABLE);
 80039f6:	4810      	ldr	r0, [pc, #64]	(8003a38 <init_ADC+0x7c>)
 80039f8:	2101      	movs	r1, #1
 80039fa:	f000 f895 	bl	8003b28 <ADC_Cmd>

		/* Enable ADC1 reset calibration register */
		/* Check the end of ADC1 reset calibration register */
		ADC_ResetCalibration(ADC1);
 80039fe:	480e      	ldr	r0, [pc, #56]	(8003a38 <init_ADC+0x7c>)
 8003a00:	f000 f8b2 	bl	8003b68 <ADC_ResetCalibration>
		while(ADC_GetResetCalibrationStatus(ADC1));
 8003a04:	480c      	ldr	r0, [pc, #48]	(8003a38 <init_ADC+0x7c>)
 8003a06:	f000 f8b5 	bl	8003b74 <ADC_GetResetCalibrationStatus>
 8003a0a:	2800      	cmp	r0, #0
 8003a0c:	d1fa      	bne.n	8003a04 <init_ADC+0x48>


		/* Start ADC1 calibration */
		/* Check the end of ADC1 calibration */
		ADC_StartCalibration(ADC1);
 8003a0e:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 8003a12:	f500 3092 	add.w	r0, r0, #74752	; 0x12400
 8003a16:	f000 f8b3 	bl	8003b80 <ADC_StartCalibration>
		while(ADC_GetCalibrationStatus(ADC1));
 8003a1a:	4807      	ldr	r0, [pc, #28]	(8003a38 <init_ADC+0x7c>)
 8003a1c:	f000 f8b6 	bl	8003b8c <ADC_GetCalibrationStatus>
 8003a20:	2800      	cmp	r0, #0
 8003a22:	d1fa      	bne.n	8003a1a <init_ADC+0x5e>


		/* Start ADC1 Software Conversion */
		ADC_SoftwareStartConvCmd(ADC1, ENABLE);
 8003a24:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 8003a28:	f500 3092 	add.w	r0, r0, #74752	; 0x12400
 8003a2c:	2101      	movs	r1, #1
 8003a2e:	f000 f8b3 	bl	8003b98 <ADC_SoftwareStartConvCmd>
}
 8003a32:	b006      	add	sp, #24
 8003a34:	bd10      	pop	{r4, pc}
 8003a36:	46c0      	nop			(mov r8, r8)
 8003a38:	40012400 	.word	0x40012400

08003a3c <sampleADC>:
#include "ADC.h"



u16 sampleADC(u8 ADCnum)
{
 8003a3c:	b510      	push	{r4, lr}
	u16 ADCres = 0;


	switch(ADCnum)
 8003a3e:	2805      	cmp	r0, #5
 8003a40:	d83a      	bhi.n	8003ab8 <sampleADC+0x7c>
 8003a42:	e8df f000 	tbb	[pc, r0]
 8003a46:	3003      	.short	0x3003
 8003a48:	33333330 	.word	0x33333330
	{
		case NUM_ADC1:

			ADC_RegularChannelConfig(ADC1, ADC_Channel_10, 1 , ADC_SampleTime_239Cycles5);
 8003a4c:	2201      	movs	r2, #1
 8003a4e:	2307      	movs	r3, #7
 8003a50:	210a      	movs	r1, #10
 8003a52:	481b      	ldr	r0, [pc, #108]	(8003ac0 <sampleADC+0x84>)
 8003a54:	f000 f8c2 	bl	8003bdc <ADC_RegularChannelConfig>

			GPIO_SetBits(ADC_1_PORT_SIG_MOT, ADC_1_PIN_SIG_MOT1P);
 8003a58:	2101      	movs	r1, #1
 8003a5a:	481a      	ldr	r0, [pc, #104]	(8003ac4 <sampleADC+0x88>)
 8003a5c:	f000 fd04 	bl	8004468 <GPIO_SetBits>
			GPIO_ResetBits(ADC_1_PORT_SIG_MOT, ADC_1_PIN_SIG_MOT1M);
 8003a60:	2102      	movs	r1, #2
 8003a62:	4818      	ldr	r0, [pc, #96]	(8003ac4 <sampleADC+0x88>)
 8003a64:	f000 fd02 	bl	800446c <GPIO_ResetBits>

			GPIO_ResetBits(PORT_ADC_SELECT0,PIN_ADC_SELECT0);
 8003a68:	2102      	movs	r1, #2
 8003a6a:	4817      	ldr	r0, [pc, #92]	(8003ac8 <sampleADC+0x8c>)
 8003a6c:	f000 fcfe 	bl	800446c <GPIO_ResetBits>
			GPIO_ResetBits(PORT_ADC_SELECT1,PIN_ADC_SELECT1);
 8003a70:	2104      	movs	r1, #4
 8003a72:	4815      	ldr	r0, [pc, #84]	(8003ac8 <sampleADC+0x8c>)
 8003a74:	f000 fcfa 	bl	800446c <GPIO_ResetBits>

			uDelay(30);
 8003a78:	201e      	movs	r0, #30
 8003a7a:	f7ff fda3 	bl	80035c4 <uDelay>

			/* Start ADC1,ADC2 Software Conversion */
			ADC_SoftwareStartConvCmd(ADC1, ENABLE);
 8003a7e:	2101      	movs	r1, #1
 8003a80:	480f      	ldr	r0, [pc, #60]	(8003ac0 <sampleADC+0x84>)
 8003a82:	f000 f889 	bl	8003b98 <ADC_SoftwareStartConvCmd>

			//ADC_SoftwareStartConvCmd(ADC2, ENABLE);
			uDelay(5);
 8003a86:	2005      	movs	r0, #5
 8003a88:	f7ff fd9c 	bl	80035c4 <uDelay>

			ADCres = (ADC_GetConversionValue(ADC1));
 8003a8c:	480c      	ldr	r0, [pc, #48]	(8003ac0 <sampleADC+0x84>)
 8003a8e:	f000 f8fb 	bl	8003c88 <ADC_GetConversionValue>

			GPIO_SetBits(ADC_1_PORT_SIG_MOT, ADC_1_PIN_SIG_MOT1P);
 8003a92:	2101      	movs	r1, #1
			ADC_SoftwareStartConvCmd(ADC1, ENABLE);

			//ADC_SoftwareStartConvCmd(ADC2, ENABLE);
			uDelay(5);

			ADCres = (ADC_GetConversionValue(ADC1));
 8003a94:	4604      	mov	r4, r0

			GPIO_SetBits(ADC_1_PORT_SIG_MOT, ADC_1_PIN_SIG_MOT1P);
 8003a96:	480b      	ldr	r0, [pc, #44]	(8003ac4 <sampleADC+0x88>)
 8003a98:	f000 fce6 	bl	8004468 <GPIO_SetBits>
			GPIO_ResetBits(ADC_1_PORT_SIG_MOT, ADC_1_PIN_SIG_MOT1M);
 8003a9c:	4809      	ldr	r0, [pc, #36]	(8003ac4 <sampleADC+0x88>)
 8003a9e:	2102      	movs	r1, #2
 8003aa0:	f000 fce4 	bl	800446c <GPIO_ResetBits>
 8003aa4:	e009      	b.n	8003aba <sampleADC+0x7e>

			break;

		case NUM_ADC3:

			ADC_RegularChannelConfig(ADC1, ADC_Channel_10, 1 , ADC_SampleTime_239Cycles5);
 8003aa6:	4806      	ldr	r0, [pc, #24]	(8003ac0 <sampleADC+0x84>)
 8003aa8:	210a      	movs	r1, #10
 8003aaa:	e001      	b.n	8003ab0 <sampleADC+0x74>

			break;

		case NUM_ADC6:

			ADC_RegularChannelConfig(ADC1, ADC_Channel_5, 1 , ADC_SampleTime_239Cycles5);
 8003aac:	4804      	ldr	r0, [pc, #16]	(8003ac0 <sampleADC+0x84>)
 8003aae:	2105      	movs	r1, #5
 8003ab0:	2201      	movs	r2, #1
 8003ab2:	2307      	movs	r3, #7
 8003ab4:	f000 f892 	bl	8003bdc <ADC_RegularChannelConfig>
 8003ab8:	2400      	movs	r4, #0
			break;

	}

	return ADCres;
}
 8003aba:	4620      	mov	r0, r4
 8003abc:	bd10      	pop	{r4, pc}
 8003abe:	46c0      	nop			(mov r8, r8)
 8003ac0:	40012400 	.word	0x40012400
 8003ac4:	40010800 	.word	0x40010800
 8003ac8:	40011000 	.word	0x40011000

08003acc <ADC_Init>:
  assert_param(IS_ADC_DATA_ALIGN(ADC_InitStruct->ADC_DataAlign)); 
  assert_param(IS_ADC_REGULAR_LENGTH(ADC_InitStruct->ADC_NbrOfChannel));

  /*---------------------------- ADCx CR1 Configuration -----------------*/
  /* Get the ADCx CR1 value */
  tmpreg1 = ADCx->CR1;
 8003acc:	6843      	ldr	r3, [r0, #4]
  /* Clear DUALMOD and SCAN bits */
  tmpreg1 &= CR1_CLEAR_Mask;
  /* Configure ADCx: Dual mode and scan conversion mode */
  /* Set DUALMOD bits according to ADC_Mode value */
  /* Set SCAN bit according to ADC_ScanConvMode value */
  tmpreg1 |= (u32)(ADC_InitStruct->ADC_Mode | ((u32)ADC_InitStruct->ADC_ScanConvMode << 8));
 8003ace:	680a      	ldr	r2, [r1, #0]
 8003ad0:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
 8003ad4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003ad8:	4313      	orrs	r3, r2
 8003ada:	790a      	ldrb	r2, [r1, #4]
 8003adc:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  /* Write to ADCx CR1 */
  ADCx->CR1 = tmpreg1;
 8003ae0:	6043      	str	r3, [r0, #4]
  tmpreg1 &= CR2_CLEAR_Mask;
  /* Configure ADCx: external trigger event and continuous conversion mode */
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (u32)(ADC_InitStruct->ADC_DataAlign | ADC_InitStruct->ADC_ExternalTrigConv |
 8003ae2:	68cb      	ldr	r3, [r1, #12]
 8003ae4:	688a      	ldr	r2, [r1, #8]
  /* Write to ADCx CR1 */
  ADCx->CR1 = tmpreg1;

  /*---------------------------- ADCx CR2 Configuration -----------------*/
  /* Get the ADCx CR2 value */
  tmpreg1 = ADCx->CR2;
 8003ae6:	f8d0 c008 	ldr.w	ip, [r0, #8]
  tmpreg1 &= CR2_CLEAR_Mask;
  /* Configure ADCx: external trigger event and continuous conversion mode */
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (u32)(ADC_InitStruct->ADC_DataAlign | ADC_InitStruct->ADC_ExternalTrigConv |
 8003aea:	431a      	orrs	r2, r3
 8003aec:	4b08      	ldr	r3, [pc, #32]	(8003b10 <ADC_Init+0x44>)
 8003aee:	ea0c 0303 	and.w	r3, ip, r3
 8003af2:	431a      	orrs	r2, r3
 8003af4:	794b      	ldrb	r3, [r1, #5]
 8003af6:	ea42 0243 	orr.w	r2, r2, r3, lsl #1
            ((u32)ADC_InitStruct->ADC_ContinuousConvMode << 1));
  /* Write to ADCx CR2 */
  ADCx->CR2 = tmpreg1;
 8003afa:	6082      	str	r2, [r0, #8]
  /* Clear L bits */
  tmpreg1 &= SQR1_CLEAR_Mask;
  /* Configure ADCx: regular channel sequence length */
  /* Set L bits according to ADC_NbrOfChannel value */
  tmpreg2 |= (ADC_InitStruct->ADC_NbrOfChannel - 1);
  tmpreg1 |= ((u32)tmpreg2 << 20);
 8003afc:	7c0b      	ldrb	r3, [r1, #16]
  /* Write to ADCx CR2 */
  ADCx->CR2 = tmpreg1;

  /*---------------------------- ADCx SQR1 Configuration -----------------*/
  /* Get the ADCx SQR1 value */
  tmpreg1 = ADCx->SQR1;
 8003afe:	6ac2      	ldr	r2, [r0, #44]
  /* Clear L bits */
  tmpreg1 &= SQR1_CLEAR_Mask;
  /* Configure ADCx: regular channel sequence length */
  /* Set L bits according to ADC_NbrOfChannel value */
  tmpreg2 |= (ADC_InitStruct->ADC_NbrOfChannel - 1);
  tmpreg1 |= ((u32)tmpreg2 << 20);
 8003b00:	3b01      	subs	r3, #1

  /*---------------------------- ADCx SQR1 Configuration -----------------*/
  /* Get the ADCx SQR1 value */
  tmpreg1 = ADCx->SQR1;
  /* Clear L bits */
  tmpreg1 &= SQR1_CLEAR_Mask;
 8003b02:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
  /* Configure ADCx: regular channel sequence length */
  /* Set L bits according to ADC_NbrOfChannel value */
  tmpreg2 |= (ADC_InitStruct->ADC_NbrOfChannel - 1);
  tmpreg1 |= ((u32)tmpreg2 << 20);
 8003b06:	b2db      	uxtb	r3, r3
 8003b08:	ea42 5203 	orr.w	r2, r2, r3, lsl #20
  /* Write to ADCx SQR1 */
  ADCx->SQR1 = tmpreg1;
 8003b0c:	62c2      	str	r2, [r0, #44]
}
 8003b0e:	4770      	bx	lr
 8003b10:	fff1f7fd 	.word	0xfff1f7fd

08003b14 <ADC_StructInit>:
*******************************************************************************/
void ADC_StructInit(ADC_InitTypeDef* ADC_InitStruct)
{
  /* Reset ADC init structure parameters values */
  /* Initialize the ADC_Mode member */
  ADC_InitStruct->ADC_Mode = ADC_Mode_Independent;
 8003b14:	2300      	movs	r3, #0
 8003b16:	6003      	str	r3, [r0, #0]

  /* initialize the ADC_ScanConvMode member */
  ADC_InitStruct->ADC_ScanConvMode = DISABLE;
 8003b18:	7103      	strb	r3, [r0, #4]

  /* Initialize the ADC_ContinuousConvMode member */
  ADC_InitStruct->ADC_ContinuousConvMode = DISABLE;
 8003b1a:	7143      	strb	r3, [r0, #5]

  /* Initialize the ADC_ExternalTrigConv member */
  ADC_InitStruct->ADC_ExternalTrigConv = ADC_ExternalTrigConv_T1_CC1;
 8003b1c:	6083      	str	r3, [r0, #8]

  /* Initialize the ADC_DataAlign member */
  ADC_InitStruct->ADC_DataAlign = ADC_DataAlign_Right;
 8003b1e:	60c3      	str	r3, [r0, #12]

  /* Initialize the ADC_NbrOfChannel member */
  ADC_InitStruct->ADC_NbrOfChannel = 1;
 8003b20:	2301      	movs	r3, #1
 8003b22:	7403      	strb	r3, [r0, #16]
}
 8003b24:	4770      	bx	lr
 8003b26:	46c0      	nop			(mov r8, r8)

08003b28 <ADC_Cmd>:
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8003b28:	b119      	cbz	r1, 8003b32 <ADC_Cmd+0xa>
  {
    /* Set the ADON bit to wake up the ADC from power down mode */
    ADCx->CR2 |= CR2_ADON_Set;
 8003b2a:	6883      	ldr	r3, [r0, #8]
 8003b2c:	f043 0301 	orr.w	r3, r3, #1	; 0x1
 8003b30:	e002      	b.n	8003b38 <ADC_Cmd+0x10>
  }
  else
  {
    /* Disable the selected ADC peripheral */
    ADCx->CR2 &= CR2_ADON_Reset;
 8003b32:	6883      	ldr	r3, [r0, #8]
 8003b34:	f023 0301 	bic.w	r3, r3, #1	; 0x1
 8003b38:	6083      	str	r3, [r0, #8]
  }
}
 8003b3a:	4770      	bx	lr

08003b3c <ADC_DMACmd>:
{
  /* Check the parameters */
  assert_param(IS_ADC_DMA_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8003b3c:	b119      	cbz	r1, 8003b46 <ADC_DMACmd+0xa>
  {
    /* Enable the selected ADC DMA request */
    ADCx->CR2 |= CR2_DMA_Set;
 8003b3e:	6883      	ldr	r3, [r0, #8]
 8003b40:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003b44:	e002      	b.n	8003b4c <ADC_DMACmd+0x10>
  }
  else
  {
    /* Disable the selected ADC DMA request */
    ADCx->CR2 &= CR2_DMA_Reset;
 8003b46:	6883      	ldr	r3, [r0, #8]
 8003b48:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003b4c:	6083      	str	r3, [r0, #8]
  }
}
 8003b4e:	4770      	bx	lr

08003b50 <ADC_ITConfig>:
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  assert_param(IS_ADC_IT(ADC_IT));

  /* Get the ADC IT index */
  itmask = (u8)ADC_IT;
 8003b50:	b2c9      	uxtb	r1, r1

  if (NewState != DISABLE)
 8003b52:	b11a      	cbz	r2, 8003b5c <ADC_ITConfig+0xc>
  {
    /* Enable the selected ADC interrupts */
    ADCx->CR1 |= itmask;
 8003b54:	6843      	ldr	r3, [r0, #4]
 8003b56:	ea41 0303 	orr.w	r3, r1, r3
 8003b5a:	e002      	b.n	8003b62 <ADC_ITConfig+0x12>
  }
  else
  {
    /* Disable the selected ADC interrupts */
    ADCx->CR1 &= (~(u32)itmask);
 8003b5c:	6843      	ldr	r3, [r0, #4]
 8003b5e:	ea23 0301 	bic.w	r3, r3, r1
 8003b62:	6043      	str	r3, [r0, #4]
  }
}
 8003b64:	4770      	bx	lr
 8003b66:	46c0      	nop			(mov r8, r8)

08003b68 <ADC_ResetCalibration>:
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));

  /* Resets the selected ADC calibartion registers */  
  ADCx->CR2 |= CR2_RSTCAL_Set;
 8003b68:	6883      	ldr	r3, [r0, #8]
 8003b6a:	f043 0308 	orr.w	r3, r3, #8	; 0x8
 8003b6e:	6083      	str	r3, [r0, #8]
}
 8003b70:	4770      	bx	lr
 8003b72:	46c0      	nop			(mov r8, r8)

08003b74 <ADC_GetResetCalibrationStatus>:

  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));

  /* Check the status of RSTCAL bit */
  if ((ADCx->CR2 & CR2_RSTCAL_Set) != (u32)RESET)
 8003b74:	6880      	ldr	r0, [r0, #8]
 8003b76:	08c0      	lsrs	r0, r0, #3
 8003b78:	f000 0001 	and.w	r0, r0, #1	; 0x1
    bitstatus = RESET;
  }

  /* Return the RSTCAL bit status */
  return  bitstatus;
}
 8003b7c:	4770      	bx	lr
 8003b7e:	46c0      	nop			(mov r8, r8)

08003b80 <ADC_StartCalibration>:
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));

  /* Enable the selected ADC calibration process */  
  ADCx->CR2 |= CR2_CAL_Set;
 8003b80:	6883      	ldr	r3, [r0, #8]
 8003b82:	f043 0304 	orr.w	r3, r3, #4	; 0x4
 8003b86:	6083      	str	r3, [r0, #8]
}
 8003b88:	4770      	bx	lr
 8003b8a:	46c0      	nop			(mov r8, r8)

08003b8c <ADC_GetCalibrationStatus>:

  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));

  /* Check the status of CAL bit */
  if ((ADCx->CR2 & CR2_CAL_Set) != (u32)RESET)
 8003b8c:	6880      	ldr	r0, [r0, #8]
 8003b8e:	0880      	lsrs	r0, r0, #2
 8003b90:	f000 0001 	and.w	r0, r0, #1	; 0x1
    bitstatus = RESET;
  }

  /* Return the CAL bit status */
  return  bitstatus;
}
 8003b94:	4770      	bx	lr
 8003b96:	46c0      	nop			(mov r8, r8)

08003b98 <ADC_SoftwareStartConvCmd>:
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8003b98:	b119      	cbz	r1, 8003ba2 <ADC_SoftwareStartConvCmd+0xa>
  {
    /* Enable the selected ADC conversion on external event and start the selected
       ADC conversion */
    ADCx->CR2 |= CR2_EXTTRIG_SWSTART_Set;
 8003b9a:	6883      	ldr	r3, [r0, #8]
 8003b9c:	f443 03a0 	orr.w	r3, r3, #5242880	; 0x500000
 8003ba0:	e002      	b.n	8003ba8 <ADC_SoftwareStartConvCmd+0x10>
  }
  else
  {
    /* Disable the selected ADC conversion on external event and stop the selected
       ADC conversion */
    ADCx->CR2 &= CR2_EXTTRIG_SWSTART_Reset;
 8003ba2:	6883      	ldr	r3, [r0, #8]
 8003ba4:	f423 03a0 	bic.w	r3, r3, #5242880	; 0x500000
 8003ba8:	6083      	str	r3, [r0, #8]
  }
}
 8003baa:	4770      	bx	lr

08003bac <ADC_GetSoftwareStartConvStatus>:

  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));

  /* Check the status of SWSTART bit */
  if ((ADCx->CR2 & CR2_SWSTART_Set) != (u32)RESET)
 8003bac:	6880      	ldr	r0, [r0, #8]
 8003bae:	0d80      	lsrs	r0, r0, #22
 8003bb0:	f000 0001 	and.w	r0, r0, #1	; 0x1
    bitstatus = RESET;
  }

  /* Return the SWSTART bit status */
  return  bitstatus;
}
 8003bb4:	4770      	bx	lr
 8003bb6:	46c0      	nop			(mov r8, r8)

08003bb8 <ADC_DiscModeChannelCountConfig>:
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_REGULAR_DISC_NUMBER(Number));

  /* Get the old register value */
  tmpreg1 = ADCx->CR1;
 8003bb8:	6843      	ldr	r3, [r0, #4]
  /* Clear the old discontinuous mode channel count */
  tmpreg1 &= CR1_DISCNUM_Reset;
  /* Set the discontinuous mode channel count */
  tmpreg2 = Number - 1;
  tmpreg1 |= tmpreg2 << 13;
 8003bba:	3901      	subs	r1, #1
  assert_param(IS_ADC_REGULAR_DISC_NUMBER(Number));

  /* Get the old register value */
  tmpreg1 = ADCx->CR1;
  /* Clear the old discontinuous mode channel count */
  tmpreg1 &= CR1_DISCNUM_Reset;
 8003bbc:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
  /* Set the discontinuous mode channel count */
  tmpreg2 = Number - 1;
  tmpreg1 |= tmpreg2 << 13;
 8003bc0:	ea43 3341 	orr.w	r3, r3, r1, lsl #13
  /* Store the new register value */
  ADCx->CR1 = tmpreg1;
 8003bc4:	6043      	str	r3, [r0, #4]
}
 8003bc6:	4770      	bx	lr

08003bc8 <ADC_DiscModeCmd>:
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8003bc8:	b119      	cbz	r1, 8003bd2 <ADC_DiscModeCmd+0xa>
  {
    /* Enable the selected ADC regular discontinuous mode */
    ADCx->CR1 |= CR1_DISCEN_Set;
 8003bca:	6843      	ldr	r3, [r0, #4]
 8003bcc:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8003bd0:	e002      	b.n	8003bd8 <ADC_DiscModeCmd+0x10>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    ADCx->CR1 &= CR1_DISCEN_Reset;
 8003bd2:	6843      	ldr	r3, [r0, #4]
 8003bd4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003bd8:	6043      	str	r3, [r0, #4]
  }
}
 8003bda:	4770      	bx	lr

08003bdc <ADC_RegularChannelConfig>:
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  assert_param(IS_ADC_REGULAR_RANK(Rank));
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));

  /* if ADC_Channel_10 ... ADC_Channel_17 is selected */
  if (ADC_Channel > ADC_Channel_9)
 8003bdc:	2909      	cmp	r1, #9
*                       - ADC_SampleTime_239Cycles5: Sample time equal to 239.5 cycles	
* Output         : None
* Return         : None
*******************************************************************************/
void ADC_RegularChannelConfig(ADC_TypeDef* ADCx, u8 ADC_Channel, u8 Rank, u8 ADC_SampleTime)
{
 8003bde:	b530      	push	{r4, r5, lr}
 8003be0:	4694      	mov	ip, r2
 8003be2:	460c      	mov	r4, r1
 8003be4:	461d      	mov	r5, r3
 8003be6:	ea4f 0241 	mov.w	r2, r1, lsl #1
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  assert_param(IS_ADC_REGULAR_RANK(Rank));
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));

  /* if ADC_Channel_10 ... ADC_Channel_17 is selected */
  if (ADC_Channel > ADC_Channel_9)
 8003bea:	d90b      	bls.n	8003c04 <ADC_RegularChannelConfig+0x28>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR1;
    /* Calculate the mask to clear */
    tmpreg2 = SMPR1_SMP_Set << (3 * (ADC_Channel - 10));
 8003bec:	1912      	adds	r2, r2, r4
 8003bee:	3a1e      	subs	r2, #30
    /* Clear the old discontinuous mode channel count */
    tmpreg1 &= ~tmpreg2;
 8003bf0:	2307      	movs	r3, #7
 8003bf2:	4093      	lsls	r3, r2
    /* Calculate the mask to set */
    tmpreg2 = (u32)ADC_SampleTime << (3 * (ADC_Channel - 10));
    /* Set the discontinuous mode channel count */
    tmpreg1 |= tmpreg2;
 8003bf4:	fa15 f202 	lsls.w	r2, r5, r2

  /* if ADC_Channel_10 ... ADC_Channel_17 is selected */
  if (ADC_Channel > ADC_Channel_9)
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR1;
 8003bf8:	68c1      	ldr	r1, [r0, #12]
    /* Calculate the mask to clear */
    tmpreg2 = SMPR1_SMP_Set << (3 * (ADC_Channel - 10));
    /* Clear the old discontinuous mode channel count */
    tmpreg1 &= ~tmpreg2;
 8003bfa:	ea21 0103 	bic.w	r1, r1, r3
    /* Calculate the mask to set */
    tmpreg2 = (u32)ADC_SampleTime << (3 * (ADC_Channel - 10));
    /* Set the discontinuous mode channel count */
    tmpreg1 |= tmpreg2;
 8003bfe:	4311      	orrs	r1, r2
    /* Store the new register value */
    ADCx->SMPR1 = tmpreg1;
 8003c00:	60c1      	str	r1, [r0, #12]
 8003c02:	e009      	b.n	8003c18 <ADC_RegularChannelConfig+0x3c>
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR2;
    /* Calculate the mask to clear */
    tmpreg2 = SMPR2_SMP_Set << (3 * ADC_Channel);
 8003c04:	1912      	adds	r2, r2, r4
    /* Clear the old discontinuous mode channel count */
    tmpreg1 &= ~tmpreg2;
 8003c06:	2307      	movs	r3, #7
 8003c08:	4093      	lsls	r3, r2
    /* Calculate the mask to set */
    tmpreg2 = (u32)ADC_SampleTime << (3 * ADC_Channel);
    /* Set the discontinuous mode channel count */
    tmpreg1 |= tmpreg2;
 8003c0a:	fa15 f202 	lsls.w	r2, r5, r2
    ADCx->SMPR1 = tmpreg1;
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR2;
 8003c0e:	6901      	ldr	r1, [r0, #16]
    /* Calculate the mask to clear */
    tmpreg2 = SMPR2_SMP_Set << (3 * ADC_Channel);
    /* Clear the old discontinuous mode channel count */
    tmpreg1 &= ~tmpreg2;
 8003c10:	ea21 0103 	bic.w	r1, r1, r3
    /* Calculate the mask to set */
    tmpreg2 = (u32)ADC_SampleTime << (3 * ADC_Channel);
    /* Set the discontinuous mode channel count */
    tmpreg1 |= tmpreg2;
 8003c14:	4311      	orrs	r1, r2
    /* Store the new register value */
    ADCx->SMPR2 = tmpreg1;
 8003c16:	6101      	str	r1, [r0, #16]
  }
  /* For Rank 1 to 6 */
  if (Rank < 7)
 8003c18:	f1bc 0f06 	cmp.w	ip, #6	; 0x6
 8003c1c:	d80c      	bhi.n	8003c38 <ADC_RegularChannelConfig+0x5c>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR3;
    /* Calculate the mask to clear */
    tmpreg2 = SQR3_SQ_Set << (5 * (Rank - 1));
 8003c1e:	eb0c 028c 	add.w	r2, ip, ip, lsl #2
 8003c22:	3a05      	subs	r2, #5
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 8003c24:	231f      	movs	r3, #31
 8003c26:	4093      	lsls	r3, r2
    /* Calculate the mask to set */
    tmpreg2 = (u32)ADC_Channel << (5 * (Rank - 1));
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 8003c28:	fa14 f202 	lsls.w	r2, r4, r2
  }
  /* For Rank 1 to 6 */
  if (Rank < 7)
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR3;
 8003c2c:	6b41      	ldr	r1, [r0, #52]
    /* Calculate the mask to clear */
    tmpreg2 = SQR3_SQ_Set << (5 * (Rank - 1));
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 8003c2e:	ea21 0103 	bic.w	r1, r1, r3
    /* Calculate the mask to set */
    tmpreg2 = (u32)ADC_Channel << (5 * (Rank - 1));
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 8003c32:	4311      	orrs	r1, r2
    /* Store the new register value */
    ADCx->SQR3 = tmpreg1;
 8003c34:	6341      	str	r1, [r0, #52]
 8003c36:	e01b      	b.n	8003c70 <ADC_RegularChannelConfig+0x94>
  }
  /* For Rank 7 to 12 */
  else if (Rank < 13)
 8003c38:	f1bc 0f0c 	cmp.w	ip, #12	; 0xc
 8003c3c:	ea4f 028c 	mov.w	r2, ip, lsl #2
 8003c40:	d80b      	bhi.n	8003c5a <ADC_RegularChannelConfig+0x7e>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR2;
    /* Calculate the mask to clear */
    tmpreg2 = SQR2_SQ_Set << (5 * (Rank - 7));
 8003c42:	4462      	add	r2, ip
 8003c44:	3a23      	subs	r2, #35
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 8003c46:	231f      	movs	r3, #31
 8003c48:	4093      	lsls	r3, r2
    /* Calculate the mask to set */
    tmpreg2 = (u32)ADC_Channel << (5 * (Rank - 7));
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 8003c4a:	fa14 f202 	lsls.w	r2, r4, r2
  }
  /* For Rank 7 to 12 */
  else if (Rank < 13)
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR2;
 8003c4e:	6b01      	ldr	r1, [r0, #48]
    /* Calculate the mask to clear */
    tmpreg2 = SQR2_SQ_Set << (5 * (Rank - 7));
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 8003c50:	ea21 0103 	bic.w	r1, r1, r3
    /* Calculate the mask to set */
    tmpreg2 = (u32)ADC_Channel << (5 * (Rank - 7));
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 8003c54:	4311      	orrs	r1, r2
    /* Store the new register value */
    ADCx->SQR2 = tmpreg1;
 8003c56:	6301      	str	r1, [r0, #48]
 8003c58:	e00a      	b.n	8003c70 <ADC_RegularChannelConfig+0x94>
  else
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR1;
    /* Calculate the mask to clear */
    tmpreg2 = SQR1_SQ_Set << (5 * (Rank - 13));
 8003c5a:	4462      	add	r2, ip
 8003c5c:	3a41      	subs	r2, #65
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 8003c5e:	231f      	movs	r3, #31
 8003c60:	4093      	lsls	r3, r2
    /* Calculate the mask to set */
    tmpreg2 = (u32)ADC_Channel << (5 * (Rank - 13));
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 8003c62:	fa14 f202 	lsls.w	r2, r4, r2
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR1;
 8003c66:	6ac1      	ldr	r1, [r0, #44]
    /* Calculate the mask to clear */
    tmpreg2 = SQR1_SQ_Set << (5 * (Rank - 13));
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 8003c68:	ea21 0103 	bic.w	r1, r1, r3
    /* Calculate the mask to set */
    tmpreg2 = (u32)ADC_Channel << (5 * (Rank - 13));
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 8003c6c:	4311      	orrs	r1, r2
    /* Store the new register value */
    ADCx->SQR1 = tmpreg1;
 8003c6e:	62c1      	str	r1, [r0, #44]
  }
}
 8003c70:	bd30      	pop	{r4, r5, pc}
 8003c72:	46c0      	nop			(mov r8, r8)

08003c74 <ADC_ExternalTrigConvCmd>:
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8003c74:	b119      	cbz	r1, 8003c7e <ADC_ExternalTrigConvCmd+0xa>
  {
    /* Enable the selected ADC conversion on external event */
    ADCx->CR2 |= CR2_EXTTRIG_Set;
 8003c76:	6883      	ldr	r3, [r0, #8]
 8003c78:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003c7c:	e002      	b.n	8003c84 <ADC_ExternalTrigConvCmd+0x10>
  }
  else
  {
    /* Disable the selected ADC conversion on external event */
    ADCx->CR2 &= CR2_EXTTRIG_Reset;
 8003c7e:	6883      	ldr	r3, [r0, #8]
 8003c80:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8003c84:	6083      	str	r3, [r0, #8]
  }
}
 8003c86:	4770      	bx	lr

08003c88 <ADC_GetConversionValue>:
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));

  /* Return the selected ADC conversion value */
  return (u16) ADCx->DR;
 8003c88:	6cc0      	ldr	r0, [r0, #76]
 8003c8a:	b280      	uxth	r0, r0
}
 8003c8c:	4770      	bx	lr
 8003c8e:	46c0      	nop			(mov r8, r8)

08003c90 <ADC_GetDualModeConversionValue>:
* Return         : The Data conversion value.
*******************************************************************************/
u32 ADC_GetDualModeConversionValue(void)
{
  /* Return the dual mode conversion value */
  return (*(vu32 *) DR_ADDRESS);
 8003c90:	4b01      	ldr	r3, [pc, #4]	(8003c98 <ADC_GetDualModeConversionValue+0x8>)
 8003c92:	6818      	ldr	r0, [r3, #0]
}
 8003c94:	4770      	bx	lr
 8003c96:	46c0      	nop			(mov r8, r8)
 8003c98:	4001244c 	.word	0x4001244c

08003c9c <ADC_AutoInjectedConvCmd>:
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8003c9c:	b119      	cbz	r1, 8003ca6 <ADC_AutoInjectedConvCmd+0xa>
  {
    /* Enable the selected ADC automatic injected group conversion */
    ADCx->CR1 |= CR1_JAUTO_Set;
 8003c9e:	6843      	ldr	r3, [r0, #4]
 8003ca0:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003ca4:	e002      	b.n	8003cac <ADC_AutoInjectedConvCmd+0x10>
  }
  else
  {
    /* Disable the selected ADC automatic injected group conversion */
    ADCx->CR1 &= CR1_JAUTO_Reset;
 8003ca6:	6843      	ldr	r3, [r0, #4]
 8003ca8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003cac:	6043      	str	r3, [r0, #4]
  }
}
 8003cae:	4770      	bx	lr

08003cb0 <ADC_InjectedDiscModeCmd>:
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8003cb0:	b119      	cbz	r1, 8003cba <ADC_InjectedDiscModeCmd+0xa>
  {
    /* Enable the selected ADC injected discontinuous mode */
    ADCx->CR1 |= CR1_JDISCEN_Set;
 8003cb2:	6843      	ldr	r3, [r0, #4]
 8003cb4:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8003cb8:	e002      	b.n	8003cc0 <ADC_InjectedDiscModeCmd+0x10>
  }
  else
  {
    /* Disable the selected ADC injected discontinuous mode */
    ADCx->CR1 &= CR1_JDISCEN_Reset;
 8003cba:	6843      	ldr	r3, [r0, #4]
 8003cbc:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003cc0:	6043      	str	r3, [r0, #4]
  }
}
 8003cc2:	4770      	bx	lr

08003cc4 <ADC_ExternalTrigInjectedConvConfig>:
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_EXT_INJEC_TRIG(ADC_ExternalTrigInjecConv));

  /* Get the old register value */
  tmpreg = ADCx->CR2;
 8003cc4:	6883      	ldr	r3, [r0, #8]
  /* Clear the old external event selection for injected group */
  tmpreg &= CR2_JEXTSEL_Reset;
 8003cc6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
  /* Set the external event selection for injected group */
  tmpreg |= ADC_ExternalTrigInjecConv;
 8003cca:	4319      	orrs	r1, r3
  /* Store the new register value */
  ADCx->CR2 = tmpreg;
 8003ccc:	6081      	str	r1, [r0, #8]
}
 8003cce:	4770      	bx	lr

08003cd0 <ADC_ExternalTrigInjectedConvCmd>:
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8003cd0:	b119      	cbz	r1, 8003cda <ADC_ExternalTrigInjectedConvCmd+0xa>
  {
    /* Enable the selected ADC external event selection for injected group */
    ADCx->CR2 |= CR2_JEXTTRIG_Set;
 8003cd2:	6883      	ldr	r3, [r0, #8]
 8003cd4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003cd8:	e002      	b.n	8003ce0 <ADC_ExternalTrigInjectedConvCmd+0x10>
  }
  else
  {
    /* Disable the selected ADC external event selection for injected group */
    ADCx->CR2 &= CR2_JEXTTRIG_Reset;
 8003cda:	6883      	ldr	r3, [r0, #8]
 8003cdc:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8003ce0:	6083      	str	r3, [r0, #8]
  }
}
 8003ce2:	4770      	bx	lr

08003ce4 <ADC_SoftwareStartInjectedConvCmd>:
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8003ce4:	b119      	cbz	r1, 8003cee <ADC_SoftwareStartInjectedConvCmd+0xa>
  {
    /* Enable the selected ADC conversion for injected group on external event and start the selected
       ADC injected conversion */
    ADCx->CR2 |= CR2_JEXTTRIG_JSWSTART_Set;
 8003ce6:	6883      	ldr	r3, [r0, #8]
 8003ce8:	f443 1302 	orr.w	r3, r3, #2129920	; 0x208000
 8003cec:	e002      	b.n	8003cf4 <ADC_SoftwareStartInjectedConvCmd+0x10>
  }
  else
  {
    /* Disable the selected ADC conversion on external event for injected group and stop the selected
       ADC injected conversion */
    ADCx->CR2 &= CR2_JEXTTRIG_JSWSTART_Reset;
 8003cee:	6883      	ldr	r3, [r0, #8]
 8003cf0:	f423 1302 	bic.w	r3, r3, #2129920	; 0x208000
 8003cf4:	6083      	str	r3, [r0, #8]
  }
}
 8003cf6:	4770      	bx	lr

08003cf8 <ADC_GetSoftwareStartInjectedConvCmdStatus>:

  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));

  /* Check the status of JSWSTART bit */
  if ((ADCx->CR2 & CR2_JSWSTART_Set) != (u32)RESET)
 8003cf8:	6880      	ldr	r0, [r0, #8]
 8003cfa:	0d40      	lsrs	r0, r0, #21
 8003cfc:	f000 0001 	and.w	r0, r0, #1	; 0x1
    bitstatus = RESET;
  }

  /* Return the JSWSTART bit status */
  return  bitstatus;
}
 8003d00:	4770      	bx	lr
 8003d02:	46c0      	nop			(mov r8, r8)

08003d04 <ADC_InjectedChannelConfig>:
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  assert_param(IS_ADC_INJECTED_RANK(Rank));
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));

  /* if ADC_Channel_10 ... ADC_Channel_17 is selected */
  if (ADC_Channel > ADC_Channel_9)
 8003d04:	2909      	cmp	r1, #9
*                       - ADC_SampleTime_239Cycles5: Sample time equal to 239.5 cycles	
* Output         : None
* Return         : None
*******************************************************************************/
void ADC_InjectedChannelConfig(ADC_TypeDef* ADCx, u8 ADC_Channel, u8 Rank, u8 ADC_SampleTime)
{
 8003d06:	b530      	push	{r4, r5, lr}
 8003d08:	468c      	mov	ip, r1
 8003d0a:	4615      	mov	r5, r2
 8003d0c:	461c      	mov	r4, r3
 8003d0e:	ea4f 0241 	mov.w	r2, r1, lsl #1
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  assert_param(IS_ADC_INJECTED_RANK(Rank));
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));

  /* if ADC_Channel_10 ... ADC_Channel_17 is selected */
  if (ADC_Channel > ADC_Channel_9)
 8003d12:	d90b      	bls.n	8003d2c <ADC_InjectedChannelConfig+0x28>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR1;
    /* Calculate the mask to clear */
    tmpreg2 = SMPR1_SMP_Set << (3*(ADC_Channel - 10));
 8003d14:	4462      	add	r2, ip
 8003d16:	3a1e      	subs	r2, #30
    /* Clear the old discontinuous mode channel count */
    tmpreg1 &= ~tmpreg2;
 8003d18:	2307      	movs	r3, #7
 8003d1a:	4093      	lsls	r3, r2
    /* Calculate the mask to set */
    tmpreg2 = (u32)ADC_SampleTime << (3*(ADC_Channel - 10));
    /* Set the discontinuous mode channel count */
    tmpreg1 |= tmpreg2;
 8003d1c:	fa14 f202 	lsls.w	r2, r4, r2

  /* if ADC_Channel_10 ... ADC_Channel_17 is selected */
  if (ADC_Channel > ADC_Channel_9)
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR1;
 8003d20:	68c1      	ldr	r1, [r0, #12]
    /* Calculate the mask to clear */
    tmpreg2 = SMPR1_SMP_Set << (3*(ADC_Channel - 10));
    /* Clear the old discontinuous mode channel count */
    tmpreg1 &= ~tmpreg2;
 8003d22:	ea21 0103 	bic.w	r1, r1, r3
    /* Calculate the mask to set */
    tmpreg2 = (u32)ADC_SampleTime << (3*(ADC_Channel - 10));
    /* Set the discontinuous mode channel count */
    tmpreg1 |= tmpreg2;
 8003d26:	4311      	orrs	r1, r2
    /* Store the new register value */
    ADCx->SMPR1 = tmpreg1;
 8003d28:	60c1      	str	r1, [r0, #12]
 8003d2a:	e009      	b.n	8003d40 <ADC_InjectedChannelConfig+0x3c>
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR2;
    /* Calculate the mask to clear */
    tmpreg2 = SMPR2_SMP_Set << (3 * ADC_Channel);
 8003d2c:	4462      	add	r2, ip
    /* Clear the old discontinuous mode channel count */
    tmpreg1 &= ~tmpreg2;
 8003d2e:	2307      	movs	r3, #7
 8003d30:	4093      	lsls	r3, r2
    /* Calculate the mask to set */
    tmpreg2 = (u32)ADC_SampleTime << (3 * ADC_Channel);
    /* Set the discontinuous mode channel count */
    tmpreg1 |= tmpreg2;
 8003d32:	fa14 f202 	lsls.w	r2, r4, r2
    ADCx->SMPR1 = tmpreg1;
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR2;
 8003d36:	6901      	ldr	r1, [r0, #16]
    /* Calculate the mask to clear */
    tmpreg2 = SMPR2_SMP_Set << (3 * ADC_Channel);
    /* Clear the old discontinuous mode channel count */
    tmpreg1 &= ~tmpreg2;
 8003d38:	ea21 0103 	bic.w	r1, r1, r3
    /* Calculate the mask to set */
    tmpreg2 = (u32)ADC_SampleTime << (3 * ADC_Channel);
    /* Set the discontinuous mode channel count */
    tmpreg1 |= tmpreg2;
 8003d3c:	4311      	orrs	r1, r2
    /* Store the new register value */
    ADCx->SMPR2 = tmpreg1;
 8003d3e:	6101      	str	r1, [r0, #16]
  }

  /* Rank configuration */
  /* Get the old register value */
  tmpreg1 = ADCx->JSQR;
 8003d40:	6b83      	ldr	r3, [r0, #56]
  /* Get JL value: Number = JL+1 */
  tmpreg3 =  (tmpreg1 & JSQR_JL_Set)>> 20;
  /* Calculate the mask to clear: ((Rank-1)+(4-JL-1)) */
  tmpreg2 = JSQR_JSQ_Set << (5 * (u8)((Rank + 3) - (tmpreg3 + 1)));
  /* Clear the old JSQx bits for the selected rank */
  tmpreg1 &= ~tmpreg2;
 8003d42:	211f      	movs	r1, #31
  /* Get the old register value */
  tmpreg1 = ADCx->JSQR;
  /* Get JL value: Number = JL+1 */
  tmpreg3 =  (tmpreg1 & JSQR_JL_Set)>> 20;
  /* Calculate the mask to clear: ((Rank-1)+(4-JL-1)) */
  tmpreg2 = JSQR_JSQ_Set << (5 * (u8)((Rank + 3) - (tmpreg3 + 1)));
 8003d44:	f403 1240 	and.w	r2, r3, #3145728	; 0x300000
 8003d48:	ea6f 5212 	mvn.w	r2, r2, lsr #20
 8003d4c:	442a      	add	r2, r5
 8003d4e:	3203      	adds	r2, #3
 8003d50:	b2d2      	uxtb	r2, r2
 8003d52:	eb02 0282 	add.w	r2, r2, r2, lsl #2
  /* Clear the old JSQx bits for the selected rank */
  tmpreg1 &= ~tmpreg2;
 8003d56:	4091      	lsls	r1, r2
  /* Calculate the mask to set: ((Rank-1)+(4-JL-1)) */
  tmpreg2 = (u32)ADC_Channel << (5 * (u8)((Rank + 3) - (tmpreg3 + 1)));
  /* Set the JSQx bits for the selected rank */
  tmpreg1 |= tmpreg2;
 8003d58:	fa0c f202 	lsl.w	r2, ip, r2
  /* Get JL value: Number = JL+1 */
  tmpreg3 =  (tmpreg1 & JSQR_JL_Set)>> 20;
  /* Calculate the mask to clear: ((Rank-1)+(4-JL-1)) */
  tmpreg2 = JSQR_JSQ_Set << (5 * (u8)((Rank + 3) - (tmpreg3 + 1)));
  /* Clear the old JSQx bits for the selected rank */
  tmpreg1 &= ~tmpreg2;
 8003d5c:	ea23 0301 	bic.w	r3, r3, r1
  /* Calculate the mask to set: ((Rank-1)+(4-JL-1)) */
  tmpreg2 = (u32)ADC_Channel << (5 * (u8)((Rank + 3) - (tmpreg3 + 1)));
  /* Set the JSQx bits for the selected rank */
  tmpreg1 |= tmpreg2;
 8003d60:	4313      	orrs	r3, r2
  /* Store the new register value */
  ADCx->JSQR = tmpreg1;
 8003d62:	6383      	str	r3, [r0, #56]
}
 8003d64:	bd30      	pop	{r4, r5, pc}
 8003d66:	46c0      	nop			(mov r8, r8)

08003d68 <ADC_InjectedSequencerLengthConfig>:
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_INJECTED_LENGTH(Length));
  
  /* Get the old register value */
  tmpreg1 = ADCx->JSQR;
 8003d68:	6b83      	ldr	r3, [r0, #56]
  /* Clear the old injected sequnence lenght JL bits */
  tmpreg1 &= JSQR_JL_Reset;
  /* Set the injected sequnence lenght JL bits */
  tmpreg2 = Length - 1; 
  tmpreg1 |= tmpreg2 << 20;
 8003d6a:	3901      	subs	r1, #1
  assert_param(IS_ADC_INJECTED_LENGTH(Length));
  
  /* Get the old register value */
  tmpreg1 = ADCx->JSQR;
  /* Clear the old injected sequnence lenght JL bits */
  tmpreg1 &= JSQR_JL_Reset;
 8003d6c:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
  /* Set the injected sequnence lenght JL bits */
  tmpreg2 = Length - 1; 
  tmpreg1 |= tmpreg2 << 20;
 8003d70:	ea43 5301 	orr.w	r3, r3, r1, lsl #20
  /* Store the new register value */
  ADCx->JSQR = tmpreg1;
 8003d74:	6383      	str	r3, [r0, #56]
}
 8003d76:	4770      	bx	lr

08003d78 <ADC_SetInjectedOffset>:
*                    This parameter must be a 12bit value.
* Output         : None
* Return         : None
*******************************************************************************/
void ADC_SetInjectedOffset(ADC_TypeDef* ADCx, u8 ADC_InjectedChannel, u16 Offset)
{
 8003d78:	b082      	sub	sp, #8
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_INJECTED_CHANNEL(ADC_InjectedChannel));
  assert_param(IS_ADC_OFFSET(Offset));  

  /* Set the selected injected channel data offset */
  *((vu32 *)((*(u32*)&ADCx) + ADC_InjectedChannel)) = (u32)Offset;
 8003d7a:	500a      	str	r2, [r1, r0]
}
 8003d7c:	b002      	add	sp, #8
 8003d7e:	4770      	bx	lr

08003d80 <ADC_GetInjectedConversionValue>:
*                       - ADC_InjectedChannel_4: Injected Channel4 selected
* Output         : None
* Return         : The Data conversion value.
*******************************************************************************/
u16 ADC_GetInjectedConversionValue(ADC_TypeDef* ADCx, u8 ADC_InjectedChannel)
{
 8003d80:	b082      	sub	sp, #8
 8003d82:	9001      	str	r0, [sp, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_INJECTED_CHANNEL(ADC_InjectedChannel));

  /* Returns the selected injected channel conversion data value */
  return (u16) (*(vu32*) (((*(u32*)&ADCx) + ADC_InjectedChannel + JDR_Offset)));
 8003d84:	3028      	adds	r0, #40
 8003d86:	5840      	ldr	r0, [r0, r1]
 8003d88:	b280      	uxth	r0, r0
}
 8003d8a:	b002      	add	sp, #8
 8003d8c:	4770      	bx	lr
 8003d8e:	46c0      	nop			(mov r8, r8)

08003d90 <ADC_AnalogWatchdogCmd>:
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_ANALOG_WATCHDOG(ADC_AnalogWatchdog));

  /* Get the old register value */
  tmpreg = ADCx->CR1;
 8003d90:	6843      	ldr	r3, [r0, #4]
  /* Clear AWDEN, AWDENJ and AWDSGL bits */
  tmpreg &= CR1_AWDMode_Reset;
 8003d92:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 8003d96:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  /* Set the analog watchdog enable mode */
  tmpreg |= ADC_AnalogWatchdog;
 8003d9a:	4319      	orrs	r1, r3
  /* Store the new register value */
  ADCx->CR1 = tmpreg;
 8003d9c:	6041      	str	r1, [r0, #4]
}
 8003d9e:	4770      	bx	lr

08003da0 <ADC_AnalogWatchdogThresholdsConfig>:
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_THRESHOLD(HighThreshold));
  assert_param(IS_ADC_THRESHOLD(LowThreshold));

  /* Set the ADCx high threshold */
  ADCx->HTR = HighThreshold;
 8003da0:	6241      	str	r1, [r0, #36]
  /* Set the ADCx low threshold */
  ADCx->LTR = LowThreshold;
 8003da2:	6282      	str	r2, [r0, #40]
}
 8003da4:	4770      	bx	lr
 8003da6:	46c0      	nop			(mov r8, r8)

08003da8 <ADC_AnalogWatchdogSingleChannelConfig>:
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_CHANNEL(ADC_Channel));

  /* Get the old register value */
  tmpreg = ADCx->CR1;
 8003da8:	6843      	ldr	r3, [r0, #4]
  /* Clear the Analog watchdog channel select bits */
  tmpreg &= CR1_AWDCH_Reset;
 8003daa:	f023 031f 	bic.w	r3, r3, #31	; 0x1f
  /* Set the Analog watchdog channel */
  tmpreg |= ADC_Channel;
 8003dae:	4319      	orrs	r1, r3
  /* Store the new register value */
  ADCx->CR1 = tmpreg;
 8003db0:	6041      	str	r1, [r0, #4]
}
 8003db2:	4770      	bx	lr

08003db4 <ADC_TempSensorVrefintCmd>:
void ADC_TempSensorVrefintCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8003db4:	b120      	cbz	r0, 8003dc0 <ADC_TempSensorVrefintCmd+0xc>
  {
    /* Enable the temperature sensor and Vrefint channel*/
    ADC1->CR2 |= CR2_TSVREFE_Set;
 8003db6:	4a05      	ldr	r2, [pc, #20]	(8003dcc <ADC_TempSensorVrefintCmd+0x18>)
 8003db8:	6893      	ldr	r3, [r2, #8]
 8003dba:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8003dbe:	e003      	b.n	8003dc8 <ADC_TempSensorVrefintCmd+0x14>
  }
  else
  {
    /* Disable the temperature sensor and Vrefint channel*/
    ADC1->CR2 &= CR2_TSVREFE_Reset;
 8003dc0:	4a02      	ldr	r2, [pc, #8]	(8003dcc <ADC_TempSensorVrefintCmd+0x18>)
 8003dc2:	6893      	ldr	r3, [r2, #8]
 8003dc4:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8003dc8:	6093      	str	r3, [r2, #8]
  }
}
 8003dca:	4770      	bx	lr
 8003dcc:	40012400 	.word	0x40012400

08003dd0 <ADC_GetFlagStatus>:
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_GET_FLAG(ADC_FLAG));

  /* Check the status of the specified ADC flag */
  if ((ADCx->SR & ADC_FLAG) != (u8)RESET)
 8003dd0:	6803      	ldr	r3, [r0, #0]
 8003dd2:	4219      	tst	r1, r3
 8003dd4:	bf0c      	ite	eq
 8003dd6:	2000      	moveq	r0, #0
 8003dd8:	2001      	movne	r0, #1
    bitstatus = RESET;
  }

  /* Return the ADC_FLAG status */
  return  bitstatus;
}
 8003dda:	4770      	bx	lr

08003ddc <ADC_ClearFlag>:
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_CLEAR_FLAG(ADC_FLAG));

  /* Clear the selected ADC flags */
  ADCx->SR = ~(u32)ADC_FLAG;
 8003ddc:	ea6f 0101 	mvn.w	r1, r1
 8003de0:	6001      	str	r1, [r0, #0]
}
 8003de2:	4770      	bx	lr

08003de4 <ADC_GetITStatus>:

  /* Get the ADC IT index */
  itmask = ADC_IT >> 8;

  /* Get the ADC_IT enable bit status */
  enablestatus = (ADCx->CR1 & (u8)ADC_IT) ;
 8003de4:	6842      	ldr	r2, [r0, #4]

  /* Check the status of the specified ADC interrupt */
  if (((ADCx->SR & itmask) != (u32)RESET) && enablestatus)
 8003de6:	6803      	ldr	r3, [r0, #0]
 8003de8:	ea13 2311 	ands.w	r3, r3, r1, lsr #8
 8003dec:	d101      	bne.n	8003df2 <ADC_GetITStatus+0xe>
 8003dee:	2000      	movs	r0, #0
 8003df0:	e004      	b.n	8003dfc <ADC_GetITStatus+0x18>
 8003df2:	b2cb      	uxtb	r3, r1
 8003df4:	4213      	tst	r3, r2
 8003df6:	bf0c      	ite	eq
 8003df8:	2000      	moveq	r0, #0
 8003dfa:	2001      	movne	r0, #1
    bitstatus = RESET;
  }

  /* Return the ADC_IT status */
  return  bitstatus;
}
 8003dfc:	4770      	bx	lr
 8003dfe:	46c0      	nop			(mov r8, r8)

08003e00 <ADC_ClearITPendingBit>:

  /* Get the ADC IT index */
  itmask = (u8)(ADC_IT >> 8);

  /* Clear the selected ADC interrupt pending bits */
  ADCx->SR = ~(u32)itmask;
 8003e00:	ea6f 2111 	mvn.w	r1, r1, lsr #8
 8003e04:	6001      	str	r1, [r0, #0]
}
 8003e06:	4770      	bx	lr

08003e08 <ADC_DeInit>:
* Input          : - ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void ADC_DeInit(ADC_TypeDef* ADCx)
{
 8003e08:	b500      	push	{lr}
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));

  switch (*(u32*)&ADCx)
 8003e0a:	4b14      	ldr	r3, [pc, #80]	(8003e5c <ADC_DeInit+0x54>)
* Input          : - ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void ADC_DeInit(ADC_TypeDef* ADCx)
{
 8003e0c:	b083      	sub	sp, #12
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));

  switch (*(u32*)&ADCx)
 8003e0e:	4298      	cmp	r0, r3
* Input          : - ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void ADC_DeInit(ADC_TypeDef* ADCx)
{
 8003e10:	9001      	str	r0, [sp, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));

  switch (*(u32*)&ADCx)
 8003e12:	d00f      	beq.n	8003e34 <ADC_DeInit+0x2c>
 8003e14:	f503 53a0 	add.w	r3, r3, #5120	; 0x1400
 8003e18:	4298      	cmp	r0, r3
 8003e1a:	d013      	beq.n	8003e44 <ADC_DeInit+0x3c>
 8003e1c:	f5a3 53c0 	sub.w	r3, r3, #6144	; 0x1800
 8003e20:	4298      	cmp	r0, r3
 8003e22:	d119      	bne.n	8003e58 <ADC_DeInit+0x50>
  {
    case ADC1_BASE:
      /* Enable ADC1 reset state */
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC1, ENABLE);
 8003e24:	f44f 7000 	mov.w	r0, #512	; 0x200
 8003e28:	2101      	movs	r1, #1
 8003e2a:	f000 ff8d 	bl	8004d48 <RCC_APB2PeriphResetCmd>
      /* Release ADC1 from reset state */
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC1, DISABLE);
 8003e2e:	f44f 7000 	mov.w	r0, #512	; 0x200
 8003e32:	e00e      	b.n	8003e52 <ADC_DeInit+0x4a>
      break;
    
    case ADC2_BASE:
      /* Enable ADC2 reset state */
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC2, ENABLE);
 8003e34:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8003e38:	2101      	movs	r1, #1
 8003e3a:	f000 ff85 	bl	8004d48 <RCC_APB2PeriphResetCmd>
      /* Release ADC2 from reset state */
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC2, DISABLE);
 8003e3e:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8003e42:	e006      	b.n	8003e52 <ADC_DeInit+0x4a>
      break;
      
    case ADC3_BASE:
      /* Enable ADC3 reset state */
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC3, ENABLE);
 8003e44:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8003e48:	2101      	movs	r1, #1
 8003e4a:	f000 ff7d 	bl	8004d48 <RCC_APB2PeriphResetCmd>
      /* Release ADC3 from reset state */
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC3, DISABLE);
 8003e4e:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8003e52:	2100      	movs	r1, #0
 8003e54:	f000 ff78 	bl	8004d48 <RCC_APB2PeriphResetCmd>
      break; 

    default:
      break;
  }
}
 8003e58:	b003      	add	sp, #12
 8003e5a:	bd00      	pop	{pc}
 8003e5c:	40012800 	.word	0x40012800

08003e60 <FLASH_SetLatency>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_LATENCY(FLASH_Latency));
  
  /* Sets the Latency value */
  FLASH->ACR &= ACR_LATENCY_Mask;
 8003e60:	4a04      	ldr	r2, [pc, #16]	(8003e74 <FLASH_SetLatency+0x14>)
 8003e62:	6813      	ldr	r3, [r2, #0]
 8003e64:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8003e68:	6013      	str	r3, [r2, #0]
  FLASH->ACR |= FLASH_Latency;
 8003e6a:	6813      	ldr	r3, [r2, #0]
 8003e6c:	4318      	orrs	r0, r3
 8003e6e:	6010      	str	r0, [r2, #0]
}
 8003e70:	4770      	bx	lr
 8003e72:	46c0      	nop			(mov r8, r8)
 8003e74:	40022000 	.word	0x40022000

08003e78 <FLASH_HalfCycleAccessCmd>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_HALFCYCLEACCESS_STATE(FLASH_HalfCycleAccess));
  
  /* Enable or disable the Half cycle access */
  FLASH->ACR &= ACR_HLFCYA_Mask;
 8003e78:	4a04      	ldr	r2, [pc, #16]	(8003e8c <FLASH_HalfCycleAccessCmd+0x14>)
 8003e7a:	6813      	ldr	r3, [r2, #0]
 8003e7c:	f023 0308 	bic.w	r3, r3, #8	; 0x8
 8003e80:	6013      	str	r3, [r2, #0]
  FLASH->ACR |= FLASH_HalfCycleAccess;
 8003e82:	6813      	ldr	r3, [r2, #0]
 8003e84:	4318      	orrs	r0, r3
 8003e86:	6010      	str	r0, [r2, #0]
}
 8003e88:	4770      	bx	lr
 8003e8a:	46c0      	nop			(mov r8, r8)
 8003e8c:	40022000 	.word	0x40022000

08003e90 <FLASH_PrefetchBufferCmd>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_PREFETCHBUFFER_STATE(FLASH_PrefetchBuffer));
  
  /* Enable or disable the Prefetch Buffer */
  FLASH->ACR &= ACR_PRFTBE_Mask;
 8003e90:	4a04      	ldr	r2, [pc, #16]	(8003ea4 <FLASH_PrefetchBufferCmd+0x14>)
 8003e92:	6813      	ldr	r3, [r2, #0]
 8003e94:	f023 0310 	bic.w	r3, r3, #16	; 0x10
 8003e98:	6013      	str	r3, [r2, #0]
  FLASH->ACR |= FLASH_PrefetchBuffer;
 8003e9a:	6813      	ldr	r3, [r2, #0]
 8003e9c:	4318      	orrs	r0, r3
 8003e9e:	6010      	str	r0, [r2, #0]
}
 8003ea0:	4770      	bx	lr
 8003ea2:	46c0      	nop			(mov r8, r8)
 8003ea4:	40022000 	.word	0x40022000

08003ea8 <FLASH_Unlock>:
* Return         : None
*******************************************************************************/
void FLASH_Unlock(void)
{
  /* Authorize the FPEC Access */
  FLASH->KEYR = FLASH_KEY1;
 8003ea8:	4b03      	ldr	r3, [pc, #12]	(8003eb8 <FLASH_Unlock+0x10>)
 8003eaa:	4a04      	ldr	r2, [pc, #16]	(8003ebc <FLASH_Unlock+0x14>)
 8003eac:	605a      	str	r2, [r3, #4]
  FLASH->KEYR = FLASH_KEY2;
 8003eae:	f102 3288 	add.w	r2, r2, #2290649224	; 0x88888888
 8003eb2:	605a      	str	r2, [r3, #4]
}
 8003eb4:	4770      	bx	lr
 8003eb6:	46c0      	nop			(mov r8, r8)
 8003eb8:	40022000 	.word	0x40022000
 8003ebc:	45670123 	.word	0x45670123

08003ec0 <FLASH_Lock>:
* Return         : None
*******************************************************************************/
void FLASH_Lock(void)
{
  /* Set the Lock Bit to lock the FPEC and the FCR */
  FLASH->CR |= CR_LOCK_Set;
 8003ec0:	4a02      	ldr	r2, [pc, #8]	(8003ecc <FLASH_Lock+0xc>)
 8003ec2:	6913      	ldr	r3, [r2, #16]
 8003ec4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003ec8:	6113      	str	r3, [r2, #16]
}
 8003eca:	4770      	bx	lr
 8003ecc:	40022000 	.word	0x40022000

08003ed0 <FLASH_GetUserOptionByte>:
*                  and RST_STDBY(Bit2).
*******************************************************************************/
u32 FLASH_GetUserOptionByte(void)
{
  /* Return the User Option Byte */
  return (u32)(FLASH->OBR >> 2);
 8003ed0:	4b01      	ldr	r3, [pc, #4]	(8003ed8 <FLASH_GetUserOptionByte+0x8>)
 8003ed2:	69d8      	ldr	r0, [r3, #28]
 8003ed4:	0880      	lsrs	r0, r0, #2
}
 8003ed6:	4770      	bx	lr
 8003ed8:	40022000 	.word	0x40022000

08003edc <FLASH_GetWriteProtectionOptionByte>:
* Return         : The FLASH Write Protection  Option Bytes Register value
*******************************************************************************/
u32 FLASH_GetWriteProtectionOptionByte(void)
{
  /* Return the Falsh write protection Register value */
  return (u32)(FLASH->WRPR);
 8003edc:	4b01      	ldr	r3, [pc, #4]	(8003ee4 <FLASH_GetWriteProtectionOptionByte+0x8>)
 8003ede:	6a18      	ldr	r0, [r3, #32]
}
 8003ee0:	4770      	bx	lr
 8003ee2:	46c0      	nop			(mov r8, r8)
 8003ee4:	40022000 	.word	0x40022000

08003ee8 <FLASH_GetReadOutProtectionStatus>:
*******************************************************************************/
FlagStatus FLASH_GetReadOutProtectionStatus(void)
{
  FlagStatus readoutstatus = RESET;

  if ((FLASH->OBR & RDPRT_Mask) != (u32)RESET)
 8003ee8:	4b02      	ldr	r3, [pc, #8]	(8003ef4 <FLASH_GetReadOutProtectionStatus+0xc>)
 8003eea:	69d8      	ldr	r0, [r3, #28]
 8003eec:	0840      	lsrs	r0, r0, #1
 8003eee:	f000 0001 	and.w	r0, r0, #1	; 0x1
  else
  {
    readoutstatus = RESET;
  }
  return readoutstatus;
}
 8003ef2:	4770      	bx	lr
 8003ef4:	40022000 	.word	0x40022000

08003ef8 <FLASH_GetPrefetchBufferStatus>:
*******************************************************************************/
FlagStatus FLASH_GetPrefetchBufferStatus(void)
{
  FlagStatus bitstatus = RESET;
  
  if ((FLASH->ACR & ACR_PRFTBS_Mask) != (u32)RESET)
 8003ef8:	4b02      	ldr	r3, [pc, #8]	(8003f04 <FLASH_GetPrefetchBufferStatus+0xc>)
 8003efa:	6818      	ldr	r0, [r3, #0]
 8003efc:	0940      	lsrs	r0, r0, #5
 8003efe:	f000 0001 	and.w	r0, r0, #1	; 0x1
  {
    bitstatus = RESET;
  }
  /* Return the new state of FLASH Prefetch Buffer Status (SET or RESET) */
  return bitstatus; 
}
 8003f02:	4770      	bx	lr
 8003f04:	40022000 	.word	0x40022000

08003f08 <FLASH_ITConfig>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_IT(FLASH_IT)); 
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if(NewState != DISABLE)
 8003f08:	b121      	cbz	r1, 8003f14 <FLASH_ITConfig+0xc>
  {
    /* Enable the interrupt sources */
    FLASH->CR |= FLASH_IT;
 8003f0a:	4a05      	ldr	r2, [pc, #20]	(8003f20 <FLASH_ITConfig+0x18>)
 8003f0c:	6913      	ldr	r3, [r2, #16]
 8003f0e:	ea40 0303 	orr.w	r3, r0, r3
 8003f12:	e003      	b.n	8003f1c <FLASH_ITConfig+0x14>
  }
  else
  {
    /* Disable the interrupt sources */
    FLASH->CR &= ~(u32)FLASH_IT;
 8003f14:	4a02      	ldr	r2, [pc, #8]	(8003f20 <FLASH_ITConfig+0x18>)
 8003f16:	6913      	ldr	r3, [r2, #16]
 8003f18:	ea23 0300 	bic.w	r3, r3, r0
 8003f1c:	6113      	str	r3, [r2, #16]
  }
}
 8003f1e:	4770      	bx	lr
 8003f20:	40022000 	.word	0x40022000

08003f24 <FLASH_GetFlagStatus>:
  FlagStatus bitstatus = RESET;

  /* Check the parameters */
  assert_param(IS_FLASH_GET_FLAG(FLASH_FLAG)) ;

  if(FLASH_FLAG == FLASH_FLAG_OPTERR) 
 8003f24:	2801      	cmp	r0, #1
 8003f26:	d104      	bne.n	8003f32 <FLASH_GetFlagStatus+0xe>
  {
    if((FLASH->OBR & FLASH_FLAG_OPTERR) != (u32)RESET)
 8003f28:	4b05      	ldr	r3, [pc, #20]	(8003f40 <FLASH_GetFlagStatus+0x1c>)
 8003f2a:	69db      	ldr	r3, [r3, #28]
 8003f2c:	f003 0001 	and.w	r0, r3, #1	; 0x1
 8003f30:	e005      	b.n	8003f3e <FLASH_GetFlagStatus+0x1a>
      bitstatus = RESET;
    }
  }
  else
  {
   if((FLASH->SR & FLASH_FLAG) != (u32)RESET)
 8003f32:	4b03      	ldr	r3, [pc, #12]	(8003f40 <FLASH_GetFlagStatus+0x1c>)
 8003f34:	68db      	ldr	r3, [r3, #12]
 8003f36:	4218      	tst	r0, r3
 8003f38:	bf0c      	ite	eq
 8003f3a:	2000      	moveq	r0, #0
 8003f3c:	2001      	movne	r0, #1
      bitstatus = RESET;
    }
  }
  /* Return the new state of FLASH_FLAG (SET or RESET) */
  return bitstatus;
}
 8003f3e:	4770      	bx	lr
 8003f40:	40022000 	.word	0x40022000

08003f44 <FLASH_ClearFlag>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_CLEAR_FLAG(FLASH_FLAG)) ;
  
  /* Clear the flags */
  FLASH->SR = FLASH_FLAG;
 8003f44:	4b01      	ldr	r3, [pc, #4]	(8003f4c <FLASH_ClearFlag+0x8>)
 8003f46:	60d8      	str	r0, [r3, #12]
}
 8003f48:	4770      	bx	lr
 8003f4a:	46c0      	nop			(mov r8, r8)
 8003f4c:	40022000 	.word	0x40022000

08003f50 <FLASH_GetStatus>:
*******************************************************************************/
FLASH_Status FLASH_GetStatus(void)
{
  FLASH_Status flashstatus = FLASH_COMPLETE;
  
  if((FLASH->SR & FLASH_FLAG_BSY) == FLASH_FLAG_BSY) 
 8003f50:	4a09      	ldr	r2, [pc, #36]	(8003f78 <FLASH_GetStatus+0x28>)
 8003f52:	68d3      	ldr	r3, [r2, #12]
 8003f54:	f013 0f01 	tst.w	r3, #1	; 0x1
 8003f58:	d001      	beq.n	8003f5e <FLASH_GetStatus+0xe>
 8003f5a:	2001      	movs	r0, #1
 8003f5c:	e00b      	b.n	8003f76 <FLASH_GetStatus+0x26>
  {
    flashstatus = FLASH_BUSY;
  }
  else 
  {  
    if(FLASH->SR & FLASH_FLAG_PGERR)
 8003f5e:	68d3      	ldr	r3, [r2, #12]
 8003f60:	f013 0f04 	tst.w	r3, #4	; 0x4
 8003f64:	d001      	beq.n	8003f6a <FLASH_GetStatus+0x1a>
 8003f66:	2002      	movs	r0, #2
 8003f68:	e005      	b.n	8003f76 <FLASH_GetStatus+0x26>
    { 
      flashstatus = FLASH_ERROR_PG;
    }
    else 
    {
      if(FLASH->SR & FLASH_FLAG_WRPRTERR)
 8003f6a:	68d3      	ldr	r3, [r2, #12]
 8003f6c:	f013 0f10 	tst.w	r3, #16	; 0x10
 8003f70:	bf14      	ite	ne
 8003f72:	2003      	movne	r0, #3
 8003f74:	2004      	moveq	r0, #4
      }
    }
  }
  /* Return the Flash Status */
  return flashstatus;
}
 8003f76:	4770      	bx	lr
 8003f78:	40022000 	.word	0x40022000

08003f7c <FLASH_WaitForLastOperation>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_WaitForLastOperation(u32 Timeout)
{ 
 8003f7c:	b510      	push	{r4, lr}
*******************************************************************************/
FLASH_Status FLASH_GetStatus(void)
{
  FLASH_Status flashstatus = FLASH_COMPLETE;
  
  if((FLASH->SR & FLASH_FLAG_BSY) == FLASH_FLAG_BSY) 
 8003f7e:	4a23      	ldr	r2, [pc, #140]	(800400c <FLASH_WaitForLastOperation+0x90>)
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_WaitForLastOperation(u32 Timeout)
{ 
 8003f80:	b082      	sub	sp, #8
*******************************************************************************/
FLASH_Status FLASH_GetStatus(void)
{
  FLASH_Status flashstatus = FLASH_COMPLETE;
  
  if((FLASH->SR & FLASH_FLAG_BSY) == FLASH_FLAG_BSY) 
 8003f82:	68d3      	ldr	r3, [r2, #12]
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_WaitForLastOperation(u32 Timeout)
{ 
 8003f84:	4601      	mov	r1, r0
*******************************************************************************/
FLASH_Status FLASH_GetStatus(void)
{
  FLASH_Status flashstatus = FLASH_COMPLETE;
  
  if((FLASH->SR & FLASH_FLAG_BSY) == FLASH_FLAG_BSY) 
 8003f86:	f013 0f01 	tst.w	r3, #1	; 0x1
 8003f8a:	d001      	beq.n	8003f90 <FLASH_WaitForLastOperation+0x14>
 8003f8c:	2001      	movs	r0, #1
 8003f8e:	e02a      	b.n	8003fe6 <FLASH_WaitForLastOperation+0x6a>
  {
    flashstatus = FLASH_BUSY;
  }
  else 
  {  
    if(FLASH->SR & FLASH_FLAG_PGERR)
 8003f90:	68d3      	ldr	r3, [r2, #12]
 8003f92:	f013 0f04 	tst.w	r3, #4	; 0x4
 8003f96:	d001      	beq.n	8003f9c <FLASH_WaitForLastOperation+0x20>
 8003f98:	2002      	movs	r0, #2
 8003f9a:	e024      	b.n	8003fe6 <FLASH_WaitForLastOperation+0x6a>
    { 
      flashstatus = FLASH_ERROR_PG;
    }
    else 
    {
      if(FLASH->SR & FLASH_FLAG_WRPRTERR)
 8003f9c:	68d3      	ldr	r3, [r2, #12]
 8003f9e:	f013 0f10 	tst.w	r3, #16	; 0x10
 8003fa2:	bf14      	ite	ne
 8003fa4:	2003      	movne	r0, #3
 8003fa6:	2004      	moveq	r0, #4
 8003fa8:	e01d      	b.n	8003fe6 <FLASH_WaitForLastOperation+0x6a>
* Output         : None
* Return         : None
*******************************************************************************/
static void delay(void)
{
  vu32 i = 0;
 8003faa:	9401      	str	r4, [sp, #4]

  for(i = 0xFF; i != 0; i--)
 8003fac:	f8cd c004 	str.w	ip, [sp, #4]
 8003fb0:	e002      	b.n	8003fb8 <FLASH_WaitForLastOperation+0x3c>
 8003fb2:	9b01      	ldr	r3, [sp, #4]
 8003fb4:	3b01      	subs	r3, #1
 8003fb6:	9301      	str	r3, [sp, #4]
 8003fb8:	9b01      	ldr	r3, [sp, #4]
 8003fba:	2b00      	cmp	r3, #0
 8003fbc:	d1f9      	bne.n	8003fb2 <FLASH_WaitForLastOperation+0x36>
*******************************************************************************/
FLASH_Status FLASH_GetStatus(void)
{
  FLASH_Status flashstatus = FLASH_COMPLETE;
  
  if((FLASH->SR & FLASH_FLAG_BSY) == FLASH_FLAG_BSY) 
 8003fbe:	68d3      	ldr	r3, [r2, #12]
 8003fc0:	f013 0f01 	tst.w	r3, #1	; 0x1
 8003fc4:	d001      	beq.n	8003fca <FLASH_WaitForLastOperation+0x4e>
 8003fc6:	2001      	movs	r0, #1
 8003fc8:	e00b      	b.n	8003fe2 <FLASH_WaitForLastOperation+0x66>
  {
    flashstatus = FLASH_BUSY;
  }
  else 
  {  
    if(FLASH->SR & FLASH_FLAG_PGERR)
 8003fca:	68d3      	ldr	r3, [r2, #12]
 8003fcc:	f013 0f04 	tst.w	r3, #4	; 0x4
 8003fd0:	d001      	beq.n	8003fd6 <FLASH_WaitForLastOperation+0x5a>
 8003fd2:	2002      	movs	r0, #2
 8003fd4:	e005      	b.n	8003fe2 <FLASH_WaitForLastOperation+0x66>
    { 
      flashstatus = FLASH_ERROR_PG;
    }
    else 
    {
      if(FLASH->SR & FLASH_FLAG_WRPRTERR)
 8003fd6:	68d3      	ldr	r3, [r2, #12]
 8003fd8:	f013 0f10 	tst.w	r3, #16	; 0x10
 8003fdc:	bf14      	ite	ne
 8003fde:	2003      	movne	r0, #3
 8003fe0:	2004      	moveq	r0, #4
  /* Wait for a Flash operation to complete or a TIMEOUT to occur */
  while((status == FLASH_BUSY) && (Timeout != 0x00))
  {
    delay();
    status = FLASH_GetStatus();
    Timeout--;
 8003fe2:	3901      	subs	r1, #1
 8003fe4:	e003      	b.n	8003fee <FLASH_WaitForLastOperation+0x72>
*******************************************************************************/
FLASH_Status FLASH_GetStatus(void)
{
  FLASH_Status flashstatus = FLASH_COMPLETE;
  
  if((FLASH->SR & FLASH_FLAG_BSY) == FLASH_FLAG_BSY) 
 8003fe6:	4a09      	ldr	r2, [pc, #36]	(800400c <FLASH_WaitForLastOperation+0x90>)
* Output         : None
* Return         : None
*******************************************************************************/
static void delay(void)
{
  vu32 i = 0;
 8003fe8:	2400      	movs	r4, #0

  for(i = 0xFF; i != 0; i--)
 8003fea:	f04f 0cff 	mov.w	ip, #255	; 0xff
   
  /* Check for the Flash Status */
  status = FLASH_GetStatus();

  /* Wait for a Flash operation to complete or a TIMEOUT to occur */
  while((status == FLASH_BUSY) && (Timeout != 0x00))
 8003fee:	1e0b      	subs	r3, r1, #0
 8003ff0:	bf18      	it	ne
 8003ff2:	2301      	movne	r3, #1
 8003ff4:	2801      	cmp	r0, #1
 8003ff6:	bf14      	ite	ne
 8003ff8:	2300      	movne	r3, #0
 8003ffa:	f003 0301 	andeq.w	r3, r3, #1	; 0x1
 8003ffe:	2b00      	cmp	r3, #0
 8004000:	d1d3      	bne.n	8003faa <FLASH_WaitForLastOperation+0x2e>
    delay();
    status = FLASH_GetStatus();
    Timeout--;
  }

  if(Timeout == 0x00 )
 8004002:	2900      	cmp	r1, #0
 8004004:	bf08      	it	eq
 8004006:	2005      	moveq	r0, #5
    status = FLASH_TIMEOUT;
  }

  /* Return the operation status */
  return status;
}
 8004008:	b002      	add	sp, #8
 800400a:	bd10      	pop	{r4, pc}
 800400c:	40022000 	.word	0x40022000

08004010 <FLASH_UserOptionByteConfig>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_UserOptionByteConfig(u16 OB_IWDG, u16 OB_STOP, u16 OB_STDBY)
{
 8004010:	b5f0      	push	{r4, r5, r6, r7, lr}
  assert_param(IS_OB_IWDG_SOURCE(OB_IWDG));
  assert_param(IS_OB_STOP_SOURCE(OB_STOP));
  assert_param(IS_OB_STDBY_SOURCE(OB_STDBY));

  /* Authorize the small information block programming */
  FLASH->OPTKEYR = FLASH_KEY1;
 8004012:	4b13      	ldr	r3, [pc, #76]	(8004060 <FLASH_UserOptionByteConfig+0x50>)
 8004014:	4c13      	ldr	r4, [pc, #76]	(8004064 <FLASH_UserOptionByteConfig+0x54>)
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_UserOptionByteConfig(u16 OB_IWDG, u16 OB_STOP, u16 OB_STDBY)
{
 8004016:	b081      	sub	sp, #4
  assert_param(IS_OB_IWDG_SOURCE(OB_IWDG));
  assert_param(IS_OB_STOP_SOURCE(OB_STOP));
  assert_param(IS_OB_STDBY_SOURCE(OB_STDBY));

  /* Authorize the small information block programming */
  FLASH->OPTKEYR = FLASH_KEY1;
 8004018:	60a3      	str	r3, [r4, #8]
  FLASH->OPTKEYR = FLASH_KEY2;
 800401a:	f103 3388 	add.w	r3, r3, #2290649224	; 0x88888888
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_UserOptionByteConfig(u16 OB_IWDG, u16 OB_STOP, u16 OB_STDBY)
{
 800401e:	4605      	mov	r5, r0
  assert_param(IS_OB_STOP_SOURCE(OB_STOP));
  assert_param(IS_OB_STDBY_SOURCE(OB_STDBY));

  /* Authorize the small information block programming */
  FLASH->OPTKEYR = FLASH_KEY1;
  FLASH->OPTKEYR = FLASH_KEY2;
 8004020:	60a3      	str	r3, [r4, #8]
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 8004022:	200f      	movs	r0, #15
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_UserOptionByteConfig(u16 OB_IWDG, u16 OB_STOP, u16 OB_STDBY)
{
 8004024:	460e      	mov	r6, r1
 8004026:	4617      	mov	r7, r2
  /* Authorize the small information block programming */
  FLASH->OPTKEYR = FLASH_KEY1;
  FLASH->OPTKEYR = FLASH_KEY2;
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 8004028:	f7ff ffa8 	bl	8003f7c <FLASH_WaitForLastOperation>
  
  if(status == FLASH_COMPLETE)
 800402c:	2804      	cmp	r0, #4
 800402e:	d115      	bne.n	800405c <FLASH_UserOptionByteConfig+0x4c>
  {  
    /* Enable the Option Bytes Programming operation */
    FLASH->CR |= CR_OPTPG_Set; 
 8004030:	6923      	ldr	r3, [r4, #16]
           
    OB->USER = ( OB_IWDG | OB_STOP |OB_STDBY) | (u16)0xF8; 
 8004032:	4a0d      	ldr	r2, [pc, #52]	(8004068 <FLASH_UserOptionByteConfig+0x58>)
  status = FLASH_WaitForLastOperation(ProgramTimeout);
  
  if(status == FLASH_COMPLETE)
  {  
    /* Enable the Option Bytes Programming operation */
    FLASH->CR |= CR_OPTPG_Set; 
 8004034:	f043 0310 	orr.w	r3, r3, #16	; 0x10
 8004038:	6123      	str	r3, [r4, #16]
           
    OB->USER = ( OB_IWDG | OB_STOP |OB_STDBY) | (u16)0xF8; 
 800403a:	f045 03f8 	orr.w	r3, r5, #248	; 0xf8
 800403e:	ea46 0303 	orr.w	r3, r6, r3
 8004042:	ea47 0303 	orr.w	r3, r7, r3
 8004046:	8053      	strh	r3, [r2, #2]
  
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 8004048:	200f      	movs	r0, #15
 800404a:	f7ff ff97 	bl	8003f7c <FLASH_WaitForLastOperation>

    if(status != FLASH_BUSY)
 800404e:	2801      	cmp	r0, #1
    {
      /* if the program operation is completed, disable the OPTPG Bit */
      FLASH->CR &= CR_OPTPG_Reset;
 8004050:	bf1f      	itttt	ne
 8004052:	6922      	ldrne	r2, [r4, #16]
 8004054:	f641 73ef 	movwne	r3, #8175	; 0x1fef
 8004058:	4013      	andne	r3, r2
 800405a:	6123      	strne	r3, [r4, #16]
    }
  }    
  /* Return the Option Byte program Status */
  return status;
}
 800405c:	b001      	add	sp, #4
 800405e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004060:	45670123 	.word	0x45670123
 8004064:	40022000 	.word	0x40022000
 8004068:	1ffff800 	.word	0x1ffff800

0800406c <FLASH_ReadOutProtection>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_ReadOutProtection(FunctionalState NewState)
{
 800406c:	b530      	push	{r4, r5, lr}
 800406e:	4605      	mov	r5, r0
 8004070:	b081      	sub	sp, #4
  FLASH_Status status = FLASH_COMPLETE;

  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  status = FLASH_WaitForLastOperation(EraseTimeout);
 8004072:	f640 70ff 	movw	r0, #4095	; 0xfff
 8004076:	f7ff ff81 	bl	8003f7c <FLASH_WaitForLastOperation>

  if(status == FLASH_COMPLETE)
 800407a:	2804      	cmp	r0, #4
 800407c:	d13c      	bne.n	80040f8 <FLASH_ReadOutProtection+0x8c>
  {
    /* Authorizes the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 800407e:	4c1f      	ldr	r4, [pc, #124]	(80040fc <FLASH_ReadOutProtection+0x90>)
 8004080:	4b1f      	ldr	r3, [pc, #124]	(8004100 <FLASH_ReadOutProtection+0x94>)

    FLASH->CR |= CR_OPTER_Set;
    FLASH->CR |= CR_STRT_Set;

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 8004082:	f500 607e 	add.w	r0, r0, #4064	; 0xfe0
  status = FLASH_WaitForLastOperation(EraseTimeout);

  if(status == FLASH_COMPLETE)
  {
    /* Authorizes the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 8004086:	60a3      	str	r3, [r4, #8]
    FLASH->OPTKEYR = FLASH_KEY2;
 8004088:	f103 3388 	add.w	r3, r3, #2290649224	; 0x88888888
 800408c:	60a3      	str	r3, [r4, #8]

    FLASH->CR |= CR_OPTER_Set;
 800408e:	6923      	ldr	r3, [r4, #16]
    FLASH->CR |= CR_STRT_Set;

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 8004090:	301b      	adds	r0, #27
  {
    /* Authorizes the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
    FLASH->OPTKEYR = FLASH_KEY2;

    FLASH->CR |= CR_OPTER_Set;
 8004092:	f043 0320 	orr.w	r3, r3, #32	; 0x20
 8004096:	6123      	str	r3, [r4, #16]
    FLASH->CR |= CR_STRT_Set;
 8004098:	6923      	ldr	r3, [r4, #16]
 800409a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800409e:	6123      	str	r3, [r4, #16]

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 80040a0:	f7ff ff6c 	bl	8003f7c <FLASH_WaitForLastOperation>

    if(status == FLASH_COMPLETE)
 80040a4:	2804      	cmp	r0, #4
 80040a6:	d120      	bne.n	80040ea <FLASH_ReadOutProtection+0x7e>
    {
      /* if the erase operation is completed, disable the OPTER Bit */
      FLASH->CR &= CR_OPTER_Reset;
 80040a8:	6923      	ldr	r3, [r4, #16]
 80040aa:	f641 72df 	movw	r2, #8159	; 0x1fdf
 80040ae:	ea03 0202 	and.w	r2, r3, r2
 80040b2:	6122      	str	r2, [r4, #16]

      /* Enable the Option Bytes Programming operation */
      FLASH->CR |= CR_OPTPG_Set; 
 80040b4:	6923      	ldr	r3, [r4, #16]
 80040b6:	f043 0310 	orr.w	r3, r3, #16	; 0x10
 80040ba:	6123      	str	r3, [r4, #16]

      if(NewState != DISABLE)
 80040bc:	b11d      	cbz	r5, 80040c6 <FLASH_ReadOutProtection+0x5a>
      {
        OB->RDP = 0x00;
 80040be:	4b11      	ldr	r3, [pc, #68]	(8004104 <FLASH_ReadOutProtection+0x98>)
 80040c0:	f04f 0200 	mov.w	r2, #0	; 0x0
 80040c4:	e002      	b.n	80040cc <FLASH_ReadOutProtection+0x60>
      }
      else
      {
        OB->RDP = RDP_Key;  
 80040c6:	4b0f      	ldr	r3, [pc, #60]	(8004104 <FLASH_ReadOutProtection+0x98>)
 80040c8:	f04f 02a5 	mov.w	r2, #165	; 0xa5
 80040cc:	801a      	strh	r2, [r3, #0]
      }

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(EraseTimeout); 
 80040ce:	f640 70ff 	movw	r0, #4095	; 0xfff
 80040d2:	f7ff ff53 	bl	8003f7c <FLASH_WaitForLastOperation>
    
      if(status != FLASH_BUSY)
 80040d6:	2801      	cmp	r0, #1
 80040d8:	d00e      	beq.n	80040f8 <FLASH_ReadOutProtection+0x8c>
      {
        /* if the program operation is completed, disable the OPTPG Bit */
        FLASH->CR &= CR_OPTPG_Reset;
 80040da:	4908      	ldr	r1, [pc, #32]	(80040fc <FLASH_ReadOutProtection+0x90>)
 80040dc:	f641 73ef 	movw	r3, #8175	; 0x1fef
 80040e0:	690a      	ldr	r2, [r1, #16]
 80040e2:	ea02 0303 	and.w	r3, r2, r3
 80040e6:	610b      	str	r3, [r1, #16]
 80040e8:	e006      	b.n	80040f8 <FLASH_ReadOutProtection+0x8c>
      }
    }
    else 
    {
      if(status != FLASH_BUSY)
 80040ea:	2801      	cmp	r0, #1
      {
        /* Disable the OPTER Bit */
        FLASH->CR &= CR_OPTER_Reset;
 80040ec:	bf1f      	itttt	ne
 80040ee:	6922      	ldrne	r2, [r4, #16]
 80040f0:	f641 73df 	movwne	r3, #8159	; 0x1fdf
 80040f4:	4013      	andne	r3, r2
 80040f6:	6123      	strne	r3, [r4, #16]
      }
    }
  }
  /* Return the protection operation Status */
  return status;      
}
 80040f8:	b001      	add	sp, #4
 80040fa:	bd30      	pop	{r4, r5, pc}
 80040fc:	40022000 	.word	0x40022000
 8004100:	45670123 	.word	0x45670123
 8004104:	1ffff800 	.word	0x1ffff800

08004108 <FLASH_EnableWriteProtection>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_EnableWriteProtection(u32 FLASH_Pages)
{
 8004108:	b510      	push	{r4, lr}
 800410a:	4604      	mov	r4, r0
  WRP1_Data = (vu16)((FLASH_Pages & WRP1_Mask) >> 8);
  WRP2_Data = (vu16)((FLASH_Pages & WRP2_Mask) >> 16);
  WRP3_Data = (vu16)((FLASH_Pages & WRP3_Mask) >> 24);
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 800410c:	200f      	movs	r0, #15
 800410e:	f7ff ff35 	bl	8003f7c <FLASH_WaitForLastOperation>
  
  if(status == FLASH_COMPLETE)
 8004112:	2804      	cmp	r0, #4
 8004114:	d150      	bne.n	80041b8 <FLASH_EnableWriteProtection+0xb0>
  {
    /* Authorizes the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 8004116:	4a29      	ldr	r2, [pc, #164]	(80041bc <FLASH_EnableWriteProtection+0xb4>)
 8004118:	4b29      	ldr	r3, [pc, #164]	(80041c0 <FLASH_EnableWriteProtection+0xb8>)
  FLASH_Status status = FLASH_COMPLETE;
  
  /* Check the parameters */
  assert_param(IS_FLASH_WRPROT_PAGE(FLASH_Pages));
  
  FLASH_Pages = (u32)(~FLASH_Pages);
 800411a:	ea6f 0404 	mvn.w	r4, r4
  status = FLASH_WaitForLastOperation(ProgramTimeout);
  
  if(status == FLASH_COMPLETE)
  {
    /* Authorizes the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 800411e:	6093      	str	r3, [r2, #8]
    FLASH->OPTKEYR = FLASH_KEY2;
 8004120:	f103 3388 	add.w	r3, r3, #2290649224	; 0x88888888
 8004124:	6093      	str	r3, [r2, #8]
    FLASH->CR |= CR_OPTPG_Set;
 8004126:	6913      	ldr	r3, [r2, #16]
  
  /* Check the parameters */
  assert_param(IS_FLASH_WRPROT_PAGE(FLASH_Pages));
  
  FLASH_Pages = (u32)(~FLASH_Pages);
  WRP0_Data = (vu16)(FLASH_Pages & WRP0_Mask);
 8004128:	b2e1      	uxtb	r1, r4
  if(status == FLASH_COMPLETE)
  {
    /* Authorizes the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
    FLASH->OPTKEYR = FLASH_KEY2;
    FLASH->CR |= CR_OPTPG_Set;
 800412a:	f043 0310 	orr.w	r3, r3, #16	; 0x10

    if(WRP0_Data != 0xFF)
 800412e:	29ff      	cmp	r1, #255
  if(status == FLASH_COMPLETE)
  {
    /* Authorizes the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
    FLASH->OPTKEYR = FLASH_KEY2;
    FLASH->CR |= CR_OPTPG_Set;
 8004130:	6113      	str	r3, [r2, #16]

    if(WRP0_Data != 0xFF)
 8004132:	d004      	beq.n	800413e <FLASH_EnableWriteProtection+0x36>
    {
      OB->WRP0 = WRP0_Data;
 8004134:	4b23      	ldr	r3, [pc, #140]	(80041c4 <FLASH_EnableWriteProtection+0xbc>)
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 8004136:	200f      	movs	r0, #15
    FLASH->OPTKEYR = FLASH_KEY2;
    FLASH->CR |= CR_OPTPG_Set;

    if(WRP0_Data != 0xFF)
    {
      OB->WRP0 = WRP0_Data;
 8004138:	8119      	strh	r1, [r3, #8]
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 800413a:	f7ff ff1f 	bl	8003f7c <FLASH_WaitForLastOperation>
  /* Check the parameters */
  assert_param(IS_FLASH_WRPROT_PAGE(FLASH_Pages));
  
  FLASH_Pages = (u32)(~FLASH_Pages);
  WRP0_Data = (vu16)(FLASH_Pages & WRP0_Mask);
  WRP1_Data = (vu16)((FLASH_Pages & WRP1_Mask) >> 8);
 800413e:	f404 437f 	and.w	r3, r4, #65280	; 0xff00
 8004142:	0a1a      	lsrs	r2, r3, #8
      OB->WRP0 = WRP0_Data;
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
    }
    if((status == FLASH_COMPLETE) && (WRP1_Data != 0xFF))
 8004144:	f1b2 03ff 	subs.w	r3, r2, #255	; 0xff
 8004148:	bf18      	it	ne
 800414a:	2301      	movne	r3, #1
 800414c:	2804      	cmp	r0, #4
 800414e:	bf14      	ite	ne
 8004150:	2300      	movne	r3, #0
 8004152:	f003 0301 	andeq.w	r3, r3, #1	; 0x1
 8004156:	b123      	cbz	r3, 8004162 <FLASH_EnableWriteProtection+0x5a>
    {
      OB->WRP1 = WRP1_Data;
 8004158:	4b1a      	ldr	r3, [pc, #104]	(80041c4 <FLASH_EnableWriteProtection+0xbc>)
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 800415a:	200f      	movs	r0, #15
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
    }
    if((status == FLASH_COMPLETE) && (WRP1_Data != 0xFF))
    {
      OB->WRP1 = WRP1_Data;
 800415c:	815a      	strh	r2, [r3, #10]
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 800415e:	f7ff ff0d 	bl	8003f7c <FLASH_WaitForLastOperation>
  assert_param(IS_FLASH_WRPROT_PAGE(FLASH_Pages));
  
  FLASH_Pages = (u32)(~FLASH_Pages);
  WRP0_Data = (vu16)(FLASH_Pages & WRP0_Mask);
  WRP1_Data = (vu16)((FLASH_Pages & WRP1_Mask) >> 8);
  WRP2_Data = (vu16)((FLASH_Pages & WRP2_Mask) >> 16);
 8004162:	f404 037f 	and.w	r3, r4, #16711680	; 0xff0000
 8004166:	0c1a      	lsrs	r2, r3, #16
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
    }

    if((status == FLASH_COMPLETE) && (WRP2_Data != 0xFF))
 8004168:	f1b2 03ff 	subs.w	r3, r2, #255	; 0xff
 800416c:	bf18      	it	ne
 800416e:	2301      	movne	r3, #1
 8004170:	2804      	cmp	r0, #4
 8004172:	bf14      	ite	ne
 8004174:	2300      	movne	r3, #0
 8004176:	f003 0301 	andeq.w	r3, r3, #1	; 0x1
 800417a:	b123      	cbz	r3, 8004186 <FLASH_EnableWriteProtection+0x7e>
    {
      OB->WRP2 = WRP2_Data;
 800417c:	4b11      	ldr	r3, [pc, #68]	(80041c4 <FLASH_EnableWriteProtection+0xbc>)
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 800417e:	200f      	movs	r0, #15
      status = FLASH_WaitForLastOperation(ProgramTimeout);
    }

    if((status == FLASH_COMPLETE) && (WRP2_Data != 0xFF))
    {
      OB->WRP2 = WRP2_Data;
 8004180:	819a      	strh	r2, [r3, #12]
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 8004182:	f7ff fefb 	bl	8003f7c <FLASH_WaitForLastOperation>
  
  FLASH_Pages = (u32)(~FLASH_Pages);
  WRP0_Data = (vu16)(FLASH_Pages & WRP0_Mask);
  WRP1_Data = (vu16)((FLASH_Pages & WRP1_Mask) >> 8);
  WRP2_Data = (vu16)((FLASH_Pages & WRP2_Mask) >> 16);
  WRP3_Data = (vu16)((FLASH_Pages & WRP3_Mask) >> 24);
 8004186:	0e22      	lsrs	r2, r4, #24
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
    }
    
    if((status == FLASH_COMPLETE)&& (WRP3_Data != 0xFF))
 8004188:	f1b2 03ff 	subs.w	r3, r2, #255	; 0xff
 800418c:	bf18      	it	ne
 800418e:	2301      	movne	r3, #1
 8004190:	2804      	cmp	r0, #4
 8004192:	bf14      	ite	ne
 8004194:	2300      	movne	r3, #0
 8004196:	f003 0301 	andeq.w	r3, r3, #1	; 0x1
 800419a:	b123      	cbz	r3, 80041a6 <FLASH_EnableWriteProtection+0x9e>
    {
      OB->WRP3 = WRP3_Data;
 800419c:	4b09      	ldr	r3, [pc, #36]	(80041c4 <FLASH_EnableWriteProtection+0xbc>)
     
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 800419e:	200f      	movs	r0, #15
      status = FLASH_WaitForLastOperation(ProgramTimeout);
    }
    
    if((status == FLASH_COMPLETE)&& (WRP3_Data != 0xFF))
    {
      OB->WRP3 = WRP3_Data;
 80041a0:	81da      	strh	r2, [r3, #14]
     
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 80041a2:	f7ff feeb 	bl	8003f7c <FLASH_WaitForLastOperation>
    }
          
    if(status != FLASH_BUSY)
 80041a6:	2801      	cmp	r0, #1
    {
      /* if the program operation is completed, disable the OPTPG Bit */
      FLASH->CR &= CR_OPTPG_Reset;
 80041a8:	bf1f      	itttt	ne
 80041aa:	4904      	ldrne	r1, [pc, #16]	(80041bc <FLASH_EnableWriteProtection+0xb4>)
 80041ac:	f641 73ef 	movwne	r3, #8175	; 0x1fef
 80041b0:	690a      	ldrne	r2, [r1, #16]
 80041b2:	4013      	andne	r3, r2
 80041b4:	bf18      	it	ne
 80041b6:	610b      	strne	r3, [r1, #16]
    }
  } 
  /* Return the write protection operation Status */
  return status;       
}
 80041b8:	bd10      	pop	{r4, pc}
 80041ba:	46c0      	nop			(mov r8, r8)
 80041bc:	40022000 	.word	0x40022000
 80041c0:	45670123 	.word	0x45670123
 80041c4:	1ffff800 	.word	0x1ffff800

080041c8 <FLASH_ProgramOptionByteData>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT. 
*******************************************************************************/
FLASH_Status FLASH_ProgramOptionByteData(u32 Address, u8 Data)
{
 80041c8:	b570      	push	{r4, r5, r6, lr}
 80041ca:	4606      	mov	r6, r0
  FLASH_Status status = FLASH_COMPLETE;

  /* Check the parameters */
  assert_param(IS_OB_DATA_ADDRESS(Address));

  status = FLASH_WaitForLastOperation(ProgramTimeout);
 80041cc:	200f      	movs	r0, #15
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT. 
*******************************************************************************/
FLASH_Status FLASH_ProgramOptionByteData(u32 Address, u8 Data)
{
 80041ce:	460d      	mov	r5, r1
  FLASH_Status status = FLASH_COMPLETE;

  /* Check the parameters */
  assert_param(IS_OB_DATA_ADDRESS(Address));

  status = FLASH_WaitForLastOperation(ProgramTimeout);
 80041d0:	f7ff fed4 	bl	8003f7c <FLASH_WaitForLastOperation>

  if(status == FLASH_COMPLETE)
 80041d4:	2804      	cmp	r0, #4
 80041d6:	d114      	bne.n	8004202 <FLASH_ProgramOptionByteData+0x3a>
  {
    /* Authorize the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 80041d8:	4c0a      	ldr	r4, [pc, #40]	(8004204 <FLASH_ProgramOptionByteData+0x3c>)
 80041da:	4b0b      	ldr	r3, [pc, #44]	(8004208 <FLASH_ProgramOptionByteData+0x40>)
    /* Enables the Option Bytes Programming operation */
    FLASH->CR |= CR_OPTPG_Set; 
    *(vu16*)Address = Data;
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 80041dc:	200f      	movs	r0, #15
  status = FLASH_WaitForLastOperation(ProgramTimeout);

  if(status == FLASH_COMPLETE)
  {
    /* Authorize the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 80041de:	60a3      	str	r3, [r4, #8]
    FLASH->OPTKEYR = FLASH_KEY2;
 80041e0:	f103 3388 	add.w	r3, r3, #2290649224	; 0x88888888
 80041e4:	60a3      	str	r3, [r4, #8]

    /* Enables the Option Bytes Programming operation */
    FLASH->CR |= CR_OPTPG_Set; 
 80041e6:	6923      	ldr	r3, [r4, #16]
 80041e8:	f043 0310 	orr.w	r3, r3, #16	; 0x10
 80041ec:	6123      	str	r3, [r4, #16]
    *(vu16*)Address = Data;
 80041ee:	8035      	strh	r5, [r6, #0]
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 80041f0:	f7ff fec4 	bl	8003f7c <FLASH_WaitForLastOperation>

    if(status != FLASH_BUSY)
 80041f4:	2801      	cmp	r0, #1
    {
      /* if the program operation is completed, disable the OPTPG Bit */
      FLASH->CR &= CR_OPTPG_Reset;
 80041f6:	bf1f      	itttt	ne
 80041f8:	6922      	ldrne	r2, [r4, #16]
 80041fa:	f641 73ef 	movwne	r3, #8175	; 0x1fef
 80041fe:	4013      	andne	r3, r2
 8004200:	6123      	strne	r3, [r4, #16]
    }
  }    
  /* Return the Option Byte Data Program Status */
  return status;      
}
 8004202:	bd70      	pop	{r4, r5, r6, pc}
 8004204:	40022000 	.word	0x40022000
 8004208:	45670123 	.word	0x45670123

0800420c <FLASH_ProgramHalfWord>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT. 
*******************************************************************************/
FLASH_Status FLASH_ProgramHalfWord(u32 Address, u16 Data)
{
 800420c:	b570      	push	{r4, r5, r6, lr}
 800420e:	4606      	mov	r6, r0

  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 8004210:	200f      	movs	r0, #15
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT. 
*******************************************************************************/
FLASH_Status FLASH_ProgramHalfWord(u32 Address, u16 Data)
{
 8004212:	460d      	mov	r5, r1

  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 8004214:	f7ff feb2 	bl	8003f7c <FLASH_WaitForLastOperation>
  
  if(status == FLASH_COMPLETE)
 8004218:	2804      	cmp	r0, #4
 800421a:	d10f      	bne.n	800423c <FLASH_ProgramHalfWord+0x30>
  {
    /* if the previous operation is completed, proceed to program the new data */
    FLASH->CR |= CR_PG_Set;
 800421c:	4c08      	ldr	r4, [pc, #32]	(8004240 <FLASH_ProgramHalfWord+0x34>)
  
    *(vu16*)Address = Data;
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 800421e:	200f      	movs	r0, #15
  status = FLASH_WaitForLastOperation(ProgramTimeout);
  
  if(status == FLASH_COMPLETE)
  {
    /* if the previous operation is completed, proceed to program the new data */
    FLASH->CR |= CR_PG_Set;
 8004220:	6923      	ldr	r3, [r4, #16]
 8004222:	f043 0301 	orr.w	r3, r3, #1	; 0x1
 8004226:	6123      	str	r3, [r4, #16]
  
    *(vu16*)Address = Data;
 8004228:	8035      	strh	r5, [r6, #0]
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 800422a:	f7ff fea7 	bl	8003f7c <FLASH_WaitForLastOperation>

    if(status != FLASH_BUSY)
 800422e:	2801      	cmp	r0, #1
    {
      /* if the program operation is completed, disable the PG Bit */
      FLASH->CR &= CR_PG_Reset;
 8004230:	bf1f      	itttt	ne
 8004232:	6922      	ldrne	r2, [r4, #16]
 8004234:	f641 73fe 	movwne	r3, #8190	; 0x1ffe
 8004238:	4013      	andne	r3, r2
 800423a:	6123      	strne	r3, [r4, #16]
    }
  } 
  /* Return the Program Status */
  return status;
}
 800423c:	bd70      	pop	{r4, r5, r6, pc}
 800423e:	46c0      	nop			(mov r8, r8)
 8004240:	40022000 	.word	0x40022000

08004244 <FLASH_ProgramWord>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT. 
*******************************************************************************/
FLASH_Status FLASH_ProgramWord(u32 Address, u32 Data)
{
 8004244:	b570      	push	{r4, r5, r6, lr}
 8004246:	4606      	mov	r6, r0

  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 8004248:	200f      	movs	r0, #15
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT. 
*******************************************************************************/
FLASH_Status FLASH_ProgramWord(u32 Address, u32 Data)
{
 800424a:	460d      	mov	r5, r1

  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 800424c:	f7ff fe96 	bl	8003f7c <FLASH_WaitForLastOperation>
  
  if(status == FLASH_COMPLETE)
 8004250:	2804      	cmp	r0, #4
 8004252:	d117      	bne.n	8004284 <FLASH_ProgramWord+0x40>
  {
    /* if the previous operation is completed, proceed to program the new first 
    half word */
    FLASH->CR |= CR_PG_Set;
 8004254:	4c0c      	ldr	r4, [pc, #48]	(8004288 <FLASH_ProgramWord+0x44>)
  
    *(vu16*)Address = (u16)Data;

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 8004256:	200f      	movs	r0, #15
  
  if(status == FLASH_COMPLETE)
  {
    /* if the previous operation is completed, proceed to program the new first 
    half word */
    FLASH->CR |= CR_PG_Set;
 8004258:	6923      	ldr	r3, [r4, #16]
 800425a:	f043 0301 	orr.w	r3, r3, #1	; 0x1
 800425e:	6123      	str	r3, [r4, #16]
  
    *(vu16*)Address = (u16)Data;
 8004260:	b2ab      	uxth	r3, r5
 8004262:	8033      	strh	r3, [r6, #0]

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 8004264:	f7ff fe8a 	bl	8003f7c <FLASH_WaitForLastOperation>
 
    if(status == FLASH_COMPLETE)
 8004268:	2804      	cmp	r0, #4
 800426a:	d104      	bne.n	8004276 <FLASH_ProgramWord+0x32>
    {
      /* if the previous operation is completed, proceed to program the new second 
      half word */
      *(vu16*)(Address + 2) = Data >> 16;
 800426c:	0c2b      	lsrs	r3, r5, #16
 800426e:	8073      	strh	r3, [r6, #2]
    
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 8004270:	200f      	movs	r0, #15
 8004272:	f7ff fe83 	bl	8003f7c <FLASH_WaitForLastOperation>
        FLASH->CR &= CR_PG_Reset;
      }
    }
    else
    {
      if (status != FLASH_BUSY)
 8004276:	2801      	cmp	r0, #1
      {
        /* Disable the PG Bit */
        FLASH->CR &= CR_PG_Reset;
 8004278:	bf1f      	itttt	ne
 800427a:	6922      	ldrne	r2, [r4, #16]
 800427c:	f641 73fe 	movwne	r3, #8190	; 0x1ffe
 8004280:	4013      	andne	r3, r2
 8004282:	6123      	strne	r3, [r4, #16]
      }
     }
  }
  /* Return the Program Status */
  return status;
}
 8004284:	bd70      	pop	{r4, r5, r6, pc}
 8004286:	46c0      	nop			(mov r8, r8)
 8004288:	40022000 	.word	0x40022000

0800428c <FLASH_EraseOptionBytes>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_EraseOptionBytes(void)
{
 800428c:	b510      	push	{r4, lr}
  FLASH_Status status = FLASH_COMPLETE;
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(EraseTimeout);
 800428e:	f640 70ff 	movw	r0, #4095	; 0xfff
 8004292:	f7ff fe73 	bl	8003f7c <FLASH_WaitForLastOperation>

  if(status == FLASH_COMPLETE)
 8004296:	2804      	cmp	r0, #4
 8004298:	d12c      	bne.n	80042f4 <FLASH_EraseOptionBytes+0x68>
  {
    /* Authorize the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 800429a:	4c17      	ldr	r4, [pc, #92]	(80042f8 <FLASH_EraseOptionBytes+0x6c>)
 800429c:	4b17      	ldr	r3, [pc, #92]	(80042fc <FLASH_EraseOptionBytes+0x70>)
    /* if the previous operation is completed, proceed to erase the option bytes */
    FLASH->CR |= CR_OPTER_Set;
    FLASH->CR |= CR_STRT_Set;

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 800429e:	f500 607e 	add.w	r0, r0, #4064	; 0xfe0
  status = FLASH_WaitForLastOperation(EraseTimeout);

  if(status == FLASH_COMPLETE)
  {
    /* Authorize the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 80042a2:	60a3      	str	r3, [r4, #8]
    FLASH->OPTKEYR = FLASH_KEY2;
 80042a4:	f103 3388 	add.w	r3, r3, #2290649224	; 0x88888888
 80042a8:	60a3      	str	r3, [r4, #8]
    
    /* if the previous operation is completed, proceed to erase the option bytes */
    FLASH->CR |= CR_OPTER_Set;
 80042aa:	6923      	ldr	r3, [r4, #16]
    FLASH->CR |= CR_STRT_Set;

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 80042ac:	301b      	adds	r0, #27
    /* Authorize the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
    FLASH->OPTKEYR = FLASH_KEY2;
    
    /* if the previous operation is completed, proceed to erase the option bytes */
    FLASH->CR |= CR_OPTER_Set;
 80042ae:	f043 0320 	orr.w	r3, r3, #32	; 0x20
 80042b2:	6123      	str	r3, [r4, #16]
    FLASH->CR |= CR_STRT_Set;
 80042b4:	6923      	ldr	r3, [r4, #16]
 80042b6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80042ba:	6123      	str	r3, [r4, #16]

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 80042bc:	f7ff fe5e 	bl	8003f7c <FLASH_WaitForLastOperation>
    
    if(status == FLASH_COMPLETE)
 80042c0:	2804      	cmp	r0, #4
 80042c2:	d110      	bne.n	80042e6 <FLASH_EraseOptionBytes+0x5a>
    {
      /* if the erase operation is completed, disable the OPTER Bit */
      FLASH->CR &= CR_OPTER_Reset;
 80042c4:	6922      	ldr	r2, [r4, #16]
 80042c6:	f641 73df 	movw	r3, #8159	; 0x1fdf
 80042ca:	ea02 0303 	and.w	r3, r2, r3
 80042ce:	6123      	str	r3, [r4, #16]
       
      /* Enable the Option Bytes Programming operation */
      FLASH->CR |= CR_OPTPG_Set;
 80042d0:	6923      	ldr	r3, [r4, #16]

      /* Enable the readout access */
      OB->RDP= RDP_Key; 
 80042d2:	f04f 02a5 	mov.w	r2, #165	; 0xa5
    {
      /* if the erase operation is completed, disable the OPTER Bit */
      FLASH->CR &= CR_OPTER_Reset;
       
      /* Enable the Option Bytes Programming operation */
      FLASH->CR |= CR_OPTPG_Set;
 80042d6:	f043 0310 	orr.w	r3, r3, #16	; 0x10
 80042da:	6123      	str	r3, [r4, #16]

      /* Enable the readout access */
      OB->RDP= RDP_Key; 
 80042dc:	4b08      	ldr	r3, [pc, #32]	(8004300 <FLASH_EraseOptionBytes+0x74>)

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 80042de:	200f      	movs	r0, #15
       
      /* Enable the Option Bytes Programming operation */
      FLASH->CR |= CR_OPTPG_Set;

      /* Enable the readout access */
      OB->RDP= RDP_Key; 
 80042e0:	801a      	strh	r2, [r3, #0]

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 80042e2:	f7ff fe4b 	bl	8003f7c <FLASH_WaitForLastOperation>
        FLASH->CR &= CR_OPTPG_Reset;
      }
    }
    else
    {
      if (status != FLASH_BUSY)
 80042e6:	2801      	cmp	r0, #1
      {
        /* Disable the OPTPG Bit */
        FLASH->CR &= CR_OPTPG_Reset;
 80042e8:	bf1f      	itttt	ne
 80042ea:	6922      	ldrne	r2, [r4, #16]
 80042ec:	f641 73ef 	movwne	r3, #8175	; 0x1fef
 80042f0:	4013      	andne	r3, r2
 80042f2:	6123      	strne	r3, [r4, #16]
      }
    }  
  }
  /* Return the erase status */
  return status;
}
 80042f4:	bd10      	pop	{r4, pc}
 80042f6:	46c0      	nop			(mov r8, r8)
 80042f8:	40022000 	.word	0x40022000
 80042fc:	45670123 	.word	0x45670123
 8004300:	1ffff800 	.word	0x1ffff800

08004304 <FLASH_EraseAllPages>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_EraseAllPages(void)
{
 8004304:	b510      	push	{r4, lr}
  FLASH_Status status = FLASH_COMPLETE;

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(EraseTimeout);
 8004306:	f640 70ff 	movw	r0, #4095	; 0xfff
 800430a:	f7ff fe37 	bl	8003f7c <FLASH_WaitForLastOperation>
  
  if(status == FLASH_COMPLETE)
 800430e:	2804      	cmp	r0, #4
 8004310:	d113      	bne.n	800433a <FLASH_EraseAllPages+0x36>
  {
    /* if the previous operation is completed, proceed to erase all pages */
     FLASH->CR |= CR_MER_Set;
 8004312:	4c0a      	ldr	r4, [pc, #40]	(800433c <FLASH_EraseAllPages+0x38>)
 8004314:	6923      	ldr	r3, [r4, #16]
 8004316:	4303      	orrs	r3, r0
 8004318:	6123      	str	r3, [r4, #16]
     FLASH->CR |= CR_STRT_Set;
 800431a:	6923      	ldr	r3, [r4, #16]
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 800431c:	f500 607e 	add.w	r0, r0, #4064	; 0xfe0
  
  if(status == FLASH_COMPLETE)
  {
    /* if the previous operation is completed, proceed to erase all pages */
     FLASH->CR |= CR_MER_Set;
     FLASH->CR |= CR_STRT_Set;
 8004320:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004324:	6123      	str	r3, [r4, #16]
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 8004326:	301b      	adds	r0, #27
 8004328:	f7ff fe28 	bl	8003f7c <FLASH_WaitForLastOperation>

    if(status != FLASH_BUSY)
 800432c:	2801      	cmp	r0, #1
    {
      /* if the erase operation is completed, disable the MER Bit */
      FLASH->CR &= CR_MER_Reset;
 800432e:	bf1f      	itttt	ne
 8004330:	6922      	ldrne	r2, [r4, #16]
 8004332:	f641 73fb 	movwne	r3, #8187	; 0x1ffb
 8004336:	4013      	andne	r3, r2
 8004338:	6123      	strne	r3, [r4, #16]
    }
  }	   
  /* Return the Erase Status */
  return status;
}
 800433a:	bd10      	pop	{r4, pc}
 800433c:	40022000 	.word	0x40022000

08004340 <FLASH_ErasePage>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_ErasePage(u32 Page_Address)
{
 8004340:	b530      	push	{r4, r5, lr}
 8004342:	4605      	mov	r5, r0
 8004344:	b081      	sub	sp, #4

  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Page_Address));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(EraseTimeout);
 8004346:	f640 70ff 	movw	r0, #4095	; 0xfff
 800434a:	f7ff fe17 	bl	8003f7c <FLASH_WaitForLastOperation>
  
  if(status == FLASH_COMPLETE)
 800434e:	2804      	cmp	r0, #4
 8004350:	d115      	bne.n	800437e <FLASH_ErasePage+0x3e>
  { 
    /* if the previous operation is completed, proceed to erase the page */
    FLASH->CR|= CR_PER_Set;
 8004352:	4c0c      	ldr	r4, [pc, #48]	(8004384 <FLASH_ErasePage+0x44>)
    FLASH->AR = Page_Address; 
    FLASH->CR|= CR_STRT_Set;
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 8004354:	f500 607e 	add.w	r0, r0, #4064	; 0xfe0
  status = FLASH_WaitForLastOperation(EraseTimeout);
  
  if(status == FLASH_COMPLETE)
  { 
    /* if the previous operation is completed, proceed to erase the page */
    FLASH->CR|= CR_PER_Set;
 8004358:	6923      	ldr	r3, [r4, #16]
    FLASH->AR = Page_Address; 
    FLASH->CR|= CR_STRT_Set;
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 800435a:	301b      	adds	r0, #27
  status = FLASH_WaitForLastOperation(EraseTimeout);
  
  if(status == FLASH_COMPLETE)
  { 
    /* if the previous operation is completed, proceed to erase the page */
    FLASH->CR|= CR_PER_Set;
 800435c:	f043 0302 	orr.w	r3, r3, #2	; 0x2
 8004360:	6123      	str	r3, [r4, #16]
    FLASH->AR = Page_Address; 
 8004362:	6165      	str	r5, [r4, #20]
    FLASH->CR|= CR_STRT_Set;
 8004364:	6923      	ldr	r3, [r4, #16]
 8004366:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800436a:	6123      	str	r3, [r4, #16]
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 800436c:	f7ff fe06 	bl	8003f7c <FLASH_WaitForLastOperation>

    if(status != FLASH_BUSY)
 8004370:	2801      	cmp	r0, #1
    {
      /* if the erase operation is completed, disable the PER Bit */
      FLASH->CR &= CR_PER_Reset;
 8004372:	bf1f      	itttt	ne
 8004374:	6922      	ldrne	r2, [r4, #16]
 8004376:	f641 73fd 	movwne	r3, #8189	; 0x1ffd
 800437a:	4013      	andne	r3, r2
 800437c:	6123      	strne	r3, [r4, #16]
    }
  }
  /* Return the Erase Status */
  return status;
}
 800437e:	b001      	add	sp, #4
 8004380:	bd30      	pop	{r4, r5, pc}
 8004382:	46c0      	nop			(mov r8, r8)
 8004384:	40022000 	.word	0x40022000

08004388 <GPIO_Init>:
*                    peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 8004388:	b5f0      	push	{r4, r5, r6, r7, lr}
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PIN(GPIO_InitStruct->GPIO_Pin));  
  
/*---------------------------- GPIO Mode Configuration -----------------------*/
  currentmode = ((u32)GPIO_InitStruct->GPIO_Mode) & ((u32)0x0F);
 800438a:	78cd      	ldrb	r5, [r1, #3]
    currentmode |= (u32)GPIO_InitStruct->GPIO_Speed;
  }

/*---------------------------- GPIO CRL Configuration ------------------------*/
  /* Configure the eight low port pins */
  if (((u32)GPIO_InitStruct->GPIO_Pin & ((u32)0x00FF)) != 0x00)
 800438c:	880e      	ldrh	r6, [r1, #0]
  assert_param(IS_GPIO_PIN(GPIO_InitStruct->GPIO_Pin));  
  
/*---------------------------- GPIO Mode Configuration -----------------------*/
  currentmode = ((u32)GPIO_InitStruct->GPIO_Mode) & ((u32)0x0F);

  if ((((u32)GPIO_InitStruct->GPIO_Mode) & ((u32)0x10)) != 0x00)
 800438e:	f015 0f10 	tst.w	r5, #16	; 0x10
  { 
    /* Check the parameters */
    assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));
    /* Output mode */
    currentmode |= (u32)GPIO_InitStruct->GPIO_Speed;
 8004392:	bf18      	it	ne
 8004394:	788b      	ldrbne	r3, [r1, #2]
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PIN(GPIO_InitStruct->GPIO_Pin));  
  
/*---------------------------- GPIO Mode Configuration -----------------------*/
  currentmode = ((u32)GPIO_InitStruct->GPIO_Mode) & ((u32)0x0F);
 8004396:	f005 070f 	and.w	r7, r5, #15	; 0xf
  if ((((u32)GPIO_InitStruct->GPIO_Mode) & ((u32)0x10)) != 0x00)
  { 
    /* Check the parameters */
    assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));
    /* Output mode */
    currentmode |= (u32)GPIO_InitStruct->GPIO_Speed;
 800439a:	bf18      	it	ne
 800439c:	431f      	orrne	r7, r3
  }

/*---------------------------- GPIO CRL Configuration ------------------------*/
  /* Configure the eight low port pins */
  if (((u32)GPIO_InitStruct->GPIO_Pin & ((u32)0x00FF)) != 0x00)
 800439e:	f016 0fff 	tst.w	r6, #255	; 0xff
*                    peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 80043a2:	b083      	sub	sp, #12
    currentmode |= (u32)GPIO_InitStruct->GPIO_Speed;
  }

/*---------------------------- GPIO CRL Configuration ------------------------*/
  /* Configure the eight low port pins */
  if (((u32)GPIO_InitStruct->GPIO_Pin & ((u32)0x00FF)) != 0x00)
 80043a4:	d01e      	beq.n	80043e4 <GPIO_Init+0x5c>
  {
    tmpreg = GPIOx->CRL;
 80043a6:	6804      	ldr	r4, [r0, #0]
 80043a8:	2100      	movs	r1, #0

    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
    {
      pos = ((u32)0x01) << pinpos;
 80043aa:	2201      	movs	r2, #1
 80043ac:	fa12 f301 	lsls.w	r3, r2, r1
      /* Get the port pins position */
      currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 80043b0:	ea03 0c06 	and.w	ip, r3, r6

      if (currentpin == pos)
 80043b4:	459c      	cmp	ip, r3
 80043b6:	d111      	bne.n	80043dc <GPIO_Init+0x54>
      {
        pos = pinpos << 2;
        /* Clear the corresponding low control register bits */
        pinmask = ((u32)0x0F) << pos;
 80043b8:	008a      	lsls	r2, r1, #2
        tmpreg &= ~pinmask;
 80043ba:	230f      	movs	r3, #15
 80043bc:	4093      	lsls	r3, r2

        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 80043be:	fa17 f202 	lsls.w	r2, r7, r2
      if (currentpin == pos)
      {
        pos = pinpos << 2;
        /* Clear the corresponding low control register bits */
        pinmask = ((u32)0x0F) << pos;
        tmpreg &= ~pinmask;
 80043c2:	ea24 0403 	bic.w	r4, r4, r3

        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 80043c6:	4314      	orrs	r4, r2

        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 80043c8:	2d28      	cmp	r5, #40
      if (currentpin == pos)
      {
        pos = pinpos << 2;
        /* Clear the corresponding low control register bits */
        pinmask = ((u32)0x0F) << pos;
        tmpreg &= ~pinmask;
 80043ca:	9301      	str	r3, [sp, #4]
        tmpreg |= (currentmode << pos);

        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
        {
          GPIOx->BRR = (((u32)0x01) << pinpos);
 80043cc:	bf08      	it	eq
 80043ce:	f8c0 c014 	streq.w	ip, [r0, #20]

        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);

        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 80043d2:	d003      	beq.n	80043dc <GPIO_Init+0x54>
          GPIOx->BRR = (((u32)0x01) << pinpos);
        }
        else
        {
          /* Set the corresponding ODR bit */
          if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
 80043d4:	2d48      	cmp	r5, #72
          {
            GPIOx->BSRR = (((u32)0x01) << pinpos);
 80043d6:	bf08      	it	eq
 80043d8:	f8c0 c010 	streq.w	ip, [r0, #16]
  /* Configure the eight low port pins */
  if (((u32)GPIO_InitStruct->GPIO_Pin & ((u32)0x00FF)) != 0x00)
  {
    tmpreg = GPIOx->CRL;

    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 80043dc:	3101      	adds	r1, #1
 80043de:	2908      	cmp	r1, #8
 80043e0:	d1e3      	bne.n	80043aa <GPIO_Init+0x22>
            GPIOx->BSRR = (((u32)0x01) << pinpos);
          }
        }
      }
    }
    GPIOx->CRL = tmpreg;
 80043e2:	6004      	str	r4, [r0, #0]
  }

/*---------------------------- GPIO CRH Configuration ------------------------*/
  /* Configure the eight high port pins */
  if (GPIO_InitStruct->GPIO_Pin > 0x00FF)
 80043e4:	2eff      	cmp	r6, #255
 80043e6:	d920      	bls.n	800442a <GPIO_Init+0xa2>
  {
    tmpreg = GPIOx->CRH;
 80043e8:	6844      	ldr	r4, [r0, #4]
 80043ea:	2100      	movs	r1, #0
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
    {
      pos = (((u32)0x01) << (pinpos + 0x08));
 80043ec:	2201      	movs	r2, #1
 80043ee:	f101 0308 	add.w	r3, r1, #8	; 0x8
 80043f2:	fa12 f303 	lsls.w	r3, r2, r3
      /* Get the port pins position */
      currentpin = ((GPIO_InitStruct->GPIO_Pin) & pos);
 80043f6:	ea03 0c06 	and.w	ip, r3, r6
      if (currentpin == pos)
 80043fa:	459c      	cmp	ip, r3
 80043fc:	d111      	bne.n	8004422 <GPIO_Init+0x9a>
      {
        pos = pinpos << 2;
        /* Clear the corresponding high control register bits */
        pinmask = ((u32)0x0F) << pos;
 80043fe:	008a      	lsls	r2, r1, #2
        tmpreg &= ~pinmask;
 8004400:	230f      	movs	r3, #15
 8004402:	4093      	lsls	r3, r2

        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 8004404:	fa17 f202 	lsls.w	r2, r7, r2
      if (currentpin == pos)
      {
        pos = pinpos << 2;
        /* Clear the corresponding high control register bits */
        pinmask = ((u32)0x0F) << pos;
        tmpreg &= ~pinmask;
 8004408:	ea24 0403 	bic.w	r4, r4, r3

        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 800440c:	4314      	orrs	r4, r2

        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 800440e:	2d28      	cmp	r5, #40
      if (currentpin == pos)
      {
        pos = pinpos << 2;
        /* Clear the corresponding high control register bits */
        pinmask = ((u32)0x0F) << pos;
        tmpreg &= ~pinmask;
 8004410:	9301      	str	r3, [sp, #4]
        tmpreg |= (currentmode << pos);

        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
        {
          GPIOx->BRR = (((u32)0x01) << (pinpos + 0x08));
 8004412:	bf08      	it	eq
 8004414:	f8c0 c014 	streq.w	ip, [r0, #20]

        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);

        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 8004418:	d003      	beq.n	8004422 <GPIO_Init+0x9a>
        {
          GPIOx->BRR = (((u32)0x01) << (pinpos + 0x08));
        }
        /* Set the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
 800441a:	2d48      	cmp	r5, #72
        {
          GPIOx->BSRR = (((u32)0x01) << (pinpos + 0x08));
 800441c:	bf08      	it	eq
 800441e:	f8c0 c010 	streq.w	ip, [r0, #16]
/*---------------------------- GPIO CRH Configuration ------------------------*/
  /* Configure the eight high port pins */
  if (GPIO_InitStruct->GPIO_Pin > 0x00FF)
  {
    tmpreg = GPIOx->CRH;
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8004422:	3101      	adds	r1, #1
 8004424:	2908      	cmp	r1, #8
 8004426:	d1e1      	bne.n	80043ec <GPIO_Init+0x64>
        {
          GPIOx->BSRR = (((u32)0x01) << (pinpos + 0x08));
        }
      }
    }
    GPIOx->CRH = tmpreg;
 8004428:	6044      	str	r4, [r0, #4]
  }
}
 800442a:	b003      	add	sp, #12
 800442c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800442e:	46c0      	nop			(mov r8, r8)

08004430 <GPIO_StructInit>:
* Return         : None
*******************************************************************************/
void GPIO_StructInit(GPIO_InitTypeDef* GPIO_InitStruct)
{
  /* Reset GPIO init structure parameters values */
  GPIO_InitStruct->GPIO_Pin  = GPIO_Pin_All;
 8004430:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004434:	8003      	strh	r3, [r0, #0]
  GPIO_InitStruct->GPIO_Speed = GPIO_Speed_2MHz;
 8004436:	2302      	movs	r3, #2
 8004438:	7083      	strb	r3, [r0, #2]
  GPIO_InitStruct->GPIO_Mode = GPIO_Mode_IN_FLOATING;
 800443a:	2304      	movs	r3, #4
 800443c:	70c3      	strb	r3, [r0, #3]
}
 800443e:	4770      	bx	lr

08004440 <GPIO_ReadInputDataBit>:
  
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin)); 
  
  if ((GPIOx->IDR & GPIO_Pin) != (u32)Bit_RESET)
 8004440:	6883      	ldr	r3, [r0, #8]
 8004442:	4219      	tst	r1, r3
 8004444:	bf0c      	ite	eq
 8004446:	2000      	moveq	r0, #0
 8004448:	2001      	movne	r0, #1
  else
  {
    bitstatus = (u8)Bit_RESET;
  }
  return bitstatus;
}
 800444a:	4770      	bx	lr

0800444c <GPIO_ReadInputData>:
u16 GPIO_ReadInputData(GPIO_TypeDef* GPIOx)
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  
  return ((u16)GPIOx->IDR);
 800444c:	6880      	ldr	r0, [r0, #8]
 800444e:	b280      	uxth	r0, r0
}
 8004450:	4770      	bx	lr
 8004452:	46c0      	nop			(mov r8, r8)

08004454 <GPIO_ReadOutputDataBit>:

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin)); 
  
  if ((GPIOx->ODR & GPIO_Pin) != (u32)Bit_RESET)
 8004454:	68c3      	ldr	r3, [r0, #12]
 8004456:	4219      	tst	r1, r3
 8004458:	bf0c      	ite	eq
 800445a:	2000      	moveq	r0, #0
 800445c:	2001      	movne	r0, #1
  else
  {
    bitstatus = (u8)Bit_RESET;
  }
  return bitstatus;
}
 800445e:	4770      	bx	lr

08004460 <GPIO_ReadOutputData>:
u16 GPIO_ReadOutputData(GPIO_TypeDef* GPIOx)
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
    
  return ((u16)GPIOx->ODR);
 8004460:	68c0      	ldr	r0, [r0, #12]
 8004462:	b280      	uxth	r0, r0
}
 8004464:	4770      	bx	lr
 8004466:	46c0      	nop			(mov r8, r8)

08004468 <GPIO_SetBits>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  
  GPIOx->BSRR = GPIO_Pin;
 8004468:	6101      	str	r1, [r0, #16]
}
 800446a:	4770      	bx	lr

0800446c <GPIO_ResetBits>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  
  GPIOx->BRR = GPIO_Pin;
 800446c:	6141      	str	r1, [r0, #20]
}
 800446e:	4770      	bx	lr

08004470 <GPIO_WriteBit>:
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_BIT_ACTION(BitVal)); 
  
  if (BitVal != Bit_RESET)
 8004470:	b10a      	cbz	r2, 8004476 <GPIO_WriteBit+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004472:	6101      	str	r1, [r0, #16]
 8004474:	e000      	b.n	8004478 <GPIO_WriteBit+0x8>
  }
  else
  {
    GPIOx->BRR = GPIO_Pin;
 8004476:	6141      	str	r1, [r0, #20]
  }
}
 8004478:	4770      	bx	lr
 800447a:	46c0      	nop			(mov r8, r8)

0800447c <GPIO_Write>:
void GPIO_Write(GPIO_TypeDef* GPIOx, u16 PortVal)
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  
  GPIOx->ODR = PortVal;
 800447c:	60c1      	str	r1, [r0, #12]
}
 800447e:	4770      	bx	lr

08004480 <GPIO_PinLockConfig>:
  
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  
  tmp |= GPIO_Pin;
 8004480:	f441 3380 	orr.w	r3, r1, #65536	; 0x10000
  /* Set LCKK bit */
  GPIOx->LCKR = tmp;
 8004484:	6183      	str	r3, [r0, #24]
  /* Reset LCKK bit */
  GPIOx->LCKR =  GPIO_Pin;
 8004486:	6181      	str	r1, [r0, #24]
  /* Set LCKK bit */
  GPIOx->LCKR = tmp;
 8004488:	6183      	str	r3, [r0, #24]
  /* Read LCKK bit*/
  tmp = GPIOx->LCKR;
 800448a:	6983      	ldr	r3, [r0, #24]
  /* Read LCKK bit*/
  tmp = GPIOx->LCKR;
 800448c:	6983      	ldr	r3, [r0, #24]
}
 800448e:	4770      	bx	lr

08004490 <GPIO_EventOutputConfig>:

  /* Check the parameters */
  assert_param(IS_GPIO_EVENTOUT_PORT_SOURCE(GPIO_PortSource));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
    
  tmpreg = AFIO->EVCR;
 8004490:	f8df c018 	ldr.w	ip, [pc, #24]	; 80044ac <GPIO_EventOutputConfig+0x1c>
  /* Clear the PORT[6:4] and PIN[3:0] bits */
  tmpreg &= EVCR_PORTPINCONFIG_MASK;
 8004494:	f64f 7380 	movw	r3, #65408	; 0xff80

  /* Check the parameters */
  assert_param(IS_GPIO_EVENTOUT_PORT_SOURCE(GPIO_PortSource));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
    
  tmpreg = AFIO->EVCR;
 8004498:	f8dc 2000 	ldr.w	r2, [ip]
  /* Clear the PORT[6:4] and PIN[3:0] bits */
  tmpreg &= EVCR_PORTPINCONFIG_MASK;
  tmpreg |= (u32)GPIO_PortSource << 0x04;
 800449c:	ea41 1100 	orr.w	r1, r1, r0, lsl #4
  assert_param(IS_GPIO_EVENTOUT_PORT_SOURCE(GPIO_PortSource));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
    
  tmpreg = AFIO->EVCR;
  /* Clear the PORT[6:4] and PIN[3:0] bits */
  tmpreg &= EVCR_PORTPINCONFIG_MASK;
 80044a0:	ea02 0303 	and.w	r3, r2, r3
  tmpreg |= (u32)GPIO_PortSource << 0x04;
  tmpreg |= GPIO_PinSource;
 80044a4:	4319      	orrs	r1, r3

  AFIO->EVCR = tmpreg;
 80044a6:	f8cc 1000 	str.w	r1, [ip]
}
 80044aa:	4770      	bx	lr
 80044ac:	40010000 	.word	0x40010000

080044b0 <GPIO_EventOutputCmd>:
void GPIO_EventOutputCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  *(vu32 *) EVCR_EVOE_BB = (u32)NewState;
 80044b0:	4b01      	ldr	r3, [pc, #4]	(80044b8 <GPIO_EventOutputCmd+0x8>)
 80044b2:	6018      	str	r0, [r3, #0]
}
 80044b4:	4770      	bx	lr
 80044b6:	46c0      	nop			(mov r8, r8)
 80044b8:	4220001c 	.word	0x4220001c

080044bc <GPIO_PinRemapConfig>:
*                    This parameter can be: ENABLE or DISABLE.
* Output         : None
* Return         : None
*******************************************************************************/
void GPIO_PinRemapConfig(u32 GPIO_Remap, FunctionalState NewState)
{
 80044bc:	b530      	push	{r4, r5, lr}
  tmpreg = AFIO->MAPR;

  tmpmask = (GPIO_Remap & DBGAFR_POSITION_MASK) >> 0x10;
  tmp = GPIO_Remap & LSB_MASK;

  if ((GPIO_Remap & (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK)) == (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK))
 80044be:	f400 1340 	and.w	r3, r0, #3145728	; 0x300000
  assert_param(IS_FUNCTIONAL_STATE(NewState));  
  
  tmpreg = AFIO->MAPR;

  tmpmask = (GPIO_Remap & DBGAFR_POSITION_MASK) >> 0x10;
  tmp = GPIO_Remap & LSB_MASK;
 80044c2:	0404      	lsls	r4, r0, #16
*                    This parameter can be: ENABLE or DISABLE.
* Output         : None
* Return         : None
*******************************************************************************/
void GPIO_PinRemapConfig(u32 GPIO_Remap, FunctionalState NewState)
{
 80044c4:	460d      	mov	r5, r1

  /* Check the parameters */
  assert_param(IS_GPIO_REMAP(GPIO_Remap));
  assert_param(IS_FUNCTIONAL_STATE(NewState));  
  
  tmpreg = AFIO->MAPR;
 80044c6:	4914      	ldr	r1, [pc, #80]	(8004518 <GPIO_PinRemapConfig+0x5c>)

  tmpmask = (GPIO_Remap & DBGAFR_POSITION_MASK) >> 0x10;
  tmp = GPIO_Remap & LSB_MASK;
 80044c8:	0c24      	lsrs	r4, r4, #16

  if ((GPIO_Remap & (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK)) == (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK))
 80044ca:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000

  /* Check the parameters */
  assert_param(IS_GPIO_REMAP(GPIO_Remap));
  assert_param(IS_FUNCTIONAL_STATE(NewState));  
  
  tmpreg = AFIO->MAPR;
 80044ce:	f8d1 c004 	ldr.w	ip, [r1, #4]

  tmpmask = (GPIO_Remap & DBGAFR_POSITION_MASK) >> 0x10;
  tmp = GPIO_Remap & LSB_MASK;

  if ((GPIO_Remap & (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK)) == (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK))
 80044d2:	d106      	bne.n	80044e2 <GPIO_PinRemapConfig+0x26>
  {
    tmpreg &= DBGAFR_SWJCFG_MASK;
    AFIO->MAPR &= DBGAFR_SWJCFG_MASK;
 80044d4:	684b      	ldr	r3, [r1, #4]
  tmpmask = (GPIO_Remap & DBGAFR_POSITION_MASK) >> 0x10;
  tmp = GPIO_Remap & LSB_MASK;

  if ((GPIO_Remap & (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK)) == (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK))
  {
    tmpreg &= DBGAFR_SWJCFG_MASK;
 80044d6:	f02c 6270 	bic.w	r2, ip, #251658240	; 0xf000000
    AFIO->MAPR &= DBGAFR_SWJCFG_MASK;
 80044da:	f023 6370 	bic.w	r3, r3, #251658240	; 0xf000000
 80044de:	604b      	str	r3, [r1, #4]
 80044e0:	e010      	b.n	8004504 <GPIO_PinRemapConfig+0x48>
  }
  else if ((GPIO_Remap & DBGAFR_NUMBITS_MASK) == DBGAFR_NUMBITS_MASK)
 80044e2:	f410 1f80 	tst.w	r0, #1048576	; 0x100000
 80044e6:	d005      	beq.n	80044f4 <GPIO_PinRemapConfig+0x38>
  {
    tmp1 = ((u32)0x03) << tmpmask;
    tmpreg &= ~tmp1;
 80044e8:	f400 2270 	and.w	r2, r0, #983040	; 0xf0000
 80044ec:	0c12      	lsrs	r2, r2, #16
 80044ee:	2303      	movs	r3, #3
 80044f0:	4093      	lsls	r3, r2
 80044f2:	e003      	b.n	80044fc <GPIO_PinRemapConfig+0x40>
    tmpreg |= ~DBGAFR_SWJCFG_MASK;
  }
  else
  {
    tmpreg &= ~(tmp << ((GPIO_Remap >> 0x15)*0x10));
 80044f4:	0d43      	lsrs	r3, r0, #21
 80044f6:	011b      	lsls	r3, r3, #4
 80044f8:	fa14 f303 	lsls.w	r3, r4, r3
 80044fc:	ea2c 0303 	bic.w	r3, ip, r3
    tmpreg |= ~DBGAFR_SWJCFG_MASK;
 8004500:	f043 6270 	orr.w	r2, r3, #251658240	; 0xf000000
  }

  if (NewState != DISABLE)
 8004504:	b125      	cbz	r5, 8004510 <GPIO_PinRemapConfig+0x54>
  {
    tmpreg |= (tmp << ((GPIO_Remap >> 0x15)*0x10));
 8004506:	0d43      	lsrs	r3, r0, #21
 8004508:	011b      	lsls	r3, r3, #4
 800450a:	fa14 f303 	lsls.w	r3, r4, r3
 800450e:	431a      	orrs	r2, r3
  }

  AFIO->MAPR = tmpreg;
 8004510:	4b01      	ldr	r3, [pc, #4]	(8004518 <GPIO_PinRemapConfig+0x5c>)
 8004512:	605a      	str	r2, [r3, #4]
}
 8004514:	bd30      	pop	{r4, r5, pc}
 8004516:	46c0      	nop			(mov r8, r8)
 8004518:	40010000 	.word	0x40010000

0800451c <GPIO_EXTILineConfig>:
*                   This parameter can be GPIO_PinSourcex where x can be (0..15).
* Output         : None
* Return         : None
*******************************************************************************/
void GPIO_EXTILineConfig(u8 GPIO_PortSource, u8 GPIO_PinSource)
{
 800451c:	b510      	push	{r4, lr}

  /* Check the parameters */
  assert_param(IS_GPIO_EXTI_PORT_SOURCE(GPIO_PortSource));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  
  tmp = ((u32)0x0F) << (0x04 * (GPIO_PinSource & (u8)0x03));
 800451e:	f001 0403 	and.w	r4, r1, #3	; 0x3
 8004522:	00a4      	lsls	r4, r4, #2

  AFIO->EXTICR[GPIO_PinSource >> 0x02] &= ~tmp;
 8004524:	230f      	movs	r3, #15
 8004526:	40a3      	lsls	r3, r4
  AFIO->EXTICR[GPIO_PinSource >> 0x02] |= (((u32)GPIO_PortSource) << (0x04 * (GPIO_PinSource & (u8)0x03)));
 8004528:	40a0      	lsls	r0, r4
  assert_param(IS_GPIO_EXTI_PORT_SOURCE(GPIO_PortSource));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  
  tmp = ((u32)0x0F) << (0x04 * (GPIO_PinSource & (u8)0x03));

  AFIO->EXTICR[GPIO_PinSource >> 0x02] &= ~tmp;
 800452a:	f8df c020 	ldr.w	ip, [pc, #32]	; 800454c <GPIO_EXTILineConfig+0x30>
 800452e:	0889      	lsrs	r1, r1, #2
 8004530:	3102      	adds	r1, #2
 8004532:	f85c 2021 	ldr.w	r2, [ip, r1, lsl #2]
 8004536:	ea22 0203 	bic.w	r2, r2, r3
 800453a:	f84c 2021 	str.w	r2, [ip, r1, lsl #2]
  AFIO->EXTICR[GPIO_PinSource >> 0x02] |= (((u32)GPIO_PortSource) << (0x04 * (GPIO_PinSource & (u8)0x03)));
 800453e:	f85c 3021 	ldr.w	r3, [ip, r1, lsl #2]
 8004542:	4318      	orrs	r0, r3
 8004544:	f84c 0021 	str.w	r0, [ip, r1, lsl #2]
}
 8004548:	bd10      	pop	{r4, pc}
 800454a:	46c0      	nop			(mov r8, r8)
 800454c:	40010000 	.word	0x40010000

08004550 <GPIO_AFIODeInit>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void GPIO_AFIODeInit(void)
{
 8004550:	b500      	push	{lr}
  RCC_APB2PeriphResetCmd(RCC_APB2Periph_AFIO, ENABLE);
 8004552:	2001      	movs	r0, #1
 8004554:	2101      	movs	r1, #1
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void GPIO_AFIODeInit(void)
{
 8004556:	b081      	sub	sp, #4
  RCC_APB2PeriphResetCmd(RCC_APB2Periph_AFIO, ENABLE);
 8004558:	f000 fbf6 	bl	8004d48 <RCC_APB2PeriphResetCmd>
  RCC_APB2PeriphResetCmd(RCC_APB2Periph_AFIO, DISABLE);
 800455c:	2001      	movs	r0, #1
 800455e:	2100      	movs	r1, #0
 8004560:	f000 fbf2 	bl	8004d48 <RCC_APB2PeriphResetCmd>
}
 8004564:	b001      	add	sp, #4
 8004566:	bd00      	pop	{pc}

08004568 <GPIO_DeInit>:
* Input          : - GPIOx: where x can be (A..G) to select the GPIO peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void GPIO_DeInit(GPIO_TypeDef* GPIOx)
{
 8004568:	b500      	push	{lr}
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  
  switch (*(u32*)&GPIOx)
 800456a:	4b27      	ldr	r3, [pc, #156]	(8004608 <GPIO_DeInit+0xa0>)
* Input          : - GPIOx: where x can be (A..G) to select the GPIO peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void GPIO_DeInit(GPIO_TypeDef* GPIOx)
{
 800456c:	b083      	sub	sp, #12
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  
  switch (*(u32*)&GPIOx)
 800456e:	4298      	cmp	r0, r3
* Input          : - GPIOx: where x can be (A..G) to select the GPIO peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void GPIO_DeInit(GPIO_TypeDef* GPIOx)
{
 8004570:	9001      	str	r0, [sp, #4]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  
  switch (*(u32*)&GPIOx)
 8004572:	d02b      	beq.n	80045cc <GPIO_DeInit+0x64>
 8004574:	d80c      	bhi.n	8004590 <GPIO_DeInit+0x28>
 8004576:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
 800457a:	4298      	cmp	r0, r3
 800457c:	d01a      	beq.n	80045b4 <GPIO_DeInit+0x4c>
 800457e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004582:	4298      	cmp	r0, r3
 8004584:	d01c      	beq.n	80045c0 <GPIO_DeInit+0x58>
 8004586:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
 800458a:	4298      	cmp	r0, r3
 800458c:	d13a      	bne.n	8004604 <GPIO_DeInit+0x9c>
 800458e:	e00b      	b.n	80045a8 <GPIO_DeInit+0x40>
 8004590:	4b1e      	ldr	r3, [pc, #120]	(800460c <GPIO_DeInit+0xa4>)
 8004592:	4298      	cmp	r0, r3
 8004594:	d026      	beq.n	80045e4 <GPIO_DeInit+0x7c>
 8004596:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800459a:	4298      	cmp	r0, r3
 800459c:	d028      	beq.n	80045f0 <GPIO_DeInit+0x88>
 800459e:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
 80045a2:	4298      	cmp	r0, r3
 80045a4:	d12e      	bne.n	8004604 <GPIO_DeInit+0x9c>
 80045a6:	e017      	b.n	80045d8 <GPIO_DeInit+0x70>
  {
    case GPIOA_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOA, ENABLE);
 80045a8:	2004      	movs	r0, #4
 80045aa:	2101      	movs	r1, #1
 80045ac:	f000 fbcc 	bl	8004d48 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOA, DISABLE);
 80045b0:	2004      	movs	r0, #4
 80045b2:	e024      	b.n	80045fe <GPIO_DeInit+0x96>
      break;

    case GPIOB_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOB, ENABLE);
 80045b4:	2008      	movs	r0, #8
 80045b6:	2101      	movs	r1, #1
 80045b8:	f000 fbc6 	bl	8004d48 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOB, DISABLE);
 80045bc:	2008      	movs	r0, #8
 80045be:	e01e      	b.n	80045fe <GPIO_DeInit+0x96>
      break;

    case GPIOC_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOC, ENABLE);
 80045c0:	2010      	movs	r0, #16
 80045c2:	2101      	movs	r1, #1
 80045c4:	f000 fbc0 	bl	8004d48 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOC, DISABLE);
 80045c8:	2010      	movs	r0, #16
 80045ca:	e018      	b.n	80045fe <GPIO_DeInit+0x96>
      break;

    case GPIOD_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOD, ENABLE);
 80045cc:	2020      	movs	r0, #32
 80045ce:	2101      	movs	r1, #1
 80045d0:	f000 fbba 	bl	8004d48 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOD, DISABLE);
 80045d4:	2020      	movs	r0, #32
 80045d6:	e012      	b.n	80045fe <GPIO_DeInit+0x96>
      break;
      
    case GPIOE_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOE, ENABLE);
 80045d8:	2040      	movs	r0, #64
 80045da:	2101      	movs	r1, #1
 80045dc:	f000 fbb4 	bl	8004d48 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOE, DISABLE);
 80045e0:	2040      	movs	r0, #64
 80045e2:	e00c      	b.n	80045fe <GPIO_DeInit+0x96>
      break; 

    case GPIOF_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOF, ENABLE);
 80045e4:	2080      	movs	r0, #128
 80045e6:	2101      	movs	r1, #1
 80045e8:	f000 fbae 	bl	8004d48 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOF, DISABLE);
 80045ec:	2080      	movs	r0, #128
 80045ee:	e006      	b.n	80045fe <GPIO_DeInit+0x96>
      break;

    case GPIOG_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOG, ENABLE);
 80045f0:	f44f 7080 	mov.w	r0, #256	; 0x100
 80045f4:	2101      	movs	r1, #1
 80045f6:	f000 fba7 	bl	8004d48 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOG, DISABLE);
 80045fa:	f44f 7080 	mov.w	r0, #256	; 0x100
 80045fe:	2100      	movs	r1, #0
 8004600:	f000 fba2 	bl	8004d48 <RCC_APB2PeriphResetCmd>
      break;                       

    default:
      break;
  }
}
 8004604:	b003      	add	sp, #12
 8004606:	bd00      	pop	{pc}
 8004608:	40011400 	.word	0x40011400
 800460c:	40011c00 	.word	0x40011c00

08004610 <NVIC_DeInit>:
*******************************************************************************/
void NVIC_DeInit(void)
{
  u32 index = 0;
  
  NVIC->ICER[0] = 0xFFFFFFFF;
 8004610:	4b0b      	ldr	r3, [pc, #44]	(8004640 <NVIC_DeInit+0x30>)
 8004612:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
  NVIC->ICER[1] = 0x0FFFFFFF;
 8004616:	f06f 4270 	mvn.w	r2, #4026531840	; 0xf0000000
*******************************************************************************/
void NVIC_DeInit(void)
{
  u32 index = 0;
  
  NVIC->ICER[0] = 0xFFFFFFFF;
 800461a:	f8c3 1080 	str.w	r1, [r3, #128]
  NVIC->ICPR[0] = 0xFFFFFFFF;
  NVIC->ICPR[1] = 0x0FFFFFFF;
  
  for(index = 0; index < 0x0F; index++)
  {
     NVIC->IPR[index] = 0x00000000;
 800461e:	4618      	mov	r0, r3
void NVIC_DeInit(void)
{
  u32 index = 0;
  
  NVIC->ICER[0] = 0xFFFFFFFF;
  NVIC->ICER[1] = 0x0FFFFFFF;
 8004620:	f8c3 2084 	str.w	r2, [r3, #132]
  NVIC->ICPR[0] = 0xFFFFFFFF;
 8004624:	f8c3 1180 	str.w	r1, [r3, #384]
  NVIC->ICPR[1] = 0x0FFFFFFF;
 8004628:	f8c3 2184 	str.w	r2, [r3, #388]
  
  for(index = 0; index < 0x0F; index++)
  {
     NVIC->IPR[index] = 0x00000000;
 800462c:	2100      	movs	r1, #0
  u32 index = 0;
  
  NVIC->ICER[0] = 0xFFFFFFFF;
  NVIC->ICER[1] = 0x0FFFFFFF;
  NVIC->ICPR[0] = 0xFFFFFFFF;
  NVIC->ICPR[1] = 0x0FFFFFFF;
 800462e:	2200      	movs	r2, #0
  
  for(index = 0; index < 0x0F; index++)
  {
     NVIC->IPR[index] = 0x00000000;
 8004630:	f102 03c0 	add.w	r3, r2, #192	; 0xc0
  NVIC->ICER[0] = 0xFFFFFFFF;
  NVIC->ICER[1] = 0x0FFFFFFF;
  NVIC->ICPR[0] = 0xFFFFFFFF;
  NVIC->ICPR[1] = 0x0FFFFFFF;
  
  for(index = 0; index < 0x0F; index++)
 8004634:	3201      	adds	r2, #1
 8004636:	2a0f      	cmp	r2, #15
  {
     NVIC->IPR[index] = 0x00000000;
 8004638:	f840 1023 	str.w	r1, [r0, r3, lsl #2]
  NVIC->ICER[0] = 0xFFFFFFFF;
  NVIC->ICER[1] = 0x0FFFFFFF;
  NVIC->ICPR[0] = 0xFFFFFFFF;
  NVIC->ICPR[1] = 0x0FFFFFFF;
  
  for(index = 0; index < 0x0F; index++)
 800463c:	d1f8      	bne.n	8004630 <NVIC_DeInit+0x20>
  {
     NVIC->IPR[index] = 0x00000000;
  } 
}
 800463e:	4770      	bx	lr
 8004640:	e000e100 	.word	0xe000e100

08004644 <NVIC_SCBDeInit>:
*******************************************************************************/
void NVIC_SCBDeInit(void)
{
  u32 index = 0x00;
  
  SCB->ICSR = 0x0A000000;
 8004644:	4a09      	ldr	r2, [pc, #36]	(800466c <NVIC_SCBDeInit+0x28>)
 8004646:	f04f 6320 	mov.w	r3, #167772160	; 0xa000000
  SCB->VTOR = 0x00000000;
  SCB->AIRCR = AIRCR_VECTKEY_MASK;
 800464a:	4909      	ldr	r1, [pc, #36]	(8004670 <NVIC_SCBDeInit+0x2c>)
*******************************************************************************/
void NVIC_SCBDeInit(void)
{
  u32 index = 0x00;
  
  SCB->ICSR = 0x0A000000;
 800464c:	6053      	str	r3, [r2, #4]
  SCB->VTOR = 0x00000000;
 800464e:	2300      	movs	r3, #0
 8004650:	6093      	str	r3, [r2, #8]
  SCB->AIRCR = AIRCR_VECTKEY_MASK;
 8004652:	60d1      	str	r1, [r2, #12]
  SCB->SCR = 0x00000000;
 8004654:	6113      	str	r3, [r2, #16]
  SCB->CCR = 0x00000000;
 8004656:	6153      	str	r3, [r2, #20]
  for(index = 0; index < 0x03; index++)
  {
     SCB->SHPR[index] = 0;
 8004658:	6193      	str	r3, [r2, #24]
 800465a:	61d3      	str	r3, [r2, #28]
 800465c:	6213      	str	r3, [r2, #32]
  }
  SCB->SHCSR = 0x00000000;
 800465e:	6253      	str	r3, [r2, #36]
  SCB->CFSR = 0xFFFFFFFF;
 8004660:	3b01      	subs	r3, #1
 8004662:	6293      	str	r3, [r2, #40]
  SCB->HFSR = 0xFFFFFFFF;
 8004664:	62d3      	str	r3, [r2, #44]
  SCB->DFSR = 0xFFFFFFFF;
 8004666:	6313      	str	r3, [r2, #48]
}
 8004668:	4770      	bx	lr
 800466a:	46c0      	nop			(mov r8, r8)
 800466c:	e000ed00 	.word	0xe000ed00
 8004670:	05fa0000 	.word	0x05fa0000

08004674 <NVIC_PriorityGroupConfig>:
{
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(NVIC_PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to NVIC_PriorityGroup value */
  SCB->AIRCR = AIRCR_VECTKEY_MASK | NVIC_PriorityGroup;
 8004674:	f040 60be 	orr.w	r0, r0, #99614720	; 0x5f00000
 8004678:	4b02      	ldr	r3, [pc, #8]	(8004684 <NVIC_PriorityGroupConfig+0x10>)
 800467a:	f440 2020 	orr.w	r0, r0, #655360	; 0xa0000
 800467e:	60d8      	str	r0, [r3, #12]
}
 8004680:	4770      	bx	lr
 8004682:	46c0      	nop			(mov r8, r8)
 8004684:	e000ed00 	.word	0xe000ed00

08004688 <NVIC_Init>:
*                    specified NVIC peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
{
 8004688:	b530      	push	{r4, r5, lr}
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_IRQ_CHANNEL(NVIC_InitStruct->NVIC_IRQChannel));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 800468a:	78c3      	ldrb	r3, [r0, #3]
 800468c:	7805      	ldrb	r5, [r0, #0]
 800468e:	b35b      	cbz	r3, 80046e8 <NVIC_Init+0x60>
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - (SCB->AIRCR & (u32)0x700))>> 0x08;
 8004690:	4b1a      	ldr	r3, [pc, #104]	(80046fc <NVIC_Init+0x74>)
    tmppre = (0x4 - tmppriority);
    tmpsub = tmpsub >> tmppriority;
    
    tmppriority = (u32)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 8004692:	7841      	ldrb	r1, [r0, #1]
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - (SCB->AIRCR & (u32)0x700))>> 0x08;
 8004694:	68da      	ldr	r2, [r3, #12]
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;

    tmppriority = tmppriority << 0x04;
    tmppriority = ((u32)tmppriority) << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
    
    tmpreg = NVIC->IPR[(NVIC_InitStruct->NVIC_IRQChannel >> 0x02)];
 8004696:	4c1a      	ldr	r4, [pc, #104]	(8004700 <NVIC_Init+0x78>)
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - (SCB->AIRCR & (u32)0x700))>> 0x08;
 8004698:	ea6f 0202 	mvn.w	r2, r2
 800469c:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
 80046a0:	0a12      	lsrs	r2, r2, #8
    tmppre = (0x4 - tmppriority);
    tmpsub = tmpsub >> tmppriority;
    
    tmppriority = (u32)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 80046a2:	f1c2 0304 	rsb	r3, r2, #4	; 0x4
 80046a6:	4099      	lsls	r1, r3
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;
 80046a8:	230f      	movs	r3, #15
 80046aa:	40d3      	lsrs	r3, r2
 80046ac:	7882      	ldrb	r2, [r0, #2]

    tmppriority = tmppriority << 0x04;
    tmppriority = ((u32)tmppriority) << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
 80046ae:	f005 0003 	and.w	r0, r5, #3	; 0x3
    tmppriority = (0x700 - (SCB->AIRCR & (u32)0x700))>> 0x08;
    tmppre = (0x4 - tmppriority);
    tmpsub = tmpsub >> tmppriority;
    
    tmppriority = (u32)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;
 80046b2:	4013      	ands	r3, r2
 80046b4:	430b      	orrs	r3, r1

    tmppriority = tmppriority << 0x04;
    tmppriority = ((u32)tmppriority) << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
 80046b6:	00c0      	lsls	r0, r0, #3
    tmpsub = tmpsub >> tmppriority;
    
    tmppriority = (u32)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;

    tmppriority = tmppriority << 0x04;
 80046b8:	011b      	lsls	r3, r3, #4
    tmppriority = ((u32)tmppriority) << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
    
    tmpreg = NVIC->IPR[(NVIC_InitStruct->NVIC_IRQChannel >> 0x02)];
    tmpmask = (u32)0xFF << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
 80046ba:	22ff      	movs	r2, #255
 80046bc:	4082      	lsls	r2, r0
    
    tmppriority = (u32)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;

    tmppriority = tmppriority << 0x04;
    tmppriority = ((u32)tmppriority) << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
 80046be:	4083      	lsls	r3, r0
    
    tmpreg = NVIC->IPR[(NVIC_InitStruct->NVIC_IRQChannel >> 0x02)];
 80046c0:	ea4f 0c95 	mov.w	ip, r5, lsr #2
 80046c4:	f10c 0cc0 	add.w	ip, ip, #192	; 0xc0
 80046c8:	f854 102c 	ldr.w	r1, [r4, ip, lsl #2]
    tmpmask = (u32)0xFF << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
    tmpreg &= ~tmpmask;
    tmppriority &= tmpmask;  
    tmpreg |= tmppriority;
 80046cc:	4013      	ands	r3, r2
    tmppriority = tmppriority << 0x04;
    tmppriority = ((u32)tmppriority) << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
    
    tmpreg = NVIC->IPR[(NVIC_InitStruct->NVIC_IRQChannel >> 0x02)];
    tmpmask = (u32)0xFF << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
    tmpreg &= ~tmpmask;
 80046ce:	ea21 0102 	bic.w	r1, r1, r2
    tmppriority &= tmpmask;  
    tmpreg |= tmppriority;
 80046d2:	430b      	orrs	r3, r1

    NVIC->IPR[(NVIC_InitStruct->NVIC_IRQChannel >> 0x02)] = tmpreg;
 80046d4:	f844 302c 	str.w	r3, [r4, ip, lsl #2]
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[(NVIC_InitStruct->NVIC_IRQChannel >> 0x05)] =
 80046d8:	f005 021f 	and.w	r2, r5, #31	; 0x1f
 80046dc:	2301      	movs	r3, #1
 80046de:	4093      	lsls	r3, r2
 80046e0:	0969      	lsrs	r1, r5, #5
 80046e2:	f844 3021 	str.w	r3, [r4, r1, lsl #2]
 80046e6:	e008      	b.n	80046fa <NVIC_Init+0x72>
      (u32)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (u8)0x1F);
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[(NVIC_InitStruct->NVIC_IRQChannel >> 0x05)] =
 80046e8:	f005 021f 	and.w	r2, r5, #31	; 0x1f
 80046ec:	2301      	movs	r3, #1
 80046ee:	4093      	lsls	r3, r2
 80046f0:	0969      	lsrs	r1, r5, #5
 80046f2:	4a03      	ldr	r2, [pc, #12]	(8004700 <NVIC_Init+0x78>)
 80046f4:	3120      	adds	r1, #32
 80046f6:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
      (u32)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (u8)0x1F);
  }
}
 80046fa:	bd30      	pop	{r4, r5, pc}
 80046fc:	e000ed00 	.word	0xe000ed00
 8004700:	e000e100 	.word	0xe000e100

08004704 <NVIC_StructInit>:
* Return         : None
*******************************************************************************/
void NVIC_StructInit(NVIC_InitTypeDef* NVIC_InitStruct)
{
  /* NVIC_InitStruct members default value */
  NVIC_InitStruct->NVIC_IRQChannel = 0x00;
 8004704:	2300      	movs	r3, #0
 8004706:	7003      	strb	r3, [r0, #0]
  NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority = 0x00;
 8004708:	7043      	strb	r3, [r0, #1]
  NVIC_InitStruct->NVIC_IRQChannelSubPriority = 0x00;
 800470a:	7083      	strb	r3, [r0, #2]
  NVIC_InitStruct->NVIC_IRQChannelCmd = DISABLE;
 800470c:	70c3      	strb	r3, [r0, #3]
}
 800470e:	4770      	bx	lr

08004710 <NVIC_GetCurrentPendingIRQChannel>:
* Output         : None
* Return         : Pending IRQ Channel Identifier.
*******************************************************************************/
u16 NVIC_GetCurrentPendingIRQChannel(void)
{
  return ((u16)((SCB->ICSR & (u32)0x003FF000) >> 0x0C));
 8004710:	4b03      	ldr	r3, [pc, #12]	(8004720 <NVIC_GetCurrentPendingIRQChannel+0x10>)
 8004712:	4804      	ldr	r0, [pc, #16]	(8004724 <NVIC_GetCurrentPendingIRQChannel+0x14>)
 8004714:	685b      	ldr	r3, [r3, #4]
 8004716:	ea03 0000 	and.w	r0, r3, r0
 800471a:	0b00      	lsrs	r0, r0, #12
}
 800471c:	4770      	bx	lr
 800471e:	46c0      	nop			(mov r8, r8)
 8004720:	e000ed00 	.word	0xe000ed00
 8004724:	003ff000 	.word	0x003ff000

08004728 <NVIC_GetIRQChannelPendingBitStatus>:
  u32 tmp = 0x00;
  
  /* Check the parameters */
  assert_param(IS_NVIC_IRQ_CHANNEL(NVIC_IRQChannel));
  
  tmp = ((u32)0x01 << (NVIC_IRQChannel & (u32)0x1F));
 8004728:	f000 031f 	and.w	r3, r0, #31	; 0x1f
 800472c:	2201      	movs	r2, #1
 800472e:	409a      	lsls	r2, r3

  if (((NVIC->ISPR[(NVIC_IRQChannel >> 0x05)]) & tmp) == tmp)
 8004730:	0940      	lsrs	r0, r0, #5
 8004732:	4b05      	ldr	r3, [pc, #20]	(8004748 <NVIC_GetIRQChannelPendingBitStatus+0x20>)
 8004734:	3040      	adds	r0, #64
 8004736:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
 800473a:	4010      	ands	r0, r2
 800473c:	4290      	cmp	r0, r2
 800473e:	bf14      	ite	ne
 8004740:	2000      	movne	r0, #0
 8004742:	2001      	moveq	r0, #1
  else
  {
    pendingirqstatus = RESET;
  }
  return pendingirqstatus;
}
 8004744:	4770      	bx	lr
 8004746:	46c0      	nop			(mov r8, r8)
 8004748:	e000e100 	.word	0xe000e100

0800474c <NVIC_SetIRQChannelPendingBit>:
void NVIC_SetIRQChannelPendingBit(u8 NVIC_IRQChannel)
{
  /* Check the parameters */
  assert_param(IS_NVIC_IRQ_CHANNEL(NVIC_IRQChannel));
  
  *(vu32*) 0xE000EF00 = (u32)NVIC_IRQChannel;
 800474c:	4b01      	ldr	r3, [pc, #4]	(8004754 <NVIC_SetIRQChannelPendingBit+0x8>)
 800474e:	6018      	str	r0, [r3, #0]
}
 8004750:	4770      	bx	lr
 8004752:	46c0      	nop			(mov r8, r8)
 8004754:	e000ef00 	.word	0xe000ef00

08004758 <NVIC_ClearIRQChannelPendingBit>:
void NVIC_ClearIRQChannelPendingBit(u8 NVIC_IRQChannel)
{
  /* Check the parameters */
  assert_param(IS_NVIC_IRQ_CHANNEL(NVIC_IRQChannel));
  
  NVIC->ICPR[(NVIC_IRQChannel >> 0x05)] = (u32)0x01 << (NVIC_IRQChannel & (u32)0x1F);
 8004758:	0941      	lsrs	r1, r0, #5
 800475a:	2301      	movs	r3, #1
 800475c:	f000 001f 	and.w	r0, r0, #31	; 0x1f
 8004760:	4083      	lsls	r3, r0
 8004762:	4a02      	ldr	r2, [pc, #8]	(800476c <NVIC_ClearIRQChannelPendingBit+0x14>)
 8004764:	3160      	adds	r1, #96
 8004766:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
}
 800476a:	4770      	bx	lr
 800476c:	e000e100 	.word	0xe000e100

08004770 <NVIC_GetCurrentActiveHandler>:
* Output         : None
* Return         : Active Handler Identifier.
*******************************************************************************/
u16 NVIC_GetCurrentActiveHandler(void)
{
  return ((u16)(SCB->ICSR & (u32)0x3FF));
 8004770:	4b02      	ldr	r3, [pc, #8]	(800477c <NVIC_GetCurrentActiveHandler+0xc>)
 8004772:	6858      	ldr	r0, [r3, #4]
 8004774:	0580      	lsls	r0, r0, #22
 8004776:	0d80      	lsrs	r0, r0, #22
}
 8004778:	4770      	bx	lr
 800477a:	46c0      	nop			(mov r8, r8)
 800477c:	e000ed00 	.word	0xe000ed00

08004780 <NVIC_GetIRQChannelActiveBitStatus>:
  u32 tmp = 0x00;

  /* Check the parameters */
  assert_param(IS_NVIC_IRQ_CHANNEL(NVIC_IRQChannel));
  
  tmp = ((u32)0x01 << (NVIC_IRQChannel & (u32)0x1F));
 8004780:	f000 031f 	and.w	r3, r0, #31	; 0x1f
 8004784:	2201      	movs	r2, #1
 8004786:	409a      	lsls	r2, r3

  if (((NVIC->IABR[(NVIC_IRQChannel >> 0x05)]) & tmp) == tmp )
 8004788:	0940      	lsrs	r0, r0, #5
 800478a:	4b05      	ldr	r3, [pc, #20]	(80047a0 <NVIC_GetIRQChannelActiveBitStatus+0x20>)
 800478c:	3080      	adds	r0, #128
 800478e:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
 8004792:	4010      	ands	r0, r2
 8004794:	4290      	cmp	r0, r2
 8004796:	bf14      	ite	ne
 8004798:	2000      	movne	r0, #0
 800479a:	2001      	moveq	r0, #1
  else
  {
    activeirqstatus = RESET;
  }
  return activeirqstatus;
}
 800479c:	4770      	bx	lr
 800479e:	46c0      	nop			(mov r8, r8)
 80047a0:	e000e100 	.word	0xe000e100

080047a4 <NVIC_GetCPUID>:
* Output         : None
* Return         : CPU ID.
*******************************************************************************/
u32 NVIC_GetCPUID(void)
{
  return (SCB->CPUID);
 80047a4:	4b01      	ldr	r3, [pc, #4]	(80047ac <NVIC_GetCPUID+0x8>)
 80047a6:	6818      	ldr	r0, [r3, #0]
}
 80047a8:	4770      	bx	lr
 80047aa:	46c0      	nop			(mov r8, r8)
 80047ac:	e000ed00 	.word	0xe000ed00

080047b0 <NVIC_SetVectorTable>:
{ 
  /* Check the parameters */
  assert_param(IS_NVIC_VECTTAB(NVIC_VectTab));
  assert_param(IS_NVIC_OFFSET(Offset));  
   
  SCB->VTOR = NVIC_VectTab | (Offset & (u32)0x1FFFFF80);
 80047b0:	f021 4160 	bic.w	r1, r1, #3758096384	; 0xe0000000
 80047b4:	f021 017f 	bic.w	r1, r1, #127	; 0x7f
 80047b8:	4b01      	ldr	r3, [pc, #4]	(80047c0 <NVIC_SetVectorTable+0x10>)
 80047ba:	4301      	orrs	r1, r0
 80047bc:	6099      	str	r1, [r3, #8]
}
 80047be:	4770      	bx	lr
 80047c0:	e000ed00 	.word	0xe000ed00

080047c4 <NVIC_GenerateSystemReset>:
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_GenerateSystemReset(void)
{
  SCB->AIRCR = AIRCR_VECTKEY_MASK | (u32)0x04;
 80047c4:	4a01      	ldr	r2, [pc, #4]	(80047cc <NVIC_GenerateSystemReset+0x8>)
 80047c6:	4b02      	ldr	r3, [pc, #8]	(80047d0 <NVIC_GenerateSystemReset+0xc>)
 80047c8:	60da      	str	r2, [r3, #12]
}
 80047ca:	4770      	bx	lr
 80047cc:	05fa0004 	.word	0x05fa0004
 80047d0:	e000ed00 	.word	0xe000ed00

080047d4 <NVIC_GenerateCoreReset>:
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_GenerateCoreReset(void)
{
  SCB->AIRCR = AIRCR_VECTKEY_MASK | (u32)0x01;
 80047d4:	4a01      	ldr	r2, [pc, #4]	(80047dc <NVIC_GenerateCoreReset+0x8>)
 80047d6:	4b02      	ldr	r3, [pc, #8]	(80047e0 <NVIC_GenerateCoreReset+0xc>)
 80047d8:	60da      	str	r2, [r3, #12]
}
 80047da:	4770      	bx	lr
 80047dc:	05fa0001 	.word	0x05fa0001
 80047e0:	e000ed00 	.word	0xe000ed00

080047e4 <NVIC_SystemLPConfig>:
{
  /* Check the parameters */
  assert_param(IS_NVIC_LP(LowPowerMode));
  assert_param(IS_FUNCTIONAL_STATE(NewState));  
  
  if (NewState != DISABLE)
 80047e4:	b121      	cbz	r1, 80047f0 <NVIC_SystemLPConfig+0xc>
  {
    SCB->SCR |= LowPowerMode;
 80047e6:	4a05      	ldr	r2, [pc, #20]	(80047fc <NVIC_SystemLPConfig+0x18>)
 80047e8:	6913      	ldr	r3, [r2, #16]
 80047ea:	ea40 0303 	orr.w	r3, r0, r3
 80047ee:	e003      	b.n	80047f8 <NVIC_SystemLPConfig+0x14>
  }
  else
  {
    SCB->SCR &= (u32)(~(u32)LowPowerMode);
 80047f0:	4a02      	ldr	r2, [pc, #8]	(80047fc <NVIC_SystemLPConfig+0x18>)
 80047f2:	6913      	ldr	r3, [r2, #16]
 80047f4:	ea23 0300 	bic.w	r3, r3, r0
 80047f8:	6113      	str	r3, [r2, #16]
  }
}
 80047fa:	4770      	bx	lr
 80047fc:	e000ed00 	.word	0xe000ed00

08004800 <NVIC_SystemHandlerConfig>:

  /* Check the parameters */
  assert_param(IS_CONFIG_SYSTEM_HANDLER(SystemHandler));
  assert_param(IS_FUNCTIONAL_STATE(NewState)); 
  
  tmpreg =  (u32)0x01 << (SystemHandler & (u32)0x1F);
 8004800:	f000 001f 	and.w	r0, r0, #31	; 0x1f
 8004804:	2301      	movs	r3, #1
 8004806:	fa13 f000 	lsls.w	r0, r3, r0

  if (NewState != DISABLE)
 800480a:	b121      	cbz	r1, 8004816 <NVIC_SystemHandlerConfig+0x16>
  {
    SCB->SHCSR |= tmpreg;
 800480c:	4a05      	ldr	r2, [pc, #20]	(8004824 <NVIC_SystemHandlerConfig+0x24>)
 800480e:	6a53      	ldr	r3, [r2, #36]
 8004810:	ea40 0303 	orr.w	r3, r0, r3
 8004814:	e003      	b.n	800481e <NVIC_SystemHandlerConfig+0x1e>
  }
  else
  {
    SCB->SHCSR &= ~tmpreg;
 8004816:	4a03      	ldr	r2, [pc, #12]	(8004824 <NVIC_SystemHandlerConfig+0x24>)
 8004818:	6a53      	ldr	r3, [r2, #36]
 800481a:	ea23 0300 	bic.w	r3, r3, r0
 800481e:	6253      	str	r3, [r2, #36]
  }
}
 8004820:	4770      	bx	lr
 8004822:	46c0      	nop			(mov r8, r8)
 8004824:	e000ed00 	.word	0xe000ed00

08004828 <NVIC_SystemHandlerPriorityConfig>:
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_SystemHandlerPriorityConfig(u32 SystemHandler, u8 SystemHandlerPreemptionPriority,
                                      u8 SystemHandlerSubPriority)
{
 8004828:	b510      	push	{r4, lr}
  /* Check the parameters */
  assert_param(IS_PRIORITY_SYSTEM_HANDLER(SystemHandler));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(SystemHandlerPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(SystemHandlerSubPriority));
    
  tmppriority = (0x700 - (SCB->AIRCR & (u32)0x700))>> 0x08;
 800482a:	4c14      	ldr	r4, [pc, #80]	(800487c <NVIC_SystemHandlerPriorityConfig+0x54>)
 800482c:	68e3      	ldr	r3, [r4, #12]
 800482e:	ea6f 0303 	mvn.w	r3, r3
 8004832:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8004836:	0a1b      	lsrs	r3, r3, #8
  tmp1 = (0x4 - tmppriority);
  tmp2 = tmp2 >> tmppriority;
    
  tmppriority = (u32)SystemHandlerPreemptionPriority << tmp1;
 8004838:	f1c3 0c04 	rsb	ip, r3, #4	; 0x4
 800483c:	fa01 f10c 	lsl.w	r1, r1, ip
  tmppriority |=  SystemHandlerSubPriority & tmp2;
 8004840:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8004844:	fa2c f303 	lsr.w	r3, ip, r3
 8004848:	401a      	ands	r2, r3
 800484a:	430a      	orrs	r2, r1

  tmppriority = tmppriority << 0x04;
  tmp1 = SystemHandler & (u32)0xC0;
 800484c:	f000 01c0 	and.w	r1, r0, #192	; 0xc0
  tmp1 = tmp1 >> 0x06; 
  tmp2 = (SystemHandler >> 0x08) & (u32)0x03;
  tmppriority = tmppriority << (tmp2 * 0x08);
 8004850:	0940      	lsrs	r0, r0, #5
 8004852:	f000 0018 	and.w	r0, r0, #24	; 0x18
  handlermask = (u32)0xFF << (tmp2 * 0x08);
  
  SCB->SHPR[tmp1] &= ~handlermask;
 8004856:	fa0c fc00 	lsl.w	ip, ip, r0
  tmp2 = tmp2 >> tmppriority;
    
  tmppriority = (u32)SystemHandlerPreemptionPriority << tmp1;
  tmppriority |=  SystemHandlerSubPriority & tmp2;

  tmppriority = tmppriority << 0x04;
 800485a:	0112      	lsls	r2, r2, #4
  tmp2 = (SystemHandler >> 0x08) & (u32)0x03;
  tmppriority = tmppriority << (tmp2 * 0x08);
  handlermask = (u32)0xFF << (tmp2 * 0x08);
  
  SCB->SHPR[tmp1] &= ~handlermask;
  SCB->SHPR[tmp1] |= tmppriority;
 800485c:	4082      	lsls	r2, r0
  tmppriority = (u32)SystemHandlerPreemptionPriority << tmp1;
  tmppriority |=  SystemHandlerSubPriority & tmp2;

  tmppriority = tmppriority << 0x04;
  tmp1 = SystemHandler & (u32)0xC0;
  tmp1 = tmp1 >> 0x06; 
 800485e:	0989      	lsrs	r1, r1, #6
  tmp2 = (SystemHandler >> 0x08) & (u32)0x03;
  tmppriority = tmppriority << (tmp2 * 0x08);
  handlermask = (u32)0xFF << (tmp2 * 0x08);
  
  SCB->SHPR[tmp1] &= ~handlermask;
 8004860:	3106      	adds	r1, #6
 8004862:	f854 3021 	ldr.w	r3, [r4, r1, lsl #2]
 8004866:	ea23 030c 	bic.w	r3, r3, ip
 800486a:	f844 3021 	str.w	r3, [r4, r1, lsl #2]
  SCB->SHPR[tmp1] |= tmppriority;
 800486e:	f854 3021 	ldr.w	r3, [r4, r1, lsl #2]
 8004872:	431a      	orrs	r2, r3
 8004874:	f844 2021 	str.w	r2, [r4, r1, lsl #2]
}
 8004878:	bd10      	pop	{r4, pc}
 800487a:	46c0      	nop			(mov r8, r8)
 800487c:	e000ed00 	.word	0xe000ed00

08004880 <NVIC_GetSystemHandlerPendingBitStatus>:
  u32 tmp = 0x00, tmppos = 0x00;

  /* Check the parameters */
  assert_param(IS_GET_PENDING_SYSTEM_HANDLER(SystemHandler));
  
  tmppos = (SystemHandler >> 0x0A);
 8004880:	0a80      	lsrs	r0, r0, #10
  tmppos &= (u32)0x0F;

  tmppos = (u32)0x01 << tmppos;
 8004882:	f000 000f 	and.w	r0, r0, #15	; 0xf
 8004886:	2301      	movs	r3, #1
 8004888:	4083      	lsls	r3, r0

  tmp = SCB->SHCSR & tmppos;
 800488a:	4a04      	ldr	r2, [pc, #16]	(800489c <NVIC_GetSystemHandlerPendingBitStatus+0x1c>)
 800488c:	6a50      	ldr	r0, [r2, #36]
 800488e:	ea03 0000 	and.w	r0, r3, r0
 8004892:	4298      	cmp	r0, r3
 8004894:	bf14      	ite	ne
 8004896:	2000      	movne	r0, #0
 8004898:	2001      	moveq	r0, #1
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
}
 800489a:	4770      	bx	lr
 800489c:	e000ed00 	.word	0xe000ed00

080048a0 <NVIC_SetSystemHandlerPendingBit>:
  assert_param(IS_SET_PENDING_SYSTEM_HANDLER(SystemHandler));
  
  /* Get the System Handler pending bit position */
  tmp = SystemHandler & (u32)0x1F;
  /* Set the corresponding System Handler pending bit */
  SCB->ICSR |= ((u32)0x01 << tmp);
 80048a0:	f000 001f 	and.w	r0, r0, #31	; 0x1f
 80048a4:	2301      	movs	r3, #1
 80048a6:	4083      	lsls	r3, r0
 80048a8:	4a02      	ldr	r2, [pc, #8]	(80048b4 <NVIC_SetSystemHandlerPendingBit+0x14>)
 80048aa:	6851      	ldr	r1, [r2, #4]
 80048ac:	430b      	orrs	r3, r1
 80048ae:	6053      	str	r3, [r2, #4]
}
 80048b0:	4770      	bx	lr
 80048b2:	46c0      	nop			(mov r8, r8)
 80048b4:	e000ed00 	.word	0xe000ed00

080048b8 <NVIC_ClearSystemHandlerPendingBit>:
  assert_param(IS_CLEAR_SYSTEM_HANDLER(SystemHandler));
  
  /* Get the System Handler pending bit position */
  tmp = SystemHandler & (u32)0x1F;
  /* Clear the corresponding System Handler pending bit */
  SCB->ICSR |= ((u32)0x01 << (tmp - 0x01));
 80048b8:	f000 001f 	and.w	r0, r0, #31	; 0x1f
 80048bc:	3801      	subs	r0, #1
 80048be:	2301      	movs	r3, #1
 80048c0:	4083      	lsls	r3, r0
 80048c2:	4a02      	ldr	r2, [pc, #8]	(80048cc <NVIC_ClearSystemHandlerPendingBit+0x14>)
 80048c4:	6851      	ldr	r1, [r2, #4]
 80048c6:	430b      	orrs	r3, r1
 80048c8:	6053      	str	r3, [r2, #4]
}
 80048ca:	4770      	bx	lr
 80048cc:	e000ed00 	.word	0xe000ed00

080048d0 <NVIC_GetSystemHandlerActiveBitStatus>:
  /* Check the parameters */
  assert_param(IS_GET_ACTIVE_SYSTEM_HANDLER(SystemHandler));
  
  tmppos = (SystemHandler >> 0x0E) & (u32)0x0F;

  tmppos = (u32)0x01 << tmppos;
 80048d0:	0b80      	lsrs	r0, r0, #14
 80048d2:	f000 000f 	and.w	r0, r0, #15	; 0xf
 80048d6:	2301      	movs	r3, #1
 80048d8:	4083      	lsls	r3, r0

  tmp = SCB->SHCSR & tmppos;
 80048da:	4a04      	ldr	r2, [pc, #16]	(80048ec <NVIC_GetSystemHandlerActiveBitStatus+0x1c>)
 80048dc:	6a50      	ldr	r0, [r2, #36]
 80048de:	ea03 0000 	and.w	r0, r3, r0
 80048e2:	4298      	cmp	r0, r3
 80048e4:	bf14      	ite	ne
 80048e6:	2000      	movne	r0, #0
 80048e8:	2001      	moveq	r0, #1
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
}
 80048ea:	4770      	bx	lr
 80048ec:	e000ed00 	.word	0xe000ed00

080048f0 <NVIC_GetFaultHandlerSources>:
  u32 tmpreg = 0x00, tmppos = 0x00;

  /* Check the parameters */
  assert_param(IS_FAULT_SOURCE_SYSTEM_HANDLER(SystemHandler));
  
  tmpreg = (SystemHandler >> 0x12) & (u32)0x03;
 80048f0:	0c83      	lsrs	r3, r0, #18
  tmppos = (SystemHandler >> 0x14) & (u32)0x03;

  if (tmpreg == 0x00)
 80048f2:	f013 0303 	ands.w	r3, r3, #3	; 0x3
 80048f6:	d102      	bne.n	80048fe <NVIC_GetFaultHandlerSources+0xe>
  {
    faultsources = SCB->HFSR;
 80048f8:	4b0d      	ldr	r3, [pc, #52]	(8004930 <NVIC_GetFaultHandlerSources+0x40>)
 80048fa:	6ad8      	ldr	r0, [r3, #44]
 80048fc:	e017      	b.n	800492e <NVIC_GetFaultHandlerSources+0x3e>
  }
  else if (tmpreg == 0x01)
 80048fe:	2b01      	cmp	r3, #1
 8004900:	d113      	bne.n	800492a <NVIC_GetFaultHandlerSources+0x3a>
  {
    faultsources = SCB->CFSR >> (tmppos * 0x08);
 8004902:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
 8004906:	f503 436c 	add.w	r3, r3, #60416	; 0xec00
 800490a:	33fe      	adds	r3, #254

  /* Check the parameters */
  assert_param(IS_FAULT_SOURCE_SYSTEM_HANDLER(SystemHandler));
  
  tmpreg = (SystemHandler >> 0x12) & (u32)0x03;
  tmppos = (SystemHandler >> 0x14) & (u32)0x03;
 800490c:	0d02      	lsrs	r2, r0, #20
  {
    faultsources = SCB->HFSR;
  }
  else if (tmpreg == 0x01)
  {
    faultsources = SCB->CFSR >> (tmppos * 0x08);
 800490e:	3301      	adds	r3, #1

  /* Check the parameters */
  assert_param(IS_FAULT_SOURCE_SYSTEM_HANDLER(SystemHandler));
  
  tmpreg = (SystemHandler >> 0x12) & (u32)0x03;
  tmppos = (SystemHandler >> 0x14) & (u32)0x03;
 8004910:	f002 0203 	and.w	r2, r2, #3	; 0x3
  {
    faultsources = SCB->HFSR;
  }
  else if (tmpreg == 0x01)
  {
    faultsources = SCB->CFSR >> (tmppos * 0x08);
 8004914:	6a99      	ldr	r1, [r3, #40]
 8004916:	00d3      	lsls	r3, r2, #3
 8004918:	fa31 f003 	lsrs.w	r0, r1, r3
    if (tmppos != 0x02)
 800491c:	2a02      	cmp	r2, #2
    {
      faultsources &= (u32)0x0F;
 800491e:	bf14      	ite	ne
 8004920:	f000 000f 	andne.w	r0, r0, #15	; 0xf
    }
    else
    {
      faultsources &= (u32)0xFF;
 8004924:	f000 00ff 	andeq.w	r0, r0, #255	; 0xff
 8004928:	e001      	b.n	800492e <NVIC_GetFaultHandlerSources+0x3e>
    }
  }
  else
  {
    faultsources = SCB->DFSR;
 800492a:	4b01      	ldr	r3, [pc, #4]	(8004930 <NVIC_GetFaultHandlerSources+0x40>)
 800492c:	6b18      	ldr	r0, [r3, #48]
  }
  return faultsources;
}
 800492e:	4770      	bx	lr
 8004930:	e000ed00 	.word	0xe000ed00

08004934 <NVIC_GetFaultAddress>:
  /* Check the parameters */
  assert_param(IS_FAULT_ADDRESS_SYSTEM_HANDLER(SystemHandler));
  
  tmp = (SystemHandler >> 0x16) & (u32)0x01;

  if (tmp == 0x00)
 8004934:	f410 0f80 	tst.w	r0, #4194304	; 0x400000
  {
    faultaddress = SCB->MMFAR;
 8004938:	bf0b      	itete	eq
 800493a:	4b02      	ldreq	r3, [pc, #8]	(8004944 <NVIC_GetFaultAddress+0x10>)
  }
  else
  {
    faultaddress = SCB->BFAR;
 800493c:	4b01      	ldrne	r3, [pc, #4]	(8004944 <NVIC_GetFaultAddress+0x10>)
  
  tmp = (SystemHandler >> 0x16) & (u32)0x01;

  if (tmp == 0x00)
  {
    faultaddress = SCB->MMFAR;
 800493e:	6b58      	ldreq	r0, [r3, #52]
  }
  else
  {
    faultaddress = SCB->BFAR;
 8004940:	6b98      	ldrne	r0, [r3, #56]
  }
  return faultaddress;
}
 8004942:	4770      	bx	lr
 8004944:	e000ed00 	.word	0xe000ed00

08004948 <NVIC_GetBASEPRI>:
* Input          : None
* Output         : None
* Return         : BASEPRI register value
*******************************************************************************/
u32 NVIC_GetBASEPRI(void)
{
 8004948:	b500      	push	{lr}
 800494a:	b081      	sub	sp, #4
  return (__GetBASEPRI());
 800494c:	f001 fb88 	bl	8006060 <__GetBASEPRI>
}
 8004950:	b001      	add	sp, #4
 8004952:	bd00      	pop	{pc}

08004954 <NVIC_BASEPRICONFIG>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_BASEPRICONFIG(u32 NewPriority)
{
 8004954:	b500      	push	{lr}
  /* Check the parameters */
  assert_param(IS_NVIC_BASE_PRI(NewPriority));
  
  __BASEPRICONFIG(NewPriority << 0x04);
 8004956:	0100      	lsls	r0, r0, #4
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_BASEPRICONFIG(u32 NewPriority)
{
 8004958:	b081      	sub	sp, #4
  /* Check the parameters */
  assert_param(IS_NVIC_BASE_PRI(NewPriority));
  
  __BASEPRICONFIG(NewPriority << 0x04);
 800495a:	f001 fb7e 	bl	800605a <__BASEPRICONFIG>
}
 800495e:	b001      	add	sp, #4
 8004960:	bd00      	pop	{pc}
 8004962:	46c0      	nop			(mov r8, r8)

08004964 <NVIC_RESETFAULTMASK>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_RESETFAULTMASK(void)
{
 8004964:	b500      	push	{lr}
 8004966:	b081      	sub	sp, #4
  __RESETFAULTMASK();
 8004968:	f001 fb75 	bl	8006056 <__RESETFAULTMASK>
}
 800496c:	b001      	add	sp, #4
 800496e:	bd00      	pop	{pc}

08004970 <NVIC_SETFAULTMASK>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_SETFAULTMASK(void)
{
 8004970:	b500      	push	{lr}
 8004972:	b081      	sub	sp, #4
  __SETFAULTMASK();
 8004974:	f001 fb6d 	bl	8006052 <__SETFAULTMASK>
}
 8004978:	b001      	add	sp, #4
 800497a:	bd00      	pop	{pc}

0800497c <NVIC_RESETPRIMASK>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_RESETPRIMASK(void)
{
 800497c:	b500      	push	{lr}
 800497e:	b081      	sub	sp, #4
  __RESETPRIMASK();
 8004980:	f001 fb65 	bl	800604e <__RESETPRIMASK>
}
 8004984:	b001      	add	sp, #4
 8004986:	bd00      	pop	{pc}

08004988 <NVIC_SETPRIMASK>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_SETPRIMASK(void)
{
 8004988:	b500      	push	{lr}
 800498a:	b081      	sub	sp, #4
  __SETPRIMASK();
 800498c:	f001 fb5d 	bl	800604a <__SETPRIMASK>
}
 8004990:	b001      	add	sp, #4
 8004992:	bd00      	pop	{pc}

08004994 <PWR_BackupAccessCmd>:
void PWR_BackupAccessCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(vu32 *) CR_DBP_BB = (u32)NewState;
 8004994:	4b01      	ldr	r3, [pc, #4]	(800499c <PWR_BackupAccessCmd+0x8>)
 8004996:	6018      	str	r0, [r3, #0]
}
 8004998:	4770      	bx	lr
 800499a:	46c0      	nop			(mov r8, r8)
 800499c:	420e0020 	.word	0x420e0020

080049a0 <PWR_PVDCmd>:
void PWR_PVDCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(vu32 *) CR_PVDE_BB = (u32)NewState;
 80049a0:	4b01      	ldr	r3, [pc, #4]	(80049a8 <PWR_PVDCmd+0x8>)
 80049a2:	6018      	str	r0, [r3, #0]
}
 80049a4:	4770      	bx	lr
 80049a6:	46c0      	nop			(mov r8, r8)
 80049a8:	420e0010 	.word	0x420e0010

080049ac <PWR_PVDLevelConfig>:
  u32 tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_PWR_PVD_LEVEL(PWR_PVDLevel));

  tmpreg = PWR->CR;
 80049ac:	4a03      	ldr	r2, [pc, #12]	(80049bc <PWR_PVDLevelConfig+0x10>)
 80049ae:	6813      	ldr	r3, [r2, #0]

  /* Clear PLS[7:5] bits */
  tmpreg &= CR_PLS_Mask;
 80049b0:	f023 03e0 	bic.w	r3, r3, #224	; 0xe0

  /* Set PLS[7:5] bits according to PWR_PVDLevel value */
  tmpreg |= PWR_PVDLevel;
 80049b4:	4318      	orrs	r0, r3

  /* Store the new value */
  PWR->CR = tmpreg;
 80049b6:	6010      	str	r0, [r2, #0]
}
 80049b8:	4770      	bx	lr
 80049ba:	46c0      	nop			(mov r8, r8)
 80049bc:	40007000 	.word	0x40007000

080049c0 <PWR_WakeUpPinCmd>:
void PWR_WakeUpPinCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(vu32 *) CSR_EWUP_BB = (u32)NewState;
 80049c0:	4b01      	ldr	r3, [pc, #4]	(80049c8 <PWR_WakeUpPinCmd+0x8>)
 80049c2:	6018      	str	r0, [r3, #0]
}
 80049c4:	4770      	bx	lr
 80049c6:	46c0      	nop			(mov r8, r8)
 80049c8:	420e00a0 	.word	0x420e00a0

080049cc <PWR_GetFlagStatus>:
  FlagStatus bitstatus = RESET;

  /* Check the parameters */
  assert_param(IS_PWR_GET_FLAG(PWR_FLAG));
  
  if ((PWR->CSR & PWR_FLAG) != (u32)RESET)
 80049cc:	4b03      	ldr	r3, [pc, #12]	(80049dc <PWR_GetFlagStatus+0x10>)
 80049ce:	685b      	ldr	r3, [r3, #4]
 80049d0:	4218      	tst	r0, r3
 80049d2:	bf0c      	ite	eq
 80049d4:	2000      	moveq	r0, #0
 80049d6:	2001      	movne	r0, #1
    bitstatus = RESET;
  }

  /* Return the flag status */
  return bitstatus;
}
 80049d8:	4770      	bx	lr
 80049da:	46c0      	nop			(mov r8, r8)
 80049dc:	40007000 	.word	0x40007000

080049e0 <PWR_ClearFlag>:
void PWR_ClearFlag(u32 PWR_FLAG)
{
  /* Check the parameters */
  assert_param(IS_PWR_CLEAR_FLAG(PWR_FLAG));
         
  PWR->CR |=  PWR_FLAG << 2;
 80049e0:	4a02      	ldr	r2, [pc, #8]	(80049ec <PWR_ClearFlag+0xc>)
 80049e2:	6813      	ldr	r3, [r2, #0]
 80049e4:	ea43 0380 	orr.w	r3, r3, r0, lsl #2
 80049e8:	6013      	str	r3, [r2, #0]
}
 80049ea:	4770      	bx	lr
 80049ec:	40007000 	.word	0x40007000

080049f0 <PWR_EnterSTANDBYMode>:
* Return         : None
*******************************************************************************/
void PWR_EnterSTANDBYMode(void)
{
  /* Clear Wake-up flag */
  PWR->CR |= CR_CWUF_Set;
 80049f0:	4a0b      	ldr	r2, [pc, #44]	(8004a20 <PWR_EnterSTANDBYMode+0x30>)
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void PWR_EnterSTANDBYMode(void)
{
 80049f2:	b500      	push	{lr}
  /* Clear Wake-up flag */
  PWR->CR |= CR_CWUF_Set;
 80049f4:	6813      	ldr	r3, [r2, #0]
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void PWR_EnterSTANDBYMode(void)
{
 80049f6:	b081      	sub	sp, #4
  /* Clear Wake-up flag */
  PWR->CR |= CR_CWUF_Set;
 80049f8:	f043 0304 	orr.w	r3, r3, #4	; 0x4
 80049fc:	6013      	str	r3, [r2, #0]

  /* Select STANDBY mode */
  PWR->CR |= CR_PDDS_Set;
 80049fe:	6813      	ldr	r3, [r2, #0]
 8004a00:	f043 0302 	orr.w	r3, r3, #2	; 0x2
 8004a04:	6013      	str	r3, [r2, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  *(vu32 *) SCB_SysCtrl |= SysCtrl_SLEEPDEEP_Set;
 8004a06:	f102 4220 	add.w	r2, r2, #2684354560	; 0xa0000000
 8004a0a:	f502 42fa 	add.w	r2, r2, #32000	; 0x7d00
 8004a0e:	3210      	adds	r2, #16
 8004a10:	6813      	ldr	r3, [r2, #0]
 8004a12:	f043 0304 	orr.w	r3, r3, #4	; 0x4
 8004a16:	6013      	str	r3, [r2, #0]

  /* Request Wait For Interrupt */
  __WFI();
 8004a18:	f001 faf2 	bl	8006000 <__WFI>
}
 8004a1c:	b001      	add	sp, #4
 8004a1e:	bd00      	pop	{pc}
 8004a20:	40007000 	.word	0x40007000

08004a24 <PWR_EnterSTOPMode>:
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(PWR_Regulator));
  assert_param(IS_PWR_STOP_ENTRY(PWR_STOPEntry));
  
  /* Select the regulator state in STOP mode ---------------------------------*/
  tmpreg = PWR->CR;
 8004a24:	4a0c      	ldr	r2, [pc, #48]	(8004a58 <PWR_EnterSTOPMode+0x34>)
*                       - PWR_STOPEntry_WFE: enter STOP mode with WFE instruction
* Output         : None
* Return         : None
*******************************************************************************/
void PWR_EnterSTOPMode(u32 PWR_Regulator, u8 PWR_STOPEntry)
{
 8004a26:	b500      	push	{lr}
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(PWR_Regulator));
  assert_param(IS_PWR_STOP_ENTRY(PWR_STOPEntry));
  
  /* Select the regulator state in STOP mode ---------------------------------*/
  tmpreg = PWR->CR;
 8004a28:	6813      	ldr	r3, [r2, #0]
*                       - PWR_STOPEntry_WFE: enter STOP mode with WFE instruction
* Output         : None
* Return         : None
*******************************************************************************/
void PWR_EnterSTOPMode(u32 PWR_Regulator, u8 PWR_STOPEntry)
{
 8004a2a:	b081      	sub	sp, #4
  
  /* Select the regulator state in STOP mode ---------------------------------*/
  tmpreg = PWR->CR;

  /* Clear PDDS and LPDS bits */
  tmpreg &= CR_DS_Mask;
 8004a2c:	f023 0303 	bic.w	r3, r3, #3	; 0x3

  /* Set LPDS bit according to PWR_Regulator value */
  tmpreg |= PWR_Regulator;
 8004a30:	4318      	orrs	r0, r3

  /* Store the new value */
  PWR->CR = tmpreg;
 8004a32:	6010      	str	r0, [r2, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  *(vu32 *) SCB_SysCtrl |= SysCtrl_SLEEPDEEP_Set;
 8004a34:	f102 4220 	add.w	r2, r2, #2684354560	; 0xa0000000
 8004a38:	f502 42fa 	add.w	r2, r2, #32000	; 0x7d00
 8004a3c:	3210      	adds	r2, #16
 8004a3e:	6813      	ldr	r3, [r2, #0]
  
  /* Select STOP mode entry --------------------------------------------------*/
  if(PWR_STOPEntry == PWR_STOPEntry_WFI)
 8004a40:	2901      	cmp	r1, #1

  /* Store the new value */
  PWR->CR = tmpreg;

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  *(vu32 *) SCB_SysCtrl |= SysCtrl_SLEEPDEEP_Set;
 8004a42:	f043 0304 	orr.w	r3, r3, #4	; 0x4
 8004a46:	6013      	str	r3, [r2, #0]
  
  /* Select STOP mode entry --------------------------------------------------*/
  if(PWR_STOPEntry == PWR_STOPEntry_WFI)
 8004a48:	d102      	bne.n	8004a50 <PWR_EnterSTOPMode+0x2c>
  {   
    /* Request Wait For Interrupt */
    __WFI();
 8004a4a:	f001 fad9 	bl	8006000 <__WFI>
 8004a4e:	e001      	b.n	8004a54 <PWR_EnterSTOPMode+0x30>
  }
  else
  {
    /* Request Wait For Event */
    __WFE();
 8004a50:	f001 fad8 	bl	8006004 <__WFE>
  }
}
 8004a54:	b001      	add	sp, #4
 8004a56:	bd00      	pop	{pc}
 8004a58:	40007000 	.word	0x40007000

08004a5c <PWR_DeInit>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void PWR_DeInit(void)
{
 8004a5c:	b510      	push	{r4, lr}
  RCC_APB1PeriphResetCmd(RCC_APB1Periph_PWR, ENABLE);
 8004a5e:	f04f 5480 	mov.w	r4, #268435456	; 0x10000000
 8004a62:	4620      	mov	r0, r4
 8004a64:	2101      	movs	r1, #1
 8004a66:	f000 f97d 	bl	8004d64 <RCC_APB1PeriphResetCmd>
  RCC_APB1PeriphResetCmd(RCC_APB1Periph_PWR, DISABLE);
 8004a6a:	4620      	mov	r0, r4
 8004a6c:	2100      	movs	r1, #0
 8004a6e:	f000 f979 	bl	8004d64 <RCC_APB1PeriphResetCmd>
}
 8004a72:	bd10      	pop	{r4, pc}

08004a74 <RCC_DeInit>:
* Return         : None
*******************************************************************************/
void RCC_DeInit(void)
{
  /* Set HSION bit */
  RCC->CR |= (u32)0x00000001;
 8004a74:	4a0d      	ldr	r2, [pc, #52]	(8004aac <RCC_DeInit+0x38>)
 8004a76:	6813      	ldr	r3, [r2, #0]
 8004a78:	f043 0301 	orr.w	r3, r3, #1	; 0x1
 8004a7c:	6013      	str	r3, [r2, #0]

  /* Reset SW[1:0], HPRE[3:0], PPRE1[2:0], PPRE2[2:0], ADCPRE[1:0] and MCO[2:0] bits */
  RCC->CFGR &= (u32)0xF8FF0000;
 8004a7e:	6851      	ldr	r1, [r2, #4]
 8004a80:	4b0b      	ldr	r3, [pc, #44]	(8004ab0 <RCC_DeInit+0x3c>)
 8004a82:	ea01 0303 	and.w	r3, r1, r3
 8004a86:	6053      	str	r3, [r2, #4]
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (u32)0xFEF6FFFF;
 8004a88:	6813      	ldr	r3, [r2, #0]
 8004a8a:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8004a8e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004a92:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (u32)0xFFFBFFFF;
 8004a94:	6813      	ldr	r3, [r2, #0]
 8004a96:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004a9a:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL[3:0] and USBPRE bits */
  RCC->CFGR &= (u32)0xFF80FFFF;
 8004a9c:	6853      	ldr	r3, [r2, #4]
 8004a9e:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8004aa2:	6053      	str	r3, [r2, #4]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8004aa4:	2300      	movs	r3, #0
 8004aa6:	6093      	str	r3, [r2, #8]
}
 8004aa8:	4770      	bx	lr
 8004aaa:	46c0      	nop			(mov r8, r8)
 8004aac:	40021000 	.word	0x40021000
 8004ab0:	f8ff0000 	.word	0xf8ff0000

08004ab4 <RCC_HSEConfig>:
  /* Check the parameters */
  assert_param(IS_RCC_HSE(RCC_HSE));

  /* Reset HSEON and HSEBYP bits before configuring the HSE ------------------*/
  /* Reset HSEON bit */
  RCC->CR &= CR_HSEON_Reset;
 8004ab4:	4a0b      	ldr	r2, [pc, #44]	(8004ae4 <RCC_HSEConfig+0x30>)

  /* Reset HSEBYP bit */
  RCC->CR &= CR_HSEBYP_Reset;

  /* Configure HSE (RCC_HSE_OFF is already covered by the code section above) */
  switch(RCC_HSE)
 8004ab6:	f5b0 3f80 	cmp.w	r0, #65536	; 0x10000
  /* Check the parameters */
  assert_param(IS_RCC_HSE(RCC_HSE));

  /* Reset HSEON and HSEBYP bits before configuring the HSE ------------------*/
  /* Reset HSEON bit */
  RCC->CR &= CR_HSEON_Reset;
 8004aba:	6813      	ldr	r3, [r2, #0]
 8004abc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004ac0:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= CR_HSEBYP_Reset;
 8004ac2:	6813      	ldr	r3, [r2, #0]
 8004ac4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004ac8:	6013      	str	r3, [r2, #0]

  /* Configure HSE (RCC_HSE_OFF is already covered by the code section above) */
  switch(RCC_HSE)
 8004aca:	d003      	beq.n	8004ad4 <RCC_HSEConfig+0x20>
 8004acc:	f5b0 2f80 	cmp.w	r0, #262144	; 0x40000
 8004ad0:	d107      	bne.n	8004ae2 <RCC_HSEConfig+0x2e>
 8004ad2:	e002      	b.n	8004ada <RCC_HSEConfig+0x26>
  {
    case RCC_HSE_ON:
      /* Set HSEON bit */
      RCC->CR |= CR_HSEON_Set;
 8004ad4:	6813      	ldr	r3, [r2, #0]
 8004ad6:	4303      	orrs	r3, r0
 8004ad8:	e002      	b.n	8004ae0 <RCC_HSEConfig+0x2c>
      break;
      
    case RCC_HSE_Bypass:
      /* Set HSEBYP and HSEON bits */
      RCC->CR |= CR_HSEBYP_Set | CR_HSEON_Set;
 8004ada:	6813      	ldr	r3, [r2, #0]
 8004adc:	f443 23a0 	orr.w	r3, r3, #327680	; 0x50000
 8004ae0:	6013      	str	r3, [r2, #0]
      break;            
      
    default:
      break;      
  }
}
 8004ae2:	4770      	bx	lr
 8004ae4:	40021000 	.word	0x40021000

08004ae8 <RCC_WaitForHSEStartUp>:
* Return         : An ErrorStatus enumuration value:
*                         - SUCCESS: HSE oscillator is stable and ready to use
*                         - ERROR: HSE oscillator not yet ready
*******************************************************************************/
ErrorStatus RCC_WaitForHSEStartUp(void)
{
 8004ae8:	b082      	sub	sp, #8
  vu32 StartUpCounter = 0;
 8004aea:	2300      	movs	r3, #0
  /* Get the RCC register index */
  tmp = RCC_FLAG >> 5;

  if (tmp == 1)               /* The flag to check is in CR register */
  {
    statusreg = RCC->CR;
 8004aec:	4909      	ldr	r1, [pc, #36]	(8004b14 <RCC_WaitForHSEStartUp+0x2c>)
*                         - SUCCESS: HSE oscillator is stable and ready to use
*                         - ERROR: HSE oscillator not yet ready
*******************************************************************************/
ErrorStatus RCC_WaitForHSEStartUp(void)
{
  vu32 StartUpCounter = 0;
 8004aee:	9301      	str	r3, [sp, #4]
  /* Get the RCC register index */
  tmp = RCC_FLAG >> 5;

  if (tmp == 1)               /* The flag to check is in CR register */
  {
    statusreg = RCC->CR;
 8004af0:	680a      	ldr	r2, [r1, #0]
  
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC_GetFlagStatus(RCC_FLAG_HSERDY);
    StartUpCounter++;  
 8004af2:	9b01      	ldr	r3, [sp, #4]
 8004af4:	3301      	adds	r3, #1
  } while((HSEStatus == RESET) && (StartUpCounter != HSEStartUp_TimeOut));
 8004af6:	f412 3f00 	tst.w	r2, #131072	; 0x20000
  
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC_GetFlagStatus(RCC_FLAG_HSERDY);
    StartUpCounter++;  
 8004afa:	9301      	str	r3, [sp, #4]
  } while((HSEStatus == RESET) && (StartUpCounter != HSEStartUp_TimeOut));
 8004afc:	d103      	bne.n	8004b06 <RCC_WaitForHSEStartUp+0x1e>
 8004afe:	9b01      	ldr	r3, [sp, #4]
 8004b00:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8004b04:	d1f4      	bne.n	8004af0 <RCC_WaitForHSEStartUp+0x8>
  /* Get the RCC register index */
  tmp = RCC_FLAG >> 5;

  if (tmp == 1)               /* The flag to check is in CR register */
  {
    statusreg = RCC->CR;
 8004b06:	4b03      	ldr	r3, [pc, #12]	(8004b14 <RCC_WaitForHSEStartUp+0x2c>)
 8004b08:	6818      	ldr	r0, [r3, #0]
 8004b0a:	0c40      	lsrs	r0, r0, #17
 8004b0c:	f000 0001 	and.w	r0, r0, #1	; 0x1
  {
    status = ERROR;
  }  

  return (status);
}
 8004b10:	b002      	add	sp, #8
 8004b12:	4770      	bx	lr
 8004b14:	40021000 	.word	0x40021000

08004b18 <RCC_AdjustHSICalibrationValue>:
  u32 tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_CALIBRATION_VALUE(HSICalibrationValue));

  tmpreg = RCC->CR;
 8004b18:	4a03      	ldr	r2, [pc, #12]	(8004b28 <RCC_AdjustHSICalibrationValue+0x10>)
 8004b1a:	6813      	ldr	r3, [r2, #0]

  /* Clear HSITRIM[4:0] bits */
  tmpreg &= CR_HSITRIM_Mask;
 8004b1c:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8

  /* Set the HSITRIM[4:0] bits according to HSICalibrationValue value */
  tmpreg |= (u32)HSICalibrationValue << 3;
 8004b20:	ea43 03c0 	orr.w	r3, r3, r0, lsl #3

  /* Store the new value */
  RCC->CR = tmpreg;
 8004b24:	6013      	str	r3, [r2, #0]
}
 8004b26:	4770      	bx	lr
 8004b28:	40021000 	.word	0x40021000

08004b2c <RCC_HSICmd>:
void RCC_HSICmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(vu32 *) CR_HSION_BB = (u32)NewState;
 8004b2c:	4b01      	ldr	r3, [pc, #4]	(8004b34 <RCC_HSICmd+0x8>)
 8004b2e:	6018      	str	r0, [r3, #0]
}
 8004b30:	4770      	bx	lr
 8004b32:	46c0      	nop			(mov r8, r8)
 8004b34:	42420000 	.word	0x42420000

08004b38 <RCC_PLLConfig>:

  /* Check the parameters */
  assert_param(IS_RCC_PLL_SOURCE(RCC_PLLSource));
  assert_param(IS_RCC_PLL_MUL(RCC_PLLMul));

  tmpreg = RCC->CFGR;
 8004b38:	4a03      	ldr	r2, [pc, #12]	(8004b48 <RCC_PLLConfig+0x10>)
 8004b3a:	6853      	ldr	r3, [r2, #4]

  /* Clear PLLSRC, PLLXTPRE and PLLMUL[3:0] bits */
  tmpreg &= CFGR_PLL_Mask;

  /* Set the PLL configuration bits */
  tmpreg |= RCC_PLLSource | RCC_PLLMul;
 8004b3c:	f423 137c 	bic.w	r3, r3, #4128768	; 0x3f0000
 8004b40:	4318      	orrs	r0, r3
 8004b42:	4308      	orrs	r0, r1

  /* Store the new value */
  RCC->CFGR = tmpreg;
 8004b44:	6050      	str	r0, [r2, #4]
}
 8004b46:	4770      	bx	lr
 8004b48:	40021000 	.word	0x40021000

08004b4c <RCC_PLLCmd>:
void RCC_PLLCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(vu32 *) CR_PLLON_BB = (u32)NewState;
 8004b4c:	4b01      	ldr	r3, [pc, #4]	(8004b54 <RCC_PLLCmd+0x8>)
 8004b4e:	6018      	str	r0, [r3, #0]
}
 8004b50:	4770      	bx	lr
 8004b52:	46c0      	nop			(mov r8, r8)
 8004b54:	42420060 	.word	0x42420060

08004b58 <RCC_SYSCLKConfig>:
  u32 tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_SYSCLK_SOURCE(RCC_SYSCLKSource));

  tmpreg = RCC->CFGR;
 8004b58:	4a03      	ldr	r2, [pc, #12]	(8004b68 <RCC_SYSCLKConfig+0x10>)
 8004b5a:	6853      	ldr	r3, [r2, #4]

  /* Clear SW[1:0] bits */
  tmpreg &= CFGR_SW_Mask;
 8004b5c:	f023 0303 	bic.w	r3, r3, #3	; 0x3

  /* Set SW[1:0] bits according to RCC_SYSCLKSource value */
  tmpreg |= RCC_SYSCLKSource;
 8004b60:	4318      	orrs	r0, r3

  /* Store the new value */
  RCC->CFGR = tmpreg;
 8004b62:	6050      	str	r0, [r2, #4]
}
 8004b64:	4770      	bx	lr
 8004b66:	46c0      	nop			(mov r8, r8)
 8004b68:	40021000 	.word	0x40021000

08004b6c <RCC_GetSYSCLKSource>:
*                       - 0x04: HSE used as system clock
*                       - 0x08: PLL used as system clock
*******************************************************************************/
u8 RCC_GetSYSCLKSource(void)
{
  return ((u8)(RCC->CFGR & CFGR_SWS_Mask));
 8004b6c:	4b02      	ldr	r3, [pc, #8]	(8004b78 <RCC_GetSYSCLKSource+0xc>)
 8004b6e:	6858      	ldr	r0, [r3, #4]
 8004b70:	f000 000c 	and.w	r0, r0, #12	; 0xc
}
 8004b74:	4770      	bx	lr
 8004b76:	46c0      	nop			(mov r8, r8)
 8004b78:	40021000 	.word	0x40021000

08004b7c <RCC_HCLKConfig>:
  u32 tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_HCLK(RCC_SYSCLK));

  tmpreg = RCC->CFGR;
 8004b7c:	4a03      	ldr	r2, [pc, #12]	(8004b8c <RCC_HCLKConfig+0x10>)
 8004b7e:	6853      	ldr	r3, [r2, #4]

  /* Clear HPRE[3:0] bits */
  tmpreg &= CFGR_HPRE_Reset_Mask;
 8004b80:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0

  /* Set HPRE[3:0] bits according to RCC_SYSCLK value */
  tmpreg |= RCC_SYSCLK;
 8004b84:	4318      	orrs	r0, r3

  /* Store the new value */
  RCC->CFGR = tmpreg;
 8004b86:	6050      	str	r0, [r2, #4]
}
 8004b88:	4770      	bx	lr
 8004b8a:	46c0      	nop			(mov r8, r8)
 8004b8c:	40021000 	.word	0x40021000

08004b90 <RCC_PCLK1Config>:
  u32 tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_PCLK(RCC_HCLK));

  tmpreg = RCC->CFGR;
 8004b90:	4a03      	ldr	r2, [pc, #12]	(8004ba0 <RCC_PCLK1Config+0x10>)
 8004b92:	6853      	ldr	r3, [r2, #4]

  /* Clear PPRE1[2:0] bits */
  tmpreg &= CFGR_PPRE1_Reset_Mask;
 8004b94:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700

  /* Set PPRE1[2:0] bits according to RCC_HCLK value */
  tmpreg |= RCC_HCLK;
 8004b98:	4318      	orrs	r0, r3

  /* Store the new value */
  RCC->CFGR = tmpreg;
 8004b9a:	6050      	str	r0, [r2, #4]
}
 8004b9c:	4770      	bx	lr
 8004b9e:	46c0      	nop			(mov r8, r8)
 8004ba0:	40021000 	.word	0x40021000

08004ba4 <RCC_PCLK2Config>:
  u32 tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_PCLK(RCC_HCLK));

  tmpreg = RCC->CFGR;
 8004ba4:	4a03      	ldr	r2, [pc, #12]	(8004bb4 <RCC_PCLK2Config+0x10>)
 8004ba6:	6853      	ldr	r3, [r2, #4]

  /* Clear PPRE2[2:0] bits */
  tmpreg &= CFGR_PPRE2_Reset_Mask;
 8004ba8:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800

  /* Set PPRE2[2:0] bits according to RCC_HCLK value */
  tmpreg |= RCC_HCLK << 3;
 8004bac:	ea43 03c0 	orr.w	r3, r3, r0, lsl #3

  /* Store the new value */
  RCC->CFGR = tmpreg;
 8004bb0:	6053      	str	r3, [r2, #4]
}
 8004bb2:	4770      	bx	lr
 8004bb4:	40021000 	.word	0x40021000

08004bb8 <RCC_ITConfig>:
{
  /* Check the parameters */
  assert_param(IS_RCC_IT(RCC_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8004bb8:	b121      	cbz	r1, 8004bc4 <RCC_ITConfig+0xc>
  {
    /* Perform Byte access to RCC_CIR[12:8] bits to enable the selected interrupts */
    *(vu8 *) CIR_BYTE2_ADDRESS |= RCC_IT;
 8004bba:	4a05      	ldr	r2, [pc, #20]	(8004bd0 <RCC_ITConfig+0x18>)
 8004bbc:	7813      	ldrb	r3, [r2, #0]
 8004bbe:	ea40 0303 	orr.w	r3, r0, r3
 8004bc2:	e003      	b.n	8004bcc <RCC_ITConfig+0x14>
  }
  else
  {
    /* Perform Byte access to RCC_CIR[12:8] bits to disable the selected interrupts */
    *(vu8 *) CIR_BYTE2_ADDRESS &= (u8)~RCC_IT;
 8004bc4:	4a02      	ldr	r2, [pc, #8]	(8004bd0 <RCC_ITConfig+0x18>)
 8004bc6:	7813      	ldrb	r3, [r2, #0]
 8004bc8:	ea23 0300 	bic.w	r3, r3, r0
 8004bcc:	7013      	strb	r3, [r2, #0]
  }
}
 8004bce:	4770      	bx	lr
 8004bd0:	40021009 	.word	0x40021009

08004bd4 <RCC_USBCLKConfig>:
void RCC_USBCLKConfig(u32 RCC_USBCLKSource)
{
  /* Check the parameters */
  assert_param(IS_RCC_USBCLK_SOURCE(RCC_USBCLKSource));

  *(vu32 *) CFGR_USBPRE_BB = RCC_USBCLKSource;
 8004bd4:	4b01      	ldr	r3, [pc, #4]	(8004bdc <RCC_USBCLKConfig+0x8>)
 8004bd6:	6018      	str	r0, [r3, #0]
}
 8004bd8:	4770      	bx	lr
 8004bda:	46c0      	nop			(mov r8, r8)
 8004bdc:	424200d8 	.word	0x424200d8

08004be0 <RCC_ADCCLKConfig>:
  u32 tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_ADCCLK(RCC_PCLK2));

  tmpreg = RCC->CFGR;
 8004be0:	4a03      	ldr	r2, [pc, #12]	(8004bf0 <RCC_ADCCLKConfig+0x10>)
 8004be2:	6853      	ldr	r3, [r2, #4]

  /* Clear ADCPRE[1:0] bits */
  tmpreg &= CFGR_ADCPRE_Reset_Mask;
 8004be4:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000

  /* Set ADCPRE[1:0] bits according to RCC_PCLK2 value */
  tmpreg |= RCC_PCLK2;
 8004be8:	4318      	orrs	r0, r3

  /* Store the new value */
  RCC->CFGR = tmpreg;
 8004bea:	6050      	str	r0, [r2, #4]
}
 8004bec:	4770      	bx	lr
 8004bee:	46c0      	nop			(mov r8, r8)
 8004bf0:	40021000 	.word	0x40021000

08004bf4 <RCC_LSEConfig>:
  /* Check the parameters */
  assert_param(IS_RCC_LSE(RCC_LSE));

  /* Reset LSEON and LSEBYP bits before configuring the LSE ------------------*/
  /* Reset LSEON bit */
  *(vu8 *) BDCR_ADDRESS = RCC_LSE_OFF;
 8004bf4:	4a06      	ldr	r2, [pc, #24]	(8004c10 <RCC_LSEConfig+0x1c>)
 8004bf6:	2300      	movs	r3, #0

  /* Reset LSEBYP bit */
  *(vu8 *) BDCR_ADDRESS = RCC_LSE_OFF;

  /* Configure LSE (RCC_LSE_OFF is already covered by the code section above) */
  switch(RCC_LSE)
 8004bf8:	2801      	cmp	r0, #1
  /* Check the parameters */
  assert_param(IS_RCC_LSE(RCC_LSE));

  /* Reset LSEON and LSEBYP bits before configuring the LSE ------------------*/
  /* Reset LSEON bit */
  *(vu8 *) BDCR_ADDRESS = RCC_LSE_OFF;
 8004bfa:	7013      	strb	r3, [r2, #0]

  /* Reset LSEBYP bit */
  *(vu8 *) BDCR_ADDRESS = RCC_LSE_OFF;
 8004bfc:	7013      	strb	r3, [r2, #0]
  /* Configure LSE (RCC_LSE_OFF is already covered by the code section above) */
  switch(RCC_LSE)
  {
    case RCC_LSE_ON:
      /* Set LSEON bit */
      *(vu8 *) BDCR_ADDRESS = RCC_LSE_ON;
 8004bfe:	bf08      	it	eq
 8004c00:	7010      	strbeq	r0, [r2, #0]

  /* Reset LSEBYP bit */
  *(vu8 *) BDCR_ADDRESS = RCC_LSE_OFF;

  /* Configure LSE (RCC_LSE_OFF is already covered by the code section above) */
  switch(RCC_LSE)
 8004c02:	d003      	beq.n	8004c0c <RCC_LSEConfig+0x18>
 8004c04:	2804      	cmp	r0, #4
 8004c06:	d101      	bne.n	8004c0c <RCC_LSEConfig+0x18>
      *(vu8 *) BDCR_ADDRESS = RCC_LSE_ON;
      break;
      
    case RCC_LSE_Bypass:
      /* Set LSEBYP and LSEON bits */
      *(vu8 *) BDCR_ADDRESS = RCC_LSE_Bypass | RCC_LSE_ON;
 8004c08:	2305      	movs	r3, #5
 8004c0a:	7013      	strb	r3, [r2, #0]
      break;            
      
    default:
      break;      
  }
}
 8004c0c:	4770      	bx	lr
 8004c0e:	46c0      	nop			(mov r8, r8)
 8004c10:	40021020 	.word	0x40021020

08004c14 <RCC_LSICmd>:
void RCC_LSICmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(vu32 *) CSR_LSION_BB = (u32)NewState;
 8004c14:	4b01      	ldr	r3, [pc, #4]	(8004c1c <RCC_LSICmd+0x8>)
 8004c16:	6018      	str	r0, [r3, #0]
}
 8004c18:	4770      	bx	lr
 8004c1a:	46c0      	nop			(mov r8, r8)
 8004c1c:	42420480 	.word	0x42420480

08004c20 <RCC_RTCCLKConfig>:
{
  /* Check the parameters */
  assert_param(IS_RCC_RTCCLK_SOURCE(RCC_RTCCLKSource));

  /* Select the RTC clock source */
  RCC->BDCR |= RCC_RTCCLKSource;
 8004c20:	4a02      	ldr	r2, [pc, #8]	(8004c2c <RCC_RTCCLKConfig+0xc>)
 8004c22:	6a13      	ldr	r3, [r2, #32]
 8004c24:	4318      	orrs	r0, r3
 8004c26:	6210      	str	r0, [r2, #32]
}
 8004c28:	4770      	bx	lr
 8004c2a:	46c0      	nop			(mov r8, r8)
 8004c2c:	40021000 	.word	0x40021000

08004c30 <RCC_RTCCLKCmd>:
void RCC_RTCCLKCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(vu32 *) BDCR_RTCEN_BB = (u32)NewState;
 8004c30:	4b01      	ldr	r3, [pc, #4]	(8004c38 <RCC_RTCCLKCmd+0x8>)
 8004c32:	6018      	str	r0, [r3, #0]
}
 8004c34:	4770      	bx	lr
 8004c36:	46c0      	nop			(mov r8, r8)
 8004c38:	4242043c 	.word	0x4242043c

08004c3c <RCC_GetClocksFreq>:
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
  u32 tmp = 0, pllmull = 0, pllsource = 0, presc = 0;

  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & CFGR_SWS_Mask;
 8004c3c:	4929      	ldr	r1, [pc, #164]	(8004ce4 <RCC_GetClocksFreq+0xa8>)
*                    will hold the clocks frequencies.
* Output         : None
* Return         : None
*******************************************************************************/
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
 8004c3e:	4684      	mov	ip, r0
  u32 tmp = 0, pllmull = 0, pllsource = 0, presc = 0;

  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & CFGR_SWS_Mask;
 8004c40:	684b      	ldr	r3, [r1, #4]

  switch (tmp)
 8004c42:	f003 030c 	and.w	r3, r3, #12	; 0xc
 8004c46:	2b04      	cmp	r3, #4
 8004c48:	d021      	beq.n	8004c8e <RCC_GetClocksFreq+0x52>
 8004c4a:	2b08      	cmp	r3, #8
 8004c4c:	d11f      	bne.n	8004c8e <RCC_GetClocksFreq+0x52>
      RCC_Clocks->SYSCLK_Frequency = HSE_Value;
      break;

    case 0x08:  /* PLL used as system clock */
      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & CFGR_PLLMull_Mask;
 8004c4e:	684b      	ldr	r3, [r1, #4]
      pllmull = ( pllmull >> 18) + 2;
 8004c50:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8004c54:	0c9b      	lsrs	r3, r3, #18
 8004c56:	1c9a      	adds	r2, r3, #2

      pllsource = RCC->CFGR & CFGR_PLLSRC_Mask;
 8004c58:	684b      	ldr	r3, [r1, #4]

      if (pllsource == 0x00)
 8004c5a:	f413 3f80 	tst.w	r3, #65536	; 0x10000
      {/* HSI oscillator clock divided by 2 selected as PLL clock entry */
        RCC_Clocks->SYSCLK_Frequency = (HSI_Value >> 1) * pllmull;
 8004c5e:	bf08      	it	eq
 8004c60:	ebc2 1342 	rsbeq	r3, r2, r2, lsl #5
      pllmull = RCC->CFGR & CFGR_PLLMull_Mask;
      pllmull = ( pllmull >> 18) + 2;

      pllsource = RCC->CFGR & CFGR_PLLSRC_Mask;

      if (pllsource == 0x00)
 8004c64:	d006      	beq.n	8004c74 <RCC_GetClocksFreq+0x38>
        RCC_Clocks->SYSCLK_Frequency = (HSI_Value >> 1) * pllmull;
      }
      else
      {/* HSE selected as PLL clock entry */

        if ((RCC->CFGR & CFGR_PLLXTPRE_Mask) != (u32)RESET)
 8004c66:	684b      	ldr	r3, [r1, #4]
 8004c68:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8004c6c:	ea4f 1342 	mov.w	r3, r2, lsl #5
 8004c70:	d006      	beq.n	8004c80 <RCC_GetClocksFreq+0x44>
        {/* HSE oscillator clock divided by 2 */

          RCC_Clocks->SYSCLK_Frequency = (HSE_Value >> 1) * pllmull;
 8004c72:	1a9b      	subs	r3, r3, r2
 8004c74:	ebc3 1383 	rsb	r3, r3, r3, lsl #6
 8004c78:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8004c7c:	021b      	lsls	r3, r3, #8
 8004c7e:	e007      	b.n	8004c90 <RCC_GetClocksFreq+0x54>
        }
        else
        {
          RCC_Clocks->SYSCLK_Frequency = HSE_Value * pllmull;
 8004c80:	1a9b      	subs	r3, r3, r2
 8004c82:	ebc3 1383 	rsb	r3, r3, r3, lsl #6
 8004c86:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8004c8a:	025b      	lsls	r3, r3, #9
 8004c8c:	e000      	b.n	8004c90 <RCC_GetClocksFreq+0x54>
        }
      }
      break;

    default:
      RCC_Clocks->SYSCLK_Frequency = HSI_Value;
 8004c8e:	4b16      	ldr	r3, [pc, #88]	(8004ce8 <RCC_GetClocksFreq+0xac>)
      break;
  }

  /* Compute HCLK, PCLK1, PCLK2 and ADCCLK clocks frequencies ----------------*/
  /* Get HCLK prescaler */
  tmp = RCC->CFGR & CFGR_HPRE_Set_Mask;
 8004c90:	4814      	ldr	r0, [pc, #80]	(8004ce4 <RCC_GetClocksFreq+0xa8>)
        }
      }
      break;

    default:
      RCC_Clocks->SYSCLK_Frequency = HSI_Value;
 8004c92:	f8cc 3000 	str.w	r3, [ip]
      break;
  }

  /* Compute HCLK, PCLK1, PCLK2 and ADCCLK clocks frequencies ----------------*/
  /* Get HCLK prescaler */
  tmp = RCC->CFGR & CFGR_HPRE_Set_Mask;
 8004c96:	6843      	ldr	r3, [r0, #4]
  tmp = tmp >> 4;
  presc = APBAHBPrescTable[tmp];

  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 8004c98:	4a14      	ldr	r2, [pc, #80]	(8004cec <RCC_GetClocksFreq+0xb0>)
      break;
  }

  /* Compute HCLK, PCLK1, PCLK2 and ADCCLK clocks frequencies ----------------*/
  /* Get HCLK prescaler */
  tmp = RCC->CFGR & CFGR_HPRE_Set_Mask;
 8004c9a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
  tmp = tmp >> 4;
  presc = APBAHBPrescTable[tmp];

  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 8004c9e:	091b      	lsrs	r3, r3, #4
 8004ca0:	5cd3      	ldrb	r3, [r2, r3]
 8004ca2:	f8dc 1000 	ldr.w	r1, [ip]
 8004ca6:	40d9      	lsrs	r1, r3
 8004ca8:	f8cc 1004 	str.w	r1, [ip, #4]

  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & CFGR_PPRE1_Set_Mask;
 8004cac:	6843      	ldr	r3, [r0, #4]
 8004cae:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
  tmp = tmp >> 8;
  presc = APBAHBPrescTable[tmp];

  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8004cb2:	0a1b      	lsrs	r3, r3, #8
 8004cb4:	5cd3      	ldrb	r3, [r2, r3]
 8004cb6:	fa31 f303 	lsrs.w	r3, r1, r3
 8004cba:	f8cc 3008 	str.w	r3, [ip, #8]

  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & CFGR_PPRE2_Set_Mask;
 8004cbe:	6843      	ldr	r3, [r0, #4]
 8004cc0:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
  tmp = tmp >> 11;
  presc = APBAHBPrescTable[tmp];

  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8004cc4:	0adb      	lsrs	r3, r3, #11
 8004cc6:	5cd3      	ldrb	r3, [r2, r3]
  tmp = RCC->CFGR & CFGR_ADCPRE_Set_Mask;
  tmp = tmp >> 14;
  presc = ADCPrescTable[tmp];

  /* ADCCLK clock frequency */
  RCC_Clocks->ADCCLK_Frequency = RCC_Clocks->PCLK2_Frequency / presc;
 8004cc8:	4a09      	ldr	r2, [pc, #36]	(8004cf0 <RCC_GetClocksFreq+0xb4>)
  tmp = RCC->CFGR & CFGR_PPRE2_Set_Mask;
  tmp = tmp >> 11;
  presc = APBAHBPrescTable[tmp];

  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8004cca:	40d9      	lsrs	r1, r3
 8004ccc:	f8cc 100c 	str.w	r1, [ip, #12]

  /* Get ADCCLK prescaler */
  tmp = RCC->CFGR & CFGR_ADCPRE_Set_Mask;
 8004cd0:	6843      	ldr	r3, [r0, #4]
 8004cd2:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
  tmp = tmp >> 14;
  presc = ADCPrescTable[tmp];

  /* ADCCLK clock frequency */
  RCC_Clocks->ADCCLK_Frequency = RCC_Clocks->PCLK2_Frequency / presc;
 8004cd6:	0b9b      	lsrs	r3, r3, #14
 8004cd8:	5cd3      	ldrb	r3, [r2, r3]
 8004cda:	fbb1 f1f3 	udiv	r1, r1, r3
 8004cde:	f8cc 1010 	str.w	r1, [ip, #16]
}
 8004ce2:	4770      	bx	lr
 8004ce4:	40021000 	.word	0x40021000
 8004ce8:	007a1200 	.word	0x007a1200
 8004cec:	080060c4 	.word	0x080060c4
 8004cf0:	080060d4 	.word	0x080060d4

08004cf4 <RCC_AHBPeriphClockCmd>:
{
  /* Check the parameters */
  assert_param(IS_RCC_AHB_PERIPH(RCC_AHBPeriph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8004cf4:	b121      	cbz	r1, 8004d00 <RCC_AHBPeriphClockCmd+0xc>
  {
    RCC->AHBENR |= RCC_AHBPeriph;
 8004cf6:	4a05      	ldr	r2, [pc, #20]	(8004d0c <RCC_AHBPeriphClockCmd+0x18>)
 8004cf8:	6953      	ldr	r3, [r2, #20]
 8004cfa:	ea40 0303 	orr.w	r3, r0, r3
 8004cfe:	e003      	b.n	8004d08 <RCC_AHBPeriphClockCmd+0x14>
  }
  else
  {
    RCC->AHBENR &= ~RCC_AHBPeriph;
 8004d00:	4a02      	ldr	r2, [pc, #8]	(8004d0c <RCC_AHBPeriphClockCmd+0x18>)
 8004d02:	6953      	ldr	r3, [r2, #20]
 8004d04:	ea23 0300 	bic.w	r3, r3, r0
 8004d08:	6153      	str	r3, [r2, #20]
  }
}
 8004d0a:	4770      	bx	lr
 8004d0c:	40021000 	.word	0x40021000

08004d10 <RCC_APB2PeriphClockCmd>:
{
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8004d10:	b121      	cbz	r1, 8004d1c <RCC_APB2PeriphClockCmd+0xc>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 8004d12:	4a05      	ldr	r2, [pc, #20]	(8004d28 <RCC_APB2PeriphClockCmd+0x18>)
 8004d14:	6993      	ldr	r3, [r2, #24]
 8004d16:	ea40 0303 	orr.w	r3, r0, r3
 8004d1a:	e003      	b.n	8004d24 <RCC_APB2PeriphClockCmd+0x14>
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
 8004d1c:	4a02      	ldr	r2, [pc, #8]	(8004d28 <RCC_APB2PeriphClockCmd+0x18>)
 8004d1e:	6993      	ldr	r3, [r2, #24]
 8004d20:	ea23 0300 	bic.w	r3, r3, r0
 8004d24:	6193      	str	r3, [r2, #24]
  }
}
 8004d26:	4770      	bx	lr
 8004d28:	40021000 	.word	0x40021000

08004d2c <RCC_APB1PeriphClockCmd>:
{
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8004d2c:	b121      	cbz	r1, 8004d38 <RCC_APB1PeriphClockCmd+0xc>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 8004d2e:	4a05      	ldr	r2, [pc, #20]	(8004d44 <RCC_APB1PeriphClockCmd+0x18>)
 8004d30:	69d3      	ldr	r3, [r2, #28]
 8004d32:	ea40 0303 	orr.w	r3, r0, r3
 8004d36:	e003      	b.n	8004d40 <RCC_APB1PeriphClockCmd+0x14>
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
 8004d38:	4a02      	ldr	r2, [pc, #8]	(8004d44 <RCC_APB1PeriphClockCmd+0x18>)
 8004d3a:	69d3      	ldr	r3, [r2, #28]
 8004d3c:	ea23 0300 	bic.w	r3, r3, r0
 8004d40:	61d3      	str	r3, [r2, #28]
  }
}
 8004d42:	4770      	bx	lr
 8004d44:	40021000 	.word	0x40021000

08004d48 <RCC_APB2PeriphResetCmd>:
{
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8004d48:	b121      	cbz	r1, 8004d54 <RCC_APB2PeriphResetCmd+0xc>
  {
    RCC->APB2RSTR |= RCC_APB2Periph;
 8004d4a:	4a05      	ldr	r2, [pc, #20]	(8004d60 <RCC_APB2PeriphResetCmd+0x18>)
 8004d4c:	68d3      	ldr	r3, [r2, #12]
 8004d4e:	ea40 0303 	orr.w	r3, r0, r3
 8004d52:	e003      	b.n	8004d5c <RCC_APB2PeriphResetCmd+0x14>
  }
  else
  {
    RCC->APB2RSTR &= ~RCC_APB2Periph;
 8004d54:	4a02      	ldr	r2, [pc, #8]	(8004d60 <RCC_APB2PeriphResetCmd+0x18>)
 8004d56:	68d3      	ldr	r3, [r2, #12]
 8004d58:	ea23 0300 	bic.w	r3, r3, r0
 8004d5c:	60d3      	str	r3, [r2, #12]
  }
}
 8004d5e:	4770      	bx	lr
 8004d60:	40021000 	.word	0x40021000

08004d64 <RCC_APB1PeriphResetCmd>:
{
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8004d64:	b121      	cbz	r1, 8004d70 <RCC_APB1PeriphResetCmd+0xc>
  {
    RCC->APB1RSTR |= RCC_APB1Periph;
 8004d66:	4a05      	ldr	r2, [pc, #20]	(8004d7c <RCC_APB1PeriphResetCmd+0x18>)
 8004d68:	6913      	ldr	r3, [r2, #16]
 8004d6a:	ea40 0303 	orr.w	r3, r0, r3
 8004d6e:	e003      	b.n	8004d78 <RCC_APB1PeriphResetCmd+0x14>
  }
  else
  {
    RCC->APB1RSTR &= ~RCC_APB1Periph;
 8004d70:	4a02      	ldr	r2, [pc, #8]	(8004d7c <RCC_APB1PeriphResetCmd+0x18>)
 8004d72:	6913      	ldr	r3, [r2, #16]
 8004d74:	ea23 0300 	bic.w	r3, r3, r0
 8004d78:	6113      	str	r3, [r2, #16]
  }
}
 8004d7a:	4770      	bx	lr
 8004d7c:	40021000 	.word	0x40021000

08004d80 <RCC_BackupResetCmd>:
void RCC_BackupResetCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(vu32 *) BDCR_BDRST_BB = (u32)NewState;
 8004d80:	4b01      	ldr	r3, [pc, #4]	(8004d88 <RCC_BackupResetCmd+0x8>)
 8004d82:	6018      	str	r0, [r3, #0]
}
 8004d84:	4770      	bx	lr
 8004d86:	46c0      	nop			(mov r8, r8)
 8004d88:	42420440 	.word	0x42420440

08004d8c <RCC_ClockSecuritySystemCmd>:
void RCC_ClockSecuritySystemCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(vu32 *) CR_CSSON_BB = (u32)NewState;
 8004d8c:	4b01      	ldr	r3, [pc, #4]	(8004d94 <RCC_ClockSecuritySystemCmd+0x8>)
 8004d8e:	6018      	str	r0, [r3, #0]
}
 8004d90:	4770      	bx	lr
 8004d92:	46c0      	nop			(mov r8, r8)
 8004d94:	4242004c 	.word	0x4242004c

08004d98 <RCC_MCOConfig>:
{
  /* Check the parameters */
  assert_param(IS_RCC_MCO(RCC_MCO));

  /* Perform Byte access to MCO[2:0] bits to select the MCO source */
  *(vu8 *) CFGR_BYTE4_ADDRESS = RCC_MCO;
 8004d98:	4b01      	ldr	r3, [pc, #4]	(8004da0 <RCC_MCOConfig+0x8>)
 8004d9a:	7018      	strb	r0, [r3, #0]
}
 8004d9c:	4770      	bx	lr
 8004d9e:	46c0      	nop			(mov r8, r8)
 8004da0:	40021007 	.word	0x40021007

08004da4 <RCC_GetFlagStatus>:

  /* Check the parameters */
  assert_param(IS_RCC_FLAG(RCC_FLAG));

  /* Get the RCC register index */
  tmp = RCC_FLAG >> 5;
 8004da4:	0943      	lsrs	r3, r0, #5

  if (tmp == 1)               /* The flag to check is in CR register */
 8004da6:	2b01      	cmp	r3, #1
 8004da8:	d108      	bne.n	8004dbc <RCC_GetFlagStatus+0x18>
  {
    statusreg = RCC->CR;
 8004daa:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8004dae:	f503 3302 	add.w	r3, r3, #133120	; 0x20800
 8004db2:	f503 63ff 	add.w	r3, r3, #2040	; 0x7f8
 8004db6:	3307      	adds	r3, #7
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	e00c      	b.n	8004dd6 <RCC_GetFlagStatus+0x32>
  }
  else if (tmp == 2)          /* The flag to check is in BDCR register */
 8004dbc:	2b02      	cmp	r3, #2
 8004dbe:	d108      	bne.n	8004dd2 <RCC_GetFlagStatus+0x2e>
  {
    statusreg = RCC->BDCR;
 8004dc0:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8004dc4:	f503 3302 	add.w	r3, r3, #133120	; 0x20800
 8004dc8:	f503 63ff 	add.w	r3, r3, #2040	; 0x7f8
 8004dcc:	3306      	adds	r3, #6
 8004dce:	6a1b      	ldr	r3, [r3, #32]
 8004dd0:	e001      	b.n	8004dd6 <RCC_GetFlagStatus+0x32>
  }
  else                       /* The flag to check is in CSR register */
  {
    statusreg = RCC->CSR;
 8004dd2:	4b04      	ldr	r3, [pc, #16]	(8004de4 <RCC_GetFlagStatus+0x40>)
 8004dd4:	6a5b      	ldr	r3, [r3, #36]
 8004dd6:	f000 001f 	and.w	r0, r0, #31	; 0x1f
 8004dda:	fa33 f000 	lsrs.w	r0, r3, r0
 8004dde:	f000 0001 	and.w	r0, r0, #1	; 0x1
    bitstatus = RESET;
  }

  /* Return the flag status */
  return bitstatus;
}
 8004de2:	4770      	bx	lr
 8004de4:	40021000 	.word	0x40021000

08004de8 <RCC_ClearFlag>:
* Return         : None
*******************************************************************************/
void RCC_ClearFlag(void)
{
  /* Set RMVF bit to clear the reset flags */
  RCC->CSR |= CSR_RMVF_Set;
 8004de8:	4a02      	ldr	r2, [pc, #8]	(8004df4 <RCC_ClearFlag+0xc>)
 8004dea:	6a53      	ldr	r3, [r2, #36]
 8004dec:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004df0:	6253      	str	r3, [r2, #36]
}
 8004df2:	4770      	bx	lr
 8004df4:	40021000 	.word	0x40021000

08004df8 <RCC_GetITStatus>:

  /* Check the parameters */
  assert_param(IS_RCC_GET_IT(RCC_IT));

  /* Check the status of the specified RCC interrupt */
  if ((RCC->CIR & RCC_IT) != (u32)RESET)
 8004df8:	4b03      	ldr	r3, [pc, #12]	(8004e08 <RCC_GetITStatus+0x10>)
 8004dfa:	689b      	ldr	r3, [r3, #8]
 8004dfc:	4218      	tst	r0, r3
 8004dfe:	bf0c      	ite	eq
 8004e00:	2000      	moveq	r0, #0
 8004e02:	2001      	movne	r0, #1
    bitstatus = RESET;
  }

  /* Return the RCC_IT status */
  return  bitstatus;
}
 8004e04:	4770      	bx	lr
 8004e06:	46c0      	nop			(mov r8, r8)
 8004e08:	40021000 	.word	0x40021000

08004e0c <RCC_ClearITPendingBit>:
  /* Check the parameters */
  assert_param(IS_RCC_CLEAR_IT(RCC_IT));

  /* Perform Byte access to RCC_CIR[23:16] bits to clear the selected interrupt
     pending bits */
  *(vu8 *) CIR_BYTE3_ADDRESS = RCC_IT;
 8004e0c:	4b01      	ldr	r3, [pc, #4]	(8004e14 <RCC_ClearITPendingBit+0x8>)
 8004e0e:	7018      	strb	r0, [r3, #0]
}
 8004e10:	4770      	bx	lr
 8004e12:	46c0      	nop			(mov r8, r8)
 8004e14:	4002100a 	.word	0x4002100a

08004e18 <SysTick_CLKSourceConfig>:
void SysTick_CLKSourceConfig(u32 SysTick_CLKSource)
{
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(SysTick_CLKSource));

  if (SysTick_CLKSource == SysTick_CLKSource_HCLK)
 8004e18:	2804      	cmp	r0, #4
 8004e1a:	d103      	bne.n	8004e24 <SysTick_CLKSourceConfig+0xc>
  {
    SysTick->CTRL |= SysTick_CLKSource_HCLK;
 8004e1c:	4a04      	ldr	r2, [pc, #16]	(8004e30 <SysTick_CLKSourceConfig+0x18>)
 8004e1e:	6813      	ldr	r3, [r2, #0]
 8004e20:	4303      	orrs	r3, r0
 8004e22:	e003      	b.n	8004e2c <SysTick_CLKSourceConfig+0x14>
  }
  else
  {
    SysTick->CTRL &= SysTick_CLKSource_HCLK_Div8;
 8004e24:	4a02      	ldr	r2, [pc, #8]	(8004e30 <SysTick_CLKSourceConfig+0x18>)
 8004e26:	6813      	ldr	r3, [r2, #0]
 8004e28:	f023 0304 	bic.w	r3, r3, #4	; 0x4
 8004e2c:	6013      	str	r3, [r2, #0]
  }
}
 8004e2e:	4770      	bx	lr
 8004e30:	e000e010 	.word	0xe000e010

08004e34 <SysTick_SetReload>:
void SysTick_SetReload(u32 Reload)
{
  /* Check the parameters */
  assert_param(IS_SYSTICK_RELOAD(Reload));

  SysTick->LOAD = Reload;
 8004e34:	4b01      	ldr	r3, [pc, #4]	(8004e3c <SysTick_SetReload+0x8>)
 8004e36:	6058      	str	r0, [r3, #4]
}
 8004e38:	4770      	bx	lr
 8004e3a:	46c0      	nop			(mov r8, r8)
 8004e3c:	e000e010 	.word	0xe000e010

08004e40 <SysTick_CounterCmd>:
void SysTick_CounterCmd(u32 SysTick_Counter)
{
  /* Check the parameters */
  assert_param(IS_SYSTICK_COUNTER(SysTick_Counter));

  if (SysTick_Counter == SysTick_Counter_Enable)
 8004e40:	2801      	cmp	r0, #1
 8004e42:	d103      	bne.n	8004e4c <SysTick_CounterCmd+0xc>
  {
    SysTick->CTRL |= SysTick_Counter_Enable;
 8004e44:	4a08      	ldr	r2, [pc, #32]	(8004e68 <SysTick_CounterCmd+0x28>)
 8004e46:	6813      	ldr	r3, [r2, #0]
 8004e48:	4303      	orrs	r3, r0
 8004e4a:	e006      	b.n	8004e5a <SysTick_CounterCmd+0x1a>
  }
  else if (SysTick_Counter == SysTick_Counter_Disable) 
 8004e4c:	f110 0f02 	cmn.w	r0, #2	; 0x2
 8004e50:	d105      	bne.n	8004e5e <SysTick_CounterCmd+0x1e>
  {
    SysTick->CTRL &= SysTick_Counter_Disable;
 8004e52:	4a05      	ldr	r2, [pc, #20]	(8004e68 <SysTick_CounterCmd+0x28>)
 8004e54:	6813      	ldr	r3, [r2, #0]
 8004e56:	f023 0301 	bic.w	r3, r3, #1	; 0x1
 8004e5a:	6013      	str	r3, [r2, #0]
 8004e5c:	e002      	b.n	8004e64 <SysTick_CounterCmd+0x24>
  }
  else /* SysTick_Counter == SysTick_Counter_Clear */
  {
    SysTick->VAL = SysTick_Counter_Clear;
 8004e5e:	4b02      	ldr	r3, [pc, #8]	(8004e68 <SysTick_CounterCmd+0x28>)
 8004e60:	2200      	movs	r2, #0
 8004e62:	609a      	str	r2, [r3, #8]
  }    
}
 8004e64:	4770      	bx	lr
 8004e66:	46c0      	nop			(mov r8, r8)
 8004e68:	e000e010 	.word	0xe000e010

08004e6c <SysTick_ITConfig>:
void SysTick_ITConfig(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8004e6c:	b120      	cbz	r0, 8004e78 <SysTick_ITConfig+0xc>
  {
    SysTick->CTRL |= CTRL_TICKINT_Set;
 8004e6e:	4a05      	ldr	r2, [pc, #20]	(8004e84 <SysTick_ITConfig+0x18>)
 8004e70:	6813      	ldr	r3, [r2, #0]
 8004e72:	f043 0302 	orr.w	r3, r3, #2	; 0x2
 8004e76:	e003      	b.n	8004e80 <SysTick_ITConfig+0x14>
  }
  else
  {
    SysTick->CTRL &= CTRL_TICKINT_Reset;
 8004e78:	4a02      	ldr	r2, [pc, #8]	(8004e84 <SysTick_ITConfig+0x18>)
 8004e7a:	6813      	ldr	r3, [r2, #0]
 8004e7c:	f023 0302 	bic.w	r3, r3, #2	; 0x2
 8004e80:	6013      	str	r3, [r2, #0]
  }
}
 8004e82:	4770      	bx	lr
 8004e84:	e000e010 	.word	0xe000e010

08004e88 <SysTick_GetCounter>:
* Output         : None
* Return         : SysTick current value
*******************************************************************************/
u32 SysTick_GetCounter(void)
{
  return(SysTick->VAL);
 8004e88:	4b01      	ldr	r3, [pc, #4]	(8004e90 <SysTick_GetCounter+0x8>)
 8004e8a:	6898      	ldr	r0, [r3, #8]
}
 8004e8c:	4770      	bx	lr
 8004e8e:	46c0      	nop			(mov r8, r8)
 8004e90:	e000e010 	.word	0xe000e010

08004e94 <SysTick_GetFlagStatus>:
  assert_param(IS_SYSTICK_FLAG(SysTick_FLAG));

  /* Get the SysTick register index */
  tmp = SysTick_FLAG >> 3;

  if (tmp == 2) /* The flag to check is in CTRL register */
 8004e94:	08c3      	lsrs	r3, r0, #3
 8004e96:	2b02      	cmp	r3, #2
*                       - SysTick_FLAG_NOREF
* Output         : None
* Return         : None
*******************************************************************************/
FlagStatus SysTick_GetFlagStatus(u8 SysTick_FLAG)
{
 8004e98:	4602      	mov	r2, r0
  assert_param(IS_SYSTICK_FLAG(SysTick_FLAG));

  /* Get the SysTick register index */
  tmp = SysTick_FLAG >> 3;

  if (tmp == 2) /* The flag to check is in CTRL register */
 8004e9a:	d106      	bne.n	8004eaa <SysTick_GetFlagStatus+0x16>
  {
    statusreg = SysTick->CTRL;
 8004e9c:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
 8004ea0:	f503 4360 	add.w	r3, r3, #57344	; 0xe000
 8004ea4:	330e      	adds	r3, #14
 8004ea6:	6818      	ldr	r0, [r3, #0]
 8004ea8:	e001      	b.n	8004eae <SysTick_GetFlagStatus+0x1a>
  }
  else          /* The flag to check is in CALIB register */
  {
    statusreg = SysTick->CALIB;
 8004eaa:	4b03      	ldr	r3, [pc, #12]	(8004eb8 <SysTick_GetFlagStatus+0x24>)
 8004eac:	68d8      	ldr	r0, [r3, #12]
 8004eae:	40d0      	lsrs	r0, r2
 8004eb0:	f000 0001 	and.w	r0, r0, #1	; 0x1
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
}
 8004eb4:	4770      	bx	lr
 8004eb6:	46c0      	nop			(mov r8, r8)
 8004eb8:	e000e010 	.word	0xe000e010

08004ebc <TIM_TimeBaseInit>:
  assert_param(IS_TIM_123458_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  /* Select the Counter Mode and set the clock division */
  TIMx->CR1 &= CR1_CKD_Mask & CR1_CounterMode_Mask;
 8004ebc:	8803      	ldrh	r3, [r0, #0]
*                   the specified TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_TimeBaseInit(TIM_TypeDef* TIMx, TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
 8004ebe:	b082      	sub	sp, #8
  assert_param(IS_TIM_123458_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  /* Select the Counter Mode and set the clock division */
  TIMx->CR1 &= CR1_CKD_Mask & CR1_CounterMode_Mask;
 8004ec0:	f003 038f 	and.w	r3, r3, #143	; 0x8f
 8004ec4:	8003      	strh	r3, [r0, #0]
  TIMx->CR1 |= (u32)TIM_TimeBaseInitStruct->TIM_ClockDivision |
 8004ec6:	8803      	ldrh	r3, [r0, #0]
 8004ec8:	88ca      	ldrh	r2, [r1, #6]
 8004eca:	b29b      	uxth	r3, r3
 8004ecc:	4313      	orrs	r3, r2
 8004ece:	884a      	ldrh	r2, [r1, #2]
*                   the specified TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_TimeBaseInit(TIM_TypeDef* TIMx, TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
 8004ed0:	9001      	str	r0, [sp, #4]
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  /* Select the Counter Mode and set the clock division */
  TIMx->CR1 &= CR1_CKD_Mask & CR1_CounterMode_Mask;
  TIMx->CR1 |= (u32)TIM_TimeBaseInitStruct->TIM_ClockDivision |
 8004ed2:	4313      	orrs	r3, r2
 8004ed4:	b29b      	uxth	r3, r3
 8004ed6:	8003      	strh	r3, [r0, #0]
                TIM_TimeBaseInitStruct->TIM_CounterMode;
  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 8004ed8:	888b      	ldrh	r3, [r1, #4]
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;

  /* Generate an update event to reload the Prescaler value immediatly */
  TIMx->EGR = TIM_PSCReloadMode_Immediate;
    
  if (((*(u32*)&TIMx) == TIM1_BASE) || ((*(u32*)&TIMx) == TIM8_BASE))  
 8004eda:	4a0b      	ldr	r2, [pc, #44]	(8004f08 <TIM_TimeBaseInit+0x4c>)
  /* Select the Counter Mode and set the clock division */
  TIMx->CR1 &= CR1_CKD_Mask & CR1_CounterMode_Mask;
  TIMx->CR1 |= (u32)TIM_TimeBaseInitStruct->TIM_ClockDivision |
                TIM_TimeBaseInitStruct->TIM_CounterMode;
  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 8004edc:	8583      	strh	r3, [r0, #44]

  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 8004ede:	880b      	ldrh	r3, [r1, #0]
*                   the specified TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_TimeBaseInit(TIM_TypeDef* TIMx, TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
 8004ee0:	468c      	mov	ip, r1
                TIM_TimeBaseInitStruct->TIM_CounterMode;
  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;

  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 8004ee2:	8503      	strh	r3, [r0, #40]

  /* Generate an update event to reload the Prescaler value immediatly */
  TIMx->EGR = TIM_PSCReloadMode_Immediate;
 8004ee4:	f04f 0301 	mov.w	r3, #1	; 0x1
 8004ee8:	8283      	strh	r3, [r0, #20]
    
  if (((*(u32*)&TIMx) == TIM1_BASE) || ((*(u32*)&TIMx) == TIM8_BASE))  
 8004eea:	4b08      	ldr	r3, [pc, #32]	(8004f0c <TIM_TimeBaseInit+0x50>)
 8004eec:	4298      	cmp	r0, r3
 8004eee:	bf14      	ite	ne
 8004ef0:	2300      	movne	r3, #0
 8004ef2:	2301      	moveq	r3, #1
 8004ef4:	4290      	cmp	r0, r2
 8004ef6:	bf08      	it	eq
 8004ef8:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
 8004efc:	b113      	cbz	r3, 8004f04 <TIM_TimeBaseInit+0x48>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
 8004efe:	f89c 3008 	ldrb.w	r3, [ip, #8]
 8004f02:	8603      	strh	r3, [r0, #48]
  }        
}
 8004f04:	b002      	add	sp, #8
 8004f06:	4770      	bx	lr
 8004f08:	40012c00 	.word	0x40012c00
 8004f0c:	40013400 	.word	0x40013400

08004f10 <TIM_OC1Init>:
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= CCER_CC1E_Reset;
 8004f10:	8c03      	ldrh	r3, [r0, #32]
*                    TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_OC1Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8004f12:	468c      	mov	ip, r1
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= CCER_CC1E_Reset;
 8004f14:	f023 0301 	bic.w	r3, r3, #1	; 0x1
 8004f18:	041b      	lsls	r3, r3, #16
 8004f1a:	0c1b      	lsrs	r3, r3, #16
 8004f1c:	8403      	strh	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004f1e:	8c01      	ldrh	r1, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004f20:	8883      	ldrh	r3, [r0, #4]
*                    TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_OC1Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8004f22:	b5f0      	push	{r4, r5, r6, r7, lr}
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004f24:	b29d      	uxth	r5, r3
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004f26:	8b03      	ldrh	r3, [r0, #24]
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC1P_Reset;

  /* Set the Output Compare Polarity */
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
 8004f28:	f8bc 2008 	ldrh.w	r2, [ip, #8]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004f2c:	b29e      	uxth	r6, r3
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC1P_Reset;

  /* Set the Output Compare Polarity */
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
 8004f2e:	f8bc 3002 	ldrh.w	r3, [ip, #2]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC1P_Reset;
 8004f32:	f021 0102 	bic.w	r1, r1, #2	; 0x2

  /* Set the Output Compare Polarity */
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
 8004f36:	4313      	orrs	r3, r2
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC1P_Reset;
 8004f38:	0409      	lsls	r1, r1, #16

  /* Set the Output Compare Polarity */
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
 8004f3a:	b29b      	uxth	r3, r3
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC1P_Reset;
 8004f3c:	0c09      	lsrs	r1, r1, #16

  /* Set the Output Compare Polarity */
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
  
  /* Set the Output State */
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
 8004f3e:	ea43 0401 	orr.w	r4, r3, r1
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = TIM_OCInitStruct->TIM_Pulse;
 8004f42:	f8bc 3006 	ldrh.w	r3, [ip, #6]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC13M_Mask;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 8004f46:	f8bc 7000 	ldrh.w	r7, [ip]
  
  /* Set the Output State */
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = TIM_OCInitStruct->TIM_Pulse;
 8004f4a:	8683      	strh	r3, [r0, #52]
  
  if((*(u32*)&TIMx == TIM1_BASE) || (*(u32*)&TIMx == TIM8_BASE))
 8004f4c:	4b1a      	ldr	r3, [pc, #104]	(8004fb8 <TIM_OC1Init+0xa8>)
 8004f4e:	4a1b      	ldr	r2, [pc, #108]	(8004fbc <TIM_OC1Init+0xac>)
 8004f50:	4298      	cmp	r0, r3
 8004f52:	bf14      	ite	ne
 8004f54:	2300      	movne	r3, #0
 8004f56:	2301      	moveq	r3, #1
*                    TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_OC1Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8004f58:	b083      	sub	sp, #12
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = TIM_OCInitStruct->TIM_Pulse;
  
  if((*(u32*)&TIMx == TIM1_BASE) || (*(u32*)&TIMx == TIM8_BASE))
 8004f5a:	4290      	cmp	r0, r2
 8004f5c:	bf08      	it	eq
 8004f5e:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
*                    TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_OC1Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8004f62:	9001      	str	r0, [sp, #4]
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = TIM_OCInitStruct->TIM_Pulse;
  
  if((*(u32*)&TIMx == TIM1_BASE) || (*(u32*)&TIMx == TIM8_BASE))
 8004f64:	b1eb      	cbz	r3, 8004fa2 <TIM_OC1Init+0x92>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= CCER_CC1NP_Reset;
 8004f66:	f102 4240 	add.w	r2, r2, #3221225472	; 0xc0000000
 8004f6a:	f5a2 5230 	sub.w	r2, r2, #11264	; 0x2c00

    /* Set the Output N Polarity */
    tmpccer |= TIM_OCInitStruct->TIM_OCNPolarity;
 8004f6e:	f8bc 300a 	ldrh.w	r3, [ip, #10]
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= CCER_CC1NP_Reset;
 8004f72:	3a09      	subs	r2, #9
 8004f74:	ea04 0202 	and.w	r2, r4, r2

    /* Set the Output N Polarity */
    tmpccer |= TIM_OCInitStruct->TIM_OCNPolarity;
 8004f78:	431a      	orrs	r2, r3

    /* Reset the Output N State */
    tmpccer &= CCER_CC1NE_Reset;
 8004f7a:	f64f 73fb 	movw	r3, #65531	; 0xfffb
 8004f7e:	ea02 0303 	and.w	r3, r2, r3
    
    /* Set the Output N State */
    tmpccer |= TIM_OCInitStruct->TIM_OutputNState;
 8004f82:	f8bc 2004 	ldrh.w	r2, [ip, #4]

    /* Reset the Ouput Compare and Output Compare N IDLE State */
    tmpcr2 &= CR2_OIS1_Reset;
    tmpcr2 &= CR2_OIS1N_Reset;
 8004f86:	f647 41ff 	movw	r1, #31999	; 0x7cff

    /* Reset the Output N State */
    tmpccer &= CCER_CC1NE_Reset;
    
    /* Set the Output N State */
    tmpccer |= TIM_OCInitStruct->TIM_OutputNState;
 8004f8a:	ea43 0402 	orr.w	r4, r3, r2
    /* Reset the Ouput Compare and Output Compare N IDLE State */
    tmpcr2 &= CR2_OIS1_Reset;
    tmpcr2 &= CR2_OIS1N_Reset;

    /* Set the Output Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCIdleState;
 8004f8e:	f8bc 300e 	ldrh.w	r3, [ip, #14]
 8004f92:	f8bc 200c 	ldrh.w	r2, [ip, #12]
    /* Set the Output N State */
    tmpccer |= TIM_OCInitStruct->TIM_OutputNState;

    /* Reset the Ouput Compare and Output Compare N IDLE State */
    tmpcr2 &= CR2_OIS1_Reset;
    tmpcr2 &= CR2_OIS1N_Reset;
 8004f96:	ea05 0101 	and.w	r1, r5, r1

    /* Set the Output Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCIdleState;
 8004f9a:	4313      	orrs	r3, r2
 8004f9c:	b29b      	uxth	r3, r3

    /* Set the Output N Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCNIdleState;
 8004f9e:	ea43 0501 	orr.w	r5, r3, r1
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC13M_Mask;
 8004fa2:	f64f 738f 	movw	r3, #65423	; 0xff8f
 8004fa6:	ea06 0303 	and.w	r3, r6, r3
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 8004faa:	433b      	orrs	r3, r7

    /* Set the Output N Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCNIdleState;
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004fac:	8085      	strh	r5, [r0, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004fae:	8303      	strh	r3, [r0, #24]
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004fb0:	8404      	strh	r4, [r0, #32]
}
 8004fb2:	b003      	add	sp, #12
 8004fb4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004fb6:	46c0      	nop			(mov r8, r8)
 8004fb8:	40013400 	.word	0x40013400
 8004fbc:	40012c00 	.word	0x40012c00

08004fc0 <TIM_OC2Init>:
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= CCER_CC2E_Reset;
 8004fc0:	8c03      	ldrh	r3, [r0, #32]
*                    TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_OC2Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8004fc2:	b5f0      	push	{r4, r5, r6, r7, lr}
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= CCER_CC2E_Reset;
 8004fc4:	f023 0310 	bic.w	r3, r3, #16	; 0x10
 8004fc8:	041b      	lsls	r3, r3, #16
 8004fca:	0c1b      	lsrs	r3, r3, #16
 8004fcc:	8403      	strh	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */  
  tmpccer = TIMx->CCER;
 8004fce:	8c03      	ldrh	r3, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004fd0:	8882      	ldrh	r2, [r0, #4]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (u16)(TIM_OCInitStruct->TIM_OCMode << 8);
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC2P_Reset;
 8004fd2:	f023 0320 	bic.w	r3, r3, #32	; 0x20
  
  /* Get the TIMx CCER register value */  
  tmpccer = TIMx->CCER;

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004fd6:	b295      	uxth	r5, r2
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004fd8:	8b02      	ldrh	r2, [r0, #24]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (u16)(TIM_OCInitStruct->TIM_OCMode << 8);
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC2P_Reset;
 8004fda:	041b      	lsls	r3, r3, #16

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004fdc:	b296      	uxth	r6, r2
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC2P_Reset;

  /* Set the Output Compare Polarity */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCPolarity << 4);
 8004fde:	890a      	ldrh	r2, [r1, #8]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (u16)(TIM_OCInitStruct->TIM_OCMode << 8);
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC2P_Reset;
 8004fe0:	0c1b      	lsrs	r3, r3, #16

  /* Set the Output Compare Polarity */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCPolarity << 4);
 8004fe2:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
  
  /* Set the Output State */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 4);
 8004fe6:	884a      	ldrh	r2, [r1, #2]
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC2P_Reset;

  /* Set the Output Compare Polarity */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCPolarity << 4);
 8004fe8:	b29b      	uxth	r3, r3
  
  /* Set the Output State */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 4);
 8004fea:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
 8004fee:	b29c      	uxth	r4, r3
  
  /* Set the Capture Compare Register value */
  TIMx->CCR2 = TIM_OCInitStruct->TIM_Pulse;
 8004ff0:	88cb      	ldrh	r3, [r1, #6]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC24M_Mask;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (u16)(TIM_OCInitStruct->TIM_OCMode << 8);
 8004ff2:	880f      	ldrh	r7, [r1, #0]
  
  /* Set the Output State */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 4);
  
  /* Set the Capture Compare Register value */
  TIMx->CCR2 = TIM_OCInitStruct->TIM_Pulse;
 8004ff4:	8703      	strh	r3, [r0, #56]
  
  if((*(u32*)&TIMx == TIM1_BASE) || (*(u32*)&TIMx == TIM8_BASE))
 8004ff6:	4b1e      	ldr	r3, [pc, #120]	(8005070 <TIM_OC2Init+0xb0>)
 8004ff8:	4a1e      	ldr	r2, [pc, #120]	(8005074 <TIM_OC2Init+0xb4>)
 8004ffa:	4298      	cmp	r0, r3
 8004ffc:	bf14      	ite	ne
 8004ffe:	2300      	movne	r3, #0
 8005000:	2301      	moveq	r3, #1
*                    TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_OC2Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8005002:	b083      	sub	sp, #12
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 4);
  
  /* Set the Capture Compare Register value */
  TIMx->CCR2 = TIM_OCInitStruct->TIM_Pulse;
  
  if((*(u32*)&TIMx == TIM1_BASE) || (*(u32*)&TIMx == TIM8_BASE))
 8005004:	4290      	cmp	r0, r2
 8005006:	bf08      	it	eq
 8005008:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
*                    TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_OC2Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 800500c:	9001      	str	r0, [sp, #4]
 800500e:	468c      	mov	ip, r1
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 4);
  
  /* Set the Capture Compare Register value */
  TIMx->CCR2 = TIM_OCInitStruct->TIM_Pulse;
  
  if((*(u32*)&TIMx == TIM1_BASE) || (*(u32*)&TIMx == TIM8_BASE))
 8005010:	b30b      	cbz	r3, 8005056 <TIM_OC2Init+0x96>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= CCER_CC2NP_Reset;
 8005012:	f102 4240 	add.w	r2, r2, #3221225472	; 0xc0000000
 8005016:	f5a2 5232 	sub.w	r2, r2, #11392	; 0x2c80

    /* Set the Output N Polarity */
    tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCNPolarity << 4);
 800501a:	f8bc 300a 	ldrh.w	r3, [ip, #10]
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= CCER_CC2NP_Reset;
 800501e:	3a01      	subs	r2, #1
 8005020:	ea04 0202 	and.w	r2, r4, r2

    /* Set the Output N Polarity */
    tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCNPolarity << 4);
 8005024:	ea42 1203 	orr.w	r2, r2, r3, lsl #4

    /* Reset the Output N State */
    tmpccer &= CCER_CC2NE_Reset;
 8005028:	f64f 73bf 	movw	r3, #65471	; 0xffbf
 800502c:	ea02 0303 	and.w	r3, r2, r3
    
    /* Set the Output N State */
    tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputNState << 4);
 8005030:	f8bc 2004 	ldrh.w	r2, [ip, #4]
 8005034:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
 8005038:	b29c      	uxth	r4, r3
    /* Reset the Ouput Compare and Output Compare N IDLE State */
    tmpcr2 &= CR2_OIS2_Reset;
    tmpcr2 &= CR2_OIS2N_Reset;

    /* Set the Output Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCIdleState << 2);
 800503a:	f8bc 200c 	ldrh.w	r2, [ip, #12]
    /* Set the Output N State */
    tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputNState << 4);

    /* Reset the Ouput Compare and Output Compare N IDLE State */
    tmpcr2 &= CR2_OIS2_Reset;
    tmpcr2 &= CR2_OIS2N_Reset;
 800503e:	f247 33ff 	movw	r3, #29695	; 0x73ff
 8005042:	ea05 0303 	and.w	r3, r5, r3

    /* Set the Output Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCIdleState << 2);
 8005046:	ea43 0382 	orr.w	r3, r3, r2, lsl #2

    /* Set the Output N Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCNIdleState << 2);
 800504a:	f8bc 200e 	ldrh.w	r2, [ip, #14]
    /* Reset the Ouput Compare and Output Compare N IDLE State */
    tmpcr2 &= CR2_OIS2_Reset;
    tmpcr2 &= CR2_OIS2N_Reset;

    /* Set the Output Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCIdleState << 2);
 800504e:	b29b      	uxth	r3, r3

    /* Set the Output N Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCNIdleState << 2);
 8005050:	ea43 0382 	orr.w	r3, r3, r2, lsl #2
 8005054:	b29d      	uxth	r5, r3
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC24M_Mask;
 8005056:	f648 73ff 	movw	r3, #36863	; 0x8fff
 800505a:	ea06 0303 	and.w	r3, r6, r3
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (u16)(TIM_OCInitStruct->TIM_OCMode << 8);
 800505e:	ea43 2307 	orr.w	r3, r3, r7, lsl #8
 8005062:	b29b      	uxth	r3, r3
    /* Set the Output N Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCNIdleState << 2);
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005064:	8085      	strh	r5, [r0, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005066:	8303      	strh	r3, [r0, #24]
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005068:	8404      	strh	r4, [r0, #32]
}
 800506a:	b003      	add	sp, #12
 800506c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800506e:	46c0      	nop			(mov r8, r8)
 8005070:	40013400 	.word	0x40013400
 8005074:	40012c00 	.word	0x40012c00

08005078 <TIM_OC3Init>:
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= CCER_CC3E_Reset;
 8005078:	8c03      	ldrh	r3, [r0, #32]
*                    TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_OC3Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 800507a:	b5f0      	push	{r4, r5, r6, r7, lr}
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= CCER_CC3E_Reset;
 800507c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005080:	041b      	lsls	r3, r3, #16
 8005082:	0c1b      	lsrs	r3, r3, #16
 8005084:	8403      	strh	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005086:	8c03      	ldrh	r3, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005088:	8882      	ldrh	r2, [r0, #4]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC3P_Reset;
 800508a:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800508e:	b295      	uxth	r5, r2
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005090:	8b82      	ldrh	r2, [r0, #28]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC3P_Reset;
 8005092:	041b      	lsls	r3, r3, #16

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005094:	b296      	uxth	r6, r2
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC3P_Reset;

  /* Set the Output Compare Polarity */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCPolarity << 8);
 8005096:	890a      	ldrh	r2, [r1, #8]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC3P_Reset;
 8005098:	0c1b      	lsrs	r3, r3, #16

  /* Set the Output Compare Polarity */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCPolarity << 8);
 800509a:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  
  /* Set the Output State */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 8);
 800509e:	884a      	ldrh	r2, [r1, #2]
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC3P_Reset;

  /* Set the Output Compare Polarity */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCPolarity << 8);
 80050a0:	b29b      	uxth	r3, r3
  
  /* Set the Output State */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 8);
 80050a2:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 80050a6:	b29c      	uxth	r4, r3
  
  /* Set the Capture Compare Register value */
  TIMx->CCR3 = TIM_OCInitStruct->TIM_Pulse;
 80050a8:	88cb      	ldrh	r3, [r1, #6]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC13M_Mask;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 80050aa:	880f      	ldrh	r7, [r1, #0]
  
  /* Set the Output State */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 8);
  
  /* Set the Capture Compare Register value */
  TIMx->CCR3 = TIM_OCInitStruct->TIM_Pulse;
 80050ac:	8783      	strh	r3, [r0, #60]
  
  if((*(u32*)&TIMx == TIM1_BASE) || (*(u32*)&TIMx == TIM8_BASE))
 80050ae:	4b1d      	ldr	r3, [pc, #116]	(8005124 <TIM_OC3Init+0xac>)
 80050b0:	4a1d      	ldr	r2, [pc, #116]	(8005128 <TIM_OC3Init+0xb0>)
 80050b2:	4298      	cmp	r0, r3
 80050b4:	bf14      	ite	ne
 80050b6:	2300      	movne	r3, #0
 80050b8:	2301      	moveq	r3, #1
*                    TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_OC3Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 80050ba:	b083      	sub	sp, #12
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 8);
  
  /* Set the Capture Compare Register value */
  TIMx->CCR3 = TIM_OCInitStruct->TIM_Pulse;
  
  if((*(u32*)&TIMx == TIM1_BASE) || (*(u32*)&TIMx == TIM8_BASE))
 80050bc:	4290      	cmp	r0, r2
 80050be:	bf08      	it	eq
 80050c0:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
*                    TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_OC3Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 80050c4:	9001      	str	r0, [sp, #4]
 80050c6:	468c      	mov	ip, r1
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 8);
  
  /* Set the Capture Compare Register value */
  TIMx->CCR3 = TIM_OCInitStruct->TIM_Pulse;
  
  if((*(u32*)&TIMx == TIM1_BASE) || (*(u32*)&TIMx == TIM8_BASE))
 80050c8:	b30b      	cbz	r3, 800510e <TIM_OC3Init+0x96>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= CCER_CC3NP_Reset;
 80050ca:	f102 4240 	add.w	r2, r2, #3221225472	; 0xc0000000
 80050ce:	f5a2 5250 	sub.w	r2, r2, #13312	; 0x3400

    /* Set the Output N Polarity */
    tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCNPolarity << 8);
 80050d2:	f8bc 300a 	ldrh.w	r3, [ip, #10]
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= CCER_CC3NP_Reset;
 80050d6:	3a01      	subs	r2, #1
 80050d8:	ea04 0202 	and.w	r2, r4, r2

    /* Set the Output N Polarity */
    tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCNPolarity << 8);
 80050dc:	ea42 2203 	orr.w	r2, r2, r3, lsl #8

    /* Reset the Output N State */
    tmpccer &= CCER_CC3NE_Reset;
 80050e0:	f64f 33ff 	movw	r3, #64511	; 0xfbff
 80050e4:	ea02 0303 	and.w	r3, r2, r3
    
    /* Set the Output N State */
    tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputNState << 8);
 80050e8:	f8bc 2004 	ldrh.w	r2, [ip, #4]
 80050ec:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 80050f0:	b29c      	uxth	r4, r3
    /* Reset the Ouput Compare and Output Compare N IDLE State */
    tmpcr2 &= CR2_OIS3_Reset;
    tmpcr2 &= CR2_OIS3N_Reset;

    /* Set the Output Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCIdleState << 4);
 80050f2:	f8bc 200c 	ldrh.w	r2, [ip, #12]
    /* Set the Output N State */
    tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputNState << 8);

    /* Reset the Ouput Compare and Output Compare N IDLE State */
    tmpcr2 &= CR2_OIS3_Reset;
    tmpcr2 &= CR2_OIS3N_Reset;
 80050f6:	f644 73ff 	movw	r3, #20479	; 0x4fff
 80050fa:	ea05 0303 	and.w	r3, r5, r3

    /* Set the Output Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCIdleState << 4);
 80050fe:	ea43 1302 	orr.w	r3, r3, r2, lsl #4

    /* Set the Output N Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCNIdleState << 4);
 8005102:	f8bc 200e 	ldrh.w	r2, [ip, #14]
    /* Reset the Ouput Compare and Output Compare N IDLE State */
    tmpcr2 &= CR2_OIS3_Reset;
    tmpcr2 &= CR2_OIS3N_Reset;

    /* Set the Output Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCIdleState << 4);
 8005106:	b29b      	uxth	r3, r3

    /* Set the Output N Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCNIdleState << 4);
 8005108:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
 800510c:	b29d      	uxth	r5, r3
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC13M_Mask;
 800510e:	f64f 738f 	movw	r3, #65423	; 0xff8f
 8005112:	ea06 0303 	and.w	r3, r6, r3
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 8005116:	433b      	orrs	r3, r7
    /* Set the Output N Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCNIdleState << 4);
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005118:	8085      	strh	r5, [r0, #4]
  
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800511a:	8383      	strh	r3, [r0, #28]
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800511c:	8404      	strh	r4, [r0, #32]
}
 800511e:	b003      	add	sp, #12
 8005120:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005122:	46c0      	nop			(mov r8, r8)
 8005124:	40013400 	.word	0x40013400
 8005128:	40012c00 	.word	0x40012c00

0800512c <TIM_OC4Init>:
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 2: Reset the CC4E Bit */
  TIMx->CCER &= CCER_CC4E_Reset;
 800512c:	8c03      	ldrh	r3, [r0, #32]
*                    TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_OC4Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 800512e:	b5f0      	push	{r4, r5, r6, r7, lr}
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 2: Reset the CC4E Bit */
  TIMx->CCER &= CCER_CC4E_Reset;
 8005130:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005134:	041b      	lsls	r3, r3, #16
 8005136:	0c1b      	lsrs	r3, r3, #16
 8005138:	8403      	strh	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800513a:	8c03      	ldrh	r3, [r0, #32]
*                    TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_OC4Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 800513c:	b085      	sub	sp, #20

  /* Disable the Channel 2: Reset the CC4E Bit */
  TIMx->CCER &= CCER_CC4E_Reset;
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800513e:	b29b      	uxth	r3, r3
 8005140:	9302      	str	r3, [sp, #8]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005142:	8883      	ldrh	r3, [r0, #4]

  /* Set the Output Compare Polarity */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCPolarity << 12);
  
  /* Set the Output State */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 12);
 8005144:	884a      	ldrh	r2, [r1, #2]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005146:	fa1f fc83 	uxth.w	ip, r3
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800514a:	8b83      	ldrh	r3, [r0, #28]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC24M_Mask;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (u16)(TIM_OCInitStruct->TIM_OCMode << 8);
 800514c:	880e      	ldrh	r6, [r1, #0]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800514e:	b29d      	uxth	r5, r3
  
  /* Set the Output State */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 12);
  
  /* Set the Capture Compare Register value */
  TIMx->CCR4 = TIM_OCInitStruct->TIM_Pulse;
 8005150:	88cb      	ldrh	r3, [r1, #6]
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC4P_Reset;

  /* Set the Output Compare Polarity */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCPolarity << 12);
 8005152:	890f      	ldrh	r7, [r1, #8]
  
  /* Set the Output State */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 12);
  
  /* Set the Capture Compare Register value */
  TIMx->CCR4 = TIM_OCInitStruct->TIM_Pulse;
 8005154:	f8a0 3040 	strh.w	r3, [r0, #64]
  
  if((*(u32*)&TIMx == TIM1_BASE) || (*(u32*)&TIMx == TIM8_BASE))
 8005158:	4b17      	ldr	r3, [pc, #92]	(80051b8 <TIM_OC4Init+0x8c>)

  /* Set the Output Compare Polarity */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCPolarity << 12);
  
  /* Set the Output State */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 12);
 800515a:	9201      	str	r2, [sp, #4]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR4 = TIM_OCInitStruct->TIM_Pulse;
  
  if((*(u32*)&TIMx == TIM1_BASE) || (*(u32*)&TIMx == TIM8_BASE))
 800515c:	4a17      	ldr	r2, [pc, #92]	(80051bc <TIM_OC4Init+0x90>)
 800515e:	4298      	cmp	r0, r3
 8005160:	bf14      	ite	ne
 8005162:	2300      	movne	r3, #0
 8005164:	2301      	moveq	r3, #1
 8005166:	4290      	cmp	r0, r2
 8005168:	bf08      	it	eq
 800516a:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
*                    TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_OC4Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 800516e:	9003      	str	r0, [sp, #12]
 8005170:	460c      	mov	r4, r1
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 12);
  
  /* Set the Capture Compare Register value */
  TIMx->CCR4 = TIM_OCInitStruct->TIM_Pulse;
  
  if((*(u32*)&TIMx == TIM1_BASE) || (*(u32*)&TIMx == TIM8_BASE))
 8005172:	b13b      	cbz	r3, 8005184 <TIM_OC4Init+0x58>
  {
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));

    /* Reset the Ouput Compare IDLE State */
    tmpcr2 &= CR2_OIS4_Reset;
 8005174:	ea4f 438c 	mov.w	r3, ip, lsl #18

    /* Set the Output Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCIdleState << 6);
 8005178:	89a2      	ldrh	r2, [r4, #12]
  if((*(u32*)&TIMx == TIM1_BASE) || (*(u32*)&TIMx == TIM8_BASE))
  {
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));

    /* Reset the Ouput Compare IDLE State */
    tmpcr2 &= CR2_OIS4_Reset;
 800517a:	0c9b      	lsrs	r3, r3, #18

    /* Set the Output Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCIdleState << 6);
 800517c:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 8005180:	fa1f fc83 	uxth.w	ip, r3
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC24M_Mask;
 8005184:	f648 73ff 	movw	r3, #36863	; 0x8fff
 8005188:	ea05 0303 	and.w	r3, r5, r3
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (u16)(TIM_OCInitStruct->TIM_OCMode << 8);
 800518c:	ea43 2306 	orr.w	r3, r3, r6, lsl #8
 8005190:	b29b      	uxth	r3, r3
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC4P_Reset;
 8005192:	9a02      	ldr	r2, [sp, #8]
    /* Set the Output Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCIdleState << 6);
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005194:	f8a0 c004 	strh.w	ip, [r0, #4]
  
  /* Write to TIMx CCMR2 */  
  TIMx->CCMR2 = tmpccmrx;
 8005198:	8383      	strh	r3, [r0, #28]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (u16)(TIM_OCInitStruct->TIM_OCMode << 8);
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC4P_Reset;
 800519a:	f64d 73ff 	movw	r3, #57343	; 0xdfff
 800519e:	ea02 0303 	and.w	r3, r2, r3

  /* Set the Output Compare Polarity */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCPolarity << 12);
 80051a2:	ea43 3307 	orr.w	r3, r3, r7, lsl #12
  
  /* Set the Output State */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 12);
 80051a6:	9a01      	ldr	r2, [sp, #4]
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC4P_Reset;

  /* Set the Output Compare Polarity */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCPolarity << 12);
 80051a8:	b29b      	uxth	r3, r3
  
  /* Set the Output State */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 12);
 80051aa:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
 80051ae:	b29b      	uxth	r3, r3
  
  /* Write to TIMx CCMR2 */  
  TIMx->CCMR2 = tmpccmrx;
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80051b0:	8403      	strh	r3, [r0, #32]
}
 80051b2:	b005      	add	sp, #20
 80051b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80051b6:	46c0      	nop			(mov r8, r8)
 80051b8:	40013400 	.word	0x40013400
 80051bc:	40012c00 	.word	0x40012c00

080051c0 <TIM_ICInit>:
  assert_param(IS_TIM_IC_POLARITY(TIM_ICInitStruct->TIM_ICPolarity));
  assert_param(IS_TIM_IC_SELECTION(TIM_ICInitStruct->TIM_ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICInitStruct->TIM_ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(TIM_ICInitStruct->TIM_ICFilter));
  
  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
 80051c0:	880b      	ldrh	r3, [r1, #0]
*                    TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_ICInit(TIM_TypeDef* TIMx, TIM_ICInitTypeDef* TIM_ICInitStruct)
{
 80051c2:	b530      	push	{r4, r5, lr}
 80051c4:	4604      	mov	r4, r0
 80051c6:	460d      	mov	r5, r1
  assert_param(IS_TIM_IC_POLARITY(TIM_ICInitStruct->TIM_ICPolarity));
  assert_param(IS_TIM_IC_SELECTION(TIM_ICInitStruct->TIM_ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICInitStruct->TIM_ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(TIM_ICInitStruct->TIM_ICFilter));
  
  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
 80051c8:	bb43      	cbnz	r3, 800521c <TIM_ICInit+0x5c>
                       u16 TIM_ICFilter)
{
  u16 tmpccmr1 = 0, tmpccer = 0;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= CCER_CC1E_Reset;
 80051ca:	8c23      	ldrh	r3, [r4, #32]
  assert_param(IS_TIM_IC_FILTER(TIM_ICInitStruct->TIM_ICFilter));
  
  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
  {
    /* TI1 Configuration */
    TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 80051cc:	8849      	ldrh	r1, [r1, #2]
                       u16 TIM_ICFilter)
{
  u16 tmpccmr1 = 0, tmpccer = 0;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= CCER_CC1E_Reset;
 80051ce:	f023 0301 	bic.w	r3, r3, #1	; 0x1
 80051d2:	041b      	lsls	r3, r3, #16
 80051d4:	0c1b      	lsrs	r3, r3, #16
  assert_param(IS_TIM_IC_FILTER(TIM_ICInitStruct->TIM_ICFilter));
  
  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
  {
    /* TI1 Configuration */
    TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 80051d6:	f8b5 c004 	ldrh.w	ip, [r5, #4]
 80051da:	8928      	ldrh	r0, [r5, #8]
                       u16 TIM_ICFilter)
{
  u16 tmpccmr1 = 0, tmpccer = 0;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= CCER_CC1E_Reset;
 80051dc:	8423      	strh	r3, [r4, #32]

  tmpccmr1 = TIMx->CCMR1;
 80051de:	8b23      	ldrh	r3, [r4, #24]
  tmpccer = TIMx->CCER;
 80051e0:	8c22      	ldrh	r2, [r4, #32]

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 80051e2:	f023 03f3 	bic.w	r3, r3, #243	; 0xf3
 80051e6:	041b      	lsls	r3, r3, #16
 80051e8:	0c1b      	lsrs	r3, r3, #16

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
 80051ea:	f022 0202 	bic.w	r2, r2, #2	; 0x2
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 80051ee:	ea43 1300 	orr.w	r3, r3, r0, lsl #4

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
 80051f2:	0412      	lsls	r2, r2, #16
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 80051f4:	b29b      	uxth	r3, r3

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
 80051f6:	0c12      	lsrs	r2, r2, #16
  tmpccer |= TIM_ICPolarity | CCER_CC1E_Set;
 80051f8:	f041 0101 	orr.w	r1, r1, #1	; 0x1
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 80051fc:	ea43 030c 	orr.w	r3, r3, ip

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
  tmpccer |= TIM_ICPolarity | CCER_CC1E_Set;
 8005200:	430a      	orrs	r2, r1

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005202:	8323      	strh	r3, [r4, #24]
  TIMx->CCER = tmpccer;
 8005204:	8422      	strh	r2, [r4, #32]
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC1PSC Bits */
  TIMx->CCMR1 &= CCMR_IC13PSC_Mask;
 8005206:	8b23      	ldrh	r3, [r4, #24]
    TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8005208:	88ea      	ldrh	r2, [r5, #6]
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC1PSC Bits */
  TIMx->CCMR1 &= CCMR_IC13PSC_Mask;
 800520a:	f023 030c 	bic.w	r3, r3, #12	; 0xc
 800520e:	041b      	lsls	r3, r3, #16
 8005210:	0c1b      	lsrs	r3, r3, #16
 8005212:	8323      	strh	r3, [r4, #24]

  /* Set the IC1PSC value */
  TIMx->CCMR1 |= TIM_ICPSC;
 8005214:	8b23      	ldrh	r3, [r4, #24]
 8005216:	b29b      	uxth	r3, r3
 8005218:	4313      	orrs	r3, r2
 800521a:	e02e      	b.n	800527a <TIM_ICInit+0xba>
               TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
  else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_2)
 800521c:	2b04      	cmp	r3, #4
 800521e:	d12e      	bne.n	800527e <TIM_ICInit+0xbe>
                       u16 TIM_ICFilter)
{
  u16 tmpccmr1 = 0, tmpccer = 0, tmp = 0;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= CCER_CC2E_Reset;
 8005220:	8c23      	ldrh	r3, [r4, #32]
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
  else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_2)
  {
    /* TI2 Configuration */
    TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 8005222:	f8b1 c002 	ldrh.w	ip, [r1, #2]
                       u16 TIM_ICFilter)
{
  u16 tmpccmr1 = 0, tmpccer = 0, tmp = 0;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= CCER_CC2E_Reset;
 8005226:	f023 0310 	bic.w	r3, r3, #16	; 0x10
 800522a:	041b      	lsls	r3, r3, #16
 800522c:	0c1b      	lsrs	r3, r3, #16
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
  else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_2)
  {
    /* TI2 Configuration */
    TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 800522e:	8888      	ldrh	r0, [r1, #4]
 8005230:	8909      	ldrh	r1, [r1, #8]
                       u16 TIM_ICFilter)
{
  u16 tmpccmr1 = 0, tmpccer = 0, tmp = 0;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= CCER_CC2E_Reset;
 8005232:	8423      	strh	r3, [r4, #32]

  tmpccmr1 = TIMx->CCMR1;
 8005234:	8b23      	ldrh	r3, [r4, #24]
  tmpccer = TIMx->CCER;
 8005236:	8c22      	ldrh	r2, [r4, #32]
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
 8005238:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800523c:	051b      	lsls	r3, r3, #20
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 800523e:	f022 0220 	bic.w	r2, r2, #32	; 0x20
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
 8005242:	0d1b      	lsrs	r3, r3, #20
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 8005244:	0412      	lsls	r2, r2, #16
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
 8005246:	ea43 3301 	orr.w	r3, r3, r1, lsl #12
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 800524a:	0c12      	lsrs	r2, r2, #16
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
 800524c:	b29b      	uxth	r3, r3
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 800524e:	ea42 120c 	orr.w	r2, r2, ip, lsl #4
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);
 8005252:	ea43 2300 	orr.w	r3, r3, r0, lsl #8

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 8005256:	b292      	uxth	r2, r2
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);
 8005258:	b29b      	uxth	r3, r3

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 800525a:	f042 0210 	orr.w	r2, r2, #16	; 0x10

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800525e:	8323      	strh	r3, [r4, #24]
  TIMx->CCER = tmpccer;
 8005260:	8422      	strh	r2, [r4, #32]
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC2PSC Bits */
  TIMx->CCMR1 &= CCMR_IC24PSC_Mask;
 8005262:	8b23      	ldrh	r3, [r4, #24]
    TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8005264:	88ea      	ldrh	r2, [r5, #6]
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC2PSC Bits */
  TIMx->CCMR1 &= CCMR_IC24PSC_Mask;
 8005266:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 800526a:	041b      	lsls	r3, r3, #16
 800526c:	0c1b      	lsrs	r3, r3, #16
 800526e:	8323      	strh	r3, [r4, #24]

  /* Set the IC2PSC value */
  TIMx->CCMR1 |= (u16)(TIM_ICPSC << 8);
 8005270:	8b23      	ldrh	r3, [r4, #24]
 8005272:	b29b      	uxth	r3, r3
 8005274:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8005278:	b29b      	uxth	r3, r3
 800527a:	8323      	strh	r3, [r4, #24]
 800527c:	e055      	b.n	800532a <TIM_ICInit+0x16a>
               TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
  else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_3)
 800527e:	2b08      	cmp	r3, #8
 8005280:	f8b1 c002 	ldrh.w	ip, [r1, #2]
 8005284:	8888      	ldrh	r0, [r1, #4]
 8005286:	8909      	ldrh	r1, [r1, #8]
 8005288:	d125      	bne.n	80052d6 <TIM_ICInit+0x116>
                       u16 TIM_ICFilter)
{
  u16 tmpccmr2 = 0, tmpccer = 0, tmp = 0;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= CCER_CC3E_Reset;
 800528a:	8c23      	ldrh	r3, [r4, #32]
 800528c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005290:	041b      	lsls	r3, r3, #16
 8005292:	0c1b      	lsrs	r3, r3, #16
 8005294:	8423      	strh	r3, [r4, #32]

  tmpccmr2 = TIMx->CCMR2;
 8005296:	8ba3      	ldrh	r3, [r4, #28]
  tmpccer = TIMx->CCER;
 8005298:	8c22      	ldrh	r2, [r4, #32]
  tmp = (u16)(TIM_ICPolarity << 8);

  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr2 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 800529a:	f023 03f3 	bic.w	r3, r3, #243	; 0xf3

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= CCER_CC3P_Reset;
  tmpccer |= tmp | CCER_CC3E_Set;
 800529e:	f422 7200 	bic.w	r2, r2, #512	; 0x200
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 8);

  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr2 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 80052a2:	041b      	lsls	r3, r3, #16

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= CCER_CC3P_Reset;
  tmpccer |= tmp | CCER_CC3E_Set;
 80052a4:	0412      	lsls	r2, r2, #16
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 8);

  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr2 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 80052a6:	0c1b      	lsrs	r3, r3, #16

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= CCER_CC3P_Reset;
  tmpccer |= tmp | CCER_CC3E_Set;
 80052a8:	0c12      	lsrs	r2, r2, #16
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 8);

  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr2 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 80052aa:	ea43 1301 	orr.w	r3, r3, r1, lsl #4

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= CCER_CC3P_Reset;
  tmpccer |= tmp | CCER_CC3E_Set;
 80052ae:	ea42 220c 	orr.w	r2, r2, ip, lsl #8
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 8);

  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr2 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 80052b2:	b29b      	uxth	r3, r3

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= CCER_CC3P_Reset;
  tmpccer |= tmp | CCER_CC3E_Set;
 80052b4:	b292      	uxth	r2, r2
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 8);

  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr2 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 80052b6:	4303      	orrs	r3, r0

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= CCER_CC3P_Reset;
  tmpccer |= tmp | CCER_CC3E_Set;
 80052b8:	f442 7280 	orr.w	r2, r2, #256	; 0x100

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80052bc:	83a3      	strh	r3, [r4, #28]
  TIMx->CCER = tmpccer;
 80052be:	8422      	strh	r2, [r4, #32]
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC3PSC Bits */
  TIMx->CCMR2 &= CCMR_IC13PSC_Mask;
 80052c0:	8ba3      	ldrh	r3, [r4, #28]
    TI3_Config(TIMx,  TIM_ICInitStruct->TIM_ICPolarity,
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC3Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 80052c2:	88ea      	ldrh	r2, [r5, #6]
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC3PSC Bits */
  TIMx->CCMR2 &= CCMR_IC13PSC_Mask;
 80052c4:	f023 030c 	bic.w	r3, r3, #12	; 0xc
 80052c8:	041b      	lsls	r3, r3, #16
 80052ca:	0c1b      	lsrs	r3, r3, #16
 80052cc:	83a3      	strh	r3, [r4, #28]

  /* Set the IC3PSC value */
  TIMx->CCMR2 |= TIM_ICPSC;
 80052ce:	8ba3      	ldrh	r3, [r4, #28]
 80052d0:	b29b      	uxth	r3, r3
 80052d2:	4313      	orrs	r3, r2
 80052d4:	e028      	b.n	8005328 <TIM_ICInit+0x168>
                       u16 TIM_ICFilter)
{
  u16 tmpccmr2 = 0, tmpccer = 0, tmp = 0;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= CCER_CC4E_Reset;
 80052d6:	8c23      	ldrh	r3, [r4, #32]
 80052d8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80052dc:	041b      	lsls	r3, r3, #16
 80052de:	0c1b      	lsrs	r3, r3, #16
 80052e0:	8423      	strh	r3, [r4, #32]

  tmpccmr2 = TIMx->CCMR2;
 80052e2:	8ba3      	ldrh	r3, [r4, #28]
  tmpccer = TIMx->CCER;
 80052e4:	8c22      	ldrh	r2, [r4, #32]
  tmp = (u16)(TIM_ICPolarity << 12);

  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr2 |= (u16)(TIM_ICSelection << 8) | (u16)(TIM_ICFilter << 12);
 80052e6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80052ea:	051b      	lsls	r3, r3, #20

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= CCER_CC4P_Reset;
  tmpccer |= tmp | CCER_CC4E_Set;
 80052ec:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 12);

  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr2 |= (u16)(TIM_ICSelection << 8) | (u16)(TIM_ICFilter << 12);
 80052f0:	0d1b      	lsrs	r3, r3, #20

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= CCER_CC4P_Reset;
  tmpccer |= tmp | CCER_CC4E_Set;
 80052f2:	0412      	lsls	r2, r2, #16
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 12);

  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr2 |= (u16)(TIM_ICSelection << 8) | (u16)(TIM_ICFilter << 12);
 80052f4:	ea43 2300 	orr.w	r3, r3, r0, lsl #8

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= CCER_CC4P_Reset;
  tmpccer |= tmp | CCER_CC4E_Set;
 80052f8:	0c12      	lsrs	r2, r2, #16
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 12);

  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr2 |= (u16)(TIM_ICSelection << 8) | (u16)(TIM_ICFilter << 12);
 80052fa:	b29b      	uxth	r3, r3

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= CCER_CC4P_Reset;
  tmpccer |= tmp | CCER_CC4E_Set;
 80052fc:	ea42 320c 	orr.w	r2, r2, ip, lsl #12
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 12);

  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr2 |= (u16)(TIM_ICSelection << 8) | (u16)(TIM_ICFilter << 12);
 8005300:	ea43 3301 	orr.w	r3, r3, r1, lsl #12

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= CCER_CC4P_Reset;
  tmpccer |= tmp | CCER_CC4E_Set;
 8005304:	b292      	uxth	r2, r2
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 12);

  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr2 |= (u16)(TIM_ICSelection << 8) | (u16)(TIM_ICFilter << 12);
 8005306:	b29b      	uxth	r3, r3

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= CCER_CC4P_Reset;
  tmpccer |= tmp | CCER_CC4E_Set;
 8005308:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800530c:	83a3      	strh	r3, [r4, #28]
  TIMx->CCER = tmpccer ;
 800530e:	8422      	strh	r2, [r4, #32]
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC4PSC Bits */
  TIMx->CCMR2 &= CCMR_IC24PSC_Mask;
 8005310:	8ba3      	ldrh	r3, [r4, #28]
    TI4_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC4Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8005312:	88ea      	ldrh	r2, [r5, #6]
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC4PSC Bits */
  TIMx->CCMR2 &= CCMR_IC24PSC_Mask;
 8005314:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8005318:	041b      	lsls	r3, r3, #16
 800531a:	0c1b      	lsrs	r3, r3, #16
 800531c:	83a3      	strh	r3, [r4, #28]

  /* Set the IC4PSC value */
  TIMx->CCMR2 |= (u16)(TIM_ICPSC << 8);
 800531e:	8ba3      	ldrh	r3, [r4, #28]
 8005320:	b29b      	uxth	r3, r3
 8005322:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8005326:	b29b      	uxth	r3, r3
 8005328:	83a3      	strh	r3, [r4, #28]
               TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC4Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
}
 800532a:	bd30      	pop	{r4, r5, pc}

0800532c <TIM_PWMIConfig>:
*                    TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_PWMIConfig(TIM_TypeDef* TIMx, TIM_ICInitTypeDef* TIM_ICInitStruct)
{
 800532c:	468c      	mov	ip, r1
 800532e:	b5f0      	push	{r4, r5, r6, r7, lr}
  else
  {
    icoppositeselection = TIM_ICSelection_DirectTI;
  }

  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
 8005330:	f8bc 3000 	ldrh.w	r3, [ip]

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));

  /* Select the Opposite Input Polarity */
  if (TIM_ICInitStruct->TIM_ICPolarity == TIM_ICPolarity_Rising)
 8005334:	884c      	ldrh	r4, [r1, #2]
  {
    icoppositepolarity = TIM_ICPolarity_Rising;
  }

  /* Select the Opposite Input */
  if (TIM_ICInitStruct->TIM_ICSelection == TIM_ICSelection_DirectTI)
 8005336:	8889      	ldrh	r1, [r1, #4]

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));

  /* Select the Opposite Input Polarity */
  if (TIM_ICInitStruct->TIM_ICPolarity == TIM_ICPolarity_Rising)
 8005338:	2c00      	cmp	r4, #0
 800533a:	bf0c      	ite	eq
 800533c:	2702      	moveq	r7, #2
 800533e:	2700      	movne	r7, #0
  {
    icoppositepolarity = TIM_ICPolarity_Rising;
  }

  /* Select the Opposite Input */
  if (TIM_ICInitStruct->TIM_ICSelection == TIM_ICSelection_DirectTI)
 8005340:	2901      	cmp	r1, #1
 8005342:	bf0c      	ite	eq
 8005344:	2602      	moveq	r6, #2
 8005346:	2601      	movne	r6, #1
 8005348:	f8bc 5008 	ldrh.w	r5, [ip, #8]
  else
  {
    icoppositeselection = TIM_ICSelection_DirectTI;
  }

  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
 800534c:	2b00      	cmp	r3, #0
 800534e:	d14b      	bne.n	80053e8 <TIM_PWMIConfig+0xbc>
                       u16 TIM_ICFilter)
{
  u16 tmpccmr1 = 0, tmpccer = 0;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= CCER_CC1E_Reset;
 8005350:	8c03      	ldrh	r3, [r0, #32]
 8005352:	f023 0301 	bic.w	r3, r3, #1	; 0x1
 8005356:	041b      	lsls	r3, r3, #16
 8005358:	0c1b      	lsrs	r3, r3, #16
 800535a:	8403      	strh	r3, [r0, #32]

  tmpccmr1 = TIMx->CCMR1;
 800535c:	8b03      	ldrh	r3, [r0, #24]
  tmpccer = TIMx->CCER;
 800535e:	8c02      	ldrh	r2, [r0, #32]

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 8005360:	f023 03f3 	bic.w	r3, r3, #243	; 0xf3
 8005364:	041b      	lsls	r3, r3, #16
 8005366:	0c1b      	lsrs	r3, r3, #16
 8005368:	ea43 1305 	orr.w	r3, r3, r5, lsl #4

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
 800536c:	f022 0202 	bic.w	r2, r2, #2	; 0x2
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 8005370:	b29b      	uxth	r3, r3

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
 8005372:	0412      	lsls	r2, r2, #16
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 8005374:	430b      	orrs	r3, r1

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
 8005376:	0c12      	lsrs	r2, r2, #16
  tmpccer |= TIM_ICPolarity | CCER_CC1E_Set;
 8005378:	f044 0101 	orr.w	r1, r4, #1	; 0x1
 800537c:	430a      	orrs	r2, r1

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800537e:	8303      	strh	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 8005380:	8402      	strh	r2, [r0, #32]
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC1PSC Bits */
  TIMx->CCMR1 &= CCMR_IC13PSC_Mask;
 8005382:	8b03      	ldrh	r3, [r0, #24]
    /* TI1 Configuration */
    TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity, TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8005384:	f8bc 1006 	ldrh.w	r1, [ip, #6]
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC1PSC Bits */
  TIMx->CCMR1 &= CCMR_IC13PSC_Mask;
 8005388:	f023 030c 	bic.w	r3, r3, #12	; 0xc
 800538c:	041b      	lsls	r3, r3, #16
 800538e:	0c1b      	lsrs	r3, r3, #16
 8005390:	8303      	strh	r3, [r0, #24]

  /* Set the IC1PSC value */
  TIMx->CCMR1 |= TIM_ICPSC;
 8005392:	8b03      	ldrh	r3, [r0, #24]
 8005394:	b29b      	uxth	r3, r3
 8005396:	430b      	orrs	r3, r1
 8005398:	8303      	strh	r3, [r0, #24]
                       u16 TIM_ICFilter)
{
  u16 tmpccmr1 = 0, tmpccer = 0, tmp = 0;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= CCER_CC2E_Reset;
 800539a:	8c03      	ldrh	r3, [r0, #32]
 800539c:	f023 0310 	bic.w	r3, r3, #16	; 0x10
 80053a0:	041b      	lsls	r3, r3, #16
 80053a2:	0c1b      	lsrs	r3, r3, #16
 80053a4:	8403      	strh	r3, [r0, #32]

  tmpccmr1 = TIMx->CCMR1;
 80053a6:	8b03      	ldrh	r3, [r0, #24]
  tmpccer = TIMx->CCER;
 80053a8:	8c02      	ldrh	r2, [r0, #32]
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
 80053aa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80053ae:	051b      	lsls	r3, r3, #20
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 80053b0:	f022 0230 	bic.w	r2, r2, #48	; 0x30
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
 80053b4:	0d1b      	lsrs	r3, r3, #20
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 80053b6:	0412      	lsls	r2, r2, #16
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
 80053b8:	ea43 3305 	orr.w	r3, r3, r5, lsl #12
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 80053bc:	0c12      	lsrs	r2, r2, #16
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
 80053be:	b29b      	uxth	r3, r3
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 80053c0:	f042 0210 	orr.w	r2, r2, #16	; 0x10
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);
 80053c4:	ea43 2306 	orr.w	r3, r3, r6, lsl #8

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 80053c8:	ea42 1207 	orr.w	r2, r2, r7, lsl #4

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80053cc:	8303      	strh	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 80053ce:	8402      	strh	r2, [r0, #32]
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC2PSC Bits */
  TIMx->CCMR1 &= CCMR_IC24PSC_Mask;
 80053d0:	8b03      	ldrh	r3, [r0, #24]
 80053d2:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 80053d6:	041b      	lsls	r3, r3, #16
 80053d8:	0c1b      	lsrs	r3, r3, #16
 80053da:	8303      	strh	r3, [r0, #24]

  /* Set the IC2PSC value */
  TIMx->CCMR1 |= (u16)(TIM_ICPSC << 8);
 80053dc:	8b03      	ldrh	r3, [r0, #24]
 80053de:	b29b      	uxth	r3, r3
 80053e0:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80053e4:	b29b      	uxth	r3, r3
 80053e6:	e04c      	b.n	8005482 <TIM_PWMIConfig+0x156>
                       u16 TIM_ICFilter)
{
  u16 tmpccmr1 = 0, tmpccer = 0, tmp = 0;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= CCER_CC2E_Reset;
 80053e8:	8c03      	ldrh	r3, [r0, #32]
 80053ea:	f023 0310 	bic.w	r3, r3, #16	; 0x10
 80053ee:	041b      	lsls	r3, r3, #16
 80053f0:	0c1b      	lsrs	r3, r3, #16
 80053f2:	8403      	strh	r3, [r0, #32]

  tmpccmr1 = TIMx->CCMR1;
 80053f4:	8b03      	ldrh	r3, [r0, #24]
  tmpccer = TIMx->CCER;
 80053f6:	8c02      	ldrh	r2, [r0, #32]
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
 80053f8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80053fc:	051b      	lsls	r3, r3, #20
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 80053fe:	f022 0220 	bic.w	r2, r2, #32	; 0x20
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
 8005402:	0d1b      	lsrs	r3, r3, #20
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 8005404:	0412      	lsls	r2, r2, #16
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
 8005406:	ea43 3305 	orr.w	r3, r3, r5, lsl #12
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 800540a:	0c12      	lsrs	r2, r2, #16
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
 800540c:	b29b      	uxth	r3, r3
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 800540e:	ea42 1204 	orr.w	r2, r2, r4, lsl #4
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);
 8005412:	ea43 2301 	orr.w	r3, r3, r1, lsl #8

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 8005416:	b292      	uxth	r2, r2
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);
 8005418:	b29b      	uxth	r3, r3

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 800541a:	f042 0210 	orr.w	r2, r2, #16	; 0x10

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800541e:	8303      	strh	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 8005420:	8402      	strh	r2, [r0, #32]
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC2PSC Bits */
  TIMx->CCMR1 &= CCMR_IC24PSC_Mask;
 8005422:	8b03      	ldrh	r3, [r0, #24]
    /* TI2 Configuration */
    TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity, TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8005424:	f8bc 1006 	ldrh.w	r1, [ip, #6]
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC2PSC Bits */
  TIMx->CCMR1 &= CCMR_IC24PSC_Mask;
 8005428:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 800542c:	041b      	lsls	r3, r3, #16
 800542e:	0c1b      	lsrs	r3, r3, #16
 8005430:	8303      	strh	r3, [r0, #24]

  /* Set the IC2PSC value */
  TIMx->CCMR1 |= (u16)(TIM_ICPSC << 8);
 8005432:	8b03      	ldrh	r3, [r0, #24]
 8005434:	b29b      	uxth	r3, r3
 8005436:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 800543a:	b29b      	uxth	r3, r3
 800543c:	8303      	strh	r3, [r0, #24]
                       u16 TIM_ICFilter)
{
  u16 tmpccmr1 = 0, tmpccer = 0;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= CCER_CC1E_Reset;
 800543e:	8c03      	ldrh	r3, [r0, #32]
 8005440:	f023 0301 	bic.w	r3, r3, #1	; 0x1
 8005444:	041b      	lsls	r3, r3, #16
 8005446:	0c1b      	lsrs	r3, r3, #16
 8005448:	8403      	strh	r3, [r0, #32]

  tmpccmr1 = TIMx->CCMR1;
 800544a:	8b03      	ldrh	r3, [r0, #24]
  tmpccer = TIMx->CCER;
 800544c:	8c02      	ldrh	r2, [r0, #32]

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 800544e:	f023 03f3 	bic.w	r3, r3, #243	; 0xf3
 8005452:	041b      	lsls	r3, r3, #16

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
  tmpccer |= TIM_ICPolarity | CCER_CC1E_Set;
 8005454:	f022 0203 	bic.w	r2, r2, #3	; 0x3
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 8005458:	0c1b      	lsrs	r3, r3, #16

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
  tmpccer |= TIM_ICPolarity | CCER_CC1E_Set;
 800545a:	0412      	lsls	r2, r2, #16
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 800545c:	ea43 1305 	orr.w	r3, r3, r5, lsl #4

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
  tmpccer |= TIM_ICPolarity | CCER_CC1E_Set;
 8005460:	0c12      	lsrs	r2, r2, #16
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 8005462:	b29b      	uxth	r3, r3

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
  tmpccer |= TIM_ICPolarity | CCER_CC1E_Set;
 8005464:	f042 0201 	orr.w	r2, r2, #1	; 0x1
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 8005468:	4333      	orrs	r3, r6

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
  tmpccer |= TIM_ICPolarity | CCER_CC1E_Set;
 800546a:	433a      	orrs	r2, r7

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800546c:	8303      	strh	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 800546e:	8402      	strh	r2, [r0, #32]
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC1PSC Bits */
  TIMx->CCMR1 &= CCMR_IC13PSC_Mask;
 8005470:	8b03      	ldrh	r3, [r0, #24]
 8005472:	f023 030c 	bic.w	r3, r3, #12	; 0xc
 8005476:	041b      	lsls	r3, r3, #16
 8005478:	0c1b      	lsrs	r3, r3, #16
 800547a:	8303      	strh	r3, [r0, #24]

  /* Set the IC1PSC value */
  TIMx->CCMR1 |= TIM_ICPSC;
 800547c:	8b03      	ldrh	r3, [r0, #24]
 800547e:	b29b      	uxth	r3, r3
 8005480:	430b      	orrs	r3, r1
 8005482:	8303      	strh	r3, [r0, #24]
    TI1_Config(TIMx, icoppositepolarity, icoppositeselection, TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
}
 8005484:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005486:	46c0      	nop			(mov r8, r8)

08005488 <TIM_BDTRConfig>:
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(TIM_BDTRInitStruct->TIM_AutomaticOutput));

  /* Set the Lock level, the Break enable Bit and the Ploarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  TIMx->BDTR = (u32)TIM_BDTRInitStruct->TIM_OSSRState | TIM_BDTRInitStruct->TIM_OSSIState |
 8005488:	880a      	ldrh	r2, [r1, #0]
 800548a:	884b      	ldrh	r3, [r1, #2]
 800548c:	4313      	orrs	r3, r2
 800548e:	888a      	ldrh	r2, [r1, #4]
 8005490:	4313      	orrs	r3, r2
 8005492:	88ca      	ldrh	r2, [r1, #6]
 8005494:	4313      	orrs	r3, r2
 8005496:	890a      	ldrh	r2, [r1, #8]
 8005498:	4313      	orrs	r3, r2
 800549a:	894a      	ldrh	r2, [r1, #10]
 800549c:	4313      	orrs	r3, r2
 800549e:	898a      	ldrh	r2, [r1, #12]
 80054a0:	4313      	orrs	r3, r2
 80054a2:	b29b      	uxth	r3, r3
 80054a4:	f8a0 3044 	strh.w	r3, [r0, #68]
             TIM_BDTRInitStruct->TIM_LOCKLevel | TIM_BDTRInitStruct->TIM_DeadTime |
             TIM_BDTRInitStruct->TIM_Break | TIM_BDTRInitStruct->TIM_BreakPolarity |
             TIM_BDTRInitStruct->TIM_AutomaticOutput;

}
 80054a8:	4770      	bx	lr
 80054aa:	46c0      	nop			(mov r8, r8)

080054ac <TIM_TimeBaseStructInit>:
* Return         : None
*******************************************************************************/
void TIM_TimeBaseStructInit(TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
  /* Set the default configuration */
  TIM_TimeBaseInitStruct->TIM_Period = 0xFFFF;
 80054ac:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80054b0:	8083      	strh	r3, [r0, #4]
  TIM_TimeBaseInitStruct->TIM_Prescaler = 0x0000;
 80054b2:	f04f 0300 	mov.w	r3, #0	; 0x0
 80054b6:	8003      	strh	r3, [r0, #0]
  TIM_TimeBaseInitStruct->TIM_ClockDivision = TIM_CKD_DIV1;
 80054b8:	80c3      	strh	r3, [r0, #6]
  TIM_TimeBaseInitStruct->TIM_CounterMode = TIM_CounterMode_Up;
 80054ba:	8043      	strh	r3, [r0, #2]
  TIM_TimeBaseInitStruct->TIM_RepetitionCounter = 0x0000;
 80054bc:	2300      	movs	r3, #0
 80054be:	7203      	strb	r3, [r0, #8]
}
 80054c0:	4770      	bx	lr
 80054c2:	46c0      	nop			(mov r8, r8)

080054c4 <TIM_OCStructInit>:
* Return         : None
*******************************************************************************/
void TIM_OCStructInit(TIM_OCInitTypeDef* TIM_OCInitStruct)
{
  /* Set the default configuration */
  TIM_OCInitStruct->TIM_OCMode = TIM_OCMode_Timing;
 80054c4:	f04f 0300 	mov.w	r3, #0	; 0x0
 80054c8:	8003      	strh	r3, [r0, #0]
  TIM_OCInitStruct->TIM_OutputState = TIM_OutputState_Disable;
 80054ca:	8043      	strh	r3, [r0, #2]
  TIM_OCInitStruct->TIM_OutputNState = TIM_OutputNState_Disable;
 80054cc:	8083      	strh	r3, [r0, #4]
  TIM_OCInitStruct->TIM_Pulse = 0x0000;
 80054ce:	80c3      	strh	r3, [r0, #6]
  TIM_OCInitStruct->TIM_OCPolarity = TIM_OCPolarity_High;
 80054d0:	8103      	strh	r3, [r0, #8]
  TIM_OCInitStruct->TIM_OCNPolarity = TIM_OCPolarity_High;
 80054d2:	8143      	strh	r3, [r0, #10]
  TIM_OCInitStruct->TIM_OCIdleState = TIM_OCIdleState_Reset;
 80054d4:	8183      	strh	r3, [r0, #12]
  TIM_OCInitStruct->TIM_OCNIdleState = TIM_OCNIdleState_Reset;
 80054d6:	81c3      	strh	r3, [r0, #14]
}
 80054d8:	4770      	bx	lr
 80054da:	46c0      	nop			(mov r8, r8)

080054dc <TIM_ICStructInit>:
* Return         : None
*******************************************************************************/
void TIM_ICStructInit(TIM_ICInitTypeDef* TIM_ICInitStruct)
{
  /* Set the default configuration */
  TIM_ICInitStruct->TIM_Channel = TIM_Channel_1;
 80054dc:	f04f 0300 	mov.w	r3, #0	; 0x0
 80054e0:	8003      	strh	r3, [r0, #0]
  TIM_ICInitStruct->TIM_ICPolarity = TIM_ICPolarity_Rising;
 80054e2:	8043      	strh	r3, [r0, #2]
  TIM_ICInitStruct->TIM_ICSelection = TIM_ICSelection_DirectTI;
 80054e4:	f04f 0301 	mov.w	r3, #1	; 0x1
 80054e8:	8083      	strh	r3, [r0, #4]
  TIM_ICInitStruct->TIM_ICPrescaler = TIM_ICPSC_DIV1;
 80054ea:	f04f 0300 	mov.w	r3, #0	; 0x0
 80054ee:	80c3      	strh	r3, [r0, #6]
  TIM_ICInitStruct->TIM_ICFilter = 0x00;
 80054f0:	8103      	strh	r3, [r0, #8]
}
 80054f2:	4770      	bx	lr

080054f4 <TIM_BDTRStructInit>:
* Return         : None
*******************************************************************************/
void TIM_BDTRStructInit(TIM_BDTRInitTypeDef* TIM_BDTRInitStruct)
{
  /* Set the default configuration */
  TIM_BDTRInitStruct->TIM_OSSRState = TIM_OSSRState_Disable;
 80054f4:	f04f 0300 	mov.w	r3, #0	; 0x0
 80054f8:	8003      	strh	r3, [r0, #0]
  TIM_BDTRInitStruct->TIM_OSSIState = TIM_OSSIState_Disable;
 80054fa:	8043      	strh	r3, [r0, #2]
  TIM_BDTRInitStruct->TIM_LOCKLevel = TIM_LOCKLevel_OFF;
 80054fc:	8083      	strh	r3, [r0, #4]
  TIM_BDTRInitStruct->TIM_DeadTime = 0x00;
 80054fe:	80c3      	strh	r3, [r0, #6]
  TIM_BDTRInitStruct->TIM_Break = TIM_Break_Disable;
 8005500:	8103      	strh	r3, [r0, #8]
  TIM_BDTRInitStruct->TIM_BreakPolarity = TIM_BreakPolarity_Low;
 8005502:	8143      	strh	r3, [r0, #10]
  TIM_BDTRInitStruct->TIM_AutomaticOutput = TIM_AutomaticOutput_Disable;
 8005504:	8183      	strh	r3, [r0, #12]
}
 8005506:	4770      	bx	lr

08005508 <TIM_Cmd>:
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8005508:	b121      	cbz	r1, 8005514 <TIM_Cmd+0xc>
  {
    /* Enable the TIM Counter */
    TIMx->CR1 |= CR1_CEN_Set;
 800550a:	8803      	ldrh	r3, [r0, #0]
 800550c:	b29b      	uxth	r3, r3
 800550e:	f043 0301 	orr.w	r3, r3, #1	; 0x1
 8005512:	e004      	b.n	800551e <TIM_Cmd+0x16>
  }
  else
  {
    /* Disable the TIM Counter */
    TIMx->CR1 &= CR1_CEN_Reset;
 8005514:	8803      	ldrh	r3, [r0, #0]
 8005516:	f023 0301 	bic.w	r3, r3, #1	; 0x1
 800551a:	059b      	lsls	r3, r3, #22
 800551c:	0d9b      	lsrs	r3, r3, #22
 800551e:	8003      	strh	r3, [r0, #0]
  }
}
 8005520:	4770      	bx	lr
 8005522:	46c0      	nop			(mov r8, r8)

08005524 <TIM_CtrlPWMOutputs>:
{
  /* Check the parameters */
  assert_param(IS_TIM_18_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8005524:	b129      	cbz	r1, 8005532 <TIM_CtrlPWMOutputs+0xe>
  {
    /* Enable the TIM Main Output */
    TIMx->BDTR |= BDTR_MOE_Set;
 8005526:	f8b0 3044 	ldrh.w	r3, [r0, #68]
 800552a:	b29b      	uxth	r3, r3
 800552c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005530:	e003      	b.n	800553a <TIM_CtrlPWMOutputs+0x16>
  }
  else
  {
    /* Disable the TIM Main Output */
    TIMx->BDTR &= BDTR_MOE_Reset;
 8005532:	f8b0 3044 	ldrh.w	r3, [r0, #68]
 8005536:	045b      	lsls	r3, r3, #17
 8005538:	0c5b      	lsrs	r3, r3, #17
 800553a:	f8a0 3044 	strh.w	r3, [r0, #68]
  }  
}
 800553e:	4770      	bx	lr

08005540 <TIM_ITConfig>:
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_IT(TIM_IT));
  assert_param(IS_TIM_PERIPH_IT((TIMx), (TIM_IT)));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8005540:	b122      	cbz	r2, 800554c <TIM_ITConfig+0xc>
  {
    /* Enable the Interrupt sources */
    TIMx->DIER |= TIM_IT;
 8005542:	8983      	ldrh	r3, [r0, #12]
 8005544:	b29b      	uxth	r3, r3
 8005546:	ea41 0303 	orr.w	r3, r1, r3
 800554a:	e003      	b.n	8005554 <TIM_ITConfig+0x14>
  }
  else
  {
    /* Disable the Interrupt sources */
    TIMx->DIER &= (u16)~TIM_IT;
 800554c:	8983      	ldrh	r3, [r0, #12]
 800554e:	b29b      	uxth	r3, r3
 8005550:	ea23 0301 	bic.w	r3, r3, r1
 8005554:	8183      	strh	r3, [r0, #12]
  }
}
 8005556:	4770      	bx	lr

08005558 <TIM_GenerateEvent>:
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_EVENT_SOURCE(TIM_EventSource));
  assert_param(IS_TIM_PERIPH_EVENT((TIMx), (TIM_EventSource)));

  /* Set the event sources */
  TIMx->EGR = TIM_EventSource;
 8005558:	8281      	strh	r1, [r0, #20]
}
 800555a:	4770      	bx	lr

0800555c <TIM_DMAConfig>:
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_DMA_BASE(TIM_DMABase));
  assert_param(IS_TIM_DMA_LENGTH(TIM_DMABurstLength));

  /* Set the DMA Base and the DMA Burst Length */
  TIMx->DCR = TIM_DMABase | TIM_DMABurstLength;
 800555c:	430a      	orrs	r2, r1
 800555e:	f8a0 2048 	strh.w	r2, [r0, #72]
}
 8005562:	4770      	bx	lr

08005564 <TIM_DMACmd>:
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_DMA_SOURCE(TIM_DMASource));
  assert_param(IS_TIM_PERIPH_DMA(TIMx, TIM_DMASource));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8005564:	b122      	cbz	r2, 8005570 <TIM_DMACmd+0xc>
  {
    /* Enable the DMA sources */
    TIMx->DIER |= TIM_DMASource; 
 8005566:	8983      	ldrh	r3, [r0, #12]
 8005568:	b29b      	uxth	r3, r3
 800556a:	ea41 0303 	orr.w	r3, r1, r3
 800556e:	e003      	b.n	8005578 <TIM_DMACmd+0x14>
  }
  else
  {
    /* Disable the DMA sources */
    TIMx->DIER &= (u16)~TIM_DMASource;
 8005570:	8983      	ldrh	r3, [r0, #12]
 8005572:	b29b      	uxth	r3, r3
 8005574:	ea23 0301 	bic.w	r3, r3, r1
 8005578:	8183      	strh	r3, [r0, #12]
  }
}
 800557a:	4770      	bx	lr

0800557c <TIM_InternalClockConfig>:
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));

  /* Disable slave mode to clock the prescaler directly with the internal clock */
  TIMx->SMCR &=  SMCR_SMS_Mask;
 800557c:	8903      	ldrh	r3, [r0, #8]
 800557e:	f023 0307 	bic.w	r3, r3, #7	; 0x7
 8005582:	041b      	lsls	r3, r3, #16
 8005584:	0c1b      	lsrs	r3, r3, #16
 8005586:	8103      	strh	r3, [r0, #8]
}
 8005588:	4770      	bx	lr
 800558a:	46c0      	nop			(mov r8, r8)

0800558c <TIM_ITRxExternalClockConfig>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_TRIGGER_SELECTION(TIM_InputTriggerSource));

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800558c:	8903      	ldrh	r3, [r0, #8]

  /* Reset the TS Bits */
  tmpsmcr &= SMCR_TS_Mask;
 800558e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005592:	041b      	lsls	r3, r3, #16
 8005594:	0c1b      	lsrs	r3, r3, #16

  /* Set the Input Trigger source */
  tmpsmcr |= TIM_InputTriggerSource;
 8005596:	4319      	orrs	r1, r3

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005598:	8101      	strh	r1, [r0, #8]

  /* Select the Internal Trigger */
  TIM_SelectInputTrigger(TIMx, TIM_InputTriggerSource);

  /* Select the External clock mode1 */
  TIMx->SMCR |= TIM_SlaveMode_External1;
 800559a:	8903      	ldrh	r3, [r0, #8]
 800559c:	b29b      	uxth	r3, r3
 800559e:	f043 0307 	orr.w	r3, r3, #7	; 0x7
 80055a2:	8103      	strh	r3, [r0, #8]
}
 80055a4:	4770      	bx	lr
 80055a6:	46c0      	nop			(mov r8, r8)

080055a8 <TIM_TIxExternalClockConfig>:
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_TIxExternalClockConfig(TIM_TypeDef* TIMx, u16 TIM_TIxExternalCLKSource,
                                u16 TIM_ICPolarity, u16 ICFilter)
{
 80055a8:	b510      	push	{r4, lr}
 80055aa:	460c      	mov	r4, r1
  assert_param(IS_TIM_TIXCLK_SOURCE(TIM_TIxExternalCLKSource));
  assert_param(IS_TIM_IC_POLARITY(TIM_ICPolarity));
  assert_param(IS_TIM_IC_FILTER(ICFilter));

  /* Configure the Timer Input Clock Source */
  if (TIM_TIxExternalCLKSource == TIM_TIxExternalCLK1Source_TI2)
 80055ac:	2c60      	cmp	r4, #96
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_TIxExternalClockConfig(TIM_TypeDef* TIMx, u16 TIM_TIxExternalCLKSource,
                                u16 TIM_ICPolarity, u16 ICFilter)
{
 80055ae:	4611      	mov	r1, r2
 80055b0:	469c      	mov	ip, r3
  assert_param(IS_TIM_TIXCLK_SOURCE(TIM_TIxExternalCLKSource));
  assert_param(IS_TIM_IC_POLARITY(TIM_ICPolarity));
  assert_param(IS_TIM_IC_FILTER(ICFilter));

  /* Configure the Timer Input Clock Source */
  if (TIM_TIxExternalCLKSource == TIM_TIxExternalCLK1Source_TI2)
 80055b2:	d11a      	bne.n	80055ea <TIM_TIxExternalClockConfig+0x42>
                       u16 TIM_ICFilter)
{
  u16 tmpccmr1 = 0, tmpccer = 0, tmp = 0;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= CCER_CC2E_Reset;
 80055b4:	8c03      	ldrh	r3, [r0, #32]
 80055b6:	f023 0310 	bic.w	r3, r3, #16	; 0x10
 80055ba:	041b      	lsls	r3, r3, #16
 80055bc:	0c1b      	lsrs	r3, r3, #16
 80055be:	8403      	strh	r3, [r0, #32]

  tmpccmr1 = TIMx->CCMR1;
 80055c0:	8b03      	ldrh	r3, [r0, #24]
  tmpccer = TIMx->CCER;
 80055c2:	8c02      	ldrh	r2, [r0, #32]
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
 80055c4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 80055c8:	f022 0230 	bic.w	r2, r2, #48	; 0x30
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
 80055cc:	051b      	lsls	r3, r3, #20
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 80055ce:	0412      	lsls	r2, r2, #16
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
 80055d0:	0d1b      	lsrs	r3, r3, #20
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 80055d2:	0c12      	lsrs	r2, r2, #16
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
 80055d4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 80055d8:	f042 0210 	orr.w	r2, r2, #16	; 0x10
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);
 80055dc:	ea43 330c 	orr.w	r3, r3, ip, lsl #12

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 80055e0:	ea42 1201 	orr.w	r2, r2, r1, lsl #4
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);
 80055e4:	b29b      	uxth	r3, r3

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 80055e6:	b292      	uxth	r2, r2
 80055e8:	e017      	b.n	800561a <TIM_TIxExternalClockConfig+0x72>
                       u16 TIM_ICFilter)
{
  u16 tmpccmr1 = 0, tmpccer = 0;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= CCER_CC1E_Reset;
 80055ea:	8c03      	ldrh	r3, [r0, #32]
 80055ec:	f023 0301 	bic.w	r3, r3, #1	; 0x1
 80055f0:	041b      	lsls	r3, r3, #16
 80055f2:	0c1b      	lsrs	r3, r3, #16
 80055f4:	8403      	strh	r3, [r0, #32]

  tmpccmr1 = TIMx->CCMR1;
 80055f6:	8b03      	ldrh	r3, [r0, #24]
  tmpccer = TIMx->CCER;
 80055f8:	8c02      	ldrh	r2, [r0, #32]

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 80055fa:	f023 03f3 	bic.w	r3, r3, #243	; 0xf3
 80055fe:	041b      	lsls	r3, r3, #16

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
  tmpccer |= TIM_ICPolarity | CCER_CC1E_Set;
 8005600:	f022 0203 	bic.w	r2, r2, #3	; 0x3
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 8005604:	0c1b      	lsrs	r3, r3, #16

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
  tmpccer |= TIM_ICPolarity | CCER_CC1E_Set;
 8005606:	0412      	lsls	r2, r2, #16
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 8005608:	f043 0301 	orr.w	r3, r3, #1	; 0x1

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
  tmpccer |= TIM_ICPolarity | CCER_CC1E_Set;
 800560c:	0c12      	lsrs	r2, r2, #16
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 800560e:	ea43 130c 	orr.w	r3, r3, ip, lsl #4

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
  tmpccer |= TIM_ICPolarity | CCER_CC1E_Set;
 8005612:	f042 0201 	orr.w	r2, r2, #1	; 0x1
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 8005616:	b29b      	uxth	r3, r3

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
  tmpccer |= TIM_ICPolarity | CCER_CC1E_Set;
 8005618:	430a      	orrs	r2, r1

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800561a:	8303      	strh	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 800561c:	8402      	strh	r2, [r0, #32]
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_TRIGGER_SELECTION(TIM_InputTriggerSource));

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800561e:	8903      	ldrh	r3, [r0, #8]

  /* Reset the TS Bits */
  tmpsmcr &= SMCR_TS_Mask;
 8005620:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005624:	041b      	lsls	r3, r3, #16
 8005626:	0c1b      	lsrs	r3, r3, #16

  /* Set the Input Trigger source */
  tmpsmcr |= TIM_InputTriggerSource;
 8005628:	ea44 0303 	orr.w	r3, r4, r3

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800562c:	8103      	strh	r3, [r0, #8]

  /* Select the Trigger source */
  TIM_SelectInputTrigger(TIMx, TIM_TIxExternalCLKSource);

  /* Select the External clock mode1 */
  TIMx->SMCR |= TIM_SlaveMode_External1;
 800562e:	8903      	ldrh	r3, [r0, #8]
 8005630:	b29b      	uxth	r3, r3
 8005632:	f043 0307 	orr.w	r3, r3, #7	; 0x7
 8005636:	8103      	strh	r3, [r0, #8]
}
 8005638:	bd10      	pop	{r4, pc}
 800563a:	46c0      	nop			(mov r8, r8)

0800563c <TIM_ETRClockMode1Config>:
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
  assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
  assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));

  tmpsmcr = TIMx->SMCR;
 800563c:	f8b0 c008 	ldrh.w	ip, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= SMCR_ETR_Mask;

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= TIM_ExtTRGPrescaler | TIM_ExtTRGPolarity | (u16)(ExtTRGFilter << 8);
 8005640:	fa5f fc8c 	uxtb.w	ip, ip
 8005644:	ea41 010c 	orr.w	r1, r1, ip
 8005648:	430a      	orrs	r2, r1
 800564a:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
 800564e:	b292      	uxth	r2, r2

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005650:	8102      	strh	r2, [r0, #8]

  /* Configure the ETR Clock source */
  TIM_ETRConfig(TIMx, TIM_ExtTRGPrescaler, TIM_ExtTRGPolarity, ExtTRGFilter);
  
  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005652:	8903      	ldrh	r3, [r0, #8]

  /* Reset the SMS Bits */
  tmpsmcr &= SMCR_SMS_Mask;
  /* Select the External clock mode1 */
  tmpsmcr |= TIM_SlaveMode_External1;
 8005654:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8005658:	041b      	lsls	r3, r3, #16
 800565a:	0c1b      	lsrs	r3, r3, #16

  /* Select the Trigger selection : ETRF */
  tmpsmcr &= SMCR_TS_Mask;
  tmpsmcr |= TIM_TS_ETRF;
 800565c:	f043 0377 	orr.w	r3, r3, #119	; 0x77

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005660:	8103      	strh	r3, [r0, #8]
}
 8005662:	4770      	bx	lr

08005664 <TIM_ETRClockMode2Config>:
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
  assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
  assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));

  tmpsmcr = TIMx->SMCR;
 8005664:	f8b0 c008 	ldrh.w	ip, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= SMCR_ETR_Mask;

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= TIM_ExtTRGPrescaler | TIM_ExtTRGPolarity | (u16)(ExtTRGFilter << 8);
 8005668:	fa5f fc8c 	uxtb.w	ip, ip
 800566c:	ea41 010c 	orr.w	r1, r1, ip
 8005670:	430a      	orrs	r2, r1
 8005672:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
 8005676:	b292      	uxth	r2, r2

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005678:	8102      	strh	r2, [r0, #8]

  /* Configure the ETR Clock source */
  TIM_ETRConfig(TIMx, TIM_ExtTRGPrescaler, TIM_ExtTRGPolarity, ExtTRGFilter);

  /* Enable the External clock mode2 */
  TIMx->SMCR |= SMCR_ECE_Set;
 800567a:	8903      	ldrh	r3, [r0, #8]
 800567c:	b29b      	uxth	r3, r3
 800567e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005682:	8103      	strh	r3, [r0, #8]
}
 8005684:	4770      	bx	lr
 8005686:	46c0      	nop			(mov r8, r8)

08005688 <TIM_ETRConfig>:
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
  assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
  assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));

  tmpsmcr = TIMx->SMCR;
 8005688:	f8b0 c008 	ldrh.w	ip, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= SMCR_ETR_Mask;

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= TIM_ExtTRGPrescaler | TIM_ExtTRGPolarity | (u16)(ExtTRGFilter << 8);
 800568c:	fa5f fc8c 	uxtb.w	ip, ip
 8005690:	ea41 010c 	orr.w	r1, r1, ip
 8005694:	430a      	orrs	r2, r1
 8005696:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
 800569a:	b292      	uxth	r2, r2

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800569c:	8102      	strh	r2, [r0, #8]
}
 800569e:	4770      	bx	lr

080056a0 <TIM_PrescalerConfig>:
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_PRESCALER_RELOAD(TIM_PSCReloadMode));

  /* Set the Prescaler value */
  TIMx->PSC = Prescaler;
 80056a0:	8501      	strh	r1, [r0, #40]

  /* Set or reset the UG Bit */
  TIMx->EGR = TIM_PSCReloadMode;
 80056a2:	8282      	strh	r2, [r0, #20]
}
 80056a4:	4770      	bx	lr
 80056a6:	46c0      	nop			(mov r8, r8)

080056a8 <TIM_CounterModeConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_COUNTER_MODE(TIM_CounterMode));

  tmpcr1 = TIMx->CR1;
 80056a8:	8803      	ldrh	r3, [r0, #0]

  /* Reset the CMS and DIR Bits */
  tmpcr1 &= CR1_CounterMode_Mask;
 80056aa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80056ae:	059b      	lsls	r3, r3, #22
 80056b0:	0d9b      	lsrs	r3, r3, #22

  /* Set the Counter Mode */
  tmpcr1 |= TIM_CounterMode;
 80056b2:	4319      	orrs	r1, r3

  /* Write to TIMx CR1 register */
  TIMx->CR1 = tmpcr1;
 80056b4:	8001      	strh	r1, [r0, #0]
}
 80056b6:	4770      	bx	lr

080056b8 <TIM_SelectInputTrigger>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_TRIGGER_SELECTION(TIM_InputTriggerSource));

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80056b8:	8903      	ldrh	r3, [r0, #8]

  /* Reset the TS Bits */
  tmpsmcr &= SMCR_TS_Mask;
 80056ba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80056be:	041b      	lsls	r3, r3, #16
 80056c0:	0c1b      	lsrs	r3, r3, #16

  /* Set the Input Trigger source */
  tmpsmcr |= TIM_InputTriggerSource;
 80056c2:	4319      	orrs	r1, r3

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80056c4:	8101      	strh	r1, [r0, #8]
}
 80056c6:	4770      	bx	lr

080056c8 <TIM_EncoderInterfaceConfig>:
  assert_param(IS_TIM_ENCODER_MODE(TIM_EncoderMode));
  assert_param(IS_TIM_IC_POLARITY(TIM_IC1Polarity));
  assert_param(IS_TIM_IC_POLARITY(TIM_IC2Polarity));

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80056c8:	f8b0 c008 	ldrh.w	ip, [r0, #8]
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_EncoderInterfaceConfig(TIM_TypeDef* TIMx, u16 TIM_EncoderMode,
                                u16 TIM_IC1Polarity, u16 TIM_IC2Polarity)
{
 80056cc:	b530      	push	{r4, r5, lr}

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 80056ce:	8b04      	ldrh	r4, [r0, #24]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80056d0:	8c05      	ldrh	r5, [r0, #32]
  /* Set the encoder Mode */
  tmpsmcr &= SMCR_SMS_Mask;
  tmpsmcr |= TIM_EncoderMode;

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_CC24S_Mask;
 80056d2:	f424 7440 	bic.w	r4, r4, #768	; 0x300
  tmpccmr1 |= CCMR_TI13Direct_Set | CCMR_TI24Direct_Set;

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= CCER_CC1P_Reset & CCER_CC2P_Reset;
  tmpccer |= (TIM_IC1Polarity | (u16)(TIM_IC2Polarity << 4));
 80056d6:	f025 0522 	bic.w	r5, r5, #34	; 0x22
  /* Set the encoder Mode */
  tmpsmcr &= SMCR_SMS_Mask;
  tmpsmcr |= TIM_EncoderMode;

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_CC24S_Mask;
 80056da:	f024 0403 	bic.w	r4, r4, #3	; 0x3
  tmpccmr1 |= CCMR_TI13Direct_Set | CCMR_TI24Direct_Set;

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= CCER_CC1P_Reset & CCER_CC2P_Reset;
  tmpccer |= (TIM_IC1Polarity | (u16)(TIM_IC2Polarity << 4));
 80056de:	042d      	lsls	r5, r5, #16

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Set the encoder Mode */
  tmpsmcr &= SMCR_SMS_Mask;
 80056e0:	f02c 0c07 	bic.w	ip, ip, #7	; 0x7
  tmpsmcr |= TIM_EncoderMode;

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_CC24S_Mask;
 80056e4:	0424      	lsls	r4, r4, #16
  tmpccmr1 |= CCMR_TI13Direct_Set | CCMR_TI24Direct_Set;

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= CCER_CC1P_Reset & CCER_CC2P_Reset;
  tmpccer |= (TIM_IC1Polarity | (u16)(TIM_IC2Polarity << 4));
 80056e6:	0c2d      	lsrs	r5, r5, #16

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Set the encoder Mode */
  tmpsmcr &= SMCR_SMS_Mask;
 80056e8:	ea4f 4c0c 	mov.w	ip, ip, lsl #16
  tmpsmcr |= TIM_EncoderMode;

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_CC24S_Mask;
 80056ec:	0c24      	lsrs	r4, r4, #16
  tmpccmr1 |= CCMR_TI13Direct_Set | CCMR_TI24Direct_Set;

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= CCER_CC1P_Reset & CCER_CC2P_Reset;
  tmpccer |= (TIM_IC1Polarity | (u16)(TIM_IC2Polarity << 4));
 80056ee:	432a      	orrs	r2, r5

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Set the encoder Mode */
  tmpsmcr &= SMCR_SMS_Mask;
 80056f0:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
  tmpsmcr |= TIM_EncoderMode;

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_CC24S_Mask;
  tmpccmr1 |= CCMR_TI13Direct_Set | CCMR_TI24Direct_Set;
 80056f4:	f444 7480 	orr.w	r4, r4, #256	; 0x100

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= CCER_CC1P_Reset & CCER_CC2P_Reset;
  tmpccer |= (TIM_IC1Polarity | (u16)(TIM_IC2Polarity << 4));
 80056f8:	ea42 1203 	orr.w	r2, r2, r3, lsl #4
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Set the encoder Mode */
  tmpsmcr &= SMCR_SMS_Mask;
  tmpsmcr |= TIM_EncoderMode;
 80056fc:	ea41 010c 	orr.w	r1, r1, ip

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_CC24S_Mask;
  tmpccmr1 |= CCMR_TI13Direct_Set | CCMR_TI24Direct_Set;
 8005700:	f044 0401 	orr.w	r4, r4, #1	; 0x1

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= CCER_CC1P_Reset & CCER_CC2P_Reset;
  tmpccer |= (TIM_IC1Polarity | (u16)(TIM_IC2Polarity << 4));
 8005704:	b292      	uxth	r2, r2

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005706:	8101      	strh	r1, [r0, #8]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmr1;
 8005708:	8304      	strh	r4, [r0, #24]

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800570a:	8402      	strh	r2, [r0, #32]
}
 800570c:	bd30      	pop	{r4, r5, pc}
 800570e:	46c0      	nop			(mov r8, r8)

08005710 <TIM_ForcedOC1Config>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));

  tmpccmr1 = TIMx->CCMR1;
 8005710:	8b03      	ldrh	r3, [r0, #24]

  /* Reset the OC1M Bits */
  tmpccmr1 &= CCMR_OC13M_Mask;
 8005712:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005716:	041b      	lsls	r3, r3, #16
 8005718:	0c1b      	lsrs	r3, r3, #16

  /* Configure The Forced output Mode */
  tmpccmr1 |= TIM_ForcedAction;
 800571a:	4319      	orrs	r1, r3

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 800571c:	8301      	strh	r1, [r0, #24]
}
 800571e:	4770      	bx	lr

08005720 <TIM_ForcedOC2Config>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));

  tmpccmr1 = TIMx->CCMR1;
 8005720:	8b03      	ldrh	r3, [r0, #24]

  /* Reset the OC2M Bits */
  tmpccmr1 &= CCMR_OC24M_Mask;
 8005722:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005726:	041b      	lsls	r3, r3, #16
 8005728:	0c1b      	lsrs	r3, r3, #16

  /* Configure The Forced output Mode */
  tmpccmr1 |= (u16)(TIM_ForcedAction << 8);
 800572a:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 800572e:	b29b      	uxth	r3, r3

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8005730:	8303      	strh	r3, [r0, #24]
}
 8005732:	4770      	bx	lr

08005734 <TIM_ForcedOC3Config>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));

  tmpccmr2 = TIMx->CCMR2;
 8005734:	8b83      	ldrh	r3, [r0, #28]

  /* Reset the OC1M Bits */
  tmpccmr2 &= CCMR_OC13M_Mask;
 8005736:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800573a:	041b      	lsls	r3, r3, #16
 800573c:	0c1b      	lsrs	r3, r3, #16

  /* Configure The Forced output Mode */
  tmpccmr2 |= TIM_ForcedAction;
 800573e:	4319      	orrs	r1, r3

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8005740:	8381      	strh	r1, [r0, #28]
}
 8005742:	4770      	bx	lr

08005744 <TIM_ForcedOC4Config>:
  u16 tmpccmr2 = 0;

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
  tmpccmr2 = TIMx->CCMR2;
 8005744:	8b83      	ldrh	r3, [r0, #28]

  /* Reset the OC2M Bits */
  tmpccmr2 &= CCMR_OC24M_Mask;
 8005746:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800574a:	041b      	lsls	r3, r3, #16
 800574c:	0c1b      	lsrs	r3, r3, #16

  /* Configure The Forced output Mode */
  tmpccmr2 |= (u16)(TIM_ForcedAction << 8);
 800574e:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8005752:	b29b      	uxth	r3, r3

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8005754:	8383      	strh	r3, [r0, #28]
}
 8005756:	4770      	bx	lr

08005758 <TIM_ARRPreloadConfig>:
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8005758:	b121      	cbz	r1, 8005764 <TIM_ARRPreloadConfig+0xc>
  {
    /* Set the ARR Preload Bit */
    TIMx->CR1 |= CR1_ARPE_Set;
 800575a:	8803      	ldrh	r3, [r0, #0]
 800575c:	b29b      	uxth	r3, r3
 800575e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005762:	e004      	b.n	800576e <TIM_ARRPreloadConfig+0x16>
  }
  else
  {
    /* Reset the ARR Preload Bit */
    TIMx->CR1 &= CR1_ARPE_Reset;
 8005764:	8803      	ldrh	r3, [r0, #0]
 8005766:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800576a:	059b      	lsls	r3, r3, #22
 800576c:	0d9b      	lsrs	r3, r3, #22
 800576e:	8003      	strh	r3, [r0, #0]
  }
}
 8005770:	4770      	bx	lr
 8005772:	46c0      	nop			(mov r8, r8)

08005774 <TIM_SelectCOM>:
{
  /* Check the parameters */
  assert_param(IS_TIM_18_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8005774:	b121      	cbz	r1, 8005780 <TIM_SelectCOM+0xc>
  {
    /* Set the COM Bit */
    TIMx->CR2 |= CR2_CCUS_Set;
 8005776:	8883      	ldrh	r3, [r0, #4]
 8005778:	b29b      	uxth	r3, r3
 800577a:	f043 0304 	orr.w	r3, r3, #4	; 0x4
 800577e:	e004      	b.n	800578a <TIM_SelectCOM+0x16>
  }
  else
  {
    /* Reset the COM Bit */
    TIMx->CR2 &= CR2_CCUS_Reset;
 8005780:	8883      	ldrh	r3, [r0, #4]
 8005782:	f023 0304 	bic.w	r3, r3, #4	; 0x4
 8005786:	041b      	lsls	r3, r3, #16
 8005788:	0c1b      	lsrs	r3, r3, #16
 800578a:	8083      	strh	r3, [r0, #4]
  }
}
 800578c:	4770      	bx	lr
 800578e:	46c0      	nop			(mov r8, r8)

08005790 <TIM_SelectCCDMA>:
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8005790:	b121      	cbz	r1, 800579c <TIM_SelectCCDMA+0xc>
  {
    /* Set the CCDS Bit */
    TIMx->CR2 |= CR2_CCDS_Set;
 8005792:	8883      	ldrh	r3, [r0, #4]
 8005794:	b29b      	uxth	r3, r3
 8005796:	f043 0308 	orr.w	r3, r3, #8	; 0x8
 800579a:	e004      	b.n	80057a6 <TIM_SelectCCDMA+0x16>
  }
  else
  {
    /* Reset the CCDS Bit */
    TIMx->CR2 &= CR2_CCDS_Reset;
 800579c:	8883      	ldrh	r3, [r0, #4]
 800579e:	f023 0308 	bic.w	r3, r3, #8	; 0x8
 80057a2:	041b      	lsls	r3, r3, #16
 80057a4:	0c1b      	lsrs	r3, r3, #16
 80057a6:	8083      	strh	r3, [r0, #4]
  }
}
 80057a8:	4770      	bx	lr
 80057aa:	46c0      	nop			(mov r8, r8)

080057ac <TIM_CCPreloadControl>:
{ 
  /* Check the parameters */
  assert_param(IS_TIM_18_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80057ac:	b121      	cbz	r1, 80057b8 <TIM_CCPreloadControl+0xc>
  {
    /* Set the CCPC Bit */
    TIMx->CR2 |= CR2_CCPC_Set;
 80057ae:	8883      	ldrh	r3, [r0, #4]
 80057b0:	b29b      	uxth	r3, r3
 80057b2:	f043 0301 	orr.w	r3, r3, #1	; 0x1
 80057b6:	e004      	b.n	80057c2 <TIM_CCPreloadControl+0x16>
  }
  else
  {
    /* Reset the CCPC Bit */
    TIMx->CR2 &= CR2_CCPC_Reset;
 80057b8:	8883      	ldrh	r3, [r0, #4]
 80057ba:	f023 0301 	bic.w	r3, r3, #1	; 0x1
 80057be:	041b      	lsls	r3, r3, #16
 80057c0:	0c1b      	lsrs	r3, r3, #16
 80057c2:	8083      	strh	r3, [r0, #4]
  }
}
 80057c4:	4770      	bx	lr
 80057c6:	46c0      	nop			(mov r8, r8)

080057c8 <TIM_OC1PreloadConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr1 = TIMx->CCMR1;
 80057c8:	8b03      	ldrh	r3, [r0, #24]

  /* Reset the OC1PE Bit */
  tmpccmr1 &= CCMR_OC13PE_Reset;
 80057ca:	f023 0308 	bic.w	r3, r3, #8	; 0x8
 80057ce:	041b      	lsls	r3, r3, #16
 80057d0:	0c1b      	lsrs	r3, r3, #16

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr1 |= TIM_OCPreload;
 80057d2:	4319      	orrs	r1, r3

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 80057d4:	8301      	strh	r1, [r0, #24]
}
 80057d6:	4770      	bx	lr

080057d8 <TIM_OC2PreloadConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr1 = TIMx->CCMR1;
 80057d8:	8b03      	ldrh	r3, [r0, #24]

  /* Reset the OC2PE Bit */
  tmpccmr1 &= CCMR_OC24PE_Reset;
 80057da:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80057de:	041b      	lsls	r3, r3, #16
 80057e0:	0c1b      	lsrs	r3, r3, #16

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr1 |= (u16)(TIM_OCPreload << 8);
 80057e2:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80057e6:	b29b      	uxth	r3, r3

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 80057e8:	8303      	strh	r3, [r0, #24]
}
 80057ea:	4770      	bx	lr

080057ec <TIM_OC3PreloadConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr2 = TIMx->CCMR2;
 80057ec:	8b83      	ldrh	r3, [r0, #28]

  /* Reset the OC3PE Bit */
  tmpccmr2 &= CCMR_OC13PE_Reset;
 80057ee:	f023 0308 	bic.w	r3, r3, #8	; 0x8
 80057f2:	041b      	lsls	r3, r3, #16
 80057f4:	0c1b      	lsrs	r3, r3, #16

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr2 |= TIM_OCPreload;
 80057f6:	4319      	orrs	r1, r3

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 80057f8:	8381      	strh	r1, [r0, #28]
}
 80057fa:	4770      	bx	lr

080057fc <TIM_OC4PreloadConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr2 = TIMx->CCMR2;
 80057fc:	8b83      	ldrh	r3, [r0, #28]

  /* Reset the OC4PE Bit */
  tmpccmr2 &= CCMR_OC24PE_Reset;
 80057fe:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005802:	041b      	lsls	r3, r3, #16
 8005804:	0c1b      	lsrs	r3, r3, #16

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr2 |= (u16)(TIM_OCPreload << 8);
 8005806:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 800580a:	b29b      	uxth	r3, r3

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 800580c:	8383      	strh	r3, [r0, #28]
}
 800580e:	4770      	bx	lr

08005810 <TIM_OC1FastConfig>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 8005810:	8b03      	ldrh	r3, [r0, #24]

  /* Reset the OC1FE Bit */
  tmpccmr1 &= CCMR_OC13FE_Reset;
 8005812:	f023 0304 	bic.w	r3, r3, #4	; 0x4
 8005816:	041b      	lsls	r3, r3, #16
 8005818:	0c1b      	lsrs	r3, r3, #16

  /* Enable or Disable the Output Compare Fast Bit */
  tmpccmr1 |= TIM_OCFast;
 800581a:	4319      	orrs	r1, r3

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmr1;
 800581c:	8301      	strh	r1, [r0, #24]
}
 800581e:	4770      	bx	lr

08005820 <TIM_OC2FastConfig>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 8005820:	8b03      	ldrh	r3, [r0, #24]

  /* Reset the OC2FE Bit */
  tmpccmr1 &= CCMR_OC24FE_Reset;
 8005822:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005826:	041b      	lsls	r3, r3, #16
 8005828:	0c1b      	lsrs	r3, r3, #16

  /* Enable or Disable the Output Compare Fast Bit */
  tmpccmr1 |= (u16)(TIM_OCFast << 8);
 800582a:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 800582e:	b29b      	uxth	r3, r3

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmr1;
 8005830:	8303      	strh	r3, [r0, #24]
}
 8005832:	4770      	bx	lr

08005834 <TIM_OC3FastConfig>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = TIMx->CCMR2;
 8005834:	8b83      	ldrh	r3, [r0, #28]

  /* Reset the OC3FE Bit */
  tmpccmr2 &= CCMR_OC13FE_Reset;
 8005836:	f023 0304 	bic.w	r3, r3, #4	; 0x4
 800583a:	041b      	lsls	r3, r3, #16
 800583c:	0c1b      	lsrs	r3, r3, #16

  /* Enable or Disable the Output Compare Fast Bit */
  tmpccmr2 |= TIM_OCFast;
 800583e:	4319      	orrs	r1, r3

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmr2;
 8005840:	8381      	strh	r1, [r0, #28]
}
 8005842:	4770      	bx	lr

08005844 <TIM_OC4FastConfig>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = TIMx->CCMR2;
 8005844:	8b83      	ldrh	r3, [r0, #28]

  /* Reset the OC4FE Bit */
  tmpccmr2 &= CCMR_OC24FE_Reset;
 8005846:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800584a:	041b      	lsls	r3, r3, #16
 800584c:	0c1b      	lsrs	r3, r3, #16

  /* Enable or Disable the Output Compare Fast Bit */
  tmpccmr2 |= (u16)(TIM_OCFast << 8);
 800584e:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8005852:	b29b      	uxth	r3, r3

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmr2;
 8005854:	8383      	strh	r3, [r0, #28]
}
 8005856:	4770      	bx	lr

08005858 <TIM_ClearOC1Ref>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));

  tmpccmr1 = TIMx->CCMR1;
 8005858:	8b03      	ldrh	r3, [r0, #24]

  /* Reset the OC1CE Bit */
  tmpccmr1 &= CCMR_OC13CE_Reset;
 800585a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800585e:	041b      	lsls	r3, r3, #16
 8005860:	0c1b      	lsrs	r3, r3, #16

  /* Enable or Disable the Output Compare Clear Bit */
  tmpccmr1 |= TIM_OCClear;
 8005862:	4319      	orrs	r1, r3

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8005864:	8301      	strh	r1, [r0, #24]
}
 8005866:	4770      	bx	lr

08005868 <TIM_ClearOC2Ref>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));

  tmpccmr1 = TIMx->CCMR1;
 8005868:	8b03      	ldrh	r3, [r0, #24]

  /* Reset the OC2CE Bit */
  tmpccmr1 &= CCMR_OC24CE_Reset;
 800586a:	045b      	lsls	r3, r3, #17
 800586c:	0c5b      	lsrs	r3, r3, #17

  /* Enable or Disable the Output Compare Clear Bit */
  tmpccmr1 |= (u16)(TIM_OCClear << 8);
 800586e:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8005872:	b29b      	uxth	r3, r3

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8005874:	8303      	strh	r3, [r0, #24]
}
 8005876:	4770      	bx	lr

08005878 <TIM_ClearOC3Ref>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));

  tmpccmr2 = TIMx->CCMR2;
 8005878:	8b83      	ldrh	r3, [r0, #28]

  /* Reset the OC3CE Bit */
  tmpccmr2 &= CCMR_OC13CE_Reset;
 800587a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800587e:	041b      	lsls	r3, r3, #16
 8005880:	0c1b      	lsrs	r3, r3, #16

  /* Enable or Disable the Output Compare Clear Bit */
  tmpccmr2 |= TIM_OCClear;
 8005882:	4319      	orrs	r1, r3

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8005884:	8381      	strh	r1, [r0, #28]
}
 8005886:	4770      	bx	lr

08005888 <TIM_ClearOC4Ref>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));

  tmpccmr2 = TIMx->CCMR2;
 8005888:	8b83      	ldrh	r3, [r0, #28]

  /* Reset the OC4CE Bit */
  tmpccmr2 &= CCMR_OC24CE_Reset;
 800588a:	045b      	lsls	r3, r3, #17
 800588c:	0c5b      	lsrs	r3, r3, #17

  /* Enable or Disable the Output Compare Clear Bit */
  tmpccmr2 |= (u16)(TIM_OCClear << 8);
 800588e:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8005892:	b29b      	uxth	r3, r3

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8005894:	8383      	strh	r3, [r0, #28]
}
 8005896:	4770      	bx	lr

08005898 <TIM_OC1PolarityConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));

  tmpccer = TIMx->CCER;
 8005898:	8c03      	ldrh	r3, [r0, #32]

  /* Set or Reset the CC1P Bit */
  tmpccer &= CCER_CC1P_Reset;
 800589a:	f023 0302 	bic.w	r3, r3, #2	; 0x2
 800589e:	041b      	lsls	r3, r3, #16
 80058a0:	0c1b      	lsrs	r3, r3, #16
  tmpccer |= TIM_OCPolarity;
 80058a2:	4319      	orrs	r1, r3

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 80058a4:	8401      	strh	r1, [r0, #32]
}
 80058a6:	4770      	bx	lr

080058a8 <TIM_OC1NPolarityConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_18_PERIPH(TIMx));
  assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity));
   
  tmpccer = TIMx->CCER;
 80058a8:	8c03      	ldrh	r3, [r0, #32]

  /* Set or Reset the CC1NP Bit */
  tmpccer &= CCER_CC1NP_Reset;
 80058aa:	f023 0308 	bic.w	r3, r3, #8	; 0x8
 80058ae:	041b      	lsls	r3, r3, #16
 80058b0:	0c1b      	lsrs	r3, r3, #16
  tmpccer |= TIM_OCNPolarity;
 80058b2:	4319      	orrs	r1, r3

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 80058b4:	8401      	strh	r1, [r0, #32]
}
 80058b6:	4770      	bx	lr

080058b8 <TIM_OC2PolarityConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));

  tmpccer = TIMx->CCER;
 80058b8:	8c03      	ldrh	r3, [r0, #32]

  /* Set or Reset the CC2P Bit */
  tmpccer &= CCER_CC2P_Reset;
 80058ba:	f023 0320 	bic.w	r3, r3, #32	; 0x20
 80058be:	041b      	lsls	r3, r3, #16
 80058c0:	0c1b      	lsrs	r3, r3, #16
  tmpccer |= (u16)(TIM_OCPolarity << 4);
 80058c2:	ea43 1301 	orr.w	r3, r3, r1, lsl #4
 80058c6:	b29b      	uxth	r3, r3

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 80058c8:	8403      	strh	r3, [r0, #32]
}
 80058ca:	4770      	bx	lr

080058cc <TIM_OC2NPolarityConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_18_PERIPH(TIMx));
  assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity));
  
  tmpccer = TIMx->CCER;
 80058cc:	8c03      	ldrh	r3, [r0, #32]

  /* Set or Reset the CC2NP Bit */
  tmpccer &= CCER_CC2NP_Reset;
 80058ce:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80058d2:	041b      	lsls	r3, r3, #16
 80058d4:	0c1b      	lsrs	r3, r3, #16
  tmpccer |= (u16)(TIM_OCNPolarity << 4);
 80058d6:	ea43 1301 	orr.w	r3, r3, r1, lsl #4
 80058da:	b29b      	uxth	r3, r3

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 80058dc:	8403      	strh	r3, [r0, #32]
}
 80058de:	4770      	bx	lr

080058e0 <TIM_OC3PolarityConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));

  tmpccer = TIMx->CCER;
 80058e0:	8c03      	ldrh	r3, [r0, #32]

  /* Set or Reset the CC3P Bit */
  tmpccer &= CCER_CC3P_Reset;
 80058e2:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80058e6:	041b      	lsls	r3, r3, #16
 80058e8:	0c1b      	lsrs	r3, r3, #16
  tmpccer |= (u16)(TIM_OCPolarity << 8);
 80058ea:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80058ee:	b29b      	uxth	r3, r3

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 80058f0:	8403      	strh	r3, [r0, #32]
}
 80058f2:	4770      	bx	lr

080058f4 <TIM_OC3NPolarityConfig>:
 
  /* Check the parameters */
  assert_param(IS_TIM_18_PERIPH(TIMx));
  assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity));
    
  tmpccer = TIMx->CCER;
 80058f4:	8c03      	ldrh	r3, [r0, #32]

  /* Set or Reset the CC3NP Bit */
  tmpccer &= CCER_CC3NP_Reset;
 80058f6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80058fa:	041b      	lsls	r3, r3, #16
 80058fc:	0c1b      	lsrs	r3, r3, #16
  tmpccer |= (u16)(TIM_OCNPolarity << 8);
 80058fe:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8005902:	b29b      	uxth	r3, r3

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 8005904:	8403      	strh	r3, [r0, #32]
}
 8005906:	4770      	bx	lr

08005908 <TIM_OC4PolarityConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));

  tmpccer = TIMx->CCER;
 8005908:	8c03      	ldrh	r3, [r0, #32]

  /* Set or Reset the CC4P Bit */
  tmpccer &= CCER_CC4P_Reset;
 800590a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800590e:	041b      	lsls	r3, r3, #16
 8005910:	0c1b      	lsrs	r3, r3, #16
  tmpccer |= (u16)(TIM_OCPolarity << 12);
 8005912:	ea43 3301 	orr.w	r3, r3, r1, lsl #12
 8005916:	b29b      	uxth	r3, r3

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 8005918:	8403      	strh	r3, [r0, #32]
}
 800591a:	4770      	bx	lr

0800591c <TIM_CCxCmd>:
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_CCX(TIM_CCx));

  /* Reset the CCxE Bit */
  TIMx->CCER &= (u16)(~((u16)(CCER_CCE_Set << TIM_Channel)));
 800591c:	2301      	movs	r3, #1
 800591e:	408b      	lsls	r3, r1

  /* Set or reset the CCxE Bit */ 
  TIMx->CCER |=  (u16)(TIM_CCx << TIM_Channel);
 8005920:	408a      	lsls	r2, r1
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_CCX(TIM_CCx));

  /* Reset the CCxE Bit */
  TIMx->CCER &= (u16)(~((u16)(CCER_CCE_Set << TIM_Channel)));
 8005922:	f8b0 c020 	ldrh.w	ip, [r0, #32]
 8005926:	fa1f fc8c 	uxth.w	ip, ip
 800592a:	ea2c 0c03 	bic.w	ip, ip, r3
 800592e:	f8a0 c020 	strh.w	ip, [r0, #32]

  /* Set or reset the CCxE Bit */ 
  TIMx->CCER |=  (u16)(TIM_CCx << TIM_Channel);
 8005932:	8c03      	ldrh	r3, [r0, #32]
 8005934:	431a      	orrs	r2, r3
 8005936:	b292      	uxth	r2, r2
 8005938:	8402      	strh	r2, [r0, #32]
}
 800593a:	4770      	bx	lr

0800593c <TIM_CCxNCmd>:
  assert_param(IS_TIM_18_PERIPH(TIMx));
  assert_param(IS_TIM_COMPLEMENTARY_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_CCXN(TIM_CCxN));

  /* Reset the CCxNE Bit */
  TIMx->CCER &= (u16)(~((u16)(CCER_CCNE_Set << TIM_Channel)));
 800593c:	2304      	movs	r3, #4
 800593e:	408b      	lsls	r3, r1

  /* Set or reset the CCxNE Bit */ 
  TIMx->CCER |=  (u16)(TIM_CCxN << TIM_Channel);
 8005940:	408a      	lsls	r2, r1
  assert_param(IS_TIM_18_PERIPH(TIMx));
  assert_param(IS_TIM_COMPLEMENTARY_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_CCXN(TIM_CCxN));

  /* Reset the CCxNE Bit */
  TIMx->CCER &= (u16)(~((u16)(CCER_CCNE_Set << TIM_Channel)));
 8005942:	f8b0 c020 	ldrh.w	ip, [r0, #32]
 8005946:	fa1f fc8c 	uxth.w	ip, ip
 800594a:	ea2c 0c03 	bic.w	ip, ip, r3
 800594e:	f8a0 c020 	strh.w	ip, [r0, #32]

  /* Set or reset the CCxNE Bit */ 
  TIMx->CCER |=  (u16)(TIM_CCxN << TIM_Channel);
 8005952:	8c03      	ldrh	r3, [r0, #32]
 8005954:	431a      	orrs	r2, r3
 8005956:	b292      	uxth	r2, r2
 8005958:	8402      	strh	r2, [r0, #32]
}
 800595a:	4770      	bx	lr

0800595c <TIM_SelectOCxM>:
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_OCM(TIM_OCMode));
  
  /* Disable the Channel: Reset the CCxE Bit */
  TIMx->CCER &= (u16)(~((u16)(CCER_CCE_Set << TIM_Channel)));
 800595c:	2301      	movs	r3, #1
 800595e:	408b      	lsls	r3, r1
*                       - TIM_ForcedAction_InActive
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_SelectOCxM(TIM_TypeDef* TIMx, u16 TIM_Channel, u16 TIM_OCMode)
{
 8005960:	4694      	mov	ip, r2
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_OCM(TIM_OCMode));
  
  /* Disable the Channel: Reset the CCxE Bit */
  TIMx->CCER &= (u16)(~((u16)(CCER_CCE_Set << TIM_Channel)));
 8005962:	8c02      	ldrh	r2, [r0, #32]
*                       - TIM_ForcedAction_InActive
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_SelectOCxM(TIM_TypeDef* TIMx, u16 TIM_Channel, u16 TIM_OCMode)
{
 8005964:	b082      	sub	sp, #8
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_OCM(TIM_OCMode));
  
  /* Disable the Channel: Reset the CCxE Bit */
  TIMx->CCER &= (u16)(~((u16)(CCER_CCE_Set << TIM_Channel)));
 8005966:	b292      	uxth	r2, r2
 8005968:	ea22 0203 	bic.w	r2, r2, r3

  if((TIM_Channel == TIM_Channel_1) ||(TIM_Channel == TIM_Channel_3))
 800596c:	2908      	cmp	r1, #8
 800596e:	bf14      	ite	ne
 8005970:	2300      	movne	r3, #0
 8005972:	2301      	moveq	r3, #1
 8005974:	2900      	cmp	r1, #0
 8005976:	bf08      	it	eq
 8005978:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
*                       - TIM_ForcedAction_InActive
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_SelectOCxM(TIM_TypeDef* TIMx, u16 TIM_Channel, u16 TIM_OCMode)
{
 800597c:	9001      	str	r0, [sp, #4]
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_OCM(TIM_OCMode));
  
  /* Disable the Channel: Reset the CCxE Bit */
  TIMx->CCER &= (u16)(~((u16)(CCER_CCE_Set << TIM_Channel)));
 800597e:	8402      	strh	r2, [r0, #32]

  if((TIM_Channel == TIM_Channel_1) ||(TIM_Channel == TIM_Channel_3))
 8005980:	b16b      	cbz	r3, 800599e <TIM_SelectOCxM+0x42>
  {
    /* Reset the OCxM bits in the CCMRx register */
    *((vu32 *)((*(u32*)&TIMx) + CCMR_Offset + (TIM_Channel>>1))) &= CCMR_OC13M_Mask;
 8005982:	f110 0218 	adds.w	r2, r0, #24	; 0x18
 8005986:	0849      	lsrs	r1, r1, #1
 8005988:	5850      	ldr	r0, [r2, r1]
 800598a:	f64f 738f 	movw	r3, #65423	; 0xff8f
 800598e:	ea00 0303 	and.w	r3, r0, r3
 8005992:	5053      	str	r3, [r2, r1]
   
    /* Configure the OCxM bits in the CCMRx register */
    *((vu32 *)((*(u32*)&TIMx) + CCMR_Offset + (TIM_Channel>>1))) |= TIM_OCMode;
 8005994:	5853      	ldr	r3, [r2, r1]
 8005996:	ea43 030c 	orr.w	r3, r3, ip
 800599a:	5053      	str	r3, [r2, r1]
 800599c:	e010      	b.n	80059c0 <TIM_SelectOCxM+0x64>

  }
  else
  {
    /* Reset the OCxM bits in the CCMRx register */
    *((vu32 *)((*(u32*)&TIMx) + CCMR_Offset + ((u16)(TIM_Channel - 4)>> 1))) &= CCMR_OC24M_Mask;
 800599e:	9801      	ldr	r0, [sp, #4]
 80059a0:	1f0a      	subs	r2, r1, #4
 80059a2:	b292      	uxth	r2, r2
 80059a4:	3018      	adds	r0, #24
 80059a6:	0852      	lsrs	r2, r2, #1
 80059a8:	5881      	ldr	r1, [r0, r2]
 80059aa:	f648 73ff 	movw	r3, #36863	; 0x8fff
 80059ae:	ea01 0303 	and.w	r3, r1, r3
 80059b2:	5083      	str	r3, [r0, r2]
    
    /* Configure the OCxM bits in the CCMRx register */
    *((vu32 *)((*(u32*)&TIMx) + CCMR_Offset + ((u16)(TIM_Channel - 4)>> 1))) |= (u16)(TIM_OCMode << 8);
 80059b4:	5881      	ldr	r1, [r0, r2]
 80059b6:	ea4f 230c 	mov.w	r3, ip, lsl #8
 80059ba:	b29b      	uxth	r3, r3
 80059bc:	4319      	orrs	r1, r3
 80059be:	5081      	str	r1, [r0, r2]
  }
}
 80059c0:	b002      	add	sp, #8
 80059c2:	4770      	bx	lr

080059c4 <TIM_UpdateDisableConfig>:
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80059c4:	b121      	cbz	r1, 80059d0 <TIM_UpdateDisableConfig+0xc>
  {
    /* Set the Update Disable Bit */
    TIMx->CR1 |= CR1_UDIS_Set;
 80059c6:	8803      	ldrh	r3, [r0, #0]
 80059c8:	b29b      	uxth	r3, r3
 80059ca:	f043 0302 	orr.w	r3, r3, #2	; 0x2
 80059ce:	e004      	b.n	80059da <TIM_UpdateDisableConfig+0x16>
  }
  else
  {
    /* Reset the Update Disable Bit */
    TIMx->CR1 &= CR1_UDIS_Reset;
 80059d0:	8803      	ldrh	r3, [r0, #0]
 80059d2:	f023 0302 	bic.w	r3, r3, #2	; 0x2
 80059d6:	059b      	lsls	r3, r3, #22
 80059d8:	0d9b      	lsrs	r3, r3, #22
 80059da:	8003      	strh	r3, [r0, #0]
  }
}
 80059dc:	4770      	bx	lr
 80059de:	46c0      	nop			(mov r8, r8)

080059e0 <TIM_UpdateRequestConfig>:
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_UPDATE_SOURCE(TIM_UpdateSource));

  if (TIM_UpdateSource != TIM_UpdateSource_Global)
 80059e0:	b121      	cbz	r1, 80059ec <TIM_UpdateRequestConfig+0xc>
  {
    /* Set the URS Bit */
    TIMx->CR1 |= CR1_URS_Set;
 80059e2:	8803      	ldrh	r3, [r0, #0]
 80059e4:	b29b      	uxth	r3, r3
 80059e6:	f043 0304 	orr.w	r3, r3, #4	; 0x4
 80059ea:	e004      	b.n	80059f6 <TIM_UpdateRequestConfig+0x16>
  }
  else
  {
    /* Reset the URS Bit */
    TIMx->CR1 &= CR1_URS_Reset;
 80059ec:	8803      	ldrh	r3, [r0, #0]
 80059ee:	f023 0304 	bic.w	r3, r3, #4	; 0x4
 80059f2:	059b      	lsls	r3, r3, #22
 80059f4:	0d9b      	lsrs	r3, r3, #22
 80059f6:	8003      	strh	r3, [r0, #0]
  }
}
 80059f8:	4770      	bx	lr
 80059fa:	46c0      	nop			(mov r8, r8)

080059fc <TIM_SelectHallSensor>:
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80059fc:	b121      	cbz	r1, 8005a08 <TIM_SelectHallSensor+0xc>
  {
    /* Set the TI1S Bit */
    TIMx->CR2 |= CR2_TI1S_Set;
 80059fe:	8883      	ldrh	r3, [r0, #4]
 8005a00:	b29b      	uxth	r3, r3
 8005a02:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005a06:	e004      	b.n	8005a12 <TIM_SelectHallSensor+0x16>
  }
  else
  {
    /* Reset the TI1S Bit */
    TIMx->CR2 &= CR2_TI1S_Reset;
 8005a08:	8883      	ldrh	r3, [r0, #4]
 8005a0a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005a0e:	041b      	lsls	r3, r3, #16
 8005a10:	0c1b      	lsrs	r3, r3, #16
 8005a12:	8083      	strh	r3, [r0, #4]
  }
}
 8005a14:	4770      	bx	lr
 8005a16:	46c0      	nop			(mov r8, r8)

08005a18 <TIM_SelectOnePulseMode>:
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_OPM_MODE(TIM_OPMode));

  /* Reset the OPM Bit */
  TIMx->CR1 &= CR1_OPM_Reset;
 8005a18:	8803      	ldrh	r3, [r0, #0]
 8005a1a:	f023 0308 	bic.w	r3, r3, #8	; 0x8
 8005a1e:	059b      	lsls	r3, r3, #22
 8005a20:	0d9b      	lsrs	r3, r3, #22
 8005a22:	8003      	strh	r3, [r0, #0]

  /* Configure the OPM Mode */
  TIMx->CR1 |= TIM_OPMode;
 8005a24:	8803      	ldrh	r3, [r0, #0]
 8005a26:	b29b      	uxth	r3, r3
 8005a28:	4319      	orrs	r1, r3
 8005a2a:	8001      	strh	r1, [r0, #0]
}
 8005a2c:	4770      	bx	lr
 8005a2e:	46c0      	nop			(mov r8, r8)

08005a30 <TIM_SelectOutputTrigger>:
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_TRGO_SOURCE(TIM_TRGOSource));
  assert_param(IS_TIM_PERIPH_TRGO(TIMx, TIM_TRGOSource));

  /* Reset the MMS Bits */
  TIMx->CR2 &= CR2_MMS_Mask;
 8005a30:	8883      	ldrh	r3, [r0, #4]
 8005a32:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005a36:	041b      	lsls	r3, r3, #16
 8005a38:	0c1b      	lsrs	r3, r3, #16
 8005a3a:	8083      	strh	r3, [r0, #4]

  /* Select the TRGO source */
  TIMx->CR2 |=  TIM_TRGOSource;
 8005a3c:	8883      	ldrh	r3, [r0, #4]
 8005a3e:	b29b      	uxth	r3, r3
 8005a40:	4319      	orrs	r1, r3
 8005a42:	8081      	strh	r1, [r0, #4]
}
 8005a44:	4770      	bx	lr
 8005a46:	46c0      	nop			(mov r8, r8)

08005a48 <TIM_SelectSlaveMode>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_SLAVE_MODE(TIM_SlaveMode));

  /* Reset the SMS Bits */
  TIMx->SMCR &= SMCR_SMS_Mask;
 8005a48:	8903      	ldrh	r3, [r0, #8]
 8005a4a:	f023 0307 	bic.w	r3, r3, #7	; 0x7
 8005a4e:	041b      	lsls	r3, r3, #16
 8005a50:	0c1b      	lsrs	r3, r3, #16
 8005a52:	8103      	strh	r3, [r0, #8]

  /* Select the Slave Mode */
  TIMx->SMCR |= TIM_SlaveMode;
 8005a54:	8903      	ldrh	r3, [r0, #8]
 8005a56:	b29b      	uxth	r3, r3
 8005a58:	4319      	orrs	r1, r3
 8005a5a:	8101      	strh	r1, [r0, #8]
}
 8005a5c:	4770      	bx	lr
 8005a5e:	46c0      	nop			(mov r8, r8)

08005a60 <TIM_SelectMasterSlaveMode>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_MSM_STATE(TIM_MasterSlaveMode));

  /* Reset the MSM Bit */
  TIMx->SMCR &= SMCR_MSM_Reset;
 8005a60:	8903      	ldrh	r3, [r0, #8]
 8005a62:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005a66:	041b      	lsls	r3, r3, #16
 8005a68:	0c1b      	lsrs	r3, r3, #16
 8005a6a:	8103      	strh	r3, [r0, #8]
  
  /* Set or Reset the MSM Bit */
  TIMx->SMCR |= TIM_MasterSlaveMode;
 8005a6c:	8903      	ldrh	r3, [r0, #8]
 8005a6e:	b29b      	uxth	r3, r3
 8005a70:	4319      	orrs	r1, r3
 8005a72:	8101      	strh	r1, [r0, #8]
}
 8005a74:	4770      	bx	lr
 8005a76:	46c0      	nop			(mov r8, r8)

08005a78 <TIM_SetCounter>:
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));

  /* Set the Counter Register value */
  TIMx->CNT = Counter;
 8005a78:	8481      	strh	r1, [r0, #36]
}
 8005a7a:	4770      	bx	lr

08005a7c <TIM_SetAutoreload>:
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));

  /* Set the Autoreload Register value */
  TIMx->ARR = Autoreload;
 8005a7c:	8581      	strh	r1, [r0, #44]
}
 8005a7e:	4770      	bx	lr

08005a80 <TIM_SetCompare1>:
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));

  /* Set the Capture Compare1 Register value */
  TIMx->CCR1 = Compare1;
 8005a80:	8681      	strh	r1, [r0, #52]
}
 8005a82:	4770      	bx	lr

08005a84 <TIM_SetCompare2>:
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));

  /* Set the Capture Compare2 Register value */
  TIMx->CCR2 = Compare2;
 8005a84:	8701      	strh	r1, [r0, #56]
}
 8005a86:	4770      	bx	lr

08005a88 <TIM_SetCompare3>:
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));

  /* Set the Capture Compare3 Register value */
  TIMx->CCR3 = Compare3;
 8005a88:	8781      	strh	r1, [r0, #60]
}
 8005a8a:	4770      	bx	lr

08005a8c <TIM_SetCompare4>:
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));

  /* Set the Capture Compare4 Register value */
  TIMx->CCR4 = Compare4;
 8005a8c:	f8a0 1040 	strh.w	r1, [r0, #64]
}
 8005a90:	4770      	bx	lr
 8005a92:	46c0      	nop			(mov r8, r8)

08005a94 <TIM_SetIC1Prescaler>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC1PSC Bits */
  TIMx->CCMR1 &= CCMR_IC13PSC_Mask;
 8005a94:	8b03      	ldrh	r3, [r0, #24]
 8005a96:	f023 030c 	bic.w	r3, r3, #12	; 0xc
 8005a9a:	041b      	lsls	r3, r3, #16
 8005a9c:	0c1b      	lsrs	r3, r3, #16
 8005a9e:	8303      	strh	r3, [r0, #24]

  /* Set the IC1PSC value */
  TIMx->CCMR1 |= TIM_ICPSC;
 8005aa0:	8b03      	ldrh	r3, [r0, #24]
 8005aa2:	b29b      	uxth	r3, r3
 8005aa4:	4319      	orrs	r1, r3
 8005aa6:	8301      	strh	r1, [r0, #24]
}
 8005aa8:	4770      	bx	lr
 8005aaa:	46c0      	nop			(mov r8, r8)

08005aac <TIM_SetIC2Prescaler>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC2PSC Bits */
  TIMx->CCMR1 &= CCMR_IC24PSC_Mask;
 8005aac:	8b03      	ldrh	r3, [r0, #24]
 8005aae:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8005ab2:	041b      	lsls	r3, r3, #16
 8005ab4:	0c1b      	lsrs	r3, r3, #16
 8005ab6:	8303      	strh	r3, [r0, #24]

  /* Set the IC2PSC value */
  TIMx->CCMR1 |= (u16)(TIM_ICPSC << 8);
 8005ab8:	8b03      	ldrh	r3, [r0, #24]
 8005aba:	b29b      	uxth	r3, r3
 8005abc:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8005ac0:	b29b      	uxth	r3, r3
 8005ac2:	8303      	strh	r3, [r0, #24]
}
 8005ac4:	4770      	bx	lr
 8005ac6:	46c0      	nop			(mov r8, r8)

08005ac8 <TIM_SetIC3Prescaler>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC3PSC Bits */
  TIMx->CCMR2 &= CCMR_IC13PSC_Mask;
 8005ac8:	8b83      	ldrh	r3, [r0, #28]
 8005aca:	f023 030c 	bic.w	r3, r3, #12	; 0xc
 8005ace:	041b      	lsls	r3, r3, #16
 8005ad0:	0c1b      	lsrs	r3, r3, #16
 8005ad2:	8383      	strh	r3, [r0, #28]

  /* Set the IC3PSC value */
  TIMx->CCMR2 |= TIM_ICPSC;
 8005ad4:	8b83      	ldrh	r3, [r0, #28]
 8005ad6:	b29b      	uxth	r3, r3
 8005ad8:	4319      	orrs	r1, r3
 8005ada:	8381      	strh	r1, [r0, #28]
}
 8005adc:	4770      	bx	lr
 8005ade:	46c0      	nop			(mov r8, r8)

08005ae0 <TIM_SetIC4Prescaler>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC4PSC Bits */
  TIMx->CCMR2 &= CCMR_IC24PSC_Mask;
 8005ae0:	8b83      	ldrh	r3, [r0, #28]
 8005ae2:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8005ae6:	041b      	lsls	r3, r3, #16
 8005ae8:	0c1b      	lsrs	r3, r3, #16
 8005aea:	8383      	strh	r3, [r0, #28]

  /* Set the IC4PSC value */
  TIMx->CCMR2 |= (u16)(TIM_ICPSC << 8);
 8005aec:	8b83      	ldrh	r3, [r0, #28]
 8005aee:	b29b      	uxth	r3, r3
 8005af0:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8005af4:	b29b      	uxth	r3, r3
 8005af6:	8383      	strh	r3, [r0, #28]
}
 8005af8:	4770      	bx	lr
 8005afa:	46c0      	nop			(mov r8, r8)

08005afc <TIM_SetClockDivision>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_CKD_DIV(TIM_CKD));

  /* Reset the CKD Bits */
  TIMx->CR1 &= CR1_CKD_Mask;
 8005afc:	8803      	ldrh	r3, [r0, #0]
 8005afe:	b2db      	uxtb	r3, r3
 8005b00:	8003      	strh	r3, [r0, #0]

  /* Set the CKD value */
  TIMx->CR1 |= TIM_CKD;
 8005b02:	8803      	ldrh	r3, [r0, #0]
 8005b04:	b29b      	uxth	r3, r3
 8005b06:	4319      	orrs	r1, r3
 8005b08:	8001      	strh	r1, [r0, #0]
}
 8005b0a:	4770      	bx	lr

08005b0c <TIM_GetCapture1>:
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));

  /* Get the Capture 1 Register value */
  return TIMx->CCR1;
 8005b0c:	8e80      	ldrh	r0, [r0, #52]
 8005b0e:	b280      	uxth	r0, r0
}
 8005b10:	4770      	bx	lr
 8005b12:	46c0      	nop			(mov r8, r8)

08005b14 <TIM_GetCapture2>:
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));

  /* Get the Capture 2 Register value */
  return TIMx->CCR2;
 8005b14:	8f00      	ldrh	r0, [r0, #56]
 8005b16:	b280      	uxth	r0, r0
}
 8005b18:	4770      	bx	lr
 8005b1a:	46c0      	nop			(mov r8, r8)

08005b1c <TIM_GetCapture3>:
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx)); 

  /* Get the Capture 3 Register value */
  return TIMx->CCR3;
 8005b1c:	8f80      	ldrh	r0, [r0, #60]
 8005b1e:	b280      	uxth	r0, r0
}
 8005b20:	4770      	bx	lr
 8005b22:	46c0      	nop			(mov r8, r8)

08005b24 <TIM_GetCapture4>:
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));

  /* Get the Capture 4 Register value */
  return TIMx->CCR4;
 8005b24:	f8b0 0040 	ldrh.w	r0, [r0, #64]
 8005b28:	b280      	uxth	r0, r0
}
 8005b2a:	4770      	bx	lr

08005b2c <TIM_GetCounter>:
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));

  /* Get the Counter Register value */
  return TIMx->CNT;
 8005b2c:	8c80      	ldrh	r0, [r0, #36]
 8005b2e:	b280      	uxth	r0, r0
}
 8005b30:	4770      	bx	lr
 8005b32:	46c0      	nop			(mov r8, r8)

08005b34 <TIM_GetPrescaler>:
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));

  /* Get the Prescaler Register value */
  return TIMx->PSC;
 8005b34:	8d00      	ldrh	r0, [r0, #40]
 8005b36:	b280      	uxth	r0, r0
}
 8005b38:	4770      	bx	lr
 8005b3a:	46c0      	nop			(mov r8, r8)

08005b3c <TIM_GetFlagStatus>:
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_GET_FLAG(TIM_FLAG));
  assert_param(IS_TIM_PERIPH_FLAG(TIMx, TIM_FLAG));
  
  if ((TIMx->SR & TIM_FLAG) != (u16)RESET)
 8005b3c:	8a03      	ldrh	r3, [r0, #16]
 8005b3e:	4219      	tst	r1, r3
 8005b40:	bf0c      	ite	eq
 8005b42:	2000      	moveq	r0, #0
 8005b44:	2001      	movne	r0, #1
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
}
 8005b46:	4770      	bx	lr

08005b48 <TIM_ClearFlag>:
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_CLEAR_FLAG(TIMx, TIM_FLAG));
   
  /* Clear the flags */
  TIMx->SR = (u16)~TIM_FLAG;
 8005b48:	ea6f 0101 	mvn.w	r1, r1
 8005b4c:	b289      	uxth	r1, r1
 8005b4e:	8201      	strh	r1, [r0, #16]
}
 8005b50:	4770      	bx	lr
 8005b52:	46c0      	nop			(mov r8, r8)

08005b54 <TIM_GetITStatus>:
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_GET_IT(TIM_IT));
  assert_param(IS_TIM_PERIPH_IT(TIMx, TIM_IT));
   
  itstatus = TIMx->SR & TIM_IT;
 8005b54:	8a03      	ldrh	r3, [r0, #16]
  
  itenable = TIMx->DIER & TIM_IT;
 8005b56:	8982      	ldrh	r2, [r0, #12]

  if ((itstatus != (u16)RESET) && (itenable != (u16)RESET))
 8005b58:	4219      	tst	r1, r3
 8005b5a:	bf0c      	ite	eq
 8005b5c:	2000      	moveq	r0, #0
 8005b5e:	2001      	movne	r0, #1
 8005b60:	4211      	tst	r1, r2
 8005b62:	bf0c      	ite	eq
 8005b64:	2000      	moveq	r0, #0
 8005b66:	f000 0001 	andne.w	r0, r0, #1	; 0x1
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
}
 8005b6a:	4770      	bx	lr

08005b6c <TIM_ClearITPendingBit>:
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_PERIPH_IT(TIMx, TIM_IT));

  /* Clear the IT pending Bit */
  TIMx->SR = (u16)~TIM_IT;
 8005b6c:	ea6f 0101 	mvn.w	r1, r1
 8005b70:	b289      	uxth	r1, r1
 8005b72:	8201      	strh	r1, [r0, #16]
}
 8005b74:	4770      	bx	lr
 8005b76:	46c0      	nop			(mov r8, r8)

08005b78 <TIM_DeInit>:
* Input          : - TIMx: where x can be 1 to 8 to select the TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_DeInit(TIM_TypeDef* TIMx)
{
 8005b78:	b500      	push	{lr}
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
 
  switch (*(u32*)&TIMx)
 8005b7a:	4b2f      	ldr	r3, [pc, #188]	(8005c38 <TIM_DeInit+0xc0>)
* Input          : - TIMx: where x can be 1 to 8 to select the TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_DeInit(TIM_TypeDef* TIMx)
{
 8005b7c:	b083      	sub	sp, #12
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
 
  switch (*(u32*)&TIMx)
 8005b7e:	4298      	cmp	r0, r3
* Input          : - TIMx: where x can be 1 to 8 to select the TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_DeInit(TIM_TypeDef* TIMx)
{
 8005b80:	9001      	str	r0, [sp, #4]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
 
  switch (*(u32*)&TIMx)
 8005b82:	d037      	beq.n	8005bf4 <TIM_DeInit+0x7c>
 8005b84:	d80b      	bhi.n	8005b9e <TIM_DeInit+0x26>
 8005b86:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
 8005b8a:	4298      	cmp	r0, r3
 8005b8c:	d026      	beq.n	8005bdc <TIM_DeInit+0x64>
 8005b8e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005b92:	4298      	cmp	r0, r3
 8005b94:	d028      	beq.n	8005be8 <TIM_DeInit+0x70>
 8005b96:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8005b9a:	d14a      	bne.n	8005c32 <TIM_DeInit+0xba>
 8005b9c:	e018      	b.n	8005bd0 <TIM_DeInit+0x58>
 8005b9e:	4b27      	ldr	r3, [pc, #156]	(8005c3c <TIM_DeInit+0xc4>)
 8005ba0:	4298      	cmp	r0, r3
 8005ba2:	d033      	beq.n	8005c0c <TIM_DeInit+0x94>
 8005ba4:	d804      	bhi.n	8005bb0 <TIM_DeInit+0x38>
 8005ba6:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 8005baa:	4298      	cmp	r0, r3
 8005bac:	d141      	bne.n	8005c32 <TIM_DeInit+0xba>
 8005bae:	e027      	b.n	8005c00 <TIM_DeInit+0x88>
 8005bb0:	4b23      	ldr	r3, [pc, #140]	(8005c40 <TIM_DeInit+0xc8>)
 8005bb2:	4298      	cmp	r0, r3
 8005bb4:	d004      	beq.n	8005bc0 <TIM_DeInit+0x48>
 8005bb6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005bba:	4298      	cmp	r0, r3
 8005bbc:	d139      	bne.n	8005c32 <TIM_DeInit+0xba>
 8005bbe:	e02e      	b.n	8005c1e <TIM_DeInit+0xa6>
  {
    case TIM1_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, ENABLE);
 8005bc0:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8005bc4:	2101      	movs	r1, #1
 8005bc6:	f7ff f8bf 	bl	8004d48 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, DISABLE);  
 8005bca:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8005bce:	e02d      	b.n	8005c2c <TIM_DeInit+0xb4>
      break; 
      
    case TIM2_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, ENABLE);
 8005bd0:	2001      	movs	r0, #1
 8005bd2:	2101      	movs	r1, #1
 8005bd4:	f7ff f8c6 	bl	8004d64 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, DISABLE);
 8005bd8:	2001      	movs	r0, #1
 8005bda:	e01c      	b.n	8005c16 <TIM_DeInit+0x9e>
      break;
 
    case TIM3_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, ENABLE);
 8005bdc:	2002      	movs	r0, #2
 8005bde:	2101      	movs	r1, #1
 8005be0:	f7ff f8c0 	bl	8004d64 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, DISABLE);
 8005be4:	2002      	movs	r0, #2
 8005be6:	e016      	b.n	8005c16 <TIM_DeInit+0x9e>
      break;
 
    case TIM4_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, ENABLE);
 8005be8:	2004      	movs	r0, #4
 8005bea:	2101      	movs	r1, #1
 8005bec:	f7ff f8ba 	bl	8004d64 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, DISABLE);
 8005bf0:	2004      	movs	r0, #4
 8005bf2:	e010      	b.n	8005c16 <TIM_DeInit+0x9e>
      break;
      
    case TIM5_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, ENABLE);
 8005bf4:	2008      	movs	r0, #8
 8005bf6:	2101      	movs	r1, #1
 8005bf8:	f7ff f8b4 	bl	8004d64 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, DISABLE);
 8005bfc:	2008      	movs	r0, #8
 8005bfe:	e00a      	b.n	8005c16 <TIM_DeInit+0x9e>
      break;
      
    case TIM6_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, ENABLE);
 8005c00:	2010      	movs	r0, #16
 8005c02:	2101      	movs	r1, #1
 8005c04:	f7ff f8ae 	bl	8004d64 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, DISABLE);
 8005c08:	2010      	movs	r0, #16
 8005c0a:	e004      	b.n	8005c16 <TIM_DeInit+0x9e>
      break;
      
    case TIM7_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, ENABLE);
 8005c0c:	2020      	movs	r0, #32
 8005c0e:	2101      	movs	r1, #1
 8005c10:	f7ff f8a8 	bl	8004d64 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
 8005c14:	2020      	movs	r0, #32
 8005c16:	2100      	movs	r1, #0
 8005c18:	f7ff f8a4 	bl	8004d64 <RCC_APB1PeriphResetCmd>
 8005c1c:	e009      	b.n	8005c32 <TIM_DeInit+0xba>
      break;
      
    case TIM8_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
 8005c1e:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8005c22:	2101      	movs	r1, #1
 8005c24:	f7ff f890 	bl	8004d48 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
 8005c28:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8005c2c:	2100      	movs	r1, #0
 8005c2e:	f7ff f88b 	bl	8004d48 <RCC_APB2PeriphResetCmd>
      break; 
      
    default:
      break;
  }
}
 8005c32:	b003      	add	sp, #12
 8005c34:	bd00      	pop	{pc}
 8005c36:	46c0      	nop			(mov r8, r8)
 8005c38:	40000c00 	.word	0x40000c00
 8005c3c:	40001400 	.word	0x40001400
 8005c40:	40012c00 	.word	0x40012c00

08005c44 <USART_StructInit>:
* Return         : None
*******************************************************************************/
void USART_StructInit(USART_InitTypeDef* USART_InitStruct)
{
  /* USART_InitStruct members default value */
  USART_InitStruct->USART_BaudRate = 9600;
 8005c44:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 8005c48:	6003      	str	r3, [r0, #0]
  USART_InitStruct->USART_WordLength = USART_WordLength_8b;
 8005c4a:	f04f 0300 	mov.w	r3, #0	; 0x0
 8005c4e:	8083      	strh	r3, [r0, #4]
  USART_InitStruct->USART_StopBits = USART_StopBits_1;
 8005c50:	80c3      	strh	r3, [r0, #6]
  USART_InitStruct->USART_Parity = USART_Parity_No ;
 8005c52:	8103      	strh	r3, [r0, #8]
  USART_InitStruct->USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 8005c54:	f04f 030c 	mov.w	r3, #12	; 0xc
 8005c58:	8143      	strh	r3, [r0, #10]
  USART_InitStruct->USART_HardwareFlowControl = USART_HardwareFlowControl_None;  
 8005c5a:	f04f 0300 	mov.w	r3, #0	; 0x0
 8005c5e:	8183      	strh	r3, [r0, #12]
}
 8005c60:	4770      	bx	lr
 8005c62:	46c0      	nop			(mov r8, r8)

08005c64 <USART_ClockInit>:
  /* Set LBCL bit according to USART_LastBit value */
  tmpreg |= (u32)USART_ClockInitStruct->USART_Clock | USART_ClockInitStruct->USART_CPOL | 
                 USART_ClockInitStruct->USART_CPHA | USART_ClockInitStruct->USART_LastBit;

  /* Write to USART CR2 */
  USARTx->CR2 = (u16)tmpreg;
 8005c64:	f8b1 c000 	ldrh.w	ip, [r1]
 8005c68:	884b      	ldrh	r3, [r1, #2]
  assert_param(IS_USART_CPOL(USART_ClockInitStruct->USART_CPOL));
  assert_param(IS_USART_CPHA(USART_ClockInitStruct->USART_CPHA));
  assert_param(IS_USART_LASTBIT(USART_ClockInitStruct->USART_LastBit));              
  
/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 8005c6a:	8a02      	ldrh	r2, [r0, #16]
  /* Set LBCL bit according to USART_LastBit value */
  tmpreg |= (u32)USART_ClockInitStruct->USART_Clock | USART_ClockInitStruct->USART_CPOL | 
                 USART_ClockInitStruct->USART_CPHA | USART_ClockInitStruct->USART_LastBit;

  /* Write to USART CR2 */
  USARTx->CR2 = (u16)tmpreg;
 8005c6c:	ea43 030c 	orr.w	r3, r3, ip
 8005c70:	f8b1 c004 	ldrh.w	ip, [r1, #4]
 8005c74:	88c9      	ldrh	r1, [r1, #6]
  assert_param(IS_USART_LASTBIT(USART_ClockInitStruct->USART_LastBit));              
  
/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
  /* Clear CLKEN, CPOL, CPHA and LBCL bits */
  tmpreg &= CR2_CLOCK_CLEAR_Mask;
 8005c76:	f422 6270 	bic.w	r2, r2, #3840	; 0xf00
  /* Set LBCL bit according to USART_LastBit value */
  tmpreg |= (u32)USART_ClockInitStruct->USART_Clock | USART_ClockInitStruct->USART_CPOL | 
                 USART_ClockInitStruct->USART_CPHA | USART_ClockInitStruct->USART_LastBit;

  /* Write to USART CR2 */
  USARTx->CR2 = (u16)tmpreg;
 8005c7a:	ea43 030c 	orr.w	r3, r3, ip
  assert_param(IS_USART_LASTBIT(USART_ClockInitStruct->USART_LastBit));              
  
/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
  /* Clear CLKEN, CPOL, CPHA and LBCL bits */
  tmpreg &= CR2_CLOCK_CLEAR_Mask;
 8005c7e:	0412      	lsls	r2, r2, #16
  /* Set LBCL bit according to USART_LastBit value */
  tmpreg |= (u32)USART_ClockInitStruct->USART_Clock | USART_ClockInitStruct->USART_CPOL | 
                 USART_ClockInitStruct->USART_CPHA | USART_ClockInitStruct->USART_LastBit;

  /* Write to USART CR2 */
  USARTx->CR2 = (u16)tmpreg;
 8005c80:	430b      	orrs	r3, r1
  assert_param(IS_USART_LASTBIT(USART_ClockInitStruct->USART_LastBit));              
  
/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
  /* Clear CLKEN, CPOL, CPHA and LBCL bits */
  tmpreg &= CR2_CLOCK_CLEAR_Mask;
 8005c82:	0c12      	lsrs	r2, r2, #16
  /* Set LBCL bit according to USART_LastBit value */
  tmpreg |= (u32)USART_ClockInitStruct->USART_Clock | USART_ClockInitStruct->USART_CPOL | 
                 USART_ClockInitStruct->USART_CPHA | USART_ClockInitStruct->USART_LastBit;

  /* Write to USART CR2 */
  USARTx->CR2 = (u16)tmpreg;
 8005c84:	b29b      	uxth	r3, r3
 8005c86:	4313      	orrs	r3, r2
 8005c88:	8203      	strh	r3, [r0, #16]
}
 8005c8a:	4770      	bx	lr

08005c8c <USART_ClockStructInit>:
* Return         : None
*******************************************************************************/
void USART_ClockStructInit(USART_ClockInitTypeDef* USART_ClockInitStruct)
{
  /* USART_ClockInitStruct members default value */
  USART_ClockInitStruct->USART_Clock = USART_Clock_Disable;
 8005c8c:	f04f 0300 	mov.w	r3, #0	; 0x0
 8005c90:	8003      	strh	r3, [r0, #0]
  USART_ClockInitStruct->USART_CPOL = USART_CPOL_Low;
 8005c92:	8043      	strh	r3, [r0, #2]
  USART_ClockInitStruct->USART_CPHA = USART_CPHA_1Edge;
 8005c94:	8083      	strh	r3, [r0, #4]
  USART_ClockInitStruct->USART_LastBit = USART_LastBit_Disable;
 8005c96:	80c3      	strh	r3, [r0, #6]
}
 8005c98:	4770      	bx	lr
 8005c9a:	46c0      	nop			(mov r8, r8)

08005c9c <USART_Cmd>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8005c9c:	b121      	cbz	r1, 8005ca8 <USART_Cmd+0xc>
  {
    /* Enable the selected USART by setting the UE bit in the CR1 register */
    USARTx->CR1 |= CR1_UE_Set;
 8005c9e:	8983      	ldrh	r3, [r0, #12]
 8005ca0:	b29b      	uxth	r3, r3
 8005ca2:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8005ca6:	e004      	b.n	8005cb2 <USART_Cmd+0x16>
  }
  else
  {
    /* Disable the selected USART by clearing the UE bit in the CR1 register */
    USARTx->CR1 &= CR1_UE_Reset;
 8005ca8:	8983      	ldrh	r3, [r0, #12]
 8005caa:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005cae:	041b      	lsls	r3, r3, #16
 8005cb0:	0c1b      	lsrs	r3, r3, #16
 8005cb2:	8183      	strh	r3, [r0, #12]
  }
}
 8005cb4:	4770      	bx	lr
 8005cb6:	46c0      	nop			(mov r8, r8)

08005cb8 <USART_ITConfig>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  usartxbase = (*(u32*)&(USARTx));

  /* Get the USART register index */
  usartreg = (((u8)USART_IT) >> 0x05);
 8005cb8:	b2cb      	uxtb	r3, r1
 8005cba:	ea4f 1c53 	mov.w	ip, r3, lsr #5

  /* Get the interrupt position */
  itpos = USART_IT & IT_Mask;

  itmask = (((u32)0x01) << itpos);
 8005cbe:	f001 011f 	and.w	r1, r1, #31	; 0x1f
 8005cc2:	2301      	movs	r3, #1
*                    This parameter can be: ENABLE or DISABLE.
* Output         : None
* Return         : None
*******************************************************************************/
void USART_ITConfig(USART_TypeDef* USARTx, u16 USART_IT, FunctionalState NewState)
{
 8005cc4:	b082      	sub	sp, #8
  usartreg = (((u8)USART_IT) >> 0x05);

  /* Get the interrupt position */
  itpos = USART_IT & IT_Mask;

  itmask = (((u32)0x01) << itpos);
 8005cc6:	fa13 f101 	lsls.w	r1, r3, r1
    
  if (usartreg == 0x01) /* The IT is in CR1 register */
 8005cca:	f1bc 0f01 	cmp.w	ip, #1	; 0x1
*                    This parameter can be: ENABLE or DISABLE.
* Output         : None
* Return         : None
*******************************************************************************/
void USART_ITConfig(USART_TypeDef* USARTx, u16 USART_IT, FunctionalState NewState)
{
 8005cce:	9001      	str	r0, [sp, #4]
  /* Get the interrupt position */
  itpos = USART_IT & IT_Mask;

  itmask = (((u32)0x01) << itpos);
    
  if (usartreg == 0x01) /* The IT is in CR1 register */
 8005cd0:	d101      	bne.n	8005cd6 <USART_ITConfig+0x1e>
  {
    usartxbase += 0x0C;
 8005cd2:	300c      	adds	r0, #12
 8005cd4:	e005      	b.n	8005ce2 <USART_ITConfig+0x2a>
  }
  else if (usartreg == 0x02) /* The IT is in CR2 register */
 8005cd6:	f1bc 0f02 	cmp.w	ip, #2	; 0x2
 8005cda:	d101      	bne.n	8005ce0 <USART_ITConfig+0x28>
  {
    usartxbase += 0x10;
 8005cdc:	3010      	adds	r0, #16
 8005cde:	e000      	b.n	8005ce2 <USART_ITConfig+0x2a>
  }
  else /* The IT is in CR3 register */
  {
    usartxbase += 0x14; 
 8005ce0:	3014      	adds	r0, #20
  }
  if (NewState != DISABLE)
 8005ce2:	b112      	cbz	r2, 8005cea <USART_ITConfig+0x32>
  {
    *(vu32*)usartxbase  |= itmask;
 8005ce4:	6803      	ldr	r3, [r0, #0]
 8005ce6:	430b      	orrs	r3, r1
 8005ce8:	e002      	b.n	8005cf0 <USART_ITConfig+0x38>
  }
  else
  {
    *(vu32*)usartxbase &= ~itmask;
 8005cea:	6803      	ldr	r3, [r0, #0]
 8005cec:	ea23 0301 	bic.w	r3, r3, r1
 8005cf0:	6003      	str	r3, [r0, #0]
  }
}
 8005cf2:	b002      	add	sp, #8
 8005cf4:	4770      	bx	lr
 8005cf6:	46c0      	nop			(mov r8, r8)

08005cf8 <USART_DMACmd>:
  /* Check the parameters */
  assert_param(IS_USART_1234_PERIPH(USARTx));
  assert_param(IS_USART_DMAREQ(USART_DMAReq));  
  assert_param(IS_FUNCTIONAL_STATE(NewState)); 

  if (NewState != DISABLE)
 8005cf8:	b122      	cbz	r2, 8005d04 <USART_DMACmd+0xc>
  {
    /* Enable the DMA transfer for selected requests by setting the DMAT and/or
       DMAR bits in the USART CR3 register */
    USARTx->CR3 |= USART_DMAReq;
 8005cfa:	8a83      	ldrh	r3, [r0, #20]
 8005cfc:	b29b      	uxth	r3, r3
 8005cfe:	ea41 0303 	orr.w	r3, r1, r3
 8005d02:	e003      	b.n	8005d0c <USART_DMACmd+0x14>
  }
  else
  {
    /* Disable the DMA transfer for selected requests by clearing the DMAT and/or
       DMAR bits in the USART CR3 register */
    USARTx->CR3 &= (u16)~USART_DMAReq;
 8005d04:	8a83      	ldrh	r3, [r0, #20]
 8005d06:	b29b      	uxth	r3, r3
 8005d08:	ea23 0301 	bic.w	r3, r3, r1
 8005d0c:	8283      	strh	r3, [r0, #20]
  }
}
 8005d0e:	4770      	bx	lr

08005d10 <USART_SetAddress>:
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_ADDRESS(USART_Address)); 
    
  /* Clear the USART address */
  USARTx->CR2 &= CR2_Address_Mask;
 8005d10:	8a03      	ldrh	r3, [r0, #16]
 8005d12:	f023 030f 	bic.w	r3, r3, #15	; 0xf
 8005d16:	041b      	lsls	r3, r3, #16
 8005d18:	0c1b      	lsrs	r3, r3, #16
 8005d1a:	8203      	strh	r3, [r0, #16]
  /* Set the USART address node */
  USARTx->CR2 |= USART_Address;
 8005d1c:	8a03      	ldrh	r3, [r0, #16]
 8005d1e:	b29b      	uxth	r3, r3
 8005d20:	430b      	orrs	r3, r1
 8005d22:	8203      	strh	r3, [r0, #16]
}
 8005d24:	4770      	bx	lr
 8005d26:	46c0      	nop			(mov r8, r8)

08005d28 <USART_WakeUpConfig>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_WAKEUP(USART_WakeUp));
  
  USARTx->CR1 &= CR1_WAKE_Mask;
 8005d28:	8983      	ldrh	r3, [r0, #12]
 8005d2a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005d2e:	041b      	lsls	r3, r3, #16
 8005d30:	0c1b      	lsrs	r3, r3, #16
 8005d32:	8183      	strh	r3, [r0, #12]
  USARTx->CR1 |= USART_WakeUp;
 8005d34:	8983      	ldrh	r3, [r0, #12]
 8005d36:	b29b      	uxth	r3, r3
 8005d38:	4319      	orrs	r1, r3
 8005d3a:	8181      	strh	r1, [r0, #12]
}
 8005d3c:	4770      	bx	lr
 8005d3e:	46c0      	nop			(mov r8, r8)

08005d40 <USART_ReceiverWakeUpCmd>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState)); 
  
  if (NewState != DISABLE)
 8005d40:	b121      	cbz	r1, 8005d4c <USART_ReceiverWakeUpCmd+0xc>
  {
    /* Enable the USART mute mode  by setting the RWU bit in the CR1 register */
    USARTx->CR1 |= CR1_RWU_Set;
 8005d42:	8983      	ldrh	r3, [r0, #12]
 8005d44:	b29b      	uxth	r3, r3
 8005d46:	f043 0302 	orr.w	r3, r3, #2	; 0x2
 8005d4a:	e004      	b.n	8005d56 <USART_ReceiverWakeUpCmd+0x16>
  }
  else
  {
    /* Disable the USART mute mode by clearing the RWU bit in the CR1 register */
    USARTx->CR1 &= CR1_RWU_Reset;
 8005d4c:	8983      	ldrh	r3, [r0, #12]
 8005d4e:	f023 0302 	bic.w	r3, r3, #2	; 0x2
 8005d52:	041b      	lsls	r3, r3, #16
 8005d54:	0c1b      	lsrs	r3, r3, #16
 8005d56:	8183      	strh	r3, [r0, #12]
  }
}
 8005d58:	4770      	bx	lr
 8005d5a:	46c0      	nop			(mov r8, r8)

08005d5c <USART_LINBreakDetectLengthConfig>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_LIN_BREAK_DETECT_LENGTH(USART_LINBreakDetectLength));
  
  USARTx->CR2 &= CR2_LBDL_Mask;
 8005d5c:	8a03      	ldrh	r3, [r0, #16]
 8005d5e:	f023 0320 	bic.w	r3, r3, #32	; 0x20
 8005d62:	041b      	lsls	r3, r3, #16
 8005d64:	0c1b      	lsrs	r3, r3, #16
 8005d66:	8203      	strh	r3, [r0, #16]
  USARTx->CR2 |= USART_LINBreakDetectLength;  
 8005d68:	8a03      	ldrh	r3, [r0, #16]
 8005d6a:	b29b      	uxth	r3, r3
 8005d6c:	4319      	orrs	r1, r3
 8005d6e:	8201      	strh	r1, [r0, #16]
}
 8005d70:	4770      	bx	lr
 8005d72:	46c0      	nop			(mov r8, r8)

08005d74 <USART_LINCmd>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8005d74:	b121      	cbz	r1, 8005d80 <USART_LINCmd+0xc>
  {
    /* Enable the LIN mode by setting the LINEN bit in the CR2 register */
    USARTx->CR2 |= CR2_LINEN_Set;
 8005d76:	8a03      	ldrh	r3, [r0, #16]
 8005d78:	b29b      	uxth	r3, r3
 8005d7a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005d7e:	e004      	b.n	8005d8a <USART_LINCmd+0x16>
  }
  else
  {
    /* Disable the LIN mode by clearing the LINEN bit in the CR2 register */
    USARTx->CR2 &= CR2_LINEN_Reset;
 8005d80:	8a03      	ldrh	r3, [r0, #16]
 8005d82:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005d86:	041b      	lsls	r3, r3, #16
 8005d88:	0c1b      	lsrs	r3, r3, #16
 8005d8a:	8203      	strh	r3, [r0, #16]
  }
}
 8005d8c:	4770      	bx	lr
 8005d8e:	46c0      	nop			(mov r8, r8)

08005d90 <USART_SendData>:
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_DATA(Data)); 
    
  /* Transmit Data */
  USARTx->DR = (Data & (u16)0x01FF);
 8005d90:	05c9      	lsls	r1, r1, #23
 8005d92:	0dc9      	lsrs	r1, r1, #23
 8005d94:	8081      	strh	r1, [r0, #4]
}
 8005d96:	4770      	bx	lr

08005d98 <USART_ReceiveData>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Receive Data */
  return (u16)(USARTx->DR & (u16)0x01FF);
 8005d98:	8880      	ldrh	r0, [r0, #4]
 8005d9a:	05c0      	lsls	r0, r0, #23
 8005d9c:	0dc0      	lsrs	r0, r0, #23
}
 8005d9e:	4770      	bx	lr

08005da0 <USART_SendBreak>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Send break characters */
  USARTx->CR1 |= CR1_SBK_Set;
 8005da0:	8983      	ldrh	r3, [r0, #12]
 8005da2:	b29b      	uxth	r3, r3
 8005da4:	f043 0301 	orr.w	r3, r3, #1	; 0x1
 8005da8:	8183      	strh	r3, [r0, #12]
}
 8005daa:	4770      	bx	lr

08005dac <USART_SetGuardTime>:
{    
  /* Check the parameters */
  assert_param(IS_USART_123_PERIPH(USARTx));
  
  /* Clear the USART Guard time */
  USARTx->GTPR &= GTPR_LSB_Mask;
 8005dac:	8b03      	ldrh	r3, [r0, #24]
 8005dae:	b2db      	uxtb	r3, r3
 8005db0:	8303      	strh	r3, [r0, #24]
  /* Set the USART guard time */
  USARTx->GTPR |= (u16)((u16)USART_GuardTime << 0x08);
 8005db2:	8b03      	ldrh	r3, [r0, #24]
 8005db4:	b29b      	uxth	r3, r3
 8005db6:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8005dba:	8303      	strh	r3, [r0, #24]
}
 8005dbc:	4770      	bx	lr
 8005dbe:	46c0      	nop			(mov r8, r8)

08005dc0 <USART_SetPrescaler>:
{ 
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Clear the USART prescaler */
  USARTx->GTPR &= GTPR_MSB_Mask;
 8005dc0:	8b03      	ldrh	r3, [r0, #24]
 8005dc2:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8005dc6:	8303      	strh	r3, [r0, #24]
  /* Set the USART prescaler */
  USARTx->GTPR |= USART_Prescaler;
 8005dc8:	8b03      	ldrh	r3, [r0, #24]
 8005dca:	b29b      	uxth	r3, r3
 8005dcc:	430b      	orrs	r3, r1
 8005dce:	8303      	strh	r3, [r0, #24]
}
 8005dd0:	4770      	bx	lr
 8005dd2:	46c0      	nop			(mov r8, r8)

08005dd4 <USART_SmartCardCmd>:
{
  /* Check the parameters */
  assert_param(IS_USART_123_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8005dd4:	b121      	cbz	r1, 8005de0 <USART_SmartCardCmd+0xc>
  {
    /* Enable the SC mode by setting the SCEN bit in the CR3 register */
    USARTx->CR3 |= CR3_SCEN_Set;
 8005dd6:	8a83      	ldrh	r3, [r0, #20]
 8005dd8:	b29b      	uxth	r3, r3
 8005dda:	f043 0320 	orr.w	r3, r3, #32	; 0x20
 8005dde:	e004      	b.n	8005dea <USART_SmartCardCmd+0x16>
  }
  else
  {
    /* Disable the SC mode by clearing the SCEN bit in the CR3 register */
    USARTx->CR3 &= CR3_SCEN_Reset;
 8005de0:	8a83      	ldrh	r3, [r0, #20]
 8005de2:	f023 0320 	bic.w	r3, r3, #32	; 0x20
 8005de6:	041b      	lsls	r3, r3, #16
 8005de8:	0c1b      	lsrs	r3, r3, #16
 8005dea:	8283      	strh	r3, [r0, #20]
  }
}
 8005dec:	4770      	bx	lr
 8005dee:	46c0      	nop			(mov r8, r8)

08005df0 <USART_SmartCardNACKCmd>:
{
  /* Check the parameters */
  assert_param(IS_USART_123_PERIPH(USARTx));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8005df0:	b121      	cbz	r1, 8005dfc <USART_SmartCardNACKCmd+0xc>
  {
    /* Enable the NACK transmission by setting the NACK bit in the CR3 register */
    USARTx->CR3 |= CR3_NACK_Set;
 8005df2:	8a83      	ldrh	r3, [r0, #20]
 8005df4:	b29b      	uxth	r3, r3
 8005df6:	f043 0310 	orr.w	r3, r3, #16	; 0x10
 8005dfa:	e004      	b.n	8005e06 <USART_SmartCardNACKCmd+0x16>
  }
  else
  {
    /* Disable the NACK transmission by clearing the NACK bit in the CR3 register */
    USARTx->CR3 &= CR3_NACK_Reset;
 8005dfc:	8a83      	ldrh	r3, [r0, #20]
 8005dfe:	f023 0310 	bic.w	r3, r3, #16	; 0x10
 8005e02:	041b      	lsls	r3, r3, #16
 8005e04:	0c1b      	lsrs	r3, r3, #16
 8005e06:	8283      	strh	r3, [r0, #20]
  }
}
 8005e08:	4770      	bx	lr
 8005e0a:	46c0      	nop			(mov r8, r8)

08005e0c <USART_HalfDuplexCmd>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8005e0c:	b121      	cbz	r1, 8005e18 <USART_HalfDuplexCmd+0xc>
  {
    /* Enable the Half-Duplex mode by setting the HDSEL bit in the CR3 register */
    USARTx->CR3 |= CR3_HDSEL_Set;
 8005e0e:	8a83      	ldrh	r3, [r0, #20]
 8005e10:	b29b      	uxth	r3, r3
 8005e12:	f043 0308 	orr.w	r3, r3, #8	; 0x8
 8005e16:	e004      	b.n	8005e22 <USART_HalfDuplexCmd+0x16>
  }
  else
  {
    /* Disable the Half-Duplex mode by clearing the HDSEL bit in the CR3 register */
    USARTx->CR3 &= CR3_HDSEL_Reset;
 8005e18:	8a83      	ldrh	r3, [r0, #20]
 8005e1a:	f023 0308 	bic.w	r3, r3, #8	; 0x8
 8005e1e:	041b      	lsls	r3, r3, #16
 8005e20:	0c1b      	lsrs	r3, r3, #16
 8005e22:	8283      	strh	r3, [r0, #20]
  }
}
 8005e24:	4770      	bx	lr
 8005e26:	46c0      	nop			(mov r8, r8)

08005e28 <USART_IrDAConfig>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_IRDA_MODE(USART_IrDAMode));
    
  USARTx->CR3 &= CR3_IRLP_Mask;
 8005e28:	8a83      	ldrh	r3, [r0, #20]
 8005e2a:	f023 0304 	bic.w	r3, r3, #4	; 0x4
 8005e2e:	041b      	lsls	r3, r3, #16
 8005e30:	0c1b      	lsrs	r3, r3, #16
 8005e32:	8283      	strh	r3, [r0, #20]
  USARTx->CR3 |= USART_IrDAMode;
 8005e34:	8a83      	ldrh	r3, [r0, #20]
 8005e36:	b29b      	uxth	r3, r3
 8005e38:	4319      	orrs	r1, r3
 8005e3a:	8281      	strh	r1, [r0, #20]
}
 8005e3c:	4770      	bx	lr
 8005e3e:	46c0      	nop			(mov r8, r8)

08005e40 <USART_IrDACmd>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
    
  if (NewState != DISABLE)
 8005e40:	b121      	cbz	r1, 8005e4c <USART_IrDACmd+0xc>
  {
    /* Enable the IrDA mode by setting the IREN bit in the CR3 register */
    USARTx->CR3 |= CR3_IREN_Set;
 8005e42:	8a83      	ldrh	r3, [r0, #20]
 8005e44:	b29b      	uxth	r3, r3
 8005e46:	f043 0302 	orr.w	r3, r3, #2	; 0x2
 8005e4a:	e004      	b.n	8005e56 <USART_IrDACmd+0x16>
  }
  else
  {
    /* Disable the IrDA mode by clearing the IREN bit in the CR3 register */
    USARTx->CR3 &= CR3_IREN_Reset;
 8005e4c:	8a83      	ldrh	r3, [r0, #20]
 8005e4e:	f023 0302 	bic.w	r3, r3, #2	; 0x2
 8005e52:	041b      	lsls	r3, r3, #16
 8005e54:	0c1b      	lsrs	r3, r3, #16
 8005e56:	8283      	strh	r3, [r0, #20]
  }
}
 8005e58:	4770      	bx	lr
 8005e5a:	46c0      	nop			(mov r8, r8)

08005e5c <USART_GetFlagStatus>:
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_FLAG(USART_FLAG));
  assert_param(IS_USART_PERIPH_FLAG(USARTx, USART_FLAG)); /* The CTS flag is not available for UART4 and UART5 */   

  if ((USARTx->SR & USART_FLAG) != (u16)RESET)
 8005e5c:	8803      	ldrh	r3, [r0, #0]
 8005e5e:	4219      	tst	r1, r3
 8005e60:	bf0c      	ite	eq
 8005e62:	2000      	moveq	r0, #0
 8005e64:	2001      	movne	r0, #1
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
}
 8005e66:	4770      	bx	lr

08005e68 <USART_ClearFlag>:
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_CLEAR_FLAG(USART_FLAG));
  assert_param(IS_USART_PERIPH_FLAG(USARTx, USART_FLAG)); /* The CTS flag is not available for UART4 and UART5 */   
   
  USARTx->SR = (u16)~USART_FLAG;
 8005e68:	ea6f 0101 	mvn.w	r1, r1
 8005e6c:	b289      	uxth	r1, r1
 8005e6e:	8001      	strh	r1, [r0, #0]
}
 8005e70:	4770      	bx	lr
 8005e72:	46c0      	nop			(mov r8, r8)

08005e74 <USART_GetITStatus>:
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_GET_IT(USART_IT));
  assert_param(IS_USART_PERIPH_IT(USARTx, USART_IT)); /* The CTS interrupt is not available for UART4 and UART5 */  
  
  /* Get the USART register index */
  usartreg = (((u8)USART_IT) >> 0x05);
 8005e74:	b2cb      	uxtb	r3, r1
 8005e76:	ea4f 1c53 	mov.w	ip, r3, lsr #5

  /* Get the interrupt position */
  itmask = USART_IT & IT_Mask;

  itmask = (u32)0x01 << itmask;
 8005e7a:	f001 021f 	and.w	r2, r1, #31	; 0x1f
 8005e7e:	2301      	movs	r3, #1
 8005e80:	fa13 f202 	lsls.w	r2, r3, r2
  
  if (usartreg == 0x01) /* The IT  is in CR1 register */
 8005e84:	f1bc 0f01 	cmp.w	ip, #1	; 0x1
  {
    itmask &= USARTx->CR1;
 8005e88:	bf08      	it	eq
 8005e8a:	8983      	ldrheq	r3, [r0, #12]
  /* Get the interrupt position */
  itmask = USART_IT & IT_Mask;

  itmask = (u32)0x01 << itmask;
  
  if (usartreg == 0x01) /* The IT  is in CR1 register */
 8005e8c:	d004      	beq.n	8005e98 <USART_GetITStatus+0x24>
  {
    itmask &= USARTx->CR1;
  }
  else if (usartreg == 0x02) /* The IT  is in CR2 register */
 8005e8e:	f1bc 0f02 	cmp.w	ip, #2	; 0x2
  {
    itmask &= USARTx->CR2;
 8005e92:	bf0c      	ite	eq
 8005e94:	8a03      	ldrheq	r3, [r0, #16]
  }
  else /* The IT  is in CR3 register */
  {
    itmask &= USARTx->CR3;
 8005e96:	8a83      	ldrhne	r3, [r0, #20]
 8005e98:	b29b      	uxth	r3, r3
 8005e9a:	ea02 0c03 	and.w	ip, r2, r3
  }
  
  bitpos = USART_IT >> 0x08;

  bitpos = (u32)0x01 << bitpos;
 8005e9e:	0a0b      	lsrs	r3, r1, #8
 8005ea0:	2201      	movs	r2, #1
 8005ea2:	409a      	lsls	r2, r3
  bitpos &= USARTx->SR;
 8005ea4:	8803      	ldrh	r3, [r0, #0]
 8005ea6:	b29b      	uxth	r3, r3

  if ((itmask != (u16)RESET)&&(bitpos != (u16)RESET))
 8005ea8:	421a      	tst	r2, r3
 8005eaa:	bf0c      	ite	eq
 8005eac:	2000      	moveq	r0, #0
 8005eae:	2001      	movne	r0, #1
 8005eb0:	f1bc 0f00 	cmp.w	ip, #0	; 0x0
 8005eb4:	bf0c      	ite	eq
 8005eb6:	2000      	moveq	r0, #0
 8005eb8:	f000 0001 	andne.w	r0, r0, #1	; 0x1
  {
    bitstatus = RESET;
  }
  
  return bitstatus;  
}
 8005ebc:	4770      	bx	lr
 8005ebe:	46c0      	nop			(mov r8, r8)

08005ec0 <USART_ClearITPendingBit>:
  assert_param(IS_USART_PERIPH_IT(USARTx, USART_IT)); /* The CTS interrupt is not available for UART4 and UART5 */
  
  bitpos = USART_IT >> 0x08;

  itmask = (u16)((u16)0x01 << bitpos);
  USARTx->SR = (u16)~itmask;
 8005ec0:	0a09      	lsrs	r1, r1, #8
 8005ec2:	2301      	movs	r3, #1
 8005ec4:	408b      	lsls	r3, r1
 8005ec6:	ea6f 0303 	mvn.w	r3, r3
 8005eca:	b29b      	uxth	r3, r3
 8005ecc:	8003      	strh	r3, [r0, #0]
}
 8005ece:	4770      	bx	lr

08005ed0 <USART_Init>:
  assert_param(IS_USART_PERIPH_HFC(USARTx, USART_InitStruct->USART_HardwareFlowControl));
  
  usartxbase = (*(u32*)&USARTx);

/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 8005ed0:	8a03      	ldrh	r3, [r0, #16]
  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit ------------*/
  /* Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (u32)USART_InitStruct->USART_StopBits;
  
  /* Write to USART CR2 */
  USARTx->CR2 = (u16)tmpreg;
 8005ed2:	88ca      	ldrh	r2, [r1, #6]
  usartxbase = (*(u32*)&USARTx);

/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
  /* Clear STOP[13:12] bits */
  tmpreg &= CR2_STOP_CLEAR_Mask;
 8005ed4:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8005ed8:	041b      	lsls	r3, r3, #16
 8005eda:	0c1b      	lsrs	r3, r3, #16
  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit ------------*/
  /* Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (u32)USART_InitStruct->USART_StopBits;
  
  /* Write to USART CR2 */
  USARTx->CR2 = (u16)tmpreg;
 8005edc:	4313      	orrs	r3, r2
 8005ede:	8203      	strh	r3, [r0, #16]

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
 8005ee0:	8982      	ldrh	r2, [r0, #12]
*                    specified USART peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 8005ee2:	b570      	push	{r4, r5, r6, lr}
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (u32)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
            USART_InitStruct->USART_Mode;

  /* Write to USART CR1 */
  USARTx->CR1 = (u16)tmpreg;
 8005ee4:	890b      	ldrh	r3, [r1, #8]
*                    specified USART peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 8005ee6:	460e      	mov	r6, r1
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (u32)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
            USART_InitStruct->USART_Mode;

  /* Write to USART CR1 */
  USARTx->CR1 = (u16)tmpreg;
 8005ee8:	8889      	ldrh	r1, [r1, #4]
  USARTx->CR2 = (u16)tmpreg;

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= CR1_CLEAR_Mask;
 8005eea:	f422 52b0 	bic.w	r2, r2, #5632	; 0x1600
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (u32)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
            USART_InitStruct->USART_Mode;

  /* Write to USART CR1 */
  USARTx->CR1 = (u16)tmpreg;
 8005eee:	430b      	orrs	r3, r1
 8005ef0:	8971      	ldrh	r1, [r6, #10]
  USARTx->CR2 = (u16)tmpreg;

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= CR1_CLEAR_Mask;
 8005ef2:	f022 020c 	bic.w	r2, r2, #12	; 0xc
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (u32)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
            USART_InitStruct->USART_Mode;

  /* Write to USART CR1 */
  USARTx->CR1 = (u16)tmpreg;
 8005ef6:	430b      	orrs	r3, r1
  USARTx->CR2 = (u16)tmpreg;

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= CR1_CLEAR_Mask;
 8005ef8:	0412      	lsls	r2, r2, #16
 8005efa:	0c12      	lsrs	r2, r2, #16
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (u32)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
            USART_InitStruct->USART_Mode;

  /* Write to USART CR1 */
  USARTx->CR1 = (u16)tmpreg;
 8005efc:	b29b      	uxth	r3, r3
 8005efe:	4313      	orrs	r3, r2
 8005f00:	8183      	strh	r3, [r0, #12]

/*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;
 8005f02:	8a83      	ldrh	r3, [r0, #20]
  /* Configure the USART HFC -------------------------------------------------*/
  /* Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;

  /* Write to USART CR3 */
  USARTx->CR3 = (u16)tmpreg;
 8005f04:	89b2      	ldrh	r2, [r6, #12]
  USARTx->CR1 = (u16)tmpreg;

/*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;
  /* Clear CTSE and RTSE bits */
  tmpreg &= CR3_CLEAR_Mask;
 8005f06:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005f0a:	041b      	lsls	r3, r3, #16
 8005f0c:	0c1b      	lsrs	r3, r3, #16
*                    specified USART peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 8005f0e:	b088      	sub	sp, #32
  /* Configure the USART HFC -------------------------------------------------*/
  /* Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;

  /* Write to USART CR3 */
  USARTx->CR3 = (u16)tmpreg;
 8005f10:	4313      	orrs	r3, r2
*                    specified USART peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 8005f12:	4605      	mov	r5, r0
  /* Configure the USART HFC -------------------------------------------------*/
  /* Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;

  /* Write to USART CR3 */
  USARTx->CR3 = (u16)tmpreg;
 8005f14:	8283      	strh	r3, [r0, #20]
*                    specified USART peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 8005f16:	9001      	str	r0, [sp, #4]
  assert_param(IS_USART_MODE(USART_InitStruct->USART_Mode));
  assert_param(IS_USART_HARDWARE_FLOW_CONTROL(USART_InitStruct->USART_HardwareFlowControl));
  /* The hardware flow control is available only for USART1, USART2 and USART3 */          
  assert_param(IS_USART_PERIPH_HFC(USARTx, USART_InitStruct->USART_HardwareFlowControl));
  
  usartxbase = (*(u32*)&USARTx);
 8005f18:	4604      	mov	r4, r0
  /* Write to USART CR3 */
  USARTx->CR3 = (u16)tmpreg;

/*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate -------------------------------------------*/
  RCC_GetClocksFreq(&RCC_ClocksStatus);
 8005f1a:	a803      	add	r0, sp, #12
 8005f1c:	f7fe fe8e 	bl	8004c3c <RCC_GetClocksFreq>
  if (usartxbase == USART1_BASE)
 8005f20:	4b10      	ldr	r3, [pc, #64]	(8005f64 <USART_Init+0x94>)
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
  }

  /* Determine the integer part */
  integerdivider = ((0x19 * apbclock) / (0x04 * (USART_InitStruct->USART_BaudRate)));
  tmpreg = (integerdivider / 0x64) << 0x04;
 8005f22:	4811      	ldr	r0, [pc, #68]	(8005f68 <USART_Init+0x98>)
  USARTx->CR3 = (u16)tmpreg;

/*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate -------------------------------------------*/
  RCC_GetClocksFreq(&RCC_ClocksStatus);
  if (usartxbase == USART1_BASE)
 8005f24:	429d      	cmp	r5, r3
  {
    apbclock = RCC_ClocksStatus.PCLK2_Frequency;
 8005f26:	bf0c      	ite	eq
 8005f28:	9b06      	ldreq	r3, [sp, #24]
  }
  else
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
 8005f2a:	9b05      	ldrne	r3, [sp, #20]
  }

  /* Determine the integer part */
  integerdivider = ((0x19 * apbclock) / (0x04 * (USART_InitStruct->USART_BaudRate)));
 8005f2c:	eb03 0183 	add.w	r1, r3, r3, lsl #2
 8005f30:	6833      	ldr	r3, [r6, #0]
 8005f32:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 8005f36:	009b      	lsls	r3, r3, #2
 8005f38:	fbb1 f1f3 	udiv	r1, r1, r3
  tmpreg = (integerdivider / 0x64) << 0x04;
 8005f3c:	fba1 2300 	umull	r2, r3, r1, r0

  /* Determine the fractional part */
  fractionaldivider = integerdivider - (0x64 * (tmpreg >> 0x04));
  tmpreg |= ((((fractionaldivider * 0x10) + 0x32) / 0x64)) & ((u8)0x0F);
 8005f40:	2264      	movs	r2, #100
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
  }

  /* Determine the integer part */
  integerdivider = ((0x19 * apbclock) / (0x04 * (USART_InitStruct->USART_BaudRate)));
  tmpreg = (integerdivider / 0x64) << 0x04;
 8005f42:	ea4f 1c53 	mov.w	ip, r3, lsr #5

  /* Determine the fractional part */
  fractionaldivider = integerdivider - (0x64 * (tmpreg >> 0x04));
  tmpreg |= ((((fractionaldivider * 0x10) + 0x32) / 0x64)) & ((u8)0x0F);
 8005f46:	fb0c 1212 	mls	r2, ip, r2, r1
 8005f4a:	0112      	lsls	r2, r2, #4
 8005f4c:	3232      	adds	r2, #50
 8005f4e:	fba2 2300 	umull	r2, r3, r2, r0
 8005f52:	095b      	lsrs	r3, r3, #5
 8005f54:	f003 030f 	and.w	r3, r3, #15	; 0xf

  /* Write to USART BRR */
  USARTx->BRR = (u16)tmpreg;
 8005f58:	ea43 130c 	orr.w	r3, r3, ip, lsl #4
 8005f5c:	b29b      	uxth	r3, r3
 8005f5e:	812b      	strh	r3, [r5, #8]
}
 8005f60:	b008      	add	sp, #32
 8005f62:	bd70      	pop	{r4, r5, r6, pc}
 8005f64:	40013800 	.word	0x40013800
 8005f68:	51eb851f 	.word	0x51eb851f

08005f6c <USART_DeInit>:
*                     - USART1, USART2, USART3, UART4 or UART5.
* Output         : None
* Return         : None
*******************************************************************************/
void USART_DeInit(USART_TypeDef* USARTx)
{
 8005f6c:	b500      	push	{lr}
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));

  switch (*(u32*)&USARTx)
 8005f6e:	4b22      	ldr	r3, [pc, #136]	(8005ff8 <USART_DeInit+0x8c>)
*                     - USART1, USART2, USART3, UART4 or UART5.
* Output         : None
* Return         : None
*******************************************************************************/
void USART_DeInit(USART_TypeDef* USARTx)
{
 8005f70:	b083      	sub	sp, #12
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));

  switch (*(u32*)&USARTx)
 8005f72:	4298      	cmp	r0, r3
*                     - USART1, USART2, USART3, UART4 or UART5.
* Output         : None
* Return         : None
*******************************************************************************/
void USART_DeInit(USART_TypeDef* USARTx)
{
 8005f74:	9001      	str	r0, [sp, #4]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));

  switch (*(u32*)&USARTx)
 8005f76:	d02b      	beq.n	8005fd0 <USART_DeInit+0x64>
 8005f78:	d808      	bhi.n	8005f8c <USART_DeInit+0x20>
 8005f7a:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
 8005f7e:	4298      	cmp	r0, r3
 8005f80:	d016      	beq.n	8005fb0 <USART_DeInit+0x44>
 8005f82:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005f86:	4298      	cmp	r0, r3
 8005f88:	d134      	bne.n	8005ff4 <USART_DeInit+0x88>
 8005f8a:	e019      	b.n	8005fc0 <USART_DeInit+0x54>
 8005f8c:	4b1b      	ldr	r3, [pc, #108]	(8005ffc <USART_DeInit+0x90>)
 8005f8e:	4298      	cmp	r0, r3
 8005f90:	d026      	beq.n	8005fe0 <USART_DeInit+0x74>
 8005f92:	f503 4368 	add.w	r3, r3, #59392	; 0xe800
 8005f96:	4298      	cmp	r0, r3
 8005f98:	d12c      	bne.n	8005ff4 <USART_DeInit+0x88>
  {
    case USART1_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART1, ENABLE);
 8005f9a:	2101      	movs	r1, #1
 8005f9c:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8005fa0:	f7fe fed2 	bl	8004d48 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART1, DISABLE);
 8005fa4:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8005fa8:	2100      	movs	r1, #0
 8005faa:	f7fe fecd 	bl	8004d48 <RCC_APB2PeriphResetCmd>
 8005fae:	e021      	b.n	8005ff4 <USART_DeInit+0x88>
      break;

    case USART2_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART2, ENABLE);
 8005fb0:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8005fb4:	2101      	movs	r1, #1
 8005fb6:	f7fe fed5 	bl	8004d64 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART2, DISABLE);
 8005fba:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8005fbe:	e016      	b.n	8005fee <USART_DeInit+0x82>
      break;

    case USART3_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART3, ENABLE);
 8005fc0:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8005fc4:	2101      	movs	r1, #1
 8005fc6:	f7fe fecd 	bl	8004d64 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART3, DISABLE);
 8005fca:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8005fce:	e00e      	b.n	8005fee <USART_DeInit+0x82>
      break;
    
    case UART4_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART4, ENABLE);
 8005fd0:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8005fd4:	2101      	movs	r1, #1
 8005fd6:	f7fe fec5 	bl	8004d64 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART4, DISABLE);
 8005fda:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8005fde:	e006      	b.n	8005fee <USART_DeInit+0x82>
      break;
    
    case UART5_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, ENABLE);
 8005fe0:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8005fe4:	2101      	movs	r1, #1
 8005fe6:	f7fe febd 	bl	8004d64 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, DISABLE);
 8005fea:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8005fee:	2100      	movs	r1, #0
 8005ff0:	f7fe feb8 	bl	8004d64 <RCC_APB1PeriphResetCmd>
      break;            

    default:
      break;
  }
}
 8005ff4:	b003      	add	sp, #12
 8005ff6:	bd00      	pop	{pc}
 8005ff8:	40004c00 	.word	0x40004c00
 8005ffc:	40005000 	.word	0x40005000

08006000 <__WFI>:
; Return         : None
;******************************************************************************/
.thumb_func
__WFI: 
 
    WFI
 8006000:	bf30      	wfi
    BX r14
 8006002:	4770      	bx	lr

08006004 <__WFE>:
; Return         : None
;******************************************************************************/
.thumb_func
__WFE:

    WFE
 8006004:	bf20      	wfe
    BX r14
 8006006:	4770      	bx	lr

08006008 <__SEV>:
; Return         : None
;******************************************************************************/
.thumb_func
__SEV:

    SEV
 8006008:	bf40      	sev
    BX r14
 800600a:	4770      	bx	lr

0800600c <__ISB>:
; Return         : None
;******************************************************************************/
.thumb_func
__ISB:

    ISB
 800600c:	f3bf 8f6f 	isb	sy
    BX r14
 8006010:	4770      	bx	lr

08006012 <__DSB>:
; Return         : None
;******************************************************************************/
.thumb_func
__DSB:

    DSB
 8006012:	f3bf 8f4f 	dsb	sy
    BX r14
 8006016:	4770      	bx	lr

08006018 <__DMB>:
; Return         : None
;******************************************************************************/
.thumb_func
__DMB:

    DMB
 8006018:	f3bf 8f5f 	dmb	sy
    BX r14
 800601c:	4770      	bx	lr

0800601e <__SVC>:
; Return         : None
;******************************************************************************/
.thumb_func
__SVC:

    SVC 0x01
 800601e:	df01      	svc	1
    BX r14
 8006020:	4770      	bx	lr

08006022 <__MRS_CONTROL>:
; Return         : - r4 : Cortex-M3 CONTROL register value.
;******************************************************************************/
.thumb_func
__MRS_CONTROL:

  MRS  r0,control
 8006022:	f3ef 8014 	mrs	r0, CONTROL
  BX r14
 8006026:	4770      	bx	lr

08006028 <__MSR_CONTROL>:
; Return         : None
;******************************************************************************/
.thumb_func
__MSR_CONTROL:

  MSR control, r0
 8006028:	f380 8814 	msr	CONTROL, r0
  ISB
 800602c:	f3bf 8f6f 	isb	sy
  BX r14
 8006030:	4770      	bx	lr

08006032 <__MRS_PSP>:
; Return         : - r0 : Process Stack value.
;******************************************************************************/
.thumb_func
__MRS_PSP:

  MRS r0, psp
 8006032:	f3ef 8009 	mrs	r0, PSP
  BX r14
 8006036:	4770      	bx	lr

08006038 <__MSR_PSP>:
; Return         : None
;******************************************************************************/
.thumb_func
__MSR_PSP:
 
    MSR psp,  r0      /* set Process Stack value*/
 8006038:	f380 8809 	msr	PSP, r0
    BX r14
 800603c:	4770      	bx	lr

0800603e <__MRS_MSP>:
; Return         : - r0 : Main Stack value.
;******************************************************************************/
.thumb_func
__MRS_MSP:

  MRS r0, msp
 800603e:	f3ef 8008 	mrs	r0, MSP
  BX r14
 8006042:	4770      	bx	lr

08006044 <__MSR_MSP>:
; Return         : None
;******************************************************************************/
.thumb_func
__MSR_MSP: 
 
    MSR msp, r0  /*; set Main Stack value*/
 8006044:	f380 8808 	msr	MSP, r0
    BX r14
 8006048:	4770      	bx	lr

0800604a <__SETPRIMASK>:
; Return         : None
;******************************************************************************/
.thumb_func
__SETPRIMASK:

  CPSID i
 800604a:	b672      	cpsid	i
  BX r14
 800604c:	4770      	bx	lr

0800604e <__RESETPRIMASK>:
; Return         : None
;******************************************************************************/
.thumb_func
__RESETPRIMASK:

  CPSIE i
 800604e:	b662      	cpsie	i
  BX r14
 8006050:	4770      	bx	lr

08006052 <__SETFAULTMASK>:
; Return         : None
;******************************************************************************/
.thumb_func
__SETFAULTMASK:

  CPSID f
 8006052:	b671      	cpsid	f
  BX r14
 8006054:	4770      	bx	lr

08006056 <__RESETFAULTMASK>:
; Return         : None
;******************************************************************************/
.thumb_func
__RESETFAULTMASK:

  CPSIE f
 8006056:	b661      	cpsie	f
  BX r14
 8006058:	4770      	bx	lr

0800605a <__BASEPRICONFIG>:
; Return         : None
;******************************************************************************/
.thumb_func
__BASEPRICONFIG:

  MSR basepri, r0
 800605a:	f380 8811 	msr	BASEPRI, r0
  BX r14
 800605e:	4770      	bx	lr

08006060 <__GetBASEPRI>:
; Return         : - r0 : Base Priority value 
;******************************************************************************/
.thumb_func
__GetBASEPRI:

  MRS r0, basepri_max
 8006060:	f3ef 8012 	mrs	r0, BASEPRI_MASK
  BX r14
 8006064:	4770      	bx	lr

08006066 <__REV_HalfWord>:
; Return         : - r0 : holds tve variable value after byte reversing.
;******************************************************************************/
.thumb_func
__REV_HalfWord: 
 
  REV16 r0, r0
 8006066:	ba40      	rev16	r0, r0
  BX r14
 8006068:	4770      	bx	lr

0800606a <__REV_Word>:
; Return         : - r0 : holds tve variable value after byte reversing.
;******************************************************************************/
.thumb_func
__REV_Word: 
 
  REV r0, r0
 800606a:	ba00      	rev	r0, r0
  BX r14
 800606c:	4770      	bx	lr
	...

08006070 <Reset_Handler>:
* Input          :
* Output         :
* Return         :
*******************************************************************************/
void Reset_Handler(void)
{
 8006070:	f02d 0107 	bic.w	r1, sp, #7	; 0x7
 8006074:	4668      	mov	r0, sp
 8006076:	468d      	mov	sp, r1
 8006078:	b501      	push	{r0, lr}
 800607a:	2200      	movs	r2, #0

    //
    // Copy the data segment initializers from flash to SRAM.
    //
    pulSrc = &_sidata;
    for(pulDest = &_sdata; pulDest < &_edata; )
 800607c:	490c      	ldr	r1, [pc, #48]	(80060b0 <Reset_Handler+0x40>)
 800607e:	f8df c034 	ldr.w	ip, [pc, #52]	; 80060b4 <Reset_Handler+0x44>
    {
        *(pulDest++) = *(pulSrc++);
 8006082:	480d      	ldr	r0, [pc, #52]	(80060b8 <Reset_Handler+0x48>)
 8006084:	e002      	b.n	800608c <Reset_Handler+0x1c>
 8006086:	5883      	ldr	r3, [r0, r2]
 8006088:	508b      	str	r3, [r1, r2]
 800608a:	3204      	adds	r2, #4

    //
    // Copy the data segment initializers from flash to SRAM.
    //
    pulSrc = &_sidata;
    for(pulDest = &_sdata; pulDest < &_edata; )
 800608c:	eb01 0302 	add.w	r3, r1, r2
 8006090:	4563      	cmp	r3, ip
 8006092:	d3f8      	bcc.n	8006086 <Reset_Handler+0x16>
 8006094:	4b09      	ldr	r3, [pc, #36]	(80060bc <Reset_Handler+0x4c>)
    }

    //
    // Zero fill the bss segment.
    //
    for(pulDest = &_sbss; pulDest < &_ebss; )
 8006096:	490a      	ldr	r1, [pc, #40]	(80060c0 <Reset_Handler+0x50>)
    {
        *(pulDest++) = 0;
 8006098:	2200      	movs	r2, #0
 800609a:	e001      	b.n	80060a0 <Reset_Handler+0x30>
 800609c:	f843 2b04 	str.w	r2, [r3], #4
    }

    //
    // Zero fill the bss segment.
    //
    for(pulDest = &_sbss; pulDest < &_ebss; )
 80060a0:	428b      	cmp	r3, r1
 80060a2:	d3fb      	bcc.n	800609c <Reset_Handler+0x2c>
    }

    //
    // Call the application's entry point.
    //
    main();
 80060a4:	f7fd f864 	bl	8003170 <main>
}
 80060a8:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
 80060ac:	4685      	mov	sp, r0
 80060ae:	4770      	bx	lr
 80060b0:	20000000 	.word	0x20000000
 80060b4:	20000008 	.word	0x20000008
 80060b8:	080060fc 	.word	0x080060fc
 80060bc:	20000008 	.word	0x20000008
 80060c0:	20000054 	.word	0x20000054

080060c4 <APBAHBPrescTable>:
 80060c4:	00000000 	.word	0x00000000
 80060c8:	04030201 	.word	0x04030201
 80060cc:	04030201 	.word	0x04030201
 80060d0:	09080706 	.word	0x09080706

080060d4 <ADCPrescTable>:
 80060d4:	08060402 	.word	0x08060402
 80060d8:	324d4954 	.word	0x324d4954
 80060dc:	52534920 	.word	0x52534920
 80060e0:	000d200a 	.word	0x000d200a
 80060e4:	4c454820 	.word	0x4c454820
 80060e8:	3a204f4c 	.word	0x3a204f4c
 80060ec:	000d0a29 	.word	0x000d0a29
 80060f0:	5f434441 	.word	0x5f434441
 80060f4:	656e6f44 	.word	0x656e6f44
 80060f8:	00000000 	.word	0x00000000

Disassembly of section .data:

20000000 <Baudrate_DXL>:
20000000:	000f4240 	.word	0x000f4240

20000004 <Baudrate_PC>:
20000004:	0000e100 	.word	0x0000e100

Disassembly of section .bss:

20000008 <PC_RX_buff_index>:
20000008:	00000000 	.word	0x00000000

2000000c <PC_data_rdy>:
2000000c:	00000000 	.word	0x00000000

20000010 <gwTimingDelay>:
20000010:	00000000 	.word	0x00000000

20000014 <gw1msCounter>:
20000014:	00000000 	.word	0x00000000

20000018 <PC_RX_com_buf>:
	...

20000028 <DXL_RX_buff_index>:
20000028:	00000000 	.word	0x00000000

2000002c <DXL_TX_buff_index>:
2000002c:	00000000 	.word	0x00000000

20000030 <DXL_RX_com_buf>:
	...

2000003f <DXL_TX_com_buf>:
	...

20000050 <old_speed>:
20000050:	00000000 	.word	0x00000000

Disassembly of section ._usrstack:

20000054 <_susrstack>:
	...

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	5728203a 	undefined
   8:	52416e69 	subpl	r6, r1, #1680	; 0x690
   c:	614d204d 	cmpvs	sp, sp, asr #32
  10:	20686372 	rsbcs	r6, r8, r2, ror r3
  14:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
  18:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
  1c:	00302e33 	eorseq	r2, r0, r3, lsr lr
  20:	43434700 	movtmi	r4, #14080	; 0x3700
  24:	5728203a 	undefined
  28:	52416e69 	subpl	r6, r1, #1680	; 0x690
  2c:	614d204d 	cmpvs	sp, sp, asr #32
  30:	20686372 	rsbcs	r6, r8, r2, ror r3
  34:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
  38:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
  3c:	00302e33 	eorseq	r2, r0, r3, lsr lr
  40:	43434700 	movtmi	r4, #14080	; 0x3700
  44:	5728203a 	undefined
  48:	52416e69 	subpl	r6, r1, #1680	; 0x690
  4c:	614d204d 	cmpvs	sp, sp, asr #32
  50:	20686372 	rsbcs	r6, r8, r2, ror r3
  54:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
  58:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
  5c:	00302e33 	eorseq	r2, r0, r3, lsr lr
  60:	43434700 	movtmi	r4, #14080	; 0x3700
  64:	5728203a 	undefined
  68:	52416e69 	subpl	r6, r1, #1680	; 0x690
  6c:	614d204d 	cmpvs	sp, sp, asr #32
  70:	20686372 	rsbcs	r6, r8, r2, ror r3
  74:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
  78:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
  7c:	00302e33 	eorseq	r2, r0, r3, lsr lr
  80:	43434700 	movtmi	r4, #14080	; 0x3700
  84:	5728203a 	undefined
  88:	52416e69 	subpl	r6, r1, #1680	; 0x690
  8c:	614d204d 	cmpvs	sp, sp, asr #32
  90:	20686372 	rsbcs	r6, r8, r2, ror r3
  94:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
  98:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
  9c:	00302e33 	eorseq	r2, r0, r3, lsr lr
  a0:	43434700 	movtmi	r4, #14080	; 0x3700
  a4:	5728203a 	undefined
  a8:	52416e69 	subpl	r6, r1, #1680	; 0x690
  ac:	614d204d 	cmpvs	sp, sp, asr #32
  b0:	20686372 	rsbcs	r6, r8, r2, ror r3
  b4:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
  b8:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
  bc:	00302e33 	eorseq	r2, r0, r3, lsr lr
  c0:	43434700 	movtmi	r4, #14080	; 0x3700
  c4:	5728203a 	undefined
  c8:	52416e69 	subpl	r6, r1, #1680	; 0x690
  cc:	614d204d 	cmpvs	sp, sp, asr #32
  d0:	20686372 	rsbcs	r6, r8, r2, ror r3
  d4:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
  d8:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
  dc:	00302e33 	eorseq	r2, r0, r3, lsr lr
  e0:	43434700 	movtmi	r4, #14080	; 0x3700
  e4:	5728203a 	undefined
  e8:	52416e69 	subpl	r6, r1, #1680	; 0x690
  ec:	614d204d 	cmpvs	sp, sp, asr #32
  f0:	20686372 	rsbcs	r6, r8, r2, ror r3
  f4:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
  f8:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
  fc:	00302e33 	eorseq	r2, r0, r3, lsr lr
 100:	43434700 	movtmi	r4, #14080	; 0x3700
 104:	5728203a 	undefined
 108:	52416e69 	subpl	r6, r1, #1680	; 0x690
 10c:	614d204d 	cmpvs	sp, sp, asr #32
 110:	20686372 	rsbcs	r6, r8, r2, ror r3
 114:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
 118:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
 11c:	00302e33 	eorseq	r2, r0, r3, lsr lr
 120:	43434700 	movtmi	r4, #14080	; 0x3700
 124:	5728203a 	undefined
 128:	52416e69 	subpl	r6, r1, #1680	; 0x690
 12c:	614d204d 	cmpvs	sp, sp, asr #32
 130:	20686372 	rsbcs	r6, r8, r2, ror r3
 134:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
 138:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
 13c:	00302e33 	eorseq	r2, r0, r3, lsr lr
 140:	43434700 	movtmi	r4, #14080	; 0x3700
 144:	5728203a 	undefined
 148:	52416e69 	subpl	r6, r1, #1680	; 0x690
 14c:	614d204d 	cmpvs	sp, sp, asr #32
 150:	20686372 	rsbcs	r6, r8, r2, ror r3
 154:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
 158:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
 15c:	00302e33 	eorseq	r2, r0, r3, lsr lr
 160:	43434700 	movtmi	r4, #14080	; 0x3700
 164:	5728203a 	undefined
 168:	52416e69 	subpl	r6, r1, #1680	; 0x690
 16c:	614d204d 	cmpvs	sp, sp, asr #32
 170:	20686372 	rsbcs	r6, r8, r2, ror r3
 174:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
 178:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
 17c:	00302e33 	eorseq	r2, r0, r3, lsr lr
 180:	43434700 	movtmi	r4, #14080	; 0x3700
 184:	5728203a 	undefined
 188:	52416e69 	subpl	r6, r1, #1680	; 0x690
 18c:	614d204d 	cmpvs	sp, sp, asr #32
 190:	20686372 	rsbcs	r6, r8, r2, ror r3
 194:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
 198:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
 19c:	00302e33 	eorseq	r2, r0, r3, lsr lr
 1a0:	43434700 	movtmi	r4, #14080	; 0x3700
 1a4:	5728203a 	undefined
 1a8:	52416e69 	subpl	r6, r1, #1680	; 0x690
 1ac:	614d204d 	cmpvs	sp, sp, asr #32
 1b0:	20686372 	rsbcs	r6, r8, r2, ror r3
 1b4:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
 1b8:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
 1bc:	00302e33 	eorseq	r2, r0, r3, lsr lr
 1c0:	43434700 	movtmi	r4, #14080	; 0x3700
 1c4:	5728203a 	undefined
 1c8:	52416e69 	subpl	r6, r1, #1680	; 0x690
 1cc:	614d204d 	cmpvs	sp, sp, asr #32
 1d0:	20686372 	rsbcs	r6, r8, r2, ror r3
 1d4:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
 1d8:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
 1dc:	00302e33 	eorseq	r2, r0, r3, lsr lr
 1e0:	43434700 	movtmi	r4, #14080	; 0x3700
 1e4:	5728203a 	undefined
 1e8:	52416e69 	subpl	r6, r1, #1680	; 0x690
 1ec:	614d204d 	cmpvs	sp, sp, asr #32
 1f0:	20686372 	rsbcs	r6, r8, r2, ror r3
 1f4:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
 1f8:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
 1fc:	00302e33 	eorseq	r2, r0, r3, lsr lr
 200:	43434700 	movtmi	r4, #14080	; 0x3700
 204:	5728203a 	undefined
 208:	52416e69 	subpl	r6, r1, #1680	; 0x690
 20c:	614d204d 	cmpvs	sp, sp, asr #32
 210:	20686372 	rsbcs	r6, r8, r2, ror r3
 214:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
 218:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
 21c:	00302e33 	eorseq	r2, r0, r3, lsr lr
 220:	43434700 	movtmi	r4, #14080	; 0x3700
 224:	5728203a 	undefined
 228:	52416e69 	subpl	r6, r1, #1680	; 0x690
 22c:	614d204d 	cmpvs	sp, sp, asr #32
 230:	20686372 	rsbcs	r6, r8, r2, ror r3
 234:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
 238:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
 23c:	00302e33 	eorseq	r2, r0, r3, lsr lr
 240:	43434700 	movtmi	r4, #14080	; 0x3700
 244:	5728203a 	undefined
 248:	52416e69 	subpl	r6, r1, #1680	; 0x690
 24c:	614d204d 	cmpvs	sp, sp, asr #32
 250:	20686372 	rsbcs	r6, r8, r2, ror r3
 254:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
 258:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
 25c:	00302e33 	eorseq	r2, r0, r3, lsr lr
 260:	43434700 	movtmi	r4, #14080	; 0x3700
 264:	5728203a 	undefined
 268:	52416e69 	subpl	r6, r1, #1680	; 0x690
 26c:	614d204d 	cmpvs	sp, sp, asr #32
 270:	20686372 	rsbcs	r6, r8, r2, ror r3
 274:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
 278:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
 27c:	00302e33 	eorseq	r2, r0, r3, lsr lr
 280:	43434700 	movtmi	r4, #14080	; 0x3700
 284:	5728203a 	undefined
 288:	52416e69 	subpl	r6, r1, #1680	; 0x690
 28c:	614d204d 	cmpvs	sp, sp, asr #32
 290:	20686372 	rsbcs	r6, r8, r2, ror r3
 294:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
 298:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
 29c:	00302e33 	eorseq	r2, r0, r3, lsr lr
 2a0:	43434700 	movtmi	r4, #14080	; 0x3700
 2a4:	5728203a 	undefined
 2a8:	52416e69 	subpl	r6, r1, #1680	; 0x690
 2ac:	614d204d 	cmpvs	sp, sp, asr #32
 2b0:	20686372 	rsbcs	r6, r8, r2, ror r3
 2b4:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
 2b8:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
 2bc:	00302e33 	eorseq	r2, r0, r3, lsr lr
 2c0:	43434700 	movtmi	r4, #14080	; 0x3700
 2c4:	5728203a 	undefined
 2c8:	52416e69 	subpl	r6, r1, #1680	; 0x690
 2cc:	614d204d 	cmpvs	sp, sp, asr #32
 2d0:	20686372 	rsbcs	r6, r8, r2, ror r3
 2d4:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
 2d8:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
 2dc:	00302e33 	eorseq	r2, r0, r3, lsr lr
 2e0:	43434700 	movtmi	r4, #14080	; 0x3700
 2e4:	5728203a 	undefined
 2e8:	52416e69 	subpl	r6, r1, #1680	; 0x690
 2ec:	614d204d 	cmpvs	sp, sp, asr #32
 2f0:	20686372 	rsbcs	r6, r8, r2, ror r3
 2f4:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
 2f8:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
 2fc:	00302e33 	eorseq	r2, r0, r3, lsr lr
 300:	43434700 	movtmi	r4, #14080	; 0x3700
 304:	5728203a 	undefined
 308:	52416e69 	subpl	r6, r1, #1680	; 0x690
 30c:	614d204d 	cmpvs	sp, sp, asr #32
 310:	20686372 	rsbcs	r6, r8, r2, ror r3
 314:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
 318:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
 31c:	00302e33 	eorseq	r2, r0, r3, lsr lr
 320:	43434700 	movtmi	r4, #14080	; 0x3700
 324:	5728203a 	undefined
 328:	52416e69 	subpl	r6, r1, #1680	; 0x690
 32c:	614d204d 	cmpvs	sp, sp, asr #32
 330:	20686372 	rsbcs	r6, r8, r2, ror r3
 334:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
 338:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
 33c:	00302e33 	eorseq	r2, r0, r3, lsr lr

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	00000024 	andeq	r0, r0, r4, lsr #32
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	0000000c 	andeq	r0, r0, ip
  18:	00000000 	andeq	r0, r0, r0
  1c:	0000000c 	andeq	r0, r0, ip
	...
  28:	0000001c 	andeq	r0, r0, ip, lsl r0
  2c:	004d0002 	subeq	r0, sp, r2
  30:	00040000 	andeq	r0, r4, r0
	...
  3c:	00000104 	andeq	r0, r0, r4, lsl #2
	...
  48:	0000001c 	andeq	r0, r0, ip, lsl r0
  4c:	00d10002 	sbcseq	r0, r1, r2
  50:	00040000 	andeq	r0, r4, r0
  54:	00000000 	andeq	r0, r0, r0
  58:	08003134 	stmdaeq	r0, {r2, r4, r5, r8, ip, sp}
  5c:	00000100 	andeq	r0, r0, r0, lsl #2
	...
  68:	0000001c 	andeq	r0, r0, ip, lsl r0
  6c:	04800002 	streq	r0, [r0], #2
  70:	00040000 	andeq	r0, r4, r0
  74:	00000000 	andeq	r0, r0, r0
  78:	08003234 	stmdaeq	r0, {r2, r4, r5, r9, ip, sp}
  7c:	00000134 	andeq	r0, r0, r4, lsr r1
	...
  88:	0000001c 	andeq	r0, r0, ip, lsl r0
  8c:	0a2c0002 	beq	b0009c <__Stack_Size+0xaffc9c>
  90:	00040000 	andeq	r0, r4, r0
  94:	00000000 	andeq	r0, r0, r0
  98:	08003368 	stmdaeq	r0, {r3, r5, r6, r8, r9, ip, sp}
  9c:	00000224 	andeq	r0, r0, r4, lsr #4
	...
  a8:	0000001c 	andeq	r0, r0, ip, lsl r0
  ac:	0f540002 	svceq	0x00540002
  b0:	00040000 	andeq	r0, r4, r0
  b4:	00000000 	andeq	r0, r0, r0
  b8:	0800358c 	stmdaeq	r0, {r2, r3, r7, r8, sl, ip, sp}
  bc:	0000015c 	andeq	r0, r0, ip, asr r1
	...
  c8:	0000001c 	andeq	r0, r0, ip, lsl r0
  cc:	12ff0002 	rscsne	r0, pc, #2	; 0x2
  d0:	00040000 	andeq	r0, r4, r0
  d4:	00000000 	andeq	r0, r0, r0
  d8:	080036e8 	stmdaeq	r0, {r3, r5, r6, r7, r9, sl, ip, sp}
  dc:	000001e8 	andeq	r0, r0, r8, ror #3
	...
  e8:	0000001c 	andeq	r0, r0, ip, lsl r0
  ec:	171d0002 	ldrne	r0, [sp, -r2]
  f0:	00040000 	andeq	r0, r4, r0
  f4:	00000000 	andeq	r0, r0, r0
  f8:	080038d0 	stmdaeq	r0, {r4, r6, r7, fp, ip, sp}
  fc:	000000ec 	andeq	r0, r0, ip, ror #1
	...
 108:	0000001c 	andeq	r0, r0, ip, lsl r0
 10c:	18860002 	stmne	r6, {r1}
 110:	00040000 	andeq	r0, r4, r0
 114:	00000000 	andeq	r0, r0, r0
 118:	080039bc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r8, fp, ip, sp}
 11c:	00000110 	andeq	r0, r0, r0, lsl r1
	...
 128:	0000001c 	andeq	r0, r0, ip, lsl r0
 12c:	1b770002 	blne	1dc013c <__Stack_Size+0x1dbfd3c>
 130:	00040000 	andeq	r0, r4, r0
 134:	00000000 	andeq	r0, r0, r0
 138:	08003acc 	stmdaeq	r0, {r2, r3, r6, r7, r9, fp, ip, sp}
 13c:	00000394 	muleq	r0, r4, r3
	...
 148:	0000001c 	andeq	r0, r0, ip, lsl r0
 14c:	26960002 	ldrcs	r0, [r6], r2
 150:	00040000 	andeq	r0, r4, r0
 154:	00000000 	andeq	r0, r0, r0
 158:	08003e60 	stmdaeq	r0, {r5, r6, r9, sl, fp, ip, sp}
 15c:	00000528 	andeq	r0, r0, r8, lsr #10
	...
 168:	0000001c 	andeq	r0, r0, ip, lsl r0
 16c:	2dd00002 	ldclcs	0, cr0, [r0, #8]
 170:	00040000 	andeq	r0, r4, r0
 174:	00000000 	andeq	r0, r0, r0
 178:	08004388 	stmdaeq	r0, {r3, r7, r8, r9, lr}
 17c:	00000288 	andeq	r0, r0, r8, lsl #5
	...
 188:	0000001c 	andeq	r0, r0, ip, lsl r0
 18c:	34180002 	ldrcc	r0, [r8], #-2
 190:	00040000 	andeq	r0, r4, r0
 194:	00000000 	andeq	r0, r0, r0
 198:	08004610 	stmdaeq	r0, {r4, r9, sl, lr}
 19c:	00000384 	andeq	r0, r0, r4, lsl #7
	...
 1a8:	0000001c 	andeq	r0, r0, ip, lsl r0
 1ac:	3cff0002 	ldclcc	0, cr0, [pc], #8
 1b0:	00040000 	andeq	r0, r4, r0
 1b4:	00000000 	andeq	r0, r0, r0
 1b8:	08004994 	stmdaeq	r0, {r2, r4, r7, r8, fp, lr}
 1bc:	000000e0 	andeq	r0, r0, r0, ror #1
	...
 1c8:	0000001c 	andeq	r0, r0, ip, lsl r0
 1cc:	3f460002 	svccc	0x00460002
 1d0:	00040000 	andeq	r0, r4, r0
 1d4:	00000000 	andeq	r0, r0, r0
 1d8:	08004a74 	stmdaeq	r0, {r2, r4, r5, r6, r9, fp, lr}
 1dc:	000003a4 	andeq	r0, r0, r4, lsr #7
	...
 1e8:	0000001c 	andeq	r0, r0, ip, lsl r0
 1ec:	48030002 	stmdami	r3, {r1}
 1f0:	00040000 	andeq	r0, r4, r0
 1f4:	00000000 	andeq	r0, r0, r0
 1f8:	08004e18 	stmdaeq	r0, {r3, r4, r9, sl, fp, lr}
 1fc:	000000a4 	andeq	r0, r0, r4, lsr #1
	...
 208:	0000001c 	andeq	r0, r0, ip, lsl r0
 20c:	49f20002 	ldmibmi	r2!, {r1}^
 210:	00040000 	andeq	r0, r4, r0
 214:	00000000 	andeq	r0, r0, r0
 218:	08004ebc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r9, sl, fp, lr}
 21c:	00000d88 	andeq	r0, r0, r8, lsl #27
	...
 228:	0000001c 	andeq	r0, r0, ip, lsl r0
 22c:	6b3b0002 	blvs	ec023c <__Stack_Size+0xebfe3c>
 230:	00040000 	andeq	r0, r4, r0
 234:	00000000 	andeq	r0, r0, r0
 238:	08005c44 	stmdaeq	r0, {r2, r6, sl, fp, ip, lr}
 23c:	000003bc 	strheq	r0, [r0], -ip
	...
 248:	0000001c 	andeq	r0, r0, ip, lsl r0
 24c:	748b0002 	strvc	r0, [fp], #2
 250:	00040000 	andeq	r0, r4, r0
 254:	00000000 	andeq	r0, r0, r0
 258:	08006000 	stmdaeq	r0, {sp, lr}
 25c:	0000006e 	andeq	r0, r0, lr, rrx
	...
 268:	0000001c 	andeq	r0, r0, ip, lsl r0
 26c:	751c0002 	ldrvc	r0, [ip, #-2]
 270:	00040000 	andeq	r0, r4, r0
 274:	00000000 	andeq	r0, r0, r0
 278:	08006070 	stmdaeq	r0, {r4, r5, r6, sp, lr}
 27c:	00000054 	andeq	r0, r0, r4, asr r0
	...
 288:	0000001c 	andeq	r0, r0, ip, lsl r0
 28c:	76220002 	strtvc	r0, [r2], -r2
 290:	00040000 	andeq	r0, r4, r0
	...
 29c:	00000028 	andeq	r0, r0, r8, lsr #32
	...
 2a8:	0000001c 	andeq	r0, r0, ip, lsl r0
 2ac:	76e70002 	strbtvc	r0, [r7], r2
 2b0:	00040000 	andeq	r0, r4, r0
	...
 2bc:	00000030 	andeq	r0, r0, r0, lsr r0
	...
 2c8:	0000001c 	andeq	r0, r0, ip, lsl r0
 2cc:	895b0002 	ldmdbhi	fp, {r1}^
 2d0:	00040000 	andeq	r0, r4, r0
	...
 2dc:	000000c8 	andeq	r0, r0, r8, asr #1
	...
 2e8:	0000001c 	andeq	r0, r0, ip, lsl r0
 2ec:	8aa10002 	bhi	fe8402fc <SCS_BASE+0x1e8322fc>
 2f0:	00040000 	andeq	r0, r4, r0
	...
 2fc:	000000d0 	ldrdeq	r0, [r0], -r0
	...
 308:	0000001c 	andeq	r0, r0, ip, lsl r0
 30c:	8bb40002 	blhi	fed0031c <SCS_BASE+0x1ecf231c>
 310:	00040000 	andeq	r0, r4, r0
	...
 31c:	0000009c 	muleq	r0, ip, r0
	...
 328:	0000001c 	andeq	r0, r0, ip, lsl r0
 32c:	95590002 	ldrbls	r0, [r9, #-2]
 330:	00040000 	andeq	r0, r4, r0
	...
 33c:	0000010c 	andeq	r0, r0, ip, lsl #2
	...
 348:	00000024 	andeq	r0, r0, r4, lsr #32
 34c:	9f0b0002 	svcls	0x000b0002
 350:	00040000 	andeq	r0, r4, r0
	...
 35c:	0000000c 	andeq	r0, r0, ip
 360:	00000000 	andeq	r0, r0, r0
 364:	0000000c 	andeq	r0, r0, ip
	...

Disassembly of section .debug_pubnames:

00000000 <.debug_pubnames>:
       0:	00000057 	andeq	r0, r0, r7, asr r0
       4:	00d10002 	sbcseq	r0, r1, r2
       8:	03af0000 	undefined instruction 0x03af0000
       c:	02f30000 	rscseq	r0, r3, #0	; 0x0
      10:	5f5f0000 	svcpl	0x005f0000
      14:	5f525349 	svcpl	0x00525349
      18:	414c4544 	cmpmi	ip, r4, asr #10
      1c:	03060059 	movweq	r0, #24665	; 0x6059
      20:	5f5f0000 	svcpl	0x005f0000
      24:	324d4954 	subcc	r4, sp, #1376256	; 0x150000
      28:	5253495f 	subspl	r4, r3, #1556480	; 0x17c000
      2c:	00031a00 	andeq	r1, r3, r0, lsl #20
      30:	69616d00 	stmdbvs	r1!, {r8, sl, fp, sp, lr}^
      34:	038a006e 	orreq	r0, sl, #110	; 0x6e
      38:	61420000 	cmpvs	r2, r0
      3c:	61726475 	cmnvs	r2, r5, ror r4
      40:	445f6574 	ldrbmi	r6, [pc], #1396	; 48 <_Minimum_Stack_Size-0xb8>
      44:	9c004c58 	stcls	12, cr4, [r0], {88}
      48:	42000003 	andmi	r0, r0, #3	; 0x3
      4c:	72647561 	rsbvc	r7, r4, #406847488	; 0x18400000
      50:	5f657461 	svcpl	0x00657461
      54:	00004350 	andeq	r4, r0, r0, asr r3
      58:	38000000 	stmdacc	r0, {}
      5c:	02000006 	andeq	r0, r0, #6	; 0x6
      60:	00048000 	andeq	r8, r4, r0
      64:	0005ac00 	andeq	sl, r5, r0, lsl #24
      68:	00005200 	andeq	r5, r0, r0, lsl #4
      6c:	494d4e00 	stmdbmi	sp, {r9, sl, fp, lr}^
      70:	65637845 	strbvs	r7, [r3, #-2117]!
      74:	6f697470 	svcvs	0x00697470
      78:	0065006e 	rsbeq	r0, r5, lr, rrx
      7c:	61480000 	cmpvs	r8, r0
      80:	61466472 	cmpvs	r6, r2, ror r4
      84:	45746c75 	ldrbmi	r6, [r4, #-3189]!
      88:	70656378 	rsbvc	r6, r5, r8, ror r3
      8c:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
      90:	00007800 	andeq	r7, r0, r0, lsl #16
      94:	6d654d00 	stclvs	13, cr4, [r5]
      98:	616e614d 	cmnvs	lr, sp, asr #2
      9c:	78456567 	stmdavc	r5, {r0, r1, r2, r5, r6, r8, sl, sp, lr}^
      a0:	74706563 	ldrbtvc	r6, [r0], #-1379
      a4:	006e6f69 	rsbeq	r6, lr, r9, ror #30
      a8:	0000008b 	andeq	r0, r0, fp, lsl #1
      ac:	46737542 	ldrbtmi	r7, [r3], -r2, asr #10
      b0:	746c7561 	strbtvc	r7, [ip], #-1377
      b4:	65637845 	strbvs	r7, [r3, #-2117]!
      b8:	6f697470 	svcvs	0x00697470
      bc:	009e006e 	addseq	r0, lr, lr, rrx
      c0:	73550000 	cmpvc	r5, #0	; 0x0
      c4:	46656761 	strbtmi	r6, [r5], -r1, ror #14
      c8:	746c7561 	strbtvc	r7, [ip], #-1377
      cc:	65637845 	strbvs	r7, [r3, #-2117]!
      d0:	6f697470 	svcvs	0x00697470
      d4:	00b1006e 	adcseq	r0, r1, lr, rrx
      d8:	65440000 	strbvs	r0, [r4]
      dc:	4d677562 	cfstr64mi	mvdx7, [r7, #-392]!
      e0:	74696e6f 	strbtvc	r6, [r9], #-3695
      e4:	c400726f 	strgt	r7, [r0], #-623
      e8:	53000000 	movwpl	r0, #0	; 0x0
      ec:	61484356 	cmpvs	r8, r6, asr r3
      f0:	656c646e 	strbvs	r6, [ip, #-1134]!
      f4:	00d70072 	sbcseq	r0, r7, r2, ror r0
      f8:	65500000 	ldrbvs	r0, [r0]
      fc:	5653646e 	ldrbpl	r6, [r3], -lr, ror #8
     100:	00ea0043 	rsceq	r0, sl, r3, asr #32
     104:	57570000 	ldrbpl	r0, [r7, -r0]
     108:	495f4744 	ldmdbmi	pc, {r2, r6, r8, r9, sl, lr}^
     10c:	61485152 	cmpvs	r8, r2, asr r1
     110:	656c646e 	strbvs	r6, [ip, #-1134]!
     114:	00fd0072 	rscseq	r0, sp, r2, ror r0
     118:	56500000 	ldrbpl	r0, [r0], -r0
     11c:	52495f44 	subpl	r5, r9, #272	; 0x110
     120:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     124:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     128:	00011000 	andeq	r1, r1, r0
     12c:	4d415400 	cfstrdmi	mvd5, [r1]
     130:	5f524550 	svcpl	0x00524550
     134:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     138:	6c646e61 	stclvs	14, cr6, [r4], #-388
     13c:	23007265 	movwcs	r7, #613	; 0x265
     140:	52000001 	andpl	r0, r0, #1	; 0x1
     144:	495f4354 	ldmdbmi	pc, {r2, r4, r6, r8, r9, lr}^
     148:	61485152 	cmpvs	r8, r2, asr r1
     14c:	656c646e 	strbvs	r6, [ip, #-1134]!
     150:	01360072 	teqeq	r6, r2, ror r0
     154:	4c460000 	marmi	acc0, r0, r6
     158:	5f485341 	svcpl	0x00485341
     15c:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     160:	6c646e61 	stclvs	14, cr6, [r4], #-388
     164:	49007265 	stmdbmi	r0, {r0, r2, r5, r6, r9, ip, sp, lr}
     168:	52000001 	andpl	r0, r0, #1	; 0x1
     16c:	495f4343 	ldmdbmi	pc, {r0, r1, r6, r8, r9, lr}^
     170:	61485152 	cmpvs	r8, r2, asr r1
     174:	656c646e 	strbvs	r6, [ip, #-1134]!
     178:	015c0072 	cmpeq	ip, r2, ror r0
     17c:	58450000 	stmdapl	r5, {}^
     180:	5f304954 	svcpl	0x00304954
     184:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     188:	6c646e61 	stclvs	14, cr6, [r4], #-388
     18c:	6f007265 	svcvs	0x00007265
     190:	45000001 	strmi	r0, [r0, #-1]
     194:	31495458 	cmpcc	r9, r8, asr r4
     198:	5152495f 	cmppl	r2, pc, asr r9
     19c:	646e6148 	strbtvs	r6, [lr], #-328
     1a0:	0072656c 	rsbseq	r6, r2, ip, ror #10
     1a4:	00000182 	andeq	r0, r0, r2, lsl #3
     1a8:	49545845 	ldmdbmi	r4, {r0, r2, r6, fp, ip, lr}^
     1ac:	52495f32 	subpl	r5, r9, #200	; 0xc8
     1b0:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     1b4:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     1b8:	00019500 	andeq	r9, r1, r0, lsl #10
     1bc:	54584500 	ldrbpl	r4, [r8], #-1280
     1c0:	495f3349 	ldmdbmi	pc, {r0, r3, r6, r8, r9, ip, sp}^
     1c4:	61485152 	cmpvs	r8, r2, asr r1
     1c8:	656c646e 	strbvs	r6, [ip, #-1134]!
     1cc:	01a80072 	undefined instruction 0x01a80072
     1d0:	58450000 	stmdapl	r5, {}^
     1d4:	5f344954 	svcpl	0x00344954
     1d8:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     1dc:	6c646e61 	stclvs	14, cr6, [r4], #-388
     1e0:	bc007265 	sfmlt	f7, 4, [r0], {101}
     1e4:	44000001 	strmi	r0, [r0], #-1
     1e8:	5f31414d 	svcpl	0x0031414d
     1ec:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
     1f0:	316c656e 	cmncc	ip, lr, ror #10
     1f4:	5152495f 	cmppl	r2, pc, asr r9
     1f8:	646e6148 	strbtvs	r6, [lr], #-328
     1fc:	0072656c 	rsbseq	r6, r2, ip, ror #10
     200:	000001d0 	ldrdeq	r0, [r0], -r0
     204:	31414d44 	cmpcc	r1, r4, asr #26
     208:	6168435f 	cmnvs	r8, pc, asr r3
     20c:	6c656e6e 	stclvs	14, cr6, [r5], #-440
     210:	52495f32 	subpl	r5, r9, #200	; 0xc8
     214:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     218:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     21c:	0001e400 	andeq	lr, r1, r0, lsl #8
     220:	414d4400 	cmpmi	sp, r0, lsl #8
     224:	68435f31 	stmdavs	r3, {r0, r4, r5, r8, r9, sl, fp, ip, lr}^
     228:	656e6e61 	strbvs	r6, [lr, #-3681]!
     22c:	495f336c 	ldmdbmi	pc, {r2, r3, r5, r6, r8, r9, ip, sp}^
     230:	61485152 	cmpvs	r8, r2, asr r1
     234:	656c646e 	strbvs	r6, [ip, #-1134]!
     238:	01f80072 	mvnseq	r0, r2, ror r0
     23c:	4d440000 	stclmi	0, cr0, [r4]
     240:	435f3141 	cmpmi	pc, #1073741840	; 0x40000010
     244:	6e6e6168 	powvsez	f6, f6, #0.0
     248:	5f346c65 	svcpl	0x00346c65
     24c:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     250:	6c646e61 	stclvs	14, cr6, [r4], #-388
     254:	0c007265 	sfmeq	f7, 4, [r0], {101}
     258:	44000002 	strmi	r0, [r0], #-2
     25c:	5f31414d 	svcpl	0x0031414d
     260:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
     264:	356c656e 	strbcc	r6, [ip, #-1390]!
     268:	5152495f 	cmppl	r2, pc, asr r9
     26c:	646e6148 	strbtvs	r6, [lr], #-328
     270:	0072656c 	rsbseq	r6, r2, ip, ror #10
     274:	00000220 	andeq	r0, r0, r0, lsr #4
     278:	31414d44 	cmpcc	r1, r4, asr #26
     27c:	6168435f 	cmnvs	r8, pc, asr r3
     280:	6c656e6e 	stclvs	14, cr6, [r5], #-440
     284:	52495f36 	subpl	r5, r9, #216	; 0xd8
     288:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     28c:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     290:	00023400 	andeq	r3, r2, r0, lsl #8
     294:	414d4400 	cmpmi	sp, r0, lsl #8
     298:	68435f31 	stmdavs	r3, {r0, r4, r5, r8, r9, sl, fp, ip, lr}^
     29c:	656e6e61 	strbvs	r6, [lr, #-3681]!
     2a0:	495f376c 	ldmdbmi	pc, {r2, r3, r5, r6, r8, r9, sl, ip, sp}^
     2a4:	61485152 	cmpvs	r8, r2, asr r1
     2a8:	656c646e 	strbvs	r6, [ip, #-1134]!
     2ac:	02480072 	subeq	r0, r8, #114	; 0x72
     2b0:	44410000 	strbmi	r0, [r1]
     2b4:	325f3143 	subscc	r3, pc, #-1073741808	; 0xc0000010
     2b8:	5152495f 	cmppl	r2, pc, asr r9
     2bc:	646e6148 	strbtvs	r6, [lr], #-328
     2c0:	0072656c 	rsbseq	r6, r2, ip, ror #10
     2c4:	0000025c 	andeq	r0, r0, ip, asr r2
     2c8:	5f425355 	svcpl	0x00425355
     2cc:	435f5048 	cmpmi	pc, #72	; 0x48
     2d0:	545f4e41 	ldrbpl	r4, [pc], #3649	; 2d8 <_Minimum_Stack_Size+0x1d8>
     2d4:	52495f58 	subpl	r5, r9, #352	; 0x160
     2d8:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     2dc:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     2e0:	00027000 	andeq	r7, r2, r0
     2e4:	42535500 	subsmi	r5, r3, #0	; 0x0
     2e8:	5f504c5f 	svcpl	0x00504c5f
     2ec:	5f4e4143 	svcpl	0x004e4143
     2f0:	5f305852 	svcpl	0x00305852
     2f4:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     2f8:	6c646e61 	stclvs	14, cr6, [r4], #-388
     2fc:	84007265 	strhi	r7, [r0], #-613
     300:	43000002 	movwmi	r0, #2	; 0x2
     304:	525f4e41 	subspl	r4, pc, #1040	; 0x410
     308:	495f3158 	ldmdbmi	pc, {r3, r4, r6, r8, ip, sp}^
     30c:	61485152 	cmpvs	r8, r2, asr r1
     310:	656c646e 	strbvs	r6, [ip, #-1134]!
     314:	02980072 	addseq	r0, r8, #114	; 0x72
     318:	41430000 	cmpmi	r3, r0
     31c:	43535f4e 	cmpmi	r3, #312	; 0x138
     320:	52495f45 	subpl	r5, r9, #276	; 0x114
     324:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     328:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     32c:	0002ac00 	andeq	sl, r2, r0, lsl #24
     330:	54584500 	ldrbpl	r4, [r8], #-1280
     334:	355f3949 	ldrbcc	r3, [pc, #-2377]	; fffff9f3 <SCS_BASE+0x1fff19f3>
     338:	5152495f 	cmppl	r2, pc, asr r9
     33c:	646e6148 	strbtvs	r6, [lr], #-328
     340:	0072656c 	rsbseq	r6, r2, ip, ror #10
     344:	000002c0 	andeq	r0, r0, r0, asr #5
     348:	314d4954 	cmpcc	sp, r4, asr r9
     34c:	4b52425f 	blmi	1490cd0 <__Stack_Size+0x14908d0>
     350:	5152495f 	cmppl	r2, pc, asr r9
     354:	646e6148 	strbtvs	r6, [lr], #-328
     358:	0072656c 	rsbseq	r6, r2, ip, ror #10
     35c:	000002d4 	ldrdeq	r0, [r0], -r4
     360:	314d4954 	cmpcc	sp, r4, asr r9
     364:	5f50555f 	svcpl	0x0050555f
     368:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     36c:	6c646e61 	stclvs	14, cr6, [r4], #-388
     370:	e8007265 	stmda	r0, {r0, r2, r5, r6, r9, ip, sp, lr}
     374:	54000002 	strpl	r0, [r0], #-2
     378:	5f314d49 	svcpl	0x00314d49
     37c:	5f475254 	svcpl	0x00475254
     380:	5f4d4f43 	svcpl	0x004d4f43
     384:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     388:	6c646e61 	stclvs	14, cr6, [r4], #-388
     38c:	fc007265 	stc2	2, cr7, [r0], {101}
     390:	54000002 	strpl	r0, [r0], #-2
     394:	5f314d49 	svcpl	0x00314d49
     398:	495f4343 	ldmdbmi	pc, {r0, r1, r6, r8, r9, lr}^
     39c:	61485152 	cmpvs	r8, r2, asr r1
     3a0:	656c646e 	strbvs	r6, [ip, #-1134]!
     3a4:	03100072 	tsteq	r0, #114	; 0x72
     3a8:	49540000 	ldmdbmi	r4, {}^
     3ac:	495f334d 	ldmdbmi	pc, {r0, r2, r3, r6, r8, r9, ip, sp}^
     3b0:	61485152 	cmpvs	r8, r2, asr r1
     3b4:	656c646e 	strbvs	r6, [ip, #-1134]!
     3b8:	03240072 	teqeq	r4, #114	; 0x72
     3bc:	49540000 	ldmdbmi	r4, {}^
     3c0:	495f344d 	ldmdbmi	pc, {r0, r2, r3, r6, sl, ip, sp}^
     3c4:	61485152 	cmpvs	r8, r2, asr r1
     3c8:	656c646e 	strbvs	r6, [ip, #-1134]!
     3cc:	03380072 	teqeq	r8, #114	; 0x72
     3d0:	32490000 	subcc	r0, r9, #0	; 0x0
     3d4:	455f3143 	ldrbmi	r3, [pc, #-323]	; 299 <_Minimum_Stack_Size+0x199>
     3d8:	52495f56 	subpl	r5, r9, #344	; 0x158
     3dc:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     3e0:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     3e4:	00034c00 	andeq	r4, r3, r0, lsl #24
     3e8:	43324900 	teqmi	r2, #0	; 0x0
     3ec:	52455f31 	subpl	r5, r5, #196	; 0xc4
     3f0:	5152495f 	cmppl	r2, pc, asr r9
     3f4:	646e6148 	strbtvs	r6, [lr], #-328
     3f8:	0072656c 	rsbseq	r6, r2, ip, ror #10
     3fc:	00000360 	andeq	r0, r0, r0, ror #6
     400:	32433249 	subcc	r3, r3, #-1879048188	; 0x90000004
     404:	5f56455f 	svcpl	0x0056455f
     408:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     40c:	6c646e61 	stclvs	14, cr6, [r4], #-388
     410:	74007265 	strvc	r7, [r0], #-613
     414:	49000003 	stmdbmi	r0, {r0, r1}
     418:	5f324332 	svcpl	0x00324332
     41c:	495f5245 	ldmdbmi	pc, {r0, r2, r6, r9, ip, lr}^
     420:	61485152 	cmpvs	r8, r2, asr r1
     424:	656c646e 	strbvs	r6, [ip, #-1134]!
     428:	03880072 	orreq	r0, r8, #114	; 0x72
     42c:	50530000 	subspl	r0, r3, r0
     430:	495f3149 	ldmdbmi	pc, {r0, r3, r6, r8, ip, sp}^
     434:	61485152 	cmpvs	r8, r2, asr r1
     438:	656c646e 	strbvs	r6, [ip, #-1134]!
     43c:	039c0072 	orrseq	r0, ip, #114	; 0x72
     440:	50530000 	subspl	r0, r3, r0
     444:	495f3249 	ldmdbmi	pc, {r0, r3, r6, r9, ip, sp}^
     448:	61485152 	cmpvs	r8, r2, asr r1
     44c:	656c646e 	strbvs	r6, [ip, #-1134]!
     450:	03b00072 	movseq	r0, #114	; 0x72
     454:	53550000 	cmppl	r5, #0	; 0x0
     458:	32545241 	subscc	r5, r4, #268435460	; 0x10000004
     45c:	5152495f 	cmppl	r2, pc, asr r9
     460:	646e6148 	strbtvs	r6, [lr], #-328
     464:	0072656c 	rsbseq	r6, r2, ip, ror #10
     468:	000003c4 	andeq	r0, r0, r4, asr #7
     46c:	49545845 	ldmdbmi	r4, {r0, r2, r6, fp, ip, lr}^
     470:	315f3531 	cmpcc	pc, r1, lsr r5
     474:	52495f30 	subpl	r5, r9, #192	; 0xc0
     478:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     47c:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     480:	0003d800 	andeq	sp, r3, r0, lsl #16
     484:	43545200 	cmpmi	r4, #0	; 0x0
     488:	72616c41 	rsbvc	r6, r1, #16640	; 0x4100
     48c:	52495f6d 	subpl	r5, r9, #436	; 0x1b4
     490:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     494:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     498:	0003ec00 	andeq	lr, r3, r0, lsl #24
     49c:	42535500 	subsmi	r5, r3, #0	; 0x0
     4a0:	656b6157 	strbvs	r6, [fp, #-343]!
     4a4:	495f7055 	ldmdbmi	pc, {r0, r2, r4, r6, ip, sp, lr}^
     4a8:	61485152 	cmpvs	r8, r2, asr r1
     4ac:	656c646e 	strbvs	r6, [ip, #-1134]!
     4b0:	04000072 	streq	r0, [r0], #-114
     4b4:	49540000 	ldmdbmi	r4, {}^
     4b8:	425f384d 	subsmi	r3, pc, #5046272	; 0x4d0000
     4bc:	495f4b52 	ldmdbmi	pc, {r1, r4, r6, r8, r9, fp, lr}^
     4c0:	61485152 	cmpvs	r8, r2, asr r1
     4c4:	656c646e 	strbvs	r6, [ip, #-1134]!
     4c8:	04140072 	ldreq	r0, [r4], #-114
     4cc:	49540000 	ldmdbmi	r4, {}^
     4d0:	555f384d 	ldrbpl	r3, [pc, #-2125]	; fffffc8b <SCS_BASE+0x1fff1c8b>
     4d4:	52495f50 	subpl	r5, r9, #320	; 0x140
     4d8:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     4dc:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     4e0:	00042800 	andeq	r2, r4, r0, lsl #16
     4e4:	4d495400 	cfstrdmi	mvd5, [r9]
     4e8:	52545f38 	subspl	r5, r4, #224	; 0xe0
     4ec:	4f435f47 	svcmi	0x00435f47
     4f0:	52495f4d 	subpl	r5, r9, #308	; 0x134
     4f4:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     4f8:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     4fc:	00043c00 	andeq	r3, r4, r0, lsl #24
     500:	4d495400 	cfstrdmi	mvd5, [r9]
     504:	43435f38 	movtmi	r5, #16184	; 0x3f38
     508:	5152495f 	cmppl	r2, pc, asr r9
     50c:	646e6148 	strbtvs	r6, [lr], #-328
     510:	0072656c 	rsbseq	r6, r2, ip, ror #10
     514:	00000450 	andeq	r0, r0, r0, asr r4
     518:	33434441 	movtcc	r4, #13377	; 0x3441
     51c:	5152495f 	cmppl	r2, pc, asr r9
     520:	646e6148 	strbtvs	r6, [lr], #-328
     524:	0072656c 	rsbseq	r6, r2, ip, ror #10
     528:	00000464 	andeq	r0, r0, r4, ror #8
     52c:	434d5346 	movtmi	r5, #54086	; 0xd346
     530:	5152495f 	cmppl	r2, pc, asr r9
     534:	646e6148 	strbtvs	r6, [lr], #-328
     538:	0072656c 	rsbseq	r6, r2, ip, ror #10
     53c:	00000478 	andeq	r0, r0, r8, ror r4
     540:	4f494453 	svcmi	0x00494453
     544:	5152495f 	cmppl	r2, pc, asr r9
     548:	646e6148 	strbtvs	r6, [lr], #-328
     54c:	0072656c 	rsbseq	r6, r2, ip, ror #10
     550:	0000048c 	andeq	r0, r0, ip, lsl #9
     554:	354d4954 	strbcc	r4, [sp, #-2388]
     558:	5152495f 	cmppl	r2, pc, asr r9
     55c:	646e6148 	strbtvs	r6, [lr], #-328
     560:	0072656c 	rsbseq	r6, r2, ip, ror #10
     564:	000004a0 	andeq	r0, r0, r0, lsr #9
     568:	33495053 	movtcc	r5, #36947	; 0x9053
     56c:	5152495f 	cmppl	r2, pc, asr r9
     570:	646e6148 	strbtvs	r6, [lr], #-328
     574:	0072656c 	rsbseq	r6, r2, ip, ror #10
     578:	000004b4 	strheq	r0, [r0], -r4
     57c:	54524155 	ldrbpl	r4, [r2], #-341
     580:	52495f34 	subpl	r5, r9, #208	; 0xd0
     584:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     588:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     58c:	0004c800 	andeq	ip, r4, r0, lsl #16
     590:	52415500 	subpl	r5, r1, #0	; 0x0
     594:	495f3554 	ldmdbmi	pc, {r2, r4, r6, r8, sl, ip, sp}^
     598:	61485152 	cmpvs	r8, r2, asr r1
     59c:	656c646e 	strbvs	r6, [ip, #-1134]!
     5a0:	04dc0072 	ldrbeq	r0, [ip], #114
     5a4:	49540000 	ldmdbmi	r4, {}^
     5a8:	495f364d 	ldmdbmi	pc, {r0, r2, r3, r6, r9, sl, ip, sp}^
     5ac:	61485152 	cmpvs	r8, r2, asr r1
     5b0:	656c646e 	strbvs	r6, [ip, #-1134]!
     5b4:	04f00072 	ldrbteq	r0, [r0], #114
     5b8:	49540000 	ldmdbmi	r4, {}^
     5bc:	495f374d 	ldmdbmi	pc, {r0, r2, r3, r6, r8, r9, sl, ip, sp}^
     5c0:	61485152 	cmpvs	r8, r2, asr r1
     5c4:	656c646e 	strbvs	r6, [ip, #-1134]!
     5c8:	05040072 	streq	r0, [r4, #-114]
     5cc:	4d440000 	stclmi	0, cr0, [r4]
     5d0:	435f3241 	cmpmi	pc, #268435460	; 0x10000004
     5d4:	6e6e6168 	powvsez	f6, f6, #0.0
     5d8:	5f316c65 	svcpl	0x00316c65
     5dc:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     5e0:	6c646e61 	stclvs	14, cr6, [r4], #-388
     5e4:	18007265 	stmdane	r0, {r0, r2, r5, r6, r9, ip, sp, lr}
     5e8:	44000005 	strmi	r0, [r0], #-5
     5ec:	5f32414d 	svcpl	0x0032414d
     5f0:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
     5f4:	326c656e 	rsbcc	r6, ip, #461373440	; 0x1b800000
     5f8:	5152495f 	cmppl	r2, pc, asr r9
     5fc:	646e6148 	strbtvs	r6, [lr], #-328
     600:	0072656c 	rsbseq	r6, r2, ip, ror #10
     604:	0000052c 	andeq	r0, r0, ip, lsr #10
     608:	32414d44 	subcc	r4, r1, #4352	; 0x1100
     60c:	6168435f 	cmnvs	r8, pc, asr r3
     610:	6c656e6e 	stclvs	14, cr6, [r5], #-440
     614:	52495f33 	subpl	r5, r9, #204	; 0xcc
     618:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     61c:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     620:	00054000 	andeq	r4, r5, r0
     624:	414d4400 	cmpmi	sp, r0, lsl #8
     628:	68435f32 	stmdavs	r3, {r1, r4, r5, r8, r9, sl, fp, ip, lr}^
     62c:	656e6e61 	strbvs	r6, [lr, #-3681]!
     630:	355f346c 	ldrbcc	r3, [pc, #-1132]	; 1cc <_Minimum_Stack_Size+0xcc>
     634:	5152495f 	cmppl	r2, pc, asr r9
     638:	646e6148 	strbtvs	r6, [lr], #-328
     63c:	0072656c 	rsbseq	r6, r2, ip, ror #10
     640:	00000554 	andeq	r0, r0, r4, asr r5
     644:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
     648:	495f3354 	ldmdbmi	pc, {r2, r4, r6, r8, r9, ip, sp}^
     64c:	61485152 	cmpvs	r8, r2, asr r1
     650:	656c646e 	strbvs	r6, [ip, #-1134]!
     654:	056a0072 	strbeq	r0, [sl, #-114]!
     658:	53550000 	cmppl	r5, #0	; 0x0
     65c:	31545241 	cmpcc	r4, r1, asr #4
     660:	5152495f 	cmppl	r2, pc, asr r9
     664:	646e6148 	strbtvs	r6, [lr], #-328
     668:	0072656c 	rsbseq	r6, r2, ip, ror #10
     66c:	00000580 	andeq	r0, r0, r0, lsl #11
     670:	324d4954 	subcc	r4, sp, #1376256	; 0x150000
     674:	5152495f 	cmppl	r2, pc, asr r9
     678:	646e6148 	strbtvs	r6, [lr], #-328
     67c:	0072656c 	rsbseq	r6, r2, ip, ror #10
     680:	00000596 	muleq	r0, r6, r5
     684:	54737953 	ldrbtpl	r7, [r3], #-2387
     688:	486b6369 	stmdami	fp!, {r0, r3, r5, r6, r8, r9, sp, lr}^
     68c:	6c646e61 	stclvs	14, cr6, [r4], #-388
     690:	00007265 	andeq	r7, r0, r5, ror #4
     694:	7c000000 	stcvc	0, cr0, [r0], {0}
     698:	02000000 	andeq	r0, r0, #0	; 0x0
     69c:	000a2c00 	andeq	r2, sl, r0, lsl #24
     6a0:	00052800 	andeq	r2, r5, r0, lsl #16
     6a4:	00048f00 	andeq	r8, r4, r0, lsl #30
     6a8:	696e4900 	stmdbvs	lr!, {r8, fp, lr}^
     6ac:	69545f74 	ldmdbvs	r4, {r2, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
     6b0:	3272656d 	rsbscc	r6, r2, #457179136	; 0x1b400000
     6b4:	0004a100 	andeq	sl, r4, r0, lsl #2
     6b8:	73795300 	cmnvc	r9, #0	; 0x0
     6bc:	6b636954 	blvs	18dac14 <__Stack_Size+0x18da814>
     6c0:	6e6f435f 	mcrvs	3, 3, r4, cr15, cr15, {2}
     6c4:	75676966 	strbvc	r6, [r7, #-2406]!
     6c8:	69746172 	ldmdbvs	r4!, {r1, r4, r5, r6, r8, sp, lr}^
     6cc:	b6006e6f 	strlt	r6, [r0], -pc, ror #28
     6d0:	47000004 	strmi	r0, [r0, -r4]
     6d4:	5f4f4950 	svcpl	0x004f4950
     6d8:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
     6dc:	72756769 	rsbsvc	r6, r5, #27525120	; 0x1a40000
     6e0:	6f697461 	svcvs	0x00697461
     6e4:	04de006e 	ldrbeq	r0, [lr], #110
     6e8:	564e0000 	strbpl	r0, [lr], -r0
     6ec:	435f4349 	cmpmi	pc, #603979777	; 0x24000001
     6f0:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
     6f4:	61727567 	cmnvs	r2, r7, ror #10
     6f8:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
     6fc:	00050600 	andeq	r0, r5, r0, lsl #12
     700:	43435200 	movtmi	r5, #12800	; 0x3200
     704:	6e6f435f 	mcrvs	3, 3, r4, cr15, cr15, {2}
     708:	75676966 	strbvc	r6, [r7, #-2406]!
     70c:	69746172 	ldmdbvs	r4!, {r1, r4, r5, r6, r8, sp, lr}^
     710:	00006e6f 	andeq	r6, r0, pc, ror #28
     714:	d3000000 	movwle	r0, #0	; 0x0
     718:	02000000 	andeq	r0, r0, #0	; 0x0
     71c:	000f5400 	andeq	r5, pc, r0, lsl #8
     720:	0003ab00 	andeq	sl, r3, r0, lsl #22
     724:	0001ed00 	andeq	lr, r1, r0, lsl #26
     728:	505f5f00 	subspl	r5, pc, r0, lsl #30
     72c:	6f635f43 	svcvs	0x00635f43
     730:	58525f6d 	ldmdapl	r2, {r0, r2, r3, r5, r6, r8, r9, sl, fp, ip, lr}^
     734:	5253495f 	subspl	r4, r3, #1556480	; 0x17c000
     738:	00020100 	andeq	r0, r2, r0, lsl #2
     73c:	65447500 	strbvs	r7, [r4, #-1280]
     740:	0079616c 	rsbseq	r6, r9, ip, ror #2
     744:	0000022a 	andeq	r0, r0, sl, lsr #4
     748:	6c65446d 	cfstrdvs	mvd4, [r5], #-436
     74c:	53007961 	movwpl	r7, #2401	; 0x961
     750:	54000002 	strpl	r0, [r0], #-2
     754:	79424478 	stmdbvc	r2, {r3, r4, r5, r6, sl, lr}^
     758:	505f6574 	subspl	r6, pc, r4, ror r5
     75c:	027c0043 	rsbseq	r0, ip, #67	; 0x43
     760:	78540000 	ldmdavc	r4, {}^
     764:	61727241 	cmnvs	r2, r1, asr #4
     768:	02cc0079 	sbceq	r0, ip, #121	; 0x79
     76c:	78540000 	ldmdavc	r4, {}^
     770:	72745344 	rsbsvc	r5, r4, #268435457	; 0x10000001
     774:	00676e69 	rsbeq	r6, r7, r9, ror #28
     778:	000002f5 	strdeq	r0, [r0], -r5
     77c:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
     780:	6f435f54 	svcvs	0x00435f54
     784:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
     788:	74617275 	strbtvc	r7, [r1], #-629
     78c:	006e6f69 	rsbeq	r6, lr, r9, ror #30
     790:	0000033b 	andeq	r0, r0, fp, lsr r3
     794:	69547767 	ldmdbvs	r4, {r0, r1, r2, r5, r6, r8, r9, sl, ip, sp, lr}^
     798:	676e696d 	strbvs	r6, [lr, -sp, ror #18]!
     79c:	616c6544 	cmnvs	ip, r4, asr #10
     7a0:	034d0079 	movteq	r0, #53369	; 0xd079
     7a4:	77670000 	strbvc	r0, [r7, -r0]!
     7a8:	43736d31 	cmnmi	r3, #3136	; 0xc40
     7ac:	746e756f 	strbtvc	r7, [lr], #-1391
     7b0:	6f007265 	svcvs	0x00007265
     7b4:	50000003 	andpl	r0, r0, r3
     7b8:	58525f43 	ldmdapl	r2, {r0, r1, r6, r8, r9, sl, fp, ip, lr}^
     7bc:	6d6f635f 	stclvs	3, cr6, [pc, #-380]!
     7c0:	6675625f 	undefined
     7c4:	00038600 	andeq	r8, r3, r0, lsl #12
     7c8:	5f435000 	svcpl	0x00435000
     7cc:	61746164 	cmnvs	r4, r4, ror #2
     7d0:	7964725f 	stmdbvc	r4!, {r0, r1, r2, r3, r4, r6, r9, ip, sp, lr}^
     7d4:	00039800 	andeq	r9, r3, r0, lsl #16
     7d8:	5f435000 	svcpl	0x00435000
     7dc:	625f5852 	subsvs	r5, pc, #5373952	; 0x520000
     7e0:	5f666675 	svcpl	0x00666675
     7e4:	65646e69 	strbvs	r6, [r4, #-3689]!
     7e8:	00000078 	andeq	r0, r0, r8, ror r0
     7ec:	00c80000 	sbceq	r0, r8, r0
     7f0:	00020000 	andeq	r0, r2, r0
     7f4:	000012ff 	strdeq	r1, [r0], -pc
     7f8:	0000041e 	andeq	r0, r0, lr, lsl r4
     7fc:	0000025b 	andeq	r0, r0, fp, asr r2
     800:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
     804:	6e6f4354 	mcrvs	3, 3, r4, cr15, cr4, {2}
     808:	75676966 	strbvc	r6, [r7, #-2406]!
     80c:	69746172 	ldmdbvs	r4!, {r1, r4, r5, r6, r8, sp, lr}^
     810:	92006e6f 	andls	r6, r0, #1776	; 0x6f0
     814:	44000002 	strmi	r0, [r0], #-2
     818:	695f4c58 	ldmdbvs	pc, {r3, r4, r6, sl, fp, lr}^
     81c:	0074696e 	rsbseq	r6, r4, lr, ror #18
     820:	000002bb 	strheq	r0, [r0], -fp
     824:	5f4c5844 	svcpl	0x004c5844
     828:	695f5852 	ldmdbvs	pc, {r1, r4, r6, fp, ip, lr}^
     82c:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
     830:	74707572 	ldrbtvc	r7, [r0], #-1394
     834:	0002d000 	andeq	sp, r2, r0
     838:	4c584400 	cfldrdmi	mvd4, [r8], {0}
     83c:	0058545f 	subseq	r5, r8, pc, asr r4
     840:	000002f9 	strdeq	r0, [r0], -r9
     844:	5f4c5844 	svcpl	0x004c5844
     848:	64616572 	strbtvs	r6, [r1], #-1394
     84c:	7479625f 	ldrbtvc	r6, [r9], #-607
     850:	034d0065 	movteq	r0, #53349	; 0xd065
     854:	58440000 	stmdapl	r4, {}^
     858:	65735f4c 	ldrbvs	r5, [r3, #-3916]!
     85c:	775f646e 	ldrbvc	r6, [pc, -lr, ror #8]
     860:	0064726f 	rsbeq	r7, r4, pc, ror #4
     864:	000003c0 	andeq	r0, r0, r0, asr #7
     868:	5f4c5844 	svcpl	0x004c5844
     86c:	635f5852 	cmpvs	pc, #5373952	; 0x520000
     870:	625f6d6f 	subsvs	r6, pc, #7104	; 0x1bc0
     874:	e7006675 	smlsdx	r0, r5, r6, r6
     878:	44000003 	strmi	r0, [r0], #-3
     87c:	545f4c58 	ldrbpl	r4, [pc], #3160	; 884 <__Stack_Size+0x484>
     880:	6f635f58 	svcvs	0x00635f58
     884:	75625f6d 	strbvc	r5, [r2, #-3949]!
     888:	03f90066 	mvnseq	r0, #102	; 0x66
     88c:	58440000 	stmdapl	r4, {}^
     890:	58525f4c 	ldmdapl	r2, {r2, r3, r6, r8, r9, sl, fp, ip, lr}^
     894:	6675625f 	undefined
     898:	6e695f66 	cdpvs	15, 6, cr5, cr9, cr6, {3}
     89c:	00786564 	rsbseq	r6, r8, r4, ror #10
     8a0:	0000040b 	andeq	r0, r0, fp, lsl #8
     8a4:	5f4c5844 	svcpl	0x004c5844
     8a8:	625f5854 	subsvs	r5, pc, #5505024	; 0x540000
     8ac:	5f666675 	svcpl	0x00666675
     8b0:	65646e69 	strbvs	r6, [r4, #-3689]!
     8b4:	00000078 	andeq	r0, r0, r8, ror r0
     8b8:	00800000 	addeq	r0, r0, r0
     8bc:	00020000 	andeq	r0, r2, r0
     8c0:	0000171d 	andeq	r1, r0, sp, lsl r7
     8c4:	00000169 	andeq	r0, r0, r9, ror #2
     8c8:	0000005d 	andeq	r0, r0, sp, asr r0
     8cc:	74696e69 	strbtvc	r6, [r9], #-3689
     8d0:	746f6d5f 	strbtvc	r6, [pc], #3423	; 8d8 <__Stack_Size+0x4d8>
     8d4:	0073726f 	rsbseq	r7, r3, pc, ror #4
     8d8:	0000006f 	andeq	r0, r0, pc, rrx
     8dc:	65766f6d 	ldrbvs	r6, [r6, #-3949]!
     8e0:	6769725f 	undefined
     8e4:	98007468 	stmdals	r0, {r3, r5, r6, sl, ip, sp, lr}
     8e8:	6d000000 	stcvs	0, cr0, [r0]
     8ec:	5f65766f 	svcpl	0x0065766f
     8f0:	7466656c 	strbtvc	r6, [r6], #-1388
     8f4:	0000c100 	andeq	ip, r0, r0, lsl #2
     8f8:	766f6d00 	strbtvc	r6, [pc], -r0, lsl #26
     8fc:	61625f65 	cmnvs	r2, r5, ror #30
     900:	61776b63 	cmnvs	r7, r3, ror #22
     904:	f5006472 	undefined instruction 0xf5006472
     908:	6d000000 	stcvs	0, cr0, [r0]
     90c:	5f65766f 	svcpl	0x0065766f
     910:	77726f66 	ldrbvc	r6, [r2, -r6, ror #30]!
     914:	00647261 	rsbeq	r7, r4, r1, ror #4
     918:	0000012d 	andeq	r0, r0, sp, lsr #2
     91c:	5f746573 	svcpl	0x00746573
     920:	705f5249 	subsvc	r5, pc, r9, asr #4
     924:	7469736f 	strbtvc	r7, [r9], #-879
     928:	006e6f69 	rsbeq	r6, lr, r9, ror #30
     92c:	00000156 	andeq	r0, r0, r6, asr r1
     930:	5f646c6f 	svcpl	0x00646c6f
     934:	65657073 	strbvs	r7, [r5, #-115]!
     938:	00000064 	andeq	r0, r0, r4, rrx
     93c:	00290000 	eoreq	r0, r9, r0
     940:	00020000 	andeq	r0, r2, r0
     944:	00001886 	andeq	r1, r0, r6, lsl #17
     948:	000002f1 	strdeq	r0, [r0], -r1
     94c:	00000291 	muleq	r0, r1, r2
     950:	74696e69 	strbtvc	r6, [r9], #-3689
     954:	4344415f 	movtmi	r4, #16735	; 0x415f
     958:	0002b800 	andeq	fp, r2, r0, lsl #16
     95c:	6d617300 	stclvs	3, cr7, [r1]
     960:	41656c70 	smcmi	22208
     964:	00004344 	andeq	r4, r0, r4, asr #6
     968:	fd000000 	stc2	0, cr0, [r0]
     96c:	02000003 	andeq	r0, r0, #3	; 0x3
     970:	001b7700 	andseq	r7, fp, r0, lsl #14
     974:	000b1f00 	andeq	r1, fp, r0, lsl #30
     978:	00025400 	andeq	r5, r2, r0, lsl #8
     97c:	43444100 	movtmi	r4, #16640	; 0x4100
     980:	696e495f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^
     984:	02ac0074 	adceq	r0, ip, #116	; 0x74
     988:	44410000 	strbmi	r0, [r1]
     98c:	74535f43 	ldrbvc	r5, [r3], #-3907
     990:	74637572 	strbtvc	r7, [r3], #-1394
     994:	74696e49 	strbtvc	r6, [r9], #-3657
     998:	0002d100 	andeq	sp, r2, r0, lsl #2
     99c:	43444100 	movtmi	r4, #16640	; 0x4100
     9a0:	646d435f 	strbtvs	r4, [sp], #-863
     9a4:	00030600 	andeq	r0, r3, r0, lsl #12
     9a8:	43444100 	movtmi	r4, #16640	; 0x4100
     9ac:	414d445f 	cmpmi	sp, pc, asr r4
     9b0:	00646d43 	rsbeq	r6, r4, r3, asr #26
     9b4:	0000033b 	andeq	r0, r0, fp, lsr r3
     9b8:	5f434441 	svcpl	0x00434441
     9bc:	6f435449 	svcvs	0x00435449
     9c0:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
     9c4:	00038e00 	andeq	r8, r3, r0, lsl #28
     9c8:	43444100 	movtmi	r4, #16640	; 0x4100
     9cc:	7365525f 	cmnvc	r5, #-268435451	; 0xf0000005
     9d0:	61437465 	cmpvs	r3, r5, ror #8
     9d4:	7262696c 	rsbvc	r6, r2, #1769472	; 0x1b0000
     9d8:	6f697461 	svcvs	0x00697461
     9dc:	03b5006e 	undefined instruction 0x03b5006e
     9e0:	44410000 	strbmi	r0, [r1]
     9e4:	65475f43 	strbvs	r5, [r7, #-3907]
     9e8:	73655274 	cmnvc	r5, #1073741831	; 0x40000007
     9ec:	61437465 	cmpvs	r3, r5, ror #8
     9f0:	7262696c 	rsbvc	r6, r2, #1769472	; 0x1b0000
     9f4:	6f697461 	svcvs	0x00697461
     9f8:	6174536e 	cmnvs	r4, lr, ror #6
     9fc:	00737574 	rsbseq	r7, r3, r4, ror r5
     a00:	000003ee 	andeq	r0, r0, lr, ror #7
     a04:	5f434441 	svcpl	0x00434441
     a08:	72617453 	rsbvc	r7, r1, #1392508928	; 0x53000000
     a0c:	6c614374 	stclvs	3, cr4, [r1], #-464
     a10:	61726269 	cmnvs	r2, r9, ror #4
     a14:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
     a18:	00041500 	andeq	r1, r4, r0, lsl #10
     a1c:	43444100 	movtmi	r4, #16640	; 0x4100
     a20:	7465475f 	strbtvc	r4, [r5], #-1887
     a24:	696c6143 	stmdbvs	ip!, {r0, r1, r6, r8, sp, lr}^
     a28:	74617262 	strbtvc	r7, [r1], #-610
     a2c:	536e6f69 	cmnpl	lr, #420	; 0x1a4
     a30:	75746174 	ldrbvc	r6, [r4, #-372]!
     a34:	044e0073 	strbeq	r0, [lr], #-115
     a38:	44410000 	strbmi	r0, [r1]
     a3c:	6f535f43 	svcvs	0x00535f43
     a40:	61777466 	cmnvs	r7, r6, ror #8
     a44:	74536572 	ldrbvc	r6, [r3], #-1394
     a48:	43747261 	cmnmi	r4, #268435462	; 0x10000006
     a4c:	43766e6f 	cmnmi	r6, #1776	; 0x6f0
     a50:	8300646d 	movwhi	r6, #1133	; 0x46d
     a54:	41000004 	tstmi	r0, r4
     a58:	475f4344 	ldrbmi	r4, [pc, -r4, asr #6]
     a5c:	6f537465 	svcvs	0x00537465
     a60:	61777466 	cmnvs	r7, r6, ror #8
     a64:	74536572 	ldrbvc	r6, [r3], #-1394
     a68:	43747261 	cmnmi	r4, #268435462	; 0x10000006
     a6c:	53766e6f 	cmnpl	r6, #1776	; 0x6f0
     a70:	75746174 	ldrbvc	r6, [r4, #-372]!
     a74:	04bc0073 	ldrteq	r0, [ip], #115
     a78:	44410000 	strbmi	r0, [r1]
     a7c:	69445f43 	stmdbvs	r4, {r0, r1, r6, r8, r9, sl, fp, ip, lr}^
     a80:	6f4d6373 	svcvs	0x004d6373
     a84:	68436564 	stmdavs	r3, {r2, r5, r6, r8, sl, sp, lr}^
     a88:	656e6e61 	strbvs	r6, [lr, #-3681]!
     a8c:	756f436c 	strbvc	r4, [pc, #-876]!	; 728 <__Stack_Size+0x328>
     a90:	6f43746e 	svcvs	0x0043746e
     a94:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
     a98:	00050d00 	andeq	r0, r5, r0, lsl #26
     a9c:	43444100 	movtmi	r4, #16640	; 0x4100
     aa0:	7369445f 	cmnvc	r9, #1593835520	; 0x5f000000
     aa4:	646f4d63 	strbtvs	r4, [pc], #3427	; aac <__Stack_Size+0x6ac>
     aa8:	646d4365 	strbtvs	r4, [sp], #-869
     aac:	00054200 	andeq	r4, r5, r0, lsl #4
     ab0:	43444100 	movtmi	r4, #16640	; 0x4100
     ab4:	6765525f 	undefined
     ab8:	72616c75 	rsbvc	r6, r1, #29952	; 0x7500
     abc:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
     ac0:	436c656e 	cmnmi	ip, #461373440	; 0x1b800000
     ac4:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
     ac8:	05b70067 	ldreq	r0, [r7, #103]!
     acc:	44410000 	strbmi	r0, [r1]
     ad0:	78455f43 	stmdavc	r5, {r0, r1, r6, r8, r9, sl, fp, ip, lr}^
     ad4:	6e726574 	mrcvs	5, 3, r6, cr2, cr4, {3}
     ad8:	72546c61 	subsvc	r6, r4, #24832	; 0x6100
     adc:	6f436769 	svcvs	0x00436769
     ae0:	6d43766e 	stclvs	6, cr7, [r3, #-440]
     ae4:	05ec0064 	strbeq	r0, [ip, #100]!
     ae8:	44410000 	strbmi	r0, [r1]
     aec:	65475f43 	strbvs	r5, [r7, #-3907]
     af0:	6e6f4374 	mcrvs	3, 3, r4, cr15, cr4, {3}
     af4:	73726576 	cmnvc	r2, #494927872	; 0x1d800000
     af8:	566e6f69 	strbtpl	r6, [lr], -r9, ror #30
     afc:	65756c61 	ldrbvs	r6, [r5, #-3169]!
     b00:	00061900 	andeq	r1, r6, r0, lsl #18
     b04:	43444100 	movtmi	r4, #16640	; 0x4100
     b08:	7465475f 	strbtvc	r4, [r5], #-1887
     b0c:	6c617544 	cfstr64vs	mvdx7, [r1], #-272
     b10:	65646f4d 	strbvs	r6, [r4, #-3917]!
     b14:	766e6f43 	strbtvc	r6, [lr], -r3, asr #30
     b18:	69737265 	ldmdbvs	r3!, {r0, r2, r5, r6, r9, ip, sp, lr}^
     b1c:	61566e6f 	cmpvs	r6, pc, ror #28
     b20:	0065756c 	rsbeq	r7, r5, ip, ror #10
     b24:	00000631 	andeq	r0, r0, r1, lsr r6
     b28:	5f434441 	svcpl	0x00434441
     b2c:	6f747541 	svcvs	0x00747541
     b30:	656a6e49 	strbvs	r6, [sl, #-3657]!
     b34:	64657463 	strbtvs	r7, [r5], #-1123
     b38:	766e6f43 	strbtvc	r6, [lr], -r3, asr #30
     b3c:	00646d43 	rsbeq	r6, r4, r3, asr #26
     b40:	00000666 	andeq	r0, r0, r6, ror #12
     b44:	5f434441 	svcpl	0x00434441
     b48:	656a6e49 	strbvs	r6, [sl, #-3657]!
     b4c:	64657463 	strbtvs	r7, [r5], #-1123
     b50:	63736944 	cmnvs	r3, #1114112	; 0x110000
     b54:	65646f4d 	strbvs	r6, [r4, #-3917]!
     b58:	00646d43 	rsbeq	r6, r4, r3, asr #26
     b5c:	0000069b 	muleq	r0, fp, r6
     b60:	5f434441 	svcpl	0x00434441
     b64:	65747845 	ldrbvs	r7, [r4, #-2117]!
     b68:	6c616e72 	stclvs	14, cr6, [r1], #-456
     b6c:	67697254 	undefined
     b70:	656a6e49 	strbvs	r6, [sl, #-3657]!
     b74:	64657463 	strbtvs	r7, [r5], #-1123
     b78:	766e6f43 	strbtvc	r6, [lr], -r3, asr #30
     b7c:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
     b80:	e2006769 	and	r6, r0, #27525120	; 0x1a40000
     b84:	41000006 	tstmi	r0, r6
     b88:	455f4344 	ldrbmi	r4, [pc, #-836]	; 84c <__Stack_Size+0x44c>
     b8c:	72657478 	rsbvc	r7, r5, #2013265920	; 0x78000000
     b90:	546c616e 	strbtpl	r6, [ip], #-366
     b94:	49676972 	stmdbmi	r7!, {r1, r4, r5, r6, r8, fp, sp, lr}^
     b98:	63656a6e 	cmnvs	r5, #450560	; 0x6e000
     b9c:	43646574 	cmnmi	r4, #486539264	; 0x1d000000
     ba0:	43766e6f 	cmnmi	r6, #1776	; 0x6f0
     ba4:	1700646d 	strne	r6, [r0, -sp, ror #8]
     ba8:	41000007 	tstmi	r0, r7
     bac:	535f4344 	cmppl	pc, #268435457	; 0x10000001
     bb0:	7774666f 	ldrbvc	r6, [r4, -pc, ror #12]!
     bb4:	53657261 	cmnpl	r5, #268435462	; 0x10000006
     bb8:	74726174 	ldrbtvc	r6, [r2], #-372
     bbc:	656a6e49 	strbvs	r6, [sl, #-3657]!
     bc0:	64657463 	strbtvs	r7, [r5], #-1123
     bc4:	766e6f43 	strbtvc	r6, [lr], -r3, asr #30
     bc8:	00646d43 	rsbeq	r6, r4, r3, asr #26
     bcc:	0000074c 	andeq	r0, r0, ip, asr #14
     bd0:	5f434441 	svcpl	0x00434441
     bd4:	53746547 	cmnpl	r4, #297795584	; 0x11c00000
     bd8:	7774666f 	ldrbvc	r6, [r4, -pc, ror #12]!
     bdc:	53657261 	cmnpl	r5, #268435462	; 0x10000006
     be0:	74726174 	ldrbtvc	r6, [r2], #-372
     be4:	656a6e49 	strbvs	r6, [sl, #-3657]!
     be8:	64657463 	strbtvs	r7, [r5], #-1123
     bec:	766e6f43 	strbtvc	r6, [lr], -r3, asr #30
     bf0:	53646d43 	cmnpl	r4, #4288	; 0x10c0
     bf4:	75746174 	ldrbvc	r6, [r4, #-372]!
     bf8:	07850073 	undefined
     bfc:	44410000 	strbmi	r0, [r1]
     c00:	6e495f43 	cdpvs	15, 4, cr5, cr9, cr3, {2}
     c04:	7463656a 	strbtvc	r6, [r3], #-1386
     c08:	68436465 	stmdavs	r3, {r0, r2, r5, r6, sl, sp, lr}^
     c0c:	656e6e61 	strbvs	r6, [lr, #-3681]!
     c10:	6e6f436c 	cdpvs	3, 6, cr4, cr15, cr12, {3}
     c14:	00676966 	rsbeq	r6, r7, r6, ror #18
     c18:	00000806 	andeq	r0, r0, r6, lsl #16
     c1c:	5f434441 	svcpl	0x00434441
     c20:	656a6e49 	strbvs	r6, [sl, #-3657]!
     c24:	64657463 	strbtvs	r7, [r5], #-1123
     c28:	75716553 	ldrbvc	r6, [r1, #-1363]!
     c2c:	65636e65 	strbvs	r6, [r3, #-3685]!
     c30:	6e654c72 	mcrvs	12, 3, r4, cr5, cr2, {3}
     c34:	43687467 	cmnmi	r8, #1728053248	; 0x67000000
     c38:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
     c3c:	08570067 	ldmdaeq	r7, {r0, r1, r2, r5, r6}^
     c40:	44410000 	strbmi	r0, [r1]
     c44:	65535f43 	ldrbvs	r5, [r3, #-3907]
     c48:	6a6e4974 	bvs	1b93220 <__Stack_Size+0x1b92e20>
     c4c:	65746365 	ldrbvs	r6, [r4, #-869]!
     c50:	66664f64 	strbtvs	r4, [r6], -r4, ror #30
     c54:	00746573 	rsbseq	r6, r4, r3, ror r5
     c58:	0000089e 	muleq	r0, lr, r8
     c5c:	5f434441 	svcpl	0x00434441
     c60:	49746547 	ldmdbmi	r4!, {r0, r1, r2, r6, r8, sl, sp, lr}^
     c64:	63656a6e 	cmnvs	r5, #450560	; 0x6e000
     c68:	43646574 	cmnmi	r4, #486539264	; 0x1d000000
     c6c:	65766e6f 	ldrbvs	r6, [r6, #-3695]!
     c70:	6f697372 	svcvs	0x00697372
     c74:	6c61566e 	stclvs	6, cr5, [r1], #-440
     c78:	db006575 	blle	1a254 <__Stack_Size+0x19e54>
     c7c:	41000008 	tstmi	r0, r8
     c80:	415f4344 	cmpmi	pc, r4, asr #6
     c84:	6f6c616e 	svcvs	0x006c616e
     c88:	74615767 	strbtvc	r5, [r1], #-1895
     c8c:	6f646863 	svcvs	0x00646863
     c90:	646d4367 	strbtvs	r4, [sp], #-871
     c94:	00092200 	andeq	r2, r9, r0, lsl #4
     c98:	43444100 	movtmi	r4, #16640	; 0x4100
     c9c:	616e415f 	cmnvs	lr, pc, asr r1
     ca0:	57676f6c 	strbpl	r6, [r7, -ip, ror #30]!
     ca4:	68637461 	stmdavs	r3!, {r0, r5, r6, sl, ip, sp, lr}^
     ca8:	54676f64 	strbtpl	r6, [r7], #-3940
     cac:	73657268 	cmnvc	r5, #-2147483642	; 0x80000006
     cb0:	646c6f68 	strbtvs	r6, [ip], #-3944
     cb4:	6e6f4373 	mcrvs	3, 3, r4, cr15, cr3, {3}
     cb8:	00676966 	rsbeq	r6, r7, r6, ror #18
     cbc:	00000965 	andeq	r0, r0, r5, ror #18
     cc0:	5f434441 	svcpl	0x00434441
     cc4:	6c616e41 	stclvs	14, cr6, [r1], #-260
     cc8:	6157676f 	cmpvs	r7, pc, ror #14
     ccc:	64686374 	strbtvs	r6, [r8], #-884
     cd0:	6953676f 	ldmdbvs	r3, {r0, r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}^
     cd4:	656c676e 	strbvs	r6, [ip, #-1902]!
     cd8:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
     cdc:	436c656e 	cmnmi	ip, #461373440	; 0x1b800000
     ce0:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
     ce4:	09ac0067 	stmibeq	ip!, {r0, r1, r2, r5, r6}
     ce8:	44410000 	strbmi	r0, [r1]
     cec:	65545f43 	ldrbvs	r5, [r4, #-3907]
     cf0:	6553706d 	ldrbvs	r7, [r3, #-109]
     cf4:	726f736e 	rsbvc	r7, pc, #-1207959551	; 0xb8000001
     cf8:	66657256 	undefined
     cfc:	43746e69 	cmnmi	r4, #1680	; 0x690
     d00:	d300646d 	movwle	r6, #1133	; 0x46d
     d04:	41000009 	tstmi	r0, r9
     d08:	475f4344 	ldrbmi	r4, [pc, -r4, asr #6]
     d0c:	6c467465 	cfstrdvs	mvd7, [r6], {101}
     d10:	74536761 	ldrbvc	r6, [r3], #-1889
     d14:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
     d18:	000a1a00 	andeq	r1, sl, r0, lsl #20
     d1c:	43444100 	movtmi	r4, #16640	; 0x4100
     d20:	656c435f 	strbvs	r4, [ip, #-863]!
     d24:	6c467261 	sfmvs	f7, 2, [r6], {97}
     d28:	51006761 	tstpl	r0, r1, ror #14
     d2c:	4100000a 	tstmi	r0, sl
     d30:	475f4344 	ldrbmi	r4, [pc, -r4, asr #6]
     d34:	54497465 	strbpl	r7, [r9], #-1125
     d38:	74617453 	strbtvc	r7, [r1], #-1107
     d3c:	b6007375 	undefined
     d40:	4100000a 	tstmi	r0, sl
     d44:	435f4344 	cmpmi	pc, #268435457	; 0x10000001
     d48:	7261656c 	rsbvc	r6, r1, #452984832	; 0x1b000000
     d4c:	65505449 	ldrbvs	r5, [r0, #-1097]
     d50:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
     d54:	74694267 	strbtvc	r4, [r9], #-615
     d58:	000af900 	andeq	pc, sl, r0, lsl #18
     d5c:	43444100 	movtmi	r4, #16640	; 0x4100
     d60:	4965445f 	stmdbmi	r5!, {r0, r1, r2, r3, r4, r6, sl, lr}^
     d64:	0074696e 	rsbseq	r6, r4, lr, ror #18
     d68:	00000000 	andeq	r0, r0, r0
     d6c:	0000026a 	andeq	r0, r0, sl, ror #4
     d70:	26960002 	ldrcs	r0, [r6], r2
     d74:	073a0000 	ldreq	r0, [sl, -r0]!
     d78:	02370000 	eorseq	r0, r7, #0	; 0x0
     d7c:	4c460000 	marmi	acc0, r0, r6
     d80:	5f485341 	svcpl	0x00485341
     d84:	4c746553 	cfldr64mi	mvdx6, [r4], #-332
     d88:	6e657461 	cdpvs	4, 6, cr7, cr5, cr1, {3}
     d8c:	5e007963 	cdppl	9, 0, cr7, cr0, cr3, {3}
     d90:	46000002 	strmi	r0, [r0], -r2
     d94:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
     d98:	6c61485f 	stclvs	8, cr4, [r1], #-380
     d9c:	63794366 	cmnvs	r9, #-1744830463	; 0x98000001
     da0:	6341656c 	movtvs	r6, #5484	; 0x156c
     da4:	73736563 	cmnvc	r3, #415236096	; 0x18c00000
     da8:	00646d43 	rsbeq	r6, r4, r3, asr #26
     dac:	00000285 	andeq	r0, r0, r5, lsl #5
     db0:	53414c46 	movtpl	r4, #7238	; 0x1c46
     db4:	72505f48 	subsvc	r5, r0, #288	; 0x120
     db8:	74656665 	strbtvc	r6, [r5], #-1637
     dbc:	75426863 	strbvc	r6, [r2, #-2147]
     dc0:	72656666 	rsbvc	r6, r5, #106954752	; 0x6600000
     dc4:	00646d43 	rsbeq	r6, r4, r3, asr #26
     dc8:	000002ac 	andeq	r0, r0, ip, lsr #5
     dcc:	53414c46 	movtpl	r4, #7238	; 0x1c46
     dd0:	6e555f48 	cdpvs	15, 5, cr5, cr5, cr8, {2}
     dd4:	6b636f6c 	blvs	18dcb8c <__Stack_Size+0x18dc78c>
     dd8:	0002bf00 	andeq	fp, r2, r0, lsl #30
     ddc:	414c4600 	cmpmi	ip, r0, lsl #12
     de0:	4c5f4853 	mrrcmi	8, 5, r4, pc, cr3
     de4:	006b636f 	rsbeq	r6, fp, pc, ror #6
     de8:	000002d2 	ldrdeq	r0, [r0], -r2
     dec:	53414c46 	movtpl	r4, #7238	; 0x1c46
     df0:	65475f48 	strbvs	r5, [r7, #-3912]
     df4:	65735574 	ldrbvs	r5, [r3, #-1396]!
     df8:	74704f72 	ldrbtvc	r4, [r0], #-3954
     dfc:	426e6f69 	rsbmi	r6, lr, #420	; 0x1a4
     e00:	00657479 	rsbeq	r7, r5, r9, ror r4
     e04:	000002ea 	andeq	r0, r0, sl, ror #5
     e08:	53414c46 	movtpl	r4, #7238	; 0x1c46
     e0c:	65475f48 	strbvs	r5, [r7, #-3912]
     e10:	69725774 	ldmdbvs	r2!, {r2, r4, r5, r6, r8, r9, sl, ip, lr}^
     e14:	72506574 	subsvc	r6, r0, #486539264	; 0x1d000000
     e18:	6365746f 	cmnvs	r5, #1862270976	; 0x6f000000
     e1c:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
     e20:	6974704f 	ldmdbvs	r4!, {r0, r1, r2, r3, r6, ip, sp, lr}^
     e24:	79426e6f 	stmdbvc	r2, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
     e28:	02006574 	andeq	r6, r0, #486539264	; 0x1d000000
     e2c:	46000003 	strmi	r0, [r0], -r3
     e30:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
     e34:	7465475f 	strbtvc	r4, [r5], #-1887
     e38:	64616552 	strbtvs	r6, [r1], #-1362
     e3c:	5074754f 	rsbspl	r7, r4, pc, asr #10
     e40:	65746f72 	ldrbvs	r6, [r4, #-3954]!
     e44:	6f697463 	svcvs	0x00697463
     e48:	6174536e 	cmnvs	r4, lr, ror #6
     e4c:	00737574 	rsbseq	r7, r3, r4, ror r5
     e50:	0000032b 	andeq	r0, r0, fp, lsr #6
     e54:	53414c46 	movtpl	r4, #7238	; 0x1c46
     e58:	65475f48 	strbvs	r5, [r7, #-3912]
     e5c:	65725074 	ldrbvs	r5, [r2, #-116]!
     e60:	63746566 	cmnvs	r4, #427819008	; 0x19800000
     e64:	66754268 	ldrbtvs	r4, [r5], -r8, ror #4
     e68:	53726566 	cmnpl	r2, #427819008	; 0x19800000
     e6c:	75746174 	ldrbvc	r6, [r4, #-372]!
     e70:	03540073 	cmpeq	r4, #115	; 0x73
     e74:	4c460000 	marmi	acc0, r0, r6
     e78:	5f485341 	svcpl	0x00485341
     e7c:	6f435449 	svcvs	0x00435449
     e80:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
     e84:	00038900 	andeq	r8, r3, r0, lsl #18
     e88:	414c4600 	cmpmi	ip, r0, lsl #12
     e8c:	475f4853 	undefined
     e90:	6c467465 	cfstrdvs	mvd7, [r6], {101}
     e94:	74536761 	ldrbvc	r6, [r3], #-1889
     e98:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
     e9c:	0003c600 	andeq	ip, r3, r0, lsl #12
     ea0:	414c4600 	cmpmi	ip, r0, lsl #12
     ea4:	435f4853 	cmpmi	pc, #5439488	; 0x530000
     ea8:	7261656c 	rsbvc	r6, r1, #452984832	; 0x1b000000
     eac:	67616c46 	strbvs	r6, [r1, -r6, asr #24]!
     eb0:	0003ed00 	andeq	lr, r3, r0, lsl #26
     eb4:	414c4600 	cmpmi	ip, r0, lsl #12
     eb8:	475f4853 	undefined
     ebc:	74537465 	ldrbvc	r7, [r3], #-1125
     ec0:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
     ec4:	00040a00 	andeq	r0, r4, r0, lsl #20
     ec8:	414c4600 	cmpmi	ip, r0, lsl #12
     ecc:	575f4853 	undefined
     ed0:	46746961 	ldrbtmi	r6, [r4], -r1, ror #18
     ed4:	614c726f 	cmpvs	ip, pc, ror #4
     ed8:	704f7473 	subvc	r7, pc, r3, ror r4
     edc:	74617265 	strbtvc	r7, [r1], #-613
     ee0:	006e6f69 	rsbeq	r6, lr, r9, ror #30
     ee4:	0000049d 	muleq	r0, sp, r4
     ee8:	53414c46 	movtpl	r4, #7238	; 0x1c46
     eec:	73555f48 	cmpvc	r5, #288	; 0x120
     ef0:	704f7265 	subvc	r7, pc, r5, ror #4
     ef4:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
     ef8:	65747942 	ldrbvs	r7, [r4, #-2370]!
     efc:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
     f00:	fc006769 	stc2	7, cr6, [r0], {105}
     f04:	46000004 	strmi	r0, [r0], -r4
     f08:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
     f0c:	6165525f 	cmnvs	r5, pc, asr r2
     f10:	74754f64 	ldrbtvc	r4, [r5], #-3940
     f14:	746f7250 	strbtvc	r7, [pc], #592	; f1c <__Stack_Size+0xb1c>
     f18:	69746365 	ldmdbvs	r4!, {r0, r2, r5, r6, r8, r9, sp, lr}^
     f1c:	3b006e6f 	blcc	1c8e0 <__Stack_Size+0x1c4e0>
     f20:	46000005 	strmi	r0, [r0], -r5
     f24:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
     f28:	616e455f 	cmnvs	lr, pc, asr r5
     f2c:	57656c62 	strbpl	r6, [r5, -r2, ror #24]!
     f30:	65746972 	ldrbvs	r6, [r4, #-2418]!
     f34:	746f7250 	strbtvc	r7, [pc], #592	; f3c <__Stack_Size+0xb3c>
     f38:	69746365 	ldmdbvs	r4!, {r0, r2, r5, r6, r8, r9, sp, lr}^
     f3c:	ba006e6f 	blt	1c900 <__Stack_Size+0x1c500>
     f40:	46000005 	strmi	r0, [r0], -r5
     f44:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
     f48:	6f72505f 	svcvs	0x0072505f
     f4c:	6d617267 	sfmvs	f7, 2, [r1, #-412]!
     f50:	6974704f 	ldmdbvs	r4!, {r0, r1, r2, r3, r6, ip, sp, lr}^
     f54:	79426e6f 	stmdbvc	r2, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
     f58:	61446574 	cmpvs	r4, r4, ror r5
     f5c:	09006174 	stmdbeq	r0, {r2, r4, r5, r6, r8, sp, lr}
     f60:	46000006 	strmi	r0, [r0], -r6
     f64:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
     f68:	6f72505f 	svcvs	0x0072505f
     f6c:	6d617267 	sfmvs	f7, 2, [r1, #-412]!
     f70:	666c6148 	strbtvs	r6, [ip], -r8, asr #2
     f74:	64726f57 	ldrbtvs	r6, [r2], #-3927
     f78:	00065800 	andeq	r5, r6, r0, lsl #16
     f7c:	414c4600 	cmpmi	ip, r0, lsl #12
     f80:	505f4853 	subspl	r4, pc, r3, asr r8
     f84:	72676f72 	rsbvc	r6, r7, #456	; 0x1c8
     f88:	6f576d61 	svcvs	0x00576d61
     f8c:	a7006472 	smlsdxge	r0, r2, r4, r6
     f90:	46000006 	strmi	r0, [r0], -r6
     f94:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
     f98:	6172455f 	cmnvs	r2, pc, asr r5
     f9c:	704f6573 	subvc	r6, pc, r3, ror r5
     fa0:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
     fa4:	65747942 	ldrbvs	r7, [r4, #-2370]!
     fa8:	06d40073 	undefined
     fac:	4c460000 	marmi	acc0, r0, r6
     fb0:	5f485341 	svcpl	0x00485341
     fb4:	73617245 	cmnvc	r1, #1342177284	; 0x50000004
     fb8:	6c6c4165 	stfvse	f4, [ip], #-404
     fbc:	65676150 	strbvs	r6, [r7, #-336]!
     fc0:	07010073 	smlsdxeq	r1, r3, r0, r0
     fc4:	4c460000 	marmi	acc0, r0, r6
     fc8:	5f485341 	svcpl	0x00485341
     fcc:	73617245 	cmnvc	r1, #1342177284	; 0x50000004
     fd0:	67615065 	strbvs	r5, [r1, -r5, rrx]!
     fd4:	00000065 	andeq	r0, r0, r5, rrx
     fd8:	01770000 	cmneq	r7, r0
     fdc:	00020000 	andeq	r0, r2, r0
     fe0:	00002dd0 	ldrdeq	r2, [r0], -r0
     fe4:	00000648 	andeq	r0, r0, r8, asr #12
     fe8:	0000022b 	andeq	r0, r0, fp, lsr #4
     fec:	4f495047 	svcmi	0x00495047
     ff0:	696e495f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^
     ff4:	02bb0074 	adcseq	r0, fp, #116	; 0x74
     ff8:	50470000 	subpl	r0, r7, r0
     ffc:	535f4f49 	cmppl	pc, #292	; 0x124
    1000:	63757274 	cmnvs	r5, #1073741831	; 0x40000007
    1004:	696e4974 	stmdbvs	lr!, {r2, r4, r5, r6, r8, fp, lr}^
    1008:	02e00074 	rsceq	r0, r0, #116	; 0x74
    100c:	50470000 	subpl	r0, r7, r0
    1010:	525f4f49 	subspl	r4, pc, #292	; 0x124
    1014:	49646165 	stmdbmi	r4!, {r0, r2, r5, r6, r8, sp, lr}^
    1018:	7475706e 	ldrbtvc	r7, [r5], #-110
    101c:	61746144 	cmnvs	r4, r4, asr #2
    1020:	00746942 	rsbseq	r6, r4, r2, asr #18
    1024:	00000323 	andeq	r0, r0, r3, lsr #6
    1028:	4f495047 	svcmi	0x00495047
    102c:	6165525f 	cmnvs	r5, pc, asr r2
    1030:	706e4964 	rsbvc	r4, lr, r4, ror #18
    1034:	61447475 	cmpvs	r4, r5, ror r4
    1038:	50006174 	andpl	r6, r0, r4, ror r1
    103c:	47000003 	strmi	r0, [r0, -r3]
    1040:	5f4f4950 	svcpl	0x004f4950
    1044:	64616552 	strbtvs	r6, [r1], #-1362
    1048:	7074754f 	rsbsvc	r7, r4, pc, asr #10
    104c:	61447475 	cmpvs	r4, r5, ror r4
    1050:	69426174 	stmdbvs	r2, {r2, r4, r5, r6, r8, sp, lr}^
    1054:	03970074 	orrseq	r0, r7, #116	; 0x74
    1058:	50470000 	subpl	r0, r7, r0
    105c:	525f4f49 	subspl	r4, pc, #292	; 0x124
    1060:	4f646165 	svcmi	0x00646165
    1064:	75707475 	ldrbvc	r7, [r0, #-1141]!
    1068:	74614474 	strbtvc	r4, [r1], #-1140
    106c:	03c40061 	biceq	r0, r4, #97	; 0x61
    1070:	50470000 	subpl	r0, r7, r0
    1074:	535f4f49 	cmppl	pc, #292	; 0x124
    1078:	69427465 	stmdbvs	r2, {r0, r2, r5, r6, sl, ip, sp, lr}^
    107c:	f9007374 	undefined instruction 0xf9007374
    1080:	47000003 	strmi	r0, [r0, -r3]
    1084:	5f4f4950 	svcpl	0x004f4950
    1088:	65736552 	ldrbvs	r6, [r3, #-1362]!
    108c:	74694274 	strbtvc	r4, [r9], #-628
    1090:	042e0073 	strteq	r0, [lr], #-115
    1094:	50470000 	subpl	r0, r7, r0
    1098:	575f4f49 	ldrbpl	r4, [pc, -r9, asr #30]
    109c:	65746972 	ldrbvs	r6, [r4, #-2418]!
    10a0:	00746942 	rsbseq	r6, r4, r2, asr #18
    10a4:	00000471 	andeq	r0, r0, r1, ror r4
    10a8:	4f495047 	svcmi	0x00495047
    10ac:	6972575f 	ldmdbvs	r2!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, ip, lr}^
    10b0:	a6006574 	undefined
    10b4:	47000004 	strmi	r0, [r0, -r4]
    10b8:	5f4f4950 	svcpl	0x004f4950
    10bc:	4c6e6950 	stclmi	9, cr6, [lr], #-320
    10c0:	436b636f 	cmnmi	fp, #-1140850687	; 0xbc000001
    10c4:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    10c8:	04e90067 	strbteq	r0, [r9], #103
    10cc:	50470000 	subpl	r0, r7, r0
    10d0:	455f4f49 	ldrbmi	r4, [pc, #-3913]	; 18f <_Minimum_Stack_Size+0x8f>
    10d4:	746e6576 	strbtvc	r6, [lr], #-1398
    10d8:	7074754f 	rsbsvc	r7, r4, pc, asr #10
    10dc:	6f437475 	svcvs	0x00437475
    10e0:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    10e4:	00053000 	andeq	r3, r5, r0
    10e8:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
    10ec:	76455f4f 	strbvc	r5, [r5], -pc, asr #30
    10f0:	4f746e65 	svcmi	0x00746e65
    10f4:	75707475 	ldrbvc	r7, [r0, #-1141]!
    10f8:	646d4374 	strbtvs	r4, [sp], #-884
    10fc:	00055700 	andeq	r5, r5, r0, lsl #14
    1100:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
    1104:	69505f4f 	ldmdbvs	r0, {r0, r1, r2, r3, r6, r8, r9, sl, fp, ip, lr}^
    1108:	6d65526e 	sfmvs	f5, 2, [r5, #-440]!
    110c:	6f437061 	svcvs	0x00437061
    1110:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    1114:	0005c600 	andeq	ip, r5, r0, lsl #12
    1118:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
    111c:	58455f4f 	stmdapl	r5, {r0, r1, r2, r3, r6, r8, r9, sl, fp, ip, lr}^
    1120:	694c4954 	stmdbvs	ip, {r2, r4, r6, r8, fp, lr}^
    1124:	6f43656e 	svcvs	0x0043656e
    1128:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    112c:	00060d00 	andeq	r0, r6, r0, lsl #26
    1130:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
    1134:	46415f4f 	strbmi	r5, [r1], -pc, asr #30
    1138:	65444f49 	strbvs	r4, [r4, #-3913]
    113c:	74696e49 	strbtvc	r6, [r9], #-3657
    1140:	00062200 	andeq	r2, r6, r0, lsl #4
    1144:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
    1148:	65445f4f 	strbvs	r5, [r4, #-3919]
    114c:	74696e49 	strbtvc	r6, [r9], #-3657
    1150:	00000000 	andeq	r0, r0, r0
    1154:	00035c00 	andeq	r5, r3, r0, lsl #24
    1158:	18000200 	stmdane	r0, {r9}
    115c:	e7000034 	smladx	r0, r4, r0, r0
    1160:	10000008 	andne	r0, r0, r8
    1164:	4e000003 	cdpmi	0, 0, cr0, cr0, cr3, {0}
    1168:	5f434956 	svcpl	0x00434956
    116c:	6e496544 	cdpvs	5, 4, cr6, cr9, cr4, {2}
    1170:	35007469 	strcc	r7, [r0, #-1129]
    1174:	4e000003 	cdpmi	0, 0, cr0, cr0, cr3, {0}
    1178:	5f434956 	svcpl	0x00434956
    117c:	44424353 	strbmi	r4, [r2], #-851
    1180:	696e4965 	stmdbvs	lr!, {r0, r2, r5, r6, r8, fp, lr}^
    1184:	03580074 	cmpeq	r8, #116	; 0x74
    1188:	564e0000 	strbpl	r0, [lr], -r0
    118c:	505f4349 	subspl	r4, pc, r9, asr #6
    1190:	726f6972 	rsbvc	r6, pc, #1867776	; 0x1c8000
    1194:	47797469 	ldrbmi	r7, [r9, -r9, ror #8]!
    1198:	70756f72 	rsbsvc	r6, r5, r2, ror pc
    119c:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    11a0:	7f006769 	svcvc	0x00006769
    11a4:	4e000003 	cdpmi	0, 0, cr0, cr0, cr3, {0}
    11a8:	5f434956 	svcpl	0x00434956
    11ac:	74696e49 	strbtvc	r6, [r9], #-3657
    11b0:	0003f100 	andeq	pc, r3, r0, lsl #2
    11b4:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    11b8:	74535f43 	ldrbvc	r5, [r3], #-3907
    11bc:	74637572 	strbtvc	r7, [r3], #-1394
    11c0:	74696e49 	strbtvc	r6, [r9], #-3657
    11c4:	00041600 	andeq	r1, r4, r0, lsl #12
    11c8:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    11cc:	65475f43 	strbvs	r5, [r7, #-3907]
    11d0:	72754374 	rsbsvc	r4, r5, #-805306367	; 0xd0000001
    11d4:	746e6572 	strbtvc	r6, [lr], #-1394
    11d8:	646e6550 	strbtvs	r6, [lr], #-1360
    11dc:	49676e69 	stmdbmi	r7!, {r0, r3, r5, r6, r9, sl, fp, sp, lr}^
    11e0:	68435152 	stmdavs	r3, {r1, r4, r6, r8, ip, lr}^
    11e4:	656e6e61 	strbvs	r6, [lr, #-3681]!
    11e8:	042e006c 	strteq	r0, [lr], #-108
    11ec:	564e0000 	strbpl	r0, [lr], -r0
    11f0:	475f4349 	ldrbmi	r4, [pc, -r9, asr #6]
    11f4:	52497465 	subpl	r7, r9, #1694498816	; 0x65000000
    11f8:	61684351 	cmnvs	r8, r1, asr r3
    11fc:	6c656e6e 	stclvs	14, cr6, [r5], #-440
    1200:	646e6550 	strbtvs	r6, [lr], #-1360
    1204:	42676e69 	rsbmi	r6, r7, #1680	; 0x690
    1208:	74537469 	ldrbvc	r7, [r3], #-1129
    120c:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    1210:	00047500 	andeq	r7, r4, r0, lsl #10
    1214:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    1218:	65535f43 	ldrbvs	r5, [r3, #-3907]
    121c:	51524974 	cmppl	r2, r4, ror r9
    1220:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
    1224:	506c656e 	rsbpl	r6, ip, lr, ror #10
    1228:	69646e65 	stmdbvs	r4!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
    122c:	6942676e 	stmdbvs	r2, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}^
    1230:	049c0074 	ldreq	r0, [ip], #116
    1234:	564e0000 	strbpl	r0, [lr], -r0
    1238:	435f4349 	cmpmi	pc, #603979777	; 0x24000001
    123c:	7261656c 	rsbvc	r6, r1, #452984832	; 0x1b000000
    1240:	43515249 	cmpmi	r1, #-1879048188	; 0x90000004
    1244:	6e6e6168 	powvsez	f6, f6, #0.0
    1248:	65506c65 	ldrbvs	r6, [r0, #-3173]
    124c:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
    1250:	74694267 	strbtvc	r4, [r9], #-615
    1254:	0004c500 	andeq	ip, r4, r0, lsl #10
    1258:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    125c:	65475f43 	strbvs	r5, [r7, #-3907]
    1260:	72754374 	rsbsvc	r4, r5, #-805306367	; 0xd0000001
    1264:	746e6572 	strbtvc	r6, [lr], #-1394
    1268:	69746341 	ldmdbvs	r4!, {r0, r6, r8, r9, sp, lr}^
    126c:	61486576 	cmpvs	r8, r6, ror r5
    1270:	656c646e 	strbvs	r6, [ip, #-1134]!
    1274:	04dd0072 	ldrbeq	r0, [sp], #114
    1278:	564e0000 	strbpl	r0, [lr], -r0
    127c:	475f4349 	ldrbmi	r4, [pc, -r9, asr #6]
    1280:	52497465 	subpl	r7, r9, #1694498816	; 0x65000000
    1284:	61684351 	cmnvs	r8, r1, asr r3
    1288:	6c656e6e 	stclvs	14, cr6, [r5], #-440
    128c:	69746341 	ldmdbvs	r4!, {r0, r6, r8, r9, sp, lr}^
    1290:	69426576 	stmdbvs	r2, {r1, r2, r4, r5, r6, r8, sl, sp, lr}^
    1294:	61745374 	cmnvs	r4, r4, ror r3
    1298:	00737574 	rsbseq	r7, r3, r4, ror r5
    129c:	00000524 	andeq	r0, r0, r4, lsr #10
    12a0:	4349564e 	movtmi	r5, #38478	; 0x964e
    12a4:	7465475f 	strbtvc	r4, [r5], #-1887
    12a8:	49555043 	ldmdbmi	r5, {r0, r1, r6, ip, lr}^
    12ac:	053c0044 	ldreq	r0, [ip, #-68]!
    12b0:	564e0000 	strbpl	r0, [lr], -r0
    12b4:	535f4349 	cmppl	pc, #603979777	; 0x24000001
    12b8:	65567465 	ldrbvs	r7, [r6, #-1125]
    12bc:	726f7463 	rsbvc	r7, pc, #1660944384	; 0x63000000
    12c0:	6c626154 	stfvse	f6, [r2], #-336
    12c4:	05730065 	ldrbeq	r0, [r3, #-101]!
    12c8:	564e0000 	strbpl	r0, [lr], -r0
    12cc:	475f4349 	ldrbmi	r4, [pc, -r9, asr #6]
    12d0:	72656e65 	rsbvc	r6, r5, #1616	; 0x650
    12d4:	53657461 	cmnpl	r5, #1627389952	; 0x61000000
    12d8:	65747379 	ldrbvs	r7, [r4, #-889]!
    12dc:	7365526d 	cmnvc	r5, #-805306362	; 0xd0000006
    12e0:	87007465 	strhi	r7, [r0, -r5, ror #8]
    12e4:	4e000005 	cdpmi	0, 0, cr0, cr0, cr5, {0}
    12e8:	5f434956 	svcpl	0x00434956
    12ec:	656e6547 	strbvs	r6, [lr, #-1351]!
    12f0:	65746172 	ldrbvs	r6, [r4, #-370]!
    12f4:	65726f43 	ldrbvs	r6, [r2, #-3907]!
    12f8:	65736552 	ldrbvs	r6, [r3, #-1362]!
    12fc:	059b0074 	ldreq	r0, [fp, #116]
    1300:	564e0000 	strbpl	r0, [lr], -r0
    1304:	535f4349 	cmppl	pc, #603979777	; 0x24000001
    1308:	65747379 	ldrbvs	r7, [r4, #-889]!
    130c:	43504c6d 	cmpmi	r0, #27904	; 0x6d00
    1310:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1314:	05d00067 	ldrbeq	r0, [r0, #103]
    1318:	564e0000 	strbpl	r0, [lr], -r0
    131c:	535f4349 	cmppl	pc, #603979777	; 0x24000001
    1320:	65747379 	ldrbvs	r7, [r4, #-889]!
    1324:	6e61486d 	cdpvs	8, 6, cr4, cr1, cr13, {3}
    1328:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
    132c:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    1330:	15006769 	strne	r6, [r0, #-1897]
    1334:	4e000006 	cdpmi	0, 0, cr0, cr0, cr6, {0}
    1338:	5f434956 	svcpl	0x00434956
    133c:	74737953 	ldrbtvc	r7, [r3], #-2387
    1340:	61486d65 	cmpvs	r8, r5, ror #26
    1344:	656c646e 	strbvs	r6, [ip, #-1134]!
    1348:	69725072 	ldmdbvs	r2!, {r1, r4, r5, r6, ip, lr}^
    134c:	7469726f 	strbtvc	r7, [r9], #-623
    1350:	6e6f4379 	mcrvs	3, 3, r4, cr15, cr9, {3}
    1354:	00676966 	rsbeq	r6, r7, r6, ror #18
    1358:	00000698 	muleq	r0, r8, r6
    135c:	4349564e 	movtmi	r5, #38478	; 0x964e
    1360:	7465475f 	strbtvc	r4, [r5], #-1887
    1364:	74737953 	ldrbtvc	r7, [r3], #-2387
    1368:	61486d65 	cmpvs	r8, r5, ror #26
    136c:	656c646e 	strbvs	r6, [ip, #-1134]!
    1370:	6e655072 	mcrvs	0, 3, r5, cr5, cr2, {3}
    1374:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
    1378:	53746942 	cmnpl	r4, #1081344	; 0x108000
    137c:	75746174 	ldrbvc	r6, [r4, #-372]!
    1380:	06ed0073 	uxtabeq	r0, sp, r3
    1384:	564e0000 	strbpl	r0, [lr], -r0
    1388:	535f4349 	cmppl	pc, #603979777	; 0x24000001
    138c:	79537465 	ldmdbvc	r3, {r0, r2, r5, r6, sl, ip, sp, lr}^
    1390:	6d657473 	cfstrdvs	mvd7, [r5, #-460]!
    1394:	646e6148 	strbtvs	r6, [lr], #-328
    1398:	5072656c 	rsbspl	r6, r2, ip, ror #10
    139c:	69646e65 	stmdbvs	r4!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
    13a0:	6942676e 	stmdbvs	r2, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}^
    13a4:	07220074 	undefined
    13a8:	564e0000 	strbpl	r0, [lr], -r0
    13ac:	435f4349 	cmpmi	pc, #603979777	; 0x24000001
    13b0:	7261656c 	rsbvc	r6, r1, #452984832	; 0x1b000000
    13b4:	74737953 	ldrbtvc	r7, [r3], #-2387
    13b8:	61486d65 	cmpvs	r8, r5, ror #26
    13bc:	656c646e 	strbvs	r6, [ip, #-1134]!
    13c0:	6e655072 	mcrvs	0, 3, r5, cr5, cr2, {3}
    13c4:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
    13c8:	00746942 	rsbseq	r6, r4, r2, asr #18
    13cc:	00000757 	andeq	r0, r0, r7, asr r7
    13d0:	4349564e 	movtmi	r5, #38478	; 0x964e
    13d4:	7465475f 	strbtvc	r4, [r5], #-1887
    13d8:	74737953 	ldrbtvc	r7, [r3], #-2387
    13dc:	61486d65 	cmpvs	r8, r5, ror #26
    13e0:	656c646e 	strbvs	r6, [ip, #-1134]!
    13e4:	74634172 	strbtvc	r4, [r3], #-370
    13e8:	42657669 	rsbmi	r7, r5, #110100480	; 0x6900000
    13ec:	74537469 	ldrbvc	r7, [r3], #-1129
    13f0:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    13f4:	0007aa00 	andeq	sl, r7, r0, lsl #20
    13f8:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    13fc:	65475f43 	strbvs	r5, [r7, #-3907]
    1400:	75614674 	strbvc	r4, [r1, #-1652]!
    1404:	6148746c 	cmpvs	r8, ip, ror #8
    1408:	656c646e 	strbvs	r6, [ip, #-1134]!
    140c:	756f5372 	strbvc	r5, [pc, #-882]!	; 10a2 <__Stack_Size+0xca2>
    1410:	73656372 	cmnvc	r5, #-939524095	; 0xc8000001
    1414:	00080700 	andeq	r0, r8, r0, lsl #14
    1418:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    141c:	65475f43 	strbvs	r5, [r7, #-3907]
    1420:	75614674 	strbvc	r4, [r1, #-1652]!
    1424:	6441746c 	strbvs	r7, [r1], #-1132
    1428:	73657264 	cmnvc	r5, #1073741830	; 0x40000006
    142c:	08500073 	ldmdaeq	r0, {r0, r1, r4, r5, r6}^
    1430:	564e0000 	strbpl	r0, [lr], -r0
    1434:	475f4349 	ldrbmi	r4, [pc, -r9, asr #6]
    1438:	41427465 	cmpmi	r2, r5, ror #8
    143c:	52504553 	subspl	r4, r0, #348127232	; 0x14c00000
    1440:	08690049 	stmdaeq	r9!, {r0, r3, r6}^
    1444:	564e0000 	strbpl	r0, [lr], -r0
    1448:	425f4349 	subsmi	r4, pc, #603979777	; 0x24000001
    144c:	50455341 	subpl	r5, r5, r1, asr #6
    1450:	4f434952 	svcmi	0x00434952
    1454:	4749464e 	strbmi	r4, [r9, -lr, asr #12]
    1458:	00089200 	andeq	r9, r8, r0, lsl #4
    145c:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    1460:	45525f43 	ldrbmi	r5, [r2, #-3907]
    1464:	46544553 	undefined
    1468:	544c5541 	strbpl	r5, [ip], #-1345
    146c:	4b53414d 	blmi	14d19a8 <__Stack_Size+0x14d15a8>
    1470:	0008a700 	andeq	sl, r8, r0, lsl #14
    1474:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    1478:	45535f43 	ldrbmi	r5, [r3, #-3907]
    147c:	55414654 	strbpl	r4, [r1, #-1620]
    1480:	414d544c 	cmpmi	sp, ip, asr #8
    1484:	bc004b53 	stclt	11, cr4, [r0], {83}
    1488:	4e000008 	cdpmi	0, 0, cr0, cr0, cr8, {0}
    148c:	5f434956 	svcpl	0x00434956
    1490:	45534552 	ldrbmi	r4, [r3, #-1362]
    1494:	49525054 	ldmdbmi	r2, {r2, r4, r6, ip, lr}^
    1498:	4b53414d 	blmi	14d19d4 <__Stack_Size+0x14d15d4>
    149c:	0008d100 	andeq	sp, r8, r0, lsl #2
    14a0:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    14a4:	45535f43 	ldrbmi	r5, [r3, #-3907]
    14a8:	49525054 	ldmdbmi	r2, {r2, r4, r6, ip, lr}^
    14ac:	4b53414d 	blmi	14d19e8 <__Stack_Size+0x14d15e8>
    14b0:	00000000 	andeq	r0, r0, r0
    14b4:	0000c700 	andeq	ip, r0, r0, lsl #14
    14b8:	ff000200 	undefined instruction 0xff000200
    14bc:	4700003c 	smladxmi	r0, ip, r0, r0
    14c0:	d3000002 	movwle	r0, #2	; 0x2
    14c4:	50000000 	andpl	r0, r0, r0
    14c8:	425f5257 	subsmi	r5, pc, #1879048197	; 0x70000005
    14cc:	756b6361 	strbvc	r6, [fp, #-865]!
    14d0:	63634170 	cmnvs	r3, #28	; 0x1c
    14d4:	43737365 	cmnmi	r3, #-1811939327	; 0x94000001
    14d8:	f800646d 	undefined instruction 0xf800646d
    14dc:	50000000 	andpl	r0, r0, r0
    14e0:	505f5257 	subspl	r5, pc, r7, asr r2
    14e4:	6d434456 	cfstrdvs	mvd4, [r3, #-344]
    14e8:	011d0064 	tsteq	sp, r4, rrx
    14ec:	57500000 	ldrbpl	r0, [r0, -r0]
    14f0:	56505f52 	usubaddxpl	r5, r0, r2
    14f4:	76654c44 	strbtvc	r4, [r5], -r4, asr #24
    14f8:	6f436c65 	svcvs	0x00436c65
    14fc:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    1500:	00015300 	andeq	r5, r1, r0, lsl #6
    1504:	52575000 	subspl	r5, r7, #0	; 0x0
    1508:	6b61575f 	blvs	185728c <__Stack_Size+0x1856e8c>
    150c:	50705565 	rsbspl	r5, r0, r5, ror #10
    1510:	6d436e69 	stclvs	14, cr6, [r3, #-420]
    1514:	01780064 	cmneq	r8, r4, rrx
    1518:	57500000 	ldrbpl	r0, [r0, -r0]
    151c:	65475f52 	strbvs	r5, [r7, #-3922]
    1520:	616c4674 	smcvs	50276
    1524:	61745367 	cmnvs	r4, r7, ror #6
    1528:	00737574 	rsbseq	r7, r3, r4, ror r5
    152c:	000001ae 	andeq	r0, r0, lr, lsr #3
    1530:	5f525750 	svcpl	0x00525750
    1534:	61656c43 	cmnvs	r5, r3, asr #24
    1538:	616c4672 	smcvs	50274
    153c:	01d50067 	bicseq	r0, r5, r7, rrx
    1540:	57500000 	ldrbpl	r0, [r0, -r0]
    1544:	6e455f52 	mcrvs	15, 2, r5, cr5, cr2, {2}
    1548:	53726574 	cmnpl	r2, #486539264	; 0x1d000000
    154c:	444e4154 	strbmi	r4, [lr], #-340
    1550:	6f4d5942 	svcvs	0x004d5942
    1554:	ea006564 	b	1aaec <__Stack_Size+0x1a6ec>
    1558:	50000001 	andpl	r0, r0, r1
    155c:	455f5257 	ldrbmi	r5, [pc, #-599]	; 130d <__Stack_Size+0xf0d>
    1560:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
    1564:	504f5453 	subpl	r5, pc, r3, asr r4
    1568:	65646f4d 	strbvs	r6, [r4, #-3917]!
    156c:	00023100 	andeq	r3, r2, r0, lsl #2
    1570:	52575000 	subspl	r5, r7, #0	; 0x0
    1574:	4965445f 	stmdbmi	r5!, {r0, r1, r2, r3, r4, r6, sl, lr}^
    1578:	0074696e 	rsbseq	r6, r4, lr, ror #18
    157c:	00000000 	andeq	r0, r0, r0
    1580:	000002c0 	andeq	r0, r0, r0, asr #5
    1584:	3f460002 	svccc	0x00460002
    1588:	08bd0000 	popeq	{}
    158c:	02140000 	andseq	r0, r4, #0	; 0x0
    1590:	43520000 	cmpmi	r2, #0	; 0x0
    1594:	65445f43 	strbvs	r5, [r4, #-3907]
    1598:	74696e49 	strbtvc	r6, [r9], #-3657
    159c:	00022700 	andeq	r2, r2, r0, lsl #14
    15a0:	43435200 	movtmi	r5, #12800	; 0x3200
    15a4:	4553485f 	ldrbmi	r4, [r3, #-2143]
    15a8:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    15ac:	4c006769 	stcmi	7, cr6, [r0], {105}
    15b0:	52000002 	andpl	r0, r0, #2	; 0x2
    15b4:	575f4343 	ldrbpl	r4, [pc, -r3, asr #6]
    15b8:	46746961 	ldrbtmi	r6, [r4], -r1, ror #18
    15bc:	5348726f 	movtpl	r7, #33391	; 0x826f
    15c0:	61745345 	cmnvs	r4, r5, asr #6
    15c4:	70557472 	subsvc	r7, r5, r2, ror r4
    15c8:	0002f100 	andeq	pc, r2, r0, lsl #2
    15cc:	43435200 	movtmi	r5, #12800	; 0x3200
    15d0:	6a64415f 	bvs	1911b54 <__Stack_Size+0x1911754>
    15d4:	48747375 	ldmdami	r4!, {r0, r2, r4, r5, r6, r8, r9, ip, sp, lr}^
    15d8:	61434953 	cmpvs	r3, r3, asr r9
    15dc:	7262696c 	rsbvc	r6, r2, #1769472	; 0x1b0000
    15e0:	6f697461 	svcvs	0x00697461
    15e4:	6c61566e 	stclvs	6, cr5, [r1], #-440
    15e8:	23006575 	movwcs	r6, #1397	; 0x575
    15ec:	52000003 	andpl	r0, r0, #3	; 0x3
    15f0:	485f4343 	ldmdami	pc, {r0, r1, r6, r8, r9, lr}^
    15f4:	6d434953 	stclvs	9, cr4, [r3, #-332]
    15f8:	034a0064 	movteq	r0, #41060	; 0xa064
    15fc:	43520000 	cmpmi	r2, #0	; 0x0
    1600:	4c505f43 	mrrcmi	15, 4, r5, r0, cr3
    1604:	6e6f434c 	cdpvs	3, 6, cr4, cr15, cr12, {2}
    1608:	00676966 	rsbeq	r6, r7, r6, ror #18
    160c:	00000391 	muleq	r0, r1, r3
    1610:	5f434352 	svcpl	0x00434352
    1614:	434c4c50 	movtmi	r4, #52304	; 0xcc50
    1618:	b800646d 	stmdalt	r0, {r0, r2, r3, r5, r6, sl, sp, lr}
    161c:	52000003 	andpl	r0, r0, #3	; 0x3
    1620:	535f4343 	cmppl	pc, #201326593	; 0xc000001
    1624:	4c435359 	mcrrmi	3, 5, r5, r3, cr9
    1628:	6e6f434b 	cdpvs	3, 6, cr4, cr15, cr11, {2}
    162c:	00676966 	rsbeq	r6, r7, r6, ror #18
    1630:	000003f1 	strdeq	r0, [r0], -r1
    1634:	5f434352 	svcpl	0x00434352
    1638:	53746547 	cmnpl	r4, #297795584	; 0x11c00000
    163c:	4c435359 	mcrrmi	3, 5, r5, r3, cr9
    1640:	756f534b 	strbvc	r5, [pc, #-843]!	; 12fd <__Stack_Size+0xefd>
    1644:	00656372 	rsbeq	r6, r5, r2, ror r3
    1648:	00000409 	andeq	r0, r0, r9, lsl #8
    164c:	5f434352 	svcpl	0x00434352
    1650:	4b4c4348 	blmi	1312378 <__Stack_Size+0x1311f78>
    1654:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    1658:	42006769 	andmi	r6, r0, #27525120	; 0x1a40000
    165c:	52000004 	andpl	r0, r0, #4	; 0x4
    1660:	505f4343 	subspl	r4, pc, r3, asr #6
    1664:	314b4c43 	cmpcc	fp, r3, asr #24
    1668:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    166c:	7b006769 	blvc	1b418 <__Stack_Size+0x1b018>
    1670:	52000004 	andpl	r0, r0, #4	; 0x4
    1674:	505f4343 	subspl	r4, pc, r3, asr #6
    1678:	324b4c43 	subcc	r4, fp, #17152	; 0x4300
    167c:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    1680:	b0006769 	andlt	r6, r0, r9, ror #14
    1684:	52000004 	andpl	r0, r0, #4	; 0x4
    1688:	495f4343 	ldmdbmi	pc, {r0, r1, r6, r8, r9, lr}^
    168c:	6e6f4354 	mcrvs	3, 3, r4, cr15, cr4, {2}
    1690:	00676966 	rsbeq	r6, r7, r6, ror #18
    1694:	000004e5 	andeq	r0, r0, r5, ror #9
    1698:	5f434352 	svcpl	0x00434352
    169c:	43425355 	movtmi	r5, #9045	; 0x2355
    16a0:	6f434b4c 	svcvs	0x00434b4c
    16a4:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    16a8:	00050c00 	andeq	r0, r5, r0, lsl #24
    16ac:	43435200 	movtmi	r5, #12800	; 0x3200
    16b0:	4344415f 	movtmi	r4, #16735	; 0x415f
    16b4:	434b4c43 	movtmi	r4, #48195	; 0xbc43
    16b8:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    16bc:	05450067 	strbeq	r0, [r5, #-103]
    16c0:	43520000 	cmpmi	r2, #0	; 0x0
    16c4:	534c5f43 	movtpl	r5, #53059	; 0xcf43
    16c8:	6e6f4345 	cdpvs	3, 6, cr4, cr15, cr5, {2}
    16cc:	00676966 	rsbeq	r6, r7, r6, ror #18
    16d0:	0000056c 	andeq	r0, r0, ip, ror #10
    16d4:	5f434352 	svcpl	0x00434352
    16d8:	4349534c 	movtmi	r5, #37708	; 0x934c
    16dc:	9300646d 	movwls	r6, #1133	; 0x46d
    16e0:	52000005 	andpl	r0, r0, #5	; 0x5
    16e4:	525f4343 	subspl	r4, pc, #201326593	; 0xc000001
    16e8:	4c434354 	mcrrmi	3, 5, r4, r3, cr4
    16ec:	6e6f434b 	cdpvs	3, 6, cr4, cr15, cr11, {2}
    16f0:	00676966 	rsbeq	r6, r7, r6, ror #18
    16f4:	000005bc 	strheq	r0, [r0], -ip
    16f8:	5f434352 	svcpl	0x00434352
    16fc:	43435452 	movtmi	r5, #13394	; 0x3452
    1700:	6d434b4c 	vstrvs	d20, [r3, #-304]
    1704:	05e30064 	strbeq	r0, [r3, #100]!
    1708:	43520000 	cmpmi	r2, #0	; 0x0
    170c:	65475f43 	strbvs	r5, [r7, #-3907]
    1710:	6f6c4374 	svcvs	0x006c4374
    1714:	46736b63 	ldrbtmi	r6, [r3], -r3, ror #22
    1718:	00716572 	rsbseq	r6, r1, r2, ror r5
    171c:	0000064a 	andeq	r0, r0, sl, asr #12
    1720:	5f434352 	svcpl	0x00434352
    1724:	50424841 	subpl	r4, r2, r1, asr #16
    1728:	70697265 	rsbvc	r7, r9, r5, ror #4
    172c:	6f6c4368 	svcvs	0x006c4368
    1730:	6d436b63 	vstrvs	d22, [r3, #-396]
    1734:	067f0064 	ldrbteq	r0, [pc], -r4, rrx
    1738:	43520000 	cmpmi	r2, #0	; 0x0
    173c:	50415f43 	subpl	r5, r1, r3, asr #30
    1740:	65503242 	ldrbvs	r3, [r0, #-578]
    1744:	68706972 	ldmdavs	r0!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    1748:	636f6c43 	cmnvs	pc, #17152	; 0x4300
    174c:	646d436b 	strbtvs	r4, [sp], #-875
    1750:	0006b400 	andeq	fp, r6, r0, lsl #8
    1754:	43435200 	movtmi	r5, #12800	; 0x3200
    1758:	4250415f 	subsmi	r4, r0, #-1073741801	; 0xc0000017
    175c:	72655031 	rsbvc	r5, r5, #49	; 0x31
    1760:	43687069 	cmnmi	r8, #105	; 0x69
    1764:	6b636f6c 	blvs	18dd51c <__Stack_Size+0x18dd11c>
    1768:	00646d43 	rsbeq	r6, r4, r3, asr #26
    176c:	000006e9 	andeq	r0, r0, r9, ror #13
    1770:	5f434352 	svcpl	0x00434352
    1774:	32425041 	subcc	r5, r2, #65	; 0x41
    1778:	69726550 	ldmdbvs	r2!, {r4, r6, r8, sl, sp, lr}^
    177c:	65526870 	ldrbvs	r6, [r2, #-2160]
    1780:	43746573 	cmnmi	r4, #482344960	; 0x1cc00000
    1784:	1e00646d 	cdpne	4, 0, cr6, cr0, cr13, {3}
    1788:	52000007 	andpl	r0, r0, #7	; 0x7
    178c:	415f4343 	cmpmi	pc, r3, asr #6
    1790:	50314250 	eorspl	r4, r1, r0, asr r2
    1794:	70697265 	rsbvc	r7, r9, r5, ror #4
    1798:	73655268 	cmnvc	r5, #-2147483642	; 0x80000006
    179c:	6d437465 	cfstrdvs	mvd7, [r3, #-404]
    17a0:	07530064 	ldrbeq	r0, [r3, -r4, rrx]
    17a4:	43520000 	cmpmi	r2, #0	; 0x0
    17a8:	61425f43 	cmpvs	r2, r3, asr #30
    17ac:	70756b63 	rsbsvc	r6, r5, r3, ror #22
    17b0:	65736552 	ldrbvs	r6, [r3, #-1362]!
    17b4:	646d4374 	strbtvs	r4, [sp], #-884
    17b8:	00077a00 	andeq	r7, r7, r0, lsl #20
    17bc:	43435200 	movtmi	r5, #12800	; 0x3200
    17c0:	6f6c435f 	svcvs	0x006c435f
    17c4:	65536b63 	ldrbvs	r6, [r3, #-2915]
    17c8:	69727563 	ldmdbvs	r2!, {r0, r1, r5, r6, r8, sl, ip, sp, lr}^
    17cc:	79537974 	ldmdbvc	r3, {r2, r4, r5, r6, r8, fp, ip, sp, lr}^
    17d0:	6d657473 	cfstrdvs	mvd7, [r5, #-460]!
    17d4:	00646d43 	rsbeq	r6, r4, r3, asr #26
    17d8:	000007a1 	andeq	r0, r0, r1, lsr #15
    17dc:	5f434352 	svcpl	0x00434352
    17e0:	434f434d 	movtmi	r4, #62285	; 0xf34d
    17e4:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    17e8:	07c80067 	strbeq	r0, [r8, r7, rrx]
    17ec:	43520000 	cmpmi	r2, #0	; 0x0
    17f0:	65475f43 	strbvs	r5, [r7, #-3907]
    17f4:	616c4674 	smcvs	50276
    17f8:	61745367 	cmnvs	r4, r7, ror #6
    17fc:	00737574 	rsbseq	r7, r3, r4, ror r5
    1800:	000007fc 	strdeq	r0, [r0], -ip
    1804:	5f434352 	svcpl	0x00434352
    1808:	61656c43 	cmnvs	r5, r3, asr #24
    180c:	616c4672 	smcvs	50274
    1810:	08100067 	ldmdaeq	r0, {r0, r1, r2, r5, r6}
    1814:	43520000 	cmpmi	r2, #0	; 0x0
    1818:	65475f43 	strbvs	r5, [r7, #-3907]
    181c:	53544974 	cmppl	r4, #1900544	; 0x1d0000
    1820:	75746174 	ldrbvc	r6, [r4, #-372]!
    1824:	08490073 	stmdaeq	r9, {r0, r1, r4, r5, r6}^
    1828:	43520000 	cmpmi	r2, #0	; 0x0
    182c:	6c435f43 	mcrrvs	15, 4, r5, r3, cr3
    1830:	49726165 	ldmdbmi	r2!, {r0, r2, r5, r6, r8, sp, lr}^
    1834:	6e655054 	mcrvs	0, 3, r5, cr5, cr4, {2}
    1838:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
    183c:	00746942 	rsbseq	r6, r4, r2, asr #18
    1840:	00000000 	andeq	r0, r0, r0
    1844:	0000009d 	muleq	r0, sp, r0
    1848:	48030002 	stmdami	r3, {r1}
    184c:	01ef0000 	mvneq	r0, r0
    1850:	00f70000 	rscseq	r0, r7, r0
    1854:	79530000 	ldmdbvc	r3, {}^
    1858:	63695473 	cmnvs	r9, #1929379840	; 0x73000000
    185c:	4c435f6b 	mcrrmi	15, 6, r5, r3, cr11
    1860:	756f534b 	strbvc	r5, [pc, #-843]!	; 151d <__Stack_Size+0x111d>
    1864:	43656372 	cmnmi	r5, #-939524095	; 0xc8000001
    1868:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    186c:	011c0067 	tsteq	ip, r7, rrx
    1870:	79530000 	ldmdbvc	r3, {}^
    1874:	63695473 	cmnvs	r9, #1929379840	; 0x73000000
    1878:	65535f6b 	ldrbvs	r5, [r3, #-3947]
    187c:	6c655274 	sfmvs	f5, 2, [r5], #-464
    1880:	0064616f 	rsbeq	r6, r4, pc, ror #2
    1884:	00000141 	andeq	r0, r0, r1, asr #2
    1888:	54737953 	ldrbtpl	r7, [r3], #-2387
    188c:	5f6b6369 	svcpl	0x006b6369
    1890:	6e756f43 	cdpvs	15, 7, cr6, cr5, cr3, {2}
    1894:	43726574 	cmnmi	r2, #486539264	; 0x1d000000
    1898:	6600646d 	strvs	r6, [r0], -sp, ror #8
    189c:	53000001 	movwpl	r0, #1	; 0x1
    18a0:	69547379 	ldmdbvs	r4, {r0, r3, r4, r5, r6, r8, r9, ip, sp, lr}^
    18a4:	495f6b63 	ldmdbmi	pc, {r0, r1, r5, r6, r8, r9, fp, sp, lr}^
    18a8:	6e6f4354 	mcrvs	3, 3, r4, cr15, cr4, {2}
    18ac:	00676966 	rsbeq	r6, r7, r6, ror #18
    18b0:	0000018b 	andeq	r0, r0, fp, lsl #3
    18b4:	54737953 	ldrbtpl	r7, [r3], #-2387
    18b8:	5f6b6369 	svcpl	0x006b6369
    18bc:	43746547 	cmnmi	r4, #297795584	; 0x11c00000
    18c0:	746e756f 	strbtvc	r7, [lr], #-1391
    18c4:	a2007265 	andge	r7, r0, #1342177286	; 0x50000006
    18c8:	53000001 	movwpl	r0, #1	; 0x1
    18cc:	69547379 	ldmdbvs	r4, {r0, r3, r4, r5, r6, r8, r9, ip, sp, lr}^
    18d0:	475f6b63 	ldrbmi	r6, [pc, -r3, ror #22]
    18d4:	6c467465 	cfstrdvs	mvd7, [r6], {101}
    18d8:	74536761 	ldrbvc	r6, [r3], #-1889
    18dc:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    18e0:	00000000 	andeq	r0, r0, r0
    18e4:	0007ac00 	andeq	sl, r7, r0, lsl #24
    18e8:	f2000200 	vhsub.s8	d0, d0, d0
    18ec:	49000049 	stmdbmi	r0, {r0, r3, r6}
    18f0:	78000021 	stmdavc	r0, {r0, r5}
    18f4:	54000007 	strpl	r0, [r0], #-7
    18f8:	545f4d49 	ldrbpl	r4, [pc], #3401	; 1900 <__Stack_Size+0x1500>
    18fc:	42656d69 	rsbmi	r6, r5, #6720	; 0x1a40
    1900:	49657361 	stmdbmi	r5!, {r0, r5, r6, r8, r9, ip, sp, lr}^
    1904:	0074696e 	rsbseq	r6, r4, lr, ror #18
    1908:	000007b6 	strheq	r0, [r0], -r6
    190c:	5f4d4954 	svcpl	0x004d4954
    1910:	4931434f 	ldmdbmi	r1!, {r0, r1, r2, r3, r6, r8, r9, lr}
    1914:	0074696e 	rsbseq	r6, r4, lr, ror #18
    1918:	00000821 	andeq	r0, r0, r1, lsr #16
    191c:	5f4d4954 	svcpl	0x004d4954
    1920:	4932434f 	ldmdbmi	r2!, {r0, r1, r2, r3, r6, r8, r9, lr}
    1924:	0074696e 	rsbseq	r6, r4, lr, ror #18
    1928:	0000088c 	andeq	r0, r0, ip, lsl #17
    192c:	5f4d4954 	svcpl	0x004d4954
    1930:	4933434f 	ldmdbmi	r3!, {r0, r1, r2, r3, r6, r8, r9, lr}
    1934:	0074696e 	rsbseq	r6, r4, lr, ror #18
    1938:	000008f7 	strdeq	r0, [r0], -r7
    193c:	5f4d4954 	svcpl	0x004d4954
    1940:	4934434f 	ldmdbmi	r4!, {r0, r1, r2, r3, r6, r8, r9, lr}
    1944:	0074696e 	rsbseq	r6, r4, lr, ror #18
    1948:	00000962 	andeq	r0, r0, r2, ror #18
    194c:	5f4d4954 	svcpl	0x004d4954
    1950:	6e494349 	cdpvs	3, 4, cr4, cr9, cr9, {2}
    1954:	2e007469 	cdpcs	4, 0, cr7, cr0, cr9, {3}
    1958:	5400000b 	strpl	r0, [r0], #-11
    195c:	505f4d49 	subspl	r4, pc, r9, asr #26
    1960:	43494d57 	movtmi	r4, #40279	; 0x9d57
    1964:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1968:	0d170067 	ldceq	0, cr0, [r7, #-412]
    196c:	49540000 	ldmdbmi	r4, {}^
    1970:	44425f4d 	strbmi	r5, [r2], #-3917
    1974:	6f435254 	svcvs	0x00435254
    1978:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    197c:	000d5200 	andeq	r5, sp, r0, lsl #4
    1980:	4d495400 	cfstrdmi	mvd5, [r9]
    1984:	6d69545f 	cfstrdvs	mvd5, [r9, #-380]!
    1988:	73614265 	cmnvc	r1, #1342177286	; 0x50000006
    198c:	72745365 	rsbsvc	r5, r4, #-1811939327	; 0x94000001
    1990:	49746375 	ldmdbmi	r4!, {r0, r2, r4, r5, r6, r8, r9, sp, lr}^
    1994:	0074696e 	rsbseq	r6, r4, lr, ror #18
    1998:	00000d79 	andeq	r0, r0, r9, ror sp
    199c:	5f4d4954 	svcpl	0x004d4954
    19a0:	7453434f 	ldrbvc	r4, [r3], #-847
    19a4:	74637572 	strbtvc	r7, [r3], #-1394
    19a8:	74696e49 	strbtvc	r6, [r9], #-3657
    19ac:	000da000 	andeq	sl, sp, r0
    19b0:	4d495400 	cfstrdmi	mvd5, [r9]
    19b4:	5343495f 	movtpl	r4, #14687	; 0x395f
    19b8:	63757274 	cmnvs	r5, #1073741831	; 0x40000007
    19bc:	696e4974 	stmdbvs	lr!, {r2, r4, r5, r6, r8, fp, lr}^
    19c0:	0dc70074 	stcleq	0, cr0, [r7, #464]
    19c4:	49540000 	ldmdbmi	r4, {}^
    19c8:	44425f4d 	strbmi	r5, [r2], #-3917
    19cc:	74535254 	ldrbvc	r5, [r3], #-596
    19d0:	74637572 	strbtvc	r7, [r3], #-1394
    19d4:	74696e49 	strbtvc	r6, [r9], #-3657
    19d8:	000dee00 	andeq	lr, sp, r0, lsl #28
    19dc:	4d495400 	cfstrdmi	mvd5, [r9]
    19e0:	646d435f 	strbtvs	r4, [sp], #-863
    19e4:	000e2300 	andeq	r2, lr, r0, lsl #6
    19e8:	4d495400 	cfstrdmi	mvd5, [r9]
    19ec:	7274435f 	rsbsvc	r4, r4, #2080374785	; 0x7c000001
    19f0:	4d57506c 	ldclmi	0, cr5, [r7, #-432]
    19f4:	7074754f 	rsbsvc	r7, r4, pc, asr #10
    19f8:	00737475 	rsbseq	r7, r3, r5, ror r4
    19fc:	00000e58 	andeq	r0, r0, r8, asr lr
    1a00:	5f4d4954 	svcpl	0x004d4954
    1a04:	6f435449 	svcvs	0x00435449
    1a08:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    1a0c:	000e9b00 	andeq	r9, lr, r0, lsl #22
    1a10:	4d495400 	cfstrdmi	mvd5, [r9]
    1a14:	6e65475f 	mcrvs	7, 3, r4, cr5, cr15, {2}
    1a18:	74617265 	strbtvc	r7, [r1], #-613
    1a1c:	65764565 	ldrbvs	r4, [r6, #-1381]!
    1a20:	d000746e 	andle	r7, r0, lr, ror #8
    1a24:	5400000e 	strpl	r0, [r0], #-14
    1a28:	445f4d49 	ldrbmi	r4, [pc], #3401	; 1a30 <__Stack_Size+0x1630>
    1a2c:	6f43414d 	svcvs	0x0043414d
    1a30:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    1a34:	000f1500 	andeq	r1, pc, r0, lsl #10
    1a38:	4d495400 	cfstrdmi	mvd5, [r9]
    1a3c:	414d445f 	cmpmi	sp, pc, asr r4
    1a40:	00646d43 	rsbeq	r6, r4, r3, asr #26
    1a44:	00000f58 	andeq	r0, r0, r8, asr pc
    1a48:	5f4d4954 	svcpl	0x004d4954
    1a4c:	65746e49 	ldrbvs	r6, [r4, #-3657]!
    1a50:	6c616e72 	stclvs	14, cr6, [r1], #-456
    1a54:	636f6c43 	cmnvs	pc, #17152	; 0x4300
    1a58:	6e6f436b 	cdpvs	3, 6, cr4, cr15, cr11, {3}
    1a5c:	00676966 	rsbeq	r6, r7, r6, ror #18
    1a60:	00000f7f 	andeq	r0, r0, pc, ror pc
    1a64:	5f4d4954 	svcpl	0x004d4954
    1a68:	78525449 	ldmdavc	r2, {r0, r3, r6, sl, ip, lr}^
    1a6c:	65747845 	ldrbvs	r7, [r4, #-2117]!
    1a70:	6c616e72 	stclvs	14, cr6, [r1], #-456
    1a74:	636f6c43 	cmnvs	pc, #17152	; 0x4300
    1a78:	6e6f436b 	cdpvs	3, 6, cr4, cr15, cr11, {3}
    1a7c:	00676966 	rsbeq	r6, r7, r6, ror #18
    1a80:	00000fe4 	andeq	r0, r0, r4, ror #31
    1a84:	5f4d4954 	svcpl	0x004d4954
    1a88:	45784954 	ldrbmi	r4, [r8, #-2388]!
    1a8c:	72657478 	rsbvc	r7, r5, #2013265920	; 0x78000000
    1a90:	436c616e 	cmnmi	ip, #-2147483621	; 0x8000001b
    1a94:	6b636f6c 	blvs	18dd84c <__Stack_Size+0x18dd44c>
    1a98:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    1a9c:	f8006769 	undefined instruction 0xf8006769
    1aa0:	54000010 	strpl	r0, [r0], #-16
    1aa4:	455f4d49 	ldrbmi	r4, [pc, #-3401]	; d63 <__Stack_Size+0x963>
    1aa8:	6c435254 	sfmvs	f5, 2, [r3], {84}
    1aac:	4d6b636f 	stclmi	3, cr6, [fp, #-444]!
    1ab0:	3165646f 	cmncc	r5, pc, ror #8
    1ab4:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    1ab8:	93006769 	movwls	r6, #1897	; 0x769
    1abc:	54000011 	strpl	r0, [r0], #-17
    1ac0:	455f4d49 	ldrbmi	r4, [pc, #-3401]	; d7f <__Stack_Size+0x97f>
    1ac4:	6c435254 	sfmvs	f5, 2, [r3], {84}
    1ac8:	4d6b636f 	stclmi	3, cr6, [fp, #-444]!
    1acc:	3265646f 	rsbcc	r6, r5, #1862270976	; 0x6f000000
    1ad0:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    1ad4:	20006769 	andcs	r6, r0, r9, ror #14
    1ad8:	54000012 	strpl	r0, [r0], #-18
    1adc:	455f4d49 	ldrbmi	r4, [pc, #-3401]	; d9b <__Stack_Size+0x99b>
    1ae0:	6f435254 	svcvs	0x00435254
    1ae4:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    1ae8:	00125b00 	andseq	r5, r2, r0, lsl #22
    1aec:	4d495400 	cfstrdmi	mvd5, [r9]
    1af0:	6572505f 	ldrbvs	r5, [r2, #-95]!
    1af4:	6c616373 	stclvs	3, cr6, [r1], #-460
    1af8:	6f437265 	svcvs	0x00437265
    1afc:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    1b00:	00129e00 	andseq	r9, r2, r0, lsl #28
    1b04:	4d495400 	cfstrdmi	mvd5, [r9]
    1b08:	756f435f 	strbvc	r4, [pc, #-863]!	; 17b1 <__Stack_Size+0x13b1>
    1b0c:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
    1b10:	65646f4d 	strbvs	r6, [r4, #-3917]!
    1b14:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    1b18:	e5006769 	str	r6, [r0, #-1897]
    1b1c:	54000012 	strpl	r0, [r0], #-18
    1b20:	535f4d49 	cmppl	pc, #4672	; 0x1240
    1b24:	63656c65 	cmnvs	r5, #25856	; 0x6500
    1b28:	706e4974 	rsbvc	r4, lr, r4, ror r9
    1b2c:	72547475 	subsvc	r7, r4, #1962934272	; 0x75000000
    1b30:	65676769 	strbvs	r6, [r7, #-1897]!
    1b34:	13120072 	tstne	r2, #114	; 0x72
    1b38:	49540000 	ldmdbmi	r4, {}^
    1b3c:	6e455f4d 	cdpvs	15, 4, cr5, cr5, cr13, {2}
    1b40:	65646f63 	strbvs	r6, [r4, #-3939]!
    1b44:	746e4972 	strbtvc	r4, [lr], #-2418
    1b48:	61667265 	cmnvs	r6, r5, ror #4
    1b4c:	6f436563 	svcvs	0x00436563
    1b50:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    1b54:	00139500 	andseq	r9, r3, r0, lsl #10
    1b58:	4d495400 	cfstrdmi	mvd5, [r9]
    1b5c:	726f465f 	rsbvc	r4, pc, #99614720	; 0x5f00000
    1b60:	4f646563 	svcmi	0x00646563
    1b64:	6f433143 	svcvs	0x00433143
    1b68:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    1b6c:	0013dc00 	andseq	sp, r3, r0, lsl #24
    1b70:	4d495400 	cfstrdmi	mvd5, [r9]
    1b74:	726f465f 	rsbvc	r4, pc, #99614720	; 0x5f00000
    1b78:	4f646563 	svcmi	0x00646563
    1b7c:	6f433243 	svcvs	0x00433243
    1b80:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    1b84:	00142100 	andseq	r2, r4, r0, lsl #2
    1b88:	4d495400 	cfstrdmi	mvd5, [r9]
    1b8c:	726f465f 	rsbvc	r4, pc, #99614720	; 0x5f00000
    1b90:	4f646563 	svcmi	0x00646563
    1b94:	6f433343 	svcvs	0x00433343
    1b98:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    1b9c:	00146800 	andseq	r6, r4, r0, lsl #16
    1ba0:	4d495400 	cfstrdmi	mvd5, [r9]
    1ba4:	726f465f 	rsbvc	r4, pc, #99614720	; 0x5f00000
    1ba8:	4f646563 	svcmi	0x00646563
    1bac:	6f433443 	svcvs	0x00433443
    1bb0:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    1bb4:	0014ad00 	andseq	sl, r4, r0, lsl #26
    1bb8:	4d495400 	cfstrdmi	mvd5, [r9]
    1bbc:	5252415f 	subspl	r4, r2, #-1073741801	; 0xc0000017
    1bc0:	6c657250 	sfmvs	f7, 2, [r5], #-320
    1bc4:	4364616f 	cmnmi	r4, #-1073741797	; 0xc000001b
    1bc8:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1bcc:	14e20067 	strbtne	r0, [r2], #103
    1bd0:	49540000 	ldmdbmi	r4, {}^
    1bd4:	65535f4d 	ldrbvs	r5, [r3, #-3917]
    1bd8:	7463656c 	strbtvc	r6, [r3], #-1388
    1bdc:	004d4f43 	subeq	r4, sp, r3, asr #30
    1be0:	00001517 	andeq	r1, r0, r7, lsl r5
    1be4:	5f4d4954 	svcpl	0x004d4954
    1be8:	656c6553 	strbvs	r6, [ip, #-1363]!
    1bec:	43437463 	movtmi	r7, #13411	; 0x3463
    1bf0:	00414d44 	subeq	r4, r1, r4, asr #26
    1bf4:	0000154c 	andeq	r1, r0, ip, asr #10
    1bf8:	5f4d4954 	svcpl	0x004d4954
    1bfc:	72504343 	subsvc	r4, r0, #201326593	; 0xc000001
    1c00:	616f6c65 	cmnvs	pc, r5, ror #24
    1c04:	6e6f4364 	cdpvs	3, 6, cr4, cr15, cr4, {3}
    1c08:	6c6f7274 	sfmvs	f7, 2, [pc], #-464
    1c0c:	00158100 	andseq	r8, r5, r0, lsl #2
    1c10:	4d495400 	cfstrdmi	mvd5, [r9]
    1c14:	31434f5f 	cmpcc	r3, pc, asr pc
    1c18:	6c657250 	sfmvs	f7, 2, [r5], #-320
    1c1c:	4364616f 	cmnmi	r4, #-1073741797	; 0xc000001b
    1c20:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1c24:	15c80067 	strbne	r0, [r8, #103]
    1c28:	49540000 	ldmdbmi	r4, {}^
    1c2c:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    1c30:	65725032 	ldrbvs	r5, [r2, #-50]!
    1c34:	64616f6c 	strbtvs	r6, [r1], #-3948
    1c38:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    1c3c:	0d006769 	stceq	7, cr6, [r0, #-420]
    1c40:	54000016 	strpl	r0, [r0], #-22
    1c44:	4f5f4d49 	svcmi	0x005f4d49
    1c48:	72503343 	subsvc	r3, r0, #201326593	; 0xc000001
    1c4c:	616f6c65 	cmnvs	pc, r5, ror #24
    1c50:	6e6f4364 	cdpvs	3, 6, cr4, cr15, cr4, {3}
    1c54:	00676966 	rsbeq	r6, r7, r6, ror #18
    1c58:	00001654 	andeq	r1, r0, r4, asr r6
    1c5c:	5f4d4954 	svcpl	0x004d4954
    1c60:	5034434f 	eorspl	r4, r4, pc, asr #6
    1c64:	6f6c6572 	svcvs	0x006c6572
    1c68:	6f436461 	svcvs	0x00436461
    1c6c:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    1c70:	00169900 	andseq	r9, r6, r0, lsl #18
    1c74:	4d495400 	cfstrdmi	mvd5, [r9]
    1c78:	31434f5f 	cmpcc	r3, pc, asr pc
    1c7c:	74736146 	ldrbtvc	r6, [r3], #-326
    1c80:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    1c84:	e0006769 	and	r6, r0, r9, ror #14
    1c88:	54000016 	strpl	r0, [r0], #-22
    1c8c:	4f5f4d49 	svcmi	0x005f4d49
    1c90:	61463243 	cmpvs	r6, r3, asr #4
    1c94:	6f437473 	svcvs	0x00437473
    1c98:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    1c9c:	00172500 	andseq	r2, r7, r0, lsl #10
    1ca0:	4d495400 	cfstrdmi	mvd5, [r9]
    1ca4:	33434f5f 	movtcc	r4, #16223	; 0x3f5f
    1ca8:	74736146 	ldrbtvc	r6, [r3], #-326
    1cac:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    1cb0:	6c006769 	stcvs	7, cr6, [r0], {105}
    1cb4:	54000017 	strpl	r0, [r0], #-23
    1cb8:	4f5f4d49 	svcmi	0x005f4d49
    1cbc:	61463443 	cmpvs	r6, r3, asr #8
    1cc0:	6f437473 	svcvs	0x00437473
    1cc4:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    1cc8:	0017b100 	andseq	fp, r7, r0, lsl #2
    1ccc:	4d495400 	cfstrdmi	mvd5, [r9]
    1cd0:	656c435f 	strbvs	r4, [ip, #-863]!
    1cd4:	434f7261 	movtmi	r7, #62049	; 0xf261
    1cd8:	66655231 	undefined
    1cdc:	0017f800 	andseq	pc, r7, r0, lsl #16
    1ce0:	4d495400 	cfstrdmi	mvd5, [r9]
    1ce4:	656c435f 	strbvs	r4, [ip, #-863]!
    1ce8:	434f7261 	movtmi	r7, #62049	; 0xf261
    1cec:	66655232 	undefined
    1cf0:	00183d00 	andseq	r3, r8, r0, lsl #26
    1cf4:	4d495400 	cfstrdmi	mvd5, [r9]
    1cf8:	656c435f 	strbvs	r4, [ip, #-863]!
    1cfc:	434f7261 	movtmi	r7, #62049	; 0xf261
    1d00:	66655233 	undefined
    1d04:	00188400 	andseq	r8, r8, r0, lsl #8
    1d08:	4d495400 	cfstrdmi	mvd5, [r9]
    1d0c:	656c435f 	strbvs	r4, [ip, #-863]!
    1d10:	434f7261 	movtmi	r7, #62049	; 0xf261
    1d14:	66655234 	undefined
    1d18:	0018c900 	andseq	ip, r8, r0, lsl #18
    1d1c:	4d495400 	cfstrdmi	mvd5, [r9]
    1d20:	31434f5f 	cmpcc	r3, pc, asr pc
    1d24:	616c6f50 	cmnvs	ip, r0, asr pc
    1d28:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    1d2c:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    1d30:	10006769 	andne	r6, r0, r9, ror #14
    1d34:	54000019 	strpl	r0, [r0], #-25
    1d38:	4f5f4d49 	svcmi	0x005f4d49
    1d3c:	504e3143 	subpl	r3, lr, r3, asr #2
    1d40:	72616c6f 	rsbvc	r6, r1, #28416	; 0x6f00
    1d44:	43797469 	cmnmi	r9, #1761607680	; 0x69000000
    1d48:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1d4c:	19570067 	ldmdbne	r7, {r0, r1, r2, r5, r6}^
    1d50:	49540000 	ldmdbmi	r4, {}^
    1d54:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    1d58:	6c6f5032 	stclvs	0, cr5, [pc], #-200
    1d5c:	74697261 	strbtvc	r7, [r9], #-609
    1d60:	6e6f4379 	mcrvs	3, 3, r4, cr15, cr9, {3}
    1d64:	00676966 	rsbeq	r6, r7, r6, ror #18
    1d68:	0000199c 	muleq	r0, ip, r9
    1d6c:	5f4d4954 	svcpl	0x004d4954
    1d70:	4e32434f 	cdpmi	3, 3, cr4, cr2, cr15, {2}
    1d74:	616c6f50 	cmnvs	ip, r0, asr pc
    1d78:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    1d7c:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    1d80:	e1006769 	tst	r0, r9, ror #14
    1d84:	54000019 	strpl	r0, [r0], #-25
    1d88:	4f5f4d49 	svcmi	0x005f4d49
    1d8c:	6f503343 	svcvs	0x00503343
    1d90:	6972616c 	ldmdbvs	r2!, {r2, r3, r5, r6, r8, sp, lr}^
    1d94:	6f437974 	svcvs	0x00437974
    1d98:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    1d9c:	001a2600 	andseq	r2, sl, r0, lsl #12
    1da0:	4d495400 	cfstrdmi	mvd5, [r9]
    1da4:	33434f5f 	movtcc	r4, #16223	; 0x3f5f
    1da8:	6c6f504e 	stclvs	0, cr5, [pc], #-312
    1dac:	74697261 	strbtvc	r7, [r9], #-609
    1db0:	6e6f4379 	mcrvs	3, 3, r4, cr15, cr9, {3}
    1db4:	00676966 	rsbeq	r6, r7, r6, ror #18
    1db8:	00001a6b 	andeq	r1, r0, fp, ror #20
    1dbc:	5f4d4954 	svcpl	0x004d4954
    1dc0:	5034434f 	eorspl	r4, r4, pc, asr #6
    1dc4:	72616c6f 	rsbvc	r6, r1, #28416	; 0x6f00
    1dc8:	43797469 	cmnmi	r9, #1761607680	; 0x69000000
    1dcc:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1dd0:	1ab00067 	bne	fec01f74 <SCS_BASE+0x1ebf3f74>
    1dd4:	49540000 	ldmdbmi	r4, {}^
    1dd8:	43435f4d 	movtmi	r5, #16205	; 0x3f4d
    1ddc:	646d4378 	strbtvs	r4, [sp], #-888
    1de0:	001af500 	andseq	pc, sl, r0, lsl #10
    1de4:	4d495400 	cfstrdmi	mvd5, [r9]
    1de8:	7843435f 	stmdavc	r3, {r0, r1, r2, r3, r4, r6, r8, r9, lr}^
    1dec:	646d434e 	strbtvs	r4, [sp], #-846
    1df0:	001b3a00 	andseq	r3, fp, r0, lsl #20
    1df4:	4d495400 	cfstrdmi	mvd5, [r9]
    1df8:	6c65535f 	stclvs	3, cr5, [r5], #-380
    1dfc:	4f746365 	svcmi	0x00746365
    1e00:	004d7843 	subeq	r7, sp, r3, asr #16
    1e04:	00001b85 	andeq	r1, r0, r5, lsl #23
    1e08:	5f4d4954 	svcpl	0x004d4954
    1e0c:	61647055 	qdsubvs	r7, r5, r4
    1e10:	69446574 	stmdbvs	r4, {r2, r4, r5, r6, r8, sl, sp, lr}^
    1e14:	6c626173 	stfvse	f6, [r2], #-460
    1e18:	6e6f4365 	cdpvs	3, 6, cr4, cr15, cr5, {3}
    1e1c:	00676966 	rsbeq	r6, r7, r6, ror #18
    1e20:	00001bba 	strheq	r1, [r0], -sl
    1e24:	5f4d4954 	svcpl	0x004d4954
    1e28:	61647055 	qdsubvs	r7, r5, r4
    1e2c:	65526574 	ldrbvs	r6, [r2, #-1396]
    1e30:	73657571 	cmnvc	r5, #473956352	; 0x1c400000
    1e34:	6e6f4374 	mcrvs	3, 3, r4, cr15, cr4, {3}
    1e38:	00676966 	rsbeq	r6, r7, r6, ror #18
    1e3c:	00001bef 	andeq	r1, r0, pc, ror #23
    1e40:	5f4d4954 	svcpl	0x004d4954
    1e44:	656c6553 	strbvs	r6, [ip, #-1363]!
    1e48:	61487463 	cmpvs	r8, r3, ror #8
    1e4c:	65536c6c 	ldrbvs	r6, [r3, #-3180]
    1e50:	726f736e 	rsbvc	r7, pc, #-1207959551	; 0xb8000001
    1e54:	001c2400 	andseq	r2, ip, r0, lsl #8
    1e58:	4d495400 	cfstrdmi	mvd5, [r9]
    1e5c:	6c65535f 	stclvs	3, cr5, [r5], #-380
    1e60:	4f746365 	svcmi	0x00746365
    1e64:	7550656e 	ldrbvc	r6, [r0, #-1390]
    1e68:	4d65736c 	stclmi	3, cr7, [r5, #-432]!
    1e6c:	0065646f 	rsbeq	r6, r5, pc, ror #8
    1e70:	00001c5b 	andeq	r1, r0, fp, asr ip
    1e74:	5f4d4954 	svcpl	0x004d4954
    1e78:	656c6553 	strbvs	r6, [ip, #-1363]!
    1e7c:	754f7463 	strbvc	r7, [pc, #-1123]	; 1a21 <__Stack_Size+0x1621>
    1e80:	74757074 	ldrbtvc	r7, [r5], #-116
    1e84:	67697254 	undefined
    1e88:	00726567 	rsbseq	r6, r2, r7, ror #10
    1e8c:	00001c92 	muleq	r0, r2, ip
    1e90:	5f4d4954 	svcpl	0x004d4954
    1e94:	656c6553 	strbvs	r6, [ip, #-1363]!
    1e98:	6c537463 	cfldrdvs	mvd7, [r3], {99}
    1e9c:	4d657661 	stclmi	6, cr7, [r5, #-388]!
    1ea0:	0065646f 	rsbeq	r6, r5, pc, ror #8
    1ea4:	00001cc9 	andeq	r1, r0, r9, asr #25
    1ea8:	5f4d4954 	svcpl	0x004d4954
    1eac:	656c6553 	strbvs	r6, [ip, #-1363]!
    1eb0:	614d7463 	cmpvs	sp, r3, ror #8
    1eb4:	72657473 	rsbvc	r7, r5, #1929379840	; 0x73000000
    1eb8:	76616c53 	undefined
    1ebc:	646f4d65 	strbtvs	r4, [pc], #3429	; 1ec4 <__Stack_Size+0x1ac4>
    1ec0:	1d000065 	stcne	0, cr0, [r0, #-404]
    1ec4:	49540000 	ldmdbmi	r4, {}^
    1ec8:	65535f4d 	ldrbvs	r5, [r3, #-3917]
    1ecc:	756f4374 	strbvc	r4, [pc, #-884]!	; 1b60 <__Stack_Size+0x1760>
    1ed0:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
    1ed4:	001d3500 	andseq	r3, sp, r0, lsl #10
    1ed8:	4d495400 	cfstrdmi	mvd5, [r9]
    1edc:	7465535f 	strbtvc	r5, [r5], #-863
    1ee0:	6f747541 	svcvs	0x00747541
    1ee4:	6f6c6572 	svcvs	0x006c6572
    1ee8:	6a006461 	bvs	1b074 <__Stack_Size+0x1ac74>
    1eec:	5400001d 	strpl	r0, [r0], #-29
    1ef0:	535f4d49 	cmppl	pc, #4672	; 0x1240
    1ef4:	6f437465 	svcvs	0x00437465
    1ef8:	7261706d 	rsbvc	r7, r1, #109	; 0x6d
    1efc:	9f003165 	svcls	0x00003165
    1f00:	5400001d 	strpl	r0, [r0], #-29
    1f04:	535f4d49 	cmppl	pc, #4672	; 0x1240
    1f08:	6f437465 	svcvs	0x00437465
    1f0c:	7261706d 	rsbvc	r7, r1, #109	; 0x6d
    1f10:	d4003265 	strle	r3, [r0], #-613
    1f14:	5400001d 	strpl	r0, [r0], #-29
    1f18:	535f4d49 	cmppl	pc, #4672	; 0x1240
    1f1c:	6f437465 	svcvs	0x00437465
    1f20:	7261706d 	rsbvc	r7, r1, #109	; 0x6d
    1f24:	09003365 	stmdbeq	r0, {r0, r2, r5, r6, r8, r9, ip, sp}
    1f28:	5400001e 	strpl	r0, [r0], #-30
    1f2c:	535f4d49 	cmppl	pc, #4672	; 0x1240
    1f30:	6f437465 	svcvs	0x00437465
    1f34:	7261706d 	rsbvc	r7, r1, #109	; 0x6d
    1f38:	3e003465 	cdpcc	4, 0, cr3, cr0, cr5, {3}
    1f3c:	5400001e 	strpl	r0, [r0], #-30
    1f40:	535f4d49 	cmppl	pc, #4672	; 0x1240
    1f44:	43497465 	movtmi	r7, #37989	; 0x9465
    1f48:	65725031 	ldrbvs	r5, [r2, #-49]!
    1f4c:	6c616373 	stclvs	3, cr6, [r1], #-460
    1f50:	62007265 	andvs	r7, r0, #1342177286	; 0x50000006
    1f54:	5400001e 	strpl	r0, [r0], #-30
    1f58:	535f4d49 	cmppl	pc, #4672	; 0x1240
    1f5c:	43497465 	movtmi	r7, #37989	; 0x9465
    1f60:	65725032 	ldrbvs	r5, [r2, #-50]!
    1f64:	6c616373 	stclvs	3, cr6, [r1], #-460
    1f68:	84007265 	strhi	r7, [r0], #-613
    1f6c:	5400001e 	strpl	r0, [r0], #-30
    1f70:	535f4d49 	cmppl	pc, #4672	; 0x1240
    1f74:	43497465 	movtmi	r7, #37989	; 0x9465
    1f78:	65725033 	ldrbvs	r5, [r2, #-51]!
    1f7c:	6c616373 	stclvs	3, cr6, [r1], #-460
    1f80:	a8007265 	stmdage	r0, {r0, r2, r5, r6, r9, ip, sp, lr}
    1f84:	5400001e 	strpl	r0, [r0], #-30
    1f88:	535f4d49 	cmppl	pc, #4672	; 0x1240
    1f8c:	43497465 	movtmi	r7, #37989	; 0x9465
    1f90:	65725034 	ldrbvs	r5, [r2, #-52]!
    1f94:	6c616373 	stclvs	3, cr6, [r1], #-460
    1f98:	ca007265 	bgt	1e934 <__Stack_Size+0x1e534>
    1f9c:	5400001e 	strpl	r0, [r0], #-30
    1fa0:	535f4d49 	cmppl	pc, #4672	; 0x1240
    1fa4:	6c437465 	cfstrdvs	mvd7, [r3], {101}
    1fa8:	446b636f 	strbtmi	r6, [fp], #-879
    1fac:	73697669 	cmnvc	r9, #110100480	; 0x6900000
    1fb0:	006e6f69 	rsbeq	r6, lr, r9, ror #30
    1fb4:	00001f01 	andeq	r1, r0, r1, lsl #30
    1fb8:	5f4d4954 	svcpl	0x004d4954
    1fbc:	43746547 	cmnmi	r4, #297795584	; 0x11c00000
    1fc0:	75747061 	ldrbvc	r7, [r4, #-97]!
    1fc4:	00316572 	eorseq	r6, r1, r2, ror r5
    1fc8:	00001f2e 	andeq	r1, r0, lr, lsr #30
    1fcc:	5f4d4954 	svcpl	0x004d4954
    1fd0:	43746547 	cmnmi	r4, #297795584	; 0x11c00000
    1fd4:	75747061 	ldrbvc	r7, [r4, #-97]!
    1fd8:	00326572 	eorseq	r6, r2, r2, ror r5
    1fdc:	00001f5b 	andeq	r1, r0, fp, asr pc
    1fe0:	5f4d4954 	svcpl	0x004d4954
    1fe4:	43746547 	cmnmi	r4, #297795584	; 0x11c00000
    1fe8:	75747061 	ldrbvc	r7, [r4, #-97]!
    1fec:	00336572 	eorseq	r6, r3, r2, ror r5
    1ff0:	00001f88 	andeq	r1, r0, r8, lsl #31
    1ff4:	5f4d4954 	svcpl	0x004d4954
    1ff8:	43746547 	cmnmi	r4, #297795584	; 0x11c00000
    1ffc:	75747061 	ldrbvc	r7, [r4, #-97]!
    2000:	00346572 	eorseq	r6, r4, r2, ror r5
    2004:	00001fb5 	strheq	r1, [r0], -r5
    2008:	5f4d4954 	svcpl	0x004d4954
    200c:	43746547 	cmnmi	r4, #297795584	; 0x11c00000
    2010:	746e756f 	strbtvc	r7, [lr], #-1391
    2014:	e2007265 	and	r7, r0, #1342177286	; 0x50000006
    2018:	5400001f 	strpl	r0, [r0], #-31
    201c:	475f4d49 	ldrbmi	r4, [pc, -r9, asr #26]
    2020:	72507465 	subsvc	r7, r0, #1694498816	; 0x65000000
    2024:	61637365 	cmnvs	r3, r5, ror #6
    2028:	0072656c 	rsbseq	r6, r2, ip, ror #10
    202c:	0000200f 	andeq	r2, r0, pc
    2030:	5f4d4954 	svcpl	0x004d4954
    2034:	46746547 	ldrbtmi	r6, [r4], -r7, asr #10
    2038:	5367616c 	cmnpl	r7, #27	; 0x1b
    203c:	75746174 	ldrbvc	r6, [r4, #-372]!
    2040:	20560073 	subscs	r0, r6, r3, ror r0
    2044:	49540000 	ldmdbmi	r4, {}^
    2048:	6c435f4d 	mcrrvs	15, 4, r5, r3, cr13
    204c:	46726165 	ldrbtmi	r6, [r2], -r5, ror #2
    2050:	0067616c 	rsbeq	r6, r7, ip, ror #2
    2054:	0000208d 	andeq	r2, r0, sp, lsl #1
    2058:	5f4d4954 	svcpl	0x004d4954
    205c:	49746547 	ldmdbmi	r4!, {r0, r1, r2, r6, r8, sl, sp, lr}^
    2060:	61745354 	cmnvs	r4, r4, asr r3
    2064:	00737574 	rsbseq	r7, r3, r4, ror r5
    2068:	000020ec 	andeq	r2, r0, ip, ror #1
    206c:	5f4d4954 	svcpl	0x004d4954
    2070:	61656c43 	cmnvs	r5, r3, asr #24
    2074:	50544972 	subspl	r4, r4, r2, ror r9
    2078:	69646e65 	stmdbvs	r4!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
    207c:	6942676e 	stmdbvs	r2, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}^
    2080:	21230074 	teqcs	r3, r4, ror r0
    2084:	49540000 	ldmdbmi	r4, {}^
    2088:	65445f4d 	strbvs	r5, [r4, #-3917]
    208c:	74696e49 	strbtvc	r6, [r9], #-3657
    2090:	00000000 	andeq	r0, r0, r0
    2094:	00025b00 	andeq	r5, r2, r0, lsl #22
    2098:	3b000200 	blcc	28a0 <__Stack_Size+0x24a0>
    209c:	5000006b 	andpl	r0, r0, fp, rrx
    20a0:	b6000009 	strlt	r0, [r0], -r9
    20a4:	55000002 	strpl	r0, [r0, #-2]
    20a8:	54524153 	ldrbpl	r4, [r2], #-339
    20ac:	7274535f 	rsbsvc	r5, r4, #2080374785	; 0x7c000001
    20b0:	49746375 	ldmdbmi	r4!, {r0, r2, r4, r5, r6, r8, r9, sp, lr}^
    20b4:	0074696e 	rsbseq	r6, r4, lr, ror #18
    20b8:	000002e1 	andeq	r0, r0, r1, ror #5
    20bc:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    20c0:	6c435f54 	mcrrvs	15, 5, r5, r3, cr4
    20c4:	496b636f 	stmdbmi	fp!, {r0, r1, r2, r3, r5, r6, r8, r9, sp, lr}^
    20c8:	0074696e 	rsbseq	r6, r4, lr, ror #18
    20cc:	00000330 	andeq	r0, r0, r0, lsr r3
    20d0:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    20d4:	6c435f54 	mcrrvs	15, 5, r5, r3, cr4
    20d8:	536b636f 	cmnpl	fp, #-1140850687	; 0xbc000001
    20dc:	63757274 	cmnvs	r5, #1073741831	; 0x40000007
    20e0:	696e4974 	stmdbvs	lr!, {r2, r4, r5, r6, r8, fp, lr}^
    20e4:	03570074 	cmpeq	r7, #116	; 0x74
    20e8:	53550000 	cmppl	r5, #0	; 0x0
    20ec:	5f545241 	svcpl	0x00545241
    20f0:	00646d43 	rsbeq	r6, r4, r3, asr #26
    20f4:	0000038c 	andeq	r0, r0, ip, lsl #7
    20f8:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    20fc:	54495f54 	strbpl	r5, [r9], #-3924
    2100:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    2104:	0d006769 	stceq	7, cr6, [r0, #-420]
    2108:	55000004 	strpl	r0, [r0, #-4]
    210c:	54524153 	ldrbpl	r4, [r2], #-339
    2110:	414d445f 	cmpmi	sp, pc, asr r4
    2114:	00646d43 	rsbeq	r6, r4, r3, asr #26
    2118:	00000450 	andeq	r0, r0, r0, asr r4
    211c:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    2120:	65535f54 	ldrbvs	r5, [r3, #-3924]
    2124:	64644174 	strbtvs	r4, [r4], #-372
    2128:	73736572 	cmnvc	r3, #478150656	; 0x1c800000
    212c:	00048500 	andeq	r8, r4, r0, lsl #10
    2130:	41535500 	cmpmi	r3, r0, lsl #10
    2134:	575f5452 	undefined
    2138:	55656b61 	strbpl	r6, [r5, #-2913]!
    213c:	6e6f4370 	mcrvs	3, 3, r4, cr15, cr0, {3}
    2140:	00676966 	rsbeq	r6, r7, r6, ror #18
    2144:	000004bc 	strheq	r0, [r0], -ip
    2148:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    214c:	65525f54 	ldrbvs	r5, [r2, #-3924]
    2150:	76696563 	strbtvc	r6, [r9], -r3, ror #10
    2154:	61577265 	cmpvs	r7, r5, ror #4
    2158:	7055656b 	subsvc	r6, r5, fp, ror #10
    215c:	00646d43 	rsbeq	r6, r4, r3, asr #26
    2160:	000004f1 	strdeq	r0, [r0], -r1
    2164:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    2168:	494c5f54 	stmdbmi	ip, {r2, r4, r6, r8, r9, sl, fp, ip, lr}^
    216c:	6572424e 	ldrbvs	r4, [r2, #-590]!
    2170:	65446b61 	strbvs	r6, [r4, #-2913]
    2174:	74636574 	strbtvc	r6, [r3], #-1396
    2178:	676e654c 	strbvs	r6, [lr, -ip, asr #10]!
    217c:	6f436874 	svcvs	0x00436874
    2180:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    2184:	00052800 	andeq	r2, r5, r0, lsl #16
    2188:	41535500 	cmpmi	r3, r0, lsl #10
    218c:	4c5f5452 	cfldrdmi	mvd5, [pc], {82}
    2190:	6d434e49 	stclvs	14, cr4, [r3, #-292]
    2194:	055d0064 	ldrbeq	r0, [sp, #-100]
    2198:	53550000 	cmppl	r5, #0	; 0x0
    219c:	5f545241 	svcpl	0x00545241
    21a0:	646e6553 	strbtvs	r6, [lr], #-1363
    21a4:	61746144 	cmnvs	r4, r4, asr #2
    21a8:	00059400 	andeq	r9, r5, r0, lsl #8
    21ac:	41535500 	cmpmi	r3, r0, lsl #10
    21b0:	525f5452 	subspl	r5, pc, #1375731712	; 0x52000000
    21b4:	69656365 	stmdbvs	r5!, {r0, r2, r5, r6, r8, r9, sp, lr}^
    21b8:	61446576 	cmpvs	r4, r6, ror r5
    21bc:	c1006174 	tstgt	r0, r4, ror r1
    21c0:	55000005 	strpl	r0, [r0, #-5]
    21c4:	54524153 	ldrbpl	r4, [r2], #-339
    21c8:	6e65535f 	mcrvs	3, 3, r5, cr5, cr15, {2}
    21cc:	65724264 	ldrbvs	r4, [r2, #-612]!
    21d0:	e8006b61 	stmda	r0, {r0, r5, r6, r8, r9, fp, sp, lr}
    21d4:	55000005 	strpl	r0, [r0, #-5]
    21d8:	54524153 	ldrbpl	r4, [r2], #-339
    21dc:	7465535f 	strbtvc	r5, [r5], #-863
    21e0:	72617547 	rsbvc	r7, r1, #297795584	; 0x11c00000
    21e4:	6d695464 	cfstrdvs	mvd5, [r9, #-400]!
    21e8:	061d0065 	ldreq	r0, [sp], -r5, rrx
    21ec:	53550000 	cmppl	r5, #0	; 0x0
    21f0:	5f545241 	svcpl	0x00545241
    21f4:	50746553 	rsbspl	r6, r4, r3, asr r5
    21f8:	63736572 	cmnvs	r3, #478150656	; 0x1c800000
    21fc:	72656c61 	rsbvc	r6, r5, #24832	; 0x6100
    2200:	00065200 	andeq	r5, r6, r0, lsl #4
    2204:	41535500 	cmpmi	r3, r0, lsl #10
    2208:	535f5452 	cmppl	pc, #1375731712	; 0x52000000
    220c:	7472616d 	ldrbtvc	r6, [r2], #-365
    2210:	64726143 	ldrbtvs	r6, [r2], #-323
    2214:	00646d43 	rsbeq	r6, r4, r3, asr #26
    2218:	00000687 	andeq	r0, r0, r7, lsl #13
    221c:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    2220:	6d535f54 	ldclvs	15, cr5, [r3, #-336]
    2224:	43747261 	cmnmi	r4, #268435462	; 0x10000006
    2228:	4e647261 	cdpmi	2, 6, cr7, cr4, cr1, {3}
    222c:	434b4341 	movtmi	r4, #45889	; 0xb341
    2230:	bc00646d 	cfstrslt	mvf6, [r0], {109}
    2234:	55000006 	strpl	r0, [r0, #-6]
    2238:	54524153 	ldrbpl	r4, [r2], #-339
    223c:	6c61485f 	stclvs	8, cr4, [r1], #-380
    2240:	70754466 	rsbsvc	r4, r5, r6, ror #8
    2244:	4378656c 	cmnmi	r8, #452984832	; 0x1b000000
    2248:	f100646d 	undefined instruction 0xf100646d
    224c:	55000006 	strpl	r0, [r0, #-6]
    2250:	54524153 	ldrbpl	r4, [r2], #-339
    2254:	4472495f 	ldrbtmi	r4, [r2], #-2399
    2258:	6e6f4341 	cdpvs	3, 6, cr4, cr15, cr1, {2}
    225c:	00676966 	rsbeq	r6, r7, r6, ror #18
    2260:	00000728 	andeq	r0, r0, r8, lsr #14
    2264:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    2268:	72495f54 	subvc	r5, r9, #336	; 0x150
    226c:	6d434144 	stfvse	f4, [r3, #-272]
    2270:	075d0064 	ldrbeq	r0, [sp, -r4, rrx]
    2274:	53550000 	cmppl	r5, #0	; 0x0
    2278:	5f545241 	svcpl	0x00545241
    227c:	46746547 	ldrbtmi	r6, [r4], -r7, asr #10
    2280:	5367616c 	cmnpl	r7, #27	; 0x1b
    2284:	75746174 	ldrbvc	r6, [r4, #-372]!
    2288:	07a40073 	undefined
    228c:	53550000 	cmppl	r5, #0	; 0x0
    2290:	5f545241 	svcpl	0x00545241
    2294:	61656c43 	cmnvs	r5, r3, asr #24
    2298:	616c4672 	smcvs	50274
    229c:	07db0067 	ldrbeq	r0, [fp, r7, rrx]
    22a0:	53550000 	cmppl	r5, #0	; 0x0
    22a4:	5f545241 	svcpl	0x00545241
    22a8:	49746547 	ldmdbmi	r4!, {r0, r1, r2, r6, r8, sl, sp, lr}^
    22ac:	61745354 	cmnvs	r4, r4, asr r3
    22b0:	00737574 	rsbseq	r7, r3, r4, ror r5
    22b4:	00000852 	andeq	r0, r0, r2, asr r8
    22b8:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    22bc:	6c435f54 	mcrrvs	15, 5, r5, r3, cr4
    22c0:	49726165 	ldmdbmi	r2!, {r0, r2, r5, r6, r8, sp, lr}^
    22c4:	6e655054 	mcrvs	0, 3, r5, cr5, cr4, {2}
    22c8:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
    22cc:	00746942 	rsbseq	r6, r4, r2, asr #18
    22d0:	000008a1 	andeq	r0, r0, r1, lsr #17
    22d4:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    22d8:	6e495f54 	mcrvs	15, 2, r5, cr9, cr4, {2}
    22dc:	2a007469 	bcs	1f488 <__Stack_Size+0x1f088>
    22e0:	55000009 	strpl	r0, [r0, #-9]
    22e4:	54524153 	ldrbpl	r4, [r2], #-339
    22e8:	4965445f 	stmdbmi	r5!, {r0, r1, r2, r3, r4, r6, sl, lr}^
    22ec:	0074696e 	rsbseq	r6, r4, lr, ror #18
    22f0:	00000000 	andeq	r0, r0, r0
    22f4:	00000031 	andeq	r0, r0, r1, lsr r0
    22f8:	751c0002 	ldrvc	r0, [ip, #-2]
    22fc:	01060000 	tsteq	r6, r0
    2300:	00520000 	subseq	r0, r2, r0
    2304:	65520000 	ldrbvs	r0, [r2]
    2308:	5f746573 	svcpl	0x00746573
    230c:	646e6148 	strbtvs	r6, [lr], #-328
    2310:	0072656c 	rsbseq	r6, r2, ip, ror #10
    2314:	000000ee 	andeq	r0, r0, lr, ror #1
    2318:	66705f67 	ldrbtvs	r5, [r0], -r7, ror #30
    231c:	6365566e 	cmnvs	r5, #115343360	; 0x6e00000
    2320:	73726f74 	cmnvc	r2, #464	; 0x1d0
    2324:	00000000 	andeq	r0, r0, r0
    2328:	00001900 	andeq	r1, r0, r0, lsl #18
    232c:	22000200 	andcs	r0, r0, #0	; 0x0
    2330:	c5000076 	strgt	r0, [r0, #-118]
    2334:	9c000000 	stcls	0, cr0, [r0], {0}
    2338:	61000000 	tstvs	r0, r0
    233c:	69786574 	ldmdbvs	r8!, {r2, r4, r5, r6, r8, sl, sp, lr}^
    2340:	00000074 	andeq	r0, r0, r4, ror r0
    2344:	00170000 	andseq	r0, r7, r0
    2348:	00020000 	andeq	r0, r2, r0
    234c:	000076e7 	andeq	r7, r0, r7, ror #13
    2350:	0000093a 	andeq	r0, r0, sl, lsr r9
    2354:	000008ff 	strdeq	r0, [r0], -pc
    2358:	74697865 	strbtvc	r7, [r9], #-2149
    235c:	00000000 	andeq	r0, r0, r0
    2360:	00003500 	andeq	r3, r0, r0, lsl #10
    2364:	21000200 	tstcs	r0, r0, lsl #4
    2368:	3a000080 	bcc	2570 <__Stack_Size+0x2170>
    236c:	10000009 	andne	r0, r0, r9
    2370:	5f000009 	svcpl	0x00000009
    2374:	75706d69 	ldrbvc	r6, [r0, #-3433]!
    2378:	705f6572 	subsvc	r6, pc, r2, ror r5
    237c:	22007274 	andcs	r7, r0, #1073741831	; 0x40000007
    2380:	5f000009 	svcpl	0x00000009
    2384:	626f6c67 	rsbvs	r6, pc, #26368	; 0x6700
    2388:	695f6c61 	ldmdbvs	pc, {r0, r5, r6, sl, fp, sp, lr}^
    238c:	7275706d 	rsbsvc	r7, r5, #109	; 0x6d
    2390:	74705f65 	ldrbtvc	r5, [r0], #-3941
    2394:	00000072 	andeq	r0, r0, r2, ror r0
    2398:	003a0000 	eorseq	r0, sl, r0
    239c:	00020000 	andeq	r0, r2, r0
    23a0:	0000895b 	andeq	r8, r0, fp, asr r9
    23a4:	00000146 	andeq	r0, r0, r6, asr #2
    23a8:	00000080 	andeq	r0, r0, r0, lsl #1
    23ac:	696c5f5f 	stmdbvs	ip!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^
    23b0:	665f6362 	ldrbvs	r6, [pc], -r2, ror #6
    23b4:	5f696e69 	svcpl	0x00696e69
    23b8:	61727261 	cmnvs	r2, r1, ror #4
    23bc:	00b20079 	adcseq	r0, r2, r9, ror r0
    23c0:	5f5f0000 	svcpl	0x005f0000
    23c4:	6362696c 	cmnvs	r2, #1769472	; 0x1b0000
    23c8:	696e695f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, sp, lr}^
    23cc:	72615f74 	rsbvc	r5, r1, #464	; 0x1d0
    23d0:	00796172 	rsbseq	r6, r9, r2, ror r1
    23d4:	00000000 	andeq	r0, r0, r0
    23d8:	00000019 	andeq	r0, r0, r9, lsl r0
    23dc:	8aa10002 	bhi	fe8423ec <SCS_BASE+0x1e8343ec>
    23e0:	01130000 	tsteq	r3, r0
    23e4:	00880000 	addeq	r0, r8, r0
    23e8:	656d0000 	strbvs	r0, [sp]!
    23ec:	7465736d 	strbtvc	r7, [r5], #-877
    23f0:	00000000 	andeq	r0, r0, r0
    23f4:	00002600 	andeq	r2, r0, r0, lsl #12
    23f8:	b4000200 	strlt	r0, [r0], #-512
    23fc:	a500008b 	strge	r0, [r0, #-139]
    2400:	1e000009 	cdpne	0, 0, cr0, cr0, cr9, {0}
    2404:	5f000009 	svcpl	0x00000009
    2408:	6765725f 	undefined
    240c:	65747369 	ldrbvs	r7, [r4, #-873]!
    2410:	78655f72 	stmdavc	r5!, {r1, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    2414:	72707469 	rsbsvc	r7, r0, #1761607680	; 0x69000000
    2418:	0000636f 	andeq	r6, r0, pc, ror #6
    241c:	23000000 	movwcs	r0, #0	; 0x0
    2420:	02000000 	andeq	r0, r0, #0	; 0x0
    2424:	00955900 	addseq	r5, r5, r0, lsl #18
    2428:	0009b200 	andeq	fp, r9, r0, lsl #4
    242c:	0008ff00 	andeq	pc, r8, r0, lsl #30
    2430:	635f5f00 	cmpvs	pc, #0	; 0x0
    2434:	5f6c6c61 	svcpl	0x006c6c61
    2438:	74697865 	strbtvc	r7, [r9], #-2149
    243c:	636f7270 	cmnvs	pc, #7	; 0x7
    2440:	00000073 	andeq	r0, r0, r3, ror r0
	...

Disassembly of section .debug_info:

00000000 <.debug_info>:
       0:	00000049 	andeq	r0, r0, r9, asr #32
       4:	00000002 	andeq	r0, r0, r2
       8:	01040000 	tsteq	r4, r0
	...
      14:	69747263 	ldmdbvs	r4!, {r0, r1, r5, r6, r9, ip, sp, lr}^
      18:	6d73612e 	ldfvse	f6, [r3, #-184]!
      1c:	5c3a6300 	ldcpl	3, cr6, [sl]
      20:	616e6977 	smcvs	59031
      24:	5c736d72 	ldclpl	13, cr6, [r3], #-456
      28:	6c697562 	cfstr64vs	mvdx7, [r9], #-392
      2c:	63675c64 	cmnvs	r7, #25600	; 0x6400
      30:	75622d63 	strbvc	r2, [r2, #-3427]!
      34:	5c646c69 	stclpl	12, cr6, [r4], #-420
      38:	00636367 	rsbeq	r6, r3, r7, ror #6
      3c:	20554e47 	subscs	r4, r5, r7, asr #28
      40:	32205341 	eorcc	r5, r0, #67108865	; 0x4000001
      44:	2e38312e 	rsfcsep	f3, f0, #0.5
      48:	01003035 	tsteq	r0, r5, lsr r0
      4c:	00008080 	andeq	r8, r0, r0, lsl #1
      50:	12000200 	andne	r0, r0, #0	; 0x0
      54:	04000000 	streq	r0, [r0]
      58:	00004901 	andeq	r4, r0, r1, lsl #18
	...
      64:	2f2e2e00 	svccs	0x002e2e00
      68:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
      6c:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
      70:	6363672f 	cmnvs	r3, #12320768	; 0xbc0000
      74:	332e342d 	teqcc	lr, #754974720	; 0x2d000000
      78:	6c2f302e 	stcvs	0, cr3, [pc], #-184
      7c:	6c676269 	sfmvs	f6, 2, [r7], #-420
      80:	2f73736f 	svccs	0x0073736f
      84:	2f6d7261 	svccs	0x006d7261
      88:	30747263 	rsbscc	r7, r4, r3, ror #4
      8c:	6300532e 	movwvs	r5, #814	; 0x32e
      90:	69775c3a 	ldmdbvs	r7!, {r1, r3, r4, r5, sl, fp, ip, lr}^
      94:	6d72616e 	ldfvse	f6, [r2, #-440]!
      98:	75625c73 	strbvc	r5, [r2, #-3187]!
      9c:	5c646c69 	stclpl	12, cr6, [r4], #-420
      a0:	2d636367 	stclcs	3, cr6, [r3, #-412]!
      a4:	6c697562 	cfstr64vs	mvdx7, [r9], #-392
      a8:	72615c64 	rsbvc	r5, r1, #25600	; 0x6400
      ac:	61652d6d 	cmnvs	r5, sp, ror #26
      b0:	6c5c6962 	mrrcvs	9, 6, r6, ip, cr2
      b4:	6c676269 	sfmvs	f6, 2, [r7], #-420
      b8:	5c73736f 	ldclpl	3, cr7, [r3], #-444
      bc:	006d7261 	rsbeq	r7, sp, r1, ror #4
      c0:	20554e47 	subscs	r4, r5, r7, asr #28
      c4:	32205341 	eorcc	r5, r0, #67108865	; 0x4000001
      c8:	2e38312e 	rsfcsep	f3, f0, #0.5
      cc:	01003035 	tsteq	r0, r5, lsr r0
      d0:	0003ab80 	andeq	sl, r3, r0, lsl #23
      d4:	26000200 	strcs	r0, [r0], -r0, lsl #4
      d8:	04000000 	streq	r0, [r0]
      dc:	00000001 	andeq	r0, r0, r1
      e0:	01e40100 	mvneq	r0, r0, lsl #2
      e4:	003f0000 	eorseq	r0, pc, r0
      e8:	31340000 	teqcc	r4, r0
      ec:	32340800 	eorscc	r0, r4, #0	; 0x0
      f0:	00e30800 	rsceq	r0, r3, r0, lsl #16
      f4:	04020000 	streq	r0, [r2]
      f8:	002f9205 	eoreq	r9, pc, r5, lsl #4
      fc:	31730300 	cmncc	r3, r0, lsl #6
     100:	18020036 	stmdane	r2, {r1, r2, r4, r5}
     104:	00000037 	andeq	r0, r0, r7, lsr r0
     108:	35050202 	strcc	r0, [r5, #-514]
     10c:	02000000 	andeq	r0, r0, #0	; 0x0
     110:	00e50601 	rsceq	r0, r5, r1, lsl #12
     114:	75030000 	strvc	r0, [r3]
     118:	02003233 	andeq	r3, r0, #805306371	; 0x30000003
     11c:	00005027 	andeq	r5, r0, r7, lsr #32
     120:	07040200 	streq	r0, [r4, -r0, lsl #4]
     124:	0000300c 	andeq	r3, r0, ip
     128:	36317503 	ldrtcc	r7, [r1], -r3, lsl #10
     12c:	62280200 	eorvs	r0, r8, #0	; 0x0
     130:	02000000 	andeq	r0, r0, #0	; 0x0
     134:	01640702 	cmneq	r4, r2, lsl #14
     138:	01020000 	tsteq	r2, r0
     13c:	0000e308 	andeq	lr, r0, r8, lsl #6
     140:	00500400 	subseq	r0, r0, r0, lsl #8
     144:	62040000 	andvs	r0, r4, #0	; 0x0
     148:	05000000 	streq	r0, [r0]
     14c:	8f390201 	svchi	0x00390201
     150:	06000000 	streq	r0, [r0], -r0
     154:	00001532 	andeq	r1, r0, r2, lsr r5
     158:	45530700 	ldrbmi	r0, [r3, #-1792]
     15c:	00010054 	andeq	r0, r1, r4, asr r0
     160:	09070408 	stmdbeq	r7, {r3, sl}
     164:	020c0350 	andeq	r0, ip, #1073741825	; 0x40000001
     168:	000002f3 	strdeq	r0, [r0], -r3
     16c:	3152430a 	cmpcc	r2, sl, lsl #6
     170:	020d0300 	andeq	r0, sp, #0	; 0x0
     174:	00000075 	andeq	r0, r0, r5, ror r0
     178:	0b002302 	bleq	8d88 <__Stack_Size+0x8988>
     17c:	00000187 	andeq	r0, r0, r7, lsl #3
     180:	57020e03 	strpl	r0, [r2, -r3, lsl #28]
     184:	02000000 	andeq	r0, r0, #0	; 0x0
     188:	430a0223 	movwmi	r0, #41507	; 0xa223
     18c:	03003252 	movweq	r3, #594	; 0x252
     190:	0075020f 	rsbseq	r0, r5, pc, lsl #4
     194:	23020000 	movwcs	r0, #8192	; 0x2000
     198:	01910b04 	orrseq	r0, r1, r4, lsl #22
     19c:	10030000 	andne	r0, r3, r0
     1a0:	00005702 	andeq	r5, r0, r2, lsl #14
     1a4:	06230200 	strteq	r0, [r3], -r0, lsl #4
     1a8:	0000de0b 	andeq	sp, r0, fp, lsl #28
     1ac:	02110300 	andseq	r0, r1, #0	; 0x0
     1b0:	00000075 	andeq	r0, r0, r5, ror r0
     1b4:	0b082302 	bleq	208dc4 <__Stack_Size+0x2089c4>
     1b8:	00000084 	andeq	r0, r0, r4, lsl #1
     1bc:	57021203 	strpl	r1, [r2, -r3, lsl #4]
     1c0:	02000000 	andeq	r0, r0, #0	; 0x0
     1c4:	5f0b0a23 	svcpl	0x000b0a23
     1c8:	03000001 	movweq	r0, #1	; 0x1
     1cc:	00750213 	rsbseq	r0, r5, r3, lsl r2
     1d0:	23020000 	movwcs	r0, #8192	; 0x2000
     1d4:	019b0b0c 	orrseq	r0, fp, ip, lsl #22
     1d8:	14030000 	strne	r0, [r3]
     1dc:	00005702 	andeq	r5, r0, r2, lsl #14
     1e0:	0e230200 	cdpeq	2, 2, cr0, cr3, cr0, {0}
     1e4:	0052530a 	subseq	r5, r2, sl, lsl #6
     1e8:	75021503 	strvc	r1, [r2, #-1283]
     1ec:	02000000 	andeq	r0, r0, #0	; 0x0
     1f0:	8e0b1023 	cdphi	0, 0, cr1, cr11, cr3, {1}
     1f4:	03000000 	movweq	r0, #0	; 0x0
     1f8:	00570216 	subseq	r0, r7, r6, lsl r2
     1fc:	23020000 	movwcs	r0, #8192	; 0x2000
     200:	47450a12 	smlaldmi	r0, r5, r2, sl
     204:	17030052 	smlsdne	r3, r2, r0, r0
     208:	00007502 	andeq	r7, r0, r2, lsl #10
     20c:	14230200 	strtne	r0, [r3], #-512
     210:	0001b20b 	andeq	fp, r1, fp, lsl #4
     214:	02180300 	andseq	r0, r8, #0	; 0x0
     218:	00000057 	andeq	r0, r0, r7, asr r0
     21c:	0b162302 	bleq	588e2c <__Stack_Size+0x588a2c>
     220:	00000016 	andeq	r0, r0, r6, lsl r0
     224:	75021903 	strvc	r1, [r2, #-2307]
     228:	02000000 	andeq	r0, r0, #0	; 0x0
     22c:	bc0b1823 	stclt	8, cr1, [fp], {35}
     230:	03000001 	movweq	r0, #1	; 0x1
     234:	0057021a 	subseq	r0, r7, sl, lsl r2
     238:	23020000 	movwcs	r0, #8192	; 0x2000
     23c:	001c0b1a 	andseq	r0, ip, sl, lsl fp
     240:	1b030000 	blne	c0248 <__Stack_Size+0xbfe48>
     244:	00007502 	andeq	r7, r0, r2, lsl #10
     248:	1c230200 	sfmne	f0, 4, [r3]
     24c:	0001c60b 	andeq	ip, r1, fp, lsl #12
     250:	021c0300 	andseq	r0, ip, #0	; 0x0
     254:	00000057 	andeq	r0, r0, r7, asr r0
     258:	0b1e2302 	bleq	788e68 <__Stack_Size+0x788a68>
     25c:	0000000c 	andeq	r0, r0, ip
     260:	75021d03 	strvc	r1, [r2, #-3331]
     264:	02000000 	andeq	r0, r0, #0	; 0x0
     268:	d00b2023 	andle	r2, fp, r3, lsr #32
     26c:	03000001 	movweq	r0, #1	; 0x1
     270:	0057021e 	subseq	r0, r7, lr, lsl r2
     274:	23020000 	movwcs	r0, #8192	; 0x2000
     278:	4e430a22 	fmacsmi	s1, s6, s5
     27c:	1f030054 	svcne	0x00030054
     280:	00007502 	andeq	r7, r0, r2, lsl #10
     284:	24230200 	strtcs	r0, [r3], #-512
     288:	0001da0b 	andeq	sp, r1, fp, lsl #20
     28c:	02200300 	eoreq	r0, r0, #0	; 0x0
     290:	00000057 	andeq	r0, r0, r7, asr r0
     294:	0a262302 	beq	988ea4 <__Stack_Size+0x988aa4>
     298:	00435350 	subeq	r5, r3, r0, asr r3
     29c:	75022103 	strvc	r2, [r2, #-259]
     2a0:	02000000 	andeq	r0, r0, #0	; 0x0
     2a4:	f10b2823 	undefined instruction 0xf10b2823
     2a8:	03000000 	movweq	r0, #0	; 0x0
     2ac:	00570222 	subseq	r0, r7, r2, lsr #4
     2b0:	23020000 	movwcs	r0, #8192	; 0x2000
     2b4:	52410a2a 	subpl	r0, r1, #172032	; 0x2a000
     2b8:	23030052 	movwcs	r0, #12370	; 0x3052
     2bc:	00007502 	andeq	r7, r0, r2, lsl #10
     2c0:	2c230200 	sfmcs	f0, 4, [r3]
     2c4:	0000fc0b 	andeq	pc, r0, fp, lsl #24
     2c8:	02240300 	eoreq	r0, r4, #0	; 0x0
     2cc:	00000057 	andeq	r0, r0, r7, asr r0
     2d0:	0a2e2302 	beq	b88ee0 <__Stack_Size+0xb88ae0>
     2d4:	00524352 	subseq	r4, r2, r2, asr r3
     2d8:	75022503 	strvc	r2, [r2, #-1283]
     2dc:	02000000 	andeq	r0, r0, #0	; 0x0
     2e0:	070b3023 	streq	r3, [fp, -r3, lsr #32]
     2e4:	03000001 	movweq	r0, #1	; 0x1
     2e8:	00570226 	subseq	r0, r7, r6, lsr #4
     2ec:	23020000 	movwcs	r0, #8192	; 0x2000
     2f0:	00a40b32 	adceq	r0, r4, r2, lsr fp
     2f4:	27030000 	strcs	r0, [r3, -r0]
     2f8:	00007502 	andeq	r7, r0, r2, lsl #10
     2fc:	34230200 	strtcc	r0, [r3], #-512
     300:	0001120b 	andeq	r1, r1, fp, lsl #4
     304:	02280300 	eoreq	r0, r8, #0	; 0x0
     308:	00000057 	andeq	r0, r0, r7, asr r0
     30c:	0b362302 	bleq	d88f1c <__Stack_Size+0xd88b1c>
     310:	000000a9 	andeq	r0, r0, r9, lsr #1
     314:	75022903 	strvc	r2, [r2, #-2307]
     318:	02000000 	andeq	r0, r0, #0	; 0x0
     31c:	1d0b3823 	stcne	8, cr3, [fp, #-140]
     320:	03000001 	movweq	r0, #1	; 0x1
     324:	0057022a 	subseq	r0, r7, sl, lsr #4
     328:	23020000 	movwcs	r0, #8192	; 0x2000
     32c:	00ae0b3a 	adceq	r0, lr, sl, lsr fp
     330:	2b030000 	blcs	c0338 <__Stack_Size+0xbff38>
     334:	00007502 	andeq	r7, r0, r2, lsl #10
     338:	3c230200 	sfmcc	f0, 4, [r3]
     33c:	0001280b 	andeq	r2, r1, fp, lsl #16
     340:	022c0300 	eoreq	r0, ip, #0	; 0x0
     344:	00000057 	andeq	r0, r0, r7, asr r0
     348:	0b3e2302 	bleq	f88f58 <__Stack_Size+0xf88b58>
     34c:	000000b3 	strheq	r0, [r0], -r3
     350:	75022d03 	strvc	r2, [r2, #-3331]
     354:	02000000 	andeq	r0, r0, #0	; 0x0
     358:	330b4023 	movwcc	r4, #45091	; 0xb023
     35c:	03000001 	movweq	r0, #1	; 0x1
     360:	0057022e 	subseq	r0, r7, lr, lsr #4
     364:	23020000 	movwcs	r0, #8192	; 0x2000
     368:	01770b42 	cmneq	r7, r2, asr #22
     36c:	2f030000 	svccs	0x00030000
     370:	00007502 	andeq	r7, r0, r2, lsl #10
     374:	44230200 	strtmi	r0, [r3], #-512
     378:	00013e0b 	andeq	r3, r1, fp, lsl #28
     37c:	02300300 	eorseq	r0, r0, #0	; 0x0
     380:	00000057 	andeq	r0, r0, r7, asr r0
     384:	0a462302 	beq	1188f94 <__Stack_Size+0x1188b94>
     388:	00524344 	subseq	r4, r2, r4, asr #6
     38c:	75023103 	strvc	r3, [r2, #-259]
     390:	02000000 	andeq	r0, r0, #0	; 0x0
     394:	490b4823 	stmdbmi	fp, {r0, r1, r5, fp, lr}
     398:	03000001 	movweq	r0, #1	; 0x1
     39c:	00570232 	subseq	r0, r7, r2, lsr r2
     3a0:	23020000 	movwcs	r0, #8192	; 0x2000
     3a4:	00110b4a 	andseq	r0, r1, sl, asr #22
     3a8:	33030000 	movwcc	r0, #12288	; 0x3000
     3ac:	00007502 	andeq	r7, r0, r2, lsl #10
     3b0:	4c230200 	sfmmi	f0, 4, [r3]
     3b4:	0001540b 	andeq	r5, r1, fp, lsl #8
     3b8:	02340300 	eorseq	r0, r4, #0	; 0x0
     3bc:	00000057 	andeq	r0, r0, r7, asr r0
     3c0:	004e2302 	subeq	r2, lr, r2, lsl #6
     3c4:	0098010c 	addseq	r0, r8, ip, lsl #2
     3c8:	88010000 	stmdahi	r1, {}
     3cc:	00313401 	eorseq	r3, r1, r1, lsl #8
     3d0:	00314808 	eorseq	r4, r1, r8, lsl #16
     3d4:	0d5d0108 	ldfeqe	f0, [sp, #-32]
     3d8:	0000b801 	andeq	fp, r0, r1, lsl #16
     3dc:	487e0100 	ldmdami	lr!, {r8}^
     3e0:	70080031 	andvc	r0, r8, r1, lsr r0
     3e4:	00080031 	andeq	r0, r8, r1, lsr r0
     3e8:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
     3ec:	00003001 	andeq	r3, r0, r1
     3f0:	01280100 	teqeq	r8, r0, lsl #2
     3f4:	00000354 	andeq	r0, r0, r4, asr r3
     3f8:	08003170 	stmdaeq	r0, {r4, r5, r6, r8, ip, sp}
     3fc:	08003234 	stmdaeq	r0, {r2, r4, r5, r9, ip, sp}
     400:	0000001f 	andeq	r0, r0, pc, lsl r0
     404:	00000354 	andeq	r0, r0, r4, asr r3
     408:	0100690f 	tsteq	r0, pc, lsl #18
     40c:	00002c29 	andeq	r2, r0, r9, lsr #24
     410:	00004a00 	andeq	r4, r0, r0, lsl #20
     414:	017c1000 	cmneq	ip, r0
     418:	2a010000 	bcs	40420 <__Stack_Size+0x40020>
     41c:	00000057 	andeq	r0, r0, r7, asr r0
     420:	00000089 	andeq	r0, r0, r9, lsl #1
     424:	05041100 	streq	r1, [r4, #-256]
     428:	00746e69 	rsbseq	r6, r4, r9, ror #28
     42c:	00002212 	andeq	r2, r0, r2, lsl r2
     430:	70190400 	andsvc	r0, r9, r0, lsl #8
     434:	01000000 	tsteq	r0, r0
     438:	00691301 	rsbeq	r1, r9, r1, lsl #6
     43c:	03780000 	cmneq	r8, #0	; 0x0
     440:	8f140000 	svchi	0x00140000
     444:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
     448:	00c31200 	sbceq	r1, r3, r0, lsl #4
     44c:	14050000 	strne	r0, [r5]
     450:	00000385 	andeq	r0, r0, r5, lsl #7
     454:	68040101 	stmdavs	r4, {r0, r8}
     458:	15000003 	strne	r0, [r0, #-3]
     45c:	000001a5 	andeq	r0, r0, r5, lsr #3
     460:	00451b01 	subeq	r1, r5, r1, lsl #22
     464:	05010000 	streq	r0, [r1]
     468:	00000003 	andeq	r0, r0, r3
     46c:	00d21520 	sbcseq	r1, r2, r0, lsr #10
     470:	1c010000 	stcne	0, cr0, [r1], {0}
     474:	00000045 	andeq	r0, r0, r5, asr #32
     478:	04030501 	streq	r0, [r3], #-1281
     47c:	00200000 	eoreq	r0, r0, r0
     480:	000005a8 	andeq	r0, r0, r8, lsr #11
     484:	014a0002 	cmpeq	sl, r2
     488:	01040000 	tsteq	r4, r0
     48c:	00000000 	andeq	r0, r0, r0
     490:	00020601 	andeq	r0, r2, r1, lsl #12
     494:	00003f00 	andeq	r3, r0, r0, lsl #30
     498:	00323400 	eorseq	r3, r2, r0, lsl #8
     49c:	00336808 	eorseq	r6, r3, r8, lsl #16
     4a0:	0001aa08 	andeq	sl, r1, r8, lsl #20
     4a4:	05040200 	streq	r0, [r4, #-512]
     4a8:	00002f92 	muleq	r0, r2, pc
     4ac:	35050202 	strcc	r0, [r5, #-514]
     4b0:	02000000 	andeq	r0, r0, #0	; 0x0
     4b4:	00e50601 	rsceq	r0, r5, r1, lsl #12
     4b8:	04020000 	streq	r0, [r2]
     4bc:	00300c07 	eorseq	r0, r0, r7, lsl #24
     4c0:	07020200 	streq	r0, [r2, -r0, lsl #4]
     4c4:	00000164 	andeq	r0, r0, r4, ror #2
     4c8:	e3080102 	movw	r0, #33026	; 0x8102
     4cc:	03000000 	movweq	r0, #0	; 0x0
     4d0:	01040704 	tsteq	r4, r4, lsl #14
     4d4:	0000062c 	andeq	r0, r0, ip, lsr #12
     4d8:	34012501 	strcc	r2, [r1], #-1281
     4dc:	36080032 	undefined
     4e0:	01080032 	tsteq	r8, r2, lsr r0
     4e4:	eb01045d 	bl	41660 <__Stack_Size+0x41260>
     4e8:	01000004 	tsteq	r0, r4
     4ec:	32380130 	eorscc	r0, r8, #12	; 0xc
     4f0:	323a0800 	eorscc	r0, sl, #0	; 0x0
     4f4:	5d010800 	stcpl	8, cr0, [r1]
     4f8:	070d0104 	streq	r0, [sp, -r4, lsl #2]
     4fc:	3f010000 	svccc	0x00010000
     500:	00323c01 	eorseq	r3, r2, r1, lsl #24
     504:	00323e08 	eorseq	r3, r2, r8, lsl #28
     508:	045d0108 	ldrbeq	r0, [sp], #-264
     50c:	00030901 	andeq	r0, r3, r1, lsl #18
     510:	014e0100 	cmpeq	lr, r0, lsl #2
     514:	08003240 	stmdaeq	r0, {r6, r9, ip, sp}
     518:	08003242 	stmdaeq	r0, {r1, r6, r9, ip, sp}
     51c:	01045d01 	tsteq	r4, r1, lsl #26
     520:	00000249 	andeq	r0, r0, r9, asr #4
     524:	44015d01 	strmi	r5, [r1], #-3329
     528:	46080032 	undefined
     52c:	01080032 	tsteq	r8, r2, lsr r0
     530:	ea01045d 	b	416ac <__Stack_Size+0x412ac>
     534:	01000005 	tsteq	r0, r5
     538:	3248016c 	subcc	r0, r8, #27	; 0x1b
     53c:	324a0800 	subcc	r0, sl, #0	; 0x0
     540:	5d010800 	stcpl	8, cr0, [r1]
     544:	046d0104 	strbteq	r0, [sp], #-260
     548:	77010000 	strvc	r0, [r1, -r0]
     54c:	00324c01 	eorseq	r4, r2, r1, lsl #24
     550:	00324e08 	eorseq	r4, r2, r8, lsl #28
     554:	045d0108 	ldrbeq	r0, [sp], #-264
     558:	00062401 	andeq	r2, r6, r1, lsl #8
     55c:	01820100 	orreq	r0, r2, r0, lsl #2
     560:	08003250 	stmdaeq	r0, {r4, r6, r9, ip, sp}
     564:	08003252 	stmdaeq	r0, {r1, r4, r6, r9, ip, sp}
     568:	01045d01 	tsteq	r4, r1, lsl #26
     56c:	00000539 	andeq	r0, r0, r9, lsr r5
     570:	54019901 	strpl	r9, [r1], #-2305
     574:	56080032 	undefined
     578:	01080032 	tsteq	r8, r2, lsr r0
     57c:	5401045d 	strpl	r0, [r1], #-1117
     580:	01000003 	tsteq	r0, r3
     584:	325801a4 	subscc	r0, r8, #41	; 0x29
     588:	325a0800 	subscc	r0, sl, #0	; 0x0
     58c:	5d010800 	stcpl	8, cr0, [r1]
     590:	05490104 	strbeq	r0, [r9, #-260]
     594:	af010000 	svcge	0x00010000
     598:	00325c01 	eorseq	r5, r2, r1, lsl #24
     59c:	00325e08 	eorseq	r5, r2, r8, lsl #28
     5a0:	045d0108 	ldrbeq	r0, [sp], #-264
     5a4:	00028601 	andeq	r8, r2, r1, lsl #12
     5a8:	01ba0100 	undefined instruction 0x01ba0100
     5ac:	08003260 	stmdaeq	r0, {r5, r6, r9, ip, sp}
     5b0:	08003262 	stmdaeq	r0, {r1, r5, r6, r9, ip, sp}
     5b4:	01045d01 	tsteq	r4, r1, lsl #26
     5b8:	00000582 	andeq	r0, r0, r2, lsl #11
     5bc:	6401c501 	strvs	ip, [r1], #-1281
     5c0:	66080032 	undefined
     5c4:	01080032 	tsteq	r8, r2, lsr r0
     5c8:	fe01045d 	mcr2	4, 0, r0, cr1, cr13, {2}
     5cc:	01000004 	tsteq	r0, r4
     5d0:	326801d0 	rsbcc	r0, r8, #52	; 0x34
     5d4:	326a0800 	rsbcc	r0, sl, #0	; 0x0
     5d8:	5d010800 	stcpl	8, cr0, [r1]
     5dc:	06890104 	streq	r0, [r9], r4, lsl #2
     5e0:	db010000 	blle	405e8 <__Stack_Size+0x401e8>
     5e4:	00326c01 	eorseq	r6, r2, r1, lsl #24
     5e8:	00326e08 	eorseq	r6, r2, r8, lsl #28
     5ec:	045d0108 	ldrbeq	r0, [sp], #-264
     5f0:	0003ef01 	andeq	lr, r3, r1, lsl #30
     5f4:	01e60100 	mvneq	r0, r0, lsl #2
     5f8:	08003270 	stmdaeq	r0, {r4, r5, r6, r9, ip, sp}
     5fc:	08003272 	stmdaeq	r0, {r1, r4, r5, r6, r9, ip, sp}
     600:	01045d01 	tsteq	r4, r1, lsl #26
     604:	00000419 	andeq	r0, r0, r9, lsl r4
     608:	7401f101 	strvc	pc, [r1], #-257
     60c:	76080032 	undefined
     610:	01080032 	tsteq	r8, r2, lsr r0
     614:	7801045d 	stmdavc	r1, {r0, r2, r3, r4, r6, sl}
     618:	01000004 	tsteq	r0, r4
     61c:	327801fc 	rsbscc	r0, r8, #63	; 0x3f
     620:	327a0800 	rsbscc	r0, sl, #0	; 0x0
     624:	5d010800 	stcpl	8, cr0, [r1]
     628:	04c70105 	strbeq	r0, [r7], #261
     62c:	07010000 	streq	r0, [r1, -r0]
     630:	327c0101 	rsbscc	r0, ip, #1073741824	; 0x40000000
     634:	327e0800 	rsbscc	r0, lr, #0	; 0x0
     638:	5d010800 	stcpl	8, cr0, [r1]
     63c:	06af0105 	strteq	r0, [pc], r5, lsl #2
     640:	12010000 	andne	r0, r1, #0	; 0x0
     644:	32800101 	addcc	r0, r0, #1073741824	; 0x40000000
     648:	32820800 	addcc	r0, r2, #0	; 0x0
     64c:	5d010800 	stcpl	8, cr0, [r1]
     650:	06c80105 	strbeq	r0, [r8], r5, lsl #2
     654:	1d010000 	stcne	0, cr0, [r1]
     658:	32840101 	addcc	r0, r4, #1073741824	; 0x40000000
     65c:	32860800 	addcc	r0, r6, #0	; 0x0
     660:	5d010800 	stcpl	8, cr0, [r1]
     664:	06f40105 	ldrbteq	r0, [r4], r5, lsl #2
     668:	28010000 	stmdacs	r1, {}
     66c:	32880101 	addcc	r0, r8, #1073741824	; 0x40000000
     670:	328a0800 	addcc	r0, sl, #0	; 0x0
     674:	5d010800 	stcpl	8, cr0, [r1]
     678:	065e0105 	ldrbeq	r0, [lr], -r5, lsl #2
     67c:	33010000 	movwcc	r0, #4096	; 0x1000
     680:	328c0101 	addcc	r0, ip, #1073741824	; 0x40000000
     684:	328e0800 	addcc	r0, lr, #0	; 0x0
     688:	5d010800 	stcpl	8, cr0, [r1]
     68c:	025d0105 	subseq	r0, sp, #1073741825	; 0x40000001
     690:	3e010000 	cdpcc	0, 0, cr0, cr1, cr0, {0}
     694:	32900101 	addscc	r0, r0, #1073741824	; 0x40000000
     698:	32920800 	addscc	r0, r2, #0	; 0x0
     69c:	5d010800 	stcpl	8, cr0, [r1]
     6a0:	050d0105 	streq	r0, [sp, #-261]
     6a4:	49010000 	stmdbmi	r1, {}
     6a8:	32940101 	addscc	r0, r4, #1073741824	; 0x40000000
     6ac:	32960800 	addscc	r0, r6, #0	; 0x0
     6b0:	5d010800 	stcpl	8, cr0, [r1]
     6b4:	042a0105 	strteq	r0, [sl], #-261
     6b8:	54010000 	strpl	r0, [r1]
     6bc:	32980101 	addscc	r0, r8, #1073741824	; 0x40000000
     6c0:	329a0800 	addscc	r0, sl, #0	; 0x0
     6c4:	5d010800 	stcpl	8, cr0, [r1]
     6c8:	03870105 	orreq	r0, r7, #1073741825	; 0x40000001
     6cc:	60010000 	andvs	r0, r1, r0
     6d0:	329c0101 	addscc	r0, ip, #1073741824	; 0x40000000
     6d4:	329e0800 	addscc	r0, lr, #0	; 0x0
     6d8:	5d010800 	stcpl	8, cr0, [r1]
     6dc:	032b0105 	teqeq	fp, #1073741825	; 0x40000001
     6e0:	6c010000 	stcvs	0, cr0, [r1], {0}
     6e4:	32a00101 	adccc	r0, r0, #1073741824	; 0x40000000
     6e8:	32a20800 	adccc	r0, r2, #0	; 0x0
     6ec:	5d010800 	stcpl	8, cr0, [r1]
     6f0:	04530105 	ldrbeq	r0, [r3], #-261
     6f4:	78010000 	stmdavc	r1, {}
     6f8:	32a40101 	adccc	r0, r4, #1073741824	; 0x40000000
     6fc:	32a60800 	adccc	r0, r6, #0	; 0x0
     700:	5d010800 	stcpl	8, cr0, [r1]
     704:	04b40105 	ldrteq	r0, [r4], #261
     708:	83010000 	movwhi	r0, #4096	; 0x1000
     70c:	32a80101 	adccc	r0, r8, #1073741824	; 0x40000000
     710:	32aa0800 	adccc	r0, sl, #0	; 0x0
     714:	5d010800 	stcpl	8, cr0, [r1]
     718:	06e10105 	strbteq	r0, [r1], r5, lsl #2
     71c:	8e010000 	cdphi	0, 0, cr0, cr1, cr0, {0}
     720:	32ac0101 	adccc	r0, ip, #1073741824	; 0x40000000
     724:	32ae0800 	adccc	r0, lr, #0	; 0x0
     728:	5d010800 	stcpl	8, cr0, [r1]
     72c:	04890105 	streq	r0, [r9], #261
     730:	99010000 	stmdbls	r1, {}
     734:	32b00101 	adcscc	r0, r0, #1073741824	; 0x40000000
     738:	32b20800 	adcscc	r0, r2, #0	; 0x0
     73c:	5d010800 	stcpl	8, cr0, [r1]
     740:	021d0105 	andseq	r0, sp, #1073741825	; 0x40000001
     744:	a4010000 	strge	r0, [r1]
     748:	32b40101 	adcscc	r0, r4, #1073741824	; 0x40000000
     74c:	32b60800 	adcscc	r0, r6, #0	; 0x0
     750:	5d010800 	stcpl	8, cr0, [r1]
     754:	04d80105 	ldrbeq	r0, [r8], #261
     758:	b0010000 	andlt	r0, r1, r0
     75c:	32b80101 	adcscc	r0, r8, #1073741824	; 0x40000000
     760:	32ba0800 	adcscc	r0, sl, #0	; 0x0
     764:	5d010800 	stcpl	8, cr0, [r1]
     768:	02310105 	eorseq	r0, r1, #1073741825	; 0x40000001
     76c:	bc010000 	stclt	0, cr0, [r1], {0}
     770:	32bc0101 	adcscc	r0, ip, #1073741824	; 0x40000000
     774:	32be0800 	adcscc	r0, lr, #0	; 0x0
     778:	5d010800 	stcpl	8, cr0, [r1]
     77c:	03630105 	cmneq	r3, #1073741825	; 0x40000001
     780:	c7010000 	strgt	r0, [r1, -r0]
     784:	32c00101 	sbccc	r0, r0, #1073741824	; 0x40000000
     788:	32c20800 	sbccc	r0, r2, #0	; 0x0
     78c:	5d010800 	stcpl	8, cr0, [r1]
     790:	02950105 	addseq	r0, r5, #1073741825	; 0x40000001
     794:	de010000 	cdple	0, 0, cr0, cr1, cr0, {0}
     798:	32c40101 	sbccc	r0, r4, #1073741824	; 0x40000000
     79c:	32c60800 	sbccc	r0, r6, #0	; 0x0
     7a0:	5d010800 	stcpl	8, cr0, [r1]
     7a4:	02c40105 	sbceq	r0, r4, #1073741825	; 0x40000001
     7a8:	e9010000 	stmdb	r1, {}
     7ac:	32c80101 	sbccc	r0, r8, #1073741824	; 0x40000000
     7b0:	32ca0800 	sbccc	r0, sl, #0	; 0x0
     7b4:	5d010800 	stcpl	8, cr0, [r1]
     7b8:	055b0105 	ldrbeq	r0, [fp, #-261]
     7bc:	f4010000 	vst4.8	{d0-d3}, [r1], r0
     7c0:	32cc0101 	sbccc	r0, ip, #1073741824	; 0x40000000
     7c4:	32ce0800 	sbccc	r0, lr, #0	; 0x0
     7c8:	5d010800 	stcpl	8, cr0, [r1]
     7cc:	01f30105 	mvnseq	r0, r5, lsl #2
     7d0:	ff010000 	undefined instruction 0xff010000
     7d4:	32d00101 	sbcscc	r0, r0, #1073741824	; 0x40000000
     7d8:	32d20800 	sbcscc	r0, r2, #0	; 0x0
     7dc:	5d010800 	stcpl	8, cr0, [r1]
     7e0:	03c30105 	biceq	r0, r3, #1073741825	; 0x40000001
     7e4:	0a010000 	beq	407ec <__Stack_Size+0x403ec>
     7e8:	32d40102 	sbcscc	r0, r4, #-2147483648	; 0x80000000
     7ec:	32d60800 	sbcscc	r0, r6, #0	; 0x0
     7f0:	5d010800 	stcpl	8, cr0, [r1]
     7f4:	05c70105 	strbeq	r0, [r7, #261]
     7f8:	15010000 	strne	r0, [r1]
     7fc:	32d80102 	sbcscc	r0, r8, #-2147483648	; 0x80000000
     800:	32da0800 	sbcscc	r0, sl, #0	; 0x0
     804:	5d010800 	stcpl	8, cr0, [r1]
     808:	02f90105 	rscseq	r0, r9, #1073741825	; 0x40000001
     80c:	20010000 	andcs	r0, r1, r0
     810:	32dc0102 	sbcscc	r0, ip, #-2147483648	; 0x80000000
     814:	32de0800 	sbcscc	r0, lr, #0	; 0x0
     818:	5d010800 	stcpl	8, cr0, [r1]
     81c:	031b0105 	tsteq	fp, #1073741825	; 0x40000001
     820:	2b010000 	blcs	40828 <__Stack_Size+0x40428>
     824:	32e00102 	rsccc	r0, r0, #-2147483648	; 0x80000000
     828:	32e20800 	rsccc	r0, r2, #0	; 0x0
     82c:	5d010800 	stcpl	8, cr0, [r1]
     830:	064c0105 	strbeq	r0, [ip], -r5, lsl #2
     834:	43010000 	movwmi	r0, #4096	; 0x1000
     838:	32e40102 	rsccc	r0, r4, #-2147483648	; 0x80000000
     83c:	32e60800 	rsccc	r0, r6, #0	; 0x0
     840:	5d010800 	stcpl	8, cr0, [r1]
     844:	069a0105 	ldreq	r0, [sl], r5, lsl #2
     848:	5a010000 	bpl	40850 <__Stack_Size+0x40450>
     84c:	32e80102 	rsccc	r0, r8, #-2147483648	; 0x80000000
     850:	32ea0800 	rsccc	r0, sl, #0	; 0x0
     854:	5d010800 	stcpl	8, cr0, [r1]
     858:	05a30105 	streq	r0, [r3, #261]!
     85c:	65010000 	strvs	r0, [r1]
     860:	32ec0102 	rsccc	r0, ip, #-2147483648	; 0x80000000
     864:	32ee0800 	rsccc	r0, lr, #0	; 0x0
     868:	5d010800 	stcpl	8, cr0, [r1]
     86c:	02d40105 	sbcseq	r0, r4, #1073741825	; 0x40000001
     870:	70010000 	andvc	r0, r1, r0
     874:	32f00102 	rscscc	r0, r0, #-2147483648	; 0x80000000
     878:	32f20800 	rscscc	r0, r2, #0	; 0x0
     87c:	5d010800 	stcpl	8, cr0, [r1]
     880:	056e0105 	strbeq	r0, [lr, #-261]!
     884:	7b010000 	blvc	4088c <__Stack_Size+0x4048c>
     888:	32f40102 	rscscc	r0, r4, #-2147483648	; 0x80000000
     88c:	32f60800 	rscscc	r0, r6, #0	; 0x0
     890:	5d010800 	stcpl	8, cr0, [r1]
     894:	06390105 	ldrteq	r0, [r9], -r5, lsl #2
     898:	87010000 	strhi	r0, [r1, -r0]
     89c:	32f80102 	rscscc	r0, r8, #-2147483648	; 0x80000000
     8a0:	32fa0800 	rscscc	r0, sl, #0	; 0x0
     8a4:	5d010800 	stcpl	8, cr0, [r1]
     8a8:	049c0105 	ldreq	r0, [ip], #261
     8ac:	93010000 	movwls	r0, #4096	; 0x1000
     8b0:	32fc0102 	rscscc	r0, ip, #-2147483648	; 0x80000000
     8b4:	32fe0800 	rscscc	r0, lr, #0	; 0x0
     8b8:	5d010800 	stcpl	8, cr0, [r1]
     8bc:	05260105 	streq	r0, [r6, #-261]!
     8c0:	9e010000 	cdpls	0, 0, cr0, cr1, cr0, {0}
     8c4:	33000102 	movwcc	r0, #258	; 0x102
     8c8:	33020800 	movwcc	r0, #10240	; 0x2800
     8cc:	5d010800 	stcpl	8, cr0, [r1]
     8d0:	05da0105 	ldrbeq	r0, [sl, #261]
     8d4:	a9010000 	stmdbge	r1, {}
     8d8:	33040102 	movwcc	r0, #16642	; 0x4102
     8dc:	33060800 	movwcc	r0, #26624	; 0x6800
     8e0:	5d010800 	stcpl	8, cr0, [r1]
     8e4:	02a50105 	adceq	r0, r5, #1073741825	; 0x40000001
     8e8:	b4010000 	strlt	r0, [r1]
     8ec:	33080102 	movwcc	r0, #33026	; 0x8102
     8f0:	330a0800 	movwcc	r0, #43008	; 0xa800
     8f4:	5d010800 	stcpl	8, cr0, [r1]
     8f8:	04430105 	strbeq	r0, [r3], #-261
     8fc:	bf010000 	svclt	0x00010000
     900:	330c0102 	movwcc	r0, #49410	; 0xc102
     904:	330e0800 	movwcc	r0, #59392	; 0xe800
     908:	5d010800 	stcpl	8, cr0, [r1]
     90c:	02e90105 	rsceq	r0, r9, #1073741825	; 0x40000001
     910:	ca010000 	bgt	40918 <__Stack_Size+0x40518>
     914:	33100102 	tstcc	r0, #-2147483648	; 0x80000000
     918:	33120800 	tstcc	r2, #0	; 0x0
     91c:	5d010800 	stcpl	8, cr0, [r1]
     920:	03440105 	movteq	r0, #16645	; 0x4105
     924:	d5010000 	strle	r0, [r1]
     928:	33140102 	tstcc	r4, #-2147483648	; 0x80000000
     92c:	33160800 	tstcc	r6, #0	; 0x0
     930:	5d010800 	stcpl	8, cr0, [r1]
     934:	03760105 	cmneq	r6, #1073741825	; 0x40000001
     938:	e0010000 	and	r0, r1, r0
     93c:	33180102 	tstcc	r8, #-2147483648	; 0x80000000
     940:	331a0800 	tstcc	sl, #0	; 0x0
     944:	5d010800 	stcpl	8, cr0, [r1]
     948:	03990105 	orrseq	r0, r9, #1073741825	; 0x40000001
     94c:	eb010000 	bl	40954 <__Stack_Size+0x40554>
     950:	331c0102 	tstcc	ip, #-2147483648	; 0x80000000
     954:	331e0800 	tstcc	lr, #0	; 0x0
     958:	5d010800 	stcpl	8, cr0, [r1]
     95c:	05930105 	ldreq	r0, [r3, #261]
     960:	f6010000 	undefined instruction 0xf6010000
     964:	33200102 	teqcc	r0, #-2147483648	; 0x80000000
     968:	33220800 	teqcc	r2, #0	; 0x0
     96c:	5d010800 	stcpl	8, cr0, [r1]
     970:	05b70105 	ldreq	r0, [r7, #261]!
     974:	01010000 	tsteq	r1, r0
     978:	33240103 	teqcc	r4, #-1073741824	; 0xc0000000
     97c:	33260800 	teqcc	r6, #0	; 0x0
     980:	5d010800 	stcpl	8, cr0, [r1]
     984:	03aa0105 	undefined instruction 0x03aa0105
     988:	0c010000 	stceq	0, cr0, [r1], {0}
     98c:	33280103 	teqcc	r8, #-1073741824	; 0xc0000000
     990:	332a0800 	teqcc	sl, #0	; 0x0
     994:	5d010800 	stcpl	8, cr0, [r1]
     998:	03d60105 	bicseq	r0, r6, #1073741825	; 0x40000001
     99c:	17010000 	strne	r0, [r1, -r0]
     9a0:	332c0103 	teqcc	ip, #-1073741824	; 0xc0000000
     9a4:	332e0800 	teqcc	lr, #0	; 0x0
     9a8:	5d010800 	stcpl	8, cr0, [r1]
     9ac:	04000105 	streq	r0, [r0], #-261
     9b0:	22010000 	andcs	r0, r1, #0	; 0x0
     9b4:	33300103 	teqcc	r0, #-1073741824	; 0xc0000000
     9b8:	33320800 	teqcc	r2, #0	; 0x0
     9bc:	5d010800 	stcpl	8, cr0, [r1]
     9c0:	06090105 	streq	r0, [r9], -r5, lsl #2
     9c4:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
     9c8:	33340103 	teqcc	r4, #-1073741824	; 0xc0000000
     9cc:	33360800 	teqcc	r6, #0	; 0x0
     9d0:	5d010800 	stcpl	8, cr0, [r1]
     9d4:	06770106 	ldrbteq	r0, [r7], -r6, lsl #2
     9d8:	4e010000 	cdpmi	0, 0, cr0, cr1, cr0, {0}
     9dc:	33380102 	teqcc	r8, #-2147483648	; 0x80000000
     9e0:	33440800 	movtcc	r0, #18432	; 0x4800
     9e4:	00b20800 	adcseq	r0, r2, r0, lsl #16
     9e8:	01060000 	tsteq	r6, r0
     9ec:	000005f7 	strdeq	r0, [r0], -r7
     9f0:	01023601 	tsteq	r2, r1, lsl #12
     9f4:	08003344 	stmdaeq	r0, {r2, r6, r8, r9, ip, sp}
     9f8:	08003350 	stmdaeq	r0, {r4, r6, r8, r9, ip, sp}
     9fc:	000000dd 	ldrdeq	r0, [r0], -sp
     a00:	02760106 	rsbseq	r0, r6, #-2147483647	; 0x80000001
     a04:	d2010000 	andle	r0, r1, #0	; 0x0
     a08:	33500101 	cmpcc	r0, #1073741824	; 0x40000000
     a0c:	335c0800 	cmpcc	ip, #0	; 0x0
     a10:	01080800 	tsteq	r8, r0, lsl #16
     a14:	01070000 	tsteq	r7, r0
     a18:	000002b5 	strheq	r0, [r0], -r5
     a1c:	5c018d01 	stcpl	13, cr8, [r1], {1}
     a20:	68080033 	stmdavs	r8, {r0, r1, r4, r5}
     a24:	33080033 	movwcc	r0, #32819	; 0x8033
     a28:	00000001 	andeq	r0, r0, r1
     a2c:	00000524 	andeq	r0, r0, r4, lsr #10
     a30:	01c60002 	biceq	r0, r6, r2
     a34:	01040000 	tsteq	r4, r0
     a38:	00000000 	andeq	r0, r0, r0
     a3c:	00073c01 	andeq	r3, r7, r1, lsl #24
     a40:	00003f00 	andeq	r3, r0, r0, lsl #30
     a44:	00336800 	eorseq	r6, r3, r0, lsl #16
     a48:	00358c08 	eorseq	r8, r5, r8, lsl #24
     a4c:	00030408 	andeq	r0, r3, r8, lsl #8
     a50:	05040200 	streq	r0, [r4, #-512]
     a54:	00002f92 	muleq	r0, r2, pc
     a58:	35050202 	strcc	r0, [r5, #-514]
     a5c:	02000000 	andeq	r0, r0, #0	; 0x0
     a60:	00e50601 	rsceq	r0, r5, r1, lsl #12
     a64:	04020000 	streq	r0, [r2]
     a68:	00300c07 	eorseq	r0, r0, r7, lsl #24
     a6c:	31750300 	cmncc	r5, r0, lsl #6
     a70:	28020036 	stmdacs	r2, {r1, r2, r4, r5}
     a74:	0000004c 	andeq	r0, r0, ip, asr #32
     a78:	64070202 	strvs	r0, [r7], #-514
     a7c:	03000001 	movweq	r0, #1	; 0x1
     a80:	02003875 	andeq	r3, r0, #7667712	; 0x750000
     a84:	00005d29 	andeq	r5, r0, r9, lsr #26
     a88:	08010200 	stmdaeq	r1, {r9}
     a8c:	000000e3 	andeq	r0, r0, r3, ror #1
     a90:	00003a04 	andeq	r3, r0, r4, lsl #20
     a94:	004c0400 	subeq	r0, ip, r0, lsl #8
     a98:	01050000 	tsteq	r5, r0
     a9c:	00833902 	addeq	r3, r3, r2, lsl #18
     aa0:	32060000 	andcc	r0, r6, #0	; 0x0
     aa4:	00000015 	andeq	r0, r0, r5, lsl r0
     aa8:	54455307 	strbpl	r5, [r5], #-775
     aac:	05000100 	streq	r0, [r0, #-256]
     ab0:	983b0201 	ldmdals	fp!, {r0, r9}
     ab4:	06000000 	streq	r0, [r0], -r0
     ab8:	0000074f 	andeq	r0, r0, pc, asr #14
     abc:	076f0600 	strbeq	r0, [pc, -r0, lsl #12]!
     ac0:	00010000 	andeq	r0, r1, r0
     ac4:	0008d608 	andeq	sp, r8, r8, lsl #12
     ac8:	833b0200 	teqhi	fp, #0	; 0x0
     acc:	05000000 	streq	r0, [r0]
     ad0:	b83e0201 	ldmdalt	lr!, {r0, r9}
     ad4:	06000000 	streq	r0, [r0], -r0
     ad8:	000007bd 	strheq	r0, [r0], -sp
     adc:	07670600 	strbeq	r0, [r7, -r0, lsl #12]!
     ae0:	00010000 	andeq	r0, r1, r0
     ae4:	00078708 	andeq	r8, r7, r8, lsl #14
     ae8:	a33e0200 	teqge	lr, #0	; 0x0
     aec:	09000000 	stmdbeq	r0, {}
     af0:	1c0a0704 	stcne	7, cr0, [sl], {4}
     af4:	39014f03 	stmdbcc	r1, {r0, r1, r8, r9, sl, fp, lr}
     af8:	0b000001 	bleq	b04 <__Stack_Size+0x704>
     afc:	004c5243 	subeq	r5, ip, r3, asr #4
     b00:	64015003 	strvs	r5, [r1], #-3
     b04:	02000000 	andeq	r0, r0, #0	; 0x0
     b08:	430b0023 	movwmi	r0, #45091	; 0xb023
     b0c:	03004852 	movweq	r4, #2130	; 0x852
     b10:	00640151 	rsbeq	r0, r4, r1, asr r1
     b14:	23020000 	movwcs	r0, #8192	; 0x2000
     b18:	44490b04 	strbmi	r0, [r9], #-2820
     b1c:	52030052 	andpl	r0, r3, #82	; 0x52
     b20:	00006401 	andeq	r6, r0, r1, lsl #8
     b24:	08230200 	stmdaeq	r3!, {r9}
     b28:	52444f0b 	subpl	r4, r4, #44	; 0x2c
     b2c:	01530300 	cmpeq	r3, r0, lsl #6
     b30:	00000064 	andeq	r0, r0, r4, rrx
     b34:	0c0c2302 	stceq	3, cr2, [ip], {2}
     b38:	000007a6 	andeq	r0, r0, r6, lsr #15
     b3c:	64015403 	strvs	r5, [r1], #-1027
     b40:	02000000 	andeq	r0, r0, #0	; 0x0
     b44:	420b1023 	andmi	r1, fp, #35	; 0x23
     b48:	03005252 	movweq	r5, #594	; 0x252
     b4c:	00640155 	rsbeq	r0, r4, r5, asr r1
     b50:	23020000 	movwcs	r0, #8192	; 0x2000
     b54:	09690c14 	stmdbeq	r9!, {r2, r4, sl, fp}^
     b58:	56030000 	strpl	r0, [r3], -r0
     b5c:	00006401 	andeq	r6, r0, r1, lsl #8
     b60:	18230200 	stmdane	r3!, {r9}
     b64:	03500a00 	cmpeq	r0, #0	; 0x0
     b68:	039a020c 	orrseq	r0, sl, #-1073741824	; 0xc0000000
     b6c:	430b0000 	movwmi	r0, #45056	; 0xb000
     b70:	03003152 	movweq	r3, #338	; 0x152
     b74:	0069020d 	rsbeq	r0, r9, sp, lsl #4
     b78:	23020000 	movwcs	r0, #8192	; 0x2000
     b7c:	01870c00 	orreq	r0, r7, r0, lsl #24
     b80:	0e030000 	cdpeq	0, 0, cr0, cr3, cr0, {0}
     b84:	00004102 	andeq	r4, r0, r2, lsl #2
     b88:	02230200 	eoreq	r0, r3, #0	; 0x0
     b8c:	3252430b 	subscc	r4, r2, #738197504	; 0x2c000000
     b90:	020f0300 	andeq	r0, pc, #0	; 0x0
     b94:	00000069 	andeq	r0, r0, r9, rrx
     b98:	0c042302 	stceq	3, cr2, [r4], {2}
     b9c:	00000191 	muleq	r0, r1, r1
     ba0:	41021003 	tstmi	r2, r3
     ba4:	02000000 	andeq	r0, r0, #0	; 0x0
     ba8:	de0c0623 	cfmadd32le	mvax1, mvfx0, mvfx12, mvfx3
     bac:	03000000 	movweq	r0, #0	; 0x0
     bb0:	00690211 	rsbeq	r0, r9, r1, lsl r2
     bb4:	23020000 	movwcs	r0, #8192	; 0x2000
     bb8:	00840c08 	addeq	r0, r4, r8, lsl #24
     bbc:	12030000 	andne	r0, r3, #0	; 0x0
     bc0:	00004102 	andeq	r4, r0, r2, lsl #2
     bc4:	0a230200 	beq	8c13cc <__Stack_Size+0x8c0fcc>
     bc8:	00015f0c 	andeq	r5, r1, ip, lsl #30
     bcc:	02130300 	andseq	r0, r3, #0	; 0x0
     bd0:	00000069 	andeq	r0, r0, r9, rrx
     bd4:	0c0c2302 	stceq	3, cr2, [ip], {2}
     bd8:	0000019b 	muleq	r0, fp, r1
     bdc:	41021403 	tstmi	r2, r3, lsl #8
     be0:	02000000 	andeq	r0, r0, #0	; 0x0
     be4:	530b0e23 	movwpl	r0, #48675	; 0xbe23
     be8:	15030052 	strne	r0, [r3, #-82]
     bec:	00006902 	andeq	r6, r0, r2, lsl #18
     bf0:	10230200 	eorne	r0, r3, r0, lsl #4
     bf4:	00008e0c 	andeq	r8, r0, ip, lsl #28
     bf8:	02160300 	andseq	r0, r6, #0	; 0x0
     bfc:	00000041 	andeq	r0, r0, r1, asr #32
     c00:	0b122302 	bleq	489810 <__Stack_Size+0x489410>
     c04:	00524745 	subseq	r4, r2, r5, asr #14
     c08:	69021703 	stmdbvs	r2, {r0, r1, r8, r9, sl, ip}
     c0c:	02000000 	andeq	r0, r0, #0	; 0x0
     c10:	b20c1423 	andlt	r1, ip, #587202560	; 0x23000000
     c14:	03000001 	movweq	r0, #1	; 0x1
     c18:	00410218 	subeq	r0, r1, r8, lsl r2
     c1c:	23020000 	movwcs	r0, #8192	; 0x2000
     c20:	00160c16 	andseq	r0, r6, r6, lsl ip
     c24:	19030000 	stmdbne	r3, {}
     c28:	00006902 	andeq	r6, r0, r2, lsl #18
     c2c:	18230200 	stmdane	r3!, {r9}
     c30:	0001bc0c 	andeq	fp, r1, ip, lsl #24
     c34:	021a0300 	andseq	r0, sl, #0	; 0x0
     c38:	00000041 	andeq	r0, r0, r1, asr #32
     c3c:	0c1a2302 	ldceq	3, cr2, [sl], {2}
     c40:	0000001c 	andeq	r0, r0, ip, lsl r0
     c44:	69021b03 	stmdbvs	r2, {r0, r1, r8, r9, fp, ip}
     c48:	02000000 	andeq	r0, r0, #0	; 0x0
     c4c:	c60c1c23 	strgt	r1, [ip], -r3, lsr #24
     c50:	03000001 	movweq	r0, #1	; 0x1
     c54:	0041021c 	subeq	r0, r1, ip, lsl r2
     c58:	23020000 	movwcs	r0, #8192	; 0x2000
     c5c:	000c0c1e 	andeq	r0, ip, lr, lsl ip
     c60:	1d030000 	stcne	0, cr0, [r3]
     c64:	00006902 	andeq	r6, r0, r2, lsl #18
     c68:	20230200 	eorcs	r0, r3, r0, lsl #4
     c6c:	0001d00c 	andeq	sp, r1, ip
     c70:	021e0300 	andseq	r0, lr, #0	; 0x0
     c74:	00000041 	andeq	r0, r0, r1, asr #32
     c78:	0b222302 	bleq	889888 <__Stack_Size+0x889488>
     c7c:	00544e43 	subseq	r4, r4, r3, asr #28
     c80:	69021f03 	stmdbvs	r2, {r0, r1, r8, r9, sl, fp, ip}
     c84:	02000000 	andeq	r0, r0, #0	; 0x0
     c88:	da0c2423 	ble	309d1c <__Stack_Size+0x30991c>
     c8c:	03000001 	movweq	r0, #1	; 0x1
     c90:	00410220 	subeq	r0, r1, r0, lsr #4
     c94:	23020000 	movwcs	r0, #8192	; 0x2000
     c98:	53500b26 	cmppl	r0, #38912	; 0x9800
     c9c:	21030043 	tstcs	r3, r3, asr #32
     ca0:	00006902 	andeq	r6, r0, r2, lsl #18
     ca4:	28230200 	stmdacs	r3!, {r9}
     ca8:	0000f10c 	andeq	pc, r0, ip, lsl #2
     cac:	02220300 	eoreq	r0, r2, #0	; 0x0
     cb0:	00000041 	andeq	r0, r0, r1, asr #32
     cb4:	0b2a2302 	bleq	a898c4 <__Stack_Size+0xa894c4>
     cb8:	00525241 	subseq	r5, r2, r1, asr #4
     cbc:	69022303 	stmdbvs	r2, {r0, r1, r8, r9, sp}
     cc0:	02000000 	andeq	r0, r0, #0	; 0x0
     cc4:	fc0c2c23 	stc2	12, cr2, [ip], {35}
     cc8:	03000000 	movweq	r0, #0	; 0x0
     ccc:	00410224 	subeq	r0, r1, r4, lsr #4
     cd0:	23020000 	movwcs	r0, #8192	; 0x2000
     cd4:	43520b2e 	cmpmi	r2, #47104	; 0xb800
     cd8:	25030052 	strcs	r0, [r3, #-82]
     cdc:	00006902 	andeq	r6, r0, r2, lsl #18
     ce0:	30230200 	eorcc	r0, r3, r0, lsl #4
     ce4:	0001070c 	andeq	r0, r1, ip, lsl #14
     ce8:	02260300 	eoreq	r0, r6, #0	; 0x0
     cec:	00000041 	andeq	r0, r0, r1, asr #32
     cf0:	0c322302 	ldceq	3, cr2, [r2], #-8
     cf4:	000000a4 	andeq	r0, r0, r4, lsr #1
     cf8:	69022703 	stmdbvs	r2, {r0, r1, r8, r9, sl, sp}
     cfc:	02000000 	andeq	r0, r0, #0	; 0x0
     d00:	120c3423 	andne	r3, ip, #587202560	; 0x23000000
     d04:	03000001 	movweq	r0, #1	; 0x1
     d08:	00410228 	subeq	r0, r1, r8, lsr #4
     d0c:	23020000 	movwcs	r0, #8192	; 0x2000
     d10:	00a90c36 	adceq	r0, r9, r6, lsr ip
     d14:	29030000 	stmdbcs	r3, {}
     d18:	00006902 	andeq	r6, r0, r2, lsl #18
     d1c:	38230200 	stmdacc	r3!, {r9}
     d20:	00011d0c 	andeq	r1, r1, ip, lsl #26
     d24:	022a0300 	eoreq	r0, sl, #0	; 0x0
     d28:	00000041 	andeq	r0, r0, r1, asr #32
     d2c:	0c3a2302 	ldceq	3, cr2, [sl], #-8
     d30:	000000ae 	andeq	r0, r0, lr, lsr #1
     d34:	69022b03 	stmdbvs	r2, {r0, r1, r8, r9, fp, sp}
     d38:	02000000 	andeq	r0, r0, #0	; 0x0
     d3c:	280c3c23 	stmdacs	ip, {r0, r1, r5, sl, fp, ip, sp}
     d40:	03000001 	movweq	r0, #1	; 0x1
     d44:	0041022c 	subeq	r0, r1, ip, lsr #4
     d48:	23020000 	movwcs	r0, #8192	; 0x2000
     d4c:	00b30c3e 	adcseq	r0, r3, lr, lsr ip
     d50:	2d030000 	stccs	0, cr0, [r3]
     d54:	00006902 	andeq	r6, r0, r2, lsl #18
     d58:	40230200 	eormi	r0, r3, r0, lsl #4
     d5c:	0001330c 	andeq	r3, r1, ip, lsl #6
     d60:	022e0300 	eoreq	r0, lr, #0	; 0x0
     d64:	00000041 	andeq	r0, r0, r1, asr #32
     d68:	0c422302 	mcrreq	3, 0, r2, r2, cr2
     d6c:	00000177 	andeq	r0, r0, r7, ror r1
     d70:	69022f03 	stmdbvs	r2, {r0, r1, r8, r9, sl, fp, sp}
     d74:	02000000 	andeq	r0, r0, #0	; 0x0
     d78:	3e0c4423 	cdpcc	4, 0, cr4, cr12, cr3, {1}
     d7c:	03000001 	movweq	r0, #1	; 0x1
     d80:	00410230 	subeq	r0, r1, r0, lsr r2
     d84:	23020000 	movwcs	r0, #8192	; 0x2000
     d88:	43440b46 	movtmi	r0, #19270	; 0x4b46
     d8c:	31030052 	qaddcc	r0, r2, r3
     d90:	00006902 	andeq	r6, r0, r2, lsl #18
     d94:	48230200 	stmdami	r3!, {r9}
     d98:	0001490c 	andeq	r4, r1, ip, lsl #18
     d9c:	02320300 	eorseq	r0, r2, #0	; 0x0
     da0:	00000041 	andeq	r0, r0, r1, asr #32
     da4:	0c4a2302 	mcrreq	3, 0, r2, sl, cr2
     da8:	00000011 	andeq	r0, r0, r1, lsl r0
     dac:	69023303 	stmdbvs	r2, {r0, r1, r8, r9, ip, sp}
     db0:	02000000 	andeq	r0, r0, #0	; 0x0
     db4:	540c4c23 	strpl	r4, [ip], #-3107
     db8:	03000001 	movweq	r0, #1	; 0x1
     dbc:	00410234 	subeq	r0, r1, r4, lsr r2
     dc0:	23020000 	movwcs	r0, #8192	; 0x2000
     dc4:	0105004e 	tsteq	r5, lr, asr #32
     dc8:	03b52304 	undefined instruction 0x03b52304
     dcc:	c3060000 	movwgt	r0, #24576	; 0x6000
     dd0:	01000007 	tsteq	r0, r7
     dd4:	0007e506 	andeq	lr, r7, r6, lsl #10
     dd8:	1b060200 	blne	1815e0 <__Stack_Size+0x1811e0>
     ddc:	03000009 	movweq	r0, #9	; 0x9
     de0:	08c40800 	stmiaeq	r4, {fp}^
     de4:	27040000 	strcs	r0, [r4, -r0]
     de8:	0000039a 	muleq	r0, sl, r3
     dec:	2e040105 	adfcss	f0, f4, f5
     df0:	000003fa 	strdeq	r0, [r0], -sl
     df4:	00089e06 	andeq	r9, r8, r6, lsl #28
     df8:	53060000 	movwpl	r0, #24576	; 0x6000
     dfc:	04000009 	streq	r0, [r0], #-9
     e00:	0008ac06 	andeq	sl, r8, r6, lsl #24
     e04:	90062800 	andls	r2, r6, r0, lsl #16
     e08:	c8000008 	stmdagt	r0, {r3}
     e0c:	07d40600 	ldrbeq	r0, [r4, r0, lsl #12]
     e10:	06140000 	ldreq	r0, [r4], -r0
     e14:	000008f7 	strdeq	r0, [r0], -r7
     e18:	096e0610 	stmdbeq	lr!, {r4, r9, sl}^
     e1c:	061c0000 	ldreq	r0, [ip], -r0
     e20:	00000757 	andeq	r0, r0, r7, asr r7
     e24:	42080018 	andmi	r0, r8, #24	; 0x18
     e28:	04000009 	streq	r0, [r0], #-9
     e2c:	0003c036 	andeq	ip, r3, r6, lsr r0
     e30:	04040d00 	streq	r0, [r4], #-3328
     e34:	0004383f 	andeq	r3, r4, pc, lsr r8
     e38:	07200e00 	streq	r0, [r0, -r0, lsl #28]!
     e3c:	40040000 	andmi	r0, r4, r0
     e40:	00000041 	andeq	r0, r0, r1, asr #32
     e44:	0e002302 	cdpeq	3, 0, cr2, cr0, cr2, {0}
     e48:	0000083b 	andeq	r0, r0, fp, lsr r8
     e4c:	03b54104 	undefined instruction 0x03b54104
     e50:	23020000 	movwcs	r0, #8192	; 0x2000
     e54:	08ba0e02 	ldmeq	sl!, {r1, r9, sl, fp}
     e58:	42040000 	andmi	r0, r4, #0	; 0x0
     e5c:	000003fa 	strdeq	r0, [r0], -sl
     e60:	00032302 	andeq	r2, r3, r2, lsl #6
     e64:	00080808 	andeq	r0, r8, r8, lsl #16
     e68:	05430400 	strbeq	r0, [r3, #-1024]
     e6c:	0d000004 	stceq	0, cr0, [r0, #-16]
     e70:	841b0504 	ldrhi	r0, [fp], #-1284
     e74:	0e000004 	cdpeq	0, 0, cr0, cr0, cr4, {0}
     e78:	00000865 	andeq	r0, r0, r5, ror #16
     e7c:	00531c05 	subseq	r1, r3, r5, lsl #24
     e80:	23020000 	movwcs	r0, #8192	; 0x2000
     e84:	08190e00 	ldmdaeq	r9, {r9, sl, fp}
     e88:	1d050000 	stcne	0, cr0, [r5]
     e8c:	00000053 	andeq	r0, r0, r3, asr r0
     e90:	0e012302 	cdpeq	3, 0, cr2, cr1, cr2, {0}
     e94:	00000875 	andeq	r0, r0, r5, ror r8
     e98:	00531e05 	subseq	r1, r3, r5, lsl #28
     e9c:	23020000 	movwcs	r0, #8192	; 0x2000
     ea0:	07290e02 	streq	r0, [r9, -r2, lsl #28]!
     ea4:	1f050000 	svcne	0x00050000
     ea8:	00000098 	muleq	r0, r8, r0
     eac:	00032302 	andeq	r2, r3, r2, lsl #6
     eb0:	0008e608 	andeq	lr, r8, r8, lsl #12
     eb4:	43200500 	teqmi	r0, #0	; 0x0
     eb8:	0f000004 	svceq	0x00000004
     ebc:	00084601 	andeq	r4, r8, r1, lsl #12
     ec0:	68d30100 	ldmvs	r3, {r8}^
     ec4:	98080033 	stmdals	r8, {r0, r1, r4, r5}
     ec8:	01080033 	tsteq	r8, r3, lsr r0
     ecc:	2c01105d 	stccs	0, cr1, [r1], {93}
     ed0:	01000009 	tsteq	r0, r9
     ed4:	339801ca 	orrscc	r0, r8, #-2147483598	; 0x80000032
     ed8:	33ac0800 	undefined instruction 0x33ac0800
     edc:	015e0800 	cmpeq	lr, r0, lsl #16
     ee0:	01110000 	tsteq	r1, r0
     ee4:	000007f5 	strdeq	r0, [r0], -r5
     ee8:	ac018f01 	stcge	15, cr8, [r1], {1}
     eec:	b4080033 	strlt	r0, [r8], #-51
     ef0:	89080034 	stmdbhi	r8, {r2, r4, r5}
     ef4:	de000001 	cdple	0, 0, cr0, cr0, cr1, {0}
     ef8:	12000004 	andne	r0, r0, #4	; 0x4
     efc:	00000908 	andeq	r0, r0, r8, lsl #18
     f00:	04389001 	ldrteq	r9, [r8], #-1
     f04:	91020000 	tstls	r2, r0
     f08:	01110064 	tsteq	r1, r4, rrx
     f0c:	00000793 	muleq	r0, r3, r7
     f10:	b4016a01 	strlt	r6, [r1], #-2561
     f14:	06080034 	undefined
     f18:	b4080035 	strlt	r0, [r8], #-53
     f1c:	06000001 	streq	r0, [r0], -r1
     f20:	12000005 	andne	r0, r0, #5	; 0x5
     f24:	00000852 	andeq	r0, r0, r2, asr r8
     f28:	04846b01 	streq	r6, [r4], #2817
     f2c:	91020000 	tstls	r2, r0
     f30:	0113006c 	tsteq	r3, ip, rrx
     f34:	000007ab 	andeq	r0, r0, fp, lsr #15
     f38:	08012701 	stmdaeq	r1, {r0, r8, r9, sl, sp}
     f3c:	8c080035 	stchi	0, cr0, [r8], {53}
     f40:	df080035 	svcle	0x00080035
     f44:	14000001 	strne	r0, [r0], #-1
     f48:	00000776 	andeq	r0, r0, r6, ror r7
     f4c:	00b82801 	adcseq	r2, r8, r1, lsl #16
     f50:	00000000 	andeq	r0, r0, r0
     f54:	000003a7 	andeq	r0, r0, r7, lsr #7
     f58:	02e50002 	rsceq	r0, r5, #2	; 0x2
     f5c:	01040000 	tsteq	r4, r0
     f60:	00000000 	andeq	r0, r0, r0
     f64:	000a7901 	andeq	r7, sl, r1, lsl #18
     f68:	00003f00 	andeq	r3, r0, r0, lsl #30
     f6c:	00358c00 	eorseq	r8, r5, r0, lsl #24
     f70:	0036e808 	eorseq	lr, r6, r8, lsl #16
     f74:	00043408 	andeq	r3, r4, r8, lsl #8
     f78:	05040200 	streq	r0, [r4, #-512]
     f7c:	00002f92 	muleq	r0, r2, pc
     f80:	35050202 	strcc	r0, [r5, #-514]
     f84:	02000000 	andeq	r0, r0, #0	; 0x0
     f88:	00e50601 	rsceq	r0, r5, r1, lsl #12
     f8c:	75030000 	strvc	r0, [r3]
     f90:	02003233 	andeq	r3, r0, #805306371	; 0x30000003
     f94:	00004527 	andeq	r4, r0, r7, lsr #10
     f98:	07040200 	streq	r0, [r4, -r0, lsl #4]
     f9c:	0000300c 	andeq	r3, r0, ip
     fa0:	36317503 	ldrtcc	r7, [r1], -r3, lsl #10
     fa4:	57280200 	strpl	r0, [r8, -r0, lsl #4]!
     fa8:	02000000 	andeq	r0, r0, #0	; 0x0
     fac:	01640702 	cmneq	r4, r2, lsl #14
     fb0:	75030000 	strvc	r0, [r3]
     fb4:	29020038 	stmdbcs	r2, {r3, r4, r5}
     fb8:	00000068 	andeq	r0, r0, r8, rrx
     fbc:	e3080102 	movw	r0, #33026	; 0x8102
     fc0:	04000000 	streq	r0, [r0]
     fc4:	00000045 	andeq	r0, r0, r5, asr #32
     fc8:	00005704 	andeq	r5, r0, r4, lsl #14
     fcc:	00680400 	rsbeq	r0, r8, r0, lsl #8
     fd0:	01050000 	tsteq	r5, r0
     fd4:	00933902 	addseq	r3, r3, r2, lsl #18
     fd8:	32060000 	andcc	r0, r6, #0	; 0x0
     fdc:	00000015 	andeq	r0, r0, r5, lsl r0
     fe0:	54455307 	strbpl	r5, [r5], #-775
     fe4:	05000100 	streq	r0, [r0, #-256]
     fe8:	a83b0201 	ldmdage	fp!, {r0, r9}
     fec:	06000000 	streq	r0, [r0], -r0
     ff0:	0000074f 	andeq	r0, r0, pc, asr #14
     ff4:	076f0600 	strbeq	r0, [pc, -r0, lsl #12]!
     ff8:	00010000 	andeq	r0, r1, r0
     ffc:	09070408 	stmdbeq	r7, {r3, sl}
    1000:	0239031c 	eorseq	r0, r9, #1879048192	; 0x70000000
    1004:	00000185 	andeq	r0, r0, r5, lsl #3
    1008:	0052530a 	subseq	r5, r2, sl, lsl #6
    100c:	74023a03 	strvc	r3, [r2], #-2563
    1010:	02000000 	andeq	r0, r0, #0	; 0x0
    1014:	870b0023 	strhi	r0, [fp, -r3, lsr #32]
    1018:	03000001 	movweq	r0, #1	; 0x1
    101c:	004c023b 	subeq	r0, ip, fp, lsr r2
    1020:	23020000 	movwcs	r0, #8192	; 0x2000
    1024:	52440a02 	subpl	r0, r4, #8192	; 0x2000
    1028:	023c0300 	eorseq	r0, ip, #0	; 0x0
    102c:	00000074 	andeq	r0, r0, r4, ror r0
    1030:	0b042302 	bleq	109c40 <__Stack_Size+0x109840>
    1034:	00000191 	muleq	r0, r1, r1
    1038:	4c023d03 	stcmi	13, cr3, [r2], {3}
    103c:	02000000 	andeq	r0, r0, #0	; 0x0
    1040:	420a0623 	andmi	r0, sl, #36700160	; 0x2300000
    1044:	03005252 	movweq	r5, #594	; 0x252
    1048:	0074023e 	rsbseq	r0, r4, lr, lsr r2
    104c:	23020000 	movwcs	r0, #8192	; 0x2000
    1050:	00840b08 	addeq	r0, r4, r8, lsl #22
    1054:	3f030000 	svccc	0x00030000
    1058:	00004c02 	andeq	r4, r0, r2, lsl #24
    105c:	0a230200 	beq	8c1864 <__Stack_Size+0x8c1464>
    1060:	3152430a 	cmpcc	r2, sl, lsl #6
    1064:	02400300 	subeq	r0, r0, #0	; 0x0
    1068:	00000074 	andeq	r0, r0, r4, ror r0
    106c:	0b0c2302 	bleq	309c7c <__Stack_Size+0x30987c>
    1070:	0000019b 	muleq	r0, fp, r1
    1074:	4c024103 	stfmis	f4, [r2], {3}
    1078:	02000000 	andeq	r0, r0, #0	; 0x0
    107c:	430a0e23 	movwmi	r0, #44579	; 0xae23
    1080:	03003252 	movweq	r3, #594	; 0x252
    1084:	00740242 	rsbseq	r0, r4, r2, asr #4
    1088:	23020000 	movwcs	r0, #8192	; 0x2000
    108c:	008e0b10 	addeq	r0, lr, r0, lsl fp
    1090:	43030000 	movwmi	r0, #12288	; 0x3000
    1094:	00004c02 	andeq	r4, r0, r2, lsl #24
    1098:	12230200 	eorne	r0, r3, #0	; 0x0
    109c:	3352430a 	cmpcc	r2, #671088640	; 0x28000000
    10a0:	02440300 	subeq	r0, r4, #0	; 0x0
    10a4:	00000074 	andeq	r0, r0, r4, ror r0
    10a8:	0b142302 	bleq	509cb8 <__Stack_Size+0x5098b8>
    10ac:	000001b2 	strheq	r0, [r0], -r2
    10b0:	4c024503 	cfstr32mi	mvfx4, [r2], {3}
    10b4:	02000000 	andeq	r0, r0, #0	; 0x0
    10b8:	e30b1623 	movw	r1, #46627	; 0xb623
    10bc:	03000009 	movweq	r0, #9	; 0x9
    10c0:	00740246 	rsbseq	r0, r4, r6, asr #4
    10c4:	23020000 	movwcs	r0, #8192	; 0x2000
    10c8:	01bc0b18 	undefined instruction 0x01bc0b18
    10cc:	47030000 	strmi	r0, [r3, -r0]
    10d0:	00004c02 	andeq	r4, r0, r2, lsl #24
    10d4:	1a230200 	bne	8c18dc <__Stack_Size+0x8c14dc>
    10d8:	04100c00 	ldreq	r0, [r0], #-3072
    10dc:	0001e21b 	andeq	lr, r1, fp, lsl r2
    10e0:	0a5b0d00 	beq	16c44e8 <__Stack_Size+0x16c40e8>
    10e4:	1c040000 	stcne	0, cr0, [r4], {0}
    10e8:	0000003a 	andeq	r0, r0, sl, lsr r0
    10ec:	0d002302 	stceq	3, cr2, [r0, #-8]
    10f0:	00000a02 	andeq	r0, r0, r2, lsl #20
    10f4:	004c1d04 	subeq	r1, ip, r4, lsl #26
    10f8:	23020000 	movwcs	r0, #8192	; 0x2000
    10fc:	0a6a0d04 	beq	1a84514 <__Stack_Size+0x1a84114>
    1100:	1e040000 	cdpne	0, 0, cr0, cr4, cr0, {0}
    1104:	0000004c 	andeq	r0, r0, ip, asr #32
    1108:	0d062302 	stceq	3, cr2, [r6, #-8]
    110c:	0000099a 	muleq	r0, sl, r9
    1110:	004c1f04 	subeq	r1, ip, r4, lsl #30
    1114:	23020000 	movwcs	r0, #8192	; 0x2000
    1118:	0a950d08 	beq	fe544540 <SCS_BASE+0x1e536540>
    111c:	20040000 	andcs	r0, r4, r0
    1120:	0000004c 	andeq	r0, r0, ip, asr #32
    1124:	0d0a2302 	stceq	3, cr2, [sl, #-8]
    1128:	000009e8 	andeq	r0, r0, r8, ror #19
    112c:	004c2104 	subeq	r2, ip, r4, lsl #2
    1130:	23020000 	movwcs	r0, #8192	; 0x2000
    1134:	a70e000c 	strge	r0, [lr, -ip]
    1138:	04000009 	streq	r0, [r0], #-9
    113c:	00018522 	andeq	r8, r1, r2, lsr #10
    1140:	3c010f00 	stccc	15, cr0, [r1], {0}
    1144:	0100000a 	tsteq	r0, sl
    1148:	00358c72 	eorseq	r8, r5, r2, ror ip
    114c:	0035c408 	eorseq	ip, r5, r8, lsl #8
    1150:	00020a08 	andeq	r0, r2, r8, lsl #20
    1154:	13011000 	movwne	r1, #4096	; 0x1000
    1158:	0100000a 	tsteq	r0, sl
    115c:	35c40163 	strbcc	r0, [r4, #355]
    1160:	35f00800 	ldrbcc	r0, [r0, #2048]!
    1164:	02290800 	eoreq	r0, r9, #0	; 0x0
    1168:	022a0000 	eoreq	r0, sl, #0	; 0x0
    116c:	bf110000 	svclt	0x00110000
    1170:	0100000a 	tsteq	r0, sl
    1174:	00003a62 	andeq	r3, r0, r2, ror #20
    1178:	00024800 	andeq	r4, r2, r0, lsl #16
    117c:	01100000 	tsteq	r0, r0
    1180:	00000993 	muleq	r0, r3, r9
    1184:	f0015e01 	undefined instruction 0xf0015e01
    1188:	06080035 	undefined
    118c:	66080036 	undefined
    1190:	53000002 	movwpl	r0, #2	; 0x2
    1194:	11000002 	tstne	r0, r2
    1198:	00000abf 	strheq	r0, [r0], -pc
    119c:	003a5d01 	eorseq	r5, sl, r1, lsl #26
    11a0:	02910000 	addseq	r0, r1, #0	; 0x0
    11a4:	10000000 	andne	r0, r0, r0
    11a8:	000a8a01 	andeq	r8, sl, r1, lsl #20
    11ac:	01580100 	cmpeq	r8, r0, lsl #2
    11b0:	08003608 	stmdaeq	r0, {r3, r9, sl, ip, sp}
    11b4:	08003628 	stmdaeq	r0, {r3, r5, r9, sl, ip, sp}
    11b8:	000002a4 	andeq	r0, r0, r4, lsr #5
    11bc:	0000027c 	andeq	r0, r0, ip, ror r2
    11c0:	000a4c11 	andeq	r4, sl, r1, lsl ip
    11c4:	5e570100 	rdfpls	f0, f7, f0
    11c8:	cf000000 	svcgt	0x00000000
    11cc:	00000002 	andeq	r0, r0, r2
    11d0:	097e0110 	ldmdbeq	lr!, {r4, r8}^
    11d4:	4f010000 	svcmi	0x00010000
    11d8:	00362801 	eorseq	r2, r6, r1, lsl #16
    11dc:	00364008 	eorseq	r4, r6, r8
    11e0:	0002ed08 	andeq	lr, r2, r8, lsl #26
    11e4:	0002bf00 	andeq	fp, r2, r0, lsl #30
    11e8:	0a551100 	beq	15455f0 <__Stack_Size+0x15451f0>
    11ec:	4e010000 	cdpmi	0, 0, cr0, cr1, cr0, {0}
    11f0:	000002bf 	strheq	r0, [r0], -pc
    11f4:	0000030c 	andeq	r0, r0, ip, lsl #6
    11f8:	6e656c12 	mcrvs	12, 3, r6, cr5, cr2, {0}
    11fc:	5e4e0100 	dvfple	f0, f6, f0
    1200:	2a000000 	bcs	1208 <__Stack_Size+0xe08>
    1204:	13000003 	movwne	r0, #3	; 0x3
    1208:	50010069 	andpl	r0, r1, r9, rrx
    120c:	000002c5 	andeq	r0, r0, r5, asr #5
    1210:	14005401 	strne	r5, [r0], #-1025
    1214:	00005e04 	andeq	r5, r0, r4, lsl #28
    1218:	05041500 	streq	r1, [r4, #-1280]
    121c:	00746e69 	rsbseq	r6, r4, r9, ror #28
    1220:	09b90110 	ldmibeq	r9!, {r4, r8}
    1224:	4a010000 	bmi	4122c <__Stack_Size+0x40e2c>
    1228:	00364001 	eorseq	r4, r6, r1
    122c:	00365a08 	eorseq	r5, r6, r8, lsl #20
    1230:	00034808 	andeq	r4, r3, r8, lsl #16
    1234:	0002f500 	andeq	pc, r2, r0, lsl #10
    1238:	0a551100 	beq	1545640 <__Stack_Size+0x1545240>
    123c:	49010000 	stmdbmi	r1, {}
    1240:	000002bf 	strheq	r0, [r0], -pc
    1244:	00000373 	andeq	r0, r0, r3, ror r3
    1248:	1a011000 	bne	45250 <__Stack_Size+0x44e50>
    124c:	0100000a 	tsteq	r0, sl
    1250:	365c011a 	undefined
    1254:	36e80800 	strbtcc	r0, [r8], r0, lsl #16
    1258:	03910800 	orrseq	r0, r1, #0	; 0x0
    125c:	033b0000 	teqeq	fp, #0	; 0x0
    1260:	37110000 	ldrcc	r0, [r1, -r0]
    1264:	0100000a 	tsteq	r0, sl
    1268:	00005e19 	andeq	r5, r0, r9, lsl lr
    126c:	0003bc00 	andeq	fp, r3, r0, lsl #24
    1270:	0a2e1100 	beq	b85678 <__Stack_Size+0xb85278>
    1274:	19010000 	stmdbne	r1, {}
    1278:	0000003a 	andeq	r0, r0, sl, lsr r0
    127c:	000003da 	ldrdeq	r0, [r0], -sl
    1280:	0009cf16 	andeq	ip, r9, r6, lsl pc
    1284:	e21c0100 	ands	r0, ip, #0	; 0x0
    1288:	02000001 	andeq	r0, r0, #1	; 0x1
    128c:	17006091 	undefined
    1290:	00000022 	andeq	r0, r0, r2, lsr #32
    1294:	006f0c01 	rsbeq	r0, pc, r1, lsl #24
    1298:	05010000 	streq	r0, [r1]
    129c:	00001003 	andeq	r1, r0, r3
    12a0:	09861720 	stmibeq	r6, {r5, r8, r9, sl, ip}
    12a4:	0c010000 	stceq	0, cr0, [r1], {0}
    12a8:	0000006f 	andeq	r0, r0, pc, rrx
    12ac:	14030501 	strne	r0, [r3], #-1281
    12b0:	18200000 	stmdane	r0!, {}
    12b4:	00000068 	andeq	r0, r0, r8, rrx
    12b8:	0000036f 	andeq	r0, r0, pc, ror #6
    12bc:	0000a819 	andeq	sl, r0, r9, lsl r8
    12c0:	17000e00 	strne	r0, [r0, -r0, lsl #28]
    12c4:	00000ab1 	strheq	r0, [r0], -r1
    12c8:	03810f01 	orreq	r0, r1, #4	; 0x4
    12cc:	05010000 	streq	r0, [r1]
    12d0:	00001803 	andeq	r1, r0, r3, lsl #16
    12d4:	035f0420 	cmpeq	pc, #536870912	; 0x20000000
    12d8:	c3170000 	tstgt	r7, #0	; 0x0
    12dc:	01000009 	tsteq	r0, r9
    12e0:	00007913 	andeq	r7, r0, r3, lsl r9
    12e4:	03050100 	movweq	r0, #20736	; 0x5100
    12e8:	2000000c 	andcs	r0, r0, ip
    12ec:	000aa017 	andeq	sl, sl, r7, lsl r0
    12f0:	6f120100 	svcvs	0x00120100
    12f4:	01000000 	tsteq	r0, r0
    12f8:	00080305 	andeq	r0, r8, r5, lsl #6
    12fc:	1a002000 	bne	9304 <__Stack_Size+0x8f04>
    1300:	02000004 	andeq	r0, r0, #4	; 0x4
    1304:	00043100 	andeq	r3, r4, r0, lsl #2
    1308:	00010400 	andeq	r0, r1, r0, lsl #8
    130c:	01000000 	tsteq	r0, r0
    1310:	00000b5c 	andeq	r0, r0, ip, asr fp
    1314:	0000003f 	andeq	r0, r0, pc, lsr r0
    1318:	080036e8 	stmdaeq	r0, {r3, r5, r6, r7, r9, sl, ip, sp}
    131c:	080038d0 	stmdaeq	r0, {r4, r6, r7, fp, ip, sp}
    1320:	0000050c 	andeq	r0, r0, ip, lsl #10
    1324:	92050402 	andls	r0, r5, #33554432	; 0x2000000
    1328:	0200002f 	andeq	r0, r0, #47	; 0x2f
    132c:	00350502 	eorseq	r0, r5, r2, lsl #10
    1330:	01020000 	tsteq	r2, r0
    1334:	0000e506 	andeq	lr, r0, r6, lsl #10
    1338:	33750300 	cmncc	r5, #0	; 0x0
    133c:	27020032 	smladxcs	r2, r2, r0, r0
    1340:	00000045 	andeq	r0, r0, r5, asr #32
    1344:	0c070402 	cfstrseq	mvf0, [r7], {2}
    1348:	03000030 	movweq	r0, #48	; 0x30
    134c:	00363175 	eorseq	r3, r6, r5, ror r1
    1350:	00572802 	subseq	r2, r7, r2, lsl #16
    1354:	02020000 	andeq	r0, r2, #0	; 0x0
    1358:	00016407 	andeq	r6, r1, r7, lsl #8
    135c:	38750300 	ldmdacc	r5!, {r8, r9}^
    1360:	68290200 	stmdavs	r9!, {r9}
    1364:	02000000 	andeq	r0, r0, #0	; 0x0
    1368:	00e30801 	rsceq	r0, r3, r1, lsl #16
    136c:	45040000 	strmi	r0, [r4]
    1370:	04000000 	streq	r0, [r0]
    1374:	00000057 	andeq	r0, r0, r7, asr r0
    1378:	39020105 	stmdbcc	r2, {r0, r2, r8}
    137c:	0000008e 	andeq	r0, r0, lr, lsl #1
    1380:	00153206 	andseq	r3, r5, r6, lsl #4
    1384:	53070000 	movwpl	r0, #28672	; 0x7000
    1388:	01005445 	tsteq	r0, r5, asr #8
    138c:	02010500 	andeq	r0, r1, #0	; 0x0
    1390:	0000a33b 	andeq	sl, r0, fp, lsr r3
    1394:	074f0600 	strbeq	r0, [pc, -r0, lsl #12]
    1398:	06000000 	streq	r0, [r0], -r0
    139c:	0000076f 	andeq	r0, r0, pc, ror #14
    13a0:	04080001 	streq	r0, [r8], #-1
    13a4:	031c0907 	tsteq	ip, #114688	; 0x1c000
    13a8:	0119014f 	tsteq	r9, pc, asr #2
    13ac:	430a0000 	movwmi	r0, #40960	; 0xa000
    13b0:	03004c52 	movweq	r4, #3154	; 0xc52
    13b4:	006f0150 	rsbeq	r0, pc, r0, asr r1
    13b8:	23020000 	movwcs	r0, #8192	; 0x2000
    13bc:	52430a00 	subpl	r0, r3, #0	; 0x0
    13c0:	51030048 	tstpl	r3, r8, asr #32
    13c4:	00006f01 	andeq	r6, r0, r1, lsl #30
    13c8:	04230200 	strteq	r0, [r3], #-512
    13cc:	5244490a 	subpl	r4, r4, #163840	; 0x28000
    13d0:	01520300 	cmpeq	r2, r0, lsl #6
    13d4:	0000006f 	andeq	r0, r0, pc, rrx
    13d8:	0a082302 	beq	209fe8 <__Stack_Size+0x209be8>
    13dc:	0052444f 	subseq	r4, r2, pc, asr #8
    13e0:	6f015303 	svcvs	0x00015303
    13e4:	02000000 	andeq	r0, r0, #0	; 0x0
    13e8:	a60b0c23 	strge	r0, [fp], -r3, lsr #24
    13ec:	03000007 	movweq	r0, #7	; 0x7
    13f0:	006f0154 	rsbeq	r0, pc, r4, asr r1
    13f4:	23020000 	movwcs	r0, #8192	; 0x2000
    13f8:	52420a10 	subpl	r0, r2, #65536	; 0x10000
    13fc:	55030052 	strpl	r0, [r3, #-82]
    1400:	00006f01 	andeq	r6, r0, r1, lsl #30
    1404:	14230200 	strtne	r0, [r3], #-512
    1408:	0009690b 	andeq	r6, r9, fp, lsl #18
    140c:	01560300 	cmpeq	r6, r0, lsl #6
    1410:	0000006f 	andeq	r0, r0, pc, rrx
    1414:	00182302 	andseq	r2, r8, r2, lsl #6
    1418:	39031c09 	stmdbcc	r3, {r0, r3, sl, fp, ip}
    141c:	0001f302 	andeq	pc, r1, r2, lsl #6
    1420:	52530a00 	subspl	r0, r3, #0	; 0x0
    1424:	023a0300 	eorseq	r0, sl, #0	; 0x0
    1428:	00000074 	andeq	r0, r0, r4, ror r0
    142c:	0b002302 	bleq	a03c <__Stack_Size+0x9c3c>
    1430:	00000187 	andeq	r0, r0, r7, lsl #3
    1434:	4c023b03 	stcmi	11, cr3, [r2], {3}
    1438:	02000000 	andeq	r0, r0, #0	; 0x0
    143c:	440a0223 	strmi	r0, [sl], #-547
    1440:	3c030052 	stccc	0, cr0, [r3], {82}
    1444:	00007402 	andeq	r7, r0, r2, lsl #8
    1448:	04230200 	strteq	r0, [r3], #-512
    144c:	0001910b 	andeq	r9, r1, fp, lsl #2
    1450:	023d0300 	eorseq	r0, sp, #0	; 0x0
    1454:	0000004c 	andeq	r0, r0, ip, asr #32
    1458:	0a062302 	beq	18a068 <__Stack_Size+0x189c68>
    145c:	00525242 	subseq	r5, r2, r2, asr #4
    1460:	74023e03 	strvc	r3, [r2], #-3587
    1464:	02000000 	andeq	r0, r0, #0	; 0x0
    1468:	840b0823 	strhi	r0, [fp], #-2083
    146c:	03000000 	movweq	r0, #0	; 0x0
    1470:	004c023f 	subeq	r0, ip, pc, lsr r2
    1474:	23020000 	movwcs	r0, #8192	; 0x2000
    1478:	52430a0a 	subpl	r0, r3, #40960	; 0xa000
    147c:	40030031 	andmi	r0, r3, r1, lsr r0
    1480:	00007402 	andeq	r7, r0, r2, lsl #8
    1484:	0c230200 	sfmeq	f0, 4, [r3]
    1488:	00019b0b 	andeq	r9, r1, fp, lsl #22
    148c:	02410300 	subeq	r0, r1, #0	; 0x0
    1490:	0000004c 	andeq	r0, r0, ip, asr #32
    1494:	0a0e2302 	beq	38a0a4 <__Stack_Size+0x389ca4>
    1498:	00325243 	eorseq	r5, r2, r3, asr #4
    149c:	74024203 	strvc	r4, [r2], #-515
    14a0:	02000000 	andeq	r0, r0, #0	; 0x0
    14a4:	8e0b1023 	cdphi	0, 0, cr1, cr11, cr3, {1}
    14a8:	03000000 	movweq	r0, #0	; 0x0
    14ac:	004c0243 	subeq	r0, ip, r3, asr #4
    14b0:	23020000 	movwcs	r0, #8192	; 0x2000
    14b4:	52430a12 	subpl	r0, r3, #73728	; 0x12000
    14b8:	44030033 	strmi	r0, [r3], #-51
    14bc:	00007402 	andeq	r7, r0, r2, lsl #8
    14c0:	14230200 	strtne	r0, [r3], #-512
    14c4:	0001b20b 	andeq	fp, r1, fp, lsl #4
    14c8:	02450300 	subeq	r0, r5, #0	; 0x0
    14cc:	0000004c 	andeq	r0, r0, ip, asr #32
    14d0:	0b162302 	bleq	58a0e0 <__Stack_Size+0x589ce0>
    14d4:	000009e3 	andeq	r0, r0, r3, ror #19
    14d8:	74024603 	strvc	r4, [r2], #-1539
    14dc:	02000000 	andeq	r0, r0, #0	; 0x0
    14e0:	bc0b1823 	stclt	8, cr1, [fp], {35}
    14e4:	03000001 	movweq	r0, #1	; 0x1
    14e8:	004c0247 	subeq	r0, ip, r7, asr #4
    14ec:	23020000 	movwcs	r0, #8192	; 0x2000
    14f0:	100c001a 	andne	r0, ip, sl, lsl r0
    14f4:	02501b04 	subseq	r1, r0, #4096	; 0x1000
    14f8:	5b0d0000 	blpl	341500 <__Stack_Size+0x341100>
    14fc:	0400000a 	streq	r0, [r0], #-10
    1500:	00003a1c 	andeq	r3, r0, ip, lsl sl
    1504:	00230200 	eoreq	r0, r3, r0, lsl #4
    1508:	000a020d 	andeq	r0, sl, sp, lsl #4
    150c:	4c1d0400 	cfldrsmi	mvf0, [sp], {0}
    1510:	02000000 	andeq	r0, r0, #0	; 0x0
    1514:	6a0d0423 	bvs	3425a8 <__Stack_Size+0x3421a8>
    1518:	0400000a 	streq	r0, [r0], #-10
    151c:	00004c1e 	andeq	r4, r0, lr, lsl ip
    1520:	06230200 	strteq	r0, [r3], -r0, lsl #4
    1524:	00099a0d 	andeq	r9, r9, sp, lsl #20
    1528:	4c1f0400 	cfldrsmi	mvf0, [pc], {0}
    152c:	02000000 	andeq	r0, r0, #0	; 0x0
    1530:	950d0823 	strls	r0, [sp, #-2083]
    1534:	0400000a 	streq	r0, [r0], #-10
    1538:	00004c20 	andeq	r4, r0, r0, lsr #24
    153c:	0a230200 	beq	8c1d44 <__Stack_Size+0x8c1944>
    1540:	0009e80d 	andeq	lr, r9, sp, lsl #16
    1544:	4c210400 	cfstrsmi	mvf0, [r1]
    1548:	02000000 	andeq	r0, r0, #0	; 0x0
    154c:	0e000c23 	cdpeq	12, 0, cr0, cr0, cr3, {1}
    1550:	000009a7 	andeq	r0, r0, r7, lsr #19
    1554:	01f32204 	mvnseq	r2, r4, lsl #4
    1558:	010f0000 	mrseq	r0, CPSR
    155c:	00000b34 	andeq	r0, r0, r4, lsr fp
    1560:	e801b801 	stmda	r1, {r0, fp, ip, sp, pc}
    1564:	48080036 	stmdami	r8, {r1, r2, r4, r5}
    1568:	f8080037 	undefined instruction 0xf8080037
    156c:	92000003 	andls	r0, r0, #3	; 0x3
    1570:	10000002 	andne	r0, r0, r2
    1574:	00000a2e 	andeq	r0, r0, lr, lsr #20
    1578:	003ab701 	eorseq	fp, sl, r1, lsl #14
    157c:	04230000 	strteq	r0, [r3]
    1580:	cf110000 	svcgt	0x00110000
    1584:	01000009 	tsteq	r0, r9
    1588:	000250ba 	strheq	r5, [r2], -sl
    158c:	60910200 	addsvs	r0, r1, r0, lsl #4
    1590:	06010f00 	streq	r0, [r1], -r0, lsl #30
    1594:	0100000b 	tsteq	r0, fp
    1598:	37480128 	strbcc	r0, [r8, -r8, lsr #2]
    159c:	37540800 	ldrbcc	r0, [r4, -r0, lsl #16]
    15a0:	04410800 	strbeq	r0, [r1], #-2048
    15a4:	02bb0000 	adcseq	r0, fp, #0	; 0x0
    15a8:	0f100000 	svceq	0x00100000
    15ac:	0100000b 	tsteq	r0, fp
    15b0:	00003a27 	andeq	r3, r0, r7, lsr #20
    15b4:	00046c00 	andeq	r6, r4, r0, lsl #24
    15b8:	01120000 	tsteq	r2, r0
    15bc:	00000ac5 	andeq	r0, r0, r5, asr #21
    15c0:	5401ac01 	strpl	sl, [r1], #-3073
    15c4:	8c080037 	stchi	0, cr0, [r8], {55}
    15c8:	7f080037 	svcvc	0x00080037
    15cc:	0f000004 	svceq	0x00000004
    15d0:	000af601 	andeq	pc, sl, r1, lsl #12
    15d4:	01640100 	cmneq	r4, r0, lsl #2
    15d8:	0800378c 	stmdaeq	r0, {r2, r3, r7, r8, r9, sl, ip, sp}
    15dc:	080037d0 	stmdaeq	r0, {r4, r6, r7, r8, r9, sl, ip, sp}
    15e0:	000004aa 	andeq	r0, r0, sl, lsr #9
    15e4:	000002f9 	strdeq	r0, [r0], -r9
    15e8:	00342110 	eorseq	r2, r4, r0, lsl r1
    15ec:	5e630100 	powpls	f0, f3, f0
    15f0:	c9000000 	stmdbgt	r0, {}
    15f4:	00000004 	andeq	r0, r0, r4
    15f8:	0ad6010f 	beq	ff581a3c <SCS_BASE+0x1f573a3c>
    15fc:	7a010000 	bvc	41604 <__Stack_Size+0x41204>
    1600:	0037d001 	eorseq	sp, r7, r1
    1604:	00384408 	eorseq	r4, r8, r8, lsl #8
    1608:	0004e708 	andeq	lr, r4, r8, lsl #14
    160c:	00034d00 	andeq	r4, r3, r0, lsl #26
    1610:	0b561000 	bleq	1585618 <__Stack_Size+0x1585218>
    1614:	79010000 	stmdbvc	r1, {}
    1618:	0000005e 	andeq	r0, r0, lr, asr r0
    161c:	00000512 	andeq	r0, r0, r2, lsl r5
    1620:	64646113 	strbtvs	r6, [r4], #-275
    1624:	5e790100 	rpwple	f0, f1, f0
    1628:	25000000 	strcs	r0, [r0]
    162c:	14000005 	strne	r0, [r0], #-5
    1630:	7c010069 	stcvc	0, cr0, [r1], {105}
    1634:	0000005e 	andeq	r0, r0, lr, asr r0
    1638:	00000538 	andeq	r0, r0, r8, lsr r5
    163c:	000afd15 	andeq	pc, sl, r5, lsl sp
    1640:	5e7c0100 	rpwple	f0, f4, f0
    1644:	4b000000 	blmi	164c <__Stack_Size+0x124c>
    1648:	00000005 	andeq	r0, r0, r5
    164c:	0b26010f 	bleq	981a90 <__Stack_Size+0x981690>
    1650:	30010000 	andcc	r0, r1, r0
    1654:	00384401 	eorseq	r4, r8, r1, lsl #8
    1658:	0038d008 	eorseq	sp, r8, r8
    165c:	00055e08 	andeq	r5, r5, r8, lsl #28
    1660:	0003b000 	andeq	fp, r3, r0
    1664:	0b561000 	bleq	158566c <__Stack_Size+0x158526c>
    1668:	2f010000 	svccs	0x00010000
    166c:	0000005e 	andeq	r0, r0, lr, asr r0
    1670:	00000589 	andeq	r0, r0, r9, lsl #11
    1674:	64646113 	strbtvs	r6, [r4], #-275
    1678:	5e2f0100 	sufple	f0, f7, f0
    167c:	a7000000 	strge	r0, [r0, -r0]
    1680:	10000005 	andne	r0, r0, r5
    1684:	00003421 	andeq	r3, r0, r1, lsr #8
    1688:	004c2f01 	subeq	r2, ip, r1, lsl #30
    168c:	05ba0000 	ldreq	r0, [sl]!
    1690:	69140000 	ldmdbvs	r4, {}
    1694:	4c310100 	ldfmis	f0, [r1]
    1698:	cd000000 	stcgt	0, cr0, [r0]
    169c:	15000005 	strne	r0, [r0, #-5]
    16a0:	00000afd 	strdeq	r0, [r0], -sp
    16a4:	004c3101 	subeq	r3, ip, r1, lsl #2
    16a8:	05f60000 	ldrbeq	r0, [r6]!
    16ac:	16000000 	strne	r0, [r0], -r0
    16b0:	00000068 	andeq	r0, r0, r8, rrx
    16b4:	000003c0 	andeq	r0, r0, r0, asr #7
    16b8:	0000a317 	andeq	sl, r0, r7, lsl r3
    16bc:	18000e00 	stmdane	r0, {r9, sl, fp}
    16c0:	000000c3 	andeq	r0, r0, r3, asr #1
    16c4:	03d21b01 	bicseq	r1, r2, #1024	; 0x400
    16c8:	05010000 	streq	r0, [r1]
    16cc:	00003003 	andeq	r3, r0, r3
    16d0:	03b00420 	movseq	r0, #536870912	; 0x20000000
    16d4:	5e160000 	wxorpl	wr0, wr6, wr0
    16d8:	e7000000 	str	r0, [r0, -r0]
    16dc:	17000003 	strne	r0, [r0, -r3]
    16e0:	000000a3 	andeq	r0, r0, r3, lsr #1
    16e4:	4718000e 	ldrmi	r0, [r8, -lr]
    16e8:	0100000b 	tsteq	r0, fp
    16ec:	0003d71c 	andeq	sp, r3, ip, lsl r7
    16f0:	03050100 	movweq	r0, #20736	; 0x5100
    16f4:	2000003f 	andcs	r0, r0, pc, lsr r0
    16f8:	000b1418 	andeq	r1, fp, r8, lsl r4
    16fc:	6f1f0100 	svcvs	0x001f0100
    1700:	01000000 	tsteq	r0, r0
    1704:	00280305 	eoreq	r0, r8, r5, lsl #6
    1708:	e4182000 	ldr	r2, [r8]
    170c:	0100000a 	tsteq	r0, sl
    1710:	00003a20 	andeq	r3, r0, r0, lsr #20
    1714:	03050100 	movweq	r0, #20736	; 0x5100
    1718:	2000002c 	andcs	r0, r0, ip, lsr #32
    171c:	00016500 	andeq	r6, r1, r0, lsl #10
    1720:	7a000200 	bvc	1f28 <__Stack_Size+0x1b28>
    1724:	04000005 	streq	r0, [r0], #-5
    1728:	00000001 	andeq	r0, r0, r1
    172c:	0bc50100 	bleq	ff141b34 <SCS_BASE+0x1f133b34>
    1730:	003f0000 	eorseq	r0, pc, r0
    1734:	38d00000 	ldmcc	r0, {}^
    1738:	39bc0800 	ldmibcc	ip!, {fp}
    173c:	060b0800 	streq	r0, [fp], -r0, lsl #16
    1740:	04020000 	streq	r0, [r2]
    1744:	002f9205 	eoreq	r9, pc, r5, lsl #4
    1748:	05020200 	streq	r0, [r2, #-512]
    174c:	00000035 	andeq	r0, r0, r5, lsr r0
    1750:	e5060102 	str	r0, [r6, #-258]
    1754:	02000000 	andeq	r0, r0, #0	; 0x0
    1758:	300c0704 	andcc	r0, ip, r4, lsl #14
    175c:	75030000 	strvc	r0, [r3]
    1760:	02003631 	andeq	r3, r0, #51380224	; 0x3100000
    1764:	00004c28 	andeq	r4, r0, r8, lsr #24
    1768:	07020200 	streq	r0, [r2, -r0, lsl #4]
    176c:	00000164 	andeq	r0, r0, r4, ror #2
    1770:	e3080102 	movw	r0, #33026	; 0x8102
    1774:	04000000 	streq	r0, [r0]
    1778:	01050704 	tsteq	r5, r4, lsl #14
    177c:	00000b6a 	andeq	r0, r0, sl, ror #22
    1780:	38d05a01 	ldmcc	r0, {r0, r9, fp, ip, lr}^
    1784:	38d20800 	ldmcc	r2, {fp}^
    1788:	5d010800 	stcpl	8, cr0, [r1]
    178c:	0b930106 	bleq	fe4c1bac <SCS_BASE+0x1e4b3bac>
    1790:	4c010000 	stcmi	0, cr0, [r1], {0}
    1794:	0038d401 	eorseq	sp, r8, r1, lsl #8
    1798:	00390408 	eorseq	r0, r9, r8, lsl #8
    179c:	00060908 	andeq	r0, r6, r8, lsl #18
    17a0:	00009800 	andeq	r9, r0, r0, lsl #16
    17a4:	0baf0700 	bleq	febc33ac <SCS_BASE+0x1ebb53ac>
    17a8:	4b010000 	blmi	417b0 <__Stack_Size+0x413b0>
    17ac:	00000041 	andeq	r0, r0, r1, asr #32
    17b0:	00000628 	andeq	r0, r0, r8, lsr #12
    17b4:	89010600 	stmdbhi	r1, {r9, sl}
    17b8:	0100000b 	tsteq	r0, fp
    17bc:	3904013e 	stmdbcc	r4, {r1, r2, r3, r4, r5, r8}
    17c0:	393c0800 	ldmdbcc	ip!, {fp}
    17c4:	063b0800 	ldrteq	r0, [fp], -r0, lsl #16
    17c8:	00c10000 	sbceq	r0, r1, r0
    17cc:	af070000 	svcge	0x00070000
    17d0:	0100000b 	tsteq	r0, fp
    17d4:	0000413d 	andeq	r4, r0, sp, lsr r1
    17d8:	00066600 	andeq	r6, r6, r0, lsl #12
    17dc:	01060000 	tsteq	r6, r0
    17e0:	00000b7b 	andeq	r0, r0, fp, ror fp
    17e4:	3c012f01 	stccc	15, cr2, [r1], {1}
    17e8:	70080039 	andvc	r0, r8, r9, lsr r0
    17ec:	84080039 	strhi	r0, [r8], #-57
    17f0:	f5000006 	undefined instruction 0xf5000006
    17f4:	07000000 	streq	r0, [r0, -r0]
    17f8:	00000baf 	andeq	r0, r0, pc, lsr #23
    17fc:	00412e01 	subeq	r2, r1, r1, lsl #28
    1800:	06a30000 	strteq	r0, [r3], r0
    1804:	76080000 	strvc	r0, [r8], -r0
    1808:	0100000b 	tsteq	r0, fp
    180c:	00004130 	andeq	r4, r0, r0, lsr r1
    1810:	01060000 	tsteq	r6, r0
    1814:	00000b9e 	muleq	r0, lr, fp
    1818:	70012001 	andvc	r2, r1, r1
    181c:	a0080039 	andge	r0, r8, r9, lsr r0
    1820:	cc080039 	stcgt	0, cr0, [r8], {57}
    1824:	2d000006 	stccs	0, cr0, [r0, #-24]
    1828:	07000001 	streq	r0, [r0, -r1]
    182c:	00000baf 	andeq	r0, r0, pc, lsr #23
    1830:	00411f01 	subeq	r1, r1, r1, lsl #30
    1834:	06eb0000 	strbteq	r0, [fp], r0
    1838:	76090000 	strvc	r0, [r9], -r0
    183c:	0100000b 	tsteq	r0, fp
    1840:	00004121 	andeq	r4, r0, r1, lsr #2
    1844:	00070900 	andeq	r0, r7, r0, lsl #18
    1848:	01060000 	tsteq	r6, r0
    184c:	00000bb5 	strheq	r0, [r0], -r5
    1850:	a0011501 	andge	r1, r1, r1, lsl #10
    1854:	bc080039 	stclt	0, cr0, [r8], {57}
    1858:	1c080039 	stcne	0, cr0, [r8], {57}
    185c:	56000007 	strpl	r0, [r0], -r7
    1860:	0a000001 	beq	186c <__Stack_Size+0x146c>
    1864:	00736f70 	rsbseq	r6, r3, r0, ror pc
    1868:	00411401 	subeq	r1, r1, r1, lsl #8
    186c:	07470000 	strbeq	r0, [r7, -r0]
    1870:	0b000000 	bleq	1878 <__Stack_Size+0x1478>
    1874:	00000bab 	andeq	r0, r0, fp, lsr #23
    1878:	00411101 	subeq	r1, r1, r1, lsl #2
    187c:	05010000 	streq	r0, [r1]
    1880:	00005003 	andeq	r5, r0, r3
    1884:	02ed0020 	rsceq	r0, sp, #32	; 0x20
    1888:	00020000 	andeq	r0, r2, r0
    188c:	00000624 	andeq	r0, r0, r4, lsr #12
    1890:	00000104 	andeq	r0, r0, r4, lsl #2
    1894:	dc010000 	stcle	0, cr0, [r1], {0}
    1898:	3f00000b 	svccc	0x0000000b
    189c:	bc000000 	stclt	0, cr0, [r0], {0}
    18a0:	cc080039 	stcgt	0, cr0, [r8], {57}
    18a4:	b908003a 	stmdblt	r8, {r1, r3, r4, r5}
    18a8:	02000006 	andeq	r0, r0, #6	; 0x6
    18ac:	2f920504 	svccs	0x00920504
    18b0:	02020000 	andeq	r0, r2, #0	; 0x0
    18b4:	00003505 	andeq	r3, r0, r5, lsl #10
    18b8:	06010200 	streq	r0, [r1], -r0, lsl #4
    18bc:	000000e5 	andeq	r0, r0, r5, ror #1
    18c0:	32337503 	eorscc	r7, r3, #12582912	; 0xc00000
    18c4:	45270200 	strmi	r0, [r7, #-512]!
    18c8:	02000000 	andeq	r0, r0, #0	; 0x0
    18cc:	300c0704 	andcc	r0, ip, r4, lsl #14
    18d0:	75030000 	strvc	r0, [r3]
    18d4:	02003631 	andeq	r3, r0, #51380224	; 0x3100000
    18d8:	00005728 	andeq	r5, r0, r8, lsr #14
    18dc:	07020200 	streq	r0, [r2, -r0, lsl #4]
    18e0:	00000164 	andeq	r0, r0, r4, ror #2
    18e4:	00387503 	eorseq	r7, r8, r3, lsl #10
    18e8:	00682902 	rsbeq	r2, r8, r2, lsl #18
    18ec:	01020000 	tsteq	r2, r0
    18f0:	0000e308 	andeq	lr, r0, r8, lsl #6
    18f4:	00450400 	subeq	r0, r5, r0, lsl #8
    18f8:	01050000 	tsteq	r5, r0
    18fc:	00893b02 	addeq	r3, r9, r2, lsl #22
    1900:	4f060000 	svcmi	0x00060000
    1904:	00000007 	andeq	r0, r0, r7
    1908:	00076f06 	andeq	r6, r7, r6, lsl #30
    190c:	07000100 	streq	r0, [r0, -r0, lsl #2]
    1910:	000008d6 	ldrdeq	r0, [r0], -r6
    1914:	00743b02 	rsbseq	r3, r4, r2, lsl #22
    1918:	50080000 	andpl	r0, r8, r0
    191c:	01b32503 	undefined instruction 0x01b32503
    1920:	53090000 	movwpl	r0, #36864	; 0x9000
    1924:	26030052 	undefined
    1928:	0000006f 	andeq	r0, r0, pc, rrx
    192c:	09002302 	stmdbeq	r0, {r1, r8, r9, sp}
    1930:	00315243 	eorseq	r5, r1, r3, asr #4
    1934:	006f2703 	rsbeq	r2, pc, r3, lsl #14
    1938:	23020000 	movwcs	r0, #8192	; 0x2000
    193c:	52430904 	subpl	r0, r3, #65536	; 0x10000
    1940:	28030032 	stmdacs	r3, {r1, r4, r5}
    1944:	0000006f 	andeq	r0, r0, pc, rrx
    1948:	0a082302 	beq	20a558 <__Stack_Size+0x20a158>
    194c:	00000ca3 	andeq	r0, r0, r3, lsr #25
    1950:	006f2903 	rsbeq	r2, pc, r3, lsl #18
    1954:	23020000 	movwcs	r0, #8192	; 0x2000
    1958:	0ca90a0c 	fstmiaseq	r9!, {s0-s11}
    195c:	2a030000 	bcs	c1964 <__Stack_Size+0xc1564>
    1960:	0000006f 	andeq	r0, r0, pc, rrx
    1964:	0a102302 	beq	40a574 <__Stack_Size+0x40a174>
    1968:	00000c4d 	andeq	r0, r0, sp, asr #24
    196c:	006f2b03 	rsbeq	r2, pc, r3, lsl #22
    1970:	23020000 	movwcs	r0, #8192	; 0x2000
    1974:	0c530a14 	fmrrseq	r0, r3, {s8, s9}
    1978:	2c030000 	stccs	0, cr0, [r3], {0}
    197c:	0000006f 	andeq	r0, r0, pc, rrx
    1980:	0a182302 	beq	60a590 <__Stack_Size+0x60a190>
    1984:	00000c59 	andeq	r0, r0, r9, asr ip
    1988:	006f2d03 	rsbeq	r2, pc, r3, lsl #26
    198c:	23020000 	movwcs	r0, #8192	; 0x2000
    1990:	0c5f0a1c 	fmrrseq	r0, pc, {s24, s25}
    1994:	2e030000 	cdpcs	0, 0, cr0, cr3, cr0, {0}
    1998:	0000006f 	andeq	r0, r0, pc, rrx
    199c:	09202302 	stmdbeq	r0!, {r1, r8, r9, sp}
    19a0:	00525448 	subseq	r5, r2, r8, asr #8
    19a4:	006f2f03 	rsbeq	r2, pc, r3, lsl #30
    19a8:	23020000 	movwcs	r0, #8192	; 0x2000
    19ac:	544c0924 	strbpl	r0, [ip], #-2340
    19b0:	30030052 	andcc	r0, r3, r2, asr r0
    19b4:	0000006f 	andeq	r0, r0, pc, rrx
    19b8:	0a282302 	beq	a0a5c8 <__Stack_Size+0xa0a1c8>
    19bc:	00000c7f 	andeq	r0, r0, pc, ror ip
    19c0:	006f3103 	rsbeq	r3, pc, r3, lsl #2
    19c4:	23020000 	movwcs	r0, #8192	; 0x2000
    19c8:	0c840a2c 	fstmiaseq	r4, {s0-s43}
    19cc:	32030000 	andcc	r0, r3, #0	; 0x0
    19d0:	0000006f 	andeq	r0, r0, pc, rrx
    19d4:	0a302302 	beq	c0a5e4 <__Stack_Size+0xc0a1e4>
    19d8:	00000c89 	andeq	r0, r0, r9, lsl #25
    19dc:	006f3303 	rsbeq	r3, pc, r3, lsl #6
    19e0:	23020000 	movwcs	r0, #8192	; 0x2000
    19e4:	0c220a34 	stceq	10, cr0, [r2], #-208
    19e8:	34030000 	strcc	r0, [r3]
    19ec:	0000006f 	andeq	r0, r0, pc, rrx
    19f0:	0a382302 	beq	e0a600 <__Stack_Size+0xe0a200>
    19f4:	00000c39 	andeq	r0, r0, r9, lsr ip
    19f8:	006f3503 	rsbeq	r3, pc, r3, lsl #10
    19fc:	23020000 	movwcs	r0, #8192	; 0x2000
    1a00:	0c3e0a3c 	ldceq	10, cr0, [lr], #-240
    1a04:	36030000 	strcc	r0, [r3], -r0
    1a08:	0000006f 	andeq	r0, r0, pc, rrx
    1a0c:	0a402302 	beq	100a61c <__Stack_Size+0x100a21c>
    1a10:	00000c43 	andeq	r0, r0, r3, asr #24
    1a14:	006f3703 	rsbeq	r3, pc, r3, lsl #14
    1a18:	23020000 	movwcs	r0, #8192	; 0x2000
    1a1c:	0c480a44 	mcrreq	10, 4, r0, r8, cr4
    1a20:	38030000 	stmdacc	r3, {}
    1a24:	0000006f 	andeq	r0, r0, pc, rrx
    1a28:	09482302 	stmdbeq	r8, {r1, r8, r9, sp}^
    1a2c:	03005244 	movweq	r5, #580	; 0x244
    1a30:	00006f39 	andeq	r6, r0, r9, lsr pc
    1a34:	4c230200 	sfmmi	f0, 4, [r3]
    1a38:	07040b00 	streq	r0, [r4, -r0, lsl #22]
    1a3c:	4f031c0c 	svcmi	0x00031c0c
    1a40:	00022901 	andeq	r2, r2, r1, lsl #18
    1a44:	52430d00 	subpl	r0, r3, #0	; 0x0
    1a48:	5003004c 	andpl	r0, r3, ip, asr #32
    1a4c:	00006f01 	andeq	r6, r0, r1, lsl #30
    1a50:	00230200 	eoreq	r0, r3, r0, lsl #4
    1a54:	4852430d 	ldmdami	r2, {r0, r2, r3, r8, r9, lr}^
    1a58:	01510300 	cmpeq	r1, r0, lsl #6
    1a5c:	0000006f 	andeq	r0, r0, pc, rrx
    1a60:	0d042302 	stceq	3, cr2, [r4, #-8]
    1a64:	00524449 	subseq	r4, r2, r9, asr #8
    1a68:	6f015203 	svcvs	0x00015203
    1a6c:	02000000 	andeq	r0, r0, #0	; 0x0
    1a70:	4f0d0823 	svcmi	0x000d0823
    1a74:	03005244 	movweq	r5, #580	; 0x244
    1a78:	006f0153 	rsbeq	r0, pc, r3, asr r1
    1a7c:	23020000 	movwcs	r0, #8192	; 0x2000
    1a80:	07a60e0c 	streq	r0, [r6, ip, lsl #28]!
    1a84:	54030000 	strpl	r0, [r3]
    1a88:	00006f01 	andeq	r6, r0, r1, lsl #30
    1a8c:	10230200 	eorne	r0, r3, r0, lsl #4
    1a90:	5252420d 	subspl	r4, r2, #-805306368	; 0xd0000000
    1a94:	01550300 	cmpeq	r5, r0, lsl #6
    1a98:	0000006f 	andeq	r0, r0, pc, rrx
    1a9c:	0e142302 	cdpeq	3, 1, cr2, cr4, cr2, {0}
    1aa0:	00000969 	andeq	r0, r0, r9, ror #18
    1aa4:	6f015603 	svcvs	0x00015603
    1aa8:	02000000 	andeq	r0, r0, #0	; 0x0
    1aac:	08001823 	stmdaeq	r0, {r0, r1, r5, fp, ip}
    1ab0:	861b0414 	undefined
    1ab4:	0a000002 	beq	1ac4 <__Stack_Size+0x16c4>
    1ab8:	00000c19 	andeq	r0, r0, r9, lsl ip
    1abc:	003a1c04 	eorseq	r1, sl, r4, lsl #24
    1ac0:	23020000 	movwcs	r0, #8192	; 0x2000
    1ac4:	0c080a00 	stceq	10, cr0, [r8], {0}
    1ac8:	1d040000 	stcne	0, cr0, [r4]
    1acc:	00000089 	andeq	r0, r0, r9, lsl #1
    1ad0:	0a042302 	beq	10a6e0 <__Stack_Size+0x10a2e0>
    1ad4:	00000bea 	andeq	r0, r0, sl, ror #23
    1ad8:	00891e04 	addeq	r1, r9, r4, lsl #28
    1adc:	23020000 	movwcs	r0, #8192	; 0x2000
    1ae0:	0c8e0a05 	fstmiaseq	lr, {s0-s4}
    1ae4:	1f040000 	svcne	0x00040000
    1ae8:	0000003a 	andeq	r0, r0, sl, lsr r0
    1aec:	0a082302 	beq	20a6fc <__Stack_Size+0x20a2fc>
    1af0:	00000cc9 	andeq	r0, r0, r9, asr #25
    1af4:	003a2004 	eorseq	r2, sl, r4
    1af8:	23020000 	movwcs	r0, #8192	; 0x2000
    1afc:	0caf0a0c 	fstmiaseq	pc!, {s0-s11}
    1b00:	21040000 	tstcs	r4, r0
    1b04:	0000005e 	andeq	r0, r0, lr, asr r0
    1b08:	00102302 	andseq	r2, r0, r2, lsl #6
    1b0c:	000c6f07 	andeq	r6, ip, r7, lsl #30
    1b10:	29220400 	stmdbcs	r2!, {sl}
    1b14:	0f000002 	svceq	0x00000002
    1b18:	000cc001 	andeq	ip, ip, r1
    1b1c:	bc630100 	stflte	f0, [r3]
    1b20:	3c080039 	stccc	0, cr0, [r8], {57}
    1b24:	5a08003a 	bpl	201c14 <__Stack_Size+0x201814>
    1b28:	b8000007 	stmdalt	r0, {r0, r1, r2}
    1b2c:	10000002 	andne	r0, r0, r2
    1b30:	00000c27 	andeq	r0, r0, r7, lsr #24
    1b34:	02866601 	addeq	r6, r6, #1048576	; 0x100000
    1b38:	91020000 	tstls	r2, r0
    1b3c:	01110064 	tsteq	r1, r4, rrx
    1b40:	00000c65 	andeq	r0, r0, r5, ror #24
    1b44:	4c010e01 	stcmi	14, cr0, [r1], {1}
    1b48:	3c000000 	stccc	0, cr0, [r0], {0}
    1b4c:	cc08003a 	stcgt	0, cr0, [r8], {58}
    1b50:	8508003a 	strhi	r0, [r8, #-58]
    1b54:	12000007 	andne	r0, r0, #7	; 0x7
    1b58:	00000c01 	andeq	r0, r0, r1, lsl #24
    1b5c:	005e0d01 	subseq	r0, lr, r1, lsl #26
    1b60:	07a40000 	streq	r0, [r4, r0]!
    1b64:	80130000 	andshi	r0, r3, r0
    1b68:	01000001 	tsteq	r0, r1
    1b6c:	00004c0f 	andeq	r4, r0, pc, lsl #24
    1b70:	0007d800 	andeq	sp, r7, r0, lsl #16
    1b74:	1b000000 	blne	1b7c <__Stack_Size+0x177c>
    1b78:	0200000b 	andeq	r0, r0, #11	; 0xb
    1b7c:	00073200 	andeq	r3, r7, r0, lsl #4
    1b80:	00010400 	andeq	r0, r1, r0, lsl #8
    1b84:	01000000 	tsteq	r0, r0
    1b88:	00000d4f 	andeq	r0, r0, pc, asr #26
    1b8c:	0000003f 	andeq	r0, r0, pc, lsr r0
    1b90:	08003acc 	stmdaeq	r0, {r2, r3, r6, r7, r9, fp, ip, sp}
    1b94:	08003e60 	stmdaeq	r0, {r5, r6, r9, sl, fp, ip, sp}
    1b98:	00000775 	andeq	r0, r0, r5, ror r7
    1b9c:	92050402 	andls	r0, r5, #33554432	; 0x2000000
    1ba0:	0200002f 	andeq	r0, r0, #47	; 0x2f
    1ba4:	00350502 	eorseq	r0, r5, r2, lsl #10
    1ba8:	01020000 	tsteq	r2, r0
    1bac:	0000e506 	andeq	lr, r0, r6, lsl #10
    1bb0:	33750300 	cmncc	r5, #0	; 0x0
    1bb4:	27020032 	smladxcs	r2, r2, r0, r0
    1bb8:	00000045 	andeq	r0, r0, r5, asr #32
    1bbc:	0c070402 	cfstrseq	mvf0, [r7], {2}
    1bc0:	03000030 	movweq	r0, #48	; 0x30
    1bc4:	00363175 	eorseq	r3, r6, r5, ror r1
    1bc8:	00572802 	subseq	r2, r7, r2, lsl #16
    1bcc:	02020000 	andeq	r0, r2, #0	; 0x0
    1bd0:	00016407 	andeq	r6, r1, r7, lsl #8
    1bd4:	38750300 	ldmdacc	r5!, {r8, r9}^
    1bd8:	68290200 	stmdavs	r9!, {r9}
    1bdc:	02000000 	andeq	r0, r0, #0	; 0x0
    1be0:	00e30801 	rsceq	r0, r3, r1, lsl #16
    1be4:	45040000 	strmi	r0, [r4]
    1be8:	05000000 	streq	r0, [r0]
    1bec:	89390201 	ldmdbhi	r9!, {r0, r9}
    1bf0:	06000000 	streq	r0, [r0], -r0
    1bf4:	00001532 	andeq	r1, r0, r2, lsr r5
    1bf8:	45530700 	ldrbmi	r0, [r3, #-1792]
    1bfc:	00010054 	andeq	r0, r1, r4, asr r0
    1c00:	001e7708 	andseq	r7, lr, r8, lsl #14
    1c04:	74390200 	ldrtvc	r0, [r9], #-512
    1c08:	08000000 	stmdaeq	r0, {}
    1c0c:	00001c71 	andeq	r1, r0, r1, ror ip
    1c10:	00743902 	rsbseq	r3, r4, r2, lsl #18
    1c14:	01050000 	tsteq	r5, r0
    1c18:	00b43b02 	adcseq	r3, r4, r2, lsl #22
    1c1c:	4f060000 	svcmi	0x00060000
    1c20:	00000007 	andeq	r0, r0, r7
    1c24:	00076f06 	andeq	r6, r7, r6, lsl #30
    1c28:	08000100 	stmdaeq	r0, {r8}
    1c2c:	000008d6 	ldrdeq	r0, [r0], -r6
    1c30:	009f3b02 	addseq	r3, pc, r2, lsl #22
    1c34:	50090000 	andpl	r0, r9, r0
    1c38:	01de2503 	bicseq	r2, lr, r3, lsl #10
    1c3c:	530a0000 	movwpl	r0, #40960	; 0xa000
    1c40:	26030052 	undefined
    1c44:	0000006f 	andeq	r0, r0, pc, rrx
    1c48:	0a002302 	beq	a858 <__Stack_Size+0xa458>
    1c4c:	00315243 	eorseq	r5, r1, r3, asr #4
    1c50:	006f2703 	rsbeq	r2, pc, r3, lsl #14
    1c54:	23020000 	movwcs	r0, #8192	; 0x2000
    1c58:	52430a04 	subpl	r0, r3, #16384	; 0x4000
    1c5c:	28030032 	stmdacs	r3, {r1, r4, r5}
    1c60:	0000006f 	andeq	r0, r0, pc, rrx
    1c64:	0b082302 	bleq	20a874 <__Stack_Size+0x20a474>
    1c68:	00000ca3 	andeq	r0, r0, r3, lsr #25
    1c6c:	006f2903 	rsbeq	r2, pc, r3, lsl #18
    1c70:	23020000 	movwcs	r0, #8192	; 0x2000
    1c74:	0ca90b0c 	vstmiaeq	r9!, {d0-d5}
    1c78:	2a030000 	bcs	c1c80 <__Stack_Size+0xc1880>
    1c7c:	0000006f 	andeq	r0, r0, pc, rrx
    1c80:	0b102302 	bleq	40a890 <__Stack_Size+0x40a490>
    1c84:	00000c4d 	andeq	r0, r0, sp, asr #24
    1c88:	006f2b03 	rsbeq	r2, pc, r3, lsl #22
    1c8c:	23020000 	movwcs	r0, #8192	; 0x2000
    1c90:	0c530b14 	vmoveq	r0, r3, d4
    1c94:	2c030000 	stccs	0, cr0, [r3], {0}
    1c98:	0000006f 	andeq	r0, r0, pc, rrx
    1c9c:	0b182302 	bleq	60a8ac <__Stack_Size+0x60a4ac>
    1ca0:	00000c59 	andeq	r0, r0, r9, asr ip
    1ca4:	006f2d03 	rsbeq	r2, pc, r3, lsl #26
    1ca8:	23020000 	movwcs	r0, #8192	; 0x2000
    1cac:	0c5f0b1c 	vmoveq	r0, pc, d12
    1cb0:	2e030000 	cdpcs	0, 0, cr0, cr3, cr0, {0}
    1cb4:	0000006f 	andeq	r0, r0, pc, rrx
    1cb8:	0a202302 	beq	80a8c8 <__Stack_Size+0x80a4c8>
    1cbc:	00525448 	subseq	r5, r2, r8, asr #8
    1cc0:	006f2f03 	rsbeq	r2, pc, r3, lsl #30
    1cc4:	23020000 	movwcs	r0, #8192	; 0x2000
    1cc8:	544c0a24 	strbpl	r0, [ip], #-2596
    1ccc:	30030052 	andcc	r0, r3, r2, asr r0
    1cd0:	0000006f 	andeq	r0, r0, pc, rrx
    1cd4:	0b282302 	bleq	a0a8e4 <__Stack_Size+0xa0a4e4>
    1cd8:	00000c7f 	andeq	r0, r0, pc, ror ip
    1cdc:	006f3103 	rsbeq	r3, pc, r3, lsl #2
    1ce0:	23020000 	movwcs	r0, #8192	; 0x2000
    1ce4:	0c840b2c 	vstmiaeq	r4, {d0-d21}
    1ce8:	32030000 	andcc	r0, r3, #0	; 0x0
    1cec:	0000006f 	andeq	r0, r0, pc, rrx
    1cf0:	0b302302 	bleq	c0a900 <__Stack_Size+0xc0a500>
    1cf4:	00000c89 	andeq	r0, r0, r9, lsl #25
    1cf8:	006f3303 	rsbeq	r3, pc, r3, lsl #6
    1cfc:	23020000 	movwcs	r0, #8192	; 0x2000
    1d00:	0c220b34 	stceq	11, cr0, [r2], #-208
    1d04:	34030000 	strcc	r0, [r3]
    1d08:	0000006f 	andeq	r0, r0, pc, rrx
    1d0c:	0b382302 	bleq	e0a91c <__Stack_Size+0xe0a51c>
    1d10:	00000c39 	andeq	r0, r0, r9, lsr ip
    1d14:	006f3503 	rsbeq	r3, pc, r3, lsl #10
    1d18:	23020000 	movwcs	r0, #8192	; 0x2000
    1d1c:	0c3e0b3c 	ldceq	11, cr0, [lr], #-240
    1d20:	36030000 	strcc	r0, [r3], -r0
    1d24:	0000006f 	andeq	r0, r0, pc, rrx
    1d28:	0b402302 	bleq	100a938 <__Stack_Size+0x100a538>
    1d2c:	00000c43 	andeq	r0, r0, r3, asr #24
    1d30:	006f3703 	rsbeq	r3, pc, r3, lsl #14
    1d34:	23020000 	movwcs	r0, #8192	; 0x2000
    1d38:	0c480b44 	mcrreq	11, 4, r0, r8, cr4
    1d3c:	38030000 	stmdacc	r3, {}
    1d40:	0000006f 	andeq	r0, r0, pc, rrx
    1d44:	0a482302 	beq	120a954 <__Stack_Size+0x120a554>
    1d48:	03005244 	movweq	r5, #580	; 0x244
    1d4c:	00006f39 	andeq	r6, r0, r9, lsr pc
    1d50:	4c230200 	sfmmi	f0, 4, [r3]
    1d54:	10f80800 	rscsne	r0, r8, r0, lsl #16
    1d58:	3a030000 	bcc	c1d60 <__Stack_Size+0xc1960>
    1d5c:	000000bf 	strheq	r0, [r0], -pc
    1d60:	0907040c 	stmdbeq	r7, {r2, r3, sl}
    1d64:	491b0414 	ldmdbmi	fp, {r2, r4, sl}
    1d68:	0b000002 	bleq	1d78 <__Stack_Size+0x1978>
    1d6c:	00000c19 	andeq	r0, r0, r9, lsl ip
    1d70:	003a1c04 	eorseq	r1, sl, r4, lsl #24
    1d74:	23020000 	movwcs	r0, #8192	; 0x2000
    1d78:	0c080b00 	stceq	11, cr0, [r8], {0}
    1d7c:	1d040000 	stcne	0, cr0, [r4]
    1d80:	000000b4 	strheq	r0, [r0], -r4
    1d84:	0b042302 	bleq	10a994 <__Stack_Size+0x10a594>
    1d88:	00000bea 	andeq	r0, r0, sl, ror #23
    1d8c:	00b41e04 	adcseq	r1, r4, r4, lsl #28
    1d90:	23020000 	movwcs	r0, #8192	; 0x2000
    1d94:	0c8e0b05 	fstmiaxeq	lr, {d0-d1}
    1d98:	1f040000 	svcne	0x00040000
    1d9c:	0000003a 	andeq	r0, r0, sl, lsr r0
    1da0:	0b082302 	bleq	20a9b0 <__Stack_Size+0x20a5b0>
    1da4:	00000cc9 	andeq	r0, r0, r9, asr #25
    1da8:	003a2004 	eorseq	r2, sl, r4
    1dac:	23020000 	movwcs	r0, #8192	; 0x2000
    1db0:	0caf0b0c 	vstmiaeq	pc!, {d0-d5}
    1db4:	21040000 	tstcs	r4, r0
    1db8:	0000005e 	andeq	r0, r0, lr, asr r0
    1dbc:	00102302 	andseq	r2, r0, r2, lsl #6
    1dc0:	000c6f08 	andeq	r6, ip, r8, lsl #30
    1dc4:	ec220400 	cfstrs	mvf0, [r2]
    1dc8:	0d000001 	stceq	0, cr0, [r0, #-4]
    1dcc:	00110401 	andseq	r0, r1, r1, lsl #8
    1dd0:	01af0100 	undefined instruction 0x01af0100
    1dd4:	08003acc 	stmdaeq	r0, {r2, r3, r6, r7, r9, fp, ip, sp}
    1dd8:	08003b14 	stmdaeq	r0, {r2, r4, r8, r9, fp, ip, sp}
    1ddc:	02a05d01 	adceq	r5, r0, #64	; 0x40
    1de0:	d70e0000 	strle	r0, [lr, -r0]
    1de4:	0100000c 	tsteq	r0, ip
    1de8:	0002a0ae 	andeq	sl, r2, lr, lsr #1
    1dec:	0e500100 	rdfeqs	f0, f0, f0
    1df0:	000010e2 	andeq	r1, r0, r2, ror #1
    1df4:	02a6ae01 	adceq	sl, r6, #16	; 0x10
    1df8:	51010000 	tstpl	r1, r0
    1dfc:	000cdc0f 	andeq	sp, ip, pc, lsl #24
    1e00:	3ab00100 	bcc	fec02208 <SCS_BASE+0x1ebf4208>
    1e04:	f6000000 	undefined instruction 0xf6000000
    1e08:	10000007 	andne	r0, r0, r7
    1e0c:	00000fa4 	andeq	r0, r0, r4, lsr #31
    1e10:	005eb101 	subseq	fp, lr, r1, lsl #2
    1e14:	11000000 	tstne	r0, r0
    1e18:	0001de04 	andeq	sp, r1, r4, lsl #28
    1e1c:	49041100 	stmdbmi	r4, {r8, ip}
    1e20:	0d000002 	stceq	0, cr0, [r0, #-8]
    1e24:	00104e01 	andseq	r4, r0, r1, lsl #28
    1e28:	01ec0100 	mvneq	r0, r0, lsl #2
    1e2c:	08003b14 	stmdaeq	r0, {r2, r4, r8, r9, fp, ip, sp}
    1e30:	08003b26 	stmdaeq	r0, {r1, r2, r5, r8, r9, fp, ip, sp}
    1e34:	02d15d01 	sbcseq	r5, r1, #64	; 0x40
    1e38:	e20e0000 	and	r0, lr, #0	; 0x0
    1e3c:	01000010 	tsteq	r0, r0, lsl r0
    1e40:	0002a6eb 	andeq	sl, r2, fp, ror #13
    1e44:	00500100 	subseq	r0, r0, r0, lsl #2
    1e48:	0d780112 	ldfeqe	f0, [r8, #-72]!
    1e4c:	0b010000 	bleq	41e54 <__Stack_Size+0x41a54>
    1e50:	3b280101 	blcc	a0225c <__Stack_Size+0xa01e5c>
    1e54:	3b3c0800 	blcc	f03e5c <__Stack_Size+0xf03a5c>
    1e58:	5d010800 	stcpl	8, cr0, [r1]
    1e5c:	00000306 	andeq	r0, r0, r6, lsl #6
    1e60:	000cd713 	andeq	sp, ip, r3, lsl r7
    1e64:	010a0100 	tsteq	sl, r0, lsl #2
    1e68:	000002a0 	andeq	r0, r0, r0, lsr #5
    1e6c:	e0135001 	ands	r5, r3, r1
    1e70:	0100000d 	tsteq	r0, sp
    1e74:	00b4010a 	adcseq	r0, r4, sl, lsl #2
    1e78:	51010000 	tstpl	r1, r0
    1e7c:	27011200 	strcs	r1, [r1, -r0, lsl #4]
    1e80:	01000011 	tsteq	r0, r1, lsl r0
    1e84:	3c010127 	stfccs	f0, [r1], {39}
    1e88:	5008003b 	andpl	r0, r8, fp, lsr r0
    1e8c:	0108003b 	tsteq	r8, fp, lsr r0
    1e90:	00033b5d 	andeq	r3, r3, sp, asr fp
    1e94:	0cd71300 	ldcleq	3, cr1, [r7], {0}
    1e98:	26010000 	strcs	r0, [r1], -r0
    1e9c:	0002a001 	andeq	sl, r2, r1
    1ea0:	13500100 	cmpne	r0, #0	; 0x0
    1ea4:	00000de0 	andeq	r0, r0, r0, ror #27
    1ea8:	b4012601 	strlt	r2, [r1], #-1537
    1eac:	01000000 	tsteq	r0, r0
    1eb0:	01120051 	tsteq	r2, r1, asr r0
    1eb4:	00000cfa 	strdeq	r0, [r0], -sl
    1eb8:	01014801 	tsteq	r1, r1, lsl #16
    1ebc:	08003b50 	stmdaeq	r0, {r4, r6, r8, r9, fp, ip, sp}
    1ec0:	08003b66 	stmdaeq	r0, {r1, r2, r5, r6, r8, r9, fp, ip, sp}
    1ec4:	038e5d01 	orreq	r5, lr, #64	; 0x40
    1ec8:	d7130000 	ldrle	r0, [r3, -r0]
    1ecc:	0100000c 	tsteq	r0, ip
    1ed0:	02a00147 	adceq	r0, r0, #-1073741807	; 0xc0000011
    1ed4:	50010000 	andpl	r0, r1, r0
    1ed8:	000e7914 	andeq	r7, lr, r4, lsl r9
    1edc:	01470100 	cmpeq	r7, r0, lsl #2
    1ee0:	0000004c 	andeq	r0, r0, ip, asr #32
    1ee4:	0000082a 	andeq	r0, r0, sl, lsr #16
    1ee8:	000de013 	andeq	lr, sp, r3, lsl r0
    1eec:	01470100 	cmpeq	r7, r0, lsl #2
    1ef0:	000000b4 	strheq	r0, [r0], -r4
    1ef4:	f1155201 	undefined instruction 0xf1155201
    1ef8:	01000010 	tsteq	r0, r0, lsl r0
    1efc:	005e0149 	subseq	r0, lr, r9, asr #2
    1f00:	51010000 	tstpl	r1, r0
    1f04:	cd011200 	sfmgt	f1, 4, [r1]
    1f08:	01000010 	tsteq	r0, r0, lsl r0
    1f0c:	68010167 	stmdavs	r1, {r0, r1, r2, r5, r6, r8}
    1f10:	7208003b 	andvc	r0, r8, #59	; 0x3b
    1f14:	0108003b 	tsteq	r8, fp, lsr r0
    1f18:	0003b55d 	andeq	fp, r3, sp, asr r5
    1f1c:	0cd71300 	ldcleq	3, cr1, [r7], {0}
    1f20:	66010000 	strvs	r0, [r1], -r0
    1f24:	0002a001 	andeq	sl, r2, r1
    1f28:	00500100 	subseq	r0, r0, r0, lsl #2
    1f2c:	0db90116 	ldfeqs	f0, [r9, #88]!
    1f30:	77010000 	strvc	r0, [r1, -r0]
    1f34:	00890101 	addeq	r0, r9, r1, lsl #2
    1f38:	3b740000 	blcc	1d01f40 <__Stack_Size+0x1d01b40>
    1f3c:	3b7e0800 	blcc	1f83f44 <__Stack_Size+0x1f83b44>
    1f40:	5d010800 	stcpl	8, cr0, [r1]
    1f44:	000003ee 	andeq	r0, r0, lr, ror #7
    1f48:	000cd714 	andeq	sp, ip, r4, lsl r7
    1f4c:	01760100 	cmneq	r6, r0, lsl #2
    1f50:	000002a0 	andeq	r0, r0, r0, lsr #5
    1f54:	0000083d 	andeq	r0, r0, sp, lsr r8
    1f58:	000fcd17 	andeq	ip, pc, r7, lsl sp
    1f5c:	01780100 	cmneq	r8, r0, lsl #2
    1f60:	00000089 	andeq	r0, r0, r9, lsl #1
    1f64:	8f011200 	svchi	0x00011200
    1f68:	0100000f 	tsteq	r0, pc
    1f6c:	80010195 	mulhi	r1, r5, r1
    1f70:	8a08003b 	bhi	202064 <__Stack_Size+0x201c64>
    1f74:	0108003b 	tsteq	r8, fp, lsr r0
    1f78:	0004155d 	andeq	r1, r4, sp, asr r5
    1f7c:	0cd71300 	ldcleq	3, cr1, [r7], {0}
    1f80:	94010000 	strls	r0, [r1]
    1f84:	0002a001 	andeq	sl, r2, r1
    1f88:	00500100 	subseq	r0, r0, r0, lsl #2
    1f8c:	0fb40116 	svceq	0x00b40116
    1f90:	a5010000 	strge	r0, [r1]
    1f94:	00890101 	addeq	r0, r9, r1, lsl #2
    1f98:	3b8c0000 	blcc	fe301fa0 <SCS_BASE+0x1e2f3fa0>
    1f9c:	3b960800 	blcc	fe583fa4 <SCS_BASE+0x1e575fa4>
    1fa0:	5d010800 	stcpl	8, cr0, [r1]
    1fa4:	0000044e 	andeq	r0, r0, lr, asr #8
    1fa8:	000cd714 	andeq	sp, ip, r4, lsl r7
    1fac:	01a40100 	undefined instruction 0x01a40100
    1fb0:	000002a0 	andeq	r0, r0, r0, lsr #5
    1fb4:	00000850 	andeq	r0, r0, r0, asr r8
    1fb8:	000fcd17 	andeq	ip, pc, r7, lsl sp
    1fbc:	01a60100 	undefined instruction 0x01a60100
    1fc0:	00000089 	andeq	r0, r0, r9, lsl #1
    1fc4:	d7011200 	strle	r1, [r1, -r0, lsl #4]
    1fc8:	0100000f 	tsteq	r0, pc
    1fcc:	980101c5 	stmdals	r1, {r0, r2, r6, r7, r8}
    1fd0:	ac08003b 	stcge	0, cr0, [r8], {59}
    1fd4:	0108003b 	tsteq	r8, fp, lsr r0
    1fd8:	0004835d 	andeq	r8, r4, sp, asr r3
    1fdc:	0cd71300 	ldcleq	3, cr1, [r7], {0}
    1fe0:	c4010000 	strgt	r0, [r1]
    1fe4:	0002a001 	andeq	sl, r2, r1
    1fe8:	13500100 	cmpne	r0, #0	; 0x0
    1fec:	00000de0 	andeq	r0, r0, r0, ror #27
    1ff0:	b401c401 	strlt	ip, [r1], #-1025
    1ff4:	01000000 	tsteq	r0, r0
    1ff8:	01160051 	tsteq	r6, r1, asr r0
    1ffc:	00000ebc 	strheq	r0, [r0], -ip
    2000:	0101e001 	tsteq	r1, r1
    2004:	00000089 	andeq	r0, r0, r9, lsl #1
    2008:	08003bac 	stmdaeq	r0, {r2, r3, r5, r7, r8, r9, fp, ip, sp}
    200c:	08003bb6 	stmdaeq	r0, {r1, r2, r4, r5, r7, r8, r9, fp, ip, sp}
    2010:	04bc5d01 	ldrteq	r5, [ip], #3329
    2014:	d7140000 	ldrle	r0, [r4, -r0]
    2018:	0100000c 	tsteq	r0, ip
    201c:	02a001df 	adceq	r0, r0, #-1073741769	; 0xc0000037
    2020:	08630000 	stmdaeq	r3!, {}^
    2024:	cd170000 	ldcgt	0, cr0, [r7]
    2028:	0100000f 	tsteq	r0, pc
    202c:	008901e1 	addeq	r0, r9, r1, ror #3
    2030:	12000000 	andne	r0, r0, #0	; 0x0
    2034:	000e4301 	andeq	r4, lr, r1, lsl #6
    2038:	02010100 	andeq	r0, r1, #0	; 0x0
    203c:	003bb801 	eorseq	fp, fp, r1, lsl #16
    2040:	003bc808 	eorseq	ip, fp, r8, lsl #16
    2044:	0d5d0108 	ldfeqe	f0, [sp, #-32]
    2048:	13000005 	movwne	r0, #5	; 0x5
    204c:	00000cd7 	ldrdeq	r0, [r0], -r7
    2050:	a0020001 	andge	r0, r2, r1
    2054:	01000002 	tsteq	r0, r2
    2058:	0d711450 	cfldrdeq	mvd1, [r1, #-320]!
    205c:	00010000 	andeq	r0, r1, r0
    2060:	00005e02 	andeq	r5, r0, r2, lsl #28
    2064:	00087600 	andeq	r7, r8, r0, lsl #12
    2068:	0cdc1500 	cfldr64eq	mvdx1, [ip], {0}
    206c:	02010000 	andeq	r0, r1, #0	; 0x0
    2070:	00003a02 	andeq	r3, r0, r2, lsl #20
    2074:	17530100 	ldrbne	r0, [r3, -r0, lsl #2]
    2078:	00000fa4 	andeq	r0, r0, r4, lsr #31
    207c:	3a020301 	bcc	82c88 <__Stack_Size+0x82888>
    2080:	00000000 	andeq	r0, r0, r0
    2084:	10bd0112 	adcsne	r0, sp, r2, lsl r1
    2088:	20010000 	andcs	r0, r1, r0
    208c:	3bc80102 	blcc	ff20249c <SCS_BASE+0x1f1f449c>
    2090:	3bdc0800 	blcc	ff704098 <SCS_BASE+0x1f6f6098>
    2094:	5d010800 	stcpl	8, cr0, [r1]
    2098:	00000542 	andeq	r0, r0, r2, asr #10
    209c:	000cd713 	andeq	sp, ip, r3, lsl r7
    20a0:	021f0100 	andseq	r0, pc, #0	; 0x0
    20a4:	000002a0 	andeq	r0, r0, r0, lsr #5
    20a8:	e0135001 	ands	r5, r3, r1
    20ac:	0100000d 	tsteq	r0, sp
    20b0:	00b4021f 	adcseq	r0, r4, pc, lsl r2
    20b4:	51010000 	tstpl	r1, r0
    20b8:	0f011800 	svceq	0x00011800
    20bc:	0100000e 	tsteq	r0, lr
    20c0:	dc01025b 	sfmle	f0, 4, [r1], {91}
    20c4:	7208003b 	andvc	r0, r8, #59	; 0x3b
    20c8:	8908003c 	stmdbhi	r8, {r2, r3, r4, r5}
    20cc:	b7000008 	strlt	r0, [r0, -r8]
    20d0:	13000005 	movwne	r0, #5	; 0x5
    20d4:	00000cd7 	ldrdeq	r0, [r0], -r7
    20d8:	a0025a01 	andge	r5, r2, r1, lsl #20
    20dc:	01000002 	tsteq	r0, r2
    20e0:	0f831450 	svceq	0x00831450
    20e4:	5a010000 	bpl	420ec <__Stack_Size+0x41cec>
    20e8:	00005e02 	andeq	r5, r0, r2, lsl #28
    20ec:	0008a800 	andeq	sl, r8, r0, lsl #16
    20f0:	0e871400 	cdpeq	4, 8, cr1, cr7, cr0, {0}
    20f4:	5a010000 	bpl	420fc <__Stack_Size+0x41cfc>
    20f8:	00005e02 	andeq	r5, r0, r2, lsl #28
    20fc:	0008dc00 	andeq	sp, r8, r0, lsl #24
    2100:	103f1400 	eorsne	r1, pc, r0, lsl #8
    2104:	5a010000 	bpl	4210c <__Stack_Size+0x41d0c>
    2108:	00005e02 	andeq	r5, r0, r2, lsl #28
    210c:	0008fa00 	andeq	pc, r8, r0, lsl #20
    2110:	0cdc1900 	ldcleq	9, cr1, [ip], {0}
    2114:	5c010000 	stcpl	0, cr0, [r1], {0}
    2118:	00003a02 	andeq	r3, r0, r2, lsl #20
    211c:	00091800 	andeq	r1, r9, r0, lsl #16
    2120:	0fa41700 	svceq	0x00a41700
    2124:	5c010000 	stcpl	0, cr0, [r1], {0}
    2128:	00003a02 	andeq	r3, r0, r2, lsl #20
    212c:	01120000 	tsteq	r2, r0
    2130:	00000ea4 	andeq	r0, r0, r4, lsr #29
    2134:	0102c001 	tsteq	r2, r1
    2138:	08003c74 	stmdaeq	r0, {r2, r4, r5, r6, sl, fp, ip, sp}
    213c:	08003c88 	stmdaeq	r0, {r3, r7, sl, fp, ip, sp}
    2140:	05ec5d01 	strbeq	r5, [ip, #3329]!
    2144:	d7130000 	ldrle	r0, [r3, -r0]
    2148:	0100000c 	tsteq	r0, ip
    214c:	02a002bf 	adceq	r0, r0, #-268435445	; 0xf000000b
    2150:	50010000 	andpl	r0, r1, r0
    2154:	000de013 	andeq	lr, sp, r3, lsl r0
    2158:	02bf0100 	adcseq	r0, pc, #0	; 0x0
    215c:	000000b4 	strheq	r0, [r0], -r4
    2160:	16005101 	strne	r5, [r0], -r1, lsl #2
    2164:	000e6201 	andeq	r6, lr, r1, lsl #4
    2168:	02d90100 	sbcseq	r0, r9, #0	; 0x0
    216c:	00004c01 	andeq	r4, r0, r1, lsl #24
    2170:	003c8800 	eorseq	r8, ip, r0, lsl #16
    2174:	003c8e08 	eorseq	r8, ip, r8, lsl #28
    2178:	195d0108 	ldmdbne	sp, {r3, r8}^
    217c:	14000006 	strne	r0, [r0], #-6
    2180:	00000cd7 	ldrdeq	r0, [r0], -r7
    2184:	a002d801 	andge	sp, r2, r1, lsl #16
    2188:	36000002 	strcc	r0, [r0], -r2
    218c:	00000009 	andeq	r0, r0, r9
    2190:	1132011a 	teqne	r2, sl, lsl r1
    2194:	e8010000 	stmda	r1, {}
    2198:	003a0102 	eorseq	r0, sl, r2, lsl #2
    219c:	3c900000 	ldccc	0, cr0, [r0], {0}
    21a0:	3c9c0800 	ldccc	8, cr0, [ip], {0}
    21a4:	5d010800 	stcpl	8, cr0, [r1]
    21a8:	0e8c0112 	mcreq	1, 4, r0, cr12, cr2, {0}
    21ac:	f9010000 	undefined instruction 0xf9010000
    21b0:	3c9c0102 	ldfccs	f0, [ip], {2}
    21b4:	3cb00800 	ldccc	8, cr0, [r0]
    21b8:	5d010800 	stcpl	8, cr0, [r1]
    21bc:	00000666 	andeq	r0, r0, r6, ror #12
    21c0:	000cd713 	andeq	sp, ip, r3, lsl r7
    21c4:	02f80100 	rscseq	r0, r8, #0	; 0x0
    21c8:	000002a0 	andeq	r0, r0, r0, lsr #5
    21cc:	e0135001 	ands	r5, r3, r1
    21d0:	0100000d 	tsteq	r0, sp
    21d4:	00b402f8 	ldrshteq	r0, [r4], r8
    21d8:	51010000 	tstpl	r1, r0
    21dc:	1c011200 	sfmne	f1, 4, [r1], {0}
    21e0:	0100000f 	tsteq	r0, pc
    21e4:	b0010316 	andlt	r0, r1, r6, lsl r3
    21e8:	c408003c 	strgt	r0, [r8], #-60
    21ec:	0108003c 	tsteq	r8, ip, lsr r0
    21f0:	00069b5d 	andeq	r9, r6, sp, asr fp
    21f4:	0cd71300 	ldcleq	3, cr1, [r7], {0}
    21f8:	15010000 	strne	r0, [r1]
    21fc:	0002a003 	andeq	sl, r2, r3
    2200:	13500100 	cmpne	r0, #0	; 0x0
    2204:	00000de0 	andeq	r0, r0, r0, ror #27
    2208:	b4031501 	strlt	r1, [r3], #-1281
    220c:	01000000 	tsteq	r0, r0
    2210:	01120051 	tsteq	r2, r1, asr r0
    2214:	00000f34 	andeq	r0, r0, r4, lsr pc
    2218:	01034e01 	tsteq	r3, r1, lsl #28
    221c:	08003cc4 	stmdaeq	r0, {r2, r6, r7, sl, fp, ip, sp}
    2220:	08003cd0 	stmdaeq	r0, {r4, r6, r7, sl, fp, ip, sp}
    2224:	06e25d01 	strbteq	r5, [r2], r1, lsl #26
    2228:	d7130000 	ldrle	r0, [r3, -r0]
    222c:	0100000c 	tsteq	r0, ip
    2230:	02a0034d 	adceq	r0, r0, #872415233	; 0x34000001
    2234:	50010000 	andpl	r0, r1, r0
    2238:	00110d14 	andseq	r0, r1, r4, lsl sp
    223c:	034d0100 	movteq	r0, #53504	; 0xd100
    2240:	0000003a 	andeq	r0, r0, sl, lsr r0
    2244:	00000949 	andeq	r0, r0, r9, asr #18
    2248:	000e8019 	andeq	r8, lr, r9, lsl r0
    224c:	034f0100 	movteq	r0, #61696	; 0xf100
    2250:	0000003a 	andeq	r0, r0, sl, lsr r0
    2254:	0000095c 	andeq	r0, r0, ip, asr r9
    2258:	fc011200 	stc2	2, cr1, [r1], {0}
    225c:	0100000e 	tsteq	r0, lr
    2260:	d001036b 	andle	r0, r1, fp, ror #6
    2264:	e408003c 	str	r0, [r8], #-60
    2268:	0108003c 	tsteq	r8, ip, lsr r0
    226c:	0007175d 	andeq	r1, r7, sp, asr r7
    2270:	0cd71300 	ldcleq	3, cr1, [r7], {0}
    2274:	6a010000 	bvs	4227c <__Stack_Size+0x41e7c>
    2278:	0002a003 	andeq	sl, r2, r3
    227c:	13500100 	cmpne	r0, #0	; 0x0
    2280:	00000de0 	andeq	r0, r0, r0, ror #27
    2284:	b4036a01 	strlt	r6, [r3], #-2561
    2288:	01000000 	tsteq	r0, r0
    228c:	01120051 	tsteq	r2, r1, asr r0
    2290:	0000105d 	andeq	r1, r0, sp, asr r0
    2294:	01038801 	tsteq	r3, r1, lsl #16
    2298:	08003ce4 	stmdaeq	r0, {r2, r5, r6, r7, sl, fp, ip, sp}
    229c:	08003cf8 	stmdaeq	r0, {r3, r4, r5, r6, r7, sl, fp, ip, sp}
    22a0:	074c5d01 	strbeq	r5, [ip, -r1, lsl #26]
    22a4:	d7130000 	ldrle	r0, [r3, -r0]
    22a8:	0100000c 	tsteq	r0, ip
    22ac:	02a00387 	adceq	r0, r0, #469762050	; 0x1c000002
    22b0:	50010000 	andpl	r0, r1, r0
    22b4:	000de013 	andeq	lr, sp, r3, lsl r0
    22b8:	03870100 	orreq	r0, r7, #0	; 0x0
    22bc:	000000b4 	strheq	r0, [r0], -r4
    22c0:	16005101 	strne	r5, [r0], -r1, lsl #2
    22c4:	000d0701 	andeq	r0, sp, r1, lsl #14
    22c8:	03a30100 	undefined instruction 0x03a30100
    22cc:	00008901 	andeq	r8, r0, r1, lsl #18
    22d0:	003cf800 	eorseq	pc, ip, r0, lsl #16
    22d4:	003d0208 	eorseq	r0, sp, r8, lsl #4
    22d8:	855d0108 	ldrbhi	r0, [sp, #-264]
    22dc:	14000007 	strne	r0, [r0], #-7
    22e0:	00000cd7 	ldrdeq	r0, [r0], -r7
    22e4:	a003a201 	andge	sl, r3, r1, lsl #4
    22e8:	7a000002 	bvc	22f8 <__Stack_Size+0x1ef8>
    22ec:	17000009 	strne	r0, [r0, -r9]
    22f0:	00000fcd 	andeq	r0, r0, sp, asr #31
    22f4:	8903a401 	stmdbhi	r3, {r0, sl, sp, pc}
    22f8:	00000000 	andeq	r0, r0, r0
    22fc:	10250118 	eorne	r0, r5, r8, lsl r1
    2300:	e3010000 	movw	r0, #4096	; 0x1000
    2304:	3d040103 	stfccs	f0, [r4, #-12]
    2308:	3d660800 	stclcc	8, cr0, [r6]
    230c:	098d0800 	stmibeq	sp, {fp}
    2310:	08060000 	stmdaeq	r6, {}
    2314:	d7130000 	ldrle	r0, [r3, -r0]
    2318:	0100000c 	tsteq	r0, ip
    231c:	02a003e2 	adceq	r0, r0, #-2013265917	; 0x88000003
    2320:	50010000 	andpl	r0, r1, r0
    2324:	000f8314 	andeq	r8, pc, r4, lsl r3
    2328:	03e20100 	mvneq	r0, #0	; 0x0
    232c:	0000005e 	andeq	r0, r0, lr, asr r0
    2330:	000009ac 	andeq	r0, r0, ip, lsr #19
    2334:	000e8714 	andeq	r8, lr, r4, lsl r7
    2338:	03e20100 	mvneq	r0, #0	; 0x0
    233c:	0000005e 	andeq	r0, r0, lr, asr r0
    2340:	000009e0 	andeq	r0, r0, r0, ror #19
    2344:	00103f14 	andseq	r3, r0, r4, lsl pc
    2348:	03e20100 	mvneq	r0, #0	; 0x0
    234c:	0000005e 	andeq	r0, r0, lr, asr r0
    2350:	000009fe 	strdeq	r0, [r0], -lr
    2354:	000cdc19 	andeq	sp, ip, r9, lsl ip
    2358:	03e40100 	mvneq	r0, #0	; 0x0
    235c:	0000003a 	andeq	r0, r0, sl, lsr r0
    2360:	00000a1c 	andeq	r0, r0, ip, lsl sl
    2364:	000fa417 	andeq	sl, pc, r7, lsl r4
    2368:	03e40100 	mvneq	r0, #0	; 0x0
    236c:	0000003a 	andeq	r0, r0, sl, lsr r0
    2370:	000fac17 	andeq	sl, pc, r7, lsl ip
    2374:	03e40100 	mvneq	r0, #0	; 0x0
    2378:	0000003a 	andeq	r0, r0, sl, lsr r0
    237c:	f0011200 	undefined instruction 0xf0011200
    2380:	0100000f 	tsteq	r0, pc
    2384:	68010427 	stmdavs	r1, {r0, r1, r2, r5, sl}
    2388:	7808003d 	stmdavc	r8, {r0, r2, r3, r4, r5}
    238c:	0108003d 	tsteq	r8, sp, lsr r0
    2390:	0008575d 	andeq	r5, r8, sp, asr r7
    2394:	0cd71300 	ldcleq	3, cr1, [r7], {0}
    2398:	26010000 	strcs	r0, [r1], -r0
    239c:	0002a004 	andeq	sl, r2, r4
    23a0:	14500100 	ldrbne	r0, [r0], #-256
    23a4:	00000a0c 	andeq	r0, r0, ip, lsl #20
    23a8:	5e042601 	cfmadd32pl	mvax0, mvfx2, mvfx4, mvfx1
    23ac:	45000000 	strmi	r0, [r0]
    23b0:	1500000a 	strne	r0, [r0, #-10]
    23b4:	00000cdc 	ldrdeq	r0, [r0], -ip
    23b8:	3a042801 	bcc	10c3c4 <__Stack_Size+0x10bfc4>
    23bc:	01000000 	tsteq	r0, r0
    23c0:	0fa41753 	svceq	0x00a41753
    23c4:	29010000 	stmdbcs	r1, {}
    23c8:	00003a04 	andeq	r3, r0, r4, lsl #20
    23cc:	01180000 	tsteq	r8, r0
    23d0:	00000edb 	ldrdeq	r0, [r0], -fp
    23d4:	01044b01 	tsteq	r4, r1, lsl #22
    23d8:	08003d78 	stmdaeq	r0, {r3, r4, r5, r6, r8, sl, fp, ip, sp}
    23dc:	08003d80 	stmdaeq	r0, {r7, r8, sl, fp, ip, sp}
    23e0:	00000a58 	andeq	r0, r0, r8, asr sl
    23e4:	0000089e 	muleq	r0, lr, r8
    23e8:	000cd714 	andeq	sp, ip, r4, lsl r7
    23ec:	044a0100 	strbeq	r0, [sl], #-256
    23f0:	000002a0 	andeq	r0, r0, r0, lsr #5
    23f4:	00000a77 	andeq	r0, r0, r7, ror sl
    23f8:	00107e13 	andseq	r7, r0, r3, lsl lr
    23fc:	044a0100 	strbeq	r0, [sl], #-256
    2400:	0000005e 	andeq	r0, r0, lr, asr r0
    2404:	ea135101 	b	4d6810 <__Stack_Size+0x4d6410>
    2408:	0100000e 	tsteq	r0, lr
    240c:	004c044a 	subeq	r0, ip, sl, asr #8
    2410:	52010000 	andpl	r0, r1, #0	; 0x0
    2414:	64011b00 	strvs	r1, [r1], #-2816
    2418:	0100000f 	tsteq	r0, pc
    241c:	4c010463 	cfstrsmi	mvf0, [r1], {99}
    2420:	80000000 	andhi	r0, r0, r0
    2424:	8e08003d 	mcrhi	0, 0, r0, cr8, cr13, {1}
    2428:	8a08003d 	bhi	202524 <__Stack_Size+0x202124>
    242c:	db00000a 	blle	245c <__Stack_Size+0x205c>
    2430:	14000008 	strne	r0, [r0], #-8
    2434:	00000cd7 	ldrdeq	r0, [r0], -r7
    2438:	a0046201 	andge	r6, r4, r1, lsl #4
    243c:	a9000002 	stmdbge	r0, {r1}
    2440:	1300000a 	movwne	r0, #10	; 0xa
    2444:	0000107e 	andeq	r1, r0, lr, ror r0
    2448:	5e046201 	cdppl	2, 0, cr6, cr4, cr1, {0}
    244c:	01000000 	tsteq	r0, r0
    2450:	01120051 	tsteq	r2, r1, asr r0
    2454:	00000ce4 	andeq	r0, r0, r4, ror #25
    2458:	01048501 	tsteq	r4, r1, lsl #10
    245c:	08003d90 	stmdaeq	r0, {r4, r7, r8, sl, fp, ip, sp}
    2460:	08003da0 	stmdaeq	r0, {r5, r7, r8, sl, fp, ip, sp}
    2464:	09225d01 	stmdbeq	r2!, {r0, r8, sl, fp, ip, lr}
    2468:	d7130000 	ldrle	r0, [r3, -r0]
    246c:	0100000c 	tsteq	r0, ip
    2470:	02a00484 	adceq	r0, r0, #-2080374784	; 0x84000000
    2474:	50010000 	andpl	r0, r1, r0
    2478:	00101214 	andseq	r1, r0, r4, lsl r2
    247c:	04840100 	streq	r0, [r4], #256
    2480:	0000003a 	andeq	r0, r0, sl, lsr r0
    2484:	00000abc 	strheq	r0, [r0], -ip
    2488:	000e8019 	andeq	r8, lr, r9, lsl r0
    248c:	04860100 	streq	r0, [r6], #256
    2490:	0000003a 	andeq	r0, r0, sl, lsr r0
    2494:	00000acf 	andeq	r0, r0, pc, asr #21
    2498:	80011200 	andhi	r1, r1, r0, lsl #4
    249c:	0100000d 	tsteq	r0, sp
    24a0:	a00104a3 	andge	r0, r1, r3, lsr #9
    24a4:	a608003d 	undefined
    24a8:	0108003d 	tsteq	r8, sp, lsr r0
    24ac:	0009655d 	andeq	r6, r9, sp, asr r5
    24b0:	0cd71300 	ldcleq	3, cr1, [r7], {0}
    24b4:	a1010000 	tstge	r1, r0
    24b8:	0002a004 	andeq	sl, r2, r4
    24bc:	13500100 	cmpne	r0, #0	; 0x0
    24c0:	00000e35 	andeq	r0, r0, r5, lsr lr
    24c4:	4c04a101 	stfmid	f2, [r4], {1}
    24c8:	01000000 	tsteq	r0, r0
    24cc:	0f571351 	svceq	0x00571351
    24d0:	a2010000 	andge	r0, r1, #0	; 0x0
    24d4:	00004c04 	andeq	r4, r0, r4, lsl #24
    24d8:	00520100 	subseq	r0, r2, r0, lsl #2
    24dc:	0de90112 	stfeqe	f0, [r9, #72]!
    24e0:	cc010000 	stcgt	0, cr0, [r1], {0}
    24e4:	3da80104 	stfccs	f0, [r8, #16]!
    24e8:	3db40800 	ldccc	8, cr0, [r4]
    24ec:	5d010800 	stcpl	8, cr0, [r1]
    24f0:	000009ac 	andeq	r0, r0, ip, lsr #19
    24f4:	000cd713 	andeq	sp, ip, r3, lsl r7
    24f8:	04cb0100 	strbeq	r0, [fp], #256
    24fc:	000002a0 	andeq	r0, r0, r0, lsr #5
    2500:	83145001 	tsthi	r4, #1	; 0x1
    2504:	0100000f 	tsteq	r0, pc
    2508:	005e04cb 	subseq	r0, lr, fp, asr #9
    250c:	0aed0000 	beq	ffb42514 <SCS_BASE+0x1fb34514>
    2510:	80190000 	andshi	r0, r9, r0
    2514:	0100000e 	tsteq	r0, lr
    2518:	003a04cd 	eorseq	r0, sl, sp, asr #9
    251c:	0b000000 	bleq	2524 <__Stack_Size+0x2124>
    2520:	12000000 	andne	r0, r0, #0	; 0x0
    2524:	0010a401 	andseq	sl, r0, r1, lsl #8
    2528:	04e60100 	strbteq	r0, [r6], #256
    252c:	003db401 	eorseq	fp, sp, r1, lsl #8
    2530:	003dd008 	eorseq	sp, sp, r8
    2534:	d35d0108 	cmple	sp, #2	; 0x2
    2538:	13000009 	movwne	r0, #9	; 0x9
    253c:	00000de0 	andeq	r0, r0, r0, ror #27
    2540:	b404e501 	strlt	lr, [r4], #-1281
    2544:	01000000 	tsteq	r0, r0
    2548:	01160050 	tsteq	r6, r0, asr r0
    254c:	00001092 	muleq	r0, r2, r0
    2550:	01050501 	tsteq	r5, r1, lsl #10
    2554:	00000089 	andeq	r0, r0, r9, lsl #1
    2558:	08003dd0 	stmdaeq	r0, {r4, r6, r7, r8, sl, fp, ip, sp}
    255c:	08003ddc 	stmdaeq	r0, {r2, r3, r4, r6, r7, r8, sl, fp, ip, sp}
    2560:	0a1a5d01 	beq	69996c <__Stack_Size+0x69956c>
    2564:	d7140000 	ldrle	r0, [r4, -r0]
    2568:	0100000c 	tsteq	r0, ip
    256c:	02a00504 	adceq	r0, r0, #16777216	; 0x1000000
    2570:	0b1e0000 	bleq	782578 <__Stack_Size+0x782178>
    2574:	d7130000 	ldrle	r0, [r3, -r0]
    2578:	0100000d 	tsteq	r0, sp
    257c:	005e0504 	subseq	r0, lr, r4, lsl #10
    2580:	51010000 	tstpl	r1, r0
    2584:	000fcd17 	andeq	ip, pc, r7, lsl sp
    2588:	05060100 	streq	r0, [r6, #-256]
    258c:	00000089 	andeq	r0, r0, r9, lsl #1
    2590:	31011200 	tstcc	r1, r0, lsl #4
    2594:	0100000d 	tsteq	r0, sp
    2598:	dc01052b 	cfstr32le	mvfx0, [r1], {43}
    259c:	e408003d 	str	r0, [r8], #-61
    25a0:	0108003d 	tsteq	r8, sp, lsr r0
    25a4:	000a515d 	andeq	r5, sl, sp, asr r1
    25a8:	0cd71300 	ldcleq	3, cr1, [r7], {0}
    25ac:	2a010000 	bcs	425b4 <__Stack_Size+0x421b4>
    25b0:	0002a005 	andeq	sl, r2, r5
    25b4:	14500100 	ldrbne	r0, [r0], #-256
    25b8:	00000dd7 	ldrdeq	r0, [r0], -r7
    25bc:	5e052a01 	fmacspl	s4, s10, s2
    25c0:	31000000 	tstcc	r0, r0
    25c4:	0000000b 	andeq	r0, r0, fp
    25c8:	0d3f0116 	ldfeqs	f0, [pc, #-88]!
    25cc:	41010000 	tstmi	r1, r0
    25d0:	00940105 	addseq	r0, r4, r5, lsl #2
    25d4:	3de40000 	stclcc	0, cr0, [r4]
    25d8:	3dfe0800 	ldclcc	8, cr0, [lr]
    25dc:	5d010800 	stcpl	8, cr0, [r1]
    25e0:	00000ab6 	strheq	r0, [r0], -r6
    25e4:	000cd714 	andeq	sp, ip, r4, lsl r7
    25e8:	05400100 	strbeq	r0, [r0, #-256]
    25ec:	000002a0 	andeq	r0, r0, r0, lsr #5
    25f0:	00000b44 	andeq	r0, r0, r4, asr #22
    25f4:	000e7914 	andeq	r7, lr, r4, lsl r9
    25f8:	05400100 	strbeq	r0, [r0, #-256]
    25fc:	0000004c 	andeq	r0, r0, ip, asr #32
    2600:	00000b62 	andeq	r0, r0, r2, ror #22
    2604:	000fcd19 	andeq	ip, pc, r9, lsl sp
    2608:	05420100 	strbeq	r0, [r2, #-256]
    260c:	00000094 	muleq	r0, r4, r0
    2610:	00000b80 	andeq	r0, r0, r0, lsl #23
    2614:	0010f117 	andseq	pc, r0, r7, lsl r1
    2618:	05430100 	strbeq	r0, [r3, #-256]
    261c:	0000003a 	andeq	r0, r0, sl, lsr r0
    2620:	000e2817 	andeq	r2, lr, r7, lsl r8
    2624:	05430100 	strbeq	r0, [r3, #-256]
    2628:	0000003a 	andeq	r0, r0, sl, lsr r0
    262c:	a3011200 	movwge	r1, #4608	; 0x1200
    2630:	0100000d 	tsteq	r0, sp
    2634:	0001056c 	andeq	r0, r1, ip, ror #10
    2638:	0808003e 	stmdaeq	r8, {r1, r2, r3, r4, r5}
    263c:	0108003e 	tsteq	r8, lr, lsr r0
    2640:	000af95d 	andeq	pc, sl, sp, asr r9
    2644:	0cd71300 	ldcleq	3, cr1, [r7], {0}
    2648:	6b010000 	blvs	42650 <__Stack_Size+0x42250>
    264c:	0002a005 	andeq	sl, r2, r5
    2650:	14500100 	ldrbne	r0, [r0], #-256
    2654:	00000e79 	andeq	r0, r0, r9, ror lr
    2658:	4c056b01 	stcmi	11, cr6, [r5], {1}
    265c:	9e000000 	cdpls	0, 0, cr0, cr0, cr0, {0}
    2660:	1700000b 	strne	r0, [r0, -fp]
    2664:	000010f1 	strdeq	r1, [r0], -r1
    2668:	5e056d01 	cdppl	13, 0, cr6, cr5, cr1, {0}
    266c:	00000000 	andeq	r0, r0, r0
    2670:	0ef1011c 	mrceq	1, 7, r0, cr1, cr12, {0}
    2674:	83010000 	movwhi	r0, #4096	; 0x1000
    2678:	003e0801 	eorseq	r0, lr, r1, lsl #16
    267c:	003e6008 	eorseq	r6, lr, r8
    2680:	000bb108 	andeq	fp, fp, r8, lsl #2
    2684:	0cd71d00 	ldcleq	13, cr1, [r7], {0}
    2688:	82010000 	andhi	r0, r1, #0	; 0x0
    268c:	000002a0 	andeq	r0, r0, r0, lsr #5
    2690:	00000bdc 	ldrdeq	r0, [r0], -ip
    2694:	07360000 	ldreq	r0, [r6, -r0]!
    2698:	00020000 	andeq	r0, r2, r0
    269c:	000008f4 	strdeq	r0, [r0], -r4
    26a0:	00000104 	andeq	r0, r0, r4, lsl #2
    26a4:	ce010000 	cdpgt	0, 0, cr0, cr1, cr0, {0}
    26a8:	3f000012 	svccc	0x00000012
    26ac:	60000000 	andvs	r0, r0, r0
    26b0:	8808003e 	stmdahi	r8, {r1, r2, r3, r4, r5}
    26b4:	86080043 	strhi	r0, [r8], -r3, asr #32
    26b8:	02000009 	andeq	r0, r0, #9	; 0x9
    26bc:	2f920504 	svccs	0x00920504
    26c0:	02020000 	andeq	r0, r2, #0	; 0x0
    26c4:	00003505 	andeq	r3, r0, r5, lsl #10
    26c8:	06010200 	streq	r0, [r1], -r0, lsl #4
    26cc:	000000e5 	andeq	r0, r0, r5, ror #1
    26d0:	32337503 	eorscc	r7, r3, #12582912	; 0xc00000
    26d4:	45270200 	strmi	r0, [r7, #-512]!
    26d8:	02000000 	andeq	r0, r0, #0	; 0x0
    26dc:	300c0704 	andcc	r0, ip, r4, lsl #14
    26e0:	75030000 	strvc	r0, [r3]
    26e4:	02003631 	andeq	r3, r0, #51380224	; 0x3100000
    26e8:	00005728 	andeq	r5, r0, r8, lsr #14
    26ec:	07020200 	streq	r0, [r2, -r0, lsl #4]
    26f0:	00000164 	andeq	r0, r0, r4, ror #2
    26f4:	00387503 	eorseq	r7, r8, r3, lsl #10
    26f8:	00682902 	rsbeq	r2, r8, r2, lsl #18
    26fc:	01020000 	tsteq	r2, r0
    2700:	0000e308 	andeq	lr, r0, r8, lsl #6
    2704:	00450400 	subeq	r0, r5, r0, lsl #8
    2708:	57040000 	strpl	r0, [r4, -r0]
    270c:	05000000 	streq	r0, [r0]
    2710:	8e390201 	cdphi	2, 3, cr0, cr9, cr1, {0}
    2714:	06000000 	streq	r0, [r0], -r0
    2718:	00001532 	andeq	r1, r0, r2, lsr r5
    271c:	45530700 	ldrbmi	r0, [r3, #-1792]
    2720:	00010054 	andeq	r0, r1, r4, asr r0
    2724:	001e7708 	andseq	r7, lr, r8, lsl #14
    2728:	79390200 	ldmdbvc	r9!, {r9}
    272c:	05000000 	streq	r0, [r0]
    2730:	ae3b0201 	cdpge	2, 3, cr0, cr11, cr1, {0}
    2734:	06000000 	streq	r0, [r0], -r0
    2738:	0000074f 	andeq	r0, r0, pc, asr #14
    273c:	076f0600 	strbeq	r0, [pc, -r0, lsl #12]!
    2740:	00010000 	andeq	r0, r1, r0
    2744:	0008d608 	andeq	sp, r8, r8, lsl #12
    2748:	993b0200 	ldmdbls	fp!, {r9}
    274c:	09000000 	stmdbeq	r0, {}
    2750:	240a0704 	strcs	r0, [sl], #-1796
    2754:	4a010d03 	bmi	45b68 <__Stack_Size+0x45768>
    2758:	0b000001 	bleq	2764 <__Stack_Size+0x2364>
    275c:	00524341 	subseq	r4, r2, r1, asr #6
    2760:	6f010e03 	svcvs	0x00010e03
    2764:	02000000 	andeq	r0, r0, #0	; 0x0
    2768:	590c0023 	stmdbpl	ip, {r0, r1, r5}
    276c:	03000012 	movweq	r0, #18	; 0x12
    2770:	006f010f 	rsbeq	r0, pc, pc, lsl #2
    2774:	23020000 	movwcs	r0, #8192	; 0x2000
    2778:	12560c04 	subsne	r0, r6, #1024	; 0x400
    277c:	10030000 	andne	r0, r3, r0
    2780:	00006f01 	andeq	r6, r0, r1, lsl #30
    2784:	08230200 	stmdaeq	r3!, {r9}
    2788:	0052530b 	subseq	r5, r2, fp, lsl #6
    278c:	6f011103 	svcvs	0x00011103
    2790:	02000000 	andeq	r0, r0, #0	; 0x0
    2794:	430b0c23 	movwmi	r0, #48163	; 0xbc23
    2798:	12030052 	andne	r0, r3, #82	; 0x52
    279c:	00006f01 	andeq	r6, r0, r1, lsl #30
    27a0:	10230200 	eorne	r0, r3, r0, lsl #4
    27a4:	0052410b 	subseq	r4, r2, fp, lsl #2
    27a8:	6f011303 	svcvs	0x00011303
    27ac:	02000000 	andeq	r0, r0, #0	; 0x0
    27b0:	950c1423 	strls	r1, [ip, #-1059]
    27b4:	03000014 	movweq	r0, #20	; 0x14
    27b8:	006f0114 	rsbeq	r0, pc, r4, lsl r1
    27bc:	23020000 	movwcs	r0, #8192	; 0x2000
    27c0:	424f0b18 	submi	r0, pc, #24576	; 0x6000
    27c4:	15030052 	strne	r0, [r3, #-82]
    27c8:	00006f01 	andeq	r6, r0, r1, lsl #30
    27cc:	1c230200 	sfmne	f0, 4, [r3]
    27d0:	0014ce0c 	andseq	ip, r4, ip, lsl #28
    27d4:	01160300 	tsteq	r6, r0, lsl #6
    27d8:	0000006f 	andeq	r0, r0, pc, rrx
    27dc:	00202302 	eoreq	r2, r0, r2, lsl #6
    27e0:	1a03100a 	bne	c6810 <__Stack_Size+0xc6410>
    27e4:	0001cc01 	andeq	ip, r1, r1, lsl #24
    27e8:	44520b00 	ldrbmi	r0, [r2], #-2816
    27ec:	1b030050 	blne	c2934 <__Stack_Size+0xc2534>
    27f0:	00007401 	andeq	r7, r0, r1, lsl #8
    27f4:	00230200 	eoreq	r0, r3, r0, lsl #4
    27f8:	00145d0c 	andseq	r5, r4, ip, lsl #26
    27fc:	011c0300 	tsteq	ip, r0, lsl #6
    2800:	00000074 	andeq	r0, r0, r4, ror r0
    2804:	0c022302 	stceq	3, cr2, [r2], {2}
    2808:	00001462 	andeq	r1, r0, r2, ror #8
    280c:	74011d03 	strvc	r1, [r1], #-3331
    2810:	02000000 	andeq	r0, r0, #0	; 0x0
    2814:	680c0423 	stmdavs	ip, {r0, r1, r5, sl}
    2818:	03000014 	movweq	r0, #20	; 0x14
    281c:	0074011e 	rsbseq	r0, r4, lr, lsl r1
    2820:	23020000 	movwcs	r0, #8192	; 0x2000
    2824:	121f0c06 	andsne	r0, pc, #1536	; 0x600
    2828:	1f030000 	svcne	0x00030000
    282c:	00007401 	andeq	r7, r0, r1, lsl #8
    2830:	08230200 	stmdaeq	r3!, {r9}
    2834:	0012240c 	andseq	r2, r2, ip, lsl #8
    2838:	01200300 	teqeq	r0, r0, lsl #6
    283c:	00000074 	andeq	r0, r0, r4, ror r0
    2840:	0c0a2302 	stceq	3, cr2, [sl], {2}
    2844:	00001229 	andeq	r1, r0, r9, lsr #4
    2848:	74012103 	strvc	r2, [r1], #-259
    284c:	02000000 	andeq	r0, r0, #0	; 0x0
    2850:	2e0c0c23 	cdpcs	12, 0, cr0, cr12, cr3, {1}
    2854:	03000012 	movweq	r0, #18	; 0x12
    2858:	00740122 	rsbseq	r0, r4, r2, lsr #2
    285c:	23020000 	movwcs	r0, #8192	; 0x2000
    2860:	0105000e 	tsteq	r5, lr
    2864:	01f31d04 	mvnseq	r1, r4, lsl #26
    2868:	3d060000 	stccc	0, cr0, [r6]
    286c:	01000013 	tsteq	r0, r3, lsl r0
    2870:	0012aa06 	andseq	sl, r2, r6, lsl #20
    2874:	9f060200 	svcls	0x00060200
    2878:	03000011 	movweq	r0, #17	; 0x11
    287c:	00132e06 	andseq	r2, r3, r6, lsl #28
    2880:	52060400 	andpl	r0, r6, #0	; 0x0
    2884:	05000013 	streq	r0, [r0, #-19]
    2888:	12120800 	andsne	r0, r2, #0	; 0x0
    288c:	23040000 	movwcs	r0, #16384	; 0x4000
    2890:	000001cc 	andeq	r0, r0, ip, asr #3
    2894:	13b2010d 	undefined instruction 0x13b2010d
    2898:	40010000 	andmi	r0, r1, r0
    289c:	01f30103 	mvnseq	r0, r3, lsl #2
    28a0:	1e010000 	cdpne	0, 0, cr0, cr1, cr0, {0}
    28a4:	0e000002 	cdpeq	0, 0, cr0, cr0, cr2, {0}
    28a8:	00001291 	muleq	r0, r1, r2
    28ac:	f3034101 	vrhadd.u8	d4, d3, d1
    28b0:	00000001 	andeq	r0, r0, r1
    28b4:	0011eb0f 	andseq	lr, r1, pc, lsl #22
    28b8:	03860100 	orreq	r0, r6, #0	; 0x0
    28bc:	02370101 	eorseq	r0, r7, #1073741824	; 0x40000000
    28c0:	69100000 	ldmdbvs	r0, {}
    28c4:	03870100 	orreq	r0, r7, #0	; 0x0
    28c8:	0000006f 	andeq	r0, r0, pc, rrx
    28cc:	de011100 	adfles	f1, f1, f0
    28d0:	01000013 	tsteq	r0, r3, lsl r0
    28d4:	3e600157 	mcrcc	1, 3, r0, cr0, cr7, {2}
    28d8:	3e780800 	cdpcc	8, 7, cr0, cr8, cr0, {0}
    28dc:	5d010800 	stcpl	8, cr0, [r1]
    28e0:	0000025e 	andeq	r0, r0, lr, asr r2
    28e4:	0011bf12 	andseq	fp, r1, r2, lsl pc
    28e8:	3a560100 	bcc	1582cf0 <__Stack_Size+0x15828f0>
    28ec:	fb000000 	blx	28f6 <__Stack_Size+0x24f6>
    28f0:	0000000b 	andeq	r0, r0, fp
    28f4:	13ef0111 	mvnne	r0, #1073741828	; 0x40000004
    28f8:	6b010000 	blvs	42900 <__Stack_Size+0x42500>
    28fc:	003e7801 	eorseq	r7, lr, r1, lsl #16
    2900:	003e9008 	eorseq	r9, lr, r8
    2904:	855d0108 	ldrbhi	r0, [sp, #-264]
    2908:	12000002 	andne	r0, r0, #2	; 0x2
    290c:	0000139c 	muleq	r0, ip, r3
    2910:	003a6a01 	eorseq	r6, sl, r1, lsl #20
    2914:	0c0e0000 	stceq	0, cr0, [lr], {0}
    2918:	11000000 	tstne	r0, r0
    291c:	0012f201 	andseq	pc, r2, r1, lsl #4
    2920:	017f0100 	cmneq	pc, r0, lsl #2
    2924:	08003e90 	stmdaeq	r0, {r4, r7, r9, sl, fp, ip, sp}
    2928:	08003ea8 	stmdaeq	r0, {r3, r5, r7, r9, sl, fp, ip, sp}
    292c:	02ac5d01 	adceq	r5, ip, #64	; 0x40
    2930:	b9120000 	ldmdblt	r2, {}
    2934:	01000014 	tsteq	r0, r4, lsl r0
    2938:	00003a7e 	andeq	r3, r0, lr, ror sl
    293c:	000c2100 	andeq	r2, ip, r0, lsl #2
    2940:	01130000 	tsteq	r3, r0
    2944:	000011f1 	strdeq	r1, [r0], -r1
    2948:	a8019101 	stmdage	r1, {r0, r8, ip, pc}
    294c:	c008003e 	andgt	r0, r8, lr, lsr r0
    2950:	0108003e 	tsteq	r8, lr, lsr r0
    2954:	b901135d 	stmdblt	r1, {r0, r2, r3, r4, r6, r8, r9, ip}
    2958:	01000012 	tsteq	r0, r2, lsl r0
    295c:	3ec0019f 	mcrcc	1, 6, r0, cr0, cr15, {4}
    2960:	3ed00800 	cdpcc	8, 13, cr0, cr0, cr0, {0}
    2964:	5d010800 	stcpl	8, cr0, [r1]
    2968:	14240114 	strtne	r0, [r4], #-276
    296c:	97010000 	strls	r0, [r1, -r0]
    2970:	003a0102 	eorseq	r0, sl, r2, lsl #2
    2974:	3ed00000 	cdpcc	0, 13, cr0, cr0, cr0, {0}
    2978:	3edc0800 	cdpcc	8, 13, cr0, cr12, cr0, {0}
    297c:	5d010800 	stcpl	8, cr0, [r1]
    2980:	12330114 	eorsne	r0, r3, #5	; 0x5
    2984:	a4010000 	strge	r0, [r1]
    2988:	003a0102 	eorseq	r0, sl, r2, lsl #2
    298c:	3edc0000 	cdpcc	0, 13, cr0, cr12, cr0, {0}
    2990:	3ee80800 	cdpcc	8, 14, cr0, cr8, cr0, {0}
    2994:	5d010800 	stcpl	8, cr0, [r1]
    2998:	13680115 	cmnne	r8, #1073741829	; 0x40000005
    299c:	b2010000 	andlt	r0, r1, #0	; 0x0
    29a0:	008e0102 	addeq	r0, lr, r2, lsl #2
    29a4:	3ee80000 	cdpcc	0, 14, cr0, cr8, cr0, {0}
    29a8:	3ef80800 	cdpcc	8, 15, cr0, cr8, cr0, {0}
    29ac:	5d010800 	stcpl	8, cr0, [r1]
    29b0:	0000032b 	andeq	r0, r0, fp, lsr #6
    29b4:	0011910e 	andseq	r9, r1, lr, lsl #2
    29b8:	02b30100 	adcseq	r0, r3, #0	; 0x0
    29bc:	0000008e 	andeq	r0, r0, lr, lsl #1
    29c0:	cd011500 	cfstr32gt	mvfx1, [r1]
    29c4:	01000011 	tsteq	r0, r1, lsl r0
    29c8:	8e0102c8 	cdphi	2, 0, cr0, cr1, cr8, {6}
    29cc:	f8000000 	undefined instruction 0xf8000000
    29d0:	0808003e 	stmdaeq	r8, {r1, r2, r3, r4, r5}
    29d4:	0108003f 	tsteq	r8, pc, lsr r0
    29d8:	0003545d 	andeq	r5, r3, sp, asr r4
    29dc:	0fcd0e00 	svceq	0x00cd0e00
    29e0:	c9010000 	stmdbgt	r1, {}
    29e4:	00008e02 	andeq	r8, r0, r2, lsl #28
    29e8:	01160000 	tsteq	r6, r0
    29ec:	00001151 	andeq	r1, r0, r1, asr r1
    29f0:	0102e301 	tsteq	r2, r1, lsl #6
    29f4:	08003f08 	stmdaeq	r0, {r3, r8, r9, sl, fp, ip, sp}
    29f8:	08003f24 	stmdaeq	r0, {r2, r5, r8, r9, sl, fp, ip, sp}
    29fc:	03895d01 	orreq	r5, r9, #64	; 0x40
    2a00:	7a170000 	bvc	5c2a08 <__Stack_Size+0x5c2608>
    2a04:	01000014 	tsteq	r0, r4, lsl r0
    2a08:	004c02e2 	subeq	r0, ip, r2, ror #5
    2a0c:	50010000 	andpl	r0, r1, r0
    2a10:	000de017 	andeq	lr, sp, r7, lsl r0
    2a14:	02e20100 	rsceq	r0, r2, #0	; 0x0
    2a18:	000000ae 	andeq	r0, r0, lr, lsr #1
    2a1c:	15005101 	strne	r5, [r0, #-257]
    2a20:	00130a01 	andseq	r0, r3, r1, lsl #20
    2a24:	03020100 	movweq	r0, #8448	; 0x2100
    2a28:	00008e01 	andeq	r8, r0, r1, lsl #28
    2a2c:	003f2400 	eorseq	r2, pc, r0, lsl #8
    2a30:	003f4408 	eorseq	r4, pc, r8, lsl #8
    2a34:	c65d0108 	ldrbgt	r0, [sp], -r8, lsl #2
    2a38:	18000003 	stmdane	r0, {r0, r1}
    2a3c:	00001452 	andeq	r1, r0, r2, asr r4
    2a40:	4c030101 	stfmis	f0, [r3], {1}
    2a44:	34000000 	strcc	r0, [r0]
    2a48:	1900000c 	stmdbne	r0, {r2, r3}
    2a4c:	00000fcd 	andeq	r0, r0, sp, asr #31
    2a50:	8e030301 	cdphi	3, 0, cr0, cr3, cr1, {0}
    2a54:	52000000 	andpl	r0, r0, #0	; 0x0
    2a58:	0000000c 	andeq	r0, r0, ip
    2a5c:	131e0116 	tstne	lr, #-2147483643	; 0x80000005
    2a60:	2f010000 	svccs	0x00010000
    2a64:	3f440103 	svccc	0x00440103
    2a68:	3f500800 	svccc	0x00500800
    2a6c:	5d010800 	stcpl	8, cr0, [r1]
    2a70:	000003ed 	andeq	r0, r0, sp, ror #7
    2a74:	00145217 	andseq	r5, r4, r7, lsl r2
    2a78:	032e0100 	teqeq	lr, #0	; 0x0
    2a7c:	0000004c 	andeq	r0, r0, ip, asr #32
    2a80:	1a005001 	bne	16a8c <__Stack_Size+0x1668c>
    2a84:	000001fe 	strdeq	r0, [r0], -lr
    2a88:	08003f50 	stmdaeq	r0, {r4, r6, r8, r9, sl, fp, ip, sp}
    2a8c:	08003f7c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r8, r9, sl, fp, ip, sp}
    2a90:	040a5d01 	streq	r5, [sl], #-3329
    2a94:	111b0000 	tstne	fp, r0
    2a98:	70000002 	andvc	r0, r0, r2
    2a9c:	0000000c 	andeq	r0, r0, ip
    2aa0:	149e011c 	ldrne	r0, [lr], #284
    2aa4:	67010000 	strvs	r0, [r1, -r0]
    2aa8:	01f30103 	mvnseq	r0, r3, lsl #2
    2aac:	3f7c0000 	svccc	0x007c0000
    2ab0:	40100800 	andsmi	r0, r0, r0, lsl #16
    2ab4:	0c990800 	ldceq	8, cr0, [r9], {0}
    2ab8:	049d0000 	ldreq	r0, [sp]
    2abc:	60180000 	andsvs	r0, r8, r0
    2ac0:	01000013 	tsteq	r0, r3, lsl r0
    2ac4:	003a0366 	eorseq	r0, sl, r6, ror #6
    2ac8:	0cc40000 	stcleq	0, cr0, [r4], {0}
    2acc:	2e190000 	wxorcs	wr0, wr9, wr0
    2ad0:	0100000e 	tsteq	r0, lr
    2ad4:	01f30368 	mvnseq	r0, r8, ror #6
    2ad8:	0ce20000 	stcleq	0, cr0, [r2]
    2adc:	fe1d0000 	cdp2	0, 1, cr0, cr13, cr0, {0}
    2ae0:	20000001 	andcs	r0, r0, r1
    2ae4:	01000000 	tsteq	r0, r0
    2ae8:	0464036b 	strbteq	r0, [r4], #-875
    2aec:	401e0000 	andsmi	r0, lr, r0
    2af0:	1f000000 	svcne	0x00000000
    2af4:	00000211 	andeq	r0, r0, r1, lsl r2
    2af8:	1e1d0000 	wxorne	wr0, wr13, wr0
    2afc:	60000002 	andvs	r0, r0, r2
    2b00:	01000000 	tsteq	r0, r0
    2b04:	04840370 	streq	r0, [r4], #880
    2b08:	781e0000 	ldmdavc	lr, {}
    2b0c:	1b000000 	blne	2b14 <__Stack_Size+0x2714>
    2b10:	0000022c 	andeq	r0, r0, ip, lsr #4
    2b14:	00000d0b 	andeq	r0, r0, fp, lsl #26
    2b18:	fe200000 	cdp2	0, 2, cr0, cr0, cr0, {0}
    2b1c:	90000001 	andls	r0, r0, r1
    2b20:	01000000 	tsteq	r0, r0
    2b24:	a81e0371 	ldmdage	lr, {r0, r4, r5, r6, r8, r9}
    2b28:	1f000000 	svcne	0x00000000
    2b2c:	00000211 	andeq	r0, r0, r1, lsl r2
    2b30:	1c000000 	stcne	0, cr0, [r0], {0}
    2b34:	00125e01 	andseq	r5, r2, r1, lsl #28
    2b38:	026b0100 	rsbeq	r0, fp, #0	; 0x0
    2b3c:	0001f301 	andeq	pc, r1, r1, lsl #6
    2b40:	00401000 	subeq	r1, r0, r0
    2b44:	00406c08 	subeq	r6, r0, r8, lsl #24
    2b48:	000d5b08 	andeq	r5, sp, r8, lsl #22
    2b4c:	0004fc00 	andeq	pc, r4, r0, lsl #24
    2b50:	11601800 	cmnne	r0, r0, lsl #16
    2b54:	6a010000 	bvs	42b5c <__Stack_Size+0x4275c>
    2b58:	00004c02 	andeq	r4, r0, r2, lsl #24
    2b5c:	000d8600 	andeq	r8, sp, r0, lsl #12
    2b60:	11721800 	cmnne	r2, r0, lsl #16
    2b64:	6a010000 	bvs	42b6c <__Stack_Size+0x4276c>
    2b68:	00004c02 	andeq	r4, r0, r2, lsl #24
    2b6c:	000da400 	andeq	sl, sp, r0, lsl #8
    2b70:	13891800 	orrne	r1, r9, #0	; 0x0
    2b74:	6a010000 	bvs	42b7c <__Stack_Size+0x4277c>
    2b78:	00004c02 	andeq	r4, r0, r2, lsl #24
    2b7c:	000dc200 	andeq	ip, sp, r0, lsl #4
    2b80:	0e2e1900 	cdpeq	9, 2, cr1, cr14, cr0, {0}
    2b84:	6c010000 	stcvs	0, cr0, [r1], {0}
    2b88:	0001f302 	andeq	pc, r1, r2, lsl #6
    2b8c:	000de000 	andeq	lr, sp, r0
    2b90:	011c0000 	tsteq	ip, r0
    2b94:	00001279 	andeq	r1, r0, r9, ror r2
    2b98:	01021a01 	tsteq	r2, r1, lsl #20
    2b9c:	000001f3 	strdeq	r0, [r0], -r3
    2ba0:	0800406c 	stmdaeq	r0, {r2, r3, r5, r6, lr}
    2ba4:	08004108 	stmdaeq	r0, {r3, r8, lr}
    2ba8:	00000dfe 	strdeq	r0, [r0], -lr
    2bac:	0000053b 	andeq	r0, r0, fp, lsr r5
    2bb0:	000de018 	andeq	lr, sp, r8, lsl r0
    2bb4:	02190100 	andseq	r0, r9, #0	; 0x0
    2bb8:	000000ae 	andeq	r0, r0, lr, lsr #1
    2bbc:	00000e29 	andeq	r0, r0, r9, lsr #28
    2bc0:	000e2e19 	andeq	r2, lr, r9, lsl lr
    2bc4:	021b0100 	andseq	r0, fp, #0	; 0x0
    2bc8:	000001f3 	strdeq	r0, [r0], -r3
    2bcc:	00000e47 	andeq	r0, r0, r7, asr #28
    2bd0:	c2011c00 	andgt	r1, r1, #0	; 0x0
    2bd4:	01000013 	tsteq	r0, r3, lsl r0
    2bd8:	f30101cb 	vrhadd.u8	q0, <illegal reg q8.5>, <illegal reg q5.5>
    2bdc:	08000001 	stmdaeq	r0, {r0}
    2be0:	c8080041 	stmdagt	r8, {r0, r6}
    2be4:	70080041 	andvc	r0, r8, r1, asr #32
    2be8:	ba00000e 	blt	2c28 <__Stack_Size+0x2828>
    2bec:	18000005 	stmdane	r0, {r0, r2}
    2bf0:	0000146e 	andeq	r1, r0, lr, ror #8
    2bf4:	3a01ca01 	bcc	75400 <__Stack_Size+0x75000>
    2bf8:	8f000000 	svchi	0x00000000
    2bfc:	1900000e 	stmdbne	r0, {r1, r2, r3}
    2c00:	00001392 	muleq	r0, r2, r3
    2c04:	4c01cc01 	stcmi	12, cr12, [r1], {1}
    2c08:	ad000000 	stcge	0, cr0, [r0]
    2c0c:	1900000e 	stmdbne	r0, {r1, r2, r3}
    2c10:	00001348 	andeq	r1, r0, r8, asr #6
    2c14:	4c01cc01 	stcmi	12, cr12, [r1], {1}
    2c18:	ec000000 	stc	0, cr0, [r0], {0}
    2c1c:	1900000e 	stmdbne	r0, {r1, r2, r3}
    2c20:	00001168 	andeq	r1, r0, r8, ror #2
    2c24:	4c01cc01 	stcmi	12, cr12, [r1], {1}
    2c28:	0a000000 	beq	2c30 <__Stack_Size+0x2830>
    2c2c:	1900000f 	stmdbne	r0, {r0, r1, r2, r3}
    2c30:	000012c4 	andeq	r1, r0, r4, asr #5
    2c34:	4c01cc01 	stcmi	12, cr12, [r1], {1}
    2c38:	28000000 	stmdacs	r0, {}
    2c3c:	1900000f 	stmdbne	r0, {r0, r1, r2, r3}
    2c40:	00000e2e 	andeq	r0, r0, lr, lsr #28
    2c44:	f301ce01 	vcge.f32	d12, d1, d1
    2c48:	46000001 	strmi	r0, [r0], -r1
    2c4c:	0000000f 	andeq	r0, r0, pc
    2c50:	1408011c 	strne	r0, [r8], #-284
    2c54:	9a010000 	bls	42c5c <__Stack_Size+0x4285c>
    2c58:	01f30101 	mvnseq	r0, r1, lsl #2
    2c5c:	41c80000 	bicmi	r0, r8, r0
    2c60:	420c0800 	andmi	r0, ip, #0	; 0x0
    2c64:	0f850800 	svceq	0x00850800
    2c68:	06090000 	streq	r0, [r9], -r0
    2c6c:	bf180000 	svclt	0x00180000
    2c70:	0100002d 	tsteq	r0, sp, lsr #32
    2c74:	003a0199 	mlaseq	sl, r9, r1, r0
    2c78:	0fa40000 	svceq	0x00a40000
    2c7c:	97180000 	ldrls	r0, [r8, -r0]
    2c80:	01000013 	tsteq	r0, r3, lsl r0
    2c84:	005e0199 	ldrbeq	r0, [lr], #-25
    2c88:	0fc20000 	svceq	0x00c20000
    2c8c:	2e190000 	wxorcs	wr0, wr9, wr0
    2c90:	0100000e 	tsteq	r0, lr
    2c94:	01f3019b 	ldrbeq	r0, [r3, #27]!
    2c98:	0fe00000 	svceq	0x00e00000
    2c9c:	1c000000 	stcne	0, cr0, [r0], {0}
    2ca0:	00143c01 	andseq	r3, r4, r1, lsl #24
    2ca4:	01720100 	cmneq	r2, r0, lsl #2
    2ca8:	0001f301 	andeq	pc, r1, r1, lsl #6
    2cac:	00420c00 	subeq	r0, r2, r0, lsl #24
    2cb0:	00424408 	subeq	r4, r2, r8, lsl #8
    2cb4:	000ffe08 	andeq	pc, pc, r8, lsl #28
    2cb8:	00065800 	andeq	r5, r6, r0, lsl #16
    2cbc:	2dbf1800 	ldccs	8, cr1, [pc]
    2cc0:	71010000 	tstvc	r1, r0
    2cc4:	00003a01 	andeq	r3, r0, r1, lsl #20
    2cc8:	00101d00 	andseq	r1, r0, r0, lsl #26
    2ccc:	13971800 	orrsne	r1, r7, #0	; 0x0
    2cd0:	71010000 	tstvc	r1, r0
    2cd4:	00004c01 	andeq	r4, r0, r1, lsl #24
    2cd8:	00103b00 	andseq	r3, r0, r0, lsl #22
    2cdc:	0e2e1900 	cdpeq	9, 2, cr1, cr14, cr0, {0}
    2ce0:	73010000 	movwvc	r0, #4096	; 0x1000
    2ce4:	0001f301 	andeq	pc, r1, r1, lsl #6
    2ce8:	00105900 	andseq	r5, r0, r0, lsl #18
    2cec:	011c0000 	tsteq	ip, r0
    2cf0:	00001483 	andeq	r1, r0, r3, lsl #9
    2cf4:	01013701 	tsteq	r1, r1, lsl #14
    2cf8:	000001f3 	strdeq	r0, [r0], -r3
    2cfc:	08004244 	stmdaeq	r0, {r2, r6, r9, lr}
    2d00:	0800428c 	stmdaeq	r0, {r2, r3, r7, r9, lr}
    2d04:	00001077 	andeq	r1, r0, r7, ror r0
    2d08:	000006a7 	andeq	r0, r0, r7, lsr #13
    2d0c:	002dbf18 	eoreq	fp, sp, r8, lsl pc
    2d10:	01360100 	teqeq	r6, r0, lsl #2
    2d14:	0000003a 	andeq	r0, r0, sl, lsr r0
    2d18:	00001096 	muleq	r0, r6, r0
    2d1c:	00139718 	andseq	r9, r3, r8, lsl r7
    2d20:	01360100 	teqeq	r6, r0, lsl #2
    2d24:	0000003a 	andeq	r0, r0, sl, lsr r0
    2d28:	000010b4 	strheq	r1, [r0], -r4
    2d2c:	000e2e19 	andeq	r2, lr, r9, lsl lr
    2d30:	01380100 	teqeq	r8, r0, lsl #2
    2d34:	000001f3 	strdeq	r0, [r0], -r3
    2d38:	000010d2 	ldrdeq	r1, [r0], -r2
    2d3c:	7a012100 	bvc	4b144 <__Stack_Size+0x4ad44>
    2d40:	01000011 	tsteq	r0, r1, lsl r0
    2d44:	01f301f8 	ldrsheq	r0, [r3, #24]!
    2d48:	428c0000 	addmi	r0, ip, #0	; 0x0
    2d4c:	43040800 	movwmi	r0, #18432	; 0x4800
    2d50:	10fb0800 	rscsne	r0, fp, r0, lsl #16
    2d54:	06d40000 	ldrbeq	r0, [r4], r0
    2d58:	2e220000 	cdpcs	0, 2, cr0, cr2, cr0, {0}
    2d5c:	0100000e 	tsteq	r0, lr
    2d60:	0001f3f9 	strdeq	pc, [r1], -r9
    2d64:	00111a00 	andseq	r1, r1, r0, lsl #20
    2d68:	01210000 	teqeq	r1, r0
    2d6c:	000011fe 	strdeq	r1, [r0], -lr
    2d70:	f301d501 	vrshl.u8	d13, d1, d1
    2d74:	04000001 	streq	r0, [r0], #-1
    2d78:	40080043 	andmi	r0, r8, r3, asr #32
    2d7c:	43080043 	movwmi	r0, #32835	; 0x8043
    2d80:	01000011 	tsteq	r0, r1, lsl r0
    2d84:	22000007 	andcs	r0, r0, #7	; 0x7
    2d88:	00000e2e 	andeq	r0, r0, lr, lsr #28
    2d8c:	01f3d601 	mvnseq	sp, r1, lsl #12
    2d90:	11620000 	cmnne	r2, r0
    2d94:	23000000 	movwcs	r0, #0	; 0x0
    2d98:	0011af01 	andseq	sl, r1, r1, lsl #30
    2d9c:	01ae0100 	undefined instruction 0x01ae0100
    2da0:	000001f3 	strdeq	r0, [r0], -r3
    2da4:	08004340 	stmdaeq	r0, {r6, r8, r9, lr}
    2da8:	08004388 	stmdaeq	r0, {r3, r7, r8, r9, lr}
    2dac:	00001180 	andeq	r1, r0, r0, lsl #3
    2db0:	00129d12 	andseq	r9, r2, r2, lsl sp
    2db4:	3aad0100 	bcc	feb431bc <SCS_BASE+0x1eb351bc>
    2db8:	ab000000 	blge	2dc0 <__Stack_Size+0x29c0>
    2dbc:	22000011 	andcs	r0, r0, #17	; 0x11
    2dc0:	00000e2e 	andeq	r0, r0, lr, lsr #28
    2dc4:	01f3af01 	mvnseq	sl, r1, lsl #30
    2dc8:	11c90000 	bicne	r0, r9, r0
    2dcc:	00000000 	andeq	r0, r0, r0
    2dd0:	00000644 	andeq	r0, r0, r4, asr #12
    2dd4:	0b100002 	bleq	402de4 <__Stack_Size+0x4029e4>
    2dd8:	01040000 	tsteq	r4, r0
    2ddc:	00000000 	andeq	r0, r0, r0
    2de0:	00156401 	andseq	r6, r5, r1, lsl #8
    2de4:	00003f00 	andeq	r3, r0, r0, lsl #30
    2de8:	00438800 	subeq	r8, r3, r0, lsl #16
    2dec:	00461008 	subeq	r1, r6, r8
    2df0:	000ba908 	andeq	sl, fp, r8, lsl #18
    2df4:	05040200 	streq	r0, [r4, #-512]
    2df8:	00002f92 	muleq	r0, r2, pc
    2dfc:	35050202 	strcc	r0, [r5, #-514]
    2e00:	02000000 	andeq	r0, r0, #0	; 0x0
    2e04:	00e50601 	rsceq	r0, r5, r1, lsl #12
    2e08:	75030000 	strvc	r0, [r3]
    2e0c:	02003233 	andeq	r3, r0, #805306371	; 0x30000003
    2e10:	00004527 	andeq	r4, r0, r7, lsr #10
    2e14:	07040200 	streq	r0, [r4, -r0, lsl #4]
    2e18:	0000300c 	andeq	r3, r0, ip
    2e1c:	36317503 	ldrtcc	r7, [r1], -r3, lsl #10
    2e20:	57280200 	strpl	r0, [r8, -r0, lsl #4]!
    2e24:	02000000 	andeq	r0, r0, #0	; 0x0
    2e28:	01640702 	cmneq	r4, r2, lsl #14
    2e2c:	75030000 	strvc	r0, [r3]
    2e30:	29020038 	stmdbcs	r2, {r3, r4, r5}
    2e34:	00000068 	andeq	r0, r0, r8, rrx
    2e38:	e3080102 	movw	r0, #33026	; 0x8102
    2e3c:	04000000 	streq	r0, [r0]
    2e40:	00000045 	andeq	r0, r0, r5, asr #32
    2e44:	3b020105 	blcc	83260 <__Stack_Size+0x82e60>
    2e48:	00000089 	andeq	r0, r0, r9, lsl #1
    2e4c:	00074f06 	andeq	r4, r7, r6, lsl #30
    2e50:	6f060000 	svcvs	0x00060000
    2e54:	01000007 	tsteq	r0, r7
    2e58:	08d60700 	ldmeq	r6, {r8, r9, sl}^
    2e5c:	3b020000 	blcc	82e64 <__Stack_Size+0x82a64>
    2e60:	00000074 	andeq	r0, r0, r4, ror r0
    2e64:	09070408 	stmdbeq	r7, {r3, sl}
    2e68:	014f031c 	cmpeq	pc, ip, lsl r3
    2e6c:	0000010a 	andeq	r0, r0, sl, lsl #2
    2e70:	4c52430a 	mrrcmi	3, 0, r4, r2, cr10
    2e74:	01500300 	cmpeq	r0, r0, lsl #6
    2e78:	0000006f 	andeq	r0, r0, pc, rrx
    2e7c:	0a002302 	beq	ba8c <__Stack_Size+0xb68c>
    2e80:	00485243 	subeq	r5, r8, r3, asr #4
    2e84:	6f015103 	svcvs	0x00015103
    2e88:	02000000 	andeq	r0, r0, #0	; 0x0
    2e8c:	490a0423 	stmdbmi	sl, {r0, r1, r5, sl}
    2e90:	03005244 	movweq	r5, #580	; 0x244
    2e94:	006f0152 	rsbeq	r0, pc, r2, asr r1
    2e98:	23020000 	movwcs	r0, #8192	; 0x2000
    2e9c:	444f0a08 	strbmi	r0, [pc], #2568	; 2ea4 <__Stack_Size+0x2aa4>
    2ea0:	53030052 	movwpl	r0, #12370	; 0x3052
    2ea4:	00006f01 	andeq	r6, r0, r1, lsl #30
    2ea8:	0c230200 	sfmeq	f0, 4, [r3]
    2eac:	0007a60b 	andeq	sl, r7, fp, lsl #12
    2eb0:	01540300 	cmpeq	r4, r0, lsl #6
    2eb4:	0000006f 	andeq	r0, r0, pc, rrx
    2eb8:	0a102302 	beq	40bac8 <__Stack_Size+0x40b6c8>
    2ebc:	00525242 	subseq	r5, r2, r2, asr #4
    2ec0:	6f015503 	svcvs	0x00015503
    2ec4:	02000000 	andeq	r0, r0, #0	; 0x0
    2ec8:	690b1423 	stmdbvs	fp, {r0, r1, r5, sl, ip}
    2ecc:	03000009 	movweq	r0, #9	; 0x9
    2ed0:	006f0156 	rsbeq	r0, pc, r6, asr r1
    2ed4:	23020000 	movwcs	r0, #8192	; 0x2000
    2ed8:	d30c0018 	movwle	r0, #49176	; 0xc018
    2edc:	03000014 	movweq	r0, #20	; 0x14
    2ee0:	00970157 	addseq	r0, r7, r7, asr r1
    2ee4:	18090000 	stmdane	r9, {}
    2ee8:	4d015a03 	fstsmi	s10, [r1, #-12]
    2eec:	0b000001 	bleq	2ef8 <__Stack_Size+0x2af8>
    2ef0:	000016ab 	andeq	r1, r0, fp, lsr #13
    2ef4:	6f015b03 	svcvs	0x00015b03
    2ef8:	02000000 	andeq	r0, r0, #0	; 0x0
    2efc:	900b0023 	andls	r0, fp, r3, lsr #32
    2f00:	03000016 	movweq	r0, #22	; 0x16
    2f04:	006f015c 	rsbeq	r0, pc, ip, asr r1
    2f08:	23020000 	movwcs	r0, #8192	; 0x2000
    2f0c:	155d0b04 	ldrbne	r0, [sp, #-2820]
    2f10:	5d030000 	stcpl	0, cr0, [r3]
    2f14:	00015d01 	andeq	r5, r1, r1, lsl #26
    2f18:	08230200 	stmdaeq	r3!, {r9}
    2f1c:	00450d00 	subeq	r0, r5, r0, lsl #26
    2f20:	015d0000 	cmpeq	sp, r0
    2f24:	940e0000 	strls	r0, [lr]
    2f28:	03000000 	movweq	r0, #0	; 0x0
    2f2c:	014d0400 	cmpeq	sp, r0, lsl #8
    2f30:	01050000 	tsteq	r5, r0
    2f34:	017d2304 	cmneq	sp, r4, lsl #6
    2f38:	c3060000 	movwgt	r0, #24576	; 0x6000
    2f3c:	01000007 	tsteq	r0, r7
    2f40:	0007e506 	andeq	lr, r7, r6, lsl #10
    2f44:	1b060200 	blne	18374c <__Stack_Size+0x18334c>
    2f48:	03000009 	movweq	r0, #9	; 0x9
    2f4c:	08c40700 	stmiaeq	r4, {r8, r9, sl}^
    2f50:	27040000 	strcs	r0, [r4, -r0]
    2f54:	00000162 	andeq	r0, r0, r2, ror #2
    2f58:	2e040105 	adfcss	f0, f4, f5
    2f5c:	000001c2 	andeq	r0, r0, r2, asr #3
    2f60:	00089e06 	andeq	r9, r8, r6, lsl #28
    2f64:	53060000 	movwpl	r0, #24576	; 0x6000
    2f68:	04000009 	streq	r0, [r0], #-9
    2f6c:	0008ac06 	andeq	sl, r8, r6, lsl #24
    2f70:	90062800 	andls	r2, r6, r0, lsl #16
    2f74:	c8000008 	stmdagt	r0, {r3}
    2f78:	07d40600 	ldrbeq	r0, [r4, r0, lsl #12]
    2f7c:	06140000 	ldreq	r0, [r4], -r0
    2f80:	000008f7 	strdeq	r0, [r0], -r7
    2f84:	096e0610 	stmdbeq	lr!, {r4, r9, sl}^
    2f88:	061c0000 	ldreq	r0, [ip], -r0
    2f8c:	00000757 	andeq	r0, r0, r7, asr r7
    2f90:	42070018 	andmi	r0, r7, #24	; 0x18
    2f94:	04000009 	streq	r0, [r0], #-9
    2f98:	00018836 	andeq	r8, r1, r6, lsr r8
    2f9c:	04040f00 	streq	r0, [r4], #-3840
    2fa0:	0002003f 	andeq	r0, r2, pc, lsr r0
    2fa4:	07201000 	streq	r1, [r0, -r0]!
    2fa8:	40040000 	andmi	r0, r4, r0
    2fac:	0000004c 	andeq	r0, r0, ip, asr #32
    2fb0:	10002302 	andne	r2, r0, r2, lsl #6
    2fb4:	0000083b 	andeq	r0, r0, fp, lsr r8
    2fb8:	017d4104 	cmneq	sp, r4, lsl #2
    2fbc:	23020000 	movwcs	r0, #8192	; 0x2000
    2fc0:	08ba1002 	ldmeq	sl!, {r1, ip}
    2fc4:	42040000 	andmi	r0, r4, #0	; 0x0
    2fc8:	000001c2 	andeq	r0, r0, r2, asr #3
    2fcc:	00032302 	andeq	r2, r3, r2, lsl #6
    2fd0:	00080807 	andeq	r0, r8, r7, lsl #16
    2fd4:	cd430400 	cfstrdgt	mvd0, [r3]
    2fd8:	05000001 	streq	r0, [r0, #-1]
    2fdc:	20470401 	subcs	r0, r7, r1, lsl #8
    2fe0:	06000002 	streq	r0, [r0], -r2
    2fe4:	0000152e 	andeq	r1, r0, lr, lsr #10
    2fe8:	14e70600 	strbtne	r0, [r7], #1536
    2fec:	00010000 	andeq	r0, r1, r0
    2ff0:	00168607 	andseq	r8, r6, r7, lsl #12
    2ff4:	0b490400 	bleq	1243ffc <__Stack_Size+0x1243bfc>
    2ff8:	11000002 	tstne	r0, r2
    2ffc:	00155301 	andseq	r5, r5, r1, lsl #6
    3000:	017d0100 	cmneq	sp, r0, lsl #2
    3004:	08004388 	stmdaeq	r0, {r3, r7, r8, r9, lr}
    3008:	0800442e 	stmdaeq	r0, {r1, r2, r3, r5, sl, lr}
    300c:	000011e7 	andeq	r1, r0, r7, ror #3
    3010:	000002af 	andeq	r0, r0, pc, lsr #5
    3014:	00169512 	andseq	r9, r6, r2, lsl r5
    3018:	af7c0100 	svcge	0x007c0100
    301c:	01000002 	tsteq	r0, r2
    3020:	169b1350 	undefined
    3024:	7c010000 	stcvc	0, cr0, [r1], {0}
    3028:	000002b5 	strheq	r0, [r0], -r5
    302c:	00001212 	andeq	r1, r0, r2, lsl r2
    3030:	0015fa14 	andseq	pc, r5, r4, lsl sl
    3034:	3a7e0100 	bcc	1f8343c <__Stack_Size+0x1f8303c>
    3038:	01000000 	tsteq	r0, r0
    303c:	16571457 	undefined
    3040:	7e010000 	cdpvc	0, 0, cr0, cr1, cr0, {0}
    3044:	0000003a 	andeq	r0, r0, sl, lsr r0
    3048:	e0145c01 	ands	r5, r4, r1, lsl #24
    304c:	01000014 	tsteq	r0, r4, lsl r0
    3050:	00003a7e 	andeq	r3, r0, lr, ror sl
    3054:	15510100 	ldrbne	r0, [r1, #-256]
    3058:	00736f70 	rsbseq	r6, r3, r0, ror pc
    305c:	003a7e01 	eorseq	r7, sl, r1, lsl #28
    3060:	123b0000 	eorsne	r0, fp, #0	; 0x0
    3064:	80140000 	andshi	r0, r4, r0
    3068:	0100000e 	tsteq	r0, lr
    306c:	00003a7f 	andeq	r3, r0, pc, ror sl
    3070:	16540100 	ldrbne	r0, [r4], -r0, lsl #2
    3074:	00001587 	andeq	r1, r0, r7, lsl #11
    3078:	003a7f01 	eorseq	r7, sl, r1, lsl #30
    307c:	17000000 	strne	r0, [r0, -r0]
    3080:	00010a04 	andeq	r0, r1, r4, lsl #20
    3084:	00041700 	andeq	r1, r4, r0, lsl #14
    3088:	18000002 	stmdane	r0, {r1}
    308c:	00151701 	andseq	r1, r5, r1, lsl #14
    3090:	01e60100 	mvneq	r0, r0, lsl #2
    3094:	08004430 	stmdaeq	r0, {r4, r5, sl, lr}
    3098:	08004440 	stmdaeq	r0, {r6, sl, lr}
    309c:	02e05d01 	rsceq	r5, r0, #64	; 0x40
    30a0:	9b120000 	blls	4830a8 <__Stack_Size+0x482ca8>
    30a4:	01000016 	tsteq	r0, r6, lsl r0
    30a8:	0002b5e5 	andeq	fp, r2, r5, ror #11
    30ac:	00500100 	subseq	r0, r0, r0, lsl #2
    30b0:	15cd0119 	strbne	r0, [sp, #281]
    30b4:	f7010000 	undefined instruction 0xf7010000
    30b8:	00005e01 	andeq	r5, r0, r1, lsl #28
    30bc:	00444000 	subeq	r4, r4, r0
    30c0:	00444c08 	subeq	r4, r4, r8, lsl #24
    30c4:	235d0108 	cmpcs	sp, #2	; 0x2
    30c8:	13000003 	movwne	r0, #3	; 0x3
    30cc:	00001695 	muleq	r0, r5, r6
    30d0:	02aff601 	adceq	pc, pc, #1048576	; 0x100000
    30d4:	126f0000 	rsbne	r0, pc, #0	; 0x0
    30d8:	20120000 	andscs	r0, r2, r0
    30dc:	01000007 	tsteq	r0, r7
    30e0:	00004cf6 	strdeq	r4, [r0], -r6
    30e4:	16510100 	ldrbne	r0, [r1], -r0, lsl #2
    30e8:	00000fcd 	andeq	r0, r0, sp, asr #31
    30ec:	005ef801 	subseq	pc, lr, r1, lsl #16
    30f0:	1a000000 	bne	30f8 <__Stack_Size+0x2cf8>
    30f4:	00162901 	andseq	r2, r6, r1, lsl #18
    30f8:	01110100 	tsteq	r1, r0, lsl #2
    30fc:	00004c01 	andeq	r4, r0, r1, lsl #24
    3100:	00444c00 	subeq	r4, r4, r0, lsl #24
    3104:	00445208 	subeq	r5, r4, r8, lsl #4
    3108:	505d0108 	subspl	r0, sp, r8, lsl #2
    310c:	1b000003 	blne	3120 <__Stack_Size+0x2d20>
    3110:	00001695 	muleq	r0, r5, r6
    3114:	af011001 	svcge	0x00011001
    3118:	82000002 	andhi	r0, r0, #2	; 0x2
    311c:	00000012 	andeq	r0, r0, r2, lsl r0
    3120:	16b0011a 	ssatne	r0, #17, sl, lsl #2
    3124:	22010000 	andcs	r0, r1, #0	; 0x0
    3128:	005e0101 	subseq	r0, lr, r1, lsl #2
    312c:	44540000 	ldrbmi	r0, [r4]
    3130:	44600800 	strbtmi	r0, [r0], #-2048
    3134:	5d010800 	stcpl	8, cr0, [r1]
    3138:	00000397 	muleq	r0, r7, r3
    313c:	0016951b 	andseq	r9, r6, fp, lsl r5
    3140:	01210100 	teqeq	r1, r0, lsl #2
    3144:	000002af 	andeq	r0, r0, pc, lsr #5
    3148:	00001295 	muleq	r0, r5, r2
    314c:	0007201c 	andeq	r2, r7, ip, lsl r0
    3150:	01210100 	teqeq	r1, r0, lsl #2
    3154:	0000004c 	andeq	r0, r0, ip, asr #32
    3158:	cd1d5101 	ldfgts	f5, [sp, #-4]
    315c:	0100000f 	tsteq	r0, pc
    3160:	005e0123 	subseq	r0, lr, r3, lsr #2
    3164:	1a000000 	bne	316c <__Stack_Size+0x2d6c>
    3168:	0014ef01 	andseq	lr, r4, r1, lsl #30
    316c:	013c0100 	teqeq	ip, r0, lsl #2
    3170:	00004c01 	andeq	r4, r0, r1, lsl #24
    3174:	00446000 	subeq	r6, r4, r0
    3178:	00446608 	subeq	r6, r4, r8, lsl #12
    317c:	c45d0108 	ldrbgt	r0, [sp], #-264
    3180:	1b000003 	blne	3194 <__Stack_Size+0x2d94>
    3184:	00001695 	muleq	r0, r5, r6
    3188:	af013b01 	svcge	0x00013b01
    318c:	a8000002 	stmdage	r0, {r1}
    3190:	00000012 	andeq	r0, r0, r2, lsl r0
    3194:	1546011e 	strbne	r0, [r6, #-286]
    3198:	4e010000 	cdpmi	0, 0, cr0, cr1, cr0, {0}
    319c:	44680101 	strbtmi	r0, [r8], #-257
    31a0:	446c0800 	strbtmi	r0, [ip], #-2048
    31a4:	5d010800 	stcpl	8, cr0, [r1]
    31a8:	000003f9 	strdeq	r0, [r0], -r9
    31ac:	0016951c 	andseq	r9, r6, ip, lsl r5
    31b0:	014d0100 	cmpeq	sp, r0, lsl #2
    31b4:	000002af 	andeq	r0, r0, pc, lsr #5
    31b8:	201c5001 	andscs	r5, ip, r1
    31bc:	01000007 	tsteq	r0, r7
    31c0:	004c014d 	subeq	r0, ip, sp, asr #2
    31c4:	51010000 	tstpl	r1, r0
    31c8:	e3011e00 	movw	r1, #7680	; 0x1e00
    31cc:	01000015 	tsteq	r0, r5, lsl r0
    31d0:	6c010161 	stfvss	f0, [r1], {97}
    31d4:	70080044 	andvc	r0, r8, r4, asr #32
    31d8:	01080044 	tsteq	r8, r4, asr #32
    31dc:	00042e5d 	andeq	r2, r4, sp, asr lr
    31e0:	16951c00 	ldrne	r1, [r5], r0, lsl #24
    31e4:	60010000 	andvs	r0, r1, r0
    31e8:	0002af01 	andeq	sl, r2, r1, lsl #30
    31ec:	1c500100 	ldfnee	f0, [r0], {0}
    31f0:	00000720 	andeq	r0, r0, r0, lsr #14
    31f4:	4c016001 	stcmi	0, cr6, [r1], {1}
    31f8:	01000000 	tsteq	r0, r0
    31fc:	011e0051 	tsteq	lr, r1, asr r0
    3200:	00001538 	andeq	r1, r0, r8, lsr r5
    3204:	01017701 	tsteq	r1, r1, lsl #14
    3208:	08004470 	stmdaeq	r0, {r4, r5, r6, sl, lr}
    320c:	0800447a 	stmdaeq	r0, {r1, r3, r4, r5, r6, sl, lr}
    3210:	04715d01 	ldrbteq	r5, [r1], #-3329
    3214:	951c0000 	ldrls	r0, [ip]
    3218:	01000016 	tsteq	r0, r6, lsl r0
    321c:	02af0176 	adceq	r0, pc, #-2147483619	; 0x8000001d
    3220:	50010000 	andpl	r0, r1, r0
    3224:	0007201c 	andeq	r2, r7, ip, lsl r0
    3228:	01760100 	cmneq	r6, r0, lsl #2
    322c:	0000004c 	andeq	r0, r0, ip, asr #32
    3230:	271c5101 	ldrcs	r5, [ip, -r1, lsl #2]
    3234:	01000015 	tsteq	r0, r5, lsl r0
    3238:	02200176 	eoreq	r0, r0, #-2147483619	; 0x8000001d
    323c:	52010000 	andpl	r0, r1, #0	; 0x0
    3240:	62011e00 	andvs	r1, r1, #0	; 0x0
    3244:	01000016 	tsteq	r0, r6, lsl r0
    3248:	7c010191 	stfvcs	f0, [r1], {145}
    324c:	80080044 	andhi	r0, r8, r4, asr #32
    3250:	01080044 	tsteq	r8, r4, asr #32
    3254:	0004a65d 	andeq	sl, r4, sp, asr r6
    3258:	16951c00 	ldrne	r1, [r5], r0, lsl #24
    325c:	90010000 	andls	r0, r1, r0
    3260:	0002af01 	andeq	sl, r2, r1, lsl #30
    3264:	1c500100 	ldfnee	f0, [r0], {0}
    3268:	000015f2 	strdeq	r1, [r0], -r2
    326c:	4c019001 	stcmi	0, cr9, [r1], {1}
    3270:	01000000 	tsteq	r0, r0
    3274:	011e0051 	tsteq	lr, r1, asr r0
    3278:	00001644 	andeq	r1, r0, r4, asr #12
    327c:	0101a301 	tsteq	r1, r1, lsl #6
    3280:	08004480 	stmdaeq	r0, {r7, sl, lr}
    3284:	08004490 	stmdaeq	r0, {r4, r7, sl, lr}
    3288:	04e95d01 	strbteq	r5, [r9], #3329
    328c:	951c0000 	ldrls	r0, [ip]
    3290:	01000016 	tsteq	r0, r6, lsl r0
    3294:	02af01a2 	adceq	r0, pc, #-2147483608	; 0x80000028
    3298:	50010000 	andpl	r0, r1, r0
    329c:	0007201c 	andeq	r2, r7, ip, lsl r0
    32a0:	01a20100 	undefined instruction 0x01a20100
    32a4:	0000004c 	andeq	r0, r0, ip, asr #32
    32a8:	741f5101 	ldrvc	r5, [pc], #257	; 32b0 <__Stack_Size+0x2eb0>
    32ac:	0100706d 	tsteq	r0, sp, rrx
    32b0:	003a01a4 	eorseq	r0, sl, r4, lsr #3
    32b4:	53010000 	movwpl	r0, #4096	; 0x1000
    32b8:	ab011e00 	blge	4aac0 <__Stack_Size+0x4a6c0>
    32bc:	01000015 	tsteq	r0, r5, lsl r0
    32c0:	900101c4 	andls	r0, r1, r4, asr #3
    32c4:	b0080044 	andlt	r0, r8, r4, asr #32
    32c8:	01080044 	tsteq	r8, r4, asr #32
    32cc:	0005305d 	andeq	r3, r5, sp, asr r0
    32d0:	158f1c00 	strne	r1, [pc, #3072]	; 3ed8 <__Stack_Size+0x3ad8>
    32d4:	c3010000 	movwgt	r0, #4096	; 0x1000
    32d8:	00005e01 	andeq	r5, r0, r1, lsl #28
    32dc:	1b500100 	blne	14036e4 <__Stack_Size+0x14032e4>
    32e0:	0000161a 	andeq	r1, r0, sl, lsl r6
    32e4:	5e01c301 	cdppl	3, 0, cr12, cr1, cr1, {0}
    32e8:	bb000000 	bllt	32f0 <__Stack_Size+0x2ef0>
    32ec:	20000012 	andcs	r0, r0, r2, lsl r0
    32f0:	00000e80 	andeq	r0, r0, r0, lsl #29
    32f4:	3a01c501 	bcc	74700 <__Stack_Size+0x74300>
    32f8:	ce000000 	cdpgt	0, 0, cr0, cr0, cr0, {0}
    32fc:	00000012 	andeq	r0, r0, r2, lsl r0
    3300:	1503011e 	strne	r0, [r3, #-286]
    3304:	dd010000 	stcle	0, cr0, [r1]
    3308:	44b00101 	ldrtmi	r0, [r0], #257
    330c:	44bc0800 	ldrtmi	r0, [ip], #2048
    3310:	5d010800 	stcpl	8, cr0, [r1]
    3314:	00000557 	andeq	r0, r0, r7, asr r5
    3318:	000de01c 	andeq	lr, sp, ip, lsl r0
    331c:	01dc0100 	bicseq	r0, ip, r0, lsl #2
    3320:	00000089 	andeq	r0, r0, r9, lsl #1
    3324:	21005001 	tstcs	r0, r1
    3328:	00160601 	andseq	r0, r6, r1, lsl #12
    332c:	02080100 	andeq	r0, r8, #0	; 0x0
    3330:	0044bc01 	subeq	fp, r4, r1, lsl #24
    3334:	00451c08 	subeq	r1, r5, r8, lsl #24
    3338:	00130d08 	andseq	r0, r3, r8, lsl #26
    333c:	0005c600 	andeq	ip, r5, r0, lsl #12
    3340:	15c21c00 	strbne	r1, [r2, #3072]
    3344:	07010000 	streq	r0, [r1, -r0]
    3348:	00003a02 	andeq	r3, r0, r2, lsl #20
    334c:	1b500100 	blne	1403754 <__Stack_Size+0x1403354>
    3350:	00000de0 	andeq	r0, r0, r0, ror #27
    3354:	89020701 	stmdbhi	r2, {r0, r8, r9, sl}
    3358:	2c000000 	stccs	0, cr0, [r0], {0}
    335c:	1f000013 	svcne	0x00000013
    3360:	00706d74 	rsbseq	r6, r0, r4, ror sp
    3364:	3a020901 	bcc	85770 <__Stack_Size+0x85370>
    3368:	01000000 	tsteq	r0, r0
    336c:	166d1d54 	undefined
    3370:	09010000 	stmdbeq	r1, {}
    3374:	00003a02 	andeq	r3, r0, r2, lsl #20
    3378:	0e802000 	cdpeq	0, 8, cr2, cr0, cr0, {0}
    337c:	09010000 	stmdbeq	r1, {}
    3380:	00003a02 	andeq	r3, r0, r2, lsl #20
    3384:	00134a00 	andseq	r4, r3, r0, lsl #20
    3388:	163c1d00 	ldrtne	r1, [ip], -r0, lsl #26
    338c:	09010000 	stmdbeq	r1, {}
    3390:	00003a02 	andeq	r3, r0, r2, lsl #20
    3394:	01210000 	teqeq	r1, r0
    3398:	00001672 	andeq	r1, r0, r2, ror r6
    339c:	01023a01 	tsteq	r2, r1, lsl #20
    33a0:	0800451c 	stmdaeq	r0, {r2, r3, r4, r8, sl, lr}
    33a4:	08004550 	stmdaeq	r0, {r4, r6, r8, sl, lr}
    33a8:	00001389 	andeq	r1, r0, r9, lsl #7
    33ac:	0000060d 	andeq	r0, r0, sp, lsl #12
    33b0:	00158f1b 	andseq	r8, r5, fp, lsl pc
    33b4:	02390100 	eorseq	r0, r9, #0	; 0x0
    33b8:	0000005e 	andeq	r0, r0, lr, asr r0
    33bc:	000013a8 	andeq	r1, r0, r8, lsr #7
    33c0:	00161a1b 	andseq	r1, r6, fp, lsl sl
    33c4:	02390100 	eorseq	r0, r9, #0	; 0x0
    33c8:	0000005e 	andeq	r0, r0, lr, asr r0
    33cc:	000013bb 	strheq	r1, [r0], -fp
    33d0:	706d7422 	rsbvc	r7, sp, r2, lsr #8
    33d4:	023b0100 	eorseq	r0, fp, #0	; 0x0
    33d8:	0000003a 	andeq	r0, r0, sl, lsr r0
    33dc:	c7012300 	strgt	r2, [r1, -r0, lsl #6]
    33e0:	01000016 	tsteq	r0, r6, lsl r0
    33e4:	4550016c 	ldrbmi	r0, [r0, #-364]
    33e8:	45680800 	strbmi	r0, [r8, #-2048]!
    33ec:	13ce0800 	bicne	r0, lr, #0	; 0x0
    33f0:	01240000 	teqeq	r4, r0
    33f4:	0000159f 	muleq	r0, pc, r5
    33f8:	68013401 	stmdavs	r1, {r0, sl, ip, sp}
    33fc:	10080045 	andne	r0, r8, r5, asr #32
    3400:	f9080046 	undefined instruction 0xf9080046
    3404:	13000013 	movwne	r0, #19	; 0x13
    3408:	00001695 	muleq	r0, r5, r6
    340c:	02af3301 	adceq	r3, pc, #67108864	; 0x4000000
    3410:	14240000 	strtne	r0, [r4]
    3414:	00000000 	andeq	r0, r0, r0
    3418:	000008e3 	andeq	r0, r0, r3, ror #17
    341c:	0d350002 	ldceq	0, cr0, [r5, #-8]!
    3420:	01040000 	tsteq	r4, r0
    3424:	00000000 	andeq	r0, r0, r0
    3428:	0017ca01 	andseq	ip, r7, r1, lsl #20
    342c:	00003f00 	andeq	r3, r0, r0, lsl #30
    3430:	00461000 	subeq	r1, r6, r0
    3434:	00499408 	subeq	r9, r9, r8, lsl #8
    3438:	000d2108 	andeq	r2, sp, r8, lsl #2
    343c:	05040200 	streq	r0, [r4, #-512]
    3440:	00002f92 	muleq	r0, r2, pc
    3444:	35050202 	strcc	r0, [r5, #-514]
    3448:	02000000 	andeq	r0, r0, #0	; 0x0
    344c:	00e50601 	rsceq	r0, r5, r1, lsl #12
    3450:	75030000 	strvc	r0, [r3]
    3454:	02003233 	andeq	r3, r0, #805306371	; 0x30000003
    3458:	00004527 	andeq	r4, r0, r7, lsr #10
    345c:	07040200 	streq	r0, [r4, -r0, lsl #4]
    3460:	0000300c 	andeq	r3, r0, ip
    3464:	36317503 	ldrtcc	r7, [r1], -r3, lsl #10
    3468:	57280200 	strpl	r0, [r8, -r0, lsl #4]!
    346c:	02000000 	andeq	r0, r0, #0	; 0x0
    3470:	01640702 	cmneq	r4, r2, lsl #14
    3474:	75030000 	strvc	r0, [r3]
    3478:	29020038 	stmdbcs	r2, {r3, r4, r5}
    347c:	00000068 	andeq	r0, r0, r8, rrx
    3480:	e3080102 	movw	r0, #33026	; 0x8102
    3484:	04000000 	streq	r0, [r0]
    3488:	00000045 	andeq	r0, r0, r5, asr #32
    348c:	00006f05 	andeq	r6, r0, r5, lsl #30
    3490:	02010600 	andeq	r0, r1, #0	; 0x0
    3494:	00008e39 	andeq	r8, r0, r9, lsr lr
    3498:	15320700 	ldrne	r0, [r2, #-1792]!
    349c:	08000000 	stmdaeq	r0, {}
    34a0:	00544553 	subseq	r4, r4, r3, asr r5
    34a4:	71090001 	tstvc	r9, r1
    34a8:	0200001c 	andeq	r0, r0, #28	; 0x1c
    34ac:	00007939 	andeq	r7, r0, r9, lsr r9
    34b0:	02010600 	andeq	r0, r1, #0	; 0x0
    34b4:	0000ae3b 	andeq	sl, r0, fp, lsr lr
    34b8:	074f0700 	strbeq	r0, [pc, -r0, lsl #14]
    34bc:	07000000 	streq	r0, [r0, -r0]
    34c0:	0000076f 	andeq	r0, r0, pc, ror #14
    34c4:	d6090001 	strle	r0, [r9], -r1
    34c8:	02000008 	andeq	r0, r0, #8	; 0x8
    34cc:	0000993b 	andeq	r9, r0, fp, lsr r9
    34d0:	07040a00 	streq	r0, [r4, -r0, lsl #20]
    34d4:	03033c0b 	movweq	r3, #15371	; 0x3c0b
    34d8:	01750182 	cmneq	r5, r2, lsl #3
    34dc:	c20c0000 	andgt	r0, ip, #0	; 0x0
    34e0:	03000019 	movweq	r0, #25	; 0x19
    34e4:	01850183 	orreq	r0, r5, r3, lsl #3
    34e8:	23020000 	movwcs	r0, #8192	; 0x2000
    34ec:	01870c00 	orreq	r0, r7, r0, lsl #24
    34f0:	84030000 	strhi	r0, [r3]
    34f4:	00018a01 	andeq	r8, r1, r1, lsl #20
    34f8:	08230200 	stmdaeq	r3!, {r9}
    34fc:	0019860c 	andseq	r8, r9, ip, lsl #12
    3500:	01850300 	orreq	r0, r5, r0, lsl #6
    3504:	0000019a 	muleq	r0, sl, r1
    3508:	01802303 	orreq	r2, r0, r3, lsl #6
    350c:	0018520c 	andseq	r5, r8, ip, lsl #4
    3510:	01860300 	orreq	r0, r6, r0, lsl #6
    3514:	0000018a 	andeq	r0, r0, sl, lsl #3
    3518:	01882303 	orreq	r2, r8, r3, lsl #6
    351c:	00199c0c 	andseq	r9, r9, ip, lsl #24
    3520:	01870300 	orreq	r0, r7, r0, lsl #6
    3524:	0000019f 	muleq	r0, pc, r1
    3528:	02802303 	addeq	r2, r0, #201326592	; 0xc000000
    352c:	0000840c 	andeq	r8, r0, ip, lsl #8
    3530:	01880300 	orreq	r0, r8, r0, lsl #6
    3534:	0000018a 	andeq	r0, r0, sl, lsl #3
    3538:	02882303 	addeq	r2, r8, #201326592	; 0xc000000
    353c:	0019120c 	andseq	r1, r9, ip, lsl #4
    3540:	01890300 	orreq	r0, r9, r0, lsl #6
    3544:	000001a4 	andeq	r0, r0, r4, lsr #3
    3548:	03802303 	orreq	r2, r0, #201326592	; 0xc000000
    354c:	00019b0c 	andeq	r9, r1, ip, lsl #22
    3550:	018a0300 	orreq	r0, sl, r0, lsl #6
    3554:	0000018a 	andeq	r0, r0, sl, lsl #3
    3558:	03882303 	orreq	r2, r8, #201326592	; 0xc000000
    355c:	0016d70c 	andseq	sp, r6, ip, lsl #14
    3560:	018b0300 	orreq	r0, fp, r0, lsl #6
    3564:	000001a9 	andeq	r0, r0, r9, lsr #3
    3568:	04802303 	streq	r2, [r0], #771
    356c:	00008e0c 	andeq	r8, r0, ip, lsl #28
    3570:	018c0300 	orreq	r0, ip, r0, lsl #6
    3574:	000001ae 	andeq	r0, r0, lr, lsr #3
    3578:	04882303 	streq	r2, [r8], #771
    357c:	5250490d 	subspl	r4, r0, #212992	; 0x34000
    3580:	018d0300 	orreq	r0, sp, r0, lsl #6
    3584:	000001ce 	andeq	r0, r0, lr, asr #3
    3588:	06802303 	streq	r2, [r0], r3, lsl #6
    358c:	00450e00 	subeq	r0, r5, r0, lsl #28
    3590:	01850000 	orreq	r0, r5, r0
    3594:	b90f0000 	stmdblt	pc, {}
    3598:	01000000 	tsteq	r0, r0
    359c:	01750400 	cmneq	r5, r0, lsl #8
    35a0:	3a0e0000 	bcc	3835a8 <__Stack_Size+0x3831a8>
    35a4:	9a000000 	bls	35ac <__Stack_Size+0x31ac>
    35a8:	0f000001 	svceq	0x00000001
    35ac:	000000b9 	strheq	r0, [r0], -r9
    35b0:	7504001d 	strvc	r0, [r4, #-29]
    35b4:	04000001 	streq	r0, [r0], #-1
    35b8:	00000175 	andeq	r0, r0, r5, ror r1
    35bc:	00017504 	andeq	r7, r1, r4, lsl #10
    35c0:	01750400 	cmneq	r5, r0, lsl #8
    35c4:	3a0e0000 	bcc	3835cc <__Stack_Size+0x3831cc>
    35c8:	be000000 	cdplt	0, 0, cr0, cr0, cr0, {0}
    35cc:	0f000001 	svceq	0x00000001
    35d0:	000000b9 	strheq	r0, [r0], -r9
    35d4:	450e003d 	strmi	r0, [lr, #-61]
    35d8:	ce000000 	cdpgt	0, 0, cr0, cr0, cr0, {0}
    35dc:	0f000001 	svceq	0x00000001
    35e0:	000000b9 	strheq	r0, [r0], -r9
    35e4:	be04000e 	cdplt	0, 0, cr0, cr4, cr14, {0}
    35e8:	10000001 	andne	r0, r0, r1
    35ec:	01910340 	orrseq	r0, r1, r0, asr #6
    35f0:	000002af 	andeq	r0, r0, pc, lsr #5
    35f4:	0017f50c 	andseq	pc, r7, ip, lsl #10
    35f8:	01920300 	orrseq	r0, r2, r0, lsl #6
    35fc:	00000074 	andeq	r0, r0, r4, ror r0
    3600:	0c002302 	stceq	3, cr2, [r0], {2}
    3604:	0000184d 	andeq	r1, r0, sp, asr #16
    3608:	6f019303 	svcvs	0x00019303
    360c:	02000000 	andeq	r0, r0, #0	; 0x0
    3610:	970c0423 	strls	r0, [ip, -r3, lsr #8]
    3614:	03000019 	movweq	r0, #25	; 0x19
    3618:	006f0194 	mlseq	pc, r4, r1, r0
    361c:	23020000 	movwcs	r0, #8192	; 0x2000
    3620:	18f80c08 	ldmne	r8!, {r3, sl, fp}^
    3624:	95030000 	strls	r0, [r3]
    3628:	00006f01 	andeq	r6, r0, r1, lsl #30
    362c:	0c230200 	sfmeq	f0, 4, [r3]
    3630:	5243530d 	subpl	r5, r3, #872415232	; 0x34000000
    3634:	01960300 	orrseq	r0, r6, r0, lsl #6
    3638:	0000006f 	andeq	r0, r0, pc, rrx
    363c:	0d102302 	ldceq	3, cr2, [r0, #-8]
    3640:	00524343 	subseq	r4, r2, r3, asr #6
    3644:	6f019703 	svcvs	0x00019703
    3648:	02000000 	andeq	r0, r0, #0	; 0x0
    364c:	210c1423 	tstcs	ip, r3, lsr #8
    3650:	03000019 	movweq	r0, #25	; 0x19
    3654:	02bf0198 	adcseq	r0, pc, #38	; 0x26
    3658:	23020000 	movwcs	r0, #8192	; 0x2000
    365c:	19260c18 	stmdbne	r6!, {r3, r4, sl, fp}
    3660:	99030000 	stmdbls	r3, {}
    3664:	00006f01 	andeq	r6, r0, r1, lsl #30
    3668:	24230200 	strtcs	r0, [r3], #-512
    366c:	0018d30c 	andseq	sp, r8, ip, lsl #6
    3670:	019a0300 	orrseq	r0, sl, r0, lsl #6
    3674:	0000006f 	andeq	r0, r0, pc, rrx
    3678:	0c282302 	stceq	3, cr2, [r8], #-8
    367c:	000019a6 	andeq	r1, r0, r6, lsr #19
    3680:	6f019b03 	svcvs	0x00019b03
    3684:	02000000 	andeq	r0, r0, #0	; 0x0
    3688:	a10c2c23 	tstge	ip, r3, lsr #24
    368c:	03000019 	movweq	r0, #25	; 0x19
    3690:	006f019c 	mlseq	pc, ip, r1, r0
    3694:	23020000 	movwcs	r0, #8192	; 0x2000
    3698:	193c0c30 	ldmdbne	ip!, {r4, r5, sl, fp}
    369c:	9d030000 	stcls	0, cr0, [r3]
    36a0:	00006f01 	andeq	r6, r0, r1, lsl #30
    36a4:	34230200 	strtcc	r0, [r3], #-512
    36a8:	0018aa0c 	andseq	sl, r8, ip, lsl #20
    36ac:	019e0300 	orrseq	r0, lr, r0, lsl #6
    36b0:	0000006f 	andeq	r0, r0, pc, rrx
    36b4:	0c382302 	ldceq	3, cr2, [r8], #-8
    36b8:	000019bd 	strheq	r1, [r0], -sp
    36bc:	6f019f03 	svcvs	0x00019f03
    36c0:	02000000 	andeq	r0, r0, #0	; 0x0
    36c4:	0e003c23 	cdpeq	12, 0, cr3, cr0, cr3, {1}
    36c8:	00000045 	andeq	r0, r0, r5, asr #32
    36cc:	000002bf 	strheq	r0, [r0], -pc
    36d0:	0000b90f 	andeq	fp, r0, pc, lsl #18
    36d4:	04000200 	streq	r0, [r0], #-512
    36d8:	000002af 	andeq	r0, r0, pc, lsr #5
    36dc:	1b040411 	blne	104728 <__Stack_Size+0x104328>
    36e0:	00000305 	andeq	r0, r0, r5, lsl #6
    36e4:	00086512 	andeq	r6, r8, r2, lsl r5
    36e8:	5e1c0400 	cfmulspl	mvf0, mvf12, mvf0
    36ec:	02000000 	andeq	r0, r0, #0	; 0x0
    36f0:	19120023 	ldmdbne	r2, {r0, r1, r5}
    36f4:	04000008 	streq	r0, [r0], #-8
    36f8:	00005e1d 	andeq	r5, r0, sp, lsl lr
    36fc:	01230200 	teqeq	r3, r0, lsl #4
    3700:	00087512 	andeq	r7, r8, r2, lsl r5
    3704:	5e1e0400 	cfmulspl	mvf0, mvf14, mvf0
    3708:	02000000 	andeq	r0, r0, #0	; 0x0
    370c:	29120223 	ldmdbcs	r2, {r0, r1, r5, r9}
    3710:	04000007 	streq	r0, [r0], #-7
    3714:	0000ae1f 	andeq	sl, r0, pc, lsl lr
    3718:	03230200 	teqeq	r3, #0	; 0x0
    371c:	08e60900 	stmiaeq	r6!, {r8, fp}^
    3720:	20040000 	andcs	r0, r4, r0
    3724:	000002c4 	andeq	r0, r0, r4, asr #5
    3728:	1af30113 	bne	ffcc3b7c <SCS_BASE+0x1fcb5b7c>
    372c:	25010000 	strcs	r0, [r1]
    3730:	00461001 	subeq	r1, r6, r1
    3734:	00464408 	subeq	r4, r6, r8, lsl #8
    3738:	355d0108 	ldrbcc	r0, [sp, #-264]
    373c:	14000003 	strne	r0, [r0], #-3
    3740:	00000aab 	andeq	r0, r0, fp, lsr #21
    3744:	003a2601 	eorseq	r2, sl, r1, lsl #12
    3748:	52010000 	andpl	r0, r1, #0	; 0x0
    374c:	80011300 	andhi	r1, r1, r0, lsl #6
    3750:	0100001a 	tsteq	r0, sl, lsl r0
    3754:	4644013c 	undefined
    3758:	46740800 	ldrbtmi	r0, [r4], -r0, lsl #16
    375c:	5d010800 	stcpl	8, cr0, [r1]
    3760:	00000358 	andeq	r0, r0, r8, asr r3
    3764:	000aab15 	andeq	sl, sl, r5, lsl fp
    3768:	3a3d0100 	bcc	f43b70 <__Stack_Size+0xf43770>
    376c:	00000000 	andeq	r0, r0, r0
    3770:	1aff0113 	bne	fffc3bc4 <SCS_BASE+0x1ffb5bc4>
    3774:	62010000 	andvs	r0, r1, #0	; 0x0
    3778:	00467401 	subeq	r7, r6, r1, lsl #8
    377c:	00468808 	subeq	r8, r6, r8, lsl #16
    3780:	7f5d0108 	svcvc	0x005d0108
    3784:	16000003 	strne	r0, [r0], -r3
    3788:	000017fb 	strdeq	r1, [r0], -fp
    378c:	003a6101 	eorseq	r6, sl, r1, lsl #2
    3790:	14430000 	strbne	r0, [r3]
    3794:	17000000 	strne	r0, [r0, -r0]
    3798:	00191701 	andseq	r1, r9, r1, lsl #14
    379c:	01750100 	cmneq	r5, r0, lsl #2
    37a0:	08004688 	stmdaeq	r0, {r3, r7, r9, sl, lr}
    37a4:	08004704 	stmdaeq	r0, {r2, r8, r9, sl, lr}
    37a8:	00001456 	andeq	r1, r0, r6, asr r4
    37ac:	000003eb 	andeq	r0, r0, fp, ror #7
    37b0:	0016fb16 	andseq	pc, r6, r6, lsl fp
    37b4:	eb740100 	bl	1d03bbc <__Stack_Size+0x1d037bc>
    37b8:	75000003 	strvc	r0, [r0, #-3]
    37bc:	18000014 	stmdane	r0, {r2, r4}
    37c0:	0000198b 	andeq	r1, r0, fp, lsl #19
    37c4:	003a7601 	eorseq	r7, sl, r1, lsl #12
    37c8:	14930000 	ldrne	r0, [r3]
    37cc:	80180000 	andshi	r0, r8, r0
    37d0:	0100000e 	tsteq	r0, lr
    37d4:	00003a76 	andeq	r3, r0, r6, ror sl
    37d8:	0014bc00 	andseq	fp, r4, r0, lsl #24
    37dc:	163c1800 	ldrtne	r1, [ip], -r0, lsl #16
    37e0:	76010000 	strvc	r0, [r1], -r0
    37e4:	0000003a 	andeq	r0, r0, sl, lsr r0
    37e8:	000014da 	ldrdeq	r1, [r0], -sl
    37ec:	00178315 	andseq	r8, r7, r5, lsl r3
    37f0:	3a770100 	bcc	1dc3bf8 <__Stack_Size+0x1dc37f8>
    37f4:	15000000 	strne	r0, [r0]
    37f8:	00001942 	andeq	r1, r0, r2, asr #18
    37fc:	003a7701 	eorseq	r7, sl, r1, lsl #14
    3800:	19000000 	stmdbne	r0, {}
    3804:	00030504 	andeq	r0, r3, r4, lsl #10
    3808:	76011300 	strvc	r1, [r1], -r0, lsl #6
    380c:	01000019 	tsteq	r0, r9, lsl r0
    3810:	470401a9 	strmi	r0, [r4, -r9, lsr #3]
    3814:	47100800 	ldrmi	r0, [r0, -r0, lsl #16]
    3818:	5d010800 	stcpl	8, cr0, [r1]
    381c:	00000416 	andeq	r0, r0, r6, lsl r4
    3820:	0016fb1a 	andseq	pc, r6, sl, lsl fp
    3824:	eba80100 	bl	fea03c2c <SCS_BASE+0x1e9f5c2c>
    3828:	01000003 	tsteq	r0, r3
    382c:	011b0050 	tsteq	fp, r0, asr r0
    3830:	0000170b 	andeq	r1, r0, fp, lsl #14
    3834:	01010601 	tsteq	r1, r1, lsl #12
    3838:	0000004c 	andeq	r0, r0, ip, asr #32
    383c:	08004710 	stmdaeq	r0, {r4, r8, r9, sl, lr}
    3840:	08004728 	stmdaeq	r0, {r3, r5, r8, r9, sl, lr}
    3844:	011c5d01 	tsteq	ip, r1, lsl #26
    3848:	00001a5d 	andeq	r1, r0, sp, asr sl
    384c:	01011301 	tsteq	r1, r1, lsl #6
    3850:	0000008e 	andeq	r0, r0, lr, lsl #1
    3854:	08004728 	stmdaeq	r0, {r3, r5, r8, r9, sl, lr}
    3858:	0800474c 	stmdaeq	r0, {r2, r3, r6, r8, r9, sl, lr}
    385c:	04755d01 	ldrbteq	r5, [r5], #-3329
    3860:	651d0000 	ldrvs	r0, [sp]
    3864:	01000008 	tsteq	r0, r8
    3868:	005e0112 	subseq	r0, lr, r2, lsl r1
    386c:	14ed0000 	strbtne	r0, [sp]
    3870:	181e0000 	ldmdane	lr, {}
    3874:	0100001b 	tsteq	r0, fp, lsl r0
    3878:	008e0114 	addeq	r0, lr, r4, lsl r1
    387c:	741f0000 	ldrvc	r0, [pc], #0	; 3884 <__Stack_Size+0x3484>
    3880:	0100706d 	tsteq	r0, sp, rrx
    3884:	003a0115 	eorseq	r0, sl, r5, lsl r1
    3888:	52010000 	andpl	r0, r1, #0	; 0x0
    388c:	af012000 	svcge	0x00012000
    3890:	01000018 	tsteq	r0, r8, lsl r0
    3894:	4c01012f 	stfmis	f0, [r1], {47}
    3898:	58080047 	stmdapl	r8, {r0, r1, r2, r6}
    389c:	01080047 	tsteq	r8, r7, asr #32
    38a0:	00049c5d 	andeq	r9, r4, sp, asr ip
    38a4:	08652100 	stmdaeq	r5!, {r8, sp}^
    38a8:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
    38ac:	00005e01 	andeq	r5, r0, r1, lsl #28
    38b0:	00500100 	subseq	r0, r0, r0, lsl #2
    38b4:	16dc0120 	ldrbne	r0, [ip], r0, lsr #2
    38b8:	3e010000 	cdpcc	0, 0, cr0, cr1, cr0, {0}
    38bc:	47580101 	ldrbmi	r0, [r8, -r1, lsl #2]
    38c0:	47700800 	ldrbmi	r0, [r0, -r0, lsl #16]!
    38c4:	5d010800 	stcpl	8, cr0, [r1]
    38c8:	000004c5 	andeq	r0, r0, r5, asr #9
    38cc:	0008651d 	andeq	r6, r8, sp, lsl r5
    38d0:	013d0100 	teqeq	sp, r0, lsl #2
    38d4:	0000005e 	andeq	r0, r0, lr, asr r0
    38d8:	00001500 	andeq	r1, r0, r0, lsl #10
    38dc:	22011b00 	andcs	r1, r1, #0	; 0x0
    38e0:	01000018 	tsteq	r0, r8, lsl r0
    38e4:	4c01014e 	stfmis	f0, [r1], {78}
    38e8:	70000000 	andvc	r0, r0, r0
    38ec:	80080047 	andhi	r0, r8, r7, asr #32
    38f0:	01080047 	tsteq	r8, r7, asr #32
    38f4:	d1011c5d 	tstle	r1, sp, asr ip
    38f8:	0100001a 	tsteq	r0, sl, lsl r0
    38fc:	8e01015b 	mcrhi	1, 0, r0, cr1, cr11, {2}
    3900:	80000000 	andhi	r0, r0, r0
    3904:	a4080047 	strge	r0, [r8], #-71
    3908:	01080047 	tsteq	r8, r7, asr #32
    390c:	0005245d 	andeq	r2, r5, sp, asr r4
    3910:	08651d00 	stmdaeq	r5!, {r8, sl, fp, ip}^
    3914:	5a010000 	bpl	4391c <__Stack_Size+0x4351c>
    3918:	00005e01 	andeq	r5, r0, r1, lsl #28
    391c:	00151300 	andseq	r1, r5, r0, lsl #6
    3920:	1aa81e00 	bne	fea0b128 <SCS_BASE+0x1e9fd128>
    3924:	5c010000 	stcpl	0, cr0, [r1], {0}
    3928:	00008e01 	andeq	r8, r0, r1, lsl #28
    392c:	6d741f00 	ldclvs	15, cr1, [r4]
    3930:	5d010070 	stcpl	0, cr0, [r1, #-448]
    3934:	00003a01 	andeq	r3, r0, r1, lsl #20
    3938:	00520100 	subseq	r0, r2, r0, lsl #2
    393c:	17ed011b 	undefined
    3940:	78010000 	stmdavc	r1, {}
    3944:	003a0101 	eorseq	r0, sl, r1, lsl #2
    3948:	47a40000 	strmi	r0, [r4, r0]!
    394c:	47b00800 	ldrmi	r0, [r0, r0, lsl #16]!
    3950:	5d010800 	stcpl	8, cr0, [r1]
    3954:	18fe0120 	ldmne	lr!, {r5, r8}^
    3958:	8a010000 	bhi	43960 <__Stack_Size+0x43560>
    395c:	47b00101 	ldrmi	r0, [r0, r1, lsl #2]!
    3960:	47c40800 	strbmi	r0, [r4, r0, lsl #16]
    3964:	5d010800 	stcpl	8, cr0, [r1]
    3968:	00000573 	andeq	r0, r0, r3, ror r5
    396c:	001a9b21 	andseq	r9, sl, r1, lsr #22
    3970:	01890100 	orreq	r0, r9, r0, lsl #2
    3974:	0000003a 	andeq	r0, r0, sl, lsr r0
    3978:	ea1d5001 	b	757984 <__Stack_Size+0x757584>
    397c:	0100000e 	tsteq	r0, lr
    3980:	003a0189 	eorseq	r0, sl, r9, lsl #3
    3984:	15260000 	strne	r0, [r6]!
    3988:	22000000 	andcs	r0, r0, #0	; 0x0
    398c:	00176a01 	andseq	r6, r7, r1, lsl #20
    3990:	019a0100 	orrseq	r0, sl, r0, lsl #2
    3994:	0047c401 	subeq	ip, r7, r1, lsl #8
    3998:	0047d408 	subeq	sp, r7, r8, lsl #8
    399c:	225d0108 	subscs	r0, sp, #2	; 0x2
    39a0:	00185b01 	andseq	r5, r8, r1, lsl #22
    39a4:	01a60100 	undefined instruction 0x01a60100
    39a8:	0047d401 	subeq	sp, r7, r1, lsl #8
    39ac:	0047e408 	subeq	lr, r7, r8, lsl #8
    39b0:	205d0108 	subscs	r0, sp, r8, lsl #2
    39b4:	00196201 	andseq	r6, r9, r1, lsl #4
    39b8:	01b90100 	undefined instruction 0x01b90100
    39bc:	0047e401 	subeq	lr, r7, r1, lsl #8
    39c0:	00480008 	subeq	r0, r8, r8
    39c4:	d05d0108 	subsle	r0, sp, r8, lsl #2
    39c8:	21000005 	tstcs	r0, r5
    39cc:	00001ac4 	andeq	r1, r0, r4, asr #21
    39d0:	5e01b801 	cdppl	8, 0, cr11, cr1, cr1, {0}
    39d4:	01000000 	tsteq	r0, r0
    39d8:	0de02150 	stfeqe	f2, [r0, #320]!
    39dc:	b8010000 	stmdalt	r1, {}
    39e0:	0000ae01 	andeq	sl, r0, r1, lsl #28
    39e4:	00510100 	subseq	r0, r1, r0, lsl #2
    39e8:	19490120 	stmdbne	r9, {r5, r8}^
    39ec:	d7010000 	strle	r0, [r1, -r0]
    39f0:	48000101 	stmdami	r0, {r0, r8}
    39f4:	48280800 	stmdami	r8!, {fp}
    39f8:	5d010800 	stcpl	8, cr0, [r1]
    39fc:	00000615 	andeq	r0, r0, r5, lsl r6
    3a00:	00183f1d 	andseq	r3, r8, sp, lsl pc
    3a04:	01d60100 	bicseq	r0, r6, r0, lsl #2
    3a08:	0000003a 	andeq	r0, r0, sl, lsr r0
    3a0c:	00001539 	andeq	r1, r0, r9, lsr r5
    3a10:	000de021 	andeq	lr, sp, r1, lsr #32
    3a14:	01d60100 	bicseq	r0, r6, r0, lsl #2
    3a18:	000000ae 	andeq	r0, r0, lr, lsr #1
    3a1c:	80235101 	eorhi	r5, r3, r1, lsl #2
    3a20:	0100000e 	tsteq	r0, lr
    3a24:	003a01d8 	ldrsbteq	r0, [sl], -r8
    3a28:	50010000 	andpl	r0, r1, r0
    3a2c:	a9012400 	stmdbge	r1, {sl, sp}
    3a30:	01000017 	tsteq	r0, r7, lsl r0
    3a34:	28010200 	stmdacs	r1, {r9}
    3a38:	80080048 	andhi	r0, r8, r8, asr #32
    3a3c:	4c080048 	stcmi	0, cr0, [r8], {72}
    3a40:	98000015 	stmdals	r0, {r0, r2, r4}
    3a44:	1d000006 	stcne	0, cr0, [r0, #-24]
    3a48:	0000183f 	andeq	r1, r0, pc, lsr r8
    3a4c:	3a01fe01 	bcc	83258 <__Stack_Size+0x82e58>
    3a50:	6b000000 	blvs	3a58 <__Stack_Size+0x3658>
    3a54:	1d000015 	stcne	0, cr0, [r0, #-84]
    3a58:	00001a3d 	andeq	r1, r0, sp, lsr sl
    3a5c:	5e01fe01 	cdppl	14, 0, cr15, cr1, cr1, {0}
    3a60:	7e000000 	cdpvc	0, 0, cr0, cr0, cr0, {0}
    3a64:	1d000015 	stcne	0, cr0, [r0, #-84]
    3a68:	00001741 	andeq	r1, r0, r1, asr #14
    3a6c:	5e01ff01 	cdppl	15, 0, cr15, cr1, cr1, {0}
    3a70:	91000000 	tstls	r0, r0
    3a74:	25000015 	strcs	r0, [r0, #-21]
    3a78:	0000166d 	andeq	r1, r0, sp, ror #12
    3a7c:	3a020101 	bcc	83e88 <__Stack_Size+0x83a88>
    3a80:	a4000000 	strge	r0, [r0]
    3a84:	1e000015 	mcrne	0, 0, r0, cr0, cr5, {0}
    3a88:	000019e3 	andeq	r1, r0, r3, ror #19
    3a8c:	3a020101 	bcc	83e98 <__Stack_Size+0x83a98>
    3a90:	1e000000 	cdpne	0, 0, cr0, cr0, cr0, {0}
    3a94:	00001ab8 	strheq	r1, [r0], -r8
    3a98:	3a020101 	bcc	83ea4 <__Stack_Size+0x83aa4>
    3a9c:	25000000 	strcs	r0, [r0]
    3aa0:	0000198b 	andeq	r1, r0, fp, lsl #19
    3aa4:	3a020201 	bcc	842b0 <__Stack_Size+0x83eb0>
    3aa8:	b7000000 	strlt	r0, [r0, -r0]
    3aac:	00000015 	andeq	r0, r0, r5, lsl r0
    3ab0:	19e8011c 	stmibne	r8!, {r2, r3, r4, r8}^
    3ab4:	29010000 	stmdbcs	r1, {}
    3ab8:	008e0102 	addeq	r0, lr, r2, lsl #2
    3abc:	48800000 	stmmi	r0, {}
    3ac0:	48a00800 	stmiami	r0!, {fp}
    3ac4:	5d010800 	stcpl	8, cr0, [r1]
    3ac8:	000006ed 	andeq	r0, r0, sp, ror #13
    3acc:	00183f1d 	andseq	r3, r8, sp, lsl pc
    3ad0:	02280100 	eoreq	r0, r8, #0	; 0x0
    3ad4:	0000003a 	andeq	r0, r0, sl, lsr r0
    3ad8:	000015e0 	andeq	r1, r0, r0, ror #11
    3adc:	000fcd1e 	andeq	ip, pc, lr, lsl sp
    3ae0:	022a0100 	eoreq	r0, sl, #0	; 0x0
    3ae4:	0000008e 	andeq	r0, r0, lr, lsl #1
    3ae8:	706d7426 	rsbvc	r7, sp, r6, lsr #8
    3aec:	022b0100 	eoreq	r0, fp, #0	; 0x0
    3af0:	0000003a 	andeq	r0, r0, sl, lsr r0
    3af4:	0018cc25 	andseq	ip, r8, r5, lsr #24
    3af8:	022b0100 	eoreq	r0, fp, #0	; 0x0
    3afc:	0000003a 	andeq	r0, r0, sl, lsr r0
    3b00:	000015f3 	strdeq	r1, [r0], -r3
    3b04:	d8012000 	stmdale	r1, {sp}
    3b08:	01000018 	tsteq	r0, r8, lsl r0
    3b0c:	a001024f 	andge	r0, r1, pc, asr #4
    3b10:	b8080048 	stmdalt	r8, {r3, r6}
    3b14:	01080048 	tsteq	r8, r8, asr #32
    3b18:	0007225d 	andeq	r2, r7, sp, asr r2
    3b1c:	183f1d00 	ldmdane	pc!, {r8, sl, fp, ip}
    3b20:	4e010000 	cdpmi	0, 0, cr0, cr1, cr0, {0}
    3b24:	00003a02 	andeq	r3, r0, r2, lsl #20
    3b28:	00161100 	andseq	r1, r6, r0, lsl #2
    3b2c:	6d742600 	ldclvs	6, cr2, [r4]
    3b30:	50010070 	andpl	r0, r1, r0, ror r0
    3b34:	00003a02 	andeq	r3, r0, r2, lsl #20
    3b38:	01200000 	teqeq	r0, r0
    3b3c:	00001a0e 	andeq	r1, r0, lr, lsl #20
    3b40:	01026701 	tsteq	r2, r1, lsl #14
    3b44:	080048b8 	stmdaeq	r0, {r3, r4, r5, r7, fp, lr}
    3b48:	080048d0 	stmdaeq	r0, {r4, r6, r7, fp, lr}
    3b4c:	07575d01 	ldrbeq	r5, [r7, -r1, lsl #26]
    3b50:	3f1d0000 	svccc	0x001d0000
    3b54:	01000018 	tsteq	r0, r8, lsl r0
    3b58:	003a0266 	eorseq	r0, sl, r6, ror #4
    3b5c:	16240000 	strtne	r0, [r4], -r0
    3b60:	74260000 	strtvc	r0, [r6]
    3b64:	0100706d 	tsteq	r0, sp, rrx
    3b68:	003a0268 	eorseq	r0, sl, r8, ror #4
    3b6c:	1c000000 	stcne	0, cr0, [r0], {0}
    3b70:	00187201 	andseq	r7, r8, r1, lsl #4
    3b74:	02850100 	addeq	r0, r5, #0	; 0x0
    3b78:	00008e01 	andeq	r8, r0, r1, lsl #28
    3b7c:	0048d000 	subeq	sp, r8, r0
    3b80:	0048f008 	subeq	pc, r8, r8
    3b84:	aa5d0108 	bge	1743fac <__Stack_Size+0x1743bac>
    3b88:	1d000007 	stcne	0, cr0, [r0, #-28]
    3b8c:	0000183f 	andeq	r1, r0, pc, lsr r8
    3b90:	3a028401 	bcc	a4b9c <__Stack_Size+0xa479c>
    3b94:	37000000 	strcc	r0, [r0, -r0]
    3b98:	1e000016 	mcrne	0, 0, r0, cr0, cr6, {0}
    3b9c:	00000fcd 	andeq	r0, r0, sp, asr #31
    3ba0:	8e028601 	cfmadd32hi	mvax0, mvfx8, mvfx2, mvfx1
    3ba4:	26000000 	strcs	r0, [r0], -r0
    3ba8:	00706d74 	rsbseq	r6, r0, r4, ror sp
    3bac:	3a028801 	bcc	a5bb8 <__Stack_Size+0xa57b8>
    3bb0:	23000000 	movwcs	r0, #0	; 0x0
    3bb4:	000018cc 	andeq	r1, r0, ip, asr #17
    3bb8:	3a028801 	bcc	a5bc4 <__Stack_Size+0xa57c4>
    3bbc:	01000000 	tsteq	r0, r0
    3bc0:	011c0053 	tsteq	ip, r3, asr r0
    3bc4:	000019c7 	andeq	r1, r0, r7, asr #19
    3bc8:	0102ad01 	tsteq	r2, r1, lsl #26
    3bcc:	0000003a 	andeq	r0, r0, sl, lsr r0
    3bd0:	080048f0 	stmdaeq	r0, {r4, r5, r6, r7, fp, lr}
    3bd4:	08004934 	stmdaeq	r0, {r2, r4, r5, r8, fp, lr}
    3bd8:	08075d01 	stmdaeq	r7, {r0, r8, sl, fp, ip, lr}
    3bdc:	3f1d0000 	svccc	0x001d0000
    3be0:	01000018 	tsteq	r0, r8, lsl r0
    3be4:	003a02ac 	eorseq	r0, sl, ip, lsr #5
    3be8:	164a0000 	strbne	r0, [sl], -r0
    3bec:	30250000 	eorcc	r0, r5, r0
    3bf0:	0100001a 	tsteq	r0, sl, lsl r0
    3bf4:	003a02ae 	eorseq	r0, sl, lr, lsr #5
    3bf8:	16730000 	ldrbtne	r0, [r3], -r0
    3bfc:	80250000 	eorhi	r0, r5, r0
    3c00:	0100000e 	tsteq	r0, lr
    3c04:	003a02af 	eorseq	r0, sl, pc, lsr #5
    3c08:	169c0000 	ldrne	r0, [ip], r0
    3c0c:	cc250000 	stcgt	0, cr0, [r5]
    3c10:	01000018 	tsteq	r0, r8, lsl r0
    3c14:	003a02af 	eorseq	r0, sl, pc, lsr #5
    3c18:	16c50000 	strbne	r0, [r5], r0
    3c1c:	1c000000 	stcne	0, cr0, [r0], {0}
    3c20:	00172c01 	andseq	r2, r7, r1, lsl #24
    3c24:	02db0100 	sbcseq	r0, fp, #0	; 0x0
    3c28:	00003a01 	andeq	r3, r0, r1, lsl #20
    3c2c:	00493400 	subeq	r3, r9, r0, lsl #8
    3c30:	00494808 	subeq	r4, r9, r8, lsl #16
    3c34:	505d0108 	subspl	r0, sp, r8, lsl #2
    3c38:	1d000008 	stcne	0, cr0, [r0, #-32]
    3c3c:	0000183f 	andeq	r1, r0, pc, lsr r8
    3c40:	3a02da01 	bcc	ba44c <__Stack_Size+0xba04c>
    3c44:	e3000000 	movw	r0, #0	; 0x0
    3c48:	25000016 	strcs	r0, [r0, #-22]
    3c4c:	0000179c 	muleq	r0, ip, r7
    3c50:	3a02dc01 	bcc	bac5c <__Stack_Size+0xba85c>
    3c54:	f6000000 	undefined instruction 0xf6000000
    3c58:	26000016 	undefined
    3c5c:	00706d74 	rsbseq	r6, r0, r4, ror sp
    3c60:	3a02dd01 	bcc	bb06c <__Stack_Size+0xbac6c>
    3c64:	00000000 	andeq	r0, r0, r0
    3c68:	192c0127 	stmdbne	ip!, {r0, r1, r2, r5, r8}
    3c6c:	fa010000 	blx	43c74 <__Stack_Size+0x43874>
    3c70:	00003a01 	andeq	r3, r0, r1, lsl #20
    3c74:	00494800 	subeq	r4, r9, r0, lsl #16
    3c78:	00495408 	subeq	r5, r9, r8, lsl #8
    3c7c:	00170908 	andseq	r0, r7, r8, lsl #18
    3c80:	97011700 	strls	r1, [r1, -r0, lsl #14]
    3c84:	01000018 	tsteq	r0, r8, lsl r0
    3c88:	495401eb 	ldmdbmi	r4, {r0, r1, r3, r5, r6, r7, r8}^
    3c8c:	49620800 	stmdbmi	r2!, {fp}^
    3c90:	17340800 	ldrne	r0, [r4, -r0, lsl #16]!
    3c94:	08920000 	ldmeq	r2, {}
    3c98:	8f160000 	svchi	0x00160000
    3c9c:	0100001a 	tsteq	r0, sl, lsl r0
    3ca0:	00003aea 	andeq	r3, r0, sl, ror #21
    3ca4:	00175f00 	andseq	r5, r7, r0, lsl #30
    3ca8:	01280000 	teqeq	r8, r0
    3cac:	0000180e 	andeq	r1, r0, lr, lsl #16
    3cb0:	6401dd01 	strvs	sp, [r1], #-3329
    3cb4:	70080049 	andvc	r0, r8, r9, asr #32
    3cb8:	72080049 	andvc	r0, r8, #73	; 0x49
    3cbc:	28000017 	stmdacs	r0, {r0, r1, r2, r4}
    3cc0:	0019ab01 	andseq	sl, r9, r1, lsl #22
    3cc4:	01d10100 	bicseq	r0, r1, r0, lsl #2
    3cc8:	08004970 	stmdaeq	r0, {r4, r5, r6, r8, fp, lr}
    3ccc:	0800497c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r8, fp, lr}
    3cd0:	0000179d 	muleq	r0, sp, r7
    3cd4:	178a0128 	strne	r0, [sl, r8, lsr #2]
    3cd8:	c5010000 	strgt	r0, [r1]
    3cdc:	00497c01 	subeq	r7, r9, r1, lsl #24
    3ce0:	00498808 	subeq	r8, r9, r8, lsl #16
    3ce4:	0017c808 	andseq	ip, r7, r8, lsl #16
    3ce8:	5a012800 	bpl	4dcf0 <__Stack_Size+0x4d8f0>
    3cec:	01000017 	tsteq	r0, r7, lsl r0
    3cf0:	498801b9 	stmibmi	r8, {r0, r3, r4, r5, r7, r8}
    3cf4:	49940800 	ldmibmi	r4, {fp}
    3cf8:	17f30800 	ldrbne	r0, [r3, r0, lsl #16]!
    3cfc:	43000000 	movwmi	r0, #0	; 0x0
    3d00:	02000002 	andeq	r0, r0, #2	; 0x2
    3d04:	000f8e00 	andeq	r8, pc, r0, lsl #28
    3d08:	00010400 	andeq	r0, r1, r0, lsl #8
    3d0c:	01000000 	tsteq	r0, r0
    3d10:	00001b86 	andeq	r1, r0, r6, lsl #23
    3d14:	0000003f 	andeq	r0, r0, pc, lsr r0
    3d18:	08004994 	stmdaeq	r0, {r2, r4, r7, r8, fp, lr}
    3d1c:	08004a74 	stmdaeq	r0, {r2, r4, r5, r6, r9, fp, lr}
    3d20:	00000ecb 	andeq	r0, r0, fp, asr #29
    3d24:	92050402 	andls	r0, r5, #33554432	; 0x2000000
    3d28:	0200002f 	andeq	r0, r0, #47	; 0x2f
    3d2c:	00350502 	eorseq	r0, r5, r2, lsl #10
    3d30:	01020000 	tsteq	r2, r0
    3d34:	0000e506 	andeq	lr, r0, r6, lsl #10
    3d38:	33750300 	cmncc	r5, #0	; 0x0
    3d3c:	27020032 	smladxcs	r2, r2, r0, r0
    3d40:	00000045 	andeq	r0, r0, r5, asr #32
    3d44:	0c070402 	cfstrseq	mvf0, [r7], {2}
    3d48:	02000030 	andeq	r0, r0, #48	; 0x30
    3d4c:	01640702 	cmneq	r4, r2, lsl #14
    3d50:	75030000 	strvc	r0, [r3]
    3d54:	29020038 	stmdbcs	r2, {r3, r4, r5}
    3d58:	0000005d 	andeq	r0, r0, sp, asr r0
    3d5c:	e3080102 	movw	r0, #33026	; 0x8102
    3d60:	04000000 	streq	r0, [r0]
    3d64:	00000045 	andeq	r0, r0, r5, asr #32
    3d68:	39020105 	stmdbcc	r2, {r0, r2, r8}
    3d6c:	0000007e 	andeq	r0, r0, lr, ror r0
    3d70:	00153206 	andseq	r3, r5, r6, lsl #4
    3d74:	53070000 	movwpl	r0, #28672	; 0x7000
    3d78:	01005445 	tsteq	r0, r5, asr #8
    3d7c:	1e770800 	cdpne	8, 7, cr0, cr7, cr0, {0}
    3d80:	39020000 	stmdbcc	r2, {}
    3d84:	00000069 	andeq	r0, r0, r9, rrx
    3d88:	3b020105 	blcc	841a4 <__Stack_Size+0x83da4>
    3d8c:	0000009e 	muleq	r0, lr, r0
    3d90:	00074f06 	andeq	r4, r7, r6, lsl #30
    3d94:	6f060000 	svcvs	0x00060000
    3d98:	01000007 	tsteq	r0, r7
    3d9c:	08d60800 	ldmeq	r6, {fp}^
    3da0:	3b020000 	blcc	83da8 <__Stack_Size+0x839a8>
    3da4:	00000089 	andeq	r0, r0, r9, lsl #1
    3da8:	0a070409 	beq	1c4dd4 <__Stack_Size+0x1c49d4>
    3dac:	01a40308 	undefined instruction 0x01a40308
    3db0:	000000d3 	ldrdeq	r0, [r0], -r3
    3db4:	0052430b 	subseq	r4, r2, fp, lsl #6
    3db8:	6401a503 	strvs	sl, [r1], #-1283
    3dbc:	02000000 	andeq	r0, r0, #0	; 0x0
    3dc0:	430b0023 	movwmi	r0, #45091	; 0xb023
    3dc4:	03005253 	movweq	r5, #595	; 0x253
    3dc8:	006401a6 	rsbeq	r0, r4, r6, lsr #3
    3dcc:	23020000 	movwcs	r0, #8192	; 0x2000
    3dd0:	010c0004 	tsteq	ip, r4
    3dd4:	00001bed 	andeq	r1, r0, sp, ror #23
    3dd8:	94015201 	strls	r5, [r1], #-513
    3ddc:	a0080049 	andge	r0, r8, r9, asr #32
    3de0:	01080049 	tsteq	r8, r9, asr #32
    3de4:	0000f85d 	andeq	pc, r0, sp, asr r8
    3de8:	0de00d00 	stcleq	13, cr0, [r0]
    3dec:	51010000 	tstpl	r1, r0
    3df0:	0000009e 	muleq	r0, lr, r0
    3df4:	0c005001 	stceq	0, cr5, [r0], {1}
    3df8:	001b7b01 	andseq	r7, fp, r1, lsl #22
    3dfc:	01620100 	cmneq	r2, r0, lsl #2
    3e00:	080049a0 	stmdaeq	r0, {r5, r7, r8, fp, lr}
    3e04:	080049ac 	stmdaeq	r0, {r2, r3, r5, r7, r8, fp, lr}
    3e08:	011d5d01 	tsteq	sp, r1, lsl #26
    3e0c:	e00d0000 	and	r0, sp, r0
    3e10:	0100000d 	tsteq	r0, sp
    3e14:	00009e61 	andeq	r9, r0, r1, ror #28
    3e18:	00500100 	subseq	r0, r0, r0, lsl #2
    3e1c:	1bba010c 	blne	fee84254 <SCS_BASE+0x1ee76254>
    3e20:	7b010000 	blvc	43e28 <__Stack_Size+0x43a28>
    3e24:	0049ac01 	subeq	sl, r9, r1, lsl #24
    3e28:	0049c008 	subeq	ip, r9, r8
    3e2c:	535d0108 	cmppl	sp, #2	; 0x2
    3e30:	0e000001 	cdpeq	0, 0, cr0, cr0, cr1, {0}
    3e34:	00001b65 	andeq	r1, r0, r5, ror #22
    3e38:	003a7a01 	eorseq	r7, sl, r1, lsl #20
    3e3c:	181e0000 	ldmdane	lr, {}
    3e40:	800f0000 	andhi	r0, pc, r0
    3e44:	0100000e 	tsteq	r0, lr
    3e48:	00003a7c 	andeq	r3, r0, ip, ror sl
    3e4c:	00183100 	andseq	r3, r8, r0, lsl #2
    3e50:	010c0000 	tsteq	ip, r0
    3e54:	00001c01 	andeq	r1, r0, r1, lsl #24
    3e58:	c0019601 	andgt	r9, r1, r1, lsl #12
    3e5c:	cc080049 	stcgt	0, cr0, [r8], {73}
    3e60:	01080049 	tsteq	r8, r9, asr #32
    3e64:	0001785d 	andeq	r7, r1, sp, asr r8
    3e68:	0de00d00 	stcleq	13, cr0, [r0]
    3e6c:	95010000 	strls	r0, [r1]
    3e70:	0000009e 	muleq	r0, lr, r0
    3e74:	10005001 	andne	r5, r0, r1
    3e78:	001bcd01 	andseq	ip, fp, r1, lsl #26
    3e7c:	01f30100 	mvnseq	r0, r0, lsl #2
    3e80:	0000007e 	andeq	r0, r0, lr, ror r0
    3e84:	080049cc 	stmdaeq	r0, {r2, r3, r6, r7, r8, fp, lr}
    3e88:	080049e0 	stmdaeq	r0, {r5, r6, r7, r8, fp, lr}
    3e8c:	01ae5d01 	undefined instruction 0x01ae5d01
    3e90:	720e0000 	andvc	r0, lr, #0	; 0x0
    3e94:	0100001b 	tsteq	r0, fp, lsl r0
    3e98:	00003af2 	strdeq	r3, [r0], -r2
    3e9c:	00184f00 	andseq	r4, r8, r0, lsl #30
    3ea0:	0fcd1100 	svceq	0x00cd1100
    3ea4:	f4010000 	vst4.8	{d0-d3}, [r1], r0
    3ea8:	0000007e 	andeq	r0, r0, lr, ror r0
    3eac:	3e011200 	cdpcc	2, 0, cr1, cr1, cr0, {0}
    3eb0:	0100001b 	tsteq	r0, fp, lsl r0
    3eb4:	e0010111 	and	r0, r1, r1, lsl r1
    3eb8:	f0080049 	undefined instruction 0xf0080049
    3ebc:	01080049 	tsteq	r8, r9, asr #32
    3ec0:	0001d55d 	andeq	sp, r1, sp, asr r5
    3ec4:	1b721300 	blne	1c88acc <__Stack_Size+0x1c886cc>
    3ec8:	10010000 	andne	r0, r1, r0
    3ecc:	00003a01 	andeq	r3, r0, r1, lsl #20
    3ed0:	00500100 	subseq	r0, r0, r0, lsl #2
    3ed4:	1b290114 	blne	a4432c <__Stack_Size+0xa43f2c>
    3ed8:	d9010000 	stmdble	r1, {}
    3edc:	0049f001 	subeq	pc, r9, r1
    3ee0:	004a2408 	subeq	r2, sl, r8, lsl #8
    3ee4:	00186208 	andseq	r6, r8, r8, lsl #4
    3ee8:	a8011500 	stmdage	r1, {r8, sl, ip}
    3eec:	0100001b 	tsteq	r0, fp, lsl r0
    3ef0:	4a2401ae 	bmi	9045b0 <__Stack_Size+0x9041b0>
    3ef4:	4a5c0800 	bmi	1705efc <__Stack_Size+0x1705afc>
    3ef8:	188d0800 	stmne	sp, {fp}
    3efc:	02310000 	eorseq	r0, r1, #0	; 0x0
    3f00:	570e0000 	strpl	r0, [lr, -r0]
    3f04:	0100001b 	tsteq	r0, fp, lsl r0
    3f08:	00003aad 	andeq	r3, r0, sp, lsr #21
    3f0c:	0018b800 	andseq	fp, r8, r0, lsl #16
    3f10:	1bdf0e00 	blne	ff7c7718 <SCS_BASE+0x1f7b9718>
    3f14:	ad010000 	stcge	0, cr0, [r1]
    3f18:	00000053 	andeq	r0, r0, r3, asr r0
    3f1c:	000018cb 	andeq	r1, r0, fp, asr #17
    3f20:	000e800f 	andeq	r8, lr, pc
    3f24:	3aaf0100 	bcc	febc432c <SCS_BASE+0x1ebb632c>
    3f28:	e9000000 	stmdb	r0, {}
    3f2c:	00000018 	andeq	r0, r0, r8, lsl r0
    3f30:	1b4c0114 	blne	1304388 <__Stack_Size+0x1303f88>
    3f34:	44010000 	strmi	r0, [r1]
    3f38:	004a5c01 	subeq	r5, sl, r1, lsl #24
    3f3c:	004a7408 	subeq	r7, sl, r8, lsl #8
    3f40:	00191208 	andseq	r1, r9, r8, lsl #4
    3f44:	08b90000 	ldmeq	r9!, {}
    3f48:	00020000 	andeq	r0, r2, r0
    3f4c:	000010ce 	andeq	r1, r0, lr, asr #1
    3f50:	00000104 	andeq	r0, r0, r4, lsl #2
    3f54:	7f010000 	svcvc	0x00010000
    3f58:	3f00001f 	svccc	0x0000001f
    3f5c:	74000000 	strvc	r0, [r0]
    3f60:	1808004a 	stmdane	r8, {r1, r3, r6}
    3f64:	a108004e 	tstge	r8, lr, asr #32
    3f68:	0200000f 	andeq	r0, r0, #15	; 0xf
    3f6c:	2f920504 	svccs	0x00920504
    3f70:	02020000 	andeq	r0, r2, #0	; 0x0
    3f74:	00003505 	andeq	r3, r0, r5, lsl #10
    3f78:	06010200 	streq	r0, [r1], -r0, lsl #4
    3f7c:	000000e5 	andeq	r0, r0, r5, ror #1
    3f80:	32337503 	eorscc	r7, r3, #12582912	; 0xc00000
    3f84:	45270200 	strmi	r0, [r7, #-512]!
    3f88:	02000000 	andeq	r0, r0, #0	; 0x0
    3f8c:	300c0704 	andcc	r0, ip, r4, lsl #14
    3f90:	02020000 	andeq	r0, r2, #0	; 0x0
    3f94:	00016407 	andeq	r6, r1, r7, lsl #8
    3f98:	38750300 	ldmdacc	r5!, {r8, r9}^
    3f9c:	5d290200 	sfmpl	f0, 4, [r9]
    3fa0:	02000000 	andeq	r0, r0, #0	; 0x0
    3fa4:	00e30801 	rsceq	r0, r3, r1, lsl #16
    3fa8:	45040000 	strmi	r0, [r4]
    3fac:	05000000 	streq	r0, [r0]
    3fb0:	7e390201 	cdpvc	2, 3, cr0, cr9, cr1, {0}
    3fb4:	06000000 	streq	r0, [r0], -r0
    3fb8:	00001532 	andeq	r1, r0, r2, lsr r5
    3fbc:	45530700 	ldrbmi	r0, [r3, #-1792]
    3fc0:	00010054 	andeq	r0, r1, r4, asr r0
    3fc4:	001e7708 	andseq	r7, lr, r8, lsl #14
    3fc8:	69390200 	ldmdbvs	r9!, {r9}
    3fcc:	08000000 	stmdaeq	r0, {}
    3fd0:	00001c71 	andeq	r1, r0, r1, ror ip
    3fd4:	00693902 	rsbeq	r3, r9, r2, lsl #18
    3fd8:	01050000 	tsteq	r5, r0
    3fdc:	00a93b02 	adceq	r3, r9, r2, lsl #22
    3fe0:	4f060000 	svcmi	0x00060000
    3fe4:	00000007 	andeq	r0, r0, r7
    3fe8:	00076f06 	andeq	r6, r7, r6, lsl #30
    3fec:	08000100 	stmdaeq	r0, {r8}
    3ff0:	000008d6 	ldrdeq	r0, [r0], -r6
    3ff4:	00943b02 	addseq	r3, r4, r2, lsl #22
    3ff8:	01050000 	tsteq	r5, r0
    3ffc:	00c93e02 	sbceq	r3, r9, r2, lsl #28
    4000:	bd060000 	stclt	0, cr0, [r6]
    4004:	00000007 	andeq	r0, r0, r7
    4008:	00076706 	andeq	r6, r7, r6, lsl #14
    400c:	08000100 	stmdaeq	r0, {r8}
    4010:	00000787 	andeq	r0, r0, r7, lsl #15
    4014:	00b43e02 	adcseq	r3, r4, r2, lsl #28
    4018:	04090000 	streq	r0, [r9]
    401c:	03280a07 	teqeq	r8, #28672	; 0x7000
    4020:	017601ab 	cmneq	r6, fp, lsr #3
    4024:	430b0000 	movwmi	r0, #45056	; 0xb000
    4028:	ac030052 	stcge	0, cr0, [r3], {82}
    402c:	00006401 	andeq	r6, r0, r1, lsl #8
    4030:	00230200 	eoreq	r0, r3, r0, lsl #4
    4034:	001cd60c 	andseq	sp, ip, ip, lsl #12
    4038:	01ad0300 	undefined instruction 0x01ad0300
    403c:	00000064 	andeq	r0, r0, r4, rrx
    4040:	0b042302 	bleq	10cc50 <__Stack_Size+0x10c850>
    4044:	00524943 	subseq	r4, r2, r3, asr #18
    4048:	6401ae03 	strvs	sl, [r1], #-3587
    404c:	02000000 	andeq	r0, r0, #0	; 0x0
    4050:	950c0823 	strls	r0, [ip, #-2083]
    4054:	0300001d 	movweq	r0, #29	; 0x1d
    4058:	006401af 	rsbeq	r0, r4, pc, lsr #3
    405c:	23020000 	movwcs	r0, #8192	; 0x2000
    4060:	1c120c0c 	ldcne	12, cr0, [r2], {12}
    4064:	b0030000 	andlt	r0, r3, r0
    4068:	00006401 	andeq	r6, r0, r1, lsl #8
    406c:	10230200 	eorne	r0, r3, r0, lsl #4
    4070:	001db70c 	andseq	fp, sp, ip, lsl #14
    4074:	01b10300 	undefined instruction 0x01b10300
    4078:	00000064 	andeq	r0, r0, r4, rrx
    407c:	0c142302 	ldceq	3, cr2, [r4], {2}
    4080:	00001def 	andeq	r1, r0, pc, ror #27
    4084:	6401b203 	strvs	fp, [r1], #-515
    4088:	02000000 	andeq	r0, r0, #0	; 0x0
    408c:	ea0c1823 	b	30a120 <__Stack_Size+0x309d20>
    4090:	0300001c 	movweq	r0, #28	; 0x1c
    4094:	006401b3 	strhteq	r0, [r4], #-19
    4098:	23020000 	movwcs	r0, #8192	; 0x2000
    409c:	1c7a0c1c 	ldclne	12, cr0, [sl], #-112
    40a0:	b4030000 	strlt	r0, [r3]
    40a4:	00006401 	andeq	r6, r0, r1, lsl #8
    40a8:	20230200 	eorcs	r0, r3, r0, lsl #4
    40ac:	5253430b 	subspl	r4, r3, #738197504	; 0x2c000000
    40b0:	01b50300 	undefined instruction 0x01b50300
    40b4:	00000064 	andeq	r0, r0, r4, rrx
    40b8:	00242302 	eoreq	r2, r4, r2, lsl #6
    40bc:	1a04140d 	bne	1090f8 <__Stack_Size+0x108cf8>
    40c0:	000001c5 	andeq	r0, r0, r5, asr #3
    40c4:	001ed50e 	andseq	sp, lr, lr, lsl #10
    40c8:	3a1b0400 	bcc	6c50d0 <__Stack_Size+0x6c4cd0>
    40cc:	02000000 	andeq	r0, r0, #0	; 0x0
    40d0:	db0e0023 	blle	384164 <__Stack_Size+0x383d64>
    40d4:	0400001c 	streq	r0, [r0], #-28
    40d8:	00003a1c 	andeq	r3, r0, ip, lsl sl
    40dc:	04230200 	strteq	r0, [r3], #-512
    40e0:	001f3e0e 	andseq	r3, pc, lr, lsl #28
    40e4:	3a1d0400 	bcc	7450ec <__Stack_Size+0x744cec>
    40e8:	02000000 	andeq	r0, r0, #0	; 0x0
    40ec:	f10e0823 	undefined instruction 0xf10e0823
    40f0:	0400001e 	streq	r0, [r0], #-30
    40f4:	00003a1e 	andeq	r3, r0, lr, lsl sl
    40f8:	0c230200 	sfmeq	f0, 4, [r3]
    40fc:	001e370e 	andseq	r3, lr, lr, lsl #14
    4100:	3a1f0400 	bcc	7c5108 <__Stack_Size+0x7c4d08>
    4104:	02000000 	andeq	r0, r0, #0	; 0x0
    4108:	08001023 	stmdaeq	r0, {r0, r1, r5, ip}
    410c:	00001ca3 	andeq	r1, r0, r3, lsr #25
    4110:	01762004 	cmneq	r6, r4
    4114:	010f0000 	mrseq	r0, CPSR
    4118:	00001e70 	andeq	r1, r0, r0, ror lr
    411c:	0103de01 	tsteq	r3, r1, lsl #28
    4120:	0000007e 	andeq	r0, r0, lr, ror r0
    4124:	00021401 	andeq	r1, r2, r1, lsl #8
    4128:	1e481000 	cdpne	0, 4, cr1, cr8, cr0, {0}
    412c:	dd010000 	stcle	0, cr0, [r1]
    4130:	00005303 	andeq	r5, r0, r3, lsl #6
    4134:	6d741100 	ldfvse	f1, [r4]
    4138:	df010070 	svcle	0x00010070
    413c:	00003a03 	andeq	r3, r0, r3, lsl #20
    4140:	1dce1200 	sfmne	f1, 2, [lr]
    4144:	e0010000 	and	r0, r1, r0
    4148:	00003a03 	andeq	r3, r0, r3, lsl #20
    414c:	0fcd1200 	svceq	0x00cd1200
    4150:	e1010000 	tst	r1, r0
    4154:	00007e03 	andeq	r7, r0, r3, lsl #28
    4158:	01130000 	tsteq	r3, r0
    415c:	00001d06 	andeq	r1, r0, r6, lsl #26
    4160:	74017d01 	strvc	r7, [r1], #-3329
    4164:	b408004a 	strlt	r0, [r8], #-74
    4168:	0108004a 	tsteq	r8, sl, asr #32
    416c:	c701145d 	smlsdgt	r1, sp, r4, r1
    4170:	0100001e 	tsteq	r0, lr, lsl r0
    4174:	4ab401a0 	bmi	fed047fc <SCS_BASE+0x1ecf67fc>
    4178:	4ae80800 	bmi	ffa06180 <SCS_BASE+0x1f9f8180>
    417c:	5d010800 	stcpl	8, cr0, [r1]
    4180:	0000024c 	andeq	r0, r0, ip, asr #4
    4184:	001f2515 	andseq	r2, pc, r5, lsl r5
    4188:	3a9f0100 	bcc	fe7c4590 <SCS_BASE+0x1e7b6590>
    418c:	01000000 	tsteq	r0, r0
    4190:	01160050 	tsteq	r6, r0, asr r0
    4194:	00001d11 	andeq	r1, r0, r1, lsl sp
    4198:	c901c701 	stmdbgt	r1, {r0, r8, r9, sl, lr, pc}
    419c:	e8000000 	stmda	r0, {}
    41a0:	1808004a 	stmdane	r8, {r1, r3, r6}
    41a4:	3108004b 	tstcc	r8, fp, asr #32
    41a8:	f1000019 	cps	#25
    41ac:	17000002 	strne	r0, [r0, -r2]
    41b0:	00001df7 	strdeq	r1, [r0], -r7
    41b4:	0064c801 	rsbeq	ip, r4, r1, lsl #16
    41b8:	19500000 	ldmdbne	r0, {}^
    41bc:	2e180000 	wxorcs	wr0, wr8, wr0
    41c0:	0100000e 	tsteq	r0, lr
    41c4:	0000c9c9 	andeq	ip, r0, r9, asr #19
    41c8:	1ebd1800 	cdpne	8, 11, cr1, cr13, cr0, {0}
    41cc:	ca010000 	bgt	441d4 <__Stack_Size+0x43dd4>
    41d0:	0000007e 	andeq	r0, r0, lr, ror r0
    41d4:	0001d019 	andeq	sp, r1, r9, lsl r0
    41d8:	004aec00 	subeq	lr, sl, r0, lsl #24
    41dc:	0000c808 	andeq	ip, r0, r8, lsl #16
    41e0:	becf0100 	pollte	f0, f7, f0
    41e4:	1a000002 	bne	41f4 <__Stack_Size+0x3df4>
    41e8:	000001e3 	andeq	r0, r0, r3, ror #3
    41ec:	0000e01b 	andeq	lr, r0, fp, lsl r0
    41f0:	01ef1c00 	mvneq	r1, r0, lsl #24
    41f4:	fb1d0000 	blx	7441fe <__Stack_Size+0x743dfe>
    41f8:	01000001 	tsteq	r0, r1
    41fc:	02071c52 	andeq	r1, r7, #20992	; 0x5200
    4200:	00000000 	andeq	r0, r0, r0
    4204:	0001d01e 	andeq	sp, r1, lr, lsl r0
    4208:	004b0600 	subeq	r0, fp, r0, lsl #12
    420c:	004b1008 	subeq	r1, fp, r8
    4210:	1ad40108 	bne	ff504638 <SCS_BASE+0x1f4f6638>
    4214:	000001e3 	andeq	r0, r0, r3, ror #3
    4218:	004b061f 	subeq	r0, fp, pc, lsl r6
    421c:	004b1008 	subeq	r1, fp, r8
    4220:	01ef1c08 	mvneq	r1, r8, lsl #24
    4224:	fb200000 	blx	80422e <__Stack_Size+0x803e2e>
    4228:	7b000001 	blvc	4234 <__Stack_Size+0x3e34>
    422c:	1c000019 	stcne	0, cr0, [r0], {25}
    4230:	00000207 	andeq	r0, r0, r7, lsl #4
    4234:	14000000 	strne	r0, [r0]
    4238:	001e1901 	andseq	r1, lr, r1, lsl #18
    423c:	01ea0100 	mvneq	r0, r0, lsl #2
    4240:	08004b18 	stmdaeq	r0, {r3, r4, r8, r9, fp, lr}
    4244:	08004b2c 	stmdaeq	r0, {r2, r3, r5, r8, r9, fp, lr}
    4248:	03235d01 	teqeq	r3, #64	; 0x40
    424c:	23150000 	tstcs	r5, #0	; 0x0
    4250:	0100001e 	tsteq	r0, lr, lsl r0
    4254:	000053e9 	andeq	r5, r0, r9, ror #7
    4258:	21500100 	cmpcs	r0, r0, lsl #2
    425c:	00000e80 	andeq	r0, r0, r0, lsl #29
    4260:	003aeb01 	eorseq	lr, sl, r1, lsl #22
    4264:	53010000 	movwpl	r0, #4096	; 0x1000
    4268:	d9012200 	stmdble	r1, {r9, sp}
    426c:	0100001f 	tsteq	r0, pc, lsl r0
    4270:	2c010107 	stfcss	f0, [r1], {7}
    4274:	3808004b 	stmdacc	r8, {r0, r1, r3, r6}
    4278:	0108004b 	tsteq	r8, fp, asr #32
    427c:	00034a5d 	andeq	r4, r3, sp, asr sl
    4280:	0de02300 	stcleq	3, cr2, [r0]
    4284:	06010000 	streq	r0, [r1], -r0
    4288:	0000a901 	andeq	sl, r0, r1, lsl #18
    428c:	00500100 	subseq	r0, r0, r0, lsl #2
    4290:	1d4f0122 	stfnee	f0, [pc, #-136]
    4294:	20010000 	andcs	r0, r1, r0
    4298:	4b380101 	blmi	e046a4 <__Stack_Size+0xe042a4>
    429c:	4b4c0800 	blmi	13062a4 <__Stack_Size+0x1305ea4>
    42a0:	5d010800 	stcpl	8, cr0, [r1]
    42a4:	00000391 	muleq	r0, r1, r3
    42a8:	001e5124 	andseq	r5, lr, r4, lsr #2
    42ac:	011f0100 	tsteq	pc, r0, lsl #2
    42b0:	0000003a 	andeq	r0, r0, sl, lsr r0
    42b4:	0000198e 	andeq	r1, r0, lr, lsl #19
    42b8:	001cb523 	andseq	fp, ip, r3, lsr #10
    42bc:	011f0100 	tsteq	pc, r0, lsl #2
    42c0:	0000003a 	andeq	r0, r0, sl, lsr r0
    42c4:	80255101 	eorhi	r5, r5, r1, lsl #2
    42c8:	0100000e 	tsteq	r0, lr
    42cc:	003a0121 	eorseq	r0, sl, r1, lsr #2
    42d0:	19a10000 	stmibne	r1!, {}
    42d4:	22000000 	andcs	r0, r0, #0	; 0x0
    42d8:	001c9801 	andseq	r9, ip, r1, lsl #16
    42dc:	013d0100 	teqeq	sp, r0, lsl #2
    42e0:	004b4c01 	subeq	r4, fp, r1, lsl #24
    42e4:	004b5808 	subeq	r5, fp, r8, lsl #16
    42e8:	b85d0108 	ldmdalt	sp, {r3, r8}^
    42ec:	23000003 	movwcs	r0, #3	; 0x3
    42f0:	00000de0 	andeq	r0, r0, r0, ror #27
    42f4:	a9013c01 	stmdbge	r1, {r0, sl, fp, ip, sp}
    42f8:	01000000 	tsteq	r0, r0
    42fc:	01220050 	qsubeq	r0, r0, r2
    4300:	00001e5f 	andeq	r1, r0, pc, asr lr
    4304:	01015001 	tsteq	r1, r1
    4308:	08004b58 	stmdaeq	r0, {r3, r4, r6, r8, r9, fp, lr}
    430c:	08004b6c 	stmdaeq	r0, {r2, r3, r5, r6, r8, r9, fp, lr}
    4310:	03f15d01 	mvnseq	r5, #64	; 0x40
    4314:	2d240000 	stccs	0, cr0, [r4]
    4318:	0100001f 	tsteq	r0, pc, lsl r0
    431c:	003a014f 	eorseq	r0, sl, pc, asr #2
    4320:	19bf0000 	ldmibne	pc!, {}
    4324:	80250000 	eorhi	r0, r5, r0
    4328:	0100000e 	tsteq	r0, lr
    432c:	003a0151 	eorseq	r0, sl, r1, asr r1
    4330:	19d20000 	ldmibne	r2, {}^
    4334:	26000000 	strcs	r0, [r0], -r0
    4338:	001d8101 	andseq	r8, sp, r1, lsl #2
    433c:	016e0100 	cmneq	lr, r0, lsl #2
    4340:	00005301 	andeq	r5, r0, r1, lsl #6
    4344:	004b6c00 	subeq	r6, fp, r0, lsl #24
    4348:	004b7c08 	subeq	r7, fp, r8, lsl #24
    434c:	225d0108 	subscs	r0, sp, #2	; 0x2
    4350:	001fca01 	andseq	ip, pc, r1, lsl #20
    4354:	01850100 	orreq	r0, r5, r0, lsl #2
    4358:	004b7c01 	subeq	r7, fp, r1, lsl #24
    435c:	004b9008 	subeq	r9, fp, r8
    4360:	425d0108 	subsmi	r0, sp, #2	; 0x2
    4364:	24000004 	strcs	r0, [r0], #-4
    4368:	00001eb2 	strheq	r1, [r0], -r2
    436c:	3a018401 	bcc	65378 <__Stack_Size+0x64f78>
    4370:	f0000000 	undefined instruction 0xf0000000
    4374:	25000019 	strcs	r0, [r0, #-25]
    4378:	00000e80 	andeq	r0, r0, r0, lsl #29
    437c:	3a018601 	bcc	65b88 <__Stack_Size+0x65788>
    4380:	03000000 	movweq	r0, #0	; 0x0
    4384:	0000001a 	andeq	r0, r0, sl, lsl r0
    4388:	1dbe0122 	ldfnes	f0, [lr, #136]!
    438c:	a6010000 	strge	r0, [r1], -r0
    4390:	4b900101 	blmi	fe40479c <SCS_BASE+0x1e3f679c>
    4394:	4ba40800 	blmi	fe90639c <SCS_BASE+0x1e8f839c>
    4398:	5d010800 	stcpl	8, cr0, [r1]
    439c:	0000047b 	andeq	r0, r0, fp, ror r4
    43a0:	001c1b24 	andseq	r1, ip, r4, lsr #22
    43a4:	01a50100 	undefined instruction 0x01a50100
    43a8:	0000003a 	andeq	r0, r0, sl, lsr r0
    43ac:	00001a21 	andeq	r1, r0, r1, lsr #20
    43b0:	000e8025 	andeq	r8, lr, r5, lsr #32
    43b4:	01a70100 	undefined instruction 0x01a70100
    43b8:	0000003a 	andeq	r0, r0, sl, lsr r0
    43bc:	00001a34 	andeq	r1, r0, r4, lsr sl
    43c0:	01012200 	tsteq	r1, r0, lsl #4
    43c4:	01000020 	tsteq	r0, r0, lsr #32
    43c8:	a40101c7 	strge	r0, [r1], #-455
    43cc:	b808004b 	stmdalt	r8, {r0, r1, r3, r6}
    43d0:	0108004b 	tsteq	r8, fp, asr #32
    43d4:	0004b05d 	andeq	fp, r4, sp, asr r0
    43d8:	1c1b2300 	ldcne	3, cr2, [fp], {0}
    43dc:	c6010000 	strgt	r0, [r1], -r0
    43e0:	00003a01 	andeq	r3, r0, r1, lsl #20
    43e4:	27500100 	ldrbcs	r0, [r0, -r0, lsl #2]
    43e8:	00000e80 	andeq	r0, r0, r0, lsl #29
    43ec:	3a01c801 	bcc	763f8 <__Stack_Size+0x75ff8>
    43f0:	01000000 	tsteq	r0, r0
    43f4:	01220053 	qsubeq	r0, r3, r2
    43f8:	00001f01 	andeq	r1, r0, r1, lsl #30
    43fc:	0101ea01 	tsteq	r1, r1, lsl #20
    4400:	08004bb8 	stmdaeq	r0, {r3, r4, r5, r7, r8, r9, fp, lr}
    4404:	08004bd4 	stmdaeq	r0, {r2, r4, r6, r7, r8, r9, fp, lr}
    4408:	04e55d01 	strbteq	r5, [r5], #3329
    440c:	ec230000 	stc	0, cr0, [r3]
    4410:	0100001f 	tsteq	r0, pc, lsl r0
    4414:	005301e9 	subseq	r0, r3, r9, ror #3
    4418:	50010000 	andpl	r0, r1, r0
    441c:	000de023 	andeq	lr, sp, r3, lsr #32
    4420:	01e90100 	mvneq	r0, r0, lsl #2
    4424:	000000a9 	andeq	r0, r0, r9, lsr #1
    4428:	22005101 	andcs	r5, r0, #1073741824	; 0x40000000
    442c:	001d6501 	andseq	r6, sp, r1, lsl #10
    4430:	02090100 	andeq	r0, r9, #0	; 0x0
    4434:	004bd401 	subeq	sp, fp, r1, lsl #8
    4438:	004be008 	subeq	lr, fp, r8
    443c:	0c5d0108 	ldfeqe	f0, [sp], {8}
    4440:	23000005 	movwcs	r0, #5	; 0x5
    4444:	00001e93 	muleq	r0, r3, lr
    4448:	3a020801 	bcc	86454 <__Stack_Size+0x86054>
    444c:	01000000 	tsteq	r0, r0
    4450:	01220050 	qsubeq	r0, r0, r2
    4454:	00001c24 	andeq	r1, r0, r4, lsr #24
    4458:	01021e01 	tsteq	r2, r1, lsl #28
    445c:	08004be0 	stmdaeq	r0, {r5, r6, r7, r8, r9, fp, lr}
    4460:	08004bf4 	stmdaeq	r0, {r2, r4, r5, r6, r7, r8, r9, fp, lr}
    4464:	05455d01 	strbeq	r5, [r5, #-3329]
    4468:	8e240000 	cdphi	0, 2, cr0, cr4, cr0, {0}
    446c:	0100001c 	tsteq	r0, ip, lsl r0
    4470:	003a021d 	eorseq	r0, sl, sp, lsl r2
    4474:	1a520000 	bne	148447c <__Stack_Size+0x148407c>
    4478:	80250000 	eorhi	r0, r5, r0
    447c:	0100000e 	tsteq	r0, lr
    4480:	003a021f 	eorseq	r0, sl, pc, lsl r2
    4484:	1a650000 	bne	194448c <__Stack_Size+0x194408c>
    4488:	22000000 	andcs	r0, r0, #0	; 0x0
    448c:	001f4e01 	andseq	r4, pc, r1, lsl #28
    4490:	023d0100 	eorseq	r0, sp, #0	; 0x0
    4494:	004bf401 	subeq	pc, fp, r1, lsl #8
    4498:	004c1408 	subeq	r1, ip, r8, lsl #8
    449c:	6c5d0108 	ldfvse	f0, [sp], {8}
    44a0:	23000005 	movwcs	r0, #5	; 0x5
    44a4:	00001c62 	andeq	r1, r0, r2, ror #24
    44a8:	53023c01 	movwpl	r3, #11265	; 0x2c01
    44ac:	01000000 	tsteq	r0, r0
    44b0:	01220050 	qsubeq	r0, r0, r2
    44b4:	00001d76 	andeq	r1, r0, r6, ror sp
    44b8:	01026401 	tsteq	r2, r1, lsl #8
    44bc:	08004c14 	stmdaeq	r0, {r2, r4, sl, fp, lr}
    44c0:	08004c20 	stmdaeq	r0, {r5, sl, fp, lr}
    44c4:	05935d01 	ldreq	r5, [r3, #3329]
    44c8:	e0230000 	eor	r0, r3, r0
    44cc:	0100000d 	tsteq	r0, sp
    44d0:	00a90263 	adceq	r0, r9, r3, ror #4
    44d4:	50010000 	andpl	r0, r1, r0
    44d8:	82012200 	andhi	r2, r1, #0	; 0x0
    44dc:	0100001e 	tsteq	r0, lr, lsl r0
    44e0:	2001027a 	andcs	r0, r1, sl, ror r2
    44e4:	3008004c 	andcc	r0, r8, ip, asr #32
    44e8:	0108004c 	tsteq	r8, ip, asr #32
    44ec:	0005bc5d 	andeq	fp, r5, sp, asr ip
    44f0:	1d272400 	cfstrsne	mvf2, [r7]
    44f4:	79010000 	stmdbvc	r1, {}
    44f8:	00003a02 	andeq	r3, r0, r2, lsl #20
    44fc:	001a8300 	andseq	r8, sl, r0, lsl #6
    4500:	01220000 	teqeq	r2, r0
    4504:	00001fa1 	andeq	r1, r0, r1, lsr #31
    4508:	01028d01 	tsteq	r2, r1, lsl #26
    450c:	08004c30 	stmdaeq	r0, {r4, r5, sl, fp, lr}
    4510:	08004c3c 	stmdaeq	r0, {r2, r3, r4, r5, sl, fp, lr}
    4514:	05e35d01 	strbeq	r5, [r3, #3329]!
    4518:	e0230000 	eor	r0, r3, r0
    451c:	0100000d 	tsteq	r0, sp
    4520:	00a9028c 	adceq	r0, r9, ip, lsl #5
    4524:	50010000 	andpl	r0, r1, r0
    4528:	6d012200 	sfmvs	f2, 4, [r1]
    452c:	0100001f 	tsteq	r0, pc, lsl r0
    4530:	3c01029d 	sfmcc	f0, 4, [r1], {157}
    4534:	f408004c 	vst4.16	{d0-d3}, [r8], ip
    4538:	0108004c 	tsteq	r8, ip, asr #32
    453c:	0006445d 	andeq	r4, r6, sp, asr r4
    4540:	1ee62400 	cdpne	4, 14, cr2, cr6, cr0, {0}
    4544:	9c010000 	stcls	0, cr0, [r1], {0}
    4548:	00064402 	andeq	r4, r6, r2, lsl #8
    454c:	001a9600 	andseq	r9, sl, r0, lsl #12
    4550:	6d742800 	ldclvs	8, cr2, [r4]
    4554:	9e010070 	mcrls	0, 0, r0, cr1, cr0, {3}
    4558:	00003a02 	andeq	r3, r0, r2, lsl #20
    455c:	001ab400 	andseq	fp, sl, r0, lsl #8
    4560:	1d5d2500 	cfldr64ne	mvdx2, [sp]
    4564:	9e010000 	cdpls	0, 0, cr0, cr1, cr0, {0}
    4568:	00003a02 	andeq	r3, r0, r2, lsl #20
    456c:	001ae800 	andseq	lr, sl, r0, lsl #16
    4570:	1dad1200 	sfmne	f1, 4, [sp]
    4574:	9e010000 	cdpls	0, 0, cr0, cr1, cr0, {0}
    4578:	00003a02 	andeq	r3, r0, r2, lsl #20
    457c:	1cf21200 	lfmne	f1, 2, [r2]
    4580:	9e010000 	cdpls	0, 0, cr0, cr1, cr0, {0}
    4584:	00003a02 	andeq	r3, r0, r2, lsl #20
    4588:	04290000 	strteq	r0, [r9]
    458c:	000001c5 	andeq	r0, r0, r5, asr #3
    4590:	1cc00122 	stfnee	f0, [r0], {34}
    4594:	01010000 	tsteq	r1, r0
    4598:	4cf40103 	ldfmie	f0, [r4], #12
    459c:	4d100800 	ldcmi	8, cr0, [r0]
    45a0:	5d010800 	stcpl	8, cr0, [r1]
    45a4:	0000067f 	andeq	r0, r0, pc, ror r6
    45a8:	001ff323 	andseq	pc, pc, r3, lsr #6
    45ac:	03000100 	movweq	r0, #256	; 0x100
    45b0:	0000003a 	andeq	r0, r0, sl, lsr r0
    45b4:	e0235001 	eor	r5, r3, r1
    45b8:	0100000d 	tsteq	r0, sp
    45bc:	00a90300 	adceq	r0, r9, r0, lsl #6
    45c0:	51010000 	tstpl	r1, r0
    45c4:	0e012200 	cdpeq	2, 0, cr2, cr1, cr0, {0}
    45c8:	0100001f 	tsteq	r0, pc, lsl r0
    45cc:	10010322 	andne	r0, r1, r2, lsr #6
    45d0:	2c08004d 	stccs	0, cr0, [r8], {77}
    45d4:	0108004d 	tsteq	r8, sp, asr #32
    45d8:	0006b45d 	andeq	fp, r6, sp, asr r4
    45dc:	1c7f2300 	ldclne	3, cr2, [pc]
    45e0:	21010000 	tstcs	r1, r0
    45e4:	00003a03 	andeq	r3, r0, r3, lsl #20
    45e8:	23500100 	cmpcs	r0, #0	; 0x0
    45ec:	00000de0 	andeq	r0, r0, r0, ror #27
    45f0:	a9032101 	stmdbge	r3, {r0, r8, sp}
    45f4:	01000000 	tsteq	r0, r0
    45f8:	01220051 	qsubeq	r0, r1, r2
    45fc:	00001dd8 	ldrdeq	r1, [r0], -r8
    4600:	01034401 	tsteq	r3, r1, lsl #8
    4604:	08004d2c 	stmdaeq	r0, {r2, r3, r5, r8, sl, fp, lr}
    4608:	08004d48 	stmdaeq	r0, {r3, r6, r8, sl, fp, lr}
    460c:	06e95d01 	strbteq	r5, [r9], r1, lsl #26
    4610:	9e230000 	cdpls	0, 2, cr0, cr3, cr0, {0}
    4614:	0100001d 	tsteq	r0, sp, lsl r0
    4618:	003a0343 	eorseq	r0, sl, r3, asr #6
    461c:	50010000 	andpl	r0, r1, r0
    4620:	000de023 	andeq	lr, sp, r3, lsr #32
    4624:	03430100 	movteq	r0, #12544	; 0x3100
    4628:	000000a9 	andeq	r0, r0, r9, lsr #1
    462c:	22005101 	andcs	r5, r0, #1073741824	; 0x40000000
    4630:	001c4b01 	andseq	r4, ip, r1, lsl #22
    4634:	03640100 	cmneq	r4, #0	; 0x0
    4638:	004d4801 	subeq	r4, sp, r1, lsl #16
    463c:	004d6408 	subeq	r6, sp, r8, lsl #8
    4640:	1e5d0108 	rdfnee	f0, f5, #0.0
    4644:	23000007 	movwcs	r0, #7	; 0x7
    4648:	00001c7f 	andeq	r1, r0, pc, ror ip
    464c:	3a036301 	bcc	dd258 <__Stack_Size+0xdce58>
    4650:	01000000 	tsteq	r0, r0
    4654:	0de02350 	stcleq	3, cr2, [r0, #320]!
    4658:	63010000 	movwvs	r0, #4096	; 0x1000
    465c:	0000a903 	andeq	sl, r0, r3, lsl #18
    4660:	00510100 	subseq	r0, r1, r0, lsl #2
    4664:	1d380122 	ldfnes	f0, [r8, #-136]!
    4668:	85010000 	strhi	r0, [r1]
    466c:	4d640103 	stfmie	f0, [r4, #-12]!
    4670:	4d800800 	stcmi	8, cr0, [r0]
    4674:	5d010800 	stcpl	8, cr0, [r1]
    4678:	00000753 	andeq	r0, r0, r3, asr r7
    467c:	001d9e23 	andseq	r9, sp, r3, lsr #28
    4680:	03840100 	orreq	r0, r4, #0	; 0x0
    4684:	0000003a 	andeq	r0, r0, sl, lsr r0
    4688:	e0235001 	eor	r5, r3, r1
    468c:	0100000d 	tsteq	r0, sp
    4690:	00a90384 	adceq	r0, r9, r4, lsl #7
    4694:	51010000 	tstpl	r1, r0
    4698:	06012200 	streq	r2, [r1], -r0, lsl #4
    469c:	0100001e 	tsteq	r0, lr, lsl r0
    46a0:	8001039d 	mulhi	r1, sp, r3
    46a4:	8c08004d 	stchi	0, cr0, [r8], {77}
    46a8:	0108004d 	tsteq	r8, sp, asr #32
    46ac:	00077a5d 	andeq	r7, r7, sp, asr sl
    46b0:	0de02300 	stcleq	3, cr2, [r0]
    46b4:	9c010000 	stcls	0, cr0, [r1], {0}
    46b8:	0000a903 	andeq	sl, r0, r3, lsl #18
    46bc:	00500100 	subseq	r0, r0, r0, lsl #2
    46c0:	1faf0122 	svcne	0x00af0122
    46c4:	ad010000 	stcge	0, cr0, [r1]
    46c8:	4d8c0103 	stfmis	f0, [ip, #12]
    46cc:	4d980800 	ldcmi	8, cr0, [r8]
    46d0:	5d010800 	stcpl	8, cr0, [r1]
    46d4:	000007a1 	andeq	r0, r0, r1, lsr #15
    46d8:	000de023 	andeq	lr, sp, r3, lsr #32
    46dc:	03ac0100 	undefined instruction 0x03ac0100
    46e0:	000000a9 	andeq	r0, r0, r9, lsr #1
    46e4:	22005001 	andcs	r5, r0, #1	; 0x1
    46e8:	001cf801 	andseq	pc, ip, r1, lsl #16
    46ec:	03c20100 	biceq	r0, r2, #0	; 0x0
    46f0:	004d9801 	subeq	r9, sp, r1, lsl #16
    46f4:	004da408 	subeq	sl, sp, r8, lsl #8
    46f8:	c85d0108 	ldmdagt	sp, {r3, r8}^
    46fc:	23000007 	movwcs	r0, #7	; 0x7
    4700:	00001fe4 	andeq	r1, r0, r4, ror #31
    4704:	5303c101 	movwpl	ip, #12545	; 0x3101
    4708:	01000000 	tsteq	r0, r0
    470c:	d02a0050 	eorle	r0, sl, r0, asr r0
    4710:	a4000001 	strge	r0, [r0], #-1
    4714:	e808004d 	stmda	r8, {r0, r2, r3, r6}
    4718:	0108004d 	tsteq	r8, sp, asr #32
    471c:	0007fc5d 	andeq	pc, r7, sp, asr ip
    4720:	01e32b00 	mvneq	r2, r0, lsl #22
    4724:	1b060000 	blne	18472c <__Stack_Size+0x18432c>
    4728:	ef200000 	svc	0x00200000
    472c:	19000001 	stmdbne	r0, {r0}
    4730:	2000001b 	andcs	r0, r0, fp, lsl r0
    4734:	000001fb 	strdeq	r0, [r0], -fp
    4738:	00001b42 	andeq	r1, r0, r2, asr #22
    473c:	0002071c 	andeq	r0, r2, ip, lsl r7
    4740:	012c0000 	teqeq	ip, r0
    4744:	00001ea4 	andeq	r1, r0, r4, lsr #29
    4748:	01041101 	tsteq	r4, r1, lsl #2
    474c:	08004de8 	stmdaeq	r0, {r3, r5, r6, r7, r8, sl, fp, lr}
    4750:	08004df8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r8, sl, fp, lr}
    4754:	012d5d01 	teqeq	sp, r1, lsl #26
    4758:	00001c6a 	andeq	r1, r0, sl, ror #24
    475c:	01042501 	tsteq	r4, r1, lsl #10
    4760:	00000089 	andeq	r0, r0, r9, lsl #1
    4764:	08004df8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r8, sl, fp, lr}
    4768:	08004e0c 	stmdaeq	r0, {r2, r3, r9, sl, fp, lr}
    476c:	08495d01 	stmdaeq	r9, {r0, r8, sl, fp, ip, lr}^
    4770:	ec240000 	stc	0, cr0, [r4]
    4774:	0100001f 	tsteq	r0, pc, lsl r0
    4778:	00530424 	subseq	r0, r3, r4, lsr #8
    477c:	1b6b0000 	blne	1ac4784 <__Stack_Size+0x1ac4384>
    4780:	cd120000 	ldcgt	0, cr0, [r2]
    4784:	0100000f 	tsteq	r0, pc
    4788:	00890426 	addeq	r0, r9, r6, lsr #8
    478c:	22000000 	andcs	r0, r0, #0	; 0x0
    4790:	001c3501 	andseq	r3, ip, r1, lsl #10
    4794:	04480100 	strbeq	r0, [r8], #-256
    4798:	004e0c01 	subeq	r0, lr, r1, lsl #24
    479c:	004e1808 	subeq	r1, lr, r8, lsl #16
    47a0:	705d0108 	subsvc	r0, sp, r8, lsl #2
    47a4:	23000008 	movwcs	r0, #8	; 0x8
    47a8:	00001fec 	andeq	r1, r0, ip, ror #31
    47ac:	53044701 	movwpl	r4, #18177	; 0x4701
    47b0:	01000000 	tsteq	r0, r0
    47b4:	5d2e0050 	stcpl	0, cr0, [lr, #-320]!
    47b8:	80000000 	andhi	r0, r0, r0
    47bc:	2f000008 	svccs	0x00000008
    47c0:	000000d4 	ldrdeq	r0, [r0], -r4
    47c4:	5c21000f 	stcpl	0, cr0, [r1], #-60
    47c8:	0100001f 	tsteq	r0, pc, lsl r0
    47cc:	0008916f 	andeq	r9, r8, pc, ror #2
    47d0:	c4030500 	strgt	r0, [r3], #-1280
    47d4:	30080060 	andcc	r0, r8, r0, rrx
    47d8:	00000870 	andeq	r0, r0, r0, ror r8
    47dc:	00005d2e 	andeq	r5, r0, lr, lsr #26
    47e0:	0008a600 	andeq	sl, r8, r0, lsl #12
    47e4:	00d42f00 	sbcseq	r2, r4, r0, lsl #30
    47e8:	00030000 	andeq	r0, r3, r0
    47ec:	00201121 	eoreq	r1, r0, r1, lsr #2
    47f0:	b7700100 	ldrblt	r0, [r0, -r0, lsl #2]!
    47f4:	05000008 	streq	r0, [r0, #-8]
    47f8:	0060d403 	rsbeq	sp, r0, r3, lsl #8
    47fc:	08963008 	ldmeq	r6, {r3, ip, sp}
    4800:	eb000000 	bl	4808 <__Stack_Size+0x4408>
    4804:	02000001 	andeq	r0, r0, #1	; 0x1
    4808:	00136900 	andseq	r6, r3, r0, lsl #18
    480c:	00010400 	andeq	r0, r1, r0, lsl #8
    4810:	01000000 	tsteq	r0, r0
    4814:	0000206d 	andeq	r2, r0, sp, rrx
    4818:	0000003f 	andeq	r0, r0, pc, lsr r0
    481c:	08004e18 	stmdaeq	r0, {r3, r4, r9, sl, fp, lr}
    4820:	08004ebc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r9, sl, fp, lr}
    4824:	00001159 	andeq	r1, r0, r9, asr r1
    4828:	92050402 	andls	r0, r5, #33554432	; 0x2000000
    482c:	0200002f 	andeq	r0, r0, #47	; 0x2f
    4830:	00350502 	eorseq	r0, r5, r2, lsl #10
    4834:	01020000 	tsteq	r2, r0
    4838:	0000e506 	andeq	lr, r0, r6, lsl #10
    483c:	33750300 	cmncc	r5, #0	; 0x0
    4840:	27020032 	smladxcs	r2, r2, r0, r0
    4844:	00000045 	andeq	r0, r0, r5, asr #32
    4848:	0c070402 	cfstrseq	mvf0, [r7], {2}
    484c:	02000030 	andeq	r0, r0, #48	; 0x30
    4850:	01640702 	cmneq	r4, r2, lsl #14
    4854:	75030000 	strvc	r0, [r3]
    4858:	29020038 	stmdbcs	r2, {r3, r4, r5}
    485c:	0000005d 	andeq	r0, r0, sp, asr r0
    4860:	e3080102 	movw	r0, #33026	; 0x8102
    4864:	04000000 	streq	r0, [r0]
    4868:	00000045 	andeq	r0, r0, r5, asr #32
    486c:	00006405 	andeq	r6, r0, r5, lsl #8
    4870:	02010600 	andeq	r0, r1, #0	; 0x0
    4874:	00008339 	andeq	r8, r0, r9, lsr r3
    4878:	15320700 	ldrne	r0, [r2, #-1792]!
    487c:	08000000 	stmdaeq	r0, {}
    4880:	00544553 	subseq	r4, r4, r3, asr r5
    4884:	77090001 	strvc	r0, [r9, -r1]
    4888:	0200001e 	andeq	r0, r0, #30	; 0x1e
    488c:	00006e39 	andeq	r6, r0, r9, lsr lr
    4890:	02010600 	andeq	r0, r1, #0	; 0x0
    4894:	0000a33b 	andeq	sl, r0, fp, lsr r3
    4898:	074f0700 	strbeq	r0, [pc, -r0, lsl #14]
    489c:	07000000 	streq	r0, [r0, -r0]
    48a0:	0000076f 	andeq	r0, r0, pc, ror #14
    48a4:	d6090001 	strle	r0, [r9], -r1
    48a8:	02000008 	andeq	r0, r0, #8	; 0x8
    48ac:	00008e3b 	andeq	r8, r0, fp, lsr lr
    48b0:	07040a00 	streq	r0, [r4, -r0, lsl #20]
    48b4:	0303100b 	movweq	r1, #12299	; 0x300b
    48b8:	0000f702 	andeq	pc, r0, r2, lsl #14
    48bc:	20930c00 	addscs	r0, r3, r0, lsl #24
    48c0:	04030000 	streq	r0, [r3]
    48c4:	00006402 	andeq	r6, r0, r2, lsl #8
    48c8:	00230200 	eoreq	r0, r3, r0, lsl #4
    48cc:	0020d30c 	eoreq	sp, r0, ip, lsl #6
    48d0:	02050300 	andeq	r0, r5, #0	; 0x0
    48d4:	00000064 	andeq	r0, r0, r4, rrx
    48d8:	0d042302 	stceq	3, cr2, [r4, #-8]
    48dc:	004c4156 	subeq	r4, ip, r6, asr r1
    48e0:	64020603 	strvs	r0, [r2], #-1539
    48e4:	02000000 	andeq	r0, r0, #0	; 0x0
    48e8:	670c0823 	strvs	r0, [ip, -r3, lsr #16]
    48ec:	03000020 	movweq	r0, #32	; 0x20
    48f0:	00690207 	rsbeq	r0, r9, r7, lsl #4
    48f4:	23020000 	movwcs	r0, #8192	; 0x2000
    48f8:	010e000c 	tsteq	lr, ip
    48fc:	000020bb 	strheq	r2, [r0], -fp
    4900:	18012c01 	stmdane	r1, {r0, sl, fp, sp}
    4904:	3408004e 	strcc	r0, [r8], #-78
    4908:	0108004e 	tsteq	r8, lr, asr #32
    490c:	00011c5d 	andeq	r1, r1, sp, asr ip
    4910:	20d80f00 	sbcscs	r0, r8, r0, lsl #30
    4914:	2b010000 	blcs	4491c <__Stack_Size+0x4451c>
    4918:	0000003a 	andeq	r0, r0, sl, lsr r0
    491c:	0e005001 	cdpeq	0, 0, cr5, cr0, cr1, {0}
    4920:	00203201 	eoreq	r3, r0, r1, lsl #4
    4924:	01430100 	cmpeq	r3, r0, lsl #2
    4928:	08004e34 	stmdaeq	r0, {r2, r4, r5, r9, sl, fp, lr}
    492c:	08004e40 	stmdaeq	r0, {r6, r9, sl, fp, lr}
    4930:	01415d01 	cmpeq	r1, r1, lsl #26
    4934:	3d0f0000 	stccc	0, cr0, [pc]
    4938:	01000020 	tsteq	r0, r0, lsr #32
    493c:	00003a42 	andeq	r3, r0, r2, asr #20
    4940:	00500100 	subseq	r0, r0, r0, lsl #2
    4944:	2098010e 	addscs	r0, r8, lr, lsl #2
    4948:	56010000 	strpl	r0, [r1], -r0
    494c:	004e4001 	subeq	r4, lr, r1
    4950:	004e6c08 	subeq	r6, lr, r8, lsl #24
    4954:	665d0108 	ldrbvs	r0, [sp], -r8, lsl #2
    4958:	0f000001 	svceq	0x00000001
    495c:	000020ab 	andeq	r2, r0, fp, lsr #1
    4960:	003a5501 	eorseq	r5, sl, r1, lsl #10
    4964:	50010000 	andpl	r0, r1, r0
    4968:	ea010e00 	b	48170 <__Stack_Size+0x47d70>
    496c:	01000020 	tsteq	r0, r0, lsr #32
    4970:	4e6c0171 	mcrmi	1, 3, r0, cr12, cr1, {3}
    4974:	4e880800 	cdpmi	8, 8, cr0, cr8, cr0, {0}
    4978:	5d010800 	stcpl	8, cr0, [r1]
    497c:	0000018b 	andeq	r0, r0, fp, lsl #3
    4980:	000de00f 	andeq	lr, sp, pc
    4984:	a3700100 	cmnge	r0, #0	; 0x0
    4988:	01000000 	tsteq	r0, r0
    498c:	01100050 	tsteq	r0, r0, asr r0
    4990:	0000201f 	andeq	r2, r0, pc, lsl r0
    4994:	3a018701 	bcc	665a0 <__Stack_Size+0x661a0>
    4998:	88000000 	stmdahi	r0, {}
    499c:	9408004e 	strls	r0, [r8], #-78
    49a0:	0108004e 	tsteq	r8, lr, asr #32
    49a4:	4401115d 	strmi	r1, [r1], #-349
    49a8:	01000020 	tsteq	r0, r0, lsr #32
    49ac:	00830197 	umulleq	r0, r3, r7, r1
    49b0:	4e940000 	cdpmi	0, 9, cr0, cr4, cr0, {0}
    49b4:	4ebc0800 	cdpmi	8, 11, cr0, cr12, cr0, {0}
    49b8:	5d010800 	stcpl	8, cr0, [r1]
    49bc:	00205a12 	eoreq	r5, r0, r2, lsl sl
    49c0:	53960100 	orrspl	r0, r6, #0	; 0x0
    49c4:	7e000000 	cdpvc	0, 0, cr0, cr0, cr0, {0}
    49c8:	1300001b 	movwne	r0, #27	; 0x1b
    49cc:	00001dce 	andeq	r1, r0, lr, asr #27
    49d0:	003a9801 	eorseq	r9, sl, r1, lsl #16
    49d4:	1b9c0000 	blne	fe7049dc <SCS_BASE+0x1e6f69dc>
    49d8:	74140000 	ldrvc	r0, [r4]
    49dc:	0100706d 	tsteq	r0, sp, rrx
    49e0:	00003a98 	muleq	r0, r8, sl
    49e4:	0fcd1500 	svceq	0x00cd1500
    49e8:	99010000 	stmdbls	r1, {}
    49ec:	00000083 	andeq	r0, r0, r3, lsl #1
    49f0:	21450000 	cmpcs	r5, r0
    49f4:	00020000 	andeq	r0, r2, r0
    49f8:	0000148f 	andeq	r1, r0, pc, lsl #9
    49fc:	00000104 	andeq	r0, r0, r4, lsl #2
    4a00:	cd010000 	stcgt	0, cr0, [r1]
    4a04:	3f000024 	svccc	0x00000024
    4a08:	bc000000 	stclt	0, cr0, [r0], {0}
    4a0c:	4408004e 	strmi	r0, [r8], #-78
    4a10:	1608005c 	undefined
    4a14:	02000012 	andeq	r0, r0, #18	; 0x12
    4a18:	2f920504 	svccs	0x00920504
    4a1c:	02020000 	andeq	r0, r2, #0	; 0x0
    4a20:	00003505 	andeq	r3, r0, r5, lsl #10
    4a24:	06010200 	streq	r0, [r1], -r0, lsl #4
    4a28:	000000e5 	andeq	r0, r0, r5, ror #1
    4a2c:	0c070402 	cfstrseq	mvf0, [r7], {2}
    4a30:	03000030 	movweq	r0, #48	; 0x30
    4a34:	00363175 	eorseq	r3, r6, r5, ror r1
    4a38:	004c2802 	subeq	r2, ip, r2, lsl #16
    4a3c:	02020000 	andeq	r0, r2, #0	; 0x0
    4a40:	00016407 	andeq	r6, r1, r7, lsl #8
    4a44:	38750300 	ldmdacc	r5!, {r8, r9}^
    4a48:	5d290200 	sfmpl	f0, 4, [r9]
    4a4c:	02000000 	andeq	r0, r0, #0	; 0x0
    4a50:	00e30801 	rsceq	r0, r3, r1, lsl #16
    4a54:	4c040000 	stcmi	0, cr0, [r4], {0}
    4a58:	05000000 	streq	r0, [r0]
    4a5c:	7e390201 	cdpvc	2, 3, cr0, cr9, cr1, {0}
    4a60:	06000000 	streq	r0, [r0], -r0
    4a64:	00001532 	andeq	r1, r0, r2, lsr r5
    4a68:	45530700 	ldrbmi	r0, [r3, #-1792]
    4a6c:	00010054 	andeq	r0, r1, r4, asr r0
    4a70:	001e7708 	andseq	r7, lr, r8, lsl #14
    4a74:	69390200 	ldmdbvs	r9!, {r9}
    4a78:	08000000 	stmdaeq	r0, {}
    4a7c:	00001c71 	andeq	r1, r0, r1, ror ip
    4a80:	00693902 	rsbeq	r3, r9, r2, lsl #18
    4a84:	01050000 	tsteq	r5, r0
    4a88:	00a93b02 	adceq	r3, r9, r2, lsl #22
    4a8c:	4f060000 	svcmi	0x00060000
    4a90:	00000007 	andeq	r0, r0, r7
    4a94:	00076f06 	andeq	r6, r7, r6, lsl #30
    4a98:	08000100 	stmdaeq	r0, {r8}
    4a9c:	000008d6 	ldrdeq	r0, [r0], -r6
    4aa0:	00943b02 	addseq	r3, r4, r2, lsl #22
    4aa4:	04090000 	streq	r0, [r9]
    4aa8:	03500a07 	cmpeq	r0, #28672	; 0x7000
    4aac:	0318020c 	tsteq	r8, #-1073741824	; 0xc0000000
    4ab0:	430b0000 	movwmi	r0, #45056	; 0xb000
    4ab4:	03003152 	movweq	r3, #338	; 0x152
    4ab8:	0064020d 	rsbeq	r0, r4, sp, lsl #4
    4abc:	23020000 	movwcs	r0, #8192	; 0x2000
    4ac0:	01870c00 	orreq	r0, r7, r0, lsl #24
    4ac4:	0e030000 	cdpeq	0, 0, cr0, cr3, cr0, {0}
    4ac8:	00004102 	andeq	r4, r0, r2, lsl #2
    4acc:	02230200 	eoreq	r0, r3, #0	; 0x0
    4ad0:	3252430b 	subscc	r4, r2, #738197504	; 0x2c000000
    4ad4:	020f0300 	andeq	r0, pc, #0	; 0x0
    4ad8:	00000064 	andeq	r0, r0, r4, rrx
    4adc:	0c042302 	stceq	3, cr2, [r4], {2}
    4ae0:	00000191 	muleq	r0, r1, r1
    4ae4:	41021003 	tstmi	r2, r3
    4ae8:	02000000 	andeq	r0, r0, #0	; 0x0
    4aec:	de0c0623 	cfmadd32le	mvax1, mvfx0, mvfx12, mvfx3
    4af0:	03000000 	movweq	r0, #0	; 0x0
    4af4:	00640211 	rsbeq	r0, r4, r1, lsl r2
    4af8:	23020000 	movwcs	r0, #8192	; 0x2000
    4afc:	00840c08 	addeq	r0, r4, r8, lsl #24
    4b00:	12030000 	andne	r0, r3, #0	; 0x0
    4b04:	00004102 	andeq	r4, r0, r2, lsl #2
    4b08:	0a230200 	beq	8c5310 <__Stack_Size+0x8c4f10>
    4b0c:	00015f0c 	andeq	r5, r1, ip, lsl #30
    4b10:	02130300 	andseq	r0, r3, #0	; 0x0
    4b14:	00000064 	andeq	r0, r0, r4, rrx
    4b18:	0c0c2302 	stceq	3, cr2, [ip], {2}
    4b1c:	0000019b 	muleq	r0, fp, r1
    4b20:	41021403 	tstmi	r2, r3, lsl #8
    4b24:	02000000 	andeq	r0, r0, #0	; 0x0
    4b28:	530b0e23 	movwpl	r0, #48675	; 0xbe23
    4b2c:	15030052 	strne	r0, [r3, #-82]
    4b30:	00006402 	andeq	r6, r0, r2, lsl #8
    4b34:	10230200 	eorne	r0, r3, r0, lsl #4
    4b38:	00008e0c 	andeq	r8, r0, ip, lsl #28
    4b3c:	02160300 	andseq	r0, r6, #0	; 0x0
    4b40:	00000041 	andeq	r0, r0, r1, asr #32
    4b44:	0b122302 	bleq	48d754 <__Stack_Size+0x48d354>
    4b48:	00524745 	subseq	r4, r2, r5, asr #14
    4b4c:	64021703 	strvs	r1, [r2], #-1795
    4b50:	02000000 	andeq	r0, r0, #0	; 0x0
    4b54:	b20c1423 	andlt	r1, ip, #587202560	; 0x23000000
    4b58:	03000001 	movweq	r0, #1	; 0x1
    4b5c:	00410218 	subeq	r0, r1, r8, lsl r2
    4b60:	23020000 	movwcs	r0, #8192	; 0x2000
    4b64:	00160c16 	andseq	r0, r6, r6, lsl ip
    4b68:	19030000 	stmdbne	r3, {}
    4b6c:	00006402 	andeq	r6, r0, r2, lsl #8
    4b70:	18230200 	stmdane	r3!, {r9}
    4b74:	0001bc0c 	andeq	fp, r1, ip, lsl #24
    4b78:	021a0300 	andseq	r0, sl, #0	; 0x0
    4b7c:	00000041 	andeq	r0, r0, r1, asr #32
    4b80:	0c1a2302 	ldceq	3, cr2, [sl], {2}
    4b84:	0000001c 	andeq	r0, r0, ip, lsl r0
    4b88:	64021b03 	strvs	r1, [r2], #-2819
    4b8c:	02000000 	andeq	r0, r0, #0	; 0x0
    4b90:	c60c1c23 	strgt	r1, [ip], -r3, lsr #24
    4b94:	03000001 	movweq	r0, #1	; 0x1
    4b98:	0041021c 	subeq	r0, r1, ip, lsl r2
    4b9c:	23020000 	movwcs	r0, #8192	; 0x2000
    4ba0:	000c0c1e 	andeq	r0, ip, lr, lsl ip
    4ba4:	1d030000 	stcne	0, cr0, [r3]
    4ba8:	00006402 	andeq	r6, r0, r2, lsl #8
    4bac:	20230200 	eorcs	r0, r3, r0, lsl #4
    4bb0:	0001d00c 	andeq	sp, r1, ip
    4bb4:	021e0300 	andseq	r0, lr, #0	; 0x0
    4bb8:	00000041 	andeq	r0, r0, r1, asr #32
    4bbc:	0b222302 	bleq	88d7cc <__Stack_Size+0x88d3cc>
    4bc0:	00544e43 	subseq	r4, r4, r3, asr #28
    4bc4:	64021f03 	strvs	r1, [r2], #-3843
    4bc8:	02000000 	andeq	r0, r0, #0	; 0x0
    4bcc:	da0c2423 	ble	30dc60 <__Stack_Size+0x30d860>
    4bd0:	03000001 	movweq	r0, #1	; 0x1
    4bd4:	00410220 	subeq	r0, r1, r0, lsr #4
    4bd8:	23020000 	movwcs	r0, #8192	; 0x2000
    4bdc:	53500b26 	cmppl	r0, #38912	; 0x9800
    4be0:	21030043 	tstcs	r3, r3, asr #32
    4be4:	00006402 	andeq	r6, r0, r2, lsl #8
    4be8:	28230200 	stmdacs	r3!, {r9}
    4bec:	0000f10c 	andeq	pc, r0, ip, lsl #2
    4bf0:	02220300 	eoreq	r0, r2, #0	; 0x0
    4bf4:	00000041 	andeq	r0, r0, r1, asr #32
    4bf8:	0b2a2302 	bleq	a8d808 <__Stack_Size+0xa8d408>
    4bfc:	00525241 	subseq	r5, r2, r1, asr #4
    4c00:	64022303 	strvs	r2, [r2], #-771
    4c04:	02000000 	andeq	r0, r0, #0	; 0x0
    4c08:	fc0c2c23 	stc2	12, cr2, [ip], {35}
    4c0c:	03000000 	movweq	r0, #0	; 0x0
    4c10:	00410224 	subeq	r0, r1, r4, lsr #4
    4c14:	23020000 	movwcs	r0, #8192	; 0x2000
    4c18:	43520b2e 	cmpmi	r2, #47104	; 0xb800
    4c1c:	25030052 	strcs	r0, [r3, #-82]
    4c20:	00006402 	andeq	r6, r0, r2, lsl #8
    4c24:	30230200 	eorcc	r0, r3, r0, lsl #4
    4c28:	0001070c 	andeq	r0, r1, ip, lsl #14
    4c2c:	02260300 	eoreq	r0, r6, #0	; 0x0
    4c30:	00000041 	andeq	r0, r0, r1, asr #32
    4c34:	0c322302 	ldceq	3, cr2, [r2], #-8
    4c38:	000000a4 	andeq	r0, r0, r4, lsr #1
    4c3c:	64022703 	strvs	r2, [r2], #-1795
    4c40:	02000000 	andeq	r0, r0, #0	; 0x0
    4c44:	120c3423 	andne	r3, ip, #587202560	; 0x23000000
    4c48:	03000001 	movweq	r0, #1	; 0x1
    4c4c:	00410228 	subeq	r0, r1, r8, lsr #4
    4c50:	23020000 	movwcs	r0, #8192	; 0x2000
    4c54:	00a90c36 	adceq	r0, r9, r6, lsr ip
    4c58:	29030000 	stmdbcs	r3, {}
    4c5c:	00006402 	andeq	r6, r0, r2, lsl #8
    4c60:	38230200 	stmdacc	r3!, {r9}
    4c64:	00011d0c 	andeq	r1, r1, ip, lsl #26
    4c68:	022a0300 	eoreq	r0, sl, #0	; 0x0
    4c6c:	00000041 	andeq	r0, r0, r1, asr #32
    4c70:	0c3a2302 	ldceq	3, cr2, [sl], #-8
    4c74:	000000ae 	andeq	r0, r0, lr, lsr #1
    4c78:	64022b03 	strvs	r2, [r2], #-2819
    4c7c:	02000000 	andeq	r0, r0, #0	; 0x0
    4c80:	280c3c23 	stmdacs	ip, {r0, r1, r5, sl, fp, ip, sp}
    4c84:	03000001 	movweq	r0, #1	; 0x1
    4c88:	0041022c 	subeq	r0, r1, ip, lsr #4
    4c8c:	23020000 	movwcs	r0, #8192	; 0x2000
    4c90:	00b30c3e 	adcseq	r0, r3, lr, lsr ip
    4c94:	2d030000 	stccs	0, cr0, [r3]
    4c98:	00006402 	andeq	r6, r0, r2, lsl #8
    4c9c:	40230200 	eormi	r0, r3, r0, lsl #4
    4ca0:	0001330c 	andeq	r3, r1, ip, lsl #6
    4ca4:	022e0300 	eoreq	r0, lr, #0	; 0x0
    4ca8:	00000041 	andeq	r0, r0, r1, asr #32
    4cac:	0c422302 	mcrreq	3, 0, r2, r2, cr2
    4cb0:	00000177 	andeq	r0, r0, r7, ror r1
    4cb4:	64022f03 	strvs	r2, [r2], #-3843
    4cb8:	02000000 	andeq	r0, r0, #0	; 0x0
    4cbc:	3e0c4423 	cdpcc	4, 0, cr4, cr12, cr3, {1}
    4cc0:	03000001 	movweq	r0, #1	; 0x1
    4cc4:	00410230 	subeq	r0, r1, r0, lsr r2
    4cc8:	23020000 	movwcs	r0, #8192	; 0x2000
    4ccc:	43440b46 	movtmi	r0, #19270	; 0x4b46
    4cd0:	31030052 	qaddcc	r0, r2, r3
    4cd4:	00006402 	andeq	r6, r0, r2, lsl #8
    4cd8:	48230200 	stmdami	r3!, {r9}
    4cdc:	0001490c 	andeq	r4, r1, ip, lsl #18
    4ce0:	02320300 	eorseq	r0, r2, #0	; 0x0
    4ce4:	00000041 	andeq	r0, r0, r1, asr #32
    4ce8:	0c4a2302 	mcrreq	3, 0, r2, sl, cr2
    4cec:	00000011 	andeq	r0, r0, r1, lsl r0
    4cf0:	64023303 	strvs	r3, [r2], #-771
    4cf4:	02000000 	andeq	r0, r0, #0	; 0x0
    4cf8:	540c4c23 	strpl	r4, [ip], #-3107
    4cfc:	03000001 	movweq	r0, #1	; 0x1
    4d00:	00410234 	subeq	r0, r1, r4, lsr r2
    4d04:	23020000 	movwcs	r0, #8192	; 0x2000
    4d08:	b00d004e 	andlt	r0, sp, lr, asr #32
    4d0c:	03000023 	movweq	r0, #35	; 0x23
    4d10:	00b70235 	adcseq	r0, r7, r5, lsr r2
    4d14:	0a0e0000 	beq	384d1c <__Stack_Size+0x38491c>
    4d18:	03731c04 	cmneq	r3, #1024	; 0x400
    4d1c:	690f0000 	stmdbvs	pc, {}
    4d20:	04000021 	streq	r0, [r0], #-33
    4d24:	0000411d 	andeq	r4, r0, sp, lsl r1
    4d28:	00230200 	eoreq	r0, r3, r0, lsl #4
    4d2c:	0027130f 	eoreq	r1, r7, pc, lsl #6
    4d30:	411e0400 	tstmi	lr, r0, lsl #8
    4d34:	02000000 	andeq	r0, r0, #0	; 0x0
    4d38:	970f0223 	strls	r0, [pc, -r3, lsr #4]
    4d3c:	04000028 	streq	r0, [r0], #-40
    4d40:	0000411f 	andeq	r4, r0, pc, lsl r1
    4d44:	04230200 	strteq	r0, [r3], #-512
    4d48:	0024380f 	eoreq	r3, r4, pc, lsl #16
    4d4c:	41200400 	teqmi	r0, r0, lsl #8
    4d50:	02000000 	andeq	r0, r0, #0	; 0x0
    4d54:	6b0f0623 	blvs	3c65e8 <__Stack_Size+0x3c61e8>
    4d58:	04000026 	streq	r0, [r0], #-38
    4d5c:	00005321 	andeq	r5, r0, r1, lsr #6
    4d60:	08230200 	stmdaeq	r3!, {r9}
    4d64:	2aeb0800 	bcs	ffac6d6c <SCS_BASE+0x1fab8d6c>
    4d68:	22040000 	andcs	r0, r4, #0	; 0x0
    4d6c:	00000324 	andeq	r0, r0, r4, lsr #6
    4d70:	2604100e 	strcs	r1, [r4], -lr
    4d74:	000003f7 	strdeq	r0, [r0], -r7
    4d78:	00291a0f 	eoreq	r1, r9, pc, lsl #20
    4d7c:	41270400 	teqmi	r7, r0, lsl #8
    4d80:	02000000 	andeq	r0, r0, #0	; 0x0
    4d84:	4a0f0023 	bmi	3c4e18 <__Stack_Size+0x3c4a18>
    4d88:	04000024 	streq	r0, [r0], #-36
    4d8c:	00004128 	andeq	r4, r0, r8, lsr #2
    4d90:	02230200 	eoreq	r0, r3, #0	; 0x0
    4d94:	0029eb0f 	eoreq	lr, r9, pc, lsl #22
    4d98:	41290400 	teqmi	r9, r0, lsl #8
    4d9c:	02000000 	andeq	r0, r0, #0	; 0x0
    4da0:	1b0f0423 	blne	3c5e34 <__Stack_Size+0x3c5a34>
    4da4:	04000024 	streq	r0, [r0], #-36
    4da8:	0000412a 	andeq	r4, r0, sl, lsr #2
    4dac:	06230200 	strteq	r0, [r3], -r0, lsl #4
    4db0:	0021be0f 	eoreq	fp, r1, pc, lsl #28
    4db4:	412b0400 	teqmi	fp, r0, lsl #8
    4db8:	02000000 	andeq	r0, r0, #0	; 0x0
    4dbc:	940f0823 	strls	r0, [pc], #2083	; 4dc4 <__Stack_Size+0x49c4>
    4dc0:	04000026 	streq	r0, [r0], #-38
    4dc4:	0000412c 	andeq	r4, r0, ip, lsr #2
    4dc8:	0a230200 	beq	8c55d0 <__Stack_Size+0x8c51d0>
    4dcc:	0023290f 	eoreq	r2, r3, pc, lsl #18
    4dd0:	412d0400 	teqmi	sp, r0, lsl #8
    4dd4:	02000000 	andeq	r0, r0, #0	; 0x0
    4dd8:	da0f0c23 	ble	3c7e6c <__Stack_Size+0x3c7a6c>
    4ddc:	04000027 	streq	r0, [r0], #-39
    4de0:	0000412e 	andeq	r4, r0, lr, lsr #2
    4de4:	0e230200 	cdpeq	2, 2, cr0, cr3, cr0, {0}
    4de8:	21ac0800 	undefined instruction 0x21ac0800
    4dec:	2f040000 	svccs	0x00040000
    4df0:	0000037e 	andeq	r0, r0, lr, ror r3
    4df4:	33040a0e 	movwcc	r0, #18958	; 0x4a0e
    4df8:	00000451 	andeq	r0, r0, r1, asr r4
    4dfc:	00283c0f 	eoreq	r3, r8, pc, lsl #24
    4e00:	41340400 	teqmi	r4, r0, lsl #8
    4e04:	02000000 	andeq	r0, r0, #0	; 0x0
    4e08:	420f0023 	andmi	r0, pc, #35	; 0x23
    4e0c:	04000029 	streq	r0, [r0], #-41
    4e10:	00004135 	andeq	r4, r0, r5, lsr r1
    4e14:	02230200 	eoreq	r0, r3, #0	; 0x0
    4e18:	0028d20f 	eoreq	sp, r8, pc, lsl #4
    4e1c:	41360400 	teqmi	r6, r0, lsl #8
    4e20:	02000000 	andeq	r0, r0, #0	; 0x0
    4e24:	c50f0423 	strgt	r0, [pc, #-1059]	; 4a09 <__Stack_Size+0x4609>
    4e28:	04000025 	streq	r0, [r0], #-37
    4e2c:	00004137 	andeq	r4, r0, r7, lsr r1
    4e30:	06230200 	strteq	r0, [r3], -r0, lsl #4
    4e34:	002b480f 	eoreq	r4, fp, pc, lsl #16
    4e38:	41380400 	teqmi	r8, r0, lsl #8
    4e3c:	02000000 	andeq	r0, r0, #0	; 0x0
    4e40:	08000823 	stmdaeq	r0, {r0, r1, r5, fp}
    4e44:	00002212 	andeq	r2, r0, r2, lsl r2
    4e48:	04023904 	streq	r3, [r2], #-2308
    4e4c:	0e0e0000 	cdpeq	0, 0, cr0, cr14, cr0, {0}
    4e50:	04c73d04 	strbeq	r3, [r7], #3332
    4e54:	340f0000 	strcc	r0, [pc], #0	; 4e5c <__Stack_Size+0x4a5c>
    4e58:	04000029 	streq	r0, [r0], #-41
    4e5c:	0000413e 	andeq	r4, r0, lr, lsr r1
    4e60:	00230200 	eoreq	r0, r3, r0, lsl #4
    4e64:	00239b0f 	eoreq	r9, r3, pc, lsl #22
    4e68:	413f0400 	teqmi	pc, r0, lsl #8
    4e6c:	02000000 	andeq	r0, r0, #0	; 0x0
    4e70:	8a0f0223 	bhi	3c5704 <__Stack_Size+0x3c5304>
    4e74:	04000025 	streq	r0, [r0], #-37
    4e78:	00004140 	andeq	r4, r0, r0, asr #2
    4e7c:	04230200 	strteq	r0, [r3], #-512
    4e80:	002a4a0f 	eoreq	r4, sl, pc, lsl #20
    4e84:	41410400 	cmpmi	r1, r0, lsl #8
    4e88:	02000000 	andeq	r0, r0, #0	; 0x0
    4e8c:	8a0f0623 	bhi	3c6720 <__Stack_Size+0x3c6320>
    4e90:	04000026 	streq	r0, [r0], #-38
    4e94:	00004142 	andeq	r4, r0, r2, asr #2
    4e98:	08230200 	stmdaeq	r3!, {r9}
    4e9c:	0025310f 	eoreq	r3, r5, pc, lsl #2
    4ea0:	41430400 	cmpmi	r3, r0, lsl #8
    4ea4:	02000000 	andeq	r0, r0, #0	; 0x0
    4ea8:	c50f0a23 	strgt	r0, [pc, #-2595]	; 448d <__Stack_Size+0x408d>
    4eac:	04000029 	streq	r0, [r0], #-41
    4eb0:	00004144 	andeq	r4, r0, r4, asr #2
    4eb4:	0c230200 	sfmeq	f0, 4, [r3]
    4eb8:	261c0800 	ldrcs	r0, [ip], -r0, lsl #16
    4ebc:	45040000 	strmi	r0, [r4]
    4ec0:	0000045c 	andeq	r0, r0, ip, asr r4
    4ec4:	27eb0110 	undefined
    4ec8:	b3010000 	movwlt	r0, #4096	; 0x1000
    4ecc:	1e010104 	adfnes	f0, f1, f4
    4ed0:	11000005 	tstne	r0, r5
    4ed4:	00002353 	andeq	r2, r0, r3, asr r3
    4ed8:	1e04b101 	mvfnes	f3, f1
    4edc:	11000005 	tstne	r0, r5
    4ee0:	00002247 	andeq	r2, r0, r7, asr #4
    4ee4:	4104b101 	tstmi	r4, r1, lsl #2
    4ee8:	11000000 	tstne	r0, r0
    4eec:	00002ac9 	andeq	r2, r0, r9, asr #21
    4ef0:	4104b101 	tstmi	r4, r1, lsl #2
    4ef4:	11000000 	tstne	r0, r0
    4ef8:	0000260f 	andeq	r2, r0, pc, lsl #12
    4efc:	4104b201 	tstmi	r4, r1, lsl #4
    4f00:	12000000 	andne	r0, r0, #0	; 0x0
    4f04:	00002339 	andeq	r2, r0, r9, lsr r3
    4f08:	4104b401 	tstmi	r4, r1, lsl #8
    4f0c:	00000000 	andeq	r0, r0, r0
    4f10:	03180413 	tsteq	r8, #318767104	; 0x13000000
    4f14:	01100000 	tsteq	r0, r0
    4f18:	00002b6f 	andeq	r2, r0, pc, ror #22
    4f1c:	01051901 	tsteq	r5, r1, lsl #18
    4f20:	00055801 	andeq	r5, r5, r1, lsl #16
    4f24:	23531100 	cmpcs	r3, #0	; 0x0
    4f28:	18010000 	stmdane	r1, {}
    4f2c:	00051e05 	andeq	r1, r5, r5, lsl #28
    4f30:	22241100 	eorcs	r1, r4, #0	; 0x0
    4f34:	18010000 	stmdane	r1, {}
    4f38:	00004105 	andeq	r4, r0, r5, lsl #2
    4f3c:	23391200 	teqcs	r9, #0	; 0x0
    4f40:	1a010000 	bne	44f48 <__Stack_Size+0x44b48>
    4f44:	00004105 	andeq	r4, r0, r5, lsl #2
    4f48:	f4140000 	undefined instruction 0xf4140000
    4f4c:	01000021 	tsteq	r0, r1, lsr #32
    4f50:	01010c1d 	tsteq	r1, sp, lsl ip
    4f54:	000005bb 	strheq	r0, [r0], -fp
    4f58:	00235311 	eoreq	r5, r3, r1, lsl r3
    4f5c:	0c1b0100 	ldfeqs	f0, [fp], {0}
    4f60:	0000051e 	andeq	r0, r0, lr, lsl r5
    4f64:	00294211 	eoreq	r4, r9, r1, lsl r2
    4f68:	0c1b0100 	ldfeqs	f0, [fp], {0}
    4f6c:	00000041 	andeq	r0, r0, r1, asr #32
    4f70:	0028d211 	eoreq	sp, r8, r1, lsl r2
    4f74:	0c1b0100 	ldfeqs	f0, [fp], {0}
    4f78:	00000041 	andeq	r0, r0, r1, asr #32
    4f7c:	002b4811 	eoreq	r4, fp, r1, lsl r8
    4f80:	0c1c0100 	ldfeqs	f0, [ip], {0}
    4f84:	00000041 	andeq	r0, r0, r1, asr #32
    4f88:	00282a12 	eoreq	r2, r8, r2, lsl sl
    4f8c:	0c1e0100 	ldfeqs	f0, [lr], {0}
    4f90:	00000041 	andeq	r0, r0, r1, asr #32
    4f94:	00250212 	eoreq	r0, r5, r2, lsl r2
    4f98:	0c1e0100 	ldfeqs	f0, [lr], {0}
    4f9c:	00000041 	andeq	r0, r0, r1, asr #32
    4fa0:	706d7415 	rsbvc	r7, sp, r5, lsl r4
    4fa4:	0c1e0100 	ldfeqs	f0, [lr], {0}
    4fa8:	00000041 	andeq	r0, r0, r1, asr #32
    4fac:	23e01400 	mvncs	r1, #0	; 0x0
    4fb0:	ef010000 	svc	0x00010000
    4fb4:	1201010b 	andne	r0, r1, #-1073741822	; 0xc0000002
    4fb8:	11000006 	tstne	r0, r6
    4fbc:	00002353 	andeq	r2, r0, r3, asr r3
    4fc0:	1e0bed01 	cdpne	13, 0, cr14, cr11, cr1, {0}
    4fc4:	11000005 	tstne	r0, r5
    4fc8:	00002942 	andeq	r2, r0, r2, asr #18
    4fcc:	410bed01 	tstmi	fp, r1, lsl #26
    4fd0:	11000000 	tstne	r0, r0
    4fd4:	000028d2 	ldrdeq	r2, [r0], -r2
    4fd8:	410bed01 	tstmi	fp, r1, lsl #26
    4fdc:	11000000 	tstne	r0, r0
    4fe0:	00002b48 	andeq	r2, r0, r8, asr #22
    4fe4:	410bee01 	tstmi	fp, r1, lsl #28
    4fe8:	12000000 	andne	r0, r0, #0	; 0x0
    4fec:	0000282a 	andeq	r2, r0, sl, lsr #16
    4ff0:	410bf001 	tstpmi	fp, r1
    4ff4:	12000000 	andne	r0, r0, #0	; 0x0
    4ff8:	00002502 	andeq	r2, r0, r2, lsl #10
    4ffc:	410bf001 	tstpmi	fp, r1
    5000:	00000000 	andeq	r0, r0, r0
    5004:	28a20110 	stmiacs	r2!, {r4, r8}
    5008:	6b010000 	blvs	45010 <__Stack_Size+0x44c10>
    500c:	3a01010a 	bcc	4543c <__Stack_Size+0x4503c>
    5010:	11000006 	tstne	r0, r6
    5014:	00002353 	andeq	r2, r0, r3, asr r3
    5018:	1e0a6a01 	fmacsne	s12, s20, s2
    501c:	11000005 	tstne	r0, r5
    5020:	00002810 	andeq	r2, r0, r0, lsl r8
    5024:	410a6a01 	tstmi	sl, r1, lsl #20
    5028:	00000000 	andeq	r0, r0, r0
    502c:	26570110 	undefined
    5030:	87010000 	strhi	r0, [r1, -r0]
    5034:	6201010a 	andvs	r0, r1, #-2147483646	; 0x80000002
    5038:	11000006 	tstne	r0, r6
    503c:	00002353 	andeq	r2, r0, r3, asr r3
    5040:	1e0a8601 	cfmadd32ne	mvax0, mvfx8, mvfx10, mvfx1
    5044:	11000005 	tstne	r0, r5
    5048:	00002810 	andeq	r2, r0, r0, lsl r8
    504c:	410a8601 	tstmi	sl, r1, lsl #12
    5050:	00000000 	andeq	r0, r0, r0
    5054:	00270814 	eoreq	r0, r7, r4, lsl r8
    5058:	0c4d0100 	stfeqe	f0, [sp], {0}
    505c:	06c50101 	strbeq	r0, [r5], r1, lsl #2
    5060:	53110000 	tstpl	r1, #0	; 0x0
    5064:	01000023 	tsteq	r0, r3, lsr #32
    5068:	051e0c4b 	ldreq	r0, [lr, #-3147]
    506c:	42110000 	andsmi	r0, r1, #0	; 0x0
    5070:	01000029 	tsteq	r0, r9, lsr #32
    5074:	00410c4b 	subeq	r0, r1, fp, asr #24
    5078:	d2110000 	andsle	r0, r1, #0	; 0x0
    507c:	01000028 	tsteq	r0, r8, lsr #32
    5080:	00410c4b 	subeq	r0, r1, fp, asr #24
    5084:	48110000 	ldmdami	r1, {}
    5088:	0100002b 	tsteq	r0, fp, lsr #32
    508c:	00410c4c 	subeq	r0, r1, ip, asr #24
    5090:	33120000 	tstcc	r2, #0	; 0x0
    5094:	01000028 	tsteq	r0, r8, lsr #32
    5098:	00410c4e 	subeq	r0, r1, lr, asr #24
    509c:	02120000 	andseq	r0, r2, #0	; 0x0
    50a0:	01000025 	tsteq	r0, r5, lsr #32
    50a4:	00410c4e 	subeq	r0, r1, lr, asr #24
    50a8:	74150000 	ldrvc	r0, [r5]
    50ac:	0100706d 	tsteq	r0, sp, rrx
    50b0:	00410c4e 	subeq	r0, r1, lr, asr #24
    50b4:	10000000 	andne	r0, r0, r0
    50b8:	0028be01 	eoreq	fp, r8, r1, lsl #28
    50bc:	0aa30100 	beq	fe8c54c4 <SCS_BASE+0x1e8b74c4>
    50c0:	06ed0101 	strbteq	r0, [sp], r1, lsl #2
    50c4:	53110000 	tstpl	r1, #0	; 0x0
    50c8:	01000023 	tsteq	r0, r3, lsr #32
    50cc:	051e0aa2 	ldreq	r0, [lr, #-2722]
    50d0:	10110000 	andsne	r0, r1, r0
    50d4:	01000028 	tsteq	r0, r8, lsr #32
    50d8:	00410aa2 	subeq	r0, r1, r2, lsr #21
    50dc:	14000000 	strne	r0, [r0]
    50e0:	00002a3f 	andeq	r2, r0, pc, lsr sl
    50e4:	010c7c01 	tsteq	ip, r1, lsl #24
    50e8:	00075001 	andeq	r5, r7, r1
    50ec:	23531100 	cmpcs	r3, #0	; 0x0
    50f0:	7a010000 	bvc	450f8 <__Stack_Size+0x44cf8>
    50f4:	00051e0c 	andeq	r1, r5, ip, lsl #28
    50f8:	29421100 	stmdbcs	r2, {r8, ip}^
    50fc:	7a010000 	bvc	45104 <__Stack_Size+0x44d04>
    5100:	0000410c 	andeq	r4, r0, ip, lsl #2
    5104:	28d21100 	ldmcs	r2, {r8, ip}^
    5108:	7a010000 	bvc	45110 <__Stack_Size+0x44d10>
    510c:	0000410c 	andeq	r4, r0, ip, lsl #2
    5110:	2b481100 	blcs	1209518 <__Stack_Size+0x1209118>
    5114:	7b010000 	blvc	4511c <__Stack_Size+0x44d1c>
    5118:	0000410c 	andeq	r4, r0, ip, lsl #2
    511c:	28331200 	ldmdacs	r3!, {r9, ip}
    5120:	7d010000 	stcvc	0, cr0, [r1]
    5124:	0000410c 	andeq	r4, r0, ip, lsl #2
    5128:	25021200 	strcs	r1, [r2, #-512]
    512c:	7d010000 	stcvc	0, cr0, [r1]
    5130:	0000410c 	andeq	r4, r0, ip, lsl #2
    5134:	6d741500 	cfldr64vs	mvdx1, [r4]
    5138:	7d010070 	stcvc	0, cr0, [r1, #-448]
    513c:	0000410c 	andeq	r4, r0, ip, lsl #2
    5140:	01100000 	tsteq	r0, r0
    5144:	00002379 	andeq	r2, r0, r9, ror r3
    5148:	010abf01 	tsteq	sl, r1, lsl #30
    514c:	00077801 	andeq	r7, r7, r1, lsl #16
    5150:	23531100 	cmpcs	r3, #0	; 0x0
    5154:	be010000 	cdplt	0, 0, cr0, cr1, cr0, {0}
    5158:	00051e0a 	andeq	r1, r5, sl, lsl #28
    515c:	28101100 	ldmdacs	r0, {r8, ip}
    5160:	be010000 	cdplt	0, 0, cr0, cr1, cr0, {0}
    5164:	0000410a 	andeq	r4, r0, sl, lsl #2
    5168:	01160000 	tsteq	r6, r0
    516c:	000026bd 	strheq	r2, [r0], -sp
    5170:	bc01c701 	stclt	7, cr12, [r1], {1}
    5174:	1008004e 	andne	r0, r8, lr, asr #32
    5178:	ba08004f 	blt	2052bc <__Stack_Size+0x204ebc>
    517c:	b000001b 	andlt	r0, r0, fp, lsl r0
    5180:	17000007 	strne	r0, [r0, -r7]
    5184:	00002353 	andeq	r2, r0, r3, asr r3
    5188:	051ec601 	ldreq	ip, [lr, #-1537]
    518c:	1bd90000 	blne	ff645194 <SCS_BASE+0x1f637194>
    5190:	5b170000 	blpl	5c5198 <__Stack_Size+0x5c4d98>
    5194:	01000025 	tsteq	r0, r5, lsr #32
    5198:	0007b0c6 	andeq	fp, r7, r6, asr #1
    519c:	001bf800 	andseq	pc, fp, r0, lsl #16
    51a0:	04130000 	ldreq	r0, [r3]
    51a4:	00000373 	andeq	r0, r0, r3, ror r3
    51a8:	22e80116 	rsccs	r0, r8, #-2147483643	; 0x80000005
    51ac:	ee010000 	cdp	0, 0, cr0, cr1, cr0, {0}
    51b0:	004f1001 	subeq	r1, pc, r1
    51b4:	004fc008 	subeq	ip, pc, r8
    51b8:	001c1608 	andseq	r1, ip, r8, lsl #12
    51bc:	00081b00 	andeq	r1, r8, r0, lsl #22
    51c0:	23531700 	cmpcs	r3, #0	; 0x0
    51c4:	ed010000 	stc	0, cr0, [r1]
    51c8:	0000051e 	andeq	r0, r0, lr, lsl r5
    51cc:	00001c41 	andeq	r1, r0, r1, asr #24
    51d0:	0027a317 	eoreq	sl, r7, r7, lsl r3
    51d4:	1bed0100 	blne	ffb455dc <SCS_BASE+0x1fb375dc>
    51d8:	60000008 	andvs	r0, r0, r8
    51dc:	1800001c 	stmdane	r0, {r2, r3, r4}
    51e0:	000028fa 	strdeq	r2, [r0], -sl
    51e4:	0041ef01 	subeq	lr, r1, r1, lsl #30
    51e8:	1c7e0000 	ldclne	0, cr0, [lr]
    51ec:	02180000 	andseq	r0, r8, #0	; 0x0
    51f0:	01000025 	tsteq	r0, r5, lsr #32
    51f4:	000041ef 	andeq	r4, r0, pc, ror #3
    51f8:	001c9c00 	andseq	r9, ip, r0, lsl #24
    51fc:	2b131800 	blcs	4cb204 <__Stack_Size+0x4cae04>
    5200:	ef010000 	svc	0x00010000
    5204:	00000041 	andeq	r0, r0, r1, asr #32
    5208:	00001cf1 	strdeq	r1, [r0], -r1
    520c:	f7041300 	undefined instruction 0xf7041300
    5210:	19000003 	stmdbne	r0, {r0, r1}
    5214:	0023bc01 	eoreq	fp, r3, r1, lsl #24
    5218:	01490100 	cmpeq	r9, r0, lsl #2
    521c:	004fc001 	subeq	ip, pc, r1
    5220:	00507808 	subseq	r7, r0, r8, lsl #16
    5224:	001d2508 	andseq	r2, sp, r8, lsl #10
    5228:	00088c00 	andeq	r8, r8, r0, lsl #24
    522c:	23531a00 	cmpcs	r3, #0	; 0x0
    5230:	48010000 	stmdami	r1, {}
    5234:	00051e01 	andeq	r1, r5, r1, lsl #28
    5238:	001d5000 	andseq	r5, sp, r0
    523c:	27a31a00 	strcs	r1, [r3, r0, lsl #20]!
    5240:	48010000 	stmdami	r1, {}
    5244:	00081b01 	andeq	r1, r8, r1, lsl #22
    5248:	001d6f00 	andseq	r6, sp, r0, lsl #30
    524c:	28fa1b00 	ldmcs	sl!, {r8, r9, fp, ip}^
    5250:	4a010000 	bmi	45258 <__Stack_Size+0x44e58>
    5254:	00004101 	andeq	r4, r0, r1, lsl #2
    5258:	001d8d00 	andseq	r8, sp, r0, lsl #26
    525c:	25021b00 	strcs	r1, [r2, #-2816]
    5260:	4a010000 	bmi	45268 <__Stack_Size+0x44e68>
    5264:	00004101 	andeq	r4, r0, r1, lsl #2
    5268:	001db600 	andseq	fp, sp, r0, lsl #12
    526c:	2b131b00 	blcs	4cbe74 <__Stack_Size+0x4cba74>
    5270:	4a010000 	bmi	45278 <__Stack_Size+0x44e78>
    5274:	00004101 	andeq	r4, r0, r1, lsl #2
    5278:	001e0000 	andseq	r0, lr, r0
    527c:	01190000 	tsteq	r9, r0
    5280:	00002a57 	andeq	r2, r0, r7, asr sl
    5284:	0101a501 	tsteq	r1, r1, lsl #10
    5288:	08005078 	stmdaeq	r0, {r3, r4, r5, r6, ip, lr}
    528c:	0800512c 	stmdaeq	r0, {r2, r3, r5, r8, ip, lr}
    5290:	00001e34 	andeq	r1, r0, r4, lsr lr
    5294:	000008f7 	strdeq	r0, [r0], -r7
    5298:	0023531a 	eoreq	r5, r3, sl, lsl r3
    529c:	01a40100 	undefined instruction 0x01a40100
    52a0:	0000051e 	andeq	r0, r0, lr, lsl r5
    52a4:	00001e5f 	andeq	r1, r0, pc, asr lr
    52a8:	0027a31a 	eoreq	sl, r7, sl, lsl r3
    52ac:	01a40100 	undefined instruction 0x01a40100
    52b0:	0000081b 	andeq	r0, r0, fp, lsl r8
    52b4:	00001e7e 	andeq	r1, r0, lr, ror lr
    52b8:	0028fa1b 	eoreq	pc, r8, fp, lsl sl
    52bc:	01a60100 	undefined instruction 0x01a60100
    52c0:	00000041 	andeq	r0, r0, r1, asr #32
    52c4:	00001e9c 	muleq	r0, ip, lr
    52c8:	0025021b 	eoreq	r0, r5, fp, lsl r2
    52cc:	01a60100 	undefined instruction 0x01a60100
    52d0:	00000041 	andeq	r0, r0, r1, asr #32
    52d4:	00001eba 	strheq	r1, [r0], -sl
    52d8:	002b131b 	eoreq	r1, fp, fp, lsl r3
    52dc:	01a60100 	undefined instruction 0x01a60100
    52e0:	00000041 	andeq	r0, r0, r1, asr #32
    52e4:	00001f04 	andeq	r1, r0, r4, lsl #30
    52e8:	74011900 	strvc	r1, [r1], #-2304
    52ec:	01000027 	tsteq	r0, r7, lsr #32
    52f0:	2c010201 	sfmcs	f0, 4, [r1], {1}
    52f4:	c0080051 	andgt	r0, r8, r1, asr r0
    52f8:	38080051 	stmdacc	r8, {r0, r4, r6}
    52fc:	6200001f 	andvs	r0, r0, #31	; 0x1f
    5300:	1a000009 	bne	532c <__Stack_Size+0x4f2c>
    5304:	00002353 	andeq	r2, r0, r3, asr r3
    5308:	1e020001 	cdpne	0, 0, cr0, cr2, cr1, {0}
    530c:	63000005 	movwvs	r0, #5	; 0x5
    5310:	1a00001f 	bne	5394 <__Stack_Size+0x4f94>
    5314:	000027a3 	andeq	r2, r0, r3, lsr #15
    5318:	1b020001 	blne	85324 <__Stack_Size+0x84f24>
    531c:	82000008 	andhi	r0, r0, #8	; 0x8
    5320:	1b00001f 	blne	53a4 <__Stack_Size+0x4fa4>
    5324:	000028fa 	strdeq	r2, [r0], -sl
    5328:	41020201 	tstmi	r2, r1, lsl #4
    532c:	a0000000 	andge	r0, r0, r0
    5330:	1b00001f 	blne	53b4 <__Stack_Size+0x4fb4>
    5334:	00002502 	andeq	r2, r0, r2, lsl #10
    5338:	41020201 	tstmi	r2, r1, lsl #4
    533c:	c9000000 	stmdbgt	r0, {}
    5340:	1b00001f 	blne	53c4 <__Stack_Size+0x4fc4>
    5344:	00002b13 	andeq	r2, r0, r3, lsl fp
    5348:	41020201 	tstmi	r2, r1, lsl #4
    534c:	fe000000 	cdp2	0, 0, cr0, cr0, cr0, {0}
    5350:	0000001f 	andeq	r0, r0, pc, lsl r0
    5354:	2b3d0119 	blcs	f457c0 <__Stack_Size+0xf453c0>
    5358:	4a010000 	bmi	45360 <__Stack_Size+0x44f60>
    535c:	51c00102 	bicpl	r0, r0, r2, lsl #2
    5360:	532c0800 	teqpl	ip, #0	; 0x0
    5364:	20270800 	eorcs	r0, r7, r0, lsl #16
    5368:	0b280000 	bleq	a05370 <__Stack_Size+0xa04f70>
    536c:	531a0000 	tstpl	sl, #0	; 0x0
    5370:	01000023 	tsteq	r0, r3, lsr #32
    5374:	051e0249 	ldreq	r0, [lr, #-585]
    5378:	20460000 	subcs	r0, r6, r0
    537c:	f71a0000 	undefined instruction 0xf71a0000
    5380:	01000026 	tsteq	r0, r6, lsr #32
    5384:	0b280249 	bleq	a05cb0 <__Stack_Size+0xa058b0>
    5388:	20640000 	rsbcs	r0, r4, r0
    538c:	bb1c0000 	bllt	705394 <__Stack_Size+0x704f94>
    5390:	f8000005 	undefined instruction 0xf8000005
    5394:	01000000 	tsteq	r0, r0
    5398:	09d90256 	ldmibeq	r9, {r1, r2, r4, r6, r9}^
    539c:	ed1d0000 	ldc	0, cr0, [sp]
    53a0:	1d000005 	stcne	0, cr0, [r0, #-20]
    53a4:	000005e1 	andeq	r0, r0, r1, ror #11
    53a8:	0005d51d 	andeq	sp, r5, sp, lsl r5
    53ac:	05c91d00 	strbeq	r1, [r9, #3328]
    53b0:	181e0000 	ldmdane	lr, {}
    53b4:	1f000001 	svcne	0x00000001
    53b8:	000005f9 	strdeq	r0, [r0], -r9
    53bc:	00002082 	andeq	r2, r0, r2, lsl #1
    53c0:	0006051f 	andeq	r0, r6, pc, lsl r5
    53c4:	00209500 	eoreq	r9, r0, r0, lsl #10
    53c8:	20000000 	andcs	r0, r0, r0
    53cc:	00000612 	andeq	r0, r0, r2, lsl r6
    53d0:	08005206 	stmdaeq	r0, {r1, r2, r9, ip, lr}
    53d4:	00000138 	andeq	r0, r0, r8, lsr r1
    53d8:	f8025b01 	undefined instruction 0xf8025b01
    53dc:	1d000009 	stcne	0, cr0, [r0, #-36]
    53e0:	0000062d 	andeq	r0, r0, sp, lsr #12
    53e4:	0006211d 	andeq	r2, r6, sp, lsl r1
    53e8:	581c0000 	ldmdapl	ip, {}
    53ec:	50000005 	andpl	r0, r0, r5
    53f0:	01000001 	tsteq	r0, r1
    53f4:	0a3a0260 	beq	e85d7c <__Stack_Size+0xe8597c>
    53f8:	8a1d0000 	bhi	745400 <__Stack_Size+0x745000>
    53fc:	1d000005 	stcne	0, cr0, [r0, #-20]
    5400:	0000057e 	andeq	r0, r0, lr, ror r5
    5404:	0005721d 	andeq	r7, r5, sp, lsl r2
    5408:	05661d00 	strbeq	r1, [r6, #-3328]!
    540c:	701e0000 	andsvc	r0, lr, r0
    5410:	1f000001 	svcne	0x00000001
    5414:	00000596 	muleq	r0, r6, r5
    5418:	000020a8 	andeq	r2, r0, r8, lsr #1
    541c:	0005a21f 	andeq	sl, r5, pc, lsl r2
    5420:	0020d100 	eoreq	sp, r0, r0, lsl #2
    5424:	05ae2100 	streq	r2, [lr, #256]!
    5428:	00000000 	andeq	r0, r0, r0
    542c:	00063a20 	andeq	r3, r6, r0, lsr #20
    5430:	00526200 	subseq	r6, r2, r0, lsl #4
    5434:	00019008 	andeq	r9, r1, r8
    5438:	02650100 	rsbeq	r0, r5, #0	; 0x0
    543c:	00000a59 	andeq	r0, r0, r9, asr sl
    5440:	0006551d 	andeq	r5, r6, sp, lsl r5
    5444:	06491d00 	strbeq	r1, [r9], -r0, lsl #26
    5448:	22000000 	andcs	r0, r0, #0	; 0x0
    544c:	00000662 	andeq	r0, r0, r2, ror #12
    5450:	0800528a 	stmdaeq	r0, {r1, r3, r7, r9, ip, lr}
    5454:	080052c0 	stmdaeq	r0, {r6, r7, r9, ip, lr}
    5458:	a3026a01 	movwge	r6, #10753	; 0x2a01
    545c:	1d00000a 	stcne	0, cr0, [r0, #-40]
    5460:	00000694 	muleq	r0, r4, r6
    5464:	0006881d 	andeq	r8, r6, sp, lsl r8
    5468:	067c1d00 	ldrbteq	r1, [ip], -r0, lsl #26
    546c:	701d0000 	andsvc	r0, sp, r0
    5470:	23000006 	movwcs	r0, #6	; 0x6
    5474:	0800528a 	stmdaeq	r0, {r1, r3, r7, r9, ip, lr}
    5478:	080052c0 	stmdaeq	r0, {r6, r7, r9, ip, lr}
    547c:	0006a01f 	andeq	sl, r6, pc, lsl r0
    5480:	0020e400 	eoreq	lr, r0, r0, lsl #8
    5484:	06ac1f00 	strteq	r1, [ip], r0, lsl #30
    5488:	20f70000 	rscscs	r0, r7, r0
    548c:	b8210000 	stmdalt	r1!, {}
    5490:	00000006 	andeq	r0, r0, r6
    5494:	06c52000 	strbeq	r2, [r5], r0
    5498:	52c00000 	sbcpl	r0, r0, #0	; 0x0
    549c:	01a80800 	undefined instruction 0x01a80800
    54a0:	6f010000 	svcvs	0x00010000
    54a4:	000ac202 	andeq	ip, sl, r2, lsl #4
    54a8:	06e01d00 	strbteq	r1, [r0], r0, lsl #26
    54ac:	d41d0000 	ldrle	r0, [sp]
    54b0:	00000006 	andeq	r0, r0, r6
    54b4:	0006ed22 	andeq	lr, r6, r2, lsr #26
    54b8:	0052d600 	subseq	sp, r2, r0, lsl #12
    54bc:	00531008 	subseq	r1, r3, r8
    54c0:	02740108 	rsbseq	r0, r4, #2	; 0x2
    54c4:	00000b0c 	andeq	r0, r0, ip, lsl #22
    54c8:	00071f1d 	andeq	r1, r7, sp, lsl pc
    54cc:	07131d00 	ldreq	r1, [r3, -r0, lsl #26]
    54d0:	071d0000 	ldreq	r0, [sp, -r0]
    54d4:	1d000007 	stcne	0, cr0, [r0, #-28]
    54d8:	000006fb 	strdeq	r0, [r0], -fp
    54dc:	0052d623 	subseq	sp, r2, r3, lsr #12
    54e0:	00531008 	subseq	r1, r3, r8
    54e4:	072b1f08 	streq	r1, [fp, -r8, lsl #30]!
    54e8:	210a0000 	tstcs	sl, r0
    54ec:	371f0000 	ldrcc	r0, [pc, -r0]
    54f0:	1d000007 	stcne	0, cr0, [r0, #-28]
    54f4:	21000021 	tstcs	r0, r1, lsr #32
    54f8:	00000743 	andeq	r0, r0, r3, asr #14
    54fc:	50240000 	eorpl	r0, r4, r0
    5500:	10000007 	andne	r0, r0, r7
    5504:	c0080053 	andgt	r0, r8, r3, asr r0
    5508:	01000001 	tsteq	r0, r1
    550c:	6b1d0279 	blvs	745ef8 <__Stack_Size+0x745af8>
    5510:	1d000007 	stcne	0, cr0, [r0, #-28]
    5514:	0000075f 	andeq	r0, r0, pc, asr r7
    5518:	04130000 	ldreq	r0, [r3]
    551c:	00000451 	andeq	r0, r0, r1, asr r4
    5520:	2adc0119 	bcs	ff70598c <SCS_BASE+0x1f6f798c>
    5524:	8b010000 	blhi	4552c <__Stack_Size+0x4512c>
    5528:	532c0102 	teqpl	ip, #-2147483648	; 0x80000000
    552c:	54860800 	strpl	r0, [r6], #2048
    5530:	21300800 	teqcs	r0, r0, lsl #16
    5534:	0d170000 	ldceq	0, cr0, [r7]
    5538:	53250000 	teqpl	r5, #0	; 0x0
    553c:	01000023 	tsteq	r0, r3, lsr #32
    5540:	051e028a 	ldreq	r0, [lr, #-650]
    5544:	50010000 	andpl	r0, r1, r0
    5548:	0026f71a 	eoreq	pc, r6, sl, lsl r7
    554c:	028a0100 	addeq	r0, sl, #0	; 0x0
    5550:	00000b28 	andeq	r0, r0, r8, lsr #22
    5554:	0000214f 	andeq	r2, r0, pc, asr #2
    5558:	00296426 	eoreq	r6, r9, r6, lsr #8
    555c:	028c0100 	addeq	r0, ip, #0	; 0x0
    5560:	00000041 	andeq	r0, r0, r1, asr #32
    5564:	6b265701 	blvs	99b170 <__Stack_Size+0x99ad70>
    5568:	01000028 	tsteq	r0, r8, lsr #32
    556c:	0041028d 	subeq	r0, r1, sp, lsl #5
    5570:	56010000 	strpl	r0, [r1], -r0
    5574:	0005bb22 	andeq	fp, r5, r2, lsr #22
    5578:	00535000 	subseq	r5, r3, r0
    557c:	00538208 	subseq	r8, r3, r8, lsl #4
    5580:	02a90108 	adceq	r0, r9, #2	; 0x2
    5584:	00000bc7 	andeq	r0, r0, r7, asr #23
    5588:	0005ed1d 	andeq	lr, r5, sp, lsl sp
    558c:	05e11d00 	strbeq	r1, [r1, #3328]!
    5590:	d51d0000 	ldrle	r0, [sp]
    5594:	1d000005 	stcne	0, cr0, [r0, #-20]
    5598:	000005c9 	andeq	r0, r0, r9, asr #11
    559c:	00535023 	subseq	r5, r3, r3, lsr #32
    55a0:	00538208 	subseq	r8, r3, r8, lsl #4
    55a4:	05f91f08 	ldrbeq	r1, [r9, #3848]!
    55a8:	216d0000 	cmncs	sp, r0
    55ac:	051f0000 	ldreq	r0, [pc, #0]	; 55b4 <__Stack_Size+0x51b4>
    55b0:	80000006 	andhi	r0, r0, r6
    55b4:	00000021 	andeq	r0, r0, r1, lsr #32
    55b8:	06122000 	ldreq	r2, [r2], -r0
    55bc:	53820000 	orrpl	r0, r2, #0	; 0x0
    55c0:	01d80800 	bicseq	r0, r8, r0, lsl #16
    55c4:	ad010000 	stcge	0, cr0, [r1]
    55c8:	000be602 	andeq	lr, fp, r2, lsl #12
    55cc:	062d1d00 	strteq	r1, [sp], -r0, lsl #26
    55d0:	211d0000 	tstcs	sp, r0
    55d4:	00000006 	andeq	r0, r0, r6
    55d8:	00055822 	andeq	r5, r5, r2, lsr #16
    55dc:	00539a00 	subseq	r9, r3, r0, lsl #20
    55e0:	0053d008 	subseq	sp, r3, r8
    55e4:	02b00108 	adcseq	r0, r0, #2	; 0x2
    55e8:	00000c30 	andeq	r0, r0, r0, lsr ip
    55ec:	00058a1d 	andeq	r8, r5, sp, lsl sl
    55f0:	057e1d00 	ldrbeq	r1, [lr, #-3328]!
    55f4:	721d0000 	andsvc	r0, sp, #0	; 0x0
    55f8:	1d000005 	stcne	0, cr0, [r0, #-20]
    55fc:	00000566 	andeq	r0, r0, r6, ror #10
    5600:	00539a23 	subseq	r9, r3, r3, lsr #20
    5604:	0053d008 	subseq	sp, r3, r8
    5608:	05961f08 	ldreq	r1, [r6, #3848]
    560c:	21930000 	orrscs	r0, r3, r0
    5610:	a21f0000 	andsge	r0, pc, #0	; 0x0
    5614:	b1000005 	tstlt	r0, r5
    5618:	21000021 	tstcs	r0, r1, lsr #32
    561c:	000005ae 	andeq	r0, r0, lr, lsr #11
    5620:	3a220000 	bcc	885628 <__Stack_Size+0x885228>
    5624:	d0000006 	andle	r0, r0, r6
    5628:	e8080053 	stmda	r8, {r0, r1, r4, r6}
    562c:	01080053 	qaddeq	r0, r3, r8
    5630:	0c4f02b3 	sfmeq	f0, 2, [pc], {179}
    5634:	551d0000 	ldrpl	r0, [sp]
    5638:	1d000006 	stcne	0, cr0, [r0, #-24]
    563c:	00000649 	andeq	r0, r0, r9, asr #12
    5640:	05582200 	ldrbeq	r2, [r8, #-512]
    5644:	53e80000 	mvnpl	r0, #0	; 0x0
    5648:	54220800 	strtpl	r0, [r2], #-2048
    564c:	b8010800 	stmdalt	r1, {fp}
    5650:	000c9902 	andeq	r9, ip, r2, lsl #18
    5654:	058a1d00 	streq	r1, [sl, #3328]
    5658:	7e1d0000 	wxorvc	wr0, wr13, wr0
    565c:	1d000005 	stcne	0, cr0, [r0, #-20]
    5660:	00000572 	andeq	r0, r0, r2, ror r5
    5664:	0005661d 	andeq	r6, r5, sp, lsl r6
    5668:	53e82300 	mvnpl	r2, #0	; 0x0
    566c:	54220800 	strtpl	r0, [r2], #-2048
    5670:	961f0800 	ldrls	r0, [pc], -r0, lsl #16
    5674:	cf000005 	svcgt	0x00000005
    5678:	1f000021 	svcne	0x00000021
    567c:	000005a2 	andeq	r0, r0, r2, lsr #11
    5680:	000021f8 	strdeq	r2, [r0], -r8
    5684:	0005ae21 	andeq	sl, r5, r1, lsr #28
    5688:	20000000 	andcs	r0, r0, r0
    568c:	0000063a 	andeq	r0, r0, sl, lsr r6
    5690:	08005422 	stmdaeq	r0, {r1, r5, sl, ip, lr}
    5694:	000001f0 	strdeq	r0, [r0], -r0
    5698:	b802bc01 	stmdalt	r2, {r0, sl, fp, ip, sp, pc}
    569c:	1d00000c 	stcne	0, cr0, [r0, #-48]
    56a0:	00000655 	andeq	r0, r0, r5, asr r6
    56a4:	0006491d 	andeq	r4, r6, sp, lsl r9
    56a8:	bb220000 	bllt	8856b0 <__Stack_Size+0x8852b0>
    56ac:	3e000005 	cdpcc	0, 0, cr0, cr0, cr5, {0}
    56b0:	70080054 	andvc	r0, r8, r4, asr r0
    56b4:	01080054 	qaddeq	r0, r4, r8
    56b8:	0cfb02bf 	lfmeq	f0, 2, [fp], #764
    56bc:	ed1d0000 	ldc	0, cr0, [sp]
    56c0:	1d000005 	stcne	0, cr0, [r0, #-20]
    56c4:	000005e1 	andeq	r0, r0, r1, ror #11
    56c8:	0005d51d 	andeq	sp, r5, sp, lsl r5
    56cc:	05c91d00 	strbeq	r1, [r9, #3328]
    56d0:	3e230000 	cdpcc	0, 2, cr0, cr3, cr0, {0}
    56d4:	70080054 	andvc	r0, r8, r4, asr r0
    56d8:	1f080054 	svcne	0x00080054
    56dc:	000005f9 	strdeq	r0, [r0], -r9
    56e0:	0000220b 	andeq	r2, r0, fp, lsl #4
    56e4:	00060527 	andeq	r0, r6, r7, lsr #10
    56e8:	00520100 	subseq	r0, r2, r0, lsl #2
    56ec:	06122800 	ldreq	r2, [r2], -r0, lsl #16
    56f0:	54700000 	ldrbtpl	r0, [r0]
    56f4:	54840800 	strpl	r0, [r4], #2048
    56f8:	c2010800 	andgt	r0, r1, #0	; 0x0
    56fc:	062d1d02 	strteq	r1, [sp], -r2, lsl #26
    5700:	211d0000 	tstcs	sp, r0
    5704:	00000006 	andeq	r0, r0, r6
    5708:	77012900 	strvc	r2, [r1, -r0, lsl #18]
    570c:	01000029 	tsteq	r0, r9, lsr #32
    5710:	880102d2 	stmdahi	r1, {r1, r4, r6, r7, r9}
    5714:	aa080054 	bge	20586c <__Stack_Size+0x20546c>
    5718:	01080054 	qaddeq	r0, r4, r8
    571c:	000d4c5d 	andeq	r4, sp, sp, asr ip
    5720:	23532500 	cmpcs	r3, #0	; 0x0
    5724:	d1010000 	tstle	r1, r0
    5728:	00051e02 	andeq	r1, r5, r2, lsl #28
    572c:	25500100 	ldrbcs	r0, [r0, #-256]
    5730:	000024ef 	andeq	r2, r0, pc, ror #9
    5734:	4c02d101 	stfmid	f5, [r2], {1}
    5738:	0100000d 	tsteq	r0, sp
    573c:	04130051 	ldreq	r0, [r3], #-81
    5740:	000004c7 	andeq	r0, r0, r7, asr #9
    5744:	2a070129 	bcs	1c5bf0 <__Stack_Size+0x1c57f0>
    5748:	ef010000 	svc	0x00010000
    574c:	54ac0102 	strtpl	r0, [ip], #258
    5750:	54c20800 	strbpl	r0, [r2], #2048
    5754:	5d010800 	stcpl	8, cr0, [r1]
    5758:	00000d79 	andeq	r0, r0, r9, ror sp
    575c:	00255b25 	eoreq	r5, r5, r5, lsr #22
    5760:	02ee0100 	rsceq	r0, lr, #0	; 0x0
    5764:	000007b0 	strheq	r0, [r0], -r0
    5768:	29005001 	stmdbcs	r0, {r0, ip, lr}
    576c:	00229901 	eoreq	r9, r2, r1, lsl #18
    5770:	03010100 	movweq	r0, #4352	; 0x1100
    5774:	0054c401 	subseq	ip, r4, r1, lsl #8
    5778:	0054da08 	subseq	sp, r4, r8, lsl #20
    577c:	a05d0108 	subsge	r0, sp, r8, lsl #2
    5780:	2500000d 	strcs	r0, [r0, #-13]
    5784:	000027a3 	andeq	r2, r0, r3, lsr #15
    5788:	1b030001 	blne	c5794 <__Stack_Size+0xc5394>
    578c:	01000008 	tsteq	r0, r8
    5790:	01290050 	qsubeq	r0, r0, r9
    5794:	00002123 	andeq	r2, r0, r3, lsr #2
    5798:	01031601 	tsteq	r3, r1, lsl #12
    579c:	080054dc 	stmdaeq	r0, {r2, r3, r4, r6, r7, sl, ip, lr}
    57a0:	080054f4 	stmdaeq	r0, {r2, r4, r5, r6, r7, sl, ip, lr}
    57a4:	0dc75d01 	stcleq	13, cr5, [r7, #4]
    57a8:	f7250000 	undefined instruction 0xf7250000
    57ac:	01000026 	tsteq	r0, r6, lsr #32
    57b0:	0b280315 	bleq	a0640c <__Stack_Size+0xa0600c>
    57b4:	50010000 	andpl	r0, r1, r0
    57b8:	90012900 	andls	r2, r1, r0, lsl #18
    57bc:	0100002a 	tsteq	r0, sl, lsr #32
    57c0:	f4010328 	vst2.8	{d0-d3}, [r1, :128], r8
    57c4:	08080054 	stmdaeq	r8, {r2, r4, r6}
    57c8:	01080055 	qaddeq	r0, r5, r8
    57cc:	000dee5d 	andeq	lr, sp, sp, asr lr
    57d0:	24ef2500 	strbtcs	r2, [pc], #1280	; 57d8 <__Stack_Size+0x53d8>
    57d4:	27010000 	strcs	r0, [r1, -r0]
    57d8:	000d4c03 	andeq	r4, sp, r3, lsl #24
    57dc:	00500100 	subseq	r0, r0, r0, lsl #2
    57e0:	2b350129 	blcs	d45c8c <__Stack_Size+0xd4588c>
    57e4:	3d010000 	stccc	0, cr0, [r1]
    57e8:	55080103 	strpl	r0, [r8, #-259]
    57ec:	55220800 	strpl	r0, [r2, #-2048]!
    57f0:	5d010800 	stcpl	8, cr0, [r1]
    57f4:	00000e23 	andeq	r0, r0, r3, lsr #28
    57f8:	00235325 	eoreq	r5, r3, r5, lsr #6
    57fc:	033c0100 	teqeq	ip, #0	; 0x0
    5800:	0000051e 	andeq	r0, r0, lr, lsl r5
    5804:	e0255001 	eor	r5, r5, r1
    5808:	0100000d 	tsteq	r0, sp
    580c:	00a9033c 	adceq	r0, r9, ip, lsr r3
    5810:	51010000 	tstpl	r1, r0
    5814:	51012900 	tstpl	r1, r0, lsl #18
    5818:	01000029 	tsteq	r0, r9, lsr #32
    581c:	24010358 	strcs	r0, [r1], #-856
    5820:	40080055 	andmi	r0, r8, r5, asr r0
    5824:	01080055 	qaddeq	r0, r5, r8
    5828:	000e585d 	andeq	r5, lr, sp, asr r8
    582c:	23532500 	cmpcs	r3, #0	; 0x0
    5830:	57010000 	strpl	r0, [r1, -r0]
    5834:	00051e03 	andeq	r1, r5, r3, lsl #28
    5838:	25500100 	ldrbcs	r0, [r0, #-256]
    583c:	00000de0 	andeq	r0, r0, r0, ror #27
    5840:	a9035701 	stmdbge	r3, {r0, r8, r9, sl, ip, lr}
    5844:	01000000 	tsteq	r0, r0
    5848:	01290051 	qsubeq	r0, r1, r9
    584c:	00002a1e 	andeq	r2, r0, lr, lsl sl
    5850:	01037e01 	tsteq	r3, r1, lsl #28
    5854:	08005540 	stmdaeq	r0, {r6, r8, sl, ip, lr}
    5858:	08005558 	stmdaeq	r0, {r3, r4, r6, r8, sl, ip, lr}
    585c:	0e9b5d01 	cdpeq	13, 9, cr5, cr11, cr1, {0}
    5860:	53250000 	teqpl	r5, #0	; 0x0
    5864:	01000023 	tsteq	r0, r3, lsr #32
    5868:	051e037d 	ldreq	r0, [lr, #-893]
    586c:	50010000 	andpl	r0, r1, r0
    5870:	002b1a25 	eoreq	r1, fp, r5, lsr #20
    5874:	037d0100 	cmneq	sp, #0	; 0x0
    5878:	00000041 	andeq	r0, r0, r1, asr #32
    587c:	e0255101 	eor	r5, r5, r1, lsl #2
    5880:	0100000d 	tsteq	r0, sp
    5884:	00a9037d 	adceq	r0, r9, sp, ror r3
    5888:	52010000 	andpl	r0, r1, #0	; 0x0
    588c:	45012900 	strmi	r2, [r1, #-2304]
    5890:	01000026 	tsteq	r0, r6, lsr #32
    5894:	580103a1 	stmdapl	r1, {r0, r5, r7, r8, r9}
    5898:	5c080055 	stcpl	0, cr0, [r8], {85}
    589c:	01080055 	qaddeq	r0, r5, r8
    58a0:	000ed05d 	andeq	sp, lr, sp, asr r0
    58a4:	23532500 	cmpcs	r3, #0	; 0x0
    58a8:	a0010000 	andge	r0, r1, r0
    58ac:	00051e03 	andeq	r1, r5, r3, lsl #28
    58b0:	25500100 	ldrbcs	r0, [r0, #-256]
    58b4:	0000281a 	andeq	r2, r0, sl, lsl r8
    58b8:	4103a001 	tstmi	r3, r1
    58bc:	01000000 	tsteq	r0, r0
    58c0:	01290051 	qsubeq	r0, r1, r9
    58c4:	000024aa 	andeq	r2, r0, sl, lsr #9
    58c8:	0103c001 	tsteq	r3, r1
    58cc:	0800555c 	stmdaeq	r0, {r2, r3, r4, r6, r8, sl, ip, lr}
    58d0:	08005564 	stmdaeq	r0, {r2, r5, r6, r8, sl, ip, lr}
    58d4:	0f155d01 	svceq	0x00155d01
    58d8:	53250000 	teqpl	r5, #0	; 0x0
    58dc:	01000023 	tsteq	r0, r3, lsr #32
    58e0:	051e03bf 	ldreq	r0, [lr, #-959]
    58e4:	50010000 	andpl	r0, r1, r0
    58e8:	00223b25 	eoreq	r3, r2, r5, lsr #22
    58ec:	03bf0100 	undefined instruction 0x03bf0100
    58f0:	00000041 	andeq	r0, r0, r1, asr #32
    58f4:	251a5101 	ldrcs	r5, [sl, #-257]
    58f8:	01000024 	tsteq	r0, r4, lsr #32
    58fc:	004103bf 	strheq	r0, [r1], #-63
    5900:	221e0000 	andscs	r0, lr, #0	; 0x0
    5904:	29000000 	stmdbcs	r0, {}
    5908:	0029fc01 	eoreq	pc, r9, r1, lsl #24
    590c:	03dd0100 	bicseq	r0, sp, #0	; 0x0
    5910:	00556401 	subseq	r6, r5, r1, lsl #8
    5914:	00557c08 	subseq	r7, r5, r8, lsl #24
    5918:	585d0108 	ldmdapl	sp, {r3, r8}^
    591c:	2500000f 	strcs	r0, [r0, #-15]
    5920:	00002353 	andeq	r2, r0, r3, asr r3
    5924:	1e03dc01 	cdpne	12, 0, cr13, cr3, cr1, {0}
    5928:	01000005 	tsteq	r0, r5
    592c:	25a72550 	strcs	r2, [r7, #1360]!
    5930:	dc010000 	stcle	0, cr0, [r1], {0}
    5934:	00004103 	andeq	r4, r0, r3, lsl #2
    5938:	25510100 	ldrbcs	r0, [r1, #-256]
    593c:	00000de0 	andeq	r0, r0, r0, ror #27
    5940:	a903dc01 	stmdbge	r3, {r0, sl, fp, ip, lr, pc}
    5944:	01000000 	tsteq	r0, r0
    5948:	01290052 	qsubeq	r0, r2, r9
    594c:	0000287f 	andeq	r2, r0, pc, ror r8
    5950:	0103f901 	tstpeq	r3, r1, lsl #18
    5954:	0800557c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r8, sl, ip, lr}
    5958:	0800558a 	stmdaeq	r0, {r1, r3, r7, r8, sl, ip, lr}
    595c:	0f7f5d01 	svceq	0x007f5d01
    5960:	53250000 	teqpl	r5, #0	; 0x0
    5964:	01000023 	tsteq	r0, r3, lsr #32
    5968:	051e03f8 	ldreq	r0, [lr, #-1016]
    596c:	50010000 	andpl	r0, r1, r0
    5970:	78012900 	stmdavc	r1, {r8, fp, sp}
    5974:	01000024 	tsteq	r0, r4, lsr #32
    5978:	8c01040f 	cfstrshi	mvf0, [r1], {15}
    597c:	a6080055 	undefined
    5980:	01080055 	qaddeq	r0, r5, r8
    5984:	000fe45d 	andeq	lr, pc, sp, asr r4
    5988:	23532500 	cmpcs	r3, #0	; 0x0
    598c:	0e010000 	cdpeq	0, 0, cr0, cr1, cr0, {0}
    5990:	00051e04 	andeq	r1, r5, r4, lsl #28
    5994:	1a500100 	bne	1405d9c <__Stack_Size+0x140599c>
    5998:	00002224 	andeq	r2, r0, r4, lsr #4
    599c:	41040e01 	tstmi	r4, r1, lsl #28
    59a0:	31000000 	tstcc	r0, r0
    59a4:	28000022 	stmdacs	r0, {r1, r5}
    59a8:	00000524 	andeq	r0, r0, r4, lsr #10
    59ac:	0800558c 	stmdaeq	r0, {r2, r3, r7, r8, sl, ip, lr}
    59b0:	0800559a 	stmdaeq	r0, {r1, r3, r4, r7, r8, sl, ip, lr}
    59b4:	1d041501 	cfstr32ne	mvfx1, [r4, #-4]
    59b8:	0000053f 	andeq	r0, r0, pc, lsr r5
    59bc:	0005331d 	andeq	r3, r5, sp, lsl r3
    59c0:	558c2300 	strpl	r2, [ip, #768]
    59c4:	559a0800 	ldrpl	r0, [sl, #2048]
    59c8:	4b1f0800 	blmi	7c79d0 <__Stack_Size+0x7c75d0>
    59cc:	44000005 	strmi	r0, [r0], #-5
    59d0:	00000022 	andeq	r0, r0, r2, lsr #32
    59d4:	01190000 	tsteq	r9, r0
    59d8:	00002996 	muleq	r0, r6, r9
    59dc:	01042f01 	tsteq	r4, r1, lsl #30
    59e0:	080055a8 	stmdaeq	r0, {r3, r5, r7, r8, sl, ip, lr}
    59e4:	0800563a 	stmdaeq	r0, {r1, r3, r4, r5, r9, sl, ip, lr}
    59e8:	00002262 	andeq	r2, r0, r2, ror #4
    59ec:	000010f8 	strdeq	r1, [r0], -r8
    59f0:	00235325 	eoreq	r5, r3, r5, lsr #6
    59f4:	042d0100 	strteq	r0, [sp], #-256
    59f8:	0000051e 	andeq	r0, r0, lr, lsl r5
    59fc:	a41a5001 	ldrge	r5, [sl], #-1
    5a00:	01000026 	tsteq	r0, r6, lsr #32
    5a04:	0041042d 	subeq	r0, r1, sp, lsr #8
    5a08:	22810000 	addcs	r0, r1, #0	; 0x0
    5a0c:	421a0000 	andsmi	r0, sl, #0	; 0x0
    5a10:	01000029 	tsteq	r0, r9, lsr #32
    5a14:	0041042e 	subeq	r0, r1, lr, lsr #8
    5a18:	229f0000 	addscs	r0, pc, #0	; 0x0
    5a1c:	4c1a0000 	ldcmi	0, cr0, [sl], {0}
    5a20:	0100002b 	tsteq	r0, fp, lsr #32
    5a24:	0041042e 	subeq	r0, r1, lr, lsr #8
    5a28:	22bd0000 	adcscs	r0, sp, #0	; 0x0
    5a2c:	58220000 	stmdapl	r2!, {}
    5a30:	b4000005 	strlt	r0, [r0], #-5
    5a34:	ea080055 	b	205b90 <__Stack_Size+0x205790>
    5a38:	01080055 	qaddeq	r0, r5, r8
    5a3c:	10860439 	addne	r0, r6, r9, lsr r4
    5a40:	8a1d0000 	bhi	745a48 <__Stack_Size+0x745648>
    5a44:	1d000005 	stcne	0, cr0, [r0, #-20]
    5a48:	0000057e 	andeq	r0, r0, lr, ror r5
    5a4c:	0005721d 	andeq	r7, r5, sp, lsl r2
    5a50:	05661d00 	strbeq	r1, [r6, #-3328]!
    5a54:	b4230000 	strtlt	r0, [r3]
    5a58:	ea080055 	b	205bb4 <__Stack_Size+0x2057b4>
    5a5c:	1f080055 	svcne	0x00080055
    5a60:	00000596 	muleq	r0, r6, r5
    5a64:	000022db 	ldrdeq	r2, [r0], -fp
    5a68:	0005a21f 	andeq	sl, r5, pc, lsl r2
    5a6c:	00230400 	eoreq	r0, r3, r0, lsl #8
    5a70:	05ae2100 	streq	r2, [lr, #256]!
    5a74:	00000000 	andeq	r0, r0, r0
    5a78:	0005bb22 	andeq	fp, r5, r2, lsr #22
    5a7c:	0055ea00 	subseq	lr, r5, r0, lsl #20
    5a80:	00561e08 	subseq	r1, r6, r8, lsl #28
    5a84:	043d0108 	ldrteq	r0, [sp], #-264
    5a88:	000010c9 	andeq	r1, r0, r9, asr #1
    5a8c:	0005ed1d 	andeq	lr, r5, sp, lsl sp
    5a90:	05e11d00 	strbeq	r1, [r1, #3328]!
    5a94:	d51d0000 	ldrle	r0, [sp]
    5a98:	1d000005 	stcne	0, cr0, [r0, #-20]
    5a9c:	000005c9 	andeq	r0, r0, r9, asr #11
    5aa0:	0055ea23 	subseq	lr, r5, r3, lsr #20
    5aa4:	00561e08 	subseq	r1, r6, r8, lsl #28
    5aa8:	05f91f08 	ldrbeq	r1, [r9, #3848]!
    5aac:	23220000 	teqcs	r2, #0	; 0x0
    5ab0:	05270000 	streq	r0, [r7]!
    5ab4:	01000006 	tsteq	r0, r6
    5ab8:	28000052 	stmdacs	r0, {r1, r4, r6}
    5abc:	00000524 	andeq	r0, r0, r4, lsr #10
    5ac0:	0800561e 	stmdaeq	r0, {r1, r2, r3, r4, r9, sl, ip, lr}
    5ac4:	0800562e 	stmdaeq	r0, {r1, r2, r3, r5, r9, sl, ip, lr}
    5ac8:	1d044101 	stfnes	f4, [r4, #-4]
    5acc:	0000053f 	andeq	r0, r0, pc, lsr r5
    5ad0:	0005331d 	andeq	r3, r5, sp, lsl r3
    5ad4:	561e2300 	ldrpl	r2, [lr], -r0, lsl #6
    5ad8:	562e0800 	strtpl	r0, [lr], -r0, lsl #16
    5adc:	4b1f0800 	blmi	7c7ae4 <__Stack_Size+0x7c76e4>
    5ae0:	35000005 	strcc	r0, [r0, #-5]
    5ae4:	00000023 	andeq	r0, r0, r3, lsr #32
    5ae8:	01290000 	teqeq	r9, r0
    5aec:	000028e2 	andeq	r2, r0, r2, ror #17
    5af0:	01045d01 	tsteq	r4, r1, lsl #26
    5af4:	0800563c 	stmdaeq	r0, {r2, r3, r4, r5, r9, sl, ip, lr}
    5af8:	08005664 	stmdaeq	r0, {r2, r5, r6, r9, sl, ip, lr}
    5afc:	11935d01 	orrsne	r5, r3, r1, lsl #26
    5b00:	53250000 	teqpl	r5, #0	; 0x0
    5b04:	01000023 	tsteq	r0, r3, lsr #32
    5b08:	051e045b 	ldreq	r0, [lr, #-1115]
    5b0c:	50010000 	andpl	r0, r1, r0
    5b10:	0022471a 	eoreq	r4, r2, sl, lsl r7
    5b14:	045b0100 	ldrbeq	r0, [fp], #-256
    5b18:	00000041 	andeq	r0, r0, r1, asr #32
    5b1c:	00002348 	andeq	r2, r0, r8, asr #6
    5b20:	002ac91a 	eoreq	ip, sl, sl, lsl r9
    5b24:	045b0100 	ldrbeq	r0, [fp], #-256
    5b28:	00000041 	andeq	r0, r0, r1, asr #32
    5b2c:	0000235b 	andeq	r2, r0, fp, asr r3
    5b30:	00260f1a 	eoreq	r0, r6, sl, lsl pc
    5b34:	045c0100 	ldrbeq	r0, [ip], #-256
    5b38:	00000041 	andeq	r0, r0, r1, asr #32
    5b3c:	0000236e 	andeq	r2, r0, lr, ror #6
    5b40:	00233926 	eoreq	r3, r3, r6, lsr #18
    5b44:	045e0100 	ldrbeq	r0, [lr], #-256
    5b48:	00000041 	andeq	r0, r0, r1, asr #32
    5b4c:	d2285301 	eorle	r5, r8, #67108864	; 0x4000000
    5b50:	3c000004 	stccc	0, cr0, [r0], {4}
    5b54:	52080056 	andpl	r0, r8, #86	; 0x56
    5b58:	01080056 	qaddeq	r0, r6, r8
    5b5c:	051d0467 	ldreq	r0, [sp, #-1127]
    5b60:	1d000005 	stcne	0, cr0, [r0, #-20]
    5b64:	000004f9 	strdeq	r0, [r0], -r9
    5b68:	0004ed1d 	andeq	lr, r4, sp, lsl sp
    5b6c:	04e11d00 	strbteq	r1, [r1], #3328
    5b70:	3c230000 	stccc	0, cr0, [r3]
    5b74:	52080056 	andpl	r0, r8, #86	; 0x56
    5b78:	27080056 	smlsdcs	r8, r6, r0, r0
    5b7c:	00000511 	andeq	r0, r0, r1, lsl r5
    5b80:	00005201 	andeq	r5, r0, r1, lsl #4
    5b84:	c8012900 	stmdagt	r1, {r8, fp, sp}
    5b88:	01000023 	tsteq	r0, r3, lsr #32
    5b8c:	6401048f 	strvs	r0, [r1], #-1167
    5b90:	86080056 	undefined
    5b94:	01080056 	qaddeq	r0, r6, r8
    5b98:	0012205d 	andseq	r2, r2, sp, asr r0
    5b9c:	23532500 	cmpcs	r3, #0	; 0x0
    5ba0:	8d010000 	stchi	0, cr0, [r1]
    5ba4:	00051e04 	andeq	r1, r5, r4, lsl #28
    5ba8:	1a500100 	bne	1405fb0 <__Stack_Size+0x1405bb0>
    5bac:	00002247 	andeq	r2, r0, r7, asr #4
    5bb0:	41048d01 	tstmi	r4, r1, lsl #26
    5bb4:	81000000 	tsthi	r0, r0
    5bb8:	1a000023 	bne	5c4c <__Stack_Size+0x584c>
    5bbc:	00002ac9 	andeq	r2, r0, r9, asr #21
    5bc0:	41048e01 	tstmi	r4, r1, lsl #28
    5bc4:	94000000 	strls	r0, [r0]
    5bc8:	1a000023 	bne	5c5c <__Stack_Size+0x585c>
    5bcc:	0000260f 	andeq	r2, r0, pc, lsl #12
    5bd0:	41048e01 	tstmi	r4, r1, lsl #28
    5bd4:	a7000000 	strge	r0, [r0, -r0]
    5bd8:	28000023 	stmdacs	r0, {r0, r1, r5}
    5bdc:	000004d2 	ldrdeq	r0, [r0], -r2
    5be0:	08005664 	stmdaeq	r0, {r2, r5, r6, r9, sl, ip, lr}
    5be4:	0800567a 	stmdaeq	r0, {r1, r3, r4, r5, r6, r9, sl, ip, lr}
    5be8:	1d049701 	stcne	7, cr9, [r4, #-4]
    5bec:	00000505 	andeq	r0, r0, r5, lsl #10
    5bf0:	0004f91d 	andeq	pc, r4, sp, lsl r9
    5bf4:	04ed1d00 	strbteq	r1, [sp], #3328
    5bf8:	e11d0000 	tst	sp, r0
    5bfc:	23000004 	movwcs	r0, #4	; 0x4
    5c00:	08005664 	stmdaeq	r0, {r2, r5, r6, r9, sl, ip, lr}
    5c04:	0800567a 	stmdaeq	r0, {r1, r3, r4, r5, r6, r9, sl, ip, lr}
    5c08:	00051127 	andeq	r1, r5, r7, lsr #2
    5c0c:	00520100 	subseq	r0, r2, r0, lsl #2
    5c10:	d22a0000 	eorle	r0, sl, #0	; 0x0
    5c14:	88000004 	stmdahi	r0, {r2}
    5c18:	a0080056 	andge	r0, r8, r6, asr r0
    5c1c:	01080056 	qaddeq	r0, r6, r8
    5c20:	00125b5d 	andseq	r5, r2, sp, asr fp
    5c24:	04e12b00 	strbteq	r2, [r1], #2816
    5c28:	50010000 	andpl	r0, r1, r0
    5c2c:	0004ed2c 	andeq	lr, r4, ip, lsr #26
    5c30:	0023ba00 	eoreq	fp, r3, r0, lsl #20
    5c34:	04f92c00 	ldrbteq	r2, [r9], #3072
    5c38:	23cd0000 	biccs	r0, sp, #0	; 0x0
    5c3c:	052b0000 	streq	r0, [fp]!
    5c40:	01000005 	tsteq	r0, r5
    5c44:	05112753 	ldreq	r2, [r1, #-1875]
    5c48:	52010000 	andpl	r0, r1, #0	; 0x0
    5c4c:	86012900 	strhi	r2, [r1], -r0, lsl #18
    5c50:	0100002b 	tsteq	r0, fp, lsr #32
    5c54:	a00104d7 	ldrdge	r0, [r1], -r7
    5c58:	a6080056 	undefined
    5c5c:	01080056 	qaddeq	r0, r6, r8
    5c60:	00129e5d 	andseq	r9, r2, sp, asr lr
    5c64:	23532500 	cmpcs	r3, #0	; 0x0
    5c68:	d6010000 	strle	r0, [r1], -r0
    5c6c:	00051e04 	andeq	r1, r5, r4, lsl #28
    5c70:	25500100 	ldrbcs	r0, [r0, #-256]
    5c74:	000028ac 	andeq	r2, r0, ip, lsr #17
    5c78:	4104d601 	tstmi	r4, r1, lsl #12
    5c7c:	01000000 	tsteq	r0, r0
    5c80:	25e12551 	strbcs	r2, [r1, #1361]!
    5c84:	d6010000 	strle	r0, [r1], -r0
    5c88:	00004104 	andeq	r4, r0, r4, lsl #2
    5c8c:	00520100 	subseq	r0, r2, r0, lsl #2
    5c90:	273e0129 	ldrcs	r0, [lr, -r9, lsr #2]!
    5c94:	f3010000 	vhadd.u8	d0, d1, d0
    5c98:	56a80104 	strtpl	r0, [r8], r4, lsl #2
    5c9c:	56b80800 	ldrtpl	r0, [r8], r0, lsl #16
    5ca0:	5d010800 	stcpl	8, cr0, [r1]
    5ca4:	000012e5 	andeq	r1, r0, r5, ror #5
    5ca8:	00235325 	eoreq	r5, r3, r5, lsr #6
    5cac:	04f20100 	ldrbteq	r0, [r2], #256
    5cb0:	0000051e 	andeq	r0, r0, lr, lsl r5
    5cb4:	131a5001 	tstne	sl, #1	; 0x1
    5cb8:	01000027 	tsteq	r0, r7, lsr #32
    5cbc:	004104f2 	strdeq	r0, [r1], #-66
    5cc0:	23e00000 	mvncs	r0, #0	; 0x0
    5cc4:	a91b0000 	ldmdbge	fp, {}
    5cc8:	01000023 	tsteq	r0, r3, lsr #32
    5ccc:	004104f4 	strdeq	r0, [r1], #-68
    5cd0:	23f30000 	mvnscs	r0, #0	; 0x0
    5cd4:	2a000000 	bcs	5cdc <__Stack_Size+0x58dc>
    5cd8:	00000524 	andeq	r0, r0, r4, lsr #10
    5cdc:	080056b8 	stmdaeq	r0, {r3, r4, r5, r7, r9, sl, ip, lr}
    5ce0:	080056c8 	stmdaeq	r0, {r3, r6, r7, r9, sl, ip, lr}
    5ce4:	13125d01 	tstne	r2, #64	; 0x40
    5ce8:	332b0000 	teqcc	fp, #0	; 0x0
    5cec:	01000005 	tsteq	r0, r5
    5cf0:	053f2c50 	ldreq	r2, [pc, #-3152]!	; 50a8 <__Stack_Size+0x4ca8>
    5cf4:	24110000 	ldrcs	r0, [r1]
    5cf8:	4b1f0000 	blmi	7c5d00 <__Stack_Size+0x7c5900>
    5cfc:	24000005 	strcs	r0, [r0], #-5
    5d00:	00000024 	andeq	r0, r0, r4, lsr #32
    5d04:	27230119 	undefined
    5d08:	47010000 	strmi	r0, [r1, -r0]
    5d0c:	56c80105 	strbpl	r0, [r8], r5, lsl #2
    5d10:	570e0800 	strpl	r0, [lr, -r0, lsl #16]
    5d14:	24420800 	strbcs	r0, [r2], #-2048
    5d18:	13950000 	orrsne	r0, r5, #0	; 0x0
    5d1c:	53250000 	teqpl	r5, #0	; 0x0
    5d20:	01000023 	tsteq	r0, r3, lsr #32
    5d24:	051e0545 	ldreq	r0, [lr, #-1349]
    5d28:	50010000 	andpl	r0, r1, r0
    5d2c:	0025b51a 	eoreq	fp, r5, sl, lsl r5
    5d30:	05450100 	strbeq	r0, [r5, #-256]
    5d34:	00000041 	andeq	r0, r0, r1, asr #32
    5d38:	00002461 	andeq	r2, r0, r1, ror #8
    5d3c:	0023091a 	eoreq	r0, r3, sl, lsl r9
    5d40:	05460100 	strbeq	r0, [r6, #-256]
    5d44:	00000041 	andeq	r0, r0, r1, asr #32
    5d48:	00002474 	andeq	r2, r0, r4, ror r4
    5d4c:	00236925 	eoreq	r6, r3, r5, lsr #18
    5d50:	05460100 	strbeq	r0, [r6, #-256]
    5d54:	00000041 	andeq	r0, r0, r1, asr #32
    5d58:	391b5301 	ldmdbcc	fp, {r0, r8, r9, ip, lr}
    5d5c:	01000023 	tsteq	r0, r3, lsr #32
    5d60:	00410548 	subeq	r0, r1, r8, asr #10
    5d64:	24870000 	strcs	r0, [r7]
    5d68:	2a260000 	bcs	985d70 <__Stack_Size+0x985970>
    5d6c:	01000028 	tsteq	r0, r8, lsr #32
    5d70:	00410549 	subeq	r0, r1, r9, asr #10
    5d74:	54010000 	strpl	r0, [r1]
    5d78:	00250226 	eoreq	r0, r5, r6, lsr #4
    5d7c:	054a0100 	strbeq	r0, [sl, #-256]
    5d80:	00000041 	andeq	r0, r0, r1, asr #32
    5d84:	29005201 	stmdbcs	r0, {r0, r9, ip, lr}
    5d88:	002a2b01 	eoreq	r2, sl, r1, lsl #22
    5d8c:	05800100 	streq	r0, [r0, #256]
    5d90:	00571001 	subseq	r1, r7, r1
    5d94:	00572008 	subseq	r2, r7, r8
    5d98:	dc5d0108 	ldflee	f0, [sp], {8}
    5d9c:	25000013 	strcs	r0, [r0, #-19]
    5da0:	00002353 	andeq	r2, r0, r3, asr r3
    5da4:	1e057f01 	cdpne	15, 0, cr7, cr5, cr1, {0}
    5da8:	01000005 	tsteq	r0, r5
    5dac:	23581a50 	cmpcs	r8, #327680	; 0x50000
    5db0:	7f010000 	svcvc	0x00010000
    5db4:	00004105 	andeq	r4, r0, r5, lsl #2
    5db8:	0024a500 	eoreq	sl, r4, r0, lsl #10
    5dbc:	282a1b00 	stmdacs	sl!, {r8, r9, fp, ip}
    5dc0:	81010000 	tsthi	r1, r0
    5dc4:	00004105 	andeq	r4, r0, r5, lsl #2
    5dc8:	0024b800 	eoreq	fp, r4, r0, lsl #16
    5dcc:	01290000 	teqeq	r9, r0
    5dd0:	00002285 	andeq	r2, r0, r5, lsl #5
    5dd4:	0105a201 	tsteq	r5, r1, lsl #4
    5dd8:	08005720 	stmdaeq	r0, {r5, r8, r9, sl, ip, lr}
    5ddc:	08005734 	stmdaeq	r0, {r2, r4, r5, r8, r9, sl, ip, lr}
    5de0:	14215d01 	strtne	r5, [r1], #-3329
    5de4:	53250000 	teqpl	r5, #0	; 0x0
    5de8:	01000023 	tsteq	r0, r3, lsr #32
    5dec:	051e05a1 	ldreq	r0, [lr, #-1441]
    5df0:	50010000 	andpl	r0, r1, r0
    5df4:	00235825 	eoreq	r5, r3, r5, lsr #16
    5df8:	05a10100 	streq	r0, [r1, #256]!
    5dfc:	00000041 	andeq	r0, r0, r1, asr #32
    5e00:	2a1b5101 	bcs	6da20c <__Stack_Size+0x6d9e0c>
    5e04:	01000028 	tsteq	r0, r8, lsr #32
    5e08:	004105a3 	subeq	r0, r1, r3, lsr #11
    5e0c:	24d60000 	ldrbcs	r0, [r6]
    5e10:	29000000 	stmdbcs	r0, {}
    5e14:	002b2101 	eoreq	r2, fp, r1, lsl #2
    5e18:	05c40100 	strbeq	r0, [r4, #256]
    5e1c:	00573401 	subseq	r3, r7, r1, lsl #8
    5e20:	00574408 	subseq	r4, r7, r8, lsl #8
    5e24:	685d0108 	ldmdavs	sp, {r3, r8}^
    5e28:	25000014 	strcs	r0, [r0, #-20]
    5e2c:	00002353 	andeq	r2, r0, r3, asr r3
    5e30:	1e05c301 	cdpne	3, 0, cr12, cr5, cr1, {0}
    5e34:	01000005 	tsteq	r0, r5
    5e38:	23581a50 	cmpcs	r8, #327680	; 0x50000
    5e3c:	c3010000 	movwgt	r0, #4096	; 0x1000
    5e40:	00004105 	andeq	r4, r0, r5, lsl #2
    5e44:	0024f400 	eoreq	pc, r4, r0, lsl #8
    5e48:	28331b00 	ldmdacs	r3!, {r8, r9, fp, ip}
    5e4c:	c5010000 	strgt	r0, [r1]
    5e50:	00004105 	andeq	r4, r0, r5, lsl #2
    5e54:	00250700 	eoreq	r0, r5, r0, lsl #14
    5e58:	01290000 	teqeq	r9, r0
    5e5c:	00002780 	andeq	r2, r0, r0, lsl #15
    5e60:	0105e601 	tsteq	r5, r1, lsl #12
    5e64:	08005744 	stmdaeq	r0, {r2, r6, r8, r9, sl, ip, lr}
    5e68:	08005758 	stmdaeq	r0, {r3, r4, r6, r8, r9, sl, ip, lr}
    5e6c:	14ad5d01 	strtne	r5, [sp], #3329
    5e70:	53250000 	teqpl	r5, #0	; 0x0
    5e74:	01000023 	tsteq	r0, r3, lsr #32
    5e78:	051e05e5 	ldreq	r0, [lr, #-1509]
    5e7c:	50010000 	andpl	r0, r1, r0
    5e80:	00235825 	eoreq	r5, r3, r5, lsr #16
    5e84:	05e50100 	strbeq	r0, [r5, #256]!
    5e88:	00000041 	andeq	r0, r0, r1, asr #32
    5e8c:	331b5101 	tstcc	fp, #1073741824	; 0x40000000
    5e90:	01000028 	tsteq	r0, r8, lsr #32
    5e94:	004105e7 	subeq	r0, r1, r7, ror #11
    5e98:	25250000 	strcs	r0, [r5]!
    5e9c:	29000000 	stmdbcs	r0, {}
    5ea0:	0024b801 	eoreq	fp, r4, r1, lsl #16
    5ea4:	06030100 	streq	r0, [r3], -r0, lsl #2
    5ea8:	00575801 	subseq	r5, r7, r1, lsl #16
    5eac:	00577208 	subseq	r7, r7, r8, lsl #4
    5eb0:	e25d0108 	subs	r0, sp, #2	; 0x2
    5eb4:	25000014 	strcs	r0, [r0, #-20]
    5eb8:	00002353 	andeq	r2, r0, r3, asr r3
    5ebc:	1e060201 	cdpne	2, 0, cr0, cr6, cr1, {0}
    5ec0:	01000005 	tsteq	r0, r5
    5ec4:	0de02550 	cfstr64eq	mvdx2, [r0, #320]!
    5ec8:	02010000 	andeq	r0, r1, #0	; 0x0
    5ecc:	0000a906 	andeq	sl, r0, r6, lsl #18
    5ed0:	00510100 	subseq	r0, r1, r0, lsl #2
    5ed4:	28480129 	stmdacs	r8, {r0, r3, r5, r8}^
    5ed8:	1e010000 	cdpne	0, 0, cr0, cr1, cr0, {0}
    5edc:	57740106 	ldrbpl	r0, [r4, -r6, lsl #2]!
    5ee0:	578e0800 	strpl	r0, [lr, r0, lsl #16]
    5ee4:	5d010800 	stcpl	8, cr0, [r1]
    5ee8:	00001517 	andeq	r1, r0, r7, lsl r5
    5eec:	00235325 	eoreq	r5, r3, r5, lsr #6
    5ef0:	061d0100 	ldreq	r0, [sp], -r0, lsl #2
    5ef4:	0000051e 	andeq	r0, r0, lr, lsl r5
    5ef8:	e0255001 	eor	r5, r5, r1
    5efc:	0100000d 	tsteq	r0, sp
    5f00:	00a9061d 	adceq	r0, r9, sp, lsl r6
    5f04:	51010000 	tstpl	r1, r0
    5f08:	cd012900 	stcgt	9, cr2, [r1]
    5f0c:	01000022 	tsteq	r0, r2, lsr #32
    5f10:	9001063a 	andls	r0, r1, sl, lsr r6
    5f14:	aa080057 	bge	206078 <__Stack_Size+0x205c78>
    5f18:	01080057 	qaddeq	r0, r7, r8
    5f1c:	00154c5d 	andseq	r4, r5, sp, asr ip
    5f20:	23532500 	cmpcs	r3, #0	; 0x0
    5f24:	39010000 	stmdbcc	r1, {}
    5f28:	00051e06 	andeq	r1, r5, r6, lsl #28
    5f2c:	25500100 	ldrbcs	r0, [r0, #-256]
    5f30:	00000de0 	andeq	r0, r0, r0, ror #27
    5f34:	a9063901 	stmdbge	r6, {r0, r8, fp, ip, sp}
    5f38:	01000000 	tsteq	r0, r0
    5f3c:	01290051 	qsubeq	r0, r1, r9
    5f40:	00002856 	andeq	r2, r0, r6, asr r8
    5f44:	01065601 	tsteq	r6, r1, lsl #12
    5f48:	080057ac 	stmdaeq	r0, {r2, r3, r5, r7, r8, r9, sl, ip, lr}
    5f4c:	080057c6 	stmdaeq	r0, {r1, r2, r6, r7, r8, r9, sl, ip, lr}
    5f50:	15815d01 	strne	r5, [r1, #3329]
    5f54:	53250000 	teqpl	r5, #0	; 0x0
    5f58:	01000023 	tsteq	r0, r3, lsr #32
    5f5c:	051e0655 	ldreq	r0, [lr, #-1621]
    5f60:	50010000 	andpl	r0, r1, r0
    5f64:	000de025 	andeq	lr, sp, r5, lsr #32
    5f68:	06550100 	ldrbeq	r0, [r5], -r0, lsl #2
    5f6c:	000000a9 	andeq	r0, r0, r9, lsr #1
    5f70:	29005101 	stmdbcs	r0, {r0, r8, ip, lr}
    5f74:	0022f401 	eoreq	pc, r2, r1, lsl #8
    5f78:	06750100 	ldrbteq	r0, [r5], -r0, lsl #2
    5f7c:	0057c801 	subseq	ip, r7, r1, lsl #16
    5f80:	0057d808 	subseq	sp, r7, r8, lsl #16
    5f84:	c85d0108 	ldmdagt	sp, {r3, r8}^
    5f88:	25000015 	strcs	r0, [r0, #-21]
    5f8c:	00002353 	andeq	r2, r0, r3, asr r3
    5f90:	1e067401 	cdpne	4, 0, cr7, cr6, cr1, {0}
    5f94:	01000005 	tsteq	r0, r5
    5f98:	219e1a50 	orrscs	r1, lr, r0, asr sl
    5f9c:	74010000 	strvc	r0, [r1]
    5fa0:	00004106 	andeq	r4, r0, r6, lsl #2
    5fa4:	00254300 	eoreq	r4, r5, r0, lsl #6
    5fa8:	282a1b00 	stmdacs	sl!, {r8, r9, fp, ip}
    5fac:	76010000 	strvc	r0, [r1], -r0
    5fb0:	00004106 	andeq	r4, r0, r6, lsl #2
    5fb4:	00255600 	eoreq	r5, r5, r0, lsl #12
    5fb8:	01290000 	teqeq	r9, r0
    5fbc:	00002270 	andeq	r2, r0, r0, ror r2
    5fc0:	01069601 	tsteq	r6, r1, lsl #12
    5fc4:	080057d8 	stmdaeq	r0, {r3, r4, r6, r7, r8, r9, sl, ip, lr}
    5fc8:	080057ec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r8, r9, sl, ip, lr}
    5fcc:	160d5d01 	strne	r5, [sp], -r1, lsl #26
    5fd0:	53250000 	teqpl	r5, #0	; 0x0
    5fd4:	01000023 	tsteq	r0, r3, lsr #32
    5fd8:	051e0695 	ldreq	r0, [lr, #-1685]
    5fdc:	50010000 	andpl	r0, r1, r0
    5fe0:	00219e25 	eoreq	r9, r1, r5, lsr #28
    5fe4:	06950100 	ldreq	r0, [r5], r0, lsl #2
    5fe8:	00000041 	andeq	r0, r0, r1, asr #32
    5fec:	2a1b5101 	bcs	6da3f8 <__Stack_Size+0x6d9ff8>
    5ff0:	01000028 	tsteq	r0, r8, lsr #32
    5ff4:	00410697 	umaaleq	r0, r1, r7, r6
    5ff8:	25740000 	ldrbcs	r0, [r4]!
    5ffc:	29000000 	stmdbcs	r0, {}
    6000:	0021cd01 	eoreq	ip, r1, r1, lsl #26
    6004:	06b70100 	ldrteq	r0, [r7], r0, lsl #2
    6008:	0057ec01 	subseq	lr, r7, r1, lsl #24
    600c:	0057fc08 	subseq	pc, r7, r8, lsl #24
    6010:	545d0108 	ldrbpl	r0, [sp], #-264
    6014:	25000016 	strcs	r0, [r0, #-22]
    6018:	00002353 	andeq	r2, r0, r3, asr r3
    601c:	1e06b601 	cfmadd32ne	mvax0, mvfx11, mvfx6, mvfx1
    6020:	01000005 	tsteq	r0, r5
    6024:	219e1a50 	orrscs	r1, lr, r0, asr sl
    6028:	b6010000 	strlt	r0, [r1], -r0
    602c:	00004106 	andeq	r4, r0, r6, lsl #2
    6030:	00259200 	eoreq	r9, r5, r0, lsl #4
    6034:	28331b00 	ldmdacs	r3!, {r8, r9, fp, ip}
    6038:	b8010000 	stmdalt	r1, {}
    603c:	00004106 	andeq	r4, r0, r6, lsl #2
    6040:	0025a500 	eoreq	sl, r5, r0, lsl #10
    6044:	01290000 	teqeq	r9, r0
    6048:	00002134 	andeq	r2, r0, r4, lsr r1
    604c:	0106d801 	tsteq	r6, r1, lsl #16
    6050:	080057fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, lr}
    6054:	08005810 	stmdaeq	r0, {r4, fp, ip, lr}
    6058:	16995d01 	ldrne	r5, [r9], r1, lsl #26
    605c:	53250000 	teqpl	r5, #0	; 0x0
    6060:	01000023 	tsteq	r0, r3, lsr #32
    6064:	051e06d7 	ldreq	r0, [lr, #-1751]
    6068:	50010000 	andpl	r0, r1, r0
    606c:	00219e25 	eoreq	r9, r1, r5, lsr #28
    6070:	06d70100 	ldrbeq	r0, [r7], r0, lsl #2
    6074:	00000041 	andeq	r0, r0, r1, asr #32
    6078:	331b5101 	tstcc	fp, #1073741824	; 0x40000000
    607c:	01000028 	tsteq	r0, r8, lsr #32
    6080:	004106d9 	ldrdeq	r0, [r1], #-105
    6084:	25c30000 	strbcs	r0, [r3]
    6088:	29000000 	stmdbcs	r0, {}
    608c:	0027c801 	eoreq	ip, r7, r1, lsl #16
    6090:	06f80100 	ldrbteq	r0, [r8], r0, lsl #2
    6094:	00581001 	subseq	r1, r8, r1
    6098:	00582008 	subseq	r2, r8, r8
    609c:	e05d0108 	subs	r0, sp, r8, lsl #2
    60a0:	25000016 	strcs	r0, [r0, #-22]
    60a4:	00002353 	andeq	r2, r0, r3, asr r3
    60a8:	1e06f701 	cdpne	7, 0, cr15, cr6, cr1, {0}
    60ac:	01000005 	tsteq	r0, r5
    60b0:	21ff1a50 	mvnscs	r1, r0, asr sl
    60b4:	f7010000 	undefined instruction 0xf7010000
    60b8:	00004106 	andeq	r4, r0, r6, lsl #2
    60bc:	0025e100 	eoreq	lr, r5, r0, lsl #2
    60c0:	282a1b00 	stmdacs	sl!, {r8, r9, fp, ip}
    60c4:	f9010000 	undefined instruction 0xf9010000
    60c8:	00004106 	andeq	r4, r0, r6, lsl #2
    60cc:	0025f400 	eoreq	pc, r5, r0, lsl #8
    60d0:	01290000 	teqeq	r9, r0
    60d4:	0000251f 	andeq	r2, r0, pc, lsl r5
    60d8:	01071901 	tsteq	r7, r1, lsl #18
    60dc:	08005820 	stmdaeq	r0, {r5, fp, ip, lr}
    60e0:	08005834 	stmdaeq	r0, {r2, r4, r5, fp, ip, lr}
    60e4:	17255d01 	strne	r5, [r5, -r1, lsl #26]!
    60e8:	53250000 	teqpl	r5, #0	; 0x0
    60ec:	01000023 	tsteq	r0, r3, lsr #32
    60f0:	051e0718 	ldreq	r0, [lr, #-1816]
    60f4:	50010000 	andpl	r0, r1, r0
    60f8:	0021ff25 	eoreq	pc, r1, r5, lsr #30
    60fc:	07180100 	ldreq	r0, [r8, -r0, lsl #2]
    6100:	00000041 	andeq	r0, r0, r1, asr #32
    6104:	2a1b5101 	bcs	6da510 <__Stack_Size+0x6da110>
    6108:	01000028 	tsteq	r0, r8, lsr #32
    610c:	0041071a 	subeq	r0, r1, sl, lsl r7
    6110:	26120000 	ldrcs	r0, [r2], -r0
    6114:	29000000 	stmdbcs	r0, {}
    6118:	00234101 	eoreq	r4, r3, r1, lsl #2
    611c:	073a0100 	ldreq	r0, [sl, -r0, lsl #2]!
    6120:	00583401 	subseq	r3, r8, r1, lsl #8
    6124:	00584408 	subseq	r4, r8, r8, lsl #8
    6128:	6c5d0108 	ldfvse	f0, [sp], {8}
    612c:	25000017 	strcs	r0, [r0, #-23]
    6130:	00002353 	andeq	r2, r0, r3, asr r3
    6134:	1e073901 	cdpne	9, 0, cr3, cr7, cr1, {0}
    6138:	01000005 	tsteq	r0, r5
    613c:	21ff1a50 	mvnscs	r1, r0, asr sl
    6140:	39010000 	stmdbcc	r1, {}
    6144:	00004107 	andeq	r4, r0, r7, lsl #2
    6148:	00263000 	eoreq	r3, r6, r0
    614c:	28331b00 	ldmdacs	r3!, {r8, r9, fp, ip}
    6150:	3b010000 	blcc	46158 <__Stack_Size+0x45d58>
    6154:	00004107 	andeq	r4, r0, r7, lsl #2
    6158:	00264300 	eoreq	r4, r6, r0, lsl #6
    615c:	01290000 	teqeq	r9, r0
    6160:	000020fb 	strdeq	r2, [r0], -fp
    6164:	01075b01 	tsteq	r7, r1, lsl #22
    6168:	08005844 	stmdaeq	r0, {r2, r6, fp, ip, lr}
    616c:	08005858 	stmdaeq	r0, {r3, r4, r6, fp, ip, lr}
    6170:	17b15d01 	ldrne	r5, [r1, r1, lsl #26]!
    6174:	53250000 	teqpl	r5, #0	; 0x0
    6178:	01000023 	tsteq	r0, r3, lsr #32
    617c:	051e075a 	ldreq	r0, [lr, #-1882]
    6180:	50010000 	andpl	r0, r1, r0
    6184:	0021ff25 	eoreq	pc, r1, r5, lsr #30
    6188:	075a0100 	ldrbeq	r0, [sl, -r0, lsl #2]
    618c:	00000041 	andeq	r0, r0, r1, asr #32
    6190:	331b5101 	tstcc	fp, #1073741824	; 0x40000000
    6194:	01000028 	tsteq	r0, r8, lsr #32
    6198:	0041075c 	subeq	r0, r1, ip, asr r7
    619c:	26610000 	strbtcs	r0, [r1], -r0
    61a0:	29000000 	stmdbcs	r0, {}
    61a4:	002aa301 	eoreq	sl, sl, r1, lsl #6
    61a8:	077c0100 	ldrbeq	r0, [ip, -r0, lsl #2]!
    61ac:	00585801 	subseq	r5, r8, r1, lsl #16
    61b0:	00586808 	subseq	r6, r8, r8, lsl #16
    61b4:	f85d0108 	undefined instruction 0xf85d0108
    61b8:	25000017 	strcs	r0, [r0, #-23]
    61bc:	00002353 	andeq	r2, r0, r3, asr r3
    61c0:	1e077b01 	fmacdne	d7, d7, d1
    61c4:	01000005 	tsteq	r0, r5
    61c8:	25d51a50 	ldrbcs	r1, [r5, #2640]
    61cc:	7b010000 	blvc	461d4 <__Stack_Size+0x45dd4>
    61d0:	00004107 	andeq	r4, r0, r7, lsl #2
    61d4:	00267f00 	eoreq	r7, r6, r0, lsl #30
    61d8:	282a1b00 	stmdacs	sl!, {r8, r9, fp, ip}
    61dc:	7d010000 	stcvc	0, cr0, [r1]
    61e0:	00004107 	andeq	r4, r0, r7, lsl #2
    61e4:	00269200 	eoreq	r9, r6, r0, lsl #4
    61e8:	01290000 	teqeq	r9, r0
    61ec:	00002986 	andeq	r2, r0, r6, lsl #19
    61f0:	01079c01 	tsteq	r7, r1, lsl #24
    61f4:	08005868 	stmdaeq	r0, {r3, r5, r6, fp, ip, lr}
    61f8:	08005878 	stmdaeq	r0, {r3, r4, r5, r6, fp, ip, lr}
    61fc:	183d5d01 	ldmdane	sp!, {r0, r8, sl, fp, ip, lr}
    6200:	53250000 	teqpl	r5, #0	; 0x0
    6204:	01000023 	tsteq	r0, r3, lsr #32
    6208:	051e079b 	ldreq	r0, [lr, #-1947]
    620c:	50010000 	andpl	r0, r1, r0
    6210:	0025d525 	eoreq	sp, r5, r5, lsr #10
    6214:	079b0100 	ldreq	r0, [fp, r0, lsl #2]
    6218:	00000041 	andeq	r0, r0, r1, asr #32
    621c:	2a1b5101 	bcs	6da628 <__Stack_Size+0x6da228>
    6220:	01000028 	tsteq	r0, r8, lsr #32
    6224:	0041079d 	umaaleq	r0, r1, sp, r7
    6228:	26b00000 	ldrtcs	r0, [r0], r0
    622c:	29000000 	stmdbcs	r0, {}
    6230:	00276401 	eoreq	r6, r7, r1, lsl #8
    6234:	07bc0100 	ldreq	r0, [ip, r0, lsl #2]!
    6238:	00587801 	subseq	r7, r8, r1, lsl #16
    623c:	00588808 	subseq	r8, r8, r8, lsl #16
    6240:	845d0108 	ldrbhi	r0, [sp], #-264
    6244:	25000018 	strcs	r0, [r0, #-24]
    6248:	00002353 	andeq	r2, r0, r3, asr r3
    624c:	1e07bb01 	fmacdne	d11, d7, d1
    6250:	01000005 	tsteq	r0, r5
    6254:	25d51a50 	ldrbcs	r1, [r5, #2640]
    6258:	bb010000 	bllt	46260 <__Stack_Size+0x45e60>
    625c:	00004107 	andeq	r4, r0, r7, lsl #2
    6260:	0026ce00 	eoreq	ip, r6, r0, lsl #28
    6264:	28331b00 	ldmdacs	r3!, {r8, r9, fp, ip}
    6268:	bd010000 	stclt	0, cr0, [r1]
    626c:	00004107 	andeq	r4, r0, r7, lsl #2
    6270:	0026e100 	eoreq	lr, r6, r0, lsl #2
    6274:	01290000 	teqeq	r9, r0
    6278:	00002468 	andeq	r2, r0, r8, ror #8
    627c:	0107dc01 	tsteq	r7, r1, lsl #24
    6280:	08005888 	stmdaeq	r0, {r3, r7, fp, ip, lr}
    6284:	08005898 	stmdaeq	r0, {r3, r4, r7, fp, ip, lr}
    6288:	18c95d01 	stmiane	r9, {r0, r8, sl, fp, ip, lr}^
    628c:	53250000 	teqpl	r5, #0	; 0x0
    6290:	01000023 	tsteq	r0, r3, lsr #32
    6294:	051e07db 	ldreq	r0, [lr, #-2011]
    6298:	50010000 	andpl	r0, r1, r0
    629c:	0025d525 	eoreq	sp, r5, r5, lsr #10
    62a0:	07db0100 	ldrbeq	r0, [fp, r0, lsl #2]
    62a4:	00000041 	andeq	r0, r0, r1, asr #32
    62a8:	331b5101 	tstcc	fp, #1073741824	; 0x40000000
    62ac:	01000028 	tsteq	r0, r8, lsr #32
    62b0:	004107dd 	ldrdeq	r0, [r1], #-125
    62b4:	26ff0000 	ldrbtcs	r0, [pc], r0
    62b8:	29000000 	stmdbcs	r0, {}
    62bc:	00210d01 	eoreq	r0, r1, r1, lsl #26
    62c0:	07fc0100 	ldrbeq	r0, [ip, r0, lsl #2]!
    62c4:	00589801 	subseq	r9, r8, r1, lsl #16
    62c8:	0058a808 	subseq	sl, r8, r8, lsl #16
    62cc:	105d0108 	subsne	r0, sp, r8, lsl #2
    62d0:	25000019 	strcs	r0, [r0, #-25]
    62d4:	00002353 	andeq	r2, r0, r3, asr r3
    62d8:	1e07fb01 	fmacdne	d15, d7, d1
    62dc:	01000005 	tsteq	r0, r5
    62e0:	21be1a50 	undefined instruction 0x21be1a50
    62e4:	fb010000 	blx	462ee <__Stack_Size+0x45eee>
    62e8:	00004107 	andeq	r4, r0, r7, lsl #2
    62ec:	00271d00 	eoreq	r1, r7, r0, lsl #26
    62f0:	25021b00 	strcs	r1, [r2, #-2816]
    62f4:	fd010000 	stc2	0, cr0, [r1]
    62f8:	00004107 	andeq	r4, r0, r7, lsl #2
    62fc:	00273000 	eoreq	r3, r7, r0
    6300:	01290000 	teqeq	r9, r0
    6304:	000027f9 	strdeq	r2, [r0], -r9
    6308:	01081901 	tsteq	r8, r1, lsl #18
    630c:	080058a8 	stmdaeq	r0, {r3, r5, r7, fp, ip, lr}
    6310:	080058b8 	stmdaeq	r0, {r3, r4, r5, r7, fp, ip, lr}
    6314:	19575d01 	ldmdbne	r7, {r0, r8, sl, fp, ip, lr}^
    6318:	53250000 	teqpl	r5, #0	; 0x0
    631c:	01000023 	tsteq	r0, r3, lsr #32
    6320:	051e0818 	ldreq	r0, [lr, #-2072]
    6324:	50010000 	andpl	r0, r1, r0
    6328:	0026941a 	eoreq	r9, r6, sl, lsl r4
    632c:	08180100 	ldmdaeq	r8, {r8}
    6330:	00000041 	andeq	r0, r0, r1, asr #32
    6334:	0000274e 	andeq	r2, r0, lr, asr #14
    6338:	0025021b 	eoreq	r0, r5, fp, lsl r2
    633c:	081a0100 	ldmdaeq	sl, {r8}
    6340:	00000041 	andeq	r0, r0, r1, asr #32
    6344:	00002761 	andeq	r2, r0, r1, ror #14
    6348:	9a012900 	bls	50750 <__Stack_Size+0x50350>
    634c:	0100002b 	tsteq	r0, fp, lsr #32
    6350:	b8010837 	stmdalt	r1, {r0, r1, r2, r4, r5, fp}
    6354:	cc080058 	stcgt	0, cr0, [r8], {88}
    6358:	01080058 	qaddeq	r0, r8, r8
    635c:	00199c5d 	andseq	r9, r9, sp, asr ip
    6360:	23532500 	cmpcs	r3, #0	; 0x0
    6364:	36010000 	strcc	r0, [r1], -r0
    6368:	00051e08 	andeq	r1, r5, r8, lsl #28
    636c:	25500100 	ldrbcs	r0, [r0, #-256]
    6370:	000021be 	strheq	r2, [r0], -lr
    6374:	41083601 	tstmi	r8, r1, lsl #12
    6378:	01000000 	tsteq	r0, r0
    637c:	25021b51 	strcs	r1, [r2, #-2897]
    6380:	38010000 	stmdacc	r1, {}
    6384:	00004108 	andeq	r4, r0, r8, lsl #2
    6388:	00277f00 	eoreq	r7, r7, r0, lsl #30
    638c:	01290000 	teqeq	r9, r0
    6390:	00002a63 	andeq	r2, r0, r3, ror #20
    6394:	01085401 	tsteq	r8, r1, lsl #8
    6398:	080058cc 	stmdaeq	r0, {r2, r3, r6, r7, fp, ip, lr}
    639c:	080058e0 	stmdaeq	r0, {r5, r6, r7, fp, ip, lr}
    63a0:	19e15d01 	stmibne	r1!, {r0, r8, sl, fp, ip, lr}^
    63a4:	53250000 	teqpl	r5, #0	; 0x0
    63a8:	01000023 	tsteq	r0, r3, lsr #32
    63ac:	051e0853 	ldreq	r0, [lr, #-2131]
    63b0:	50010000 	andpl	r0, r1, r0
    63b4:	00269425 	eoreq	r9, r6, r5, lsr #8
    63b8:	08530100 	ldmdaeq	r3, {r8}^
    63bc:	00000041 	andeq	r0, r0, r1, asr #32
    63c0:	021b5101 	andseq	r5, fp, #1073741824	; 0x40000000
    63c4:	01000025 	tsteq	r0, r5, lsr #32
    63c8:	00410855 	subeq	r0, r1, r5, asr r8
    63cc:	279d0000 	ldrcs	r0, [sp, r0]
    63d0:	29000000 	stmdbcs	r0, {}
    63d4:	002ab301 	eoreq	fp, sl, r1, lsl #6
    63d8:	08720100 	ldmdaeq	r2!, {r8}^
    63dc:	0058e001 	subseq	lr, r8, r1
    63e0:	0058f408 	subseq	pc, r8, r8, lsl #8
    63e4:	265d0108 	ldrbcs	r0, [sp], -r8, lsl #2
    63e8:	2500001a 	strcs	r0, [r0, #-26]
    63ec:	00002353 	andeq	r2, r0, r3, asr r3
    63f0:	1e087101 	adfnee	f7, f0, f1
    63f4:	01000005 	tsteq	r0, r5
    63f8:	21be2550 	undefined instruction 0x21be2550
    63fc:	71010000 	tstvc	r1, r0
    6400:	00004108 	andeq	r4, r0, r8, lsl #2
    6404:	1b510100 	blne	144680c <__Stack_Size+0x144640c>
    6408:	00002502 	andeq	r2, r0, r2, lsl #10
    640c:	41087301 	tstmi	r8, r1, lsl #6
    6410:	bb000000 	bllt	6418 <__Stack_Size+0x6018>
    6414:	00000027 	andeq	r0, r0, r7, lsr #32
    6418:	21870129 	orrcs	r0, r7, r9, lsr #2
    641c:	8f010000 	svchi	0x00010000
    6420:	58f40108 	ldmpl	r4!, {r3, r8}^
    6424:	59080800 	stmdbpl	r8, {fp}
    6428:	5d010800 	stcpl	8, cr0, [r1]
    642c:	00001a6b 	andeq	r1, r0, fp, ror #20
    6430:	00235325 	eoreq	r5, r3, r5, lsr #6
    6434:	088e0100 	stmeq	lr, {r8}
    6438:	0000051e 	andeq	r0, r0, lr, lsl r5
    643c:	94255001 	strtls	r5, [r5], #-1
    6440:	01000026 	tsteq	r0, r6, lsr #32
    6444:	0041088e 	subeq	r0, r1, lr, lsl #17
    6448:	51010000 	tstpl	r1, r0
    644c:	0025021b 	eoreq	r0, r5, fp, lsl r2
    6450:	08900100 	ldmeq	r0, {r8}
    6454:	00000041 	andeq	r0, r0, r1, asr #32
    6458:	000027d9 	ldrdeq	r2, [r0], -r9
    645c:	7a012900 	bvc	50864 <__Stack_Size+0x50464>
    6460:	0100002a 	tsteq	r0, sl, lsr #32
    6464:	080108ad 	stmdaeq	r1, {r0, r2, r3, r5, r7, fp}
    6468:	1c080059 	stcne	0, cr0, [r8], {89}
    646c:	01080059 	qaddeq	r0, r9, r8
    6470:	001ab05d 	andseq	fp, sl, sp, asr r0
    6474:	23532500 	cmpcs	r3, #0	; 0x0
    6478:	ac010000 	stcge	0, cr0, [r1], {0}
    647c:	00051e08 	andeq	r1, r5, r8, lsl #28
    6480:	25500100 	ldrbcs	r0, [r0, #-256]
    6484:	000021be 	strheq	r2, [r0], -lr
    6488:	4108ac01 	tstmi	r8, r1, lsl #24
    648c:	01000000 	tsteq	r0, r0
    6490:	25021b51 	strcs	r1, [r2, #-2897]
    6494:	ae010000 	cdpge	0, 0, cr0, cr1, cr0, {0}
    6498:	00004108 	andeq	r4, r0, r8, lsl #2
    649c:	0027f700 	eoreq	pc, r7, r0, lsl #14
    64a0:	01290000 	teqeq	r9, r0
    64a4:	000025f3 	strdeq	r2, [r0], -r3
    64a8:	0108cf01 	tsteq	r8, r1, lsl #30
    64ac:	0800591c 	stmdaeq	r0, {r2, r3, r4, r8, fp, ip, lr}
    64b0:	0800593c 	stmdaeq	r0, {r2, r3, r4, r5, r8, fp, ip, lr}
    64b4:	1af55d01 	bne	ffd5d8c0 <SCS_BASE+0x1fd4f8c0>
    64b8:	53250000 	teqpl	r5, #0	; 0x0
    64bc:	01000023 	tsteq	r0, r3, lsr #32
    64c0:	051e08ce 	ldreq	r0, [lr, #-2254]
    64c4:	50010000 	andpl	r0, r1, r0
    64c8:	00283c25 	eoreq	r3, r8, r5, lsr #24
    64cc:	08ce0100 	stmiaeq	lr, {r8}^
    64d0:	00000041 	andeq	r0, r0, r1, asr #32
    64d4:	b61a5101 	ldrlt	r5, [sl], -r1, lsl #2
    64d8:	01000028 	tsteq	r0, r8, lsr #32
    64dc:	004108ce 	subeq	r0, r1, lr, asr #17
    64e0:	28150000 	ldmdacs	r5, {}
    64e4:	29000000 	stmdbcs	r0, {}
    64e8:	00225b01 	eoreq	r5, r2, r1, lsl #22
    64ec:	08eb0100 	stmiaeq	fp!, {r8}^
    64f0:	00593c01 	subseq	r3, r9, r1, lsl #24
    64f4:	00595c08 	subseq	r5, r9, r8, lsl #24
    64f8:	3a5d0108 	bcc	1746920 <__Stack_Size+0x1746520>
    64fc:	2500001b 	strcs	r0, [r0, #-27]
    6500:	00002353 	andeq	r2, r0, r3, asr r3
    6504:	1e08ea01 	fmacsne	s28, s16, s2
    6508:	01000005 	tsteq	r0, r5
    650c:	283c2550 	ldmdacs	ip!, {r4, r6, r8, sl, sp}
    6510:	ea010000 	b	46518 <__Stack_Size+0x46118>
    6514:	00004108 	andeq	r4, r0, r8, lsl #2
    6518:	1a510100 	bne	1446920 <__Stack_Size+0x1446520>
    651c:	00002681 	andeq	r2, r0, r1, lsl #13
    6520:	4108ea01 	tstmi	r8, r1, lsl #20
    6524:	28000000 	stmdacs	r0, {}
    6528:	00000028 	andeq	r0, r0, r8, lsr #32
    652c:	25720119 	ldrbcs	r0, [r2, #-281]!
    6530:	13010000 	movwne	r0, #4096	; 0x1000
    6534:	595c0109 	ldmdbpl	ip, {r0, r3, r8}^
    6538:	59c40800 	stmibpl	r4, {fp}^
    653c:	283b0800 	ldmdacs	fp!, {fp}
    6540:	1b850000 	blne	fe146548 <SCS_BASE+0x1e138548>
    6544:	531a0000 	tstpl	sl, #0	; 0x0
    6548:	01000023 	tsteq	r0, r3, lsr #32
    654c:	051e0912 	ldreq	r0, [lr, #-2322]
    6550:	285a0000 	ldmdacs	sl, {}^
    6554:	3c1a0000 	ldccc	0, cr0, [sl], {0}
    6558:	01000028 	tsteq	r0, r8, lsr #32
    655c:	00410912 	subeq	r0, r1, r2, lsl r9
    6560:	28790000 	ldmdacs	r9!, {}^
    6564:	1a1a0000 	bne	68656c <__Stack_Size+0x68616c>
    6568:	01000029 	tsteq	r0, r9, lsr #32
    656c:	00410912 	subeq	r0, r1, r2, lsl r9
    6570:	28970000 	ldmcs	r7, {}
    6574:	29000000 	stmdbcs	r0, {}
    6578:	0026ce01 	eoreq	ip, r6, r1, lsl #28
    657c:	09390100 	ldmdbeq	r9!, {r8}
    6580:	0059c401 	subseq	ip, r9, r1, lsl #8
    6584:	0059de08 	subseq	sp, r9, r8, lsl #28
    6588:	ba5d0108 	blt	17469b0 <__Stack_Size+0x17465b0>
    658c:	2500001b 	strcs	r0, [r0, #-27]
    6590:	00002353 	andeq	r2, r0, r3, asr r3
    6594:	1e093801 	cdpne	8, 0, cr3, cr9, cr1, {0}
    6598:	01000005 	tsteq	r0, r5
    659c:	0de02550 	cfstr64eq	mvdx2, [r0, #320]!
    65a0:	38010000 	stmdacc	r1, {}
    65a4:	0000a909 	andeq	sl, r0, r9, lsl #18
    65a8:	00510100 	subseq	r0, r1, r0, lsl #2
    65ac:	22aa0129 	adccs	r0, sl, #1073741834	; 0x4000000a
    65b0:	56010000 	strpl	r0, [r1], -r0
    65b4:	59e00109 	stmibpl	r0!, {r0, r3, r8}^
    65b8:	59fa0800 	ldmibpl	sl!, {fp}^
    65bc:	5d010800 	stcpl	8, cr0, [r1]
    65c0:	00001bef 	andeq	r1, r0, pc, ror #23
    65c4:	00235325 	eoreq	r5, r3, r5, lsr #6
    65c8:	09550100 	ldmdbeq	r5, {r8}^
    65cc:	0000051e 	andeq	r0, r0, lr, lsl r5
    65d0:	e6255001 	strt	r5, [r5], -r1
    65d4:	01000026 	tsteq	r0, r6, lsr #32
    65d8:	00410955 	subeq	r0, r1, r5, asr r9
    65dc:	51010000 	tstpl	r1, r0
    65e0:	30012900 	andcc	r2, r1, r0, lsl #18
    65e4:	01000026 	tsteq	r0, r6, lsr #32
    65e8:	fc010971 	stc2	9, cr0, [r1], {113}
    65ec:	16080059 	undefined
    65f0:	0108005a 	qaddeq	r0, sl, r8
    65f4:	001c245d 	andseq	r2, ip, sp, asr r4
    65f8:	23532500 	cmpcs	r3, #0	; 0x0
    65fc:	70010000 	andvc	r0, r1, r0
    6600:	00051e09 	andeq	r1, r5, r9, lsl #28
    6604:	25500100 	ldrbcs	r0, [r0, #-256]
    6608:	00000de0 	andeq	r0, r0, r0, ror #27
    660c:	a9097001 	stmdbge	r9, {r0, ip, sp, lr}
    6610:	01000000 	tsteq	r0, r0
    6614:	01290051 	qsubeq	r0, r1, r9
    6618:	00002903 	andeq	r2, r0, r3, lsl #18
    661c:	01098e01 	tsteq	r9, r1, lsl #28
    6620:	08005a18 	stmdaeq	r0, {r3, r4, r9, fp, ip, lr}
    6624:	08005a2e 	stmdaeq	r0, {r1, r2, r3, r5, r9, fp, ip, lr}
    6628:	1c5b5d01 	mrrcne	13, 0, r5, fp, cr1
    662c:	53250000 	teqpl	r5, #0	; 0x0
    6630:	01000023 	tsteq	r0, r3, lsr #32
    6634:	051e098d 	ldreq	r0, [lr, #-2445]
    6638:	50010000 	andpl	r0, r1, r0
    663c:	0022dd1a 	eoreq	sp, r2, sl, lsl sp
    6640:	098d0100 	stmibeq	sp, {r8}
    6644:	00000041 	andeq	r0, r0, r1, asr #32
    6648:	000028b5 	strheq	r2, [r0], -r5
    664c:	43012900 	movwmi	r2, #6400	; 0x1900
    6650:	01000025 	tsteq	r0, r5, lsr #32
    6654:	300109af 	andcc	r0, r1, pc, lsr #19
    6658:	4608005a 	undefined
    665c:	0108005a 	qaddeq	r0, sl, r8
    6660:	001c925d 	andseq	r9, ip, sp, asr r2
    6664:	23532500 	cmpcs	r3, #0	; 0x0
    6668:	ae010000 	cdpge	0, 0, cr0, cr1, cr0, {0}
    666c:	00051e09 	andeq	r1, r5, r9, lsl #28
    6670:	1a500100 	bne	1406a78 <__Stack_Size+0x1406678>
    6674:	00002925 	andeq	r2, r0, r5, lsr #18
    6678:	4109ae01 	tstmi	r9, r1, lsl #28
    667c:	c8000000 	stmdagt	r0, {}
    6680:	00000028 	andeq	r0, r0, r8, lsr #32
    6684:	27b40129 	ldrcs	r0, [r4, r9, lsr #2]!
    6688:	cb010000 	blgt	46690 <__Stack_Size+0x46290>
    668c:	5a480109 	bpl	1206ab8 <__Stack_Size+0x12066b8>
    6690:	5a5e0800 	bpl	1788698 <__Stack_Size+0x1788298>
    6694:	5d010800 	stcpl	8, cr0, [r1]
    6698:	00001cc9 	andeq	r1, r0, r9, asr #25
    669c:	00235325 	eoreq	r5, r3, r5, lsr #6
    66a0:	09ca0100 	stmibeq	sl, {r8}^
    66a4:	0000051e 	andeq	r0, r0, lr, lsl r5
    66a8:	8d1a5001 	ldchi	0, cr5, [sl, #-4]
    66ac:	01000023 	tsteq	r0, r3, lsr #32
    66b0:	004109ca 	subeq	r0, r1, sl, asr #19
    66b4:	28db0000 	ldmcs	fp, {}^
    66b8:	29000000 	stmdbcs	r0, {}
    66bc:	002b5501 	eoreq	r5, fp, r1, lsl #10
    66c0:	09e50100 	stmibeq	r5!, {r8}^
    66c4:	005a6001 	subseq	r6, sl, r1
    66c8:	005a7608 	subseq	r7, sl, r8, lsl #12
    66cc:	005d0108 	subseq	r0, sp, r8, lsl #2
    66d0:	2500001d 	strcs	r0, [r0, #-29]
    66d4:	00002353 	andeq	r2, r0, r3, asr r3
    66d8:	1e09e401 	cdpne	4, 0, cr14, cr9, cr1, {0}
    66dc:	01000005 	tsteq	r0, r5
    66e0:	29b11a50 	ldmibcs	r1!, {r4, r6, r9, fp, ip}
    66e4:	e4010000 	str	r0, [r1]
    66e8:	00004109 	andeq	r4, r0, r9, lsl #2
    66ec:	0028ee00 	eoreq	lr, r8, r0, lsl #28
    66f0:	01290000 	teqeq	r9, r0
    66f4:	00002598 	muleq	r0, r8, r5
    66f8:	0109fa01 	tstpeq	r9, r1, lsl #20
    66fc:	08005a78 	stmdaeq	r0, {r3, r4, r5, r6, r9, fp, ip, lr}
    6700:	08005a7c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r9, fp, ip, lr}
    6704:	1d355d01 	ldcne	13, cr5, [r5, #-4]!
    6708:	53250000 	teqpl	r5, #0	; 0x0
    670c:	01000023 	tsteq	r0, r3, lsr #32
    6710:	051e09f9 	ldreq	r0, [lr, #-2553]
    6714:	50010000 	andpl	r0, r1, r0
    6718:	0020b325 	eoreq	fp, r0, r5, lsr #6
    671c:	09f90100 	ldmibeq	r9!, {r8}^
    6720:	00000041 	andeq	r0, r0, r1, asr #32
    6724:	29005101 	stmdbcs	r0, {r0, r8, ip, lr}
    6728:	0029d901 	eoreq	sp, r9, r1, lsl #18
    672c:	0a0b0100 	beq	2c6b34 <__Stack_Size+0x2c6734>
    6730:	005a7c01 	subseq	r7, sl, r1, lsl #24
    6734:	005a8008 	subseq	r8, sl, r8
    6738:	6a5d0108 	bvs	1746b60 <__Stack_Size+0x1746760>
    673c:	2500001d 	strcs	r0, [r0, #-29]
    6740:	00002353 	andeq	r2, r0, r3, asr r3
    6744:	1e0a0a01 	fmacsne	s0, s20, s2
    6748:	01000005 	tsteq	r0, r5
    674c:	29e02550 	stmibcs	r0!, {r4, r6, r8, sl, sp}^
    6750:	0a010000 	beq	46758 <__Stack_Size+0x46358>
    6754:	0000410a 	andeq	r4, r0, sl, lsl #2
    6758:	00510100 	subseq	r0, r1, r0, lsl #2
    675c:	21490129 	cmpcs	r9, r9, lsr #2
    6760:	1d010000 	stcne	0, cr0, [r1]
    6764:	5a80010a 	bpl	fe006b94 <SCS_BASE+0x1dff8b94>
    6768:	5a840800 	bpl	fe108770 <SCS_BASE+0x1e0fa770>
    676c:	5d010800 	stcpl	8, cr0, [r1]
    6770:	00001d9f 	muleq	r0, pc, sp
    6774:	00235325 	eoreq	r5, r3, r5, lsr #6
    6778:	0a1c0100 	beq	706b80 <__Stack_Size+0x706780>
    677c:	0000051e 	andeq	r0, r0, lr, lsl r5
    6780:	50255001 	eorpl	r5, r5, r1
    6784:	01000021 	tsteq	r0, r1, lsr #32
    6788:	00410a1c 	subeq	r0, r1, ip, lsl sl
    678c:	51010000 	tstpl	r1, r0
    6790:	59012900 	stmdbpl	r1, {r8, fp, sp}
    6794:	01000021 	tsteq	r0, r1, lsr #32
    6798:	84010a2f 	strhi	r0, [r1], #-2607
    679c:	8808005a 	stmdahi	r8, {r1, r3, r4, r6}
    67a0:	0108005a 	qaddeq	r0, sl, r8
    67a4:	001dd45d 	andseq	sp, sp, sp, asr r4
    67a8:	23532500 	cmpcs	r3, #0	; 0x0
    67ac:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
    67b0:	00051e0a 	andeq	r1, r5, sl, lsl #28
    67b4:	25500100 	ldrbcs	r0, [r0, #-256]
    67b8:	00002160 	andeq	r2, r0, r0, ror #2
    67bc:	410a2e01 	tstmi	sl, r1, lsl #28
    67c0:	01000000 	tsteq	r0, r0
    67c4:	01290051 	qsubeq	r0, r1, r9
    67c8:	00002754 	andeq	r2, r0, r4, asr r7
    67cc:	010a4101 	tsteq	sl, r1, lsl #2
    67d0:	08005a88 	stmdaeq	r0, {r3, r7, r9, fp, ip, lr}
    67d4:	08005a8c 	stmdaeq	r0, {r2, r3, r7, r9, fp, ip, lr}
    67d8:	1e095d01 	cdpne	13, 0, cr5, cr9, cr1, {0}
    67dc:	53250000 	teqpl	r5, #0	; 0x0
    67e0:	01000023 	tsteq	r0, r3, lsr #32
    67e4:	051e0a40 	ldreq	r0, [lr, #-2624]
    67e8:	50010000 	andpl	r0, r1, r0
    67ec:	00275b25 	eoreq	r5, r7, r5, lsr #22
    67f0:	0a400100 	beq	1006bf8 <__Stack_Size+0x10067f8>
    67f4:	00000041 	andeq	r0, r0, r1, asr #32
    67f8:	29005101 	stmdbcs	r0, {r0, r8, ip, lr}
    67fc:	00217701 	eoreq	r7, r1, r1, lsl #14
    6800:	0a530100 	beq	14c6c08 <__Stack_Size+0x14c6808>
    6804:	005a8c01 	subseq	r8, sl, r1, lsl #24
    6808:	005a9208 	subseq	r9, sl, r8, lsl #4
    680c:	3e5d0108 	rdfcce	f0, f5, #0.0
    6810:	2500001e 	strcs	r0, [r0, #-30]
    6814:	00002353 	andeq	r2, r0, r3, asr r3
    6818:	1e0a5201 	cdpne	2, 0, cr5, cr10, cr1, {0}
    681c:	01000005 	tsteq	r0, r5
    6820:	217e2550 	cmncs	lr, r0, asr r5
    6824:	52010000 	andpl	r0, r1, #0	; 0x0
    6828:	0000410a 	andeq	r4, r0, sl, lsl #2
    682c:	00510100 	subseq	r0, r1, r0, lsl #2
    6830:	0006122a 	andeq	r1, r6, sl, lsr #4
    6834:	005a9400 	subseq	r9, sl, r0, lsl #8
    6838:	005aaa08 	subseq	sl, sl, r8, lsl #20
    683c:	625d0108 	subsvs	r0, sp, #2	; 0x2
    6840:	2b00001e 	blcs	68c0 <__Stack_Size+0x64c0>
    6844:	00000621 	andeq	r0, r0, r1, lsr #12
    6848:	2d2c5001 	stccs	0, cr5, [ip, #-4]!
    684c:	01000006 	tsteq	r0, r6
    6850:	00000029 	andeq	r0, r0, r9, lsr #32
    6854:	00063a2a 	andeq	r3, r6, sl, lsr #20
    6858:	005aac00 	subseq	sl, sl, r0, lsl #24
    685c:	005ac608 	subseq	ip, sl, r8, lsl #12
    6860:	845d0108 	ldrbhi	r0, [sp], #-264
    6864:	2b00001e 	blcs	68e4 <__Stack_Size+0x64e4>
    6868:	00000649 	andeq	r0, r0, r9, asr #12
    686c:	552b5001 	strpl	r5, [fp, #-1]!
    6870:	01000006 	tsteq	r0, r6
    6874:	c52a0051 	strgt	r0, [sl, #-81]!
    6878:	c8000006 	stmdagt	r0, {r1, r2}
    687c:	de08005a 	mcrle	0, 0, r0, cr8, cr10, {2}
    6880:	0108005a 	qaddeq	r0, sl, r8
    6884:	001ea85d 	andseq	sl, lr, sp, asr r8
    6888:	06d42b00 	ldrbeq	r2, [r4], r0, lsl #22
    688c:	50010000 	andpl	r0, r1, r0
    6890:	0006e02c 	andeq	lr, r6, ip, lsr #32
    6894:	00291400 	eoreq	r1, r9, r0, lsl #8
    6898:	502a0000 	eorpl	r0, sl, r0
    689c:	e0000007 	and	r0, r0, r7
    68a0:	fa08005a 	blx	206a10 <__Stack_Size+0x206610>
    68a4:	0108005a 	qaddeq	r0, sl, r8
    68a8:	001eca5d 	andseq	ip, lr, sp, asr sl
    68ac:	075f2b00 	ldrbeq	r2, [pc, -r0, lsl #22]
    68b0:	50010000 	andpl	r0, r1, r0
    68b4:	00076b2b 	andeq	r6, r7, fp, lsr #22
    68b8:	00510100 	subseq	r0, r1, r0, lsl #2
    68bc:	250a0129 	strcs	r0, [sl, #-297]
    68c0:	d9010000 	stmdble	r1, {}
    68c4:	5afc010a 	bpl	fff06cf4 <SCS_BASE+0x1fef8cf4>
    68c8:	5b0c0800 	blpl	3088d0 <__Stack_Size+0x3084d0>
    68cc:	5d010800 	stcpl	8, cr0, [r1]
    68d0:	00001f01 	andeq	r1, r0, r1, lsl #30
    68d4:	00235325 	eoreq	r5, r3, r5, lsr #6
    68d8:	0ad80100 	beq	ff606ce0 <SCS_BASE+0x1f5f8ce0>
    68dc:	0000051e 	andeq	r0, r0, lr, lsl r5
    68e0:	0a1a5001 	beq	69a8ec <__Stack_Size+0x69a4ec>
    68e4:	01000022 	tsteq	r0, r2, lsr #32
    68e8:	00410ad8 	ldrdeq	r0, [r1], #-168
    68ec:	29270000 	stmdbcs	r7!, {}
    68f0:	2d000000 	stccs	0, cr0, [r0]
    68f4:	00231901 	eoreq	r1, r3, r1, lsl #18
    68f8:	0aed0100 	beq	ffb46d00 <SCS_BASE+0x1fb38d00>
    68fc:	00004101 	andeq	r4, r0, r1, lsl #2
    6900:	005b0c00 	subseq	r0, fp, r0, lsl #24
    6904:	005b1208 	subseq	r1, fp, r8, lsl #4
    6908:	2e5d0108 	rdfcse	f0, f5, #0.0
    690c:	1a00001f 	bne	6990 <__Stack_Size+0x6590>
    6910:	00002353 	andeq	r2, r0, r3, asr r3
    6914:	1e0aec01 	cdpne	12, 0, cr14, cr10, cr1, {0}
    6918:	3a000005 	bcc	6934 <__Stack_Size+0x6534>
    691c:	00000029 	andeq	r0, r0, r9, lsr #32
    6920:	23eb012d 	mvncs	r0, #1073741835	; 0x4000000b
    6924:	fe010000 	cdp2	0, 0, cr0, cr1, cr0, {0}
    6928:	0041010a 	subeq	r0, r1, sl, lsl #2
    692c:	5b140000 	blpl	506934 <__Stack_Size+0x506534>
    6930:	5b1a0800 	blpl	688938 <__Stack_Size+0x688538>
    6934:	5d010800 	stcpl	8, cr0, [r1]
    6938:	00001f5b 	andeq	r1, r0, fp, asr pc
    693c:	0023531a 	eoreq	r5, r3, sl, lsl r3
    6940:	0afd0100 	beq	fff46d48 <SCS_BASE+0x1ff38d48>
    6944:	0000051e 	andeq	r0, r0, lr, lsl r5
    6948:	0000294d 	andeq	r2, r0, sp, asr #18
    694c:	fb012d00 	blx	51d56 <__Stack_Size+0x51956>
    6950:	01000023 	tsteq	r0, r3, lsr #32
    6954:	41010b0f 	tstmi	r1, pc, lsl #22
    6958:	1c000000 	stcne	0, cr0, [r0], {0}
    695c:	2208005b 	andcs	r0, r8, #91	; 0x5b
    6960:	0108005b 	qaddeq	r0, fp, r8
    6964:	001f885d 	andseq	r8, pc, sp, asr r8
    6968:	23531a00 	cmpcs	r3, #0	; 0x0
    696c:	0e010000 	cdpeq	0, 0, cr0, cr1, cr0, {0}
    6970:	00051e0b 	andeq	r1, r5, fp, lsl #28
    6974:	00296000 	eoreq	r6, r9, r0
    6978:	012d0000 	teqeq	sp, r0
    697c:	0000240b 	andeq	r2, r0, fp, lsl #8
    6980:	010b2001 	tsteq	fp, r1
    6984:	00000041 	andeq	r0, r0, r1, asr #32
    6988:	08005b24 	stmdaeq	r0, {r2, r5, r8, r9, fp, ip, lr}
    698c:	08005b2c 	stmdaeq	r0, {r2, r3, r5, r8, r9, fp, ip, lr}
    6990:	1fb55d01 	svcne	0x00b55d01
    6994:	531a0000 	tstpl	sl, #0	; 0x0
    6998:	01000023 	tsteq	r0, r3, lsr #32
    699c:	051e0b1f 	ldreq	r0, [lr, #-2847]
    69a0:	29730000 	ldmdbcs	r3!, {}^
    69a4:	2d000000 	stccs	0, cr0, [r0]
    69a8:	00279401 	eoreq	r9, r7, r1, lsl #8
    69ac:	0b300100 	bleq	c06db4 <__Stack_Size+0xc069b4>
    69b0:	00004101 	andeq	r4, r0, r1, lsl #2
    69b4:	005b2c00 	subseq	r2, fp, r0, lsl #24
    69b8:	005b3208 	subseq	r3, fp, r8, lsl #4
    69bc:	e25d0108 	subs	r0, sp, #2	; 0x2
    69c0:	1a00001f 	bne	6a44 <__Stack_Size+0x6644>
    69c4:	00002353 	andeq	r2, r0, r3, asr r3
    69c8:	1e0b2f01 	cdpne	15, 0, cr2, cr11, cr1, {0}
    69cc:	86000005 	strhi	r0, [r0], -r5
    69d0:	00000029 	andeq	r0, r0, r9, lsr #32
    69d4:	25fe012d 	ldrbcs	r0, [lr, #301]!
    69d8:	40010000 	andmi	r0, r1, r0
    69dc:	0041010b 	subeq	r0, r1, fp, lsl #2
    69e0:	5b340000 	blpl	d069e8 <__Stack_Size+0xd065e8>
    69e4:	5b3a0800 	blpl	e889ec <__Stack_Size+0xe885ec>
    69e8:	5d010800 	stcpl	8, cr0, [r1]
    69ec:	0000200f 	andeq	r2, r0, pc
    69f0:	0023531a 	eoreq	r5, r3, sl, lsl r3
    69f4:	0b3f0100 	bleq	fc6dfc <__Stack_Size+0xfc69fc>
    69f8:	0000051e 	andeq	r0, r0, lr, lsl r5
    69fc:	00002999 	muleq	r0, r9, r9
    6a00:	e2012d00 	and	r2, r1, #0	; 0x0
    6a04:	01000021 	tsteq	r0, r1, lsr #32
    6a08:	7e010b5e 	mcrvc	11, 0, r0, cr1, cr14, {2}
    6a0c:	3c000000 	stccc	0, cr0, [r0], {0}
    6a10:	4808005b 	stmdami	r8, {r0, r1, r3, r4, r6}
    6a14:	0108005b 	qaddeq	r0, fp, r8
    6a18:	0020565d 	eoreq	r5, r0, sp, asr r6
    6a1c:	23531a00 	cmpcs	r3, #0	; 0x0
    6a20:	5d010000 	stcpl	0, cr0, [r1]
    6a24:	00051e0b 	andeq	r1, r5, fp, lsl #28
    6a28:	0029ac00 	eoreq	sl, r9, r0, lsl #24
    6a2c:	25812500 	strcs	r2, [r1, #1280]
    6a30:	5d010000 	stcpl	0, cr0, [r1]
    6a34:	0000410b 	andeq	r4, r0, fp, lsl #2
    6a38:	12510100 	subsne	r0, r1, #0	; 0x0
    6a3c:	00000fcd 	andeq	r0, r0, sp, asr #31
    6a40:	890b5f01 	stmdbhi	fp, {r0, r8, r9, sl, fp, ip, lr}
    6a44:	00000000 	andeq	r0, r0, r0
    6a48:	245a0129 	ldrbcs	r0, [sl], #-297
    6a4c:	87010000 	strhi	r0, [r1, -r0]
    6a50:	5b48010b 	blpl	1206e84 <__Stack_Size+0x1206a84>
    6a54:	5b520800 	blpl	1488a5c <__Stack_Size+0x148865c>
    6a58:	5d010800 	stcpl	8, cr0, [r1]
    6a5c:	0000208d 	andeq	r2, r0, sp, lsl #1
    6a60:	00235325 	eoreq	r5, r3, r5, lsr #6
    6a64:	0b860100 	bleq	fe186e6c <SCS_BASE+0x1e178e6c>
    6a68:	0000051e 	andeq	r0, r0, lr, lsl r5
    6a6c:	811a5001 	tsthi	sl, r1
    6a70:	01000025 	tsteq	r0, r5, lsr #32
    6a74:	00410b86 	subeq	r0, r1, r6, lsl #23
    6a78:	29bf0000 	ldmibcs	pc!, {}
    6a7c:	2d000000 	stccs	0, cr0, [r0]
    6a80:	002b0301 	eoreq	r0, fp, r1, lsl #6
    6a84:	0ba30100 	bleq	fe8c6e8c <SCS_BASE+0x1e8b8e8c>
    6a88:	00008901 	andeq	r8, r0, r1, lsl #18
    6a8c:	005b5400 	subseq	r5, fp, r0, lsl #8
    6a90:	005b6c08 	subseq	r6, fp, r8, lsl #24
    6a94:	ec5d0108 	ldfe	f0, [sp], {8}
    6a98:	1a000020 	bne	6b20 <__Stack_Size+0x6720>
    6a9c:	00002353 	andeq	r2, r0, r3, asr r3
    6aa0:	1e0ba201 	cdpne	2, 0, cr10, cr11, cr1, {0}
    6aa4:	d2000005 	andle	r0, r0, #5	; 0x5
    6aa8:	25000029 	strcs	r0, [r0, #-41]
    6aac:	00002b1a 	andeq	r2, r0, sl, lsl fp
    6ab0:	410ba201 	tstmi	fp, r1, lsl #4
    6ab4:	01000000 	tsteq	r0, r0
    6ab8:	0fcd1251 	svceq	0x00cd1251
    6abc:	a4010000 	strge	r0, [r1]
    6ac0:	0000890b 	andeq	r8, r0, fp, lsl #18
    6ac4:	0fce1200 	svceq	0x00ce1200
    6ac8:	a5010000 	strge	r0, [r1]
    6acc:	0000410b 	andeq	r4, r0, fp, lsl #2
    6ad0:	22671200 	rsbcs	r1, r7, #0	; 0x0
    6ad4:	a5010000 	strge	r0, [r1]
    6ad8:	0000410b 	andeq	r4, r0, fp, lsl #2
    6adc:	01290000 	teqeq	r9, r0
    6ae0:	00002494 	muleq	r0, r4, r4
    6ae4:	010bce01 	tsteq	fp, r1, lsl #28
    6ae8:	08005b6c 	stmdaeq	r0, {r2, r3, r5, r6, r8, r9, fp, ip, lr}
    6aec:	08005b76 	stmdaeq	r0, {r1, r2, r4, r5, r6, r8, r9, fp, ip, lr}
    6af0:	21235d01 	teqcs	r3, r1, lsl #26
    6af4:	53250000 	teqpl	r5, #0	; 0x0
    6af8:	01000023 	tsteq	r0, r3, lsr #32
    6afc:	051e0bcd 	ldreq	r0, [lr, #-3021]
    6b00:	50010000 	andpl	r0, r1, r0
    6b04:	002b1a1a 	eoreq	r1, fp, sl, lsl sl
    6b08:	0bcd0100 	bleq	ff346f10 <SCS_BASE+0x1f338f10>
    6b0c:	00000041 	andeq	r0, r0, r1, asr #32
    6b10:	000029e5 	andeq	r2, r0, r5, ror #19
    6b14:	c2012e00 	andgt	r2, r1, #0	; 0x0
    6b18:	01000022 	tsteq	r0, r2, lsr #32
    6b1c:	5b780187 	blpl	1e07140 <__Stack_Size+0x1e06d40>
    6b20:	5c440800 	mcrrpl	8, 0, r0, r4, cr0
    6b24:	29f80800 	ldmibcs	r8!, {fp}^
    6b28:	53170000 	tstpl	r7, #0	; 0x0
    6b2c:	01000023 	tsteq	r0, r3, lsr #32
    6b30:	00051e86 	andeq	r1, r5, r6, lsl #29
    6b34:	002a2300 	eoreq	r2, sl, r0, lsl #6
    6b38:	4c000000 	stcmi	0, cr0, [r0], {0}
    6b3c:	02000009 	andeq	r0, r0, #9	; 0x9
    6b40:	00170c00 	andseq	r0, r7, r0, lsl #24
    6b44:	00010400 	andeq	r0, r1, r0, lsl #8
    6b48:	01000000 	tsteq	r0, r0
    6b4c:	00002ed6 	ldrdeq	r2, [r0], -r6
    6b50:	0000003f 	andeq	r0, r0, pc, lsr r0
    6b54:	08005c44 	stmdaeq	r0, {r2, r6, sl, fp, ip, lr}
    6b58:	08006000 	stmdaeq	r0, {sp, lr}
    6b5c:	00001805 	andeq	r1, r0, r5, lsl #16
    6b60:	92050402 	andls	r0, r5, #33554432	; 0x2000000
    6b64:	0200002f 	andeq	r0, r0, #47	; 0x2f
    6b68:	00350502 	eorseq	r0, r5, r2, lsl #10
    6b6c:	01020000 	tsteq	r2, r0
    6b70:	0000e506 	andeq	lr, r0, r6, lsl #10
    6b74:	33750300 	cmncc	r5, #0	; 0x0
    6b78:	27020032 	smladxcs	r2, r2, r0, r0
    6b7c:	00000045 	andeq	r0, r0, r5, asr #32
    6b80:	0c070402 	cfstrseq	mvf0, [r7], {2}
    6b84:	03000030 	movweq	r0, #48	; 0x30
    6b88:	00363175 	eorseq	r3, r6, r5, ror r1
    6b8c:	00572802 	subseq	r2, r7, r2, lsl #16
    6b90:	02020000 	andeq	r0, r2, #0	; 0x0
    6b94:	00016407 	andeq	r6, r1, r7, lsl #8
    6b98:	38750300 	ldmdacc	r5!, {r8, r9}^
    6b9c:	68290200 	stmdavs	r9!, {r9}
    6ba0:	02000000 	andeq	r0, r0, #0	; 0x0
    6ba4:	00e30801 	rsceq	r0, r3, r1, lsl #16
    6ba8:	57040000 	strpl	r0, [r4, -r0]
    6bac:	05000000 	streq	r0, [r0]
    6bb0:	89390201 	ldmdbhi	r9!, {r0, r9}
    6bb4:	06000000 	streq	r0, [r0], -r0
    6bb8:	00001532 	andeq	r1, r0, r2, lsr r5
    6bbc:	45530700 	ldrbmi	r0, [r3, #-1792]
    6bc0:	00010054 	andeq	r0, r1, r4, asr r0
    6bc4:	001e7708 	andseq	r7, lr, r8, lsl #14
    6bc8:	74390200 	ldrtvc	r0, [r9], #-512
    6bcc:	08000000 	stmdaeq	r0, {}
    6bd0:	00001c71 	andeq	r1, r0, r1, ror ip
    6bd4:	00743902 	rsbseq	r3, r4, r2, lsl #18
    6bd8:	01050000 	tsteq	r5, r0
    6bdc:	00b43b02 	adcseq	r3, r4, r2, lsl #22
    6be0:	4f060000 	svcmi	0x00060000
    6be4:	00000007 	andeq	r0, r0, r7
    6be8:	00076f06 	andeq	r6, r7, r6, lsl #30
    6bec:	08000100 	stmdaeq	r0, {r8}
    6bf0:	000008d6 	ldrdeq	r0, [r0], -r6
    6bf4:	009f3b02 	addseq	r3, pc, r2, lsl #22
    6bf8:	04090000 	streq	r0, [r9]
    6bfc:	031c0a07 	tsteq	ip, #28672	; 0x7000
    6c00:	019c0239 	orrseq	r0, ip, r9, lsr r2
    6c04:	530b0000 	movwpl	r0, #45056	; 0xb000
    6c08:	3a030052 	bcc	c6d58 <__Stack_Size+0xc6958>
    6c0c:	00006f02 	andeq	r6, r0, r2, lsl #30
    6c10:	00230200 	eoreq	r0, r3, r0, lsl #4
    6c14:	0001870c 	andeq	r8, r1, ip, lsl #14
    6c18:	023b0300 	eorseq	r0, fp, #0	; 0x0
    6c1c:	0000004c 	andeq	r0, r0, ip, asr #32
    6c20:	0b022302 	bleq	8f830 <__Stack_Size+0x8f430>
    6c24:	03005244 	movweq	r5, #580	; 0x244
    6c28:	006f023c 	rsbeq	r0, pc, ip, lsr r2
    6c2c:	23020000 	movwcs	r0, #8192	; 0x2000
    6c30:	01910c04 	orrseq	r0, r1, r4, lsl #24
    6c34:	3d030000 	stccc	0, cr0, [r3]
    6c38:	00004c02 	andeq	r4, r0, r2, lsl #24
    6c3c:	06230200 	strteq	r0, [r3], -r0, lsl #4
    6c40:	5252420b 	subspl	r4, r2, #-1342177280	; 0xb0000000
    6c44:	023e0300 	eorseq	r0, lr, #0	; 0x0
    6c48:	0000006f 	andeq	r0, r0, pc, rrx
    6c4c:	0c082302 	stceq	3, cr2, [r8], {2}
    6c50:	00000084 	andeq	r0, r0, r4, lsl #1
    6c54:	4c023f03 	stcmi	15, cr3, [r2], {3}
    6c58:	02000000 	andeq	r0, r0, #0	; 0x0
    6c5c:	430b0a23 	movwmi	r0, #47651	; 0xba23
    6c60:	03003152 	movweq	r3, #338	; 0x152
    6c64:	006f0240 	rsbeq	r0, pc, r0, asr #4
    6c68:	23020000 	movwcs	r0, #8192	; 0x2000
    6c6c:	019b0c0c 	orrseq	r0, fp, ip, lsl #24
    6c70:	41030000 	tstmi	r3, r0
    6c74:	00004c02 	andeq	r4, r0, r2, lsl #24
    6c78:	0e230200 	cdpeq	2, 2, cr0, cr3, cr0, {0}
    6c7c:	3252430b 	subscc	r4, r2, #738197504	; 0x2c000000
    6c80:	02420300 	subeq	r0, r2, #0	; 0x0
    6c84:	0000006f 	andeq	r0, r0, pc, rrx
    6c88:	0c102302 	ldceq	3, cr2, [r0], {2}
    6c8c:	0000008e 	andeq	r0, r0, lr, lsl #1
    6c90:	4c024303 	stcmi	3, cr4, [r2], {3}
    6c94:	02000000 	andeq	r0, r0, #0	; 0x0
    6c98:	430b1223 	movwmi	r1, #45603	; 0xb223
    6c9c:	03003352 	movweq	r3, #850	; 0x352
    6ca0:	006f0244 	rsbeq	r0, pc, r4, asr #4
    6ca4:	23020000 	movwcs	r0, #8192	; 0x2000
    6ca8:	01b20c14 	undefined instruction 0x01b20c14
    6cac:	45030000 	strmi	r0, [r3]
    6cb0:	00004c02 	andeq	r4, r0, r2, lsl #24
    6cb4:	16230200 	strtne	r0, [r3], -r0, lsl #4
    6cb8:	0009e30c 	andeq	lr, r9, ip, lsl #6
    6cbc:	02460300 	subeq	r0, r6, #0	; 0x0
    6cc0:	0000006f 	andeq	r0, r0, pc, rrx
    6cc4:	0c182302 	ldceq	3, cr2, [r8], {2}
    6cc8:	000001bc 	strheq	r0, [r0], -ip
    6ccc:	4c024703 	stcmi	7, cr4, [r2], {3}
    6cd0:	02000000 	andeq	r0, r0, #0	; 0x0
    6cd4:	0d001a23 	fstseq	s2, [r0, #-140]
    6cd8:	00002c03 	andeq	r2, r0, r3, lsl #24
    6cdc:	c2024803 	andgt	r4, r2, #196608	; 0x30000
    6ce0:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
    6ce4:	051b0410 	ldreq	r0, [fp, #-1040]
    6ce8:	0f000002 	svceq	0x00000002
    6cec:	00000a5b 	andeq	r0, r0, fp, asr sl
    6cf0:	003a1c04 	eorseq	r1, sl, r4, lsl #24
    6cf4:	23020000 	movwcs	r0, #8192	; 0x2000
    6cf8:	0a020f00 	beq	8a900 <__Stack_Size+0x8a500>
    6cfc:	1d040000 	stcne	0, cr0, [r4]
    6d00:	0000004c 	andeq	r0, r0, ip, asr #32
    6d04:	0f042302 	svceq	0x00042302
    6d08:	00000a6a 	andeq	r0, r0, sl, ror #20
    6d0c:	004c1e04 	subeq	r1, ip, r4, lsl #28
    6d10:	23020000 	movwcs	r0, #8192	; 0x2000
    6d14:	099a0f06 	ldmibeq	sl, {r1, r2, r8, r9, sl, fp}
    6d18:	1f040000 	svcne	0x00040000
    6d1c:	0000004c 	andeq	r0, r0, ip, asr #32
    6d20:	0f082302 	svceq	0x00082302
    6d24:	00000a95 	muleq	r0, r5, sl
    6d28:	004c2004 	subeq	r2, ip, r4
    6d2c:	23020000 	movwcs	r0, #8192	; 0x2000
    6d30:	09e80f0a 	stmibeq	r8!, {r1, r3, r8, r9, sl, fp}^
    6d34:	21040000 	tstcs	r4, r0
    6d38:	0000004c 	andeq	r0, r0, ip, asr #32
    6d3c:	000c2302 	andeq	r2, ip, r2, lsl #6
    6d40:	0009a708 	andeq	sl, r9, r8, lsl #14
    6d44:	a8220400 	stmdage	r2!, {sl}
    6d48:	0e000001 	cdpeq	0, 0, cr0, cr0, cr1, {0}
    6d4c:	51260408 	teqpl	r6, r8, lsl #8
    6d50:	0f000002 	svceq	0x00000002
    6d54:	00002e01 	andeq	r2, r0, r1, lsl #28
    6d58:	004c2704 	subeq	r2, ip, r4, lsl #14
    6d5c:	23020000 	movwcs	r0, #8192	; 0x2000
    6d60:	2ecb0f00 	cdpcs	15, 12, cr0, cr11, cr0, {0}
    6d64:	28040000 	stmdacs	r4, {}
    6d68:	0000004c 	andeq	r0, r0, ip, asr #32
    6d6c:	0f022302 	svceq	0x00022302
    6d70:	00002bbf 	strheq	r2, [r0], -pc
    6d74:	004c2904 	subeq	r2, ip, r4, lsl #18
    6d78:	23020000 	movwcs	r0, #8192	; 0x2000
    6d7c:	2c6f0f04 	stclcs	15, cr0, [pc], #-16
    6d80:	2a040000 	bcs	106d88 <__Stack_Size+0x106988>
    6d84:	0000004c 	andeq	r0, r0, ip, asr #32
    6d88:	00062302 	andeq	r2, r6, r2, lsl #6
    6d8c:	002c1108 	eoreq	r1, ip, r8, lsl #2
    6d90:	102b0400 	eorne	r0, fp, r0, lsl #8
    6d94:	0e000002 	cdpeq	0, 0, cr0, cr0, cr2, {0}
    6d98:	ab1a0514 	blge	6881f0 <__Stack_Size+0x687df0>
    6d9c:	0f000002 	svceq	0x00000002
    6da0:	00001ed5 	ldrdeq	r1, [r0], -r5
    6da4:	003a1b05 	eorseq	r1, sl, r5, lsl #22
    6da8:	23020000 	movwcs	r0, #8192	; 0x2000
    6dac:	1cdb0f00 	ldclne	15, cr0, [fp], {0}
    6db0:	1c050000 	stcne	0, cr0, [r5], {0}
    6db4:	0000003a 	andeq	r0, r0, sl, lsr r0
    6db8:	0f042302 	svceq	0x00042302
    6dbc:	00001f3e 	andeq	r1, r0, lr, lsr pc
    6dc0:	003a1d05 	eorseq	r1, sl, r5, lsl #26
    6dc4:	23020000 	movwcs	r0, #8192	; 0x2000
    6dc8:	1ef10f08 	cdpne	15, 15, cr0, cr1, cr8, {0}
    6dcc:	1e050000 	cdpne	0, 0, cr0, cr5, cr0, {0}
    6dd0:	0000003a 	andeq	r0, r0, sl, lsr r0
    6dd4:	0f0c2302 	svceq	0x000c2302
    6dd8:	00001e37 	andeq	r1, r0, r7, lsr lr
    6ddc:	003a1f05 	eorseq	r1, sl, r5, lsl #30
    6de0:	23020000 	movwcs	r0, #8192	; 0x2000
    6de4:	a3080010 	movwge	r0, #32784	; 0x8010
    6de8:	0500001c 	streq	r0, [r0, #-28]
    6dec:	00025c20 	andeq	r5, r2, r0, lsr #24
    6df0:	03011000 	movweq	r1, #4096	; 0x1000
    6df4:	0100002f 	tsteq	r0, pc, lsr #32
    6df8:	5c4401e9 	stfple	f0, [r4], {233}
    6dfc:	5c620800 	stclpl	8, cr0, [r2]
    6e00:	5d010800 	stcpl	8, cr0, [r1]
    6e04:	000002db 	ldrdeq	r0, [r0], -fp
    6e08:	002da811 	eoreq	sl, sp, r1, lsl r8
    6e0c:	dbe80100 	blle	ffa07214 <SCS_BASE+0x1f9f9214>
    6e10:	01000002 	tsteq	r0, r2
    6e14:	04120050 	ldreq	r0, [r2], #-80
    6e18:	00000205 	andeq	r0, r0, r5, lsl #4
    6e1c:	2e860113 	mcrcs	1, 4, r0, cr6, cr3, {0}
    6e20:	00010000 	andeq	r0, r1, r0
    6e24:	5c640101 	stfple	f0, [r4], #-4
    6e28:	5c8c0800 	stcpl	8, cr0, [ip], {0}
    6e2c:	5d010800 	stcpl	8, cr0, [r1]
    6e30:	00000324 	andeq	r0, r0, r4, lsr #6
    6e34:	002d8e11 	eoreq	r8, sp, r1, lsl lr
    6e38:	24ff0100 	ldrbtcs	r0, [pc], #256	; 6e40 <__Stack_Size+0x6a40>
    6e3c:	01000003 	tsteq	r0, r3
    6e40:	2cf61450 	cfldrdcs	mvd1, [r6], #320
    6e44:	ff010000 	undefined instruction 0xff010000
    6e48:	0000032a 	andeq	r0, r0, sl, lsr #6
    6e4c:	00002a42 	andeq	r2, r0, r2, asr #20
    6e50:	000e8015 	andeq	r8, lr, r5, lsl r0
    6e54:	01010100 	tsteq	r1, r0, lsl #2
    6e58:	0000003a 	andeq	r0, r0, sl, lsr r0
    6e5c:	12005201 	andne	r5, r0, #268435456	; 0x10000000
    6e60:	00019c04 	andeq	r9, r1, r4, lsl #24
    6e64:	51041200 	tstpl	r4, r0, lsl #4
    6e68:	13000002 	movwne	r0, #2	; 0x2
    6e6c:	002d1901 	eoreq	r1, sp, r1, lsl #18
    6e70:	01240100 	teqeq	r4, r0, lsl #2
    6e74:	005c8c01 	subseq	r8, ip, r1, lsl #24
    6e78:	005c9a08 	subseq	r9, ip, r8, lsl #20
    6e7c:	575d0108 	ldrbpl	r0, [sp, -r8, lsl #2]
    6e80:	16000003 	strne	r0, [r0], -r3
    6e84:	00002cf6 	strdeq	r2, [r0], -r6
    6e88:	2a012301 	bcs	4fa94 <__Stack_Size+0x4f694>
    6e8c:	01000003 	tsteq	r0, r3
    6e90:	01130050 	tsteq	r3, r0, asr r0
    6e94:	00002c28 	andeq	r2, r0, r8, lsr #24
    6e98:	01013801 	tsteq	r1, r1, lsl #16
    6e9c:	08005c9c 	stmdaeq	r0, {r2, r3, r4, r7, sl, fp, ip, lr}
    6ea0:	08005cb6 	stmdaeq	r0, {r1, r2, r4, r5, r7, sl, fp, ip, lr}
    6ea4:	038c5d01 	orreq	r5, ip, #64	; 0x40
    6ea8:	8e160000 	wxorhi	wr0, wr6, wr0
    6eac:	0100002d 	tsteq	r0, sp, lsr #32
    6eb0:	03240137 	teqeq	r4, #-1073741811	; 0xc000000d
    6eb4:	50010000 	andpl	r0, r1, r0
    6eb8:	000de016 	andeq	lr, sp, r6, lsl r0
    6ebc:	01370100 	teqeq	r7, r0, lsl #2
    6ec0:	000000b4 	strheq	r0, [r0], -r4
    6ec4:	17005101 	strne	r5, [r0, -r1, lsl #2]
    6ec8:	002d7f01 	eoreq	r7, sp, r1, lsl #30
    6ecc:	01630100 	cmneq	r3, r0, lsl #2
    6ed0:	005cb801 	subseq	fp, ip, r1, lsl #16
    6ed4:	005cf608 	subseq	pc, ip, r8, lsl #12
    6ed8:	002a5508 	eoreq	r5, sl, r8, lsl #10
    6edc:	00040d00 	andeq	r0, r4, r0, lsl #26
    6ee0:	2d8e1800 	stccs	8, cr1, [lr]
    6ee4:	62010000 	andvs	r0, r1, #0	; 0x0
    6ee8:	00032401 	andeq	r2, r3, r1, lsl #8
    6eec:	002a7400 	eoreq	r7, sl, r0, lsl #8
    6ef0:	2e7d1800 	cdpcs	8, 7, cr1, cr13, cr0, {0}
    6ef4:	62010000 	andvs	r0, r1, #0	; 0x0
    6ef8:	00004c01 	andeq	r4, r0, r1, lsl #24
    6efc:	002a8700 	eoreq	r8, sl, r0, lsl #14
    6f00:	0de01600 	stcleq	6, cr1, [r0]
    6f04:	62010000 	andvs	r0, r1, #0	; 0x0
    6f08:	0000b401 	andeq	fp, r0, r1, lsl #8
    6f0c:	15520100 	ldrbne	r0, [r2, #-256]
    6f10:	00002efa 	strdeq	r2, [r0], -sl
    6f14:	3a016401 	bcc	5ff20 <__Stack_Size+0x5fb20>
    6f18:	01000000 	tsteq	r0, r0
    6f1c:	2dc8195c 	stclcs	9, cr1, [r8, #368]
    6f20:	64010000 	strvs	r0, [r1]
    6f24:	00003a01 	andeq	r3, r0, r1, lsl #20
    6f28:	10f11500 	rscsne	r1, r1, r0, lsl #10
    6f2c:	64010000 	strvs	r0, [r1]
    6f30:	00003a01 	andeq	r3, r0, r1, lsl #20
    6f34:	1a510100 	bne	144733c <__Stack_Size+0x1446f3c>
    6f38:	00002d2f 	andeq	r2, r0, pc, lsr #26
    6f3c:	3a016501 	bcc	60348 <__Stack_Size+0x5ff48>
    6f40:	a5000000 	strge	r0, [r0]
    6f44:	0000002a 	andeq	r0, r0, sl, lsr #32
    6f48:	2c620113 	stfcse	f0, [r2], #-76
    6f4c:	9e010000 	cdpls	0, 0, cr0, cr1, cr0, {0}
    6f50:	5cf80101 	ldfple	f0, [r8], #4
    6f54:	5d100800 	ldcpl	8, cr0, [r0]
    6f58:	5d010800 	stcpl	8, cr0, [r1]
    6f5c:	00000450 	andeq	r0, r0, r0, asr r4
    6f60:	002d8e16 	eoreq	r8, sp, r6, lsl lr
    6f64:	019d0100 	orrseq	r0, sp, r0, lsl #2
    6f68:	00000324 	andeq	r0, r0, r4, lsr #6
    6f6c:	0c165001 	ldceq	0, cr5, [r6], {1}
    6f70:	0100002d 	tsteq	r0, sp, lsr #32
    6f74:	004c019d 	umaaleq	r0, ip, sp, r1
    6f78:	51010000 	tstpl	r1, r0
    6f7c:	000de016 	andeq	lr, sp, r6, lsl r0
    6f80:	019d0100 	orrseq	r0, sp, r0, lsl #2
    6f84:	000000b4 	strheq	r0, [r0], -r4
    6f88:	13005201 	movwne	r5, #513	; 0x201
    6f8c:	002d4b01 	eoreq	r4, sp, r1, lsl #22
    6f90:	01bd0100 	undefined instruction 0x01bd0100
    6f94:	005d1001 	subseq	r1, sp, r1
    6f98:	005d2608 	subseq	r2, sp, r8, lsl #12
    6f9c:	855d0108 	ldrbhi	r0, [sp, #-264]
    6fa0:	16000004 	strne	r0, [r0], -r4
    6fa4:	00002d8e 	andeq	r2, r0, lr, lsl #27
    6fa8:	2401bc01 	strcs	fp, [r1], #-3073
    6fac:	01000003 	tsteq	r0, r3
    6fb0:	2db91650 	ldccs	6, cr1, [r9, #320]!
    6fb4:	bc010000 	stclt	0, cr0, [r1], {0}
    6fb8:	00005e01 	andeq	r5, r0, r1, lsl #28
    6fbc:	00510100 	subseq	r0, r1, r0, lsl #2
    6fc0:	2e960113 	mrccs	1, 4, r0, cr6, cr3, {0}
    6fc4:	d6010000 	strle	r0, [r1], -r0
    6fc8:	5d280101 	stfpls	f0, [r8, #-4]!
    6fcc:	5d3e0800 	ldcpl	8, cr0, [lr]
    6fd0:	5d010800 	stcpl	8, cr0, [r1]
    6fd4:	000004bc 	strheq	r0, [r0], -ip
    6fd8:	002d8e16 	eoreq	r8, sp, r6, lsl lr
    6fdc:	01d50100 	bicseq	r0, r5, r0, lsl #2
    6fe0:	00000324 	andeq	r0, r0, r4, lsr #6
    6fe4:	55185001 	ldrpl	r5, [r8, #-1]
    6fe8:	0100002c 	tsteq	r0, ip, lsr #32
    6fec:	004c01d5 	ldrdeq	r0, [ip], #-21
    6ff0:	2ace0000 	bcs	ff386ff8 <SCS_BASE+0x1f378ff8>
    6ff4:	13000000 	movwne	r0, #0	; 0x0
    6ff8:	002e0d01 	eoreq	r0, lr, r1, lsl #26
    6ffc:	01eb0100 	mvneq	r0, r0, lsl #2
    7000:	005d4001 	subseq	r4, sp, r1
    7004:	005d5a08 	subseq	r5, sp, r8, lsl #20
    7008:	f15d0108 	undefined instruction 0xf15d0108
    700c:	16000004 	strne	r0, [r0], -r4
    7010:	00002d8e 	andeq	r2, r0, lr, lsl #27
    7014:	2401ea01 	strcs	lr, [r1], #-2561
    7018:	01000003 	tsteq	r0, r3
    701c:	0de01650 	stcleq	6, cr1, [r0, #320]!
    7020:	ea010000 	b	47028 <__Stack_Size+0x46c28>
    7024:	0000b401 	andeq	fp, r0, r1, lsl #8
    7028:	00510100 	subseq	r0, r1, r0, lsl #2
    702c:	2cbd0113 	ldfcss	f0, [sp], #76
    7030:	0b010000 	bleq	47038 <__Stack_Size+0x46c38>
    7034:	5d5c0102 	ldfple	f0, [ip, #-8]
    7038:	5d720800 	ldclpl	8, cr0, [r2]
    703c:	5d010800 	stcpl	8, cr0, [r1]
    7040:	00000528 	andeq	r0, r0, r8, lsr #10
    7044:	002d8e16 	eoreq	r8, sp, r6, lsl lr
    7048:	020a0100 	andeq	r0, sl, #0	; 0x0
    704c:	00000324 	andeq	r0, r0, r4, lsr #6
    7050:	e8185001 	ldmda	r8, {r0, ip, lr}
    7054:	0100002b 	tsteq	r0, fp, lsr #32
    7058:	004c020a 	subeq	r0, ip, sl, lsl #4
    705c:	2ae10000 	bcs	ff847064 <SCS_BASE+0x1f839064>
    7060:	13000000 	movwne	r0, #0	; 0x0
    7064:	002e3301 	eoreq	r3, lr, r1, lsl #6
    7068:	02200100 	eoreq	r0, r0, #0	; 0x0
    706c:	005d7401 	subseq	r7, sp, r1, lsl #8
    7070:	005d8e08 	subseq	r8, sp, r8, lsl #28
    7074:	5d5d0108 	ldfple	f0, [sp, #-32]
    7078:	16000005 	strne	r0, [r0], -r5
    707c:	00002d8e 	andeq	r2, r0, lr, lsl #27
    7080:	24021f01 	strcs	r1, [r2], #-3841
    7084:	01000003 	tsteq	r0, r3
    7088:	0de01650 	stcleq	6, cr1, [r0, #320]!
    708c:	1f010000 	svcne	0x00010000
    7090:	0000b402 	andeq	fp, r0, r2, lsl #8
    7094:	00510100 	subseq	r0, r1, r0, lsl #2
    7098:	2c320113 	ldfcss	f0, [r2], #-76
    709c:	3c010000 	stccc	0, cr0, [r1], {0}
    70a0:	5d900102 	ldfpls	f0, [r0, #8]
    70a4:	5d980800 	ldcpl	8, cr0, [r8]
    70a8:	5d010800 	stcpl	8, cr0, [r1]
    70ac:	00000594 	muleq	r0, r4, r5
    70b0:	002d8e16 	eoreq	r8, sp, r6, lsl lr
    70b4:	023b0100 	eorseq	r0, fp, #0	; 0x0
    70b8:	00000324 	andeq	r0, r0, r4, lsr #6
    70bc:	97185001 	ldrls	r5, [r8, -r1]
    70c0:	01000013 	tsteq	r0, r3, lsl r0
    70c4:	004c023b 	subeq	r0, ip, fp, lsr r2
    70c8:	2af40000 	bcs	ffd070d0 <SCS_BASE+0x1fcf90d0>
    70cc:	1b000000 	blne	70d4 <__Stack_Size+0x6cd4>
    70d0:	002ea901 	eoreq	sl, lr, r1, lsl #18
    70d4:	024f0100 	subeq	r0, pc, #0	; 0x0
    70d8:	00004c01 	andeq	r4, r0, r1, lsl #24
    70dc:	005d9800 	subseq	r9, sp, r0, lsl #16
    70e0:	005da008 	subseq	sl, sp, r8
    70e4:	c15d0108 	cmpgt	sp, r8, lsl #2
    70e8:	18000005 	stmdane	r0, {r0, r2}
    70ec:	00002d8e 	andeq	r2, r0, lr, lsl #27
    70f0:	24024e01 	strcs	r4, [r2], #-3585
    70f4:	07000003 	streq	r0, [r0, -r3]
    70f8:	0000002b 	andeq	r0, r0, fp, lsr #32
    70fc:	2d6f0113 	stfcse	f0, [pc, #-76]!
    7100:	61010000 	tstvs	r1, r0
    7104:	5da00102 	stfpls	f0, [r0, #8]!
    7108:	5dac0800 	stcpl	8, cr0, [ip]
    710c:	5d010800 	stcpl	8, cr0, [r1]
    7110:	000005e8 	andeq	r0, r0, r8, ror #11
    7114:	002d8e16 	eoreq	r8, sp, r6, lsl lr
    7118:	02600100 	rsbeq	r0, r0, #0	; 0x0
    711c:	00000324 	andeq	r0, r0, r4, lsr #6
    7120:	13005001 	movwne	r5, #1	; 0x1
    7124:	002d5c01 	eoreq	r5, sp, r1, lsl #24
    7128:	02740100 	rsbseq	r0, r4, #0	; 0x0
    712c:	005dac01 	subseq	sl, sp, r1, lsl #24
    7130:	005dbe08 	subseq	fp, sp, r8, lsl #28
    7134:	1d5d0108 	ldfnee	f0, [sp, #-32]
    7138:	16000006 	strne	r0, [r0], -r6
    713c:	00002d8e 	andeq	r2, r0, lr, lsl #27
    7140:	24027301 	strcs	r7, [r2], #-769
    7144:	01000003 	tsteq	r0, r3
    7148:	2cad1650 	stccs	6, cr1, [sp], #320
    714c:	73010000 	movwvc	r0, #4096	; 0x1000
    7150:	00005e02 	andeq	r5, r0, r2, lsl #28
    7154:	00510100 	subseq	r0, r1, r0, lsl #2
    7158:	2bca0113 	blcs	ff2875ac <SCS_BASE+0x1f2795ac>
    715c:	8a010000 	bhi	47164 <__Stack_Size+0x46d64>
    7160:	5dc00102 	stfple	f0, [r0, #8]
    7164:	5dd20800 	ldclpl	8, cr0, [r2]
    7168:	5d010800 	stcpl	8, cr0, [r1]
    716c:	00000652 	andeq	r0, r0, r2, asr r6
    7170:	002d8e16 	eoreq	r8, sp, r6, lsl lr
    7174:	02890100 	addeq	r0, r9, #0	; 0x0
    7178:	00000324 	andeq	r0, r0, r4, lsr #6
    717c:	bb165001 	bllt	59b188 <__Stack_Size+0x59ad88>
    7180:	0100002e 	tsteq	r0, lr, lsr #32
    7184:	005e0289 	subseq	r0, lr, r9, lsl #5
    7188:	51010000 	tstpl	r1, r0
    718c:	95011300 	strls	r1, [r1, #-768]
    7190:	0100002d 	tsteq	r0, sp, lsr #32
    7194:	d40102a0 	strle	r0, [r1], #-672
    7198:	ee08005d 	mcr	0, 0, r0, cr8, cr13, {2}
    719c:	0108005d 	qaddeq	r0, sp, r8
    71a0:	0006875d 	andeq	r8, r6, sp, asr r7
    71a4:	2d8e1600 	stccs	6, cr1, [lr]
    71a8:	9f010000 	svcls	0x00010000
    71ac:	00032402 	andeq	r2, r3, r2, lsl #8
    71b0:	16500100 	ldrbne	r0, [r0], -r0, lsl #2
    71b4:	00000de0 	andeq	r0, r0, r0, ror #27
    71b8:	b4029f01 	strlt	r9, [r2], #-3841
    71bc:	01000000 	tsteq	r0, r0
    71c0:	01130051 	tsteq	r3, r1, asr r0
    71c4:	00002e52 	andeq	r2, r0, r2, asr lr
    71c8:	0102bd01 	tsteq	r2, r1, lsl #26
    71cc:	08005df0 	stmdaeq	r0, {r4, r5, r6, r7, r8, sl, fp, ip, lr}
    71d0:	08005e0a 	stmdaeq	r0, {r1, r3, r9, sl, fp, ip, lr}
    71d4:	06bc5d01 	ldrteq	r5, [ip], r1, lsl #26
    71d8:	8e160000 	wxorhi	wr0, wr6, wr0
    71dc:	0100002d 	tsteq	r0, sp, lsr #32
    71e0:	032402bc 	teqeq	r4, #-1073741813	; 0xc000000b
    71e4:	50010000 	andpl	r0, r1, r0
    71e8:	000de016 	andeq	lr, sp, r6, lsl r0
    71ec:	02bc0100 	adcseq	r0, ip, #0	; 0x0
    71f0:	000000b4 	strheq	r0, [r0], -r4
    71f4:	13005101 	movwne	r5, #257	; 0x101
    71f8:	002c4101 	eoreq	r4, ip, r1, lsl #2
    71fc:	02da0100 	sbcseq	r0, sl, #0	; 0x0
    7200:	005e0c01 	subseq	r0, lr, r1, lsl #24
    7204:	005e2608 	subseq	r2, lr, r8, lsl #12
    7208:	f15d0108 	undefined instruction 0xf15d0108
    720c:	16000006 	strne	r0, [r0], -r6
    7210:	00002d8e 	andeq	r2, r0, lr, lsl #27
    7214:	2402d901 	strcs	sp, [r2], #-2305
    7218:	01000003 	tsteq	r0, r3
    721c:	0de01650 	stcleq	6, cr1, [r0, #320]!
    7220:	d9010000 	stmdble	r1, {}
    7224:	0000b402 	andeq	fp, r0, r2, lsl #8
    7228:	00510100 	subseq	r0, r1, r0, lsl #2
    722c:	2df00113 	ldfcse	f0, [r0, #76]!
    7230:	f9010000 	undefined instruction 0xf9010000
    7234:	5e280102 	sufple	f0, f0, f2
    7238:	5e3e0800 	cdppl	8, 3, cr0, cr14, cr0, {0}
    723c:	5d010800 	stcpl	8, cr0, [r1]
    7240:	00000728 	andeq	r0, r0, r8, lsr #14
    7244:	002d8e16 	eoreq	r8, sp, r6, lsl lr
    7248:	02f80100 	rscseq	r0, r8, #0	; 0x0
    724c:	00000324 	andeq	r0, r0, r4, lsr #6
    7250:	7d185001 	ldcvc	0, cr5, [r8, #-4]
    7254:	0100002c 	tsteq	r0, ip, lsr #32
    7258:	004c02f8 	strdeq	r0, [ip], #-40
    725c:	2b1a0000 	blcs	687264 <__Stack_Size+0x686e64>
    7260:	13000000 	movwne	r0, #0	; 0x0
    7264:	002e2501 	eoreq	r2, lr, r1, lsl #10
    7268:	030e0100 	movweq	r0, #57600	; 0xe100
    726c:	005e4001 	subseq	r4, lr, r1
    7270:	005e5a08 	subseq	r5, lr, r8, lsl #20
    7274:	5d5d0108 	ldfple	f0, [sp, #-32]
    7278:	16000007 	strne	r0, [r0], -r7
    727c:	00002d8e 	andeq	r2, r0, lr, lsl #27
    7280:	24030d01 	strcs	r0, [r3], #-3329
    7284:	01000003 	tsteq	r0, r3
    7288:	0de01650 	stcleq	6, cr1, [r0, #320]!
    728c:	0d010000 	stceq	0, cr0, [r1]
    7290:	0000b403 	andeq	fp, r0, r3, lsl #8
    7294:	00510100 	subseq	r0, r1, r0, lsl #2
    7298:	2e69011b 	mcrcs	1, 3, r0, cr9, cr11, {0}
    729c:	36010000 	strcc	r0, [r1], -r0
    72a0:	00890103 	addeq	r0, r9, r3, lsl #2
    72a4:	5e5c0000 	cdppl	0, 5, cr0, cr12, cr0, {0}
    72a8:	5e680800 	cdppl	8, 6, cr0, cr8, cr0, {0}
    72ac:	5d010800 	stcpl	8, cr0, [r1]
    72b0:	000007a4 	andeq	r0, r0, r4, lsr #15
    72b4:	002d8e18 	eoreq	r8, sp, r8, lsl lr
    72b8:	03350100 	teqeq	r5, #0	; 0x0
    72bc:	00000324 	andeq	r0, r0, r4, lsr #6
    72c0:	00002b2d 	andeq	r2, r0, sp, lsr #22
    72c4:	002cde16 	eoreq	sp, ip, r6, lsl lr
    72c8:	03350100 	teqeq	r5, #0	; 0x0
    72cc:	0000004c 	andeq	r0, r0, ip, asr #32
    72d0:	cd195101 	ldfgts	f5, [r9, #-4]
    72d4:	0100000f 	tsteq	r0, pc
    72d8:	00890337 	addeq	r0, r9, r7, lsr r3
    72dc:	13000000 	movwne	r0, #0	; 0x0
    72e0:	002dce01 	eoreq	ip, sp, r1, lsl #28
    72e4:	036a0100 	cmneq	sl, #0	; 0x0
    72e8:	005e6801 	subseq	r6, lr, r1, lsl #16
    72ec:	005e7208 	subseq	r7, lr, r8, lsl #4
    72f0:	db5d0108 	blle	1747718 <__Stack_Size+0x1747318>
    72f4:	16000007 	strne	r0, [r0], -r7
    72f8:	00002d8e 	andeq	r2, r0, lr, lsl #27
    72fc:	24036901 	strcs	r6, [r3], #-2305
    7300:	01000003 	tsteq	r0, r3
    7304:	2cde1850 	ldclcs	8, cr1, [lr], {80}
    7308:	69010000 	stmdbvs	r1, {}
    730c:	00004c03 	andeq	r4, r0, r3, lsl #24
    7310:	002b4000 	eoreq	r4, fp, r0
    7314:	011b0000 	tsteq	fp, r0
    7318:	00002dde 	ldrdeq	r2, [r0], -lr
    731c:	01038b01 	tsteq	r3, r1, lsl #22
    7320:	00000094 	muleq	r0, r4, r0
    7324:	08005e74 	stmdaeq	r0, {r2, r4, r5, r6, r9, sl, fp, ip, lr}
    7328:	08005ebe 	stmdaeq	r0, {r1, r2, r3, r4, r5, r7, r9, sl, fp, ip, lr}
    732c:	08525d01 	ldmdaeq	r2, {r0, r8, sl, fp, ip, lr}^
    7330:	8e180000 	wxorhi	wr0, wr8, wr0
    7334:	0100002d 	tsteq	r0, sp, lsr #32
    7338:	0324038a 	teqeq	r4, #671088642	; 0x28000002
    733c:	2b530000 	blcs	14c7344 <__Stack_Size+0x14c6f44>
    7340:	7d180000 	ldcvc	0, cr0, [r8]
    7344:	0100002e 	tsteq	r0, lr, lsr #32
    7348:	004c038a 	subeq	r0, ip, sl, lsl #7
    734c:	2b660000 	blcs	1987354 <__Stack_Size+0x1986f54>
    7350:	c7150000 	ldrgt	r0, [r5, -r0]
    7354:	0100002d 	tsteq	r0, sp, lsr #32
    7358:	003a038c 	eorseq	r0, sl, ip, lsl #7
    735c:	52010000 	andpl	r0, r1, #0	; 0x0
    7360:	0010f11a 	andseq	pc, r0, sl, lsl r1
    7364:	038c0100 	orreq	r0, ip, #0	; 0x0
    7368:	0000003a 	andeq	r0, r0, sl, lsr r0
    736c:	00002b8f 	andeq	r2, r0, pc, lsl #23
    7370:	002efa1a 	eoreq	pc, lr, sl, lsl sl
    7374:	038c0100 	orreq	r0, ip, #0	; 0x0
    7378:	0000003a 	andeq	r0, r0, sl, lsr r0
    737c:	00002bad 	andeq	r2, r0, sp, lsr #23
    7380:	000fcd19 	andeq	ip, pc, r9, lsl sp
    7384:	038d0100 	orreq	r0, sp, #0	; 0x0
    7388:	00000094 	muleq	r0, r4, r0
    738c:	95011300 	strls	r1, [r1, #-768]
    7390:	0100002c 	tsteq	r0, ip, lsr #32
    7394:	c00103db 	ldrdgt	r0, [r1], -fp
    7398:	d008005e 	andle	r0, r8, lr, asr r0
    739c:	0108005e 	qaddeq	r0, lr, r8
    73a0:	0008a15d 	andeq	sl, r8, sp, asr r1
    73a4:	2d8e1600 	stccs	6, cr1, [lr]
    73a8:	da010000 	ble	473b0 <__Stack_Size+0x46fb0>
    73ac:	00032403 	andeq	r2, r3, r3, lsl #8
    73b0:	18500100 	ldmdane	r0, {r8}^
    73b4:	00002e7d 	andeq	r2, r0, sp, ror lr
    73b8:	4c03da01 	stcmi	10, cr13, [r3], {1}
    73bc:	c0000000 	andgt	r0, r0, r0
    73c0:	1900002b 	stmdbne	r0, {r0, r1, r3, r5}
    73c4:	00002dc7 	andeq	r2, r0, r7, asr #27
    73c8:	4c03dc01 	stcmi	12, cr13, [r3], {1}
    73cc:	19000000 	stmdbne	r0, {}
    73d0:	000010f1 	strdeq	r1, [r0], -r1
    73d4:	4c03dc01 	stcmi	12, cr13, [r3], {1}
    73d8:	00000000 	andeq	r0, r0, r0
    73dc:	2bdd011c 	blcs	ff747854 <SCS_BASE+0x1f739854>
    73e0:	8d010000 	stchi	0, cr0, [r1]
    73e4:	005ed001 	subseq	sp, lr, r1
    73e8:	005f6c08 	subseq	r6, pc, r8, lsl #24
    73ec:	002bd308 	eoreq	sp, fp, r8, lsl #6
    73f0:	00092a00 	andeq	r2, r9, r0, lsl #20
    73f4:	2d8e1400 	cfstrscs	mvf1, [lr]
    73f8:	8c010000 	stchi	0, cr0, [r1], {0}
    73fc:	00000324 	andeq	r0, r0, r4, lsr #6
    7400:	00002bfe 	strdeq	r2, [r0], -lr
    7404:	002da814 	eoreq	sl, sp, r4, lsl r8
    7408:	db8c0100 	blle	fe307810 <SCS_BASE+0x1e2f9810>
    740c:	1d000002 	stcne	0, cr0, [r0, #-8]
    7410:	1d00002c 	stcne	0, cr0, [r0, #-176]
    7414:	00000e80 	andeq	r0, r0, r0, lsl #29
    7418:	003a8e01 	eorseq	r8, sl, r1, lsl #28
    741c:	2c3b0000 	ldccs	0, cr0, [fp]
    7420:	8c1d0000 	ldchi	0, cr0, [sp], {0}
    7424:	0100002c 	tsteq	r0, ip, lsr #32
    7428:	00003a8e 	andeq	r3, r0, lr, lsl #21
    742c:	002c6400 	eoreq	r6, ip, r0, lsl #8
    7430:	2bb01e00 	blcs	fec0ec38 <SCS_BASE+0x1ec00c38>
    7434:	8f010000 	svchi	0x00010000
    7438:	0000003a 	andeq	r0, r0, sl, lsr r0
    743c:	401f5101 	andsmi	r5, pc, r1, lsl #2
    7440:	0100002e 	tsteq	r0, lr, lsr #32
    7444:	00003a90 	muleq	r0, r0, sl
    7448:	2d2f1e00 	stccs	14, cr1, [pc]
    744c:	91010000 	tstls	r1, r0
    7450:	0000003a 	andeq	r0, r0, sl, lsr r0
    7454:	3a1e5401 	bcc	79c460 <__Stack_Size+0x79c060>
    7458:	0100002d 	tsteq	r0, sp, lsr #32
    745c:	0002ab92 	muleq	r2, r2, fp
    7460:	5c910200 	lfmpl	f0, 4, [r1], {0}
    7464:	e9012000 	stmdb	r1, {sp}
    7468:	0100002c 	tsteq	r0, ip, lsr #32
    746c:	5f6c015b 	svcpl	0x006c015b
    7470:	60000800 	andvs	r0, r0, r0, lsl #16
    7474:	2c770800 	ldclcs	8, cr0, [r7]
    7478:	8e140000 	wxorhi	wr0, wr4, wr0
    747c:	0100002d 	tsteq	r0, sp, lsr #32
    7480:	0003245a 	andeq	r2, r3, sl, asr r4
    7484:	002ca200 	eoreq	sl, ip, r0, lsl #4
    7488:	8d000000 	stchi	0, cr0, [r0]
    748c:	02000000 	andeq	r0, r0, #0	; 0x0
    7490:	0018ed00 	andseq	lr, r8, r0, lsl #26
    7494:	03010400 	movweq	r0, #5120	; 0x1400
    7498:	0000001a 	andeq	r0, r0, sl, lsl r0
    749c:	6e080060 	cdpvs	0, 0, cr0, cr8, cr0, {3}
    74a0:	73080060 	movwvc	r0, #32864	; 0x8060
    74a4:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
    74a8:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    74ac:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
    74b0:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
    74b4:	726f632f 	rsbvc	r6, pc, #-1140850688	; 0xbc000000
    74b8:	6d786574 	cfldr64vs	mvdx6, [r8, #-464]!
    74bc:	616d5f33 	cmnvs	sp, r3, lsr pc
    74c0:	2e6f7263 	cdpcs	2, 6, cr7, cr15, cr3, {3}
    74c4:	3a430073 	bcc	10c7698 <__Stack_Size+0x10c7298>
    74c8:	6573555c 	ldrbvs	r5, [r3, #-1372]!
    74cc:	4d5c7372 	ldclmi	3, cr7, [ip, #-456]
    74d0:	5c637261 	sfmpl	f7, 2, [r3], #-388
    74d4:	75636f44 	strbvc	r6, [r3, #-3908]!
    74d8:	746e656d 	strbtvc	r6, [lr], #-1389
    74dc:	69475c73 	stmdbvs	r7, {r0, r1, r4, r5, r6, sl, fp, ip, lr}^
    74e0:	62754874 	rsbsvs	r4, r5, #7602176	; 0x740000
    74e4:	336d435c 	cmncc	sp, #1879048193	; 0x70000001
    74e8:	7361745f 	cmnvc	r1, #1593835520	; 0x5f000000
    74ec:	575c316b 	ldrbpl	r3, [ip, -fp, ror #2]
    74f0:	6c656568 	cfstr64vs	mvdx6, [r5], #-416
    74f4:	6f526465 	svcvs	0x00526465
    74f8:	52746f62 	rsbspl	r6, r4, #392	; 0x188
    74fc:	746f6d65 	strbtvc	r6, [pc], #3429	; 7504 <__Stack_Size+0x7104>
    7500:	6e6f4365 	cdpvs	3, 6, cr4, cr15, cr5, {3}
    7504:	6c6f7274 	sfmvs	f7, 2, [pc], #-464
    7508:	47003156 	smlsdmi	r0, r6, r1, r3
    750c:	4120554e 	teqmi	r0, lr, asr #10
    7510:	2e322053 	mrccs	0, 1, r2, cr2, cr3, {2}
    7514:	352e3831 	strcc	r3, [lr, #-2097]!
    7518:	80010030 	andhi	r0, r1, r0, lsr r0
    751c:	00000102 	andeq	r0, r0, r2, lsl #2
    7520:	19010002 	stmdbne	r1, {r1}
    7524:	01040000 	tsteq	r4, r0
    7528:	00000000 	andeq	r0, r0, r0
    752c:	002f4e01 	eoreq	r4, pc, r1, lsl #28
    7530:	00003f00 	andeq	r3, r0, r0, lsl #30
    7534:	00607000 	rsbeq	r7, r0, r0
    7538:	0060c408 	rsbeq	ip, r0, r8, lsl #8
    753c:	001aa708 	andseq	sl, sl, r8, lsl #14
    7540:	05040200 	streq	r0, [r4, #-512]
    7544:	00002f92 	muleq	r0, r2, pc
    7548:	35050202 	strcc	r0, [r5, #-514]
    754c:	02000000 	andeq	r0, r0, #0	; 0x0
    7550:	00e50601 	rsceq	r0, r5, r1, lsl #12
    7554:	04020000 	streq	r0, [r2]
    7558:	00300c07 	eorseq	r0, r0, r7, lsl #24
    755c:	07020200 	streq	r0, [r2, -r0, lsl #4]
    7560:	00000164 	andeq	r0, r0, r4, ror #2
    7564:	e3080102 	movw	r0, #33026	; 0x8102
    7568:	03000000 	movweq	r0, #0	; 0x0
    756c:	01040704 	tsteq	r4, r4, lsl #14
    7570:	00002f23 	andeq	r2, r0, r3, lsr #30
    7574:	70019201 	andvc	r9, r1, r1, lsl #4
    7578:	c4080060 	strgt	r0, [r8], #-96
    757c:	c1080060 	tstgt	r8, r0, rrx
    7580:	8600002c 	strhi	r0, [r0], -ip, lsr #32
    7584:	05000000 	streq	r0, [r0]
    7588:	00002f80 	andeq	r2, r0, r0, lsl #31
    758c:	00869301 	addeq	r9, r6, r1, lsl #6
    7590:	31060000 	tstcc	r6, r0
    7594:	0100002f 	tsteq	r0, pc, lsr #32
    7598:	00008693 	muleq	r0, r3, r6
    759c:	002ce000 	eoreq	lr, ip, r0
    75a0:	04070000 	streq	r0, [r7]
    75a4:	0000003a 	andeq	r0, r0, sl, lsr r0
    75a8:	002f3908 	eoreq	r3, pc, r8, lsl #18
    75ac:	3a190100 	bcc	6479b4 <__Stack_Size+0x6475b4>
    75b0:	01000000 	tsteq	r0, r0
    75b4:	2f1c0801 	svccs	0x001c0801
    75b8:	1b010000 	blne	475c0 <__Stack_Size+0x471c0>
    75bc:	0000003a 	andeq	r0, r0, sl, lsr r0
    75c0:	47080101 	strmi	r0, [r8, -r1, lsl #2]
    75c4:	0100002f 	tsteq	r0, pc, lsr #32
    75c8:	00003a1d 	andeq	r3, r0, sp, lsl sl
    75cc:	08010100 	stmdaeq	r1, {r8}
    75d0:	00002f87 	andeq	r2, r0, r7, lsl #31
    75d4:	003a2001 	eorseq	r2, sl, r1
    75d8:	01010000 	tsteq	r1, r0
    75dc:	002f4108 	eoreq	r4, pc, r8, lsl #2
    75e0:	3a220100 	bcc	8879e8 <__Stack_Size+0x8875e8>
    75e4:	01000000 	tsteq	r0, r0
    75e8:	2f140901 	svccs	0x00140901
    75ec:	25010000 	strcs	r0, [r1]
    75f0:	e80a0101 	stmda	sl, {r0, r8}
    75f4:	e6000000 	str	r0, [r0], -r0
    75f8:	0b000000 	bleq	7600 <__Stack_Size+0x7200>
    75fc:	0000004f 	andeq	r0, r0, pc, asr #32
    7600:	010c004c 	tsteq	ip, ip, asr #32
    7604:	00e60407 	rsceq	r0, r6, r7, lsl #8
    7608:	730d0000 	movwvc	r0, #53248	; 0xd000
    760c:	0100002f 	tsteq	r0, pc, lsr #32
    7610:	00010039 	andeq	r0, r1, r9, lsr r0
    7614:	03050100 	movweq	r0, #20736	; 0x5100
    7618:	08003000 	stmdaeq	r0, {ip, sp}
    761c:	0000d60e 	andeq	sp, r0, lr, lsl #12
    7620:	00c10000 	sbceq	r0, r1, r0
    7624:	00020000 	andeq	r0, r2, r0
    7628:	000019b6 	strheq	r1, [r0], -r6
    762c:	00000104 	andeq	r0, r0, r4, lsl #2
    7630:	d2010000 	andle	r0, r1, #0	; 0x0
    7634:	9b00002f 	blls	76f8 <__Stack_Size+0x72f8>
    7638:	0000002f 	andeq	r0, r0, pc, lsr #32
    763c:	00000000 	andeq	r0, r0, r0
    7640:	05000000 	streq	r0, [r0]
    7644:	0200001b 	andeq	r0, r0, #27	; 0x1b
    7648:	30110704 	andscc	r0, r1, r4, lsl #14
    764c:	01020000 	tsteq	r2, r0
    7650:	0000e506 	andeq	lr, r0, r6, lsl #10
    7654:	08010200 	stmdaeq	r1, {r9}
    7658:	000000e3 	andeq	r0, r0, r3, ror #1
    765c:	35050202 	strcc	r0, [r5, #-514]
    7660:	02000000 	andeq	r0, r0, #0	; 0x0
    7664:	01640702 	cmneq	r4, r2, lsl #14
    7668:	04030000 	streq	r0, [r3]
    766c:	746e6905 	strbtvc	r6, [lr], #-2309
    7670:	05080200 	streq	r0, [r8, #-512]
    7674:	00002f8d 	andeq	r2, r0, sp, lsl #31
    7678:	07070802 	streq	r0, [r7, -r2, lsl #16]
    767c:	02000030 	andeq	r0, r0, #48	; 0x30
    7680:	2f920504 	svccs	0x00920504
    7684:	04040000 	streq	r0, [r4]
    7688:	07040207 	streq	r0, [r4, -r7, lsl #4]
    768c:	0000300c 	andeq	r3, r0, ip
    7690:	04060105 	streq	r0, [r6], #-261
    7694:	0000006e 	andeq	r0, r0, lr, rrx
    7698:	ec080102 	stfs	f0, [r8], {2}
    769c:	07000000 	streq	r0, [r0, -r0]
    76a0:	00003033 	andeq	r3, r0, r3, lsr r0
    76a4:	9c060201 	sfmls	f0, 4, [r6], {1}
    76a8:	08000000 	stmdaeq	r0, {}
    76ac:	00003042 	andeq	r3, r0, r2, asr #32
    76b0:	30270800 	eorcc	r0, r7, r0, lsl #16
    76b4:	08010000 	stmdaeq	r1, {}
    76b8:	0000301e 	andeq	r3, r0, lr, lsl r0
    76bc:	01090002 	tsteq	r9, r2
    76c0:	00003047 	andeq	r3, r0, r7, asr #32
    76c4:	48014001 	stmdami	r1, {r0, lr}
	...
    76d0:	f3000000 	vhadd.u8	d0, d0, d0
    76d4:	0a00002c 	beq	778c <__Stack_Size+0x738c>
    76d8:	01006e66 	tsteq	r0, r6, ror #28
    76dc:	0000703d 	andeq	r7, r0, sp, lsr r0
    76e0:	002d1e00 	eoreq	r1, sp, r0, lsl #28
    76e4:	36000000 	strcc	r0, [r0], -r0
    76e8:	02000009 	andeq	r0, r0, #9	; 0x9
    76ec:	001a3700 	andseq	r3, sl, r0, lsl #14
    76f0:	00010400 	andeq	r0, r1, r0, lsl #8
    76f4:	01000000 	tsteq	r0, r0
    76f8:	0000305a 	andeq	r3, r0, sl, asr r0
    76fc:	00002f9b 	muleq	r0, fp, pc
	...
    7708:	00001b79 	andeq	r1, r0, r9, ror fp
    770c:	11070402 	tstne	r7, r2, lsl #8
    7710:	02000030 	andeq	r0, r0, #48	; 0x30
    7714:	00e50601 	rsceq	r0, r5, r1, lsl #12
    7718:	01020000 	tsteq	r2, r0
    771c:	0000e308 	andeq	lr, r0, r8, lsl #6
    7720:	05020200 	streq	r0, [r2, #-512]
    7724:	00000035 	andeq	r0, r0, r5, lsr r0
    7728:	64070202 	strvs	r0, [r7], #-514
    772c:	03000001 	movweq	r0, #1	; 0x1
    7730:	6e690504 	cdpvs	5, 6, cr0, cr9, cr4, {0}
    7734:	08020074 	stmdaeq	r2, {r2, r4, r5, r6}
    7738:	002f8d05 	eoreq	r8, pc, r5, lsl #26
    773c:	07080200 	streq	r0, [r8, -r0, lsl #4]
    7740:	00003007 	andeq	r3, r0, r7
    7744:	00326904 	eorseq	r6, r2, r4, lsl #18
    7748:	48070200 	stmdami	r7, {r9}
    774c:	02000000 	andeq	r0, r0, #0	; 0x0
    7750:	2f920504 	svccs	0x00920504
    7754:	18040000 	stmdane	r4, {}
    7758:	03000033 	movweq	r0, #51	; 0x33
    775c:	0000682c 	andeq	r6, r0, ip, lsr #16
    7760:	32110500 	andscc	r0, r1, #0	; 0x0
    7764:	63040000 	movwvs	r0, #16384	; 0x4000
    7768:	00002501 	andeq	r2, r0, r1, lsl #10
    776c:	03040600 	movweq	r0, #17920	; 0x4600
    7770:	0000a547 	andeq	sl, r0, r7, asr #10
    7774:	320b0700 	andcc	r0, fp, #0	; 0x0
    7778:	48030000 	stmdami	r3, {}
    777c:	0000007a 	andeq	r0, r0, sl, ror r0
    7780:	0031bd07 	eorseq	fp, r1, r7, lsl #26
    7784:	a5490300 	strbge	r0, [r9, #-768]
    7788:	00000000 	andeq	r0, r0, r0
    778c:	00003308 	andeq	r3, r0, r8, lsl #6
    7790:	0000b500 	andeq	fp, r0, r0, lsl #10
    7794:	00b50900 	adcseq	r0, r5, r0, lsl #18
    7798:	00030000 	andeq	r0, r3, r0
    779c:	0b07040a 	bleq	1c87cc <__Stack_Size+0x1c83cc>
    77a0:	dd440308 	stclle	3, cr0, [r4, #-32]
    77a4:	0c000000 	stceq	0, cr0, [r0], {0}
    77a8:	00003302 	andeq	r3, r0, r2, lsl #6
    77ac:	00484503 	subeq	r4, r8, r3, lsl #10
    77b0:	23020000 	movwcs	r0, #8192	; 0x2000
    77b4:	330a0c00 	movwcc	r0, #44032	; 0xac00
    77b8:	4a030000 	bmi	c77c0 <__Stack_Size+0xc73c0>
    77bc:	00000086 	andeq	r0, r0, r6, lsl #1
    77c0:	00042302 	andeq	r2, r4, r2, lsl #6
    77c4:	00329e04 	eorseq	r9, r2, r4, lsl #28
    77c8:	b84b0300 	stmdalt	fp, {r8, r9}^
    77cc:	04000000 	streq	r0, [r0]
    77d0:	0000318f 	andeq	r3, r0, pc, lsl #3
    77d4:	005d4f03 	subseq	r4, sp, r3, lsl #30
    77d8:	040d0000 	streq	r0, [sp]
    77dc:	00334b04 	eorseq	r4, r3, r4, lsl #22
    77e0:	00150500 	andseq	r0, r5, r0, lsl #10
    77e4:	02000001 	andeq	r0, r0, #1	; 0x1
    77e8:	300c0704 	andcc	r0, ip, r4, lsl #14
    77ec:	a00e0000 	andge	r0, lr, r0
    77f0:	18000031 	stmdane	r0, {r0, r4, r5}
    77f4:	01662d05 	cmneq	r6, r5, lsl #26
    77f8:	b60c0000 	strlt	r0, [ip], -r0
    77fc:	05000032 	streq	r0, [r0, #-50]
    7800:	0001662e 	andeq	r6, r1, lr, lsr #12
    7804:	00230200 	eoreq	r0, r3, r0, lsl #4
    7808:	006b5f0f 	rsbeq	r5, fp, pc, lsl #30
    780c:	00482f05 	subeq	r2, r8, r5, lsl #30
    7810:	23020000 	movwcs	r0, #8192	; 0x2000
    7814:	32ed0c04 	rsccc	r0, sp, #1024	; 0x400
    7818:	2f050000 	svccs	0x00050000
    781c:	00000048 	andeq	r0, r0, r8, asr #32
    7820:	0c082302 	stceq	3, cr2, [r8], {2}
    7824:	00003189 	andeq	r3, r0, r9, lsl #3
    7828:	00482f05 	subeq	r2, r8, r5, lsl #30
    782c:	23020000 	movwcs	r0, #8192	; 0x2000
    7830:	33970c0c 	orrscc	r0, r7, #3072	; 0xc00
    7834:	2f050000 	svccs	0x00050000
    7838:	00000048 	andeq	r0, r0, r8, asr #32
    783c:	0f102302 	svceq	0x00102302
    7840:	0500785f 	streq	r7, [r0, #-2143]
    7844:	00016c30 	andeq	r6, r1, r0, lsr ip
    7848:	14230200 	strtne	r0, [r3], #-512
    784c:	07041000 	streq	r1, [r4, -r0]
    7850:	08000001 	stmdaeq	r0, {r0}
    7854:	000000f5 	strdeq	r0, [r0], -r5
    7858:	0000017c 	andeq	r0, r0, ip, ror r1
    785c:	0000b509 	andeq	fp, r0, r9, lsl #10
    7860:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
    7864:	000031b8 	strheq	r3, [r0], -r8
    7868:	07350524 	ldreq	r0, [r5, -r4, lsr #10]!
    786c:	0c000002 	stceq	0, cr0, [r0], {2}
    7870:	000030ec 	andeq	r3, r0, ip, ror #1
    7874:	00483605 	subeq	r3, r8, r5, lsl #12
    7878:	23020000 	movwcs	r0, #8192	; 0x2000
    787c:	33270c00 	teqcc	r7, #0	; 0x0
    7880:	37050000 	strcc	r0, [r5, -r0]
    7884:	00000048 	andeq	r0, r0, r8, asr #32
    7888:	0c042302 	stceq	3, cr2, [r4], {2}
    788c:	00003101 	andeq	r3, r0, r1, lsl #2
    7890:	00483805 	subeq	r3, r8, r5, lsl #16
    7894:	23020000 	movwcs	r0, #8192	; 0x2000
    7898:	34100c08 	ldrcc	r0, [r0], #-3080
    789c:	39050000 	stmdbcc	r5, {}
    78a0:	00000048 	andeq	r0, r0, r8, asr #32
    78a4:	0c0c2302 	stceq	3, cr2, [ip], {2}
    78a8:	0000323c 	andeq	r3, r0, ip, lsr r2
    78ac:	00483a05 	subeq	r3, r8, r5, lsl #20
    78b0:	23020000 	movwcs	r0, #8192	; 0x2000
    78b4:	322b0c10 	eorcc	r0, fp, #4096	; 0x1000
    78b8:	3b050000 	blcc	1478c0 <__Stack_Size+0x1474c0>
    78bc:	00000048 	andeq	r0, r0, r8, asr #32
    78c0:	0c142302 	ldceq	3, cr2, [r4], {2}
    78c4:	0000339c 	muleq	r0, ip, r3
    78c8:	00483c05 	subeq	r3, r8, r5, lsl #24
    78cc:	23020000 	movwcs	r0, #8192	; 0x2000
    78d0:	32800c18 	addcc	r0, r0, #6144	; 0x1800
    78d4:	3d050000 	stccc	0, cr0, [r5]
    78d8:	00000048 	andeq	r0, r0, r8, asr #32
    78dc:	0c1c2302 	ldceq	3, cr2, [ip], {2}
    78e0:	000033d7 	ldrdeq	r3, [r0], -r7
    78e4:	00483e05 	subeq	r3, r8, r5, lsl #28
    78e8:	23020000 	movwcs	r0, #8192	; 0x2000
    78ec:	10110020 	andsne	r0, r1, r0, lsr #32
    78f0:	08000031 	stmdaeq	r0, {r0, r4, r5}
    78f4:	50470501 	subpl	r0, r7, r1, lsl #10
    78f8:	0c000002 	stceq	0, cr0, [r0], {2}
    78fc:	0000317c 	andeq	r3, r0, ip, ror r1
    7900:	02504805 	subseq	r4, r0, #327680	; 0x50000
    7904:	23020000 	movwcs	r0, #8192	; 0x2000
    7908:	304e0c00 	subcc	r0, lr, r0, lsl #24
    790c:	49050000 	stmdbmi	r5, {}
    7910:	00000250 	andeq	r0, r0, r0, asr r2
    7914:	01802303 	orreq	r2, r0, r3, lsl #6
    7918:	00333d0c 	eorseq	r3, r3, ip, lsl #26
    791c:	f54b0500 	undefined instruction 0xf54b0500
    7920:	03000000 	movweq	r0, #0	; 0x0
    7924:	0c028023 	stceq	0, cr8, [r2], {35}
    7928:	00003135 	andeq	r3, r0, r5, lsr r1
    792c:	00f54e05 	rscseq	r4, r5, r5, lsl #28
    7930:	23030000 	movwcs	r0, #12288	; 0x3000
    7934:	08000284 	stmdaeq	r0, {r2, r7, r9}
    7938:	000000f3 	strdeq	r0, [r0], -r3
    793c:	00000260 	andeq	r0, r0, r0, ror #4
    7940:	0000b509 	andeq	fp, r0, r9, lsl #10
    7944:	11001f00 	tstne	r0, r0, lsl #30
    7948:	00003046 	andeq	r3, r0, r6, asr #32
    794c:	59050190 	stmdbpl	r5, {r4, r7, r8}
    7950:	000002a7 	andeq	r0, r0, r7, lsr #5
    7954:	0032b60c 	eorseq	fp, r2, ip, lsl #12
    7958:	a75a0500 	ldrbge	r0, [sl, -r0, lsl #10]
    795c:	02000002 	andeq	r0, r0, #2	; 0x2
    7960:	ce0c0023 	cdpgt	0, 0, cr0, cr12, cr3, {1}
    7964:	05000032 	streq	r0, [r0, #-50]
    7968:	0000485b 	andeq	r4, r0, fp, asr r8
    796c:	04230200 	strteq	r0, [r3], #-512
    7970:	0031840c 	eorseq	r8, r1, ip, lsl #8
    7974:	ad5d0500 	cfldr64ge	mvdx0, [sp]
    7978:	02000002 	andeq	r0, r0, #2	; 0x2
    797c:	100c0823 	andne	r0, ip, r3, lsr #16
    7980:	05000031 	streq	r0, [r0, #-49]
    7984:	0002075e 	andeq	r0, r2, lr, asr r7
    7988:	88230300 	stmdahi	r3!, {r8, r9}
    798c:	04100001 	ldreq	r0, [r0], #-1
    7990:	00000260 	andeq	r0, r0, r0, ror #4
    7994:	0002bf08 	andeq	fp, r2, r8, lsl #30
    7998:	0002bd00 	andeq	fp, r2, r0, lsl #26
    799c:	00b50900 	adcseq	r0, r5, r0, lsl #18
    79a0:	001f0000 	andseq	r0, pc, r0
    79a4:	04100112 	ldreq	r0, [r0], #-274
    79a8:	000002bd 	strheq	r0, [r0], -sp
    79ac:	00328a0e 	eorseq	r8, r2, lr, lsl #20
    79b0:	69050800 	stmdbvs	r5, {fp}
    79b4:	000002ee 	andeq	r0, r0, lr, ror #5
    79b8:	0030fb0c 	eorseq	pc, r0, ip, lsl #22
    79bc:	ee6a0500 	cdp	5, 6, cr0, cr10, cr0, {0}
    79c0:	02000002 	andeq	r0, r0, #2	; 0x2
    79c4:	8d0c0023 	stchi	0, cr0, [ip, #-140]
    79c8:	05000030 	streq	r0, [r0, #-48]
    79cc:	0000486b 	andeq	r4, r0, fp, ror #16
    79d0:	04230200 	strteq	r0, [r3], #-512
    79d4:	33041000 	movwcc	r1, #16384	; 0x4000
    79d8:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
    79dc:	000032a9 	andeq	r3, r0, r9, lsr #5
    79e0:	32a9055c 	adccc	r0, r9, #385875968	; 0x17000000
    79e4:	0f000004 	svceq	0x00000004
    79e8:	0500705f 	streq	r7, [r0, #-95]
    79ec:	0002eeaa 	andeq	lr, r2, sl, lsr #29
    79f0:	00230200 	eoreq	r0, r3, r0, lsl #4
    79f4:	00725f0f 	rsbseq	r5, r2, pc, lsl #30
    79f8:	0048ab05 	subeq	sl, r8, r5, lsl #22
    79fc:	23020000 	movwcs	r0, #8192	; 0x2000
    7a00:	775f0f04 	ldrbvc	r0, [pc, -r4, lsl #30]
    7a04:	48ac0500 	stmiami	ip!, {r8, sl}
    7a08:	02000000 	andeq	r0, r0, #0	; 0x0
    7a0c:	2e0c0823 	cdpcs	8, 0, cr0, cr12, cr3, {1}
    7a10:	05000031 	streq	r0, [r0, #-49]
    7a14:	00003aad 	andeq	r3, r0, sp, lsr #21
    7a18:	0c230200 	sfmeq	f0, 4, [r3]
    7a1c:	0031d40c 	eorseq	sp, r1, ip, lsl #8
    7a20:	3aae0500 	bcc	feb88e28 <SCS_BASE+0x1eb7ae28>
    7a24:	02000000 	andeq	r0, r0, #0	; 0x0
    7a28:	5f0f0e23 	svcpl	0x000f0e23
    7a2c:	05006662 	streq	r6, [r0, #-1634]
    7a30:	0002c5af 	andeq	ip, r2, pc, lsr #11
    7a34:	10230200 	eorne	r0, r3, r0, lsl #4
    7a38:	0030c60c 	eorseq	ip, r0, ip, lsl #12
    7a3c:	48b00500 	ldmmi	r0!, {r8, sl}
    7a40:	02000000 	andeq	r0, r0, #0	; 0x0
    7a44:	1e0c1823 	cdpne	8, 0, cr1, cr12, cr3, {1}
    7a48:	05000031 	streq	r0, [r0, #-49]
    7a4c:	0000f3b7 	strheq	pc, [r0], -r7
    7a50:	1c230200 	sfmne	f0, 4, [r3]
    7a54:	0031a80c 	eorseq	sl, r1, ip, lsl #16
    7a58:	c1b90500 	undefined instruction 0xc1b90500
    7a5c:	02000005 	andeq	r0, r0, #5	; 0x5
    7a60:	240c2023 	strcs	r2, [ip], #-35
    7a64:	05000032 	streq	r0, [r0, #-50]
    7a68:	0005f1bb 	strheq	pc, [r5], -fp
    7a6c:	24230200 	strtcs	r0, [r3], #-512
    7a70:	0033120c 	eorseq	r1, r3, ip, lsl #4
    7a74:	16bd0500 	ldrtne	r0, [sp], r0, lsl #10
    7a78:	02000006 	andeq	r0, r0, #6	; 0x6
    7a7c:	f10c2823 	undefined instruction 0xf10c2823
    7a80:	05000033 	streq	r0, [r0, #-51]
    7a84:	000631be 	strheq	r3, [r6], -lr
    7a88:	2c230200 	sfmcs	f0, 4, [r3]
    7a8c:	62755f0f 	rsbsvs	r5, r5, #60	; 0x3c
    7a90:	c5c10500 	strbgt	r0, [r1, #1280]
    7a94:	02000002 	andeq	r0, r0, #2	; 0x2
    7a98:	5f0f3023 	svcpl	0x000f3023
    7a9c:	05007075 	streq	r7, [r0, #-117]
    7aa0:	0002eec2 	andeq	lr, r2, r2, asr #29
    7aa4:	38230200 	stmdacc	r3!, {r9}
    7aa8:	72755f0f 	rsbsvc	r5, r5, #60	; 0x3c
    7aac:	48c30500 	stmiami	r3, {r8, sl}^
    7ab0:	02000000 	andeq	r0, r0, #0	; 0x0
    7ab4:	f50c3c23 	undefined instruction 0xf50c3c23
    7ab8:	05000030 	streq	r0, [r0, #-48]
    7abc:	000637c6 	andeq	r3, r6, r6, asr #15
    7ac0:	40230200 	eormi	r0, r3, r0, lsl #4
    7ac4:	0033c90c 	eorseq	ip, r3, ip, lsl #18
    7ac8:	47c70500 	strbmi	r0, [r7, r0, lsl #10]
    7acc:	02000006 	andeq	r0, r0, #6	; 0x6
    7ad0:	5f0f4323 	svcpl	0x000f4323
    7ad4:	0500626c 	streq	r6, [r0, #-620]
    7ad8:	0002c5ca 	andeq	ip, r2, sl, asr #11
    7adc:	44230200 	strtmi	r0, [r3], #-512
    7ae0:	0031440c 	eorseq	r4, r1, ip, lsl #8
    7ae4:	48cd0500 	stmiami	sp, {r8, sl}^
    7ae8:	02000000 	andeq	r0, r0, #0	; 0x0
    7aec:	550c4c23 	strpl	r4, [ip, #-3107]
    7af0:	05000031 	streq	r0, [r0, #-49]
    7af4:	000048ce 	andeq	r4, r0, lr, asr #17
    7af8:	50230200 	eorpl	r0, r3, r0, lsl #4
    7afc:	0034200c 	eorseq	r2, r4, ip
    7b00:	51d10500 	bicspl	r0, r1, r0, lsl #10
    7b04:	02000004 	andeq	r0, r0, #4	; 0x4
    7b08:	180c5423 	stmdane	ip, {r0, r1, r5, sl, ip, lr}
    7b0c:	05000032 	streq	r0, [r0, #-50]
    7b10:	0000e8d5 	ldrdeq	lr, [r0], -r5
    7b14:	58230200 	stmdapl	r3!, {r9}
    7b18:	48011300 	stmdami	r1, {r8, r9, ip}
    7b1c:	51000000 	tstpl	r0, r0
    7b20:	14000004 	strne	r0, [r0], #-4
    7b24:	00000451 	andeq	r0, r0, r1, asr r4
    7b28:	0000f314 	andeq	pc, r0, r4, lsl r3
    7b2c:	05b41400 	ldreq	r1, [r4, #1024]!
    7b30:	48140000 	ldmdami	r4, {}
    7b34:	00000000 	andeq	r0, r0, r0
    7b38:	04570410 	ldrbeq	r0, [r7], #-1040
    7b3c:	f5110000 	undefined instruction 0xf5110000
    7b40:	00000032 	andeq	r0, r0, r2, lsr r0
    7b44:	b4250504 	strtlt	r0, [r5], #-1284
    7b48:	15000005 	strne	r0, [r0, #-5]
    7b4c:	00003320 	andeq	r3, r0, r0, lsr #6
    7b50:	48024105 	stmdami	r2, {r0, r2, r8, lr}
    7b54:	02000000 	andeq	r0, r0, #0	; 0x0
    7b58:	3d150023 	ldccc	0, cr0, [r5, #-140]
    7b5c:	05000031 	streq	r0, [r0, #-49]
    7b60:	06a40246 	strteq	r0, [r4], r6, asr #4
    7b64:	23020000 	movwcs	r0, #8192	; 0x2000
    7b68:	31c41504 	biccc	r1, r4, r4, lsl #10
    7b6c:	46050000 	strmi	r0, [r5], -r0
    7b70:	0006a402 	andeq	sl, r6, r2, lsl #8
    7b74:	08230200 	stmdaeq	r3!, {r9}
    7b78:	00319815 	eorseq	r9, r1, r5, lsl r8
    7b7c:	02460500 	subeq	r0, r6, #0	; 0x0
    7b80:	000006a4 	andeq	r0, r0, r4, lsr #13
    7b84:	150c2302 	strne	r2, [ip, #-770]
    7b88:	000032c9 	andeq	r3, r0, r9, asr #5
    7b8c:	48024805 	stmdami	r2, {r0, r2, fp, lr}
    7b90:	02000000 	andeq	r0, r0, #0	; 0x0
    7b94:	9b151023 	blls	54bc28 <__Stack_Size+0x54b828>
    7b98:	05000030 	streq	r0, [r0, #-48]
    7b9c:	08af0249 	stmiaeq	pc!, {r0, r3, r6, r9}
    7ba0:	23020000 	movwcs	r0, #8192	; 0x2000
    7ba4:	33731514 	cmncc	r3, #83886080	; 0x5000000
    7ba8:	4b050000 	blmi	147bb0 <__Stack_Size+0x1477b0>
    7bac:	00004802 	andeq	r4, r0, r2, lsl #16
    7bb0:	30230200 	eorcc	r0, r3, r0, lsl #4
    7bb4:	0032d315 	eorseq	sp, r2, r5, lsl r3
    7bb8:	024c0500 	subeq	r0, ip, #0	; 0x0
    7bbc:	000005e6 	andeq	r0, r0, r6, ror #11
    7bc0:	15342302 	ldrne	r2, [r4, #-770]!
    7bc4:	00003245 	andeq	r3, r0, r5, asr #4
    7bc8:	48024e05 	stmdami	r2, {r0, r2, r9, sl, fp, lr}
    7bcc:	02000000 	andeq	r0, r0, #0	; 0x0
    7bd0:	e3153823 	tst	r5, #2293760	; 0x230000
    7bd4:	05000032 	streq	r0, [r0, #-50]
    7bd8:	08cb0250 	stmiaeq	fp, {r4, r6, r9}^
    7bdc:	23020000 	movwcs	r0, #8192	; 0x2000
    7be0:	3203153c 	andcc	r1, r3, #251658240	; 0xf000000
    7be4:	53050000 	movwpl	r0, #20480	; 0x5000
    7be8:	00016602 	andeq	r6, r1, r2, lsl #12
    7bec:	40230200 	eormi	r0, r3, r0, lsl #4
    7bf0:	0031ae15 	eorseq	sl, r1, r5, lsl lr
    7bf4:	02540500 	subseq	r0, r4, #0	; 0x0
    7bf8:	00000048 	andeq	r0, r0, r8, asr #32
    7bfc:	15442302 	strbne	r2, [r4, #-770]
    7c00:	0000340b 	andeq	r3, r0, fp, lsl #8
    7c04:	66025505 	strvs	r5, [r2], -r5, lsl #10
    7c08:	02000001 	andeq	r0, r0, #1	; 0x1
    7c0c:	5f154823 	svcpl	0x00154823
    7c10:	05000032 	streq	r0, [r0, #-50]
    7c14:	08d10256 	ldmeq	r1, {r1, r2, r4, r6, r9}^
    7c18:	23020000 	movwcs	r0, #8192	; 0x2000
    7c1c:	31cc154c 	biccc	r1, ip, ip, asr #10
    7c20:	59050000 	stmdbpl	r5, {}
    7c24:	00004802 	andeq	r4, r0, r2, lsl #16
    7c28:	50230200 	eorpl	r0, r3, r0, lsl #4
    7c2c:	00314d15 	eorseq	r4, r1, r5, lsl sp
    7c30:	025a0500 	subseq	r0, sl, #0	; 0x0
    7c34:	000005b4 	strheq	r0, [r0], -r4
    7c38:	15542302 	ldrbne	r2, [r4, #-770]
    7c3c:	0000327b 	andeq	r3, r0, fp, ror r2
    7c40:	8d027c05 	stchi	12, cr7, [r2, #-20]
    7c44:	02000008 	andeq	r0, r0, #8	; 0x8
    7c48:	46155823 	ldrmi	r5, [r5], -r3, lsr #16
    7c4c:	05000030 	streq	r0, [r0, #-48]
    7c50:	02a7027f 	adceq	r0, r7, #-268435449	; 0xf0000007
    7c54:	23030000 	movwcs	r0, #12288	; 0x3000
    7c58:	e11502c8 	tst	r5, r8, asr #5
    7c5c:	05000031 	streq	r0, [r0, #-49]
    7c60:	02600280 	rsbeq	r0, r0, #8	; 0x8
    7c64:	23030000 	movwcs	r0, #12288	; 0x3000
    7c68:	bf1502cc 	svclt	0x001502cc
    7c6c:	05000033 	streq	r0, [r0, #-51]
    7c70:	08e30283 	stmiaeq	r3!, {r0, r1, r7, r9}^
    7c74:	23030000 	movwcs	r0, #12288	; 0x3000
    7c78:	261505dc 	undefined
    7c7c:	05000031 	streq	r0, [r0, #-49]
    7c80:	06630288 	strbteq	r0, [r3], -r8, lsl #5
    7c84:	23030000 	movwcs	r0, #12288	; 0x3000
    7c88:	0b1505e0 	bleq	549410 <__Stack_Size+0x549010>
    7c8c:	05000031 	streq	r0, [r0, #-49]
    7c90:	08ef0289 	stmiaeq	pc!, {r0, r3, r7, r9}^
    7c94:	23030000 	movwcs	r0, #12288	; 0x3000
    7c98:	100005ec 	andne	r0, r0, ip, ror #11
    7c9c:	0005ba04 	andeq	fp, r5, r4, lsl #20
    7ca0:	08010200 	stmdaeq	r1, {r9}
    7ca4:	000000ec 	andeq	r0, r0, ip, ror #1
    7ca8:	04320410 	ldrteq	r0, [r2], #-1040
    7cac:	01130000 	tsteq	r3, r0
    7cb0:	00000048 	andeq	r0, r0, r8, asr #32
    7cb4:	000005e6 	andeq	r0, r0, r6, ror #11
    7cb8:	00045114 	andeq	r5, r4, r4, lsl r1
    7cbc:	00f31400 	rscseq	r1, r3, r0, lsl #8
    7cc0:	e6140000 	ldr	r0, [r4], -r0
    7cc4:	14000005 	strne	r0, [r0], #-5
    7cc8:	00000048 	andeq	r0, r0, r8, asr #32
    7ccc:	ec041000 	stc	0, cr1, [r4], {0}
    7cd0:	16000005 	strne	r0, [r0], -r5
    7cd4:	000005ba 	strheq	r0, [r0], -sl
    7cd8:	05c70410 	strbeq	r0, [r7, #1040]
    7cdc:	01130000 	tsteq	r3, r0
    7ce0:	0000006f 	andeq	r0, r0, pc, rrx
    7ce4:	00000616 	andeq	r0, r0, r6, lsl r6
    7ce8:	00045114 	andeq	r5, r4, r4, lsl r1
    7cec:	00f31400 	rscseq	r1, r3, r0, lsl #8
    7cf0:	6f140000 	svcvs	0x00140000
    7cf4:	14000000 	strne	r0, [r0]
    7cf8:	00000048 	andeq	r0, r0, r8, asr #32
    7cfc:	f7041000 	undefined instruction 0xf7041000
    7d00:	13000005 	movwne	r0, #5	; 0x5
    7d04:	00004801 	andeq	r4, r0, r1, lsl #16
    7d08:	00063100 	andeq	r3, r6, r0, lsl #2
    7d0c:	04511400 	ldrbeq	r1, [r1], #-1024
    7d10:	f3140000 	vhadd.u16	d0, d4, d0
    7d14:	00000000 	andeq	r0, r0, r0
    7d18:	061c0410 	undefined
    7d1c:	33080000 	movwcc	r0, #32768	; 0x8000
    7d20:	47000000 	strmi	r0, [r0, -r0]
    7d24:	09000006 	stmdbeq	r0, {r1, r2}
    7d28:	000000b5 	strheq	r0, [r0], -r5
    7d2c:	33080002 	movwcc	r0, #32770	; 0x8002
    7d30:	57000000 	strpl	r0, [r0, -r0]
    7d34:	09000006 	stmdbeq	r0, {r1, r2}
    7d38:	000000b5 	strheq	r0, [r0], -r5
    7d3c:	97050000 	strls	r0, [r5, -r0]
    7d40:	05000032 	streq	r0, [r0, #-50]
    7d44:	02f4010e 	rscseq	r0, r4, #-2147483645	; 0x80000003
    7d48:	a6170000 	ldrge	r0, [r7], -r0
    7d4c:	0c000033 	stceq	0, cr0, [r0], {51}
    7d50:	9e011305 	cdpls	3, 0, cr1, cr1, cr5, {0}
    7d54:	15000006 	strne	r0, [r0, #-6]
    7d58:	000032b6 	strheq	r3, [r0], -r6
    7d5c:	9e011405 	cdpls	4, 0, cr1, cr1, cr5, {0}
    7d60:	02000006 	andeq	r0, r0, #6	; 0x6
    7d64:	da150023 	ble	547df8 <__Stack_Size+0x5479f8>
    7d68:	05000031 	streq	r0, [r0, #-49]
    7d6c:	00480115 	subeq	r0, r8, r5, lsl r1
    7d70:	23020000 	movwcs	r0, #8192	; 0x2000
    7d74:	32911504 	addscc	r1, r1, #16777216	; 0x1000000
    7d78:	16050000 	strne	r0, [r5], -r0
    7d7c:	0006a401 	andeq	sl, r6, r1, lsl #8
    7d80:	08230200 	stmdaeq	r3!, {r9}
    7d84:	63041000 	movwvs	r1, #16384	; 0x4000
    7d88:	10000006 	andne	r0, r0, r6
    7d8c:	00065704 	andeq	r5, r6, r4, lsl #14
    7d90:	30931700 	addscc	r1, r3, r0, lsl #14
    7d94:	050e0000 	streq	r0, [lr]
    7d98:	06e5012e 	strbteq	r0, [r5], lr, lsr #2
    7d9c:	fc150000 	ldc2	0, cr0, [r5], {0}
    7da0:	05000032 	streq	r0, [r0, #-50]
    7da4:	06e5012f 	strbteq	r0, [r5], pc, lsr #2
    7da8:	23020000 	movwcs	r0, #8192	; 0x2000
    7dac:	321e1500 	andscc	r1, lr, #0	; 0x0
    7db0:	30050000 	andcc	r0, r5, r0
    7db4:	0006e501 	andeq	lr, r6, r1, lsl #10
    7db8:	06230200 	strteq	r0, [r3], -r0, lsl #4
    7dbc:	00334615 	eorseq	r4, r3, r5, lsl r6
    7dc0:	01310500 	teqeq	r1, r0, lsl #10
    7dc4:	00000041 	andeq	r0, r0, r1, asr #32
    7dc8:	000c2302 	andeq	r2, ip, r2, lsl #6
    7dcc:	00004108 	andeq	r4, r0, r8, lsl #2
    7dd0:	0006f500 	andeq	pc, r6, r0, lsl #10
    7dd4:	00b50900 	adcseq	r0, r5, r0, lsl #18
    7dd8:	00020000 	andeq	r0, r2, r0
    7ddc:	5f05d018 	svcpl	0x0005d018
    7de0:	00081502 	andeq	r1, r8, r2, lsl #10
    7de4:	338a1500 	orrcc	r1, sl, #0	; 0x0
    7de8:	60050000 	andvs	r0, r5, r0
    7dec:	00002502 	andeq	r2, r0, r2, lsl #10
    7df0:	00230200 	eoreq	r0, r3, r0, lsl #4
    7df4:	00333015 	eorseq	r3, r3, r5, lsl r0
    7df8:	02610500 	rsbeq	r0, r1, #0	; 0x0
    7dfc:	000005b4 	strheq	r0, [r0], -r4
    7e00:	15042302 	strne	r2, [r4, #-770]
    7e04:	000031f6 	strdeq	r3, [r0], -r6
    7e08:	15026205 	strne	r6, [r2, #-517]
    7e0c:	02000008 	andeq	r0, r0, #8	; 0x8
    7e10:	e2150823 	ands	r0, r5, #2293760	; 0x230000
    7e14:	05000033 	streq	r0, [r0, #-51]
    7e18:	017c0263 	cmneq	ip, r3, ror #4
    7e1c:	23020000 	movwcs	r0, #8192	; 0x2000
    7e20:	32501524 	subscc	r1, r0, #150994944	; 0x9000000
    7e24:	64050000 	strvs	r0, [r5]
    7e28:	00004802 	andeq	r4, r0, r2, lsl #16
    7e2c:	48230200 	stmdami	r3!, {r9}
    7e30:	0032b115 	eorseq	fp, r2, r5, lsl r1
    7e34:	02650500 	rsbeq	r0, r5, #0	; 0x0
    7e38:	00000056 	andeq	r0, r0, r6, asr r0
    7e3c:	15502302 	ldrbne	r2, [r0, #-770]
    7e40:	000033f8 	strdeq	r3, [r0], -r8
    7e44:	aa026605 	bge	a1660 <__Stack_Size+0xa1260>
    7e48:	02000006 	andeq	r0, r0, #6	; 0x6
    7e4c:	bc155823 	ldclt	8, cr5, [r5], {35}
    7e50:	05000032 	streq	r0, [r0, #-50]
    7e54:	00dd0267 	sbcseq	r0, sp, r7, ror #4
    7e58:	23020000 	movwcs	r0, #8192	; 0x2000
    7e5c:	33fd1568 	mvnscc	r1, #436207616	; 0x1a000000
    7e60:	68050000 	stmdavs	r5, {}
    7e64:	0000dd02 	andeq	sp, r0, r2, lsl #26
    7e68:	70230200 	eorvc	r0, r3, r0, lsl #4
    7e6c:	0030de15 	eorseq	sp, r0, r5, lsl lr
    7e70:	02690500 	rsbeq	r0, r9, #0	; 0x0
    7e74:	000000dd 	ldrdeq	r0, [r0], -sp
    7e78:	15782302 	ldrbne	r2, [r8, #-770]!
    7e7c:	000033b5 	strheq	r3, [r0], -r5
    7e80:	25026a05 	strcs	r6, [r2, #-2565]
    7e84:	03000008 	movweq	r0, #8	; 0x8
    7e88:	15018023 	strne	r8, [r1, #-35]
    7e8c:	000031ea 	andeq	r3, r0, sl, ror #3
    7e90:	35026b05 	strcc	r6, [r2, #-2821]
    7e94:	03000008 	movweq	r0, #8	; 0x8
    7e98:	15018823 	strne	r8, [r1, #-2083]
    7e9c:	00003353 	andeq	r3, r0, r3, asr r3
    7ea0:	48026c05 	stmdami	r2, {r0, r2, sl, fp, sp, lr}
    7ea4:	03000000 	movweq	r0, #0	; 0x0
    7ea8:	1501a023 	strne	sl, [r1, #-35]
    7eac:	0000316e 	andeq	r3, r0, lr, ror #2
    7eb0:	dd026d05 	stcle	13, cr6, [r2, #-20]
    7eb4:	03000000 	movweq	r0, #0	; 0x0
    7eb8:	1501a423 	strne	sl, [r1, #-1059]
    7ebc:	000030cf 	andeq	r3, r0, pc, asr #1
    7ec0:	dd026e05 	stcle	14, cr6, [r2, #-20]
    7ec4:	03000000 	movweq	r0, #0	; 0x0
    7ec8:	1501ac23 	strne	sl, [r1, #-3107]
    7ecc:	0000315d 	andeq	r3, r0, sp, asr r1
    7ed0:	dd026f05 	stcle	15, cr6, [r2, #-20]
    7ed4:	03000000 	movweq	r0, #0	; 0x0
    7ed8:	1501b423 	strne	fp, [r1, #-1059]
    7edc:	000030a6 	andeq	r3, r0, r6, lsr #1
    7ee0:	dd027005 	stcle	0, cr7, [r2, #-20]
    7ee4:	03000000 	movweq	r0, #0	; 0x0
    7ee8:	1501bc23 	strne	fp, [r1, #-3107]
    7eec:	000030b5 	strheq	r3, [r0], -r5
    7ef0:	dd027105 	stfles	f7, [r2, #-20]
    7ef4:	03000000 	movweq	r0, #0	; 0x0
    7ef8:	0001c423 	andeq	ip, r1, r3, lsr #8
    7efc:	0005ba08 	andeq	fp, r5, r8, lsl #20
    7f00:	00082500 	andeq	r2, r8, r0, lsl #10
    7f04:	00b50900 	adcseq	r0, r5, r0, lsl #18
    7f08:	00190000 	andseq	r0, r9, r0
    7f0c:	0005ba08 	andeq	fp, r5, r8, lsl #20
    7f10:	00083500 	andeq	r3, r8, r0, lsl #10
    7f14:	00b50900 	adcseq	r0, r5, r0, lsl #18
    7f18:	00070000 	andeq	r0, r7, r0
    7f1c:	0005ba08 	andeq	fp, r5, r8, lsl #20
    7f20:	00084500 	andeq	r4, r8, r0, lsl #10
    7f24:	00b50900 	adcseq	r0, r5, r0, lsl #18
    7f28:	00170000 	andseq	r0, r7, r0
    7f2c:	7705f018 	smuadvc	r5, r8, r0
    7f30:	00086d02 	andeq	r6, r8, r2, lsl #26
    7f34:	32351500 	eorscc	r1, r5, #0	; 0x0
    7f38:	79050000 	stmdbvc	r5, {}
    7f3c:	00086d02 	andeq	r6, r8, r2, lsl #26
    7f40:	00230200 	eoreq	r0, r3, r0, lsl #4
    7f44:	0033ac15 	eorseq	sl, r3, r5, lsl ip
    7f48:	027a0500 	rsbseq	r0, sl, #0	; 0x0
    7f4c:	0000087d 	andeq	r0, r0, sp, ror r8
    7f50:	00782302 	rsbseq	r2, r8, r2, lsl #6
    7f54:	0002ee08 	andeq	lr, r2, r8, lsl #28
    7f58:	00087d00 	andeq	r7, r8, r0, lsl #26
    7f5c:	00b50900 	adcseq	r0, r5, r0, lsl #18
    7f60:	001d0000 	andseq	r0, sp, r0
    7f64:	00002508 	andeq	r2, r0, r8, lsl #10
    7f68:	00088d00 	andeq	r8, r8, r0, lsl #26
    7f6c:	00b50900 	adcseq	r0, r5, r0, lsl #18
    7f70:	001d0000 	andseq	r0, sp, r0
    7f74:	5d05f019 	stcpl	0, cr15, [r5, #-100]
    7f78:	0008af02 	andeq	sl, r8, r2, lsl #30
    7f7c:	32f51a00 	rscscc	r1, r5, #0	; 0x0
    7f80:	72050000 	andvc	r0, r5, #0	; 0x0
    7f84:	0006f502 	andeq	pc, r6, r2, lsl #10
    7f88:	33cf1a00 	biccc	r1, pc, #0	; 0x0
    7f8c:	7b050000 	blvc	147f94 <__Stack_Size+0x147b94>
    7f90:	00084502 	andeq	r4, r8, r2, lsl #10
    7f94:	ba080000 	blt	207f9c <__Stack_Size+0x207b9c>
    7f98:	bf000005 	svclt	0x00000005
    7f9c:	09000008 	stmdbeq	r0, {r3}
    7fa0:	000000b5 	strheq	r0, [r0], -r5
    7fa4:	011b0018 	tsteq	fp, r8, lsl r0
    7fa8:	000008cb 	andeq	r0, r0, fp, asr #17
    7fac:	00045114 	andeq	r5, r4, r4, lsl r1
    7fb0:	04100000 	ldreq	r0, [r0]
    7fb4:	000008bf 	strheq	r0, [r0], -pc
    7fb8:	01660410 	cmneq	r6, r0, lsl r4
    7fbc:	011b0000 	tsteq	fp, r0
    7fc0:	000008e3 	andeq	r0, r0, r3, ror #17
    7fc4:	00004814 	andeq	r4, r0, r4, lsl r8
    7fc8:	04100000 	ldreq	r0, [r0]
    7fcc:	000008e9 	andeq	r0, r0, r9, ror #17
    7fd0:	08d70410 	ldmeq	r7, {r4, sl}^
    7fd4:	57080000 	strpl	r0, [r8, -r0]
    7fd8:	ff000006 	undefined instruction 0xff000006
    7fdc:	09000008 	stmdbeq	r0, {r3}
    7fe0:	000000b5 	strheq	r0, [r0], -r5
    7fe4:	011c0002 	tsteq	ip, r2
    7fe8:	0000302e 	andeq	r3, r0, lr, lsr #32
    7fec:	00013c01 	andeq	r3, r1, r1, lsl #24
    7ff0:	00000000 	andeq	r0, r0, r0
    7ff4:	01000000 	tsteq	r0, r0
    7ff8:	0009265d 	andeq	r2, r9, sp, asr r6
    7ffc:	33851d00 	orrcc	r1, r5, #0	; 0x0
    8000:	3a010000 	bcc	48008 <__Stack_Size+0x47c08>
    8004:	00000048 	andeq	r0, r0, r8, asr #32
    8008:	00002d3c 	andeq	r2, r0, ip, lsr sp
    800c:	33601e00 	cmncc	r0, #0	; 0x0
    8010:	28050000 	stmdacs	r5, {}
    8014:	00093403 	andeq	r3, r9, r3, lsl #8
    8018:	16010100 	strne	r0, [r1], -r0, lsl #2
    801c:	00000451 	andeq	r0, r0, r1, asr r4
    8020:	00093600 	andeq	r3, r9, r0, lsl #12
    8024:	ae000200 	.word	0xae000200
    8028:	0400001b 	.word	0x0400001b
    802c:	00000001 	.word	0x00000001
    8030:	34260100 	.word	0x34260100
    8034:	345a0000 	.word	0x345a0000
	...
    8040:	1c680000 	.word	0x1c680000
    8044:	01020000 	.word	0x01020000
    8048:	0000e506 	.word	0x0000e506
    804c:	08010200 	.word	0x08010200
    8050:	000000e3 	.word	0x000000e3
    8054:	35050202 	.word	0x35050202
    8058:	02000000 	.word	0x02000000
    805c:	01640702 	.word	0x01640702
    8060:	04030000 	.word	0x04030000
    8064:	746e6905 	.word	0x746e6905
    8068:	07040200 	.word	0x07040200
    806c:	00003011 	.word	0x00003011
    8070:	8d050802 	.word	0x8d050802
    8074:	0200002f 	.word	0x0200002f
    8078:	30070708 	.word	0x30070708
    807c:	69040000 	.word	0x69040000
    8080:	01000032 	.word	0x01000032
    8084:	00004107 	.word	0x00004107
    8088:	05040200 	.word	0x05040200
    808c:	00002f92 	.word	0x00002f92
    8090:	00331804 	.word	0x00331804
    8094:	682c0200 	.word	0x682c0200
    8098:	05000000 	.word	0x05000000
    809c:	00003211 	.word	0x00003211
    80a0:	48016303 	.word	0x48016303
    80a4:	06000000 	.word	0x06000000
    80a8:	a5470204 	.word	0xa5470204
    80ac:	07000000 	.word	0x07000000
    80b0:	0000320b 	.word	0x0000320b
    80b4:	007a4802 	.word	0x007a4802
    80b8:	bd070000 	.word	0xbd070000
    80bc:	02000031 	.word	0x02000031
    80c0:	0000a549 	.word	0x0000a549
    80c4:	2c080000 	.word	0x2c080000
    80c8:	b5000000 	.word	0xb5000000
    80cc:	09000000 	.word	0x09000000
    80d0:	000000b5 	.word	0x000000b5
    80d4:	040a0003 	.word	0x040a0003
    80d8:	02080b07 	.word	0x02080b07
    80dc:	0000dd44 	.word	0x0000dd44
    80e0:	33020c00 	.word	0x33020c00
    80e4:	45020000 	.word	0x45020000
    80e8:	00000041 	.word	0x00000041
    80ec:	0c002302 	.word	0x0c002302
    80f0:	0000330a 	.word	0x0000330a
    80f4:	00864a02 	.word	0x00864a02
    80f8:	23020000 	.word	0x23020000
    80fc:	9e040004 	.word	0x9e040004
    8100:	02000032 	.word	0x02000032
    8104:	0000b84b 	.word	0x0000b84b
    8108:	318f0400 	.word	0x318f0400
    810c:	4f020000 	.word	0x4f020000
    8110:	0000005d 	.word	0x0000005d
    8114:	4b04040d 	.word	0x4b04040d
    8118:	04000033 	.word	0x04000033
    811c:	00010015 	.word	0x00010015
    8120:	07040200 	.word	0x07040200
    8124:	0000300c 	.word	0x0000300c
    8128:	0031a00e 	.word	0x0031a00e
    812c:	2d041800 	.word	0x2d041800
    8130:	00000166 	.word	0x00000166
    8134:	0032b60c 	.word	0x0032b60c
    8138:	662e0400 	.word	0x662e0400
    813c:	02000001 	.word	0x02000001
    8140:	5f0f0023 	.word	0x5f0f0023
    8144:	2f04006b 	.word	0x2f04006b
    8148:	00000041 	.word	0x00000041
    814c:	0c042302 	.word	0x0c042302
    8150:	000032ed 	.word	0x000032ed
    8154:	00412f04 	.word	0x00412f04
    8158:	23020000 	.word	0x23020000
    815c:	31890c08 	.word	0x31890c08
    8160:	2f040000 	.word	0x2f040000
    8164:	00000041 	.word	0x00000041
    8168:	0c0c2302 	.word	0x0c0c2302
    816c:	00003397 	.word	0x00003397
    8170:	00412f04 	.word	0x00412f04
    8174:	23020000 	.word	0x23020000
    8178:	785f0f10 	.word	0x785f0f10
    817c:	6c300400 	.word	0x6c300400
    8180:	02000001 	.word	0x02000001
    8184:	10001423 	.word	0x10001423
    8188:	00010704 	.word	0x00010704
    818c:	00f50800 	.word	0x00f50800
    8190:	017c0000 	.word	0x017c0000
    8194:	b5090000 	.word	0xb5090000
    8198:	00000000 	.word	0x00000000
    819c:	31b80e00 	.word	0x31b80e00
    81a0:	04240000 	.word	0x04240000
    81a4:	00020735 	.word	0x00020735
    81a8:	30ec0c00 	.word	0x30ec0c00
    81ac:	36040000 	.word	0x36040000
    81b0:	00000041 	.word	0x00000041
    81b4:	0c002302 	.word	0x0c002302
    81b8:	00003327 	.word	0x00003327
    81bc:	00413704 	.word	0x00413704
    81c0:	23020000 	.word	0x23020000
    81c4:	31010c04 	.word	0x31010c04
    81c8:	38040000 	.word	0x38040000
    81cc:	00000041 	.word	0x00000041
    81d0:	0c082302 	.word	0x0c082302
    81d4:	00003410 	.word	0x00003410
    81d8:	00413904 	.word	0x00413904
    81dc:	23020000 	.word	0x23020000
    81e0:	323c0c0c 	.word	0x323c0c0c
    81e4:	3a040000 	.word	0x3a040000
    81e8:	00000041 	.word	0x00000041
    81ec:	0c102302 	.word	0x0c102302
    81f0:	0000322b 	.word	0x0000322b
    81f4:	00413b04 	.word	0x00413b04
    81f8:	23020000 	.word	0x23020000
    81fc:	339c0c14 	.word	0x339c0c14
    8200:	3c040000 	.word	0x3c040000
    8204:	00000041 	.word	0x00000041
    8208:	0c182302 	.word	0x0c182302
    820c:	00003280 	.word	0x00003280
    8210:	00413d04 	.word	0x00413d04
    8214:	23020000 	.word	0x23020000
    8218:	33d70c1c 	.word	0x33d70c1c
    821c:	3e040000 	.word	0x3e040000
    8220:	00000041 	.word	0x00000041
    8224:	00202302 	.word	0x00202302
    8228:	00311011 	.word	0x00311011
    822c:	04010800 	.word	0x04010800
    8230:	00025047 	.word	0x00025047
    8234:	317c0c00 	.word	0x317c0c00
    8238:	48040000 	.word	0x48040000
    823c:	00000250 	.word	0x00000250
    8240:	0c002302 	.word	0x0c002302
    8244:	0000304e 	.word	0x0000304e
    8248:	02504904 	.word	0x02504904
    824c:	23030000 	.word	0x23030000
    8250:	3d0c0180 	.word	0x3d0c0180
    8254:	04000033 	.word	0x04000033
    8258:	0000f54b 	.word	0x0000f54b
    825c:	80230300 	.word	0x80230300
    8260:	31350c02 	.word	0x31350c02
    8264:	4e040000 	.word	0x4e040000
    8268:	000000f5 	.word	0x000000f5
    826c:	02842303 	.word	0x02842303
    8270:	00f30800 	.word	0x00f30800
    8274:	02600000 	.word	0x02600000
    8278:	b5090000 	.word	0xb5090000
    827c:	1f000000 	.word	0x1f000000
    8280:	30461100 	.word	0x30461100
    8284:	01900000 	.word	0x01900000
    8288:	02a75904 	.word	0x02a75904
    828c:	b60c0000 	.word	0xb60c0000
    8290:	04000032 	.word	0x04000032
    8294:	0002a75a 	.word	0x0002a75a
    8298:	00230200 	.word	0x00230200
    829c:	0032ce0c 	.word	0x0032ce0c
    82a0:	415b0400 	.word	0x415b0400
    82a4:	02000000 	.word	0x02000000
    82a8:	840c0423 	.word	0x840c0423
    82ac:	04000031 	.word	0x04000031
    82b0:	0002ad5d 	.word	0x0002ad5d
    82b4:	08230200 	.word	0x08230200
    82b8:	0031100c 	.word	0x0031100c
    82bc:	075e0400 	.word	0x075e0400
    82c0:	03000002 	.word	0x03000002
    82c4:	00018823 	.word	0x00018823
    82c8:	02600410 	.word	0x02600410
    82cc:	bf080000 	.word	0xbf080000
    82d0:	bd000002 	.word	0xbd000002
    82d4:	09000002 	.word	0x09000002
    82d8:	000000b5 	.word	0x000000b5
    82dc:	0112001f 	.word	0x0112001f
    82e0:	02bd0410 	.word	0x02bd0410
    82e4:	8a0e0000 	.word	0x8a0e0000
    82e8:	08000032 	.word	0x08000032
    82ec:	02ee6904 	.word	0x02ee6904
    82f0:	fb0c0000 	.word	0xfb0c0000
    82f4:	04000030 	.word	0x04000030
    82f8:	0002ee6a 	.word	0x0002ee6a
    82fc:	00230200 	.word	0x00230200
    8300:	00308d0c 	.word	0x00308d0c
    8304:	416b0400 	.word	0x416b0400
    8308:	02000000 	.word	0x02000000
    830c:	10000423 	.word	0x10000423
    8310:	00002c04 	.word	0x00002c04
    8314:	32a90e00 	.word	0x32a90e00
    8318:	045c0000 	.word	0x045c0000
    831c:	000432a9 	.word	0x000432a9
    8320:	705f0f00 	.word	0x705f0f00
    8324:	eeaa0400 	.word	0xeeaa0400
    8328:	02000002 	.word	0x02000002
    832c:	5f0f0023 	.word	0x5f0f0023
    8330:	ab040072 	.word	0xab040072
    8334:	00000041 	.word	0x00000041
    8338:	0f042302 	.word	0x0f042302
    833c:	0400775f 	.word	0x0400775f
    8340:	000041ac 	.word	0x000041ac
    8344:	08230200 	.word	0x08230200
    8348:	00312e0c 	.word	0x00312e0c
    834c:	33ad0400 	.word	0x33ad0400
    8350:	02000000 	.word	0x02000000
    8354:	d40c0c23 	.word	0xd40c0c23
    8358:	04000031 	.word	0x04000031
    835c:	000033ae 	.word	0x000033ae
    8360:	0e230200 	.word	0x0e230200
    8364:	66625f0f 	.word	0x66625f0f
    8368:	c5af0400 	.word	0xc5af0400
    836c:	02000002 	.word	0x02000002
    8370:	c60c1023 	.word	0xc60c1023
    8374:	04000030 	.word	0x04000030
    8378:	000041b0 	.word	0x000041b0
    837c:	18230200 	.word	0x18230200
    8380:	00311e0c 	.word	0x00311e0c
    8384:	f3b70400 	.word	0xf3b70400
    8388:	02000000 	.word	0x02000000
    838c:	a80c1c23 	.word	0xa80c1c23
    8390:	04000031 	.word	0x04000031
    8394:	0005c1b9 	.word	0x0005c1b9
    8398:	20230200 	.word	0x20230200
    839c:	0032240c 	.word	0x0032240c
    83a0:	f1bb0400 	.word	0xf1bb0400
    83a4:	02000005 	.word	0x02000005
    83a8:	120c2423 	.word	0x120c2423
    83ac:	04000033 	.word	0x04000033
    83b0:	000616bd 	.word	0x000616bd
    83b4:	28230200 	.word	0x28230200
    83b8:	0033f10c 	.word	0x0033f10c
    83bc:	31be0400 	.word	0x31be0400
    83c0:	02000006 	.word	0x02000006
    83c4:	5f0f2c23 	.word	0x5f0f2c23
    83c8:	04006275 	.word	0x04006275
    83cc:	0002c5c1 	.word	0x0002c5c1
    83d0:	30230200 	.word	0x30230200
    83d4:	70755f0f 	.word	0x70755f0f
    83d8:	eec20400 	.word	0xeec20400
    83dc:	02000002 	.word	0x02000002
    83e0:	5f0f3823 	.word	0x5f0f3823
    83e4:	04007275 	.word	0x04007275
    83e8:	000041c3 	.word	0x000041c3
    83ec:	3c230200 	.word	0x3c230200
    83f0:	0030f50c 	.word	0x0030f50c
    83f4:	37c60400 	.word	0x37c60400
    83f8:	02000006 	.word	0x02000006
    83fc:	c90c4023 	.word	0xc90c4023
    8400:	04000033 	.word	0x04000033
    8404:	000647c7 	.word	0x000647c7
    8408:	43230200 	.word	0x43230200
    840c:	626c5f0f 	.word	0x626c5f0f
    8410:	c5ca0400 	.word	0xc5ca0400
    8414:	02000002 	.word	0x02000002
    8418:	440c4423 	.word	0x440c4423
    841c:	04000031 	.word	0x04000031
    8420:	000041cd 	.word	0x000041cd
    8424:	4c230200 	.word	0x4c230200
    8428:	0031550c 	.word	0x0031550c
    842c:	41ce0400 	.word	0x41ce0400
    8430:	02000000 	.word	0x02000000
    8434:	200c5023 	.word	0x200c5023
    8438:	04000034 	.word	0x04000034
    843c:	000451d1 	.word	0x000451d1
    8440:	54230200 	.word	0x54230200
    8444:	0032180c 	.word	0x0032180c
    8448:	e8d50400 	.word	0xe8d50400
    844c:	02000000 	.word	0x02000000
    8450:	13005823 	.word	0x13005823
    8454:	00004101 	.word	0x00004101
    8458:	00045100 	.word	0x00045100
    845c:	04511400 	.word	0x04511400
    8460:	f3140000 	.word	0xf3140000
    8464:	14000000 	.word	0x14000000
    8468:	000005b4 	.word	0x000005b4
    846c:	00004114 	.word	0x00004114
    8470:	04100000 	.word	0x04100000
    8474:	00000457 	.word	0x00000457
    8478:	0032f511 	.word	0x0032f511
    847c:	04040000 	.word	0x04040000
    8480:	0005b425 	.word	0x0005b425
    8484:	33201500 	.word	0x33201500
    8488:	41040000 	.word	0x41040000
    848c:	00004102 	.word	0x00004102
    8490:	00230200 	.word	0x00230200
    8494:	00313d15 	.word	0x00313d15
    8498:	02460400 	.word	0x02460400
    849c:	000006a4 	.word	0x000006a4
    84a0:	15042302 	.word	0x15042302
    84a4:	000031c4 	.word	0x000031c4
    84a8:	a4024604 	.word	0xa4024604
    84ac:	02000006 	.word	0x02000006
    84b0:	98150823 	.word	0x98150823
    84b4:	04000031 	.word	0x04000031
    84b8:	06a40246 	.word	0x06a40246
    84bc:	23020000 	.word	0x23020000
    84c0:	32c9150c 	.word	0x32c9150c
    84c4:	48040000 	.word	0x48040000
    84c8:	00004102 	.word	0x00004102
    84cc:	10230200 	.word	0x10230200
    84d0:	00309b15 	.word	0x00309b15
    84d4:	02490400 	.word	0x02490400
    84d8:	000008af 	.word	0x000008af
    84dc:	15142302 	.word	0x15142302
    84e0:	00003373 	.word	0x00003373
    84e4:	41024b04 	.word	0x41024b04
    84e8:	02000000 	.word	0x02000000
    84ec:	d3153023 	.word	0xd3153023
    84f0:	04000032 	.word	0x04000032
    84f4:	05e6024c 	.word	0x05e6024c
    84f8:	23020000 	.word	0x23020000
    84fc:	32451534 	.word	0x32451534
    8500:	4e040000 	.word	0x4e040000
    8504:	00004102 	.word	0x00004102
    8508:	38230200 	.word	0x38230200
    850c:	0032e315 	.word	0x0032e315
    8510:	02500400 	.word	0x02500400
    8514:	000008cb 	.word	0x000008cb
    8518:	153c2302 	.word	0x153c2302
    851c:	00003203 	.word	0x00003203
    8520:	66025304 	.word	0x66025304
    8524:	02000001 	.word	0x02000001
    8528:	ae154023 	.word	0xae154023
    852c:	04000031 	.word	0x04000031
    8530:	00410254 	.word	0x00410254
    8534:	23020000 	.word	0x23020000
    8538:	340b1544 	.word	0x340b1544
    853c:	55040000 	.word	0x55040000
    8540:	00016602 	.word	0x00016602
    8544:	48230200 	.word	0x48230200
    8548:	00325f15 	.word	0x00325f15
    854c:	02560400 	.word	0x02560400
    8550:	000008d1 	.word	0x000008d1
    8554:	154c2302 	.word	0x154c2302
    8558:	000031cc 	.word	0x000031cc
    855c:	41025904 	.word	0x41025904
    8560:	02000000 	.word	0x02000000
    8564:	4d155023 	.word	0x4d155023
    8568:	04000031 	.word	0x04000031
    856c:	05b4025a 	.word	0x05b4025a
    8570:	23020000 	.word	0x23020000
    8574:	327b1554 	.word	0x327b1554
    8578:	7c040000 	.word	0x7c040000
    857c:	00088d02 	.word	0x00088d02
    8580:	58230200 	.word	0x58230200
    8584:	00304615 	.word	0x00304615
    8588:	027f0400 	.word	0x027f0400
    858c:	000002a7 	.word	0x000002a7
    8590:	02c82303 	.word	0x02c82303
    8594:	0031e115 	.word	0x0031e115
    8598:	02800400 	.word	0x02800400
    859c:	00000260 	.word	0x00000260
    85a0:	02cc2303 	.word	0x02cc2303
    85a4:	0033bf15 	.word	0x0033bf15
    85a8:	02830400 	.word	0x02830400
    85ac:	000008e3 	.word	0x000008e3
    85b0:	05dc2303 	.word	0x05dc2303
    85b4:	00312615 	.word	0x00312615
    85b8:	02880400 	.word	0x02880400
    85bc:	00000663 	.word	0x00000663
    85c0:	05e02303 	.word	0x05e02303
    85c4:	00310b15 	.word	0x00310b15
    85c8:	02890400 	.word	0x02890400
    85cc:	000008ef 	.word	0x000008ef
    85d0:	05ec2303 	.word	0x05ec2303
    85d4:	ba041000 	.word	0xba041000
    85d8:	02000005 	.word	0x02000005
    85dc:	00ec0801 	.word	0x00ec0801
    85e0:	04100000 	.word	0x04100000
    85e4:	00000432 	.word	0x00000432
    85e8:	00410113 	.word	0x00410113
    85ec:	05e60000 	.word	0x05e60000
    85f0:	51140000 	.word	0x51140000
    85f4:	14000004 	.word	0x14000004
    85f8:	000000f3 	.word	0x000000f3
    85fc:	0005e614 	.word	0x0005e614
    8600:	00411400 	.word	0x00411400
    8604:	10000000 	.word	0x10000000
    8608:	0005ec04 	.word	0x0005ec04
    860c:	05ba1600 	.word	0x05ba1600
    8610:	04100000 	.word	0x04100000
    8614:	000005c7 	.word	0x000005c7
    8618:	006f0113 	.word	0x006f0113
    861c:	06160000 	.word	0x06160000
    8620:	51140000 	.word	0x51140000
    8624:	14000004 	.word	0x14000004
    8628:	000000f3 	.word	0x000000f3
    862c:	00006f14 	.word	0x00006f14
    8630:	00411400 	.word	0x00411400
    8634:	10000000 	.word	0x10000000
    8638:	0005f704 	.word	0x0005f704
    863c:	41011300 	.word	0x41011300
    8640:	31000000 	.word	0x31000000
    8644:	14000006 	.word	0x14000006
    8648:	00000451 	.word	0x00000451
    864c:	0000f314 	.word	0x0000f314
    8650:	04100000 	.word	0x04100000
    8654:	0000061c 	.word	0x0000061c
    8658:	00002c08 	.word	0x00002c08
    865c:	00064700 	.word	0x00064700
    8660:	00b50900 	.word	0x00b50900
    8664:	00020000 	.word	0x00020000
    8668:	00002c08 	.word	0x00002c08
    866c:	00065700 	.word	0x00065700
    8670:	00b50900 	.word	0x00b50900
    8674:	00000000 	.word	0x00000000
    8678:	00329705 	.word	0x00329705
    867c:	010e0400 	.word	0x010e0400
    8680:	000002f4 	.word	0x000002f4
    8684:	0033a617 	.word	0x0033a617
    8688:	13040c00 	.word	0x13040c00
    868c:	00069e01 	.word	0x00069e01
    8690:	32b61500 	.word	0x32b61500
    8694:	14040000 	.word	0x14040000
    8698:	00069e01 	.word	0x00069e01
    869c:	00230200 	.word	0x00230200
    86a0:	0031da15 	.word	0x0031da15
    86a4:	01150400 	.word	0x01150400
    86a8:	00000041 	.word	0x00000041
    86ac:	15042302 	.word	0x15042302
    86b0:	00003291 	.word	0x00003291
    86b4:	a4011604 	.word	0xa4011604
    86b8:	02000006 	.word	0x02000006
    86bc:	10000823 	.word	0x10000823
    86c0:	00066304 	.word	0x00066304
    86c4:	57041000 	.word	0x57041000
    86c8:	17000006 	.word	0x17000006
    86cc:	00003093 	.word	0x00003093
    86d0:	012e040e 	.word	0x012e040e
    86d4:	000006e5 	.word	0x000006e5
    86d8:	0032fc15 	.word	0x0032fc15
    86dc:	012f0400 	.word	0x012f0400
    86e0:	000006e5 	.word	0x000006e5
    86e4:	15002302 	.word	0x15002302
    86e8:	0000321e 	.word	0x0000321e
    86ec:	e5013004 	.word	0xe5013004
    86f0:	02000006 	.word	0x02000006
    86f4:	46150623 	.word	0x46150623
    86f8:	04000033 	.word	0x04000033
    86fc:	003a0131 	.word	0x003a0131
    8700:	23020000 	.word	0x23020000
    8704:	3a08000c 	.word	0x3a08000c
    8708:	f5000000 	.word	0xf5000000
    870c:	09000006 	.word	0x09000006
    8710:	000000b5 	.word	0x000000b5
    8714:	d0180002 	.word	0xd0180002
    8718:	15025f04 	.word	0x15025f04
    871c:	15000008 	.word	0x15000008
    8720:	0000338a 	.word	0x0000338a
    8724:	48026004 	.word	0x48026004
    8728:	02000000 	.word	0x02000000
    872c:	30150023 	.word	0x30150023
    8730:	04000033 	.word	0x04000033
    8734:	05b40261 	.word	0x05b40261
    8738:	23020000 	.word	0x23020000
    873c:	31f61504 	.word	0x31f61504
    8740:	62040000 	.word	0x62040000
    8744:	00081502 	.word	0x00081502
    8748:	08230200 	.word	0x08230200
    874c:	0033e215 	.word	0x0033e215
    8750:	02630400 	.word	0x02630400
    8754:	0000017c 	.word	0x0000017c
    8758:	15242302 	.word	0x15242302
    875c:	00003250 	.word	0x00003250
    8760:	41026404 	.word	0x41026404
    8764:	02000000 	.word	0x02000000
    8768:	b1154823 	.word	0xb1154823
    876c:	04000032 	.word	0x04000032
    8770:	00560265 	.word	0x00560265
    8774:	23020000 	.word	0x23020000
    8778:	33f81550 	.word	0x33f81550
    877c:	66040000 	.word	0x66040000
    8780:	0006aa02 	.word	0x0006aa02
    8784:	58230200 	.word	0x58230200
    8788:	0032bc15 	.word	0x0032bc15
    878c:	02670400 	.word	0x02670400
    8790:	000000dd 	.word	0x000000dd
    8794:	15682302 	.word	0x15682302
    8798:	000033fd 	.word	0x000033fd
    879c:	dd026804 	.word	0xdd026804
    87a0:	02000000 	.word	0x02000000
    87a4:	de157023 	.word	0xde157023
    87a8:	04000030 	.word	0x04000030
    87ac:	00dd0269 	.word	0x00dd0269
    87b0:	23020000 	.word	0x23020000
    87b4:	33b51578 	.word	0x33b51578
    87b8:	6a040000 	.word	0x6a040000
    87bc:	00082502 	.word	0x00082502
    87c0:	80230300 	.word	0x80230300
    87c4:	31ea1501 	.word	0x31ea1501
    87c8:	6b040000 	.word	0x6b040000
    87cc:	00083502 	.word	0x00083502
    87d0:	88230300 	.word	0x88230300
    87d4:	33531501 	.word	0x33531501
    87d8:	6c040000 	.word	0x6c040000
    87dc:	00004102 	.word	0x00004102
    87e0:	a0230300 	.word	0xa0230300
    87e4:	316e1501 	.word	0x316e1501
    87e8:	6d040000 	.word	0x6d040000
    87ec:	0000dd02 	.word	0x0000dd02
    87f0:	a4230300 	.word	0xa4230300
    87f4:	30cf1501 	.word	0x30cf1501
    87f8:	6e040000 	.word	0x6e040000
    87fc:	0000dd02 	.word	0x0000dd02
    8800:	ac230300 	.word	0xac230300
    8804:	315d1501 	.word	0x315d1501
    8808:	6f040000 	.word	0x6f040000
    880c:	0000dd02 	.word	0x0000dd02
    8810:	b4230300 	.word	0xb4230300
    8814:	30a61501 	.word	0x30a61501
    8818:	70040000 	.word	0x70040000
    881c:	0000dd02 	.word	0x0000dd02
    8820:	bc230300 	.word	0xbc230300
    8824:	30b51501 	.word	0x30b51501
    8828:	71040000 	.word	0x71040000
    882c:	0000dd02 	.word	0x0000dd02
    8830:	c4230300 	.word	0xc4230300
    8834:	ba080001 	.word	0xba080001
    8838:	25000005 	.word	0x25000005
    883c:	09000008 	.word	0x09000008
    8840:	000000b5 	.word	0x000000b5
    8844:	ba080019 	.word	0xba080019
    8848:	35000005 	.word	0x35000005
    884c:	09000008 	.word	0x09000008
    8850:	000000b5 	.word	0x000000b5
    8854:	ba080007 	.word	0xba080007
    8858:	45000005 	.word	0x45000005
    885c:	09000008 	.word	0x09000008
    8860:	000000b5 	.word	0x000000b5
    8864:	f0180017 	.word	0xf0180017
    8868:	6d027704 	.word	0x6d027704
    886c:	15000008 	.word	0x15000008
    8870:	00003235 	.word	0x00003235
    8874:	6d027904 	.word	0x6d027904
    8878:	02000008 	.word	0x02000008
    887c:	ac150023 	.word	0xac150023
    8880:	04000033 	.word	0x04000033
    8884:	087d027a 	.word	0x087d027a
    8888:	23020000 	.word	0x23020000
    888c:	ee080078 	.word	0xee080078
    8890:	7d000002 	.word	0x7d000002
    8894:	09000008 	.word	0x09000008
    8898:	000000b5 	.word	0x000000b5
    889c:	4808001d 	.word	0x4808001d
    88a0:	8d000000 	.word	0x8d000000
    88a4:	09000008 	.word	0x09000008
    88a8:	000000b5 	.word	0x000000b5
    88ac:	f019001d 	.word	0xf019001d
    88b0:	af025d04 	.word	0xaf025d04
    88b4:	1a000008 	.word	0x1a000008
    88b8:	000032f5 	.word	0x000032f5
    88bc:	f5027204 	.word	0xf5027204
    88c0:	1a000006 	.word	0x1a000006
    88c4:	000033cf 	.word	0x000033cf
    88c8:	45027b04 	.word	0x45027b04
    88cc:	00000008 	.word	0x00000008
    88d0:	0005ba08 	.word	0x0005ba08
    88d4:	0008bf00 	.word	0x0008bf00
    88d8:	00b50900 	.word	0x00b50900
    88dc:	00180000 	.word	0x00180000
    88e0:	08cb011b 	.word	0x08cb011b
    88e4:	51140000 	.word	0x51140000
    88e8:	00000004 	.word	0x00000004
    88ec:	08bf0410 	.word	0x08bf0410
    88f0:	04100000 	.word	0x04100000
    88f4:	00000166 	.word	0x00000166
    88f8:	08e3011b 	.word	0x08e3011b
    88fc:	41140000 	.word	0x41140000
    8900:	00000000 	.word	0x00000000
    8904:	08e90410 	.word	0x08e90410
    8908:	04100000 	.word	0x04100000
    890c:	000008d7 	.word	0x000008d7
    8910:	00065708 	.word	0x00065708
    8914:	0008ff00 	.word	0x0008ff00
    8918:	00b50900 	.word	0x00b50900
    891c:	00020000 	.word	0x00020000
    8920:	00341a1c 	.word	0x00341a1c
    8924:	570c0500 	.word	0x570c0500
    8928:	05000004 	.word	0x05000004
    892c:	00000003 	.word	0x00000003
    8930:	33671d00 	.word	0x33671d00
    8934:	10050000 	.word	0x10050000
    8938:	00000451 	.word	0x00000451
    893c:	00030501 	.word	0x00030501
    8940:	1d000000 	.word	0x1d000000
    8944:	00003360 	.word	0x00003360
    8948:	09341105 	.word	0x09341105
    894c:	05010000 	.word	0x05010000
    8950:	00000003 	.word	0x00000003
    8954:	04511600 	.word	0x04511600
    8958:	42000000 	.word	0x42000000
    895c:	02000001 	.word	0x02000001
    8960:	001d0e00 	.word	0x001d0e00
    8964:	00010400 	.word	0x00010400
    8968:	01000000 	.word	0x01000000
    896c:	000034cf 	.word	0x000034cf
    8970:	00003523 	.word	0x00003523
	...
    897c:	00001d43 	.word	0x00001d43
    8980:	e5060102 	.word	0xe5060102
    8984:	02000000 	.word	0x02000000
    8988:	00e30801 	.word	0x00e30801
    898c:	02020000 	.word	0x02020000
    8990:	00003505 	.word	0x00003505
    8994:	07020200 	.word	0x07020200
    8998:	00000164 	.word	0x00000164
    899c:	69050403 	.word	0x69050403
    89a0:	0200746e 	.word	0x0200746e
    89a4:	30110704 	.word	0x30110704
    89a8:	08020000 	.word	0x08020000
    89ac:	002f8d05 	.word	0x002f8d05
    89b0:	07080200 	.word	0x07080200
    89b4:	00003007 	.word	0x00003007
    89b8:	92050402 	.word	0x92050402
    89bc:	0400002f 	.word	0x0400002f
    89c0:	a3050704 	.word	0xa3050704
    89c4:	02000034 	.word	0x02000034
    89c8:	000048d6 	.word	0x000048d6
    89cc:	07040200 	.word	0x07040200
    89d0:	0000300c 	.word	0x0000300c
    89d4:	ec080102 	.word	0xec080102
    89d8:	06000000 	.word	0x06000000
    89dc:	00355801 	.word	0x00355801
    89e0:	01320100 	.word	0x01320100
	...
    89ec:	00002d5a 	.word	0x00002d5a
    89f0:	000000b2 	.word	0x000000b2
    89f4:	00330407 	.word	0x00330407
    89f8:	67330100 	.word	0x67330100
    89fc:	01000000 	.word	0x01000000
    8a00:	00690855 	.word	0x00690855
    8a04:	00673401 	.word	0x00673401
    8a08:	54010000 	.word	0x54010000
    8a0c:	11010600 	.word	0x11010600
    8a10:	01000035 	.word	0x01000035
    8a14:	00000120 	.word	0x00000120
    8a18:	00000000 	.word	0x00000000
    8a1c:	2d790000 	.word	0x2d790000
    8a20:	00e40000 	.word	0x00e40000
    8a24:	04070000 	.word	0x04070000
    8a28:	01000033 	.word	0x01000033
    8a2c:	00006721 	.word	0x00006721
    8a30:	08550100 	.word	0x08550100
    8a34:	22010069 	.word	0x22010069
    8a38:	00000067 	.word	0x00000067
    8a3c:	09005401 	.word	0x09005401
    8a40:	000000f1 	.word	0x000000f1
    8a44:	000000ef 	.word	0x000000ef
    8a48:	010b000a 	.word	0x010b000a
    8a4c:	00ef040c 	.word	0x00ef040c
    8a50:	6a0d0000 	.word	0x6a0d0000
    8a54:	01000035 	.word	0x01000035
    8a58:	0000e413 	.word	0x0000e413
    8a5c:	0d010100 	.word	0x0d010100
    8a60:	000034bb 	.word	0x000034bb
    8a64:	00e41401 	.word	0x00e41401
    8a68:	01010000 	.word	0x01010000
    8a6c:	0035800d 	.word	0x0035800d
    8a70:	e4150100 	.word	0xe4150100
    8a74:	01000000 	.word	0x01000000
    8a78:	35000d01 	.word	0x35000d01
    8a7c:	16010000 	.word	0x16010000
    8a80:	000000e4 	.word	0x000000e4
    8a84:	900d0101 	.word	0x900d0101
    8a88:	01000034 	.word	0x01000034
    8a8c:	0000e417 	.word	0x0000e417
    8a90:	0d010100 	.word	0x0d010100
    8a94:	000034aa 	.word	0x000034aa
    8a98:	00e41801 	.word	0x00e41801
    8a9c:	01010000 	.word	0x01010000
    8aa0:	00010f00 	.word	0x00010f00
    8aa4:	b2000200 	.word	0xb2000200
    8aa8:	0400001d 	.word	0x0400001d
    8aac:	00000001 	.word	0x00000001
    8ab0:	35d70100 	.word	0x35d70100
    8ab4:	35a00000 	.word	0x35a00000
	...
    8ac0:	1de90000 	.word	0x1de90000
    8ac4:	01020000 	.word	0x01020000
    8ac8:	0000e506 	.word	0x0000e506
    8acc:	08010200 	.word	0x08010200
    8ad0:	000000e3 	.word	0x000000e3
    8ad4:	35050202 	.word	0x35050202
    8ad8:	02000000 	.word	0x02000000
    8adc:	01640702 	.word	0x01640702
    8ae0:	04030000 	.word	0x04030000
    8ae4:	746e6905 	.word	0x746e6905
    8ae8:	07040200 	.word	0x07040200
    8aec:	00003011 	.word	0x00003011
    8af0:	8d050802 	.word	0x8d050802
    8af4:	0200002f 	.word	0x0200002f
    8af8:	30070708 	.word	0x30070708
    8afc:	04020000 	.word	0x04020000
    8b00:	002f9205 	.word	0x002f9205
    8b04:	07040400 	.word	0x07040400
    8b08:	04020405 	.word	0x04020405
    8b0c:	00300c07 	.word	0x00300c07
    8b10:	76040600 	.word	0x76040600
    8b14:	02000000 	.word	0x02000000
    8b18:	00ec0801 	.word	0x00ec0801
    8b1c:	a3070000 	.word	0xa3070000
    8b20:	02000034 	.word	0x02000034
    8b24:	000048d6 	.word	0x000048d6
    8b28:	0c010800 	.word	0x0c010800
    8b2c:	01000036 	.word	0x01000036
    8b30:	0067012f 	.word	0x0067012f
	...
    8b3c:	2d980000 	.word	0x2d980000
    8b40:	010c0000 	.word	0x010c0000
    8b44:	6d090000 	.word	0x6d090000
    8b48:	672b0100 	.word	0x672b0100
    8b4c:	b7000000 	.word	0xb7000000
    8b50:	0900002d 	.word	0x0900002d
    8b54:	2b010063 	.word	0x2b010063
    8b58:	00000041 	.word	0x00000041
    8b5c:	00002deb 	.word	0x00002deb
    8b60:	01006e09 	.word	0x01006e09
    8b64:	00007d2b 	.word	0x00007d2b
    8b68:	002e1400 	.word	0x002e1400
    8b6c:	00730a00 	.word	0x00730a00
    8b70:	00703a01 	.word	0x00703a01
    8b74:	2e480000 	.word	0x2e480000
    8b78:	690b0000 	.word	0x690b0000
    8b7c:	413b0100 	.word	0x413b0100
    8b80:	0c000000 	.word	0x0c000000
    8b84:	00003613 	.word	0x00003613
    8b88:	00693c01 	.word	0x00693c01
    8b8c:	2e660000 	.word	0x2e660000
    8b90:	930c0000 	.word	0x930c0000
    8b94:	01000035 	.word	0x01000035
    8b98:	00010c3d 	.word	0x00010c3d
    8b9c:	002e8f00 	.word	0x002e8f00
    8ba0:	00640d00 	.word	0x00640d00
    8ba4:	00483e01 	.word	0x00483e01
    8ba8:	55010000 	.word	0x55010000
    8bac:	69040600 	.word	0x69040600
    8bb0:	00000000 	.word	0x00000000
    8bb4:	000009a1 	.word	0x000009a1
    8bb8:	1e640002 	.word	0x1e640002
    8bbc:	01040000 	.word	0x01040000
    8bc0:	00000000 	.word	0x00000000
    8bc4:	00361a01 	.word	0x00361a01
    8bc8:	002f9b00 	.word	0x002f9b00
	...
    8bd4:	001ec500 	.word	0x001ec500
    8bd8:	05040200 	.word	0x05040200
    8bdc:	00746e69 	.word	0x00746e69
    8be0:	11070403 	.word	0x11070403
    8be4:	03000030 	.word	0x03000030
    8be8:	00e50601 	.word	0x00e50601
    8bec:	01030000 	.word	0x01030000
    8bf0:	0000e308 	.word	0x0000e308
    8bf4:	05020300 	.word	0x05020300
    8bf8:	00000035 	.word	0x00000035
    8bfc:	64070203 	.word	0x64070203
    8c00:	03000001 	.word	0x03000001
    8c04:	2f8d0508 	.word	0x2f8d0508
    8c08:	08030000 	.word	0x08030000
    8c0c:	00300707 	.word	0x00300707
    8c10:	32690400 	.word	0x32690400
    8c14:	07020000 	.word	0x07020000
    8c18:	00000025 	.word	0x00000025
    8c1c:	92050403 	.word	0x92050403
    8c20:	0400002f 	.word	0x0400002f
    8c24:	00003318 	.word	0x00003318
    8c28:	00682c03 	.word	0x00682c03
    8c2c:	11050000 	.word	0x11050000
    8c30:	04000032 	.word	0x04000032
    8c34:	002c0163 	.word	0x002c0163
    8c38:	04060000 	.word	0x04060000
    8c3c:	00a54703 	.word	0x00a54703
    8c40:	0b070000 	.word	0x0b070000
    8c44:	03000032 	.word	0x03000032
    8c48:	00007a48 	.word	0x00007a48
    8c4c:	31bd0700 	.word	0x31bd0700
    8c50:	49030000 	.word	0x49030000
    8c54:	000000a5 	.word	0x000000a5
    8c58:	003a0800 	.word	0x003a0800
    8c5c:	00b50000 	.word	0x00b50000
    8c60:	b5090000 	.word	0xb5090000
    8c64:	03000000 	.word	0x03000000
    8c68:	07040a00 	.word	0x07040a00
    8c6c:	4403080b 	.word	0x4403080b
    8c70:	000000dd 	.word	0x000000dd
    8c74:	0033020c 	.word	0x0033020c
    8c78:	25450300 	.word	0x25450300
    8c7c:	02000000 	.word	0x02000000
    8c80:	0a0c0023 	.word	0x0a0c0023
    8c84:	03000033 	.word	0x03000033
    8c88:	0000864a 	.word	0x0000864a
    8c8c:	04230200 	.word	0x04230200
    8c90:	329e0400 	.word	0x329e0400
    8c94:	4b030000 	.word	0x4b030000
    8c98:	000000b8 	.word	0x000000b8
    8c9c:	00318f04 	.word	0x00318f04
    8ca0:	5d4f0300 	.word	0x5d4f0300
    8ca4:	0d000000 	.word	0x0d000000
    8ca8:	334b0404 	.word	0x334b0404
    8cac:	15050000 	.word	0x15050000
    8cb0:	00000100 	.word	0x00000100
    8cb4:	0c070403 	.word	0x0c070403
    8cb8:	0e000030 	.word	0x0e000030
    8cbc:	000031a0 	.word	0x000031a0
    8cc0:	662d0518 	.word	0x662d0518
    8cc4:	0c000001 	.word	0x0c000001
    8cc8:	000032b6 	.word	0x000032b6
    8ccc:	01662e05 	.word	0x01662e05
    8cd0:	23020000 	.word	0x23020000
    8cd4:	6b5f0f00 	.word	0x6b5f0f00
    8cd8:	252f0500 	.word	0x252f0500
    8cdc:	02000000 	.word	0x02000000
    8ce0:	ed0c0423 	.word	0xed0c0423
    8ce4:	05000032 	.word	0x05000032
    8ce8:	0000252f 	.word	0x0000252f
    8cec:	08230200 	.word	0x08230200
    8cf0:	0031890c 	.word	0x0031890c
    8cf4:	252f0500 	.word	0x252f0500
    8cf8:	02000000 	.word	0x02000000
    8cfc:	970c0c23 	.word	0x970c0c23
    8d00:	05000033 	.word	0x05000033
    8d04:	0000252f 	.word	0x0000252f
    8d08:	10230200 	.word	0x10230200
    8d0c:	00785f0f 	.word	0x00785f0f
    8d10:	016c3005 	.word	0x016c3005
    8d14:	23020000 	.word	0x23020000
    8d18:	04100014 	.word	0x04100014
    8d1c:	00000107 	.word	0x00000107
    8d20:	0000f508 	.word	0x0000f508
    8d24:	00017c00 	.word	0x00017c00
    8d28:	00b50900 	.word	0x00b50900
    8d2c:	00000000 	.word	0x00000000
    8d30:	0031b80e 	.word	0x0031b80e
    8d34:	35052400 	.word	0x35052400
    8d38:	00000207 	.word	0x00000207
    8d3c:	0030ec0c 	.word	0x0030ec0c
    8d40:	25360500 	.word	0x25360500
    8d44:	02000000 	.word	0x02000000
    8d48:	270c0023 	.word	0x270c0023
    8d4c:	05000033 	.word	0x05000033
    8d50:	00002537 	.word	0x00002537
    8d54:	04230200 	.word	0x04230200
    8d58:	0031010c 	.word	0x0031010c
    8d5c:	25380500 	.word	0x25380500
    8d60:	02000000 	.word	0x02000000
    8d64:	100c0823 	.word	0x100c0823
    8d68:	05000034 	.word	0x05000034
    8d6c:	00002539 	.word	0x00002539
    8d70:	0c230200 	.word	0x0c230200
    8d74:	00323c0c 	.word	0x00323c0c
    8d78:	253a0500 	.word	0x253a0500
    8d7c:	02000000 	.word	0x02000000
    8d80:	2b0c1023 	.word	0x2b0c1023
    8d84:	05000032 	.word	0x05000032
    8d88:	0000253b 	.word	0x0000253b
    8d8c:	14230200 	.word	0x14230200
    8d90:	00339c0c 	.word	0x00339c0c
    8d94:	253c0500 	.word	0x253c0500
    8d98:	02000000 	.word	0x02000000
    8d9c:	800c1823 	.word	0x800c1823
    8da0:	05000032 	.word	0x05000032
    8da4:	0000253d 	.word	0x0000253d
    8da8:	1c230200 	.word	0x1c230200
    8dac:	0033d70c 	.word	0x0033d70c
    8db0:	253e0500 	.word	0x253e0500
    8db4:	02000000 	.word	0x02000000
    8db8:	11002023 	.word	0x11002023
    8dbc:	00003110 	.word	0x00003110
    8dc0:	47050108 	.word	0x47050108
    8dc4:	00000250 	.word	0x00000250
    8dc8:	00317c0c 	.word	0x00317c0c
    8dcc:	50480500 	.word	0x50480500
    8dd0:	02000002 	.word	0x02000002
    8dd4:	4e0c0023 	.word	0x4e0c0023
    8dd8:	05000030 	.word	0x05000030
    8ddc:	00025049 	.word	0x00025049
    8de0:	80230300 	.word	0x80230300
    8de4:	333d0c01 	.word	0x333d0c01
    8de8:	4b050000 	.word	0x4b050000
    8dec:	000000f5 	.word	0x000000f5
    8df0:	02802303 	.word	0x02802303
    8df4:	0031350c 	.word	0x0031350c
    8df8:	f54e0500 	.word	0xf54e0500
    8dfc:	03000000 	.word	0x03000000
    8e00:	00028423 	.word	0x00028423
    8e04:	0000f308 	.word	0x0000f308
    8e08:	00026000 	.word	0x00026000
    8e0c:	00b50900 	.word	0x00b50900
    8e10:	001f0000 	.word	0x001f0000
    8e14:	00304611 	.word	0x00304611
    8e18:	05019000 	.word	0x05019000
    8e1c:	0002a759 	.word	0x0002a759
    8e20:	32b60c00 	.word	0x32b60c00
    8e24:	5a050000 	.word	0x5a050000
    8e28:	000002a7 	.word	0x000002a7
    8e2c:	0c002302 	.word	0x0c002302
    8e30:	000032ce 	.word	0x000032ce
    8e34:	00255b05 	.word	0x00255b05
    8e38:	23020000 	.word	0x23020000
    8e3c:	31840c04 	.word	0x31840c04
    8e40:	5d050000 	.word	0x5d050000
    8e44:	000002ad 	.word	0x000002ad
    8e48:	0c082302 	.word	0x0c082302
    8e4c:	00003110 	.word	0x00003110
    8e50:	02075e05 	.word	0x02075e05
    8e54:	23030000 	.word	0x23030000
    8e58:	10000188 	.word	0x10000188
    8e5c:	00026004 	.word	0x00026004
    8e60:	02bf0800 	.word	0x02bf0800
    8e64:	02bd0000 	.word	0x02bd0000
    8e68:	b5090000 	.word	0xb5090000
    8e6c:	1f000000 	.word	0x1f000000
    8e70:	10011200 	.word	0x10011200
    8e74:	0002bd04 	.word	0x0002bd04
    8e78:	328a0e00 	.word	0x328a0e00
    8e7c:	05080000 	.word	0x05080000
    8e80:	0002ee69 	.word	0x0002ee69
    8e84:	30fb0c00 	.word	0x30fb0c00
    8e88:	6a050000 	.word	0x6a050000
    8e8c:	000002ee 	.word	0x000002ee
    8e90:	0c002302 	.word	0x0c002302
    8e94:	0000308d 	.word	0x0000308d
    8e98:	00256b05 	.word	0x00256b05
    8e9c:	23020000 	.word	0x23020000
    8ea0:	04100004 	.word	0x04100004
    8ea4:	0000003a 	.word	0x0000003a
    8ea8:	0032a90e 	.word	0x0032a90e
    8eac:	a9055c00 	.word	0xa9055c00
    8eb0:	00000432 	.word	0x00000432
    8eb4:	00705f0f 	.word	0x00705f0f
    8eb8:	02eeaa05 	.word	0x02eeaa05
    8ebc:	23020000 	.word	0x23020000
    8ec0:	725f0f00 	.word	0x725f0f00
    8ec4:	25ab0500 	.word	0x25ab0500
    8ec8:	02000000 	.word	0x02000000
    8ecc:	5f0f0423 	.word	0x5f0f0423
    8ed0:	ac050077 	.word	0xac050077
    8ed4:	00000025 	.word	0x00000025
    8ed8:	0c082302 	.word	0x0c082302
    8edc:	0000312e 	.word	0x0000312e
    8ee0:	0041ad05 	.word	0x0041ad05
    8ee4:	23020000 	.word	0x23020000
    8ee8:	31d40c0c 	.word	0x31d40c0c
    8eec:	ae050000 	.word	0xae050000
    8ef0:	00000041 	.word	0x00000041
    8ef4:	0f0e2302 	.word	0x0f0e2302
    8ef8:	0066625f 	.word	0x0066625f
    8efc:	02c5af05 	.word	0x02c5af05
    8f00:	23020000 	.word	0x23020000
    8f04:	30c60c10 	.word	0x30c60c10
    8f08:	b0050000 	.word	0xb0050000
    8f0c:	00000025 	.word	0x00000025
    8f10:	0c182302 	.word	0x0c182302
    8f14:	0000311e 	.word	0x0000311e
    8f18:	00f3b705 	.word	0x00f3b705
    8f1c:	23020000 	.word	0x23020000
    8f20:	31a80c1c 	.word	0x31a80c1c
    8f24:	b9050000 	.word	0xb9050000
    8f28:	000005c1 	.word	0x000005c1
    8f2c:	0c202302 	.word	0x0c202302
    8f30:	00003224 	.word	0x00003224
    8f34:	05f1bb05 	.word	0x05f1bb05
    8f38:	23020000 	.word	0x23020000
    8f3c:	33120c24 	.word	0x33120c24
    8f40:	bd050000 	.word	0xbd050000
    8f44:	00000616 	.word	0x00000616
    8f48:	0c282302 	.word	0x0c282302
    8f4c:	000033f1 	.word	0x000033f1
    8f50:	0631be05 	.word	0x0631be05
    8f54:	23020000 	.word	0x23020000
    8f58:	755f0f2c 	.word	0x755f0f2c
    8f5c:	c1050062 	.word	0xc1050062
    8f60:	000002c5 	.word	0x000002c5
    8f64:	0f302302 	.word	0x0f302302
    8f68:	0070755f 	.word	0x0070755f
    8f6c:	02eec205 	.word	0x02eec205
    8f70:	23020000 	.word	0x23020000
    8f74:	755f0f38 	.word	0x755f0f38
    8f78:	c3050072 	.word	0xc3050072
    8f7c:	00000025 	.word	0x00000025
    8f80:	0c3c2302 	.word	0x0c3c2302
    8f84:	000030f5 	.word	0x000030f5
    8f88:	0637c605 	.word	0x0637c605
    8f8c:	23020000 	.word	0x23020000
    8f90:	33c90c40 	.word	0x33c90c40
    8f94:	c7050000 	.word	0xc7050000
    8f98:	00000647 	.word	0x00000647
    8f9c:	0f432302 	.word	0x0f432302
    8fa0:	00626c5f 	.word	0x00626c5f
    8fa4:	02c5ca05 	.word	0x02c5ca05
    8fa8:	23020000 	.word	0x23020000
    8fac:	31440c44 	.word	0x31440c44
    8fb0:	cd050000 	.word	0xcd050000
    8fb4:	00000025 	.word	0x00000025
    8fb8:	0c4c2302 	.word	0x0c4c2302
    8fbc:	00003155 	.word	0x00003155
    8fc0:	0025ce05 	.word	0x0025ce05
    8fc4:	23020000 	.word	0x23020000
    8fc8:	34200c50 	.word	0x34200c50
    8fcc:	d1050000 	.word	0xd1050000
    8fd0:	00000451 	.word	0x00000451
    8fd4:	0c542302 	.word	0x0c542302
    8fd8:	00003218 	.word	0x00003218
    8fdc:	00e8d505 	.word	0x00e8d505
    8fe0:	23020000 	.word	0x23020000
    8fe4:	01130058 	.word	0x01130058
    8fe8:	00000025 	.word	0x00000025
    8fec:	00000451 	.word	0x00000451
    8ff0:	00045114 	.word	0x00045114
    8ff4:	00f31400 	.word	0x00f31400
    8ff8:	b4140000 	.word	0xb4140000
    8ffc:	14000005 	.word	0x14000005
    9000:	00000025 	.word	0x00000025
    9004:	57041000 	.word	0x57041000
    9008:	11000004 	.word	0x11000004
    900c:	000032f5 	.word	0x000032f5
    9010:	25050400 	.word	0x25050400
    9014:	000005b4 	.word	0x000005b4
    9018:	00332015 	.word	0x00332015
    901c:	02410500 	.word	0x02410500
    9020:	00000025 	.word	0x00000025
    9024:	15002302 	.word	0x15002302
    9028:	0000313d 	.word	0x0000313d
    902c:	a4024605 	.word	0xa4024605
    9030:	02000006 	.word	0x02000006
    9034:	c4150423 	.word	0xc4150423
    9038:	05000031 	.word	0x05000031
    903c:	06a40246 	.word	0x06a40246
    9040:	23020000 	.word	0x23020000
    9044:	31981508 	.word	0x31981508
    9048:	46050000 	.word	0x46050000
    904c:	0006a402 	.word	0x0006a402
    9050:	0c230200 	.word	0x0c230200
    9054:	0032c915 	.word	0x0032c915
    9058:	02480500 	.word	0x02480500
    905c:	00000025 	.word	0x00000025
    9060:	15102302 	.word	0x15102302
    9064:	0000309b 	.word	0x0000309b
    9068:	af024905 	.word	0xaf024905
    906c:	02000008 	.word	0x02000008
    9070:	73151423 	.word	0x73151423
    9074:	05000033 	.word	0x05000033
    9078:	0025024b 	.word	0x0025024b
    907c:	23020000 	.word	0x23020000
    9080:	32d31530 	.word	0x32d31530
    9084:	4c050000 	.word	0x4c050000
    9088:	0005e602 	.word	0x0005e602
    908c:	34230200 	.word	0x34230200
    9090:	00324515 	.word	0x00324515
    9094:	024e0500 	.word	0x024e0500
    9098:	00000025 	.word	0x00000025
    909c:	15382302 	.word	0x15382302
    90a0:	000032e3 	.word	0x000032e3
    90a4:	cb025005 	.word	0xcb025005
    90a8:	02000008 	.word	0x02000008
    90ac:	03153c23 	.word	0x03153c23
    90b0:	05000032 	.word	0x05000032
    90b4:	01660253 	.word	0x01660253
    90b8:	23020000 	.word	0x23020000
    90bc:	31ae1540 	.word	0x31ae1540
    90c0:	54050000 	.word	0x54050000
    90c4:	00002502 	.word	0x00002502
    90c8:	44230200 	.word	0x44230200
    90cc:	00340b15 	.word	0x00340b15
    90d0:	02550500 	.word	0x02550500
    90d4:	00000166 	.word	0x00000166
    90d8:	15482302 	.word	0x15482302
    90dc:	0000325f 	.word	0x0000325f
    90e0:	d1025605 	.word	0xd1025605
    90e4:	02000008 	.word	0x02000008
    90e8:	cc154c23 	.word	0xcc154c23
    90ec:	05000031 	.word	0x05000031
    90f0:	00250259 	.word	0x00250259
    90f4:	23020000 	.word	0x23020000
    90f8:	314d1550 	.word	0x314d1550
    90fc:	5a050000 	.word	0x5a050000
    9100:	0005b402 	.word	0x0005b402
    9104:	54230200 	.word	0x54230200
    9108:	00327b15 	.word	0x00327b15
    910c:	027c0500 	.word	0x027c0500
    9110:	0000088d 	.word	0x0000088d
    9114:	15582302 	.word	0x15582302
    9118:	00003046 	.word	0x00003046
    911c:	a7027f05 	.word	0xa7027f05
    9120:	03000002 	.word	0x03000002
    9124:	1502c823 	.word	0x1502c823
    9128:	000031e1 	.word	0x000031e1
    912c:	60028005 	.word	0x60028005
    9130:	03000002 	.word	0x03000002
    9134:	1502cc23 	.word	0x1502cc23
    9138:	000033bf 	.word	0x000033bf
    913c:	e3028305 	.word	0xe3028305
    9140:	03000008 	.word	0x03000008
    9144:	1505dc23 	.word	0x1505dc23
    9148:	00003126 	.word	0x00003126
    914c:	63028805 	.word	0x63028805
    9150:	03000006 	.word	0x03000006
    9154:	1505e023 	.word	0x1505e023
    9158:	0000310b 	.word	0x0000310b
    915c:	ef028905 	.word	0xef028905
    9160:	03000008 	.word	0x03000008
    9164:	0005ec23 	.word	0x0005ec23
    9168:	05ba0410 	.word	0x05ba0410
    916c:	01030000 	.word	0x01030000
    9170:	0000ec08 	.word	0x0000ec08
    9174:	32041000 	.word	0x32041000
    9178:	13000004 	.word	0x13000004
    917c:	00002501 	.word	0x00002501
    9180:	0005e600 	.word	0x0005e600
    9184:	04511400 	.word	0x04511400
    9188:	f3140000 	.word	0xf3140000
    918c:	14000000 	.word	0x14000000
    9190:	000005e6 	.word	0x000005e6
    9194:	00002514 	.word	0x00002514
    9198:	04100000 	.word	0x04100000
    919c:	000005ec 	.word	0x000005ec
    91a0:	0005ba16 	.word	0x0005ba16
    91a4:	c7041000 	.word	0xc7041000
    91a8:	13000005 	.word	0x13000005
    91ac:	00006f01 	.word	0x00006f01
    91b0:	00061600 	.word	0x00061600
    91b4:	04511400 	.word	0x04511400
    91b8:	f3140000 	.word	0xf3140000
    91bc:	14000000 	.word	0x14000000
    91c0:	0000006f 	.word	0x0000006f
    91c4:	00002514 	.word	0x00002514
    91c8:	04100000 	.word	0x04100000
    91cc:	000005f7 	.word	0x000005f7
    91d0:	00250113 	.word	0x00250113
    91d4:	06310000 	.word	0x06310000
    91d8:	51140000 	.word	0x51140000
    91dc:	14000004 	.word	0x14000004
    91e0:	000000f3 	.word	0x000000f3
    91e4:	1c041000 	.word	0x1c041000
    91e8:	08000006 	.word	0x08000006
    91ec:	0000003a 	.word	0x0000003a
    91f0:	00000647 	.word	0x00000647
    91f4:	0000b509 	.word	0x0000b509
    91f8:	08000200 	.word	0x08000200
    91fc:	0000003a 	.word	0x0000003a
    9200:	00000657 	.word	0x00000657
    9204:	0000b509 	.word	0x0000b509
    9208:	05000000 	.word	0x05000000
    920c:	00003297 	.word	0x00003297
    9210:	f4010e05 	.word	0xf4010e05
    9214:	17000002 	.word	0x17000002
    9218:	000033a6 	.word	0x000033a6
    921c:	0113050c 	.word	0x0113050c
    9220:	0000069e 	.word	0x0000069e
    9224:	0032b615 	.word	0x0032b615
    9228:	01140500 	.word	0x01140500
    922c:	0000069e 	.word	0x0000069e
    9230:	15002302 	.word	0x15002302
    9234:	000031da 	.word	0x000031da
    9238:	25011505 	.word	0x25011505
    923c:	02000000 	.word	0x02000000
    9240:	91150423 	.word	0x91150423
    9244:	05000032 	.word	0x05000032
    9248:	06a40116 	.word	0x06a40116
    924c:	23020000 	.word	0x23020000
    9250:	04100008 	.word	0x04100008
    9254:	00000663 	.word	0x00000663
    9258:	06570410 	.word	0x06570410
    925c:	93170000 	.word	0x93170000
    9260:	0e000030 	.word	0x0e000030
    9264:	e5012e05 	.word	0xe5012e05
    9268:	15000006 	.word	0x15000006
    926c:	000032fc 	.word	0x000032fc
    9270:	e5012f05 	.word	0xe5012f05
    9274:	02000006 	.word	0x02000006
    9278:	1e150023 	.word	0x1e150023
    927c:	05000032 	.word	0x05000032
    9280:	06e50130 	.word	0x06e50130
    9284:	23020000 	.word	0x23020000
    9288:	33461506 	.word	0x33461506
    928c:	31050000 	.word	0x31050000
    9290:	00004801 	.word	0x00004801
    9294:	0c230200 	.word	0x0c230200
    9298:	00480800 	.word	0x00480800
    929c:	06f50000 	.word	0x06f50000
    92a0:	b5090000 	.word	0xb5090000
    92a4:	02000000 	.word	0x02000000
    92a8:	05d01800 	.word	0x05d01800
    92ac:	0815025f 	.word	0x0815025f
    92b0:	8a150000 	.word	0x8a150000
    92b4:	05000033 	.word	0x05000033
    92b8:	002c0260 	.word	0x002c0260
    92bc:	23020000 	.word	0x23020000
    92c0:	33301500 	.word	0x33301500
    92c4:	61050000 	.word	0x61050000
    92c8:	0005b402 	.word	0x0005b402
    92cc:	04230200 	.word	0x04230200
    92d0:	0031f615 	.word	0x0031f615
    92d4:	02620500 	.word	0x02620500
    92d8:	00000815 	.word	0x00000815
    92dc:	15082302 	.word	0x15082302
    92e0:	000033e2 	.word	0x000033e2
    92e4:	7c026305 	.word	0x7c026305
    92e8:	02000001 	.word	0x02000001
    92ec:	50152423 	.word	0x50152423
    92f0:	05000032 	.word	0x05000032
    92f4:	00250264 	.word	0x00250264
    92f8:	23020000 	.word	0x23020000
    92fc:	32b11548 	.word	0x32b11548
    9300:	65050000 	.word	0x65050000
    9304:	00005602 	.word	0x00005602
    9308:	50230200 	.word	0x50230200
    930c:	0033f815 	.word	0x0033f815
    9310:	02660500 	.word	0x02660500
    9314:	000006aa 	.word	0x000006aa
    9318:	15582302 	.word	0x15582302
    931c:	000032bc 	.word	0x000032bc
    9320:	dd026705 	.word	0xdd026705
    9324:	02000000 	.word	0x02000000
    9328:	fd156823 	.word	0xfd156823
    932c:	05000033 	.word	0x05000033
    9330:	00dd0268 	.word	0x00dd0268
    9334:	23020000 	.word	0x23020000
    9338:	30de1570 	.word	0x30de1570
    933c:	69050000 	.word	0x69050000
    9340:	0000dd02 	.word	0x0000dd02
    9344:	78230200 	.word	0x78230200
    9348:	0033b515 	.word	0x0033b515
    934c:	026a0500 	.word	0x026a0500
    9350:	00000825 	.word	0x00000825
    9354:	01802303 	.word	0x01802303
    9358:	0031ea15 	.word	0x0031ea15
    935c:	026b0500 	.word	0x026b0500
    9360:	00000835 	.word	0x00000835
    9364:	01882303 	.word	0x01882303
    9368:	00335315 	.word	0x00335315
    936c:	026c0500 	.word	0x026c0500
    9370:	00000025 	.word	0x00000025
    9374:	01a02303 	.word	0x01a02303
    9378:	00316e15 	.word	0x00316e15
    937c:	026d0500 	.word	0x026d0500
    9380:	000000dd 	.word	0x000000dd
    9384:	01a42303 	.word	0x01a42303
    9388:	0030cf15 	.word	0x0030cf15
    938c:	026e0500 	.word	0x026e0500
    9390:	000000dd 	.word	0x000000dd
    9394:	01ac2303 	.word	0x01ac2303
    9398:	00315d15 	.word	0x00315d15
    939c:	026f0500 	.word	0x026f0500
    93a0:	000000dd 	.word	0x000000dd
    93a4:	01b42303 	.word	0x01b42303
    93a8:	0030a615 	.word	0x0030a615
    93ac:	02700500 	.word	0x02700500
    93b0:	000000dd 	.word	0x000000dd
    93b4:	01bc2303 	.word	0x01bc2303
    93b8:	0030b515 	.word	0x0030b515
    93bc:	02710500 	.word	0x02710500
    93c0:	000000dd 	.word	0x000000dd
    93c4:	01c42303 	.word	0x01c42303
    93c8:	05ba0800 	.word	0x05ba0800
    93cc:	08250000 	.word	0x08250000
    93d0:	b5090000 	.word	0xb5090000
    93d4:	19000000 	.word	0x19000000
    93d8:	05ba0800 	.word	0x05ba0800
    93dc:	08350000 	.word	0x08350000
    93e0:	b5090000 	.word	0xb5090000
    93e4:	07000000 	.word	0x07000000
    93e8:	05ba0800 	.word	0x05ba0800
    93ec:	08450000 	.word	0x08450000
    93f0:	b5090000 	.word	0xb5090000
    93f4:	17000000 	.word	0x17000000
    93f8:	05f01800 	.word	0x05f01800
    93fc:	086d0277 	.word	0x086d0277
    9400:	35150000 	.word	0x35150000
    9404:	05000032 	.word	0x05000032
    9408:	086d0279 	.word	0x086d0279
    940c:	23020000 	.word	0x23020000
    9410:	33ac1500 	.word	0x33ac1500
    9414:	7a050000 	.word	0x7a050000
    9418:	00087d02 	.word	0x00087d02
    941c:	78230200 	.word	0x78230200
    9420:	02ee0800 	.word	0x02ee0800
    9424:	087d0000 	.word	0x087d0000
    9428:	b5090000 	.word	0xb5090000
    942c:	1d000000 	.word	0x1d000000
    9430:	002c0800 	.word	0x002c0800
    9434:	088d0000 	.word	0x088d0000
    9438:	b5090000 	.word	0xb5090000
    943c:	1d000000 	.word	0x1d000000
    9440:	05f01900 	.word	0x05f01900
    9444:	08af025d 	.word	0x08af025d
    9448:	f51a0000 	.word	0xf51a0000
    944c:	05000032 	.word	0x05000032
    9450:	06f50272 	.word	0x06f50272
    9454:	cf1a0000 	.word	0xcf1a0000
    9458:	05000033 	.word	0x05000033
    945c:	0845027b 	.word	0x0845027b
    9460:	08000000 	.word	0x08000000
    9464:	000005ba 	.word	0x000005ba
    9468:	000008bf 	.word	0x000008bf
    946c:	0000b509 	.word	0x0000b509
    9470:	1b001800 	.word	0x1b001800
    9474:	0008cb01 	.word	0x0008cb01
    9478:	04511400 	.word	0x04511400
    947c:	10000000 	.word	0x10000000
    9480:	0008bf04 	.word	0x0008bf04
    9484:	66041000 	.word	0x66041000
    9488:	1b000001 	.word	0x1b000001
    948c:	0008e301 	.word	0x0008e301
    9490:	00251400 	.word	0x00251400
    9494:	10000000 	.word	0x10000000
    9498:	0008e904 	.word	0x0008e904
    949c:	d7041000 	.word	0xd7041000
    94a0:	08000008 	.word	0x08000008
    94a4:	00000657 	.word	0x00000657
    94a8:	000008ff 	.word	0x000008ff
    94ac:	0000b509 	.word	0x0000b509
    94b0:	1c000200 	.word	0x1c000200
    94b4:	00003033 	.word	0x00003033
    94b8:	1e060601 	.word	0x1e060601
    94bc:	1d000009 	.word	0x1d000009
    94c0:	00003042 	.word	0x00003042
    94c4:	30271d00 	.word	0x30271d00
    94c8:	1d010000 	.word	0x1d010000
    94cc:	0000301e 	.word	0x0000301e
    94d0:	011e0002 	.word	0x011e0002
    94d4:	00003656 	.word	0x00003656
    94d8:	25011701 	.word	0x25011701
	...
    94e4:	c3000000 	.word	0xc3000000
    94e8:	8b00002e 	.word	0x8b00002e
    94ec:	1f000009 	.word	0x1f000009
    94f0:	00003651 	.word	0x00003651
    94f4:	00251101 	.word	0x00251101
    94f8:	2ee20000 	.word	0x2ee20000
    94fc:	66200000 	.word	0x66200000
    9500:	1101006e 	.word	0x1101006e
    9504:	000002bf 	.word	0x000002bf
    9508:	00002f00 	.word	0x00002f00
    950c:	67726120 	.word	0x67726120
    9510:	f3110100 	.word	0xf3110100
    9514:	1e000000 	.word	0x1e000000
    9518:	2000002f 	.word	0x2000002f
    951c:	11010064 	.word	0x11010064
    9520:	000000f3 	.word	0x000000f3
    9524:	00002f3c 	.word	0x00002f3c
    9528:	00311921 	.word	0x00311921
    952c:	8b180100 	.word	0x8b180100
    9530:	22000009 	.word	0x22000009
    9534:	19010070 	.word	0x19010070
    9538:	000002a7 	.word	0x000002a7
    953c:	10005c01 	.word	0x10005c01
    9540:	00020704 	.word	0x00020704
    9544:	33602300 	.word	0x33602300
    9548:	28050000 	.word	0x28050000
    954c:	00099f03 	.word	0x00099f03
    9550:	16010100 	.word	0x16010100
    9554:	00000451 	.word	0x00000451
    9558:	0009ae00 	.word	0x0009ae00
    955c:	20000200 	.word	0x20000200
    9560:	04000020 	.word	0x04000020
    9564:	00000001 	.word	0x00000001
    9568:	367b0100 	.word	0x367b0100
    956c:	2f9b0000 	.word	0x2f9b0000
	...
    9578:	1fec0000 	.word	0x1fec0000
    957c:	04020000 	.word	0x04020000
    9580:	00301107 	.word	0x00301107
    9584:	06010200 	.word	0x06010200
    9588:	000000e5 	.word	0x000000e5
    958c:	e3080102 	.word	0xe3080102
    9590:	02000000 	.word	0x02000000
    9594:	00350502 	.word	0x00350502
    9598:	02020000 	.word	0x02020000
    959c:	00016407 	.word	0x00016407
    95a0:	05040300 	.word	0x05040300
    95a4:	00746e69 	.word	0x00746e69
    95a8:	8d050802 	.word	0x8d050802
    95ac:	0200002f 	.word	0x0200002f
    95b0:	30070708 	.word	0x30070708
    95b4:	69040000 	.word	0x69040000
    95b8:	02000032 	.word	0x02000032
    95bc:	00004807 	.word	0x00004807
    95c0:	05040200 	.word	0x05040200
    95c4:	00002f92 	.word	0x00002f92
    95c8:	00331804 	.word	0x00331804
    95cc:	682c0300 	.word	0x682c0300
    95d0:	05000000 	.word	0x05000000
    95d4:	00003211 	.word	0x00003211
    95d8:	25016304 	.word	0x25016304
    95dc:	06000000 	.word	0x06000000
    95e0:	a5470304 	.word	0xa5470304
    95e4:	07000000 	.word	0x07000000
    95e8:	0000320b 	.word	0x0000320b
    95ec:	007a4803 	.word	0x007a4803
    95f0:	bd070000 	.word	0xbd070000
    95f4:	03000031 	.word	0x03000031
    95f8:	0000a549 	.word	0x0000a549
    95fc:	33080000 	.word	0x33080000
    9600:	b5000000 	.word	0xb5000000
    9604:	09000000 	.word	0x09000000
    9608:	000000b5 	.word	0x000000b5
    960c:	040a0003 	.word	0x040a0003
    9610:	03080b07 	.word	0x03080b07
    9614:	0000dd44 	.word	0x0000dd44
    9618:	33020c00 	.word	0x33020c00
    961c:	45030000 	.word	0x45030000
    9620:	00000048 	.word	0x00000048
    9624:	0c002302 	.word	0x0c002302
    9628:	0000330a 	.word	0x0000330a
    962c:	00864a03 	.word	0x00864a03
    9630:	23020000 	.word	0x23020000
    9634:	9e040004 	.word	0x9e040004
    9638:	03000032 	.word	0x03000032
    963c:	0000b84b 	.word	0x0000b84b
    9640:	318f0400 	.word	0x318f0400
    9644:	4f030000 	.word	0x4f030000
    9648:	0000005d 	.word	0x0000005d
    964c:	4b04040d 	.word	0x4b04040d
    9650:	05000033 	.word	0x05000033
    9654:	00010015 	.word	0x00010015
    9658:	07040200 	.word	0x07040200
    965c:	0000300c 	.word	0x0000300c
    9660:	0031a00e 	.word	0x0031a00e
    9664:	2d051800 	.word	0x2d051800
    9668:	00000166 	.word	0x00000166
    966c:	0032b60c 	.word	0x0032b60c
    9670:	662e0500 	.word	0x662e0500
    9674:	02000001 	.word	0x02000001
    9678:	5f0f0023 	.word	0x5f0f0023
    967c:	2f05006b 	.word	0x2f05006b
    9680:	00000048 	.word	0x00000048
    9684:	0c042302 	.word	0x0c042302
    9688:	000032ed 	.word	0x000032ed
    968c:	00482f05 	.word	0x00482f05
    9690:	23020000 	.word	0x23020000
    9694:	31890c08 	.word	0x31890c08
    9698:	2f050000 	.word	0x2f050000
    969c:	00000048 	.word	0x00000048
    96a0:	0c0c2302 	.word	0x0c0c2302
    96a4:	00003397 	.word	0x00003397
    96a8:	00482f05 	.word	0x00482f05
    96ac:	23020000 	.word	0x23020000
    96b0:	785f0f10 	.word	0x785f0f10
    96b4:	6c300500 	.word	0x6c300500
    96b8:	02000001 	.word	0x02000001
    96bc:	10001423 	.word	0x10001423
    96c0:	00010704 	.word	0x00010704
    96c4:	00f50800 	.word	0x00f50800
    96c8:	017c0000 	.word	0x017c0000
    96cc:	b5090000 	.word	0xb5090000
    96d0:	00000000 	.word	0x00000000
    96d4:	31b80e00 	.word	0x31b80e00
    96d8:	05240000 	.word	0x05240000
    96dc:	00020735 	.word	0x00020735
    96e0:	30ec0c00 	.word	0x30ec0c00
    96e4:	36050000 	.word	0x36050000
    96e8:	00000048 	.word	0x00000048
    96ec:	0c002302 	.word	0x0c002302
    96f0:	00003327 	.word	0x00003327
    96f4:	00483705 	.word	0x00483705
    96f8:	23020000 	.word	0x23020000
    96fc:	31010c04 	.word	0x31010c04
    9700:	38050000 	.word	0x38050000
    9704:	00000048 	.word	0x00000048
    9708:	0c082302 	.word	0x0c082302
    970c:	00003410 	.word	0x00003410
    9710:	00483905 	.word	0x00483905
    9714:	23020000 	.word	0x23020000
    9718:	323c0c0c 	.word	0x323c0c0c
    971c:	3a050000 	.word	0x3a050000
    9720:	00000048 	.word	0x00000048
    9724:	0c102302 	.word	0x0c102302
    9728:	0000322b 	.word	0x0000322b
    972c:	00483b05 	.word	0x00483b05
    9730:	23020000 	.word	0x23020000
    9734:	339c0c14 	.word	0x339c0c14
    9738:	3c050000 	.word	0x3c050000
    973c:	00000048 	.word	0x00000048
    9740:	0c182302 	.word	0x0c182302
    9744:	00003280 	.word	0x00003280
    9748:	00483d05 	.word	0x00483d05
    974c:	23020000 	.word	0x23020000
    9750:	33d70c1c 	.word	0x33d70c1c
    9754:	3e050000 	.word	0x3e050000
    9758:	00000048 	.word	0x00000048
    975c:	00202302 	.word	0x00202302
    9760:	00311011 	.word	0x00311011
    9764:	05010800 	.word	0x05010800
    9768:	00025047 	.word	0x00025047
    976c:	317c0c00 	.word	0x317c0c00
    9770:	48050000 	.word	0x48050000
    9774:	00000250 	.word	0x00000250
    9778:	0c002302 	.word	0x0c002302
    977c:	0000304e 	.word	0x0000304e
    9780:	02504905 	.word	0x02504905
    9784:	23030000 	.word	0x23030000
    9788:	3d0c0180 	.word	0x3d0c0180
    978c:	05000033 	.word	0x05000033
    9790:	0000f54b 	.word	0x0000f54b
    9794:	80230300 	.word	0x80230300
    9798:	31350c02 	.word	0x31350c02
    979c:	4e050000 	.word	0x4e050000
    97a0:	000000f5 	.word	0x000000f5
    97a4:	02842303 	.word	0x02842303
    97a8:	00f30800 	.word	0x00f30800
    97ac:	02600000 	.word	0x02600000
    97b0:	b5090000 	.word	0xb5090000
    97b4:	1f000000 	.word	0x1f000000
    97b8:	30461100 	.word	0x30461100
    97bc:	01900000 	.word	0x01900000
    97c0:	02a75905 	.word	0x02a75905
    97c4:	b60c0000 	.word	0xb60c0000
    97c8:	05000032 	.word	0x05000032
    97cc:	0002a75a 	.word	0x0002a75a
    97d0:	00230200 	.word	0x00230200
    97d4:	0032ce0c 	.word	0x0032ce0c
    97d8:	485b0500 	.word	0x485b0500
    97dc:	02000000 	.word	0x02000000
    97e0:	840c0423 	.word	0x840c0423
    97e4:	05000031 	.word	0x05000031
    97e8:	0002ad5d 	.word	0x0002ad5d
    97ec:	08230200 	.word	0x08230200
    97f0:	0031100c 	.word	0x0031100c
    97f4:	075e0500 	.word	0x075e0500
    97f8:	03000002 	.word	0x03000002
    97fc:	00018823 	.word	0x00018823
    9800:	02600410 	.word	0x02600410
    9804:	bf080000 	.word	0xbf080000
    9808:	bd000002 	.word	0xbd000002
    980c:	09000002 	.word	0x09000002
    9810:	000000b5 	.word	0x000000b5
    9814:	0112001f 	.word	0x0112001f
    9818:	02bd0410 	.word	0x02bd0410
    981c:	8a0e0000 	.word	0x8a0e0000
    9820:	08000032 	.word	0x08000032
    9824:	02ee6905 	.word	0x02ee6905
    9828:	fb0c0000 	.word	0xfb0c0000
    982c:	05000030 	.word	0x05000030
    9830:	0002ee6a 	.word	0x0002ee6a
    9834:	00230200 	.word	0x00230200
    9838:	00308d0c 	.word	0x00308d0c
    983c:	486b0500 	.word	0x486b0500
    9840:	02000000 	.word	0x02000000
    9844:	10000423 	.word	0x10000423
    9848:	00003304 	.word	0x00003304
    984c:	32a90e00 	.word	0x32a90e00
    9850:	055c0000 	.word	0x055c0000
    9854:	000432a9 	.word	0x000432a9
    9858:	705f0f00 	.word	0x705f0f00
    985c:	eeaa0500 	.word	0xeeaa0500
    9860:	02000002 	.word	0x02000002
    9864:	5f0f0023 	.word	0x5f0f0023
    9868:	ab050072 	.word	0xab050072
    986c:	00000048 	.word	0x00000048
    9870:	0f042302 	.word	0x0f042302
    9874:	0500775f 	.word	0x0500775f
    9878:	000048ac 	.word	0x000048ac
    987c:	08230200 	.word	0x08230200
    9880:	00312e0c 	.word	0x00312e0c
    9884:	3aad0500 	.word	0x3aad0500
    9888:	02000000 	.word	0x02000000
    988c:	d40c0c23 	.word	0xd40c0c23
    9890:	05000031 	.word	0x05000031
    9894:	00003aae 	.word	0x00003aae
    9898:	0e230200 	.word	0x0e230200
    989c:	66625f0f 	.word	0x66625f0f
    98a0:	c5af0500 	.word	0xc5af0500
    98a4:	02000002 	.word	0x02000002
    98a8:	c60c1023 	.word	0xc60c1023
    98ac:	05000030 	.word	0x05000030
    98b0:	000048b0 	.word	0x000048b0
    98b4:	18230200 	.word	0x18230200
    98b8:	00311e0c 	.word	0x00311e0c
    98bc:	f3b70500 	.word	0xf3b70500
    98c0:	02000000 	.word	0x02000000
    98c4:	a80c1c23 	.word	0xa80c1c23
    98c8:	05000031 	.word	0x05000031
    98cc:	0005c1b9 	.word	0x0005c1b9
    98d0:	20230200 	.word	0x20230200
    98d4:	0032240c 	.word	0x0032240c
    98d8:	f1bb0500 	.word	0xf1bb0500
    98dc:	02000005 	.word	0x02000005
    98e0:	120c2423 	.word	0x120c2423
    98e4:	05000033 	.word	0x05000033
    98e8:	000616bd 	.word	0x000616bd
    98ec:	28230200 	.word	0x28230200
    98f0:	0033f10c 	.word	0x0033f10c
    98f4:	31be0500 	.word	0x31be0500
    98f8:	02000006 	.word	0x02000006
    98fc:	5f0f2c23 	.word	0x5f0f2c23
    9900:	05006275 	.word	0x05006275
    9904:	0002c5c1 	.word	0x0002c5c1
    9908:	30230200 	.word	0x30230200
    990c:	70755f0f 	.word	0x70755f0f
    9910:	eec20500 	.word	0xeec20500
    9914:	02000002 	.word	0x02000002
    9918:	5f0f3823 	.word	0x5f0f3823
    991c:	05007275 	.word	0x05007275
    9920:	000048c3 	.word	0x000048c3
    9924:	3c230200 	.word	0x3c230200
    9928:	0030f50c 	.word	0x0030f50c
    992c:	37c60500 	.word	0x37c60500
    9930:	02000006 	.word	0x02000006
    9934:	c90c4023 	.word	0xc90c4023
    9938:	05000033 	.word	0x05000033
    993c:	000647c7 	.word	0x000647c7
    9940:	43230200 	.word	0x43230200
    9944:	626c5f0f 	.word	0x626c5f0f
    9948:	c5ca0500 	.word	0xc5ca0500
    994c:	02000002 	.word	0x02000002
    9950:	440c4423 	.word	0x440c4423
    9954:	05000031 	.word	0x05000031
    9958:	000048cd 	.word	0x000048cd
    995c:	4c230200 	.word	0x4c230200
    9960:	0031550c 	.word	0x0031550c
    9964:	48ce0500 	.word	0x48ce0500
    9968:	02000000 	.word	0x02000000
    996c:	200c5023 	.word	0x200c5023
    9970:	05000034 	.word	0x05000034
    9974:	000451d1 	.word	0x000451d1
    9978:	54230200 	.word	0x54230200
    997c:	0032180c 	.word	0x0032180c
    9980:	e8d50500 	.word	0xe8d50500
    9984:	02000000 	.word	0x02000000
    9988:	13005823 	.word	0x13005823
    998c:	00004801 	.word	0x00004801
    9990:	00045100 	.word	0x00045100
    9994:	04511400 	.word	0x04511400
    9998:	f3140000 	.word	0xf3140000
    999c:	14000000 	.word	0x14000000
    99a0:	000005b4 	.word	0x000005b4
    99a4:	00004814 	.word	0x00004814
    99a8:	04100000 	.word	0x04100000
    99ac:	00000457 	.word	0x00000457
    99b0:	0032f511 	.word	0x0032f511
    99b4:	05040000 	.word	0x05040000
    99b8:	0005b425 	.word	0x0005b425
    99bc:	33201500 	.word	0x33201500
    99c0:	41050000 	.word	0x41050000
    99c4:	00004802 	.word	0x00004802
    99c8:	00230200 	.word	0x00230200
    99cc:	00313d15 	.word	0x00313d15
    99d0:	02460500 	.word	0x02460500
    99d4:	000006a4 	.word	0x000006a4
    99d8:	15042302 	.word	0x15042302
    99dc:	000031c4 	.word	0x000031c4
    99e0:	a4024605 	.word	0xa4024605
    99e4:	02000006 	.word	0x02000006
    99e8:	98150823 	.word	0x98150823
    99ec:	05000031 	.word	0x05000031
    99f0:	06a40246 	.word	0x06a40246
    99f4:	23020000 	.word	0x23020000
    99f8:	32c9150c 	.word	0x32c9150c
    99fc:	48050000 	.word	0x48050000
    9a00:	00004802 	.word	0x00004802
    9a04:	10230200 	.word	0x10230200
    9a08:	00309b15 	.word	0x00309b15
    9a0c:	02490500 	.word	0x02490500
    9a10:	000008af 	.word	0x000008af
    9a14:	15142302 	.word	0x15142302
    9a18:	00003373 	.word	0x00003373
    9a1c:	48024b05 	.word	0x48024b05
    9a20:	02000000 	.word	0x02000000
    9a24:	d3153023 	.word	0xd3153023
    9a28:	05000032 	.word	0x05000032
    9a2c:	05e6024c 	.word	0x05e6024c
    9a30:	23020000 	.word	0x23020000
    9a34:	32451534 	.word	0x32451534
    9a38:	4e050000 	.word	0x4e050000
    9a3c:	00004802 	.word	0x00004802
    9a40:	38230200 	.word	0x38230200
    9a44:	0032e315 	.word	0x0032e315
    9a48:	02500500 	.word	0x02500500
    9a4c:	000008cb 	.word	0x000008cb
    9a50:	153c2302 	.word	0x153c2302
    9a54:	00003203 	.word	0x00003203
    9a58:	66025305 	.word	0x66025305
    9a5c:	02000001 	.word	0x02000001
    9a60:	ae154023 	.word	0xae154023
    9a64:	05000031 	.word	0x05000031
    9a68:	00480254 	.word	0x00480254
    9a6c:	23020000 	.word	0x23020000
    9a70:	340b1544 	.word	0x340b1544
    9a74:	55050000 	.word	0x55050000
    9a78:	00016602 	.word	0x00016602
    9a7c:	48230200 	.word	0x48230200
    9a80:	00325f15 	.word	0x00325f15
    9a84:	02560500 	.word	0x02560500
    9a88:	000008d1 	.word	0x000008d1
    9a8c:	154c2302 	.word	0x154c2302
    9a90:	000031cc 	.word	0x000031cc
    9a94:	48025905 	.word	0x48025905
    9a98:	02000000 	.word	0x02000000
    9a9c:	4d155023 	.word	0x4d155023
    9aa0:	05000031 	.word	0x05000031
    9aa4:	05b4025a 	.word	0x05b4025a
    9aa8:	23020000 	.word	0x23020000
    9aac:	327b1554 	.word	0x327b1554
    9ab0:	7c050000 	.word	0x7c050000
    9ab4:	00088d02 	.word	0x00088d02
    9ab8:	58230200 	.word	0x58230200
    9abc:	00304615 	.word	0x00304615
    9ac0:	027f0500 	.word	0x027f0500
    9ac4:	000002a7 	.word	0x000002a7
    9ac8:	02c82303 	.word	0x02c82303
    9acc:	0031e115 	.word	0x0031e115
    9ad0:	02800500 	.word	0x02800500
    9ad4:	00000260 	.word	0x00000260
    9ad8:	02cc2303 	.word	0x02cc2303
    9adc:	0033bf15 	.word	0x0033bf15
    9ae0:	02830500 	.word	0x02830500
    9ae4:	000008e3 	.word	0x000008e3
    9ae8:	05dc2303 	.word	0x05dc2303
    9aec:	00312615 	.word	0x00312615
    9af0:	02880500 	.word	0x02880500
    9af4:	00000663 	.word	0x00000663
    9af8:	05e02303 	.word	0x05e02303
    9afc:	00310b15 	.word	0x00310b15
    9b00:	02890500 	.word	0x02890500
    9b04:	000008ef 	.word	0x000008ef
    9b08:	05ec2303 	.word	0x05ec2303
    9b0c:	ba041000 	.word	0xba041000
    9b10:	02000005 	.word	0x02000005
    9b14:	00ec0801 	.word	0x00ec0801
    9b18:	04100000 	.word	0x04100000
    9b1c:	00000432 	.word	0x00000432
    9b20:	00480113 	.word	0x00480113
    9b24:	05e60000 	.word	0x05e60000
    9b28:	51140000 	.word	0x51140000
    9b2c:	14000004 	.word	0x14000004
    9b30:	000000f3 	.word	0x000000f3
    9b34:	0005e614 	.word	0x0005e614
    9b38:	00481400 	.word	0x00481400
    9b3c:	10000000 	.word	0x10000000
    9b40:	0005ec04 	.word	0x0005ec04
    9b44:	05ba1600 	.word	0x05ba1600
    9b48:	04100000 	.word	0x04100000
    9b4c:	000005c7 	.word	0x000005c7
    9b50:	006f0113 	.word	0x006f0113
    9b54:	06160000 	.word	0x06160000
    9b58:	51140000 	.word	0x51140000
    9b5c:	14000004 	.word	0x14000004
    9b60:	000000f3 	.word	0x000000f3
    9b64:	00006f14 	.word	0x00006f14
    9b68:	00481400 	.word	0x00481400
    9b6c:	10000000 	.word	0x10000000
    9b70:	0005f704 	.word	0x0005f704
    9b74:	48011300 	.word	0x48011300
    9b78:	31000000 	.word	0x31000000
    9b7c:	14000006 	.word	0x14000006
    9b80:	00000451 	.word	0x00000451
    9b84:	0000f314 	.word	0x0000f314
    9b88:	04100000 	.word	0x04100000
    9b8c:	0000061c 	.word	0x0000061c
    9b90:	00003308 	.word	0x00003308
    9b94:	00064700 	.word	0x00064700
    9b98:	00b50900 	.word	0x00b50900
    9b9c:	00020000 	.word	0x00020000
    9ba0:	00003308 	.word	0x00003308
    9ba4:	00065700 	.word	0x00065700
    9ba8:	00b50900 	.word	0x00b50900
    9bac:	00000000 	.word	0x00000000
    9bb0:	00329705 	.word	0x00329705
    9bb4:	010e0500 	.word	0x010e0500
    9bb8:	000002f4 	.word	0x000002f4
    9bbc:	0033a617 	.word	0x0033a617
    9bc0:	13050c00 	.word	0x13050c00
    9bc4:	00069e01 	.word	0x00069e01
    9bc8:	32b61500 	.word	0x32b61500
    9bcc:	14050000 	.word	0x14050000
    9bd0:	00069e01 	.word	0x00069e01
    9bd4:	00230200 	.word	0x00230200
    9bd8:	0031da15 	.word	0x0031da15
    9bdc:	01150500 	.word	0x01150500
    9be0:	00000048 	.word	0x00000048
    9be4:	15042302 	.word	0x15042302
    9be8:	00003291 	.word	0x00003291
    9bec:	a4011605 	.word	0xa4011605
    9bf0:	02000006 	.word	0x02000006
    9bf4:	10000823 	.word	0x10000823
    9bf8:	00066304 	.word	0x00066304
    9bfc:	57041000 	.word	0x57041000
    9c00:	17000006 	.word	0x17000006
    9c04:	00003093 	.word	0x00003093
    9c08:	012e050e 	.word	0x012e050e
    9c0c:	000006e5 	.word	0x000006e5
    9c10:	0032fc15 	.word	0x0032fc15
    9c14:	012f0500 	.word	0x012f0500
    9c18:	000006e5 	.word	0x000006e5
    9c1c:	15002302 	.word	0x15002302
    9c20:	0000321e 	.word	0x0000321e
    9c24:	e5013005 	.word	0xe5013005
    9c28:	02000006 	.word	0x02000006
    9c2c:	46150623 	.word	0x46150623
    9c30:	05000033 	.word	0x05000033
    9c34:	00410131 	.word	0x00410131
    9c38:	23020000 	.word	0x23020000
    9c3c:	4108000c 	.word	0x4108000c
    9c40:	f5000000 	.word	0xf5000000
    9c44:	09000006 	.word	0x09000006
    9c48:	000000b5 	.word	0x000000b5
    9c4c:	d0180002 	.word	0xd0180002
    9c50:	15025f05 	.word	0x15025f05
    9c54:	15000008 	.word	0x15000008
    9c58:	0000338a 	.word	0x0000338a
    9c5c:	25026005 	.word	0x25026005
    9c60:	02000000 	.word	0x02000000
    9c64:	30150023 	.word	0x30150023
    9c68:	05000033 	.word	0x05000033
    9c6c:	05b40261 	.word	0x05b40261
    9c70:	23020000 	.word	0x23020000
    9c74:	31f61504 	.word	0x31f61504
    9c78:	62050000 	.word	0x62050000
    9c7c:	00081502 	.word	0x00081502
    9c80:	08230200 	.word	0x08230200
    9c84:	0033e215 	.word	0x0033e215
    9c88:	02630500 	.word	0x02630500
    9c8c:	0000017c 	.word	0x0000017c
    9c90:	15242302 	.word	0x15242302
    9c94:	00003250 	.word	0x00003250
    9c98:	48026405 	.word	0x48026405
    9c9c:	02000000 	.word	0x02000000
    9ca0:	b1154823 	.word	0xb1154823
    9ca4:	05000032 	.word	0x05000032
    9ca8:	00560265 	.word	0x00560265
    9cac:	23020000 	.word	0x23020000
    9cb0:	33f81550 	.word	0x33f81550
    9cb4:	66050000 	.word	0x66050000
    9cb8:	0006aa02 	.word	0x0006aa02
    9cbc:	58230200 	.word	0x58230200
    9cc0:	0032bc15 	.word	0x0032bc15
    9cc4:	02670500 	.word	0x02670500
    9cc8:	000000dd 	.word	0x000000dd
    9ccc:	15682302 	.word	0x15682302
    9cd0:	000033fd 	.word	0x000033fd
    9cd4:	dd026805 	.word	0xdd026805
    9cd8:	02000000 	.word	0x02000000
    9cdc:	de157023 	.word	0xde157023
    9ce0:	05000030 	.word	0x05000030
    9ce4:	00dd0269 	.word	0x00dd0269
    9ce8:	23020000 	.word	0x23020000
    9cec:	33b51578 	.word	0x33b51578
    9cf0:	6a050000 	.word	0x6a050000
    9cf4:	00082502 	.word	0x00082502
    9cf8:	80230300 	.word	0x80230300
    9cfc:	31ea1501 	.word	0x31ea1501
    9d00:	6b050000 	.word	0x6b050000
    9d04:	00083502 	.word	0x00083502
    9d08:	88230300 	.word	0x88230300
    9d0c:	33531501 	.word	0x33531501
    9d10:	6c050000 	.word	0x6c050000
    9d14:	00004802 	.word	0x00004802
    9d18:	a0230300 	.word	0xa0230300
    9d1c:	316e1501 	.word	0x316e1501
    9d20:	6d050000 	.word	0x6d050000
    9d24:	0000dd02 	.word	0x0000dd02
    9d28:	a4230300 	.word	0xa4230300
    9d2c:	30cf1501 	.word	0x30cf1501
    9d30:	6e050000 	.word	0x6e050000
    9d34:	0000dd02 	.word	0x0000dd02
    9d38:	ac230300 	.word	0xac230300
    9d3c:	315d1501 	.word	0x315d1501
    9d40:	6f050000 	.word	0x6f050000
    9d44:	0000dd02 	.word	0x0000dd02
    9d48:	b4230300 	.word	0xb4230300
    9d4c:	30a61501 	.word	0x30a61501
    9d50:	70050000 	.word	0x70050000
    9d54:	0000dd02 	.word	0x0000dd02
    9d58:	bc230300 	.word	0xbc230300
    9d5c:	30b51501 	.word	0x30b51501
    9d60:	71050000 	.word	0x71050000
    9d64:	0000dd02 	.word	0x0000dd02
    9d68:	c4230300 	.word	0xc4230300
    9d6c:	ba080001 	.word	0xba080001
    9d70:	25000005 	.word	0x25000005
    9d74:	09000008 	.word	0x09000008
    9d78:	000000b5 	.word	0x000000b5
    9d7c:	ba080019 	.word	0xba080019
    9d80:	35000005 	.word	0x35000005
    9d84:	09000008 	.word	0x09000008
    9d88:	000000b5 	.word	0x000000b5
    9d8c:	ba080007 	.word	0xba080007
    9d90:	45000005 	.word	0x45000005
    9d94:	09000008 	.word	0x09000008
    9d98:	000000b5 	.word	0x000000b5
    9d9c:	f0180017 	.word	0xf0180017
    9da0:	6d027705 	.word	0x6d027705
    9da4:	15000008 	.word	0x15000008
    9da8:	00003235 	.word	0x00003235
    9dac:	6d027905 	.word	0x6d027905
    9db0:	02000008 	.word	0x02000008
    9db4:	ac150023 	.word	0xac150023
    9db8:	05000033 	.word	0x05000033
    9dbc:	087d027a 	.word	0x087d027a
    9dc0:	23020000 	.word	0x23020000
    9dc4:	ee080078 	.word	0xee080078
    9dc8:	7d000002 	.word	0x7d000002
    9dcc:	09000008 	.word	0x09000008
    9dd0:	000000b5 	.word	0x000000b5
    9dd4:	2508001d 	.word	0x2508001d
    9dd8:	8d000000 	.word	0x8d000000
    9ddc:	09000008 	.word	0x09000008
    9de0:	000000b5 	.word	0x000000b5
    9de4:	f019001d 	.word	0xf019001d
    9de8:	af025d05 	.word	0xaf025d05
    9dec:	1a000008 	.word	0x1a000008
    9df0:	000032f5 	.word	0x000032f5
    9df4:	f5027205 	.word	0xf5027205
    9df8:	1a000006 	.word	0x1a000006
    9dfc:	000033cf 	.word	0x000033cf
    9e00:	45027b05 	.word	0x45027b05
    9e04:	00000008 	.word	0x00000008
    9e08:	0005ba08 	.word	0x0005ba08
    9e0c:	0008bf00 	.word	0x0008bf00
    9e10:	00b50900 	.word	0x00b50900
    9e14:	00180000 	.word	0x00180000
    9e18:	08cb011b 	.word	0x08cb011b
    9e1c:	51140000 	.word	0x51140000
    9e20:	00000004 	.word	0x00000004
    9e24:	08bf0410 	.word	0x08bf0410
    9e28:	04100000 	.word	0x04100000
    9e2c:	00000166 	.word	0x00000166
    9e30:	08e3011b 	.word	0x08e3011b
    9e34:	48140000 	.word	0x48140000
    9e38:	00000000 	.word	0x00000000
    9e3c:	08e90410 	.word	0x08e90410
    9e40:	04100000 	.word	0x04100000
    9e44:	000008d7 	.word	0x000008d7
    9e48:	00065708 	.word	0x00065708
    9e4c:	0008ff00 	.word	0x0008ff00
    9e50:	00b50900 	.word	0x00b50900
    9e54:	00020000 	.word	0x00020000
    9e58:	366a011c 	.word	0x366a011c
    9e5c:	12010000 	.word	0x12010000
    9e60:	00000001 	.word	0x00000001
    9e64:	00000000 	.word	0x00000000
    9e68:	002f5a00 	.word	0x002f5a00
    9e6c:	00099200 	.word	0x00099200
    9e70:	33851d00 	.word	0x33851d00
    9e74:	10010000 	.word	0x10010000
    9e78:	00000048 	.word	0x00000048
    9e7c:	00002f85 	.word	0x00002f85
    9e80:	0100641e 	.word	0x0100641e
    9e84:	0000f310 	.word	0x0000f310
    9e88:	002fd400 	.word	0x002fd400
    9e8c:	00701f00 	.word	0x00701f00
    9e90:	02a71301 	.word	0x02a71301
    9e94:	56010000 	.word	0x56010000
    9e98:	0036b720 	.word	0x0036b720
    9e9c:	92140100 	.word	0x92140100
    9ea0:	20000009 	.word	0x20000009
    9ea4:	00003119 	.word	0x00003119
    9ea8:	09981501 	.word	0x09981501
    9eac:	6e1f0000 	.word	0x6e1f0000
    9eb0:	48160100 	.word	0x48160100
    9eb4:	01000000 	.word	0x01000000
    9eb8:	00692155 	.word	0x00692155
    9ebc:	00481701 	.word	0x00481701
    9ec0:	66220000 	.word	0x66220000
    9ec4:	1801006e 	.word	0x1801006e
    9ec8:	000002bf 	.word	0x000002bf
    9ecc:	00002ff2 	.word	0x00002ff2
    9ed0:	0036bd23 	.word	0x0036bd23
    9ed4:	24490100 	.word	0x24490100
    9ed8:	00000208 	.word	0x00000208
    9edc:	646e691f 	.word	0x646e691f
    9ee0:	48270100 	.word	0x48270100
    9ee4:	01000000 	.word	0x01000000
    9ee8:	10000058 	.word	0x10000058
    9eec:	0002a704 	.word	0x0002a704
    9ef0:	07041000 	.word	0x07041000
    9ef4:	25000002 	.word	0x25000002
    9ef8:	00003360 	.word	0x00003360
    9efc:	ac032805 	.word	0xac032805
    9f00:	01000009 	.word	0x01000009
    9f04:	04511601 	.word	0x04511601
    9f08:	49000000 	.word	0x49000000
    9f0c:	02000000 	.word	0x02000000
    9f10:	0021f000 	.word	0x0021f000
    9f14:	0b010400 	.word	0x0b010400
    9f18:	28000021 	.word	0x28000021
    9f1c:	63000002 	.word	0x63000002
    9f20:	2e6e7472 	.word	0x2e6e7472
    9f24:	006d7361 	.word	0x006d7361
    9f28:	775c3a63 	.word	0x775c3a63
    9f2c:	72616e69 	.word	0x72616e69
    9f30:	625c736d 	.word	0x625c736d
    9f34:	646c6975 	.word	0x646c6975
    9f38:	6363675c 	.word	0x6363675c
    9f3c:	6975622d 	.word	0x6975622d
    9f40:	675c646c 	.word	0x675c646c
    9f44:	47006363 	.word	0x47006363
    9f48:	4120554e 	.word	0x4120554e
    9f4c:	2e322053 	.word	0x2e322053
    9f50:	352e3831 	.word	0x352e3831
    9f54:	80010030 	.word	0x80010030

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
       0:	10001101 	andne	r1, r0, r1, lsl #2
       4:	03065506 	movweq	r5, #25862	; 0x6506
       8:	25081b08 	strcs	r1, [r8, #-2824]
       c:	00051308 	andeq	r1, r5, r8, lsl #6
      10:	11010000 	tstne	r1, r0
      14:	11061000 	tstne	r6, r0
      18:	03011201 	movweq	r1, #4609	; 0x1201
      1c:	25081b08 	strcs	r1, [r8, #-2824]
      20:	00051308 	andeq	r1, r5, r8, lsl #6
      24:	11010000 	tstne	r1, r0
      28:	130e2501 	movwne	r2, #58625	; 0xe501
      2c:	1b0e030b 	blne	380c60 <__Stack_Size+0x380860>
      30:	1201110e 	andne	r1, r1, #-2147483645	; 0x80000003
      34:	00061001 	andeq	r1, r6, r1
      38:	00240200 	eoreq	r0, r4, r0, lsl #4
      3c:	0b3e0b0b 	bleq	f82c70 <__Stack_Size+0xf82870>
      40:	00000e03 	andeq	r0, r0, r3, lsl #28
      44:	03001603 	movweq	r1, #1539	; 0x603
      48:	3b0b3a08 	blcc	2ce870 <__Stack_Size+0x2ce470>
      4c:	0013490b 	andseq	r4, r3, fp, lsl #18
      50:	00350400 	eorseq	r0, r5, r0, lsl #8
      54:	00001349 	andeq	r1, r0, r9, asr #6
      58:	0b010405 	bleq	41074 <__Stack_Size+0x40c74>
      5c:	3b0b3a0b 	blcc	2ce890 <__Stack_Size+0x2ce490>
      60:	0013010b 	andseq	r0, r3, fp, lsl #2
      64:	00280600 	eoreq	r0, r8, r0, lsl #12
      68:	0d1c0e03 	ldceq	14, cr0, [ip, #-12]
      6c:	28070000 	stmdacs	r7, {}
      70:	1c080300 	stcne	3, cr0, [r8], {0}
      74:	0800000d 	stmdaeq	r0, {r0, r2, r3}
      78:	0b0b0024 	bleq	2c0110 <__Stack_Size+0x2bfd10>
      7c:	00000b3e 	andeq	r0, r0, lr, lsr fp
      80:	0b011309 	bleq	44cac <__Stack_Size+0x448ac>
      84:	3b0b3a0b 	blcc	2ce8b8 <__Stack_Size+0x2ce4b8>
      88:	00130105 	andseq	r0, r3, r5, lsl #2
      8c:	000d0a00 	andeq	r0, sp, r0, lsl #20
      90:	0b3a0803 	bleq	e820a4 <__Stack_Size+0xe81ca4>
      94:	1349053b 	movtne	r0, #38203	; 0x953b
      98:	00000a38 	andeq	r0, r0, r8, lsr sl
      9c:	03000d0b 	movweq	r0, #3339	; 0xd0b
      a0:	3b0b3a0e 	blcc	2ce8e0 <__Stack_Size+0x2ce4e0>
      a4:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
      a8:	0c00000a 	stceq	0, cr0, [r0], {10}
      ac:	0c3f002e 	ldceq	0, cr0, [pc], #-184
      b0:	0b3a0e03 	bleq	e838c4 <__Stack_Size+0xe834c4>
      b4:	0c270b3b 	stceq	11, cr0, [r7], #-236
      b8:	01120111 	tsteq	r2, r1, lsl r1
      bc:	00000a40 	andeq	r0, r0, r0, asr #20
      c0:	3f002e0d 	svccc	0x00002e0d
      c4:	3a0e030c 	bcc	380cfc <__Stack_Size+0x3808fc>
      c8:	110b3b0b 	tstne	fp, fp, lsl #22
      cc:	40011201 	andmi	r1, r1, r1, lsl #4
      d0:	0e000006 	cdpeq	0, 0, cr0, cr0, cr6, {0}
      d4:	0c3f012e 	ldfeqs	f0, [pc], #-184
      d8:	0b3a0e03 	bleq	e838ec <__Stack_Size+0xe834ec>
      dc:	0c270b3b 	stceq	11, cr0, [r7], #-236
      e0:	01111349 	tsteq	r1, r9, asr #6
      e4:	06400112 	undefined
      e8:	00001301 	andeq	r1, r0, r1, lsl #6
      ec:	0300340f 	movweq	r3, #1039	; 0x40f
      f0:	3b0b3a08 	blcc	2ce918 <__Stack_Size+0x2ce518>
      f4:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
      f8:	10000006 	andne	r0, r0, r6
      fc:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     100:	0b3b0b3a 	bleq	ec2df0 <__Stack_Size+0xec29f0>
     104:	06021349 	streq	r1, [r2], -r9, asr #6
     108:	24110000 	ldrcs	r0, [r1]
     10c:	3e0b0b00 	fmacdcc	d0, d11, d0
     110:	0008030b 	andeq	r0, r8, fp, lsl #6
     114:	00341200 	eorseq	r1, r4, r0, lsl #4
     118:	0b3a0e03 	bleq	e8392c <__Stack_Size+0xe8352c>
     11c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     120:	0c3c0c3f 	ldceq	12, cr0, [ip], #-252
     124:	01130000 	tsteq	r3, r0
     128:	01134901 	tsteq	r3, r1, lsl #18
     12c:	14000013 	strne	r0, [r0], #-19
     130:	13490021 	movtne	r0, #36897	; 0x9021
     134:	00000b2f 	andeq	r0, r0, pc, lsr #22
     138:	03003415 	movweq	r3, #1045	; 0x415
     13c:	3b0b3a0e 	blcc	2ce97c <__Stack_Size+0x2ce57c>
     140:	3f13490b 	svccc	0x0013490b
     144:	000a020c 	andeq	r0, sl, ip, lsl #4
     148:	11010000 	tstne	r1, r0
     14c:	130e2501 	movwne	r2, #58625	; 0xe501
     150:	1b0e030b 	blne	380d84 <__Stack_Size+0x380984>
     154:	1201110e 	andne	r1, r1, #-2147483645	; 0x80000003
     158:	00061001 	andeq	r1, r6, r1
     15c:	00240200 	eoreq	r0, r4, r0, lsl #4
     160:	0b3e0b0b 	bleq	f82d94 <__Stack_Size+0xf82994>
     164:	00000e03 	andeq	r0, r0, r3, lsl #28
     168:	0b002403 	bleq	917c <__Stack_Size+0x8d7c>
     16c:	000b3e0b 	andeq	r3, fp, fp, lsl #28
     170:	002e0400 	eoreq	r0, lr, r0, lsl #8
     174:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
     178:	0b3b0b3a 	bleq	ec2e68 <__Stack_Size+0xec2a68>
     17c:	01110c27 	tsteq	r1, r7, lsr #24
     180:	0a400112 	beq	10005d0 <__Stack_Size+0x10001d0>
     184:	2e050000 	cdpcs	0, 0, cr0, cr5, cr0, {0}
     188:	030c3f00 	movweq	r3, #52992	; 0xcf00
     18c:	3b0b3a0e 	blcc	2ce9cc <__Stack_Size+0x2ce5cc>
     190:	110c2705 	tstne	ip, r5, lsl #14
     194:	40011201 	andmi	r1, r1, r1, lsl #4
     198:	0600000a 	streq	r0, [r0], -sl
     19c:	0c3f002e 	ldceq	0, cr0, [pc], #-184
     1a0:	0b3a0e03 	bleq	e839b4 <__Stack_Size+0xe835b4>
     1a4:	0c27053b 	cfstr32eq	mvfx0, [r7], #-236
     1a8:	01120111 	tsteq	r2, r1, lsl r1
     1ac:	00000640 	andeq	r0, r0, r0, asr #12
     1b0:	3f002e07 	svccc	0x00002e07
     1b4:	3a0e030c 	bcc	380dec <__Stack_Size+0x3809ec>
     1b8:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     1bc:	1201110c 	andne	r1, r1, #3	; 0x3
     1c0:	00064001 	andeq	r4, r6, r1
     1c4:	11010000 	tstne	r1, r0
     1c8:	130e2501 	movwne	r2, #58625	; 0xe501
     1cc:	1b0e030b 	blne	380e00 <__Stack_Size+0x380a00>
     1d0:	1201110e 	andne	r1, r1, #-2147483645	; 0x80000003
     1d4:	00061001 	andeq	r1, r6, r1
     1d8:	00240200 	eoreq	r0, r4, r0, lsl #4
     1dc:	0b3e0b0b 	bleq	f82e10 <__Stack_Size+0xf82a10>
     1e0:	00000e03 	andeq	r0, r0, r3, lsl #28
     1e4:	03001603 	movweq	r1, #1539	; 0x603
     1e8:	3b0b3a08 	blcc	2cea10 <__Stack_Size+0x2ce610>
     1ec:	0013490b 	andseq	r4, r3, fp, lsl #18
     1f0:	00350400 	eorseq	r0, r5, r0, lsl #8
     1f4:	00001349 	andeq	r1, r0, r9, asr #6
     1f8:	0b010405 	bleq	41214 <__Stack_Size+0x40e14>
     1fc:	3b0b3a0b 	blcc	2cea30 <__Stack_Size+0x2ce630>
     200:	0013010b 	andseq	r0, r3, fp, lsl #2
     204:	00280600 	eoreq	r0, r8, r0, lsl #12
     208:	0d1c0e03 	ldceq	14, cr0, [ip, #-12]
     20c:	28070000 	stmdacs	r7, {}
     210:	1c080300 	stcne	3, cr0, [r8], {0}
     214:	0800000d 	stmdaeq	r0, {r0, r2, r3}
     218:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
     21c:	0b3b0b3a 	bleq	ec2f0c <__Stack_Size+0xec2b0c>
     220:	00001349 	andeq	r1, r0, r9, asr #6
     224:	0b002409 	bleq	9250 <__Stack_Size+0x8e50>
     228:	000b3e0b 	andeq	r3, fp, fp, lsl #28
     22c:	01130a00 	tsteq	r3, r0, lsl #20
     230:	0b3a0b0b 	bleq	e82e64 <__Stack_Size+0xe82a64>
     234:	1301053b 	movwne	r0, #5435	; 0x153b
     238:	0d0b0000 	stceq	0, cr0, [fp]
     23c:	3a080300 	bcc	200e44 <__Stack_Size+0x200a44>
     240:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     244:	000a3813 	andeq	r3, sl, r3, lsl r8
     248:	000d0c00 	andeq	r0, sp, r0, lsl #24
     24c:	0b3a0e03 	bleq	e83a60 <__Stack_Size+0xe83660>
     250:	1349053b 	movtne	r0, #38203	; 0x953b
     254:	00000a38 	andeq	r0, r0, r8, lsr sl
     258:	0b01130d 	bleq	44e94 <__Stack_Size+0x44a94>
     25c:	3b0b3a0b 	blcc	2cea90 <__Stack_Size+0x2ce690>
     260:	0013010b 	andseq	r0, r3, fp, lsl #2
     264:	000d0e00 	andeq	r0, sp, r0, lsl #28
     268:	0b3a0e03 	bleq	e83a7c <__Stack_Size+0xe8367c>
     26c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     270:	00000a38 	andeq	r0, r0, r8, lsr sl
     274:	3f002e0f 	svccc	0x00002e0f
     278:	3a0e030c 	bcc	380eb0 <__Stack_Size+0x380ab0>
     27c:	110b3b0b 	tstne	fp, fp, lsl #22
     280:	40011201 	andmi	r1, r1, r1, lsl #4
     284:	1000000a 	andne	r0, r0, sl
     288:	0c3f002e 	ldceq	0, cr0, [pc], #-184
     28c:	0b3a0e03 	bleq	e83aa0 <__Stack_Size+0xe836a0>
     290:	0c270b3b 	stceq	11, cr0, [r7], #-236
     294:	01120111 	tsteq	r2, r1, lsl r1
     298:	00000640 	andeq	r0, r0, r0, asr #12
     29c:	3f012e11 	svccc	0x00012e11
     2a0:	3a0e030c 	bcc	380ed8 <__Stack_Size+0x380ad8>
     2a4:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     2a8:	1201110c 	andne	r1, r1, #3	; 0x3
     2ac:	01064001 	tsteq	r6, r1
     2b0:	12000013 	andne	r0, r0, #19	; 0x13
     2b4:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     2b8:	0b3b0b3a 	bleq	ec2fa8 <__Stack_Size+0xec2ba8>
     2bc:	0a021349 	beq	84fe8 <__Stack_Size+0x84be8>
     2c0:	2e130000 	wxorcs	wr0, wr3, wr0
     2c4:	030c3f01 	movweq	r3, #52993	; 0xcf01
     2c8:	3b0b3a0e 	blcc	2ceb08 <__Stack_Size+0x2ce708>
     2cc:	110c270b 	tstne	ip, fp, lsl #14
     2d0:	40011201 	andmi	r1, r1, r1, lsl #4
     2d4:	14000006 	strne	r0, [r0], #-6
     2d8:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     2dc:	0b3b0b3a 	bleq	ec2fcc <__Stack_Size+0xec2bcc>
     2e0:	00001349 	andeq	r1, r0, r9, asr #6
     2e4:	01110100 	tsteq	r1, r0, lsl #2
     2e8:	0b130e25 	bleq	4c3b84 <__Stack_Size+0x4c3784>
     2ec:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
     2f0:	01120111 	tsteq	r2, r1, lsl r1
     2f4:	00000610 	andeq	r0, r0, r0, lsl r6
     2f8:	0b002402 	bleq	9308 <__Stack_Size+0x8f08>
     2fc:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
     300:	0300000e 	movweq	r0, #14	; 0xe
     304:	08030016 	stmdaeq	r3, {r1, r2, r4}
     308:	0b3b0b3a 	bleq	ec2ff8 <__Stack_Size+0xec2bf8>
     30c:	00001349 	andeq	r1, r0, r9, asr #6
     310:	49003504 	stmdbmi	r0, {r2, r8, sl, ip, sp}
     314:	05000013 	streq	r0, [r0, #-19]
     318:	0b0b0104 	bleq	2c0730 <__Stack_Size+0x2c0330>
     31c:	0b3b0b3a 	bleq	ec300c <__Stack_Size+0xec2c0c>
     320:	00001301 	andeq	r1, r0, r1, lsl #6
     324:	03002806 	movweq	r2, #2054	; 0x806
     328:	000d1c0e 	andeq	r1, sp, lr, lsl #24
     32c:	00280700 	eoreq	r0, r8, r0, lsl #14
     330:	0d1c0803 	ldceq	8, cr0, [ip, #-12]
     334:	24080000 	strcs	r0, [r8]
     338:	3e0b0b00 	fmacdcc	d0, d11, d0
     33c:	0900000b 	stmdbeq	r0, {r0, r1, r3}
     340:	0b0b0113 	bleq	2c0794 <__Stack_Size+0x2c0394>
     344:	053b0b3a 	ldreq	r0, [fp, #-2874]!
     348:	00001301 	andeq	r1, r0, r1, lsl #6
     34c:	03000d0a 	movweq	r0, #3338	; 0xd0a
     350:	3b0b3a08 	blcc	2ceb78 <__Stack_Size+0x2ce778>
     354:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
     358:	0b00000a 	bleq	388 <_Minimum_Stack_Size+0x288>
     35c:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
     360:	053b0b3a 	ldreq	r0, [fp, #-2874]!
     364:	0a381349 	beq	e05090 <__Stack_Size+0xe04c90>
     368:	130c0000 	movwne	r0, #49152	; 0xc000
     36c:	3a0b0b01 	bcc	2c2f78 <__Stack_Size+0x2c2b78>
     370:	010b3b0b 	tsteq	fp, fp, lsl #22
     374:	0d000013 	stceq	0, cr0, [r0, #-76]
     378:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
     37c:	0b3b0b3a 	bleq	ec306c <__Stack_Size+0xec2c6c>
     380:	0a381349 	beq	e050ac <__Stack_Size+0xe04cac>
     384:	160e0000 	strne	r0, [lr], -r0
     388:	3a0e0300 	bcc	380f90 <__Stack_Size+0x380b90>
     38c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     390:	0f000013 	svceq	0x00000013
     394:	0c3f002e 	ldceq	0, cr0, [pc], #-184
     398:	0b3a0e03 	bleq	e83bac <__Stack_Size+0xe837ac>
     39c:	01110b3b 	tsteq	r1, fp, lsr fp
     3a0:	06400112 	undefined
     3a4:	2e100000 	wxorcs	wr0, wr0, wr0
     3a8:	030c3f01 	movweq	r3, #52993	; 0xcf01
     3ac:	3b0b3a0e 	blcc	2cebec <__Stack_Size+0x2ce7ec>
     3b0:	110c270b 	tstne	ip, fp, lsl #14
     3b4:	40011201 	andmi	r1, r1, r1, lsl #4
     3b8:	00130106 	andseq	r0, r3, r6, lsl #2
     3bc:	00051100 	andeq	r1, r5, r0, lsl #2
     3c0:	0b3a0e03 	bleq	e83bd4 <__Stack_Size+0xe837d4>
     3c4:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     3c8:	00000602 	andeq	r0, r0, r2, lsl #12
     3cc:	03000512 	movweq	r0, #1298	; 0x512
     3d0:	3b0b3a08 	blcc	2cebf8 <__Stack_Size+0x2ce7f8>
     3d4:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     3d8:	13000006 	movwne	r0, #6	; 0x6
     3dc:	08030034 	stmdaeq	r3, {r2, r4, r5}
     3e0:	0b3b0b3a 	bleq	ec30d0 <__Stack_Size+0xec2cd0>
     3e4:	0a021349 	beq	85110 <__Stack_Size+0x84d10>
     3e8:	0f140000 	svceq	0x00140000
     3ec:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
     3f0:	15000013 	strne	r0, [r0, #-19]
     3f4:	0b0b0024 	bleq	2c048c <__Stack_Size+0x2c008c>
     3f8:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
     3fc:	34160000 	ldrcc	r0, [r6]
     400:	3a0e0300 	bcc	381008 <__Stack_Size+0x380c08>
     404:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     408:	000a0213 	andeq	r0, sl, r3, lsl r2
     40c:	00341700 	eorseq	r1, r4, r0, lsl #14
     410:	0b3a0e03 	bleq	e83c24 <__Stack_Size+0xe83824>
     414:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     418:	0a020c3f 	beq	8351c <__Stack_Size+0x8311c>
     41c:	01180000 	tsteq	r8, r0
     420:	01134901 	tsteq	r3, r1, lsl #18
     424:	19000013 	stmdbne	r0, {r0, r1, r4}
     428:	13490021 	movtne	r0, #36897	; 0x9021
     42c:	00000b2f 	andeq	r0, r0, pc, lsr #22
     430:	01110100 	tsteq	r1, r0, lsl #2
     434:	0b130e25 	bleq	4c3cd0 <__Stack_Size+0x4c38d0>
     438:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
     43c:	01120111 	tsteq	r2, r1, lsl r1
     440:	00000610 	andeq	r0, r0, r0, lsl r6
     444:	0b002402 	bleq	9454 <__Stack_Size+0x9054>
     448:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
     44c:	0300000e 	movweq	r0, #14	; 0xe
     450:	08030016 	stmdaeq	r3, {r1, r2, r4}
     454:	0b3b0b3a 	bleq	ec3144 <__Stack_Size+0xec2d44>
     458:	00001349 	andeq	r1, r0, r9, asr #6
     45c:	49003504 	stmdbmi	r0, {r2, r8, sl, ip, sp}
     460:	05000013 	streq	r0, [r0, #-19]
     464:	0b0b0104 	bleq	2c087c <__Stack_Size+0x2c047c>
     468:	0b3b0b3a 	bleq	ec3158 <__Stack_Size+0xec2d58>
     46c:	00001301 	andeq	r1, r0, r1, lsl #6
     470:	03002806 	movweq	r2, #2054	; 0x806
     474:	000d1c0e 	andeq	r1, sp, lr, lsl #24
     478:	00280700 	eoreq	r0, r8, r0, lsl #14
     47c:	0d1c0803 	ldceq	8, cr0, [ip, #-12]
     480:	24080000 	strcs	r0, [r8]
     484:	3e0b0b00 	fmacdcc	d0, d11, d0
     488:	0900000b 	stmdbeq	r0, {r0, r1, r3}
     48c:	0b0b0113 	bleq	2c08e0 <__Stack_Size+0x2c04e0>
     490:	053b0b3a 	ldreq	r0, [fp, #-2874]!
     494:	00001301 	andeq	r1, r0, r1, lsl #6
     498:	03000d0a 	movweq	r0, #3338	; 0xd0a
     49c:	3b0b3a08 	blcc	2cecc4 <__Stack_Size+0x2ce8c4>
     4a0:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
     4a4:	0b00000a 	bleq	4d4 <__Stack_Size+0xd4>
     4a8:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
     4ac:	053b0b3a 	ldreq	r0, [fp, #-2874]!
     4b0:	0a381349 	beq	e051dc <__Stack_Size+0xe04ddc>
     4b4:	130c0000 	movwne	r0, #49152	; 0xc000
     4b8:	3a0b0b01 	bcc	2c30c4 <__Stack_Size+0x2c2cc4>
     4bc:	010b3b0b 	tsteq	fp, fp, lsl #22
     4c0:	0d000013 	stceq	0, cr0, [r0, #-76]
     4c4:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
     4c8:	0b3b0b3a 	bleq	ec31b8 <__Stack_Size+0xec2db8>
     4cc:	0a381349 	beq	e051f8 <__Stack_Size+0xe04df8>
     4d0:	160e0000 	strne	r0, [lr], -r0
     4d4:	3a0e0300 	bcc	3810dc <__Stack_Size+0x380cdc>
     4d8:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     4dc:	0f000013 	svceq	0x00000013
     4e0:	0c3f012e 	ldfeqs	f0, [pc], #-184
     4e4:	0b3a0e03 	bleq	e83cf8 <__Stack_Size+0xe838f8>
     4e8:	0c270b3b 	stceq	11, cr0, [r7], #-236
     4ec:	01120111 	tsteq	r2, r1, lsl r1
     4f0:	13010640 	movwne	r0, #5696	; 0x1640
     4f4:	05100000 	ldreq	r0, [r0]
     4f8:	3a0e0300 	bcc	381100 <__Stack_Size+0x380d00>
     4fc:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     500:	00060213 	andeq	r0, r6, r3, lsl r2
     504:	00341100 	eorseq	r1, r4, r0, lsl #2
     508:	0b3a0e03 	bleq	e83d1c <__Stack_Size+0xe8391c>
     50c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     510:	00000a02 	andeq	r0, r0, r2, lsl #20
     514:	3f002e12 	svccc	0x00002e12
     518:	3a0e030c 	bcc	381150 <__Stack_Size+0x380d50>
     51c:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     520:	1201110c 	andne	r1, r1, #3	; 0x3
     524:	00064001 	andeq	r4, r6, r1
     528:	00051300 	andeq	r1, r5, r0, lsl #6
     52c:	0b3a0803 	bleq	e82540 <__Stack_Size+0xe82140>
     530:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     534:	00000602 	andeq	r0, r0, r2, lsl #12
     538:	03003414 	movweq	r3, #1044	; 0x414
     53c:	3b0b3a08 	blcc	2ced64 <__Stack_Size+0x2ce964>
     540:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     544:	15000006 	strne	r0, [r0, #-6]
     548:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     54c:	0b3b0b3a 	bleq	ec323c <__Stack_Size+0xec2e3c>
     550:	06021349 	streq	r1, [r2], -r9, asr #6
     554:	01160000 	tsteq	r6, r0
     558:	01134901 	tsteq	r3, r1, lsl #18
     55c:	17000013 	smladne	r0, r3, r0, r0
     560:	13490021 	movtne	r0, #36897	; 0x9021
     564:	00000b2f 	andeq	r0, r0, pc, lsr #22
     568:	03003418 	movweq	r3, #1048	; 0x418
     56c:	3b0b3a0e 	blcc	2cedac <__Stack_Size+0x2ce9ac>
     570:	3f13490b 	svccc	0x0013490b
     574:	000a020c 	andeq	r0, sl, ip, lsl #4
     578:	11010000 	tstne	r1, r0
     57c:	130e2501 	movwne	r2, #58625	; 0xe501
     580:	1b0e030b 	blne	3811b4 <__Stack_Size+0x380db4>
     584:	1201110e 	andne	r1, r1, #-2147483645	; 0x80000003
     588:	00061001 	andeq	r1, r6, r1
     58c:	00240200 	eoreq	r0, r4, r0, lsl #4
     590:	0b3e0b0b 	bleq	f831c4 <__Stack_Size+0xf82dc4>
     594:	00000e03 	andeq	r0, r0, r3, lsl #28
     598:	03001603 	movweq	r1, #1539	; 0x603
     59c:	3b0b3a08 	blcc	2cedc4 <__Stack_Size+0x2ce9c4>
     5a0:	0013490b 	andseq	r4, r3, fp, lsl #18
     5a4:	00240400 	eoreq	r0, r4, r0, lsl #8
     5a8:	0b3e0b0b 	bleq	f831dc <__Stack_Size+0xf82ddc>
     5ac:	2e050000 	cdpcs	0, 0, cr0, cr5, cr0, {0}
     5b0:	030c3f00 	movweq	r3, #52992	; 0xcf00
     5b4:	3b0b3a0e 	blcc	2cedf4 <__Stack_Size+0x2ce9f4>
     5b8:	1201110b 	andne	r1, r1, #-1073741822	; 0xc0000002
     5bc:	000a4001 	andeq	r4, sl, r1
     5c0:	012e0600 	teqeq	lr, r0, lsl #12
     5c4:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
     5c8:	0b3b0b3a 	bleq	ec32b8 <__Stack_Size+0xec2eb8>
     5cc:	01110c27 	tsteq	r1, r7, lsr #24
     5d0:	06400112 	undefined
     5d4:	00001301 	andeq	r1, r0, r1, lsl #6
     5d8:	03000507 	movweq	r0, #1287	; 0x507
     5dc:	3b0b3a0e 	blcc	2cee1c <__Stack_Size+0x2cea1c>
     5e0:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     5e4:	08000006 	stmdaeq	r0, {r1, r2}
     5e8:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     5ec:	0b3b0b3a 	bleq	ec32dc <__Stack_Size+0xec2edc>
     5f0:	00001349 	andeq	r1, r0, r9, asr #6
     5f4:	03003409 	movweq	r3, #1033	; 0x409
     5f8:	3b0b3a0e 	blcc	2cee38 <__Stack_Size+0x2cea38>
     5fc:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     600:	0a000006 	beq	620 <__Stack_Size+0x220>
     604:	08030005 	stmdaeq	r3, {r0, r2}
     608:	0b3b0b3a 	bleq	ec32f8 <__Stack_Size+0xec2ef8>
     60c:	06021349 	streq	r1, [r2], -r9, asr #6
     610:	340b0000 	strcc	r0, [fp]
     614:	3a0e0300 	bcc	38121c <__Stack_Size+0x380e1c>
     618:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     61c:	020c3f13 	andeq	r3, ip, #76	; 0x4c
     620:	0000000a 	andeq	r0, r0, sl
     624:	25011101 	strcs	r1, [r1, #-257]
     628:	030b130e 	movweq	r1, #45838	; 0xb30e
     62c:	110e1b0e 	tstne	lr, lr, lsl #22
     630:	10011201 	andne	r1, r1, r1, lsl #4
     634:	02000006 	andeq	r0, r0, #6	; 0x6
     638:	0b0b0024 	bleq	2c06d0 <__Stack_Size+0x2c02d0>
     63c:	0e030b3e 	vmoveq.16	d3[0], r0
     640:	16030000 	strne	r0, [r3], -r0
     644:	3a080300 	bcc	20124c <__Stack_Size+0x200e4c>
     648:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     64c:	04000013 	streq	r0, [r0], #-19
     650:	13490035 	movtne	r0, #36917	; 0x9035
     654:	04050000 	streq	r0, [r5]
     658:	3a0b0b01 	bcc	2c3264 <__Stack_Size+0x2c2e64>
     65c:	010b3b0b 	tsteq	fp, fp, lsl #22
     660:	06000013 	undefined
     664:	0e030028 	cdpeq	0, 0, cr0, cr3, cr8, {1}
     668:	00000d1c 	andeq	r0, r0, ip, lsl sp
     66c:	03001607 	movweq	r1, #1543	; 0x607
     670:	3b0b3a0e 	blcc	2ceeb0 <__Stack_Size+0x2ceab0>
     674:	0013490b 	andseq	r4, r3, fp, lsl #18
     678:	01130800 	tsteq	r3, r0, lsl #16
     67c:	0b3a0b0b 	bleq	e832b0 <__Stack_Size+0xe82eb0>
     680:	13010b3b 	movwne	r0, #6971	; 0x1b3b
     684:	0d090000 	stceq	0, cr0, [r9]
     688:	3a080300 	bcc	201290 <__Stack_Size+0x200e90>
     68c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     690:	000a3813 	andeq	r3, sl, r3, lsl r8
     694:	000d0a00 	andeq	r0, sp, r0, lsl #20
     698:	0b3a0e03 	bleq	e83eac <__Stack_Size+0xe83aac>
     69c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     6a0:	00000a38 	andeq	r0, r0, r8, lsr sl
     6a4:	0b00240b 	bleq	96d8 <__Stack_Size+0x92d8>
     6a8:	000b3e0b 	andeq	r3, fp, fp, lsl #28
     6ac:	01130c00 	tsteq	r3, r0, lsl #24
     6b0:	0b3a0b0b 	bleq	e832e4 <__Stack_Size+0xe82ee4>
     6b4:	1301053b 	movwne	r0, #5435	; 0x153b
     6b8:	0d0d0000 	stceq	0, cr0, [sp]
     6bc:	3a080300 	bcc	2012c4 <__Stack_Size+0x200ec4>
     6c0:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     6c4:	000a3813 	andeq	r3, sl, r3, lsl r8
     6c8:	000d0e00 	andeq	r0, sp, r0, lsl #28
     6cc:	0b3a0e03 	bleq	e83ee0 <__Stack_Size+0xe83ae0>
     6d0:	1349053b 	movtne	r0, #38203	; 0x953b
     6d4:	00000a38 	andeq	r0, r0, r8, lsr sl
     6d8:	3f012e0f 	svccc	0x00012e0f
     6dc:	3a0e030c 	bcc	381314 <__Stack_Size+0x380f14>
     6e0:	110b3b0b 	tstne	fp, fp, lsl #22
     6e4:	40011201 	andmi	r1, r1, r1, lsl #4
     6e8:	00130106 	andseq	r0, r3, r6, lsl #2
     6ec:	00341000 	eorseq	r1, r4, r0
     6f0:	0b3a0e03 	bleq	e83f04 <__Stack_Size+0xe83b04>
     6f4:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     6f8:	00000a02 	andeq	r0, r0, r2, lsl #20
     6fc:	3f012e11 	svccc	0x00012e11
     700:	3a0e030c 	bcc	381338 <__Stack_Size+0x380f38>
     704:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     708:	1113490c 	tstne	r3, ip, lsl #18
     70c:	40011201 	andmi	r1, r1, r1, lsl #4
     710:	12000006 	andne	r0, r0, #6	; 0x6
     714:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
     718:	0b3b0b3a 	bleq	ec3408 <__Stack_Size+0xec3008>
     71c:	06021349 	streq	r1, [r2], -r9, asr #6
     720:	34130000 	ldrcc	r0, [r3]
     724:	3a0e0300 	bcc	38132c <__Stack_Size+0x380f2c>
     728:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     72c:	00060213 	andeq	r0, r6, r3, lsl r2
     730:	11010000 	tstne	r1, r0
     734:	130e2501 	movwne	r2, #58625	; 0xe501
     738:	1b0e030b 	blne	38136c <__Stack_Size+0x380f6c>
     73c:	1201110e 	andne	r1, r1, #-2147483645	; 0x80000003
     740:	00061001 	andeq	r1, r6, r1
     744:	00240200 	eoreq	r0, r4, r0, lsl #4
     748:	0b3e0b0b 	bleq	f8337c <__Stack_Size+0xf82f7c>
     74c:	00000e03 	andeq	r0, r0, r3, lsl #28
     750:	03001603 	movweq	r1, #1539	; 0x603
     754:	3b0b3a08 	blcc	2cef7c <__Stack_Size+0x2ceb7c>
     758:	0013490b 	andseq	r4, r3, fp, lsl #18
     75c:	00350400 	eorseq	r0, r5, r0, lsl #8
     760:	00001349 	andeq	r1, r0, r9, asr #6
     764:	0b010405 	bleq	41780 <__Stack_Size+0x41380>
     768:	3b0b3a0b 	blcc	2cef9c <__Stack_Size+0x2ceb9c>
     76c:	0013010b 	andseq	r0, r3, fp, lsl #2
     770:	00280600 	eoreq	r0, r8, r0, lsl #12
     774:	0d1c0e03 	ldceq	14, cr0, [ip, #-12]
     778:	28070000 	stmdacs	r7, {}
     77c:	1c080300 	stcne	3, cr0, [r8], {0}
     780:	0800000d 	stmdaeq	r0, {r0, r2, r3}
     784:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
     788:	0b3b0b3a 	bleq	ec3478 <__Stack_Size+0xec3078>
     78c:	00001349 	andeq	r1, r0, r9, asr #6
     790:	0b011309 	bleq	453bc <__Stack_Size+0x44fbc>
     794:	3b0b3a0b 	blcc	2cefc8 <__Stack_Size+0x2cebc8>
     798:	0013010b 	andseq	r0, r3, fp, lsl #2
     79c:	000d0a00 	andeq	r0, sp, r0, lsl #20
     7a0:	0b3a0803 	bleq	e827b4 <__Stack_Size+0xe823b4>
     7a4:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     7a8:	00000a38 	andeq	r0, r0, r8, lsr sl
     7ac:	03000d0b 	movweq	r0, #3339	; 0xd0b
     7b0:	3b0b3a0e 	blcc	2ceff0 <__Stack_Size+0x2cebf0>
     7b4:	3813490b 	ldmdacc	r3, {r0, r1, r3, r8, fp, lr}
     7b8:	0c00000a 	stceq	0, cr0, [r0], {10}
     7bc:	0b0b0024 	bleq	2c0854 <__Stack_Size+0x2c0454>
     7c0:	00000b3e 	andeq	r0, r0, lr, lsr fp
     7c4:	3f012e0d 	svccc	0x00012e0d
     7c8:	3a0e030c 	bcc	381400 <__Stack_Size+0x381000>
     7cc:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     7d0:	1201110c 	andne	r1, r1, #3	; 0x3
     7d4:	010a4001 	tsteq	sl, r1
     7d8:	0e000013 	mcreq	0, 0, r0, cr0, cr3, {0}
     7dc:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
     7e0:	0b3b0b3a 	bleq	ec34d0 <__Stack_Size+0xec30d0>
     7e4:	0a021349 	beq	85510 <__Stack_Size+0x85110>
     7e8:	340f0000 	strcc	r0, [pc], #0	; 7f0 <__Stack_Size+0x3f0>
     7ec:	3a0e0300 	bcc	3813f4 <__Stack_Size+0x380ff4>
     7f0:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     7f4:	00060213 	andeq	r0, r6, r3, lsl r2
     7f8:	00341000 	eorseq	r1, r4, r0
     7fc:	0b3a0e03 	bleq	e84010 <__Stack_Size+0xe83c10>
     800:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     804:	0f110000 	svceq	0x00110000
     808:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
     80c:	12000013 	andne	r0, r0, #19	; 0x13
     810:	0c3f012e 	ldfeqs	f0, [pc], #-184
     814:	0b3a0e03 	bleq	e84028 <__Stack_Size+0xe83c28>
     818:	0c27053b 	cfstr32eq	mvfx0, [r7], #-236
     81c:	01120111 	tsteq	r2, r1, lsl r1
     820:	13010a40 	movwne	r0, #6720	; 0x1a40
     824:	05130000 	ldreq	r0, [r3]
     828:	3a0e0300 	bcc	381430 <__Stack_Size+0x381030>
     82c:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     830:	000a0213 	andeq	r0, sl, r3, lsl r2
     834:	00051400 	andeq	r1, r5, r0, lsl #8
     838:	0b3a0e03 	bleq	e8404c <__Stack_Size+0xe83c4c>
     83c:	1349053b 	movtne	r0, #38203	; 0x953b
     840:	00000602 	andeq	r0, r0, r2, lsl #12
     844:	03003415 	movweq	r3, #1045	; 0x415
     848:	3b0b3a0e 	blcc	2cf088 <__Stack_Size+0x2cec88>
     84c:	02134905 	andseq	r4, r3, #81920	; 0x14000
     850:	1600000a 	strne	r0, [r0], -sl
     854:	0c3f012e 	ldfeqs	f0, [pc], #-184
     858:	0b3a0e03 	bleq	e8406c <__Stack_Size+0xe83c6c>
     85c:	0c27053b 	cfstr32eq	mvfx0, [r7], #-236
     860:	01111349 	tsteq	r1, r9, asr #6
     864:	0a400112 	beq	1000cb4 <__Stack_Size+0x10008b4>
     868:	00001301 	andeq	r1, r0, r1, lsl #6
     86c:	03003417 	movweq	r3, #1047	; 0x417
     870:	3b0b3a0e 	blcc	2cf0b0 <__Stack_Size+0x2cecb0>
     874:	00134905 	andseq	r4, r3, r5, lsl #18
     878:	012e1800 	teqeq	lr, r0, lsl #16
     87c:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
     880:	053b0b3a 	ldreq	r0, [fp, #-2874]!
     884:	01110c27 	tsteq	r1, r7, lsr #24
     888:	06400112 	undefined
     88c:	00001301 	andeq	r1, r0, r1, lsl #6
     890:	03003419 	movweq	r3, #1049	; 0x419
     894:	3b0b3a0e 	blcc	2cf0d4 <__Stack_Size+0x2cecd4>
     898:	02134905 	andseq	r4, r3, #81920	; 0x14000
     89c:	1a000006 	bne	8bc <__Stack_Size+0x4bc>
     8a0:	0c3f002e 	ldceq	0, cr0, [pc], #-184
     8a4:	0b3a0e03 	bleq	e840b8 <__Stack_Size+0xe83cb8>
     8a8:	0c27053b 	cfstr32eq	mvfx0, [r7], #-236
     8ac:	01111349 	tsteq	r1, r9, asr #6
     8b0:	0a400112 	beq	1000d00 <__Stack_Size+0x1000900>
     8b4:	2e1b0000 	wxorcs	wr0, wr11, wr0
     8b8:	030c3f01 	movweq	r3, #52993	; 0xcf01
     8bc:	3b0b3a0e 	blcc	2cf0fc <__Stack_Size+0x2cecfc>
     8c0:	490c2705 	stmdbmi	ip, {r0, r2, r8, r9, sl, sp}
     8c4:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     8c8:	01064001 	tsteq	r6, r1
     8cc:	1c000013 	stcne	0, cr0, [r0], {19}
     8d0:	0c3f012e 	ldfeqs	f0, [pc], #-184
     8d4:	0b3a0e03 	bleq	e840e8 <__Stack_Size+0xe83ce8>
     8d8:	0c270b3b 	stceq	11, cr0, [r7], #-236
     8dc:	01120111 	tsteq	r2, r1, lsl r1
     8e0:	00000640 	andeq	r0, r0, r0, asr #12
     8e4:	0300051d 	movweq	r0, #1309	; 0x51d
     8e8:	3b0b3a0e 	blcc	2cf128 <__Stack_Size+0x2ced28>
     8ec:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     8f0:	00000006 	andeq	r0, r0, r6
     8f4:	25011101 	strcs	r1, [r1, #-257]
     8f8:	030b130e 	movweq	r1, #45838	; 0xb30e
     8fc:	110e1b0e 	tstne	lr, lr, lsl #22
     900:	10011201 	andne	r1, r1, r1, lsl #4
     904:	02000006 	andeq	r0, r0, #6	; 0x6
     908:	0b0b0024 	bleq	2c09a0 <__Stack_Size+0x2c05a0>
     90c:	0e030b3e 	vmoveq.16	d3[0], r0
     910:	16030000 	strne	r0, [r3], -r0
     914:	3a080300 	bcc	20151c <__Stack_Size+0x20111c>
     918:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     91c:	04000013 	streq	r0, [r0], #-19
     920:	13490035 	movtne	r0, #36917	; 0x9035
     924:	04050000 	streq	r0, [r5]
     928:	3a0b0b01 	bcc	2c3534 <__Stack_Size+0x2c3134>
     92c:	010b3b0b 	tsteq	fp, fp, lsl #22
     930:	06000013 	undefined
     934:	0e030028 	cdpeq	0, 0, cr0, cr3, cr8, {1}
     938:	00000d1c 	andeq	r0, r0, ip, lsl sp
     93c:	03002807 	movweq	r2, #2055	; 0x807
     940:	000d1c08 	andeq	r1, sp, r8, lsl #24
     944:	00160800 	andseq	r0, r6, r0, lsl #16
     948:	0b3a0e03 	bleq	e8415c <__Stack_Size+0xe83d5c>
     94c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     950:	24090000 	strcs	r0, [r9]
     954:	3e0b0b00 	fmacdcc	d0, d11, d0
     958:	0a00000b 	beq	98c <__Stack_Size+0x58c>
     95c:	0b0b0113 	bleq	2c0db0 <__Stack_Size+0x2c09b0>
     960:	053b0b3a 	ldreq	r0, [fp, #-2874]!
     964:	00001301 	andeq	r1, r0, r1, lsl #6
     968:	03000d0b 	movweq	r0, #3339	; 0xd0b
     96c:	3b0b3a08 	blcc	2cf194 <__Stack_Size+0x2ced94>
     970:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
     974:	0c00000a 	stceq	0, cr0, [r0], {10}
     978:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
     97c:	053b0b3a 	ldreq	r0, [fp, #-2874]!
     980:	0a381349 	beq	e056ac <__Stack_Size+0xe052ac>
     984:	2e0d0000 	cdpcs	0, 0, cr0, cr13, cr0, {0}
     988:	030c3f01 	movweq	r3, #52993	; 0xcf01
     98c:	3b0b3a0e 	blcc	2cf1cc <__Stack_Size+0x2cedcc>
     990:	490c2705 	stmdbmi	ip, {r0, r2, r8, r9, sl, sp}
     994:	010b2013 	tsteq	fp, r3, lsl r0
     998:	0e000013 	mcreq	0, 0, r0, cr0, cr3, {0}
     99c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     9a0:	053b0b3a 	ldreq	r0, [fp, #-2874]!
     9a4:	00001349 	andeq	r1, r0, r9, asr #6
     9a8:	03012e0f 	movweq	r2, #7695	; 0x1e0f
     9ac:	3b0b3a0e 	blcc	2cf1ec <__Stack_Size+0x2cedec>
     9b0:	200c2705 	andcs	r2, ip, r5, lsl #14
     9b4:	0013010b 	andseq	r0, r3, fp, lsl #2
     9b8:	00341000 	eorseq	r1, r4, r0
     9bc:	0b3a0803 	bleq	e829d0 <__Stack_Size+0xe825d0>
     9c0:	1349053b 	movtne	r0, #38203	; 0x953b
     9c4:	2e110000 	wxorcs	wr0, wr1, wr0
     9c8:	030c3f01 	movweq	r3, #52993	; 0xcf01
     9cc:	3b0b3a0e 	blcc	2cf20c <__Stack_Size+0x2cee0c>
     9d0:	110c270b 	tstne	ip, fp, lsl #14
     9d4:	40011201 	andmi	r1, r1, r1, lsl #4
     9d8:	0013010a 	andseq	r0, r3, sl, lsl #2
     9dc:	00051200 	andeq	r1, r5, r0, lsl #4
     9e0:	0b3a0e03 	bleq	e841f4 <__Stack_Size+0xe83df4>
     9e4:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     9e8:	00000602 	andeq	r0, r0, r2, lsl #12
     9ec:	3f002e13 	svccc	0x00002e13
     9f0:	3a0e030c 	bcc	381628 <__Stack_Size+0x381228>
     9f4:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     9f8:	1201110c 	andne	r1, r1, #3	; 0x3
     9fc:	000a4001 	andeq	r4, sl, r1
     a00:	002e1400 	eoreq	r1, lr, r0, lsl #8
     a04:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
     a08:	053b0b3a 	ldreq	r0, [fp, #-2874]!
     a0c:	13490c27 	movtne	r0, #39975	; 0x9c27
     a10:	01120111 	tsteq	r2, r1, lsl r1
     a14:	00000a40 	andeq	r0, r0, r0, asr #20
     a18:	3f012e15 	svccc	0x00012e15
     a1c:	3a0e030c 	bcc	381654 <__Stack_Size+0x381254>
     a20:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
     a24:	1113490c 	tstne	r3, ip, lsl #18
     a28:	40011201 	andmi	r1, r1, r1, lsl #4
     a2c:	0013010a 	andseq	r0, r3, sl, lsl #2
     a30:	012e1600 	teqeq	lr, r0, lsl #12
     a34:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
     a38:	053b0b3a 	ldreq	r0, [fp, #-2874]!
     a3c:	01110c27 	tsteq	r1, r7, lsr #24
     a40:	0a400112 	beq	1000e90 <__Stack_Size+0x1000a90>
     a44:	00001301 	andeq	r1, r0, r1, lsl #6
     a48:	03000517 	movweq	r0, #1303	; 0x517
     a4c:	3b0b3a0e 	blcc	2cf28c <__Stack_Size+0x2cee8c>
     a50:	02134905 	andseq	r4, r3, #81920	; 0x14000
     a54:	1800000a 	stmdane	r0, {r1, r3}
     a58:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
     a5c:	053b0b3a 	ldreq	r0, [fp, #-2874]!
     a60:	06021349 	streq	r1, [r2], -r9, asr #6
     a64:	34190000 	ldrcc	r0, [r9]
     a68:	3a0e0300 	bcc	381670 <__Stack_Size+0x381270>
     a6c:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     a70:	00060213 	andeq	r0, r6, r3, lsl r2
     a74:	012e1a00 	teqeq	lr, r0, lsl #20
     a78:	01111331 	tsteq	r1, r1, lsr r3
     a7c:	0a400112 	beq	1000ecc <__Stack_Size+0x1000acc>
     a80:	00001301 	andeq	r1, r0, r1, lsl #6
     a84:	3100341b 	tstcc	r0, fp, lsl r4
     a88:	00060213 	andeq	r0, r6, r3, lsl r2
     a8c:	012e1c00 	teqeq	lr, r0, lsl #24
     a90:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
     a94:	053b0b3a 	ldreq	r0, [fp, #-2874]!
     a98:	13490c27 	movtne	r0, #39975	; 0x9c27
     a9c:	01120111 	tsteq	r2, r1, lsl r1
     aa0:	13010640 	movwne	r0, #5696	; 0x1640
     aa4:	1d1d0000 	ldcne	0, cr0, [sp]
     aa8:	55133101 	ldrpl	r3, [r3, #-257]
     aac:	590b5806 	stmdbpl	fp, {r1, r2, fp, ip, lr}
     ab0:	00130105 	andseq	r0, r3, r5, lsl #2
     ab4:	010b1e00 	tsteq	fp, r0, lsl #28
     ab8:	00000655 	andeq	r0, r0, r5, asr r6
     abc:	3100341f 	tstcc	r0, pc, lsl r4
     ac0:	20000013 	andcs	r0, r0, r3, lsl r0
     ac4:	1331011d 	teqne	r1, #1073741831	; 0x40000007
     ac8:	0b580655 	bleq	1602424 <__Stack_Size+0x1602024>
     acc:	00000559 	andeq	r0, r0, r9, asr r5
     ad0:	3f012e21 	svccc	0x00012e21
     ad4:	3a0e030c 	bcc	38170c <__Stack_Size+0x38130c>
     ad8:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     adc:	1113490c 	tstne	r3, ip, lsl #18
     ae0:	40011201 	andmi	r1, r1, r1, lsl #4
     ae4:	00130106 	andseq	r0, r3, r6, lsl #2
     ae8:	00342200 	eorseq	r2, r4, r0, lsl #4
     aec:	0b3a0e03 	bleq	e84300 <__Stack_Size+0xe83f00>
     af0:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     af4:	00000602 	andeq	r0, r0, r2, lsl #12
     af8:	3f012e23 	svccc	0x00012e23
     afc:	3a0e030c 	bcc	381734 <__Stack_Size+0x381334>
     b00:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     b04:	1113490c 	tstne	r3, ip, lsl #18
     b08:	40011201 	andmi	r1, r1, r1, lsl #4
     b0c:	00000006 	andeq	r0, r0, r6
     b10:	25011101 	strcs	r1, [r1, #-257]
     b14:	030b130e 	movweq	r1, #45838	; 0xb30e
     b18:	110e1b0e 	tstne	lr, lr, lsl #22
     b1c:	10011201 	andne	r1, r1, r1, lsl #4
     b20:	02000006 	andeq	r0, r0, #6	; 0x6
     b24:	0b0b0024 	bleq	2c0bbc <__Stack_Size+0x2c07bc>
     b28:	0e030b3e 	vmoveq.16	d3[0], r0
     b2c:	16030000 	strne	r0, [r3], -r0
     b30:	3a080300 	bcc	201738 <__Stack_Size+0x201338>
     b34:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     b38:	04000013 	streq	r0, [r0], #-19
     b3c:	13490035 	movtne	r0, #36917	; 0x9035
     b40:	04050000 	streq	r0, [r5]
     b44:	3a0b0b01 	bcc	2c3750 <__Stack_Size+0x2c3350>
     b48:	010b3b0b 	tsteq	fp, fp, lsl #22
     b4c:	06000013 	undefined
     b50:	0e030028 	cdpeq	0, 0, cr0, cr3, cr8, {1}
     b54:	00000d1c 	andeq	r0, r0, ip, lsl sp
     b58:	03001607 	movweq	r1, #1543	; 0x607
     b5c:	3b0b3a0e 	blcc	2cf39c <__Stack_Size+0x2cef9c>
     b60:	0013490b 	andseq	r4, r3, fp, lsl #18
     b64:	00240800 	eoreq	r0, r4, r0, lsl #16
     b68:	0b3e0b0b 	bleq	f8379c <__Stack_Size+0xf8339c>
     b6c:	13090000 	movwne	r0, #36864	; 0x9000
     b70:	3a0b0b01 	bcc	2c377c <__Stack_Size+0x2c337c>
     b74:	01053b0b 	tsteq	r5, fp, lsl #22
     b78:	0a000013 	beq	bcc <__Stack_Size+0x7cc>
     b7c:	0803000d 	stmdaeq	r3, {r0, r2, r3}
     b80:	053b0b3a 	ldreq	r0, [fp, #-2874]!
     b84:	0a381349 	beq	e058b0 <__Stack_Size+0xe054b0>
     b88:	0d0b0000 	stceq	0, cr0, [fp]
     b8c:	3a0e0300 	bcc	381794 <__Stack_Size+0x381394>
     b90:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     b94:	000a3813 	andeq	r3, sl, r3, lsl r8
     b98:	00160c00 	andseq	r0, r6, r0, lsl #24
     b9c:	0b3a0e03 	bleq	e843b0 <__Stack_Size+0xe83fb0>
     ba0:	1349053b 	movtne	r0, #38203	; 0x953b
     ba4:	010d0000 	tsteq	sp, r0
     ba8:	01134901 	tsteq	r3, r1, lsl #18
     bac:	0e000013 	mcreq	0, 0, r0, cr0, cr3, {0}
     bb0:	13490021 	movtne	r0, #36897	; 0x9021
     bb4:	00000b2f 	andeq	r0, r0, pc, lsr #22
     bb8:	0b01130f 	bleq	457fc <__Stack_Size+0x453fc>
     bbc:	3b0b3a0b 	blcc	2cf3f0 <__Stack_Size+0x2ceff0>
     bc0:	0013010b 	andseq	r0, r3, fp, lsl #2
     bc4:	000d1000 	andeq	r1, sp, r0
     bc8:	0b3a0e03 	bleq	e843dc <__Stack_Size+0xe83fdc>
     bcc:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     bd0:	00000a38 	andeq	r0, r0, r8, lsr sl
     bd4:	3f012e11 	svccc	0x00012e11
     bd8:	3a0e030c 	bcc	381810 <__Stack_Size+0x381410>
     bdc:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     be0:	1201110c 	andne	r1, r1, #3	; 0x3
     be4:	01064001 	tsteq	r6, r1
     be8:	12000013 	andne	r0, r0, #19	; 0x13
     bec:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
     bf0:	0b3b0b3a 	bleq	ec38e0 <__Stack_Size+0xec34e0>
     bf4:	0a021349 	beq	85920 <__Stack_Size+0x85520>
     bf8:	05130000 	ldreq	r0, [r3]
     bfc:	3a0e0300 	bcc	381804 <__Stack_Size+0x381404>
     c00:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     c04:	00060213 	andeq	r0, r6, r3, lsl r2
     c08:	00341400 	eorseq	r1, r4, r0, lsl #8
     c0c:	0b3a0e03 	bleq	e84420 <__Stack_Size+0xe84020>
     c10:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     c14:	00000a02 	andeq	r0, r0, r2, lsl #20
     c18:	03003415 	movweq	r3, #1045	; 0x415
     c1c:	3b0b3a08 	blcc	2cf444 <__Stack_Size+0x2cf044>
     c20:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     c24:	16000006 	strne	r0, [r0], -r6
     c28:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     c2c:	0b3b0b3a 	bleq	ec391c <__Stack_Size+0xec351c>
     c30:	00001349 	andeq	r1, r0, r9, asr #6
     c34:	0b000f17 	bleq	4898 <__Stack_Size+0x4498>
     c38:	0013490b 	andseq	r4, r3, fp, lsl #18
     c3c:	012e1800 	teqeq	lr, r0, lsl #16
     c40:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
     c44:	0b3b0b3a 	bleq	ec3934 <__Stack_Size+0xec3534>
     c48:	01110c27 	tsteq	r1, r7, lsr #24
     c4c:	0a400112 	beq	100109c <__Stack_Size+0x1000c9c>
     c50:	00001301 	andeq	r1, r0, r1, lsl #6
     c54:	3f012e19 	svccc	0x00012e19
     c58:	3a0e030c 	bcc	381890 <__Stack_Size+0x381490>
     c5c:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     c60:	1113490c 	tstne	r3, ip, lsl #18
     c64:	40011201 	andmi	r1, r1, r1, lsl #4
     c68:	0013010a 	andseq	r0, r3, sl, lsl #2
     c6c:	012e1a00 	teqeq	lr, r0, lsl #20
     c70:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
     c74:	053b0b3a 	ldreq	r0, [fp, #-2874]!
     c78:	13490c27 	movtne	r0, #39975	; 0x9c27
     c7c:	01120111 	tsteq	r2, r1, lsl r1
     c80:	13010a40 	movwne	r0, #6720	; 0x1a40
     c84:	051b0000 	ldreq	r0, [fp]
     c88:	3a0e0300 	bcc	381890 <__Stack_Size+0x381490>
     c8c:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     c90:	00060213 	andeq	r0, r6, r3, lsl r2
     c94:	00051c00 	andeq	r1, r5, r0, lsl #24
     c98:	0b3a0e03 	bleq	e844ac <__Stack_Size+0xe840ac>
     c9c:	1349053b 	movtne	r0, #38203	; 0x953b
     ca0:	00000a02 	andeq	r0, r0, r2, lsl #20
     ca4:	0300341d 	movweq	r3, #1053	; 0x41d
     ca8:	3b0b3a0e 	blcc	2cf4e8 <__Stack_Size+0x2cf0e8>
     cac:	00134905 	andseq	r4, r3, r5, lsl #18
     cb0:	012e1e00 	teqeq	lr, r0, lsl #28
     cb4:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
     cb8:	053b0b3a 	ldreq	r0, [fp, #-2874]!
     cbc:	01110c27 	tsteq	r1, r7, lsr #24
     cc0:	0a400112 	beq	1001110 <__Stack_Size+0x1000d10>
     cc4:	00001301 	andeq	r1, r0, r1, lsl #6
     cc8:	0300341f 	movweq	r3, #1055	; 0x41f
     ccc:	3b0b3a08 	blcc	2cf4f4 <__Stack_Size+0x2cf0f4>
     cd0:	02134905 	andseq	r4, r3, #81920	; 0x14000
     cd4:	2000000a 	andcs	r0, r0, sl
     cd8:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     cdc:	053b0b3a 	ldreq	r0, [fp, #-2874]!
     ce0:	06021349 	streq	r1, [r2], -r9, asr #6
     ce4:	2e210000 	cdpcs	0, 2, cr0, cr1, cr0, {0}
     ce8:	030c3f01 	movweq	r3, #52993	; 0xcf01
     cec:	3b0b3a0e 	blcc	2cf52c <__Stack_Size+0x2cf12c>
     cf0:	110c2705 	tstne	ip, r5, lsl #14
     cf4:	40011201 	andmi	r1, r1, r1, lsl #4
     cf8:	00130106 	andseq	r0, r3, r6, lsl #2
     cfc:	00342200 	eorseq	r2, r4, r0, lsl #4
     d00:	0b3a0803 	bleq	e82d14 <__Stack_Size+0xe82914>
     d04:	1349053b 	movtne	r0, #38203	; 0x953b
     d08:	2e230000 	cdpcs	0, 2, cr0, cr3, cr0, {0}
     d0c:	030c3f00 	movweq	r3, #52992	; 0xcf00
     d10:	3b0b3a0e 	blcc	2cf550 <__Stack_Size+0x2cf150>
     d14:	110c270b 	tstne	ip, fp, lsl #14
     d18:	40011201 	andmi	r1, r1, r1, lsl #4
     d1c:	24000006 	strcs	r0, [r0], #-6
     d20:	0c3f012e 	ldfeqs	f0, [pc], #-184
     d24:	0b3a0e03 	bleq	e84538 <__Stack_Size+0xe84138>
     d28:	0c270b3b 	stceq	11, cr0, [r7], #-236
     d2c:	01120111 	tsteq	r2, r1, lsl r1
     d30:	00000640 	andeq	r0, r0, r0, asr #12
     d34:	01110100 	tsteq	r1, r0, lsl #2
     d38:	0b130e25 	bleq	4c45d4 <__Stack_Size+0x4c41d4>
     d3c:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
     d40:	01120111 	tsteq	r2, r1, lsl r1
     d44:	00000610 	andeq	r0, r0, r0, lsl r6
     d48:	0b002402 	bleq	9d58 <__Stack_Size+0x9958>
     d4c:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
     d50:	0300000e 	movweq	r0, #14	; 0xe
     d54:	08030016 	stmdaeq	r3, {r1, r2, r4}
     d58:	0b3b0b3a 	bleq	ec3a48 <__Stack_Size+0xec3648>
     d5c:	00001349 	andeq	r1, r0, r9, asr #6
     d60:	49003504 	stmdbmi	r0, {r2, r8, sl, ip, sp}
     d64:	05000013 	streq	r0, [r0, #-19]
     d68:	13490026 	movtne	r0, #36902	; 0x9026
     d6c:	04060000 	streq	r0, [r6]
     d70:	3a0b0b01 	bcc	2c397c <__Stack_Size+0x2c357c>
     d74:	010b3b0b 	tsteq	fp, fp, lsl #22
     d78:	07000013 	smladeq	r0, r3, r0, r0
     d7c:	0e030028 	cdpeq	0, 0, cr0, cr3, cr8, {1}
     d80:	00000d1c 	andeq	r0, r0, ip, lsl sp
     d84:	03002808 	movweq	r2, #2056	; 0x808
     d88:	000d1c08 	andeq	r1, sp, r8, lsl #24
     d8c:	00160900 	andseq	r0, r6, r0, lsl #18
     d90:	0b3a0e03 	bleq	e845a4 <__Stack_Size+0xe841a4>
     d94:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     d98:	240a0000 	strcs	r0, [sl]
     d9c:	3e0b0b00 	fmacdcc	d0, d11, d0
     da0:	0b00000b 	bleq	dd4 <__Stack_Size+0x9d4>
     da4:	050b0113 	streq	r0, [fp, #-275]
     da8:	053b0b3a 	ldreq	r0, [fp, #-2874]!
     dac:	00001301 	andeq	r1, r0, r1, lsl #6
     db0:	03000d0c 	movweq	r0, #3340	; 0xd0c
     db4:	3b0b3a0e 	blcc	2cf5f4 <__Stack_Size+0x2cf1f4>
     db8:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
     dbc:	0d00000a 	stceq	0, cr0, [r0, #-40]
     dc0:	0803000d 	stmdaeq	r3, {r0, r2, r3}
     dc4:	053b0b3a 	ldreq	r0, [fp, #-2874]!
     dc8:	0a381349 	beq	e05af4 <__Stack_Size+0xe056f4>
     dcc:	010e0000 	tsteq	lr, r0
     dd0:	01134901 	tsteq	r3, r1, lsl #18
     dd4:	0f000013 	svceq	0x00000013
     dd8:	13490021 	movtne	r0, #36897	; 0x9021
     ddc:	00000b2f 	andeq	r0, r0, pc, lsr #22
     de0:	0b011310 	bleq	45a28 <__Stack_Size+0x45628>
     de4:	3b0b3a0b 	blcc	2cf618 <__Stack_Size+0x2cf218>
     de8:	00130105 	andseq	r0, r3, r5, lsl #2
     dec:	01131100 	tsteq	r3, r0, lsl #2
     df0:	0b3a0b0b 	bleq	e83a24 <__Stack_Size+0xe83624>
     df4:	13010b3b 	movwne	r0, #6971	; 0x1b3b
     df8:	0d120000 	ldceq	0, cr0, [r2]
     dfc:	3a0e0300 	bcc	381a04 <__Stack_Size+0x381604>
     e00:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     e04:	000a3813 	andeq	r3, sl, r3, lsl r8
     e08:	012e1300 	teqeq	lr, r0, lsl #6
     e0c:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
     e10:	0b3b0b3a 	bleq	ec3b00 <__Stack_Size+0xec3700>
     e14:	01110c27 	tsteq	r1, r7, lsr #24
     e18:	0a400112 	beq	1001268 <__Stack_Size+0x1000e68>
     e1c:	00001301 	andeq	r1, r0, r1, lsl #6
     e20:	03003414 	movweq	r3, #1044	; 0x414
     e24:	3b0b3a0e 	blcc	2cf664 <__Stack_Size+0x2cf264>
     e28:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     e2c:	1500000a 	strne	r0, [r0, #-10]
     e30:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     e34:	0b3b0b3a 	bleq	ec3b24 <__Stack_Size+0xec3724>
     e38:	00001349 	andeq	r1, r0, r9, asr #6
     e3c:	03000516 	movweq	r0, #1302	; 0x516
     e40:	3b0b3a0e 	blcc	2cf680 <__Stack_Size+0x2cf280>
     e44:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     e48:	17000006 	strne	r0, [r0, -r6]
     e4c:	0c3f012e 	ldfeqs	f0, [pc], #-184
     e50:	0b3a0e03 	bleq	e84664 <__Stack_Size+0xe84264>
     e54:	0c270b3b 	stceq	11, cr0, [r7], #-236
     e58:	01120111 	tsteq	r2, r1, lsl r1
     e5c:	13010640 	movwne	r0, #5696	; 0x1640
     e60:	34180000 	ldrcc	r0, [r8]
     e64:	3a0e0300 	bcc	381a6c <__Stack_Size+0x38166c>
     e68:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     e6c:	00060213 	andeq	r0, r6, r3, lsl r2
     e70:	000f1900 	andeq	r1, pc, r0, lsl #18
     e74:	13490b0b 	movtne	r0, #39691	; 0x9b0b
     e78:	051a0000 	ldreq	r0, [sl]
     e7c:	3a0e0300 	bcc	381a84 <__Stack_Size+0x381684>
     e80:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     e84:	000a0213 	andeq	r0, sl, r3, lsl r2
     e88:	002e1b00 	eoreq	r1, lr, r0, lsl #22
     e8c:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
     e90:	053b0b3a 	ldreq	r0, [fp, #-2874]!
     e94:	13490c27 	movtne	r0, #39975	; 0x9c27
     e98:	01120111 	tsteq	r2, r1, lsl r1
     e9c:	00000a40 	andeq	r0, r0, r0, asr #20
     ea0:	3f012e1c 	svccc	0x00012e1c
     ea4:	3a0e030c 	bcc	381adc <__Stack_Size+0x3816dc>
     ea8:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
     eac:	1113490c 	tstne	r3, ip, lsl #18
     eb0:	40011201 	andmi	r1, r1, r1, lsl #4
     eb4:	0013010a 	andseq	r0, r3, sl, lsl #2
     eb8:	00051d00 	andeq	r1, r5, r0, lsl #26
     ebc:	0b3a0e03 	bleq	e846d0 <__Stack_Size+0xe842d0>
     ec0:	1349053b 	movtne	r0, #38203	; 0x953b
     ec4:	00000602 	andeq	r0, r0, r2, lsl #12
     ec8:	0300341e 	movweq	r3, #1054	; 0x41e
     ecc:	3b0b3a0e 	blcc	2cf70c <__Stack_Size+0x2cf30c>
     ed0:	00134905 	andseq	r4, r3, r5, lsl #18
     ed4:	00341f00 	eorseq	r1, r4, r0, lsl #30
     ed8:	0b3a0803 	bleq	e82eec <__Stack_Size+0xe82aec>
     edc:	1349053b 	movtne	r0, #38203	; 0x953b
     ee0:	00000a02 	andeq	r0, r0, r2, lsl #20
     ee4:	3f012e20 	svccc	0x00012e20
     ee8:	3a0e030c 	bcc	381b20 <__Stack_Size+0x381720>
     eec:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
     ef0:	1201110c 	andne	r1, r1, #3	; 0x3
     ef4:	010a4001 	tsteq	sl, r1
     ef8:	21000013 	tstcs	r0, r3, lsl r0
     efc:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
     f00:	053b0b3a 	ldreq	r0, [fp, #-2874]!
     f04:	0a021349 	beq	85c30 <__Stack_Size+0x85830>
     f08:	2e220000 	cdpcs	0, 2, cr0, cr2, cr0, {0}
     f0c:	030c3f00 	movweq	r3, #52992	; 0xcf00
     f10:	3b0b3a0e 	blcc	2cf750 <__Stack_Size+0x2cf350>
     f14:	110c2705 	tstne	ip, r5, lsl #14
     f18:	40011201 	andmi	r1, r1, r1, lsl #4
     f1c:	2300000a 	movwcs	r0, #10	; 0xa
     f20:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     f24:	053b0b3a 	ldreq	r0, [fp, #-2874]!
     f28:	0a021349 	beq	85c54 <__Stack_Size+0x85854>
     f2c:	2e240000 	cdpcs	0, 2, cr0, cr4, cr0, {0}
     f30:	030c3f01 	movweq	r3, #52993	; 0xcf01
     f34:	3b0b3a0e 	blcc	2cf774 <__Stack_Size+0x2cf374>
     f38:	110c2705 	tstne	ip, r5, lsl #14
     f3c:	40011201 	andmi	r1, r1, r1, lsl #4
     f40:	00130106 	andseq	r0, r3, r6, lsl #2
     f44:	00342500 	eorseq	r2, r4, r0, lsl #10
     f48:	0b3a0e03 	bleq	e8475c <__Stack_Size+0xe8435c>
     f4c:	1349053b 	movtne	r0, #38203	; 0x953b
     f50:	00000602 	andeq	r0, r0, r2, lsl #12
     f54:	03003426 	movweq	r3, #1062	; 0x426
     f58:	3b0b3a08 	blcc	2cf780 <__Stack_Size+0x2cf380>
     f5c:	00134905 	andseq	r4, r3, r5, lsl #18
     f60:	002e2700 	eoreq	r2, lr, r0, lsl #14
     f64:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
     f68:	0b3b0b3a 	bleq	ec3c58 <__Stack_Size+0xec3858>
     f6c:	13490c27 	movtne	r0, #39975	; 0x9c27
     f70:	01120111 	tsteq	r2, r1, lsl r1
     f74:	00000640 	andeq	r0, r0, r0, asr #12
     f78:	3f002e28 	svccc	0x00002e28
     f7c:	3a0e030c 	bcc	381bb4 <__Stack_Size+0x3817b4>
     f80:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     f84:	1201110c 	andne	r1, r1, #3	; 0x3
     f88:	00064001 	andeq	r4, r6, r1
     f8c:	11010000 	tstne	r1, r0
     f90:	130e2501 	movwne	r2, #58625	; 0xe501
     f94:	1b0e030b 	blne	381bc8 <__Stack_Size+0x3817c8>
     f98:	1201110e 	andne	r1, r1, #-2147483645	; 0x80000003
     f9c:	00061001 	andeq	r1, r6, r1
     fa0:	00240200 	eoreq	r0, r4, r0, lsl #4
     fa4:	0b3e0b0b 	bleq	f83bd8 <__Stack_Size+0xf837d8>
     fa8:	00000e03 	andeq	r0, r0, r3, lsl #28
     fac:	03001603 	movweq	r1, #1539	; 0x603
     fb0:	3b0b3a08 	blcc	2cf7d8 <__Stack_Size+0x2cf3d8>
     fb4:	0013490b 	andseq	r4, r3, fp, lsl #18
     fb8:	00350400 	eorseq	r0, r5, r0, lsl #8
     fbc:	00001349 	andeq	r1, r0, r9, asr #6
     fc0:	0b010405 	bleq	41fdc <__Stack_Size+0x41bdc>
     fc4:	3b0b3a0b 	blcc	2cf7f8 <__Stack_Size+0x2cf3f8>
     fc8:	0013010b 	andseq	r0, r3, fp, lsl #2
     fcc:	00280600 	eoreq	r0, r8, r0, lsl #12
     fd0:	0d1c0e03 	ldceq	14, cr0, [ip, #-12]
     fd4:	28070000 	stmdacs	r7, {}
     fd8:	1c080300 	stcne	3, cr0, [r8], {0}
     fdc:	0800000d 	stmdaeq	r0, {r0, r2, r3}
     fe0:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
     fe4:	0b3b0b3a 	bleq	ec3cd4 <__Stack_Size+0xec38d4>
     fe8:	00001349 	andeq	r1, r0, r9, asr #6
     fec:	0b002409 	bleq	a018 <__Stack_Size+0x9c18>
     ff0:	000b3e0b 	andeq	r3, fp, fp, lsl #28
     ff4:	01130a00 	tsteq	r3, r0, lsl #20
     ff8:	0b3a0b0b 	bleq	e83c2c <__Stack_Size+0xe8382c>
     ffc:	1301053b 	movwne	r0, #5435	; 0x153b
    1000:	0d0b0000 	stceq	0, cr0, [fp]
    1004:	3a080300 	bcc	201c0c <__Stack_Size+0x20180c>
    1008:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    100c:	000a3813 	andeq	r3, sl, r3, lsl r8
    1010:	012e0c00 	teqeq	lr, r0, lsl #24
    1014:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
    1018:	0b3b0b3a 	bleq	ec3d08 <__Stack_Size+0xec3908>
    101c:	01110c27 	tsteq	r1, r7, lsr #24
    1020:	0a400112 	beq	1001470 <__Stack_Size+0x1001070>
    1024:	00001301 	andeq	r1, r0, r1, lsl #6
    1028:	0300050d 	movweq	r0, #1293	; 0x50d
    102c:	3b0b3a0e 	blcc	2cf86c <__Stack_Size+0x2cf46c>
    1030:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    1034:	0e00000a 	cdpeq	0, 0, cr0, cr0, cr10, {0}
    1038:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    103c:	0b3b0b3a 	bleq	ec3d2c <__Stack_Size+0xec392c>
    1040:	06021349 	streq	r1, [r2], -r9, asr #6
    1044:	340f0000 	strcc	r0, [pc], #0	; 104c <__Stack_Size+0xc4c>
    1048:	3a0e0300 	bcc	381c50 <__Stack_Size+0x381850>
    104c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1050:	00060213 	andeq	r0, r6, r3, lsl r2
    1054:	012e1000 	teqeq	lr, r0
    1058:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
    105c:	0b3b0b3a 	bleq	ec3d4c <__Stack_Size+0xec394c>
    1060:	13490c27 	movtne	r0, #39975	; 0x9c27
    1064:	01120111 	tsteq	r2, r1, lsl r1
    1068:	13010a40 	movwne	r0, #6720	; 0x1a40
    106c:	34110000 	ldrcc	r0, [r1]
    1070:	3a0e0300 	bcc	381c78 <__Stack_Size+0x381878>
    1074:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1078:	12000013 	andne	r0, r0, #19	; 0x13
    107c:	0c3f012e 	ldfeqs	f0, [pc], #-184
    1080:	0b3a0e03 	bleq	e84894 <__Stack_Size+0xe84494>
    1084:	0c27053b 	cfstr32eq	mvfx0, [r7], #-236
    1088:	01120111 	tsteq	r2, r1, lsl r1
    108c:	13010a40 	movwne	r0, #6720	; 0x1a40
    1090:	05130000 	ldreq	r0, [r3]
    1094:	3a0e0300 	bcc	381c9c <__Stack_Size+0x38189c>
    1098:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    109c:	000a0213 	andeq	r0, sl, r3, lsl r2
    10a0:	002e1400 	eoreq	r1, lr, r0, lsl #8
    10a4:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
    10a8:	0b3b0b3a 	bleq	ec3d98 <__Stack_Size+0xec3998>
    10ac:	01110c27 	tsteq	r1, r7, lsr #24
    10b0:	06400112 	undefined
    10b4:	2e150000 	wxorcs	wr0, wr5, wr0
    10b8:	030c3f01 	movweq	r3, #52993	; 0xcf01
    10bc:	3b0b3a0e 	blcc	2cf8fc <__Stack_Size+0x2cf4fc>
    10c0:	110c270b 	tstne	ip, fp, lsl #14
    10c4:	40011201 	andmi	r1, r1, r1, lsl #4
    10c8:	00130106 	andseq	r0, r3, r6, lsl #2
    10cc:	11010000 	tstne	r1, r0
    10d0:	130e2501 	movwne	r2, #58625	; 0xe501
    10d4:	1b0e030b 	blne	381d08 <__Stack_Size+0x381908>
    10d8:	1201110e 	andne	r1, r1, #-2147483645	; 0x80000003
    10dc:	00061001 	andeq	r1, r6, r1
    10e0:	00240200 	eoreq	r0, r4, r0, lsl #4
    10e4:	0b3e0b0b 	bleq	f83d18 <__Stack_Size+0xf83918>
    10e8:	00000e03 	andeq	r0, r0, r3, lsl #28
    10ec:	03001603 	movweq	r1, #1539	; 0x603
    10f0:	3b0b3a08 	blcc	2cf918 <__Stack_Size+0x2cf518>
    10f4:	0013490b 	andseq	r4, r3, fp, lsl #18
    10f8:	00350400 	eorseq	r0, r5, r0, lsl #8
    10fc:	00001349 	andeq	r1, r0, r9, asr #6
    1100:	0b010405 	bleq	4211c <__Stack_Size+0x41d1c>
    1104:	3b0b3a0b 	blcc	2cf938 <__Stack_Size+0x2cf538>
    1108:	0013010b 	andseq	r0, r3, fp, lsl #2
    110c:	00280600 	eoreq	r0, r8, r0, lsl #12
    1110:	0d1c0e03 	ldceq	14, cr0, [ip, #-12]
    1114:	28070000 	stmdacs	r7, {}
    1118:	1c080300 	stcne	3, cr0, [r8], {0}
    111c:	0800000d 	stmdaeq	r0, {r0, r2, r3}
    1120:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
    1124:	0b3b0b3a 	bleq	ec3e14 <__Stack_Size+0xec3a14>
    1128:	00001349 	andeq	r1, r0, r9, asr #6
    112c:	0b002409 	bleq	a158 <__Stack_Size+0x9d58>
    1130:	000b3e0b 	andeq	r3, fp, fp, lsl #28
    1134:	01130a00 	tsteq	r3, r0, lsl #20
    1138:	0b3a0b0b 	bleq	e83d6c <__Stack_Size+0xe8396c>
    113c:	1301053b 	movwne	r0, #5435	; 0x153b
    1140:	0d0b0000 	stceq	0, cr0, [fp]
    1144:	3a080300 	bcc	201d4c <__Stack_Size+0x20194c>
    1148:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    114c:	000a3813 	andeq	r3, sl, r3, lsl r8
    1150:	000d0c00 	andeq	r0, sp, r0, lsl #24
    1154:	0b3a0e03 	bleq	e84968 <__Stack_Size+0xe84568>
    1158:	1349053b 	movtne	r0, #38203	; 0x953b
    115c:	00000a38 	andeq	r0, r0, r8, lsr sl
    1160:	0b01130d 	bleq	45d9c <__Stack_Size+0x4599c>
    1164:	3b0b3a0b 	blcc	2cf998 <__Stack_Size+0x2cf598>
    1168:	0013010b 	andseq	r0, r3, fp, lsl #2
    116c:	000d0e00 	andeq	r0, sp, r0, lsl #28
    1170:	0b3a0e03 	bleq	e84984 <__Stack_Size+0xe84584>
    1174:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1178:	00000a38 	andeq	r0, r0, r8, lsr sl
    117c:	3f012e0f 	svccc	0x00012e0f
    1180:	3a0e030c 	bcc	381db8 <__Stack_Size+0x3819b8>
    1184:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
    1188:	2013490c 	andscs	r4, r3, ip, lsl #18
    118c:	0013010b 	andseq	r0, r3, fp, lsl #2
    1190:	00051000 	andeq	r1, r5, r0
    1194:	0b3a0e03 	bleq	e849a8 <__Stack_Size+0xe845a8>
    1198:	1349053b 	movtne	r0, #38203	; 0x953b
    119c:	34110000 	ldrcc	r0, [r1]
    11a0:	3a080300 	bcc	201da8 <__Stack_Size+0x2019a8>
    11a4:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    11a8:	12000013 	andne	r0, r0, #19	; 0x13
    11ac:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    11b0:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    11b4:	00001349 	andeq	r1, r0, r9, asr #6
    11b8:	3f002e13 	svccc	0x00002e13
    11bc:	3a0e030c 	bcc	381df4 <__Stack_Size+0x3819f4>
    11c0:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    11c4:	1201110c 	andne	r1, r1, #3	; 0x3
    11c8:	000a4001 	andeq	r4, sl, r1
    11cc:	012e1400 	teqeq	lr, r0, lsl #8
    11d0:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
    11d4:	0b3b0b3a 	bleq	ec3ec4 <__Stack_Size+0xec3ac4>
    11d8:	01110c27 	tsteq	r1, r7, lsr #24
    11dc:	0a400112 	beq	100162c <__Stack_Size+0x100122c>
    11e0:	00001301 	andeq	r1, r0, r1, lsl #6
    11e4:	03000515 	movweq	r0, #1301	; 0x515
    11e8:	3b0b3a0e 	blcc	2cfa28 <__Stack_Size+0x2cf628>
    11ec:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    11f0:	1600000a 	strne	r0, [r0], -sl
    11f4:	0c3f012e 	ldfeqs	f0, [pc], #-184
    11f8:	0b3a0e03 	bleq	e84a0c <__Stack_Size+0xe8460c>
    11fc:	0c270b3b 	stceq	11, cr0, [r7], #-236
    1200:	01111349 	tsteq	r1, r9, asr #6
    1204:	06400112 	undefined
    1208:	00001301 	andeq	r1, r0, r1, lsl #6
    120c:	03003417 	movweq	r3, #1047	; 0x417
    1210:	3b0b3a0e 	blcc	2cfa50 <__Stack_Size+0x2cf650>
    1214:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    1218:	18000006 	stmdane	r0, {r1, r2}
    121c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    1220:	0b3b0b3a 	bleq	ec3f10 <__Stack_Size+0xec3b10>
    1224:	00001349 	andeq	r1, r0, r9, asr #6
    1228:	31011d19 	tstcc	r1, r9, lsl sp
    122c:	55015213 	strpl	r5, [r1, #-531]
    1230:	590b5806 	stmdbpl	fp, {r1, r2, fp, ip, lr}
    1234:	0013010b 	andseq	r0, r3, fp, lsl #2
    1238:	00051a00 	andeq	r1, r5, r0, lsl #20
    123c:	00001331 	andeq	r1, r0, r1, lsr r3
    1240:	55010b1b 	strpl	r0, [r1, #-2843]
    1244:	1c000006 	stcne	0, cr0, [r0], {6}
    1248:	13310034 	teqne	r1, #52	; 0x34
    124c:	341d0000 	ldrcc	r0, [sp]
    1250:	02133100 	andseq	r3, r3, #0	; 0x0
    1254:	1e00000a 	cdpne	0, 0, cr0, cr0, cr10, {0}
    1258:	1331011d 	teqne	r1, #1073741831	; 0x40000007
    125c:	01120111 	tsteq	r2, r1, lsl r1
    1260:	0b590b58 	bleq	1643fc8 <__Stack_Size+0x1643bc8>
    1264:	0b1f0000 	bleq	7c126c <__Stack_Size+0x7c0e6c>
    1268:	12011101 	andne	r1, r1, #1073741824	; 0x40000000
    126c:	20000001 	andcs	r0, r0, r1
    1270:	13310034 	teqne	r1, #52	; 0x34
    1274:	00000602 	andeq	r0, r0, r2, lsl #12
    1278:	03003421 	movweq	r3, #1057	; 0x421
    127c:	3b0b3a0e 	blcc	2cfabc <__Stack_Size+0x2cf6bc>
    1280:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    1284:	2200000a 	andcs	r0, r0, #10	; 0xa
    1288:	0c3f012e 	ldfeqs	f0, [pc], #-184
    128c:	0b3a0e03 	bleq	e84aa0 <__Stack_Size+0xe846a0>
    1290:	0c27053b 	cfstr32eq	mvfx0, [r7], #-236
    1294:	01120111 	tsteq	r2, r1, lsl r1
    1298:	13010a40 	movwne	r0, #6720	; 0x1a40
    129c:	05230000 	streq	r0, [r3]!
    12a0:	3a0e0300 	bcc	381ea8 <__Stack_Size+0x381aa8>
    12a4:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    12a8:	000a0213 	andeq	r0, sl, r3, lsl r2
    12ac:	00052400 	andeq	r2, r5, r0, lsl #8
    12b0:	0b3a0e03 	bleq	e84ac4 <__Stack_Size+0xe846c4>
    12b4:	1349053b 	movtne	r0, #38203	; 0x953b
    12b8:	00000602 	andeq	r0, r0, r2, lsl #12
    12bc:	03003425 	movweq	r3, #1061	; 0x425
    12c0:	3b0b3a0e 	blcc	2cfb00 <__Stack_Size+0x2cf700>
    12c4:	02134905 	andseq	r4, r3, #81920	; 0x14000
    12c8:	26000006 	strcs	r0, [r0], -r6
    12cc:	0c3f002e 	ldceq	0, cr0, [pc], #-184
    12d0:	0b3a0e03 	bleq	e84ae4 <__Stack_Size+0xe846e4>
    12d4:	0c27053b 	cfstr32eq	mvfx0, [r7], #-236
    12d8:	01111349 	tsteq	r1, r9, asr #6
    12dc:	0a400112 	beq	100172c <__Stack_Size+0x100132c>
    12e0:	34270000 	strtcc	r0, [r7]
    12e4:	3a0e0300 	bcc	381eec <__Stack_Size+0x381aec>
    12e8:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    12ec:	000a0213 	andeq	r0, sl, r3, lsl r2
    12f0:	00342800 	eorseq	r2, r4, r0, lsl #16
    12f4:	0b3a0803 	bleq	e83308 <__Stack_Size+0xe82f08>
    12f8:	1349053b 	movtne	r0, #38203	; 0x953b
    12fc:	00000602 	andeq	r0, r0, r2, lsl #12
    1300:	0b000f29 	bleq	4fac <__Stack_Size+0x4bac>
    1304:	0013490b 	andseq	r4, r3, fp, lsl #18
    1308:	012e2a00 	teqeq	lr, r0, lsl #20
    130c:	01111331 	tsteq	r1, r1, lsr r3
    1310:	0a400112 	beq	1001760 <__Stack_Size+0x1001360>
    1314:	00001301 	andeq	r1, r0, r1, lsl #6
    1318:	3100052b 	tstcc	r0, fp, lsr #10
    131c:	00060213 	andeq	r0, r6, r3, lsl r2
    1320:	002e2c00 	eoreq	r2, lr, r0, lsl #24
    1324:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
    1328:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    132c:	01110c27 	tsteq	r1, r7, lsr #24
    1330:	0a400112 	beq	1001780 <__Stack_Size+0x1001380>
    1334:	2e2d0000 	cdpcs	0, 2, cr0, cr13, cr0, {0}
    1338:	030c3f01 	movweq	r3, #52993	; 0xcf01
    133c:	3b0b3a0e 	blcc	2cfb7c <__Stack_Size+0x2cf77c>
    1340:	490c2705 	stmdbmi	ip, {r0, r2, r8, r9, sl, sp}
    1344:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
    1348:	010a4001 	tsteq	sl, r1
    134c:	2e000013 	mcrcs	0, 0, r0, cr0, cr3, {0}
    1350:	13490101 	movtne	r0, #37121	; 0x9101
    1354:	00001301 	andeq	r1, r0, r1, lsl #6
    1358:	4900212f 	stmdbmi	r0, {r0, r1, r2, r3, r5, r8, sp}
    135c:	000b2f13 	andeq	r2, fp, r3, lsl pc
    1360:	00263000 	eoreq	r3, r6, r0
    1364:	00001349 	andeq	r1, r0, r9, asr #6
    1368:	01110100 	tsteq	r1, r0, lsl #2
    136c:	0b130e25 	bleq	4c4c08 <__Stack_Size+0x4c4808>
    1370:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
    1374:	01120111 	tsteq	r2, r1, lsl r1
    1378:	00000610 	andeq	r0, r0, r0, lsl r6
    137c:	0b002402 	bleq	a38c <__Stack_Size+0x9f8c>
    1380:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
    1384:	0300000e 	movweq	r0, #14	; 0xe
    1388:	08030016 	stmdaeq	r3, {r1, r2, r4}
    138c:	0b3b0b3a 	bleq	ec407c <__Stack_Size+0xec3c7c>
    1390:	00001349 	andeq	r1, r0, r9, asr #6
    1394:	49003504 	stmdbmi	r0, {r2, r8, sl, ip, sp}
    1398:	05000013 	streq	r0, [r0, #-19]
    139c:	13490026 	movtne	r0, #36902	; 0x9026
    13a0:	04060000 	streq	r0, [r6]
    13a4:	3a0b0b01 	bcc	2c3fb0 <__Stack_Size+0x2c3bb0>
    13a8:	010b3b0b 	tsteq	fp, fp, lsl #22
    13ac:	07000013 	smladeq	r0, r3, r0, r0
    13b0:	0e030028 	cdpeq	0, 0, cr0, cr3, cr8, {1}
    13b4:	00000d1c 	andeq	r0, r0, ip, lsl sp
    13b8:	03002808 	movweq	r2, #2056	; 0x808
    13bc:	000d1c08 	andeq	r1, sp, r8, lsl #24
    13c0:	00160900 	andseq	r0, r6, r0, lsl #18
    13c4:	0b3a0e03 	bleq	e84bd8 <__Stack_Size+0xe847d8>
    13c8:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    13cc:	240a0000 	strcs	r0, [sl]
    13d0:	3e0b0b00 	fmacdcc	d0, d11, d0
    13d4:	0b00000b 	bleq	1408 <__Stack_Size+0x1008>
    13d8:	0b0b0113 	bleq	2c182c <__Stack_Size+0x2c142c>
    13dc:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    13e0:	00001301 	andeq	r1, r0, r1, lsl #6
    13e4:	03000d0c 	movweq	r0, #3340	; 0xd0c
    13e8:	3b0b3a0e 	blcc	2cfc28 <__Stack_Size+0x2cf828>
    13ec:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
    13f0:	0d00000a 	stceq	0, cr0, [r0, #-40]
    13f4:	0803000d 	stmdaeq	r3, {r0, r2, r3}
    13f8:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    13fc:	0a381349 	beq	e06128 <__Stack_Size+0xe05d28>
    1400:	2e0e0000 	cdpcs	0, 0, cr0, cr14, cr0, {0}
    1404:	030c3f01 	movweq	r3, #52993	; 0xcf01
    1408:	3b0b3a0e 	blcc	2cfc48 <__Stack_Size+0x2cf848>
    140c:	110c270b 	tstne	ip, fp, lsl #14
    1410:	40011201 	andmi	r1, r1, r1, lsl #4
    1414:	0013010a 	andseq	r0, r3, sl, lsl #2
    1418:	00050f00 	andeq	r0, r5, r0, lsl #30
    141c:	0b3a0e03 	bleq	e84c30 <__Stack_Size+0xe84830>
    1420:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1424:	00000a02 	andeq	r0, r0, r2, lsl #20
    1428:	3f002e10 	svccc	0x00002e10
    142c:	3a0e030c 	bcc	382064 <__Stack_Size+0x381c64>
    1430:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    1434:	1113490c 	tstne	r3, ip, lsl #18
    1438:	40011201 	andmi	r1, r1, r1, lsl #4
    143c:	1100000a 	tstne	r0, sl
    1440:	0c3f012e 	ldfeqs	f0, [pc], #-184
    1444:	0b3a0e03 	bleq	e84c58 <__Stack_Size+0xe84858>
    1448:	0c270b3b 	stceq	11, cr0, [r7], #-236
    144c:	01111349 	tsteq	r1, r9, asr #6
    1450:	0a400112 	beq	10018a0 <__Stack_Size+0x10014a0>
    1454:	05120000 	ldreq	r0, [r2]
    1458:	3a0e0300 	bcc	382060 <__Stack_Size+0x381c60>
    145c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1460:	00060213 	andeq	r0, r6, r3, lsl r2
    1464:	00341300 	eorseq	r1, r4, r0, lsl #6
    1468:	0b3a0e03 	bleq	e84c7c <__Stack_Size+0xe8487c>
    146c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1470:	00000602 	andeq	r0, r0, r2, lsl #12
    1474:	03003414 	movweq	r3, #1044	; 0x414
    1478:	3b0b3a08 	blcc	2cfca0 <__Stack_Size+0x2cf8a0>
    147c:	0013490b 	andseq	r4, r3, fp, lsl #18
    1480:	00341500 	eorseq	r1, r4, r0, lsl #10
    1484:	0b3a0e03 	bleq	e84c98 <__Stack_Size+0xe84898>
    1488:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    148c:	01000000 	tsteq	r0, r0
    1490:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
    1494:	0e030b13 	vmoveq.32	d3[0], r0
    1498:	01110e1b 	tsteq	r1, fp, lsl lr
    149c:	06100112 	undefined
    14a0:	24020000 	strcs	r0, [r2]
    14a4:	3e0b0b00 	fmacdcc	d0, d11, d0
    14a8:	000e030b 	andeq	r0, lr, fp, lsl #6
    14ac:	00160300 	andseq	r0, r6, r0, lsl #6
    14b0:	0b3a0803 	bleq	e834c4 <__Stack_Size+0xe830c4>
    14b4:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    14b8:	35040000 	strcc	r0, [r4]
    14bc:	00134900 	andseq	r4, r3, r0, lsl #18
    14c0:	01040500 	tsteq	r4, r0, lsl #10
    14c4:	0b3a0b0b 	bleq	e840f8 <__Stack_Size+0xe83cf8>
    14c8:	13010b3b 	movwne	r0, #6971	; 0x1b3b
    14cc:	28060000 	stmdacs	r6, {}
    14d0:	1c0e0300 	stcne	3, cr0, [lr], {0}
    14d4:	0700000d 	streq	r0, [r0, -sp]
    14d8:	08030028 	stmdaeq	r3, {r3, r5}
    14dc:	00000d1c 	andeq	r0, r0, ip, lsl sp
    14e0:	03001608 	movweq	r1, #1544	; 0x608
    14e4:	3b0b3a0e 	blcc	2cfd24 <__Stack_Size+0x2cf924>
    14e8:	0013490b 	andseq	r4, r3, fp, lsl #18
    14ec:	00240900 	eoreq	r0, r4, r0, lsl #18
    14f0:	0b3e0b0b 	bleq	f84124 <__Stack_Size+0xf83d24>
    14f4:	130a0000 	movwne	r0, #40960	; 0xa000
    14f8:	3a0b0b01 	bcc	2c4104 <__Stack_Size+0x2c3d04>
    14fc:	01053b0b 	tsteq	r5, fp, lsl #22
    1500:	0b000013 	bleq	1554 <__Stack_Size+0x1154>
    1504:	0803000d 	stmdaeq	r3, {r0, r2, r3}
    1508:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    150c:	0a381349 	beq	e06238 <__Stack_Size+0xe05e38>
    1510:	0d0c0000 	stceq	0, cr0, [ip]
    1514:	3a0e0300 	bcc	38211c <__Stack_Size+0x381d1c>
    1518:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    151c:	000a3813 	andeq	r3, sl, r3, lsl r8
    1520:	00160d00 	andseq	r0, r6, r0, lsl #26
    1524:	0b3a0e03 	bleq	e84d38 <__Stack_Size+0xe84938>
    1528:	1349053b 	movtne	r0, #38203	; 0x953b
    152c:	130e0000 	movwne	r0, #57344	; 0xe000
    1530:	3a0b0b01 	bcc	2c413c <__Stack_Size+0x2c3d3c>
    1534:	010b3b0b 	tsteq	fp, fp, lsl #22
    1538:	0f000013 	svceq	0x00000013
    153c:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
    1540:	0b3b0b3a 	bleq	ec4230 <__Stack_Size+0xec3e30>
    1544:	0a381349 	beq	e06270 <__Stack_Size+0xe05e70>
    1548:	2e100000 	wxorcs	wr0, wr0, wr0
    154c:	030c3f01 	movweq	r3, #52993	; 0xcf01
    1550:	3b0b3a0e 	blcc	2cfd90 <__Stack_Size+0x2cf990>
    1554:	200c2705 	andcs	r2, ip, r5, lsl #14
    1558:	0013010b 	andseq	r0, r3, fp, lsl #2
    155c:	00051100 	andeq	r1, r5, r0, lsl #2
    1560:	0b3a0e03 	bleq	e84d74 <__Stack_Size+0xe84974>
    1564:	1349053b 	movtne	r0, #38203	; 0x953b
    1568:	34120000 	ldrcc	r0, [r2]
    156c:	3a0e0300 	bcc	382174 <__Stack_Size+0x381d74>
    1570:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    1574:	13000013 	movwne	r0, #19	; 0x13
    1578:	0b0b000f 	bleq	2c15bc <__Stack_Size+0x2c11bc>
    157c:	00001349 	andeq	r1, r0, r9, asr #6
    1580:	03012e14 	movweq	r2, #7700	; 0x1e14
    1584:	3b0b3a0e 	blcc	2cfdc4 <__Stack_Size+0x2cf9c4>
    1588:	200c2705 	andcs	r2, ip, r5, lsl #14
    158c:	0013010b 	andseq	r0, r3, fp, lsl #2
    1590:	00341500 	eorseq	r1, r4, r0, lsl #10
    1594:	0b3a0803 	bleq	e835a8 <__Stack_Size+0xe831a8>
    1598:	1349053b 	movtne	r0, #38203	; 0x953b
    159c:	2e160000 	wxorcs	wr0, wr6, wr0
    15a0:	030c3f01 	movweq	r3, #52993	; 0xcf01
    15a4:	3b0b3a0e 	blcc	2cfde4 <__Stack_Size+0x2cf9e4>
    15a8:	110c270b 	tstne	ip, fp, lsl #14
    15ac:	40011201 	andmi	r1, r1, r1, lsl #4
    15b0:	00130106 	andseq	r0, r3, r6, lsl #2
    15b4:	00051700 	andeq	r1, r5, r0, lsl #14
    15b8:	0b3a0e03 	bleq	e84dcc <__Stack_Size+0xe849cc>
    15bc:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    15c0:	00000602 	andeq	r0, r0, r2, lsl #12
    15c4:	03003418 	movweq	r3, #1048	; 0x418
    15c8:	3b0b3a0e 	blcc	2cfe08 <__Stack_Size+0x2cfa08>
    15cc:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    15d0:	19000006 	stmdbne	r0, {r1, r2}
    15d4:	0c3f012e 	ldfeqs	f0, [pc], #-184
    15d8:	0b3a0e03 	bleq	e84dec <__Stack_Size+0xe849ec>
    15dc:	0c27053b 	cfstr32eq	mvfx0, [r7], #-236
    15e0:	01120111 	tsteq	r2, r1, lsl r1
    15e4:	13010640 	movwne	r0, #5696	; 0x1640
    15e8:	051a0000 	ldreq	r0, [sl]
    15ec:	3a0e0300 	bcc	3821f4 <__Stack_Size+0x381df4>
    15f0:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    15f4:	00060213 	andeq	r0, r6, r3, lsl r2
    15f8:	00341b00 	eorseq	r1, r4, r0, lsl #22
    15fc:	0b3a0e03 	bleq	e84e10 <__Stack_Size+0xe84a10>
    1600:	1349053b 	movtne	r0, #38203	; 0x953b
    1604:	00000602 	andeq	r0, r0, r2, lsl #12
    1608:	31011d1c 	tstcc	r1, ip, lsl sp
    160c:	58065513 	stmdapl	r6, {r0, r1, r4, r8, sl, ip, lr}
    1610:	0105590b 	tsteq	r5, fp, lsl #18
    1614:	1d000013 	stcne	0, cr0, [r0, #-76]
    1618:	13310005 	teqne	r1, #5	; 0x5
    161c:	0b1e0000 	bleq	781624 <__Stack_Size+0x781224>
    1620:	00065501 	andeq	r5, r6, r1, lsl #10
    1624:	00341f00 	eorseq	r1, r4, r0, lsl #30
    1628:	06021331 	undefined
    162c:	1d200000 	stcne	0, cr0, [r0]
    1630:	52133101 	andspl	r3, r3, #1073741824	; 0x40000000
    1634:	58065501 	stmdapl	r6, {r0, r8, sl, ip, lr}
    1638:	0105590b 	tsteq	r5, fp, lsl #18
    163c:	21000013 	tstcs	r0, r3, lsl r0
    1640:	13310034 	teqne	r1, #52	; 0x34
    1644:	1d220000 	stcne	0, cr0, [r2]
    1648:	11133101 	tstne	r3, r1, lsl #2
    164c:	58011201 	stmdapl	r1, {r0, r9, ip}
    1650:	0105590b 	tsteq	r5, fp, lsl #18
    1654:	23000013 	movwcs	r0, #19	; 0x13
    1658:	0111010b 	tsteq	r1, fp, lsl #2
    165c:	00000112 	andeq	r0, r0, r2, lsl r1
    1660:	31011d24 	tstcc	r1, r4, lsr #26
    1664:	55015213 	strpl	r5, [r1, #-531]
    1668:	590b5806 	stmdbpl	fp, {r1, r2, fp, ip, lr}
    166c:	25000005 	strcs	r0, [r0, #-5]
    1670:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    1674:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    1678:	0a021349 	beq	863a4 <__Stack_Size+0x85fa4>
    167c:	34260000 	strtcc	r0, [r6]
    1680:	3a0e0300 	bcc	382288 <__Stack_Size+0x381e88>
    1684:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    1688:	000a0213 	andeq	r0, sl, r3, lsl r2
    168c:	00342700 	eorseq	r2, r4, r0, lsl #14
    1690:	0a021331 	beq	8635c <__Stack_Size+0x85f5c>
    1694:	1d280000 	stcne	0, cr0, [r8]
    1698:	11133101 	tstne	r3, r1, lsl #2
    169c:	58011201 	stmdapl	r1, {r0, r9, ip}
    16a0:	0005590b 	andeq	r5, r5, fp, lsl #18
    16a4:	012e2900 	teqeq	lr, r0, lsl #18
    16a8:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
    16ac:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    16b0:	01110c27 	tsteq	r1, r7, lsr #24
    16b4:	0a400112 	beq	1001b04 <__Stack_Size+0x1001704>
    16b8:	00001301 	andeq	r1, r0, r1, lsl #6
    16bc:	31012e2a 	tstcc	r1, sl, lsr #28
    16c0:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
    16c4:	010a4001 	tsteq	sl, r1
    16c8:	2b000013 	blcs	171c <__Stack_Size+0x131c>
    16cc:	13310005 	teqne	r1, #5	; 0x5
    16d0:	00000a02 	andeq	r0, r0, r2, lsl #20
    16d4:	3100052c 	tstcc	r0, ip, lsr #10
    16d8:	00060213 	andeq	r0, r6, r3, lsl r2
    16dc:	012e2d00 	teqeq	lr, r0, lsl #26
    16e0:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
    16e4:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    16e8:	13490c27 	movtne	r0, #39975	; 0x9c27
    16ec:	01120111 	tsteq	r2, r1, lsl r1
    16f0:	13010a40 	movwne	r0, #6720	; 0x1a40
    16f4:	2e2e0000 	cdpcs	0, 2, cr0, cr14, cr0, {0}
    16f8:	030c3f01 	movweq	r3, #52993	; 0xcf01
    16fc:	3b0b3a0e 	blcc	2cff3c <__Stack_Size+0x2cfb3c>
    1700:	110c270b 	tstne	ip, fp, lsl #14
    1704:	40011201 	andmi	r1, r1, r1, lsl #4
    1708:	00000006 	andeq	r0, r0, r6
    170c:	25011101 	strcs	r1, [r1, #-257]
    1710:	030b130e 	movweq	r1, #45838	; 0xb30e
    1714:	110e1b0e 	tstne	lr, lr, lsl #22
    1718:	10011201 	andne	r1, r1, r1, lsl #4
    171c:	02000006 	andeq	r0, r0, #6	; 0x6
    1720:	0b0b0024 	bleq	2c17b8 <__Stack_Size+0x2c13b8>
    1724:	0e030b3e 	vmoveq.16	d3[0], r0
    1728:	16030000 	strne	r0, [r3], -r0
    172c:	3a080300 	bcc	202334 <__Stack_Size+0x201f34>
    1730:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1734:	04000013 	streq	r0, [r0], #-19
    1738:	13490035 	movtne	r0, #36917	; 0x9035
    173c:	04050000 	streq	r0, [r5]
    1740:	3a0b0b01 	bcc	2c434c <__Stack_Size+0x2c3f4c>
    1744:	010b3b0b 	tsteq	fp, fp, lsl #22
    1748:	06000013 	undefined
    174c:	0e030028 	cdpeq	0, 0, cr0, cr3, cr8, {1}
    1750:	00000d1c 	andeq	r0, r0, ip, lsl sp
    1754:	03002807 	movweq	r2, #2055	; 0x807
    1758:	000d1c08 	andeq	r1, sp, r8, lsl #24
    175c:	00160800 	andseq	r0, r6, r0, lsl #16
    1760:	0b3a0e03 	bleq	e84f74 <__Stack_Size+0xe84b74>
    1764:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1768:	24090000 	strcs	r0, [r9]
    176c:	3e0b0b00 	fmacdcc	d0, d11, d0
    1770:	0a00000b 	beq	17a4 <__Stack_Size+0x13a4>
    1774:	0b0b0113 	bleq	2c1bc8 <__Stack_Size+0x2c17c8>
    1778:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    177c:	00001301 	andeq	r1, r0, r1, lsl #6
    1780:	03000d0b 	movweq	r0, #3339	; 0xd0b
    1784:	3b0b3a08 	blcc	2cffac <__Stack_Size+0x2cfbac>
    1788:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
    178c:	0c00000a 	stceq	0, cr0, [r0], {10}
    1790:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
    1794:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    1798:	0a381349 	beq	e064c4 <__Stack_Size+0xe060c4>
    179c:	160d0000 	strne	r0, [sp], -r0
    17a0:	3a0e0300 	bcc	3823a8 <__Stack_Size+0x381fa8>
    17a4:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    17a8:	0e000013 	mcreq	0, 0, r0, cr0, cr3, {0}
    17ac:	0b0b0113 	bleq	2c1c00 <__Stack_Size+0x2c1800>
    17b0:	0b3b0b3a 	bleq	ec44a0 <__Stack_Size+0xec40a0>
    17b4:	00001301 	andeq	r1, r0, r1, lsl #6
    17b8:	03000d0f 	movweq	r0, #3343	; 0xd0f
    17bc:	3b0b3a0e 	blcc	2cfffc <__Stack_Size+0x2cfbfc>
    17c0:	3813490b 	ldmdacc	r3, {r0, r1, r3, r8, fp, lr}
    17c4:	1000000a 	andne	r0, r0, sl
    17c8:	0c3f012e 	ldfeqs	f0, [pc], #-184
    17cc:	0b3a0e03 	bleq	e84fe0 <__Stack_Size+0xe84be0>
    17d0:	0c270b3b 	stceq	11, cr0, [r7], #-236
    17d4:	01120111 	tsteq	r2, r1, lsl r1
    17d8:	13010a40 	movwne	r0, #6720	; 0x1a40
    17dc:	05110000 	ldreq	r0, [r1]
    17e0:	3a0e0300 	bcc	3823e8 <__Stack_Size+0x381fe8>
    17e4:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    17e8:	000a0213 	andeq	r0, sl, r3, lsl r2
    17ec:	000f1200 	andeq	r1, pc, r0, lsl #4
    17f0:	13490b0b 	movtne	r0, #39691	; 0x9b0b
    17f4:	2e130000 	wxorcs	wr0, wr3, wr0
    17f8:	030c3f01 	movweq	r3, #52993	; 0xcf01
    17fc:	3b0b3a0e 	blcc	2d003c <__Stack_Size+0x2cfc3c>
    1800:	110c2705 	tstne	ip, r5, lsl #14
    1804:	40011201 	andmi	r1, r1, r1, lsl #4
    1808:	0013010a 	andseq	r0, r3, sl, lsl #2
    180c:	00051400 	andeq	r1, r5, r0, lsl #8
    1810:	0b3a0e03 	bleq	e85024 <__Stack_Size+0xe84c24>
    1814:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1818:	00000602 	andeq	r0, r0, r2, lsl #12
    181c:	03003415 	movweq	r3, #1045	; 0x415
    1820:	3b0b3a0e 	blcc	2d0060 <__Stack_Size+0x2cfc60>
    1824:	02134905 	andseq	r4, r3, #81920	; 0x14000
    1828:	1600000a 	strne	r0, [r0], -sl
    182c:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    1830:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    1834:	0a021349 	beq	86560 <__Stack_Size+0x86160>
    1838:	2e170000 	wxorcs	wr0, wr7, wr0
    183c:	030c3f01 	movweq	r3, #52993	; 0xcf01
    1840:	3b0b3a0e 	blcc	2d0080 <__Stack_Size+0x2cfc80>
    1844:	110c2705 	tstne	ip, r5, lsl #14
    1848:	40011201 	andmi	r1, r1, r1, lsl #4
    184c:	00130106 	andseq	r0, r3, r6, lsl #2
    1850:	00051800 	andeq	r1, r5, r0, lsl #16
    1854:	0b3a0e03 	bleq	e85068 <__Stack_Size+0xe84c68>
    1858:	1349053b 	movtne	r0, #38203	; 0x953b
    185c:	00000602 	andeq	r0, r0, r2, lsl #12
    1860:	03003419 	movweq	r3, #1049	; 0x419
    1864:	3b0b3a0e 	blcc	2d00a4 <__Stack_Size+0x2cfca4>
    1868:	00134905 	andseq	r4, r3, r5, lsl #18
    186c:	00341a00 	eorseq	r1, r4, r0, lsl #20
    1870:	0b3a0e03 	bleq	e85084 <__Stack_Size+0xe84c84>
    1874:	1349053b 	movtne	r0, #38203	; 0x953b
    1878:	00000602 	andeq	r0, r0, r2, lsl #12
    187c:	3f012e1b 	svccc	0x00012e1b
    1880:	3a0e030c 	bcc	3824b8 <__Stack_Size+0x3820b8>
    1884:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
    1888:	1113490c 	tstne	r3, ip, lsl #18
    188c:	40011201 	andmi	r1, r1, r1, lsl #4
    1890:	0013010a 	andseq	r0, r3, sl, lsl #2
    1894:	012e1c00 	teqeq	lr, r0, lsl #24
    1898:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
    189c:	0b3b0b3a 	bleq	ec458c <__Stack_Size+0xec418c>
    18a0:	01110c27 	tsteq	r1, r7, lsr #24
    18a4:	06400112 	undefined
    18a8:	00001301 	andeq	r1, r0, r1, lsl #6
    18ac:	0300341d 	movweq	r3, #1053	; 0x41d
    18b0:	3b0b3a0e 	blcc	2d00f0 <__Stack_Size+0x2cfcf0>
    18b4:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    18b8:	1e000006 	cdpne	0, 0, cr0, cr0, cr6, {0}
    18bc:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    18c0:	0b3b0b3a 	bleq	ec45b0 <__Stack_Size+0xec41b0>
    18c4:	0a021349 	beq	865f0 <__Stack_Size+0x861f0>
    18c8:	341f0000 	ldrcc	r0, [pc], #0	; 18d0 <__Stack_Size+0x14d0>
    18cc:	3a0e0300 	bcc	3824d4 <__Stack_Size+0x3820d4>
    18d0:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    18d4:	20000013 	andcs	r0, r0, r3, lsl r0
    18d8:	0c3f012e 	ldfeqs	f0, [pc], #-184
    18dc:	0b3a0e03 	bleq	e850f0 <__Stack_Size+0xe84cf0>
    18e0:	0c270b3b 	stceq	11, cr0, [r7], #-236
    18e4:	01120111 	tsteq	r2, r1, lsl r1
    18e8:	00000640 	andeq	r0, r0, r0, asr #12
    18ec:	00110100 	andseq	r0, r1, r0, lsl #2
    18f0:	01110610 	tsteq	r1, r0, lsl r6
    18f4:	08030112 	stmdaeq	r3, {r1, r4, r8}
    18f8:	0825081b 	stmdaeq	r5!, {r0, r1, r3, r4, fp}
    18fc:	00000513 	andeq	r0, r0, r3, lsl r5
    1900:	01110100 	tsteq	r1, r0, lsl #2
    1904:	0b130e25 	bleq	4c51a0 <__Stack_Size+0x4c4da0>
    1908:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
    190c:	01120111 	tsteq	r2, r1, lsl r1
    1910:	00000610 	andeq	r0, r0, r0, lsl r6
    1914:	0b002402 	bleq	a924 <__Stack_Size+0xa524>
    1918:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
    191c:	0300000e 	movweq	r0, #14	; 0xe
    1920:	0b0b0024 	bleq	2c19b8 <__Stack_Size+0x2c15b8>
    1924:	00000b3e 	andeq	r0, r0, lr, lsr fp
    1928:	3f012e04 	svccc	0x00012e04
    192c:	3a0e030c 	bcc	382564 <__Stack_Size+0x382164>
    1930:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    1934:	1201110c 	andne	r1, r1, #3	; 0x3
    1938:	01064001 	tsteq	r6, r1
    193c:	05000013 	streq	r0, [r0, #-19]
    1940:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    1944:	0b3b0b3a 	bleq	ec4634 <__Stack_Size+0xec4234>
    1948:	00001349 	andeq	r1, r0, r9, asr #6
    194c:	03003406 	movweq	r3, #1030	; 0x406
    1950:	3b0b3a0e 	blcc	2d0190 <__Stack_Size+0x2cfd90>
    1954:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    1958:	07000006 	streq	r0, [r0, -r6]
    195c:	0b0b000f 	bleq	2c19a0 <__Stack_Size+0x2c15a0>
    1960:	00001349 	andeq	r1, r0, r9, asr #6
    1964:	03003408 	movweq	r3, #1032	; 0x408
    1968:	3b0b3a0e 	blcc	2d01a8 <__Stack_Size+0x2cfda8>
    196c:	3f13490b 	svccc	0x0013490b
    1970:	000c3c0c 	andeq	r3, ip, ip, lsl #24
    1974:	00340900 	eorseq	r0, r4, r0, lsl #18
    1978:	0b3a0e03 	bleq	e8518c <__Stack_Size+0xe84d8c>
    197c:	0c3f0b3b 	ldceq	11, cr0, [pc], #-236
    1980:	00000c3c 	andeq	r0, r0, ip, lsr ip
    1984:	4901010a 	stmdbmi	r1, {r1, r3, r8}
    1988:	00130113 	andseq	r0, r3, r3, lsl r1
    198c:	00210b00 	eoreq	r0, r1, r0, lsl #22
    1990:	0b2f1349 	bleq	bc66bc <__Stack_Size+0xbc62bc>
    1994:	150c0000 	strne	r0, [ip]
    1998:	000c2700 	andeq	r2, ip, r0, lsl #14
    199c:	00340d00 	eorseq	r0, r4, r0, lsl #26
    19a0:	0b3a0e03 	bleq	e851b4 <__Stack_Size+0xe84db4>
    19a4:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    19a8:	0a020c3f 	beq	84aac <__Stack_Size+0x846ac>
    19ac:	260e0000 	strcs	r0, [lr], -r0
    19b0:	00134900 	andseq	r4, r3, r0, lsl #18
    19b4:	11010000 	tstne	r1, r0
    19b8:	130e2501 	movwne	r2, #58625	; 0xe501
    19bc:	1b0e030b 	blne	3825f0 <__Stack_Size+0x3821f0>
    19c0:	1201110e 	andne	r1, r1, #-2147483645	; 0x80000003
    19c4:	00061001 	andeq	r1, r6, r1
    19c8:	00240200 	eoreq	r0, r4, r0, lsl #4
    19cc:	0b3e0b0b 	bleq	f84600 <__Stack_Size+0xf84200>
    19d0:	00000e03 	andeq	r0, r0, r3, lsl #28
    19d4:	0b002403 	bleq	a9e8 <__Stack_Size+0xa5e8>
    19d8:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
    19dc:	04000008 	streq	r0, [r0], #-8
    19e0:	0b0b0024 	bleq	2c1a78 <__Stack_Size+0x2c1678>
    19e4:	00000b3e 	andeq	r0, r0, lr, lsr fp
    19e8:	27001505 	strcs	r1, [r0, -r5, lsl #10]
    19ec:	0600000c 	streq	r0, [r0], -ip
    19f0:	0b0b000f 	bleq	2c1a34 <__Stack_Size+0x2c1634>
    19f4:	00001349 	andeq	r1, r0, r9, asr #6
    19f8:	03010407 	movweq	r0, #5127	; 0x1407
    19fc:	3a0b0b0e 	bcc	2c463c <__Stack_Size+0x2c423c>
    1a00:	010b3b0b 	tsteq	fp, fp, lsl #22
    1a04:	08000013 	stmdaeq	r0, {r0, r1, r4}
    1a08:	0e030028 	cdpeq	0, 0, cr0, cr3, cr8, {1}
    1a0c:	00000d1c 	andeq	r0, r0, ip, lsl sp
    1a10:	3f012e09 	svccc	0x00012e09
    1a14:	3a0e030c 	bcc	38264c <__Stack_Size+0x38224c>
    1a18:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    1a1c:	1113490c 	tstne	r3, ip, lsl #18
    1a20:	40011201 	andmi	r1, r1, r1, lsl #4
    1a24:	0a000006 	beq	1a44 <__Stack_Size+0x1644>
    1a28:	08030005 	stmdaeq	r3, {r0, r2}
    1a2c:	0b3b0b3a 	bleq	ec471c <__Stack_Size+0xec431c>
    1a30:	06021349 	streq	r1, [r2], -r9, asr #6
    1a34:	01000000 	tsteq	r0, r0
    1a38:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
    1a3c:	0e030b13 	vmoveq.32	d3[0], r0
    1a40:	01110e1b 	tsteq	r1, fp, lsl lr
    1a44:	06100112 	undefined
    1a48:	24020000 	strcs	r0, [r2]
    1a4c:	3e0b0b00 	fmacdcc	d0, d11, d0
    1a50:	000e030b 	andeq	r0, lr, fp, lsl #6
    1a54:	00240300 	eoreq	r0, r4, r0, lsl #6
    1a58:	0b3e0b0b 	bleq	f8468c <__Stack_Size+0xf8428c>
    1a5c:	00000803 	andeq	r0, r0, r3, lsl #16
    1a60:	03001604 	movweq	r1, #1540	; 0x604
    1a64:	3b0b3a0e 	blcc	2d02a4 <__Stack_Size+0x2cfea4>
    1a68:	0013490b 	andseq	r4, r3, fp, lsl #18
    1a6c:	00160500 	andseq	r0, r6, r0, lsl #10
    1a70:	0b3a0e03 	bleq	e85284 <__Stack_Size+0xe84e84>
    1a74:	1349053b 	movtne	r0, #38203	; 0x953b
    1a78:	17060000 	strne	r0, [r6, -r0]
    1a7c:	3a0b0b01 	bcc	2c4688 <__Stack_Size+0x2c4288>
    1a80:	010b3b0b 	tsteq	fp, fp, lsl #22
    1a84:	07000013 	smladeq	r0, r3, r0, r0
    1a88:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
    1a8c:	0b3b0b3a 	bleq	ec477c <__Stack_Size+0xec437c>
    1a90:	00001349 	andeq	r1, r0, r9, asr #6
    1a94:	49010108 	stmdbmi	r1, {r3, r8}
    1a98:	00130113 	andseq	r0, r3, r3, lsl r1
    1a9c:	00210900 	eoreq	r0, r1, r0, lsl #18
    1aa0:	0b2f1349 	bleq	bc67cc <__Stack_Size+0xbc63cc>
    1aa4:	240a0000 	strcs	r0, [sl]
    1aa8:	3e0b0b00 	fmacdcc	d0, d11, d0
    1aac:	0b00000b 	bleq	1ae0 <__Stack_Size+0x16e0>
    1ab0:	0b0b0113 	bleq	2c1f04 <__Stack_Size+0x2c1b04>
    1ab4:	0b3b0b3a 	bleq	ec47a4 <__Stack_Size+0xec43a4>
    1ab8:	00001301 	andeq	r1, r0, r1, lsl #6
    1abc:	03000d0c 	movweq	r0, #3340	; 0xd0c
    1ac0:	3b0b3a0e 	blcc	2d0300 <__Stack_Size+0x2cff00>
    1ac4:	3813490b 	ldmdacc	r3, {r0, r1, r3, r8, fp, lr}
    1ac8:	0d00000a 	stceq	0, cr0, [r0, #-40]
    1acc:	0b0b000f 	bleq	2c1b10 <__Stack_Size+0x2c1710>
    1ad0:	130e0000 	movwne	r0, #57344	; 0xe000
    1ad4:	0b0e0301 	bleq	3826e0 <__Stack_Size+0x3822e0>
    1ad8:	3b0b3a0b 	blcc	2d030c <__Stack_Size+0x2cff0c>
    1adc:	0013010b 	andseq	r0, r3, fp, lsl #2
    1ae0:	000d0f00 	andeq	r0, sp, r0, lsl #30
    1ae4:	0b3a0803 	bleq	e83af8 <__Stack_Size+0xe836f8>
    1ae8:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1aec:	00000a38 	andeq	r0, r0, r8, lsr sl
    1af0:	0b000f10 	bleq	5738 <__Stack_Size+0x5338>
    1af4:	0013490b 	andseq	r4, r3, fp, lsl #18
    1af8:	01131100 	tsteq	r3, r0, lsl #2
    1afc:	050b0e03 	streq	r0, [fp, #-3587]
    1b00:	0b3b0b3a 	bleq	ec47f0 <__Stack_Size+0xec43f0>
    1b04:	00001301 	andeq	r1, r0, r1, lsl #6
    1b08:	27001512 	smladcs	r0, r2, r5, r1
    1b0c:	1300000c 	movwne	r0, #12	; 0xc
    1b10:	0c270115 	stfeqs	f0, [r7], #-84
    1b14:	13011349 	movwne	r1, #4937	; 0x1349
    1b18:	05140000 	ldreq	r0, [r4]
    1b1c:	00134900 	andseq	r4, r3, r0, lsl #18
    1b20:	000d1500 	andeq	r1, sp, r0, lsl #10
    1b24:	0b3a0e03 	bleq	e85338 <__Stack_Size+0xe84f38>
    1b28:	1349053b 	movtne	r0, #38203	; 0x953b
    1b2c:	00000a38 	andeq	r0, r0, r8, lsr sl
    1b30:	49002616 	stmdbmi	r0, {r1, r2, r4, r9, sl, sp}
    1b34:	17000013 	smladne	r0, r3, r0, r0
    1b38:	0e030113 	mcreq	1, 0, r0, cr3, cr3, {0}
    1b3c:	0b3a0b0b 	bleq	e84770 <__Stack_Size+0xe84370>
    1b40:	1301053b 	movwne	r0, #5435	; 0x153b
    1b44:	13180000 	tstne	r8, #0	; 0x0
    1b48:	3a0b0b01 	bcc	2c4754 <__Stack_Size+0x2c4354>
    1b4c:	01053b0b 	tsteq	r5, fp, lsl #22
    1b50:	19000013 	stmdbne	r0, {r0, r1, r4}
    1b54:	0b0b0117 	bleq	2c1fb8 <__Stack_Size+0x2c1bb8>
    1b58:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    1b5c:	00001301 	andeq	r1, r0, r1, lsl #6
    1b60:	03000d1a 	movweq	r0, #3354	; 0xd1a
    1b64:	3b0b3a0e 	blcc	2d03a4 <__Stack_Size+0x2cffa4>
    1b68:	00134905 	andseq	r4, r3, r5, lsl #18
    1b6c:	01151b00 	tsteq	r5, r0, lsl #22
    1b70:	13010c27 	movwne	r0, #7207	; 0x1c27
    1b74:	2e1c0000 	wxorcs	wr0, wr12, wr0
    1b78:	030c3f01 	movweq	r3, #52993	; 0xcf01
    1b7c:	3b0b3a0e 	blcc	2d03bc <__Stack_Size+0x2cffbc>
    1b80:	110c270b 	tstne	ip, fp, lsl #14
    1b84:	40011201 	andmi	r1, r1, r1, lsl #4
    1b88:	0013010a 	andseq	r0, r3, sl, lsl #2
    1b8c:	00051d00 	andeq	r1, r5, r0, lsl #26
    1b90:	0b3a0e03 	bleq	e853a4 <__Stack_Size+0xe84fa4>
    1b94:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1b98:	00000602 	andeq	r0, r0, r2, lsl #12
    1b9c:	0300341e 	movweq	r3, #1054	; 0x41e
    1ba0:	3b0b3a0e 	blcc	2d03e0 <__Stack_Size+0x2cffe0>
    1ba4:	3f134905 	svccc	0x00134905
    1ba8:	000c3c0c 	andeq	r3, ip, ip, lsl #24
    1bac:	11010000 	tstne	r1, r0
    1bb0:	130e2501 	movwne	r2, #58625	; 0xe501
    1bb4:	1b0e030b 	blne	3827e8 <__Stack_Size+0x3823e8>
    1bb8:	1201110e 	andne	r1, r1, #-2147483645	; 0x80000003
    1bbc:	00061001 	andeq	r1, r6, r1
    1bc0:	00240200 	eoreq	r0, r4, r0, lsl #4
    1bc4:	0b3e0b0b 	bleq	f847f8 <__Stack_Size+0xf843f8>
    1bc8:	00000e03 	andeq	r0, r0, r3, lsl #28
    1bcc:	0b002403 	bleq	abe0 <__Stack_Size+0xa7e0>
    1bd0:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
    1bd4:	04000008 	streq	r0, [r0], #-8
    1bd8:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
    1bdc:	0b3b0b3a 	bleq	ec48cc <__Stack_Size+0xec44cc>
    1be0:	00001349 	andeq	r1, r0, r9, asr #6
    1be4:	03001605 	movweq	r1, #1541	; 0x605
    1be8:	3b0b3a0e 	blcc	2d0428 <__Stack_Size+0x2d0028>
    1bec:	00134905 	andseq	r4, r3, r5, lsl #18
    1bf0:	01170600 	tsteq	r7, r0, lsl #12
    1bf4:	0b3a0b0b 	bleq	e84828 <__Stack_Size+0xe84428>
    1bf8:	13010b3b 	movwne	r0, #6971	; 0x1b3b
    1bfc:	0d070000 	stceq	0, cr0, [r7]
    1c00:	3a0e0300 	bcc	382808 <__Stack_Size+0x382408>
    1c04:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1c08:	08000013 	stmdaeq	r0, {r0, r1, r4}
    1c0c:	13490101 	movtne	r0, #37121	; 0x9101
    1c10:	00001301 	andeq	r1, r0, r1, lsl #6
    1c14:	49002109 	stmdbmi	r0, {r0, r3, r8, sp}
    1c18:	000b2f13 	andeq	r2, fp, r3, lsl pc
    1c1c:	00240a00 	eoreq	r0, r4, r0, lsl #20
    1c20:	0b3e0b0b 	bleq	f84854 <__Stack_Size+0xf84454>
    1c24:	130b0000 	movwne	r0, #45056	; 0xb000
    1c28:	3a0b0b01 	bcc	2c4834 <__Stack_Size+0x2c4434>
    1c2c:	010b3b0b 	tsteq	fp, fp, lsl #22
    1c30:	0c000013 	stceq	0, cr0, [r0], {19}
    1c34:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
    1c38:	0b3b0b3a 	bleq	ec4928 <__Stack_Size+0xec4528>
    1c3c:	0a381349 	beq	e06968 <__Stack_Size+0xe06568>
    1c40:	0f0d0000 	svceq	0x000d0000
    1c44:	000b0b00 	andeq	r0, fp, r0, lsl #22
    1c48:	01130e00 	tsteq	r3, r0, lsl #28
    1c4c:	0b0b0e03 	bleq	2c5460 <__Stack_Size+0x2c5060>
    1c50:	0b3b0b3a 	bleq	ec4940 <__Stack_Size+0xec4540>
    1c54:	00001301 	andeq	r1, r0, r1, lsl #6
    1c58:	03000d0f 	movweq	r0, #3343	; 0xd0f
    1c5c:	3b0b3a08 	blcc	2d0484 <__Stack_Size+0x2d0084>
    1c60:	3813490b 	ldmdacc	r3, {r0, r1, r3, r8, fp, lr}
    1c64:	1000000a 	andne	r0, r0, sl
    1c68:	0b0b000f 	bleq	2c1cac <__Stack_Size+0x2c18ac>
    1c6c:	00001349 	andeq	r1, r0, r9, asr #6
    1c70:	03011311 	movweq	r1, #4881	; 0x1311
    1c74:	3a050b0e 	bcc	1448b4 <__Stack_Size+0x1444b4>
    1c78:	010b3b0b 	tsteq	fp, fp, lsl #22
    1c7c:	12000013 	andne	r0, r0, #19	; 0x13
    1c80:	0c270015 	stceq	0, cr0, [r7], #-84
    1c84:	15130000 	ldrne	r0, [r3]
    1c88:	490c2701 	stmdbmi	ip, {r0, r8, r9, sl, sp}
    1c8c:	00130113 	andseq	r0, r3, r3, lsl r1
    1c90:	00051400 	andeq	r1, r5, r0, lsl #8
    1c94:	00001349 	andeq	r1, r0, r9, asr #6
    1c98:	03000d15 	movweq	r0, #3349	; 0xd15
    1c9c:	3b0b3a0e 	blcc	2d04dc <__Stack_Size+0x2d00dc>
    1ca0:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
    1ca4:	1600000a 	strne	r0, [r0], -sl
    1ca8:	13490026 	movtne	r0, #36902	; 0x9026
    1cac:	13170000 	tstne	r7, #0	; 0x0
    1cb0:	0b0e0301 	bleq	3828bc <__Stack_Size+0x3824bc>
    1cb4:	3b0b3a0b 	blcc	2d04e8 <__Stack_Size+0x2d00e8>
    1cb8:	00130105 	andseq	r0, r3, r5, lsl #2
    1cbc:	01131800 	tsteq	r3, r0, lsl #16
    1cc0:	0b3a0b0b 	bleq	e848f4 <__Stack_Size+0xe844f4>
    1cc4:	1301053b 	movwne	r0, #5435	; 0x153b
    1cc8:	17190000 	ldrne	r0, [r9, -r0]
    1ccc:	3a0b0b01 	bcc	2c48d8 <__Stack_Size+0x2c44d8>
    1cd0:	01053b0b 	tsteq	r5, fp, lsl #22
    1cd4:	1a000013 	bne	1d28 <__Stack_Size+0x1928>
    1cd8:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
    1cdc:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    1ce0:	00001349 	andeq	r1, r0, r9, asr #6
    1ce4:	2701151b 	smladcs	r1, fp, r5, r1
    1ce8:	0013010c 	andseq	r0, r3, ip, lsl #2
    1cec:	00341c00 	eorseq	r1, r4, r0, lsl #24
    1cf0:	0b3a0e03 	bleq	e85504 <__Stack_Size+0xe85104>
    1cf4:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1cf8:	00000a02 	andeq	r0, r0, r2, lsl #20
    1cfc:	0300341d 	movweq	r3, #1053	; 0x41d
    1d00:	3b0b3a0e 	blcc	2d0540 <__Stack_Size+0x2d0140>
    1d04:	3f13490b 	svccc	0x0013490b
    1d08:	000a020c 	andeq	r0, sl, ip, lsl #4
    1d0c:	11010000 	tstne	r1, r0
    1d10:	130e2501 	movwne	r2, #58625	; 0xe501
    1d14:	1b0e030b 	blne	382948 <__Stack_Size+0x382548>
    1d18:	1201110e 	andne	r1, r1, #-2147483645	; 0x80000003
    1d1c:	00061001 	andeq	r1, r6, r1
    1d20:	00240200 	eoreq	r0, r4, r0, lsl #4
    1d24:	0b3e0b0b 	bleq	f84958 <__Stack_Size+0xf84558>
    1d28:	00000e03 	andeq	r0, r0, r3, lsl #28
    1d2c:	0b002403 	bleq	ad40 <__Stack_Size+0xa940>
    1d30:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
    1d34:	04000008 	streq	r0, [r0], #-8
    1d38:	0b0b0024 	bleq	2c1dd0 <__Stack_Size+0x2c19d0>
    1d3c:	00000b3e 	andeq	r0, r0, lr, lsr fp
    1d40:	03001605 	movweq	r1, #1541	; 0x605
    1d44:	3b0b3a0e 	blcc	2d0584 <__Stack_Size+0x2d0184>
    1d48:	0013490b 	andseq	r4, r3, fp, lsl #18
    1d4c:	012e0600 	teqeq	lr, r0, lsl #12
    1d50:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
    1d54:	0b3b0b3a 	bleq	ec4a44 <__Stack_Size+0xec4644>
    1d58:	01110c27 	tsteq	r1, r7, lsr #24
    1d5c:	06400112 	undefined
    1d60:	00001301 	andeq	r1, r0, r1, lsl #6
    1d64:	03003407 	movweq	r3, #1031	; 0x407
    1d68:	3b0b3a0e 	blcc	2d05a8 <__Stack_Size+0x2d01a8>
    1d6c:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    1d70:	0800000a 	stmdaeq	r0, {r1, r3}
    1d74:	08030034 	stmdaeq	r3, {r2, r4, r5}
    1d78:	0b3b0b3a 	bleq	ec4a68 <__Stack_Size+0xec4668>
    1d7c:	0a021349 	beq	86aa8 <__Stack_Size+0x866a8>
    1d80:	01090000 	tsteq	r9, r0
    1d84:	01134901 	tsteq	r3, r1, lsl #18
    1d88:	0a000013 	beq	1ddc <__Stack_Size+0x19dc>
    1d8c:	00000021 	andeq	r0, r0, r1, lsr #32
    1d90:	2700150b 	strcs	r1, [r0, -fp, lsl #10]
    1d94:	0c00000c 	stceq	0, cr0, [r0], {12}
    1d98:	0b0b000f 	bleq	2c1ddc <__Stack_Size+0x2c19dc>
    1d9c:	00001349 	andeq	r1, r0, r9, asr #6
    1da0:	0300340d 	movweq	r3, #1037	; 0x40d
    1da4:	3b0b3a0e 	blcc	2d05e4 <__Stack_Size+0x2d01e4>
    1da8:	3f13490b 	svccc	0x0013490b
    1dac:	000c3c0c 	andeq	r3, ip, ip, lsl #24
    1db0:	11010000 	tstne	r1, r0
    1db4:	130e2501 	movwne	r2, #58625	; 0xe501
    1db8:	1b0e030b 	blne	3829ec <__Stack_Size+0x3825ec>
    1dbc:	1201110e 	andne	r1, r1, #-2147483645	; 0x80000003
    1dc0:	00061001 	andeq	r1, r6, r1
    1dc4:	00240200 	eoreq	r0, r4, r0, lsl #4
    1dc8:	0b3e0b0b 	bleq	f849fc <__Stack_Size+0xf845fc>
    1dcc:	00000e03 	andeq	r0, r0, r3, lsl #28
    1dd0:	0b002403 	bleq	ade4 <__Stack_Size+0xa9e4>
    1dd4:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
    1dd8:	04000008 	streq	r0, [r0], #-8
    1ddc:	0b0b0024 	bleq	2c1e74 <__Stack_Size+0x2c1a74>
    1de0:	00000b3e 	andeq	r0, r0, lr, lsr fp
    1de4:	0b000f05 	bleq	5a00 <__Stack_Size+0x5600>
    1de8:	0600000b 	streq	r0, [r0], -fp
    1dec:	0b0b000f 	bleq	2c1e30 <__Stack_Size+0x2c1a30>
    1df0:	00001349 	andeq	r1, r0, r9, asr #6
    1df4:	03001607 	movweq	r1, #1543	; 0x607
    1df8:	3b0b3a0e 	blcc	2d0638 <__Stack_Size+0x2d0238>
    1dfc:	0013490b 	andseq	r4, r3, fp, lsl #18
    1e00:	012e0800 	teqeq	lr, r0, lsl #16
    1e04:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
    1e08:	0b3b0b3a 	bleq	ec4af8 <__Stack_Size+0xec46f8>
    1e0c:	13490c27 	movtne	r0, #39975	; 0x9c27
    1e10:	01120111 	tsteq	r2, r1, lsl r1
    1e14:	13010640 	movwne	r0, #5696	; 0x1640
    1e18:	05090000 	streq	r0, [r9]
    1e1c:	3a080300 	bcc	202a24 <__Stack_Size+0x202624>
    1e20:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1e24:	00060213 	andeq	r0, r6, r3, lsl r2
    1e28:	00340a00 	eorseq	r0, r4, r0, lsl #20
    1e2c:	0b3a0803 	bleq	e83e40 <__Stack_Size+0xe83a40>
    1e30:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1e34:	00000602 	andeq	r0, r0, r2, lsl #12
    1e38:	0300340b 	movweq	r3, #1035	; 0x40b
    1e3c:	3b0b3a08 	blcc	2d0664 <__Stack_Size+0x2d0264>
    1e40:	0013490b 	andseq	r4, r3, fp, lsl #18
    1e44:	00340c00 	eorseq	r0, r4, r0, lsl #24
    1e48:	0b3a0e03 	bleq	e8565c <__Stack_Size+0xe8525c>
    1e4c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1e50:	00000602 	andeq	r0, r0, r2, lsl #12
    1e54:	0300340d 	movweq	r3, #1037	; 0x40d
    1e58:	3b0b3a08 	blcc	2d0680 <__Stack_Size+0x2d0280>
    1e5c:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    1e60:	0000000a 	andeq	r0, r0, sl
    1e64:	25011101 	strcs	r1, [r1, #-257]
    1e68:	030b130e 	movweq	r1, #45838	; 0xb30e
    1e6c:	110e1b0e 	tstne	lr, lr, lsl #22
    1e70:	10011201 	andne	r1, r1, r1, lsl #4
    1e74:	02000006 	andeq	r0, r0, #6	; 0x6
    1e78:	0b0b0024 	bleq	2c1f10 <__Stack_Size+0x2c1b10>
    1e7c:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
    1e80:	24030000 	strcs	r0, [r3]
    1e84:	3e0b0b00 	fmacdcc	d0, d11, d0
    1e88:	000e030b 	andeq	r0, lr, fp, lsl #6
    1e8c:	00160400 	andseq	r0, r6, r0, lsl #8
    1e90:	0b3a0e03 	bleq	e856a4 <__Stack_Size+0xe852a4>
    1e94:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1e98:	16050000 	strne	r0, [r5], -r0
    1e9c:	3a0e0300 	bcc	382aa4 <__Stack_Size+0x3826a4>
    1ea0:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    1ea4:	06000013 	undefined
    1ea8:	0b0b0117 	bleq	2c230c <__Stack_Size+0x2c1f0c>
    1eac:	0b3b0b3a 	bleq	ec4b9c <__Stack_Size+0xec479c>
    1eb0:	00001301 	andeq	r1, r0, r1, lsl #6
    1eb4:	03000d07 	movweq	r0, #3335	; 0xd07
    1eb8:	3b0b3a0e 	blcc	2d06f8 <__Stack_Size+0x2d02f8>
    1ebc:	0013490b 	andseq	r4, r3, fp, lsl #18
    1ec0:	01010800 	tsteq	r1, r0, lsl #16
    1ec4:	13011349 	movwne	r1, #4937	; 0x1349
    1ec8:	21090000 	tstcs	r9, r0
    1ecc:	2f134900 	svccs	0x00134900
    1ed0:	0a00000b 	beq	1f04 <__Stack_Size+0x1b04>
    1ed4:	0b0b0024 	bleq	2c1f6c <__Stack_Size+0x2c1b6c>
    1ed8:	00000b3e 	andeq	r0, r0, lr, lsr fp
    1edc:	0b01130b 	bleq	46b10 <__Stack_Size+0x46710>
    1ee0:	3b0b3a0b 	blcc	2d0714 <__Stack_Size+0x2d0314>
    1ee4:	0013010b 	andseq	r0, r3, fp, lsl #2
    1ee8:	000d0c00 	andeq	r0, sp, r0, lsl #24
    1eec:	0b3a0e03 	bleq	e85700 <__Stack_Size+0xe85300>
    1ef0:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1ef4:	00000a38 	andeq	r0, r0, r8, lsr sl
    1ef8:	0b000f0d 	bleq	5b34 <__Stack_Size+0x5734>
    1efc:	0e00000b 	cdpeq	0, 0, cr0, cr0, cr11, {0}
    1f00:	0e030113 	mcreq	1, 0, r0, cr3, cr3, {0}
    1f04:	0b3a0b0b 	bleq	e84b38 <__Stack_Size+0xe84738>
    1f08:	13010b3b 	movwne	r0, #6971	; 0x1b3b
    1f0c:	0d0f0000 	stceq	0, cr0, [pc]
    1f10:	3a080300 	bcc	202b18 <__Stack_Size+0x202718>
    1f14:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1f18:	000a3813 	andeq	r3, sl, r3, lsl r8
    1f1c:	000f1000 	andeq	r1, pc, r0
    1f20:	13490b0b 	movtne	r0, #39691	; 0x9b0b
    1f24:	13110000 	tstne	r1, #0	; 0x0
    1f28:	0b0e0301 	bleq	382b34 <__Stack_Size+0x382734>
    1f2c:	3b0b3a05 	blcc	2d0748 <__Stack_Size+0x2d0348>
    1f30:	0013010b 	andseq	r0, r3, fp, lsl #2
    1f34:	00151200 	andseq	r1, r5, r0, lsl #4
    1f38:	00000c27 	andeq	r0, r0, r7, lsr #24
    1f3c:	27011513 	smladcs	r1, r3, r5, r1
    1f40:	0113490c 	tsteq	r3, ip, lsl #18
    1f44:	14000013 	strne	r0, [r0], #-19
    1f48:	13490005 	movtne	r0, #36869	; 0x9005
    1f4c:	0d150000 	ldceq	0, cr0, [r5]
    1f50:	3a0e0300 	bcc	382b58 <__Stack_Size+0x382758>
    1f54:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    1f58:	000a3813 	andeq	r3, sl, r3, lsl r8
    1f5c:	00261600 	eoreq	r1, r6, r0, lsl #12
    1f60:	00001349 	andeq	r1, r0, r9, asr #6
    1f64:	03011317 	movweq	r1, #4887	; 0x1317
    1f68:	3a0b0b0e 	bcc	2c4ba8 <__Stack_Size+0x2c47a8>
    1f6c:	01053b0b 	tsteq	r5, fp, lsl #22
    1f70:	18000013 	stmdane	r0, {r0, r1, r4}
    1f74:	0b0b0113 	bleq	2c23c8 <__Stack_Size+0x2c1fc8>
    1f78:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    1f7c:	00001301 	andeq	r1, r0, r1, lsl #6
    1f80:	0b011719 	bleq	47bec <__Stack_Size+0x477ec>
    1f84:	3b0b3a0b 	blcc	2d07b8 <__Stack_Size+0x2d03b8>
    1f88:	00130105 	andseq	r0, r3, r5, lsl #2
    1f8c:	000d1a00 	andeq	r1, sp, r0, lsl #20
    1f90:	0b3a0e03 	bleq	e857a4 <__Stack_Size+0xe853a4>
    1f94:	1349053b 	movtne	r0, #38203	; 0x953b
    1f98:	151b0000 	ldrne	r0, [fp]
    1f9c:	010c2701 	tsteq	ip, r1, lsl #14
    1fa0:	1c000013 	stcne	0, cr0, [r0], {19}
    1fa4:	0e030104 	adfeqs	f0, f3, f4
    1fa8:	0b3a0b0b 	bleq	e84bdc <__Stack_Size+0xe847dc>
    1fac:	13010b3b 	movwne	r0, #6971	; 0x1b3b
    1fb0:	281d0000 	ldmdacs	sp, {}
    1fb4:	1c0e0300 	stcne	3, cr0, [lr], {0}
    1fb8:	1e00000d 	cdpne	0, 0, cr0, cr0, cr13, {0}
    1fbc:	0c3f012e 	ldfeqs	f0, [pc], #-184
    1fc0:	0b3a0e03 	bleq	e857d4 <__Stack_Size+0xe853d4>
    1fc4:	0c270b3b 	stceq	11, cr0, [r7], #-236
    1fc8:	01111349 	tsteq	r1, r9, asr #6
    1fcc:	06400112 	undefined
    1fd0:	00001301 	andeq	r1, r0, r1, lsl #6
    1fd4:	0300051f 	movweq	r0, #1311	; 0x51f
    1fd8:	3b0b3a0e 	blcc	2d0818 <__Stack_Size+0x2d0418>
    1fdc:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    1fe0:	20000006 	andcs	r0, r0, r6
    1fe4:	08030005 	stmdaeq	r3, {r0, r2}
    1fe8:	0b3b0b3a 	bleq	ec4cd8 <__Stack_Size+0xec48d8>
    1fec:	06021349 	streq	r1, [r2], -r9, asr #6
    1ff0:	34210000 	strtcc	r0, [r1]
    1ff4:	3a0e0300 	bcc	382bfc <__Stack_Size+0x3827fc>
    1ff8:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1ffc:	22000013 	andcs	r0, r0, #19	; 0x13
    2000:	08030034 	stmdaeq	r3, {r2, r4, r5}
    2004:	0b3b0b3a 	bleq	ec4cf4 <__Stack_Size+0xec48f4>
    2008:	0a021349 	beq	86d34 <__Stack_Size+0x86934>
    200c:	34230000 	strtcc	r0, [r3]
    2010:	3a0e0300 	bcc	382c18 <__Stack_Size+0x382818>
    2014:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    2018:	3c0c3f13 	stccc	15, cr3, [ip], {19}
    201c:	0000000c 	andeq	r0, r0, ip
    2020:	25011101 	strcs	r1, [r1, #-257]
    2024:	030b130e 	movweq	r1, #45838	; 0xb30e
    2028:	110e1b0e 	tstne	lr, lr, lsl #22
    202c:	10011201 	andne	r1, r1, r1, lsl #4
    2030:	02000006 	andeq	r0, r0, #6	; 0x6
    2034:	0b0b0024 	bleq	2c20cc <__Stack_Size+0x2c1ccc>
    2038:	0e030b3e 	vmoveq.16	d3[0], r0
    203c:	24030000 	strcs	r0, [r3]
    2040:	3e0b0b00 	fmacdcc	d0, d11, d0
    2044:	0008030b 	andeq	r0, r8, fp, lsl #6
    2048:	00160400 	andseq	r0, r6, r0, lsl #8
    204c:	0b3a0e03 	bleq	e85860 <__Stack_Size+0xe85460>
    2050:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    2054:	16050000 	strne	r0, [r5], -r0
    2058:	3a0e0300 	bcc	382c60 <__Stack_Size+0x382860>
    205c:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    2060:	06000013 	undefined
    2064:	0b0b0117 	bleq	2c24c8 <__Stack_Size+0x2c20c8>
    2068:	0b3b0b3a 	bleq	ec4d58 <__Stack_Size+0xec4958>
    206c:	00001301 	andeq	r1, r0, r1, lsl #6
    2070:	03000d07 	movweq	r0, #3335	; 0xd07
    2074:	3b0b3a0e 	blcc	2d08b4 <__Stack_Size+0x2d04b4>
    2078:	0013490b 	andseq	r4, r3, fp, lsl #18
    207c:	01010800 	tsteq	r1, r0, lsl #16
    2080:	13011349 	movwne	r1, #4937	; 0x1349
    2084:	21090000 	tstcs	r9, r0
    2088:	2f134900 	svccs	0x00134900
    208c:	0a00000b 	beq	20c0 <__Stack_Size+0x1cc0>
    2090:	0b0b0024 	bleq	2c2128 <__Stack_Size+0x2c1d28>
    2094:	00000b3e 	andeq	r0, r0, lr, lsr fp
    2098:	0b01130b 	bleq	46ccc <__Stack_Size+0x468cc>
    209c:	3b0b3a0b 	blcc	2d08d0 <__Stack_Size+0x2d04d0>
    20a0:	0013010b 	andseq	r0, r3, fp, lsl #2
    20a4:	000d0c00 	andeq	r0, sp, r0, lsl #24
    20a8:	0b3a0e03 	bleq	e858bc <__Stack_Size+0xe854bc>
    20ac:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    20b0:	00000a38 	andeq	r0, r0, r8, lsr sl
    20b4:	0b000f0d 	bleq	5cf0 <__Stack_Size+0x58f0>
    20b8:	0e00000b 	cdpeq	0, 0, cr0, cr0, cr11, {0}
    20bc:	0e030113 	mcreq	1, 0, r0, cr3, cr3, {0}
    20c0:	0b3a0b0b 	bleq	e84cf4 <__Stack_Size+0xe848f4>
    20c4:	13010b3b 	movwne	r0, #6971	; 0x1b3b
    20c8:	0d0f0000 	stceq	0, cr0, [pc]
    20cc:	3a080300 	bcc	202cd4 <__Stack_Size+0x2028d4>
    20d0:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    20d4:	000a3813 	andeq	r3, sl, r3, lsl r8
    20d8:	000f1000 	andeq	r1, pc, r0
    20dc:	13490b0b 	movtne	r0, #39691	; 0x9b0b
    20e0:	13110000 	tstne	r1, #0	; 0x0
    20e4:	0b0e0301 	bleq	382cf0 <__Stack_Size+0x3828f0>
    20e8:	3b0b3a05 	blcc	2d0904 <__Stack_Size+0x2d0504>
    20ec:	0013010b 	andseq	r0, r3, fp, lsl #2
    20f0:	00151200 	andseq	r1, r5, r0, lsl #4
    20f4:	00000c27 	andeq	r0, r0, r7, lsr #24
    20f8:	27011513 	smladcs	r1, r3, r5, r1
    20fc:	0113490c 	tsteq	r3, ip, lsl #18
    2100:	14000013 	strne	r0, [r0], #-19
    2104:	13490005 	movtne	r0, #36869	; 0x9005
    2108:	0d150000 	ldceq	0, cr0, [r5]
    210c:	3a0e0300 	bcc	382d14 <__Stack_Size+0x382914>
    2110:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    2114:	000a3813 	andeq	r3, sl, r3, lsl r8
    2118:	00261600 	eoreq	r1, r6, r0, lsl #12
    211c:	00001349 	andeq	r1, r0, r9, asr #6
    2120:	03011317 	movweq	r1, #4887	; 0x1317
    2124:	3a0b0b0e 	bcc	2c4d64 <__Stack_Size+0x2c4964>
    2128:	01053b0b 	tsteq	r5, fp, lsl #22
    212c:	18000013 	stmdane	r0, {r0, r1, r4}
    2130:	0b0b0113 	bleq	2c2584 <__Stack_Size+0x2c2184>
    2134:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    2138:	00001301 	andeq	r1, r0, r1, lsl #6
    213c:	0b011719 	bleq	47da8 <__Stack_Size+0x479a8>
    2140:	3b0b3a0b 	blcc	2d0974 <__Stack_Size+0x2d0574>
    2144:	00130105 	andseq	r0, r3, r5, lsl #2
    2148:	000d1a00 	andeq	r1, sp, r0, lsl #20
    214c:	0b3a0e03 	bleq	e85960 <__Stack_Size+0xe85560>
    2150:	1349053b 	movtne	r0, #38203	; 0x953b
    2154:	151b0000 	ldrne	r0, [fp]
    2158:	010c2701 	tsteq	ip, r1, lsl #14
    215c:	1c000013 	stcne	0, cr0, [r0], {19}
    2160:	0c3f012e 	ldfeqs	f0, [pc], #-184
    2164:	0b3a0e03 	bleq	e85978 <__Stack_Size+0xe85578>
    2168:	0c270b3b 	stceq	11, cr0, [r7], #-236
    216c:	01120111 	tsteq	r2, r1, lsl r1
    2170:	13010640 	movwne	r0, #5696	; 0x1640
    2174:	051d0000 	ldreq	r0, [sp]
    2178:	3a0e0300 	bcc	382d80 <__Stack_Size+0x382980>
    217c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    2180:	00060213 	andeq	r0, r6, r3, lsl r2
    2184:	00051e00 	andeq	r1, r5, r0, lsl #28
    2188:	0b3a0803 	bleq	e8419c <__Stack_Size+0xe83d9c>
    218c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    2190:	00000602 	andeq	r0, r0, r2, lsl #12
    2194:	0300341f 	movweq	r3, #1055	; 0x41f
    2198:	3b0b3a08 	blcc	2d09c0 <__Stack_Size+0x2d05c0>
    219c:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    21a0:	2000000a 	andcs	r0, r0, sl
    21a4:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    21a8:	0b3b0b3a 	bleq	ec4e98 <__Stack_Size+0xec4a98>
    21ac:	00001349 	andeq	r1, r0, r9, asr #6
    21b0:	03003421 	movweq	r3, #1057	; 0x421
    21b4:	3b0b3a08 	blcc	2d09dc <__Stack_Size+0x2d05dc>
    21b8:	0013490b 	andseq	r4, r3, fp, lsl #18
    21bc:	00342200 	eorseq	r2, r4, r0, lsl #4
    21c0:	0b3a0803 	bleq	e841d4 <__Stack_Size+0xe83dd4>
    21c4:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    21c8:	00000602 	andeq	r0, r0, r2, lsl #12
    21cc:	03000a23 	movweq	r0, #2595	; 0xa23
    21d0:	3b0b3a0e 	blcc	2d0a10 <__Stack_Size+0x2d0610>
    21d4:	2400000b 	strcs	r0, [r0], #-11
    21d8:	0655010b 	ldrbeq	r0, [r5], -fp, lsl #2
    21dc:	34250000 	strtcc	r0, [r5]
    21e0:	3a0e0300 	bcc	382de8 <__Stack_Size+0x3829e8>
    21e4:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    21e8:	3c0c3f13 	stccc	15, cr3, [ip], {19}
    21ec:	0000000c 	andeq	r0, r0, ip
    21f0:	10001101 	andne	r1, r0, r1, lsl #2
    21f4:	03065506 	movweq	r5, #25862	; 0x6506
    21f8:	25081b08 	strcs	r1, [r8, #-2824]
    21fc:	00051308 	andeq	r1, r5, r8, lsl #6
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
       0:	00000045 	andeq	r0, r0, r5, asr #32
       4:	001f0002 	andseq	r0, pc, r2
       8:	01020000 	tsteq	r2, r0
       c:	000d0efb 	strdeq	r0, [sp], -fp
      10:	01010101 	tsteq	r1, r1, lsl #2
      14:	01000000 	tsteq	r0, r0
      18:	00010000 	andeq	r0, r1, r0
      1c:	69747263 	ldmdbvs	r4!, {r0, r1, r5, r6, r9, ip, sp, lr}^
      20:	6d73612e 	ldfvse	f6, [r3, #-184]!
      24:	00000000 	andeq	r0, r0, r0
      28:	02050000 	andeq	r0, r5, #0	; 0x0
      2c:	00000000 	andeq	r0, r0, r0
      30:	0100cc03 	tsteq	r0, r3, lsl #24
      34:	01000602 	tsteq	r0, r2, lsl #12
      38:	02050001 	andeq	r0, r5, #1	; 0x1
      3c:	00000000 	andeq	r0, r0, r0
      40:	0100d703 	tsteq	r0, r3, lsl #14
      44:	01000602 	tsteq	r0, r2, lsl #12
      48:	00009601 	andeq	r9, r0, r1, lsl #12
      4c:	40000200 	andmi	r0, r0, r0, lsl #4
      50:	02000000 	andeq	r0, r0, #0	; 0x0
      54:	0d0efb01 	vstreq	d15, [lr, #-4]
      58:	01010100 	tsteq	r1, r0, lsl #2
      5c:	00000001 	andeq	r0, r0, r1
      60:	01000001 	tsteq	r0, r1
      64:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
      68:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
      6c:	2f2e2e2f 	svccs	0x002e2e2f
      70:	2d636367 	stclcs	3, cr6, [r3, #-412]!
      74:	2e332e34 	mrccs	14, 1, r2, cr3, cr4, {1}
      78:	696c2f30 	stmdbvs	ip!, {r4, r5, r8, r9, sl, fp, sp}^
      7c:	6f6c6762 	svcvs	0x006c6762
      80:	612f7373 	teqvs	pc, r3, ror r3
      84:	00006d72 	andeq	r6, r0, r2, ror sp
      88:	30747263 	rsbscc	r7, r4, r3, ror #4
      8c:	0100532e 	tsteq	r0, lr, lsr #6
      90:	00000000 	andeq	r0, r0, r0
      94:	00000205 	andeq	r0, r0, r5, lsl #4
      98:	d2030000 	andle	r0, r3, #0	; 0x0
      9c:	2f2f0100 	svccs	0x002f0100
      a0:	2f2f2f33 	svccs	0x002f2f33
      a4:	302f2f2f 	eorcc	r2, pc, pc, lsr #30
      a8:	302f2f2f 	eorcc	r2, pc, pc, lsr #30
      ac:	2f302f2f 	svccs	0x00302f2f
      b0:	2f2f302f 	svccs	0x002f302f
      b4:	2f302f2f 	svccs	0x00302f2f
      b8:	09032f30 	stmdbeq	r3, {r4, r5, r8, r9, sl, fp, sp}
      bc:	2f2f322e 	svccs	0x002f322e
      c0:	032f2f30 	teqeq	pc, #192	; 0xc0
      c4:	2f342e0e 	svccs	0x00342e0e
      c8:	302f2f2f 	eorcc	r2, pc, pc, lsr #30
      cc:	2f2f2f2f 	svccs	0x002f2f2f
      d0:	f9032f30 	undefined instruction 0xf9032f30
      d4:	2f2f2e00 	svccs	0x002f2e00
      d8:	2f2f2f2f 	svccs	0x002f2f2f
      dc:	10023030 	andne	r3, r2, r0, lsr r0
      e0:	c3010100 	movwgt	r0, #4352	; 0x1100
      e4:	02000000 	andeq	r0, r0, #0	; 0x0
      e8:	00007b00 	andeq	r7, r0, r0, lsl #22
      ec:	fb010200 	blx	408f6 <__Stack_Size+0x404f6>
      f0:	01000d0e 	tsteq	r0, lr, lsl #26
      f4:	00010101 	andeq	r0, r1, r1, lsl #2
      f8:	00010000 	andeq	r0, r1, r0
      fc:	50410100 	subpl	r0, r1, r0, lsl #2
     100:	72732f50 	rsbsvc	r2, r3, #320	; 0x140
     104:	74730063 	ldrbtvc	r0, [r3], #-99
     108:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     10c:	5f783031 	svcpl	0x00783031
     110:	2f62696c 	svccs	0x0062696c
     114:	00636e69 	rsbeq	r6, r3, r9, ror #28
     118:	2f505041 	svccs	0x00505041
     11c:	00636e69 	rsbeq	r6, r3, r9, ror #28
     120:	69616d00 	stmdbvs	r1!, {r8, sl, fp, sp, lr}^
     124:	00632e6e 	rsbeq	r2, r3, lr, ror #28
     128:	73000001 	movwvc	r0, #1	; 0x1
     12c:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
     130:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     134:	7079745f 	rsbsvc	r7, r9, pc, asr r4
     138:	00682e65 	rsbeq	r2, r8, r5, ror #28
     13c:	73000002 	movwvc	r0, #2	; 0x2
     140:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
     144:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     148:	70616d5f 	rsbvc	r6, r1, pc, asr sp
     14c:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
     150:	43500000 	cmpmi	r0, #0	; 0x0
     154:	6d6f435f 	stclvs	3, cr4, [pc, #-380]!
     158:	0300682e 	movweq	r6, #2094	; 0x82e
     15c:	58440000 	stmdapl	r4, {}^
     160:	00682e4c 	rsbeq	r2, r8, ip, asr #28
     164:	00000003 	andeq	r0, r0, r3
     168:	34020500 	strcc	r0, [r2], #-1280
     16c:	03080031 	movweq	r0, #32817	; 0x8031
     170:	13010187 	movwne	r0, #4487	; 0x1187
     174:	73033d3d 	movwvc	r3, #15677	; 0x3d3d
     178:	3d76214a 	ldfcce	f2, [r6, #-296]!
     17c:	7fa40368 	svcvc	0x00a40368
     180:	3131323c 	teqcc	r1, ip, lsr r2
     184:	5a3e3030 	bpl	f8c24c <__Stack_Size+0xf8be4c>
     188:	323e3d30 	eorscc	r3, lr, #3072	; 0xc00
     18c:	2f4b3d6a 	svccs	0x004b3d6a
     190:	3d1f301f 	ldccc	0, cr3, [pc, #-124]
     194:	034a7a03 	movteq	r7, #43523	; 0xaa03
     198:	3d6a3c0a 	stclcc	12, cr3, [sl, #-40]!
     19c:	301f2f4b 	andscc	r2, pc, fp, asr #30
     1a0:	7a033d1f 	bvc	cf624 <__Stack_Size+0xcf224>
     1a4:	000f024a 	andeq	r0, pc, sl, asr #4
     1a8:	01560101 	cmpeq	r6, r1, lsl #2
     1ac:	00020000 	andeq	r0, r2, r0
     1b0:	0000002d 	andeq	r0, r0, sp, lsr #32
     1b4:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
     1b8:	0101000d 	tsteq	r1, sp
     1bc:	00000101 	andeq	r0, r0, r1, lsl #2
     1c0:	00000100 	andeq	r0, r0, r0, lsl #2
     1c4:	50504101 	subspl	r4, r0, r1, lsl #2
     1c8:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
     1cc:	74730000 	ldrbtvc	r0, [r3]
     1d0:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     1d4:	5f783031 	svcpl	0x00783031
     1d8:	632e7469 	teqvs	lr, #1761607680	; 0x69000000
     1dc:	00000100 	andeq	r0, r0, r0, lsl #2
     1e0:	02050000 	andeq	r0, r5, #0	; 0x0
     1e4:	08003234 	stmdaeq	r0, {r2, r4, r5, r9, ip, sp}
     1e8:	13012403 	movwne	r2, #5123	; 0x1403
     1ec:	032e0a03 	teqeq	lr, #12288	; 0x3000
     1f0:	0f032e0f 	svceq	0x00032e0f
     1f4:	2e0f032e 	cdpcs	3, 0, cr0, cr15, cr14, {1}
     1f8:	132e0f03 	teqne	lr, #12	; 0xc
     1fc:	132e0a03 	teqne	lr, #12288	; 0x3000
     200:	132e0a03 	teqne	lr, #12288	; 0x3000
     204:	132e1603 	teqne	lr, #3145728	; 0x300000
     208:	132e0a03 	teqne	lr, #12288	; 0x3000
     20c:	132e0a03 	teqne	lr, #12288	; 0x3000
     210:	132e0a03 	teqne	lr, #12288	; 0x3000
     214:	132e0a03 	teqne	lr, #12288	; 0x3000
     218:	132e0a03 	teqne	lr, #12288	; 0x3000
     21c:	132e0a03 	teqne	lr, #12288	; 0x3000
     220:	132e0a03 	teqne	lr, #12288	; 0x3000
     224:	132e0a03 	teqne	lr, #12288	; 0x3000
     228:	132e0a03 	teqne	lr, #12288	; 0x3000
     22c:	132e0a03 	teqne	lr, #12288	; 0x3000
     230:	132e0a03 	teqne	lr, #12288	; 0x3000
     234:	132e0a03 	teqne	lr, #12288	; 0x3000
     238:	132e0a03 	teqne	lr, #12288	; 0x3000
     23c:	132e0a03 	teqne	lr, #12288	; 0x3000
     240:	132e0a03 	teqne	lr, #12288	; 0x3000
     244:	132e0a03 	teqne	lr, #12288	; 0x3000
     248:	132e0a03 	teqne	lr, #12288	; 0x3000
     24c:	132e0b03 	teqne	lr, #3072	; 0xc00
     250:	132e0b03 	teqne	lr, #3072	; 0xc00
     254:	132e0b03 	teqne	lr, #3072	; 0xc00
     258:	132e0a03 	teqne	lr, #12288	; 0x3000
     25c:	132e0a03 	teqne	lr, #12288	; 0x3000
     260:	132e0a03 	teqne	lr, #12288	; 0x3000
     264:	132e0a03 	teqne	lr, #12288	; 0x3000
     268:	132e0b03 	teqne	lr, #3072	; 0xc00
     26c:	132e0b03 	teqne	lr, #3072	; 0xc00
     270:	132e0a03 	teqne	lr, #12288	; 0x3000
     274:	132e1603 	teqne	lr, #3145728	; 0x300000
     278:	132e0a03 	teqne	lr, #12288	; 0x3000
     27c:	132e0a03 	teqne	lr, #12288	; 0x3000
     280:	132e0a03 	teqne	lr, #12288	; 0x3000
     284:	132e0a03 	teqne	lr, #12288	; 0x3000
     288:	132e0a03 	teqne	lr, #12288	; 0x3000
     28c:	132e0a03 	teqne	lr, #12288	; 0x3000
     290:	132e0a03 	teqne	lr, #12288	; 0x3000
     294:	132e1703 	teqne	lr, #786432	; 0xc0000
     298:	132e1603 	teqne	lr, #3145728	; 0x300000
     29c:	132e0a03 	teqne	lr, #12288	; 0x3000
     2a0:	132e0a03 	teqne	lr, #12288	; 0x3000
     2a4:	132e0a03 	teqne	lr, #12288	; 0x3000
     2a8:	132e0b03 	teqne	lr, #3072	; 0xc00
     2ac:	132e0b03 	teqne	lr, #3072	; 0xc00
     2b0:	132e0a03 	teqne	lr, #12288	; 0x3000
     2b4:	132e0a03 	teqne	lr, #12288	; 0x3000
     2b8:	132e0a03 	teqne	lr, #12288	; 0x3000
     2bc:	132e0a03 	teqne	lr, #12288	; 0x3000
     2c0:	132e0a03 	teqne	lr, #12288	; 0x3000
     2c4:	132e0a03 	teqne	lr, #12288	; 0x3000
     2c8:	132e0a03 	teqne	lr, #12288	; 0x3000
     2cc:	132e0a03 	teqne	lr, #12288	; 0x3000
     2d0:	132e0a03 	teqne	lr, #12288	; 0x3000
     2d4:	132e0a03 	teqne	lr, #12288	; 0x3000
     2d8:	132e0a03 	teqne	lr, #12288	; 0x3000
     2dc:	132e0a03 	teqne	lr, #12288	; 0x3000
     2e0:	132e0a03 	teqne	lr, #12288	; 0x3000
     2e4:	132e0b03 	teqne	lr, #3072	; 0xc00
     2e8:	2e7e9f03 	cdpcs	15, 7, cr9, cr14, cr3, {0}
     2ec:	66032f2f 	strvs	r2, [r3], -pc, lsr #30
     2f0:	032f302e 	teqeq	pc, #46	; 0x2e
     2f4:	2f2e7f99 	svccs	0x002e7f99
     2f8:	7db9032f 	ldcvc	3, cr0, [r9, #188]!
     2fc:	022f2f2e 	eoreq	r2, pc, #184	; 0xb8
     300:	01010002 	tsteq	r1, r2
     304:	0000012c 	andeq	r0, r0, ip, lsr #2
     308:	008a0002 	addeq	r0, sl, r2
     30c:	01020000 	tsteq	r2, r0
     310:	000d0efb 	strdeq	r0, [sp], -fp
     314:	01010101 	tsteq	r1, r1, lsl #2
     318:	01000000 	tsteq	r0, r0
     31c:	41010000 	tstmi	r1, r0
     320:	732f5050 	teqvc	pc, #80	; 0x50
     324:	73006372 	movwvc	r6, #882	; 0x372
     328:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
     32c:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     330:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
     334:	636e692f 	cmnvs	lr, #770048	; 0xbc000
     338:	79730000 	ldmdbvc	r3!, {}^
     33c:	6e695f73 	mcrvs	15, 3, r5, cr9, cr3, {3}
     340:	632e7469 	teqvs	lr, #1761607680	; 0x69000000
     344:	00000100 	andeq	r0, r0, r0, lsl #2
     348:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     34c:	30316632 	eorscc	r6, r1, r2, lsr r6
     350:	79745f78 	ldmdbvc	r4!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
     354:	682e6570 	stmdavs	lr!, {r4, r5, r6, r8, sl, sp, lr}
     358:	00000200 	andeq	r0, r0, r0, lsl #4
     35c:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     360:	30316632 	eorscc	r6, r1, r2, lsr r6
     364:	616d5f78 	smcvs	54776
     368:	00682e70 	rsbeq	r2, r8, r0, ror lr
     36c:	73000002 	movwvc	r0, #2	; 0x2
     370:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
     374:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     378:	6970675f 	ldmdbvs	r0!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, sp, lr}^
     37c:	00682e6f 	rsbeq	r2, r8, pc, ror #28
     380:	73000002 	movwvc	r0, #2	; 0x2
     384:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
     388:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     38c:	69766e5f 	ldmdbvs	r6!, {r0, r1, r2, r3, r4, r6, r9, sl, fp, sp, lr}^
     390:	00682e63 	rsbeq	r2, r8, r3, ror #28
     394:	00000002 	andeq	r0, r0, r2
     398:	68020500 	stmdavs	r2, {r8, sl}
     39c:	03080033 	movweq	r0, #32819	; 0x8033
     3a0:	130101d2 	movwne	r0, #4562	; 0x11d2
     3a4:	3d3e3d59 	ldccc	13, cr3, [lr, #-356]!
     3a8:	033e3d3d 	teqeq	lr, #3904	; 0xf40
     3ac:	1e22206d 	cdpne	0, 2, cr2, cr2, cr13, {3}
     3b0:	033d3122 	teqeq	sp, #-2147483640	; 0x80000008
     3b4:	302e7fbf 	strhcc	r7, [lr], -pc
     3b8:	311e214e 	tstcc	lr, lr, asr #2
     3bc:	032e0a03 	teqeq	lr, #12288	; 0x3000
     3c0:	2f2f2073 	svccs	0x002f2073
     3c4:	1f4c302f 	svcne	0x004c302f
     3c8:	312f1f2f 	teqcc	pc, pc, lsr #30
     3cc:	2f2f2b31 	svccs	0x002f2b31
     3d0:	1f4c302f 	svcne	0x004c302f
     3d4:	302f1f21 	eorcc	r1, pc, r1, lsr #30
     3d8:	1f211f4d 	svcne	0x00211f4d
     3dc:	4b30302d 	blmi	c0c498 <__Stack_Size+0xc0c098>
     3e0:	03354b4c 	teqeq	r5, #77824	; 0x13000
     3e4:	31322e79 	teqcc	r2, r9, ror lr
     3e8:	2f2f2f2b 	svccs	0x002f2f2b
     3ec:	2f1f4c33 	svccs	0x001f4c33
     3f0:	4c302f1f 	ldcmi	15, cr2, [r0], #-124
     3f4:	2f1f2f1f 	svccs	0x001f2f1f
     3f8:	7fa40332 	svcvc	0x00a40332
     3fc:	78032890 	stmdavc	r3, {r4, r7, fp, sp}
     400:	0b03282e 	bleq	ca4c0 <__Stack_Size+0xca0c0>
     404:	2079034a 	rsbscs	r0, r9, sl, asr #6
     408:	21231f4e 	teqcs	r3, lr, asr #30
     40c:	2f2f2f1c 	svccs	0x002f2f1c
     410:	1c24312f 	stfnes	f3, [r4], #-188
     414:	2f2f2f2f 	svccs	0x002f2f2f
     418:	7fa2032f 	svcvc	0x00a2032f
     41c:	4d31313c 	ldfmis	f3, [r1, #-240]!
     420:	3f3f3130 	svccc	0x003f3130
     424:	694d3f3f 	stmdbvs	sp, {r0, r1, r2, r3, r4, r5, r8, r9, sl, fp, ip, sp}^
     428:	523f5d3f 	eorspl	r5, pc, #4032	; 0xfc0
     42c:	023d4c5b 	eorseq	r4, sp, #23296	; 0x5b00
     430:	01010005 	tsteq	r1, r5
     434:	000000d4 	ldrdeq	r0, [r0], -r4
     438:	00750002 	rsbseq	r0, r5, r2
     43c:	01020000 	tsteq	r2, r0
     440:	000d0efb 	strdeq	r0, [sp], -fp
     444:	01010101 	tsteq	r1, r1, lsl #2
     448:	01000000 	tsteq	r0, r0
     44c:	41010000 	tstmi	r1, r0
     450:	732f5050 	teqvc	pc, #80	; 0x50
     454:	73006372 	movwvc	r6, #882	; 0x372
     458:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
     45c:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     460:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
     464:	636e692f 	cmnvs	lr, #770048	; 0xbc000
     468:	43500000 	cmpmi	r0, #0	; 0x0
     46c:	6d6f435f 	stclvs	3, cr4, [pc, #-380]!
     470:	0100632e 	tsteq	r0, lr, lsr #6
     474:	74730000 	ldrbtvc	r0, [r3]
     478:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     47c:	5f783031 	svcpl	0x00783031
     480:	65707974 	ldrbvs	r7, [r0, #-2420]!
     484:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
     488:	74730000 	ldrbtvc	r0, [r3]
     48c:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     490:	5f783031 	svcpl	0x00783031
     494:	2e70616d 	rpwcssz	f6, f0, #5.0
     498:	00020068 	andeq	r0, r2, r8, rrx
     49c:	6d747300 	ldclvs	3, cr7, [r4]
     4a0:	31663233 	cmncc	r6, r3, lsr r2
     4a4:	755f7830 	ldrbvc	r7, [pc, #-2096]	; fffffc7c <SCS_BASE+0x1fff1c7c>
     4a8:	74726173 	ldrbtvc	r6, [r2], #-371
     4ac:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
     4b0:	00000000 	andeq	r0, r0, r0
     4b4:	358c0205 	strcc	r0, [ip, #517]
     4b8:	f1030800 	undefined instruction 0xf1030800
     4bc:	68210100 	stmdavs	r1!, {r8}
     4c0:	69034083 	stmdbvs	r3, {r0, r1, r7, lr}
     4c4:	3e22209e 	mcrcc	0, 1, r2, cr2, cr14, {4}
     4c8:	3d4c4d30 	stclcc	13, cr4, [ip, #-192]
     4cc:	214a6f03 	cmpcs	sl, r3, lsl #30
     4d0:	033d2149 	teqeq	sp, #1073741842	; 0x40000012
     4d4:	1f213c78 	svcne	0x00213c78
     4d8:	03673d21 	cmneq	r7, #2112	; 0x840
     4dc:	4e204a74 	mcrmi	10, 1, r4, cr0, cr4, {3}
     4e0:	7503403a 	strvc	r4, [r3, #-58]
     4e4:	2d303c20 	ldccs	12, cr3, [r0, #-128]!
     4e8:	3c4d034c 	mcrrcc	3, 4, r0, sp, cr12
     4ec:	241c242e 	ldrcs	r2, [ip], #-1070
     4f0:	2f2f4b32 	svccs	0x002f4b32
     4f4:	2e78032f 	cdpcs	3, 7, cr0, cr8, cr15, {1}
     4f8:	22312523 	eorscs	r2, r1, #146800640	; 0x8c00000
     4fc:	6a4d3e3d 	bvs	134fdf8 <__Stack_Size+0x134f9f8>
     500:	3e3d3031 	mrccc	0, 1, r3, cr13, cr1, {1}
     504:	024c6a4d 	subeq	r6, ip, #315392	; 0x4d000
     508:	01010006 	tsteq	r1, r6
     50c:	000000fb 	strdeq	r0, [r0], -fp
     510:	00720002 	rsbseq	r0, r2, r2
     514:	01020000 	tsteq	r2, r0
     518:	000d0efb 	strdeq	r0, [sp], -fp
     51c:	01010101 	tsteq	r1, r1, lsl #2
     520:	01000000 	tsteq	r0, r0
     524:	41010000 	tstmi	r1, r0
     528:	732f5050 	teqvc	pc, #80	; 0x50
     52c:	73006372 	movwvc	r6, #882	; 0x372
     530:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
     534:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     538:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
     53c:	636e692f 	cmnvs	lr, #770048	; 0xbc000
     540:	58440000 	stmdapl	r4, {}^
     544:	00632e4c 	rsbeq	r2, r3, ip, asr #28
     548:	73000001 	movwvc	r0, #1	; 0x1
     54c:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
     550:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     554:	7079745f 	rsbsvc	r7, r9, pc, asr r4
     558:	00682e65 	rsbeq	r2, r8, r5, ror #28
     55c:	73000002 	movwvc	r0, #2	; 0x2
     560:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
     564:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     568:	70616d5f 	rsbvc	r6, r1, pc, asr sp
     56c:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
     570:	74730000 	ldrbtvc	r0, [r3]
     574:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     578:	5f783031 	svcpl	0x00783031
     57c:	72617375 	rsbvc	r7, r1, #-738197503	; 0xd4000001
     580:	00682e74 	rsbeq	r2, r8, r4, ror lr
     584:	00000002 	andeq	r0, r0, r2
     588:	e8020500 	stmda	r2, {r8, sl}
     58c:	03080036 	movweq	r0, #32822	; 0x8036
     590:	2e0101b7 	mcrcs	1, 0, r0, cr1, cr7, {5}
     594:	03283f24 	teqeq	r8, #144	; 0x90
     598:	2f4b2079 	svccs	0x004b2079
     59c:	4d1d322f 	lfmmi	f3, 4, [sp, #-188]
     5a0:	6a4d3e2f 	bvs	134fe64 <__Stack_Size+0x134fa64>
     5a4:	032e6b03 	teqeq	lr, #3072	; 0xc00
     5a8:	03302015 	teqeq	r0, #21	; 0x15
     5ac:	2f587ed5 	svccs	0x00587ed5
     5b0:	0182032f 	orreq	r0, r2, pc, lsr #6
     5b4:	211f212e 	tstcs	pc, lr, lsr #2
     5b8:	033e835a 	teqeq	lr, #1744830465	; 0x68000001
     5bc:	22907fb2 	addscs	r7, r0, #712	; 0x2c8
     5c0:	1c41221e 	sfmne	f2, 2, [r1], {30}
     5c4:	4b6a4b4e 	blmi	1a93304 <__Stack_Size+0x1a92f04>
     5c8:	4b245f4c 	blmi	918300 <__Stack_Size+0x917f00>
     5cc:	03313024 	teqeq	r1, #36	; 0x24
     5d0:	03262079 	teqeq	r6, #121	; 0x79
     5d4:	0e032073 	mcreq	0, 0, r2, cr3, cr3, {3}
     5d8:	565a2520 	ldrbpl	r2, [sl], -r0, lsr #10
     5dc:	3f1d506b 	svccc	0x001d506b
     5e0:	03335632 	teqeq	r3, #52428800	; 0x3200000
     5e4:	87033c0a 	strhi	r3, [r3, -sl, lsl #24]
     5e8:	6723747f 	undefined
     5ec:	26294434 	undefined
     5f0:	6d03301e 	stcvs	0, cr3, [r3, #-120]
     5f4:	0334272e 	teqeq	r4, #12058624	; 0xb80000
     5f8:	565a2e0a 	ldrbpl	r2, [sl], -sl, lsl #28
     5fc:	311d425d 	tstcc	sp, sp, asr r2
     600:	30415632 	subcc	r5, r1, r2, lsr r6
     604:	07024f1e 	smladeq	r2, lr, pc, r4
     608:	aa010100 	bge	40a10 <__Stack_Size+0x40610>
     60c:	02000000 	andeq	r0, r0, #0	; 0x0
     610:	00005300 	andeq	r5, r0, r0, lsl #6
     614:	fb010200 	blx	40e1e <__Stack_Size+0x40a1e>
     618:	01000d0e 	tsteq	r0, lr, lsl #26
     61c:	00010101 	andeq	r0, r1, r1, lsl #2
     620:	00010000 	andeq	r0, r1, r0
     624:	50410100 	subpl	r0, r1, r0, lsl #2
     628:	72732f50 	rsbsvc	r2, r3, #320	; 0x140
     62c:	74730063 	ldrbtvc	r0, [r3], #-99
     630:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     634:	5f783031 	svcpl	0x00783031
     638:	2f62696c 	svccs	0x0062696c
     63c:	00636e69 	rsbeq	r6, r3, r9, ror #28
     640:	746f4d00 	strbtvc	r4, [pc], #3328	; 648 <__Stack_Size+0x248>
     644:	6f43726f 	svcvs	0x0043726f
     648:	6f72746e 	svcvs	0x0072746e
     64c:	00632e6c 	rsbeq	r2, r3, ip, ror #28
     650:	73000001 	movwvc	r0, #1	; 0x1
     654:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
     658:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     65c:	7079745f 	rsbsvc	r7, r9, pc, asr r4
     660:	00682e65 	rsbeq	r2, r8, r5, ror #28
     664:	00000002 	andeq	r0, r0, r2
     668:	d0020500 	andle	r0, r2, r0, lsl #10
     66c:	03080038 	movweq	r0, #32824	; 0x8038
     670:	160100d9 	undefined
     674:	282e6e03 	stmdacs	lr!, {r0, r1, r9, sl, fp, sp, lr}
     678:	36207803 	strtcc	r7, [r0], -r3, lsl #16
     67c:	44207803 	strtmi	r7, [r0], #-2051
     680:	67037667 	strvs	r7, [r3, -r7, ror #12]
     684:	1e227a3c 	mcrne	10, 1, r7, cr2, cr12, {1}
     688:	77032f22 	strvc	r2, [r3, -r2, lsr #30]
     68c:	2009033c 	andcs	r0, r9, ip, lsr r3
     690:	035a2f1f 	cmpeq	sl, #124	; 0x7c
     694:	6e204a66 	fnmulsvs	s8, s0, s13
     698:	2d221f21 	stccs	15, cr1, [r2, #-132]!
     69c:	5a2f1f2f 	bpl	bc8360 <__Stack_Size+0xbc7f60>
     6a0:	204a6503 	subcs	r6, sl, r3, lsl #10
     6a4:	211f2f6e 	tstcs	pc, lr, ror #30
     6a8:	03594b21 	cmpeq	r9, #33792	; 0x8400
     6ac:	03343c69 	teqeq	r4, #26880	; 0x6900
     6b0:	76262e7a 	undefined
     6b4:	01000202 	tsteq	r0, r2, lsl #4
     6b8:	0000b801 	andeq	fp, r0, r1, lsl #16
     6bc:	70000200 	andvc	r0, r0, r0, lsl #4
     6c0:	02000000 	andeq	r0, r0, #0	; 0x0
     6c4:	0d0efb01 	vstreq	d15, [lr, #-4]
     6c8:	01010100 	tsteq	r1, r0, lsl #2
     6cc:	00000001 	andeq	r0, r0, r1
     6d0:	01000001 	tsteq	r0, r1
     6d4:	2f505041 	svccs	0x00505041
     6d8:	00637273 	rsbeq	r7, r3, r3, ror r2
     6dc:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     6e0:	30316632 	eorscc	r6, r1, r2, lsr r6
     6e4:	696c5f78 	stmdbvs	ip!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
     6e8:	6e692f62 	cdpvs	15, 6, cr2, cr9, cr2, {3}
     6ec:	41000063 	tstmi	r0, r3, rrx
     6f0:	632e4344 	teqvs	lr, #268435457	; 0x10000001
     6f4:	00000100 	andeq	r0, r0, r0, lsl #2
     6f8:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     6fc:	30316632 	eorscc	r6, r1, r2, lsr r6
     700:	79745f78 	ldmdbvc	r4!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
     704:	682e6570 	stmdavs	lr!, {r4, r5, r6, r8, sl, sp, lr}
     708:	00000200 	andeq	r0, r0, r0, lsl #4
     70c:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     710:	30316632 	eorscc	r6, r1, r2, lsr r6
     714:	616d5f78 	smcvs	54776
     718:	00682e70 	rsbeq	r2, r8, r0, ror lr
     71c:	73000002 	movwvc	r0, #2	; 0x2
     720:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
     724:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     728:	6364615f 	cmnvs	r4, #-1073741801	; 0xc0000017
     72c:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
     730:	00000000 	andeq	r0, r0, r0
     734:	39bc0205 	ldmibcc	ip!, {r0, r2, r9}
     738:	e2030800 	and	r0, r3, #0	; 0x0
     73c:	50330100 	eorspl	r0, r3, r0, lsl #2
     740:	1e24232b 	cdpne	3, 2, cr2, cr4, cr11, {1}
     744:	20790322 	rsbscs	r0, r9, r2, lsr #6
     748:	21302f21 	teqcs	r0, r1, lsr #30
     74c:	4e6d3130 	mcrmi	1, 3, r3, cr13, cr0, {1}
     750:	5c675d3d 	stclpl	13, cr5, [r7], #-244
     754:	7f820375 	svcvc	0x00820375
     758:	68782458 	ldmdavs	r8!, {r3, r4, r6, sl, sp}^
     75c:	4c4b4c4b 	mcrrmi	12, 4, r4, fp, cr11
     760:	3e3e4d3f 	mrccc	13, 1, r4, cr14, cr15, {1}
     764:	033d221e 	teqeq	sp, #-536870911	; 0xe0000001
     768:	1b03580f 	blne	d67ac <__Stack_Size+0xd63ac>
     76c:	740d033c 	strvc	r0, [sp], #-828
     770:	01000902 	tsteq	r0, r2, lsl #18
     774:	00020d01 	andeq	r0, r2, r1, lsl #26
     778:	84000200 	strhi	r0, [r0], #-512
     77c:	02000000 	andeq	r0, r0, #0	; 0x0
     780:	0d0efb01 	vstreq	d15, [lr, #-4]
     784:	01010100 	tsteq	r1, r0, lsl #2
     788:	00000001 	andeq	r0, r0, r1
     78c:	01000001 	tsteq	r0, r1
     790:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     794:	30316632 	eorscc	r6, r1, r2, lsr r6
     798:	696c5f78 	stmdbvs	ip!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
     79c:	72732f62 	rsbsvc	r2, r3, #392	; 0x188
     7a0:	74730063 	ldrbtvc	r0, [r3], #-99
     7a4:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     7a8:	5f783031 	svcpl	0x00783031
     7ac:	2f62696c 	svccs	0x0062696c
     7b0:	00636e69 	rsbeq	r6, r3, r9, ror #28
     7b4:	6d747300 	ldclvs	3, cr7, [r4]
     7b8:	31663233 	cmncc	r6, r3, lsr r2
     7bc:	615f7830 	cmpvs	pc, r0, lsr r8
     7c0:	632e6364 	teqvs	lr, #-1879048191	; 0x90000001
     7c4:	00000100 	andeq	r0, r0, r0, lsl #2
     7c8:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     7cc:	30316632 	eorscc	r6, r1, r2, lsr r6
     7d0:	79745f78 	ldmdbvc	r4!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
     7d4:	682e6570 	stmdavs	lr!, {r4, r5, r6, r8, sl, sp, lr}
     7d8:	00000200 	andeq	r0, r0, r0, lsl #4
     7dc:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     7e0:	30316632 	eorscc	r6, r1, r2, lsr r6
     7e4:	616d5f78 	smcvs	54776
     7e8:	00682e70 	rsbeq	r2, r8, r0, ror lr
     7ec:	73000002 	movwvc	r0, #2	; 0x2
     7f0:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
     7f4:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     7f8:	6364615f 	cmnvs	r4, #-1073741801	; 0xc0000017
     7fc:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
     800:	00000000 	andeq	r0, r0, r0
     804:	3acc0205 	bcc	ff301020 <SCS_BASE+0x1f2f3020>
     808:	ae030800 	cdpge	8, 0, cr0, cr3, cr0, {0}
     80c:	0f030101 	svceq	0x00030101
     810:	03922601 	orrseq	r2, r2, #1048576	; 0x100000
     814:	7903200b 	stmdbvc	r3, {r0, r1, r3, sp}
     818:	0385352e 	orreq	r3, r5, #192937984	; 0xb800000
     81c:	7a03200a 	bvc	c884c <__Stack_Size+0xc844c>
     820:	321c2620 	andscc	r2, ip, #33554432	; 0x2000000
     824:	0b03213e 	bleq	c8d24 <__Stack_Size+0xc8924>
     828:	2331153c 	teqcs	r1, #251658240	; 0xf000000
     82c:	2f232323 	svccs	0x00232323
     830:	172e0c03 	strne	r0, [lr, -r3, lsl #24]!
     834:	034c4f23 	movteq	r4, #53027	; 0xcf23
     838:	2317200d 	tstcs	r7, #13	; 0xd
     83c:	12034c4f 	andne	r4, r3, #20224	; 0x4f00
     840:	01090320 	tsteq	r9, r0, lsr #6
     844:	4c4f2322 	mcrrmi	3, 2, r2, pc, cr2
     848:	172e0a03 	strne	r0, [lr, -r3, lsl #20]!
     84c:	2e0a034b 	cdpcs	3, 0, cr0, cr10, cr11, {2}
     850:	4a0d0319 	bmi	3414bc <__Stack_Size+0x3410bc>
     854:	172e0a03 	strne	r0, [lr, -r3, lsl #20]!
     858:	2e0a034b 	cdpcs	3, 0, cr0, cr10, cr11, {2}
     85c:	4a0d0319 	bmi	3414c8 <__Stack_Size+0x3410c8>
     860:	172e0c03 	strne	r0, [lr, -r3, lsl #24]!
     864:	034c5024 	movteq	r5, #49188	; 0xc024
     868:	0319200a 	tsteq	r9, #10	; 0xa
     86c:	0d034a0d 	fstseq	s8, [r3, #-52]
     870:	0109032e 	tsteq	r9, lr, lsr #6
     874:	30311d25 	eorscc	r1, r1, r5, lsr #26
     878:	200e0321 	andcs	r0, lr, r1, lsr #6
     87c:	4c4f2317 	mcrrmi	3, 1, r2, pc, cr7
     880:	03202c03 	teqeq	r0, #768	; 0x300
     884:	7603010a 	strvc	r0, [r3], -sl, lsl #2
     888:	0a032020 	beq	c8910 <__Stack_Size+0xc8510>
     88c:	32302558 	eorscc	r2, r0, #369098752	; 0x16000000
     890:	242e7803 	strtcs	r7, [lr], #-2051
     894:	22352232 	eorscs	r2, r5, #536870915	; 0x20000003
     898:	2e780332 	mrccs	3, 3, r0, cr8, cr2, {1}
     89c:	23223224 	teqcs	r2, #1073741826	; 0x40000002
     8a0:	03323e41 	teqeq	r2, #1040	; 0x410
     8a4:	32242e78 	eorcc	r2, r4, #1920	; 0x780
     8a8:	305d3122 	subscc	r3, sp, r2, lsr #2
     8ac:	2e780332 	mrccs	3, 3, r0, cr8, cr2, {1}
     8b0:	36223224 	strtcc	r3, [r2], -r4, lsr #4
     8b4:	78033230 	stmdavc	r3, {r4, r5, r9, ip, sp}
     8b8:	2232242e 	eorscs	r2, r2, #771751936	; 0x2e000000
     8bc:	2e0d0322 	cdpcs	3, 0, cr0, cr13, cr2, {1}
     8c0:	4c4f2317 	mcrrmi	3, 1, r2, pc, cr7
     8c4:	17200a03 	strne	r0, [r0, -r3, lsl #20]!
     8c8:	2e09032f 	cdpcs	3, 0, cr0, cr9, cr15, {1}
     8cc:	0e032f14 	mcreq	15, 0, r2, cr3, cr4, {0}
     8d0:	4f23174a 	svcmi	0x0023174a
     8d4:	200e034c 	andcs	r0, lr, ip, asr #6
     8d8:	4c4f2317 	mcrrmi	3, 1, r2, pc, cr7
     8dc:	1a202903 	bne	80acf0 <__Stack_Size+0x80a8f0>
     8e0:	21223022 	teqcs	r2, r2, lsr #32
     8e4:	17200e03 	strne	r0, [r0, -r3, lsl #28]!
     8e8:	034c4f23 	movteq	r4, #53027	; 0xcf23
     8ec:	2417200e 	ldrcs	r2, [r7], #-14
     8f0:	0a034c50 	beq	d3a38 <__Stack_Size+0xd3638>
     8f4:	0d031920 	stceq	9, cr1, [r3, #-128]
     8f8:	2e2c034a 	cdpcs	3, 2, cr0, cr12, cr10, {2}
     8fc:	03010a03 	movweq	r0, #6659	; 0x1a03
     900:	03202076 	teqeq	r0, #118	; 0x76
     904:	3025580a 	eorcc	r5, r5, sl, lsl #16
     908:	2e780332 	mrccs	3, 3, r0, cr8, cr2, {1}
     90c:	35223224 	strcc	r3, [r2, #-548]!
     910:	78033222 	stmdavc	r3, {r1, r5, r9, ip, sp}
     914:	2232242e 	eorscs	r2, r2, #771751936	; 0x2e000000
     918:	921e2625 	andsls	r2, lr, #38797312	; 0x2500000
     91c:	22322a24 	eorscs	r2, r2, #147456	; 0x24000
     920:	2e0c0321 	cdpcs	3, 0, cr0, cr12, cr1, {1}
     924:	25010903 	strcs	r0, [r1, #-2307]
     928:	2130311d 	teqcs	r0, sp, lsl r1
     92c:	27201303 	strcs	r1, [r0, -r3, lsl #6]!
     930:	2e100321 	cdpcs	3, 1, cr0, cr0, cr1, {1}
     934:	033d2620 	teqeq	sp, #33554432	; 0x2000000
     938:	221a3c1b 	andscs	r3, sl, #6912	; 0x1b00
     93c:	0321224c 	teqeq	r1, #-1073741820	; 0xc0000004
     940:	2219200f 	andscs	r2, r9, #15	; 0xf
     944:	2e1f0321 	cdpcs	3, 1, cr0, cr15, cr1, {1}
     948:	2230221a 	eorscs	r2, r0, #-1610612735	; 0xa0000001
     94c:	200b0321 	andcs	r0, fp, r1, lsr #6
     950:	5a5d2316 	bpl	17495b0 <__Stack_Size+0x17491b0>
     954:	1a3c1103 	bne	f04d68 <__Stack_Size+0xf04968>
     958:	03580d03 	cmpeq	r8, #192	; 0xc0
     95c:	3d182011 	ldccc	0, cr2, [r8, #-68]
     960:	03200f03 	teqeq	r0, #12	; 0xc
     964:	0323010c 	teqeq	r3, #3	; 0x3
     968:	0f03ac0d 	svceq	0x0003ac0d
     96c:	010b032e 	tsteq	fp, lr, lsr #6
     970:	768b033d 	undefined
     974:	241c2420 	ldrcs	r2, [ip], #-1056
     978:	5a94241c 	bpl	fe5099f0 <SCS_BASE+0x1e4fb9f0>
     97c:	5a415a41 	bpl	1057288 <__Stack_Size+0x1056e88>
     980:	0004025e 	andeq	r0, r4, lr, asr r2
     984:	021f0101 	andseq	r0, pc, #1073741824	; 0x40000000
     988:	00020000 	andeq	r0, r2, r0
     98c:	00000088 	andeq	r0, r0, r8, lsl #1
     990:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
     994:	0101000d 	tsteq	r1, sp
     998:	00000101 	andeq	r0, r0, r1, lsl #2
     99c:	00000100 	andeq	r0, r0, r0, lsl #2
     9a0:	6d747301 	ldclvs	3, cr7, [r4, #-4]!
     9a4:	31663233 	cmncc	r6, r3, lsr r2
     9a8:	6c5f7830 	mrrcvs	8, 3, r7, pc, cr0
     9ac:	732f6269 	teqvc	pc, #-1879048186	; 0x90000006
     9b0:	73006372 	movwvc	r6, #882	; 0x372
     9b4:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
     9b8:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     9bc:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
     9c0:	636e692f 	cmnvs	lr, #770048	; 0xbc000
     9c4:	74730000 	ldrbtvc	r0, [r3]
     9c8:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     9cc:	5f783031 	svcpl	0x00783031
     9d0:	73616c66 	cmnvc	r1, #26112	; 0x6600
     9d4:	00632e68 	rsbeq	r2, r3, r8, ror #28
     9d8:	73000001 	movwvc	r0, #1	; 0x1
     9dc:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
     9e0:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     9e4:	7079745f 	rsbsvc	r7, r9, pc, asr r4
     9e8:	00682e65 	rsbeq	r2, r8, r5, ror #28
     9ec:	73000002 	movwvc	r0, #2	; 0x2
     9f0:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
     9f4:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     9f8:	70616d5f 	rsbvc	r6, r1, pc, asr sp
     9fc:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
     a00:	74730000 	ldrbtvc	r0, [r3]
     a04:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     a08:	5f783031 	svcpl	0x00783031
     a0c:	73616c66 	cmnvc	r1, #26112	; 0x6600
     a10:	00682e68 	rsbeq	r2, r8, r8, ror #28
     a14:	00000002 	andeq	r0, r0, r2
     a18:	60020500 	andvs	r0, r2, r0, lsl #10
     a1c:	0308003e 	movweq	r0, #32830	; 0x803e
     a20:	170100d6 	undefined
     a24:	0d033d59 	stceq	13, cr3, [r3, #-356]
     a28:	3d59174a 	ldclcc	7, cr1, [r9, #-296]
     a2c:	174a0d03 	strbne	r0, [sl, -r3, lsl #26]
     a30:	0b033d59 	bleq	cff9c <__Stack_Size+0xcfb9c>
     a34:	3d3d144a 	cfldrscc	mvf1, [sp, #-296]!
     a38:	14660a03 	strbtne	r0, [r6], #-2563
     a3c:	03f50359 	mvnseq	r0, #1677721601	; 0x64000001
     a40:	033d143c 	teqeq	sp, #1006632960	; 0x3c000000
     a44:	2f143c0a 	svccs	0x00143c0a
     a48:	154a0b03 	strbne	r0, [sl, #-2819]
     a4c:	03580903 	cmpeq	r8, #49152	; 0xc000
     a50:	03153c0a 	tsteq	r5, #2560	; 0xa00
     a54:	0e03580a 	cdpeq	8, 0, cr5, cr3, cr10, {0}
     a58:	5d23173c 	stcpl	7, cr1, [r3, #-240]!
     a5c:	3c10035a 	ldccc	3, cr0, [r0], {90}
     a60:	0b033018 	bleq	ccac8 <__Stack_Size+0xcc6c8>
     a64:	660b0358 	undefined
     a68:	173c0f03 	ldrne	r0, [ip, -r3, lsl #30]!
     a6c:	4a0b032f 	bmi	2c1730 <__Stack_Size+0x2c1330>
     a70:	036c7a15 	cmneq	ip, #86016	; 0x15000
     a74:	0c03660c 	stceq	6, cr6, [r3], {12}
     a78:	205c033c 	subscs	r0, ip, ip, lsr r3
     a7c:	03202403 	teqeq	r0, #50331648	; 0x3000000
     a80:	2403205c 	strcs	r2, [r3], #-92
     a84:	205c0320 	subscs	r0, ip, r0, lsr #6
     a88:	38036c5e 	stmdacc	r3, {r1, r2, r3, r4, r6, sl, fp, sp, lr}
     a8c:	ba032274 	blt	c9464 <__Stack_Size+0xc9064>
     a90:	6c6c907f 	stclvs	0, cr9, [ip], #-508
     a94:	03662303 	cmneq	r6, #201326592	; 0xc000000
     a98:	c4032e51 	strgt	r2, [r3], #-3665
     a9c:	03222000 	teqeq	r2, #0	; 0x0
     aa0:	43a52e65 	undefined instruction 0x43a52e65
     aa4:	4a7def03 	bmi	1f7c6b8 <__Stack_Size+0x1f7c2b8>
     aa8:	03200903 	teqeq	r0, #49152	; 0xc000
     aac:	09032e77 	stmdbeq	r3, {r0, r1, r2, r4, r5, r6, r9, sl, fp, sp}
     ab0:	76032120 	strvc	r2, [r3], -r0, lsr #2
     ab4:	200a032e 	andcs	r0, sl, lr, lsr #6
     ab8:	20730323 	rsbscs	r0, r3, r3, lsr #6
     abc:	302e0d03 	eorcc	r0, lr, r3, lsl #26
     ac0:	3e1e2231 	mrccc	2, 0, r2, cr14, cr1, {1}
     ac4:	6b233e77 	blvs	8d04a8 <__Stack_Size+0x8d00a8>
     ac8:	827f8e03 	rsbshi	r8, pc, #48	; 0x30
     acc:	35314c42 	ldrcc	r4, [r1, #-3138]!
     ad0:	212e7903 	teqcs	lr, r3, lsl #18
     ad4:	3d1c243e 	cfldrscc	mvf2, [ip, #-248]
     ad8:	6931304d 	ldmdbvs	r1!, {r0, r2, r3, r6, ip, sp}
     adc:	4e4e224c 	cdpmi	2, 4, cr2, cr14, cr12, {2}
     ae0:	2387314c 	orrcs	r3, r7, #19	; 0x13
     ae4:	7ef8036c 	cdpvc	3, 15, cr0, cr8, cr12, {3}
     ae8:	0f032082 	svceq	0x00032082
     aec:	03313e20 	teqeq	r1, #512	; 0x200
     af0:	0c032e74 	stceq	14, cr2, [r3], {116}
     af4:	033d212e 	teqeq	sp, #-2147483637	; 0x8000000b
     af8:	0d032073 	stceq	0, cr2, [r3, #-460]
     afc:	221e3020 	andscs	r3, lr, #32	; 0x20
     b00:	231d2322 	tstcs	sp, #-2013265920	; 0x88000000
     b04:	032e6d03 	teqeq	lr, #192	; 0xc0
     b08:	23a03c15 	movcs	r3, #5376	; 0x1500
     b0c:	6703231d 	smladvs	r3, sp, r3, r2
     b10:	3c1c032e 	ldccc	3, cr0, [ip], {46}
     b14:	231d23a0 	tstcs	sp, #-2147483646	; 0x80000002
     b18:	032e6003 	teqeq	lr, #3	; 0x3
     b1c:	23a02023 	movcs	r2, #35	; 0x23
     b20:	2331231d 	teqcs	r1, #1946157056	; 0x74000000
     b24:	7f900387 	svcvc	0x00900387
     b28:	03262082 	teqeq	r6, #130	; 0x82
     b2c:	3026207a 	eorcc	r2, r6, sl, ror r0
     b30:	78033631 	stmdavc	r3, {r0, r4, r5, r9, sl, ip, sp}
     b34:	4b3f2120 	blmi	fc8fbc <__Stack_Size+0xfc8bbc>
     b38:	6b233023 	blvs	8ccbcc <__Stack_Size+0x8cc7cc>
     b3c:	587fbb03 	ldmdapl	pc!, {r0, r1, r8, r9, fp, ip, sp, pc}^
     b40:	79032720 	stmdbvc	r3, {r5, r8, r9, sl, sp}
     b44:	31302720 	teqcc	r0, r0, lsr #14
     b48:	224c1c24 	subcs	r1, ip, #9216	; 0x2400
     b4c:	036b2330 	cmneq	fp, #-1073741824	; 0xc0000000
     b50:	204a7fab 	subcs	r7, sl, fp, lsr #31
     b54:	20790327 	rsbscs	r0, r9, r7, lsr #6
     b58:	25323027 	ldrcs	r3, [r2, #-39]!
     b5c:	30314c1b 	eorscc	r4, r1, fp, lsl ip
     b60:	0a033132 	beq	cd030 <__Stack_Size+0xccc30>
     b64:	036c233c 	cmneq	ip, #-268435456	; 0xf0000000
     b68:	244a7f93 	strbcs	r7, [sl], #-3987
     b6c:	0336314c 	teqeq	r6, #19	; 0x13
     b70:	3f212e78 	svccc	0x00212e78
     b74:	4d3d1c24 	ldcmi	12, cr1, [sp, #-144]!
     b78:	23693130 	cmncs	r9, #12	; 0xc
     b7c:	1d233f2b 	stcne	15, cr3, [r3, #-172]!
     b80:	2e0a0323 	cdpcs	3, 0, cr0, cr10, cr3, {1}
     b84:	ab036c23 	blge	dbc18 <__Stack_Size+0xdb818>
     b88:	4c24827f 	sfmmi	f0, 1, [r4], #-508
     b8c:	2b234b31 	blcs	8d3858 <__Stack_Size+0x8d3458>
     b90:	6b233e3f 	blvs	8d0494 <__Stack_Size+0x8d0094>
     b94:	433c4203 	teqmi	ip, #805306368	; 0x30000000
     b98:	2925314c 	stmdbcs	r5!, {r2, r3, r6, r8, ip, sp}
     b9c:	213d1b25 	teqcs	sp, r5, lsr #22
     ba0:	6b23304d 	blvs	8cccdc <__Stack_Size+0x8cc8dc>
     ba4:	01000502 	tsteq	r0, r2, lsl #10
     ba8:	00017401 	andeq	r7, r1, r1, lsl #8
     bac:	86000200 	strhi	r0, [r0], -r0, lsl #4
     bb0:	02000000 	andeq	r0, r0, #0	; 0x0
     bb4:	0d0efb01 	vstreq	d15, [lr, #-4]
     bb8:	01010100 	tsteq	r1, r0, lsl #2
     bbc:	00000001 	andeq	r0, r0, r1
     bc0:	01000001 	tsteq	r0, r1
     bc4:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     bc8:	30316632 	eorscc	r6, r1, r2, lsr r6
     bcc:	696c5f78 	stmdbvs	ip!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
     bd0:	72732f62 	rsbsvc	r2, r3, #392	; 0x188
     bd4:	74730063 	ldrbtvc	r0, [r3], #-99
     bd8:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     bdc:	5f783031 	svcpl	0x00783031
     be0:	2f62696c 	svccs	0x0062696c
     be4:	00636e69 	rsbeq	r6, r3, r9, ror #28
     be8:	6d747300 	ldclvs	3, cr7, [r4]
     bec:	31663233 	cmncc	r6, r3, lsr r2
     bf0:	675f7830 	smmlarvs	pc, r0, r8, r7
     bf4:	2e6f6970 	mcrcs	9, 3, r6, cr15, cr0, {3}
     bf8:	00010063 	andeq	r0, r1, r3, rrx
     bfc:	6d747300 	ldclvs	3, cr7, [r4]
     c00:	31663233 	cmncc	r6, r3, lsr r2
     c04:	745f7830 	ldrbvc	r7, [pc], #2096	; c0c <__Stack_Size+0x80c>
     c08:	2e657079 	mcrcs	0, 3, r7, cr5, cr9, {3}
     c0c:	00020068 	andeq	r0, r2, r8, rrx
     c10:	6d747300 	ldclvs	3, cr7, [r4]
     c14:	31663233 	cmncc	r6, r3, lsr r2
     c18:	6d5f7830 	ldclvs	8, cr7, [pc, #-192]
     c1c:	682e7061 	stmdavs	lr!, {r0, r5, r6, ip, sp, lr}
     c20:	00000200 	andeq	r0, r0, r0, lsl #4
     c24:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     c28:	30316632 	eorscc	r6, r1, r2, lsr r6
     c2c:	70675f78 	rsbvc	r5, r7, r8, ror pc
     c30:	682e6f69 	stmdavs	lr!, {r0, r3, r5, r6, r8, r9, sl, fp, sp, lr}
     c34:	00000200 	andeq	r0, r0, r0, lsl #4
     c38:	02050000 	andeq	r0, r5, #0	; 0x0
     c3c:	08004388 	stmdaeq	r0, {r3, r7, r8, r9, lr}
     c40:	0100fc03 	tstpeq	r0, r3, lsl #24
     c44:	03200a03 	teqeq	r0, #12288	; 0x3000
     c48:	7603200c 	strvc	r2, [r3], -ip
     c4c:	79033320 	stmdbvc	r3, {r5, r8, r9, ip, sp}
     c50:	0333352e 	teqeq	r3, #192937984	; 0xb800000
     c54:	16032e6a 	strne	r2, [r3], -sl, ror #28
     c58:	3e322220 	cdpcc	2, 3, cr2, cr2, cr0, {1}
     c5c:	31213230 	teqcc	r1, r0, lsr r2
     c60:	0323312b 	teqeq	r3, #-1073741814	; 0xc000000a
     c64:	3a28207a 	bcc	a08e54 <__Stack_Size+0xa08a54>
     c68:	66032227 	strvs	r2, [r3], -r7, lsr #4
     c6c:	3c1f033c 	ldccc	3, cr0, [pc], {60}
     c70:	5a313025 	bpl	c4cd0c <__Stack_Size+0xc4c90c>
     c74:	3121322f 	teqcc	r1, pc, lsr #4
     c78:	0323312b 	teqeq	r3, #-1073741814	; 0xc000000a
     c7c:	3a28207a 	bcc	a08e6c <__Stack_Size+0xa08a6c>
     c80:	69032225 	stmdbvs	r3, {r0, r2, r5, r9, sp}
     c84:	3c1b033c 	ldccc	3, cr0, [fp], {60}
     c88:	3c0b0322 	stccc	3, cr0, [fp], {34}
     c8c:	2f2f3d14 	svccs	0x002f3d14
     c90:	19200c03 	stmdbne	r0!, {r0, r1, sl, fp}
     c94:	03580903 	cmpeq	r8, #49152	; 0xc000
     c98:	2f16200a 	svccs	0x0016200a
     c9c:	192e0c03 	stmdbne	lr!, {r0, r1, sl, fp}
     ca0:	03580903 	cmpeq	r8, #49152	; 0xc000
     ca4:	2f16200a 	svccs	0x0016200a
     ca8:	172e0d03 	strne	r0, [lr, -r3, lsl #26]!
     cac:	200d0321 	andcs	r0, sp, r1, lsr #6
     cb0:	10032117 	andne	r2, r3, r7, lsl r1
     cb4:	32221820 	eorcc	r1, r2, #2097152	; 0x200000
     cb8:	2e0c0322 	cdpcs	3, 0, cr0, cr12, cr2, {1}
     cbc:	0d032116 	stfeqs	f2, [r3, #-88]
     cc0:	22301920 	eorscs	r1, r0, #524288	; 0x80000
     cc4:	21222222 	teqcs	r2, r2, lsr #4
     cc8:	19200f03 	stmdbne	r0!, {r0, r1, r8, r9, sl, fp}
     ccc:	2d312c30 	ldccs	12, cr2, [r1, #-192]!
     cd0:	032f2230 	teqeq	pc, #3	; 0x3
     cd4:	2f163c0b 	svccs	0x00163c0b
     cd8:	034a2603 	movteq	r2, #42499	; 0xa603
     cdc:	032c200c 	teqeq	ip, #12	; 0xc
     ce0:	23272076 	teqcs	r7, #118	; 0x76
     ce4:	23332922 	teqcs	r3, #557056	; 0x88000
     ce8:	3f4c2f1f 	svccc	0x004c2f1f
     cec:	2231676b 	eorscs	r6, r1, #28049408	; 0x1ac0000
     cf0:	0f032f5b 	svceq	0x00032f5b
     cf4:	2f3e274a 	svccs	0x003e274a
     cf8:	03599f1f 	cmpeq	r9, #124	; 0x7c
     cfc:	214a7ca7 	smlaltbcs	r7, sl, r7, ip
     d00:	4b2f212d 	blmi	bc91bc <__Stack_Size+0xbc8dbc>
     d04:	242e4503 	strtcs	r4, [lr], #-1283
     d08:	241c241c 	ldrcs	r2, [ip], #-1052
     d0c:	324ba108 	subcc	sl, fp, #2	; 0x2
     d10:	324b324b 	subcc	r3, fp, #-1342177276	; 0xb0000004
     d14:	324b324b 	subcc	r3, fp, #-1342177276	; 0xb0000004
     d18:	5e59324b 	cdppl	2, 5, cr3, cr9, cr11, {2}
     d1c:	01000602 	tsteq	r0, r2, lsl #12
     d20:	0001a601 	andeq	sl, r1, r1, lsl #12
     d24:	86000200 	strhi	r0, [r0], -r0, lsl #4
     d28:	02000000 	andeq	r0, r0, #0	; 0x0
     d2c:	0d0efb01 	vstreq	d15, [lr, #-4]
     d30:	01010100 	tsteq	r1, r0, lsl #2
     d34:	00000001 	andeq	r0, r0, r1
     d38:	01000001 	tsteq	r0, r1
     d3c:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     d40:	30316632 	eorscc	r6, r1, r2, lsr r6
     d44:	696c5f78 	stmdbvs	ip!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
     d48:	72732f62 	rsbsvc	r2, r3, #392	; 0x188
     d4c:	74730063 	ldrbtvc	r0, [r3], #-99
     d50:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     d54:	5f783031 	svcpl	0x00783031
     d58:	2f62696c 	svccs	0x0062696c
     d5c:	00636e69 	rsbeq	r6, r3, r9, ror #28
     d60:	6d747300 	ldclvs	3, cr7, [r4]
     d64:	31663233 	cmncc	r6, r3, lsr r2
     d68:	6e5f7830 	mrcvs	8, 2, r7, cr15, cr0, {1}
     d6c:	2e636976 	mcrcs	9, 3, r6, cr3, cr6, {3}
     d70:	00010063 	andeq	r0, r1, r3, rrx
     d74:	6d747300 	ldclvs	3, cr7, [r4]
     d78:	31663233 	cmncc	r6, r3, lsr r2
     d7c:	745f7830 	ldrbvc	r7, [pc], #2096	; d84 <__Stack_Size+0x984>
     d80:	2e657079 	mcrcs	0, 3, r7, cr5, cr9, {3}
     d84:	00020068 	andeq	r0, r2, r8, rrx
     d88:	6d747300 	ldclvs	3, cr7, [r4]
     d8c:	31663233 	cmncc	r6, r3, lsr r2
     d90:	6d5f7830 	ldclvs	8, cr7, [pc, #-192]
     d94:	682e7061 	stmdavs	lr!, {r0, r5, r6, ip, sp, lr}
     d98:	00000200 	andeq	r0, r0, r0, lsl #4
     d9c:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     da0:	30316632 	eorscc	r6, r1, r2, lsr r6
     da4:	766e5f78 	uqsub16vc	r5, lr, r8
     da8:	682e6369 	stmdavs	lr!, {r0, r3, r5, r6, r8, r9, sp, lr}
     dac:	00000200 	andeq	r0, r0, r0, lsl #4
     db0:	02050000 	andeq	r0, r5, #0	; 0x0
     db4:	08004610 	stmdaeq	r0, {r4, r9, sl, lr}
     db8:	15012403 	strne	r2, [r1, #-1027]
     dbc:	03352d3d 	teqeq	r5, #3904	; 0xf40
     dc0:	2f2f207a 	svccs	0x002f207a
     dc4:	2c241c32 	stccs	12, cr1, [r4], #-200
     dc8:	03242c30 	teqeq	r4, #12288	; 0x3000
     dcc:	3e153c0b 	cdpcc	12, 1, cr3, cr5, cr11, {0}
     dd0:	212f211e 	teqcs	pc, lr, lsl r1
     dd4:	213e2321 	teqcs	lr, r1, lsr #6
     dd8:	0321212f 	teqeq	r1, #-1073741813	; 0xc000000b
     ddc:	67176616 	undefined
     de0:	034a0d03 	movteq	r0, #44291	; 0xad03
     de4:	243f200a 	ldrtcs	r2, [pc], #10	; dec <__Stack_Size+0x9ec>
     de8:	200a031c 	andcs	r0, sl, ip, lsl r3
     dec:	5c207603 	stcpl	6, cr7, [r0], #-12
     df0:	312b3f3d 	teqcc	fp, sp, lsr pc
     df4:	222b241f 	eorcs	r2, fp, #520093696	; 0x1f000000
     df8:	22301e6a 	eorscs	r1, r0, #1696	; 0x6a0
     dfc:	03938831 	orrseq	r8, r3, #3211264	; 0x310000
     e00:	2f14580b 	svccs	0x0014580b
     e04:	03212121 	teqeq	r1, #1073741832	; 0x40000008
     e08:	132000d7 	teqne	r0, #215	; 0xd7
     e0c:	660b0367 	strvs	r0, [fp], -r7, ror #6
     e10:	09034c19 	stmdbeq	r3, {r0, r3, r4, sl, fp, lr}
     e14:	4a0a039e 	bmi	281c94 <__Stack_Size+0x281894>
     e18:	0a032f16 	beq	cca78 <__Stack_Size+0xcc678>
     e1c:	0391164a 	orrseq	r1, r1, #77594624	; 0x4a00000
     e20:	4b133c0b 	blmi	4cfe54 <__Stack_Size+0x4cfa54>
     e24:	194a0b03 	stmdbne	sl, {r0, r1, r8, r9, fp}^
     e28:	9e09034c 	cdpls	3, 0, cr0, cr9, cr12, {2}
     e2c:	134a0b03 	movtne	r0, #43779	; 0xab03
     e30:	4a10032f 	bmi	401af4 <__Stack_Size+0x4016f4>
     e34:	0a037517 	beq	de298 <__Stack_Size+0xdde98>
     e38:	033d133c 	teqeq	sp, #-268435456	; 0xf0000000
     e3c:	3d13580a 	ldccc	8, cr5, [r3, #-40]
     e40:	17581103 	ldrbne	r1, [r8, -r3, lsl #2]
     e44:	035a5c22 	cmpeq	sl, #8704	; 0x2200
     e48:	5a193c11 	bpl	64fe94 <__Stack_Size+0x64fa94>
     e4c:	035a5c22 	cmpeq	sl, #8704	; 0x2200
     e50:	09034a18 	stmdbeq	r3, {r3, r4, r9, fp, lr}
     e54:	694b7820 	stmdbvs	fp, {r5, fp, ip, sp, lr}^
     e58:	79033f31 	stmdbvc	r3, {r0, r4, r5, r8, r9, sl, fp, ip, sp}
     e5c:	7a03282e 	bvc	caf1c <__Stack_Size+0xcab1c>
     e60:	59752520 	ldmdbpl	r5!, {r5, r8, sl, sp}^
     e64:	194a1003 	stmdbne	sl, {r0, r1, ip}^
     e68:	0b034c23 	bleq	d3efc <__Stack_Size+0xd3afc>
     e6c:	3c0f0382 	stccc	3, cr0, [pc], {130}
     e70:	83010903 	movwhi	r0, #6403	; 0x1903
     e74:	034a0e03 	movteq	r0, #44547	; 0xae03
     e78:	03910109 	orrseq	r0, r1, #1073741826	; 0x40000002
     e7c:	0a033c14 	beq	cfed4 <__Stack_Size+0xcfad4>
     e80:	0b035a01 	bleq	d768c <__Stack_Size+0xd728c>
     e84:	3c110382 	ldccc	3, cr0, [r1], {130}
     e88:	3e3e2319 	mrccc	3, 1, r2, cr14, cr9, {0}
     e8c:	58780330 	ldmdapl	r8!, {r4, r5, r8, r9}^
     e90:	20780328 	rsbscs	r0, r8, r8, lsr #6
     e94:	40224b36 	eormi	r4, r2, r6, lsr fp
     e98:	0f033141 	svceq	0x00033141
     e9c:	0109033c 	tsteq	r9, ip, lsr r3
     ea0:	241c3230 	ldrcs	r3, [ip], #-560
     ea4:	7c8d0323 	stcvc	3, cr0, [sp], {35}
     ea8:	032f2f3c 	teqeq	pc, #240	; 0xf0
     eac:	1c242e6f 	stcne	14, cr2, [r4], #-444
     eb0:	6d032f24 	stcvs	15, cr2, [r3, #-144]
     eb4:	032f2f3c 	teqeq	pc, #240	; 0xf0
     eb8:	2f2f2e72 	svccs	0x002f2e72
     ebc:	2f2e7203 	svccs	0x002e7203
     ec0:	2e72032f 	cdpcs	3, 7, cr0, cr2, cr15, {1}
     ec4:	02022f2f 	andeq	r2, r2, #188	; 0xbc
     ec8:	d2010100 	andle	r0, r1, #0	; 0x0
     ecc:	02000000 	andeq	r0, r0, #0	; 0x0
     ed0:	00007100 	andeq	r7, r0, r0, lsl #2
     ed4:	fb010200 	blx	416de <__Stack_Size+0x412de>
     ed8:	01000d0e 	tsteq	r0, lr, lsl #26
     edc:	00010101 	andeq	r0, r1, r1, lsl #2
     ee0:	00010000 	andeq	r0, r1, r0
     ee4:	74730100 	ldrbtvc	r0, [r3], #-256
     ee8:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     eec:	5f783031 	svcpl	0x00783031
     ef0:	2f62696c 	svccs	0x0062696c
     ef4:	00637273 	rsbeq	r7, r3, r3, ror r2
     ef8:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     efc:	30316632 	eorscc	r6, r1, r2, lsr r6
     f00:	696c5f78 	stmdbvs	ip!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
     f04:	6e692f62 	cdpvs	15, 6, cr2, cr9, cr2, {3}
     f08:	73000063 	movwvc	r0, #99	; 0x63
     f0c:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
     f10:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     f14:	7277705f 	rsbsvc	r7, r7, #95	; 0x5f
     f18:	0100632e 	tsteq	r0, lr, lsr #6
     f1c:	74730000 	ldrbtvc	r0, [r3]
     f20:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     f24:	5f783031 	svcpl	0x00783031
     f28:	65707974 	ldrbvs	r7, [r0, #-2420]!
     f2c:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
     f30:	74730000 	ldrbtvc	r0, [r3]
     f34:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     f38:	5f783031 	svcpl	0x00783031
     f3c:	2e70616d 	rpwcssz	f6, f0, #5.0
     f40:	00020068 	andeq	r0, r2, r8, rrx
     f44:	05000000 	streq	r0, [r0]
     f48:	00499402 	subeq	r9, r9, r2, lsl #8
     f4c:	00d10308 	sbcseq	r0, r1, r8, lsl #6
     f50:	032f1601 	teqeq	pc, #1048576	; 0x100000
     f54:	2f164a0b 	svccs	0x00164a0b
     f58:	184a1403 	stmdane	sl, {r0, r1, sl, ip}^
     f5c:	21233131 	teqcs	r3, r1, lsr r1
     f60:	164a0b03 	strbne	r0, [sl], -r3, lsl #22
     f64:	00d8032f 	sbcseq	r0, r8, pc, lsr #6
     f68:	0b03184a 	bleq	c7098 <__Stack_Size+0xc6c98>
     f6c:	4a0d0366 	bmi	341d0c <__Stack_Size+0x34190c>
     f70:	43035916 	movwmi	r5, #14614	; 0x3916
     f74:	221e143c 	andscs	r1, lr, #1006632960	; 0x3c000000
     f78:	4d3f221e 	lfmmi	f2, 4, [pc, #-120]!
     f7c:	49032f93 	stmdbmi	r3, {r0, r1, r4, r7, r8, r9, sl, fp, sp}
     f80:	78031a4a 	stmdavc	r3, {r1, r3, r6, r9, fp, ip}
     f84:	78032820 	stmdavc	r3, {r5, fp, sp}
     f88:	200b0320 	andcs	r0, fp, r0, lsr #6
     f8c:	69232331 	stmdbvs	r3!, {r0, r4, r5, r8, r9, sp}
     f90:	41233f1d 	teqmi	r3, sp, lsl pc
     f94:	7ef50330 	mrcvc	3, 7, r0, cr5, cr0, {1}
     f98:	4b67214a 	blmi	19c94c8 <__Stack_Size+0x19c90c8>
     f9c:	01000102 	tsteq	r0, r2, lsl #2
     fa0:	0001b401 	andeq	fp, r1, r1, lsl #8
     fa4:	84000200 	strhi	r0, [r0], #-512
     fa8:	02000000 	andeq	r0, r0, #0	; 0x0
     fac:	0d0efb01 	vstreq	d15, [lr, #-4]
     fb0:	01010100 	tsteq	r1, r0, lsl #2
     fb4:	00000001 	andeq	r0, r0, r1
     fb8:	01000001 	tsteq	r0, r1
     fbc:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     fc0:	30316632 	eorscc	r6, r1, r2, lsr r6
     fc4:	696c5f78 	stmdbvs	ip!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
     fc8:	72732f62 	rsbsvc	r2, r3, #392	; 0x188
     fcc:	74730063 	ldrbtvc	r0, [r3], #-99
     fd0:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     fd4:	5f783031 	svcpl	0x00783031
     fd8:	2f62696c 	svccs	0x0062696c
     fdc:	00636e69 	rsbeq	r6, r3, r9, ror #28
     fe0:	6d747300 	ldclvs	3, cr7, [r4]
     fe4:	31663233 	cmncc	r6, r3, lsr r2
     fe8:	725f7830 	subsvc	r7, pc, #3145728	; 0x300000
     fec:	632e6363 	teqvs	lr, #-1946157055	; 0x8c000001
     ff0:	00000100 	andeq	r0, r0, r0, lsl #2
     ff4:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     ff8:	30316632 	eorscc	r6, r1, r2, lsr r6
     ffc:	79745f78 	ldmdbvc	r4!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    1000:	682e6570 	stmdavs	lr!, {r4, r5, r6, r8, sl, sp, lr}
    1004:	00000200 	andeq	r0, r0, r0, lsl #4
    1008:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    100c:	30316632 	eorscc	r6, r1, r2, lsr r6
    1010:	616d5f78 	smcvs	54776
    1014:	00682e70 	rsbeq	r2, r8, r0, ror lr
    1018:	73000002 	movwvc	r0, #2	; 0x2
    101c:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
    1020:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    1024:	6363725f 	cmnvs	r3, #-268435451	; 0xf0000005
    1028:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    102c:	00000000 	andeq	r0, r0, r0
    1030:	4a740205 	bmi	1d0184c <__Stack_Size+0x1d0144c>
    1034:	fc030800 	stc2	8, cr0, [r3], {0}
    1038:	5b140100 	blpl	501440 <__Stack_Size+0x501040>
    103c:	4d4d695b 	stclmi	9, cr6, [sp, #-364]
    1040:	6611032f 	ldrvs	r0, [r1], -pc, lsr #6
    1044:	7a032618 	bvc	ca8ac <__Stack_Size+0xca4ac>
    1048:	5c4d4d2e 	mcrrpl	13, 2, r4, sp, cr14
    104c:	0c035041 	stceq	0, cr5, [r3], {65}
    1050:	a303213c 	movwge	r2, #12604	; 0x313c
    1054:	dd032006 	stcle	0, cr2, [r3, #-24]
    1058:	a3032079 	movwge	r2, #12409	; 0x3079
    105c:	e5032006 	str	r2, [r3, #-6]
    1060:	2d2f2079 	stccs	0, cr2, [pc, #-484]!
    1064:	069a0321 	ldreq	r0, [sl], r1, lsr #6
    1068:	79f30358 	ldmibvc	r3!, {r3, r4, r6, r8, r9}^
    106c:	4a0c0358 	bmi	301dd4 <__Stack_Size+0x3019d4>
    1070:	31313118 	teqcc	r1, r8, lsl r1
    1074:	3c0d0321 	stccc	3, cr0, [sp], {33}
    1078:	14032f16 	strne	r2, [r3], #-3862
    107c:	4d34194a 	ldcmi	9, cr1, [r4, #-296]!
    1080:	3c0c0321 	stccc	3, cr0, [ip], {33}
    1084:	0e032f16 	mcreq	15, 0, r2, cr3, cr6, {0}
    1088:	3131184a 	teqcc	r1, sl, asr #16
    108c:	0e032123 	adfeqsp	f2, f3, f3
    1090:	034b134a 	movteq	r1, #45898	; 0xb34a
    1094:	31184a15 	tstcc	r8, r5, lsl sl
    1098:	03212331 	teqeq	r1, #-1006632960	; 0xc4000000
    109c:	31184a11 	tstcc	r8, r1, lsl sl
    10a0:	03212331 	teqeq	r1, #-1006632960	; 0xc4000000
    10a4:	31184a11 	tstcc	r8, r1, lsl sl
    10a8:	03213131 	teqeq	r1, #1073741836	; 0x4000000c
    10ac:	23173c13 	tstcs	r7, #4864	; 0x1300
    10b0:	10035a5d 	andne	r5, r3, sp, asr sl
    10b4:	032f163c 	teqeq	pc, #62914560	; 0x3c00000
    10b8:	31184a10 	tstcc	r8, r0, lsl sl
    10bc:	03212331 	teqeq	r1, #-1006632960	; 0xc4000000
    10c0:	34184a0f 	ldrcc	r4, [r8], #-2575
    10c4:	23207a03 	teqcs	r0, #12288	; 0x3000
    10c8:	09032a27 	stmdbeq	r3, {r0, r1, r2, r5, r9, fp, sp}
    10cc:	0c03343c 	cfstrseq	mvf3, [r3], {60}
    10d0:	032f164a 	teqeq	pc, #77594624	; 0x4a00000
    10d4:	4b174a11 	blmi	5d3920 <__Stack_Size+0x5d3520>
    10d8:	164a0d03 	strbne	r0, [sl], -r3, lsl #26
    10dc:	4a0b032f 	bmi	2c1da0 <__Stack_Size+0x2c19a0>
    10e0:	22241c16 	eorcs	r1, r4, #5632	; 0x1600
    10e4:	21660c03 	cmncs	r6, r3, lsl #24
    10e8:	3a30224c 	bcc	c09a20 <__Stack_Size+0xc09620>
    10ec:	7a786927 	bvc	1e1b590 <__Stack_Size+0x1e1b190>
    10f0:	207a0326 	rsbscs	r0, sl, r6, lsr #6
    10f4:	331b2534 	tstcc	fp, #218103808	; 0xd000000
    10f8:	41694177 	smcmi	37911
    10fc:	20780336 	rsbscs	r0, r8, r6, lsr r3
    1100:	0367413f 	cmneq	r7, #-1073741809	; 0xc000000f
    1104:	22179015 	andscs	r9, r7, #21	; 0x15
    1108:	14035a5c 	strne	r5, [r3], #-2652
    110c:	5c22173c 	stcpl	7, cr1, [r2], #-240
    1110:	3c15035a 	ldccc	3, cr0, [r5], {90}
    1114:	5a5c2217 	bpl	1709978 <__Stack_Size+0x1709578>
    1118:	173c1303 	ldrne	r1, [ip, -r3, lsl #6]!
    111c:	035a5c22 	cmpeq	sl, #8704	; 0x2200
    1120:	22173c14 	andscs	r3, r7, #5120	; 0x1400
    1124:	0b035a5c 	bleq	d7a9c <__Stack_Size+0xd769c>
    1128:	032f163c 	teqeq	pc, #62914560	; 0x3c00000
    112c:	2f164a0b 	svccs	0x00164a0b
    1130:	174a1003 	strbne	r1, [sl, -r3]
    1134:	4a16032f 	bmi	581df8 <__Stack_Size+0x5819f8>
    1138:	22010903 	andcs	r0, r1, #49152	; 0xc000
    113c:	94309230 	ldrtls	r9, [r0], #-560
    1140:	03821103 	orreq	r1, r2, #-1073741824	; 0xc0000000
    1144:	59143c0d 	ldmdbpl	r4, {r0, r2, r3, sl, fp, ip, sp}
    1148:	193c1103 	ldmdbne	ip!, {r0, r1, r8, ip}
    114c:	03660b03 	cmneq	r6, #3072	; 0xc00
    1150:	2f184a11 	svccs	0x00184a11
    1154:	01000402 	tsteq	r0, r2, lsl #8
    1158:	0000b901 	andeq	fp, r0, r1, lsl #18
    115c:	75000200 	strvc	r0, [r0, #-512]
    1160:	02000000 	andeq	r0, r0, #0	; 0x0
    1164:	0d0efb01 	vstreq	d15, [lr, #-4]
    1168:	01010100 	tsteq	r1, r0, lsl #2
    116c:	00000001 	andeq	r0, r0, r1
    1170:	01000001 	tsteq	r0, r1
    1174:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    1178:	30316632 	eorscc	r6, r1, r2, lsr r6
    117c:	696c5f78 	stmdbvs	ip!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    1180:	72732f62 	rsbsvc	r2, r3, #392	; 0x188
    1184:	74730063 	ldrbtvc	r0, [r3], #-99
    1188:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    118c:	5f783031 	svcpl	0x00783031
    1190:	2f62696c 	svccs	0x0062696c
    1194:	00636e69 	rsbeq	r6, r3, r9, ror #28
    1198:	6d747300 	ldclvs	3, cr7, [r4]
    119c:	31663233 	cmncc	r6, r3, lsr r2
    11a0:	735f7830 	cmpvc	pc, #3145728	; 0x300000
    11a4:	69747379 	ldmdbvs	r4!, {r0, r3, r4, r5, r6, r8, r9, ip, sp, lr}^
    11a8:	632e6b63 	teqvs	lr, #101376	; 0x18c00
    11ac:	00000100 	andeq	r0, r0, r0, lsl #2
    11b0:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    11b4:	30316632 	eorscc	r6, r1, r2, lsr r6
    11b8:	79745f78 	ldmdbvc	r4!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    11bc:	682e6570 	stmdavs	lr!, {r4, r5, r6, r8, sl, sp, lr}
    11c0:	00000200 	andeq	r0, r0, r0, lsl #4
    11c4:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    11c8:	30316632 	eorscc	r6, r1, r2, lsr r6
    11cc:	616d5f78 	smcvs	54776
    11d0:	00682e70 	rsbeq	r2, r8, r0, ror lr
    11d4:	00000002 	andeq	r0, r0, r2
    11d8:	18020500 	stmdane	r2, {r8, sl}
    11dc:	0308004e 	movweq	r0, #32846	; 0x804e
    11e0:	3016012b 	andscc	r0, r6, fp, lsr #2
    11e4:	0b035a4e 	bleq	d7b24 <__Stack_Size+0xd7724>
    11e8:	032f163c 	teqeq	pc, #62914560	; 0x3c00000
    11ec:	30164a0e 	andscc	r4, r6, lr, lsl #20
    11f0:	3e6a3e4c 	cdpcc	14, 6, cr3, cr10, cr12, {2}
    11f4:	164a0b03 	strbne	r0, [sl], -r3, lsl #22
    11f8:	035a5c22 	cmpeq	sl, #8704	; 0x2200
    11fc:	2f133c0a 	svccs	0x00133c0a
    1200:	034a0e03 	movteq	r0, #44547	; 0xae03
    1204:	7603010a 	strvc	r0, [r3], -sl, lsl #2
    1208:	200a032e 	andcs	r0, sl, lr, lsr #6
    120c:	0c037822 	stceq	8, cr7, [r3], {34}
    1210:	00040258 	andeq	r0, r4, r8, asr r2
    1214:	05eb0101 	strbeq	r0, [fp, #257]!
    1218:	00020000 	andeq	r0, r2, r0
    121c:	00000084 	andeq	r0, r0, r4, lsl #1
    1220:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
    1224:	0101000d 	tsteq	r1, sp
    1228:	00000101 	andeq	r0, r0, r1, lsl #2
    122c:	00000100 	andeq	r0, r0, r0, lsl #2
    1230:	6d747301 	ldclvs	3, cr7, [r4, #-4]!
    1234:	31663233 	cmncc	r6, r3, lsr r2
    1238:	6c5f7830 	mrrcvs	8, 3, r7, pc, cr0
    123c:	732f6269 	teqvc	pc, #-1879048186	; 0x90000006
    1240:	73006372 	movwvc	r6, #882	; 0x372
    1244:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
    1248:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    124c:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
    1250:	636e692f 	cmnvs	lr, #770048	; 0xbc000
    1254:	74730000 	ldrbtvc	r0, [r3]
    1258:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    125c:	5f783031 	svcpl	0x00783031
    1260:	2e6d6974 	mcrcs	9, 3, r6, cr13, cr4, {3}
    1264:	00010063 	andeq	r0, r1, r3, rrx
    1268:	6d747300 	ldclvs	3, cr7, [r4]
    126c:	31663233 	cmncc	r6, r3, lsr r2
    1270:	745f7830 	ldrbvc	r7, [pc], #2096	; 1278 <__Stack_Size+0xe78>
    1274:	2e657079 	mcrcs	0, 3, r7, cr5, cr9, {3}
    1278:	00020068 	andeq	r0, r2, r8, rrx
    127c:	6d747300 	ldclvs	3, cr7, [r4]
    1280:	31663233 	cmncc	r6, r3, lsr r2
    1284:	6d5f7830 	ldclvs	8, cr7, [pc, #-192]
    1288:	682e7061 	stmdavs	lr!, {r0, r5, r6, ip, sp, lr}
    128c:	00000200 	andeq	r0, r0, r0, lsl #4
    1290:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    1294:	30316632 	eorscc	r6, r1, r2, lsr r6
    1298:	69745f78 	ldmdbvs	r4!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    129c:	00682e6d 	rsbeq	r2, r8, sp, ror #28
    12a0:	00000002 	andeq	r0, r0, r2
    12a4:	bc020500 	cfstr32lt	mvfx0, [r2], {0}
    12a8:	0308004e 	movweq	r0, #32846	; 0x804e
    12ac:	190101c6 	stmdbne	r1, {r1, r2, r6, r7, r8}
    12b0:	27207903 	strcs	r7, [r0, -r3, lsl #18]!
    12b4:	5878033d 	ldmdapl	r8!, {r0, r2, r3, r4, r5, r8, r9}^
    12b8:	03283f28 	teqeq	r8, #160	; 0xa0
    12bc:	03232078 	teqeq	r3, #120	; 0x78
    12c0:	0e032072 	mcreq	0, 0, r2, cr3, cr2, {3}
    12c4:	a13e2320 	teqge	lr, r0, lsr #6
    12c8:	660f033e 	undefined
    12cc:	03010a03 	movweq	r0, #6659	; 0x1a03
    12d0:	0a032076 	beq	c94b0 <__Stack_Size+0xc90b0>
    12d4:	03235b20 	teqeq	r3, #32768	; 0x8000
    12d8:	10032070 	andne	r2, r3, r0, ror r0
    12dc:	0c032320 	stceq	3, cr2, [r3], {32}
    12e0:	2e740320 	cdpcs	3, 7, cr0, cr4, cr0, {1}
    12e4:	2b200c03 	blcs	8042f8 <__Stack_Size+0x803ef8>
    12e8:	1d231d31 	stcne	13, cr1, [r3, #-196]!
    12ec:	74033126 	strvc	r3, [r3], #-294
    12f0:	2e0c032e 	cdpcs	3, 0, cr0, cr12, cr14, {1}
    12f4:	66590322 	ldrbvs	r0, [r9], -r2, lsr #6
    12f8:	03202703 	teqeq	r0, #786432	; 0xc0000
    12fc:	27034a59 	smlsdcs	r3, r9, sl, r4
    1300:	2b4d2820 	blcs	134b388 <__Stack_Size+0x134af88>
    1304:	324d233f 	subcc	r2, sp, #-67108864	; 0xfc000000
    1308:	3147352a 	cmpcc	r7, sl, lsr #10
    130c:	2e540331 	mrccs	3, 2, r0, cr4, cr1, {1}
    1310:	202c034d 	eorcs	r0, ip, sp, asr #6
    1314:	03212323 	teqeq	r1, #-1946157056	; 0x8c000000
    1318:	0a03740f 	beq	de35c <__Stack_Size+0xddf5c>
    131c:	20760301 	rsbscs	r0, r6, r1, lsl #6
    1320:	5b200a03 	blpl	803b34 <__Stack_Size+0x803734>
    1324:	200c0323 	andcs	r0, ip, r3, lsr #6
    1328:	232e7403 	teqcs	lr, #50331648	; 0x3000000
    132c:	03200903 	teqeq	r0, #49152	; 0xc000
    1330:	0c032077 	stceq	0, cr2, [r3], {119}
    1334:	31231d20 	teqcc	r3, r0, lsr #26
    1338:	033f231d 	teqeq	pc, #1946157056	; 0x74000000
    133c:	0c032074 	stceq	0, cr2, [r3], {116}
    1340:	59032220 	stmdbpl	r3, {r5, r9, sp}
    1344:	20270366 	eorcs	r0, r7, r6, ror #6
    1348:	034a5903 	movteq	r5, #43267	; 0xa903
    134c:	4d282e27 	stcmi	14, cr2, [r8, #-156]!
    1350:	4d313f2b 	ldcmi	15, cr3, [r1, #-172]!
    1354:	314d2b5f 	cmpcc	sp, pc, asr fp
    1358:	5403232b 	strpl	r2, [r3], #-811
    135c:	2d034d3c 	stccs	13, cr4, [r3, #-240]
    1360:	2123233c 	teqcs	r3, ip, lsr r3
    1364:	03740f03 	cmneq	r4, #12	; 0xc
    1368:	7603010a 	strvc	r0, [r3], -sl, lsl #2
    136c:	200a0320 	andcs	r0, sl, r0, lsr #6
    1370:	0c03235b 	stceq	3, cr2, [r3], {91}
    1374:	2e740320 	cdpcs	3, 7, cr0, cr4, cr0, {1}
    1378:	20090323 	andcs	r0, r9, r3, lsr #6
    137c:	03207703 	teqeq	r0, #786432	; 0xc0000
    1380:	231d200c 	tstcs	sp, #12	; 0xc
    1384:	3f231d31 	svccc	0x00231d31
    1388:	03207403 	teqeq	r0, #50331648	; 0x3000000
    138c:	0322200c 	teqeq	r2, #12	; 0xc
    1390:	27036659 	smlsdcs	r3, r9, r6, r6
    1394:	4a590320 	bmi	164201c <__Stack_Size+0x1641c1c>
    1398:	282e2703 	stmdacs	lr!, {r0, r1, r8, r9, sl, sp}
    139c:	313f2b4d 	teqcc	pc, sp, asr #22
    13a0:	4d2b5f4d 	stcmi	15, cr5, [fp, #-308]!
    13a4:	03232b31 	teqeq	r3, #50176	; 0xc400
    13a8:	034d3c54 	movteq	r3, #56404	; 0xdc54
    13ac:	2323202d 	teqcs	r3, #45	; 0x2d
    13b0:	740f0321 	strvc	r0, [pc], #801	; 13b8 <__Stack_Size+0xfb8>
    13b4:	03010a03 	movweq	r0, #6659	; 0x1a03
    13b8:	0a032076 	beq	c9598 <__Stack_Size+0xc9198>
    13bc:	73035b20 	movwvc	r5, #15136	; 0x3b20
    13c0:	200d0320 	andcs	r0, sp, r0, lsr #6
    13c4:	20120331 	andscs	r0, r2, r1, lsr r3
    13c8:	31206e03 	teqcc	r0, r3, lsl #28
    13cc:	207a0326 	rsbscs	r0, sl, r6, lsr #6
    13d0:	03201203 	teqeq	r0, #805306368	; 0x30000000
    13d4:	3026207a 	eorcc	r2, r6, sl, ror r0
    13d8:	5903251b 	stmdbpl	r3, {r0, r1, r3, r4, r8, sl, sp}
    13dc:	2e270390 	mcrcs	3, 1, r0, cr7, cr0, {4}
    13e0:	231d3125 	tstcs	sp, #1073741833	; 0x40000009
    13e4:	4d4a6703 	stclmi	7, cr6, [sl, #-12]
    13e8:	2017033f 	andscs	r0, r7, pc, lsr r3
    13ec:	20660331 	rsbcs	r0, r6, r1, lsr r3
    13f0:	231d314d 	tstcs	sp, #1073741843	; 0x40000013
    13f4:	213c1703 	teqcs	ip, r3, lsl #14
    13f8:	03740f03 	cmneq	r4, #12	; 0xc
    13fc:	77030109 	strvc	r0, [r3, -r9, lsl #2]
    1400:	09032020 	stmdbeq	r3, {r5, sp}
    1404:	13a0032e 	movne	r0, #-1207959552	; 0xb8000000
    1408:	6ce30320 	stclvs	3, cr0, [r3], #128
    140c:	139d0320 	orrsne	r0, sp, #-2147483648	; 0x80000000
    1410:	6ce30320 	stclvs	3, cr0, [r3], #128
    1414:	139d034a 	orrsne	r0, sp, #671088641	; 0x28000001
    1418:	2421223c 	strtcs	r2, [r1], #-572
    141c:	1d312b4d 	fldmdbxne	r1!, {d2-d39}
    1420:	322a2123 	eorcc	r2, sl, #-1073741816	; 0xc0000008
    1424:	ef032123 	svc	0x00032123
    1428:	ea03207c 	b	c9620 <__Stack_Size+0xc9220>
    142c:	9603206f 	strls	r2, [r3], -pc, rrx
    1430:	035b2010 	cmpeq	fp, #16	; 0x10
    1434:	034a6fe9 	movteq	r6, #45033	; 0xafe9
    1438:	032e13c4 	teqeq	lr, #268435459	; 0x10000003
    143c:	03206cbf 	teqeq	r0, #48896	; 0xbf00
    1440:	032e13c1 	teqeq	lr, #67108867	; 0x4000003
    1444:	034a6cbf 	movteq	r6, #44223	; 0xacbf
    1448:	222e13c1 	eorcs	r1, lr, #67108867	; 0x4000003
    144c:	03422421 	movteq	r2, #9249	; 0x2421
    1450:	1b262e7a 	blne	98ce40 <__Stack_Size+0x98ca40>
    1454:	2a251b33 	bcs	948128 <__Stack_Size+0x947d28>
    1458:	31241c32 	teqcc	r4, r2, lsr ip
    145c:	7cdb0321 	ldclvc	3, cr0, [fp], {33}
    1460:	6fd80320 	svcvs	0x00d80320
    1464:	10a80320 	adcne	r0, r8, r0, lsr #6
    1468:	d7035b20 	strle	r5, [r3, -r0, lsr #22]
    146c:	ea03746f 	b	de630 <__Stack_Size+0xde230>
    1470:	21686613 	cmncs	r8, r3, lsl r6
    1474:	242a3225 	strtcs	r3, [sl], #-549
    1478:	321c241c 	andscc	r2, ip, #469762048	; 0x1c000000
    147c:	241c242a 	ldrcs	r2, [ip], #-1066
    1480:	c8032131 	stmdagt	r3, {r0, r4, r5, r8, sp}
    1484:	c603207c 	undefined
    1488:	ba03206f 	blt	c964c <__Stack_Size+0xc924c>
    148c:	035b2010 	cmpeq	fp, #16	; 0x10
    1490:	684a03d4 	stmdavs	sl, {r2, r4, r6, r7, r8, r9}^
    1494:	2a402521 	bcs	100a920 <__Stack_Size+0x100a520>
    1498:	1c321c24 	ldcne	12, cr1, [r2], #-144
    149c:	1c322a24 	ldcne	10, cr2, [r2], #-144
    14a0:	03213124 	teqeq	r1, #9	; 0x9
    14a4:	03207cb5 	teqeq	r0, #46336	; 0xb500
    14a8:	03206fb4 	teqeq	r0, #720	; 0x2d0
    14ac:	5b2010cc 	blpl	8057e4 <__Stack_Size+0x8053e4>
    14b0:	666fb303 	strbtvs	fp, [pc], -r3, lsl #6
    14b4:	03201003 	teqeq	r0, #3	; 0x3
    14b8:	6d032e1b 	stcvs	14, cr2, [r3, #-108]
    14bc:	200a032e 	andcs	r0, sl, lr, lsr #6
    14c0:	03207603 	teqeq	r0, #3145728	; 0x300000
    14c4:	09034a0a 	stmdbeq	r3, {r1, r3, r9, fp, lr}
    14c8:	12cd0366 	sbcne	r0, sp, #-1744830463	; 0x98000001
    14cc:	2421682e 	strtcs	r6, [r1], #-2094
    14d0:	1d232b69 	fstmdbxne	r3!, {d2-d53}
    14d4:	213f2123 	teqcs	pc, r3, lsr #2
    14d8:	207cef03 	rsbscs	lr, ip, r3, lsl #30
    14dc:	2070bc03 	rsbscs	fp, r0, r3, lsl #24
    14e0:	2e0fc403 	cdpcs	4, 0, cr12, cr15, cr3, {0}
    14e4:	03ad035b 	undefined instruction 0x03ad035b
    14e8:	2421684a 	strtcs	r6, [r1], #-2122
    14ec:	2e7a0342 	cdpcs	3, 7, cr0, cr10, cr2, {2}
    14f0:	1b331b26 	blne	cc8190 <__Stack_Size+0xcc7d90>
    14f4:	31322a25 	teqcc	r2, r5, lsr #20
    14f8:	7cdb0321 	ldclvc	3, cr0, [fp], {33}
    14fc:	91036920 	tstls	r3, r0, lsr #18
    1500:	21686603 	cmncs	r8, r3, lsl #12
    1504:	7a034224 	bvc	d1d9c <__Stack_Size+0xd199c>
    1508:	331b262e 	tstcc	fp, #48234496	; 0x2e00000
    150c:	322a251b 	eorcc	r2, sl, #113246208	; 0x6c00000
    1510:	2131241c 	teqcs	r1, ip, lsl r4
    1514:	207cdb03 	rsbscs	sp, ip, r3, lsl #22
    1518:	2070af03 	rsbscs	sl, r0, r3, lsl #30
    151c:	2e0fd103 	mvfcse	f5, f3
    1520:	02e3035b 	rsceq	r0, r3, #1811939329	; 0x6c000001
    1524:	24216866 	strtcs	r6, [r1], #-2150
    1528:	1c242a40 	stcne	10, cr2, [r4], #-256
    152c:	2a241c32 	bcs	9085fc <__Stack_Size+0x9081fc>
    1530:	03212324 	teqeq	r1, #-1879048192	; 0x90000000
    1534:	69207cef 	stmdbvs	r0!, {r0, r1, r2, r3, r5, r6, r7, sl, fp, ip, sp, lr}
    1538:	4a70d003 	bmi	1c3554c <__Stack_Size+0x1c3514c>
    153c:	032e0e03 	teqeq	lr, #48	; 0x30
    1540:	03f7010d 	mvnseq	r0, #1073741827	; 0x40000003
    1544:	3d142e0b 	ldccc	14, cr2, [r4, #-44]
    1548:	2f21213d 	svccs	0x0021213d
    154c:	142e0b03 	strtne	r0, [lr], #-2819
    1550:	2121213d 	teqcs	r1, sp, lsr r1
    1554:	21212121 	teqcs	r1, r1, lsr #2
    1558:	142e0b03 	strtne	r0, [lr], #-2819
    155c:	3d3d213d 	ldfccs	f2, [sp, #-244]!
    1560:	200b0321 	andcs	r0, fp, r1, lsr #6
    1564:	21213d14 	teqcs	r1, r4, lsl sp
    1568:	21212121 	teqcs	r1, r1, lsr #2
    156c:	17200c03 	strne	r0, [r0, -r3, lsl #24]!
    1570:	03685d23 	cmneq	r8, #2240	; 0x8c0
    1574:	23172e0c 	tstcs	r7, #192	; 0xc0
    1578:	1703686b 	strne	r6, [r3, -fp, ror #16]
    157c:	5d231920 	stcpl	9, cr1, [r3, #-128]!
    1580:	2012035a 	andscs	r0, r2, sl, asr r3
    1584:	17032119 	smladne	r3, r9, r1, r2
    1588:	033d1920 	teqeq	sp, #524288	; 0x80000
    158c:	23192015 	tstcs	r9, #21	; 0x15
    1590:	0b035a5d 	bleq	d7f0c <__Stack_Size+0xd7b0c>
    1594:	03671720 	cmneq	r7, #8388608	; 0x800000
    1598:	92032e10 	andls	r2, r3, #256	; 0x100
    159c:	4d230102 	stfmis	f0, [r3, #-8]!
    15a0:	7dee0323 	stclvc	3, cr0, [lr, #140]!
    15a4:	16035920 	strne	r5, [r3], -r0, lsr #18
    15a8:	0328202e 	teqeq	r8, #46	; 0x2e
    15ac:	03362078 	teqeq	r6, #120	; 0x78
    15b0:	68200fea 	stmdavs	r0!, {r1, r3, r5, r6, r7, r8, r9, sl, fp}
    15b4:	03342421 	teqeq	r4, #553648128	; 0x21000000
    15b8:	03262e7a 	teqeq	r6, #1952	; 0x7a0
    15bc:	1b26207a 	blne	9897ac <__Stack_Size+0x9893ac>
    15c0:	2a322a33 	bcs	c8be94 <__Stack_Size+0xc8ba94>
    15c4:	2e450324 	cdpcs	3, 4, cr0, cr5, cr4, {1}
    15c8:	40242168 	eormi	r2, r4, r8, ror #2
    15cc:	321c242a 	andscc	r2, ip, #704643072	; 0x2a000000
    15d0:	242a321c 	strtcs	r3, [sl], #-540
    15d4:	9f032123 	svcls	0x00032123
    15d8:	4d232072 	stcmi	0, cr2, [r3, #-456]!
    15dc:	7e9a0331 	mrcvc	3, 4, r0, cr10, cr1, {1}
    15e0:	18035920 	stmdane	r3, {r5, r8, fp, ip, lr}
    15e4:	00df032e 	sbcseq	r0, pc, lr, lsr #6
    15e8:	03853401 	orreq	r3, r5, #16777216	; 0x1000000
    15ec:	25207fa5 	strcs	r7, [r0, #-4005]!
    15f0:	0321314e 	teqeq	r1, #-2147483629	; 0x80000013
    15f4:	2d032018 	stccs	0, cr2, [r3, #-96]
    15f8:	03853401 	orreq	r3, r5, #16777216	; 0x1000000
    15fc:	03592055 	cmpeq	r9, #85	; 0x55
    1600:	09032e18 	stmdbeq	r3, {r3, r4, r9, sl, fp, sp}
    1604:	21853401 	orrcs	r3, r5, r1, lsl #8
    1608:	18201103 	stmdane	r0!, {r0, r1, r8, ip}
    160c:	12032123 	andne	r2, r3, #-1073741816	; 0xc0000008
    1610:	4d23192e 	stcmi	9, cr1, [r3, #-184]!
    1614:	15032123 	strne	r2, [r3, #-291]
    1618:	4d231a20 	fstmdbsmi	r3!, {s2-s33}
    161c:	1c032123 	stfnes	f2, [r3], {35}
    1620:	010c0320 	tsteq	ip, r0, lsr #6
    1624:	032e7403 	teqeq	lr, #50331648	; 0x3000000
    1628:	2723200f 	strcs	r2, [r3, -pc]!
    162c:	03332933 	teqeq	r3, #835584	; 0xcc000
    1630:	25322077 	ldrcs	r2, [r2, #-119]!
    1634:	32207703 	eorcc	r7, r0, #786432	; 0xc0000
    1638:	20770325 	rsbscs	r0, r7, r5, lsr #6
    163c:	78033233 	stmdavc	r3, {r0, r1, r4, r5, r9, ip, sp}
    1640:	2332322e 	teqcs	r2, #-536870910	; 0xe0000002
    1644:	03212323 	teqeq	r1, #-1946157056	; 0x8c000000
    1648:	23192e11 	tstcs	r9, #272	; 0x110
    164c:	0321234d 	teqeq	r1, #872415233	; 0x34000001
    1650:	23192011 	tstcs	r9, #17	; 0x11
    1654:	03213f4d 	teqeq	r1, #308	; 0x134
    1658:	23192011 	tstcs	r9, #17	; 0x11
    165c:	0321234d 	teqeq	r1, #872415233	; 0x34000001
    1660:	23182011 	tstcs	r8, #17	; 0x11
    1664:	03213f4d 	teqeq	r1, #308	; 0x134
    1668:	2317200d 	tstcs	r7, #13	; 0xd
    166c:	0c03685d 	stceq	8, cr6, [r3], {93}
    1670:	5d23172e 	stcpl	7, cr1, [r3, #-184]!
    1674:	2e0d0368 	cdpcs	3, 0, cr0, cr13, cr8, {3}
    1678:	685d2317 	ldmdavs	sp, {r0, r1, r2, r4, r8, r9, sp}^
    167c:	172e0d03 	strne	r0, [lr, -r3, lsl #26]!
    1680:	03685d23 	cmneq	r8, #2240	; 0x8c0
    1684:	23192e10 	tstcs	r9, #256	; 0x100
    1688:	0321234d 	teqeq	r1, #872415233	; 0x34000001
    168c:	23192010 	tstcs	r9, #16	; 0x10
    1690:	03213f4d 	teqeq	r1, #308	; 0x134
    1694:	23192010 	tstcs	r9, #16	; 0x10
    1698:	0321234d 	teqeq	r1, #872415233	; 0x34000001
    169c:	23192010 	tstcs	r9, #16	; 0x10
    16a0:	03213f4d 	teqeq	r1, #308	; 0x134
    16a4:	231a200f 	tstcs	sl, #15	; 0xf
    16a8:	0321234d 	teqeq	r1, #872415233	; 0x34000001
    16ac:	231a200f 	tstcs	sl, #15	; 0xf
    16b0:	03213f4d 	teqeq	r1, #308	; 0x134
    16b4:	231a200f 	tstcs	sl, #15	; 0xf
    16b8:	0321234d 	teqeq	r1, #872415233	; 0x34000001
    16bc:	231a200f 	tstcs	sl, #15	; 0xf
    16c0:	03213f4d 	teqeq	r1, #308	; 0x134
    16c4:	2319200f 	tstcs	r9, #15	; 0xf
    16c8:	0321234d 	teqeq	r1, #872415233	; 0x34000001
    16cc:	2319200f 	tstcs	r9, #15	; 0xf
    16d0:	03213f31 	teqeq	r1, #196	; 0xc4
    16d4:	2319200f 	tstcs	r9, #15	; 0xf
    16d8:	0321234d 	teqeq	r1, #872415233	; 0x34000001
    16dc:	2319200f 	tstcs	r9, #15	; 0xf
    16e0:	03213f31 	teqeq	r1, #196	; 0xc4
    16e4:	2319200f 	tstcs	r9, #15	; 0xf
    16e8:	0321234b 	teqeq	r1, #738197505	; 0x2c000001
    16ec:	2319200e 	tstcs	r9, #14	; 0xe
    16f0:	0321234b 	teqeq	r1, #738197505	; 0x2c000001
    16f4:	2319200f 	tstcs	r9, #15	; 0xf
    16f8:	03213f4b 	teqeq	r1, #300	; 0x12c
    16fc:	2319200e 	tstcs	r9, #14	; 0xe
    1700:	03213f4b 	teqeq	r1, #300	; 0x12c
    1704:	2319200f 	tstcs	r9, #15	; 0xf
    1708:	03213f4b 	teqeq	r1, #300	; 0x12c
    170c:	2319200e 	tstcs	r9, #14	; 0xe
    1710:	03213f4b 	teqeq	r1, #300	; 0x12c
    1714:	2319200f 	tstcs	r9, #15	; 0xf
    1718:	03213f4b 	teqeq	r1, #300	; 0x12c
    171c:	31192013 	tstcc	r9, r3, lsl r0
    1720:	034b851d 	movteq	r8, #46365	; 0xb51d
    1724:	31192011 	tstcc	r9, r1, lsl r0
    1728:	034b851d 	movteq	r8, #46365	; 0xb51d
    172c:	0319201d 	tsteq	r9, #29	; 0x1d
    1730:	03272e79 	teqeq	r7, #1936	; 0x790
    1734:	3e272079 	mcrcc	0, 1, r2, cr7, cr9, {3}
    1738:	27827703 	strcs	r7, [r2, r3, lsl #14]
    173c:	5e932322 	cdppl	3, 9, cr2, cr3, cr2, {1}
    1740:	0c0368af 	stceq	8, cr6, [r3], {175}
    1744:	5d23172e 	stcpl	7, cr1, [r3, #-184]!
    1748:	2e0e0368 	cdpcs	3, 0, cr0, cr14, cr8, {3}
    174c:	685d2317 	ldmdavs	sp, {r0, r1, r2, r4, r8, r9, sp}^
    1750:	172e0c03 	strne	r0, [lr, -r3, lsl #24]!
    1754:	03685d23 	cmneq	r8, #2240	; 0x8c0
    1758:	69182e0e 	ldmdbvs	r8, {r1, r2, r3, r9, sl, fp, sp}
    175c:	2e17034b 	cdpcs	3, 1, cr0, cr7, cr11, {2}
    1760:	034b6919 	movteq	r6, #47385	; 0xb919
    1764:	69182e11 	ldmdbvs	r8, {r0, r4, r9, sl, fp, sp}
    1768:	2e10034b 	cdpcs	3, 1, cr0, cr0, cr11, {2}
    176c:	034b6918 	movteq	r6, #47384	; 0xb918
    1770:	21172e0b 	tstcs	r7, fp, lsl #28
    1774:	17200b03 	strne	r0, [r0, -r3, lsl #22]!
    1778:	200c0321 	andcs	r0, ip, r1, lsr #6
    177c:	0c032117 	stfeqs	f2, [r3], {23}
    1780:	03211720 	teqeq	r1, #8388608	; 0x800000
    1784:	2117200c 	tstcs	r7, ip
    1788:	17200c03 	strne	r0, [r0, -r3, lsl #24]!
    178c:	2e12032f 	cdpcs	3, 1, cr0, cr2, cr15, {1}
    1790:	034b6918 	movteq	r6, #47384	; 0xb918
    1794:	69182e12 	ldmdbvs	r8, {r1, r4, r9, sl, fp, sp}
    1798:	2e120367 	cdpcs	3, 1, cr0, cr2, cr7, {3}
    179c:	034b6918 	movteq	r6, #47384	; 0xb918
    17a0:	69182e12 	ldmdbvs	r8, {r1, r4, r9, sl, fp, sp}
    17a4:	2e100367 	cdpcs	3, 1, cr0, cr0, cr7, {3}
    17a8:	034b3f18 	movteq	r3, #48920	; 0xbf18
    17ac:	2f17200a 	svccs	0x0017200a
    17b0:	172e0b03 	strne	r0, [lr, -r3, lsl #22]!
    17b4:	2e0b032f 	cdpcs	3, 0, cr0, cr11, cr15, {1}
    17b8:	0b032f17 	bleq	cd41c <__Stack_Size+0xcd01c>
    17bc:	033d172e 	teqeq	sp, #12058624	; 0xb80000
    17c0:	2f17200a 	svccs	0x0017200a
    17c4:	172e0a03 	strne	r0, [lr, -r3, lsl #20]!
    17c8:	2e18032f 	cdpcs	3, 1, cr0, cr8, cr15, {1}
    17cc:	5809031a 	stmdapl	r9, {r1, r3, r4, r8, r9}
    17d0:	18201803 	stmdane	r0!, {r0, r1, fp, ip}
    17d4:	2e15034b 	cdpcs	3, 1, cr0, cr5, cr11, {2}
    17d8:	22010903 	andcs	r0, r1, #49152	; 0xc000
    17dc:	90090322 	andls	r0, r9, r2, lsr #6
    17e0:	18201503 	stmdane	r0!, {r0, r1, r8, sl, ip}
    17e4:	69b2034b 	ldmibvs	r2!, {r0, r1, r3, r6, r8, r9}
    17e8:	241c242e 	ldrcs	r2, [ip], #-1070
    17ec:	d908241c 	stmdble	r8, {r2, r3, r4, sl, sp}
    17f0:	324b4059 	subcc	r4, fp, #89	; 0x59
    17f4:	324b324b 	subcc	r3, fp, #-1342177276	; 0xb0000004
    17f8:	324b324b 	subcc	r3, fp, #-1342177276	; 0xb0000004
    17fc:	5e595c4b 	cdppl	12, 5, cr5, cr9, cr11, {2}
    1800:	01000902 	tsteq	r0, r2, lsl #18
    1804:	0001fa01 	andeq	pc, r1, r1, lsl #20
    1808:	9b000200 	blls	2010 <__Stack_Size+0x1c10>
    180c:	02000000 	andeq	r0, r0, #0	; 0x0
    1810:	0d0efb01 	vstreq	d15, [lr, #-4]
    1814:	01010100 	tsteq	r1, r0, lsl #2
    1818:	00000001 	andeq	r0, r0, r1
    181c:	01000001 	tsteq	r0, r1
    1820:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    1824:	30316632 	eorscc	r6, r1, r2, lsr r6
    1828:	696c5f78 	stmdbvs	ip!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    182c:	72732f62 	rsbsvc	r2, r3, #392	; 0x188
    1830:	74730063 	ldrbtvc	r0, [r3], #-99
    1834:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    1838:	5f783031 	svcpl	0x00783031
    183c:	2f62696c 	svccs	0x0062696c
    1840:	00636e69 	rsbeq	r6, r3, r9, ror #28
    1844:	6d747300 	ldclvs	3, cr7, [r4]
    1848:	31663233 	cmncc	r6, r3, lsr r2
    184c:	755f7830 	ldrbvc	r7, [pc, #-2096]	; 1024 <__Stack_Size+0xc24>
    1850:	74726173 	ldrbtvc	r6, [r2], #-371
    1854:	0100632e 	tsteq	r0, lr, lsr #6
    1858:	74730000 	ldrbtvc	r0, [r3]
    185c:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    1860:	5f783031 	svcpl	0x00783031
    1864:	65707974 	ldrbvs	r7, [r0, #-2420]!
    1868:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    186c:	74730000 	ldrbtvc	r0, [r3]
    1870:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    1874:	5f783031 	svcpl	0x00783031
    1878:	2e70616d 	rpwcssz	f6, f0, #5.0
    187c:	00020068 	andeq	r0, r2, r8, rrx
    1880:	6d747300 	ldclvs	3, cr7, [r4]
    1884:	31663233 	cmncc	r6, r3, lsr r2
    1888:	755f7830 	ldrbvc	r7, [pc, #-2096]	; 1060 <__Stack_Size+0xc60>
    188c:	74726173 	ldrbtvc	r6, [r2], #-371
    1890:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    1894:	74730000 	ldrbtvc	r0, [r3]
    1898:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    189c:	5f783031 	svcpl	0x00783031
    18a0:	2e636372 	mcrcs	3, 3, r6, cr3, cr2, {3}
    18a4:	00020068 	andeq	r0, r2, r8, rrx
    18a8:	05000000 	streq	r0, [r0]
    18ac:	005c4402 	subseq	r4, ip, r2, lsl #8
    18b0:	01e80308 	mvneq	r0, r8, lsl #6
    18b4:	3d3d1401 	cfldrscc	mvf1, [sp, #-4]!
    18b8:	3d3d2121 	ldfccs	f2, [sp, #-132]!
    18bc:	032e0f03 	teqeq	lr, #12	; 0xc
    18c0:	73030118 	movwvc	r0, #12568	; 0x3118
    18c4:	200d033c 	andcs	r0, sp, ip, lsr r3
    18c8:	03587503 	cmpeq	r8, #12582912	; 0xc00000
    18cc:	75032e0b 	strvc	r2, [r3, #-3595]
    18d0:	200b032e 	andcs	r0, fp, lr, lsr #6
    18d4:	03207503 	teqeq	r0, #12582912	; 0xc00000
    18d8:	033d200b 	teqeq	sp, #11	; 0xb
    18dc:	3d14200b 	ldccc	0, cr2, [r4, #-44]
    18e0:	03212121 	teqeq	r1, #1073741832	; 0x40000008
    18e4:	23172e0e 	tstcs	r7, #224	; 0xe0
    18e8:	1c03685d 	stcne	8, cr6, [r3], {93}
    18ec:	010d032e 	tsteq	sp, lr, lsr #6
    18f0:	3c6e0341 	stclcc	3, cr0, [lr], #-260
    18f4:	30201203 	eorcc	r1, r0, r3, lsl #4
    18f8:	032e6c03 	teqeq	lr, #768	; 0x300
    18fc:	30222014 	eorcc	r2, r2, r4, lsl r0
    1900:	2222323e 	eorcs	r3, r2, #-536870909	; 0xe0000003
    1904:	13034c40 	movwne	r4, #15424	; 0x3c40
    1908:	5e24183c 	mcrpl	8, 1, r1, cr4, cr12, {1}
    190c:	200d035a 	andcs	r0, sp, sl, asr r3
    1910:	034b6818 	movteq	r6, #47128	; 0xb818
    1914:	67172e10 	undefined
    1918:	2e0e034b 	cdpcs	3, 0, cr0, cr14, cr11, {2}
    191c:	685d2317 	ldmdavs	sp, {r0, r1, r2, r4, r8, r9, sp}^
    1920:	172e1103 	strne	r1, [lr, -r3, lsl #2]!
    1924:	0e034b67 	fnmacdeq	d4, d3, d23
    1928:	5d23172e 	stcpl	7, cr1, [r3, #-184]!
    192c:	2e0d0368 	cdpcs	3, 0, cr0, cr13, cr8, {3}
    1930:	0c033d18 	stceq	13, cr3, [r3], {24}
    1934:	033d1720 	teqeq	sp, #8388608	; 0x800000
    1938:	5917200c 	ldmdbpl	r7, {r2, r3, sp}
    193c:	17200d03 	strne	r0, [r0, -r3, lsl #26]!
    1940:	0e03593e 	mcreq	9, 0, r5, cr3, cr14, {1}
    1944:	4b4c172e 	blmi	1307604 <__Stack_Size+0x1307204>
    1948:	172e0e03 	strne	r0, [lr, -r3, lsl #28]!
    194c:	03685d23 	cmneq	r8, #2240	; 0x8c0
    1950:	23172e0e 	tstcs	r7, #224	; 0xe0
    1954:	0e03685d 	mcreq	8, 0, r6, cr3, cr13, {2}
    1958:	5d23172e 	stcpl	7, cr1, [r3, #-184]!
    195c:	2e100368 	cdpcs	3, 1, cr0, cr0, cr8, {3}
    1960:	034b6717 	movteq	r6, #46871	; 0xb717
    1964:	23172e0e 	tstcs	r7, #224	; 0xe0
    1968:	1903685d 	stmdbne	r3, {r0, r2, r3, r4, r6, fp, sp, lr}
    196c:	09031a2e 	stmdbeq	r3, {r1, r2, r3, r5, r9, fp, ip}
    1970:	20230358 	eorcs	r0, r3, r8, asr r3
    1974:	1a034b18 	bne	d45dc <__Stack_Size+0xd41dc>
    1978:	010a032e 	tsteq	sl, lr, lsr #6
    197c:	2c305a41 	ldccs	10, cr5, [r0], #-260
    1980:	4f323024 	svcmi	0x00323024
    1984:	0a03303d 	beq	cda80 <__Stack_Size+0xcd680>
    1988:	2e23039e 	mcrcs	3, 1, r0, cr3, cr14, {4}
    198c:	75010b03 	strvc	r0, [r1, #-2819]
    1990:	2079a603 	rsbscs	sl, r9, r3, lsl #12
    1994:	03011503 	movweq	r1, #5379	; 0x1503
    1998:	79032009 	stmdbvc	r3, {r0, r3, sp}
    199c:	03315120 	teqeq	r1, #8	; 0x8
    19a0:	2d03205f 	stccs	0, cr2, [r3, #-380]
    19a4:	20530320 	subscs	r0, r3, r0, lsr #6
    19a8:	03202d03 	teqeq	r0, #192	; 0xc0
    19ac:	0a032076 	beq	c9b8c <__Stack_Size+0xc978c>
    19b0:	2e76032e 	cdpcs	3, 7, cr0, cr6, cr14, {1}
    19b4:	032e0a03 	teqeq	lr, #12288	; 0x3000
    19b8:	0a032076 	beq	c9b98 <__Stack_Size+0xc9798>
    19bc:	09033f2e 	stmdbeq	r3, {r1, r2, r3, r5, r8, r9, sl, fp, ip, sp}
    19c0:	20790320 	rsbscs	r0, r9, r0, lsr #6
    19c4:	034a4e03 	movteq	r4, #44547	; 0xae03
    19c8:	47032039 	smladxmi	r3, r9, r0, r2
    19cc:	20390320 	eorscs	r0, r9, r0, lsr #6
    19d0:	03204703 	teqeq	r0, #786432	; 0xc0000
    19d4:	2b032012 	blcs	c9a24 <__Stack_Size+0xc9624>
    19d8:	0b033d20 	bleq	d0e60 <__Stack_Size+0xd0a60>
    19dc:	20750320 	rsbscs	r0, r5, r0, lsr #6
    19e0:	83243222 	teqhi	r4, #536870914	; 0x20000002
    19e4:	93321c32 	teqls	r2, #12800	; 0x3200
    19e8:	7efd034b 	cdpvc	3, 15, cr0, cr13, cr11, {2}
    19ec:	241c2466 	ldrcs	r2, [ip], #-1126
    19f0:	2308241c 	movwcs	r2, #33820	; 0x841c
    19f4:	40596a59 	subsmi	r6, r9, r9, asr sl
    19f8:	40594059 	subsmi	r4, r9, r9, asr r0
    19fc:	06025e59 	undefined
    1a00:	a0010100 	andge	r0, r1, r0, lsl #2
    1a04:	02000000 	andeq	r0, r0, #0	; 0x0
    1a08:	00003900 	andeq	r3, r0, r0, lsl #18
    1a0c:	fb010200 	blx	42216 <__Stack_Size+0x41e16>
    1a10:	01000d0e 	tsteq	r0, lr, lsl #26
    1a14:	00010101 	andeq	r0, r1, r1, lsl #2
    1a18:	00010000 	andeq	r0, r1, r0
    1a1c:	74730100 	ldrbtvc	r0, [r3], #-256
    1a20:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    1a24:	5f783031 	svcpl	0x00783031
    1a28:	2f62696c 	svccs	0x0062696c
    1a2c:	00637273 	rsbeq	r7, r3, r3, ror r2
    1a30:	726f6300 	rsbvc	r6, pc, #0	; 0x0
    1a34:	6d786574 	cfldr64vs	mvdx6, [r8, #-464]!
    1a38:	616d5f33 	cmnvs	sp, r3, lsr pc
    1a3c:	2e6f7263 	cdpcs	2, 6, cr7, cr15, cr3, {3}
    1a40:	00010073 	andeq	r0, r1, r3, ror r0
    1a44:	05000000 	streq	r0, [r0]
    1a48:	00600002 	rsbeq	r0, r0, r2
    1a4c:	01340308 	teqeq	r4, r8, lsl #6
    1a50:	200b0321 	andcs	r0, fp, r1, lsr #6
    1a54:	200b0321 	andcs	r0, fp, r1, lsr #6
    1a58:	200b0321 	andcs	r0, fp, r1, lsr #6
    1a5c:	200b032f 	andcs	r0, fp, pc, lsr #6
    1a60:	200b032f 	andcs	r0, fp, pc, lsr #6
    1a64:	200b032f 	andcs	r0, fp, pc, lsr #6
    1a68:	200b0321 	andcs	r0, fp, r1, lsr #6
    1a6c:	200b032f 	andcs	r0, fp, pc, lsr #6
    1a70:	0a032f2f 	beq	cd734 <__Stack_Size+0xcd334>
    1a74:	0b032f20 	bleq	cd6fc <__Stack_Size+0xcd2fc>
    1a78:	0b032f20 	bleq	cd700 <__Stack_Size+0xcd300>
    1a7c:	0b032f20 	bleq	cd704 <__Stack_Size+0xcd304>
    1a80:	0a032f20 	beq	cd708 <__Stack_Size+0xcd308>
    1a84:	0b032120 	bleq	c9f0c <__Stack_Size+0xc9b0c>
    1a88:	0b032120 	bleq	c9f10 <__Stack_Size+0xc9b10>
    1a8c:	0b032120 	bleq	c9f14 <__Stack_Size+0xc9b14>
    1a90:	0b032120 	bleq	c9f18 <__Stack_Size+0xc9b18>
    1a94:	0b032f20 	bleq	cd71c <__Stack_Size+0xcd31c>
    1a98:	0a032f20 	beq	cd720 <__Stack_Size+0xcd320>
    1a9c:	0b032120 	bleq	c9f24 <__Stack_Size+0xc9b24>
    1aa0:	01022120 	tsteq	r2, r0, lsr #2
    1aa4:	5a010100 	bpl	41eac <__Stack_Size+0x41aac>
    1aa8:	02000000 	andeq	r0, r0, #0	; 0x0
    1aac:	00003b00 	andeq	r3, r0, r0, lsl #22
    1ab0:	fb010200 	blx	422ba <__Stack_Size+0x41eba>
    1ab4:	01000d0e 	tsteq	r0, lr, lsl #26
    1ab8:	00010101 	andeq	r0, r1, r1, lsl #2
    1abc:	00010000 	andeq	r0, r1, r0
    1ac0:	74730100 	ldrbtvc	r0, [r3], #-256
    1ac4:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    1ac8:	5f783031 	svcpl	0x00783031
    1acc:	2f62696c 	svccs	0x0062696c
    1ad0:	00637273 	rsbeq	r7, r3, r3, ror r2
    1ad4:	6d747300 	ldclvs	3, cr7, [r4]
    1ad8:	31663233 	cmncc	r6, r3, lsr r2
    1adc:	765f7830 	undefined
    1ae0:	6f746365 	svcvs	0x00746365
    1ae4:	00632e72 	rsbeq	r2, r3, r2, ror lr
    1ae8:	00000001 	andeq	r0, r0, r1
    1aec:	70020500 	andvc	r0, r2, r0, lsl #10
    1af0:	03080060 	movweq	r0, #32864	; 0x8060
    1af4:	58010191 	stmdapl	r1, {r0, r4, r7, r8}
    1af8:	60563e27 	subsvs	r3, r6, r7, lsr #28
    1afc:	2f364822 	svccs	0x00364822
    1b00:	01000e02 	tsteq	r0, r2, lsl #28
    1b04:	00007001 	andeq	r7, r0, r1
    1b08:	57000200 	strpl	r0, [r0, -r0, lsl #4]
    1b0c:	02000000 	andeq	r0, r0, #0	; 0x0
    1b10:	0d0efb01 	vstreq	d15, [lr, #-4]
    1b14:	01010100 	tsteq	r1, r0, lsl #2
    1b18:	00000001 	andeq	r0, r0, r1
    1b1c:	01000001 	tsteq	r0, r1
    1b20:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
    1b24:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
    1b28:	2f2e2e2f 	svccs	0x002e2e2f
    1b2c:	672f2e2e 	strvs	r2, [pc, -lr, lsr #28]!
    1b30:	342d6363 	strtcc	r6, [sp], #-867
    1b34:	302e332e 	eorcc	r3, lr, lr, lsr #6
    1b38:	77656e2f 	strbvc	r6, [r5, -pc, lsr #28]!
    1b3c:	2f62696c 	svccs	0x0062696c
    1b40:	6362696c 	cmnvs	r2, #1769472	; 0x1b0000
    1b44:	6474732f 	ldrbtvs	r7, [r4], #-815
    1b48:	0062696c 	rsbeq	r6, r2, ip, ror #18
    1b4c:	65746100 	ldrbvs	r6, [r4, #-256]!
    1b50:	2e746978 	mrccs	9, 3, r6, cr4, cr8, {3}
    1b54:	00010063 	andeq	r0, r1, r3, rrx
    1b58:	65746100 	ldrbvs	r6, [r4, #-256]!
    1b5c:	2e746978 	mrccs	9, 3, r6, cr4, cr8, {3}
    1b60:	00010068 	andeq	r0, r1, r8, rrx
    1b64:	05000000 	streq	r0, [r0]
    1b68:	00000002 	andeq	r0, r0, r2
    1b6c:	013f0300 	teqeq	pc, r0, lsl #6
    1b70:	672f2d4b 	strvs	r2, [pc, -fp, asr #26]!
    1b74:	01000602 	tsteq	r0, r2, lsl #12
    1b78:	0000eb01 	andeq	lr, r0, r1, lsl #22
    1b7c:	d0000200 	andle	r0, r0, r0, lsl #4
    1b80:	02000000 	andeq	r0, r0, #0	; 0x0
    1b84:	0d0efb01 	vstreq	d15, [lr, #-4]
    1b88:	01010100 	tsteq	r1, r0, lsl #2
    1b8c:	00000001 	andeq	r0, r0, r1
    1b90:	01000001 	tsteq	r0, r1
    1b94:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
    1b98:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
    1b9c:	2f2e2e2f 	svccs	0x002e2e2f
    1ba0:	672f2e2e 	strvs	r2, [pc, -lr, lsr #28]!
    1ba4:	342d6363 	strtcc	r6, [sp], #-867
    1ba8:	302e332e 	eorcc	r3, lr, lr, lsr #6
    1bac:	77656e2f 	strbvc	r6, [r5, -pc, lsr #28]!
    1bb0:	2f62696c 	svccs	0x0062696c
    1bb4:	6362696c 	cmnvs	r2, #1769472	; 0x1b0000
    1bb8:	6474732f 	ldrbtvs	r7, [r4], #-815
    1bbc:	0062696c 	rsbeq	r6, r2, ip, ror #18
    1bc0:	772f3a63 	strvc	r3, [pc, -r3, ror #20]!
    1bc4:	72616e69 	rsbvc	r6, r1, #1680	; 0x690
    1bc8:	622f736d 	eorvs	r7, pc, #-1275068415	; 0xb4000001
    1bcc:	646c6975 	strbtvs	r6, [ip], #-2421
    1bd0:	6363672f 	cmnvs	r3, #12320768	; 0xbc0000
    1bd4:	332e342d 	teqcc	lr, #754974720	; 0x2d000000
    1bd8:	6e2f302e 	cdpvs	0, 2, cr3, cr15, cr14, {1}
    1bdc:	696c7765 	stmdbvs	ip!, {r0, r2, r5, r6, r8, r9, sl, ip, sp, lr}^
    1be0:	696c2f62 	stmdbvs	ip!, {r1, r5, r6, r8, r9, sl, fp, sp}^
    1be4:	692f6362 	stmdbvs	pc!, {r1, r5, r6, r8, r9, sp, lr}
    1be8:	756c636e 	strbvc	r6, [ip, #-878]!
    1bec:	732f6564 	teqvc	pc, #419430400	; 0x19000000
    1bf0:	63007379 	movwvs	r7, #889	; 0x379
    1bf4:	69772f3a 	ldmdbvs	r7!, {r1, r3, r4, r5, r8, r9, sl, fp, sp}^
    1bf8:	6d72616e 	ldfvse	f6, [r2, #-440]!
    1bfc:	75622f73 	strbvc	r2, [r2, #-3955]!
    1c00:	2f646c69 	svccs	0x00646c69
    1c04:	2d636367 	stclcs	3, cr6, [r3, #-412]!
    1c08:	6c697562 	cfstr64vs	mvdx7, [r9], #-392
    1c0c:	63672f64 	cmnvs	r7, #400	; 0x190
    1c10:	6e692f63 	cdpvs	15, 6, cr2, cr9, cr3, {3}
    1c14:	64756c63 	ldrbtvs	r6, [r5], #-3171
    1c18:	65000065 	strvs	r0, [r0, #-101]
    1c1c:	2e746978 	mrccs	9, 3, r6, cr4, cr8, {3}
    1c20:	00010063 	andeq	r0, r1, r3, rrx
    1c24:	636f6c00 	cmnvs	pc, #0	; 0x0
    1c28:	00682e6b 	rsbeq	r2, r8, fp, ror #28
    1c2c:	5f000002 	svcpl	0x00000002
    1c30:	65707974 	ldrbvs	r7, [r0, #-2420]!
    1c34:	00682e73 	rsbeq	r2, r8, r3, ror lr
    1c38:	73000002 	movwvc	r0, #2	; 0x2
    1c3c:	65646474 	strbvs	r6, [r4, #-1140]!
    1c40:	00682e66 	rsbeq	r2, r8, r6, ror #28
    1c44:	72000003 	andvc	r0, r0, #3	; 0x3
    1c48:	746e6565 	strbtvc	r6, [lr], #-1381
    1c4c:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    1c50:	00000000 	andeq	r0, r0, r0
    1c54:	00000205 	andeq	r0, r0, r5, lsl #4
    1c58:	3b030000 	blcc	c1c60 <__Stack_Size+0xc1860>
    1c5c:	2f2d1301 	svccs	0x002d1301
    1c60:	024b8330 	subeq	r8, fp, #-1073741824	; 0xc0000000
    1c64:	01010006 	tsteq	r1, r6
    1c68:	000000d7 	ldrdeq	r0, [r0], -r7
    1c6c:	00d10002 	sbcseq	r0, r1, r2
    1c70:	01020000 	tsteq	r2, r0
    1c74:	000d0efb 	strdeq	r0, [sp], -fp
    1c78:	01010101 	tsteq	r1, r1, lsl #2
    1c7c:	01000000 	tsteq	r0, r0
    1c80:	63010000 	movwvs	r0, #4096	; 0x1000
    1c84:	69772f3a 	ldmdbvs	r7!, {r1, r3, r4, r5, r8, r9, sl, fp, sp}^
    1c88:	6d72616e 	ldfvse	f6, [r2, #-440]!
    1c8c:	75622f73 	strbvc	r2, [r2, #-3955]!
    1c90:	2f646c69 	svccs	0x00646c69
    1c94:	2d636367 	stclcs	3, cr6, [r3, #-412]!
    1c98:	2e332e34 	mrccs	14, 1, r2, cr3, cr4, {1}
    1c9c:	656e2f30 	strbvs	r2, [lr, #-3888]!
    1ca0:	62696c77 	rsbvs	r6, r9, #30464	; 0x7700
    1ca4:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
    1ca8:	6e692f63 	cdpvs	15, 6, cr2, cr9, cr3, {3}
    1cac:	64756c63 	ldrbtvs	r6, [r5], #-3171
    1cb0:	79732f65 	ldmdbvc	r3!, {r0, r2, r5, r6, r8, r9, sl, fp, sp}^
    1cb4:	3a630073 	bcc	18c1e88 <__Stack_Size+0x18c1a88>
    1cb8:	6e69772f 	cdpvs	7, 6, cr7, cr9, cr15, {1}
    1cbc:	736d7261 	cmnvc	sp, #268435462	; 0x10000006
    1cc0:	6975622f 	ldmdbvs	r5!, {r0, r1, r2, r3, r5, r9, sp, lr}^
    1cc4:	672f646c 	strvs	r6, [pc, -ip, ror #8]!
    1cc8:	622d6363 	eorvs	r6, sp, #-1946157055	; 0x8c000001
    1ccc:	646c6975 	strbtvs	r6, [ip], #-2421
    1cd0:	6363672f 	cmnvs	r3, #12320768	; 0xbc0000
    1cd4:	636e692f 	cmnvs	lr, #770048	; 0xbc000
    1cd8:	6564756c 	strbvs	r7, [r4, #-1388]!
    1cdc:	2f2e2e00 	svccs	0x002e2e00
    1ce0:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
    1ce4:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
    1ce8:	2f2e2e2f 	svccs	0x002e2e2f
    1cec:	2d636367 	stclcs	3, cr6, [r3, #-412]!
    1cf0:	2e332e34 	mrccs	14, 1, r2, cr3, cr4, {1}
    1cf4:	656e2f30 	strbvs	r2, [lr, #-3888]!
    1cf8:	62696c77 	rsbvs	r6, r9, #30464	; 0x7700
    1cfc:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
    1d00:	65722f63 	ldrbvs	r2, [r2, #-3939]!
    1d04:	00746e65 	rsbseq	r6, r4, r5, ror #28
    1d08:	636f6c00 	cmnvs	pc, #0	; 0x0
    1d0c:	00682e6b 	rsbeq	r2, r8, fp, ror #28
    1d10:	5f000001 	svcpl	0x00000001
    1d14:	65707974 	ldrbvs	r7, [r0, #-2420]!
    1d18:	00682e73 	rsbeq	r2, r8, r3, ror lr
    1d1c:	73000001 	movwvc	r0, #1	; 0x1
    1d20:	65646474 	strbvs	r6, [r4, #-1140]!
    1d24:	00682e66 	rsbeq	r2, r8, r6, ror #28
    1d28:	72000002 	andvc	r0, r0, #2	; 0x2
    1d2c:	746e6565 	strbtvc	r6, [lr], #-1381
    1d30:	0100682e 	tsteq	r0, lr, lsr #16
    1d34:	6d690000 	stclvs	0, cr0, [r9]
    1d38:	65727570 	ldrbvs	r7, [r2, #-1392]!
    1d3c:	0300632e 	movweq	r6, #814	; 0x32e
    1d40:	a2000000 	andge	r0, r0, #0	; 0x0
    1d44:	02000000 	andeq	r0, r0, #0	; 0x0
    1d48:	00007a00 	andeq	r7, r0, r0, lsl #20
    1d4c:	fb010200 	blx	42556 <__Stack_Size+0x42156>
    1d50:	01000d0e 	tsteq	r0, lr, lsl #26
    1d54:	00010101 	andeq	r0, r1, r1, lsl #2
    1d58:	00010000 	andeq	r0, r1, r0
    1d5c:	2e2e0100 	sufcse	f0, f6, f0
    1d60:	2f2e2e2f 	svccs	0x002e2e2f
    1d64:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
    1d68:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
    1d6c:	6363672f 	cmnvs	r3, #12320768	; 0xbc0000
    1d70:	332e342d 	teqcc	lr, #754974720	; 0x2d000000
    1d74:	6e2f302e 	cdpvs	0, 2, cr3, cr15, cr14, {1}
    1d78:	696c7765 	stmdbvs	ip!, {r0, r2, r5, r6, r8, r9, sl, ip, sp, lr}^
    1d7c:	696c2f62 	stmdbvs	ip!, {r1, r5, r6, r8, r9, sl, fp, sp}^
    1d80:	6d2f6362 	stcvs	3, cr6, [pc, #-392]!
    1d84:	00637369 	rsbeq	r7, r3, r9, ror #6
    1d88:	772f3a63 	strvc	r3, [pc, -r3, ror #20]!
    1d8c:	72616e69 	rsbvc	r6, r1, #1680	; 0x690
    1d90:	622f736d 	eorvs	r7, pc, #-1275068415	; 0xb4000001
    1d94:	646c6975 	strbtvs	r6, [ip], #-2421
    1d98:	6363672f 	cmnvs	r3, #12320768	; 0xbc0000
    1d9c:	6975622d 	ldmdbvs	r5!, {r0, r2, r3, r5, r9, sp, lr}^
    1da0:	672f646c 	strvs	r6, [pc, -ip, ror #8]!
    1da4:	692f6363 	stmdbvs	pc!, {r0, r1, r5, r6, r8, r9, sp, lr}
    1da8:	756c636e 	strbvc	r6, [ip, #-878]!
    1dac:	00006564 	andeq	r6, r0, r4, ror #10
    1db0:	74696e69 	strbtvc	r6, [r9], #-3689
    1db4:	0100632e 	tsteq	r0, lr, lsr #6
    1db8:	74730000 	ldrbtvc	r0, [r3]
    1dbc:	66656464 	strbtvs	r6, [r5], -r4, ror #8
    1dc0:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    1dc4:	00000000 	andeq	r0, r0, r0
    1dc8:	00000205 	andeq	r0, r0, r5, lsl #4
    1dcc:	31030000 	tstcc	r3, r0
    1dd0:	67673201 	strbvs	r3, [r7, -r1, lsl #4]!
    1dd4:	032f6965 	teqeq	pc, #1654784	; 0x194000
    1dd8:	67328265 	ldrvs	r8, [r2, -r5, ror #4]!
    1ddc:	30696567 	rsbcc	r6, r9, r7, ror #10
    1de0:	68656767 	stmdavs	r5!, {r0, r1, r2, r5, r6, r8, r9, sl, sp, lr}^
    1de4:	01000c02 	tsteq	r0, r2, lsl #24
    1de8:	0000d801 	andeq	sp, r0, r1, lsl #16
    1dec:	7e000200 	cdpvc	2, 0, cr0, cr0, cr0, {0}
    1df0:	02000000 	andeq	r0, r0, #0	; 0x0
    1df4:	0d0efb01 	vstreq	d15, [lr, #-4]
    1df8:	01010100 	tsteq	r1, r0, lsl #2
    1dfc:	00000001 	andeq	r0, r0, r1
    1e00:	01000001 	tsteq	r0, r1
    1e04:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
    1e08:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
    1e0c:	2f2e2e2f 	svccs	0x002e2e2f
    1e10:	672f2e2e 	strvs	r2, [pc, -lr, lsr #28]!
    1e14:	342d6363 	strtcc	r6, [sp], #-867
    1e18:	302e332e 	eorcc	r3, lr, lr, lsr #6
    1e1c:	77656e2f 	strbvc	r6, [r5, -pc, lsr #28]!
    1e20:	2f62696c 	svccs	0x0062696c
    1e24:	6362696c 	cmnvs	r2, #1769472	; 0x1b0000
    1e28:	7274732f 	rsbsvc	r7, r4, #-1140850688	; 0xbc000000
    1e2c:	00676e69 	rsbeq	r6, r7, r9, ror #28
    1e30:	772f3a63 	strvc	r3, [pc, -r3, ror #20]!
    1e34:	72616e69 	rsbvc	r6, r1, #1680	; 0x690
    1e38:	622f736d 	eorvs	r7, pc, #-1275068415	; 0xb4000001
    1e3c:	646c6975 	strbtvs	r6, [ip], #-2421
    1e40:	6363672f 	cmnvs	r3, #12320768	; 0xbc0000
    1e44:	6975622d 	ldmdbvs	r5!, {r0, r2, r3, r5, r9, sp, lr}^
    1e48:	672f646c 	strvs	r6, [pc, -ip, ror #8]!
    1e4c:	692f6363 	stmdbvs	pc!, {r0, r1, r5, r6, r8, r9, sp, lr}
    1e50:	756c636e 	strbvc	r6, [ip, #-878]!
    1e54:	00006564 	andeq	r6, r0, r4, ror #10
    1e58:	736d656d 	cmnvc	sp, #457179136	; 0x1b400000
    1e5c:	632e7465 	teqvs	lr, #1694498816	; 0x65000000
    1e60:	00000100 	andeq	r0, r0, r0, lsl #2
    1e64:	64647473 	strbtvs	r7, [r4], #-1139
    1e68:	682e6665 	stmdavs	lr!, {r0, r2, r5, r6, r9, sl, sp, lr}
    1e6c:	00000200 	andeq	r0, r0, r0, lsl #4
    1e70:	02050000 	andeq	r0, r5, #0	; 0x0
    1e74:	00000000 	andeq	r0, r0, r0
    1e78:	03012e03 	movweq	r2, #7683	; 0x1e03
    1e7c:	6e030112 	mcrvs	1, 0, r0, cr3, cr2, {0}
    1e80:	2e0b032e 	cdpcs	3, 0, cr0, cr11, cr14, {1}
    1e84:	032e7503 	teqeq	lr, #12582912	; 0xc00000
    1e88:	03312e0f 	teqeq	r1, #240	; 0xf0
    1e8c:	76036613 	undefined
    1e90:	09032f2e 	stmdbeq	r3, {r1, r2, r3, r5, r8, r9, sl, fp, sp}
    1e94:	7a036c2e 	bvc	dcf54 <__Stack_Size+0xdcb54>
    1e98:	2f2f302e 	svccs	0x002f302e
    1e9c:	2e56032f 	cdpcs	3, 5, cr0, cr6, cr15, {1}
    1ea0:	032e2503 	teqeq	lr, #12582912	; 0xc00000
    1ea4:	2e032e5b 	mcrcs	14, 0, r2, cr3, cr11, {2}
    1ea8:	2e520382 	cdpcs	3, 5, cr0, cr2, cr2, {4}
    1eac:	032e2e03 	teqeq	lr, #48	; 0x30
    1eb0:	0b032e77 	bleq	cd894 <__Stack_Size+0xcd494>
    1eb4:	5203482e 	andpl	r4, r3, #3014656	; 0x2e0000
    1eb8:	9e340366 	cdpls	3, 3, cr0, cr4, cr6, {3}
    1ebc:	51488431 	cmppl	r8, r1, lsr r4
    1ec0:	01000602 	tsteq	r0, r2, lsl #12
    1ec4:	00012301 	andeq	r2, r1, r1, lsl #6
    1ec8:	e0000200 	and	r0, r0, r0, lsl #4
    1ecc:	02000000 	andeq	r0, r0, #0	; 0x0
    1ed0:	0d0efb01 	vstreq	d15, [lr, #-4]
    1ed4:	01010100 	tsteq	r1, r0, lsl #2
    1ed8:	00000001 	andeq	r0, r0, r1
    1edc:	01000001 	tsteq	r0, r1
    1ee0:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
    1ee4:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
    1ee8:	2f2e2e2f 	svccs	0x002e2e2f
    1eec:	672f2e2e 	strvs	r2, [pc, -lr, lsr #28]!
    1ef0:	342d6363 	strtcc	r6, [sp], #-867
    1ef4:	302e332e 	eorcc	r3, lr, lr, lsr #6
    1ef8:	77656e2f 	strbvc	r6, [r5, -pc, lsr #28]!
    1efc:	2f62696c 	svccs	0x0062696c
    1f00:	6362696c 	cmnvs	r2, #1769472	; 0x1b0000
    1f04:	6474732f 	ldrbtvs	r7, [r4], #-815
    1f08:	0062696c 	rsbeq	r6, r2, ip, ror #18
    1f0c:	772f3a63 	strvc	r3, [pc, -r3, ror #20]!
    1f10:	72616e69 	rsbvc	r6, r1, #1680	; 0x690
    1f14:	622f736d 	eorvs	r7, pc, #-1275068415	; 0xb4000001
    1f18:	646c6975 	strbtvs	r6, [ip], #-2421
    1f1c:	6363672f 	cmnvs	r3, #12320768	; 0xbc0000
    1f20:	332e342d 	teqcc	lr, #754974720	; 0x2d000000
    1f24:	6e2f302e 	cdpvs	0, 2, cr3, cr15, cr14, {1}
    1f28:	696c7765 	stmdbvs	ip!, {r0, r2, r5, r6, r8, r9, sl, ip, sp, lr}^
    1f2c:	696c2f62 	stmdbvs	ip!, {r1, r5, r6, r8, r9, sl, fp, sp}^
    1f30:	692f6362 	stmdbvs	pc!, {r1, r5, r6, r8, r9, sp, lr}
    1f34:	756c636e 	strbvc	r6, [ip, #-878]!
    1f38:	732f6564 	teqvc	pc, #419430400	; 0x19000000
    1f3c:	63007379 	movwvs	r7, #889	; 0x379
    1f40:	69772f3a 	ldmdbvs	r7!, {r1, r3, r4, r5, r8, r9, sl, fp, sp}^
    1f44:	6d72616e 	ldfvse	f6, [r2, #-440]!
    1f48:	75622f73 	strbvc	r2, [r2, #-3955]!
    1f4c:	2f646c69 	svccs	0x00646c69
    1f50:	2d636367 	stclcs	3, cr6, [r3, #-412]!
    1f54:	6c697562 	cfstr64vs	mvdx7, [r9], #-392
    1f58:	63672f64 	cmnvs	r7, #400	; 0x190
    1f5c:	6e692f63 	cdpvs	15, 6, cr2, cr9, cr3, {3}
    1f60:	64756c63 	ldrbtvs	r6, [r5], #-3171
    1f64:	5f000065 	svcpl	0x00000065
    1f68:	6574615f 	ldrbvs	r6, [r4, #-351]!
    1f6c:	2e746978 	mrccs	9, 3, r6, cr4, cr8, {3}
    1f70:	00010063 	andeq	r0, r1, r3, rrx
    1f74:	636f6c00 	cmnvs	pc, #0	; 0x0
    1f78:	00682e6b 	rsbeq	r2, r8, fp, ror #28
    1f7c:	5f000002 	svcpl	0x00000002
    1f80:	65707974 	ldrbvs	r7, [r0, #-2420]!
    1f84:	00682e73 	rsbeq	r2, r8, r3, ror lr
    1f88:	73000002 	movwvc	r0, #2	; 0x2
    1f8c:	65646474 	strbvs	r6, [r4, #-1140]!
    1f90:	00682e66 	rsbeq	r2, r8, r6, ror #28
    1f94:	72000003 	andvc	r0, r0, #3	; 0x3
    1f98:	746e6565 	strbtvc	r6, [lr], #-1381
    1f9c:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    1fa0:	74610000 	strbtvc	r0, [r1]
    1fa4:	74697865 	strbtvc	r7, [r9], #-2149
    1fa8:	0100682e 	tsteq	r0, lr, lsr #16
    1fac:	00000000 	andeq	r0, r0, r0
    1fb0:	00000205 	andeq	r0, r0, r5, lsl #4
    1fb4:	16030000 	strne	r0, [r3], -r0
    1fb8:	010a0301 	tsteq	sl, r1, lsl #6
    1fbc:	032e7603 	teqeq	lr, #3145728	; 0x300000
    1fc0:	2f4b2e0a 	svccs	0x004b2e0a
    1fc4:	032e7403 	teqeq	lr, #50331648	; 0x3000000
    1fc8:	2f2d2e0d 	svccs	0x002d2e0d
    1fcc:	032e7303 	teqeq	lr, #201326592	; 0xc000000
    1fd0:	1703660d 	strne	r6, [r3, -sp, lsl #12]
    1fd4:	4a1b034a 	bmi	6c2d04 <__Stack_Size+0x6c2904>
    1fd8:	4a7603a3 	bmi	1d82e6c <__Stack_Size+0x1d82a6c>
    1fdc:	2d2f2b4c 	vstmdbcs	pc!, {d2-<overflow reg d39>}
    1fe0:	302f2b32 	eorcc	r2, pc, r2, lsr fp
    1fe4:	02312d2c 	eorseq	r2, r1, #2816	; 0xb00
    1fe8:	01010006 	tsteq	r1, r6
    1fec:	0000011b 	andeq	r0, r0, fp, lsl r1
    1ff0:	00d90002 	sbcseq	r0, r9, r2
    1ff4:	01020000 	tsteq	r2, r0
    1ff8:	000d0efb 	strdeq	r0, [sp], -fp
    1ffc:	01010101 	tsteq	r1, r1, lsl #2
    2000:	01000000 	tsteq	r0, r0
    2004:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
    2008:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
    200c:	2f2e2e2f 	svccs	0x002e2e2f
    2010:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
    2014:	63672f2e 	cmnvs	r7, #184	; 0xb8
    2018:	2e342d63 	cdpcs	13, 3, cr2, cr4, cr3, {3}
    201c:	2f302e33 	svccs	0x00302e33
    2020:	6c77656e 	cfldr64vs	mvdx6, [r7], #-440
    2024:	6c2f6269 	sfmvs	f6, 4, [pc], #-420
    2028:	2f636269 	svccs	0x00636269
    202c:	6c647473 	cfstrdvs	mvd7, [r4], #-460
    2030:	63006269 	movwvs	r6, #617	; 0x269
    2034:	69772f3a 	ldmdbvs	r7!, {r1, r3, r4, r5, r8, r9, sl, fp, sp}^
    2038:	6d72616e 	ldfvse	f6, [r2, #-440]!
    203c:	75622f73 	strbvc	r2, [r2, #-3955]!
    2040:	2f646c69 	svccs	0x00646c69
    2044:	2d636367 	stclcs	3, cr6, [r3, #-412]!
    2048:	2e332e34 	mrccs	14, 1, r2, cr3, cr4, {1}
    204c:	656e2f30 	strbvs	r2, [lr, #-3888]!
    2050:	62696c77 	rsbvs	r6, r9, #30464	; 0x7700
    2054:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
    2058:	6e692f63 	cdpvs	15, 6, cr2, cr9, cr3, {3}
    205c:	64756c63 	ldrbtvs	r6, [r5], #-3171
    2060:	79732f65 	ldmdbvc	r3!, {r0, r2, r5, r6, r8, r9, sl, fp, sp}^
    2064:	3a630073 	bcc	18c2238 <__Stack_Size+0x18c1e38>
    2068:	6e69772f 	cdpvs	7, 6, cr7, cr9, cr15, {1}
    206c:	736d7261 	cmnvc	sp, #268435462	; 0x10000006
    2070:	6975622f 	ldmdbvs	r5!, {r0, r1, r2, r3, r5, r9, sp, lr}^
    2074:	672f646c 	strvs	r6, [pc, -ip, ror #8]!
    2078:	622d6363 	eorvs	r6, sp, #-1946157055	; 0x8c000001
    207c:	646c6975 	strbtvs	r6, [ip], #-2421
    2080:	6363672f 	cmnvs	r3, #12320768	; 0xbc0000
    2084:	636e692f 	cmnvs	lr, #770048	; 0xbc000
    2088:	6564756c 	strbvs	r7, [r4, #-1388]!
    208c:	5f5f0000 	svcpl	0x005f0000
    2090:	6c6c6163 	stfvse	f6, [ip], #-396
    2094:	6574615f 	ldrbvs	r6, [r4, #-351]!
    2098:	2e746978 	mrccs	9, 3, r6, cr4, cr8, {3}
    209c:	00010063 	andeq	r0, r1, r3, rrx
    20a0:	636f6c00 	cmnvs	pc, #0	; 0x0
    20a4:	00682e6b 	rsbeq	r2, r8, fp, ror #28
    20a8:	5f000002 	svcpl	0x00000002
    20ac:	65707974 	ldrbvs	r7, [r0, #-2420]!
    20b0:	00682e73 	rsbeq	r2, r8, r3, ror lr
    20b4:	73000002 	movwvc	r0, #2	; 0x2
    20b8:	65646474 	strbvs	r6, [r4, #-1140]!
    20bc:	00682e66 	rsbeq	r2, r8, r6, ror #28
    20c0:	72000003 	andvc	r0, r0, #3	; 0x3
    20c4:	746e6565 	strbtvc	r6, [lr], #-1381
    20c8:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    20cc:	00000000 	andeq	r0, r0, r0
    20d0:	00000205 	andeq	r0, r0, r5, lsl #4
    20d4:	11030000 	tstne	r3, r0
    20d8:	2e0a0301 	cdpcs	3, 0, cr0, cr10, cr1, {0}
    20dc:	4a4a7603 	bmi	129f8f0 <__Stack_Size+0x129f4f0>
    20e0:	034a2c03 	movteq	r2, #44035	; 0xac03
    20e4:	69032e77 	stmdbvs	r3, {r0, r1, r2, r4, r5, r6, r9, sl, fp, sp}
    20e8:	03c1512e 	biceq	r5, r1, #-2147483637	; 0x8000000b
    20ec:	3e039e79 	mcrcc	14, 0, r9, cr3, cr9, {3}
    20f0:	664f0366 	strbvs	r0, [pc], -r6, ror #6
    20f4:	304b2f2d 	subcc	r2, fp, sp, lsr #30
    20f8:	31635031 	cmncc	r3, r1, lsr r0
    20fc:	03896730 	orreq	r6, r9, #12582912	; 0xc00000
    2100:	09039e77 	stmdbeq	r3, {r0, r1, r2, r4, r5, r6, r9, sl, fp, ip, pc}
    2104:	0a02d14a 	beq	b6634 <__Stack_Size+0xb6234>
    2108:	45010100 	strmi	r0, [r1, #-256]
    210c:	02000000 	andeq	r0, r0, #0	; 0x0
    2110:	00001f00 	andeq	r1, r0, r0, lsl #30
    2114:	fb010200 	blx	4291e <__Stack_Size+0x4251e>
    2118:	01000d0e 	tsteq	r0, lr, lsl #26
    211c:	00010101 	andeq	r0, r1, r1, lsl #2
    2120:	00010000 	andeq	r0, r1, r0
    2124:	63000100 	movwvs	r0, #256	; 0x100
    2128:	2e6e7472 	mcrcs	4, 3, r7, cr14, cr2, {3}
    212c:	006d7361 	rsbeq	r7, sp, r1, ror #6
    2130:	00000000 	andeq	r0, r0, r0
    2134:	00020500 	andeq	r0, r2, r0, lsl #10
    2138:	03000000 	movweq	r0, #0	; 0x0
    213c:	020100ce 	andeq	r0, r1, #206	; 0xce
    2140:	01010006 	tsteq	r1, r6
    2144:	00020500 	andeq	r0, r2, r0, lsl #10
    2148:	03000000 	movweq	r0, #0	; 0x0
    214c:	020100d2 	andeq	r0, r1, #210	; 0xd2
    2150:	01010006 	tsteq	r1, r6

Disassembly of section .debug_frame:

00000000 <.debug_frame>:
       0:	0000000c 	andeq	r0, r0, ip
       4:	ffffffff 	undefined instruction 0xffffffff
       8:	7c010001 	stcvc	0, cr0, [r1], {1}
       c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
      10:	0000000c 	andeq	r0, r0, ip
      14:	00000000 	andeq	r0, r0, r0
      18:	08003134 	stmdaeq	r0, {r2, r4, r5, r8, ip, sp}
      1c:	00000014 	andeq	r0, r0, r4, lsl r0
      20:	00000014 	andeq	r0, r0, r4, lsl r0
      24:	00000000 	andeq	r0, r0, r0
      28:	08003148 	stmdaeq	r0, {r3, r6, r8, ip, sp}
      2c:	00000028 	andeq	r0, r0, r8, lsr #32
      30:	8e080e42 	cdphi	14, 0, cr0, cr8, cr2, {2}
      34:	00028401 	andeq	r8, r2, r1, lsl #8
      38:	00000018 	andeq	r0, r0, r8, lsl r0
      3c:	00000000 	andeq	r0, r0, r0
      40:	08003170 	stmdaeq	r0, {r4, r5, r6, r8, ip, sp}
      44:	000000c4 	andeq	r0, r0, r4, asr #1
      48:	420c0e42 	andmi	r0, ip, #1056	; 0x420
      4c:	018e100e 	orreq	r1, lr, lr
      50:	03840285 	orreq	r0, r4, #1342177288	; 0x50000008
      54:	0000000c 	.word	0x0000000c
      58:	ffffffff 	.word	0xffffffff
      5c:	7c010001 	.word	0x7c010001
      60:	000d0c0e 	.word	0x000d0c0e
      64:	0000000c 	.word	0x0000000c
      68:	00000054 	.word	0x00000054
      6c:	08003234 	.word	0x08003234
      70:	00000002 	.word	0x00000002
      74:	0000000c 	.word	0x0000000c
      78:	00000054 	.word	0x00000054
      7c:	08003238 	.word	0x08003238
      80:	00000002 	.word	0x00000002
      84:	0000000c 	.word	0x0000000c
      88:	00000054 	.word	0x00000054
      8c:	0800323c 	.word	0x0800323c
      90:	00000002 	.word	0x00000002
      94:	0000000c 	.word	0x0000000c
      98:	00000054 	.word	0x00000054
      9c:	08003240 	.word	0x08003240
      a0:	00000002 	.word	0x00000002
      a4:	0000000c 	.word	0x0000000c
      a8:	00000054 	.word	0x00000054
      ac:	08003244 	.word	0x08003244
      b0:	0002      	.short	0x0002
      b2:	0000      	.short	0x0000
      b4:	0000000c 	.word	0x0000000c
      b8:	00000054 	.word	0x00000054
      bc:	08003248 	.word	0x08003248
      c0:	00000002 	.word	0x00000002
      c4:	0000000c 	.word	0x0000000c
      c8:	00000054 	.word	0x00000054
      cc:	0800324c 	.word	0x0800324c
      d0:	00000002 	.word	0x00000002
      d4:	0000000c 	.word	0x0000000c
      d8:	00000054 	.word	0x00000054
      dc:	08003250 	.word	0x08003250
      e0:	00000002 	.word	0x00000002
      e4:	0000000c 	.word	0x0000000c
      e8:	00000054 	.word	0x00000054
      ec:	08003254 	.word	0x08003254
      f0:	00000002 	.word	0x00000002
      f4:	0000000c 	.word	0x0000000c
      f8:	00000054 	.word	0x00000054
      fc:	08003258 	.word	0x08003258
     100:	00000002 	.word	0x00000002
     104:	0000000c 	.word	0x0000000c
     108:	00000054 	.word	0x00000054
     10c:	0800325c 	.word	0x0800325c
     110:	00000002 	.word	0x00000002
     114:	0000000c 	.word	0x0000000c
     118:	00000054 	.word	0x00000054
     11c:	08003260 	.word	0x08003260
     120:	00000002 	.word	0x00000002
     124:	0000000c 	.word	0x0000000c
     128:	00000054 	.word	0x00000054
     12c:	08003264 	.word	0x08003264
     130:	00000002 	.word	0x00000002
     134:	0000000c 	.word	0x0000000c
     138:	00000054 	.word	0x00000054
     13c:	08003268 	.word	0x08003268
     140:	00000002 	.word	0x00000002
     144:	0000000c 	.word	0x0000000c
     148:	00000054 	.word	0x00000054
     14c:	0800326c 	.word	0x0800326c
     150:	00000002 	.word	0x00000002
     154:	0000000c 	.word	0x0000000c
     158:	00000054 	.word	0x00000054
     15c:	08003270 	.word	0x08003270
     160:	00000002 	.word	0x00000002
     164:	0000000c 	.word	0x0000000c
     168:	00000054 	.word	0x00000054
     16c:	08003274 	.word	0x08003274
     170:	00000002 	.word	0x00000002
     174:	0000000c 	.word	0x0000000c
     178:	00000054 	.word	0x00000054
     17c:	08003278 	.word	0x08003278
     180:	00000002 	.word	0x00000002
     184:	0000000c 	.word	0x0000000c
     188:	00000054 	.word	0x00000054
     18c:	0800327c 	.word	0x0800327c
     190:	00000002 	.word	0x00000002
     194:	0000000c 	.word	0x0000000c
     198:	00000054 	.word	0x00000054
     19c:	08003280 	.word	0x08003280
     1a0:	00000002 	.word	0x00000002
     1a4:	0000000c 	.word	0x0000000c
     1a8:	00000054 	.word	0x00000054
     1ac:	08003284 	.word	0x08003284
     1b0:	00000002 	.word	0x00000002
     1b4:	0000000c 	.word	0x0000000c
     1b8:	00000054 	.word	0x00000054
     1bc:	08003288 	.word	0x08003288
     1c0:	00000002 	.word	0x00000002
     1c4:	0000000c 	.word	0x0000000c
     1c8:	00000054 	.word	0x00000054
     1cc:	0800328c 	.word	0x0800328c
     1d0:	00000002 	.word	0x00000002
     1d4:	0000000c 	.word	0x0000000c
     1d8:	00000054 	.word	0x00000054
     1dc:	08003290 	.word	0x08003290
     1e0:	00000002 	.word	0x00000002
     1e4:	0000000c 	.word	0x0000000c
     1e8:	00000054 	.word	0x00000054
     1ec:	08003294 	.word	0x08003294
     1f0:	00000002 	.word	0x00000002
     1f4:	0000000c 	.word	0x0000000c
     1f8:	00000054 	.word	0x00000054
     1fc:	08003298 	.word	0x08003298
     200:	00000002 	.word	0x00000002
     204:	0000000c 	.word	0x0000000c
     208:	00000054 	.word	0x00000054
     20c:	0800329c 	.word	0x0800329c
     210:	00000002 	.word	0x00000002
     214:	0000000c 	.word	0x0000000c
     218:	00000054 	.word	0x00000054
     21c:	080032a0 	.word	0x080032a0
     220:	00000002 	.word	0x00000002
     224:	0000000c 	.word	0x0000000c
     228:	00000054 	.word	0x00000054
     22c:	080032a4 	.word	0x080032a4
     230:	00000002 	.word	0x00000002
     234:	0000000c 	.word	0x0000000c
     238:	00000054 	.word	0x00000054
     23c:	080032a8 	.word	0x080032a8
     240:	00000002 	.word	0x00000002
     244:	0000000c 	.word	0x0000000c
     248:	00000054 	.word	0x00000054
     24c:	080032ac 	.word	0x080032ac
     250:	00000002 	.word	0x00000002
     254:	0000000c 	.word	0x0000000c
     258:	00000054 	.word	0x00000054
     25c:	080032b0 	.word	0x080032b0
     260:	00000002 	.word	0x00000002
     264:	0000000c 	.word	0x0000000c
     268:	00000054 	.word	0x00000054
     26c:	080032b4 	.word	0x080032b4
     270:	00000002 	.word	0x00000002
     274:	0000000c 	.word	0x0000000c
     278:	00000054 	.word	0x00000054
     27c:	080032b8 	.word	0x080032b8
     280:	00000002 	.word	0x00000002
     284:	0000000c 	.word	0x0000000c
     288:	00000054 	.word	0x00000054
     28c:	080032bc 	.word	0x080032bc
     290:	00000002 	.word	0x00000002
     294:	0000000c 	.word	0x0000000c
     298:	00000054 	.word	0x00000054
     29c:	080032c0 	.word	0x080032c0
     2a0:	00000002 	.word	0x00000002
     2a4:	0000000c 	.word	0x0000000c
     2a8:	00000054 	.word	0x00000054
     2ac:	080032c4 	.word	0x080032c4
     2b0:	00000002 	.word	0x00000002
     2b4:	0000000c 	.word	0x0000000c
     2b8:	00000054 	.word	0x00000054
     2bc:	080032c8 	.word	0x080032c8
     2c0:	00000002 	.word	0x00000002
     2c4:	0000000c 	.word	0x0000000c
     2c8:	00000054 	.word	0x00000054
     2cc:	080032cc 	.word	0x080032cc
     2d0:	00000002 	.word	0x00000002
     2d4:	0000000c 	.word	0x0000000c
     2d8:	00000054 	.word	0x00000054
     2dc:	080032d0 	.word	0x080032d0
     2e0:	00000002 	.word	0x00000002
     2e4:	0000000c 	.word	0x0000000c
     2e8:	00000054 	.word	0x00000054
     2ec:	080032d4 	.word	0x080032d4
     2f0:	00000002 	.word	0x00000002
     2f4:	0000000c 	.word	0x0000000c
     2f8:	00000054 	.word	0x00000054
     2fc:	080032d8 	.word	0x080032d8
     300:	00000002 	.word	0x00000002
     304:	0000000c 	.word	0x0000000c
     308:	00000054 	.word	0x00000054
     30c:	080032dc 	.word	0x080032dc
     310:	00000002 	.word	0x00000002
     314:	0000000c 	.word	0x0000000c
     318:	00000054 	.word	0x00000054
     31c:	080032e0 	.word	0x080032e0
     320:	00000002 	.word	0x00000002
     324:	0000000c 	.word	0x0000000c
     328:	00000054 	.word	0x00000054
     32c:	080032e4 	.word	0x080032e4
     330:	00000002 	.word	0x00000002
     334:	0000000c 	.word	0x0000000c
     338:	00000054 	.word	0x00000054
     33c:	080032e8 	.word	0x080032e8
     340:	00000002 	.word	0x00000002
     344:	0000000c 	.word	0x0000000c
     348:	00000054 	.word	0x00000054
     34c:	080032ec 	.word	0x080032ec
     350:	00000002 	.word	0x00000002
     354:	0000000c 	.word	0x0000000c
     358:	00000054 	.word	0x00000054
     35c:	080032f0 	.word	0x080032f0
     360:	00000002 	.word	0x00000002
     364:	0000000c 	.word	0x0000000c
     368:	00000054 	.word	0x00000054
     36c:	080032f4 	.word	0x080032f4
     370:	00000002 	.word	0x00000002
     374:	0000000c 	.word	0x0000000c
     378:	00000054 	.word	0x00000054
     37c:	080032f8 	.word	0x080032f8
     380:	00000002 	.word	0x00000002
     384:	0000000c 	.word	0x0000000c
     388:	00000054 	.word	0x00000054
     38c:	080032fc 	.word	0x080032fc
     390:	00000002 	.word	0x00000002
     394:	0000000c 	.word	0x0000000c
     398:	00000054 	.word	0x00000054
     39c:	08003300 	.word	0x08003300
     3a0:	00000002 	.word	0x00000002
     3a4:	0000000c 	.word	0x0000000c
     3a8:	00000054 	.word	0x00000054
     3ac:	08003304 	.word	0x08003304
     3b0:	00000002 	.word	0x00000002
     3b4:	0000000c 	.word	0x0000000c
     3b8:	00000054 	.word	0x00000054
     3bc:	08003308 	.word	0x08003308
     3c0:	00000002 	.word	0x00000002
     3c4:	0000000c 	.word	0x0000000c
     3c8:	00000054 	.word	0x00000054
     3cc:	0800330c 	.word	0x0800330c
     3d0:	00000002 	.word	0x00000002
     3d4:	0000000c 	.word	0x0000000c
     3d8:	00000054 	.word	0x00000054
     3dc:	08003310 	.word	0x08003310
     3e0:	00000002 	.word	0x00000002
     3e4:	0000000c 	.word	0x0000000c
     3e8:	00000054 	.word	0x00000054
     3ec:	08003314 	.word	0x08003314
     3f0:	00000002 	.word	0x00000002
     3f4:	0000000c 	.word	0x0000000c
     3f8:	00000054 	.word	0x00000054
     3fc:	08003318 	.word	0x08003318
     400:	00000002 	.word	0x00000002
     404:	0000000c 	.word	0x0000000c
     408:	00000054 	.word	0x00000054
     40c:	0800331c 	.word	0x0800331c
     410:	00000002 	.word	0x00000002
     414:	0000000c 	.word	0x0000000c
     418:	00000054 	.word	0x00000054
     41c:	08003320 	.word	0x08003320
     420:	00000002 	.word	0x00000002
     424:	0000000c 	.word	0x0000000c
     428:	00000054 	.word	0x00000054
     42c:	08003324 	.word	0x08003324
     430:	00000002 	.word	0x00000002
     434:	0000000c 	.word	0x0000000c
     438:	00000054 	.word	0x00000054
     43c:	08003328 	.word	0x08003328
     440:	00000002 	.word	0x00000002
     444:	0000000c 	.word	0x0000000c
     448:	00000054 	.word	0x00000054
     44c:	0800332c 	.word	0x0800332c
     450:	00000002 	.word	0x00000002
     454:	0000000c 	.word	0x0000000c
     458:	00000054 	.word	0x00000054
     45c:	08003330 	.word	0x08003330
     460:	00000002 	.word	0x00000002
     464:	0000000c 	.word	0x0000000c
     468:	00000054 	.word	0x00000054
     46c:	08003334 	.word	0x08003334
     470:	00000002 	.word	0x00000002
     474:	00000014 	.word	0x00000014
     478:	00000054 	.word	0x00000054
     47c:	08003338 	.word	0x08003338
     480:	0000000c 	.word	0x0000000c
     484:	42040e42 	.word	0x42040e42
     488:	018e080e 	.word	0x018e080e
     48c:	00000014 	.word	0x00000014
     490:	00000054 	.word	0x00000054
     494:	08003344 	.word	0x08003344
     498:	0000000c 	.word	0x0000000c
     49c:	42040e42 	.word	0x42040e42
     4a0:	018e080e 	.word	0x018e080e
     4a4:	00000014 	.word	0x00000014
     4a8:	00000054 	.word	0x00000054
     4ac:	08003350 	.word	0x08003350
     4b0:	0000000c 	.word	0x0000000c
     4b4:	42040e42 	.word	0x42040e42
     4b8:	018e080e 	.word	0x018e080e
     4bc:	00000014 	.word	0x00000014
     4c0:	00000054 	.word	0x00000054
     4c4:	0800335c 	.word	0x0800335c
     4c8:	0000000c 	.word	0x0000000c
     4cc:	42040e42 	.word	0x42040e42
     4d0:	018e080e 	.word	0x018e080e
     4d4:	0000000c 	.word	0x0000000c
     4d8:	ffffffff 	.word	0xffffffff
     4dc:	7c010001 	.word	0x7c010001
     4e0:	000d0c0e 	.word	0x000d0c0e
     4e4:	0000000c 	.word	0x0000000c
     4e8:	000004d4 	.word	0x000004d4
     4ec:	08003368 	.word	0x08003368
     4f0:	00000030 	.word	0x00000030
     4f4:	00000014 	.word	0x00000014
     4f8:	000004d4 	.word	0x000004d4
     4fc:	08003398 	.word	0x08003398
     500:	00000014 	.word	0x00000014
     504:	44040e42 	.word	0x44040e42
     508:	018e080e 	.word	0x018e080e
     50c:	0000001c 	.word	0x0000001c
     510:	000004d4 	.word	0x000004d4
     514:	080033ac 	.word	0x080033ac
     518:	00000108 	.word	0x00000108
     51c:	42140e42 	.word	0x42140e42
     520:	018e200e 	.word	0x018e200e
     524:	03860287 	.word	0x03860287
     528:	05840485 	.word	0x05840485
     52c:	0000001c 	.word	0x0000001c
     530:	000004d4 	.word	0x000004d4
     534:	080034b4 	.word	0x080034b4
     538:	00000052 	.word	0x00000052
     53c:	46100e42 	.word	0x46100e42
     540:	018e180e 	.word	0x018e180e
     544:	03850286 	.word	0x03850286
     548:	00000484 	.word	0x00000484
     54c:	00000014 	.word	0x00000014
     550:	000004d4 	.word	0x000004d4
     554:	08003508 	.word	0x08003508
     558:	00000084 	.word	0x00000084
     55c:	42040e42 	.word	0x42040e42
     560:	018e080e 	.word	0x018e080e
     564:	0000000c 	.word	0x0000000c
     568:	ffffffff 	.word	0xffffffff
     56c:	7c010001 	.word	0x7c010001
     570:	000d0c0e 	.word	0x000d0c0e
     574:	00000014 	.word	0x00000014
     578:	00000564 	.word	0x00000564
     57c:	0800358c 	.word	0x0800358c
     580:	00000038 	.word	0x00000038
     584:	8e080e42 	.word	0x8e080e42
     588:	00028401 	.word	0x00028401
     58c:	00000014 	.word	0x00000014
     590:	00000564 	.word	0x00000564
     594:	080035c4 	.word	0x080035c4
     598:	0000002c 	.word	0x0000002c
     59c:	8e080e42 	.word	0x8e080e42
     5a0:	00028401 	.word	0x00028401
     5a4:	00000014 	.word	0x00000014
     5a8:	00000564 	.word	0x00000564
     5ac:	080035f0 	.word	0x080035f0
     5b0:	00000016 	.word	0x00000016
     5b4:	4a040e42 	.word	0x4a040e42
     5b8:	018e080e 	.word	0x018e080e
     5bc:	00000014 	.word	0x00000014
     5c0:	00000564 	.word	0x00000564
     5c4:	08003608 	.word	0x08003608
     5c8:	00000020 	.word	0x00000020
     5cc:	44040e42 	.word	0x44040e42
     5d0:	018e080e 	.word	0x018e080e
     5d4:	00000018 	.word	0x00000018
     5d8:	00000564 	.word	0x00000564
     5dc:	08003628 	.word	0x08003628
     5e0:	00000018 	.word	0x00000018
     5e4:	8e100e42 	.word	0x8e100e42
     5e8:	85028601 	.word	0x85028601
     5ec:	00048403 	.word	0x00048403
     5f0:	00000018 	.word	0x00000018
     5f4:	00000564 	.word	0x00000564
     5f8:	08003640 	.word	0x08003640
     5fc:	0000001a 	.word	0x0000001a
     600:	8e0c0e42 	.word	0x8e0c0e42
     604:	84028501 	.word	0x84028501
     608:	03          	.byte	0x03
     609:	44          	.byte	0x44
     60a:	100e      	.short	0x100e
     60c:	0000001c 	.word	0x0000001c
     610:	00000564 	.word	0x00000564
     614:	0800365c 	.word	0x0800365c
     618:	0000008c 	.word	0x0000008c
     61c:	42100e42 	.word	0x42100e42
     620:	018e200e 	.word	0x018e200e
     624:	03850286 	.word	0x03850286
     628:	00000484 	.word	0x00000484
     62c:	0000000c 	.word	0x0000000c
     630:	ffffffff 	.word	0xffffffff
     634:	7c010001 	.word	0x7c010001
     638:	000d0c0e 	.word	0x000d0c0e
     63c:	00000018 	.word	0x00000018
     640:	0000062c 	.word	0x0000062c
     644:	080036e8 	.word	0x080036e8
     648:	00000060 	.word	0x00000060
     64c:	420c0e42 	.word	0x420c0e42
     650:	018e200e 	.word	0x018e200e
     654:	03840285 	.word	0x03840285
     658:	00000014 	.word	0x00000014
     65c:	0000062c 	.word	0x0000062c
     660:	08003748 	.word	0x08003748
     664:	0000000c 	.word	0x0000000c
     668:	42040e42 	.word	0x42040e42
     66c:	018e080e 	.word	0x018e080e
     670:	00000018 	.word	0x00000018
     674:	0000062c 	.word	0x0000062c
     678:	08003754 	.word	0x08003754
     67c:	00000038 	.word	0x00000038
     680:	440c0e42 	.word	0x440c0e42
     684:	018e100e 	.word	0x018e100e
     688:	03840285 	.word	0x03840285
     68c:	00000014 	.word	0x00000014
     690:	0000062c 	.word	0x0000062c
     694:	0800378c 	.word	0x0800378c
     698:	00000044 	.word	0x00000044
     69c:	8e080e42 	.word	0x8e080e42
     6a0:	00028401 	.word	0x00028401
     6a4:	00000018 	.word	0x00000018
     6a8:	0000062c 	.word	0x0000062c
     6ac:	080037d0 	.word	0x080037d0
     6b0:	00000074 	.word	0x00000074
     6b4:	5a0c0e42 	.word	0x5a0c0e42
     6b8:	018e100e 	.word	0x018e100e
     6bc:	03840285 	.word	0x03840285
     6c0:	00000018 	.word	0x00000018
     6c4:	0000062c 	.word	0x0000062c
     6c8:	08003844 	.word	0x08003844
     6cc:	0000008c 	.word	0x0000008c
     6d0:	680c0e42 	.word	0x680c0e42
     6d4:	018e100e 	.word	0x018e100e
     6d8:	03840285 	.word	0x03840285
     6dc:	0000000c 	.word	0x0000000c
     6e0:	ffffffff 	.word	0xffffffff
     6e4:	7c010001 	.word	0x7c010001
     6e8:	000d0c0e 	.word	0x000d0c0e
     6ec:	0000000c 	.word	0x0000000c
     6f0:	000006dc 	.word	0x000006dc
     6f4:	080038d0 	.word	0x080038d0
     6f8:	00000002 	.word	0x00000002
     6fc:	00000014 	.word	0x00000014
     700:	000006dc 	.word	0x000006dc
     704:	080038d4 	.word	0x080038d4
     708:	00000030 	.word	0x00000030
     70c:	8e080e42 	.word	0x8e080e42
     710:	00028401 	.word	0x00028401
     714:	00000018 	.word	0x00000018
     718:	000006dc 	.word	0x000006dc
     71c:	08003904 	.word	0x08003904
     720:	00000038 	.word	0x00000038
     724:	8e0c0e42 	.word	0x8e0c0e42
     728:	84028501 	.word	0x84028501
     72c:	100e5e03 	.word	0x100e5e03
     730:	00000014 	.word	0x00000014
     734:	000006dc 	.word	0x000006dc
     738:	0800393c 	.word	0x0800393c
     73c:	00000034 	.word	0x00000034
     740:	8e080e42 	.word	0x8e080e42
     744:	00028401 	.word	0x00028401
     748:	00000014 	.word	0x00000014
     74c:	000006dc 	.word	0x000006dc
     750:	08003970 	.word	0x08003970
     754:	00000030 	.word	0x00000030
     758:	8e080e42 	.word	0x8e080e42
     75c:	00028401 	.word	0x00028401
     760:	00000014 	.word	0x00000014
     764:	000006dc 	.word	0x000006dc
     768:	080039a0 	.word	0x080039a0
     76c:	0000001c 	.word	0x0000001c
     770:	48040e42 	.word	0x48040e42
     774:	018e080e 	.word	0x018e080e
     778:	0000000c 	.word	0x0000000c
     77c:	ffffffff 	.word	0xffffffff
     780:	7c010001 	.word	0x7c010001
     784:	000d0c0e 	.word	0x000d0c0e
     788:	00000018 	.word	0x00000018
     78c:	00000778 	.word	0x00000778
     790:	080039bc 	.word	0x080039bc
     794:	00000080 	.word	0x00000080
     798:	42080e42 	.word	0x42080e42
     79c:	018e200e 	.word	0x018e200e
     7a0:	00000284 	.word	0x00000284
     7a4:	00000014 	.word	0x00000014
     7a8:	00000778 	.word	0x00000778
     7ac:	08003a3c 	.word	0x08003a3c
     7b0:	00000090 	.word	0x00000090
     7b4:	8e080e42 	.word	0x8e080e42
     7b8:	00028401 	.word	0x00028401
     7bc:	0000000c 	.word	0x0000000c
     7c0:	ffffffff 	.word	0xffffffff
     7c4:	7c010001 	.word	0x7c010001
     7c8:	000d0c0e 	.word	0x000d0c0e
     7cc:	0000000c 	.word	0x0000000c
     7d0:	000007bc 	.word	0x000007bc
     7d4:	08003acc 	.word	0x08003acc
     7d8:	00000048 	.word	0x00000048
     7dc:	0000000c 	.word	0x0000000c
     7e0:	000007bc 	.word	0x000007bc
     7e4:	08003b14 	.word	0x08003b14
     7e8:	00000012 	.word	0x00000012
     7ec:	0000000c 	.word	0x0000000c
     7f0:	000007bc 	.word	0x000007bc
     7f4:	08003b28 	.word	0x08003b28
     7f8:	00000014 	.word	0x00000014
     7fc:	0000000c 	.word	0x0000000c
     800:	000007bc 	.word	0x000007bc
     804:	08003b3c 	.word	0x08003b3c
     808:	00000014 	.word	0x00000014
     80c:	0000000c 	.word	0x0000000c
     810:	000007bc 	.word	0x000007bc
     814:	08003b50 	.word	0x08003b50
     818:	00000016 	.word	0x00000016
     81c:	0000000c 	.word	0x0000000c
     820:	000007bc 	.word	0x000007bc
     824:	08003b68 	.word	0x08003b68
     828:	0000000a 	.word	0x0000000a
     82c:	0000000c 	.word	0x0000000c
     830:	000007bc 	.word	0x000007bc
     834:	08003b74 	.word	0x08003b74
     838:	0000000a 	.word	0x0000000a
     83c:	0000000c 	.word	0x0000000c
     840:	000007bc 	.word	0x000007bc
     844:	08003b80 	.word	0x08003b80
     848:	0000000a 	.word	0x0000000a
     84c:	0000000c 	.word	0x0000000c
     850:	000007bc 	.word	0x000007bc
     854:	08003b8c 	.word	0x08003b8c
     858:	0000000a 	.word	0x0000000a
     85c:	0000000c 	.word	0x0000000c
     860:	000007bc 	.word	0x000007bc
     864:	08003b98 	.word	0x08003b98
     868:	00000014 	.word	0x00000014
     86c:	0000000c 	.word	0x0000000c
     870:	000007bc 	.word	0x000007bc
     874:	08003bac 	.word	0x08003bac
     878:	0000000a 	.word	0x0000000a
     87c:	0000000c 	.word	0x0000000c
     880:	000007bc 	.word	0x000007bc
     884:	08003bb8 	.word	0x08003bb8
     888:	00000010 	.word	0x00000010
     88c:	0000000c 	.word	0x0000000c
     890:	000007bc 	.word	0x000007bc
     894:	08003bc8 	.word	0x08003bc8
     898:	00000014 	.word	0x00000014
     89c:	00000018 	.word	0x00000018
     8a0:	000007bc 	.word	0x000007bc
     8a4:	08003bdc 	.word	0x08003bdc
     8a8:	00000096 	.word	0x00000096
     8ac:	8e0c0e44 	.word	0x8e0c0e44
     8b0:	84028501 	.word	0x84028501
     8b4:	00000003 	.word	0x00000003
     8b8:	0000000c 	.word	0x0000000c
     8bc:	000007bc 	.word	0x000007bc
     8c0:	08003c74 	.word	0x08003c74
     8c4:	00000014 	.word	0x00000014
     8c8:	0000000c 	.word	0x0000000c
     8cc:	000007bc 	.word	0x000007bc
     8d0:	08003c88 	.word	0x08003c88
     8d4:	00000006 	.word	0x00000006
     8d8:	0000000c 	.word	0x0000000c
     8dc:	000007bc 	.word	0x000007bc
     8e0:	08003c90 	.word	0x08003c90
     8e4:	0000000c 	.word	0x0000000c
     8e8:	0000000c 	.word	0x0000000c
     8ec:	000007bc 	.word	0x000007bc
     8f0:	08003c9c 	.word	0x08003c9c
     8f4:	00000014 	.word	0x00000014
     8f8:	0000000c 	.word	0x0000000c
     8fc:	000007bc 	.word	0x000007bc
     900:	08003cb0 	.word	0x08003cb0
     904:	00000014 	.word	0x00000014
     908:	0000000c 	.word	0x0000000c
     90c:	000007bc 	.word	0x000007bc
     910:	08003cc4 	.word	0x08003cc4
     914:	0000000c 	.word	0x0000000c
     918:	0000000c 	.word	0x0000000c
     91c:	000007bc 	.word	0x000007bc
     920:	08003cd0 	.word	0x08003cd0
     924:	00000014 	.word	0x00000014
     928:	0000000c 	.word	0x0000000c
     92c:	000007bc 	.word	0x000007bc
     930:	08003ce4 	.word	0x08003ce4
     934:	00000014 	.word	0x00000014
     938:	0000000c 	.word	0x0000000c
     93c:	000007bc 	.word	0x000007bc
     940:	08003cf8 	.word	0x08003cf8
     944:	0000000a 	.word	0x0000000a
     948:	00000018 	.word	0x00000018
     94c:	000007bc 	.word	0x000007bc
     950:	08003d04 	.word	0x08003d04
     954:	00000062 	.word	0x00000062
     958:	8e0c0e44 	.word	0x8e0c0e44
     95c:	84028501 	.word	0x84028501
     960:	00000003 	.word	0x00000003
     964:	0000000c 	.word	0x0000000c
     968:	000007bc 	.word	0x000007bc
     96c:	08003d68 	.word	0x08003d68
     970:	00000010 	.word	0x00000010
     974:	00000010 	.word	0x00000010
     978:	000007bc 	.word	0x000007bc
     97c:	08003d78 	.word	0x08003d78
     980:	00000008 	.word	0x00000008
     984:	00080e42 	.word	0x00080e42
     988:	00000010 	.word	0x00000010
     98c:	000007bc 	.word	0x000007bc
     990:	08003d80 	.word	0x08003d80
     994:	0000000e 	.word	0x0000000e
     998:	00080e42 	.word	0x00080e42
     99c:	0000000c 	.word	0x0000000c
     9a0:	000007bc 	.word	0x000007bc
     9a4:	08003d90 	.word	0x08003d90
     9a8:	00000010 	.word	0x00000010
     9ac:	0000000c 	.word	0x0000000c
     9b0:	000007bc 	.word	0x000007bc
     9b4:	08003da0 	.word	0x08003da0
     9b8:	00000006 	.word	0x00000006
     9bc:	0000000c 	.word	0x0000000c
     9c0:	000007bc 	.word	0x000007bc
     9c4:	08003da8 	.word	0x08003da8
     9c8:	0000000c 	.word	0x0000000c
     9cc:	0000000c 	.word	0x0000000c
     9d0:	000007bc 	.word	0x000007bc
     9d4:	08003db4 	.word	0x08003db4
     9d8:	0000001c 	.word	0x0000001c
     9dc:	0000000c 	.word	0x0000000c
     9e0:	000007bc 	.word	0x000007bc
     9e4:	08003dd0 	.word	0x08003dd0
     9e8:	0000000c 	.word	0x0000000c
     9ec:	0000000c 	.word	0x0000000c
     9f0:	000007bc 	.word	0x000007bc
     9f4:	08003ddc 	.word	0x08003ddc
     9f8:	00000008 	.word	0x00000008
     9fc:	0000000c 	.word	0x0000000c
     a00:	000007bc 	.word	0x000007bc
     a04:	08003de4 	.word	0x08003de4
     a08:	0000001a 	.word	0x0000001a
     a0c:	0000000c 	.word	0x0000000c
     a10:	000007bc 	.word	0x000007bc
     a14:	08003e00 	.word	0x08003e00
     a18:	00000008 	.word	0x00000008
     a1c:	00000014 	.word	0x00000014
     a20:	000007bc 	.word	0x000007bc
     a24:	08003e08 	.word	0x08003e08
     a28:	00000058 	.word	0x00000058
     a2c:	44040e42 	.word	0x44040e42
     a30:	018e100e 	.word	0x018e100e
     a34:	0000000c 	.word	0x0000000c
     a38:	ffffffff 	.word	0xffffffff
     a3c:	7c010001 	.word	0x7c010001
     a40:	000d0c0e 	.word	0x000d0c0e
     a44:	0000000c 	.word	0x0000000c
     a48:	00000a34 	.word	0x00000a34
     a4c:	08003e60 	.word	0x08003e60
     a50:	00000018 	.word	0x00000018
     a54:	0000000c 	.word	0x0000000c
     a58:	00000a34 	.word	0x00000a34
     a5c:	08003e78 	.word	0x08003e78
     a60:	00000018 	.word	0x00000018
     a64:	0000000c 	.word	0x0000000c
     a68:	00000a34 	.word	0x00000a34
     a6c:	08003e90 	.word	0x08003e90
     a70:	00000018 	.word	0x00000018
     a74:	0000000c 	.word	0x0000000c
     a78:	00000a34 	.word	0x00000a34
     a7c:	08003ea8 	.word	0x08003ea8
     a80:	00000018 	.word	0x00000018
     a84:	0000000c 	.word	0x0000000c
     a88:	00000a34 	.word	0x00000a34
     a8c:	08003ec0 	.word	0x08003ec0
     a90:	00000010 	.word	0x00000010
     a94:	0000000c 	.word	0x0000000c
     a98:	00000a34 	.word	0x00000a34
     a9c:	08003ed0 	.word	0x08003ed0
     aa0:	0000000c 	.word	0x0000000c
     aa4:	0000000c 	.word	0x0000000c
     aa8:	00000a34 	.word	0x00000a34
     aac:	08003edc 	.word	0x08003edc
     ab0:	0000000c 	.word	0x0000000c
     ab4:	0000000c 	.word	0x0000000c
     ab8:	00000a34 	.word	0x00000a34
     abc:	08003ee8 	.word	0x08003ee8
     ac0:	00000010 	.word	0x00000010
     ac4:	0000000c 	.word	0x0000000c
     ac8:	00000a34 	.word	0x00000a34
     acc:	08003ef8 	.word	0x08003ef8
     ad0:	00000010 	.word	0x00000010
     ad4:	0000000c 	.word	0x0000000c
     ad8:	00000a34 	.word	0x00000a34
     adc:	08003f08 	.word	0x08003f08
     ae0:	0000001c 	.word	0x0000001c
     ae4:	0000000c 	.word	0x0000000c
     ae8:	00000a34 	.word	0x00000a34
     aec:	08003f24 	.word	0x08003f24
     af0:	00000020 	.word	0x00000020
     af4:	0000000c 	.word	0x0000000c
     af8:	00000a34 	.word	0x00000a34
     afc:	08003f44 	.word	0x08003f44
     b00:	0000000c 	.word	0x0000000c
     b04:	0000000c 	.word	0x0000000c
     b08:	00000a34 	.word	0x00000a34
     b0c:	08003f50 	.word	0x08003f50
     b10:	0000002c 	.word	0x0000002c
     b14:	00000018 	.word	0x00000018
     b18:	00000a34 	.word	0x00000a34
     b1c:	08003f7c 	.word	0x08003f7c
     b20:	00000094 	.word	0x00000094
     b24:	44080e42 	.word	0x44080e42
     b28:	018e100e 	.word	0x018e100e
     b2c:	00000284 	.word	0x00000284
     b30:	0000001c 	.word	0x0000001c
     b34:	00000a34 	.word	0x00000a34
     b38:	08004010 	.word	0x08004010
     b3c:	0000005c 	.word	0x0000005c
     b40:	8e140e42 	.word	0x8e140e42
     b44:	86028701 	.word	0x86028701
     b48:	84048503 	.word	0x84048503
     b4c:	180e4605 	.word	0x180e4605
     b50:	00000018 	.word	0x00000018
     b54:	00000a34 	.word	0x00000a34
     b58:	0800406c 	.word	0x0800406c
     b5c:	0000009c 	.word	0x0000009c
     b60:	8e0c0e42 	.word	0x8e0c0e42
     b64:	84028501 	.word	0x84028501
     b68:	100e4403 	.word	0x100e4403
     b6c:	00000014 	.word	0x00000014
     b70:	00000a34 	.word	0x00000a34
     b74:	08004108 	.word	0x08004108
     b78:	000000c0 	.word	0x000000c0
     b7c:	8e080e42 	.word	0x8e080e42
     b80:	00028401 	.word	0x00028401
     b84:	00000018 	.word	0x00000018
     b88:	00000a34 	.word	0x00000a34
     b8c:	080041c8 	.word	0x080041c8
     b90:	00000044 	.word	0x00000044
     b94:	8e100e42 	.word	0x8e100e42
     b98:	85028601 	.word	0x85028601
     b9c:	00048403 	.word	0x00048403
     ba0:	00000018 	.word	0x00000018
     ba4:	00000a34 	.word	0x00000a34
     ba8:	0800420c 	.word	0x0800420c
     bac:	00000038 	.word	0x00000038
     bb0:	8e100e42 	.word	0x8e100e42
     bb4:	85028601 	.word	0x85028601
     bb8:	00048403 	.word	0x00048403
     bbc:	00000018 	.word	0x00000018
     bc0:	00000a34 	.word	0x00000a34
     bc4:	08004244 	.word	0x08004244
     bc8:	00000048 	.word	0x00000048
     bcc:	8e100e42 	.word	0x8e100e42
     bd0:	85028601 	.word	0x85028601
     bd4:	00048403 	.word	0x00048403
     bd8:	00000014 	.word	0x00000014
     bdc:	00000a34 	.word	0x00000a34
     be0:	0800428c 	.word	0x0800428c
     be4:	00000078 	.word	0x00000078
     be8:	8e080e42 	.word	0x8e080e42
     bec:	00028401 	.word	0x00028401
     bf0:	00000014 	.word	0x00000014
     bf4:	00000a34 	.word	0x00000a34
     bf8:	08004304 	.word	0x08004304
     bfc:	0000003c 	.word	0x0000003c
     c00:	8e080e42 	.word	0x8e080e42
     c04:	00028401 	.word	0x00028401
     c08:	00000018 	.word	0x00000018
     c0c:	00000a34 	.word	0x00000a34
     c10:	08004340 	.word	0x08004340
     c14:	00000048 	.word	0x00000048
     c18:	8e0c0e42 	.word	0x8e0c0e42
     c1c:	84028501 	.word	0x84028501
     c20:	100e4403 	.word	0x100e4403
     c24:	0000000c 	.word	0x0000000c
     c28:	ffffffff 	.word	0xffffffff
     c2c:	7c010001 	.word	0x7c010001
     c30:	000d0c0e 	.word	0x000d0c0e
     c34:	0000001c 	.word	0x0000001c
     c38:	00000c24 	.word	0x00000c24
     c3c:	08004388 	.word	0x08004388
     c40:	000000a6 	.word	0x000000a6
     c44:	8e140e42 	.word	0x8e140e42
     c48:	86028701 	.word	0x86028701
     c4c:	84048503 	.word	0x84048503
     c50:	200e5a05 	.word	0x200e5a05
     c54:	0000000c 	.word	0x0000000c
     c58:	00000c24 	.word	0x00000c24
     c5c:	08004430 	.word	0x08004430
     c60:	00000010 	.word	0x00000010
     c64:	0000000c 	.word	0x0000000c
     c68:	00000c24 	.word	0x00000c24
     c6c:	08004440 	.word	0x08004440
     c70:	0000000c 	.word	0x0000000c
     c74:	0000000c 	.word	0x0000000c
     c78:	00000c24 	.word	0x00000c24
     c7c:	0800444c 	.word	0x0800444c
     c80:	00000006 	.word	0x00000006
     c84:	0000000c 	.word	0x0000000c
     c88:	00000c24 	.word	0x00000c24
     c8c:	08004454 	.word	0x08004454
     c90:	0000000c 	.word	0x0000000c
     c94:	0000000c 	.word	0x0000000c
     c98:	00000c24 	.word	0x00000c24
     c9c:	08004460 	.word	0x08004460
     ca0:	00000006 	.word	0x00000006
     ca4:	0000000c 	.word	0x0000000c
     ca8:	00000c24 	.word	0x00000c24
     cac:	08004468 	.word	0x08004468
     cb0:	00000004 	.word	0x00000004
     cb4:	0000000c 	.word	0x0000000c
     cb8:	00000c24 	.word	0x00000c24
     cbc:	0800446c 	.word	0x0800446c
     cc0:	00000004 	.word	0x00000004
     cc4:	0000000c 	.word	0x0000000c
     cc8:	00000c24 	.word	0x00000c24
     ccc:	08004470 	.word	0x08004470
     cd0:	0000000a 	.word	0x0000000a
     cd4:	0000000c 	.word	0x0000000c
     cd8:	00000c24 	.word	0x00000c24
     cdc:	0800447c 	.word	0x0800447c
     ce0:	00000004 	.word	0x00000004
     ce4:	0000000c 	.word	0x0000000c
     ce8:	00000c24 	.word	0x00000c24
     cec:	08004480 	.word	0x08004480
     cf0:	00000010 	.word	0x00000010
     cf4:	0000000c 	.word	0x0000000c
     cf8:	00000c24 	.word	0x00000c24
     cfc:	08004490 	.word	0x08004490
     d00:	00000020 	.word	0x00000020
     d04:	0000000c 	.word	0x0000000c
     d08:	00000c24 	.word	0x00000c24
     d0c:	080044b0 	.word	0x080044b0
     d10:	0000000c 	.word	0x0000000c
     d14:	00000018 	.word	0x00000018
     d18:	00000c24 	.word	0x00000c24
     d1c:	080044bc 	.word	0x080044bc
     d20:	00000060 	.word	0x00000060
     d24:	8e0c0e42 	.word	0x8e0c0e42
     d28:	84028501 	.word	0x84028501
     d2c:	00000003 	.word	0x00000003
     d30:	00000014 	.word	0x00000014
     d34:	00000c24 	.word	0x00000c24
     d38:	0800451c 	.word	0x0800451c
     d3c:	00000034 	.word	0x00000034
     d40:	8e080e42 	.word	0x8e080e42
     d44:	00028401 	.word	0x00028401
     d48:	00000014 	.word	0x00000014
     d4c:	00000c24 	.word	0x00000c24
     d50:	08004550 	.word	0x08004550
     d54:	00000018 	.word	0x00000018
     d58:	46040e42 	.word	0x46040e42
     d5c:	018e080e 	.word	0x018e080e
     d60:	00000014 	.word	0x00000014
     d64:	00000c24 	.word	0x00000c24
     d68:	08004568 	.word	0x08004568
     d6c:	000000a8 	.word	0x000000a8
     d70:	44040e42 	.word	0x44040e42
     d74:	018e100e 	.word	0x018e100e
     d78:	0000000c 	.word	0x0000000c
     d7c:	ffffffff 	.word	0xffffffff
     d80:	7c010001 	.word	0x7c010001
     d84:	000d0c0e 	.word	0x000d0c0e
     d88:	0000000c 	.word	0x0000000c
     d8c:	00000d78 	.word	0x00000d78
     d90:	08004610 	.word	0x08004610
     d94:	00000034 	.word	0x00000034
     d98:	0000000c 	.word	0x0000000c
     d9c:	00000d78 	.word	0x00000d78
     da0:	08004644 	.word	0x08004644
     da4:	00000030 	.word	0x00000030
     da8:	0000000c 	.word	0x0000000c
     dac:	00000d78 	.word	0x00000d78
     db0:	08004674 	.word	0x08004674
     db4:	00000014 	.word	0x00000014
     db8:	00000018 	.word	0x00000018
     dbc:	00000d78 	.word	0x00000d78
     dc0:	08004688 	.word	0x08004688
     dc4:	0000007c 	.word	0x0000007c
     dc8:	8e0c0e42 	.word	0x8e0c0e42
     dcc:	84028501 	.word	0x84028501
     dd0:	00000003 	.word	0x00000003
     dd4:	0000000c 	.word	0x0000000c
     dd8:	00000d78 	.word	0x00000d78
     ddc:	08004704 	.word	0x08004704
     de0:	0000000c 	.word	0x0000000c
     de4:	0000000c 	.word	0x0000000c
     de8:	00000d78 	.word	0x00000d78
     dec:	08004710 	.word	0x08004710
     df0:	00000018 	.word	0x00000018
     df4:	0000000c 	.word	0x0000000c
     df8:	00000d78 	.word	0x00000d78
     dfc:	08004728 	.word	0x08004728
     e00:	00000024 	.word	0x00000024
     e04:	0000000c 	.word	0x0000000c
     e08:	00000d78 	.word	0x00000d78
     e0c:	0800474c 	.word	0x0800474c
     e10:	0000000c 	.word	0x0000000c
     e14:	0000000c 	.word	0x0000000c
     e18:	00000d78 	.word	0x00000d78
     e1c:	08004758 	.word	0x08004758
     e20:	00000018 	.word	0x00000018
     e24:	0000000c 	.word	0x0000000c
     e28:	00000d78 	.word	0x00000d78
     e2c:	08004770 	.word	0x08004770
     e30:	00000010 	.word	0x00000010
     e34:	0000000c 	.word	0x0000000c
     e38:	00000d78 	.word	0x00000d78
     e3c:	08004780 	.word	0x08004780
     e40:	00000024 	.word	0x00000024
     e44:	0000000c 	.word	0x0000000c
     e48:	00000d78 	.word	0x00000d78
     e4c:	080047a4 	.word	0x080047a4
     e50:	0000000c 	.word	0x0000000c
     e54:	0000000c 	.word	0x0000000c
     e58:	00000d78 	.word	0x00000d78
     e5c:	080047b0 	.word	0x080047b0
     e60:	00000014 	.word	0x00000014
     e64:	0000000c 	.word	0x0000000c
     e68:	00000d78 	.word	0x00000d78
     e6c:	080047c4 	.word	0x080047c4
     e70:	00000010 	.word	0x00000010
     e74:	0000000c 	.word	0x0000000c
     e78:	00000d78 	.word	0x00000d78
     e7c:	080047d4 	.word	0x080047d4
     e80:	00000010 	.word	0x00000010
     e84:	0000000c 	.word	0x0000000c
     e88:	00000d78 	.word	0x00000d78
     e8c:	080047e4 	.word	0x080047e4
     e90:	0000001c 	.word	0x0000001c
     e94:	0000000c 	.word	0x0000000c
     e98:	00000d78 	.word	0x00000d78
     e9c:	08004800 	.word	0x08004800
     ea0:	00000028 	.word	0x00000028
     ea4:	00000014 	.word	0x00000014
     ea8:	00000d78 	.word	0x00000d78
     eac:	08004828 	.word	0x08004828
     eb0:	00000058 	.word	0x00000058
     eb4:	8e080e42 	.word	0x8e080e42
     eb8:	00028401 	.word	0x00028401
     ebc:	0000000c 	.word	0x0000000c
     ec0:	00000d78 	.word	0x00000d78
     ec4:	08004880 	.word	0x08004880
     ec8:	00000020 	.word	0x00000020
     ecc:	0000000c 	.word	0x0000000c
     ed0:	00000d78 	.word	0x00000d78
     ed4:	080048a0 	.word	0x080048a0
     ed8:	00000018 	.word	0x00000018
     edc:	0000000c 	.word	0x0000000c
     ee0:	00000d78 	.word	0x00000d78
     ee4:	080048b8 	.word	0x080048b8
     ee8:	00000018 	.word	0x00000018
     eec:	0000000c 	.word	0x0000000c
     ef0:	00000d78 	.word	0x00000d78
     ef4:	080048d0 	.word	0x080048d0
     ef8:	00000020 	.word	0x00000020
     efc:	0000000c 	.word	0x0000000c
     f00:	00000d78 	.word	0x00000d78
     f04:	080048f0 	.word	0x080048f0
     f08:	00000044 	.word	0x00000044
     f0c:	0000000c 	.word	0x0000000c
     f10:	00000d78 	.word	0x00000d78
     f14:	08004934 	.word	0x08004934
     f18:	00000014 	.word	0x00000014
     f1c:	00000014 	.word	0x00000014
     f20:	00000d78 	.word	0x00000d78
     f24:	08004948 	.word	0x08004948
     f28:	0000000c 	.word	0x0000000c
     f2c:	42040e42 	.word	0x42040e42
     f30:	018e080e 	.word	0x018e080e
     f34:	00000014 	.word	0x00000014
     f38:	00000d78 	.word	0x00000d78
     f3c:	08004954 	.word	0x08004954
     f40:	0000000e 	.word	0x0000000e
     f44:	44040e42 	.word	0x44040e42
     f48:	018e080e 	.word	0x018e080e
     f4c:	00000014 	.word	0x00000014
     f50:	00000d78 	.word	0x00000d78
     f54:	08004964 	.word	0x08004964
     f58:	0000000c 	.word	0x0000000c
     f5c:	42040e42 	.word	0x42040e42
     f60:	018e080e 	.word	0x018e080e
     f64:	00000014 	.word	0x00000014
     f68:	00000d78 	.word	0x00000d78
     f6c:	08004970 	.word	0x08004970
     f70:	0000000c 	.word	0x0000000c
     f74:	42040e42 	.word	0x42040e42
     f78:	018e080e 	.word	0x018e080e
     f7c:	00000014 	.word	0x00000014
     f80:	00000d78 	.word	0x00000d78
     f84:	0800497c 	.word	0x0800497c
     f88:	0000000c 	.word	0x0000000c
     f8c:	42040e42 	.word	0x42040e42
     f90:	018e080e 	.word	0x018e080e
     f94:	00000014 	.word	0x00000014
     f98:	00000d78 	.word	0x00000d78
     f9c:	08004988 	.word	0x08004988
     fa0:	0000000c 	.word	0x0000000c
     fa4:	42040e42 	.word	0x42040e42
     fa8:	018e080e 	.word	0x018e080e
     fac:	0000000c 	.word	0x0000000c
     fb0:	ffffffff 	.word	0xffffffff
     fb4:	7c010001 	.word	0x7c010001
     fb8:	000d0c0e 	.word	0x000d0c0e
     fbc:	0000000c 	.word	0x0000000c
     fc0:	00000fac 	.word	0x00000fac
     fc4:	08004994 	.word	0x08004994
     fc8:	0000000c 	.word	0x0000000c
     fcc:	0000000c 	.word	0x0000000c
     fd0:	00000fac 	.word	0x00000fac
     fd4:	080049a0 	.word	0x080049a0
     fd8:	0000000c 	.word	0x0000000c
     fdc:	0000000c 	.word	0x0000000c
     fe0:	00000fac 	.word	0x00000fac
     fe4:	080049ac 	.word	0x080049ac
     fe8:	00000014 	.word	0x00000014
     fec:	0000000c 	.word	0x0000000c
     ff0:	00000fac 	.word	0x00000fac
     ff4:	080049c0 	.word	0x080049c0
     ff8:	0000000c 	.word	0x0000000c
     ffc:	0000000c 	.word	0x0000000c
    1000:	00000fac 	.word	0x00000fac
    1004:	080049cc 	.word	0x080049cc
    1008:	00000014 	.word	0x00000014
    100c:	0000000c 	.word	0x0000000c
    1010:	00000fac 	.word	0x00000fac
    1014:	080049e0 	.word	0x080049e0
    1018:	00000010 	.word	0x00000010
    101c:	00000014 	.word	0x00000014
    1020:	00000fac 	.word	0x00000fac
    1024:	080049f0 	.word	0x080049f0
    1028:	00000034 	.word	0x00000034
    102c:	44040e44 	.word	0x44040e44
    1030:	018e080e 	.word	0x018e080e
    1034:	00000014 	.word	0x00000014
    1038:	00000fac 	.word	0x00000fac
    103c:	08004a24 	.word	0x08004a24
    1040:	00000038 	.word	0x00000038
    1044:	44040e44 	.word	0x44040e44
    1048:	018e080e 	.word	0x018e080e
    104c:	00000014 	.word	0x00000014
    1050:	00000fac 	.word	0x00000fac
    1054:	08004a5c 	.word	0x08004a5c
    1058:	00000018 	.word	0x00000018
    105c:	8e080e42 	.word	0x8e080e42
    1060:	00028401 	.word	0x00028401
    1064:	0000000c 	.word	0x0000000c
    1068:	ffffffff 	.word	0xffffffff
    106c:	7c010001 	.word	0x7c010001
    1070:	000d0c0e 	.word	0x000d0c0e
    1074:	0000000c 	.word	0x0000000c
    1078:	00001064 	.word	0x00001064
    107c:	08004a74 	.word	0x08004a74
    1080:	00000040 	.word	0x00000040
    1084:	0000000c 	.word	0x0000000c
    1088:	00001064 	.word	0x00001064
    108c:	08004ab4 	.word	0x08004ab4
    1090:	00000034 	.word	0x00000034
    1094:	00000010 	.word	0x00000010
    1098:	00001064 	.word	0x00001064
    109c:	08004ae8 	.word	0x08004ae8
    10a0:	00000030 	.word	0x00000030
    10a4:	00080e42 	.word	0x00080e42
    10a8:	0000000c 	.word	0x0000000c
    10ac:	00001064 	.word	0x00001064
    10b0:	08004b18 	.word	0x08004b18
    10b4:	00000014 	.word	0x00000014
    10b8:	0000000c 	.word	0x0000000c
    10bc:	00001064 	.word	0x00001064
    10c0:	08004b2c 	.word	0x08004b2c
    10c4:	0000000c 	.word	0x0000000c
    10c8:	0000000c 	.word	0x0000000c
    10cc:	00001064 	.word	0x00001064
    10d0:	08004b38 	.word	0x08004b38
    10d4:	00000014 	.word	0x00000014
    10d8:	0000000c 	.word	0x0000000c
    10dc:	00001064 	.word	0x00001064
    10e0:	08004b4c 	.word	0x08004b4c
    10e4:	0000000c 	.word	0x0000000c
    10e8:	0000000c 	.word	0x0000000c
    10ec:	00001064 	.word	0x00001064
    10f0:	08004b58 	.word	0x08004b58
    10f4:	00000014 	.word	0x00000014
    10f8:	0000000c 	.word	0x0000000c
    10fc:	00001064 	.word	0x00001064
    1100:	08004b6c 	.word	0x08004b6c
    1104:	00000010 	.word	0x00000010
    1108:	0000000c 	.word	0x0000000c
    110c:	00001064 	.word	0x00001064
    1110:	08004b7c 	.word	0x08004b7c
    1114:	00000014 	.word	0x00000014
    1118:	0000000c 	.word	0x0000000c
    111c:	00001064 	.word	0x00001064
    1120:	08004b90 	.word	0x08004b90
    1124:	00000014 	.word	0x00000014
    1128:	0000000c 	.word	0x0000000c
    112c:	00001064 	.word	0x00001064
    1130:	08004ba4 	.word	0x08004ba4
    1134:	00000014 	.word	0x00000014
    1138:	0000000c 	.word	0x0000000c
    113c:	00001064 	.word	0x00001064
    1140:	08004bb8 	.word	0x08004bb8
    1144:	0000001c 	.word	0x0000001c
    1148:	0000000c 	.word	0x0000000c
    114c:	00001064 	.word	0x00001064
    1150:	08004bd4 	.word	0x08004bd4
    1154:	0000000c 	.word	0x0000000c
    1158:	0000000c 	.word	0x0000000c
    115c:	00001064 	.word	0x00001064
    1160:	08004be0 	.word	0x08004be0
    1164:	00000014 	.word	0x00000014
    1168:	0000000c 	.word	0x0000000c
    116c:	00001064 	.word	0x00001064
    1170:	08004bf4 	.word	0x08004bf4
    1174:	00000020 	.word	0x00000020
    1178:	0000000c 	.word	0x0000000c
    117c:	00001064 	.word	0x00001064
    1180:	08004c14 	.word	0x08004c14
    1184:	0000000c 	.word	0x0000000c
    1188:	0000000c 	.word	0x0000000c
    118c:	00001064 	.word	0x00001064
    1190:	08004c20 	.word	0x08004c20
    1194:	00000010 	.word	0x00000010
    1198:	0000000c 	.word	0x0000000c
    119c:	00001064 	.word	0x00001064
    11a0:	08004c30 	.word	0x08004c30
    11a4:	0000000c 	.word	0x0000000c
    11a8:	0000000c 	.word	0x0000000c
    11ac:	00001064 	.word	0x00001064
    11b0:	08004c3c 	.word	0x08004c3c
    11b4:	000000b8 	.word	0x000000b8
    11b8:	0000000c 	.word	0x0000000c
    11bc:	00001064 	.word	0x00001064
    11c0:	08004cf4 	.word	0x08004cf4
    11c4:	0000001c 	.word	0x0000001c
    11c8:	0000000c 	.word	0x0000000c
    11cc:	00001064 	.word	0x00001064
    11d0:	08004d10 	.word	0x08004d10
    11d4:	0000001c 	.word	0x0000001c
    11d8:	0000000c 	.word	0x0000000c
    11dc:	00001064 	.word	0x00001064
    11e0:	08004d2c 	.word	0x08004d2c
    11e4:	0000001c 	.word	0x0000001c
    11e8:	0000000c 	.word	0x0000000c
    11ec:	00001064 	.word	0x00001064
    11f0:	08004d48 	.word	0x08004d48
    11f4:	0000001c 	.word	0x0000001c
    11f8:	0000000c 	.word	0x0000000c
    11fc:	00001064 	.word	0x00001064
    1200:	08004d64 	.word	0x08004d64
    1204:	0000001c 	.word	0x0000001c
    1208:	0000000c 	.word	0x0000000c
    120c:	00001064 	.word	0x00001064
    1210:	08004d80 	.word	0x08004d80
    1214:	0000000c 	.word	0x0000000c
    1218:	0000000c 	.word	0x0000000c
    121c:	00001064 	.word	0x00001064
    1220:	08004d8c 	.word	0x08004d8c
    1224:	0000000c 	.word	0x0000000c
    1228:	0000000c 	.word	0x0000000c
    122c:	00001064 	.word	0x00001064
    1230:	08004d98 	.word	0x08004d98
    1234:	0000000c 	.word	0x0000000c
    1238:	0000000c 	.word	0x0000000c
    123c:	00001064 	.word	0x00001064
    1240:	08004da4 	.word	0x08004da4
    1244:	00000044 	.word	0x00000044
    1248:	0000000c 	.word	0x0000000c
    124c:	00001064 	.word	0x00001064
    1250:	08004de8 	.word	0x08004de8
    1254:	00000010 	.word	0x00000010
    1258:	0000000c 	.word	0x0000000c
    125c:	00001064 	.word	0x00001064
    1260:	08004df8 	.word	0x08004df8
    1264:	00000014 	.word	0x00000014
    1268:	0000000c 	.word	0x0000000c
    126c:	00001064 	.word	0x00001064
    1270:	08004e0c 	.word	0x08004e0c
    1274:	0000000c 	.word	0x0000000c
    1278:	0000000c 	.word	0x0000000c
    127c:	ffffffff 	.word	0xffffffff
    1280:	7c010001 	.word	0x7c010001
    1284:	000d0c0e 	.word	0x000d0c0e
    1288:	0000000c 	.word	0x0000000c
    128c:	00001278 	.word	0x00001278
    1290:	08004e18 	.word	0x08004e18
    1294:	0000001c 	.word	0x0000001c
    1298:	0000000c 	.word	0x0000000c
    129c:	00001278 	.word	0x00001278
    12a0:	08004e34 	.word	0x08004e34
    12a4:	0000000c 	.word	0x0000000c
    12a8:	0000000c 	.word	0x0000000c
    12ac:	00001278 	.word	0x00001278
    12b0:	08004e40 	.word	0x08004e40
    12b4:	0000002c 	.word	0x0000002c
    12b8:	0000000c 	.word	0x0000000c
    12bc:	00001278 	.word	0x00001278
    12c0:	08004e6c 	.word	0x08004e6c
    12c4:	0000001c 	.word	0x0000001c
    12c8:	0000000c 	.word	0x0000000c
    12cc:	00001278 	.word	0x00001278
    12d0:	08004e88 	.word	0x08004e88
    12d4:	0000000c 	.word	0x0000000c
    12d8:	0000000c 	.word	0x0000000c
    12dc:	00001278 	.word	0x00001278
    12e0:	08004e94 	.word	0x08004e94
    12e4:	00000028 	.word	0x00000028
    12e8:	0000000c 	.word	0x0000000c
    12ec:	ffffffff 	.word	0xffffffff
    12f0:	7c010001 	.word	0x7c010001
    12f4:	000d0c0e 	.word	0x000d0c0e
    12f8:	00000010 	.word	0x00000010
    12fc:	000012e8 	.word	0x000012e8
    1300:	08004ebc 	.word	0x08004ebc
    1304:	00000054 	.word	0x00000054
    1308:	00080e44 	.word	0x00080e44
    130c:	0000001c 	.word	0x0000001c
    1310:	000012e8 	.word	0x000012e8
    1314:	08004f10 	.word	0x08004f10
    1318:	000000b0 	.word	0x000000b0
    131c:	8e140e54 	.word	0x8e140e54
    1320:	86028701 	.word	0x86028701
    1324:	84048503 	.word	0x84048503
    1328:	200e7605 	.word	0x200e7605
    132c:	00000020 	.word	0x00000020
    1330:	000012e8 	.word	0x000012e8
    1334:	08004fc0 	.word	0x08004fc0
    1338:	000000b8 	.word	0x000000b8
    133c:	8e140e44 	.word	0x8e140e44
    1340:	86028701 	.word	0x86028701
    1344:	84048503 	.word	0x84048503
    1348:	0e400205 	.word	0x0e400205
    134c:	00000020 	.word	0x00000020
    1350:	00000020 	.word	0x00000020
    1354:	000012e8 	.word	0x000012e8
    1358:	08005078 	.word	0x08005078
    135c:	000000b4 	.word	0x000000b4
    1360:	8e140e44 	.word	0x8e140e44
    1364:	86028701 	.word	0x86028701
    1368:	84048503 	.word	0x84048503
    136c:	0e400205 	.word	0x0e400205
    1370:	00000020 	.word	0x00000020
    1374:	0000001c 	.word	0x0000001c
    1378:	000012e8 	.word	0x000012e8
    137c:	0800512c 	.word	0x0800512c
    1380:	00000094 	.word	0x00000094
    1384:	4e140e44 	.word	0x4e140e44
    1388:	018e280e 	.word	0x018e280e
    138c:	03860287 	.word	0x03860287
    1390:	05840485 	.word	0x05840485
    1394:	00000018 	.word	0x00000018
    1398:	000012e8 	.word	0x000012e8
    139c:	080051c0 	.word	0x080051c0
    13a0:	0000016c 	.word	0x0000016c
    13a4:	8e0c0e44 	.word	0x8e0c0e44
    13a8:	84028501 	.word	0x84028501
    13ac:	00000003 	.word	0x00000003
    13b0:	0000001c 	.word	0x0000001c
    13b4:	000012e8 	.word	0x000012e8
    13b8:	0800532c 	.word	0x0800532c
    13bc:	0000015a 	.word	0x0000015a
    13c0:	8e140e44 	.word	0x8e140e44
    13c4:	86028701 	.word	0x86028701
    13c8:	84048503 	.word	0x84048503
    13cc:	00000005 	.word	0x00000005
    13d0:	0000000c 	.word	0x0000000c
    13d4:	000012e8 	.word	0x000012e8
    13d8:	08005488 	.word	0x08005488
    13dc:	00000022 	.word	0x00000022
    13e0:	0000000c 	.word	0x0000000c
    13e4:	000012e8 	.word	0x000012e8
    13e8:	080054ac 	.word	0x080054ac
    13ec:	00000016 	.word	0x00000016
    13f0:	0000000c 	.word	0x0000000c
    13f4:	000012e8 	.word	0x000012e8
    13f8:	080054c4 	.word	0x080054c4
    13fc:	00000016 	.word	0x00000016
    1400:	0000000c 	.word	0x0000000c
    1404:	000012e8 	.word	0x000012e8
    1408:	080054dc 	.word	0x080054dc
    140c:	00000018 	.word	0x00000018
    1410:	0000000c 	.word	0x0000000c
    1414:	000012e8 	.word	0x000012e8
    1418:	080054f4 	.word	0x080054f4
    141c:	00000014 	.word	0x00000014
    1420:	0000000c 	.word	0x0000000c
    1424:	000012e8 	.word	0x000012e8
    1428:	08005508 	.word	0x08005508
    142c:	0000001a 	.word	0x0000001a
    1430:	0000000c 	.word	0x0000000c
    1434:	000012e8 	.word	0x000012e8
    1438:	08005524 	.word	0x08005524
    143c:	0000001c 	.word	0x0000001c
    1440:	000c      	.short	0x000c
    1442:	00          	.byte	0x00
    1443:	00          	.byte	0x00
    1444:	000012e8 	.word	0x000012e8
    1448:	08005540 	.word	0x08005540
    144c:	00000018 	.word	0x00000018
    1450:	0000000c 	.word	0x0000000c
    1454:	000012e8 	.word	0x000012e8
    1458:	08005558 	.word	0x08005558
    145c:	00000004 	.word	0x00000004
    1460:	0000000c 	.word	0x0000000c
    1464:	000012e8 	.word	0x000012e8
    1468:	0800555c 	.word	0x0800555c
    146c:	00000008 	.word	0x00000008
    1470:	0000000c 	.word	0x0000000c
    1474:	000012e8 	.word	0x000012e8
    1478:	08005564 	.word	0x08005564
    147c:	00000018 	.word	0x00000018
    1480:	0000000c 	.word	0x0000000c
    1484:	000012e8 	.word	0x000012e8
    1488:	0800557c 	.word	0x0800557c
    148c:	0000000e 	.word	0x0000000e
    1490:	0000000c 	.word	0x0000000c
    1494:	000012e8 	.word	0x000012e8
    1498:	0800558c 	.word	0x0800558c
    149c:	0000001a 	.word	0x0000001a
    14a0:	00000014 	.word	0x00000014
    14a4:	000012e8 	.word	0x000012e8
    14a8:	080055a8 	.word	0x080055a8
    14ac:	00000092 	.word	0x00000092
    14b0:	8e080e42 	.word	0x8e080e42
    14b4:	00028401 	.word	0x00028401
    14b8:	0000000c 	.word	0x0000000c
    14bc:	000012e8 	.word	0x000012e8
    14c0:	0800563c 	.word	0x0800563c
    14c4:	00000028 	.word	0x00000028
    14c8:	0000000c 	.word	0x0000000c
    14cc:	000012e8 	.word	0x000012e8
    14d0:	08005664 	.word	0x08005664
    14d4:	00000022 	.word	0x00000022
    14d8:	0000000c 	.word	0x0000000c
    14dc:	000012e8 	.word	0x000012e8
    14e0:	08005688 	.word	0x08005688
    14e4:	00000018 	.word	0x00000018
    14e8:	0000000c 	.word	0x0000000c
    14ec:	000012e8 	.word	0x000012e8
    14f0:	080056a0 	.word	0x080056a0
    14f4:	00000006 	.word	0x00000006
    14f8:	0000000c 	.word	0x0000000c
    14fc:	000012e8 	.word	0x000012e8
    1500:	080056a8 	.word	0x080056a8
    1504:	00000010 	.word	0x00000010
    1508:	0000000c 	.word	0x0000000c
    150c:	000012e8 	.word	0x000012e8
    1510:	080056b8 	.word	0x080056b8
    1514:	00000010 	.word	0x00000010
    1518:	00000018 	.word	0x00000018
    151c:	000012e8 	.word	0x000012e8
    1520:	080056c8 	.word	0x080056c8
    1524:	00000046 	.word	0x00000046
    1528:	8e0c0e46 	.word	0x8e0c0e46
    152c:	84028501 	.word	0x84028501
    1530:	00000003 	.word	0x00000003
    1534:	0000000c 	.word	0x0000000c
    1538:	000012e8 	.word	0x000012e8
    153c:	08005710 	.word	0x08005710
    1540:	00000010 	.word	0x00000010
    1544:	0000000c 	.word	0x0000000c
    1548:	000012e8 	.word	0x000012e8
    154c:	08005720 	.word	0x08005720
    1550:	00000014 	.word	0x00000014
    1554:	0000000c 	.word	0x0000000c
    1558:	000012e8 	.word	0x000012e8
    155c:	08005734 	.word	0x08005734
    1560:	00000010 	.word	0x00000010
    1564:	0000000c 	.word	0x0000000c
    1568:	000012e8 	.word	0x000012e8
    156c:	08005744 	.word	0x08005744
    1570:	00000014 	.word	0x00000014
    1574:	0000000c 	.word	0x0000000c
    1578:	000012e8 	.word	0x000012e8
    157c:	08005758 	.word	0x08005758
    1580:	0000001a 	.word	0x0000001a
    1584:	0000000c 	.word	0x0000000c
    1588:	000012e8 	.word	0x000012e8
    158c:	08005774 	.word	0x08005774
    1590:	0000001a 	.word	0x0000001a
    1594:	0000000c 	.word	0x0000000c
    1598:	000012e8 	.word	0x000012e8
    159c:	08005790 	.word	0x08005790
    15a0:	0000001a 	.word	0x0000001a
    15a4:	0000000c 	.word	0x0000000c
    15a8:	000012e8 	.word	0x000012e8
    15ac:	080057ac 	.word	0x080057ac
    15b0:	0000001a 	.word	0x0000001a
    15b4:	0000000c 	.word	0x0000000c
    15b8:	000012e8 	.word	0x000012e8
    15bc:	080057c8 	.word	0x080057c8
    15c0:	00000010 	.word	0x00000010
    15c4:	0000000c 	.word	0x0000000c
    15c8:	000012e8 	.word	0x000012e8
    15cc:	080057d8 	.word	0x080057d8
    15d0:	00000014 	.word	0x00000014
    15d4:	0000000c 	.word	0x0000000c
    15d8:	000012e8 	.word	0x000012e8
    15dc:	080057ec 	.word	0x080057ec
    15e0:	00000010 	.word	0x00000010
    15e4:	0000000c 	.word	0x0000000c
    15e8:	000012e8 	.word	0x000012e8
    15ec:	080057fc 	.word	0x080057fc
    15f0:	00000014 	.word	0x00000014
    15f4:	0000000c 	.word	0x0000000c
    15f8:	000012e8 	.word	0x000012e8
    15fc:	08005810 	.word	0x08005810
    1600:	00000010 	.word	0x00000010
    1604:	0000000c 	.word	0x0000000c
    1608:	000012e8 	.word	0x000012e8
    160c:	08005820 	.word	0x08005820
    1610:	00000014 	.word	0x00000014
    1614:	0000000c 	.word	0x0000000c
    1618:	000012e8 	.word	0x000012e8
    161c:	08005834 	.word	0x08005834
    1620:	00000010 	.word	0x00000010
    1624:	0000000c 	.word	0x0000000c
    1628:	000012e8 	.word	0x000012e8
    162c:	08005844 	.word	0x08005844
    1630:	00000014 	.word	0x00000014
    1634:	0000000c 	.word	0x0000000c
    1638:	000012e8 	.word	0x000012e8
    163c:	08005858 	.word	0x08005858
    1640:	00000010 	.word	0x00000010
    1644:	0000000c 	.word	0x0000000c
    1648:	000012e8 	.word	0x000012e8
    164c:	08005868 	.word	0x08005868
    1650:	00000010 	.word	0x00000010
    1654:	0000000c 	.word	0x0000000c
    1658:	000012e8 	.word	0x000012e8
    165c:	08005878 	.word	0x08005878
    1660:	00000010 	.word	0x00000010
    1664:	0000000c 	.word	0x0000000c
    1668:	000012e8 	.word	0x000012e8
    166c:	08005888 	.word	0x08005888
    1670:	00000010 	.word	0x00000010
    1674:	0000000c 	.word	0x0000000c
    1678:	000012e8 	.word	0x000012e8
    167c:	08005898 	.word	0x08005898
    1680:	00000010 	.word	0x00000010
    1684:	0000000c 	.word	0x0000000c
    1688:	000012e8 	.word	0x000012e8
    168c:	080058a8 	.word	0x080058a8
    1690:	00000010 	.word	0x00000010
    1694:	0000000c 	.word	0x0000000c
    1698:	000012e8 	.word	0x000012e8
    169c:	080058b8 	.word	0x080058b8
    16a0:	00000014 	.word	0x00000014
    16a4:	0000000c 	.word	0x0000000c
    16a8:	000012e8 	.word	0x000012e8
    16ac:	080058cc 	.word	0x080058cc
    16b0:	00000014 	.word	0x00000014
    16b4:	0000000c 	.word	0x0000000c
    16b8:	000012e8 	.word	0x000012e8
    16bc:	080058e0 	.word	0x080058e0
    16c0:	00000014 	.word	0x00000014
    16c4:	0000000c 	.word	0x0000000c
    16c8:	000012e8 	.word	0x000012e8
    16cc:	080058f4 	.word	0x080058f4
    16d0:	00000014 	.word	0x00000014
    16d4:	0000000c 	.word	0x0000000c
    16d8:	000012e8 	.word	0x000012e8
    16dc:	08005908 	.word	0x08005908
    16e0:	00000014 	.word	0x00000014
    16e4:	0000000c 	.word	0x0000000c
    16e8:	000012e8 	.word	0x000012e8
    16ec:	0800591c 	.word	0x0800591c
    16f0:	00000020 	.word	0x00000020
    16f4:	0000000c 	.word	0x0000000c
    16f8:	000012e8 	.word	0x000012e8
    16fc:	0800593c 	.word	0x0800593c
    1700:	00000020 	.word	0x00000020
    1704:	00000010 	.word	0x00000010
    1708:	000012e8 	.word	0x000012e8
    170c:	0800595c 	.word	0x0800595c
    1710:	00000068 	.word	0x00000068
    1714:	00080e4a 	.word	0x00080e4a
    1718:	0000000c 	.word	0x0000000c
    171c:	000012e8 	.word	0x000012e8
    1720:	080059c4 	.word	0x080059c4
    1724:	0000001a 	.word	0x0000001a
    1728:	0000000c 	.word	0x0000000c
    172c:	000012e8 	.word	0x000012e8
    1730:	080059e0 	.word	0x080059e0
    1734:	0000001a 	.word	0x0000001a
    1738:	0000000c 	.word	0x0000000c
    173c:	000012e8 	.word	0x000012e8
    1740:	080059fc 	.word	0x080059fc
    1744:	0000001a 	.word	0x0000001a
    1748:	0000000c 	.word	0x0000000c
    174c:	000012e8 	.word	0x000012e8
    1750:	08005a18 	.word	0x08005a18
    1754:	00000016 	.word	0x00000016
    1758:	0000000c 	.word	0x0000000c
    175c:	000012e8 	.word	0x000012e8
    1760:	08005a30 	.word	0x08005a30
    1764:	00000016 	.word	0x00000016
    1768:	0000000c 	.word	0x0000000c
    176c:	000012e8 	.word	0x000012e8
    1770:	08005a48 	.word	0x08005a48
    1774:	00000016 	.word	0x00000016
    1778:	0000000c 	.word	0x0000000c
    177c:	000012e8 	.word	0x000012e8
    1780:	08005a60 	.word	0x08005a60
    1784:	00000016 	.word	0x00000016
    1788:	0000000c 	.word	0x0000000c
    178c:	000012e8 	.word	0x000012e8
    1790:	08005a78 	.word	0x08005a78
    1794:	00000004 	.word	0x00000004
    1798:	0000000c 	.word	0x0000000c
    179c:	000012e8 	.word	0x000012e8
    17a0:	08005a7c 	.word	0x08005a7c
    17a4:	00000004 	.word	0x00000004
    17a8:	0000000c 	.word	0x0000000c
    17ac:	000012e8 	.word	0x000012e8
    17b0:	08005a80 	.word	0x08005a80
    17b4:	00000004 	.word	0x00000004
    17b8:	0000000c 	.word	0x0000000c
    17bc:	000012e8 	.word	0x000012e8
    17c0:	08005a84 	.word	0x08005a84
    17c4:	00000004 	.word	0x00000004
    17c8:	0000000c 	.word	0x0000000c
    17cc:	000012e8 	.word	0x000012e8
    17d0:	08005a88 	.word	0x08005a88
    17d4:	00000004 	.word	0x00000004
    17d8:	0000000c 	.word	0x0000000c
    17dc:	000012e8 	.word	0x000012e8
    17e0:	08005a8c 	.word	0x08005a8c
    17e4:	00000006 	.word	0x00000006
    17e8:	0000000c 	.word	0x0000000c
    17ec:	000012e8 	.word	0x000012e8
    17f0:	08005a94 	.word	0x08005a94
    17f4:	00000016 	.word	0x00000016
    17f8:	0000000c 	.word	0x0000000c
    17fc:	000012e8 	.word	0x000012e8
    1800:	08005aac 	.word	0x08005aac
    1804:	0000001a 	.word	0x0000001a
    1808:	0000000c 	.word	0x0000000c
    180c:	000012e8 	.word	0x000012e8
    1810:	08005ac8 	.word	0x08005ac8
    1814:	00000016 	.word	0x00000016
    1818:	0000000c 	.word	0x0000000c
    181c:	12e8      	.short	0x12e8
    181e:	0000      	.short	0x0000
    1820:	08005ae0 	.word	0x08005ae0
    1824:	0000001a 	.word	0x0000001a
    1828:	0000000c 	.word	0x0000000c
    182c:	000012e8 	.word	0x000012e8
    1830:	08005afc 	.word	0x08005afc
    1834:	00000010 	.word	0x00000010
    1838:	0000000c 	.word	0x0000000c
    183c:	000012e8 	.word	0x000012e8
    1840:	08005b0c 	.word	0x08005b0c
    1844:	00000006 	.word	0x00000006
    1848:	0000000c 	.word	0x0000000c
    184c:	000012e8 	.word	0x000012e8
    1850:	08005b14 	.word	0x08005b14
    1854:	00000006 	.word	0x00000006
    1858:	0000000c 	.word	0x0000000c
    185c:	000012e8 	.word	0x000012e8
    1860:	08005b1c 	.word	0x08005b1c
    1864:	00000006 	.word	0x00000006
    1868:	0000000c 	.word	0x0000000c
    186c:	000012e8 	.word	0x000012e8
    1870:	08005b24 	.word	0x08005b24
    1874:	00000008 	.word	0x00000008
    1878:	0000000c 	.word	0x0000000c
    187c:	000012e8 	.word	0x000012e8
    1880:	08005b2c 	.word	0x08005b2c
    1884:	00000006 	.word	0x00000006
    1888:	0000000c 	.word	0x0000000c
    188c:	000012e8 	.word	0x000012e8
    1890:	08005b34 	.word	0x08005b34
    1894:	00000006 	.word	0x00000006
    1898:	0000000c 	.word	0x0000000c
    189c:	000012e8 	.word	0x000012e8
    18a0:	08005b3c 	.word	0x08005b3c
    18a4:	0000000c 	.word	0x0000000c
    18a8:	0000000c 	.word	0x0000000c
    18ac:	000012e8 	.word	0x000012e8
    18b0:	08005b48 	.word	0x08005b48
    18b4:	0000000a 	.word	0x0000000a
    18b8:	0000000c 	.word	0x0000000c
    18bc:	000012e8 	.word	0x000012e8
    18c0:	08005b54 	.word	0x08005b54
    18c4:	00000018 	.word	0x00000018
    18c8:	0000000c 	.word	0x0000000c
    18cc:	000012e8 	.word	0x000012e8
    18d0:	08005b6c 	.word	0x08005b6c
    18d4:	0000000a 	.word	0x0000000a
    18d8:	00000014 	.word	0x00000014
    18dc:	000012e8 	.word	0x000012e8
    18e0:	08005b78 	.word	0x08005b78
    18e4:	000000cc 	.word	0x000000cc
    18e8:	44040e42 	.word	0x44040e42
    18ec:	018e100e 	.word	0x018e100e
    18f0:	0000000c 	.word	0x0000000c
    18f4:	ffffffff 	.word	0xffffffff
    18f8:	7c010001 	.word	0x7c010001
    18fc:	000d0c0e 	.word	0x000d0c0e
    1900:	0000000c 	.word	0x0000000c
    1904:	000018f0 	.word	0x000018f0
    1908:	08005c44 	.word	0x08005c44
    190c:	0000001e 	.word	0x0000001e
    1910:	0000000c 	.word	0x0000000c
    1914:	000018f0 	.word	0x000018f0
    1918:	08005c64 	.word	0x08005c64
    191c:	00000028 	.word	0x00000028
    1920:	0000000c 	.word	0x0000000c
    1924:	000018f0 	.word	0x000018f0
    1928:	08005c8c 	.word	0x08005c8c
    192c:	0000000e 	.word	0x0000000e
    1930:	0000000c 	.word	0x0000000c
    1934:	000018f0 	.word	0x000018f0
    1938:	08005c9c 	.word	0x08005c9c
    193c:	0000001a 	.word	0x0000001a
    1940:	00000010 	.word	0x00000010
    1944:	000018f0 	.word	0x000018f0
    1948:	08005cb8 	.word	0x08005cb8
    194c:	0000003e 	.word	0x0000003e
    1950:	00080e4e 	.word	0x00080e4e
    1954:	0000000c 	.word	0x0000000c
    1958:	000018f0 	.word	0x000018f0
    195c:	08005cf8 	.word	0x08005cf8
    1960:	00000018 	.word	0x00000018
    1964:	0000000c 	.word	0x0000000c
    1968:	000018f0 	.word	0x000018f0
    196c:	08005d10 	.word	0x08005d10
    1970:	00000016 	.word	0x00000016
    1974:	0000000c 	.word	0x0000000c
    1978:	000018f0 	.word	0x000018f0
    197c:	08005d28 	.word	0x08005d28
    1980:	00000016 	.word	0x00000016
    1984:	0000000c 	.word	0x0000000c
    1988:	000018f0 	.word	0x000018f0
    198c:	08005d40 	.word	0x08005d40
    1990:	0000001a 	.word	0x0000001a
    1994:	0000000c 	.word	0x0000000c
    1998:	000018f0 	.word	0x000018f0
    199c:	08005d5c 	.word	0x08005d5c
    19a0:	00000016 	.word	0x00000016
    19a4:	0000000c 	.word	0x0000000c
    19a8:	000018f0 	.word	0x000018f0
    19ac:	08005d74 	.word	0x08005d74
    19b0:	0000001a 	.word	0x0000001a
    19b4:	0000000c 	.word	0x0000000c
    19b8:	000018f0 	.word	0x000018f0
    19bc:	08005d90 	.word	0x08005d90
    19c0:	00000008 	.word	0x00000008
    19c4:	0000000c 	.word	0x0000000c
    19c8:	000018f0 	.word	0x000018f0
    19cc:	08005d98 	.word	0x08005d98
    19d0:	00000008 	.word	0x00000008
    19d4:	0000000c 	.word	0x0000000c
    19d8:	000018f0 	.word	0x000018f0
    19dc:	08005da0 	.word	0x08005da0
    19e0:	0000000c 	.word	0x0000000c
    19e4:	0000000c 	.word	0x0000000c
    19e8:	000018f0 	.word	0x000018f0
    19ec:	08005dac 	.word	0x08005dac
    19f0:	00000012 	.word	0x00000012
    19f4:	0000000c 	.word	0x0000000c
    19f8:	000018f0 	.word	0x000018f0
    19fc:	08005dc0 	.word	0x08005dc0
    1a00:	00000012 	.word	0x00000012
    1a04:	0000000c 	.word	0x0000000c
    1a08:	000018f0 	.word	0x000018f0
    1a0c:	08005dd4 	.word	0x08005dd4
    1a10:	0000001a 	.word	0x0000001a
    1a14:	0000000c 	.word	0x0000000c
    1a18:	000018f0 	.word	0x000018f0
    1a1c:	08005df0 	.word	0x08005df0
    1a20:	0000001a 	.word	0x0000001a
    1a24:	0000000c 	.word	0x0000000c
    1a28:	000018f0 	.word	0x000018f0
    1a2c:	08005e0c 	.word	0x08005e0c
    1a30:	0000001a 	.word	0x0000001a
    1a34:	0000000c 	.word	0x0000000c
    1a38:	000018f0 	.word	0x000018f0
    1a3c:	08005e28 	.word	0x08005e28
    1a40:	00000016 	.word	0x00000016
    1a44:	0000000c 	.word	0x0000000c
    1a48:	000018f0 	.word	0x000018f0
    1a4c:	08005e40 	.word	0x08005e40
    1a50:	0000001a 	.word	0x0000001a
    1a54:	0000000c 	.word	0x0000000c
    1a58:	000018f0 	.word	0x000018f0
    1a5c:	08005e5c 	.word	0x08005e5c
    1a60:	0000000c 	.word	0x0000000c
    1a64:	0000000c 	.word	0x0000000c
    1a68:	000018f0 	.word	0x000018f0
    1a6c:	08005e68 	.word	0x08005e68
    1a70:	0000000a 	.word	0x0000000a
    1a74:	0000000c 	.word	0x0000000c
    1a78:	000018f0 	.word	0x000018f0
    1a7c:	08005e74 	.word	0x08005e74
    1a80:	0000004a 	.word	0x0000004a
    1a84:	0000000c 	.word	0x0000000c
    1a88:	000018f0 	.word	0x000018f0
    1a8c:	08005ec0 	.word	0x08005ec0
    1a90:	00000010 	.word	0x00000010
    1a94:	0000001c 	.word	0x0000001c
    1a98:	000018f0 	.word	0x000018f0
    1a9c:	08005ed0 	.word	0x08005ed0
    1aa0:	0000009c 	.word	0x0000009c
    1aa4:	8e100e54 	.word	0x8e100e54
    1aa8:	85028601 	.word	0x85028601
    1aac:	6c048403 	.word	0x6c048403
    1ab0:	0000300e 	.word	0x0000300e
    1ab4:	00000014 	.word	0x00000014
    1ab8:	000018f0 	.word	0x000018f0
    1abc:	08005f6c 	.word	0x08005f6c
    1ac0:	00000094 	.word	0x00000094
    1ac4:	44040e42 	.word	0x44040e42
    1ac8:	018e100e 	.word	0x018e100e
    1acc:	0000000c 	.word	0x0000000c
    1ad0:	ffffffff 	.word	0xffffffff
    1ad4:	7c010001 	.word	0x7c010001
    1ad8:	000d0c0e 	.word	0x000d0c0e
    1adc:	00000018 	.word	0x00000018
    1ae0:	00001acc 	.word	0x00001acc
    1ae4:	08006070 	.word	0x08006070
    1ae8:	00000054 	.word	0x00000054
    1aec:	000d0946 	.word	0x000d0946
    1af0:	8e080e44 	.word	0x8e080e44
    1af4:	00028d01 	.word	0x00028d01
    1af8:	0000000c 	.word	0x0000000c
    1afc:	ffffffff 	.word	0xffffffff
    1b00:	7c010001 	.word	0x7c010001
    1b04:	000d0c0e 	.word	0x000d0c0e
    1b08:	00000014 	.word	0x00000014
    1b0c:	00001af8 	.word	0x00001af8
    1b10:	00000000 	.word	0x00000000
    1b14:	00000028 	.word	0x00000028
    1b18:	4c040e44 	.word	0x4c040e44
    1b1c:	018e080e 	.word	0x018e080e
    1b20:	0000000c 	.word	0x0000000c
    1b24:	ffffffff 	.word	0xffffffff
    1b28:	7c010001 	.word	0x7c010001
    1b2c:	000d0c0e 	.word	0x000d0c0e
    1b30:	0000000c 	.word	0x0000000c
    1b34:	00001b20 	.word	0x00001b20
    1b38:	00000000 	.word	0x00000000
    1b3c:	00000030 	.word	0x00000030
    1b40:	0000000c 	.word	0x0000000c
    1b44:	ffffffff 	.word	0xffffffff
    1b48:	7c010001 	.word	0x7c010001
    1b4c:	000d0c0e 	.word	0x000d0c0e
    1b50:	00000018 	.word	0x00000018
    1b54:	00001b40 	.word	0x00001b40
    1b58:	00000000 	.word	0x00000000
    1b5c:	00000048 	.word	0x00000048
    1b60:	8e100e44 	.word	0x8e100e44
    1b64:	85028601 	.word	0x85028601
    1b68:	00048403 	.word	0x00048403
    1b6c:	00000018 	.word	0x00000018
    1b70:	00001b40 	.word	0x00001b40
    1b74:	00000000 	.word	0x00000000
    1b78:	00000080 	.word	0x00000080
    1b7c:	8e100e44 	.word	0x8e100e44
    1b80:	85028601 	.word	0x85028601
    1b84:	00048403 	.word	0x00048403
    1b88:	0000000c 	.word	0x0000000c
    1b8c:	ffffffff 	.word	0xffffffff
    1b90:	7c010001 	.word	0x7c010001
    1b94:	000d0c0e 	.word	0x000d0c0e
    1b98:	00000014 	.word	0x00000014
    1b9c:	00001b88 	.word	0x00001b88
    1ba0:	00000000 	.word	0x00000000
    1ba4:	000000d0 	.word	0x000000d0
    1ba8:	85080e48 	.word	0x85080e48
    1bac:	00028401 	.word	0x00028401
    1bb0:	0000000c 	.word	0x0000000c
    1bb4:	ffffffff 	.word	0xffffffff
    1bb8:	7c010001 	.word	0x7c010001
    1bbc:	000d0c0e 	.word	0x000d0c0e
    1bc0:	0000001c 	.word	0x0000001c
    1bc4:	00001bb0 	.word	0x00001bb0
    1bc8:	00000000 	.word	0x00000000
    1bcc:	0000009c 	.word	0x0000009c
    1bd0:	88140e48 	.word	0x88140e48
    1bd4:	86028701 	.word	0x86028701
    1bd8:	84048503 	.word	0x84048503
    1bdc:	00000005 	.word	0x00000005
    1be0:	0000000c 	.word	0x0000000c
    1be4:	ffffffff 	.word	0xffffffff
    1be8:	7c010001 	.word	0x7c010001
    1bec:	000d0c0e 	.word	0x000d0c0e
    1bf0:	00000024 	.word	0x00000024
    1bf4:	00001be0 	.word	0x00001be0
    1bf8:	00000000 	.word	0x00000000
    1bfc:	0000010c 	.word	0x0000010c
    1c00:	8e240e44 	.word	0x8e240e44
    1c04:	8a028b01 	.word	0x8a028b01
    1c08:	88048903 	.word	0x88048903
    1c0c:	86068705 	.word	0x86068705
    1c10:	84088507 	.word	0x84088507
    1c14:	300e4c09 	.word	0x300e4c09

Disassembly of section .debug_str:

00000000 <.debug_str>:
       0:	20554e47 	subscs	r4, r5, r7, asr #28
       4:	2e342043 	cdpcs	0, 3, cr2, cr4, cr3, {2}
       8:	00302e33 	eorseq	r2, r0, r3, lsr lr
       c:	52454343 	subpl	r4, r5, #201326593	; 0xc000001
      10:	414d4400 	cmpmi	sp, r0, lsl #8
      14:	43430052 	movtmi	r0, #12370	; 0x3052
      18:	0031524d 	eorseq	r5, r1, sp, asr #4
      1c:	524d4343 	subpl	r4, sp, #201326593	; 0xc000001
      20:	77670032 	undefined
      24:	696d6954 	stmdbvs	sp!, {r2, r4, r6, r8, fp, sp, lr}^
      28:	6544676e 	strbvs	r6, [r4, #-1902]
      2c:	0079616c 	rsbseq	r6, r9, ip, ror #2
      30:	6e69616d 	powvsez	f6, f1, #5.0
      34:	6f687300 	svcvs	0x00687300
      38:	69207472 	stmdbvs	r0!, {r1, r4, r5, r6, sl, ip, sp, lr}
      3c:	4300746e 	movwmi	r7, #1134	; 0x46e
      40:	73555c3a 	cmpvc	r5, #14848	; 0x3a00
      44:	5c737265 	lfmpl	f7, 2, [r3], #-404
      48:	6372614d 	cmnvs	r2, #1073741843	; 0x40000013
      4c:	636f445c 	cmnvs	pc, #1543503872	; 0x5c000000
      50:	6e656d75 	mcrvs	13, 3, r6, cr5, cr5, {3}
      54:	475c7374 	undefined
      58:	75487469 	strbvc	r7, [r8, #-1129]
      5c:	6d435c62 	stclvs	12, cr5, [r3, #-392]
      60:	61745f33 	cmnvs	r4, r3, lsr pc
      64:	5c316b73 	ldcpl	11, cr6, [r1], #-460
      68:	65656857 	strbvs	r6, [r5, #-2135]!
      6c:	5264656c 	rsbpl	r6, r4, #452984832	; 0x1b000000
      70:	746f626f 	strbtvc	r6, [pc], #623	; 78 <_Minimum_Stack_Size-0x88>
      74:	6f6d6552 	svcvs	0x006d6552
      78:	6f436574 	svcvs	0x00436574
      7c:	6f72746e 	svcvs	0x0072746e
      80:	0031566c 	eorseq	r5, r1, ip, ror #12
      84:	45534552 	ldrbmi	r4, [r3, #-1362]
      88:	44455652 	strbmi	r5, [r5], #-1618
      8c:	45520032 	ldrbmi	r0, [r2, #-50]
      90:	56524553 	undefined
      94:	00344445 	eorseq	r4, r4, r5, asr #8
      98:	53495f5f 	movtpl	r5, #40799	; 0x9f5f
      9c:	45445f52 	strbmi	r5, [r4, #-3922]
      a0:	0059414c 	subseq	r4, r9, ip, asr #2
      a4:	31524343 	cmpcc	r2, r3, asr #6
      a8:	52434300 	subpl	r4, r3, #0	; 0x0
      ac:	43430032 	movtmi	r0, #12338	; 0x3032
      b0:	43003352 	movwmi	r3, #850	; 0x352
      b4:	00345243 	eorseq	r5, r4, r3, asr #4
      b8:	49545f5f 	ldmdbmi	r4, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^
      bc:	495f324d 	ldmdbmi	pc, {r0, r2, r3, r6, r9, ip, sp}^
      c0:	44005253 	strmi	r5, [r0], #-595
      c4:	525f4c58 	subspl	r4, pc, #22528	; 0x5800
      c8:	6f635f58 	svcvs	0x00635f58
      cc:	75625f6d 	strbvc	r5, [r2, #-3949]!
      d0:	61420066 	cmpvs	r2, r6, rrx
      d4:	61726475 	cmnvs	r2, r5, ror r4
      d8:	505f6574 	subspl	r6, pc, r4, ror r5
      dc:	4d530043 	ldclmi	0, cr0, [r3, #-268]
      e0:	75005243 	strvc	r5, [r0, #-579]
      e4:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
      e8:	2064656e 	rsbcs	r6, r4, lr, ror #10
      ec:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
      f0:	53455200 	movtpl	r5, #20992	; 0x5200
      f4:	45565245 	ldrbmi	r5, [r6, #-581]
      f8:	00303144 	eorseq	r3, r0, r4, asr #2
      fc:	45534552 	ldrbmi	r4, [r3, #-1362]
     100:	44455652 	strbmi	r5, [r5], #-1618
     104:	52003131 	andpl	r3, r0, #1073741836	; 0x4000000c
     108:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
     10c:	31444556 	cmpcc	r4, r6, asr r5
     110:	45520032 	ldrbmi	r0, [r2, #-50]
     114:	56524553 	undefined
     118:	33314445 	teqcc	r1, #1157627904	; 0x45000000
     11c:	53455200 	movtpl	r5, #20992	; 0x5200
     120:	45565245 	ldrbmi	r5, [r6, #-581]
     124:	00343144 	eorseq	r3, r4, r4, asr #2
     128:	45534552 	ldrbmi	r4, [r3, #-1362]
     12c:	44455652 	strbmi	r5, [r5], #-1618
     130:	52003531 	andpl	r3, r0, #205520896	; 0xc400000
     134:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
     138:	31444556 	cmpcc	r4, r6, asr r5
     13c:	45520036 	ldrbmi	r0, [r2, #-54]
     140:	56524553 	undefined
     144:	37314445 	ldrcc	r4, [r1, -r5, asr #8]!
     148:	53455200 	movtpl	r5, #20992	; 0x5200
     14c:	45565245 	ldrbmi	r5, [r6, #-581]
     150:	00383144 	eorseq	r3, r8, r4, asr #2
     154:	45534552 	ldrbmi	r4, [r3, #-1362]
     158:	44455652 	strbmi	r5, [r5], #-1618
     15c:	44003931 	strmi	r3, [r0], #-2353
     160:	00524549 	subseq	r4, r2, r9, asr #10
     164:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
     168:	6e752074 	mrcvs	0, 3, r2, cr5, cr4, {3}
     16c:	6e676973 	mcrvs	9, 3, r6, cr7, cr3, {3}
     170:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
     174:	4200746e 	andmi	r7, r0, #1845493760	; 0x6e000000
     178:	00525444 	subseq	r5, r2, r4, asr #8
     17c:	706d6574 	rsbvc	r6, sp, r4, ror r5
     180:	72434441 	subvc	r4, r3, #1090519040	; 0x41000000
     184:	52007365 	andpl	r7, r0, #-1811939327	; 0x94000001
     188:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
     18c:	30444556 	subcc	r4, r4, r6, asr r5
     190:	53455200 	movtpl	r5, #20992	; 0x5200
     194:	45565245 	ldrbmi	r5, [r6, #-581]
     198:	52003144 	andpl	r3, r0, #17	; 0x11
     19c:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
     1a0:	33444556 	movtcc	r4, #17750	; 0x4556
     1a4:	75614200 	strbvc	r4, [r1, #-512]!
     1a8:	74617264 	strbtvc	r7, [r1], #-612
     1ac:	58445f65 	stmdapl	r4, {r0, r2, r5, r6, r8, r9, sl, fp, ip, lr}^
     1b0:	4552004c 	ldrbmi	r0, [r2, #-76]
     1b4:	56524553 	undefined
     1b8:	00354445 	eorseq	r4, r5, r5, asr #8
     1bc:	45534552 	ldrbmi	r4, [r3, #-1362]
     1c0:	44455652 	strbmi	r5, [r5], #-1618
     1c4:	45520036 	ldrbmi	r0, [r2, #-54]
     1c8:	56524553 	undefined
     1cc:	00374445 	eorseq	r4, r7, r5, asr #8
     1d0:	45534552 	ldrbmi	r4, [r3, #-1362]
     1d4:	44455652 	strbmi	r5, [r5], #-1618
     1d8:	45520038 	ldrbmi	r0, [r2, #-56]
     1dc:	56524553 	undefined
     1e0:	00394445 	eorseq	r4, r9, r5, asr #8
     1e4:	2f505041 	svccs	0x00505041
     1e8:	2f637273 	svccs	0x00637273
     1ec:	6e69616d 	powvsez	f6, f1, #5.0
     1f0:	4900632e 	stmdbmi	r0, {r1, r2, r3, r5, r8, r9, sp, lr}
     1f4:	5f314332 	svcpl	0x00314332
     1f8:	495f5245 	ldmdbmi	pc, {r0, r2, r6, r9, ip, lr}^
     1fc:	61485152 	cmpvs	r8, r2, asr r1
     200:	656c646e 	strbvs	r6, [ip, #-1134]!
     204:	50410072 	subpl	r0, r1, r2, ror r0
     208:	72732f50 	rsbsvc	r2, r3, #320	; 0x140
     20c:	74732f63 	ldrbtvc	r2, [r3], #-3939
     210:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     214:	5f783031 	svcpl	0x00783031
     218:	632e7469 	teqvs	lr, #1761607680	; 0x69000000
     21c:	4d495400 	cfstrdmi	mvd5, [r9]
     220:	52425f31 	subpl	r5, r2, #196	; 0xc4
     224:	52495f4b 	subpl	r5, r9, #300	; 0x12c
     228:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     22c:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     230:	4d495400 	cfstrdmi	mvd5, [r9]
     234:	52545f31 	subspl	r5, r4, #196	; 0xc4
     238:	4f435f47 	svcmi	0x00435f47
     23c:	52495f4d 	subpl	r5, r9, #308	; 0x134
     240:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     244:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     248:	61735500 	cmnvs	r3, r0, lsl #10
     24c:	61466567 	cmpvs	r6, r7, ror #10
     250:	45746c75 	ldrbmi	r6, [r4, #-3189]!
     254:	70656378 	rsbvc	r6, r5, r8, ror r3
     258:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
     25c:	414d4400 	cmpmi	sp, r0, lsl #8
     260:	68435f31 	stmdavs	r3, {r0, r4, r5, r8, r9, sl, fp, ip, lr}^
     264:	656e6e61 	strbvs	r6, [lr, #-3681]!
     268:	495f356c 	ldmdbmi	pc, {r2, r3, r5, r6, r8, sl, ip, sp}^
     26c:	61485152 	cmpvs	r8, r2, asr r1
     270:	656c646e 	strbvs	r6, [ip, #-1134]!
     274:	49540072 	ldmdbmi	r4, {r1, r4, r5, r6}^
     278:	495f324d 	ldmdbmi	pc, {r0, r2, r3, r6, r9, ip, sp}^
     27c:	61485152 	cmpvs	r8, r2, asr r1
     280:	656c646e 	strbvs	r6, [ip, #-1134]!
     284:	54520072 	ldrbpl	r0, [r2], #-114
     288:	52495f43 	subpl	r5, r9, #268	; 0x10c
     28c:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     290:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     294:	4d495400 	cfstrdmi	mvd5, [r9]
     298:	52495f33 	subpl	r5, r9, #204	; 0xcc
     29c:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     2a0:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     2a4:	4d534600 	ldclmi	6, cr4, [r3]
     2a8:	52495f43 	subpl	r5, r9, #268	; 0x10c
     2ac:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     2b0:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     2b4:	73795300 	cmnvc	r9, #0	; 0x0
     2b8:	6b636954 	blvs	18da810 <__Stack_Size+0x18da410>
     2bc:	646e6148 	strbtvs	r6, [lr], #-328
     2c0:	0072656c 	rsbseq	r6, r2, ip, ror #10
     2c4:	344d4954 	strbcc	r4, [sp], #-2388
     2c8:	5152495f 	cmppl	r2, pc, asr r9
     2cc:	646e6148 	strbtvs	r6, [lr], #-328
     2d0:	0072656c 	rsbseq	r6, r2, ip, ror #10
     2d4:	57425355 	smlsldpl	r5, r2, r5, r3
     2d8:	55656b61 	strbpl	r6, [r5, #-2913]!
     2dc:	52495f70 	subpl	r5, r9, #448	; 0x1c0
     2e0:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     2e4:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     2e8:	4d495400 	cfstrdmi	mvd5, [r9]
     2ec:	52495f35 	subpl	r5, r9, #212	; 0xd4
     2f0:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     2f4:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     2f8:	49505300 	ldmdbmi	r0, {r8, r9, ip, lr}^
     2fc:	52495f31 	subpl	r5, r9, #196	; 0xc4
     300:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     304:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     308:	73754200 	cmnvc	r5, #0	; 0x0
     30c:	6c756146 	ldfvse	f6, [r5], #-280
     310:	63784574 	cmnvs	r8, #486539264	; 0x1d000000
     314:	69747065 	ldmdbvs	r4!, {r0, r2, r5, r6, ip, sp, lr}^
     318:	53006e6f 	movwpl	r6, #3695	; 0xe6f
     31c:	5f324950 	svcpl	0x00324950
     320:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     324:	6c646e61 	stclvs	14, cr6, [r4], #-388
     328:	55007265 	strpl	r7, [r0, #-613]
     32c:	485f4253 	ldmdami	pc, {r0, r1, r4, r6, r9, lr}^
     330:	41435f50 	cmpmi	r3, r0, asr pc
     334:	58545f4e 	ldmdapl	r4, {r1, r2, r3, r6, r8, r9, sl, fp, ip, lr}^
     338:	5152495f 	cmppl	r2, pc, asr r9
     33c:	646e6148 	strbtvs	r6, [lr], #-328
     340:	0072656c 	rsbseq	r6, r2, ip, ror #10
     344:	33495053 	movtcc	r5, #36947	; 0x9053
     348:	5152495f 	cmppl	r2, pc, asr r9
     34c:	646e6148 	strbtvs	r6, [lr], #-328
     350:	0072656c 	rsbseq	r6, r2, ip, ror #10
     354:	5f445650 	svcpl	0x00445650
     358:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     35c:	6c646e61 	stclvs	14, cr6, [r4], #-388
     360:	54007265 	strpl	r7, [r0], #-613
     364:	5f314d49 	svcpl	0x00314d49
     368:	495f4343 	ldmdbmi	pc, {r0, r1, r6, r8, r9, lr}^
     36c:	61485152 	cmpvs	r8, r2, asr r1
     370:	656c646e 	strbvs	r6, [ip, #-1134]!
     374:	41550072 	cmpmi	r5, r2, ror r0
     378:	5f345452 	svcpl	0x00345452
     37c:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     380:	6c646e61 	stclvs	14, cr6, [r4], #-388
     384:	41007265 	tstmi	r0, r5, ror #4
     388:	5f314344 	svcpl	0x00314344
     38c:	52495f32 	subpl	r5, r9, #200	; 0xc8
     390:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     394:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     398:	52415500 	subpl	r5, r1, #0	; 0x0
     39c:	495f3554 	ldmdbmi	pc, {r2, r4, r6, r8, sl, ip, sp}^
     3a0:	61485152 	cmpvs	r8, r2, asr r1
     3a4:	656c646e 	strbvs	r6, [ip, #-1134]!
     3a8:	4d440072 	stclmi	0, cr0, [r4, #-456]
     3ac:	435f3241 	cmpmi	pc, #268435460	; 0x10000004
     3b0:	6e6e6168 	powvsez	f6, f6, #0.0
     3b4:	5f316c65 	svcpl	0x00316c65
     3b8:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     3bc:	6c646e61 	stclvs	14, cr6, [r4], #-388
     3c0:	49007265 	stmdbmi	r0, {r0, r2, r5, r6, r9, ip, sp, lr}
     3c4:	5f324332 	svcpl	0x00324332
     3c8:	495f5645 	ldmdbmi	pc, {r0, r2, r6, r9, sl, ip, lr}^
     3cc:	61485152 	cmpvs	r8, r2, asr r1
     3d0:	656c646e 	strbvs	r6, [ip, #-1134]!
     3d4:	4d440072 	stclmi	0, cr0, [r4, #-456]
     3d8:	435f3241 	cmpmi	pc, #268435460	; 0x10000004
     3dc:	6e6e6168 	powvsez	f6, f6, #0.0
     3e0:	5f326c65 	svcpl	0x00326c65
     3e4:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     3e8:	6c646e61 	stclvs	14, cr6, [r4], #-388
     3ec:	45007265 	strmi	r7, [r0, #-613]
     3f0:	31495458 	cmpcc	r9, r8, asr r4
     3f4:	5152495f 	cmppl	r2, pc, asr r9
     3f8:	646e6148 	strbtvs	r6, [lr], #-328
     3fc:	0072656c 	rsbseq	r6, r2, ip, ror #10
     400:	32414d44 	subcc	r4, r1, #4352	; 0x1100
     404:	6168435f 	cmnvs	r8, pc, asr r3
     408:	6c656e6e 	stclvs	14, cr6, [r5], #-440
     40c:	52495f33 	subpl	r5, r9, #204	; 0xcc
     410:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     414:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     418:	54584500 	ldrbpl	r4, [r8], #-1280
     41c:	495f3249 	ldmdbmi	pc, {r0, r3, r6, r9, ip, sp}^
     420:	61485152 	cmpvs	r8, r2, asr r1
     424:	656c646e 	strbvs	r6, [ip, #-1134]!
     428:	4d440072 	stclmi	0, cr0, [r4, #-456]
     42c:	435f3141 	cmpmi	pc, #1073741840	; 0x40000010
     430:	6e6e6168 	powvsez	f6, f6, #0.0
     434:	5f376c65 	svcpl	0x00376c65
     438:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     43c:	6c646e61 	stclvs	14, cr6, [r4], #-388
     440:	53007265 	movwpl	r7, #613	; 0x265
     444:	5f4f4944 	svcpl	0x004f4944
     448:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     44c:	6c646e61 	stclvs	14, cr6, [r4], #-388
     450:	55007265 	strpl	r7, [r0, #-613]
     454:	4c5f4253 	lfmmi	f4, 2, [pc], {83}
     458:	41435f50 	cmpmi	r3, r0, asr pc
     45c:	58525f4e 	ldmdapl	r2, {r1, r2, r3, r6, r8, r9, sl, fp, ip, lr}^
     460:	52495f30 	subpl	r5, r9, #192	; 0xc0
     464:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     468:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     46c:	43565300 	cmpmi	r6, #0	; 0x0
     470:	646e6148 	strbtvs	r6, [lr], #-328
     474:	0072656c 	rsbseq	r6, r2, ip, ror #10
     478:	49545845 	ldmdbmi	r4, {r0, r2, r6, fp, ip, lr}^
     47c:	52495f33 	subpl	r5, r9, #204	; 0xcc
     480:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     484:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     488:	54584500 	ldrbpl	r4, [r8], #-1280
     48c:	355f3949 	ldrbcc	r3, [pc, #-2377]	; fffffb4b <SCS_BASE+0x1fff1b4b>
     490:	5152495f 	cmppl	r2, pc, asr r9
     494:	646e6148 	strbtvs	r6, [lr], #-328
     498:	0072656c 	rsbseq	r6, r2, ip, ror #10
     49c:	384d4954 	stmdacc	sp, {r2, r4, r6, r8, fp, lr}^
     4a0:	4752545f 	undefined
     4a4:	4d4f435f 	stclmi	3, cr4, [pc, #-380]
     4a8:	5152495f 	cmppl	r2, pc, asr r9
     4ac:	646e6148 	strbtvs	r6, [lr], #-328
     4b0:	0072656c 	rsbseq	r6, r2, ip, ror #10
     4b4:	5f4e4143 	svcpl	0x004e4143
     4b8:	5f315852 	svcpl	0x00315852
     4bc:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     4c0:	6c646e61 	stclvs	14, cr6, [r4], #-388
     4c4:	45007265 	strmi	r7, [r0, #-613]
     4c8:	34495458 	strbcc	r5, [r9], #-1112
     4cc:	5152495f 	cmppl	r2, pc, asr r9
     4d0:	646e6148 	strbtvs	r6, [lr], #-328
     4d4:	0072656c 	rsbseq	r6, r2, ip, ror #10
     4d8:	314d4954 	cmpcc	sp, r4, asr r9
     4dc:	5f50555f 	svcpl	0x0050555f
     4e0:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     4e4:	6c646e61 	stclvs	14, cr6, [r4], #-388
     4e8:	48007265 	stmdami	r0, {r0, r2, r5, r6, r9, ip, sp, lr}
     4ec:	46647261 	strbtmi	r7, [r4], -r1, ror #4
     4f0:	746c7561 	strbtvc	r7, [ip], #-1377
     4f4:	65637845 	strbvs	r7, [r3, #-2117]!
     4f8:	6f697470 	svcvs	0x00697470
     4fc:	4352006e 	cmpmi	r2, #110	; 0x6e
     500:	52495f43 	subpl	r5, r9, #268	; 0x10c
     504:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     508:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     50c:	414d4400 	cmpmi	sp, r0, lsl #8
     510:	68435f31 	stmdavs	r3, {r0, r4, r5, r8, r9, sl, fp, ip, lr}^
     514:	656e6e61 	strbvs	r6, [lr, #-3681]!
     518:	495f366c 	ldmdbmi	pc, {r2, r3, r5, r6, r9, sl, ip, sp}^
     51c:	61485152 	cmpvs	r8, r2, asr r1
     520:	656c646e 	strbvs	r6, [ip, #-1134]!
     524:	49540072 	ldmdbmi	r4, {r1, r4, r5, r6}^
     528:	435f384d 	cmpmi	pc, #5046272	; 0x4d0000
     52c:	52495f43 	subpl	r5, r9, #268	; 0x10c
     530:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     534:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     538:	44575700 	ldrbmi	r5, [r7], #-1792
     53c:	52495f47 	subpl	r5, r9, #284	; 0x11c
     540:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     544:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     548:	4d415400 	cfstrdmi	mvd5, [r1]
     54c:	5f524550 	svcpl	0x00524550
     550:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     554:	6c646e61 	stclvs	14, cr6, [r4], #-388
     558:	49007265 	stmdbmi	r0, {r0, r2, r5, r6, r9, ip, sp, lr}
     55c:	5f314332 	svcpl	0x00314332
     560:	495f5645 	ldmdbmi	pc, {r0, r2, r6, r9, sl, ip, lr}^
     564:	61485152 	cmpvs	r8, r2, asr r1
     568:	656c646e 	strbvs	r6, [ip, #-1134]!
     56c:	49540072 	ldmdbmi	r4, {r1, r4, r5, r6}^
     570:	425f384d 	subsmi	r3, pc, #5046272	; 0x4d0000
     574:	495f4b52 	ldmdbmi	pc, {r1, r4, r6, r8, r9, fp, lr}^
     578:	61485152 	cmpvs	r8, r2, asr r1
     57c:	656c646e 	strbvs	r6, [ip, #-1134]!
     580:	4c460072 	mcrrmi	0, 7, r0, r6, cr2
     584:	5f485341 	svcpl	0x00485341
     588:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     58c:	6c646e61 	stclvs	14, cr6, [r4], #-388
     590:	54007265 	strpl	r7, [r0], #-613
     594:	5f364d49 	svcpl	0x00364d49
     598:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     59c:	6c646e61 	stclvs	14, cr6, [r4], #-388
     5a0:	52007265 	andpl	r7, r0, #1342177286	; 0x50000006
     5a4:	6c414354 	mcrrvs	3, 5, r4, r1, cr4
     5a8:	5f6d7261 	svcpl	0x006d7261
     5ac:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     5b0:	6c646e61 	stclvs	14, cr6, [r4], #-388
     5b4:	54007265 	strpl	r7, [r0], #-613
     5b8:	5f374d49 	svcpl	0x00374d49
     5bc:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     5c0:	6c646e61 	stclvs	14, cr6, [r4], #-388
     5c4:	49007265 	stmdbmi	r0, {r0, r2, r5, r6, r9, ip, sp, lr}
     5c8:	5f324332 	svcpl	0x00324332
     5cc:	495f5245 	ldmdbmi	pc, {r0, r2, r6, r9, ip, lr}^
     5d0:	61485152 	cmpvs	r8, r2, asr r1
     5d4:	656c646e 	strbvs	r6, [ip, #-1134]!
     5d8:	44410072 	strbmi	r0, [r1], #-114
     5dc:	495f3343 	ldmdbmi	pc, {r0, r1, r6, r8, r9, ip, sp}^
     5e0:	61485152 	cmpvs	r8, r2, asr r1
     5e4:	656c646e 	strbvs	r6, [ip, #-1134]!
     5e8:	65440072 	strbvs	r0, [r4, #-114]
     5ec:	4d677562 	cfstr64mi	mvdx7, [r7, #-392]!
     5f0:	74696e6f 	strbtvc	r6, [r9], #-3695
     5f4:	5500726f 	strpl	r7, [r0, #-623]
     5f8:	54524153 	ldrbpl	r4, [r2], #-339
     5fc:	52495f31 	subpl	r5, r9, #196	; 0xc4
     600:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     604:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     608:	414d4400 	cmpmi	sp, r0, lsl #8
     60c:	68435f32 	stmdavs	r3, {r1, r4, r5, r8, r9, sl, fp, ip, lr}^
     610:	656e6e61 	strbvs	r6, [lr, #-3681]!
     614:	355f346c 	ldrbcc	r3, [pc, #-1132]	; 1b0 <_Minimum_Stack_Size+0xb0>
     618:	5152495f 	cmppl	r2, pc, asr r9
     61c:	646e6148 	strbtvs	r6, [lr], #-328
     620:	0072656c 	rsbseq	r6, r2, ip, ror #10
     624:	646e6550 	strbtvs	r6, [lr], #-1360
     628:	00435653 	subeq	r5, r3, r3, asr r6
     62c:	45494d4e 	strbmi	r4, [r9, #-3406]
     630:	70656378 	rsbvc	r6, r5, r8, ror r3
     634:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
     638:	4d495400 	cfstrdmi	mvd5, [r9]
     63c:	50555f38 	subspl	r5, r5, r8, lsr pc
     640:	5152495f 	cmppl	r2, pc, asr r9
     644:	646e6148 	strbtvs	r6, [lr], #-328
     648:	0072656c 	rsbseq	r6, r2, ip, ror #10
     64c:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
     650:	495f3254 	ldmdbmi	pc, {r2, r4, r6, r9, ip, sp}^
     654:	61485152 	cmpvs	r8, r2, asr r1
     658:	656c646e 	strbvs	r6, [ip, #-1134]!
     65c:	4d440072 	stclmi	0, cr0, [r4, #-456]
     660:	435f3141 	cmpmi	pc, #1073741840	; 0x40000010
     664:	6e6e6168 	powvsez	f6, f6, #0.0
     668:	5f346c65 	svcpl	0x00346c65
     66c:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     670:	6c646e61 	stclvs	14, cr6, [r4], #-388
     674:	55007265 	strpl	r7, [r0, #-613]
     678:	54524153 	ldrbpl	r4, [r2], #-339
     67c:	52495f33 	subpl	r5, r9, #204	; 0xcc
     680:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     684:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     688:	54584500 	ldrbpl	r4, [r8], #-1280
     68c:	495f3049 	ldmdbmi	pc, {r0, r3, r6, ip, sp}^
     690:	61485152 	cmpvs	r8, r2, asr r1
     694:	656c646e 	strbvs	r6, [ip, #-1134]!
     698:	58450072 	stmdapl	r5, {r1, r4, r5, r6}^
     69c:	35314954 	ldrcc	r4, [r1, #-2388]!
     6a0:	5f30315f 	svcpl	0x0030315f
     6a4:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     6a8:	6c646e61 	stclvs	14, cr6, [r4], #-388
     6ac:	44007265 	strmi	r7, [r0], #-613
     6b0:	5f31414d 	svcpl	0x0031414d
     6b4:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
     6b8:	316c656e 	cmncc	ip, lr, ror #10
     6bc:	5152495f 	cmppl	r2, pc, asr r9
     6c0:	646e6148 	strbtvs	r6, [lr], #-328
     6c4:	0072656c 	rsbseq	r6, r2, ip, ror #10
     6c8:	31414d44 	cmpcc	r1, r4, asr #26
     6cc:	6168435f 	cmnvs	r8, pc, asr r3
     6d0:	6c656e6e 	stclvs	14, cr6, [r5], #-440
     6d4:	52495f32 	subpl	r5, r9, #200	; 0xc8
     6d8:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     6dc:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     6e0:	4e414300 	cdpmi	3, 4, cr4, cr1, cr0, {0}
     6e4:	4543535f 	strbmi	r5, [r3, #-863]
     6e8:	5152495f 	cmppl	r2, pc, asr r9
     6ec:	646e6148 	strbtvs	r6, [lr], #-328
     6f0:	0072656c 	rsbseq	r6, r2, ip, ror #10
     6f4:	31414d44 	cmpcc	r1, r4, asr #26
     6f8:	6168435f 	cmnvs	r8, pc, asr r3
     6fc:	6c656e6e 	stclvs	14, cr6, [r5], #-440
     700:	52495f33 	subpl	r5, r9, #204	; 0xcc
     704:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     708:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     70c:	6d654d00 	stclvs	13, cr4, [r5]
     710:	616e614d 	cmnvs	lr, sp, asr #2
     714:	78456567 	stmdavc	r5, {r0, r1, r2, r5, r6, r8, sl, sp, lr}^
     718:	74706563 	ldrbtvc	r6, [r0], #-1379
     71c:	006e6f69 	rsbeq	r6, lr, r9, ror #30
     720:	4f495047 	svcmi	0x00495047
     724:	6e69505f 	mcrvs	0, 3, r5, cr9, cr15, {2}
     728:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
     72c:	52495f43 	subpl	r5, r9, #268	; 0x10c
     730:	61684351 	cmnvs	r8, r1, asr r3
     734:	6c656e6e 	stclvs	14, cr6, [r5], #-440
     738:	00646d43 	rsbeq	r6, r4, r3, asr #26
     73c:	2f505041 	svccs	0x00505041
     740:	2f637273 	svccs	0x00637273
     744:	5f737973 	svcpl	0x00737973
     748:	74696e69 	strbtvc	r6, [r9], #-3689
     74c:	4400632e 	strmi	r6, [r0], #-814
     750:	42415349 	submi	r5, r1, #603979777	; 0x24000001
     754:	4700454c 	strmi	r4, [r0, -ip, asr #10]
     758:	5f4f4950 	svcpl	0x004f4950
     75c:	65646f4d 	strbvs	r6, [r4, #-3917]!
     760:	5f46415f 	svcpl	0x0046415f
     764:	53005050 	movwpl	r5, #80	; 0x50
     768:	45434355 	strbmi	r4, [r3, #-853]
     76c:	45005353 	strmi	r5, [r0, #-851]
     770:	4c42414e 	stfmie	f4, [r2], {78}
     774:	53480045 	movtpl	r0, #32837	; 0x8045
     778:	61745345 	cmnvs	r4, r5, asr #6
     77c:	70557472 	subsvc	r7, r5, r2, ror r4
     780:	74617453 	strbtvc	r7, [r1], #-1107
     784:	45007375 	strmi	r7, [r0, #-885]
     788:	726f7272 	rsbvc	r7, pc, #536870919	; 0x20000007
     78c:	74617453 	strbtvc	r7, [r1], #-1107
     790:	4e007375 	mcrmi	3, 0, r7, cr0, cr5, {3}
     794:	5f434956 	svcpl	0x00434956
     798:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
     79c:	72756769 	rsbsvc	r6, r5, #27525120	; 0x1a40000
     7a0:	6f697461 	svcvs	0x00697461
     7a4:	5342006e 	movtpl	r0, #8302	; 0x206e
     7a8:	52005252 	andpl	r5, r0, #536870917	; 0x20000005
     7ac:	435f4343 	cmpmi	pc, #201326593	; 0xc000001
     7b0:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
     7b4:	61727567 	cmnvs	r2, r7, ror #10
     7b8:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
     7bc:	52524500 	subspl	r4, r2, #0	; 0x0
     7c0:	4700524f 	strmi	r5, [r0, -pc, asr #4]
     7c4:	5f4f4950 	svcpl	0x004f4950
     7c8:	65657053 	strbvs	r7, [r5, #-83]!
     7cc:	30315f64 	eorscc	r5, r1, r4, ror #30
     7d0:	007a484d 	rsbseq	r4, sl, sp, asr #16
     7d4:	4f495047 	svcmi	0x00495047
     7d8:	646f4d5f 	strbtvs	r4, [pc], #3423	; 7e0 <__Stack_Size+0x3e0>
     7dc:	754f5f65 	strbvc	r5, [pc, #-3941]	; fffff87f <SCS_BASE+0x1fff187f>
     7e0:	444f5f74 	strbmi	r5, [pc], #3956	; 7e8 <__Stack_Size+0x3e8>
     7e4:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
     7e8:	70535f4f 	subsvc	r5, r3, pc, asr #30
     7ec:	5f646565 	svcpl	0x00646565
     7f0:	7a484d32 	bvc	1213cc0 <__Stack_Size+0x12138c0>
     7f4:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
     7f8:	6f435f4f 	svcvs	0x00435f4f
     7fc:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
     800:	74617275 	strbtvc	r7, [r1], #-629
     804:	006e6f69 	rsbeq	r6, lr, r9, ror #30
     808:	4f495047 	svcmi	0x00495047
     80c:	696e495f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^
     810:	70795474 	rsbsvc	r5, r9, r4, ror r4
     814:	66654465 	strbtvs	r4, [r5], -r5, ror #8
     818:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
     81c:	52495f43 	subpl	r5, r9, #268	; 0x10c
     820:	61684351 	cmnvs	r8, r1, asr r3
     824:	6c656e6e 	stclvs	14, cr6, [r5], #-440
     828:	65657250 	strbvs	r7, [r5, #-592]!
     82c:	6974706d 	ldmdbvs	r4!, {r0, r2, r3, r5, r6, ip, sp, lr}^
     830:	72506e6f 	subsvc	r6, r0, #1776	; 0x6f0
     834:	69726f69 	ldmdbvs	r2!, {r0, r3, r5, r6, r8, r9, sl, fp, sp, lr}^
     838:	47007974 	smlsdxmi	r0, r4, r9, r7
     83c:	5f4f4950 	svcpl	0x004f4950
     840:	65657053 	strbvs	r7, [r5, #-83]!
     844:	6e490064 	cdpvs	0, 4, cr0, cr9, cr4, {3}
     848:	545f7469 	ldrbpl	r7, [pc], #1129	; 850 <__Stack_Size+0x450>
     84c:	72656d69 	rsbvc	r6, r5, #6720	; 0x1a40
     850:	564e0032 	undefined
     854:	495f4349 	ldmdbmi	pc, {r0, r3, r6, r8, r9, lr}^
     858:	5374696e 	cmnpl	r4, #1802240	; 0x1b8000
     85c:	63757274 	cmnvs	r5, #1073741831	; 0x40000007
     860:	65727574 	ldrbvs	r7, [r2, #-1396]!
     864:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
     868:	52495f43 	subpl	r5, r9, #268	; 0x10c
     86c:	61684351 	cmnvs	r8, r1, asr r3
     870:	6c656e6e 	stclvs	14, cr6, [r5], #-440
     874:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
     878:	52495f43 	subpl	r5, r9, #268	; 0x10c
     87c:	61684351 	cmnvs	r8, r1, asr r3
     880:	6c656e6e 	stclvs	14, cr6, [r5], #-440
     884:	50627553 	rsbpl	r7, r2, r3, asr r5
     888:	726f6972 	rsbvc	r6, pc, #1867776	; 0x1c8000
     88c:	00797469 	rsbseq	r7, r9, r9, ror #8
     890:	4f495047 	svcmi	0x00495047
     894:	646f4d5f 	strbtvs	r4, [pc], #3423	; 89c <__Stack_Size+0x49c>
     898:	50495f65 	subpl	r5, r9, r5, ror #30
     89c:	50470055 	subpl	r0, r7, r5, asr r0
     8a0:	4d5f4f49 	ldclmi	15, cr4, [pc, #-292]
     8a4:	5f65646f 	svcpl	0x0065646f
     8a8:	004e4941 	subeq	r4, lr, r1, asr #18
     8ac:	4f495047 	svcmi	0x00495047
     8b0:	646f4d5f 	strbtvs	r4, [pc], #3423	; 8b8 <__Stack_Size+0x4b8>
     8b4:	50495f65 	subpl	r5, r9, r5, ror #30
     8b8:	50470044 	subpl	r0, r7, r4, asr #32
     8bc:	4d5f4f49 	ldclmi	15, cr4, [pc, #-292]
     8c0:	0065646f 	rsbeq	r6, r5, pc, ror #8
     8c4:	4f495047 	svcmi	0x00495047
     8c8:	65657053 	strbvs	r7, [r5, #-83]!
     8cc:	79545f64 	ldmdbvc	r4, {r2, r5, r6, r8, r9, sl, fp, ip, lr}^
     8d0:	65446570 	strbvs	r6, [r4, #-1392]
     8d4:	75460066 	strbvc	r0, [r6, #-102]
     8d8:	6974636e 	ldmdbvs	r4!, {r1, r2, r3, r5, r6, r8, r9, sp, lr}^
     8dc:	6c616e6f 	stclvs	14, cr6, [r1], #-444
     8e0:	74617453 	strbtvc	r7, [r1], #-1107
     8e4:	564e0065 	strbpl	r0, [lr], -r5, rrx
     8e8:	495f4349 	ldmdbmi	pc, {r0, r3, r6, r8, r9, lr}^
     8ec:	5474696e 	ldrbtpl	r6, [r4], #-2414
     8f0:	44657079 	strbtmi	r7, [r5], #-121
     8f4:	47006665 	strmi	r6, [r0, -r5, ror #12]
     8f8:	5f4f4950 	svcpl	0x004f4950
     8fc:	65646f4d 	strbvs	r6, [r4, #-3917]!
     900:	74754f5f 	ldrbtvc	r4, [r5], #-3935
     904:	0050505f 	subseq	r5, r0, pc, asr r0
     908:	4f495047 	svcmi	0x00495047
     90c:	696e495f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^
     910:	72745374 	rsbsvc	r5, r4, #-805306367	; 0xd0000001
     914:	75746375 	ldrbvc	r6, [r4, #-885]!
     918:	47006572 	smlsdxmi	r0, r2, r5, r6
     91c:	5f4f4950 	svcpl	0x004f4950
     920:	65657053 	strbvs	r7, [r5, #-83]!
     924:	30355f64 	eorscc	r5, r5, r4, ror #30
     928:	007a484d 	rsbseq	r4, sl, sp, asr #16
     92c:	54737953 	ldrbtpl	r7, [r3], #-2387
     930:	5f6b6369 	svcpl	0x006b6369
     934:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
     938:	72756769 	rsbsvc	r6, r5, #27525120	; 0x1a40000
     93c:	6f697461 	svcvs	0x00697461
     940:	5047006e 	subpl	r0, r7, lr, rrx
     944:	6f4d4f49 	svcvs	0x004d4f49
     948:	545f6564 	ldrbpl	r6, [pc], #1380	; 950 <__Stack_Size+0x550>
     94c:	44657079 	strbtmi	r7, [r5], #-121
     950:	47006665 	strmi	r6, [r0, -r5, ror #12]
     954:	5f4f4950 	svcpl	0x004f4950
     958:	65646f4d 	strbvs	r6, [r4, #-3917]!
     95c:	5f4e495f 	svcpl	0x004e495f
     960:	414f4c46 	cmpmi	pc, r6, asr #24
     964:	474e4954 	smlsldmi	r4, lr, r4, r9
     968:	4b434c00 	blmi	10d3970 <__Stack_Size+0x10d3570>
     96c:	50470052 	subpl	r0, r7, r2, asr r0
     970:	4d5f4f49 	ldclmi	15, cr4, [pc, #-292]
     974:	5f65646f 	svcpl	0x0065646f
     978:	4f5f4641 	svcmi	0x005f4641
     97c:	78540044 	ldmdavc	r4, {r2, r6}^
     980:	61727241 	cmnvs	r2, r1, asr #4
     984:	77670079 	undefined
     988:	43736d31 	cmnmi	r3, #3136	; 0xc40
     98c:	746e756f 	strbtvc	r7, [lr], #-1391
     990:	6d007265 	sfmvs	f7, 4, [r0, #-404]
     994:	616c6544 	cmnvs	ip, r4, asr #10
     998:	53550079 	cmppl	r5, #121	; 0x79
     99c:	5f545241 	svcpl	0x00545241
     9a0:	69726150 	ldmdbvs	r2!, {r4, r6, r8, sp, lr}^
     9a4:	55007974 	strpl	r7, [r0, #-2420]
     9a8:	54524153 	ldrbpl	r4, [r2], #-339
     9ac:	696e495f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^
     9b0:	70795474 	rsbsvc	r5, r9, r4, ror r4
     9b4:	66654465 	strbtvs	r4, [r5], -r5, ror #8
     9b8:	44785400 	ldrbtmi	r5, [r8], #-1024
     9bc:	69727453 	ldmdbvs	r2!, {r0, r1, r4, r6, sl, ip, sp, lr}^
     9c0:	5000676e 	andpl	r6, r0, lr, ror #14
     9c4:	61645f43 	cmnvs	r4, r3, asr #30
     9c8:	725f6174 	subsvc	r6, pc, #29	; 0x1d
     9cc:	55007964 	strpl	r7, [r0, #-2404]
     9d0:	54524153 	ldrbpl	r4, [r2], #-339
     9d4:	696e495f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^
     9d8:	72745374 	rsbsvc	r5, r4, #-805306367	; 0xd0000001
     9dc:	75746375 	ldrbvc	r6, [r4, #-885]!
     9e0:	47006572 	smlsdxmi	r0, r2, r5, r6
     9e4:	00525054 	subseq	r5, r2, r4, asr r0
     9e8:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
     9ec:	61485f54 	cmpvs	r8, r4, asr pc
     9f0:	61776472 	cmnvs	r7, r2, ror r4
     9f4:	6c466572 	cfstr64vs	mvdx6, [r6], {114}
     9f8:	6f43776f 	svcvs	0x0043776f
     9fc:	6f72746e 	svcvs	0x0072746e
     a00:	5355006c 	cmppl	r5, #108	; 0x6c
     a04:	5f545241 	svcpl	0x00545241
     a08:	64726f57 	ldrbtvs	r6, [r2], #-3927
     a0c:	676e654c 	strbvs	r6, [lr, -ip, asr #10]!
     a10:	75006874 	strvc	r6, [r0, #-2164]
     a14:	616c6544 	cmnvs	ip, r4, asr #10
     a18:	53550079 	cmppl	r5, #121	; 0x79
     a1c:	5f545241 	svcpl	0x00545241
     a20:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
     a24:	72756769 	rsbsvc	r6, r5, #27525120	; 0x1a40000
     a28:	6f697461 	svcvs	0x00697461
     a2c:	6162006e 	cmnvs	r2, lr, rrx
     a30:	61726475 	cmnvs	r2, r5, ror r4
     a34:	50006574 	andpl	r6, r0, r4, ror r5
     a38:	0054524f 	subseq	r5, r4, pc, asr #4
     a3c:	43505f5f 	cmpmi	r0, #380	; 0x17c
     a40:	6d6f635f 	stclvs	3, cr6, [pc, #-380]!
     a44:	5f58525f 	svcpl	0x0058525f
     a48:	00525349 	subseq	r5, r2, r9, asr #6
     a4c:	64785462 	ldrbtvs	r5, [r8], #-1122
     a50:	61746144 	cmnvs	r4, r4, asr #2
     a54:	61446200 	cmpvs	r4, r0, lsl #4
     a58:	55006174 	strpl	r6, [r0, #-372]
     a5c:	54524153 	ldrbpl	r4, [r2], #-339
     a60:	7561425f 	strbvc	r4, [r1, #-607]!
     a64:	74615264 	strbtvc	r5, [r1], #-612
     a68:	53550065 	cmppl	r5, #101	; 0x65
     a6c:	5f545241 	svcpl	0x00545241
     a70:	706f7453 	rsbvc	r7, pc, r3, asr r4
     a74:	73746942 	cmnvc	r4, #1081344	; 0x108000
     a78:	50504100 	subspl	r4, r0, r0, lsl #2
     a7c:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
     a80:	5f43502f 	svcpl	0x0043502f
     a84:	2e6d6f43 	cdpcs	15, 6, cr6, cr13, cr3, {2}
     a88:	78540063 	ldmdavc	r4, {r0, r1, r5, r6}^
     a8c:	74794244 	ldrbtvc	r4, [r9], #-580
     a90:	43505f65 	cmpmi	r0, #404	; 0x194
     a94:	41535500 	cmpmi	r3, r0, lsl #10
     a98:	4d5f5452 	cfldrdmi	mvd5, [pc, #-328]
     a9c:	0065646f 	rsbeq	r6, r5, pc, ror #8
     aa0:	525f4350 	subspl	r4, pc, #1073741825	; 0x40000001
     aa4:	75625f58 	strbvc	r5, [r2, #-3928]!
     aa8:	695f6666 	ldmdbvs	pc, {r1, r2, r5, r6, r9, sl, sp, lr}^
     aac:	7865646e 	stmdavc	r5!, {r1, r2, r3, r5, r6, sl, sp, lr}^
     ab0:	5f435000 	svcpl	0x00435000
     ab4:	635f5852 	cmpvs	pc, #5373952	; 0x520000
     ab8:	625f6d6f 	subsvs	r6, pc, #7104	; 0x1bc0
     abc:	6e006675 	mcrvs	6, 0, r6, cr0, cr5, {3}
     ac0:	656d6954 	strbvs	r6, [sp, #-2388]!
     ac4:	4c584400 	cfldrdmi	mvd4, [r8], {0}
     ac8:	5f58525f 	svcpl	0x0058525f
     acc:	65746e69 	ldrbvs	r6, [r4, #-3689]!
     ad0:	70757272 	rsbsvc	r7, r5, r2, ror r2
     ad4:	58440074 	stmdapl	r4, {r2, r4, r5, r6}^
     ad8:	65725f4c 	ldrbvs	r5, [r2, #-3916]!
     adc:	625f6461 	subsvs	r6, pc, #1627389952	; 0x61000000
     ae0:	00657479 	rsbeq	r7, r5, r9, ror r4
     ae4:	5f4c5844 	svcpl	0x004c5844
     ae8:	625f5854 	subsvs	r5, pc, #5505024	; 0x540000
     aec:	5f666675 	svcpl	0x00666675
     af0:	65646e69 	strbvs	r6, [r4, #-3689]!
     af4:	58440078 	stmdapl	r4, {r3, r4, r5, r6}^
     af8:	58545f4c 	ldmdapl	r4, {r2, r3, r6, r8, r9, sl, fp, ip, lr}^
     afc:	65686300 	strbvs	r6, [r8, #-768]!
     b00:	75736b63 	ldrbvc	r6, [r3, #-2915]!
     b04:	5844006d 	stmdapl	r4, {r0, r2, r3, r5, r6}^
     b08:	6e695f4c 	cdpvs	15, 6, cr5, cr9, cr12, {2}
     b0c:	62007469 	andvs	r7, r0, #1761607680	; 0x69000000
     b10:	00647561 	rsbeq	r7, r4, r1, ror #10
     b14:	5f4c5844 	svcpl	0x004c5844
     b18:	625f5852 	subsvs	r5, pc, #5373952	; 0x520000
     b1c:	5f666675 	svcpl	0x00666675
     b20:	65646e69 	strbvs	r6, [r4, #-3689]!
     b24:	58440078 	stmdapl	r4, {r3, r4, r5, r6}^
     b28:	65735f4c 	ldrbvs	r5, [r3, #-3916]!
     b2c:	775f646e 	ldrbvc	r6, [pc, -lr, ror #8]
     b30:	0064726f 	rsbeq	r7, r4, pc, ror #4
     b34:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
     b38:	6e6f4354 	mcrvs	3, 3, r4, cr15, cr4, {2}
     b3c:	75676966 	strbvc	r6, [r7, #-2406]!
     b40:	69746172 	ldmdbvs	r4!, {r1, r4, r5, r6, r8, sp, lr}^
     b44:	44006e6f 	strmi	r6, [r0], #-3695
     b48:	545f4c58 	ldrbpl	r4, [pc], #3160	; b50 <__Stack_Size+0x750>
     b4c:	6f635f58 	svcvs	0x00635f58
     b50:	75625f6d 	strbvc	r5, [r2, #-3949]!
     b54:	65640066 	strbvs	r0, [r4, #-102]!
     b58:	00644976 	rsbeq	r4, r4, r6, ror r9
     b5c:	2f505041 	svccs	0x00505041
     b60:	2f637273 	svccs	0x00637273
     b64:	2e4c5844 	cdpcs	8, 4, cr5, cr12, cr4, {2}
     b68:	6e690063 	cdpvs	0, 6, cr0, cr9, cr3, {3}
     b6c:	6d5f7469 	cfldrdvs	mvd7, [pc, #-420]
     b70:	726f746f 	rsbvc	r7, pc, #1862270976	; 0x6f000000
     b74:	65740073 	ldrbvs	r0, [r4, #-115]!
     b78:	6d00706d 	stcvs	0, cr7, [r0, #-436]
     b7c:	5f65766f 	svcpl	0x0065766f
     b80:	6b636162 	blvs	18d9110 <__Stack_Size+0x18d8d10>
     b84:	64726177 	ldrbtvs	r6, [r2], #-375
     b88:	766f6d00 	strbtvc	r6, [pc], -r0, lsl #26
     b8c:	656c5f65 	strbvs	r5, [ip, #-3941]!
     b90:	6d007466 	cfstrsvs	mvf7, [r0, #-408]
     b94:	5f65766f 	svcpl	0x0065766f
     b98:	68676972 	stmdavs	r7!, {r1, r4, r5, r6, r8, fp, sp, lr}^
     b9c:	6f6d0074 	svcvs	0x006d0074
     ba0:	665f6576 	undefined
     ba4:	6177726f 	cmnvs	r7, pc, ror #4
     ba8:	6f006472 	svcvs	0x00006472
     bac:	735f646c 	cmpvc	pc, #1811939328	; 0x6c000000
     bb0:	64656570 	strbtvs	r6, [r5], #-1392
     bb4:	74657300 	strbtvc	r7, [r5], #-768
     bb8:	5f52495f 	svcpl	0x0052495f
     bbc:	69736f70 	ldmdbvs	r3!, {r4, r5, r6, r8, r9, sl, fp, sp, lr}^
     bc0:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
     bc4:	50504100 	subspl	r4, r0, r0, lsl #2
     bc8:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
     bcc:	746f4d2f 	strbtvc	r4, [pc], #3375	; bd4 <__Stack_Size+0x7d4>
     bd0:	6f43726f 	svcvs	0x0043726f
     bd4:	6f72746e 	svcvs	0x0072746e
     bd8:	00632e6c 	rsbeq	r2, r3, ip, ror #28
     bdc:	2f505041 	svccs	0x00505041
     be0:	2f637273 	svccs	0x00637273
     be4:	2e434441 	cdpcs	4, 4, cr4, cr3, cr1, {2}
     be8:	44410063 	strbmi	r0, [r1], #-99
     bec:	6f435f43 	svcvs	0x00435f43
     bf0:	6e69746e 	cdpvs	4, 6, cr7, cr9, cr14, {3}
     bf4:	73756f75 	cmnvc	r5, #468	; 0x1d4
     bf8:	766e6f43 	strbtvc	r6, [lr], -r3, asr #30
     bfc:	65646f4d 	strbvs	r6, [r4, #-3917]!
     c00:	43444100 	movtmi	r4, #16640	; 0x4100
     c04:	006d756e 	rsbeq	r7, sp, lr, ror #10
     c08:	5f434441 	svcpl	0x00434441
     c0c:	6e616353 	mcrvs	3, 3, r6, cr1, cr3, {2}
     c10:	766e6f43 	strbtvc	r6, [lr], -r3, asr #30
     c14:	65646f4d 	strbvs	r6, [r4, #-3917]!
     c18:	43444100 	movtmi	r4, #16640	; 0x4100
     c1c:	646f4d5f 	strbtvs	r4, [pc], #3423	; c24 <__Stack_Size+0x824>
     c20:	534a0065 	movtpl	r0, #41061	; 0xa065
     c24:	41005251 	tstmi	r0, r1, asr r2
     c28:	495f4344 	ldmdbmi	pc, {r2, r6, r8, r9, lr}^
     c2c:	5374696e 	cmnpl	r4, #1802240	; 0x1b8000
     c30:	63757274 	cmnvs	r5, #1073741831	; 0x40000007
     c34:	65727574 	ldrbvs	r7, [r2, #-1396]!
     c38:	52444a00 	subpl	r4, r4, #0	; 0x0
     c3c:	444a0031 	strbmi	r0, [sl], #-49
     c40:	4a003252 	bmi	d590 <__Stack_Size+0xd190>
     c44:	00335244 	eorseq	r5, r3, r4, asr #4
     c48:	3452444a 	ldrbcc	r4, [r2], #-1098
     c4c:	464f4a00 	strbmi	r4, [pc], -r0, lsl #20
     c50:	4a003152 	bmi	d1a0 <__Stack_Size+0xcda0>
     c54:	3252464f 	subscc	r4, r2, #82837504	; 0x4f00000
     c58:	464f4a00 	strbmi	r4, [pc], -r0, lsl #20
     c5c:	4a003352 	bmi	d9ac <__Stack_Size+0xd5ac>
     c60:	3452464f 	ldrbcc	r4, [r2], #-1615
     c64:	6d617300 	stclvs	3, cr7, [r1]
     c68:	41656c70 	smcmi	22208
     c6c:	41004344 	tstmi	r0, r4, asr #6
     c70:	495f4344 	ldmdbmi	pc, {r2, r6, r8, r9, lr}^
     c74:	5474696e 	ldrbtpl	r6, [r4], #-2414
     c78:	44657079 	strbtmi	r7, [r5], #-121
     c7c:	53006665 	movwpl	r6, #1637	; 0x665
     c80:	00315251 	eorseq	r5, r1, r1, asr r2
     c84:	32525153 	subscc	r5, r2, #-1073741804	; 0xc0000014
     c88:	52515300 	subspl	r5, r1, #0	; 0x0
     c8c:	44410033 	strbmi	r0, [r1], #-51
     c90:	78455f43 	stmdavc	r5, {r0, r1, r6, r8, r9, sl, fp, ip, lr}^
     c94:	6e726574 	mrcvs	5, 3, r6, cr2, cr4, {3}
     c98:	72546c61 	subsvc	r6, r4, #24832	; 0x6100
     c9c:	6f436769 	svcvs	0x00436769
     ca0:	5300766e 	movwpl	r7, #1646	; 0x66e
     ca4:	3152504d 	cmpcc	r2, sp, asr #32
     ca8:	504d5300 	subpl	r5, sp, r0, lsl #6
     cac:	41003252 	tstmi	r0, r2, asr r2
     cb0:	4e5f4344 	cdpmi	3, 5, cr4, cr15, cr4, {2}
     cb4:	664f7262 	strbvs	r7, [pc], -r2, ror #4
     cb8:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
     cbc:	006c656e 	rsbeq	r6, ip, lr, ror #10
     cc0:	74696e69 	strbtvc	r6, [r9], #-3689
     cc4:	4344415f 	movtmi	r4, #16735	; 0x415f
     cc8:	43444100 	movtmi	r4, #16640	; 0x4100
     ccc:	7461445f 	strbtvc	r4, [r1], #-1119
     cd0:	696c4161 	stmdbvs	ip!, {r0, r5, r6, r8, lr}^
     cd4:	41006e67 	tstmi	r0, r7, ror #28
     cd8:	00784344 	rsbseq	r4, r8, r4, asr #6
     cdc:	72706d74 	rsbsvc	r6, r0, #7424	; 0x1d00
     ce0:	00316765 	eorseq	r6, r1, r5, ror #14
     ce4:	5f434441 	svcpl	0x00434441
     ce8:	6c616e41 	stclvs	14, cr6, [r1], #-260
     cec:	6157676f 	cmpvs	r7, pc, ror #14
     cf0:	64686374 	strbtvs	r6, [r8], #-884
     cf4:	6d43676f 	stclvs	7, cr6, [r3, #-444]
     cf8:	44410064 	strbmi	r0, [r1], #-100
     cfc:	54495f43 	strbpl	r5, [r9], #-3907
     d00:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
     d04:	41006769 	tstmi	r0, r9, ror #14
     d08:	475f4344 	ldrbmi	r4, [pc, -r4, asr #6]
     d0c:	6f537465 	svcvs	0x00537465
     d10:	61777466 	cmnvs	r7, r6, ror #8
     d14:	74536572 	ldrbvc	r6, [r3], #-1394
     d18:	49747261 	ldmdbmi	r4!, {r0, r5, r6, r9, ip, sp, lr}^
     d1c:	63656a6e 	cmnvs	r5, #450560	; 0x6e000
     d20:	43646574 	cmnmi	r4, #486539264	; 0x1d000000
     d24:	43766e6f 	cmnmi	r6, #1776	; 0x6f0
     d28:	7453646d 	ldrbvc	r6, [r3], #-1133
     d2c:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
     d30:	43444100 	movtmi	r4, #16640	; 0x4100
     d34:	656c435f 	strbvs	r4, [ip, #-863]!
     d38:	6c467261 	sfmvs	f7, 2, [r6], {97}
     d3c:	41006761 	tstmi	r0, r1, ror #14
     d40:	475f4344 	ldrbmi	r4, [pc, -r4, asr #6]
     d44:	54497465 	strbpl	r7, [r9], #-1125
     d48:	74617453 	strbtvc	r7, [r1], #-1107
     d4c:	73007375 	movwvc	r7, #885	; 0x375
     d50:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
     d54:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     d58:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
     d5c:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
     d60:	6d74732f 	ldclvs	3, cr7, [r4, #-188]!
     d64:	31663233 	cmncc	r6, r3, lsr r2
     d68:	615f7830 	cmpvs	pc, r0, lsr r8
     d6c:	632e6364 	teqvs	lr, #-1879048191	; 0x90000001
     d70:	6d754e00 	ldclvs	14, cr4, [r5]
     d74:	00726562 	rsbseq	r6, r2, r2, ror #10
     d78:	5f434441 	svcpl	0x00434441
     d7c:	00646d43 	rsbeq	r6, r4, r3, asr #26
     d80:	5f434441 	svcpl	0x00434441
     d84:	6c616e41 	stclvs	14, cr6, [r1], #-260
     d88:	6157676f 	cmpvs	r7, pc, ror #14
     d8c:	64686374 	strbtvs	r6, [r8], #-884
     d90:	6854676f 	ldmdavs	r4, {r0, r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}^
     d94:	68736572 	ldmdavs	r3!, {r1, r4, r5, r6, r8, sl, sp, lr}^
     d98:	73646c6f 	cmnvc	r4, #28416	; 0x6f00
     d9c:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
     da0:	41006769 	tstmi	r0, r9, ror #14
     da4:	435f4344 	cmpmi	pc, #268435457	; 0x10000001
     da8:	7261656c 	rsbvc	r6, r1, #452984832	; 0x1b000000
     dac:	65505449 	ldrbvs	r5, [r0, #-1097]
     db0:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
     db4:	74694267 	strbtvc	r4, [r9], #-615
     db8:	43444100 	movtmi	r4, #16640	; 0x4100
     dbc:	7465475f 	strbtvc	r4, [r5], #-1887
     dc0:	65736552 	ldrbvs	r6, [r3, #-1362]!
     dc4:	6c614374 	stclvs	3, cr4, [r1], #-464
     dc8:	61726269 	cmnvs	r2, r9, ror #4
     dcc:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
     dd0:	74617453 	strbtvc	r7, [r1], #-1107
     dd4:	41007375 	tstmi	r0, r5, ror r3
     dd8:	465f4344 	ldrbmi	r4, [pc], -r4, asr #6
     ddc:	0047414c 	subeq	r4, r7, ip, asr #2
     de0:	5377654e 	cmnpl	r7, #327155712	; 0x13800000
     de4:	65746174 	ldrbvs	r6, [r4, #-372]!
     de8:	43444100 	movtmi	r4, #16640	; 0x4100
     dec:	616e415f 	cmnvs	lr, pc, asr r1
     df0:	57676f6c 	strbpl	r6, [r7, -ip, ror #30]!
     df4:	68637461 	stmdavs	r3!, {r0, r5, r6, sl, ip, sp, lr}^
     df8:	53676f64 	cmnpl	r7, #400	; 0x190
     dfc:	6c676e69 	stclvs	14, cr6, [r7], #-420
     e00:	61684365 	cmnvs	r8, r5, ror #6
     e04:	6c656e6e 	stclvs	14, cr6, [r5], #-440
     e08:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
     e0c:	41006769 	tstmi	r0, r9, ror #14
     e10:	525f4344 	subspl	r4, pc, #268435457	; 0x10000001
     e14:	6c756765 	ldclvs	7, cr6, [r5], #-404
     e18:	68437261 	stmdavs	r3, {r0, r5, r6, r9, ip, sp, lr}^
     e1c:	656e6e61 	strbvs	r6, [lr, #-3681]!
     e20:	6e6f436c 	cdpvs	3, 6, cr4, cr15, cr12, {3}
     e24:	00676966 	rsbeq	r6, r7, r6, ror #18
     e28:	62616e65 	rsbvs	r6, r1, #1616	; 0x650
     e2c:	7473656c 	ldrbtvc	r6, [r3], #-1388
     e30:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
     e34:	67694800 	strbvs	r4, [r9, -r0, lsl #16]!
     e38:	72685468 	rsbvc	r5, r8, #1744830464	; 0x68000000
     e3c:	6f687365 	svcvs	0x00687365
     e40:	4100646c 	tstmi	r0, ip, ror #8
     e44:	445f4344 	ldrbmi	r4, [pc], #836	; e4c <__Stack_Size+0xa4c>
     e48:	4d637369 	stclmi	3, cr7, [r3, #-420]!
     e4c:	4365646f 	cmnmi	r5, #1862270976	; 0x6f000000
     e50:	6e6e6168 	powvsez	f6, f6, #0.0
     e54:	6f436c65 	svcvs	0x00436c65
     e58:	43746e75 	cmnmi	r4, #1872	; 0x750
     e5c:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
     e60:	44410067 	strbmi	r0, [r1], #-103
     e64:	65475f43 	strbvs	r5, [r7, #-3907]
     e68:	6e6f4374 	mcrvs	3, 3, r4, cr15, cr4, {3}
     e6c:	73726576 	cmnvc	r2, #494927872	; 0x1d800000
     e70:	566e6f69 	strbtpl	r6, [lr], -r9, ror #30
     e74:	65756c61 	ldrbvs	r6, [r5, #-3169]!
     e78:	43444100 	movtmi	r4, #16640	; 0x4100
     e7c:	0054495f 	subseq	r4, r4, pc, asr r9
     e80:	72706d74 	rsbsvc	r6, r0, #7424	; 0x1d00
     e84:	52006765 	andpl	r6, r0, #26476544	; 0x1940000
     e88:	006b6e61 	rsbeq	r6, fp, r1, ror #28
     e8c:	5f434441 	svcpl	0x00434441
     e90:	6f747541 	svcvs	0x00747541
     e94:	656a6e49 	strbvs	r6, [sl, #-3657]!
     e98:	64657463 	strbtvs	r7, [r5], #-1123
     e9c:	766e6f43 	strbtvc	r6, [lr], -r3, asr #30
     ea0:	00646d43 	rsbeq	r6, r4, r3, asr #26
     ea4:	5f434441 	svcpl	0x00434441
     ea8:	65747845 	ldrbvs	r7, [r4, #-2117]!
     eac:	6c616e72 	stclvs	14, cr6, [r1], #-456
     eb0:	67697254 	undefined
     eb4:	766e6f43 	strbtvc	r6, [lr], -r3, asr #30
     eb8:	00646d43 	rsbeq	r6, r4, r3, asr #26
     ebc:	5f434441 	svcpl	0x00434441
     ec0:	53746547 	cmnpl	r4, #297795584	; 0x11c00000
     ec4:	7774666f 	ldrbvc	r6, [r4, -pc, ror #12]!
     ec8:	53657261 	cmnpl	r5, #268435462	; 0x10000006
     ecc:	74726174 	ldrbtvc	r6, [r2], #-372
     ed0:	766e6f43 	strbtvc	r6, [lr], -r3, asr #30
     ed4:	74617453 	strbtvc	r7, [r1], #-1107
     ed8:	41007375 	tstmi	r0, r5, ror r3
     edc:	535f4344 	cmppl	pc, #268435457	; 0x10000001
     ee0:	6e497465 	cdpvs	4, 4, cr7, cr9, cr5, {3}
     ee4:	7463656a 	strbtvc	r6, [r3], #-1386
     ee8:	664f6465 	strbvs	r6, [pc], -r5, ror #8
     eec:	74657366 	strbtvc	r7, [r5], #-870
     ef0:	43444100 	movtmi	r4, #16640	; 0x4100
     ef4:	4965445f 	stmdbmi	r5!, {r0, r1, r2, r3, r4, r6, sl, lr}^
     ef8:	0074696e 	rsbseq	r6, r4, lr, ror #18
     efc:	5f434441 	svcpl	0x00434441
     f00:	65747845 	ldrbvs	r7, [r4, #-2117]!
     f04:	6c616e72 	stclvs	14, cr6, [r1], #-456
     f08:	67697254 	undefined
     f0c:	656a6e49 	strbvs	r6, [sl, #-3657]!
     f10:	64657463 	strbtvs	r7, [r5], #-1123
     f14:	766e6f43 	strbtvc	r6, [lr], -r3, asr #30
     f18:	00646d43 	rsbeq	r6, r4, r3, asr #26
     f1c:	5f434441 	svcpl	0x00434441
     f20:	656a6e49 	strbvs	r6, [sl, #-3657]!
     f24:	64657463 	strbtvs	r7, [r5], #-1123
     f28:	63736944 	cmnvs	r3, #1114112	; 0x110000
     f2c:	65646f4d 	strbvs	r6, [r4, #-3917]!
     f30:	00646d43 	rsbeq	r6, r4, r3, asr #26
     f34:	5f434441 	svcpl	0x00434441
     f38:	65747845 	ldrbvs	r7, [r4, #-2117]!
     f3c:	6c616e72 	stclvs	14, cr6, [r1], #-456
     f40:	67697254 	undefined
     f44:	656a6e49 	strbvs	r6, [sl, #-3657]!
     f48:	64657463 	strbtvs	r7, [r5], #-1123
     f4c:	766e6f43 	strbtvc	r6, [lr], -r3, asr #30
     f50:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
     f54:	4c006769 	stcmi	7, cr6, [r0], {105}
     f58:	6854776f 	ldmdavs	r4, {r0, r1, r2, r3, r5, r6, r8, r9, sl, ip, sp, lr}^
     f5c:	68736572 	ldmdavs	r3!, {r1, r4, r5, r6, r8, sl, sp, lr}^
     f60:	00646c6f 	rsbeq	r6, r4, pc, ror #24
     f64:	5f434441 	svcpl	0x00434441
     f68:	49746547 	ldmdbmi	r4!, {r0, r1, r2, r6, r8, sl, sp, lr}^
     f6c:	63656a6e 	cmnvs	r5, #450560	; 0x6e000
     f70:	43646574 	cmnmi	r4, #486539264	; 0x1d000000
     f74:	65766e6f 	ldrbvs	r6, [r6, #-3695]!
     f78:	6f697372 	svcvs	0x00697372
     f7c:	6c61566e 	stclvs	6, cr5, [r1], #-440
     f80:	41006575 	tstmi	r0, r5, ror r5
     f84:	435f4344 	cmpmi	pc, #268435457	; 0x10000001
     f88:	6e6e6168 	powvsez	f6, f6, #0.0
     f8c:	41006c65 	tstmi	r0, r5, ror #24
     f90:	535f4344 	cmppl	pc, #268435457	; 0x10000001
     f94:	74726174 	ldrbtvc	r6, [r2], #-372
     f98:	696c6143 	stmdbvs	ip!, {r0, r1, r6, r8, sp, lr}^
     f9c:	74617262 	strbtvc	r7, [r1], #-610
     fa0:	006e6f69 	rsbeq	r6, lr, r9, ror #30
     fa4:	72706d74 	rsbsvc	r6, r0, #7424	; 0x1d00
     fa8:	00326765 	eorseq	r6, r2, r5, ror #14
     fac:	72706d74 	rsbsvc	r6, r0, #7424	; 0x1d00
     fb0:	00336765 	eorseq	r6, r3, r5, ror #14
     fb4:	5f434441 	svcpl	0x00434441
     fb8:	43746547 	cmnmi	r4, #297795584	; 0x11c00000
     fbc:	62696c61 	rsbvs	r6, r9, #24832	; 0x6100
     fc0:	69746172 	ldmdbvs	r4!, {r1, r4, r5, r6, r8, sp, lr}^
     fc4:	74536e6f 	ldrbvc	r6, [r3], #-3695
     fc8:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
     fcc:	74696200 	strbtvc	r6, [r9], #-512
     fd0:	74617473 	strbtvc	r7, [r1], #-1139
     fd4:	41007375 	tstmi	r0, r5, ror r3
     fd8:	535f4344 	cmppl	pc, #268435457	; 0x10000001
     fdc:	7774666f 	ldrbvc	r6, [r4, -pc, ror #12]!
     fe0:	53657261 	cmnpl	r5, #268435462	; 0x10000006
     fe4:	74726174 	ldrbtvc	r6, [r2], #-372
     fe8:	766e6f43 	strbtvc	r6, [lr], -r3, asr #30
     fec:	00646d43 	rsbeq	r6, r4, r3, asr #26
     ff0:	5f434441 	svcpl	0x00434441
     ff4:	656a6e49 	strbvs	r6, [sl, #-3657]!
     ff8:	64657463 	strbtvs	r7, [r5], #-1123
     ffc:	75716553 	ldrbvc	r6, [r1, #-1363]!
    1000:	65636e65 	strbvs	r6, [r3, #-3685]!
    1004:	6e654c72 	mcrvs	12, 3, r4, cr5, cr2, {3}
    1008:	43687467 	cmnmi	r8, #1728053248	; 0x67000000
    100c:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1010:	44410067 	strbmi	r0, [r1], #-103
    1014:	6e415f43 	cdpvs	15, 4, cr5, cr1, cr3, {2}
    1018:	676f6c61 	strbvs	r6, [pc, -r1, ror #24]!
    101c:	63746157 	cmnvs	r4, #-1073741803	; 0xc0000015
    1020:	676f6468 	strbvs	r6, [pc, -r8, ror #8]!
    1024:	43444100 	movtmi	r4, #16640	; 0x4100
    1028:	6a6e495f 	bvs	1b935ac <__Stack_Size+0x1b931ac>
    102c:	65746365 	ldrbvs	r6, [r4, #-869]!
    1030:	61684364 	cmnvs	r8, r4, ror #6
    1034:	6c656e6e 	stclvs	14, cr6, [r5], #-440
    1038:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    103c:	41006769 	tstmi	r0, r9, ror #14
    1040:	535f4344 	cmppl	pc, #268435457	; 0x10000001
    1044:	6c706d61 	ldclvs	13, cr6, [r0], #-388
    1048:	6d695465 	cfstrdvs	mvd5, [r9, #-404]!
    104c:	44410065 	strbmi	r0, [r1], #-101
    1050:	74535f43 	ldrbvc	r5, [r3], #-3907
    1054:	74637572 	strbtvc	r7, [r3], #-1394
    1058:	74696e49 	strbtvc	r6, [r9], #-3657
    105c:	43444100 	movtmi	r4, #16640	; 0x4100
    1060:	666f535f 	undefined
    1064:	72617774 	rsbvc	r7, r1, #30408704	; 0x1d00000
    1068:	61745365 	cmnvs	r4, r5, ror #6
    106c:	6e497472 	mcrvs	4, 2, r7, cr9, cr2, {3}
    1070:	7463656a 	strbtvc	r6, [r3], #-1386
    1074:	6f436465 	svcvs	0x00436465
    1078:	6d43766e 	stclvs	6, cr7, [r3, #-440]
    107c:	44410064 	strbmi	r0, [r1], #-100
    1080:	6e495f43 	cdpvs	15, 4, cr5, cr9, cr3, {2}
    1084:	7463656a 	strbtvc	r6, [r3], #-1386
    1088:	68436465 	stmdavs	r3, {r0, r2, r5, r6, sl, sp, lr}^
    108c:	656e6e61 	strbvs	r6, [lr, #-3681]!
    1090:	4441006c 	strbmi	r0, [r1], #-108
    1094:	65475f43 	strbvs	r5, [r7, #-3907]
    1098:	616c4674 	smcvs	50276
    109c:	61745367 	cmnvs	r4, r7, ror #6
    10a0:	00737574 	rsbseq	r7, r3, r4, ror r5
    10a4:	5f434441 	svcpl	0x00434441
    10a8:	706d6554 	rsbvc	r6, sp, r4, asr r5
    10ac:	736e6553 	cmnvc	lr, #348127232	; 0x14c00000
    10b0:	7256726f 	subsvc	r7, r6, #-268435450	; 0xf0000006
    10b4:	6e696665 	cdpvs	6, 6, cr6, cr9, cr5, {3}
    10b8:	646d4374 	strbtvs	r4, [sp], #-884
    10bc:	43444100 	movtmi	r4, #16640	; 0x4100
    10c0:	7369445f 	cmnvc	r9, #1593835520	; 0x5f000000
    10c4:	646f4d63 	strbtvs	r4, [pc], #3427	; 10cc <__Stack_Size+0xccc>
    10c8:	646d4365 	strbtvs	r4, [sp], #-869
    10cc:	43444100 	movtmi	r4, #16640	; 0x4100
    10d0:	7365525f 	cmnvc	r5, #-268435451	; 0xf0000005
    10d4:	61437465 	cmpvs	r3, r5, ror #8
    10d8:	7262696c 	rsbvc	r6, r2, #1769472	; 0x1b0000
    10dc:	6f697461 	svcvs	0x00697461
    10e0:	4441006e 	strbmi	r0, [r1], #-110
    10e4:	6e495f43 	cdpvs	15, 4, cr5, cr9, cr3, {2}
    10e8:	74537469 	ldrbvc	r7, [r3], #-1129
    10ec:	74637572 	strbtvc	r7, [r3], #-1394
    10f0:	6d746900 	ldclvs	9, cr6, [r4]
    10f4:	006b7361 	rsbeq	r7, fp, r1, ror #6
    10f8:	5f434441 	svcpl	0x00434441
    10fc:	65707954 	ldrbvs	r7, [r0, #-2388]!
    1100:	00666544 	rsbeq	r6, r6, r4, asr #10
    1104:	5f434441 	svcpl	0x00434441
    1108:	74696e49 	strbtvc	r6, [r9], #-3657
    110c:	43444100 	movtmi	r4, #16640	; 0x4100
    1110:	7478455f 	ldrbtvc	r4, [r8], #-1375
    1114:	616e7265 	cmnvs	lr, r5, ror #4
    1118:	6972546c 	ldmdbvs	r2!, {r2, r3, r5, r6, sl, ip, lr}^
    111c:	6a6e4967 	bvs	1b936c0 <__Stack_Size+0x1b932c0>
    1120:	6f436365 	svcvs	0x00436365
    1124:	4100766e 	tstmi	r0, lr, ror #12
    1128:	445f4344 	ldrbmi	r4, [pc], #836	; 1130 <__Stack_Size+0xd30>
    112c:	6d43414d 	stfvse	f4, [r3, #-308]
    1130:	44410064 	strbmi	r0, [r1], #-100
    1134:	65475f43 	strbvs	r5, [r7, #-3907]
    1138:	61754474 	cmnvs	r5, r4, ror r4
    113c:	646f4d6c 	strbtvs	r4, [pc], #3436	; 1144 <__Stack_Size+0xd44>
    1140:	6e6f4365 	cdpvs	3, 6, cr4, cr15, cr5, {3}
    1144:	73726576 	cmnvc	r2, #494927872	; 0x1d800000
    1148:	566e6f69 	strbtpl	r6, [lr], -r9, ror #30
    114c:	65756c61 	ldrbvs	r6, [r5, #-3169]!
    1150:	414c4600 	cmpmi	ip, r0, lsl #12
    1154:	495f4853 	ldmdbmi	pc, {r0, r1, r4, r6, fp, lr}^
    1158:	6e6f4354 	mcrvs	3, 3, r4, cr15, cr4, {2}
    115c:	00676966 	rsbeq	r6, r7, r6, ror #18
    1160:	495f424f 	ldmdbmi	pc, {r0, r1, r2, r3, r6, r9, lr}^
    1164:	00474457 	subeq	r4, r7, r7, asr r4
    1168:	32505257 	subscc	r5, r0, #1879048197	; 0x70000005
    116c:	7461445f 	strbtvc	r4, [r1], #-1119
    1170:	424f0061 	submi	r0, pc, #97	; 0x61
    1174:	4f54535f 	svcmi	0x0054535f
    1178:	4c460050 	mcrrmi	0, 5, r0, r6, cr0
    117c:	5f485341 	svcpl	0x00485341
    1180:	73617245 	cmnvc	r1, #1342177284	; 0x50000004
    1184:	74704f65 	ldrbtvc	r4, [r0], #-3941
    1188:	426e6f69 	rsbmi	r6, lr, #420	; 0x1a4
    118c:	73657479 	cmnvc	r5, #2030043136	; 0x79000000
    1190:	61657200 	cmnvs	r5, r0, lsl #4
    1194:	74756f64 	ldrbtvc	r6, [r5], #-3940
    1198:	74617473 	strbtvc	r7, [r1], #-1139
    119c:	46007375 	undefined
    11a0:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    11a4:	5252455f 	subspl	r4, r2, #398458880	; 0x17c00000
    11a8:	575f524f 	ldrbpl	r5, [pc, -pc, asr #4]
    11ac:	46005052 	undefined
    11b0:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    11b4:	6172455f 	cmnvs	r2, pc, asr r5
    11b8:	61506573 	cmpvs	r0, r3, ror r5
    11bc:	46006567 	strmi	r6, [r0], -r7, ror #10
    11c0:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    11c4:	74614c5f 	strbtvc	r4, [r1], #-3167
    11c8:	79636e65 	stmdbvc	r3!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
    11cc:	414c4600 	cmpmi	ip, r0, lsl #12
    11d0:	475f4853 	undefined
    11d4:	72507465 	subsvc	r7, r0, #1694498816	; 0x65000000
    11d8:	74656665 	strbtvc	r6, [r5], #-1637
    11dc:	75426863 	strbvc	r6, [r2, #-2147]
    11e0:	72656666 	rsbvc	r6, r5, #106954752	; 0x6600000
    11e4:	74617453 	strbtvc	r7, [r1], #-1107
    11e8:	64007375 	strvs	r7, [r0], #-885
    11ec:	79616c65 	stmdbvc	r1!, {r0, r2, r5, r6, sl, fp, sp, lr}^
    11f0:	414c4600 	cmpmi	ip, r0, lsl #12
    11f4:	555f4853 	ldrbpl	r4, [pc, #-2131]	; 9a9 <__Stack_Size+0x5a9>
    11f8:	636f6c6e 	cmnvs	pc, #28160	; 0x6e00
    11fc:	4c46006b 	mcrrmi	0, 6, r0, r6, cr11
    1200:	5f485341 	svcpl	0x00485341
    1204:	73617245 	cmnvc	r1, #1342177284	; 0x50000004
    1208:	6c6c4165 	stfvse	f4, [ip], #-404
    120c:	65676150 	strbvs	r6, [r7, #-336]!
    1210:	4c460073 	mcrrmi	0, 7, r0, r6, cr3
    1214:	5f485341 	svcpl	0x00485341
    1218:	74617453 	strbtvc	r7, [r1], #-1107
    121c:	57007375 	smlsdxpl	r0, r5, r3, r7
    1220:	00305052 	eorseq	r5, r0, r2, asr r0
    1224:	31505257 	cmpcc	r0, r7, asr r2
    1228:	50525700 	subspl	r5, r2, r0, lsl #14
    122c:	52570032 	subspl	r0, r7, #50	; 0x32
    1230:	46003350 	undefined
    1234:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    1238:	7465475f 	strbtvc	r4, [r5], #-1887
    123c:	74697257 	strbtvc	r7, [r9], #-599
    1240:	6f725065 	svcvs	0x00725065
    1244:	74636574 	strbtvc	r6, [r3], #-1396
    1248:	4f6e6f69 	svcmi	0x006e6f69
    124c:	6f697470 	svcvs	0x00697470
    1250:	7479426e 	ldrbtvc	r4, [r9], #-622
    1254:	504f0065 	subpl	r0, pc, r5, rrx
    1258:	59454b54 	stmdbpl	r5, {r2, r4, r6, r8, r9, fp, lr}^
    125c:	4c460052 	mcrrmi	0, 5, r0, r6, cr2
    1260:	5f485341 	svcpl	0x00485341
    1264:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
    1268:	6974704f 	ldmdbvs	r4!, {r0, r1, r2, r3, r6, ip, sp, lr}^
    126c:	79426e6f 	stmdbvc	r2, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1270:	6f436574 	svcvs	0x00436574
    1274:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    1278:	414c4600 	cmpmi	ip, r0, lsl #12
    127c:	525f4853 	subspl	r4, pc, #5439488	; 0x530000
    1280:	4f646165 	svcmi	0x00646165
    1284:	72507475 	subsvc	r7, r0, #1962934272	; 0x75000000
    1288:	6365746f 	cmnvs	r5, #1862270976	; 0x6f000000
    128c:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
    1290:	616c6600 	cmnvs	ip, r0, lsl #12
    1294:	74736873 	ldrbtvc	r6, [r3], #-2163
    1298:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    129c:	67615000 	strbvs	r5, [r1, -r0]!
    12a0:	64415f65 	strbvs	r5, [r1], #-3941
    12a4:	73657264 	cmnvc	r5, #1073741830	; 0x40000006
    12a8:	4c460073 	mcrrmi	0, 7, r0, r6, cr3
    12ac:	5f485341 	svcpl	0x00485341
    12b0:	4f525245 	svcmi	0x00525245
    12b4:	47505f52 	undefined
    12b8:	414c4600 	cmpmi	ip, r0, lsl #12
    12bc:	4c5f4853 	mrrcmi	8, 5, r4, pc, cr3
    12c0:	006b636f 	rsbeq	r6, fp, pc, ror #6
    12c4:	33505257 	cmpcc	r0, #1879048197	; 0x70000005
    12c8:	7461445f 	strbtvc	r4, [r1], #-1119
    12cc:	74730061 	ldrbtvc	r0, [r3], #-97
    12d0:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    12d4:	5f783031 	svcpl	0x00783031
    12d8:	2f62696c 	svccs	0x0062696c
    12dc:	2f637273 	svccs	0x00637273
    12e0:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    12e4:	30316632 	eorscc	r6, r1, r2, lsr r6
    12e8:	6c665f78 	stclvs	15, cr5, [r6], #-480
    12ec:	2e687361 	cdpcs	3, 6, cr7, cr8, cr1, {3}
    12f0:	4c460063 	mcrrmi	0, 6, r0, r6, cr3
    12f4:	5f485341 	svcpl	0x00485341
    12f8:	66657250 	undefined
    12fc:	68637465 	stmdavs	r3!, {r0, r2, r5, r6, sl, ip, sp, lr}^
    1300:	66667542 	strbtvs	r7, [r6], -r2, asr #10
    1304:	6d437265 	sfmvs	f7, 2, [r3, #-404]
    1308:	4c460064 	mcrrmi	0, 6, r0, r6, cr4
    130c:	5f485341 	svcpl	0x00485341
    1310:	46746547 	ldrbtmi	r6, [r4], -r7, asr #10
    1314:	5367616c 	cmnpl	r7, #27	; 0x1b
    1318:	75746174 	ldrbvc	r6, [r4, #-372]!
    131c:	4c460073 	mcrrmi	0, 7, r0, r6, cr3
    1320:	5f485341 	svcpl	0x00485341
    1324:	61656c43 	cmnvs	r5, r3, asr #24
    1328:	616c4672 	smcvs	50274
    132c:	4c460067 	mcrrmi	0, 6, r0, r6, cr7
    1330:	5f485341 	svcpl	0x00485341
    1334:	504d4f43 	subpl	r4, sp, r3, asr #30
    1338:	4554454c 	ldrbmi	r4, [r4, #-1356]
    133c:	414c4600 	cmpmi	ip, r0, lsl #12
    1340:	425f4853 	subsmi	r4, pc, #5439488	; 0x530000
    1344:	00595355 	subseq	r5, r9, r5, asr r3
    1348:	31505257 	cmpcc	r0, r7, asr r2
    134c:	7461445f 	strbtvc	r4, [r1], #-1119
    1350:	4c460061 	mcrrmi	0, 6, r0, r6, cr1
    1354:	5f485341 	svcpl	0x00485341
    1358:	454d4954 	strbmi	r4, [sp, #-2388]
    135c:	0054554f 	subseq	r5, r4, pc, asr #10
    1360:	656d6954 	strbvs	r6, [sp, #-2388]!
    1364:	0074756f 	rsbseq	r7, r4, pc, ror #10
    1368:	53414c46 	movtpl	r4, #7238	; 0x1c46
    136c:	65475f48 	strbvs	r5, [r7, #-3912]
    1370:	61655274 	smcvs	21796
    1374:	74754f64 	ldrbtvc	r4, [r5], #-3940
    1378:	746f7250 	strbtvc	r7, [pc], #592	; 1380 <__Stack_Size+0xf80>
    137c:	69746365 	ldmdbvs	r4!, {r0, r2, r5, r6, r8, r9, sp, lr}^
    1380:	74536e6f 	ldrbvc	r6, [r3], #-3695
    1384:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    1388:	5f424f00 	svcpl	0x00424f00
    138c:	42445453 	submi	r5, r4, #1392508928	; 0x53000000
    1390:	52570059 	subspl	r0, r7, #89	; 0x59
    1394:	445f3050 	ldrbmi	r3, [pc], #80	; 139c <__Stack_Size+0xf9c>
    1398:	00617461 	rsbeq	r7, r1, r1, ror #8
    139c:	53414c46 	movtpl	r4, #7238	; 0x1c46
    13a0:	61485f48 	cmpvs	r8, r8, asr #30
    13a4:	7943666c 	stmdbvc	r3, {r2, r3, r5, r6, r9, sl, sp, lr}^
    13a8:	41656c63 	cmnmi	r5, r3, ror #24
    13ac:	73656363 	cmnvc	r5, #-1946157055	; 0x8c000001
    13b0:	4c460073 	mcrrmi	0, 7, r0, r6, cr3
    13b4:	5f485341 	svcpl	0x00485341
    13b8:	53746547 	cmnpl	r4, #297795584	; 0x11c00000
    13bc:	75746174 	ldrbvc	r6, [r4, #-372]!
    13c0:	4c460073 	mcrrmi	0, 7, r0, r6, cr3
    13c4:	5f485341 	svcpl	0x00485341
    13c8:	62616e45 	rsbvs	r6, r1, #1104	; 0x450
    13cc:	7257656c 	subsvc	r6, r7, #452984832	; 0x1b000000
    13d0:	50657469 	rsbpl	r7, r5, r9, ror #8
    13d4:	65746f72 	ldrbvs	r6, [r4, #-3954]!
    13d8:	6f697463 	svcvs	0x00697463
    13dc:	4c46006e 	mcrrmi	0, 6, r0, r6, cr14
    13e0:	5f485341 	svcpl	0x00485341
    13e4:	4c746553 	cfldr64mi	mvdx6, [r4], #-332
    13e8:	6e657461 	cdpvs	4, 6, cr7, cr5, cr1, {3}
    13ec:	46007963 	strmi	r7, [r0], -r3, ror #18
    13f0:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    13f4:	6c61485f 	stclvs	8, cr4, [r1], #-380
    13f8:	63794366 	cmnvs	r9, #-1744830463	; 0x98000001
    13fc:	6341656c 	movtvs	r6, #5484	; 0x156c
    1400:	73736563 	cmnvc	r3, #415236096	; 0x18c00000
    1404:	00646d43 	rsbeq	r6, r4, r3, asr #26
    1408:	53414c46 	movtpl	r4, #7238	; 0x1c46
    140c:	72505f48 	subsvc	r5, r0, #288	; 0x120
    1410:	6172676f 	cmnvs	r2, pc, ror #14
    1414:	74704f6d 	ldrbtvc	r4, [r0], #-3949
    1418:	426e6f69 	rsbmi	r6, lr, #420	; 0x1a4
    141c:	44657479 	strbtmi	r7, [r5], #-1145
    1420:	00617461 	rsbeq	r7, r1, r1, ror #8
    1424:	53414c46 	movtpl	r4, #7238	; 0x1c46
    1428:	65475f48 	strbvs	r5, [r7, #-3912]
    142c:	65735574 	ldrbvs	r5, [r3, #-1396]!
    1430:	74704f72 	ldrbtvc	r4, [r0], #-3954
    1434:	426e6f69 	rsbmi	r6, lr, #420	; 0x1a4
    1438:	00657479 	rsbeq	r7, r5, r9, ror r4
    143c:	53414c46 	movtpl	r4, #7238	; 0x1c46
    1440:	72505f48 	subsvc	r5, r0, #288	; 0x120
    1444:	6172676f 	cmnvs	r2, pc, ror #14
    1448:	6c61486d 	stclvs	8, cr4, [r1], #-436
    144c:	726f5766 	rsbvc	r5, pc, #26738688	; 0x1980000
    1450:	4c460064 	mcrrmi	0, 6, r0, r6, cr4
    1454:	5f485341 	svcpl	0x00485341
    1458:	47414c46 	strbmi	r4, [r1, -r6, asr #24]
    145c:	45535500 	ldrbmi	r5, [r3, #-1280]
    1460:	61440052 	qdaddvs	r0, r2, r4
    1464:	00306174 	eorseq	r6, r0, r4, ror r1
    1468:	61746144 	cmnvs	r4, r4, asr #2
    146c:	4c460031 	mcrrmi	0, 3, r0, r6, cr1
    1470:	5f485341 	svcpl	0x00485341
    1474:	65676150 	strbvs	r6, [r7, #-336]!
    1478:	4c460073 	mcrrmi	0, 7, r0, r6, cr3
    147c:	5f485341 	svcpl	0x00485341
    1480:	46005449 	strmi	r5, [r0], -r9, asr #8
    1484:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    1488:	6f72505f 	svcvs	0x0072505f
    148c:	6d617267 	sfmvs	f7, 2, [r1, #-412]!
    1490:	64726f57 	ldrbtvs	r6, [r2], #-3927
    1494:	53455200 	movtpl	r5, #20992	; 0x5200
    1498:	45565245 	ldrbmi	r5, [r6, #-581]
    149c:	4c460044 	mcrrmi	0, 4, r0, r6, cr4
    14a0:	5f485341 	svcpl	0x00485341
    14a4:	74696157 	strbtvc	r6, [r9], #-343
    14a8:	4c726f46 	ldclmi	15, cr6, [r2], #-280
    14ac:	4f747361 	svcmi	0x00747361
    14b0:	61726570 	cmnvs	r2, r0, ror r5
    14b4:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
    14b8:	414c4600 	cmpmi	ip, r0, lsl #12
    14bc:	505f4853 	subspl	r4, pc, r3, asr r8
    14c0:	65666572 	strbvs	r6, [r6, #-1394]!
    14c4:	42686374 	rsbmi	r6, r8, #-805306367	; 0xd0000001
    14c8:	65666675 	strbvs	r6, [r6, #-1653]!
    14cc:	52570072 	subspl	r0, r7, #114	; 0x72
    14d0:	47005250 	smlsdmi	r0, r0, r2, r5
    14d4:	5f4f4950 	svcpl	0x004f4950
    14d8:	65707954 	ldrbvs	r7, [r0, #-2388]!
    14dc:	00666544 	rsbeq	r6, r6, r4, asr #10
    14e0:	706e6970 	rsbvc	r6, lr, r0, ror r9
    14e4:	4200736f 	andmi	r7, r0, #-1140850687	; 0xbc000001
    14e8:	535f7469 	cmppl	pc, #1761607680	; 0x69000000
    14ec:	47005445 	strmi	r5, [r0, -r5, asr #8]
    14f0:	5f4f4950 	svcpl	0x004f4950
    14f4:	64616552 	strbtvs	r6, [r1], #-1362
    14f8:	7074754f 	rsbsvc	r7, r4, pc, asr #10
    14fc:	61447475 	cmpvs	r4, r5, ror r4
    1500:	47006174 	smlsdxmi	r0, r4, r1, r6
    1504:	5f4f4950 	svcpl	0x004f4950
    1508:	6e657645 	cdpvs	6, 6, cr7, cr5, cr5, {2}
    150c:	74754f74 	ldrbtvc	r4, [r5], #-3956
    1510:	43747570 	cmnmi	r4, #469762048	; 0x1c000000
    1514:	4700646d 	strmi	r6, [r0, -sp, ror #8]
    1518:	5f4f4950 	svcpl	0x004f4950
    151c:	75727453 	ldrbvc	r7, [r2, #-1107]!
    1520:	6e497463 	cdpvs	4, 4, cr7, cr9, cr3, {3}
    1524:	42007469 	andmi	r7, r0, #1761607680	; 0x69000000
    1528:	61567469 	cmpvs	r6, r9, ror #8
    152c:	6942006c 	stmdbvs	r2, {r2, r3, r5, r6}^
    1530:	45525f74 	ldrbmi	r5, [r2, #-3956]
    1534:	00544553 	subseq	r4, r4, r3, asr r5
    1538:	4f495047 	svcmi	0x00495047
    153c:	6972575f 	ldmdbvs	r2!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, ip, lr}^
    1540:	69426574 	stmdbvs	r2, {r2, r4, r5, r6, r8, sl, sp, lr}^
    1544:	50470074 	subpl	r0, r7, r4, ror r0
    1548:	535f4f49 	cmppl	pc, #292	; 0x124
    154c:	69427465 	stmdbvs	r2, {r0, r2, r5, r6, sl, ip, sp, lr}^
    1550:	47007374 	smlsdxmi	r0, r4, r3, r7
    1554:	5f4f4950 	svcpl	0x004f4950
    1558:	74696e49 	strbtvc	r6, [r9], #-3657
    155c:	54584500 	ldrbpl	r4, [r8], #-1280
    1560:	00524349 	subseq	r4, r2, r9, asr #6
    1564:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    1568:	30316632 	eorscc	r6, r1, r2, lsr r6
    156c:	696c5f78 	stmdbvs	ip!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    1570:	72732f62 	rsbsvc	r2, r3, #392	; 0x188
    1574:	74732f63 	ldrbtvc	r2, [r3], #-3939
    1578:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    157c:	5f783031 	svcpl	0x00783031
    1580:	6f697067 	svcvs	0x00697067
    1584:	7000632e 	andvc	r6, r0, lr, lsr #6
    1588:	616d6e69 	cmnvs	sp, r9, ror #28
    158c:	47006b73 	smlsdxmi	r0, r3, fp, r6
    1590:	5f4f4950 	svcpl	0x004f4950
    1594:	74726f50 	ldrbtvc	r6, [r2], #-3920
    1598:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
    159c:	47006563 	strmi	r6, [r0, -r3, ror #10]
    15a0:	5f4f4950 	svcpl	0x004f4950
    15a4:	6e496544 	cdpvs	5, 4, cr6, cr9, cr4, {2}
    15a8:	47007469 	strmi	r7, [r0, -r9, ror #8]
    15ac:	5f4f4950 	svcpl	0x004f4950
    15b0:	6e657645 	cdpvs	6, 6, cr7, cr5, cr5, {2}
    15b4:	74754f74 	ldrbtvc	r4, [r5], #-3956
    15b8:	43747570 	cmnmi	r4, #469762048	; 0x1c000000
    15bc:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    15c0:	50470067 	subpl	r0, r7, r7, rrx
    15c4:	525f4f49 	subspl	r4, pc, #292	; 0x124
    15c8:	70616d65 	rsbvc	r6, r1, r5, ror #26
    15cc:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
    15d0:	65525f4f 	ldrbvs	r5, [r2, #-3919]
    15d4:	6e496461 	cdpvs	4, 4, cr6, cr9, cr1, {3}
    15d8:	44747570 	ldrbtmi	r7, [r4], #-1392
    15dc:	42617461 	rsbmi	r7, r1, #1627389952	; 0x61000000
    15e0:	47007469 	strmi	r7, [r0, -r9, ror #8]
    15e4:	5f4f4950 	svcpl	0x004f4950
    15e8:	65736552 	ldrbvs	r6, [r3, #-1362]!
    15ec:	74694274 	strbtvc	r4, [r9], #-628
    15f0:	6f500073 	svcvs	0x00500073
    15f4:	61567472 	cmpvs	r6, r2, ror r4
    15f8:	7563006c 	strbvc	r0, [r3, #-108]!
    15fc:	6e657272 	mcrvs	2, 3, r7, cr5, cr2, {3}
    1600:	646f6d74 	strbtvs	r6, [pc], #3444	; 1608 <__Stack_Size+0x1208>
    1604:	50470065 	subpl	r0, r7, r5, rrx
    1608:	505f4f49 	subspl	r4, pc, r9, asr #30
    160c:	65526e69 	ldrbvs	r6, [r2, #-3689]
    1610:	4370616d 	cmnmi	r0, #1073741851	; 0x4000001b
    1614:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1618:	50470067 	subpl	r0, r7, r7, rrx
    161c:	505f4f49 	subspl	r4, pc, r9, asr #30
    1620:	6f536e69 	svcvs	0x00536e69
    1624:	65637275 	strbvs	r7, [r3, #-629]!
    1628:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
    162c:	65525f4f 	ldrbvs	r5, [r2, #-3919]
    1630:	6e496461 	cdpvs	4, 4, cr6, cr9, cr1, {3}
    1634:	44747570 	ldrbtmi	r7, [r4], #-1392
    1638:	00617461 	rsbeq	r7, r1, r1, ror #8
    163c:	6d706d74 	ldclvs	13, cr6, [r0, #-464]!
    1640:	006b7361 	rsbeq	r7, fp, r1, ror #6
    1644:	4f495047 	svcmi	0x00495047
    1648:	6e69505f 	mcrvs	0, 3, r5, cr9, cr15, {2}
    164c:	6b636f4c 	blvs	18dd384 <__Stack_Size+0x18dcf84>
    1650:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    1654:	63006769 	movwvs	r6, #1897	; 0x769
    1658:	65727275 	ldrbvs	r7, [r2, #-629]!
    165c:	6970746e 	ldmdbvs	r0!, {r1, r2, r3, r5, r6, sl, ip, sp, lr}^
    1660:	5047006e 	subpl	r0, r7, lr, rrx
    1664:	575f4f49 	ldrbpl	r4, [pc, -r9, asr #30]
    1668:	65746972 	ldrbvs	r6, [r4, #-2418]!
    166c:	706d7400 	rsbvc	r7, sp, r0, lsl #8
    1670:	50470031 	subpl	r0, r7, r1, lsr r0
    1674:	455f4f49 	ldrbmi	r4, [pc, #-3913]	; 733 <__Stack_Size+0x333>
    1678:	4c495458 	cfstrdmi	mvd5, [r9], {88}
    167c:	43656e69 	cmnmi	r5, #1680	; 0x690
    1680:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1684:	69420067 	stmdbvs	r2, {r0, r1, r2, r5, r6}^
    1688:	74634174 	strbtvc	r4, [r3], #-372
    168c:	006e6f69 	rsbeq	r6, lr, r9, ror #30
    1690:	5250414d 	subspl	r4, r0, #1073741843	; 0x40000013
    1694:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
    1698:	4700784f 	strmi	r7, [r0, -pc, asr #16]
    169c:	5f4f4950 	svcpl	0x004f4950
    16a0:	74696e49 	strbtvc	r6, [r9], #-3657
    16a4:	75727453 	ldrbvc	r7, [r2, #-1107]!
    16a8:	45007463 	strmi	r7, [r0, #-1123]
    16ac:	00524356 	subseq	r4, r2, r6, asr r3
    16b0:	4f495047 	svcmi	0x00495047
    16b4:	6165525f 	cmnvs	r5, pc, asr r2
    16b8:	74754f64 	ldrbtvc	r4, [r5], #-3940
    16bc:	44747570 	ldrbtmi	r7, [r4], #-1392
    16c0:	42617461 	rsbmi	r7, r1, #1627389952	; 0x61000000
    16c4:	47007469 	strmi	r7, [r0, -r9, ror #8]
    16c8:	5f4f4950 	svcpl	0x004f4950
    16cc:	4f494641 	svcmi	0x00494641
    16d0:	6e496544 	cdpvs	5, 4, cr6, cr9, cr4, {2}
    16d4:	49007469 	stmdbmi	r0, {r0, r3, r5, r6, sl, ip, sp, lr}
    16d8:	00524241 	subseq	r4, r2, r1, asr #4
    16dc:	4349564e 	movtmi	r5, #38478	; 0x964e
    16e0:	656c435f 	strbvs	r4, [ip, #-863]!
    16e4:	52497261 	subpl	r7, r9, #268435462	; 0x10000006
    16e8:	61684351 	cmnvs	r8, r1, asr r3
    16ec:	6c656e6e 	stclvs	14, cr6, [r5], #-440
    16f0:	646e6550 	strbtvs	r6, [lr], #-1360
    16f4:	42676e69 	rsbmi	r6, r7, #1680	; 0x690
    16f8:	4e007469 	cdpmi	4, 0, cr7, cr0, cr9, {3}
    16fc:	5f434956 	svcpl	0x00434956
    1700:	74696e49 	strbtvc	r6, [r9], #-3657
    1704:	75727453 	ldrbvc	r7, [r2, #-1107]!
    1708:	4e007463 	cdpmi	4, 0, cr7, cr0, cr3, {3}
    170c:	5f434956 	svcpl	0x00434956
    1710:	43746547 	cmnmi	r4, #297795584	; 0x11c00000
    1714:	65727275 	ldrbvs	r7, [r2, #-629]!
    1718:	6550746e 	ldrbvs	r7, [r0, #-1134]
    171c:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
    1720:	51524967 	cmppl	r2, r7, ror #18
    1724:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
    1728:	006c656e 	rsbeq	r6, ip, lr, ror #10
    172c:	4349564e 	movtmi	r5, #38478	; 0x964e
    1730:	7465475f 	strbtvc	r4, [r5], #-1887
    1734:	6c756146 	ldfvse	f6, [r5], #-280
    1738:	64644174 	strbtvs	r4, [r4], #-372
    173c:	73736572 	cmnvc	r3, #478150656	; 0x1c800000
    1740:	73795300 	cmnvc	r9, #0	; 0x0
    1744:	486d6574 	stmdami	sp!, {r2, r4, r5, r6, r8, sl, sp, lr}^
    1748:	6c646e61 	stclvs	14, cr6, [r4], #-388
    174c:	75537265 	ldrbvc	r7, [r3, #-613]
    1750:	69725062 	ldmdbvs	r2!, {r1, r5, r6, ip, lr}^
    1754:	7469726f 	strbtvc	r7, [r9], #-623
    1758:	564e0079 	undefined
    175c:	535f4349 	cmppl	pc, #603979777	; 0x24000001
    1760:	52505445 	subspl	r5, r0, #1157627904	; 0x45000000
    1764:	53414d49 	movtpl	r4, #7497	; 0x1d49
    1768:	564e004b 	strbpl	r0, [lr], -fp, asr #32
    176c:	475f4349 	ldrbmi	r4, [pc, -r9, asr #6]
    1770:	72656e65 	rsbvc	r6, r5, #1616	; 0x650
    1774:	53657461 	cmnpl	r5, #1627389952	; 0x61000000
    1778:	65747379 	ldrbvs	r7, [r4, #-889]!
    177c:	7365526d 	cmnvc	r5, #-805306362	; 0xd0000006
    1780:	74007465 	strvc	r7, [r0], #-1125
    1784:	7270706d 	rsbsvc	r7, r0, #109	; 0x6d
    1788:	564e0065 	strbpl	r0, [lr], -r5, rrx
    178c:	525f4349 	subspl	r4, pc, #603979777	; 0x24000001
    1790:	54455345 	strbpl	r5, [r5], #-837
    1794:	4d495250 	sfmmi	f5, 2, [r9, #-320]
    1798:	004b5341 	subeq	r5, fp, r1, asr #6
    179c:	6c756166 	ldfvse	f6, [r5], #-408
    17a0:	64646174 	strbtvs	r6, [r4], #-372
    17a4:	73736572 	cmnvc	r3, #478150656	; 0x1c800000
    17a8:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    17ac:	79535f43 	ldmdbvc	r3, {r0, r1, r6, r8, r9, sl, fp, ip, lr}^
    17b0:	6d657473 	cfstrdvs	mvd7, [r5, #-460]!
    17b4:	646e6148 	strbtvs	r6, [lr], #-328
    17b8:	5072656c 	rsbspl	r6, r2, ip, ror #10
    17bc:	726f6972 	rsbvc	r6, pc, #1867776	; 0x1c8000
    17c0:	43797469 	cmnmi	r9, #1761607680	; 0x69000000
    17c4:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    17c8:	74730067 	ldrbtvc	r0, [r3], #-103
    17cc:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    17d0:	5f783031 	svcpl	0x00783031
    17d4:	2f62696c 	svccs	0x0062696c
    17d8:	2f637273 	svccs	0x00637273
    17dc:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    17e0:	30316632 	eorscc	r6, r1, r2, lsr r6
    17e4:	766e5f78 	uqsub16vc	r5, lr, r8
    17e8:	632e6369 	teqvs	lr, #-1543503871	; 0xa4000001
    17ec:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    17f0:	65475f43 	strbvs	r5, [r7, #-3907]
    17f4:	55504374 	ldrbpl	r4, [r0, #-884]
    17f8:	4e004449 	cdpmi	4, 0, cr4, cr0, cr9, {2}
    17fc:	5f434956 	svcpl	0x00434956
    1800:	6f697250 	svcvs	0x00697250
    1804:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    1808:	756f7247 	strbvc	r7, [pc, #-583]!	; 15c9 <__Stack_Size+0x11c9>
    180c:	564e0070 	undefined
    1810:	525f4349 	subspl	r4, pc, #603979777	; 0x24000001
    1814:	54455345 	strbpl	r5, [r5], #-837
    1818:	4c554146 	ldfmie	f4, [r5], {70}
    181c:	53414d54 	movtpl	r4, #7508	; 0x1d54
    1820:	564e004b 	strbpl	r0, [lr], -fp, asr #32
    1824:	475f4349 	ldrbmi	r4, [pc, -r9, asr #6]
    1828:	75437465 	strbvc	r7, [r3, #-1125]
    182c:	6e657272 	mcrvs	2, 3, r7, cr5, cr2, {3}
    1830:	74634174 	strbtvc	r4, [r3], #-372
    1834:	48657669 	stmdami	r5!, {r0, r3, r5, r6, r9, sl, ip, sp, lr}^
    1838:	6c646e61 	stclvs	14, cr6, [r4], #-388
    183c:	53007265 	movwpl	r7, #613	; 0x265
    1840:	65747379 	ldrbvs	r7, [r4, #-889]!
    1844:	6e61486d 	cdpvs	8, 6, cr4, cr1, cr13, {3}
    1848:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
    184c:	53434900 	movtpl	r4, #14592	; 0x3900
    1850:	53520052 	cmppl	r2, #82	; 0x52
    1854:	45565245 	ldrbmi	r5, [r6, #-581]
    1858:	4e003144 	adfmism	f3, f0, f4
    185c:	5f434956 	svcpl	0x00434956
    1860:	656e6547 	strbvs	r6, [lr, #-1351]!
    1864:	65746172 	ldrbvs	r6, [r4, #-370]!
    1868:	65726f43 	ldrbvs	r6, [r2, #-3907]!
    186c:	65736552 	ldrbvs	r6, [r3, #-1362]!
    1870:	564e0074 	undefined
    1874:	475f4349 	ldrbmi	r4, [pc, -r9, asr #6]
    1878:	79537465 	ldmdbvc	r3, {r0, r2, r5, r6, sl, ip, sp, lr}^
    187c:	6d657473 	cfstrdvs	mvd7, [r5, #-460]!
    1880:	646e6148 	strbtvs	r6, [lr], #-328
    1884:	4172656c 	cmnmi	r2, ip, ror #10
    1888:	76697463 	strbtvc	r7, [r9], -r3, ror #8
    188c:	74694265 	strbtvc	r4, [r9], #-613
    1890:	74617453 	strbtvc	r7, [r1], #-1107
    1894:	4e007375 	mcrmi	3, 0, r7, cr0, cr5, {3}
    1898:	5f434956 	svcpl	0x00434956
    189c:	45534142 	ldrbmi	r4, [r3, #-322]
    18a0:	43495250 	movtmi	r5, #37456	; 0x9250
    18a4:	49464e4f 	stmdbmi	r6, {r0, r1, r2, r3, r6, r9, sl, fp, lr}^
    18a8:	46420047 	strbmi	r0, [r2], -r7, asr #32
    18ac:	4e005241 	cdpmi	2, 0, cr5, cr0, cr1, {2}
    18b0:	5f434956 	svcpl	0x00434956
    18b4:	49746553 	ldmdbmi	r4!, {r0, r1, r4, r6, r8, sl, sp, lr}^
    18b8:	68435152 	stmdavs	r3, {r1, r4, r6, r8, ip, lr}^
    18bc:	656e6e61 	strbvs	r6, [lr, #-3681]!
    18c0:	6e65506c 	cdpvs	0, 6, cr5, cr5, cr12, {3}
    18c4:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
    18c8:	00746942 	rsbseq	r6, r4, r2, asr #18
    18cc:	70706d74 	rsbsvc	r6, r0, r4, ror sp
    18d0:	4300736f 	movwmi	r7, #879	; 0x36f
    18d4:	00525346 	subseq	r5, r2, r6, asr #6
    18d8:	4349564e 	movtmi	r5, #38478	; 0x964e
    18dc:	7465535f 	strbtvc	r5, [r5], #-863
    18e0:	74737953 	ldrbtvc	r7, [r3], #-2387
    18e4:	61486d65 	cmpvs	r8, r5, ror #26
    18e8:	656c646e 	strbvs	r6, [ip, #-1134]!
    18ec:	6e655072 	mcrvs	0, 3, r5, cr5, cr2, {3}
    18f0:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
    18f4:	00746942 	rsbseq	r6, r4, r2, asr #18
    18f8:	43524941 	cmpmi	r2, #1064960	; 0x104000
    18fc:	564e0052 	undefined
    1900:	535f4349 	cmppl	pc, #603979777	; 0x24000001
    1904:	65567465 	ldrbvs	r7, [r6, #-1125]
    1908:	726f7463 	rsbvc	r7, pc, #1660944384	; 0x63000000
    190c:	6c626154 	stfvse	f6, [r2], #-336
    1910:	43490065 	movtmi	r0, #36965	; 0x9065
    1914:	4e005250 	mcrmi	2, 0, r5, cr0, cr0, {2}
    1918:	5f434956 	svcpl	0x00434956
    191c:	74696e49 	strbtvc	r6, [r9], #-3657
    1920:	50485300 	subpl	r5, r8, r0, lsl #6
    1924:	48530052 	ldmdami	r3, {r1, r4, r6}^
    1928:	00525343 	subseq	r5, r2, r3, asr #6
    192c:	4349564e 	movtmi	r5, #38478	; 0x964e
    1930:	7465475f 	strbtvc	r4, [r5], #-1887
    1934:	45534142 	ldrbmi	r4, [r3, #-322]
    1938:	00495250 	subeq	r5, r9, r0, asr r2
    193c:	41464d4d 	cmpmi	r6, sp, asr #26
    1940:	6d740052 	ldclvs	0, cr0, [r4, #-328]!
    1944:	62757370 	rsbsvs	r7, r5, #-1073741823	; 0xc0000001
    1948:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    194c:	79535f43 	ldmdbvc	r3, {r0, r1, r6, r8, r9, sl, fp, ip, lr}^
    1950:	6d657473 	cfstrdvs	mvd7, [r5, #-460]!
    1954:	646e6148 	strbtvs	r6, [lr], #-328
    1958:	4372656c 	cmnmi	r2, #452984832	; 0x1b000000
    195c:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1960:	564e0067 	strbpl	r0, [lr], -r7, rrx
    1964:	535f4349 	cmppl	pc, #603979777	; 0x24000001
    1968:	65747379 	ldrbvs	r7, [r4, #-889]!
    196c:	43504c6d 	cmpmi	r0, #27904	; 0x6d00
    1970:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1974:	564e0067 	strbpl	r0, [lr], -r7, rrx
    1978:	535f4349 	cmppl	pc, #603979777	; 0x24000001
    197c:	63757274 	cmnvs	r5, #1073741831	; 0x40000007
    1980:	696e4974 	stmdbvs	lr!, {r2, r4, r5, r6, r8, fp, lr}^
    1984:	43490074 	movtmi	r0, #36980	; 0x9074
    1988:	74005245 	strvc	r5, [r0], #-581
    198c:	7270706d 	rsbsvc	r7, r0, #109	; 0x6d
    1990:	69726f69 	ldmdbvs	r2!, {r0, r3, r5, r6, r8, r9, sl, fp, sp, lr}^
    1994:	56007974 	undefined
    1998:	00524f54 	subseq	r4, r2, r4, asr pc
    199c:	52505349 	subspl	r5, r0, #603979777	; 0x24000001
    19a0:	53464400 	movtpl	r4, #25600	; 0x6400
    19a4:	46480052 	undefined
    19a8:	4e005253 	mcrmi	2, 0, r5, cr0, cr3, {2}
    19ac:	5f434956 	svcpl	0x00434956
    19b0:	46544553 	undefined
    19b4:	544c5541 	strbpl	r5, [ip], #-1345
    19b8:	4b53414d 	blmi	14d1ef4 <__Stack_Size+0x14d1af4>
    19bc:	53464100 	movtpl	r4, #24832	; 0x6100
    19c0:	53490052 	movtpl	r0, #36946	; 0x9052
    19c4:	4e005245 	cdpmi	2, 0, cr5, cr0, cr5, {2}
    19c8:	5f434956 	svcpl	0x00434956
    19cc:	46746547 	ldrbtmi	r6, [r4], -r7, asr #10
    19d0:	746c7561 	strbtvc	r7, [ip], #-1377
    19d4:	646e6148 	strbtvs	r6, [lr], #-328
    19d8:	5372656c 	cmnpl	r2, #452984832	; 0x1b000000
    19dc:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
    19e0:	74007365 	strvc	r7, [r0], #-869
    19e4:	0032706d 	eorseq	r7, r2, sp, rrx
    19e8:	4349564e 	movtmi	r5, #38478	; 0x964e
    19ec:	7465475f 	strbtvc	r4, [r5], #-1887
    19f0:	74737953 	ldrbtvc	r7, [r3], #-2387
    19f4:	61486d65 	cmpvs	r8, r5, ror #26
    19f8:	656c646e 	strbvs	r6, [ip, #-1134]!
    19fc:	6e655072 	mcrvs	0, 3, r5, cr5, cr2, {3}
    1a00:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
    1a04:	53746942 	cmnpl	r4, #1081344	; 0x108000
    1a08:	75746174 	ldrbvc	r6, [r4, #-372]!
    1a0c:	564e0073 	undefined
    1a10:	435f4349 	cmpmi	pc, #603979777	; 0x24000001
    1a14:	7261656c 	rsbvc	r6, r1, #452984832	; 0x1b000000
    1a18:	74737953 	ldrbtvc	r7, [r3], #-2387
    1a1c:	61486d65 	cmpvs	r8, r5, ror #26
    1a20:	656c646e 	strbvs	r6, [ip, #-1134]!
    1a24:	6e655072 	mcrvs	0, 3, r5, cr5, cr2, {3}
    1a28:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
    1a2c:	00746942 	rsbseq	r6, r4, r2, asr #18
    1a30:	6c756166 	ldfvse	f6, [r5], #-408
    1a34:	756f7374 	strbvc	r7, [pc, #-884]!	; 16c8 <__Stack_Size+0x12c8>
    1a38:	73656372 	cmnvc	r5, #-939524095	; 0xc8000001
    1a3c:	73795300 	cmnvc	r9, #0	; 0x0
    1a40:	486d6574 	stmdami	sp!, {r2, r4, r5, r6, r8, sl, sp, lr}^
    1a44:	6c646e61 	stclvs	14, cr6, [r4], #-388
    1a48:	72507265 	subsvc	r7, r0, #1342177286	; 0x50000006
    1a4c:	706d6565 	rsbvc	r6, sp, r5, ror #10
    1a50:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
    1a54:	6f697250 	svcvs	0x00697250
    1a58:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    1a5c:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    1a60:	65475f43 	strbvs	r5, [r7, #-3907]
    1a64:	51524974 	cmppl	r2, r4, ror r9
    1a68:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
    1a6c:	506c656e 	rsbpl	r6, ip, lr, ror #10
    1a70:	69646e65 	stmdbvs	r4!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
    1a74:	6942676e 	stmdbvs	r2, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}^
    1a78:	61745374 	cmnvs	r4, r4, ror r3
    1a7c:	00737574 	rsbseq	r7, r3, r4, ror r5
    1a80:	4349564e 	movtmi	r5, #38478	; 0x964e
    1a84:	4243535f 	submi	r5, r3, #2080374785	; 0x7c000001
    1a88:	6e496544 	cdpvs	5, 4, cr6, cr9, cr4, {2}
    1a8c:	4e007469 	cdpmi	4, 0, cr7, cr0, cr9, {3}
    1a90:	72507765 	subsvc	r7, r0, #26476544	; 0x1940000
    1a94:	69726f69 	ldmdbvs	r2!, {r0, r3, r5, r6, r8, r9, sl, fp, sp, lr}^
    1a98:	4e007974 	mcrmi	9, 0, r7, cr0, cr4, {3}
    1a9c:	5f434956 	svcpl	0x00434956
    1aa0:	74636556 	strbtvc	r6, [r3], #-1366
    1aa4:	00626154 	rsbeq	r6, r2, r4, asr r1
    1aa8:	69746361 	ldmdbvs	r4!, {r0, r5, r6, r8, r9, sp, lr}^
    1aac:	72696576 	rsbvc	r6, r9, #494927872	; 0x1d800000
    1ab0:	61747371 	cmnvs	r4, r1, ror r3
    1ab4:	00737574 	rsbseq	r7, r3, r4, ror r5
    1ab8:	646e6168 	strbtvs	r6, [lr], #-360
    1abc:	6d72656c 	cfldr64vs	mvdx6, [r2, #-432]!
    1ac0:	006b7361 	rsbeq	r7, fp, r1, ror #6
    1ac4:	50776f4c 	rsbspl	r6, r7, ip, asr #30
    1ac8:	7265776f 	rsbvc	r7, r5, #29097984	; 0x1bc0000
    1acc:	65646f4d 	strbvs	r6, [r4, #-3917]!
    1ad0:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    1ad4:	65475f43 	strbvs	r5, [r7, #-3907]
    1ad8:	51524974 	cmppl	r2, r4, ror r9
    1adc:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
    1ae0:	416c656e 	cmnmi	ip, lr, ror #10
    1ae4:	76697463 	strbtvc	r7, [r9], -r3, ror #8
    1ae8:	74694265 	strbtvc	r4, [r9], #-613
    1aec:	74617453 	strbtvc	r7, [r1], #-1107
    1af0:	4e007375 	mcrmi	3, 0, r7, cr0, cr5, {3}
    1af4:	5f434956 	svcpl	0x00434956
    1af8:	6e496544 	cdpvs	5, 4, cr6, cr9, cr4, {2}
    1afc:	4e007469 	cdpmi	4, 0, cr7, cr0, cr9, {3}
    1b00:	5f434956 	svcpl	0x00434956
    1b04:	6f697250 	svcvs	0x00697250
    1b08:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    1b0c:	756f7247 	strbvc	r7, [pc, #-583]!	; 18cd <__Stack_Size+0x14cd>
    1b10:	6e6f4370 	mcrvs	3, 3, r4, cr15, cr0, {3}
    1b14:	00676966 	rsbeq	r6, r7, r6, ror #18
    1b18:	646e6570 	strbtvs	r6, [lr], #-1392
    1b1c:	69676e69 	stmdbvs	r7!, {r0, r3, r5, r6, r9, sl, fp, sp, lr}^
    1b20:	74737172 	ldrbtvc	r7, [r3], #-370
    1b24:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    1b28:	52575000 	subspl	r5, r7, #0	; 0x0
    1b2c:	746e455f 	strbtvc	r4, [lr], #-1375
    1b30:	54537265 	ldrbpl	r7, [r3], #-613
    1b34:	42444e41 	submi	r4, r4, #1040	; 0x410
    1b38:	646f4d59 	strbtvs	r4, [pc], #3417	; 1b40 <__Stack_Size+0x1740>
    1b3c:	57500065 	ldrbpl	r0, [r0, -r5, rrx]
    1b40:	6c435f52 	mcrrvs	15, 5, r5, r3, cr2
    1b44:	46726165 	ldrbtmi	r6, [r2], -r5, ror #2
    1b48:	0067616c 	rsbeq	r6, r7, ip, ror #2
    1b4c:	5f525750 	svcpl	0x00525750
    1b50:	6e496544 	cdpvs	5, 4, cr6, cr9, cr4, {2}
    1b54:	50007469 	andpl	r7, r0, r9, ror #8
    1b58:	525f5257 	subspl	r5, pc, #1879048197	; 0x70000005
    1b5c:	6c756765 	ldclvs	7, cr6, [r5], #-404
    1b60:	726f7461 	rsbvc	r7, pc, #1627389952	; 0x61000000
    1b64:	52575000 	subspl	r5, r7, #0	; 0x0
    1b68:	4456505f 	ldrbmi	r5, [r6], #-95
    1b6c:	6576654c 	ldrbvs	r6, [r6, #-1356]!
    1b70:	5750006c 	ldrbpl	r0, [r0, -ip, rrx]
    1b74:	4c465f52 	mcrrmi	15, 5, r5, r6, cr2
    1b78:	50004741 	andpl	r4, r0, r1, asr #14
    1b7c:	505f5257 	subspl	r5, pc, r7, asr r2
    1b80:	6d434456 	cfstrdvs	mvd4, [r3, #-344]
    1b84:	74730064 	ldrbtvc	r0, [r3], #-100
    1b88:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    1b8c:	5f783031 	svcpl	0x00783031
    1b90:	2f62696c 	svccs	0x0062696c
    1b94:	2f637273 	svccs	0x00637273
    1b98:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    1b9c:	30316632 	eorscc	r6, r1, r2, lsr r6
    1ba0:	77705f78 	undefined
    1ba4:	00632e72 	rsbeq	r2, r3, r2, ror lr
    1ba8:	5f525750 	svcpl	0x00525750
    1bac:	65746e45 	ldrbvs	r6, [r4, #-3653]!
    1bb0:	4f545372 	svcmi	0x00545372
    1bb4:	646f4d50 	strbtvs	r4, [pc], #3408	; 1bbc <__Stack_Size+0x17bc>
    1bb8:	57500065 	ldrbpl	r0, [r0, -r5, rrx]
    1bbc:	56505f52 	usubaddxpl	r5, r0, r2
    1bc0:	76654c44 	strbtvc	r4, [r5], -r4, asr #24
    1bc4:	6f436c65 	svcvs	0x00436c65
    1bc8:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    1bcc:	52575000 	subspl	r5, r7, #0	; 0x0
    1bd0:	7465475f 	strbtvc	r4, [r5], #-1887
    1bd4:	67616c46 	strbvs	r6, [r1, -r6, asr #24]!
    1bd8:	74617453 	strbtvc	r7, [r1], #-1107
    1bdc:	50007375 	andpl	r7, r0, r5, ror r3
    1be0:	535f5257 	cmppl	pc, #1879048197	; 0x70000005
    1be4:	45504f54 	ldrbmi	r4, [r0, #-3924]
    1be8:	7972746e 	ldmdbvc	r2!, {r1, r2, r3, r5, r6, sl, ip, sp, lr}^
    1bec:	52575000 	subspl	r5, r7, #0	; 0x0
    1bf0:	6361425f 	cmnvs	r1, #-268435451	; 0xf0000005
    1bf4:	4170756b 	cmnmi	r0, fp, ror #10
    1bf8:	73656363 	cmnvc	r5, #-1946157055	; 0x8c000001
    1bfc:	646d4373 	strbtvs	r4, [sp], #-883
    1c00:	52575000 	subspl	r5, r7, #0	; 0x0
    1c04:	6b61575f 	blvs	1857988 <__Stack_Size+0x1857588>
    1c08:	50705565 	rsbspl	r5, r0, r5, ror #10
    1c0c:	6d436e69 	stclvs	14, cr6, [r3, #-420]
    1c10:	50410064 	subpl	r0, r1, r4, rrx
    1c14:	53523142 	cmppl	r2, #-2147483632	; 0x80000010
    1c18:	52005254 	andpl	r5, r0, #1073741829	; 0x40000005
    1c1c:	485f4343 	ldmdami	pc, {r0, r1, r6, r8, r9, lr}^
    1c20:	004b4c43 	subeq	r4, fp, r3, asr #24
    1c24:	5f434352 	svcpl	0x00434352
    1c28:	43434441 	movtmi	r4, #13377	; 0x3441
    1c2c:	6f434b4c 	svcvs	0x00434b4c
    1c30:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    1c34:	43435200 	movtmi	r5, #12800	; 0x3200
    1c38:	656c435f 	strbvs	r4, [ip, #-863]!
    1c3c:	54497261 	strbpl	r7, [r9], #-609
    1c40:	646e6550 	strbtvs	r6, [lr], #-1360
    1c44:	42676e69 	rsbmi	r6, r7, #1680	; 0x690
    1c48:	52007469 	andpl	r7, r0, #1761607680	; 0x69000000
    1c4c:	415f4343 	cmpmi	pc, r3, asr #6
    1c50:	50324250 	eorspl	r4, r2, r0, asr r2
    1c54:	70697265 	rsbvc	r7, r9, r5, ror #4
    1c58:	73655268 	cmnvc	r5, #-2147483642	; 0x80000006
    1c5c:	6d437465 	cfstrdvs	mvd7, [r3, #-404]
    1c60:	43520064 	cmpmi	r2, #100	; 0x64
    1c64:	534c5f43 	movtpl	r5, #53059	; 0xcf43
    1c68:	43520045 	cmpmi	r2, #69	; 0x45
    1c6c:	65475f43 	strbvs	r5, [r7, #-3907]
    1c70:	53544974 	cmppl	r4, #1900544	; 0x1d0000
    1c74:	75746174 	ldrbvc	r6, [r4, #-372]!
    1c78:	44420073 	strbmi	r0, [r2], #-115
    1c7c:	52005243 	andpl	r5, r0, #805306372	; 0x30000004
    1c80:	415f4343 	cmpmi	pc, r3, asr #6
    1c84:	50324250 	eorspl	r4, r2, r0, asr r2
    1c88:	70697265 	rsbvc	r7, r9, r5, ror #4
    1c8c:	43520068 	cmpmi	r2, #104	; 0x68
    1c90:	43505f43 	cmpmi	r0, #268	; 0x10c
    1c94:	00324b4c 	eorseq	r4, r2, ip, asr #22
    1c98:	5f434352 	svcpl	0x00434352
    1c9c:	434c4c50 	movtmi	r4, #52304	; 0xcc50
    1ca0:	5200646d 	andpl	r6, r0, #1828716544	; 0x6d000000
    1ca4:	435f4343 	cmpmi	pc, #201326593	; 0xc000001
    1ca8:	6b636f6c 	blvs	18dda60 <__Stack_Size+0x18dd660>
    1cac:	70795473 	rsbsvc	r5, r9, r3, ror r4
    1cb0:	66654465 	strbtvs	r4, [r5], -r5, ror #8
    1cb4:	43435200 	movtmi	r5, #12800	; 0x3200
    1cb8:	4c4c505f 	mcrrmi	0, 5, r5, ip, cr15
    1cbc:	006c754d 	rsbeq	r7, ip, sp, asr #10
    1cc0:	5f434352 	svcpl	0x00434352
    1cc4:	50424841 	subpl	r4, r2, r1, asr #16
    1cc8:	70697265 	rsbvc	r7, r9, r5, ror #4
    1ccc:	6f6c4368 	svcvs	0x006c4368
    1cd0:	6d436b63 	vstrvs	d22, [r3, #-396]
    1cd4:	46430064 	strbmi	r0, [r3], -r4, rrx
    1cd8:	48005247 	stmdami	r0, {r0, r1, r2, r6, r9, ip, lr}
    1cdc:	5f4b4c43 	svcpl	0x004b4c43
    1ce0:	71657246 	cmnvc	r5, r6, asr #4
    1ce4:	636e6575 	cmnvs	lr, #490733568	; 0x1d400000
    1ce8:	50410079 	subpl	r0, r1, r9, ror r0
    1cec:	4e453142 	dvfmism	f3, f5, f2
    1cf0:	72700052 	rsbsvc	r0, r0, #82	; 0x52
    1cf4:	00637365 	rsbeq	r7, r3, r5, ror #6
    1cf8:	5f434352 	svcpl	0x00434352
    1cfc:	434f434d 	movtmi	r4, #62285	; 0xf34d
    1d00:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1d04:	43520067 	cmpmi	r2, #103	; 0x67
    1d08:	65445f43 	strbvs	r5, [r4, #-3907]
    1d0c:	74696e49 	strbtvc	r6, [r9], #-3657
    1d10:	43435200 	movtmi	r5, #12800	; 0x3200
    1d14:	6961575f 	stmdbvs	r1!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, ip, lr}^
    1d18:	726f4674 	rsbvc	r4, pc, #121634816	; 0x7400000
    1d1c:	53455348 	movtpl	r5, #21320	; 0x5348
    1d20:	74726174 	ldrbtvc	r6, [r2], #-372
    1d24:	52007055 	andpl	r7, r0, #85	; 0x55
    1d28:	525f4343 	subspl	r4, pc, #201326593	; 0xc000001
    1d2c:	4c434354 	mcrrmi	3, 5, r4, r3, cr4
    1d30:	756f534b 	strbvc	r5, [pc, #-843]!	; 19ed <__Stack_Size+0x15ed>
    1d34:	00656372 	rsbeq	r6, r5, r2, ror r3
    1d38:	5f434352 	svcpl	0x00434352
    1d3c:	31425041 	cmpcc	r2, r1, asr #32
    1d40:	69726550 	ldmdbvs	r2!, {r4, r6, r8, sl, sp, lr}^
    1d44:	65526870 	ldrbvs	r6, [r2, #-2160]
    1d48:	43746573 	cmnmi	r4, #482344960	; 0x1cc00000
    1d4c:	5200646d 	andpl	r6, r0, #1828716544	; 0x6d000000
    1d50:	505f4343 	subspl	r4, pc, r3, asr #6
    1d54:	6f434c4c 	svcvs	0x00434c4c
    1d58:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    1d5c:	6c6c7000 	stclvs	0, cr7, [ip]
    1d60:	6c6c756d 	cfstr64vs	mvdx7, [ip], #-436
    1d64:	43435200 	movtmi	r5, #12800	; 0x3200
    1d68:	4253555f 	subsmi	r5, r3, #398458880	; 0x17c00000
    1d6c:	434b4c43 	movtmi	r4, #48195	; 0xbc43
    1d70:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1d74:	43520067 	cmpmi	r2, #103	; 0x67
    1d78:	534c5f43 	movtpl	r5, #53059	; 0xcf43
    1d7c:	646d4349 	strbtvs	r4, [sp], #-841
    1d80:	43435200 	movtmi	r5, #12800	; 0x3200
    1d84:	7465475f 	strbtvc	r4, [r5], #-1887
    1d88:	43535953 	cmpmi	r3, #1359872	; 0x14c000
    1d8c:	6f534b4c 	svcvs	0x00534b4c
    1d90:	65637275 	strbvs	r7, [r3, #-629]!
    1d94:	42504100 	subsmi	r4, r0, #0	; 0x0
    1d98:	54535232 	ldrbpl	r5, [r3], #-562
    1d9c:	43520052 	cmpmi	r2, #82	; 0x52
    1da0:	50415f43 	subpl	r5, r1, r3, asr #30
    1da4:	65503142 	ldrbvs	r3, [r0, #-322]
    1da8:	68706972 	ldmdavs	r0!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    1dac:	6c6c7000 	stclvs	0, cr7, [ip]
    1db0:	72756f73 	rsbsvc	r6, r5, #460	; 0x1cc
    1db4:	41006563 	tstmi	r0, r3, ror #10
    1db8:	4e454248 	cdpmi	2, 4, cr4, cr5, cr8, {2}
    1dbc:	43520052 	cmpmi	r2, #82	; 0x52
    1dc0:	43505f43 	cmpmi	r0, #268	; 0x10c
    1dc4:	43314b4c 	teqmi	r1, #77824	; 0x13000
    1dc8:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1dcc:	74730067 	ldrbtvc	r0, [r3], #-103
    1dd0:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    1dd4:	00676572 	rsbeq	r6, r7, r2, ror r5
    1dd8:	5f434352 	svcpl	0x00434352
    1ddc:	31425041 	cmpcc	r2, r1, asr #32
    1de0:	69726550 	ldmdbvs	r2!, {r4, r6, r8, sl, sp, lr}^
    1de4:	6c436870 	mcrrvs	8, 7, r6, r3, cr0
    1de8:	436b636f 	cmnmi	fp, #-1140850687	; 0xbc000001
    1dec:	4100646d 	tstmi	r0, sp, ror #8
    1df0:	45324250 	ldrmi	r4, [r2, #-592]!
    1df4:	5300524e 	movwpl	r5, #590	; 0x24e
    1df8:	74726174 	ldrbtvc	r6, [r2], #-372
    1dfc:	6f437055 	svcvs	0x00437055
    1e00:	65746e75 	ldrbvs	r6, [r4, #-3701]!
    1e04:	43520072 	cmpmi	r2, #114	; 0x72
    1e08:	61425f43 	cmpvs	r2, r3, asr #30
    1e0c:	70756b63 	rsbsvc	r6, r5, r3, ror #22
    1e10:	65736552 	ldrbvs	r6, [r3, #-1362]!
    1e14:	646d4374 	strbtvs	r4, [sp], #-884
    1e18:	43435200 	movtmi	r5, #12800	; 0x3200
    1e1c:	6a64415f 	bvs	19123a0 <__Stack_Size+0x1911fa0>
    1e20:	48747375 	ldmdami	r4!, {r0, r2, r4, r5, r6, r8, r9, ip, sp, lr}^
    1e24:	61434953 	cmpvs	r3, r3, asr r9
    1e28:	7262696c 	rsbvc	r6, r2, #1769472	; 0x1b0000
    1e2c:	6f697461 	svcvs	0x00697461
    1e30:	6c61566e 	stclvs	6, cr5, [r1], #-440
    1e34:	41006575 	tstmi	r0, r5, ror r5
    1e38:	4c434344 	mcrrmi	3, 4, r4, r3, cr4
    1e3c:	72465f4b 	subvc	r5, r6, #300	; 0x12c
    1e40:	65757165 	ldrbvs	r7, [r5, #-357]!
    1e44:	0079636e 	rsbseq	r6, r9, lr, ror #6
    1e48:	5f434352 	svcpl	0x00434352
    1e4c:	47414c46 	strbmi	r4, [r1, -r6, asr #24]
    1e50:	43435200 	movtmi	r5, #12800	; 0x3200
    1e54:	4c4c505f 	mcrrmi	0, 5, r5, ip, cr15
    1e58:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
    1e5c:	52006563 	andpl	r6, r0, #415236096	; 0x18c00000
    1e60:	535f4343 	cmppl	pc, #201326593	; 0xc000001
    1e64:	4c435359 	mcrrmi	3, 5, r5, r3, cr9
    1e68:	6e6f434b 	cdpvs	3, 6, cr4, cr15, cr11, {2}
    1e6c:	00676966 	rsbeq	r6, r7, r6, ror #18
    1e70:	5f434352 	svcpl	0x00434352
    1e74:	46746547 	ldrbtmi	r6, [r4], -r7, asr #10
    1e78:	5367616c 	cmnpl	r7, #27	; 0x1b
    1e7c:	75746174 	ldrbvc	r6, [r4, #-372]!
    1e80:	43520073 	cmpmi	r2, #115	; 0x73
    1e84:	54525f43 	ldrbpl	r5, [r2], #-3907
    1e88:	4b4c4343 	blmi	1312b9c <__Stack_Size+0x131279c>
    1e8c:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    1e90:	52006769 	andpl	r6, r0, #27525120	; 0x1a40000
    1e94:	555f4343 	ldrbpl	r4, [pc, #-835]	; 1b59 <__Stack_Size+0x1759>
    1e98:	4c434253 	sfmmi	f4, 2, [r3], {83}
    1e9c:	756f534b 	strbvc	r5, [pc, #-843]!	; 1b59 <__Stack_Size+0x1759>
    1ea0:	00656372 	rsbeq	r6, r5, r2, ror r3
    1ea4:	5f434352 	svcpl	0x00434352
    1ea8:	61656c43 	cmnvs	r5, r3, asr #24
    1eac:	616c4672 	smcvs	50274
    1eb0:	43520067 	cmpmi	r2, #103	; 0x67
    1eb4:	59535f43 	ldmdbpl	r3, {r0, r1, r6, r8, r9, sl, fp, ip, lr}^
    1eb8:	4b4c4353 	blmi	1312c0c <__Stack_Size+0x131280c>
    1ebc:	45534800 	ldrbmi	r4, [r3, #-2048]
    1ec0:	74617453 	strbtvc	r7, [r1], #-1107
    1ec4:	52007375 	andpl	r7, r0, #-738197503	; 0xd4000001
    1ec8:	485f4343 	ldmdami	pc, {r0, r1, r6, r8, r9, lr}^
    1ecc:	6f434553 	svcvs	0x00434553
    1ed0:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    1ed4:	53595300 	cmppl	r9, #0	; 0x0
    1ed8:	5f4b4c43 	svcpl	0x004b4c43
    1edc:	71657246 	cmnvc	r5, r6, asr #4
    1ee0:	636e6575 	cmnvs	lr, #490733568	; 0x1d400000
    1ee4:	43520079 	cmpmi	r2, #121	; 0x79
    1ee8:	6c435f43 	mcrrvs	15, 4, r5, r3, cr3
    1eec:	736b636f 	cmnvc	fp, #-1140850687	; 0xbc000001
    1ef0:	4c435000 	marmi	acc0, r5, r3
    1ef4:	465f324b 	ldrbmi	r3, [pc], -fp, asr #4
    1ef8:	75716572 	ldrbvc	r6, [r1, #-1394]!
    1efc:	79636e65 	stmdbvc	r3!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
    1f00:	43435200 	movtmi	r5, #12800	; 0x3200
    1f04:	4354495f 	cmpmi	r4, #1556480	; 0x17c000
    1f08:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1f0c:	43520067 	cmpmi	r2, #103	; 0x67
    1f10:	50415f43 	subpl	r5, r1, r3, asr #30
    1f14:	65503242 	ldrbvs	r3, [r0, #-578]
    1f18:	68706972 	ldmdavs	r0!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    1f1c:	636f6c43 	cmnvs	pc, #17152	; 0x4300
    1f20:	646d436b 	strbtvs	r4, [sp], #-875
    1f24:	43435200 	movtmi	r5, #12800	; 0x3200
    1f28:	4553485f 	ldrbmi	r4, [r3, #-2143]
    1f2c:	43435200 	movtmi	r5, #12800	; 0x3200
    1f30:	5359535f 	cmppl	r9, #2080374785	; 0x7c000001
    1f34:	534b4c43 	movtpl	r4, #48195	; 0xbc43
    1f38:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
    1f3c:	43500065 	cmpmi	r0, #101	; 0x65
    1f40:	5f314b4c 	svcpl	0x00314b4c
    1f44:	71657246 	cmnvc	r5, r6, asr #4
    1f48:	636e6575 	cmnvs	lr, #490733568	; 0x1d400000
    1f4c:	43520079 	cmpmi	r2, #121	; 0x79
    1f50:	534c5f43 	movtpl	r5, #53059	; 0xcf43
    1f54:	6e6f4345 	cdpvs	3, 6, cr4, cr15, cr5, {2}
    1f58:	00676966 	rsbeq	r6, r7, r6, ror #18
    1f5c:	41425041 	cmpmi	r2, r1, asr #32
    1f60:	72504248 	subsvc	r4, r0, #-2147483644	; 0x80000004
    1f64:	54637365 	strbtpl	r7, [r3], #-869
    1f68:	656c6261 	strbvs	r6, [ip, #-609]!
    1f6c:	43435200 	movtmi	r5, #12800	; 0x3200
    1f70:	7465475f 	strbtvc	r4, [r5], #-1887
    1f74:	636f6c43 	cmnvs	pc, #17152	; 0x4300
    1f78:	7246736b 	subvc	r7, r6, #-1409286143	; 0xac000001
    1f7c:	73007165 	movwvc	r7, #357	; 0x165
    1f80:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
    1f84:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    1f88:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
    1f8c:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
    1f90:	6d74732f 	ldclvs	3, cr7, [r4, #-188]!
    1f94:	31663233 	cmncc	r6, r3, lsr r2
    1f98:	725f7830 	subsvc	r7, pc, #3145728	; 0x300000
    1f9c:	632e6363 	teqvs	lr, #-1946157055	; 0x8c000001
    1fa0:	43435200 	movtmi	r5, #12800	; 0x3200
    1fa4:	4354525f 	cmpmi	r4, #-268435451	; 0xf0000005
    1fa8:	434b4c43 	movtmi	r4, #48195	; 0xbc43
    1fac:	5200646d 	andpl	r6, r0, #1828716544	; 0x6d000000
    1fb0:	435f4343 	cmpmi	pc, #201326593	; 0xc000001
    1fb4:	6b636f6c 	blvs	18ddd6c <__Stack_Size+0x18dd96c>
    1fb8:	75636553 	strbvc	r6, [r3, #-1363]!
    1fbc:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    1fc0:	74737953 	ldrbtvc	r7, [r3], #-2387
    1fc4:	6d436d65 	stclvs	13, cr6, [r3, #-404]
    1fc8:	43520064 	cmpmi	r2, #100	; 0x64
    1fcc:	43485f43 	movtmi	r5, #36675	; 0x8f43
    1fd0:	6f434b4c 	svcvs	0x00434b4c
    1fd4:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    1fd8:	43435200 	movtmi	r5, #12800	; 0x3200
    1fdc:	4953485f 	ldmdbmi	r3, {r0, r1, r2, r3, r4, r6, fp, lr}^
    1fe0:	00646d43 	rsbeq	r6, r4, r3, asr #26
    1fe4:	5f434352 	svcpl	0x00434352
    1fe8:	004f434d 	subeq	r4, pc, sp, asr #6
    1fec:	5f434352 	svcpl	0x00434352
    1ff0:	52005449 	andpl	r5, r0, #1224736768	; 0x49000000
    1ff4:	415f4343 	cmpmi	pc, r3, asr #6
    1ff8:	65504248 	ldrbvs	r4, [r0, #-584]
    1ffc:	68706972 	ldmdavs	r0!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    2000:	43435200 	movtmi	r5, #12800	; 0x3200
    2004:	4c43505f 	mcrrmi	0, 5, r5, r3, cr15
    2008:	6f43324b 	svcvs	0x0043324b
    200c:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    2010:	43444100 	movtmi	r4, #16640	; 0x4100
    2014:	73657250 	cmnvc	r5, #5	; 0x5
    2018:	62615463 	rsbvs	r5, r1, #1660944384	; 0x63000000
    201c:	5300656c 	movwpl	r6, #1388	; 0x56c
    2020:	69547379 	ldmdbvs	r4, {r0, r3, r4, r5, r6, r8, r9, ip, sp, lr}^
    2024:	475f6b63 	ldrbmi	r6, [pc, -r3, ror #22]
    2028:	6f437465 	svcvs	0x00437465
    202c:	65746e75 	ldrbvs	r6, [r4, #-3701]!
    2030:	79530072 	ldmdbvc	r3, {r1, r4, r5, r6}^
    2034:	63695473 	cmnvs	r9, #1929379840	; 0x73000000
    2038:	65535f6b 	ldrbvs	r5, [r3, #-3947]
    203c:	6c655274 	sfmvs	f5, 2, [r5], #-464
    2040:	0064616f 	rsbeq	r6, r4, pc, ror #2
    2044:	54737953 	ldrbtpl	r7, [r3], #-2387
    2048:	5f6b6369 	svcpl	0x006b6369
    204c:	46746547 	ldrbtmi	r6, [r4], -r7, asr #10
    2050:	5367616c 	cmnpl	r7, #27	; 0x1b
    2054:	75746174 	ldrbvc	r6, [r4, #-372]!
    2058:	79530073 	ldmdbvc	r3, {r0, r1, r4, r5, r6}^
    205c:	63695473 	cmnvs	r9, #1929379840	; 0x73000000
    2060:	4c465f6b 	mcrrmi	15, 6, r5, r6, cr11
    2064:	43004741 	movwmi	r4, #1857	; 0x741
    2068:	42494c41 	submi	r4, r9, #16640	; 0x4100
    206c:	6d747300 	ldclvs	3, cr7, [r4]
    2070:	31663233 	cmncc	r6, r3, lsr r2
    2074:	6c5f7830 	mrrcvs	8, 3, r7, pc, cr0
    2078:	732f6269 	teqvc	pc, #-1879048186	; 0x90000006
    207c:	732f6372 	teqvc	pc, #-939524095	; 0xc8000001
    2080:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
    2084:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    2088:	7379735f 	cmnvc	r9, #2080374785	; 0x7c000001
    208c:	6b636974 	blvs	18dc664 <__Stack_Size+0x18dc264>
    2090:	4300632e 	movwmi	r6, #814	; 0x32e
    2094:	004c5254 	subeq	r5, ip, r4, asr r2
    2098:	54737953 	ldrbtpl	r7, [r3], #-2387
    209c:	5f6b6369 	svcpl	0x006b6369
    20a0:	6e756f43 	cdpvs	15, 7, cr6, cr5, cr3, {2}
    20a4:	43726574 	cmnmi	r2, #486539264	; 0x1d000000
    20a8:	5300646d 	movwpl	r6, #1133	; 0x46d
    20ac:	69547379 	ldmdbvs	r4, {r0, r3, r4, r5, r6, r8, r9, ip, sp, lr}^
    20b0:	435f6b63 	cmpmi	pc, #101376	; 0x18c00
    20b4:	746e756f 	strbtvc	r7, [lr], #-1391
    20b8:	53007265 	movwpl	r7, #613	; 0x265
    20bc:	69547379 	ldmdbvs	r4, {r0, r3, r4, r5, r6, r8, r9, ip, sp, lr}^
    20c0:	435f6b63 	cmpmi	pc, #101376	; 0x18c00
    20c4:	6f534b4c 	svcvs	0x00534b4c
    20c8:	65637275 	strbvs	r7, [r3, #-629]!
    20cc:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    20d0:	4c006769 	stcmi	7, cr6, [r0], {105}
    20d4:	0044414f 	subeq	r4, r4, pc, asr #2
    20d8:	54737953 	ldrbtpl	r7, [r3], #-2387
    20dc:	5f6b6369 	svcpl	0x006b6369
    20e0:	534b4c43 	movtpl	r4, #48195	; 0xbc43
    20e4:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
    20e8:	79530065 	ldmdbvc	r3, {r0, r2, r5, r6}^
    20ec:	63695473 	cmnvs	r9, #1929379840	; 0x73000000
    20f0:	54495f6b 	strbpl	r5, [r9], #-3947
    20f4:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    20f8:	54006769 	strpl	r6, [r0], #-1897
    20fc:	4f5f4d49 	svcmi	0x005f4d49
    2100:	61463443 	cmpvs	r6, r3, asr #8
    2104:	6f437473 	svcvs	0x00437473
    2108:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    210c:	4d495400 	cfstrdmi	mvd5, [r9]
    2110:	31434f5f 	cmpcc	r3, pc, asr pc
    2114:	616c6f50 	cmnvs	ip, r0, asr pc
    2118:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    211c:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    2120:	54006769 	strpl	r6, [r0], #-1897
    2124:	495f4d49 	ldmdbmi	pc, {r0, r3, r6, r8, sl, fp, lr}^
    2128:	72745343 	rsbsvc	r5, r4, #201326593	; 0xc000001
    212c:	49746375 	ldmdbmi	r4!, {r0, r2, r4, r5, r6, r8, r9, sp, lr}^
    2130:	0074696e 	rsbseq	r6, r4, lr, ror #18
    2134:	5f4d4954 	svcpl	0x004d4954
    2138:	5034434f 	eorspl	r4, r4, pc, asr #6
    213c:	6f6c6572 	svcvs	0x006c6572
    2140:	6f436461 	svcvs	0x00436461
    2144:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    2148:	4d495400 	cfstrdmi	mvd5, [r9]
    214c:	7465535f 	strbtvc	r5, [r5], #-863
    2150:	706d6f43 	rsbvc	r6, sp, r3, asr #30
    2154:	31657261 	cmncc	r5, r1, ror #4
    2158:	4d495400 	cfstrdmi	mvd5, [r9]
    215c:	7465535f 	strbtvc	r5, [r5], #-863
    2160:	706d6f43 	rsbvc	r6, sp, r3, asr #30
    2164:	32657261 	rsbcc	r7, r5, #268435462	; 0x10000006
    2168:	4d495400 	cfstrdmi	mvd5, [r9]
    216c:	6572505f 	ldrbvs	r5, [r2, #-95]!
    2170:	6c616373 	stclvs	3, cr6, [r1], #-460
    2174:	54007265 	strpl	r7, [r0], #-613
    2178:	535f4d49 	cmppl	pc, #4672	; 0x1240
    217c:	6f437465 	svcvs	0x00437465
    2180:	7261706d 	rsbvc	r7, r1, #109	; 0x6d
    2184:	54003465 	strpl	r3, [r0], #-1125
    2188:	4f5f4d49 	svcmi	0x005f4d49
    218c:	504e3343 	subpl	r3, lr, r3, asr #6
    2190:	72616c6f 	rsbvc	r6, r1, #28416	; 0x6f00
    2194:	43797469 	cmnmi	r9, #1761607680	; 0x69000000
    2198:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    219c:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    21a0:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    21a4:	6c657250 	sfmvs	f7, 2, [r5], #-320
    21a8:	0064616f 	rsbeq	r6, r4, pc, ror #2
    21ac:	5f4d4954 	svcpl	0x004d4954
    21b0:	6e49434f 	cdpvs	3, 4, cr4, cr9, cr15, {2}
    21b4:	79547469 	ldmdbvc	r4, {r0, r3, r5, r6, sl, ip, sp, lr}^
    21b8:	65446570 	strbvs	r6, [r4, #-1392]
    21bc:	49540066 	ldmdbmi	r4, {r1, r2, r5, r6}^
    21c0:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    21c4:	616c6f50 	cmnvs	ip, r0, asr pc
    21c8:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    21cc:	4d495400 	cfstrdmi	mvd5, [r9]
    21d0:	33434f5f 	movtcc	r4, #16223	; 0x3f5f
    21d4:	6c657250 	sfmvs	f7, 2, [r5], #-320
    21d8:	4364616f 	cmnmi	r4, #-1073741797	; 0xc000001b
    21dc:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    21e0:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    21e4:	65475f4d 	strbvs	r5, [r7, #-3917]
    21e8:	616c4674 	smcvs	50276
    21ec:	61745367 	cmnvs	r4, r7, ror #6
    21f0:	00737574 	rsbseq	r7, r3, r4, ror r5
    21f4:	5f324954 	svcpl	0x00324954
    21f8:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    21fc:	54006769 	strpl	r6, [r0], #-1897
    2200:	4f5f4d49 	svcmi	0x005f4d49
    2204:	73614643 	cmnvc	r1, #70254592	; 0x4300000
    2208:	49540074 	ldmdbmi	r4, {r2, r4, r5, r6}^
    220c:	4b435f4d 	blmi	10d9f48 <__Stack_Size+0x10d9b48>
    2210:	49540044 	ldmdbmi	r4, {r2, r6}^
    2214:	43495f4d 	movtmi	r5, #40781	; 0x9f4d
    2218:	74696e49 	strbtvc	r6, [r9], #-3657
    221c:	65707954 	ldrbvs	r7, [r0, #-2388]!
    2220:	00666544 	rsbeq	r6, r6, r4, asr #10
    2224:	5f4d4954 	svcpl	0x004d4954
    2228:	75706e49 	ldrbvc	r6, [r0, #-3657]!
    222c:	69725474 	ldmdbvs	r2!, {r2, r4, r5, r6, sl, ip, lr}^
    2230:	72656767 	rsbvc	r6, r5, #27000832	; 0x19c0000
    2234:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
    2238:	54006563 	strpl	r6, [r0], #-1379
    223c:	445f4d49 	ldrbmi	r4, [pc], #3401	; 2244 <__Stack_Size+0x1e44>
    2240:	6142414d 	cmpvs	r2, sp, asr #2
    2244:	54006573 	strpl	r6, [r0], #-1395
    2248:	455f4d49 	ldrbmi	r4, [pc, #-3401]	; 1507 <__Stack_Size+0x1107>
    224c:	52547478 	subspl	r7, r4, #2013265920	; 0x78000000
    2250:	65725047 	ldrbvs	r5, [r2, #-71]!
    2254:	6c616373 	stclvs	3, cr6, [r1], #-460
    2258:	54007265 	strpl	r7, [r0], #-613
    225c:	435f4d49 	cmpmi	pc, #4672	; 0x1240
    2260:	434e7843 	movtmi	r7, #59459	; 0xe843
    2264:	6900646d 	stmdbvs	r0, {r0, r2, r3, r5, r6, sl, sp, lr}
    2268:	616e6574 	smcvs	58964
    226c:	00656c62 	rsbeq	r6, r5, r2, ror #24
    2270:	5f4d4954 	svcpl	0x004d4954
    2274:	5032434f 	eorspl	r4, r2, pc, asr #6
    2278:	6f6c6572 	svcvs	0x006c6572
    227c:	6f436461 	svcvs	0x00436461
    2280:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    2284:	4d495400 	cfstrdmi	mvd5, [r9]
    2288:	726f465f 	rsbvc	r4, pc, #99614720	; 0x5f00000
    228c:	4f646563 	svcmi	0x00646563
    2290:	6f433243 	svcvs	0x00433243
    2294:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    2298:	4d495400 	cfstrdmi	mvd5, [r9]
    229c:	53434f5f 	movtpl	r4, #16223	; 0x3f5f
    22a0:	63757274 	cmnvs	r5, #1073741831	; 0x40000007
    22a4:	696e4974 	stmdbvs	lr!, {r2, r4, r5, r6, r8, fp, lr}^
    22a8:	49540074 	ldmdbmi	r4, {r2, r4, r5, r6}^
    22ac:	70555f4d 	subsvc	r5, r5, sp, asr #30
    22b0:	65746164 	ldrbvs	r6, [r4, #-356]!
    22b4:	75716552 	ldrbvc	r6, [r1, #-1362]!
    22b8:	43747365 	cmnmi	r4, #-1811939327	; 0x94000001
    22bc:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    22c0:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    22c4:	65445f4d 	strbvs	r5, [r4, #-3917]
    22c8:	74696e49 	strbtvc	r6, [r9], #-3657
    22cc:	4d495400 	cfstrdmi	mvd5, [r9]
    22d0:	6c65535f 	stclvs	3, cr5, [r5], #-380
    22d4:	43746365 	cmnmi	r4, #-1811939327	; 0x94000001
    22d8:	414d4443 	cmpmi	sp, r3, asr #8
    22dc:	4d495400 	cfstrdmi	mvd5, [r9]
    22e0:	4d504f5f 	ldclmi	15, cr4, [r0, #-380]
    22e4:	0065646f 	rsbeq	r6, r5, pc, ror #8
    22e8:	5f4d4954 	svcpl	0x004d4954
    22ec:	4931434f 	ldmdbmi	r1!, {r0, r1, r2, r3, r6, r8, r9, lr}
    22f0:	0074696e 	rsbseq	r6, r4, lr, ror #18
    22f4:	5f4d4954 	svcpl	0x004d4954
    22f8:	5031434f 	eorspl	r4, r1, pc, asr #6
    22fc:	6f6c6572 	svcvs	0x006c6572
    2300:	6f436461 	svcvs	0x00436461
    2304:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    2308:	4d495400 	cfstrdmi	mvd5, [r9]
    230c:	3143495f 	cmpcc	r3, pc, asr r9
    2310:	616c6f50 	cmnvs	ip, r0, asr pc
    2314:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    2318:	4d495400 	cfstrdmi	mvd5, [r9]
    231c:	7465475f 	strbtvc	r4, [r5], #-1887
    2320:	74706143 	ldrbtvc	r6, [r0], #-323
    2324:	31657275 	smccc	22309
    2328:	4d495400 	cfstrdmi	mvd5, [r9]
    232c:	49434f5f 	stmdbmi	r3, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, lr}^
    2330:	53656c64 	cmnpl	r5, #25600	; 0x6400
    2334:	65746174 	ldrbvs	r6, [r4, #-372]!
    2338:	706d7400 	rsbvc	r7, sp, r0, lsl #8
    233c:	72636d73 	rsbvc	r6, r3, #7360	; 0x1cc0
    2340:	4d495400 	cfstrdmi	mvd5, [r9]
    2344:	33434f5f 	movtcc	r4, #16223	; 0x3f5f
    2348:	74736146 	ldrbtvc	r6, [r3], #-326
    234c:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    2350:	54006769 	strpl	r6, [r0], #-1897
    2354:	00784d49 	rsbseq	r4, r8, r9, asr #26
    2358:	5f4d4954 	svcpl	0x004d4954
    235c:	63726f46 	cmnvs	r2, #280	; 0x118
    2360:	63416465 	movtvs	r6, #5221	; 0x1465
    2364:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
    2368:	4d495400 	cfstrdmi	mvd5, [r9]
    236c:	3243495f 	subcc	r4, r3, #1556480	; 0x17c000
    2370:	616c6f50 	cmnvs	ip, r0, asr pc
    2374:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    2378:	4d495400 	cfstrdmi	mvd5, [r9]
    237c:	7465535f 	strbtvc	r5, [r5], #-863
    2380:	50344349 	eorspl	r4, r4, r9, asr #6
    2384:	63736572 	cmnvs	r3, #478150656	; 0x1c800000
    2388:	72656c61 	rsbvc	r6, r5, #24832	; 0x6100
    238c:	4d495400 	cfstrdmi	mvd5, [r9]
    2390:	616c535f 	cmnvs	ip, pc, asr r3
    2394:	6f4d6576 	svcvs	0x004d6576
    2398:	54006564 	strpl	r6, [r0], #-1380
    239c:	4f5f4d49 	svcmi	0x005f4d49
    23a0:	53495353 	movtpl	r5, #37715	; 0x9353
    23a4:	65746174 	ldrbvs	r6, [r4, #-372]!
    23a8:	706d7400 	rsbvc	r7, sp, r0, lsl #8
    23ac:	00317263 	eorseq	r7, r1, r3, ror #4
    23b0:	5f4d4954 	svcpl	0x004d4954
    23b4:	65707954 	ldrbvs	r7, [r0, #-2388]!
    23b8:	00666544 	rsbeq	r6, r6, r4, asr #10
    23bc:	5f4d4954 	svcpl	0x004d4954
    23c0:	4932434f 	ldmdbmi	r2!, {r0, r1, r2, r3, r6, r8, r9, lr}
    23c4:	0074696e 	rsbseq	r6, r4, lr, ror #18
    23c8:	5f4d4954 	svcpl	0x004d4954
    23cc:	43525445 	cmpmi	r2, #1157627904	; 0x45000000
    23d0:	6b636f6c 	blvs	18de188 <__Stack_Size+0x18ddd88>
    23d4:	65646f4d 	strbvs	r6, [r4, #-3917]!
    23d8:	6e6f4332 	mcrvs	3, 3, r4, cr15, cr2, {1}
    23dc:	00676966 	rsbeq	r6, r7, r6, ror #18
    23e0:	5f314954 	svcpl	0x00314954
    23e4:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    23e8:	54006769 	strpl	r6, [r0], #-1897
    23ec:	475f4d49 	ldrbmi	r4, [pc, -r9, asr #26]
    23f0:	61437465 	cmpvs	r3, r5, ror #8
    23f4:	72757470 	rsbsvc	r7, r5, #1879048192	; 0x70000000
    23f8:	54003265 	strpl	r3, [r0], #-613
    23fc:	475f4d49 	ldrbmi	r4, [pc, -r9, asr #26]
    2400:	61437465 	cmpvs	r3, r5, ror #8
    2404:	72757470 	rsbsvc	r7, r5, #1879048192	; 0x70000000
    2408:	54003365 	strpl	r3, [r0], #-869
    240c:	475f4d49 	ldrbmi	r4, [pc, -r9, asr #26]
    2410:	61437465 	cmpvs	r3, r5, ror #8
    2414:	72757470 	rsbsvc	r7, r5, #1879048192	; 0x70000000
    2418:	54003465 	strpl	r3, [r0], #-1125
    241c:	505f4d49 	subspl	r4, pc, r9, asr #26
    2420:	65736c75 	ldrbvs	r6, [r3, #-3189]!
    2424:	4d495400 	cfstrdmi	mvd5, [r9]
    2428:	414d445f 	cmpmi	sp, pc, asr r4
    242c:	73727542 	cmnvc	r2, #276824064	; 0x10800000
    2430:	6e654c74 	mcrvs	12, 3, r4, cr5, cr4, {3}
    2434:	00687467 	rsbeq	r7, r8, r7, ror #8
    2438:	5f4d4954 	svcpl	0x004d4954
    243c:	636f6c43 	cmnvs	pc, #17152	; 0x4300
    2440:	7669446b 	strbtvc	r4, [r9], -fp, ror #8
    2444:	6f697369 	svcvs	0x00697369
    2448:	4954006e 	ldmdbmi	r4, {r1, r2, r3, r5, r6}^
    244c:	754f5f4d 	strbvc	r5, [pc, #-3917]	; 1507 <__Stack_Size+0x1107>
    2450:	74757074 	ldrbtvc	r7, [r5], #-116
    2454:	74617453 	strbtvc	r7, [r1], #-1107
    2458:	49540065 	ldmdbmi	r4, {r0, r2, r5, r6}^
    245c:	6c435f4d 	mcrrvs	15, 4, r5, r3, cr13
    2460:	46726165 	ldrbtmi	r6, [r2], -r5, ror #2
    2464:	0067616c 	rsbeq	r6, r7, ip, ror #2
    2468:	5f4d4954 	svcpl	0x004d4954
    246c:	61656c43 	cmnvs	r5, r3, asr #24
    2470:	34434f72 	strbcc	r4, [r3], #-3954
    2474:	00666552 	rsbeq	r6, r6, r2, asr r5
    2478:	5f4d4954 	svcpl	0x004d4954
    247c:	78525449 	ldmdavc	r2, {r0, r3, r6, sl, ip, lr}^
    2480:	65747845 	ldrbvs	r7, [r4, #-2117]!
    2484:	6c616e72 	stclvs	14, cr6, [r1], #-456
    2488:	636f6c43 	cmnvs	pc, #17152	; 0x4300
    248c:	6e6f436b 	cdpvs	3, 6, cr4, cr15, cr11, {3}
    2490:	00676966 	rsbeq	r6, r7, r6, ror #18
    2494:	5f4d4954 	svcpl	0x004d4954
    2498:	61656c43 	cmnvs	r5, r3, asr #24
    249c:	50544972 	subspl	r4, r4, r2, ror r9
    24a0:	69646e65 	stmdbvs	r4!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
    24a4:	6942676e 	stmdbvs	r2, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}^
    24a8:	49540074 	ldmdbmi	r4, {r2, r4, r5, r6}^
    24ac:	4d445f4d 	stclmi	15, cr5, [r4, #-308]
    24b0:	6e6f4341 	cdpvs	3, 6, cr4, cr15, cr1, {2}
    24b4:	00676966 	rsbeq	r6, r7, r6, ror #18
    24b8:	5f4d4954 	svcpl	0x004d4954
    24bc:	50525241 	subspl	r5, r2, r1, asr #4
    24c0:	6f6c6572 	svcvs	0x006c6572
    24c4:	6f436461 	svcvs	0x00436461
    24c8:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    24cc:	6d747300 	ldclvs	3, cr7, [r4]
    24d0:	31663233 	cmncc	r6, r3, lsr r2
    24d4:	6c5f7830 	mrrcvs	8, 3, r7, pc, cr0
    24d8:	732f6269 	teqvc	pc, #-1879048186	; 0x90000006
    24dc:	732f6372 	teqvc	pc, #-939524095	; 0xc8000001
    24e0:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
    24e4:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    24e8:	6d69745f 	cfstrdvs	mvd7, [r9, #-380]!
    24ec:	5400632e 	strpl	r6, [r0], #-814
    24f0:	425f4d49 	subsmi	r4, pc, #4672	; 0x1240
    24f4:	49525444 	ldmdbmi	r2, {r2, r6, sl, ip, lr}^
    24f8:	5374696e 	cmnpl	r4, #1802240	; 0x1b8000
    24fc:	63757274 	cmnvs	r5, #1073741831	; 0x40000007
    2500:	6d740074 	ldclvs	0, cr0, [r4, #-464]!
    2504:	65636370 	strbvs	r6, [r3, #-880]!
    2508:	49540072 	ldmdbmi	r4, {r1, r4, r5, r6}^
    250c:	65535f4d 	ldrbvs	r5, [r3, #-3917]
    2510:	6f6c4374 	svcvs	0x006c4374
    2514:	69446b63 	stmdbvs	r4, {r0, r1, r5, r6, r8, r9, fp, sp, lr}^
    2518:	69736976 	ldmdbvs	r3!, {r1, r2, r4, r5, r6, r8, fp, sp, lr}^
    251c:	54006e6f 	strpl	r6, [r0], #-3695
    2520:	4f5f4d49 	svcmi	0x005f4d49
    2524:	61463243 	cmpvs	r6, r3, asr #4
    2528:	6f437473 	svcvs	0x00437473
    252c:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    2530:	4d495400 	cfstrdmi	mvd5, [r9]
    2534:	6572425f 	ldrbvs	r4, [r2, #-607]!
    2538:	6f506b61 	svcvs	0x00506b61
    253c:	6972616c 	ldmdbvs	r2!, {r2, r3, r5, r6, r8, sp, lr}^
    2540:	54007974 	strpl	r7, [r0], #-2420
    2544:	535f4d49 	cmppl	pc, #4672	; 0x1240
    2548:	63656c65 	cmnvs	r5, #25856	; 0x6500
    254c:	74754f74 	ldrbtvc	r4, [r5], #-3956
    2550:	54747570 	ldrbtpl	r7, [r4], #-1392
    2554:	67676972 	undefined
    2558:	54007265 	strpl	r7, [r0], #-613
    255c:	545f4d49 	ldrbpl	r4, [pc], #3401	; 2564 <__Stack_Size+0x2164>
    2560:	42656d69 	rsbmi	r6, r5, #6720	; 0x1a40
    2564:	49657361 	stmdbmi	r5!, {r0, r5, r6, r8, r9, ip, sp, lr}^
    2568:	5374696e 	cmnpl	r4, #1802240	; 0x1b8000
    256c:	63757274 	cmnvs	r5, #1073741831	; 0x40000007
    2570:	49540074 	ldmdbmi	r4, {r2, r4, r5, r6}^
    2574:	65535f4d 	ldrbvs	r5, [r3, #-3917]
    2578:	7463656c 	strbtvc	r6, [r3], #-1388
    257c:	4d78434f 	ldclmi	3, cr4, [r8, #-316]!
    2580:	4d495400 	cfstrdmi	mvd5, [r9]
    2584:	414c465f 	cmpmi	ip, pc, asr r6
    2588:	49540047 	ldmdbmi	r4, {r0, r1, r2, r6}^
    258c:	4f4c5f4d 	svcmi	0x004c5f4d
    2590:	654c4b43 	strbvs	r4, [ip, #-2883]
    2594:	006c6576 	rsbeq	r6, ip, r6, ror r5
    2598:	5f4d4954 	svcpl	0x004d4954
    259c:	43746553 	cmnmi	r4, #348127232	; 0x14c00000
    25a0:	746e756f 	strbtvc	r7, [lr], #-1391
    25a4:	54007265 	strpl	r7, [r0], #-613
    25a8:	445f4d49 	ldrbmi	r4, [pc], #3401	; 25b0 <__Stack_Size+0x21b0>
    25ac:	6f53414d 	svcvs	0x0053414d
    25b0:	65637275 	strbvs	r7, [r3, #-629]!
    25b4:	4d495400 	cfstrdmi	mvd5, [r9]
    25b8:	636e455f 	cmnvs	lr, #398458880	; 0x17c00000
    25bc:	7265646f 	rsbvc	r6, r5, #1862270976	; 0x6f000000
    25c0:	65646f4d 	strbvs	r6, [r4, #-3917]!
    25c4:	4d495400 	cfstrdmi	mvd5, [r9]
    25c8:	5043495f 	subpl	r4, r3, pc, asr r9
    25cc:	63736572 	cmnvs	r3, #478150656	; 0x1c800000
    25d0:	72656c61 	rsbvc	r6, r5, #24832	; 0x6100
    25d4:	4d495400 	cfstrdmi	mvd5, [r9]
    25d8:	43434f5f 	movtmi	r4, #16223	; 0x3f5f
    25dc:	7261656c 	rsbvc	r6, r1, #452984832	; 0x1b000000
    25e0:	4d495400 	cfstrdmi	mvd5, [r9]
    25e4:	4353505f 	cmpmi	r3, #95	; 0x5f
    25e8:	6f6c6552 	svcvs	0x006c6552
    25ec:	6f4d6461 	svcvs	0x004d6461
    25f0:	54006564 	strpl	r6, [r0], #-1380
    25f4:	435f4d49 	cmpmi	pc, #4672	; 0x1240
    25f8:	6d437843 	stclvs	8, cr7, [r3, #-268]
    25fc:	49540064 	ldmdbmi	r4, {r2, r5, r6}^
    2600:	65475f4d 	strbvs	r5, [r7, #-3917]
    2604:	65725074 	ldrbvs	r5, [r2, #-116]!
    2608:	6c616373 	stclvs	3, cr6, [r1], #-460
    260c:	45007265 	strmi	r7, [r0, #-613]
    2610:	52547478 	subspl	r7, r4, #2013265920	; 0x78000000
    2614:	6c694647 	stclvs	6, cr4, [r9], #-284
    2618:	00726574 	rsbseq	r6, r2, r4, ror r5
    261c:	5f4d4954 	svcpl	0x004d4954
    2620:	52544442 	subspl	r4, r4, #1107296256	; 0x42000000
    2624:	74696e49 	strbtvc	r6, [r9], #-3657
    2628:	65707954 	ldrbvs	r7, [r0, #-2388]!
    262c:	00666544 	rsbeq	r6, r6, r4, asr #10
    2630:	5f4d4954 	svcpl	0x004d4954
    2634:	656c6553 	strbvs	r6, [ip, #-1363]!
    2638:	61487463 	cmpvs	r8, r3, ror #8
    263c:	65536c6c 	ldrbvs	r6, [r3, #-3180]
    2640:	726f736e 	rsbvc	r7, pc, #-1207959551	; 0xb8000001
    2644:	4d495400 	cfstrdmi	mvd5, [r9]
    2648:	6e65475f 	mcrvs	7, 3, r4, cr5, cr15, {2}
    264c:	74617265 	strbtvc	r7, [r1], #-613
    2650:	65764565 	ldrbvs	r4, [r6, #-1381]!
    2654:	5400746e 	strpl	r7, [r0], #-1134
    2658:	535f4d49 	cmppl	pc, #4672	; 0x1240
    265c:	43497465 	movtmi	r7, #37989	; 0x9465
    2660:	65725032 	ldrbvs	r5, [r2, #-50]!
    2664:	6c616373 	stclvs	3, cr6, [r1], #-460
    2668:	54007265 	strpl	r7, [r0], #-613
    266c:	525f4d49 	subspl	r4, pc, #4672	; 0x1240
    2670:	74657065 	strbtvc	r7, [r5], #-101
    2674:	6f697469 	svcvs	0x00697469
    2678:	756f436e 	strbvc	r4, [pc, #-878]!	; 2312 <__Stack_Size+0x1f12>
    267c:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
    2680:	4d495400 	cfstrdmi	mvd5, [r9]
    2684:	7843435f 	stmdavc	r3, {r0, r1, r2, r3, r4, r6, r8, r9, lr}^
    2688:	4954004e 	ldmdbmi	r4, {r1, r2, r3, r6}^
    268c:	72425f4d 	subvc	r5, r2, #308	; 0x134
    2690:	006b6165 	rsbeq	r6, fp, r5, ror #2
    2694:	5f4d4954 	svcpl	0x004d4954
    2698:	504e434f 	subpl	r4, lr, pc, asr #6
    269c:	72616c6f 	rsbvc	r6, r1, #28416	; 0x6f00
    26a0:	00797469 	rsbseq	r7, r9, r9, ror #8
    26a4:	5f4d4954 	svcpl	0x004d4954
    26a8:	45784954 	ldrbmi	r4, [r8, #-2388]!
    26ac:	72657478 	rsbvc	r7, r5, #2013265920	; 0x78000000
    26b0:	436c616e 	cmnmi	ip, #-2147483621	; 0x8000001b
    26b4:	6f534b4c 	svcvs	0x00534b4c
    26b8:	65637275 	strbvs	r7, [r3, #-629]!
    26bc:	4d495400 	cfstrdmi	mvd5, [r9]
    26c0:	6d69545f 	cfstrdvs	mvd5, [r9, #-380]!
    26c4:	73614265 	cmnvc	r1, #1342177286	; 0x50000006
    26c8:	696e4965 	stmdbvs	lr!, {r0, r2, r5, r6, r8, fp, lr}^
    26cc:	49540074 	ldmdbmi	r4, {r2, r4, r5, r6}^
    26d0:	70555f4d 	subsvc	r5, r5, sp, asr #30
    26d4:	65746164 	ldrbvs	r6, [r4, #-356]!
    26d8:	61736944 	cmnvs	r3, r4, asr #18
    26dc:	43656c62 	cmnmi	r5, #25088	; 0x6200
    26e0:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    26e4:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    26e8:	70555f4d 	subsvc	r5, r5, sp, asr #30
    26ec:	65746164 	ldrbvs	r6, [r4, #-356]!
    26f0:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
    26f4:	54006563 	strpl	r6, [r0], #-1379
    26f8:	495f4d49 	ldmdbmi	pc, {r0, r3, r6, r8, sl, fp, lr}^
    26fc:	696e4943 	stmdbvs	lr!, {r0, r1, r6, r8, fp, lr}^
    2700:	72745374 	rsbsvc	r5, r4, #-805306367	; 0xd0000001
    2704:	00746375 	rsbseq	r6, r4, r5, ror r3
    2708:	5f334954 	svcpl	0x00334954
    270c:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    2710:	54006769 	strpl	r6, [r0], #-1897
    2714:	435f4d49 	cmpmi	pc, #4672	; 0x1240
    2718:	746e756f 	strbtvc	r7, [lr], #-1391
    271c:	6f4d7265 	svcvs	0x004d7265
    2720:	54006564 	strpl	r6, [r0], #-1380
    2724:	455f4d49 	ldrbmi	r4, [pc, #-3401]	; 19e3 <__Stack_Size+0x15e3>
    2728:	646f636e 	strbtvs	r6, [pc], #878	; 2730 <__Stack_Size+0x2330>
    272c:	6e497265 	cdpvs	2, 4, cr7, cr9, cr5, {3}
    2730:	66726574 	undefined
    2734:	43656361 	cmnmi	r5, #-2080374783	; 0x84000001
    2738:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    273c:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    2740:	6f435f4d 	svcvs	0x00435f4d
    2744:	65746e75 	ldrbvs	r6, [r4, #-3701]!
    2748:	646f4d72 	strbtvs	r4, [pc], #3442	; 2750 <__Stack_Size+0x2350>
    274c:	6e6f4365 	cdpvs	3, 6, cr4, cr15, cr5, {3}
    2750:	00676966 	rsbeq	r6, r7, r6, ror #18
    2754:	5f4d4954 	svcpl	0x004d4954
    2758:	43746553 	cmnmi	r4, #348127232	; 0x14c00000
    275c:	61706d6f 	cmnvs	r0, pc, ror #26
    2760:	00336572 	eorseq	r6, r3, r2, ror r5
    2764:	5f4d4954 	svcpl	0x004d4954
    2768:	61656c43 	cmnvs	r5, r3, asr #24
    276c:	33434f72 	movtcc	r4, #16242	; 0x3f72
    2770:	00666552 	rsbeq	r6, r6, r2, asr r5
    2774:	5f4d4954 	svcpl	0x004d4954
    2778:	4934434f 	ldmdbmi	r4!, {r0, r1, r2, r3, r6, r8, r9, lr}
    277c:	0074696e 	rsbseq	r6, r4, lr, ror #18
    2780:	5f4d4954 	svcpl	0x004d4954
    2784:	63726f46 	cmnvs	r2, #280	; 0x118
    2788:	434f6465 	movtmi	r6, #62565	; 0xf465
    278c:	6e6f4334 	mcrvs	3, 3, r4, cr15, cr4, {1}
    2790:	00676966 	rsbeq	r6, r7, r6, ror #18
    2794:	5f4d4954 	svcpl	0x004d4954
    2798:	43746547 	cmnmi	r4, #297795584	; 0x11c00000
    279c:	746e756f 	strbtvc	r7, [lr], #-1391
    27a0:	54007265 	strpl	r7, [r0], #-613
    27a4:	4f5f4d49 	svcmi	0x005f4d49
    27a8:	696e4943 	stmdbvs	lr!, {r0, r1, r6, r8, fp, lr}^
    27ac:	72745374 	rsbsvc	r5, r4, #-805306367	; 0xd0000001
    27b0:	00746375 	rsbseq	r6, r4, r5, ror r3
    27b4:	5f4d4954 	svcpl	0x004d4954
    27b8:	656c6553 	strbvs	r6, [ip, #-1363]!
    27bc:	6c537463 	cfldrdvs	mvd7, [r3], {99}
    27c0:	4d657661 	stclmi	6, cr7, [r5, #-388]!
    27c4:	0065646f 	rsbeq	r6, r5, pc, ror #8
    27c8:	5f4d4954 	svcpl	0x004d4954
    27cc:	4631434f 	ldrtmi	r4, [r1], -pc, asr #6
    27d0:	43747361 	cmnmi	r4, #-2080374783	; 0x84000001
    27d4:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    27d8:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    27dc:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    27e0:	6c64494e 	stclvs	9, cr4, [r4], #-312
    27e4:	61745365 	cmnvs	r4, r5, ror #6
    27e8:	54006574 	strpl	r6, [r0], #-1396
    27ec:	455f4d49 	ldrbmi	r4, [pc, #-3401]	; 1aab <__Stack_Size+0x16ab>
    27f0:	6f435254 	svcvs	0x00435254
    27f4:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    27f8:	4d495400 	cfstrdmi	mvd5, [r9]
    27fc:	31434f5f 	cmpcc	r3, pc, asr pc
    2800:	6c6f504e 	stclvs	0, cr5, [pc], #-312
    2804:	74697261 	strbtvc	r7, [r9], #-609
    2808:	6e6f4379 	mcrvs	3, 3, r4, cr15, cr9, {3}
    280c:	00676966 	rsbeq	r6, r7, r6, ror #18
    2810:	5f4d4954 	svcpl	0x004d4954
    2814:	53504349 	cmppl	r0, #603979777	; 0x24000001
    2818:	49540043 	ldmdbmi	r4, {r0, r1, r6}^
    281c:	76455f4d 	strbvc	r5, [r5], -sp, asr #30
    2820:	53746e65 	cmnpl	r4, #1616	; 0x650
    2824:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
    2828:	6d740065 	ldclvs	0, cr0, [r4, #-404]!
    282c:	6d636370 	stclvs	3, cr6, [r3, #-448]!
    2830:	74003172 	strvc	r3, [r0], #-370
    2834:	6363706d 	cmnvs	r3, #109	; 0x6d
    2838:	0032726d 	eorseq	r7, r2, sp, ror #4
    283c:	5f4d4954 	svcpl	0x004d4954
    2840:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
    2844:	006c656e 	rsbeq	r6, ip, lr, ror #10
    2848:	5f4d4954 	svcpl	0x004d4954
    284c:	656c6553 	strbvs	r6, [ip, #-1363]!
    2850:	4f437463 	svcmi	0x00437463
    2854:	4954004d 	ldmdbmi	r4, {r0, r2, r3, r6}^
    2858:	43435f4d 	movtmi	r5, #16205	; 0x3f4d
    285c:	6c657250 	sfmvs	f7, 2, [r5], #-320
    2860:	4364616f 	cmnmi	r4, #-1073741797	; 0xc000001b
    2864:	72746e6f 	rsbsvc	r6, r4, #1776	; 0x6f0
    2868:	69006c6f 	stmdbvs	r0, {r0, r1, r2, r3, r5, r6, sl, fp, sp, lr}
    286c:	70706f63 	rsbsvc	r6, r0, r3, ror #30
    2870:	7469736f 	strbtvc	r7, [r9], #-879
    2874:	6c657365 	stclvs	3, cr7, [r5], #-404
    2878:	69746365 	ldmdbvs	r4!, {r0, r2, r5, r6, r8, r9, sp, lr}^
    287c:	54006e6f 	strpl	r6, [r0], #-3695
    2880:	495f4d49 	ldmdbmi	pc, {r0, r3, r6, r8, sl, fp, lr}^
    2884:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
    2888:	436c616e 	cmnmi	ip, #-2147483621	; 0x8000001b
    288c:	6b636f6c 	blvs	18de644 <__Stack_Size+0x18de244>
    2890:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    2894:	54006769 	strpl	r6, [r0], #-1897
    2898:	505f4d49 	subspl	r4, pc, r9, asr #26
    289c:	6f697265 	svcvs	0x00697265
    28a0:	49540064 	ldmdbmi	r4, {r2, r5, r6}^
    28a4:	65535f4d 	ldrbvs	r5, [r3, #-3917]
    28a8:	31434974 	cmpcc	r3, r4, ror r9
    28ac:	73657250 	cmnvc	r5, #5	; 0x5
    28b0:	656c6163 	strbvs	r6, [ip, #-355]!
    28b4:	49540072 	ldmdbmi	r4, {r1, r4, r5, r6}^
    28b8:	43435f4d 	movtmi	r5, #16205	; 0x3f4d
    28bc:	49540078 	ldmdbmi	r4, {r3, r4, r5, r6}^
    28c0:	65535f4d 	ldrbvs	r5, [r3, #-3917]
    28c4:	33434974 	movtcc	r4, #14708	; 0x3974
    28c8:	73657250 	cmnvc	r5, #5	; 0x5
    28cc:	656c6163 	strbvs	r6, [ip, #-355]!
    28d0:	49540072 	ldmdbmi	r4, {r1, r4, r5, r6}^
    28d4:	43495f4d 	movtmi	r5, #40781	; 0x9f4d
    28d8:	656c6553 	strbvs	r6, [ip, #-1363]!
    28dc:	6f697463 	svcvs	0x00697463
    28e0:	4954006e 	ldmdbmi	r4, {r1, r2, r3, r5, r6}^
    28e4:	54455f4d 	strbpl	r5, [r5], #-3917
    28e8:	6f6c4352 	svcvs	0x006c4352
    28ec:	6f4d6b63 	svcvs	0x004d6b63
    28f0:	43316564 	teqmi	r1, #419430400	; 0x19000000
    28f4:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    28f8:	6d740067 	ldclvs	0, cr0, [r4, #-412]!
    28fc:	6d636370 	stclvs	3, cr6, [r3, #-448]!
    2900:	54007872 	strpl	r7, [r0], #-2162
    2904:	535f4d49 	cmppl	pc, #4672	; 0x1240
    2908:	63656c65 	cmnvs	r5, #25856	; 0x6500
    290c:	656e4f74 	strbvs	r4, [lr, #-3956]!
    2910:	736c7550 	cmnvc	ip, #335544320	; 0x14000000
    2914:	646f4d65 	strbtvs	r4, [pc], #3429	; 291c <__Stack_Size+0x251c>
    2918:	49540065 	ldmdbmi	r4, {r0, r2, r5, r6}^
    291c:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    2920:	65646f4d 	strbvs	r6, [r4, #-3917]!
    2924:	4d495400 	cfstrdmi	mvd5, [r9]
    2928:	4752545f 	undefined
    292c:	756f534f 	strbvc	r5, [pc, #-847]!	; 25e5 <__Stack_Size+0x21e5>
    2930:	00656372 	rsbeq	r6, r5, r2, ror r3
    2934:	5f4d4954 	svcpl	0x004d4954
    2938:	5253534f 	subspl	r5, r3, #1006632961	; 0x3c000001
    293c:	74617453 	strbtvc	r7, [r1], #-1107
    2940:	49540065 	ldmdbmi	r4, {r0, r2, r5, r6}^
    2944:	43495f4d 	movtmi	r5, #40781	; 0x9f4d
    2948:	616c6f50 	cmnvs	ip, r0, asr pc
    294c:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    2950:	4d495400 	cfstrdmi	mvd5, [r9]
    2954:	7274435f 	rsbsvc	r4, r4, #2080374785	; 0x7c000001
    2958:	4d57506c 	ldclmi	0, cr5, [r7, #-432]
    295c:	7074754f 	rsbsvc	r7, r4, pc, asr #10
    2960:	00737475 	rsbseq	r7, r3, r5, ror r4
    2964:	706f6369 	rsbvc	r6, pc, r9, ror #6
    2968:	69736f70 	ldmdbvs	r3!, {r4, r5, r6, r8, r9, sl, fp, sp, lr}^
    296c:	6f706574 	svcvs	0x00706574
    2970:	6972616c 	ldmdbvs	r2!, {r2, r3, r5, r6, r8, sp, lr}^
    2974:	54007974 	strpl	r7, [r0], #-2420
    2978:	425f4d49 	subsmi	r4, pc, #4672	; 0x1240
    297c:	43525444 	cmpmi	r2, #1140850688	; 0x44000000
    2980:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    2984:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    2988:	6c435f4d 	mcrrvs	15, 4, r5, r3, cr13
    298c:	4f726165 	svcmi	0x00726165
    2990:	65523243 	ldrbvs	r3, [r2, #-579]
    2994:	49540066 	ldmdbmi	r4, {r1, r2, r5, r6}^
    2998:	49545f4d 	ldmdbmi	r4, {r0, r2, r3, r6, r8, r9, sl, fp, ip, lr}^
    299c:	74784578 	ldrbtvc	r4, [r8], #-1400
    29a0:	616e7265 	cmnvs	lr, r5, ror #4
    29a4:	6f6c436c 	svcvs	0x006c436c
    29a8:	6f436b63 	svcvs	0x00436b63
    29ac:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    29b0:	4d495400 	cfstrdmi	mvd5, [r9]
    29b4:	73614d5f 	cmnvc	r1, #6080	; 0x17c0
    29b8:	53726574 	cmnpl	r2, #486539264	; 0x1d000000
    29bc:	6576616c 	ldrbvs	r6, [r6, #-364]!
    29c0:	65646f4d 	strbvs	r6, [r4, #-3917]!
    29c4:	4d495400 	cfstrdmi	mvd5, [r9]
    29c8:	7475415f 	ldrbtvc	r4, [r5], #-351
    29cc:	74616d6f 	strbtvc	r6, [r1], #-3439
    29d0:	754f6369 	strbvc	r6, [pc, #-873]	; 266f <__Stack_Size+0x226f>
    29d4:	74757074 	ldrbtvc	r7, [r5], #-116
    29d8:	4d495400 	cfstrdmi	mvd5, [r9]
    29dc:	7465535f 	strbtvc	r5, [r5], #-863
    29e0:	6f747541 	svcvs	0x00747541
    29e4:	6f6c6572 	svcvs	0x006c6572
    29e8:	54006461 	strpl	r6, [r0], #-1121
    29ec:	4f5f4d49 	svcmi	0x005f4d49
    29f0:	75707475 	ldrbvc	r7, [r0, #-1141]!
    29f4:	74534e74 	ldrbvc	r4, [r3], #-3700
    29f8:	00657461 	rsbeq	r7, r5, r1, ror #8
    29fc:	5f4d4954 	svcpl	0x004d4954
    2a00:	43414d44 	movtmi	r4, #7492	; 0x1d44
    2a04:	5400646d 	strpl	r6, [r0], #-1133
    2a08:	545f4d49 	ldrbpl	r4, [pc], #3401	; 2a10 <__Stack_Size+0x2610>
    2a0c:	42656d69 	rsbmi	r6, r5, #6720	; 0x1a40
    2a10:	53657361 	cmnpl	r5, #-2080374783	; 0x84000001
    2a14:	63757274 	cmnvs	r5, #1073741831	; 0x40000007
    2a18:	696e4974 	stmdbvs	lr!, {r2, r4, r5, r6, r8, fp, lr}^
    2a1c:	49540074 	ldmdbmi	r4, {r2, r4, r5, r6}^
    2a20:	54495f4d 	strbpl	r5, [r9], #-3917
    2a24:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    2a28:	54006769 	strpl	r6, [r0], #-1897
    2a2c:	465f4d49 	ldrbmi	r4, [pc], -r9, asr #26
    2a30:	6563726f 	strbvs	r7, [r3, #-623]!
    2a34:	31434f64 	cmpcc	r3, r4, ror #30
    2a38:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    2a3c:	54006769 	strpl	r6, [r0], #-1897
    2a40:	435f3449 	cmpmi	pc, #1224736768	; 0x49000000
    2a44:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    2a48:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    2a4c:	65445f4d 	strbvs	r5, [r4, #-3917]
    2a50:	69546461 	ldmdbvs	r4, {r0, r5, r6, sl, sp, lr}^
    2a54:	5400656d 	strpl	r6, [r0], #-1389
    2a58:	4f5f4d49 	svcmi	0x005f4d49
    2a5c:	6e493343 	cdpvs	3, 4, cr3, cr9, cr3, {2}
    2a60:	54007469 	strpl	r7, [r0], #-1129
    2a64:	4f5f4d49 	svcmi	0x005f4d49
    2a68:	504e3243 	subpl	r3, lr, r3, asr #4
    2a6c:	72616c6f 	rsbvc	r6, r1, #28416	; 0x6f00
    2a70:	43797469 	cmnmi	r9, #1761607680	; 0x69000000
    2a74:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    2a78:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    2a7c:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    2a80:	6c6f5034 	stclvs	0, cr5, [pc], #-208
    2a84:	74697261 	strbtvc	r7, [r9], #-609
    2a88:	6e6f4379 	mcrvs	3, 3, r4, cr15, cr9, {3}
    2a8c:	00676966 	rsbeq	r6, r7, r6, ror #18
    2a90:	5f4d4954 	svcpl	0x004d4954
    2a94:	52544442 	subspl	r4, r4, #1107296256	; 0x42000000
    2a98:	75727453 	ldrbvc	r7, [r2, #-1107]!
    2a9c:	6e497463 	cdpvs	4, 4, cr7, cr9, cr3, {3}
    2aa0:	54007469 	strpl	r7, [r0], #-1129
    2aa4:	435f4d49 	cmpmi	pc, #4672	; 0x1240
    2aa8:	7261656c 	rsbvc	r6, r1, #452984832	; 0x1b000000
    2aac:	5231434f 	eorspl	r4, r1, #1006632961	; 0x3c000001
    2ab0:	54006665 	strpl	r6, [r0], #-1637
    2ab4:	4f5f4d49 	svcmi	0x005f4d49
    2ab8:	6f503343 	svcvs	0x00503343
    2abc:	6972616c 	ldmdbvs	r2!, {r2, r3, r5, r6, r8, sp, lr}^
    2ac0:	6f437974 	svcvs	0x00437974
    2ac4:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    2ac8:	4d495400 	cfstrdmi	mvd5, [r9]
    2acc:	7478455f 	ldrbtvc	r4, [r8], #-1375
    2ad0:	50475254 	subpl	r5, r7, r4, asr r2
    2ad4:	72616c6f 	rsbvc	r6, r1, #28416	; 0x6f00
    2ad8:	00797469 	rsbseq	r7, r9, r9, ror #8
    2adc:	5f4d4954 	svcpl	0x004d4954
    2ae0:	494d5750 	stmdbmi	sp, {r4, r6, r8, r9, sl, ip, lr}^
    2ae4:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    2ae8:	54006769 	strpl	r6, [r0], #-1897
    2aec:	545f4d49 	ldrbpl	r4, [pc], #3401	; 2af4 <__Stack_Size+0x26f4>
    2af0:	42656d69 	rsbmi	r6, r5, #6720	; 0x1a40
    2af4:	49657361 	stmdbmi	r5!, {r0, r5, r6, r8, r9, ip, sp, lr}^
    2af8:	5474696e 	ldrbtpl	r6, [r4], #-2414
    2afc:	44657079 	strbtmi	r7, [r5], #-121
    2b00:	54006665 	strpl	r6, [r0], #-1637
    2b04:	475f4d49 	ldrbmi	r4, [pc, -r9, asr #26]
    2b08:	54497465 	strbpl	r7, [r9], #-1125
    2b0c:	74617453 	strbtvc	r7, [r1], #-1107
    2b10:	74007375 	strvc	r7, [r0], #-885
    2b14:	7263706d 	rsbvc	r7, r3, #109	; 0x6d
    2b18:	49540032 	ldmdbmi	r4, {r1, r4, r5}^
    2b1c:	54495f4d 	strbpl	r5, [r9], #-3917
    2b20:	4d495400 	cfstrdmi	mvd5, [r9]
    2b24:	726f465f 	rsbvc	r4, pc, #99614720	; 0x5f00000
    2b28:	4f646563 	svcmi	0x00646563
    2b2c:	6f433343 	svcvs	0x00433343
    2b30:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    2b34:	4d495400 	cfstrdmi	mvd5, [r9]
    2b38:	646d435f 	strbtvs	r4, [sp], #-863
    2b3c:	4d495400 	cfstrdmi	mvd5, [r9]
    2b40:	4943495f 	stmdbmi	r3, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^
    2b44:	0074696e 	rsbseq	r6, r4, lr, ror #18
    2b48:	5f4d4954 	svcpl	0x004d4954
    2b4c:	69464349 	stmdbvs	r6, {r0, r3, r6, r8, r9, lr}^
    2b50:	7265746c 	rsbvc	r7, r5, #1811939328	; 0x6c000000
    2b54:	4d495400 	cfstrdmi	mvd5, [r9]
    2b58:	6c65535f 	stclvs	3, cr5, [r5], #-380
    2b5c:	4d746365 	ldclmi	3, cr6, [r4, #-404]!
    2b60:	65747361 	ldrbvs	r7, [r4, #-865]!
    2b64:	616c5372 	smcvs	50482
    2b68:	6f4d6576 	svcvs	0x004d6576
    2b6c:	54006564 	strpl	r6, [r0], #-1380
    2b70:	535f4d49 	cmppl	pc, #4672	; 0x1240
    2b74:	63656c65 	cmnvs	r5, #25856	; 0x6500
    2b78:	706e4974 	rsbvc	r4, lr, r4, ror r9
    2b7c:	72547475 	subsvc	r7, r4, #1962934272	; 0x75000000
    2b80:	65676769 	strbvs	r6, [r7, #-1897]!
    2b84:	49540072 	ldmdbmi	r4, {r1, r4, r5, r6}^
    2b88:	72505f4d 	subsvc	r5, r0, #308	; 0x134
    2b8c:	61637365 	cmnvs	r3, r5, ror #6
    2b90:	4372656c 	cmnmi	r2, #452984832	; 0x1b000000
    2b94:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    2b98:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    2b9c:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    2ba0:	6c6f5032 	stclvs	0, cr5, [pc], #-200
    2ba4:	74697261 	strbtvc	r7, [r9], #-609
    2ba8:	6e6f4379 	mcrvs	3, 3, r4, cr15, cr9, {3}
    2bac:	00676966 	rsbeq	r6, r7, r6, ror #18
    2bb0:	65746e69 	ldrbvs	r6, [r4, #-3689]!
    2bb4:	64726567 	ldrbtvs	r6, [r2], #-1383
    2bb8:	64697669 	strbtvs	r7, [r9], #-1641
    2bbc:	55007265 	strpl	r7, [r0, #-613]
    2bc0:	54524153 	ldrbpl	r4, [r2], #-339
    2bc4:	4850435f 	ldmdami	r0, {r0, r1, r2, r3, r4, r6, r8, r9, lr}^
    2bc8:	53550041 	cmppl	r5, #65	; 0x41
    2bcc:	5f545241 	svcpl	0x00545241
    2bd0:	50746553 	rsbspl	r6, r4, r3, asr r5
    2bd4:	63736572 	cmnvs	r3, #478150656	; 0x1c800000
    2bd8:	72656c61 	rsbvc	r6, r5, #24832	; 0x6100
    2bdc:	41535500 	cmpmi	r3, r0, lsl #10
    2be0:	495f5452 	ldmdbmi	pc, {r1, r4, r6, sl, ip, lr}^
    2be4:	0074696e 	rsbseq	r6, r4, lr, ror #18
    2be8:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    2bec:	494c5f54 	stmdbmi	ip, {r2, r4, r6, r8, r9, sl, fp, ip, lr}^
    2bf0:	6572424e 	ldrbvs	r4, [r2, #-590]!
    2bf4:	65446b61 	strbvs	r6, [r4, #-2913]
    2bf8:	74636574 	strbtvc	r6, [r3], #-1396
    2bfc:	676e654c 	strbvs	r6, [lr, -ip, asr #10]!
    2c00:	55006874 	strpl	r6, [r0, #-2164]
    2c04:	54524153 	ldrbpl	r4, [r2], #-339
    2c08:	7079545f 	rsbsvc	r5, r9, pc, asr r4
    2c0c:	66654465 	strbtvs	r4, [r5], -r5, ror #8
    2c10:	41535500 	cmpmi	r3, r0, lsl #10
    2c14:	435f5452 	cmpmi	pc, #1375731712	; 0x52000000
    2c18:	6b636f6c 	blvs	18de9d0 <__Stack_Size+0x18de5d0>
    2c1c:	74696e49 	strbtvc	r6, [r9], #-3657
    2c20:	65707954 	ldrbvs	r7, [r0, #-2388]!
    2c24:	00666544 	rsbeq	r6, r6, r4, asr #10
    2c28:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    2c2c:	6d435f54 	stclvs	15, cr5, [r3, #-336]
    2c30:	53550064 	cmppl	r5, #100	; 0x64
    2c34:	5f545241 	svcpl	0x00545241
    2c38:	646e6553 	strbtvs	r6, [lr], #-1363
    2c3c:	61746144 	cmnvs	r4, r4, asr #2
    2c40:	41535500 	cmpmi	r3, r0, lsl #10
    2c44:	485f5452 	ldmdami	pc, {r1, r4, r6, sl, ip, lr}^
    2c48:	44666c61 	strbtmi	r6, [r6], #-3169
    2c4c:	656c7075 	strbvs	r7, [ip, #-117]!
    2c50:	646d4378 	strbtvs	r4, [sp], #-888
    2c54:	41535500 	cmpmi	r3, r0, lsl #10
    2c58:	575f5452 	undefined
    2c5c:	55656b61 	strbpl	r6, [r5, #-2913]!
    2c60:	53550070 	cmppl	r5, #112	; 0x70
    2c64:	5f545241 	svcpl	0x00545241
    2c68:	43414d44 	movtmi	r4, #7492	; 0x1d44
    2c6c:	5500646d 	strpl	r6, [r0, #-1133]
    2c70:	54524153 	ldrbpl	r4, [r2], #-339
    2c74:	73614c5f 	cmnvc	r1, #24320	; 0x5f00
    2c78:	74694274 	strbtvc	r4, [r9], #-628
    2c7c:	41535500 	cmpmi	r3, r0, lsl #10
    2c80:	495f5452 	ldmdbmi	pc, {r1, r4, r6, sl, ip, lr}^
    2c84:	4d414472 	cfstrdmi	mvd4, [r1, #-456]
    2c88:	0065646f 	rsbeq	r6, r5, pc, ror #8
    2c8c:	63627061 	cmnvs	r2, #97	; 0x61
    2c90:	6b636f6c 	blvs	18dea48 <__Stack_Size+0x18de648>
    2c94:	41535500 	cmpmi	r3, r0, lsl #10
    2c98:	435f5452 	cmpmi	pc, #1375731712	; 0x52000000
    2c9c:	7261656c 	rsbvc	r6, r1, #452984832	; 0x1b000000
    2ca0:	65505449 	ldrbvs	r5, [r0, #-1097]
    2ca4:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
    2ca8:	74694267 	strbtvc	r4, [r9], #-615
    2cac:	41535500 	cmpmi	r3, r0, lsl #10
    2cb0:	475f5452 	undefined
    2cb4:	64726175 	ldrbtvs	r6, [r2], #-373
    2cb8:	656d6954 	strbvs	r6, [sp, #-2388]!
    2cbc:	41535500 	cmpmi	r3, r0, lsl #10
    2cc0:	4c5f5452 	cfldrdmi	mvd5, [pc], {82}
    2cc4:	72424e49 	subvc	r4, r2, #1168	; 0x490
    2cc8:	446b6165 	strbtmi	r6, [fp], #-357
    2ccc:	63657465 	cmnvs	r5, #1694498816	; 0x65000000
    2cd0:	6e654c74 	mcrvs	12, 3, r4, cr5, cr4, {3}
    2cd4:	43687467 	cmnmi	r8, #1728053248	; 0x67000000
    2cd8:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    2cdc:	53550067 	cmppl	r5, #103	; 0x67
    2ce0:	5f545241 	svcpl	0x00545241
    2ce4:	47414c46 	strbmi	r4, [r1, -r6, asr #24]
    2ce8:	41535500 	cmpmi	r3, r0, lsl #10
    2cec:	445f5452 	ldrbmi	r5, [pc], #1106	; 2cf4 <__Stack_Size+0x28f4>
    2cf0:	696e4965 	stmdbvs	lr!, {r0, r2, r5, r6, r8, fp, lr}^
    2cf4:	53550074 	cmppl	r5, #116	; 0x74
    2cf8:	5f545241 	svcpl	0x00545241
    2cfc:	636f6c43 	cmnvs	pc, #17152	; 0x4300
    2d00:	696e496b 	stmdbvs	lr!, {r0, r1, r3, r5, r6, r8, fp, lr}^
    2d04:	72745374 	rsbsvc	r5, r4, #-805306367	; 0xd0000001
    2d08:	00746375 	rsbseq	r6, r4, r5, ror r3
    2d0c:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    2d10:	4d445f54 	stclmi	15, cr5, [r4, #-336]
    2d14:	71655241 	cmnvc	r5, r1, asr #4
    2d18:	41535500 	cmpmi	r3, r0, lsl #10
    2d1c:	435f5452 	cmpmi	pc, #1375731712	; 0x52000000
    2d20:	6b636f6c 	blvs	18dead8 <__Stack_Size+0x18de6d8>
    2d24:	75727453 	ldrbvc	r7, [r2, #-1107]!
    2d28:	6e497463 	cdpvs	4, 4, cr7, cr9, cr3, {3}
    2d2c:	75007469 	strvc	r7, [r0, #-1129]
    2d30:	74726173 	ldrbtvc	r6, [r2], #-371
    2d34:	73616278 	cmnvc	r1, #-2147483641	; 0x80000007
    2d38:	43520065 	cmpmi	r2, #101	; 0x65
    2d3c:	6c435f43 	mcrrvs	15, 4, r5, r3, cr3
    2d40:	736b636f 	cmnvc	fp, #-1140850687	; 0xbc000001
    2d44:	74617453 	strbtvc	r7, [r1], #-1107
    2d48:	55007375 	strpl	r7, [r0, #-885]
    2d4c:	54524153 	ldrbpl	r4, [r2], #-339
    2d50:	7465535f 	strbtvc	r5, [r5], #-863
    2d54:	72646441 	rsbvc	r6, r4, #1090519040	; 0x41000000
    2d58:	00737365 	rsbseq	r7, r3, r5, ror #6
    2d5c:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    2d60:	65535f54 	ldrbvs	r5, [r3, #-3924]
    2d64:	61754774 	cmnvs	r5, r4, ror r7
    2d68:	69546472 	ldmdbvs	r4, {r1, r4, r5, r6, sl, sp, lr}^
    2d6c:	5500656d 	strpl	r6, [r0, #-1389]
    2d70:	54524153 	ldrbpl	r4, [r2], #-339
    2d74:	6e65535f 	mcrvs	3, 3, r5, cr5, cr15, {2}
    2d78:	65724264 	ldrbvs	r4, [r2, #-612]!
    2d7c:	55006b61 	strpl	r6, [r0, #-2913]
    2d80:	54524153 	ldrbpl	r4, [r2], #-339
    2d84:	4354495f 	cmpmi	r4, #1556480	; 0x17c000
    2d88:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    2d8c:	53550067 	cmppl	r5, #103	; 0x67
    2d90:	78545241 	ldmdavc	r4, {r0, r6, r9, ip, lr}^
    2d94:	41535500 	cmpmi	r3, r0, lsl #10
    2d98:	535f5452 	cmppl	pc, #1375731712	; 0x52000000
    2d9c:	7472616d 	ldrbtvc	r6, [r2], #-365
    2da0:	64726143 	ldrbtvs	r6, [r2], #-323
    2da4:	00646d43 	rsbeq	r6, r4, r3, asr #26
    2da8:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    2dac:	6e495f54 	mcrvs	15, 2, r5, cr9, cr4, {2}
    2db0:	74537469 	ldrbvc	r7, [r3], #-1129
    2db4:	74637572 	strbtvc	r7, [r3], #-1394
    2db8:	41535500 	cmpmi	r3, r0, lsl #10
    2dbc:	415f5452 	cmpmi	pc, r2, asr r4
    2dc0:	65726464 	ldrbvs	r6, [r2, #-1124]!
    2dc4:	62007373 	andvs	r7, r0, #-872415231	; 0xcc000001
    2dc8:	6f707469 	svcvs	0x00707469
    2dcc:	53550073 	cmppl	r5, #115	; 0x73
    2dd0:	5f545241 	svcpl	0x00545241
    2dd4:	61656c43 	cmnvs	r5, r3, asr #24
    2dd8:	616c4672 	smcvs	50274
    2ddc:	53550067 	cmppl	r5, #103	; 0x67
    2de0:	5f545241 	svcpl	0x00545241
    2de4:	49746547 	ldmdbmi	r4!, {r0, r1, r2, r6, r8, sl, sp, lr}^
    2de8:	61745354 	cmnvs	r4, r4, asr r3
    2dec:	00737574 	rsbseq	r7, r3, r4, ror r5
    2df0:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    2df4:	72495f54 	subvc	r5, r9, #336	; 0x150
    2df8:	6f434144 	svcvs	0x00434144
    2dfc:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    2e00:	41535500 	cmpmi	r3, r0, lsl #10
    2e04:	435f5452 	cmpmi	pc, #1375731712	; 0x52000000
    2e08:	6b636f6c 	blvs	18debc0 <__Stack_Size+0x18de7c0>
    2e0c:	41535500 	cmpmi	r3, r0, lsl #10
    2e10:	525f5452 	subspl	r5, pc, #1375731712	; 0x52000000
    2e14:	69656365 	stmdbvs	r5!, {r0, r2, r5, r6, r8, r9, sp, lr}^
    2e18:	57726576 	undefined
    2e1c:	55656b61 	strbpl	r6, [r5, #-2913]!
    2e20:	646d4370 	strbtvs	r4, [sp], #-880
    2e24:	41535500 	cmpmi	r3, r0, lsl #10
    2e28:	495f5452 	ldmdbmi	pc, {r1, r4, r6, sl, ip, lr}^
    2e2c:	43414472 	movtmi	r4, #5234	; 0x1472
    2e30:	5500646d 	strpl	r6, [r0, #-1133]
    2e34:	54524153 	ldrbpl	r4, [r2], #-339
    2e38:	4e494c5f 	mcrmi	12, 2, r4, cr9, cr15, {2}
    2e3c:	00646d43 	rsbeq	r6, r4, r3, asr #26
    2e40:	63617266 	cmnvs	r1, #1610612742	; 0x60000006
    2e44:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
    2e48:	69646c61 	stmdbvs	r4!, {r0, r5, r6, sl, fp, sp, lr}^
    2e4c:	65646976 	strbvs	r6, [r4, #-2422]!
    2e50:	53550072 	cmppl	r5, #114	; 0x72
    2e54:	5f545241 	svcpl	0x00545241
    2e58:	72616d53 	rsbvc	r6, r1, #5312	; 0x14c0
    2e5c:	72614374 	rsbvc	r4, r1, #-805306367	; 0xd0000001
    2e60:	43414e64 	movtmi	r4, #7780	; 0x1e64
    2e64:	646d434b 	strbtvs	r4, [sp], #-843
    2e68:	41535500 	cmpmi	r3, r0, lsl #10
    2e6c:	475f5452 	undefined
    2e70:	6c467465 	cfstrdvs	mvd7, [r6], {101}
    2e74:	74536761 	ldrbvc	r6, [r3], #-1889
    2e78:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    2e7c:	41535500 	cmpmi	r3, r0, lsl #10
    2e80:	495f5452 	ldmdbmi	pc, {r1, r4, r6, sl, ip, lr}^
    2e84:	53550054 	cmppl	r5, #84	; 0x54
    2e88:	5f545241 	svcpl	0x00545241
    2e8c:	636f6c43 	cmnvs	pc, #17152	; 0x4300
    2e90:	696e496b 	stmdbvs	lr!, {r0, r1, r3, r5, r6, r8, fp, lr}^
    2e94:	53550074 	cmppl	r5, #116	; 0x74
    2e98:	5f545241 	svcpl	0x00545241
    2e9c:	656b6157 	strbvs	r6, [fp, #-343]!
    2ea0:	6f437055 	svcvs	0x00437055
    2ea4:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    2ea8:	41535500 	cmpmi	r3, r0, lsl #10
    2eac:	525f5452 	subspl	r5, pc, #1375731712	; 0x52000000
    2eb0:	69656365 	stmdbvs	r5!, {r0, r2, r5, r6, r8, r9, sp, lr}^
    2eb4:	61446576 	cmpvs	r4, r6, ror r5
    2eb8:	55006174 	strpl	r6, [r0, #-372]
    2ebc:	54524153 	ldrbpl	r4, [r2], #-339
    2ec0:	6572505f 	ldrbvs	r5, [r2, #-95]!
    2ec4:	6c616373 	stclvs	3, cr6, [r1], #-460
    2ec8:	55007265 	strpl	r7, [r0, #-613]
    2ecc:	54524153 	ldrbpl	r4, [r2], #-339
    2ed0:	4f50435f 	svcmi	0x0050435f
    2ed4:	7473004c 	ldrbtvc	r0, [r3], #-76
    2ed8:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    2edc:	5f783031 	svcpl	0x00783031
    2ee0:	2f62696c 	svccs	0x0062696c
    2ee4:	2f637273 	svccs	0x00637273
    2ee8:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    2eec:	30316632 	eorscc	r6, r1, r2, lsr r6
    2ef0:	73755f78 	cmnvc	r5, #480	; 0x1e0
    2ef4:	2e747261 	cdpcs	2, 7, cr7, cr4, cr1, {3}
    2ef8:	73750063 	cmnvc	r5, #99	; 0x63
    2efc:	72747261 	rsbsvc	r7, r4, #268435462	; 0x10000006
    2f00:	55006765 	strpl	r6, [r0, #-1893]
    2f04:	54524153 	ldrbpl	r4, [r2], #-339
    2f08:	7274535f 	rsbsvc	r5, r4, #2080374785	; 0x7c000001
    2f0c:	49746375 	ldmdbmi	r4!, {r0, r2, r4, r5, r6, r8, r9, sp, lr}^
    2f10:	0074696e 	rsbseq	r6, r4, lr, ror #18
    2f14:	7473655f 	ldrbtvc	r6, [r3], #-1375
    2f18:	006b6361 	rsbeq	r6, fp, r1, ror #6
    2f1c:	6164735f 	cmnvs	r4, pc, asr r3
    2f20:	52006174 	andpl	r6, r0, #29	; 0x1d
    2f24:	74657365 	strbtvc	r7, [r5], #-869
    2f28:	6e61485f 	mcrvs	8, 3, r4, cr1, cr15, {2}
    2f2c:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
    2f30:	6c757000 	ldclvs	0, cr7, [r5]
    2f34:	74736544 	ldrbtvc	r6, [r3], #-1348
    2f38:	69735f00 	ldmdbvs	r3!, {r8, r9, sl, fp, ip, lr}^
    2f3c:	61746164 	cmnvs	r4, r4, ror #2
    2f40:	62655f00 	rsbvs	r5, r5, #0	; 0x0
    2f44:	5f007373 	svcpl	0x00007373
    2f48:	74616465 	strbtvc	r6, [r1], #-1125
    2f4c:	74730061 	ldrbtvc	r0, [r3], #-97
    2f50:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    2f54:	5f783031 	svcpl	0x00783031
    2f58:	2f62696c 	svccs	0x0062696c
    2f5c:	2f637273 	svccs	0x00637273
    2f60:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    2f64:	30316632 	eorscc	r6, r1, r2, lsr r6
    2f68:	65765f78 	ldrbvs	r5, [r6, #-3960]!
    2f6c:	726f7463 	rsbvc	r7, pc, #1660944384	; 0x63000000
    2f70:	6700632e 	strvs	r6, [r0, -lr, lsr #6]
    2f74:	6e66705f 	mcrvs	0, 3, r7, cr6, cr15, {2}
    2f78:	74636556 	strbtvc	r6, [r3], #-1366
    2f7c:	0073726f 	rsbseq	r7, r3, pc, ror #4
    2f80:	536c7570 	cmnpl	ip, #469762048	; 0x1c000000
    2f84:	5f006372 	svcpl	0x00006372
    2f88:	73736273 	cmnvc	r3, #805306375	; 0x30000007
    2f8c:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
    2f90:	6f6c2067 	svcvs	0x006c2067
    2f94:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
    2f98:	6300746e 	movwvs	r7, #1134	; 0x46e
    2f9c:	69775c3a 	ldmdbvs	r7!, {r1, r3, r4, r5, sl, fp, ip, lr}^
    2fa0:	6d72616e 	ldfvse	f6, [r2, #-440]!
    2fa4:	75625c73 	strbvc	r5, [r2, #-3187]!
    2fa8:	5c646c69 	stclpl	12, cr6, [r4], #-420
    2fac:	2d636367 	stclcs	3, cr6, [r3, #-412]!
    2fb0:	6c697562 	cfstr64vs	mvdx7, [r9], #-392
    2fb4:	72615c64 	rsbvc	r5, r1, #25600	; 0x6400
    2fb8:	61652d6d 	cmnvs	r5, sp, ror #26
    2fbc:	6e5c6962 	cdpvs	9, 5, cr6, cr12, cr2, {3}
    2fc0:	696c7765 	stmdbvs	ip!, {r0, r2, r5, r6, r8, r9, sl, ip, sp, lr}^
    2fc4:	696c5c62 	stmdbvs	ip!, {r1, r5, r6, sl, fp, ip, lr}^
    2fc8:	735c6362 	cmpvc	ip, #-2013265919	; 0x88000001
    2fcc:	696c6474 	stmdbvs	ip!, {r2, r4, r5, r6, sl, sp, lr}^
    2fd0:	2e2e0062 	cdpcs	0, 2, cr0, cr14, cr2, {3}
    2fd4:	2f2e2e2f 	svccs	0x002e2e2f
    2fd8:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
    2fdc:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
    2fe0:	6363672f 	cmnvs	r3, #12320768	; 0xbc0000
    2fe4:	332e342d 	teqcc	lr, #754974720	; 0x2d000000
    2fe8:	6e2f302e 	cdpvs	0, 2, cr3, cr15, cr14, {1}
    2fec:	696c7765 	stmdbvs	ip!, {r0, r2, r5, r6, r8, r9, sl, ip, sp, lr}^
    2ff0:	696c2f62 	stmdbvs	ip!, {r1, r5, r6, r8, r9, sl, fp, sp}^
    2ff4:	732f6362 	teqvc	pc, #-2013265919	; 0x88000001
    2ff8:	696c6474 	stmdbvs	ip!, {r2, r4, r5, r6, sl, sp, lr}^
    2ffc:	74612f62 	strbtvc	r2, [r1], #-3938
    3000:	74697865 	strbtvc	r7, [r9], #-2149
    3004:	6c00632e 	stcvs	3, cr6, [r0], {46}
    3008:	20676e6f 	rsbcs	r6, r7, pc, ror #28
    300c:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
    3010:	736e7520 	cmnvc	lr, #134217728	; 0x8000000
    3014:	656e6769 	strbvs	r6, [lr, #-1897]!
    3018:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
    301c:	5f5f0074 	svcpl	0x005f0074
    3020:	635f7465 	cmpvs	pc, #1694498816	; 0x65000000
    3024:	5f006178 	svcpl	0x00006178
    3028:	5f74655f 	svcpl	0x0074655f
    302c:	78656e6f 	stmdavc	r5!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    3030:	5f007469 	svcpl	0x00007469
    3034:	6574615f 	ldrbvs	r6, [r4, #-351]!
    3038:	5f746978 	svcpl	0x00746978
    303c:	65707974 	ldrbvs	r7, [r0, #-2420]!
    3040:	5f5f0073 	svcpl	0x005f0073
    3044:	615f7465 	cmpvs	pc, r5, ror #8
    3048:	69786574 	ldmdbvs	r8!, {r2, r4, r5, r6, r8, sl, sp, lr}^
    304c:	645f0074 	ldrbvs	r0, [pc], #116	; 3054 <__Stack_Size+0x2c54>
    3050:	685f6f73 	ldmdavs	pc, {r0, r1, r4, r5, r6, r8, r9, sl, fp, sp, lr}^
    3054:	6c646e61 	stclvs	14, cr6, [r4], #-388
    3058:	2e2e0065 	cdpcs	0, 2, cr0, cr14, cr5, {3}
    305c:	2f2e2e2f 	svccs	0x002e2e2f
    3060:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
    3064:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
    3068:	6363672f 	cmnvs	r3, #12320768	; 0xbc0000
    306c:	332e342d 	teqcc	lr, #754974720	; 0x2d000000
    3070:	6e2f302e 	cdpvs	0, 2, cr3, cr15, cr14, {1}
    3074:	696c7765 	stmdbvs	ip!, {r0, r2, r5, r6, r8, r9, sl, ip, sp, lr}^
    3078:	696c2f62 	stmdbvs	ip!, {r1, r5, r6, r8, r9, sl, fp, sp}^
    307c:	732f6362 	teqvc	pc, #-2013265919	; 0x88000001
    3080:	696c6474 	stmdbvs	ip!, {r2, r4, r5, r6, sl, sp, lr}^
    3084:	78652f62 	stmdavc	r5!, {r1, r5, r6, r8, r9, sl, fp, sp}^
    3088:	632e7469 	teqvs	lr, #1761607680	; 0x69000000
    308c:	69735f00 	ldmdbvs	r3!, {r8, r9, sl, fp, ip, lr}^
    3090:	5f00657a 	svcpl	0x0000657a
    3094:	646e6172 	strbtvs	r6, [lr], #-370
    3098:	5f003834 	svcpl	0x00003834
    309c:	72656d65 	rsbvc	r6, r5, #6464	; 0x1940
    30a0:	636e6567 	cmnvs	lr, #432013312	; 0x19c00000
    30a4:	775f0079 	undefined
    30a8:	6f747263 	svcvs	0x00747263
    30ac:	735f626d 	cmpvc	pc, #-805306362	; 0xd0000006
    30b0:	65746174 	ldrbvs	r6, [r4, #-372]!
    30b4:	63775f00 	cmnvs	r7, #0	; 0x0
    30b8:	6f747273 	svcvs	0x00747273
    30bc:	5f73626d 	svcpl	0x0073626d
    30c0:	74617473 	strbtvc	r7, [r1], #-1139
    30c4:	6c5f0065 	mrrcvs	0, 6, r0, pc, cr5
    30c8:	69736662 	ldmdbvs	r3!, {r1, r5, r6, r9, sl, sp, lr}^
    30cc:	5f00657a 	svcpl	0x0000657a
    30d0:	7472626d 	ldrbtvc	r6, [r2], #-621
    30d4:	5f63776f 	svcpl	0x0063776f
    30d8:	74617473 	strbtvc	r7, [r1], #-1139
    30dc:	775f0065 	ldrbvc	r0, [pc, -r5, rrx]
    30e0:	6d6f7463 	cfstrdvs	mvd7, [pc, #-396]!
    30e4:	74735f62 	ldrbtvc	r5, [r3], #-3938
    30e8:	00657461 	rsbeq	r7, r5, r1, ror #8
    30ec:	6d745f5f 	ldclvs	15, cr5, [r4, #-380]!
    30f0:	6365735f 	cmnvs	r5, #2080374785	; 0x7c000001
    30f4:	62755f00 	rsbsvs	r5, r5, #0	; 0x0
    30f8:	5f006675 	svcpl	0x00006675
    30fc:	65736162 	ldrbvs	r6, [r3, #-354]!
    3100:	745f5f00 	ldrbvc	r5, [pc], #3840	; 3108 <__Stack_Size+0x2d08>
    3104:	6f685f6d 	svcvs	0x00685f6d
    3108:	5f007275 	svcpl	0x00007275
    310c:	0066735f 	rsbeq	r7, r6, pc, asr r3
    3110:	5f6e6f5f 	svcpl	0x006e6f5f
    3114:	74697865 	strbtvc	r7, [r9], #-2149
    3118:	6772615f 	undefined
    311c:	635f0073 	cmpvs	pc, #115	; 0x73
    3120:	696b6f6f 	stmdbvs	fp!, {r0, r1, r2, r3, r5, r6, r8, r9, sl, fp, sp, lr}^
    3124:	5f5f0065 	svcpl	0x005f0065
    3128:	756c6773 	strbvc	r6, [ip, #-1907]!
    312c:	665f0065 	ldrbvs	r0, [pc], -r5, rrx
    3130:	7367616c 	cmnvc	r7, #27	; 0x1b
    3134:	73695f00 	cmnvc	r9, #0	; 0x0
    3138:	6178635f 	cmnvs	r8, pc, asr r3
    313c:	74735f00 	ldrbtvc	r5, [r3], #-3840
    3140:	006e6964 	rsbeq	r6, lr, r4, ror #18
    3144:	6b6c625f 	blvs	1b1bac8 <__Stack_Size+0x1b1b6c8>
    3148:	657a6973 	ldrbvs	r6, [sl, #-2419]!
    314c:	76635f00 	strbtvc	r5, [r3], -r0, lsl #30
    3150:	66756274 	undefined
    3154:	666f5f00 	strbtvs	r5, [pc], -r0, lsl #30
    3158:	74657366 	strbtvc	r7, [r5], #-870
    315c:	626d5f00 	rsbvs	r5, sp, #0	; 0x0
    3160:	6f747273 	svcvs	0x00747273
    3164:	5f736377 	svcpl	0x00736377
    3168:	74617473 	strbtvc	r7, [r1], #-1139
    316c:	6d5f0065 	ldclvs	0, cr0, [pc, #-404]
    3170:	656c7262 	strbvs	r7, [ip, #-610]!
    3174:	74735f6e 	ldrbtvc	r5, [r3], #-3950
    3178:	00657461 	rsbeq	r7, r5, r1, ror #8
    317c:	616e665f 	cmnvs	lr, pc, asr r6
    3180:	00736772 	rsbseq	r6, r3, r2, ror r7
    3184:	736e665f 	cmnvc	lr, #99614720	; 0x5f00000
    3188:	69735f00 	ldmdbvs	r3!, {r8, r9, sl, fp, ip, lr}^
    318c:	5f006e67 	svcpl	0x00006e67
    3190:	636f6c66 	cmnvs	pc, #26112	; 0x6600
    3194:	00745f6b 	rsbseq	r5, r4, fp, ror #30
    3198:	6474735f 	ldrbtvs	r7, [r4], #-863
    319c:	00727265 	rsbseq	r7, r2, r5, ror #4
    31a0:	6769425f 	undefined
    31a4:	00746e69 	rsbseq	r6, r4, r9, ror #28
    31a8:	6165725f 	cmnvs	r5, pc, asr r2
    31ac:	725f0064 	subsvc	r0, pc, #100	; 0x64
    31b0:	6c757365 	ldclvs	3, cr7, [r5], #-404
    31b4:	006b5f74 	rsbeq	r5, fp, r4, ror pc
    31b8:	6d745f5f 	ldclvs	15, cr5, [r4, #-380]!
    31bc:	775f5f00 	ldrbvc	r5, [pc, -r0, lsl #30]
    31c0:	00626863 	rsbeq	r6, r2, r3, ror #16
    31c4:	6474735f 	ldrbtvs	r7, [r4], #-863
    31c8:	0074756f 	rsbseq	r7, r4, pc, ror #10
    31cc:	7476635f 	ldrbtvc	r6, [r6], #-863
    31d0:	006e656c 	rsbeq	r6, lr, ip, ror #10
    31d4:	6c69665f 	stclvs	6, cr6, [r9], #-380
    31d8:	6e5f0065 	cdpvs	0, 5, cr0, cr15, cr5, {3}
    31dc:	73626f69 	cmnvc	r2, #420	; 0x1a4
    31e0:	74615f00 	strbtvc	r5, [r1], #-3840
    31e4:	74697865 	strbtvc	r7, [r9], #-2149
    31e8:	735f0030 	cmpvc	pc, #48	; 0x30
    31ec:	616e6769 	cmnvs	lr, r9, ror #14
    31f0:	75625f6c 	strbvc	r5, [r2, #-3948]!
    31f4:	615f0066 	cmpvs	pc, r6, rrx
    31f8:	69746373 	ldmdbvs	r4!, {r0, r1, r4, r5, r6, r8, r9, sp, lr}^
    31fc:	625f656d 	subsvs	r6, pc, #457179136	; 0x1b400000
    3200:	5f006675 	svcpl	0x00006675
    3204:	75736572 	ldrbvc	r6, [r3, #-1394]!
    3208:	5f00746c 	svcpl	0x0000746c
    320c:	6863775f 	stmdavs	r3!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, ip, sp, lr}^
    3210:	6e697700 	cdpvs	7, 6, cr7, cr9, cr0, {0}
    3214:	00745f74 	rsbseq	r5, r4, r4, ror pc
    3218:	636f6c5f 	cmnvs	pc, #24320	; 0x5f00
    321c:	6d5f006b 	ldclvs	0, cr0, [pc, #-428]
    3220:	00746c75 	rsbseq	r6, r4, r5, ror ip
    3224:	6972775f 	ldmdbvs	r2!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, ip, sp, lr}^
    3228:	5f006574 	svcpl	0x00006574
    322c:	5f6d745f 	svcpl	0x006d745f
    3230:	72616579 	rsbvc	r6, r1, #507510784	; 0x1e400000
    3234:	656e5f00 	strbvs	r5, [lr, #-3840]!
    3238:	00667478 	rsbeq	r7, r6, r8, ror r4
    323c:	6d745f5f 	ldclvs	15, cr5, [r4, #-380]!
    3240:	6e6f6d5f 	mcrvs	13, 3, r6, cr15, cr15, {2}
    3244:	735f5f00 	cmpvc	pc, #0	; 0x0
    3248:	69646964 	stmdbvs	r4!, {r2, r5, r6, r8, fp, sp, lr}^
    324c:	0074696e 	rsbseq	r6, r4, lr, ror #18
    3250:	6d61675f 	stclvs	7, cr6, [r1, #-380]!
    3254:	735f616d 	cmpvc	pc, #1073741851	; 0x4000001b
    3258:	676e6769 	strbvs	r6, [lr, -r9, ror #14]!
    325c:	5f006d61 	svcpl	0x00006d61
    3260:	65657266 	strbvs	r7, [r5, #-614]!
    3264:	7473696c 	ldrbtvc	r6, [r3], #-2412
    3268:	4f4c5f00 	svcmi	0x004c5f00
    326c:	525f4b43 	subspl	r4, pc, #68608	; 0x10c00
    3270:	52554345 	subspl	r4, r5, #335544321	; 0x14000001
    3274:	45564953 	ldrbmi	r4, [r6, #-2387]
    3278:	5f00545f 	svcpl	0x0000545f
    327c:	0077656e 	rsbseq	r6, r7, lr, ror #10
    3280:	6d745f5f 	ldclvs	15, cr5, [r4, #-380]!
    3284:	6164795f 	cmnvs	r4, pc, asr r9
    3288:	5f5f0079 	svcpl	0x005f0079
    328c:	66756273 	undefined
    3290:	6f695f00 	svcvs	0x00695f00
    3294:	5f007362 	svcpl	0x00007362
    3298:	4c49465f 	mcrrmi	6, 5, r4, r9, cr15
    329c:	6d5f0045 	ldclvs	0, cr0, [pc, #-276]
    32a0:	61747362 	cmnvs	r4, r2, ror #6
    32a4:	745f6574 	ldrbvc	r6, [pc], #1396	; 32ac <__Stack_Size+0x2eac>
    32a8:	735f5f00 	cmpvc	pc, #0	; 0x0
    32ac:	454c4946 	strbmi	r4, [ip, #-2374]
    32b0:	61725f00 	cmnvs	r2, r0, lsl #30
    32b4:	6e5f646e 	cdpvs	4, 5, cr6, cr15, cr14, {3}
    32b8:	00747865 	rsbseq	r7, r4, r5, ror #16
    32bc:	6c626d5f 	stclvs	13, cr6, [r2], #-380
    32c0:	735f6e65 	cmpvc	pc, #1616	; 0x650
    32c4:	65746174 	ldrbvs	r6, [r4, #-372]!
    32c8:	6e695f00 	cdpvs	15, 6, cr5, cr9, cr0, {0}
    32cc:	695f0063 	ldmdbvs	pc, {r0, r1, r5, r6}^
    32d0:	5f00646e 	svcpl	0x0000646e
    32d4:	72727563 	rsbsvc	r7, r2, #415236096	; 0x18c00000
    32d8:	5f746e65 	svcpl	0x00746e65
    32dc:	61636f6c 	cmnvs	r3, ip, ror #30
    32e0:	5f00656c 	svcpl	0x0000656c
    32e4:	656c635f 	strbvs	r6, [ip, #-863]!
    32e8:	70756e61 	rsbsvc	r6, r5, r1, ror #28
    32ec:	616d5f00 	cmnvs	sp, r0, lsl #30
    32f0:	73647778 	cmnvc	r4, #31457280	; 0x1e00000
    32f4:	65725f00 	ldrbvs	r5, [r2, #-3840]!
    32f8:	00746e65 	rsbseq	r6, r4, r5, ror #28
    32fc:	6565735f 	strbvs	r7, [r5, #-863]!
    3300:	5f5f0064 	svcpl	0x005f0064
    3304:	6e756f63 	cdpvs	15, 7, cr6, cr5, cr3, {3}
    3308:	5f5f0074 	svcpl	0x005f0074
    330c:	756c6176 	strbvc	r6, [ip, #-374]!
    3310:	735f0065 	cmpvc	pc, #101	; 0x65
    3314:	006b6565 	rsbeq	r6, fp, r5, ror #10
    3318:	6f70665f 	svcvs	0x0070665f
    331c:	00745f73 	rsbseq	r5, r4, r3, ror pc
    3320:	7272655f 	rsbsvc	r6, r2, #398458880	; 0x17c00000
    3324:	5f006f6e 	svcpl	0x00006f6e
    3328:	5f6d745f 	svcpl	0x006d745f
    332c:	006e696d 	rsbeq	r6, lr, sp, ror #18
    3330:	7274735f 	rsbsvc	r7, r4, #2080374785	; 0x7c000001
    3334:	5f6b6f74 	svcpl	0x006b6f74
    3338:	7473616c 	ldrbtvc	r6, [r3], #-364
    333c:	6e665f00 	cdpvs	15, 6, cr5, cr6, cr0, {0}
    3340:	65707974 	ldrbvs	r7, [r0, #-2420]!
    3344:	615f0073 	cmpvs	pc, r3, ror r0
    3348:	5f006464 	svcpl	0x00006464
    334c:	6f4c555f 	svcvs	0x004c555f
    3350:	5f00676e 	svcpl	0x0000676e
    3354:	64746567 	ldrbtvs	r6, [r4], #-1383
    3358:	5f657461 	svcpl	0x00657461
    335c:	00727265 	rsbseq	r7, r2, r5, ror #4
    3360:	6f6c675f 	svcvs	0x006c675f
    3364:	5f6c6162 	svcpl	0x006c6162
    3368:	75706d69 	ldrbvc	r6, [r0, #-3433]!
    336c:	705f6572 	subsvc	r6, pc, r2, ror r5
    3370:	5f007274 	svcpl	0x00007274
    3374:	72727563 	rsbsvc	r7, r2, #415236096	; 0x18c00000
    3378:	5f746e65 	svcpl	0x00746e65
    337c:	65746163 	ldrbvs	r6, [r4, #-355]!
    3380:	79726f67 	ldmdbvc	r2!, {r0, r1, r2, r5, r6, r8, r9, sl, fp, sp, lr}^
    3384:	646f6300 	strbtvs	r6, [pc], #768	; 338c <__Stack_Size+0x2f8c>
    3388:	755f0065 	ldrbvc	r0, [pc, #-101]	; 332b <__Stack_Size+0x2f2b>
    338c:	6573756e 	ldrbvs	r7, [r3, #-1390]!
    3390:	61725f64 	cmnvs	r2, r4, ror #30
    3394:	5f00646e 	svcpl	0x0000646e
    3398:	00736477 	rsbseq	r6, r3, r7, ror r4
    339c:	6d745f5f 	ldclvs	15, cr5, [r4, #-380]!
    33a0:	6164775f 	cmnvs	r4, pc, asr r7
    33a4:	675f0079 	undefined
    33a8:	0065756c 	rsbeq	r7, r5, ip, ror #10
    33ac:	616d6e5f 	cmnvs	sp, pc, asr lr
    33b0:	636f6c6c 	cmnvs	pc, #27648	; 0x6c00
    33b4:	366c5f00 	strbtcc	r5, [ip], -r0, lsl #30
    33b8:	625f6134 	subsvs	r6, pc, #13	; 0xd
    33bc:	5f006675 	svcpl	0x00006675
    33c0:	5f676973 	svcpl	0x00676973
    33c4:	636e7566 	cmnvs	lr, #427819008	; 0x19800000
    33c8:	626e5f00 	rsbvs	r5, lr, #0	; 0x0
    33cc:	5f006675 	svcpl	0x00006675
    33d0:	73756e75 	cmnvc	r5, #1872	; 0x750
    33d4:	5f006465 	svcpl	0x00006465
    33d8:	5f6d745f 	svcpl	0x006d745f
    33dc:	73647369 	cmnvc	r4, #-1543503871	; 0xa4000001
    33e0:	6c5f0074 	mrrcvs	0, 7, r0, pc, cr4
    33e4:	6c61636f 	stclvs	3, cr6, [r1], #-444
    33e8:	656d6974 	strbvs	r6, [sp, #-2420]!
    33ec:	6675625f 	undefined
    33f0:	6c635f00 	stclvs	15, cr5, [r3]
    33f4:	0065736f 	rsbeq	r7, r5, pc, ror #6
    33f8:	3834725f 	ldmdacc	r4!, {r0, r1, r2, r3, r4, r6, r9, ip, sp, lr}
    33fc:	626d5f00 	rsbvs	r5, sp, #0	; 0x0
    3400:	63776f74 	cmnvs	r7, #464	; 0x1d0
    3404:	6174735f 	cmnvs	r4, pc, asr r3
    3408:	5f006574 	svcpl	0x00006574
    340c:	00733570 	rsbseq	r3, r3, r0, ror r5
    3410:	6d745f5f 	ldclvs	15, cr5, [r4, #-380]!
    3414:	61646d5f 	cmnvs	r4, pc, asr sp
    3418:	6d690079 	stclvs	0, cr0, [r9, #-484]!
    341c:	65727570 	ldrbvs	r7, [r2, #-1392]!
    3420:	7461645f 	strbtvc	r6, [r1], #-1119
    3424:	2e2e0061 	cdpcs	0, 2, cr0, cr14, cr1, {3}
    3428:	2f2e2e2f 	svccs	0x002e2e2f
    342c:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
    3430:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
    3434:	6363672f 	cmnvs	r3, #12320768	; 0xbc0000
    3438:	332e342d 	teqcc	lr, #754974720	; 0x2d000000
    343c:	6e2f302e 	cdpvs	0, 2, cr3, cr15, cr14, {1}
    3440:	696c7765 	stmdbvs	ip!, {r0, r2, r5, r6, r8, r9, sl, ip, sp, lr}^
    3444:	696c2f62 	stmdbvs	ip!, {r1, r5, r6, r8, r9, sl, fp, sp}^
    3448:	722f6362 	eorvc	r6, pc, #-2013265919	; 0x88000001
    344c:	746e6565 	strbtvc	r6, [lr], #-1381
    3450:	706d692f 	rsbvc	r6, sp, pc, lsr #18
    3454:	2e657275 	mcrcs	2, 3, r7, cr5, cr5, {3}
    3458:	3a630063 	bcc	18c35ec <__Stack_Size+0x18c31ec>
    345c:	6e69775c 	mcrvs	7, 3, r7, cr9, cr12, {2}
    3460:	736d7261 	cmnvc	sp, #268435462	; 0x10000006
    3464:	6975625c 	ldmdbvs	r5!, {r2, r3, r4, r6, r9, sp, lr}^
    3468:	675c646c 	ldrbvs	r6, [ip, -ip, ror #8]
    346c:	622d6363 	eorvs	r6, sp, #-1946157055	; 0x8c000001
    3470:	646c6975 	strbtvs	r6, [ip], #-2421
    3474:	6d72615c 	ldfvse	f6, [r2, #-368]!
    3478:	6261652d 	rsbvs	r6, r1, #188743680	; 0xb400000
    347c:	656e5c69 	strbvs	r5, [lr, #-3177]!
    3480:	62696c77 	rsbvs	r6, r9, #30464	; 0x7700
    3484:	62696c5c 	rsbvs	r6, r9, #23552	; 0x5c00
    3488:	65725c63 	ldrbvs	r5, [r2, #-3171]!
    348c:	00746e65 	rsbseq	r6, r4, r5, ror #28
    3490:	69665f5f 	stmdbvs	r6!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^
    3494:	615f696e 	cmpvs	pc, lr, ror #18
    3498:	79617272 	stmdbvc	r1!, {r1, r4, r5, r6, r9, ip, sp, lr}^
    349c:	6174735f 	cmnvs	r4, pc, asr r3
    34a0:	73007472 	movwvc	r7, #1138	; 0x472
    34a4:	5f657a69 	svcpl	0x00657a69
    34a8:	5f5f0074 	svcpl	0x005f0074
    34ac:	696e6966 	stmdbvs	lr!, {r1, r2, r5, r6, r8, fp, sp, lr}^
    34b0:	7272615f 	rsbsvc	r6, r2, #-1073741801	; 0xc0000017
    34b4:	655f7961 	ldrbvs	r7, [pc, #-2401]	; 2b5b <__Stack_Size+0x275b>
    34b8:	5f00646e 	svcpl	0x0000646e
    34bc:	6572705f 	ldrbvs	r7, [r2, #-95]!
    34c0:	74696e69 	strbtvc	r6, [r9], #-3689
    34c4:	7272615f 	rsbsvc	r6, r2, #-1073741801	; 0xc0000017
    34c8:	655f7961 	ldrbvs	r7, [pc, #-2401]	; 2b6f <__Stack_Size+0x276f>
    34cc:	2e00646e 	cdpcs	4, 0, cr6, cr0, cr14, {3}
    34d0:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
    34d4:	2f2e2e2f 	svccs	0x002e2e2f
    34d8:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
    34dc:	63672f2e 	cmnvs	r7, #184	; 0xb8
    34e0:	2e342d63 	cdpcs	13, 3, cr2, cr4, cr3, {3}
    34e4:	2f302e33 	svccs	0x00302e33
    34e8:	6c77656e 	cfldr64vs	mvdx6, [r7], #-440
    34ec:	6c2f6269 	sfmvs	f6, 4, [pc], #-420
    34f0:	2f636269 	svccs	0x00636269
    34f4:	6373696d 	cmnvs	r3, #1785856	; 0x1b4000
    34f8:	696e692f 	stmdbvs	lr!, {r0, r1, r2, r3, r5, r8, fp, sp, lr}^
    34fc:	00632e74 	rsbeq	r2, r3, r4, ror lr
    3500:	6e695f5f 	mcrvs	15, 3, r5, cr9, cr15, {2}
    3504:	615f7469 	cmpvs	pc, r9, ror #8
    3508:	79617272 	stmdbvc	r1!, {r1, r4, r5, r6, r9, ip, sp, lr}^
    350c:	646e655f 	strbtvs	r6, [lr], #-1375
    3510:	6c5f5f00 	mrrcvs	15, 0, r5, pc, cr0
    3514:	5f636269 	svcpl	0x00636269
    3518:	74696e69 	strbtvc	r6, [r9], #-3689
    351c:	7272615f 	rsbsvc	r6, r2, #-1073741801	; 0xc0000017
    3520:	63007961 	movwvs	r7, #2401	; 0x961
    3524:	69775c3a 	ldmdbvs	r7!, {r1, r3, r4, r5, sl, fp, ip, lr}^
    3528:	6d72616e 	ldfvse	f6, [r2, #-440]!
    352c:	75625c73 	strbvc	r5, [r2, #-3187]!
    3530:	5c646c69 	stclpl	12, cr6, [r4], #-420
    3534:	2d636367 	stclcs	3, cr6, [r3, #-412]!
    3538:	6c697562 	cfstr64vs	mvdx7, [r9], #-392
    353c:	72615c64 	rsbvc	r5, r1, #25600	; 0x6400
    3540:	61652d6d 	cmnvs	r5, sp, ror #26
    3544:	6e5c6962 	cdpvs	9, 5, cr6, cr12, cr2, {3}
    3548:	696c7765 	stmdbvs	ip!, {r0, r2, r5, r6, r8, r9, sl, ip, sp, lr}^
    354c:	696c5c62 	stmdbvs	ip!, {r1, r5, r6, sl, fp, ip, lr}^
    3550:	6d5c6362 	ldclvs	3, cr6, [ip, #-392]
    3554:	00637369 	rsbeq	r7, r3, r9, ror #6
    3558:	696c5f5f 	stmdbvs	ip!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^
    355c:	665f6362 	ldrbvs	r6, [pc], -r2, ror #6
    3560:	5f696e69 	svcpl	0x00696e69
    3564:	61727261 	cmnvs	r2, r1, ror #4
    3568:	5f5f0079 	svcpl	0x005f0079
    356c:	69657270 	stmdbvs	r5!, {r4, r5, r6, r9, ip, sp, lr}^
    3570:	5f74696e 	svcpl	0x0074696e
    3574:	61727261 	cmnvs	r2, r1, ror #4
    3578:	74735f79 	ldrbtvc	r5, [r3], #-3961
    357c:	00747261 	rsbseq	r7, r4, r1, ror #4
    3580:	6e695f5f 	mcrvs	15, 3, r5, cr9, cr15, {2}
    3584:	615f7469 	cmpvs	pc, r9, ror #8
    3588:	79617272 	stmdbvc	r1!, {r1, r4, r5, r6, r9, ip, sp, lr}^
    358c:	6174735f 	cmnvs	r4, pc, asr r3
    3590:	61007472 	tstvs	r0, r2, ror r4
    3594:	6e67696c 	cdpvs	9, 6, cr6, cr7, cr12, {3}
    3598:	615f6465 	cmpvs	pc, r5, ror #8
    359c:	00726464 	rsbseq	r6, r2, r4, ror #8
    35a0:	775c3a63 	ldrbvc	r3, [ip, -r3, ror #20]
    35a4:	72616e69 	rsbvc	r6, r1, #1680	; 0x690
    35a8:	625c736d 	subsvs	r7, ip, #-1275068415	; 0xb4000001
    35ac:	646c6975 	strbtvs	r6, [ip], #-2421
    35b0:	6363675c 	cmnvs	r3, #24117248	; 0x1700000
    35b4:	6975622d 	ldmdbvs	r5!, {r0, r2, r3, r5, r9, sp, lr}^
    35b8:	615c646c 	cmpvs	ip, ip, ror #8
    35bc:	652d6d72 	strvs	r6, [sp, #-3442]!
    35c0:	5c696261 	sfmpl	f6, 2, [r9], #-388
    35c4:	6c77656e 	cfldr64vs	mvdx6, [r7], #-440
    35c8:	6c5c6269 	lfmvs	f6, 2, [ip], {105}
    35cc:	5c636269 	sfmpl	f6, 2, [r3], #-420
    35d0:	69727473 	ldmdbvs	r2!, {r0, r1, r4, r5, r6, sl, ip, sp, lr}^
    35d4:	2e00676e 	cdpcs	7, 0, cr6, cr0, cr14, {3}
    35d8:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
    35dc:	2f2e2e2f 	svccs	0x002e2e2f
    35e0:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
    35e4:	63672f2e 	cmnvs	r7, #184	; 0xb8
    35e8:	2e342d63 	cdpcs	13, 3, cr2, cr4, cr3, {3}
    35ec:	2f302e33 	svccs	0x00302e33
    35f0:	6c77656e 	cfldr64vs	mvdx6, [r7], #-440
    35f4:	6c2f6269 	sfmvs	f6, 4, [pc], #-420
    35f8:	2f636269 	svccs	0x00636269
    35fc:	69727473 	ldmdbvs	r2!, {r0, r1, r4, r5, r6, sl, ip, sp, lr}^
    3600:	6d2f676e 	stcvs	7, cr6, [pc, #-440]!
    3604:	65736d65 	ldrbvs	r6, [r3, #-3429]!
    3608:	00632e74 	rsbeq	r2, r3, r4, ror lr
    360c:	736d656d 	cmnvc	sp, #457179136	; 0x1b400000
    3610:	62007465 	andvs	r7, r0, #1694498816	; 0x65000000
    3614:	65666675 	strbvs	r6, [r6, #-1653]!
    3618:	2e2e0072 	mcrcs	0, 1, r0, cr14, cr2, {3}
    361c:	2f2e2e2f 	svccs	0x002e2e2f
    3620:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
    3624:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
    3628:	6363672f 	cmnvs	r3, #12320768	; 0xbc0000
    362c:	332e342d 	teqcc	lr, #754974720	; 0x2d000000
    3630:	6e2f302e 	cdpvs	0, 2, cr3, cr15, cr14, {1}
    3634:	696c7765 	stmdbvs	ip!, {r0, r2, r5, r6, r8, r9, sl, ip, sp, lr}^
    3638:	696c2f62 	stmdbvs	ip!, {r1, r5, r6, r8, r9, sl, fp, sp}^
    363c:	732f6362 	teqvc	pc, #-2013265919	; 0x88000001
    3640:	696c6474 	stmdbvs	ip!, {r2, r4, r5, r6, sl, sp, lr}^
    3644:	5f5f2f62 	svcpl	0x005f2f62
    3648:	78657461 	stmdavc	r5!, {r0, r5, r6, sl, ip, sp, lr}^
    364c:	632e7469 	teqvs	lr, #1761607680	; 0x69000000
    3650:	70797400 	rsbsvc	r7, r9, r0, lsl #8
    3654:	5f5f0065 	svcpl	0x005f0065
    3658:	69676572 	stmdbvs	r7!, {r1, r4, r5, r6, r8, sl, sp, lr}^
    365c:	72657473 	rsbvc	r7, r5, #1929379840	; 0x73000000
    3660:	6978655f 	ldmdbvs	r8!, {r0, r1, r2, r3, r4, r6, r8, sl, sp, lr}^
    3664:	6f727074 	svcvs	0x00727074
    3668:	5f5f0063 	svcpl	0x005f0063
    366c:	6c6c6163 	stfvse	f6, [ip], #-396
    3670:	6978655f 	ldmdbvs	r8!, {r0, r1, r2, r3, r4, r6, r8, sl, sp, lr}^
    3674:	6f727074 	svcvs	0x00727074
    3678:	2e007363 	cdpcs	3, 0, cr7, cr0, cr3, {3}
    367c:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
    3680:	2f2e2e2f 	svccs	0x002e2e2f
    3684:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
    3688:	63672f2e 	cmnvs	r7, #184	; 0xb8
    368c:	2e342d63 	cdpcs	13, 3, cr2, cr4, cr3, {3}
    3690:	2f302e33 	svccs	0x00302e33
    3694:	6c77656e 	cfldr64vs	mvdx6, [r7], #-440
    3698:	6c2f6269 	sfmvs	f6, 4, [pc], #-420
    369c:	2f636269 	svccs	0x00636269
    36a0:	6c647473 	cfstrdvs	mvd7, [r4], #-460
    36a4:	5f2f6269 	svcpl	0x002f6269
    36a8:	6c61635f 	stclvs	3, cr6, [r1], #-380
    36ac:	74615f6c 	strbtvc	r5, [r1], #-3948
    36b0:	74697865 	strbtvc	r7, [r9], #-2149
    36b4:	6c00632e 	stcvs	3, cr6, [r0], {46}
    36b8:	70747361 	rsbsvc	r7, r4, r1, ror #6
    36bc:	73657200 	cmnvc	r5, #0	; 0x0
    36c0:	74726174 	ldrbtvc	r6, [r2], #-372
	...

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
       0:	00000014 	andeq	r0, r0, r4, lsl r0
       4:	00000016 	andeq	r0, r0, r6, lsl r0
       8:	165d0001 	ldrbne	r0, [sp], -r1
       c:	3c000000 	stccc	0, cr0, [r0], {0}
      10:	02000000 	andeq	r0, r0, #0	; 0x0
      14:	00087d00 	andeq	r7, r8, r0, lsl #26
      18:	00000000 	andeq	r0, r0, r0
      1c:	3c000000 	stccc	0, cr0, [r0], {0}
      20:	3e000000 	cdpcc	0, 0, cr0, cr0, cr0, {0}
      24:	01000000 	tsteq	r0, r0
      28:	003e5d00 	eorseq	r5, lr, r0, lsl #26
      2c:	00400000 	subeq	r0, r0, r0
      30:	00020000 	andeq	r0, r2, r0
      34:	00400c7d 	subeq	r0, r0, sp, ror ip
      38:	01000000 	tsteq	r0, r0
      3c:	00020000 	andeq	r0, r2, r0
      40:	0000107d 	andeq	r1, r0, sp, ror r0
      44:	00000000 	andeq	r0, r0, r0
      48:	00740000 	rsbseq	r0, r4, r0
      4c:	007c0000 	rsbseq	r0, ip, r0
      50:	00010000 	andeq	r0, r1, r0
      54:	00007e53 	andeq	r7, r0, r3, asr lr
      58:	00008000 	andeq	r8, r0, r0
      5c:	55000100 	strpl	r0, [r0, #-256]
      60:	000000a2 	andeq	r0, r0, r2, lsr #1
      64:	000000ba 	strheq	r0, [r0], -sl
      68:	dc550001 	mrrcle	0, 0, r0, r5, cr1
      6c:	e4000000 	str	r0, [r0]
      70:	01000000 	tsteq	r0, r0
      74:	00e45500 	rsceq	r5, r4, r0, lsl #10
      78:	01000000 	tsteq	r0, r0
      7c:	00010000 	andeq	r0, r1, r0
      80:	00000053 	andeq	r0, r0, r3, asr r0
      84:	00000000 	andeq	r0, r0, r0
      88:	00007400 	andeq	r7, r0, r0, lsl #8
      8c:	00008e00 	andeq	r8, r0, r0, lsl #28
      90:	54000100 	strpl	r0, [r0], #-256
      94:	00000094 	muleq	r0, r4, r0
      98:	000000c8 	andeq	r0, r0, r8, asr #1
      9c:	ce540001 	cdpgt	0, 5, cr0, cr4, cr1, {0}
      a0:	00000000 	andeq	r0, r0, r0
      a4:	01000001 	tsteq	r0, r1
      a8:	00005400 	andeq	r5, r0, r0, lsl #8
      ac:	00000000 	andeq	r0, r0, r0
      b0:	01040000 	tsteq	r4, r0
      b4:	01060000 	.word	0x01060000
      b8:	00010000 	.word	0x00010000
      bc:	0001065d 	.word	0x0001065d
      c0:	00010800 	.word	0x00010800
      c4:	7d000200 	.word	0x7d000200
      c8:	00010804 	.word	0x00010804
      cc:	00011000 	.word	0x00011000
      d0:	7d000200 	.word	0x7d000200
      d4:	00000008 	.word	0x00000008
      d8:	00000000 	.word	0x00000000
      dc:	00011000 	.word	0x00011000
      e0:	00011200 	.word	0x00011200
      e4:	5d000100 	.word	0x5d000100
      e8:	00000112 	.word	0x00000112
      ec:	00000114 	.word	0x00000114
      f0:	047d0002 	.word	0x047d0002
      f4:	00000114 	.word	0x00000114
      f8:	0000011c 	.word	0x0000011c
      fc:	087d0002 	.word	0x087d0002
	...
     108:	0000011c 	.word	0x0000011c
     10c:	0000011e 	.word	0x0000011e
     110:	1e5d0001 	.word	0x1e5d0001
     114:	20000001 	.word	0x20000001
     118:	02000001 	.word	0x02000001
     11c:	20047d00 	.word	0x20047d00
     120:	28000001 	.word	0x28000001
     124:	02000001 	.word	0x02000001
     128:	00087d00 	.word	0x00087d00
     12c:	00000000 	.word	0x00000000
     130:	28000000 	.word	0x28000000
     134:	2a000001 	.word	0x2a000001
     138:	01000001 	.word	0x01000001
     13c:	012a5d00 	.word	0x012a5d00
     140:	012c0000 	.word	0x012c0000
     144:	00020000 	.word	0x00020000
     148:	012c047d 	.word	0x012c047d
     14c:	01340000 	.word	0x01340000
     150:	00020000 	.word	0x00020000
     154:	0000087d 	.word	0x0000087d
     158:	00000000 	.word	0x00000000
     15c:	00300000 	.word	0x00300000
     160:	00320000 	.word	0x00320000
     164:	00010000 	.word	0x00010000
     168:	0000325d 	.word	0x0000325d
     16c:	00003600 	.word	0x00003600
     170:	7d000200 	.word	0x7d000200
     174:	00003604 	.word	0x00003604
     178:	00004400 	.word	0x00004400
     17c:	7d000200 	.word	0x7d000200
     180:	00000008 	.word	0x00000008
     184:	00000000 	.word	0x00000000
     188:	00004400 	.word	0x00004400
     18c:	00004600 	.word	0x00004600
     190:	5d000100 	.word	0x5d000100
     194:	00000046 	.word	0x00000046
     198:	00000048 	.word	0x00000048
     19c:	147d0002 	.word	0x147d0002
     1a0:	00000048 	.word	0x00000048
     1a4:	0000014c 	.word	0x0000014c
     1a8:	207d0002 	.word	0x207d0002
	...
     1b4:	0000014c 	.word	0x0000014c
     1b8:	0000014e 	.word	0x0000014e
     1bc:	4e5d0001 	.word	0x4e5d0001
     1c0:	54000001 	.word	0x54000001
     1c4:	02000001 	.word	0x02000001
     1c8:	54107d00 	.word	0x54107d00
     1cc:	9e000001 	.word	0x9e000001
     1d0:	02000001 	.word	0x02000001
     1d4:	00187d00 	.word	0x00187d00
     1d8:	00000000 	.word	0x00000000
     1dc:	a0000000 	.word	0xa0000000
     1e0:	a2000001 	.word	0xa2000001
     1e4:	01000001 	.word	0x01000001
     1e8:	01a25d00 	.word	0x01a25d00
     1ec:	01a40000 	.word	0x01a40000
     1f0:	00020000 	.word	0x00020000
     1f4:	01a4047d 	.word	0x01a4047d
     1f8:	02240000 	.word	0x02240000
     1fc:	00020000 	.word	0x00020000
     200:	0000087d 	.word	0x0000087d
	...
     20c:	00020000 	.word	0x00020000
     210:	00010000 	.word	0x00010000
     214:	0000025d 	.word	0x0000025d
     218:	00003800 	.word	0x00003800
     21c:	7d000200 	.word	0x7d000200
     220:	00000008 	.word	0x00000008
     224:	00000000 	.word	0x00000000
     228:	00003800 	.word	0x00003800
     22c:	00003a00 	.word	0x00003a00
     230:	5d000100 	.word	0x5d000100
     234:	0000003a 	.word	0x0000003a
     238:	00000064 	.word	0x00000064
     23c:	087d0002 	.word	0x087d0002
	...
     248:	00000038 	.word	0x00000038
     24c:	0000003e 	.word	0x0000003e
     250:	3e500001 	.word	0x3e500001
     254:	64000000 	.word	0x64000000
     258:	01000000 	.word	0x01000000
     25c:	00005400 	.word	0x00005400
     260:	00000000 	.word	0x00000000
     264:	00640000 	.word	0x00640000
     268:	00660000 	.word	0x00660000
     26c:	00010000 	.word	0x00010000
     270:	0000665d 	.word	0x0000665d
     274:	00007000 	.word	0x00007000
     278:	7d000200 	.word	0x7d000200
     27c:	00007004 	.word	0x00007004
     280:	00007a00 	.word	0x00007a00
     284:	7d000200 	.word	0x7d000200
     288:	00000008 	.word	0x00000008
     28c:	00000000 	.word	0x00000000
     290:	00006400 	.word	0x00006400
     294:	00006e00 	.word	0x00006e00
     298:	50000100 	.word	0x50000100
	...
     2a4:	0000007c 	.word	0x0000007c
     2a8:	0000007e 	.word	0x0000007e
     2ac:	7e5d0001 	.word	0x7e5d0001
     2b0:	82000000 	.word	0x82000000
     2b4:	02000000 	.word	0x02000000
     2b8:	82047d00 	.word	0x82047d00
     2bc:	9c000000 	.word	0x9c000000
     2c0:	02000000 	.word	0x02000000
     2c4:	00087d00 	.word	0x00087d00
     2c8:	00000000 	.word	0x00000000
     2cc:	7c000000 	.word	0x7c000000
     2d0:	80000000 	.word	0x80000000
     2d4:	01000000 	.word	0x01000000
     2d8:	00805000 	.word	0x00805000
     2dc:	00880000 	.word	0x00880000
     2e0:	00010000 	.word	0x00010000
     2e4:	00000051 	.word	0x00000051
     2e8:	00000000 	.word	0x00000000
     2ec:	00009c00 	.word	0x00009c00
     2f0:	00009e00 	.word	0x00009e00
     2f4:	5d000100 	.word	0x5d000100
     2f8:	0000009e 	.word	0x0000009e
     2fc:	000000b4 	.word	0x000000b4
     300:	107d0002 	.word	0x107d0002
	...
     30c:	0000009c 	.word	0x0000009c
     310:	000000a6 	.word	0x000000a6
     314:	a6500001 	.word	0xa6500001
     318:	b4000000 	.word	0xb4000000
     31c:	01000000 	.word	0x01000000
     320:	00005600 	.word	0x00005600
     324:	00000000 	.word	0x00000000
     328:	009c0000 	.word	0x009c0000
     32c:	00a60000 	.word	0x00a60000
     330:	00010000 	.word	0x00010000
     334:	0000a651 	.word	0x0000a651
     338:	0000b400 	.word	0x0000b400
     33c:	55000100 	.word	0x55000100
	...
     348:	000000b4 	.word	0x000000b4
     34c:	000000b6 	.word	0x000000b6
     350:	b65d0001 	.word	0xb65d0001
     354:	ba000000 	.word	0xba000000
     358:	02000000 	.word	0x02000000
     35c:	ba0c7d00 	.word	0xba0c7d00
     360:	ce000000 	.word	0xce000000
     364:	02000000 	.word	0x02000000
     368:	00107d00 	.word	0x00107d00
     36c:	00000000 	.word	0x00000000
     370:	b4000000 	.word	0xb4000000
     374:	be000000 	.word	0xbe000000
     378:	01000000 	.word	0x01000000
     37c:	00be5000 	.word	0x00be5000
     380:	00ce0000 	.word	0x00ce0000
     384:	00010000 	.word	0x00010000
     388:	00000055 	.word	0x00000055
     38c:	00000000 	.word	0x00000000
     390:	0000d000 	.word	0x0000d000
     394:	0000d200 	.word	0x0000d200
     398:	5d000100 	.word	0x5d000100
     39c:	000000d2 	.word	0x000000d2
     3a0:	000000d4 	.word	0x000000d4
     3a4:	107d0002 	.word	0x107d0002
     3a8:	000000d4 	.word	0x000000d4
     3ac:	0000015c 	.word	0x0000015c
     3b0:	207d0002 	.word	0x207d0002
	...
     3bc:	000000d0 	.word	0x000000d0
     3c0:	000000d8 	.word	0x000000d8
     3c4:	d8500001 	.word	0xd8500001
     3c8:	5c000000 	.word	0x5c000000
     3cc:	01000001 	.word	0x01000001
     3d0:	00005500 	.word	0x00005500
     3d4:	00000000 	.word	0x00000000
     3d8:	00d00000 	.word	0x00d00000
     3dc:	00de0000 	.word	0x00de0000
     3e0:	00010000 	.word	0x00010000
     3e4:	0000de51 	.word	0x0000de51
     3e8:	00015c00 	.word	0x00015c00
     3ec:	54000100 	.word	0x54000100
	...
     3fc:	00000002 	.word	0x00000002
     400:	025d0001 	.word	0x025d0001
     404:	04000000 	.word	0x04000000
     408:	02000000 	.word	0x02000000
     40c:	040c7d00 	.word	0x040c7d00
     410:	60000000 	.word	0x60000000
     414:	02000000 	.word	0x02000000
     418:	00207d00 	.word	0x00207d00
	...
     424:	08000000 	.word	0x08000000
     428:	01000000 	.word	0x01000000
     42c:	00085000 	.word	0x00085000
     430:	00100000 	.word	0x00100000
     434:	00010000 	.word	0x00010000
     438:	00000054 	.word	0x00000054
     43c:	00000000 	.word	0x00000000
     440:	00006000 	.word	0x00006000
     444:	00006200 	.word	0x00006200
     448:	5d000100 	.word	0x5d000100
     44c:	00000062 	.word	0x00000062
     450:	00000064 	.word	0x00000064
     454:	047d0002 	.word	0x047d0002
     458:	00000064 	.word	0x00000064
     45c:	0000006c 	.word	0x0000006c
     460:	087d0002 	.word	0x087d0002
	...
     46c:	00000060 	.word	0x00000060
     470:	00000068 	.word	0x00000068
     474:	00500001 	.word	0x00500001
     478:	00000000 	.word	0x00000000
     47c:	6c000000 	.word	0x6c000000
     480:	6e000000 	.word	0x6e000000
     484:	01000000 	.word	0x01000000
     488:	006e5d00 	.word	0x006e5d00
     48c:	00720000 	.word	0x00720000
     490:	00020000 	.word	0x00020000
     494:	00720c7d 	.word	0x00720c7d
     498:	00a40000 	.word	0x00a40000
     49c:	00020000 	.word	0x00020000
     4a0:	0000107d 	.word	0x0000107d
     4a4:	00000000 	.word	0x00000000
     4a8:	00a40000 	.word	0x00a40000
     4ac:	00a60000 	.word	0x00a60000
     4b0:	00010000 	.word	0x00010000
     4b4:	0000a65d 	.word	0x0000a65d
     4b8:	0000e800 	.word	0x0000e800
     4bc:	7d000200 	.word	0x7d000200
     4c0:	00000008 	.word	0x00000008
     4c4:	00000000 	.word	0x00000000
     4c8:	0000a400 	.word	0x0000a400
     4cc:	0000ac00 	.word	0x0000ac00
     4d0:	50000100 	.word	0x50000100
     4d4:	000000ac 	.word	0x000000ac
     4d8:	000000e8 	.word	0x000000e8
     4dc:	00540001 	.word	0x00540001
     4e0:	00000000 	.word	0x00000000
     4e4:	e8000000 	.word	0xe8000000
     4e8:	ea000000 	.word	0xea000000
     4ec:	01000000 	.word	0x01000000
     4f0:	00ea5d00 	.word	0x00ea5d00
     4f4:	01040000 	.word	0x01040000
     4f8:	00020000 	.word	0x00020000
     4fc:	01040c7d 	.word	0x01040c7d
     500:	015c0000 	.word	0x015c0000
     504:	00020000 	.word	0x00020000
     508:	0000107d 	.word	0x0000107d
     50c:	00000000 	.word	0x00000000
     510:	00e80000 	.word	0x00e80000
     514:	010e0000 	.word	0x010e0000
     518:	00010000 	.word	0x00010000
     51c:	00000050 	.word	0x00000050
     520:	00000000 	.word	0x00000000
     524:	0000e800 	.word	0x0000e800
     528:	00010c00 	.word	0x00010c00
     52c:	51000100 	.word	0x51000100
	...
     538:	0000010c 	.word	0x0000010c
     53c:	00000144 	.word	0x00000144
     540:	00510001 	.word	0x00510001
     544:	00000000 	.word	0x00000000
     548:	0e000000 	.word	0x0e000000
     54c:	3e000001 	.word	0x3e000001
     550:	01000001 	.word	0x01000001
     554:	00005000 	.word	0x00005000
     558:	00000000 	.word	0x00000000
     55c:	015c0000 	.word	0x015c0000
     560:	015e0000 	.word	0x015e0000
     564:	00010000 	.word	0x00010000
     568:	00015e5d 	.word	0x00015e5d
     56c:	00018600 	.word	0x00018600
     570:	7d000200 	.word	0x7d000200
     574:	0001860c 	.word	0x0001860c
     578:	0001e800 	.word	0x0001e800
     57c:	7d000200 	.word	0x7d000200
     580:	00000010 	.word	0x00000010
     584:	00000000 	.word	0x00000000
     588:	00015c00 	.word	0x00015c00
     58c:	00019800 	.word	0x00019800
     590:	50000100 	.word	0x50000100
     594:	000001a6 	.word	0x000001a6
     598:	000001aa 	.word	0x000001aa
     59c:	00500001 	.word	0x00500001
     5a0:	00000000 	.word	0x00000000
     5a4:	5c000000 	.word	0x5c000000
     5a8:	94000001 	.word	0x94000001
     5ac:	01000001 	.word	0x01000001
     5b0:	00005100 	.word	0x00005100
     5b4:	00000000 	.word	0x00000000
     5b8:	015c0000 	.word	0x015c0000
     5bc:	017c0000 	.word	0x017c0000
     5c0:	00010000 	.word	0x00010000
     5c4:	00000052 	.word	0x00000052
     5c8:	00000000 	.word	0x00000000
     5cc:	00019600 	.word	0x00019600
     5d0:	0001b600 	.word	0x0001b600
     5d4:	52000100 	.word	0x52000100
     5d8:	000001cc 	.word	0x000001cc
     5dc:	000001d4 	.word	0x000001d4
     5e0:	d6530001 	.word	0xd6530001
     5e4:	e8000001 	.word	0xe8000001
     5e8:	01000001 	.word	0x01000001
     5ec:	00005300 	.word	0x00005300
     5f0:	00000000 	.word	0x00000000
     5f4:	01940000 	.word	0x01940000
     5f8:	01c60000 	.word	0x01c60000
     5fc:	00010000 	.word	0x00010000
     600:	00000051 	.word	0x00000051
     604:	00000000 	.word	0x00000000
     608:	00          	.byte	0x00
     609:	04          	.byte	0x04
     60a:	0000      	.short	0x0000
     60c:	00000600 	.word	0x00000600
     610:	5d000100 	.word	0x5d000100
     614:	00000006 	.word	0x00000006
     618:	00000034 	.word	0x00000034
     61c:	087d0002 	.word	0x087d0002
	...
     628:	00000004 	.word	0x00000004
     62c:	0000001a 	.word	0x0000001a
     630:	00500001 	.word	0x00500001
     634:	00000000 	.word	0x00000000
     638:	34000000 	.word	0x34000000
     63c:	36000000 	.word	0x36000000
     640:	01000000 	.word	0x01000000
     644:	00365d00 	.word	0x00365d00
     648:	00540000 	.word	0x00540000
     64c:	00020000 	.word	0x00020000
     650:	00540c7d 	.word	0x00540c7d
     654:	006c0000 	.word	0x006c0000
     658:	00020000 	.word	0x00020000
     65c:	0000107d 	.word	0x0000107d
     660:	00000000 	.word	0x00000000
     664:	00340000 	.word	0x00340000
     668:	00420000 	.word	0x00420000
     66c:	00010000 	.word	0x00010000
     670:	00004250 	.word	0x00004250
     674:	00006c00 	.word	0x00006c00
     678:	55000100 	.word	0x55000100
	...
     684:	0000006c 	.word	0x0000006c
     688:	0000006e 	.word	0x0000006e
     68c:	6e5d0001 	.word	0x6e5d0001
     690:	a0000000 	.word	0xa0000000
     694:	02000000 	.word	0x02000000
     698:	00087d00 	.word	0x00087d00
     69c:	00000000 	.word	0x00000000
     6a0:	6c000000 	.word	0x6c000000
     6a4:	7a000000 	.word	0x7a000000
     6a8:	01000000 	.word	0x01000000
     6ac:	007a5000 	.word	0x007a5000
     6b0:	00840000 	.word	0x00840000
     6b4:	00010000 	.word	0x00010000
     6b8:	00008454 	.word	0x00008454
     6bc:	00008e00 	.word	0x00008e00
     6c0:	52000100 	.word	0x52000100
	...
     6cc:	000000a0 	.word	0x000000a0
     6d0:	000000a2 	.word	0x000000a2
     6d4:	a25d0001 	.word	0xa25d0001
     6d8:	d0000000 	.word	0xd0000000
     6dc:	02000000 	.word	0x02000000
     6e0:	00087d00 	.word	0x00087d00
     6e4:	00000000 	.word	0x00000000
     6e8:	a0000000 	.word	0xa0000000
     6ec:	ae000000 	.word	0xae000000
     6f0:	01000000 	.word	0x01000000
     6f4:	00ae5000 	.word	0x00ae5000
     6f8:	00d00000 	.word	0x00d00000
     6fc:	00010000 	.word	0x00010000
     700:	00000054 	.word	0x00000054
     704:	00000000 	.word	0x00000000
     708:	0000b600 	.word	0x0000b600
     70c:	0000c000 	.word	0x0000c000
     710:	52000100 	.word	0x52000100
	...
     71c:	000000d0 	.word	0x000000d0
     720:	000000d2 	.word	0x000000d2
     724:	d25d0001 	.word	0xd25d0001
     728:	da000000 	.word	0xda000000
     72c:	02000000 	.word	0x02000000
     730:	da047d00 	.word	0xda047d00
     734:	ec000000 	.word	0xec000000
     738:	02000000 	.word	0x02000000
     73c:	00087d00 	.word	0x00087d00
     740:	00000000 	.word	0x00000000
     744:	d0000000 	.word	0xd0000000
     748:	e2000000 	.word	0xe2000000
     74c:	01000000 	.word	0x01000000
     750:	00005000 	.word	0x00005000
	...
     75c:	00020000 	.word	0x00020000
     760:	00010000 	.word	0x00010000
     764:	0000025d 	.word	0x0000025d
     768:	00000400 	.word	0x00000400
     76c:	7d000200 	.word	0x7d000200
     770:	00000408 	.word	0x00000408
     774:	00008000 	.word	0x00008000
     778:	7d000200 	.word	0x7d000200
     77c:	00000020 	.word	0x00000020
     780:	00000000 	.word	0x00000000
     784:	00008000 	.word	0x00008000
     788:	00008200 	.word	0x00008200
     78c:	5d000100 	.word	0x5d000100
     790:	00000082 	.word	0x00000082
     794:	00000110 	.word	0x00000110
     798:	087d0002 	.word	0x087d0002
	...
     7a4:	00000080 	.word	0x00000080
     7a8:	00000098 	.word	0x00000098
     7ac:	ea500001 	.word	0xea500001
     7b0:	ec000000 	.word	0xec000000
     7b4:	01000000 	.word	0x01000000
     7b8:	00f05000 	.word	0x00f05000
     7bc:	00f20000 	.word	0x00f20000
     7c0:	00010000 	.word	0x00010000
     7c4:	0000fc50 	.word	0x0000fc50
     7c8:	00010000 	.word	0x00010000
     7cc:	50000100 	.word	0x50000100
	...
     7d8:	000000da 	.word	0x000000da
     7dc:	000000ea 	.word	0x000000ea
     7e0:	fe540001 	.word	0xfe540001
     7e4:	10000000 	.word	0x10000000
     7e8:	01000001 	.word	0x01000001
     7ec:	00005400 	.word	0x00005400
     7f0:	00000000 	.word	0x00000000
     7f4:	00020000 	.word	0x00020000
     7f8:	00080000 	.word	0x00080000
     7fc:	00010000 	.word	0x00010000
     800:	00001453 	.word	0x00001453
     804:	00001800 	.word	0x00001800
     808:	53000100 	.word	0x53000100
     80c:	0000001e 	.word	0x0000001e
     810:	0000002e 	.word	0x0000002e
     814:	2e5c0001 	.word	0x2e5c0001
     818:	48000000 	.word	0x48000000
     81c:	01000000 	.word	0x01000000
     820:	00005200 	.word	0x00005200
     824:	00000000 	.word	0x00000000
     828:	00840000 	.word	0x00840000
     82c:	00860000 	.word	0x00860000
     830:	00010000 	.word	0x00010000
     834:	00000051 	.word	0x00000051
     838:	00000000 	.word	0x00000000
     83c:	0000a800 	.word	0x0000a800
     840:	0000aa00 	.word	0x0000aa00
     844:	50000100 	.word	0x50000100
	...
     850:	000000c0 	.word	0x000000c0
     854:	000000c2 	.word	0x000000c2
     858:	00500001 	.word	0x00500001
     85c:	00000000 	.word	0x00000000
     860:	e0000000 	.word	0xe0000000
     864:	e2000000 	.word	0xe2000000
     868:	01000000 	.word	0x01000000
     86c:	00005000 	.word	0x00005000
     870:	00000000 	.word	0x00000000
     874:	00ec0000 	.word	0x00ec0000
     878:	00f00000 	.word	0x00f00000
     87c:	00010000 	.word	0x00010000
     880:	00000051 	.word	0x00000051
     884:	00000000 	.word	0x00000000
     888:	00011000 	.word	0x00011000
     88c:	00011400 	.word	0x00011400
     890:	5d000100 	.word	0x5d000100
     894:	00000114 	.word	0x00000114
     898:	000001a6 	.word	0x000001a6
     89c:	0c7d0002 	.word	0x0c7d0002
	...
     8a8:	00000110 	.word	0x00000110
     8ac:	0000012e 	.word	0x0000012e
     8b0:	2e510001 	.word	0x2e510001
     8b4:	38000001 	.word	0x38000001
     8b8:	01000001 	.word	0x01000001
     8bc:	01385400 	.word	0x01385400
     8c0:	01440000 	.word	0x01440000
     8c4:	00010000 	.word	0x00010000
     8c8:	00014451 	.word	0x00014451
     8cc:	0001a600 	.word	0x0001a600
     8d0:	54000100 	.word	0x54000100
	...
     8dc:	00000110 	.word	0x00000110
     8e0:	0000011e 	.word	0x0000011e
     8e4:	1e520001 	.word	0x1e520001
     8e8:	a6000001 	.word	0xa6000001
     8ec:	01000001 	.word	0x01000001
     8f0:	00005c00 	.word	0x00005c00
     8f4:	00000000 	.word	0x00000000
     8f8:	01100000 	.word	0x01100000
     8fc:	01200000 	.word	0x01200000
     900:	00010000 	.word	0x00010000
     904:	00012053 	.word	0x00012053
     908:	0001a600 	.word	0x0001a600
     90c:	55000100 	.word	0x55000100
	...
     918:	0000012e 	.word	0x0000012e
     91c:	00000138 	.word	0x00000138
     920:	44510001 	.word	0x44510001
     924:	a6000001 	.word	0xa6000001
     928:	01000001 	.word	0x01000001
     92c:	00005100 	.word	0x00005100
     930:	00000000 	.word	0x00000000
     934:	01bc0000 	.word	0x01bc0000
     938:	01be0000 	.word	0x01be0000
     93c:	00010000 	.word	0x00010000
     940:	00000050 	.word	0x00000050
     944:	00000000 	.word	0x00000000
     948:	0001f800 	.word	0x0001f800
     94c:	00020000 	.word	0x00020000
     950:	51000100 	.word	0x51000100
	...
     95c:	000001fa 	.word	0x000001fa
     960:	00000200 	.word	0x00000200
     964:	00530001 	.word	0x00530001
     968:	04000002 	.word	0x04000002
     96c:	01000002 	.word	0x01000002
     970:	00005100 	.word	0x00005100
     974:	00000000 	.word	0x00000000
     978:	022c0000 	.word	0x022c0000
     97c:	022e0000 	.word	0x022e0000
     980:	00010000 	.word	0x00010000
     984:	00000050 	.word	0x00000050
     988:	00000000 	.word	0x00000000
     98c:	00023800 	.word	0x00023800
     990:	00023c00 	.word	0x00023c00
     994:	5d000100 	.word	0x5d000100
     998:	0000023c 	.word	0x0000023c
     99c:	0000029a 	.word	0x0000029a
     9a0:	0c7d0002 	.word	0x0c7d0002
	...
     9ac:	00000238 	.word	0x00000238
     9b0:	00000256 	.word	0x00000256
     9b4:	56510001 	.word	0x56510001
     9b8:	60000002 	.word	0x60000002
     9bc:	01000002 	.word	0x01000002
     9c0:	02605c00 	.word	0x02605c00
     9c4:	026c0000 	.word	0x026c0000
     9c8:	00010000 	.word	0x00010000
     9cc:	00026c51 	.word	0x00026c51
     9d0:	00029a00 	.word	0x00029a00
     9d4:	5c000100 	.word	0x5c000100
	...
     9e0:	00000238 	.word	0x00000238
     9e4:	00000246 	.word	0x00000246
     9e8:	46520001 	.word	0x46520001
     9ec:	9a000002 	.word	0x9a000002
     9f0:	01000002 	.word	0x01000002
     9f4:	00005500 	.word	0x00005500
     9f8:	00000000 	.word	0x00000000
     9fc:	02380000 	.word	0x02380000
     a00:	02480000 	.word	0x02480000
     a04:	00010000 	.word	0x00010000
     a08:	00024853 	.word	0x00024853
     a0c:	00029a00 	.word	0x00029a00
     a10:	54000100 	.word	0x54000100
	...
     a1c:	00000256 	.word	0x00000256
     a20:	00000260 	.word	0x00000260
     a24:	6c510001 	.word	0x6c510001
     a28:	76000002 	.word	0x76000002
     a2c:	01000002 	.word	0x01000002
     a30:	02765100 	.word	0x02765100
     a34:	029a0000 	.word	0x029a0000
     a38:	00010000 	.word	0x00010000
     a3c:	00000053 	.word	0x00000053
     a40:	00000000 	.word	0x00000000
     a44:	00029c00 	.word	0x00029c00
     a48:	0002a000 	.word	0x0002a000
     a4c:	51000100 	.word	0x51000100
	...
     a58:	000002ac 	.word	0x000002ac
     a5c:	000002ae 	.word	0x000002ae
     a60:	ae5d0001 	.word	0xae5d0001
     a64:	b4000002 	.word	0xb4000002
     a68:	02000002 	.word	0x02000002
     a6c:	00087d00 	.word	0x00087d00
     a70:	00000000 	.word	0x00000000
     a74:	ac000000 	.word	0xac000000
     a78:	b0000002 	.word	0xb0000002
     a7c:	01000002 	.word	0x01000002
     a80:	00005000 	.word	0x00005000
     a84:	00000000 	.word	0x00000000
     a88:	02b40000 	.word	0x02b40000
     a8c:	02b60000 	.word	0x02b60000
     a90:	00010000 	.word	0x00010000
     a94:	0002b65d 	.word	0x0002b65d
     a98:	0002c200 	.word	0x0002c200
     a9c:	7d000200 	.word	0x7d000200
     aa0:	00000008 	.word	0x00000008
     aa4:	00000000 	.word	0x00000000
     aa8:	0002b400 	.word	0x0002b400
     aac:	0002b800 	.word	0x0002b800
     ab0:	50000100 	.word	0x50000100
	...
     abc:	000002c4 	.word	0x000002c4
     ac0:	000002d0 	.word	0x000002d0
     ac4:	00510001 	.word	0x00510001
     ac8:	00000000 	.word	0x00000000
     acc:	c6000000 	.word	0xc6000000
     ad0:	d0000002 	.word	0xd0000002
     ad4:	01000002 	.word	0x01000002
     ad8:	02d05300 	.word	0x02d05300
     adc:	02d40000 	.word	0x02d40000
     ae0:	00010000 	.word	0x00010000
     ae4:	00000051 	.word	0x00000051
     ae8:	00000000 	.word	0x00000000
     aec:	0002dc00 	.word	0x0002dc00
     af0:	0002e400 	.word	0x0002e400
     af4:	51000100 	.word	0x51000100
	...
     b00:	000002de 	.word	0x000002de
     b04:	000002e4 	.word	0x000002e4
     b08:	e4530001 	.word	0xe4530001
     b0c:	e8000002 	.word	0xe8000002
     b10:	01000002 	.word	0x01000002
     b14:	00005100 	.word	0x00005100
     b18:	00000000 	.word	0x00000000
     b1c:	03040000 	.word	0x03040000
     b20:	030e0000 	.word	0x030e0000
     b24:	00010000 	.word	0x00010000
     b28:	00000050 	.word	0x00000050
     b2c:	00000000 	.word	0x00000000
     b30:	00031000 	.word	0x00031000
     b34:	00031400 	.word	0x00031400
     b38:	51000100 	.word	0x51000100
	...
     b44:	00000318 	.word	0x00000318
     b48:	00000324 	.word	0x00000324
     b4c:	26500001 	.word	0x26500001
     b50:	30000003 	.word	0x30000003
     b54:	01000003 	.word	0x01000003
     b58:	00005000 	.word	0x00005000
     b5c:	00000000 	.word	0x00000000
     b60:	03180000 	.word	0x03180000
     b64:	03280000 	.word	0x03280000
     b68:	00010000 	.word	0x00010000
     b6c:	00032851 	.word	0x00032851
     b70:	00033200 	.word	0x00033200
     b74:	53000100 	.word	0x53000100
	...
     b80:	00000324 	.word	0x00000324
     b84:	00000326 	.word	0x00000326
     b88:	30500001 	.word	0x30500001
     b8c:	30000003 	.word	0x30000003
     b90:	01000003 	.word	0x01000003
     b94:	00005000 	.word	0x00005000
     b98:	00000000 	.word	0x00000000
     b9c:	03340000 	.word	0x03340000
     ba0:	03380000 	.word	0x03380000
     ba4:	00010000 	.word	0x00010000
     ba8:	00000051 	.word	0x00000051
     bac:	00000000 	.word	0x00000000
     bb0:	00033c00 	.word	0x00033c00
     bb4:	00033e00 	.word	0x00033e00
     bb8:	5d000100 	.word	0x5d000100
     bbc:	0000033e 	.word	0x0000033e
     bc0:	00000342 	.word	0x00000342
     bc4:	047d0002 	.word	0x047d0002
     bc8:	00000342 	.word	0x00000342
     bcc:	00000394 	.word	0x00000394
     bd0:	107d0002 	.word	0x107d0002
	...
     bdc:	0000033c 	.word	0x0000033c
     be0:	00000344 	.word	0x00000344
     be4:	46500001 	.word	0x46500001
     be8:	94000003 	.word	0x94000003
     bec:	02000003 	.word	0x02000003
     bf0:	00047d00 	.word	0x00047d00
	...
     bfc:	0e000000 	.word	0x0e000000
     c00:	01000000 	.word	0x01000000
     c04:	00005000 	.word	0x00005000
     c08:	00000000 	.word	0x00000000
     c0c:	00180000 	.word	0x00180000
     c10:	00260000 	.word	0x00260000
     c14:	00010000 	.word	0x00010000
     c18:	00000050 	.word	0x00000050
     c1c:	00000000 	.word	0x00000000
     c20:	00003000 	.word	0x00003000
     c24:	00003e00 	.word	0x00003e00
     c28:	50000100 	.word	0x50000100
	...
     c34:	000000c4 	.word	0x000000c4
     c38:	000000d0 	.word	0x000000d0
     c3c:	d2500001 	.word	0xd2500001
     c40:	de000000 	.word	0xde000000
     c44:	01000000 	.word	0x01000000
     c48:	00005000 	.word	0x00005000
     c4c:	00000000 	.word	0x00000000
     c50:	00d00000 	.word	0x00d00000
     c54:	00d20000 	.word	0x00d20000
     c58:	00010000 	.word	0x00010000
     c5c:	0000de50 	.word	0x0000de50
     c60:	0000de00 	.word	0x0000de00
     c64:	50000100 	.word	0x50000100
	...
     c70:	000000fc 	.word	0x000000fc
     c74:	000000fe 	.word	0x000000fe
     c78:	08500001 	.word	0x08500001
     c7c:	0a000001 	.word	0x0a000001
     c80:	01000001 	.word	0x01000001
     c84:	01165000 	.word	0x01165000
     c88:	01160000 	.word	0x01160000
     c8c:	00010000 	.word	0x00010000
     c90:	00000050 	.word	0x00000050
     c94:	00000000 	.word	0x00000000
     c98:	00011c00 	.word	0x00011c00
     c9c:	00011e00 	.word	0x00011e00
     ca0:	5d000100 	.word	0x5d000100
     ca4:	0000011e 	.word	0x0000011e
     ca8:	00000122 	.word	0x00000122
     cac:	087d0002 	.word	0x087d0002
     cb0:	00000122 	.word	0x00000122
     cb4:	000001b0 	.word	0x000001b0
     cb8:	107d0002 	.word	0x107d0002
	...
     cc4:	0000011c 	.word	0x0000011c
     cc8:	0000012c 	.word	0x0000012c
     ccc:	2c500001 	.word	0x2c500001
     cd0:	b0000001 	.word	0xb0000001
     cd4:	01000001 	.word	0x01000001
     cd8:	00005100 	.word	0x00005100
     cdc:	00000000 	.word	0x00000000
     ce0:	012e0000 	.word	0x012e0000
     ce4:	01300000 	.word	0x01300000
     ce8:	00010000 	.word	0x00010000
     cec:	00013a50 	.word	0x00013a50
     cf0:	00013c00 	.word	0x00013c00
     cf4:	50000100 	.word	0x50000100
     cf8:	00000148 	.word	0x00000148
     cfc:	000001a8 	.word	0x000001a8
     d00:	00500001 	.word	0x00500001
     d04:	00000000 	.word	0x00000000
     d08:	4a000000 	.word	0x4a000000
     d0c:	4c000001 	.word	0x4c000001
     d10:	02000001 	.word	0x02000001
     d14:	4c7c9100 	.word	0x4c7c9100
     d18:	52000001 	.word	0x52000001
     d1c:	02000001 	.word	0x02000001
     d20:	52047d00 	.word	0x52047d00
     d24:	58000001 	.word	0x58000001
     d28:	02000001 	.word	0x02000001
     d2c:	587c9100 	.word	0x587c9100
     d30:	5e000001 	.word	0x5e000001
     d34:	02000001 	.word	0x02000001
     d38:	5e047d00 	.word	0x5e047d00
     d3c:	86000001 	.word	0x86000001
     d40:	02000001 	.word	0x02000001
     d44:	8e7c9100 	.word	0x8e7c9100
     d48:	b0000001 	.word	0xb0000001
     d4c:	02000001 	.word	0x02000001
     d50:	007c9100 	.word	0x007c9100
     d54:	00000000 	.word	0x00000000
     d58:	b0000000 	.word	0xb0000000
     d5c:	b2000001 	.word	0xb2000001
     d60:	01000001 	.word	0x01000001
     d64:	01b25d00 	.word	0x01b25d00
     d68:	01b80000 	.word	0x01b80000
     d6c:	00020000 	.word	0x00020000
     d70:	01b8147d 	.word	0x01b8147d
     d74:	020c0000 	.word	0x020c0000
     d78:	00020000 	.word	0x00020000
     d7c:	0000187d 	.word	0x0000187d
     d80:	00000000 	.word	0x00000000
     d84:	01b00000 	.word	0x01b00000
     d88:	01c40000 	.word	0x01c40000
     d8c:	00010000 	.word	0x00010000
     d90:	0001c450 	.word	0x0001c450
     d94:	00020c00 	.word	0x00020c00
     d98:	55000100 	.word	0x55000100
	...
     da4:	000001b0 	.word	0x000001b0
     da8:	000001cc 	.word	0x000001cc
     dac:	cc510001 	.word	0xcc510001
     db0:	0c000001 	.word	0x0c000001
     db4:	01000002 	.word	0x01000002
     db8:	00005600 	.word	0x00005600
     dbc:	00000000 	.word	0x00000000
     dc0:	01b00000 	.word	0x01b00000
     dc4:	01cc0000 	.word	0x01cc0000
     dc8:	00010000 	.word	0x00010000
     dcc:	0001cc52 	.word	0x0001cc52
     dd0:	00020c00 	.word	0x00020c00
     dd4:	57000100 	.word	0x57000100
	...
     de0:	000001ce 	.word	0x000001ce
     de4:	000001ea 	.word	0x000001ea
     de8:	f0500001 	.word	0xf0500001
     dec:	fc000001 	.word	0xfc000001
     df0:	01000001 	.word	0x01000001
     df4:	00005000 	.word	0x00005000
     df8:	00000000 	.word	0x00000000
     dfc:	020c0000 	.word	0x020c0000
     e00:	020e0000 	.word	0x020e0000
     e04:	00010000 	.word	0x00010000
     e08:	00020e5d 	.word	0x00020e5d
     e0c:	00021200 	.word	0x00021200
     e10:	7d000200 	.word	0x7d000200
     e14:	0002120c 	.word	0x0002120c
     e18:	0002a800 	.word	0x0002a800
     e1c:	7d000200 	.word	0x7d000200
     e20:	00000010 	.word	0x00000010
     e24:	00000000 	.word	0x00000000
     e28:	00020c00 	.word	0x00020c00
     e2c:	00021600 	.word	0x00021600
     e30:	50000100 	.word	0x50000100
     e34:	00000216 	.word	0x00000216
     e38:	000002a8 	.word	0x000002a8
     e3c:	00550001 	.word	0x00550001
     e40:	00000000 	.word	0x00000000
     e44:	1c000000 	.word	0x1c000000
     e48:	26000002 	.word	0x26000002
     e4c:	01000002 	.word	0x01000002
     e50:	02465000 	.word	0x02465000
     e54:	02720000 	.word	0x02720000
     e58:	00010000 	.word	0x00010000
     e5c:	00027850 	.word	0x00027850
     e60:	00029800 	.word	0x00029800
     e64:	50000100 	.word	0x50000100
	...
     e70:	000002a8 	.word	0x000002a8
     e74:	000002aa 	.word	0x000002aa
     e78:	aa5d0001 	.word	0xaa5d0001
     e7c:	68000002 	.word	0x68000002
     e80:	02000003 	.word	0x02000003
     e84:	00087d00 	.word	0x00087d00
     e88:	00000000 	.word	0x00000000
     e8c:	a8000000 	.word	0xa8000000
     e90:	ae000002 	.word	0xae000002
     e94:	01000002 	.word	0x01000002
     e98:	02ae5000 	.word	0x02ae5000
     e9c:	03680000 	.word	0x03680000
     ea0:	00010000 	.word	0x00010000
     ea4:	00000054 	.word	0x00000054
     ea8:	00000000 	.word	0x00000000
     eac:	0002ca00 	.word	0x0002ca00
     eb0:	0002de00 	.word	0x0002de00
     eb4:	51000100 	.word	0x51000100
     eb8:	000002de 	.word	0x000002de
     ebc:	00000302 	.word	0x00000302
     ec0:	02510001 	.word	0x02510001
     ec4:	26000003 	.word	0x26000003
     ec8:	01000003 	.word	0x01000003
     ecc:	03265100 	.word	0x03265100
     ed0:	03460000 	.word	0x03460000
     ed4:	00010000 	.word	0x00010000
     ed8:	00034651 	.word	0x00034651
     edc:	00034c00 	.word	0x00034c00
     ee0:	51000100 	.word	0x51000100
	...
     eec:	000002e4 	.word	0x000002e4
     ef0:	00000302 	.word	0x00000302
     ef4:	02520001 	.word	0x02520001
     ef8:	08000003 	.word	0x08000003
     efc:	01000003 	.word	0x01000003
     f00:	00005200 	.word	0x00005200
     f04:	00000000 	.word	0x00000000
     f08:	03080000 	.word	0x03080000
     f0c:	03260000 	.word	0x03260000
     f10:	00010000 	.word	0x00010000
     f14:	00032652 	.word	0x00032652
     f18:	00032800 	.word	0x00032800
     f1c:	52000100 	.word	0x52000100
	...
     f28:	00000328 	.word	0x00000328
     f2c:	00000346 	.word	0x00000346
     f30:	46520001 	.word	0x46520001
     f34:	52000003 	.word	0x52000003
     f38:	01000003 	.word	0x01000003
     f3c:	00005200 	.word	0x00005200
     f40:	00000000 	.word	0x00000000
     f44:	02b40000 	.word	0x02b40000
     f48:	02d80000 	.word	0x02d80000
     f4c:	00010000 	.word	0x00010000
     f50:	0002de50 	.word	0x0002de50
     f54:	0002fc00 	.word	0x0002fc00
     f58:	50000100 	.word	0x50000100
     f5c:	00000302 	.word	0x00000302
     f60:	00000320 	.word	0x00000320
     f64:	26500001 	.word	0x26500001
     f68:	40000003 	.word	0x40000003
     f6c:	01000003 	.word	0x01000003
     f70:	03465000 	.word	0x03465000
     f74:	03580000 	.word	0x03580000
     f78:	00010000 	.word	0x00010000
     f7c:	00000050 	.word	0x00000050
     f80:	00000000 	.word	0x00000000
     f84:	00036800 	.word	0x00036800
     f88:	00036a00 	.word	0x00036a00
     f8c:	5d000100 	.word	0x5d000100
     f90:	0000036a 	.word	0x0000036a
     f94:	000003ac 	.word	0x000003ac
     f98:	107d0002 	.word	0x107d0002
	...
     fa4:	00000368 	.word	0x00000368
     fa8:	0000036e 	.word	0x0000036e
     fac:	6e500001 	.word	0x6e500001
     fb0:	ac000003 	.word	0xac000003
     fb4:	01000003 	.word	0x01000003
     fb8:	00005600 	.word	0x00005600
     fbc:	00000000 	.word	0x00000000
     fc0:	03680000 	.word	0x03680000
     fc4:	03740000 	.word	0x03740000
     fc8:	00010000 	.word	0x00010000
     fcc:	00037451 	.word	0x00037451
     fd0:	0003ac00 	.word	0x0003ac00
     fd4:	55000100 	.word	0x55000100
	...
     fe0:	00000376 	.word	0x00000376
     fe4:	0000037e 	.word	0x0000037e
     fe8:	96500001 	.word	0x96500001
     fec:	a2000003 	.word	0xa2000003
     ff0:	01000003 	.word	0x01000003
     ff4:	00005000 	.word	0x00005000
     ff8:	00000000 	.word	0x00000000
     ffc:	03ac0000 	.word	0x03ac0000
    1000:	03ae0000 	.word	0x03ae0000
    1004:	00010000 	.word	0x00010000
    1008:	0003ae5d 	.word	0x0003ae5d
    100c:	0003e400 	.word	0x0003e400
    1010:	7d000200 	.word	0x7d000200
    1014:	00000010 	.word	0x00000010
    1018:	00000000 	.word	0x00000000
    101c:	0003ac00 	.word	0x0003ac00
    1020:	0003b200 	.word	0x0003b200
    1024:	50000100 	.word	0x50000100
    1028:	000003b2 	.word	0x000003b2
    102c:	000003e4 	.word	0x000003e4
    1030:	00560001 	.word	0x00560001
    1034:	00000000 	.word	0x00000000
    1038:	ac000000 	.word	0xac000000
    103c:	b8000003 	.word	0xb8000003
    1040:	01000003 	.word	0x01000003
    1044:	03b85100 	.word	0x03b85100
    1048:	03e40000 	.word	0x03e40000
    104c:	00010000 	.word	0x00010000
    1050:	00000055 	.word	0x00000055
    1054:	00000000 	.word	0x00000000
    1058:	0003ba00 	.word	0x0003ba00
    105c:	0003c000 	.word	0x0003c000
    1060:	50000100 	.word	0x50000100
    1064:	000003d0 	.word	0x000003d0
    1068:	000003dc 	.word	0x000003dc
    106c:	00500001 	.word	0x00500001
    1070:	00000000 	.word	0x00000000
    1074:	e4000000 	.word	0xe4000000
    1078:	e6000003 	.word	0xe6000003
    107c:	01000003 	.word	0x01000003
    1080:	03e65d00 	.word	0x03e65d00
    1084:	042c0000 	.word	0x042c0000
    1088:	00020000 	.word	0x00020000
    108c:	0000107d 	.word	0x0000107d
    1090:	00000000 	.word	0x00000000
    1094:	03e40000 	.word	0x03e40000
    1098:	03ea0000 	.word	0x03ea0000
    109c:	00010000 	.word	0x00010000
    10a0:	0003ea50 	.word	0x0003ea50
    10a4:	00042c00 	.word	0x00042c00
    10a8:	56000100 	.word	0x56000100
	...
    10b4:	000003e4 	.word	0x000003e4
    10b8:	000003f0 	.word	0x000003f0
    10bc:	f0510001 	.word	0xf0510001
    10c0:	2c000003 	.word	0x2c000003
    10c4:	01000004 	.word	0x01000004
    10c8:	00005500 	.word	0x00005500
    10cc:	00000000 	.word	0x00000000
    10d0:	03f20000 	.word	0x03f20000
    10d4:	03f80000 	.word	0x03f80000
    10d8:	00010000 	.word	0x00010000
    10dc:	00040a50 	.word	0x00040a50
    10e0:	00041200 	.word	0x00041200
    10e4:	50000100 	.word	0x50000100
    10e8:	00000416 	.word	0x00000416
    10ec:	00000424 	.word	0x00000424
    10f0:	00500001 	.word	0x00500001
    10f4:	00000000 	.word	0x00000000
    10f8:	2c000000 	.word	0x2c000000
    10fc:	2e000004 	.word	0x2e000004
    1100:	01000004 	.word	0x01000004
    1104:	042e5d00 	.word	0x042e5d00
    1108:	04a40000 	.word	0x04a40000
    110c:	00020000 	.word	0x00020000
    1110:	0000087d 	.word	0x0000087d
    1114:	00000000 	.word	0x00000000
    1118:	04380000 	.word	0x04380000
    111c:	04420000 	.word	0x04420000
    1120:	00010000 	.word	0x00010000
    1124:	00046250 	.word	0x00046250
    1128:	00048000 	.word	0x00048000
    112c:	50000100 	.word	0x50000100
    1130:	00000486 	.word	0x00000486
    1134:	00000494 	.word	0x00000494
    1138:	00500001 	.word	0x00500001
    113c:	00000000 	.word	0x00000000
    1140:	a4000000 	.word	0xa4000000
    1144:	a6000004 	.word	0xa6000004
    1148:	01000004 	.word	0x01000004
    114c:	04a65d00 	.word	0x04a65d00
    1150:	04e00000 	.word	0x04e00000
    1154:	00020000 	.word	0x00020000
    1158:	0000087d 	.word	0x0000087d
    115c:	00000000 	.word	0x00000000
    1160:	04b00000 	.word	0x04b00000
    1164:	04c00000 	.word	0x04c00000
    1168:	00010000 	.word	0x00010000
    116c:	0004ce50 	.word	0x0004ce50
    1170:	0004da00 	.word	0x0004da00
    1174:	50000100 	.word	0x50000100
	...
    1180:	000004e0 	.word	0x000004e0
    1184:	000004e2 	.word	0x000004e2
    1188:	e25d0001 	.word	0xe25d0001
    118c:	e6000004 	.word	0xe6000004
    1190:	02000004 	.word	0x02000004
    1194:	e60c7d00 	.word	0xe60c7d00
    1198:	28000004 	.word	0x28000004
    119c:	02000005 	.word	0x02000005
    11a0:	00107d00 	.word	0x00107d00
    11a4:	00000000 	.word	0x00000000
    11a8:	e0000000 	.word	0xe0000000
    11ac:	ea000004 	.word	0xea000004
    11b0:	01000004 	.word	0x01000004
    11b4:	04ea5000 	.word	0x04ea5000
    11b8:	05280000 	.word	0x05280000
    11bc:	00010000 	.word	0x00010000
    11c0:	00000055 	.word	0x00000055
    11c4:	00000000 	.word	0x00000000
    11c8:	0004f000 	.word	0x0004f000
    11cc:	0004f800 	.word	0x0004f800
    11d0:	50000100 	.word	0x50000100
    11d4:	00000512 	.word	0x00000512
    11d8:	0000051e 	.word	0x0000051e
    11dc:	00500001 	.word	0x00500001
	...
    11e8:	02000000 	.word	0x02000000
    11ec:	01000000 	.word	0x01000000
    11f0:	00025d00 	.word	0x00025d00
    11f4:	001c0000 	.word	0x001c0000
    11f8:	00020000 	.word	0x00020000
    11fc:	001c147d 	.word	0x001c147d
    1200:	00a60000 	.word	0x00a60000
    1204:	00020000 	.word	0x00020000
    1208:	0000207d 	.word	0x0000207d
	...
    1214:	00220000 	.word	0x00220000
    1218:	00010000 	.word	0x00010000
    121c:	00005c51 	.word	0x00005c51
    1220:	00006400 	.word	0x00006400
    1224:	51000100 	.word	0x51000100
    1228:	000000a2 	.word	0x000000a2
    122c:	000000a6 	.word	0x000000a6
    1230:	00510001 	.word	0x00510001
    1234:	00000000 	.word	0x00000000
    1238:	22000000 	.word	0x22000000
    123c:	34000000 	.word	0x34000000
    1240:	01000000 	.word	0x01000000
    1244:	00545300 	.word	0x00545300
    1248:	006a0000 	.word	0x006a0000
    124c:	00010000 	.word	0x00010000
    1250:	00006e53 	.word	0x00006e53
    1254:	00007a00 	.word	0x00007a00
    1258:	53000100 	.word	0x53000100
    125c:	0000009a 	.word	0x0000009a
    1260:	000000a6 	.word	0x000000a6
    1264:	00530001 	.word	0x00530001
    1268:	00000000 	.word	0x00000000
    126c:	b8000000 	.word	0xb8000000
    1270:	c2000000 	.word	0xc2000000
    1274:	01000000 	.word	0x01000000
    1278:	00005000 	.word	0x00005000
    127c:	00000000 	.word	0x00000000
    1280:	00c40000 	.word	0x00c40000
    1284:	00c60000 	.word	0x00c60000
    1288:	00010000 	.word	0x00010000
    128c:	00000050 	.word	0x00000050
    1290:	00000000 	.word	0x00000000
    1294:	0000cc00 	.word	0x0000cc00
    1298:	0000d600 	.word	0x0000d600
    129c:	50000100 	.word	0x50000100
	...
    12a8:	000000d8 	.word	0x000000d8
    12ac:	000000da 	.word	0x000000da
    12b0:	00500001 	.word	0x00500001
    12b4:	00000000 	.word	0x00000000
    12b8:	08000000 	.word	0x08000000
    12bc:	18000001 	.word	0x18000001
    12c0:	01000001 	.word	0x01000001
    12c4:	00005100 	.word	0x00005100
    12c8:	00000000 	.word	0x00000000
    12cc:	01100000 	.word	0x01100000
    12d0:	01140000 	.word	0x01140000
    12d4:	00010000 	.word	0x00010000
    12d8:	00011453 	.word	0x00011453
    12dc:	00011800 	.word	0x00011800
    12e0:	52000100 	.word	0x52000100
    12e4:	00000118 	.word	0x00000118
    12e8:	0000011c 	.word	0x0000011c
    12ec:	1c510001 	.word	0x1c510001
    12f0:	1e000001 	.word	0x1e000001
    12f4:	01000001 	.word	0x01000001
    12f8:	011e5300 	.word	0x011e5300
    12fc:	01280000 	.word	0x01280000
    1300:	00010000 	.word	0x00010000
    1304:	00000051 	.word	0x00000051
    1308:	00000000 	.word	0x00000000
    130c:	00013400 	.word	0x00013400
    1310:	00013600 	.word	0x00013600
    1314:	5d000100 	.word	0x5d000100
    1318:	00000136 	.word	0x00000136
    131c:	00000194 	.word	0x00000194
    1320:	0c7d0002 	.word	0x0c7d0002
	...
    132c:	00000134 	.word	0x00000134
    1330:	00000140 	.word	0x00000140
    1334:	40510001 	.word	0x40510001
    1338:	94000001 	.word	0x94000001
    133c:	01000001 	.word	0x01000001
    1340:	00005500 	.word	0x00005500
    1344:	00000000 	.word	0x00000000
    1348:	014a0000 	.word	0x014a0000
    134c:	01520000 	.word	0x01520000
    1350:	00010000 	.word	0x00010000
    1354:	0001525c 	.word	0x0001525c
    1358:	00015a00 	.word	0x00015a00
    135c:	52000100 	.word	0x52000100
    1360:	0000015a 	.word	0x0000015a
    1364:	00000178 	.word	0x00000178
    1368:	785c0001 	.word	0x785c0001
    136c:	7c000001 	.word	0x7c000001
    1370:	01000001 	.word	0x01000001
    1374:	017c5300 	.word	0x017c5300
    1378:	01940000 	.word	0x01940000
    137c:	00010000 	.word	0x00010000
    1380:	00000052 	.word	0x00000052
    1384:	00000000 	.word	0x00000000
    1388:	00019400 	.word	0x00019400
    138c:	00019600 	.word	0x00019600
    1390:	5d000100 	.word	0x5d000100
    1394:	00000196 	.word	0x00000196
    1398:	000001c8 	.word	0x000001c8
    139c:	087d0002 	.word	0x087d0002
	...
    13a8:	00000194 	.word	0x00000194
    13ac:	000001a2 	.word	0x000001a2
    13b0:	00500001 	.word	0x00500001
    13b4:	00000000 	.word	0x00000000
    13b8:	94000000 	.word	0x94000000
    13bc:	a8000001 	.word	0xa8000001
    13c0:	01000001 	.word	0x01000001
    13c4:	00005100 	.word	0x00005100
    13c8:	00000000 	.word	0x00000000
    13cc:	01c80000 	.word	0x01c80000
    13d0:	01ca0000 	.word	0x01ca0000
    13d4:	00010000 	.word	0x00010000
    13d8:	0001ca5d 	.word	0x0001ca5d
    13dc:	0001d000 	.word	0x0001d000
    13e0:	7d000200 	.word	0x7d000200
    13e4:	0001d004 	.word	0x0001d004
    13e8:	0001e000 	.word	0x0001e000
    13ec:	7d000200 	.word	0x7d000200
    13f0:	00000008 	.word	0x00000008
    13f4:	00000000 	.word	0x00000000
    13f8:	0001e000 	.word	0x0001e000
    13fc:	0001e200 	.word	0x0001e200
    1400:	5d000100 	.word	0x5d000100
    1404:	000001e2 	.word	0x000001e2
    1408:	000001e6 	.word	0x000001e6
    140c:	047d0002 	.word	0x047d0002
    1410:	000001e6 	.word	0x000001e6
    1414:	00000288 	.word	0x00000288
    1418:	107d0002 	.word	0x107d0002
	...
    1424:	000001e0 	.word	0x000001e0
    1428:	000001e8 	.word	0x000001e8
    142c:	ea500001 	.word	0xea500001
    1430:	88000001 	.word	0x88000001
    1434:	02000002 	.word	0x02000002
    1438:	00047d00 	.word	0x00047d00
    143c:	00000000 	.word	0x00000000
    1440:	0000      	.short	0x0000
    1442:	00          	.byte	0x00
    1443:	64          	.byte	0x64
    1444:	68000000 	.word	0x68000000
    1448:	01000000 	.word	0x01000000
    144c:	00005000 	.word	0x00005000
    1450:	00000000 	.word	0x00000000
    1454:	00780000 	.word	0x00780000
    1458:	007a0000 	.word	0x007a0000
    145c:	00010000 	.word	0x00010000
    1460:	00007a5d 	.word	0x00007a5d
    1464:	0000f400 	.word	0x0000f400
    1468:	7d000200 	.word	0x7d000200
    146c:	0000000c 	.word	0x0000000c
    1470:	00000000 	.word	0x00000000
    1474:	00007800 	.word	0x00007800
    1478:	0000a200 	.word	0x0000a200
    147c:	50000100 	.word	0x50000100
    1480:	000000d8 	.word	0x000000d8
    1484:	000000f4 	.word	0x000000f4
    1488:	00500001 	.word	0x00500001
    148c:	00000000 	.word	0x00000000
    1490:	92000000 	.word	0x92000000
    1494:	98000000 	.word	0x98000000
    1498:	01000000 	.word	0x01000000
    149c:	00985200 	.word	0x00985200
    14a0:	00a60000 	.word	0x00a60000
    14a4:	00010000 	.word	0x00010000
    14a8:	0000a651 	.word	0x0000a651
    14ac:	0000be00 	.word	0x0000be00
    14b0:	53000100 	.word	0x53000100
	...
    14bc:	000000bc 	.word	0x000000bc
    14c0:	000000c4 	.word	0x000000c4
    14c4:	c4510001 	.word	0xc4510001
    14c8:	ce000000 	.word	0xce000000
    14cc:	01000000 	.word	0x01000000
    14d0:	00005300 	.word	0x00005300
    14d4:	00000000 	.word	0x00000000
    14d8:	00ae0000 	.word	0x00ae0000
    14dc:	00cc0000 	.word	0x00cc0000
    14e0:	00010000 	.word	0x00010000
    14e4:	00000052 	.word	0x00000052
    14e8:	00000000 	.word	0x00000000
    14ec:	00011800 	.word	0x00011800
    14f0:	00012200 	.word	0x00012200
    14f4:	50000100 	.word	0x50000100
	...
    1500:	00000148 	.word	0x00000148
    1504:	00000150 	.word	0x00000150
    1508:	00500001 	.word	0x00500001
    150c:	00000000 	.word	0x00000000
    1510:	70000000 	.word	0x70000000
    1514:	7a000001 	.word	0x7a000001
    1518:	01000001 	.word	0x01000001
    151c:	00005000 	.word	0x00005000
    1520:	00000000 	.word	0x00000000
    1524:	01a00000 	.word	0x01a00000
    1528:	01a40000 	.word	0x01a40000
    152c:	00010000 	.word	0x00010000
    1530:	00000051 	.word	0x00000051
    1534:	00000000 	.word	0x00000000
    1538:	0001f000 	.word	0x0001f000
    153c:	0001f400 	.word	0x0001f400
    1540:	50000100 	.word	0x50000100
	...
    154c:	00000218 	.word	0x00000218
    1550:	0000021a 	.word	0x0000021a
    1554:	1a5d0001 	.word	0x1a5d0001
    1558:	70000002 	.word	0x70000002
    155c:	02000002 	.word	0x02000002
    1560:	00087d00 	.word	0x00087d00
    1564:	00000000 	.word	0x00000000
    1568:	18000000 	.word	0x18000000
    156c:	42000002 	.word	0x42000002
    1570:	01000002 	.word	0x01000002
    1574:	00005000 	.word	0x00005000
    1578:	00000000 	.word	0x00000000
    157c:	02180000 	.word	0x02180000
    1580:	02300000 	.word	0x02300000
    1584:	00010000 	.word	0x00010000
    1588:	00000051 	.word	0x00000051
    158c:	00000000 	.word	0x00000000
    1590:	00021800 	.word	0x00021800
    1594:	00023a00 	.word	0x00023a00
    1598:	52000100 	.word	0x52000100
	...
    15a4:	00000240 	.word	0x00000240
    15a8:	00000252 	.word	0x00000252
    15ac:	00510001 	.word	0x00510001
    15b0:	00000000 	.word	0x00000000
    15b4:	28000000 	.word	0x28000000
    15b8:	30000002 	.word	0x30000002
    15bc:	01000002 	.word	0x01000002
    15c0:	02305300 	.word	0x02305300
    15c4:	023c0000 	.word	0x023c0000
    15c8:	00010000 	.word	0x00010000
    15cc:	00023c51 	.word	0x00023c51
    15d0:	00024e00 	.word	0x00024e00
    15d4:	52000100 	.word	0x52000100
	...
    15e0:	00000270 	.word	0x00000270
    15e4:	00000272 	.word	0x00000272
    15e8:	00500001 	.word	0x00500001
    15ec:	00000000 	.word	0x00000000
    15f0:	72000000 	.word	0x72000000
    15f4:	76000002 	.word	0x76000002
    15f8:	01000002 	.word	0x01000002
    15fc:	027a5000 	.word	0x027a5000
    1600:	02900000 	.word	0x02900000
    1604:	00010000 	.word	0x00010000
    1608:	00000053 	.word	0x00000053
    160c:	00000000 	.word	0x00000000
    1610:	00029000 	.word	0x00029000
    1614:	00029400 	.word	0x00029400
    1618:	50000100 	.word	0x50000100
	...
    1624:	000002a8 	.word	0x000002a8
    1628:	000002ac 	.word	0x000002ac
    162c:	00500001 	.word	0x00500001
    1630:	00000000 	.word	0x00000000
    1634:	c0000000 	.word	0xc0000000
    1638:	c2000002 	.word	0xc2000002
    163c:	01000002 	.word	0x01000002
    1640:	00005000 	.word	0x00005000
    1644:	00000000 	.word	0x00000000
    1648:	02e00000 	.word	0x02e00000
    164c:	02ec0000 	.word	0x02ec0000
    1650:	00010000 	.word	0x00010000
    1654:	0002ee50 	.word	0x0002ee50
    1658:	00030c00 	.word	0x00030c00
    165c:	50000100 	.word	0x50000100
    1660:	0000031a 	.word	0x0000031a
    1664:	0000031e 	.word	0x0000031e
    1668:	00500001 	.word	0x00500001
    166c:	00000000 	.word	0x00000000
    1670:	ec000000 	.word	0xec000000
    1674:	ee000002 	.word	0xee000002
    1678:	01000002 	.word	0x01000002
    167c:	030c5000 	.word	0x030c5000
    1680:	031a0000 	.word	0x031a0000
    1684:	00010000 	.word	0x00010000
    1688:	00031e50 	.word	0x00031e50
    168c:	00031e00 	.word	0x00031e00
    1690:	50000100 	.word	0x50000100
	...
    169c:	000002e6 	.word	0x000002e6
    16a0:	000002ea 	.word	0x000002ea
    16a4:	ee530001 	.word	0xee530001
    16a8:	f6000002 	.word	0xf6000002
    16ac:	01000002 	.word	0x01000002
    16b0:	031a5300 	.word	0x031a5300
    16b4:	031c0000 	.word	0x031c0000
    16b8:	00010000 	.word	0x00010000
    16bc:	00000053 	.word	0x00000053
    16c0:	00000000 	.word	0x00000000
    16c4:	00030400 	.word	0x00030400
    16c8:	00031a00 	.word	0x00031a00
    16cc:	52000100 	.word	0x52000100
    16d0:	0000031e 	.word	0x0000031e
    16d4:	00000324 	.word	0x00000324
    16d8:	00520001 	.word	0x00520001
    16dc:	00000000 	.word	0x00000000
    16e0:	24000000 	.word	0x24000000
    16e4:	30000003 	.word	0x30000003
    16e8:	01000003 	.word	0x01000003
    16ec:	00005000 	.word	0x00005000
    16f0:	00000000 	.word	0x00000000
    16f4:	03300000 	.word	0x03300000
    16f8:	03320000 	.word	0x03320000
    16fc:	00010000 	.word	0x00010000
    1700:	00000050 	.word	0x00000050
    1704:	00000000 	.word	0x00000000
    1708:	00033800 	.word	0x00033800
    170c:	00033a00 	.word	0x00033a00
    1710:	5d000100 	.word	0x5d000100
    1714:	0000033a 	.word	0x0000033a
    1718:	0000033c 	.word	0x0000033c
    171c:	047d0002 	.word	0x047d0002
    1720:	0000033c 	.word	0x0000033c
    1724:	00000344 	.word	0x00000344
    1728:	087d0002 	.word	0x087d0002
	...
    1734:	00000344 	.word	0x00000344
    1738:	00000346 	.word	0x00000346
    173c:	465d0001 	.word	0x465d0001
    1740:	4a000003 	.word	0x4a000003
    1744:	02000003 	.word	0x02000003
    1748:	4a047d00 	.word	0x4a047d00
    174c:	52000003 	.word	0x52000003
    1750:	02000003 	.word	0x02000003
    1754:	00087d00 	.word	0x00087d00
    1758:	00000000 	.word	0x00000000
    175c:	44000000 	.word	0x44000000
    1760:	48000003 	.word	0x48000003
    1764:	01000003 	.word	0x01000003
    1768:	00005000 	.word	0x00005000
    176c:	00000000 	.word	0x00000000
    1770:	03540000 	.word	0x03540000
    1774:	03560000 	.word	0x03560000
    1778:	00010000 	.word	0x00010000
    177c:	0003565d 	.word	0x0003565d
    1780:	00035800 	.word	0x00035800
    1784:	7d000200 	.word	0x7d000200
    1788:	00035804 	.word	0x00035804
    178c:	00036000 	.word	0x00036000
    1790:	7d000200 	.word	0x7d000200
    1794:	00000008 	.word	0x00000008
    1798:	00000000 	.word	0x00000000
    179c:	00036000 	.word	0x00036000
    17a0:	00036200 	.word	0x00036200
    17a4:	5d000100 	.word	0x5d000100
    17a8:	00000362 	.word	0x00000362
    17ac:	00000364 	.word	0x00000364
    17b0:	047d0002 	.word	0x047d0002
    17b4:	00000364 	.word	0x00000364
    17b8:	0000036c 	.word	0x0000036c
    17bc:	087d0002 	.word	0x087d0002
	...
    17c8:	0000036c 	.word	0x0000036c
    17cc:	0000036e 	.word	0x0000036e
    17d0:	6e5d0001 	.word	0x6e5d0001
    17d4:	70000003 	.word	0x70000003
    17d8:	02000003 	.word	0x02000003
    17dc:	70047d00 	.word	0x70047d00
    17e0:	78000003 	.word	0x78000003
    17e4:	02000003 	.word	0x02000003
    17e8:	00087d00 	.word	0x00087d00
    17ec:	00000000 	.word	0x00000000
    17f0:	78000000 	.word	0x78000000
    17f4:	7a000003 	.word	0x7a000003
    17f8:	01000003 	.word	0x01000003
    17fc:	037a5d00 	.word	0x037a5d00
    1800:	037c0000 	.word	0x037c0000
    1804:	00020000 	.word	0x00020000
    1808:	037c047d 	.word	0x037c047d
    180c:	03840000 	.word	0x03840000
    1810:	00020000 	.word	0x00020000
    1814:	0000087d 	.word	0x0000087d
    1818:	00000000 	.word	0x00000000
    181c:	0000      	.short	0x0000
    181e:	0018      	.short	0x0018
    1820:	00220000 	.word	0x00220000
    1824:	00010000 	.word	0x00010000
    1828:	00000050 	.word	0x00000050
    182c:	00000000 	.word	0x00000000
    1830:	00001c00 	.word	0x00001c00
    1834:	00002200 	.word	0x00002200
    1838:	53000100 	.word	0x53000100
    183c:	00000022 	.word	0x00000022
    1840:	0000002c 	.word	0x0000002c
    1844:	00500001 	.word	0x00500001
    1848:	00000000 	.word	0x00000000
    184c:	38000000 	.word	0x38000000
    1850:	44000000 	.word	0x44000000
    1854:	01000000 	.word	0x01000000
    1858:	00005000 	.word	0x00005000
    185c:	00000000 	.word	0x00000000
    1860:	005c0000 	.word	0x005c0000
    1864:	00600000 	.word	0x00600000
    1868:	00010000 	.word	0x00010000
    186c:	0000605d 	.word	0x0000605d
    1870:	00006400 	.word	0x00006400
    1874:	7d000200 	.word	0x7d000200
    1878:	00006404 	.word	0x00006404
    187c:	00009000 	.word	0x00009000
    1880:	7d000200 	.word	0x7d000200
    1884:	00000008 	.word	0x00000008
    1888:	00000000 	.word	0x00000000
    188c:	00009000 	.word	0x00009000
    1890:	00009400 	.word	0x00009400
    1894:	5d000100 	.word	0x5d000100
    1898:	00000094 	.word	0x00000094
    189c:	00000098 	.word	0x00000098
    18a0:	047d0002 	.word	0x047d0002
    18a4:	00000098 	.word	0x00000098
    18a8:	000000c8 	.word	0x000000c8
    18ac:	087d0002 	.word	0x087d0002
	...
    18b8:	00000090 	.word	0x00000090
    18bc:	0000009e 	.word	0x0000009e
    18c0:	00500001 	.word	0x00500001
    18c4:	00000000 	.word	0x00000000
    18c8:	90000000 	.word	0x90000000
    18cc:	ba000000 	.word	0xba000000
    18d0:	01000000 	.word	0x01000000
    18d4:	00bc5100 	.word	0x00bc5100
    18d8:	00c00000 	.word	0x00c00000
    18dc:	00010000 	.word	0x00010000
    18e0:	00000051 	.word	0x00000051
    18e4:	00000000 	.word	0x00000000
    18e8:	00009600 	.word	0x00009600
    18ec:	00009e00 	.word	0x00009e00
    18f0:	53000100 	.word	0x53000100
    18f4:	0000009e 	.word	0x0000009e
    18f8:	000000ba 	.word	0x000000ba
    18fc:	bc500001 	.word	0xbc500001
    1900:	c0000000 	.word	0xc0000000
    1904:	01000000 	.word	0x01000000
    1908:	00005000 	.word	0x00005000
    190c:	00000000 	.word	0x00000000
    1910:	00c80000 	.word	0x00c80000
    1914:	00ca0000 	.word	0x00ca0000
    1918:	00010000 	.word	0x00010000
    191c:	0000ca5d 	.word	0x0000ca5d
    1920:	0000e000 	.word	0x0000e000
    1924:	7d000200 	.word	0x7d000200
    1928:	00000008 	.word	0x00000008
    192c:	00000000 	.word	0x00000000
    1930:	00007400 	.word	0x00007400
    1934:	00007600 	.word	0x00007600
    1938:	5d000100 	.word	0x5d000100
    193c:	00000076 	.word	0x00000076
    1940:	000000a4 	.word	0x000000a4
    1944:	087d0002 	.word	0x087d0002
	...
    1950:	0000007c 	.word	0x0000007c
    1954:	00000082 	.word	0x00000082
    1958:	047d0002 	.word	0x047d0002
    195c:	00000082 	.word	0x00000082
    1960:	0000008a 	.word	0x0000008a
    1964:	8a530001 	.word	0x8a530001
    1968:	a4000000 	.word	0xa4000000
    196c:	02000000 	.word	0x02000000
    1970:	00047d00 	.word	0x00047d00
    1974:	00000000 	.word	0x00000000
    1978:	96000000 	.word	0x96000000
    197c:	98000000 	.word	0x98000000
    1980:	01000000 	.word	0x01000000
    1984:	00005000 	.word	0x00005000
    1988:	00000000 	.word	0x00000000
    198c:	00c40000 	.word	0x00c40000
    1990:	00ce0000 	.word	0x00ce0000
    1994:	00010000 	.word	0x00010000
    1998:	00000050 	.word	0x00000050
    199c:	00000000 	.word	0x00000000
    19a0:	0000c800 	.word	0x0000c800
    19a4:	0000cc00 	.word	0x0000cc00
    19a8:	53000100 	.word	0x53000100
    19ac:	000000d0 	.word	0x000000d0
    19b0:	000000d8 	.word	0x000000d8
    19b4:	00500001 	.word	0x00500001
    19b8:	00000000 	.word	0x00000000
    19bc:	e4000000 	.word	0xe4000000
    19c0:	ee000000 	.word	0xee000000
    19c4:	01000000 	.word	0x01000000
    19c8:	00005000 	.word	0x00005000
    19cc:	00000000 	.word	0x00000000
    19d0:	00e80000 	.word	0x00e80000
    19d4:	00ee0000 	.word	0x00ee0000
    19d8:	00010000 	.word	0x00010000
    19dc:	0000ee53 	.word	0x0000ee53
    19e0:	0000f800 	.word	0x0000f800
    19e4:	50000100 	.word	0x50000100
	...
    19f0:	00000108 	.word	0x00000108
    19f4:	00000112 	.word	0x00000112
    19f8:	00500001 	.word	0x00500001
    19fc:	00000000 	.word	0x00000000
    1a00:	0c000000 	.word	0x0c000000
    1a04:	12000001 	.word	0x12000001
    1a08:	01000001 	.word	0x01000001
    1a0c:	01125300 	.word	0x01125300
    1a10:	011c0000 	.word	0x011c0000
    1a14:	00010000 	.word	0x00010000
    1a18:	00000050 	.word	0x00000050
    1a1c:	00000000 	.word	0x00000000
    1a20:	00011c00 	.word	0x00011c00
    1a24:	00012600 	.word	0x00012600
    1a28:	50000100 	.word	0x50000100
	...
    1a34:	00000120 	.word	0x00000120
    1a38:	00000126 	.word	0x00000126
    1a3c:	26530001 	.word	0x26530001
    1a40:	30000001 	.word	0x30000001
    1a44:	01000001 	.word	0x01000001
    1a48:	00005000 	.word	0x00005000
    1a4c:	00000000 	.word	0x00000000
    1a50:	016c0000 	.word	0x016c0000
    1a54:	01760000 	.word	0x01760000
    1a58:	00010000 	.word	0x00010000
    1a5c:	00000050 	.word	0x00000050
    1a60:	00000000 	.word	0x00000000
    1a64:	00017000 	.word	0x00017000
    1a68:	00017600 	.word	0x00017600
    1a6c:	53000100 	.word	0x53000100
    1a70:	00000176 	.word	0x00000176
    1a74:	00000180 	.word	0x00000180
    1a78:	00500001 	.word	0x00500001
    1a7c:	00000000 	.word	0x00000000
    1a80:	ac000000 	.word	0xac000000
    1a84:	b2000001 	.word	0xb2000001
    1a88:	01000001 	.word	0x01000001
    1a8c:	00005000 	.word	0x00005000
    1a90:	00000000 	.word	0x00000000
    1a94:	01c80000 	.word	0x01c80000
    1a98:	01d60000 	.word	0x01d60000
    1a9c:	00010000 	.word	0x00010000
    1aa0:	0001d650 	.word	0x0001d650
    1aa4:	00028000 	.word	0x00028000
    1aa8:	5c000100 	.word	0x5c000100
	...
    1ab4:	0000022a 	.word	0x0000022a
    1ab8:	0000022c 	.word	0x0000022c
    1abc:	3e530001 	.word	0x3e530001
    1ac0:	40000002 	.word	0x40000002
    1ac4:	01000002 	.word	0x01000002
    1ac8:	02505300 	.word	0x02505300
    1acc:	02520000 	.word	0x02520000
    1ad0:	00010000 	.word	0x00010000
    1ad4:	00026253 	.word	0x00026253
    1ad8:	00026400 	.word	0x00026400
    1adc:	53000100 	.word	0x53000100
	...
    1ae8:	000001e4 	.word	0x000001e4
    1aec:	0000021a 	.word	0x0000021a
    1af0:	1c520001 	.word	0x1c520001
    1af4:	26000002 	.word	0x26000002
    1af8:	01000002 	.word	0x01000002
    1afc:	00005200 	.word	0x00005200
    1b00:	00000000 	.word	0x00000000
    1b04:	03300000 	.word	0x03300000
    1b08:	03660000 	.word	0x03660000
    1b0c:	00010000 	.word	0x00010000
    1b10:	00000050 	.word	0x00000050
    1b14:	00000000 	.word	0x00000000
    1b18:	00033200 	.word	0x00033200
    1b1c:	00033a00 	.word	0x00033a00
    1b20:	53000100 	.word	0x53000100
    1b24:	00000348 	.word	0x00000348
    1b28:	00000350 	.word	0x00000350
    1b2c:	5e530001 	.word	0x5e530001
    1b30:	60000003 	.word	0x60000003
    1b34:	01000003 	.word	0x01000003
    1b38:	00005300 	.word	0x00005300
    1b3c:	00000000 	.word	0x00000000
    1b40:	03460000 	.word	0x03460000
    1b44:	03480000 	.word	0x03480000
    1b48:	00010000 	.word	0x00010000
    1b4c:	00035c53 	.word	0x00035c53
    1b50:	00035e00 	.word	0x00035e00
    1b54:	53000100 	.word	0x53000100
    1b58:	00000362 	.word	0x00000362
    1b5c:	00000374 	.word	0x00000374
    1b60:	00530001 	.word	0x00530001
    1b64:	00000000 	.word	0x00000000
    1b68:	84000000 	.word	0x84000000
    1b6c:	90000003 	.word	0x90000003
    1b70:	01000003 	.word	0x01000003
    1b74:	00005000 	.word	0x00005000
    1b78:	00000000 	.word	0x00000000
    1b7c:	007c0000 	.word	0x007c0000
    1b80:	00840000 	.word	0x00840000
    1b84:	00010000 	.word	0x00010000
    1b88:	00008450 	.word	0x00008450
    1b8c:	0000a400 	.word	0x0000a400
    1b90:	52000100 	.word	0x52000100
	...
    1b9c:	00000090 	.word	0x00000090
    1ba0:	00000092 	.word	0x00000092
    1ba4:	96500001 	.word	0x96500001
    1ba8:	98000000 	.word	0x98000000
    1bac:	01000000 	.word	0x01000000
    1bb0:	00005000 	.word	0x00005000
	...
    1bbc:	00040000 	.word	0x00040000
    1bc0:	00010000 	.word	0x00010000
    1bc4:	0000045d 	.word	0x0000045d
    1bc8:	00005400 	.word	0x00005400
    1bcc:	7d000200 	.word	0x7d000200
    1bd0:	00000008 	.word	0x00000008
	...
    1bdc:	00000200 	.word	0x00000200
    1be0:	50000100 	.word	0x50000100
    1be4:	00000016 	.word	0x00000016
    1be8:	00000054 	.word	0x00000054
    1bec:	047d0002 	.word	0x047d0002
	...
    1bfc:	00000042 	.word	0x00000042
    1c00:	42510001 	.word	0x42510001
    1c04:	54000000 	.word	0x54000000
    1c08:	01000000 	.word	0x01000000
    1c0c:	00005c00 	.word	0x00005c00
    1c10:	00000000 	.word	0x00000000
    1c14:	00540000 	.word	0x00540000
    1c18:	00680000 	.word	0x00680000
    1c1c:	00010000 	.word	0x00010000
    1c20:	0000685d 	.word	0x0000685d
    1c24:	00009e00 	.word	0x00009e00
    1c28:	7d000200 	.word	0x7d000200
    1c2c:	00009e14 	.word	0x00009e14
    1c30:	00010400 	.word	0x00010400
    1c34:	7d000200 	.word	0x7d000200
    1c38:	00000020 	.word	0x00000020
    1c3c:	00000000 	.word	0x00000000
    1c40:	00005400 	.word	0x00005400
    1c44:	00005600 	.word	0x00005600
    1c48:	50000100 	.word	0x50000100
    1c4c:	000000a8 	.word	0x000000a8
    1c50:	00000104 	.word	0x00000104
    1c54:	047d0002 	.word	0x047d0002
	...
    1c60:	00000054 	.word	0x00000054
    1c64:	00000064 	.word	0x00000064
    1c68:	64510001 	.word	0x64510001
    1c6c:	04000000 	.word	0x04000000
    1c70:	01000001 	.word	0x01000001
    1c74:	00005c00 	.word	0x00005c00
    1c78:	00000000 	.word	0x00000000
    1c7c:	00720000 	.word	0x00720000
    1c80:	00ea0000 	.word	0x00ea0000
    1c84:	00010000 	.word	0x00010000
    1c88:	0000ea56 	.word	0x0000ea56
    1c8c:	00010400 	.word	0x00010400
    1c90:	53000100 	.word	0x53000100
	...
    1c9c:	0000007a 	.word	0x0000007a
    1ca0:	00000080 	.word	0x00000080
    1ca4:	80510001 	.word	0x80510001
    1ca8:	82000000 	.word	0x82000000
    1cac:	01000000 	.word	0x01000000
    1cb0:	00825300 	.word	0x00825300
    1cb4:	00860000 	.word	0x00860000
    1cb8:	00010000 	.word	0x00010000
    1cbc:	00008651 	.word	0x00008651
    1cc0:	0000ae00 	.word	0x0000ae00
    1cc4:	54000100 	.word	0x54000100
    1cc8:	000000ae 	.word	0x000000ae
    1ccc:	000000c2 	.word	0x000000c2
    1cd0:	c2520001 	.word	0xc2520001
    1cd4:	d2000000 	.word	0xd2000000
    1cd8:	01000000 	.word	0x01000000
    1cdc:	00d25300 	.word	0x00d25300
    1ce0:	01040000 	.word	0x01040000
    1ce4:	00010000 	.word	0x00010000
    1ce8:	00000054 	.word	0x00000054
    1cec:	00000000 	.word	0x00000000
    1cf0:	00006a00 	.word	0x00006a00
    1cf4:	0000ce00 	.word	0x0000ce00
    1cf8:	55000100 	.word	0x55000100
    1cfc:	000000ce 	.word	0x000000ce
    1d00:	000000e2 	.word	0x000000e2
    1d04:	e2510001 	.word	0xe2510001
    1d08:	e6000000 	.word	0xe6000000
    1d0c:	01000000 	.word	0x01000000
    1d10:	00e65300 	.word	0x00e65300
    1d14:	01040000 	.word	0x01040000
    1d18:	00010000 	.word	0x00010000
    1d1c:	00000055 	.word	0x00000055
    1d20:	00000000 	.word	0x00000000
    1d24:	00010400 	.word	0x00010400
    1d28:	00010800 	.word	0x00010800
    1d2c:	5d000100 	.word	0x5d000100
    1d30:	00000108 	.word	0x00000108
    1d34:	00000148 	.word	0x00000148
    1d38:	147d0002 	.word	0x147d0002
    1d3c:	00000148 	.word	0x00000148
    1d40:	000001bc 	.word	0x000001bc
    1d44:	207d0002 	.word	0x207d0002
	...
    1d50:	00000104 	.word	0x00000104
    1d54:	00000106 	.word	0x00000106
    1d58:	52500001 	.word	0x52500001
    1d5c:	bc000001 	.word	0xbc000001
    1d60:	02000001 	.word	0x02000001
    1d64:	00047d00 	.word	0x00047d00
    1d68:	00000000 	.word	0x00000000
    1d6c:	04000000 	.word	0x04000000
    1d70:	56000001 	.word	0x56000001
    1d74:	01000001 	.word	0x01000001
    1d78:	01565100 	.word	0x01565100
    1d7c:	01bc0000 	.word	0x01bc0000
    1d80:	00010000 	.word	0x00010000
    1d84:	0000005c 	.word	0x0000005c
    1d88:	00000000 	.word	0x00000000
    1d8c:	00012200 	.word	0x00012200
    1d90:	00019e00 	.word	0x00019e00
    1d94:	56000100 	.word	0x56000100
    1d98:	0000019e 	.word	0x0000019e
    1d9c:	000001a6 	.word	0x000001a6
    1da0:	a8530001 	.word	0xa8530001
    1da4:	bc000001 	.word	0xbc000001
    1da8:	01000001 	.word	0x01000001
    1dac:	00005300 	.word	0x00005300
    1db0:	00000000 	.word	0x00000000
    1db4:	011a0000 	.word	0x011a0000
    1db8:	012a0000 	.word	0x012a0000
    1dbc:	00010000 	.word	0x00010000
    1dc0:	00012e53 	.word	0x00012e53
    1dc4:	00013200 	.word	0x00013200
    1dc8:	53000100 	.word	0x53000100
    1dcc:	00000134 	.word	0x00000134
    1dd0:	0000015a 	.word	0x0000015a
    1dd4:	5a540001 	.word	0x5a540001
    1dd8:	6c000001 	.word	0x6c000001
    1ddc:	01000001 	.word	0x01000001
    1de0:	01705200 	.word	0x01705200
    1de4:	017c0000 	.word	0x017c0000
    1de8:	00010000 	.word	0x00010000
    1dec:	00017e53 	.word	0x00017e53
    1df0:	0001bc00 	.word	0x0001bc00
    1df4:	54000100 	.word	0x54000100
	...
    1e00:	0000011c 	.word	0x0000011c
    1e04:	00000186 	.word	0x00000186
    1e08:	86550001 	.word	0x86550001
    1e0c:	8e000001 	.word	0x8e000001
    1e10:	01000001 	.word	0x01000001
    1e14:	01945300 	.word	0x01945300
    1e18:	01980000 	.word	0x01980000
    1e1c:	00010000 	.word	0x00010000
    1e20:	00019a53 	.word	0x00019a53
    1e24:	0001bc00 	.word	0x0001bc00
    1e28:	55000100 	.word	0x55000100
	...
    1e34:	000001bc 	.word	0x000001bc
    1e38:	000001c0 	.word	0x000001c0
    1e3c:	c05d0001 	.word	0xc05d0001
    1e40:	00000001 	.word	0x00000001
    1e44:	02000002 	.word	0x02000002
    1e48:	00147d00 	.word	0x00147d00
    1e4c:	70000002 	.word	0x70000002
    1e50:	02000002 	.word	0x02000002
    1e54:	00207d00 	.word	0x00207d00
    1e58:	00000000 	.word	0x00000000
    1e5c:	bc000000 	.word	0xbc000000
    1e60:	be000001 	.word	0xbe000001
    1e64:	01000001 	.word	0x01000001
    1e68:	020a5000 	.word	0x020a5000
    1e6c:	02700000 	.word	0x02700000
    1e70:	00020000 	.word	0x00020000
    1e74:	0000047d 	.word	0x0000047d
    1e78:	00000000 	.word	0x00000000
    1e7c:	01bc0000 	.word	0x01bc0000
    1e80:	020e0000 	.word	0x020e0000
    1e84:	00010000 	.word	0x00010000
    1e88:	00020e51 	.word	0x00020e51
    1e8c:	00027000 	.word	0x00027000
    1e90:	5c000100 	.word	0x5c000100
	...
    1e9c:	000001da 	.word	0x000001da
    1ea0:	00000256 	.word	0x00000256
    1ea4:	56560001 	.word	0x56560001
    1ea8:	70000002 	.word	0x70000002
    1eac:	01000002 	.word	0x01000002
    1eb0:	00005300 	.word	0x00005300
    1eb4:	00000000 	.word	0x00000000
    1eb8:	01d20000 	.word	0x01d20000
    1ebc:	01e20000 	.word	0x01e20000
    1ec0:	00010000 	.word	0x00010000
    1ec4:	0001e653 	.word	0x0001e653
    1ec8:	0001ea00 	.word	0x0001ea00
    1ecc:	53000100 	.word	0x53000100
    1ed0:	000001ec 	.word	0x000001ec
    1ed4:	00000212 	.word	0x00000212
    1ed8:	12540001 	.word	0x12540001
    1edc:	24000002 	.word	0x24000002
    1ee0:	01000002 	.word	0x01000002
    1ee4:	02285200 	.word	0x02285200
    1ee8:	02340000 	.word	0x02340000
    1eec:	00010000 	.word	0x00010000
    1ef0:	00023653 	.word	0x00023653
    1ef4:	00027000 	.word	0x00027000
    1ef8:	54000100 	.word	0x54000100
	...
    1f04:	000001d4 	.word	0x000001d4
    1f08:	0000023e 	.word	0x0000023e
    1f0c:	3e550001 	.word	0x3e550001
    1f10:	46000002 	.word	0x46000002
    1f14:	01000002 	.word	0x01000002
    1f18:	024c5300 	.word	0x024c5300
    1f1c:	02500000 	.word	0x02500000
    1f20:	00010000 	.word	0x00010000
    1f24:	00025253 	.word	0x00025253
    1f28:	00027000 	.word	0x00027000
    1f2c:	55000100 	.word	0x55000100
	...
    1f38:	00000270 	.word	0x00000270
    1f3c:	00000274 	.word	0x00000274
    1f40:	745d0001 	.word	0x745d0001
    1f44:	82000002 	.word	0x82000002
    1f48:	02000002 	.word	0x02000002
    1f4c:	82147d00 	.word	0x82147d00
    1f50:	04000002 	.word	0x04000002
    1f54:	02000003 	.word	0x02000003
    1f58:	00287d00 	.word	0x00287d00
    1f5c:	00000000 	.word	0x00000000
    1f60:	70000000 	.word	0x70000000
    1f64:	72000002 	.word	0x72000002
    1f68:	01000002 	.word	0x01000002
    1f6c:	02b45000 	.word	0x02b45000
    1f70:	03040000 	.word	0x03040000
    1f74:	00020000 	.word	0x00020000
    1f78:	00000c7d 	.word	0x00000c7d
    1f7c:	00000000 	.word	0x00000000
    1f80:	02700000 	.word	0x02700000
    1f84:	02b80000 	.word	0x02b80000
    1f88:	00010000 	.word	0x00010000
    1f8c:	0002b851 	.word	0x0002b851
    1f90:	00030400 	.word	0x00030400
    1f94:	54000100 	.word	0x54000100
	...
    1fa0:	00000294 	.word	0x00000294
    1fa4:	000002cc 	.word	0x000002cc
    1fa8:	cc550001 	.word	0xcc550001
    1fac:	d4000002 	.word	0xd4000002
    1fb0:	01000002 	.word	0x01000002
    1fb4:	02d65300 	.word	0x02d65300
    1fb8:	02e20000 	.word	0x02e20000
    1fbc:	00010000 	.word	0x00010000
    1fc0:	00000053 	.word	0x00000053
    1fc4:	00000000 	.word	0x00000000
    1fc8:	00028600 	.word	0x00028600
    1fcc:	0002e200 	.word	0x0002e200
    1fd0:	7d000200 	.word	0x7d000200
    1fd4:	0002e208 	.word	0x0002e208
    1fd8:	0002ea00 	.word	0x0002ea00
    1fdc:	53000100 	.word	0x53000100
    1fe0:	000002ee 	.word	0x000002ee
    1fe4:	000002f2 	.word	0x000002f2
    1fe8:	f4530001 	.word	0xf4530001
    1fec:	04000002 	.word	0x04000002
    1ff0:	01000003 	.word	0x01000003
    1ff4:	00005300 	.word	0x00005300
    1ff8:	00000000 	.word	0x00000000
    1ffc:	028e0000 	.word	0x028e0000
    2000:	02bc0000 	.word	0x02bc0000
    2004:	00010000 	.word	0x00010000
    2008:	0002bc5c 	.word	0x0002bc5c
    200c:	0002c400 	.word	0x0002c400
    2010:	53000100 	.word	0x53000100
    2014:	000002c8 	.word	0x000002c8
    2018:	00000304 	.word	0x00000304
    201c:	005c0001 	.word	0x005c0001
    2020:	00000000 	.word	0x00000000
    2024:	04000000 	.word	0x04000000
    2028:	08000003 	.word	0x08000003
    202c:	01000003 	.word	0x01000003
    2030:	03085d00 	.word	0x03085d00
    2034:	04700000 	.word	0x04700000
    2038:	00020000 	.word	0x00020000
    203c:	00000c7d 	.word	0x00000c7d
    2040:	00000000 	.word	0x00000000
    2044:	03040000 	.word	0x03040000
    2048:	030e0000 	.word	0x030e0000
    204c:	00010000 	.word	0x00010000
    2050:	00030e50 	.word	0x00030e50
    2054:	00047000 	.word	0x00047000
    2058:	54000100 	.word	0x54000100
	...
    2064:	00000304 	.word	0x00000304
    2068:	0000030e 	.word	0x0000030e
    206c:	0e510001 	.word	0x0e510001
    2070:	70000003 	.word	0x70000003
    2074:	01000004 	.word	0x01000004
    2078:	00005500 	.word	0x00005500
    207c:	00000000 	.word	0x00000000
    2080:	03440000 	.word	0x03440000
    2084:	034c0000 	.word	0x034c0000
    2088:	00010000 	.word	0x00010000
    208c:	00000053 	.word	0x00000053
    2090:	00000000 	.word	0x00000000
    2094:	00033200 	.word	0x00033200
    2098:	00034e00 	.word	0x00034e00
    209c:	52000100 	.word	0x52000100
	...
    20a8:	00000380 	.word	0x00000380
    20ac:	0000038e 	.word	0x0000038e
    20b0:	92530001 	.word	0x92530001
    20b4:	9a000003 	.word	0x9a000003
    20b8:	01000003 	.word	0x01000003
    20bc:	039e5300 	.word	0x039e5300
    20c0:	03a80000 	.word	0x03a80000
    20c4:	00010000 	.word	0x00010000
    20c8:	00000053 	.word	0x00000053
    20cc:	00000000 	.word	0x00000000
    20d0:	0003a200 	.word	0x0003a200
    20d4:	0003aa00 	.word	0x0003aa00
    20d8:	52000100 	.word	0x52000100
	...
    20e4:	000003fc 	.word	0x000003fc
    20e8:	00000406 	.word	0x00000406
    20ec:	00530001 	.word	0x00530001
	...
    20f8:	08000004 	.word	0x08000004
    20fc:	01000004 	.word	0x01000004
    2100:	00005200 	.word	0x00005200
    2104:	00000000 	.word	0x00000000
    2108:	044c0000 	.word	0x044c0000
    210c:	04560000 	.word	0x04560000
    2110:	00010000 	.word	0x00010000
    2114:	00000053 	.word	0x00000053
    2118:	00000000 	.word	0x00000000
    211c:	00045000 	.word	0x00045000
    2120:	00045800 	.word	0x00045800
    2124:	52000100 	.word	0x52000100
	...
    2130:	00000470 	.word	0x00000470
    2134:	00000474 	.word	0x00000474
    2138:	745d0001 	.word	0x745d0001
    213c:	ca000004 	.word	0xca000004
    2140:	02000005 	.word	0x02000005
    2144:	00147d00 	.word	0x00147d00
    2148:	00000000 	.word	0x00000000
    214c:	70000000 	.word	0x70000000
    2150:	7c000004 	.word	0x7c000004
    2154:	01000004 	.word	0x01000004
    2158:	047c5100 	.word	0x047c5100
    215c:	05ca0000 	.word	0x05ca0000
    2160:	00010000 	.word	0x00010000
    2164:	0000005c 	.word	0x0000005c
    2168:	00000000 	.word	0x00000000
    216c:	0004ba00 	.word	0x0004ba00
    2170:	0004c800 	.word	0x0004c800
    2174:	53000100 	.word	0x53000100
	...
    2180:	000004b4 	.word	0x000004b4
    2184:	000004ee 	.word	0x000004ee
    2188:	00520001 	.word	0x00520001
    218c:	00000000 	.word	0x00000000
    2190:	f2000000 	.word	0xf2000000
    2194:	00000004 	.word	0x00000004
    2198:	01000005 	.word	0x01000005
    219c:	05045300 	.word	0x05045300
    21a0:	05160000 	.word	0x05160000
    21a4:	00010000 	.word	0x00010000
    21a8:	00000053 	.word	0x00000053
    21ac:	00000000 	.word	0x00000000
    21b0:	00051000 	.word	0x00051000
    21b4:	00052c00 	.word	0x00052c00
    21b8:	52000100 	.word	0x52000100
    21bc:	000005c6 	.word	0x000005c6
    21c0:	000005ca 	.word	0x000005ca
    21c4:	00520001 	.word	0x00520001
    21c8:	00000000 	.word	0x00000000
    21cc:	40000000 	.word	0x40000000
    21d0:	4e000005 	.word	0x4e000005
    21d4:	01000005 	.word	0x01000005
    21d8:	05525300 	.word	0x05525300
    21dc:	055a0000 	.word	0x055a0000
    21e0:	00010000 	.word	0x00010000
    21e4:	00055e53 	.word	0x00055e53
    21e8:	00056800 	.word	0x00056800
    21ec:	53000100 	.word	0x53000100
	...
    21f8:	00000562 	.word	0x00000562
    21fc:	00000592 	.word	0x00000592
    2200:	00520001 	.word	0x00520001
    2204:	00000000 	.word	0x00000000
    2208:	ae000000 	.word	0xae000000
    220c:	b6000005 	.word	0xb6000005
    2210:	01000005 	.word	0x01000005
    2214:	00005300 	.word	0x00005300
    2218:	00000000 	.word	0x00000000
    221c:	06a00000 	.word	0x06a00000
    2220:	06a20000 	.word	0x06a20000
    2224:	00010000 	.word	0x00010000
    2228:	00000052 	.word	0x00000052
    222c:	00000000 	.word	0x00000000
    2230:	0006d000 	.word	0x0006d000
    2234:	0006dc00 	.word	0x0006dc00
    2238:	51000100 	.word	0x51000100
	...
    2244:	000006d6 	.word	0x000006d6
    2248:	000006dc 	.word	0x000006dc
    224c:	dc530001 	.word	0xdc530001
    2250:	ea000006 	.word	0xea000006
    2254:	01000006 	.word	0x01000006
    2258:	00005100 	.word	0x00005100
    225c:	00000000 	.word	0x00000000
    2260:	06ec0000 	.word	0x06ec0000
    2264:	06ee0000 	.word	0x06ee0000
    2268:	00010000 	.word	0x00010000
    226c:	0006ee5d 	.word	0x0006ee5d
    2270:	00077e00 	.word	0x00077e00
    2274:	7d000200 	.word	0x7d000200
    2278:	00000008 	.word	0x00000008
    227c:	00000000 	.word	0x00000000
    2280:	0006ec00 	.word	0x0006ec00
    2284:	0006f400 	.word	0x0006f400
    2288:	51000100 	.word	0x51000100
    228c:	000006f4 	.word	0x000006f4
    2290:	0000077e 	.word	0x0000077e
    2294:	00540001 	.word	0x00540001
    2298:	00000000 	.word	0x00000000
    229c:	ec000000 	.word	0xec000000
    22a0:	f8000006 	.word	0xf8000006
    22a4:	01000006 	.word	0x01000006
    22a8:	06f85200 	.word	0x06f85200
    22ac:	077e0000 	.word	0x077e0000
    22b0:	00010000 	.word	0x00010000
    22b4:	00000051 	.word	0x00000051
    22b8:	00000000 	.word	0x00000000
    22bc:	0006ec00 	.word	0x0006ec00
    22c0:	0006f800 	.word	0x0006f800
    22c4:	53000100 	.word	0x53000100
    22c8:	000006f8 	.word	0x000006f8
    22cc:	0000077e 	.word	0x0000077e
    22d0:	005c0001 	.word	0x005c0001
    22d4:	00000000 	.word	0x00000000
    22d8:	0c000000 	.word	0x0c000000
    22dc:	24000007 	.word	0x24000007
    22e0:	01000007 	.word	0x01000007
    22e4:	072a5300 	.word	0x072a5300
    22e8:	072e0000 	.word	0x072e0000
    22ec:	00010000 	.word	0x00010000
    22f0:	00075e53 	.word	0x00075e53
    22f4:	00076400 	.word	0x00076400
    22f8:	53000100 	.word	0x53000100
	...
    2304:	0000072c 	.word	0x0000072c
    2308:	0000072e 	.word	0x0000072e
    230c:	5e520001 	.word	0x5e520001
    2310:	7e000007 	.word	0x7e000007
    2314:	01000007 	.word	0x01000007
    2318:	00005200 	.word	0x00005200
    231c:	00000000 	.word	0x00000000
    2320:	075c0000 	.word	0x075c0000
    2324:	07640000 	.word	0x07640000
    2328:	00010000 	.word	0x00010000
    232c:	00000053 	.word	0x00000053
    2330:	00000000 	.word	0x00000000
    2334:	00076800 	.word	0x00076800
    2338:	00077400 	.word	0x00077400
    233c:	53000100 	.word	0x53000100
	...
    2348:	00000780 	.word	0x00000780
    234c:	0000078c 	.word	0x0000078c
    2350:	00510001 	.word	0x00510001
    2354:	00000000 	.word	0x00000000
    2358:	80000000 	.word	0x80000000
    235c:	8e000007 	.word	0x8e000007
    2360:	01000007 	.word	0x01000007
    2364:	00005200 	.word	0x00005200
    2368:	00000000 	.word	0x00000000
    236c:	07800000 	.word	0x07800000
    2370:	07980000 	.word	0x07980000
    2374:	00010000 	.word	0x00010000
    2378:	00000053 	.word	0x00000053
    237c:	00000000 	.word	0x00000000
    2380:	0007a800 	.word	0x0007a800
    2384:	0007b400 	.word	0x0007b400
    2388:	51000100 	.word	0x51000100
	...
    2394:	000007a8 	.word	0x000007a8
    2398:	000007b6 	.word	0x000007b6
    239c:	00520001 	.word	0x00520001
    23a0:	00000000 	.word	0x00000000
    23a4:	a8000000 	.word	0xa8000000
    23a8:	c0000007 	.word	0xc0000007
    23ac:	01000007 	.word	0x01000007
    23b0:	00005300 	.word	0x00005300
    23b4:	00000000 	.word	0x00000000
    23b8:	07cc0000 	.word	0x07cc0000
    23bc:	07d80000 	.word	0x07d80000
    23c0:	00010000 	.word	0x00010000
    23c4:	00000051 	.word	0x00000051
    23c8:	00000000 	.word	0x00000000
    23cc:	0007cc00 	.word	0x0007cc00
    23d0:	0007da00 	.word	0x0007da00
    23d4:	52000100 	.word	0x52000100
	...
    23e0:	000007ec 	.word	0x000007ec
    23e4:	000007f8 	.word	0x000007f8
    23e8:	00510001 	.word	0x00510001
    23ec:	00000000 	.word	0x00000000
    23f0:	f2000000 	.word	0xf2000000
    23f4:	f8000007 	.word	0xf8000007
    23f8:	01000007 	.word	0x01000007
    23fc:	07f85300 	.word	0x07f85300
    2400:	07fc0000 	.word	0x07fc0000
    2404:	00010000 	.word	0x00010000
    2408:	00000051 	.word	0x00000051
    240c:	00000000 	.word	0x00000000
    2410:	0007fc00 	.word	0x0007fc00
    2414:	00080800 	.word	0x00080800
    2418:	51000100 	.word	0x51000100
	...
    2424:	00000802 	.word	0x00000802
    2428:	00000808 	.word	0x00000808
    242c:	08530001 	.word	0x08530001
    2430:	0c000008 	.word	0x0c000008
    2434:	01000008 	.word	0x01000008
    2438:	00005100 	.word	0x00005100
    243c:	00000000 	.word	0x00000000
    2440:	080c0000 	.word	0x080c0000
    2444:	08120000 	.word	0x08120000
    2448:	00010000 	.word	0x00010000
    244c:	0008125d 	.word	0x0008125d
    2450:	00085200 	.word	0x00085200
    2454:	7d000200 	.word	0x7d000200
    2458:	0000000c 	.word	0x0000000c
    245c:	00000000 	.word	0x00000000
    2460:	00080c00 	.word	0x00080c00
    2464:	00084400 	.word	0x00084400
    2468:	51000100 	.word	0x51000100
	...
    2474:	0000080c 	.word	0x0000080c
    2478:	00000834 	.word	0x00000834
    247c:	00520001 	.word	0x00520001
    2480:	00000000 	.word	0x00000000
    2484:	28000000 	.word	0x28000000
    2488:	44000008 	.word	0x44000008
    248c:	01000008 	.word	0x01000008
    2490:	08445c00 	.word	0x08445c00
    2494:	08520000 	.word	0x08520000
    2498:	00010000 	.word	0x00010000
    249c:	00000051 	.word	0x00000051
    24a0:	00000000 	.word	0x00000000
    24a4:	00085400 	.word	0x00085400
    24a8:	00086000 	.word	0x00086000
    24ac:	51000100 	.word	0x51000100
	...
    24b8:	0000085a 	.word	0x0000085a
    24bc:	00000860 	.word	0x00000860
    24c0:	60530001 	.word	0x60530001
    24c4:	64000008 	.word	0x64000008
    24c8:	01000008 	.word	0x01000008
    24cc:	00005100 	.word	0x00005100
    24d0:	00000000 	.word	0x00000000
    24d4:	086a0000 	.word	0x086a0000
    24d8:	08720000 	.word	0x08720000
    24dc:	00010000 	.word	0x00010000
    24e0:	00087453 	.word	0x00087453
    24e4:	00087800 	.word	0x00087800
    24e8:	53000100 	.word	0x53000100
	...
    24f4:	00000878 	.word	0x00000878
    24f8:	00000884 	.word	0x00000884
    24fc:	00510001 	.word	0x00510001
    2500:	00000000 	.word	0x00000000
    2504:	7e000000 	.word	0x7e000000
    2508:	84000008 	.word	0x84000008
    250c:	01000008 	.word	0x01000008
    2510:	08845300 	.word	0x08845300
    2514:	08880000 	.word	0x08880000
    2518:	00010000 	.word	0x00010000
    251c:	00000051 	.word	0x00000051
    2520:	00000000 	.word	0x00000000
    2524:	00088e00 	.word	0x00088e00
    2528:	00089600 	.word	0x00089600
    252c:	53000100 	.word	0x53000100
    2530:	00000898 	.word	0x00000898
    2534:	0000089c 	.word	0x0000089c
    2538:	00530001 	.word	0x00530001
    253c:	00000000 	.word	0x00000000
    2540:	0c000000 	.word	0x0c000000
    2544:	18000009 	.word	0x18000009
    2548:	01000009 	.word	0x01000009
    254c:	00005100 	.word	0x00005100
    2550:	00000000 	.word	0x00000000
    2554:	09120000 	.word	0x09120000
    2558:	09180000 	.word	0x09180000
    255c:	00010000 	.word	0x00010000
    2560:	00091853 	.word	0x00091853
    2564:	00091c00 	.word	0x00091c00
    2568:	51000100 	.word	0x51000100
	...
    2574:	00000922 	.word	0x00000922
    2578:	0000092a 	.word	0x0000092a
    257c:	2c530001 	.word	0x2c530001
    2580:	30000009 	.word	0x30000009
    2584:	01000009 	.word	0x01000009
    2588:	00005300 	.word	0x00005300
    258c:	00000000 	.word	0x00000000
    2590:	09300000 	.word	0x09300000
    2594:	093c0000 	.word	0x093c0000
    2598:	00010000 	.word	0x00010000
    259c:	00000051 	.word	0x00000051
    25a0:	00000000 	.word	0x00000000
    25a4:	00093600 	.word	0x00093600
    25a8:	00093c00 	.word	0x00093c00
    25ac:	53000100 	.word	0x53000100
    25b0:	0000093c 	.word	0x0000093c
    25b4:	00000940 	.word	0x00000940
    25b8:	00510001 	.word	0x00510001
    25bc:	00000000 	.word	0x00000000
    25c0:	46000000 	.word	0x46000000
    25c4:	4e000009 	.word	0x4e000009
    25c8:	01000009 	.word	0x01000009
    25cc:	09505300 	.word	0x09505300
    25d0:	09540000 	.word	0x09540000
    25d4:	00010000 	.word	0x00010000
    25d8:	00000053 	.word	0x00000053
    25dc:	00000000 	.word	0x00000000
    25e0:	00095400 	.word	0x00095400
    25e4:	00096000 	.word	0x00096000
    25e8:	51000100 	.word	0x51000100
	...
    25f4:	0000095a 	.word	0x0000095a
    25f8:	00000960 	.word	0x00000960
    25fc:	60530001 	.word	0x60530001
    2600:	64000009 	.word	0x64000009
    2604:	01000009 	.word	0x01000009
    2608:	00005100 	.word	0x00005100
    260c:	00000000 	.word	0x00000000
    2610:	096a0000 	.word	0x096a0000
    2614:	09720000 	.word	0x09720000
    2618:	00010000 	.word	0x00010000
    261c:	00097453 	.word	0x00097453
    2620:	00097800 	.word	0x00097800
    2624:	53000100 	.word	0x53000100
	...
    2630:	00000978 	.word	0x00000978
    2634:	00000984 	.word	0x00000984
    2638:	00510001 	.word	0x00510001
    263c:	00000000 	.word	0x00000000
    2640:	7e000000 	.word	0x7e000000
    2644:	84000009 	.word	0x84000009
    2648:	01000009 	.word	0x01000009
    264c:	09845300 	.word	0x09845300
    2650:	09880000 	.word	0x09880000
    2654:	00010000 	.word	0x00010000
    2658:	00000051 	.word	0x00000051
    265c:	00000000 	.word	0x00000000
    2660:	00098e00 	.word	0x00098e00
    2664:	00099600 	.word	0x00099600
    2668:	53000100 	.word	0x53000100
    266c:	00000998 	.word	0x00000998
    2670:	0000099c 	.word	0x0000099c
    2674:	00530001 	.word	0x00530001
    2678:	00000000 	.word	0x00000000
    267c:	9c000000 	.word	0x9c000000
    2680:	a8000009 	.word	0xa8000009
    2684:	01000009 	.word	0x01000009
    2688:	00005100 	.word	0x00005100
    268c:	00000000 	.word	0x00000000
    2690:	09a20000 	.word	0x09a20000
    2694:	09a80000 	.word	0x09a80000
    2698:	00010000 	.word	0x00010000
    269c:	0009a853 	.word	0x0009a853
    26a0:	0009ac00 	.word	0x0009ac00
    26a4:	51000100 	.word	0x51000100
	...
    26b0:	000009b0 	.word	0x000009b0
    26b4:	000009b6 	.word	0x000009b6
    26b8:	b8530001 	.word	0xb8530001
    26bc:	bc000009 	.word	0xbc000009
    26c0:	01000009 	.word	0x01000009
    26c4:	00005300 	.word	0x00005300
    26c8:	00000000 	.word	0x00000000
    26cc:	09bc0000 	.word	0x09bc0000
    26d0:	09c80000 	.word	0x09c80000
    26d4:	00010000 	.word	0x00010000
    26d8:	00000051 	.word	0x00000051
    26dc:	00000000 	.word	0x00000000
    26e0:	0009c200 	.word	0x0009c200
    26e4:	0009c800 	.word	0x0009c800
    26e8:	53000100 	.word	0x53000100
    26ec:	000009c8 	.word	0x000009c8
    26f0:	000009cc 	.word	0x000009cc
    26f4:	00510001 	.word	0x00510001
    26f8:	00000000 	.word	0x00000000
    26fc:	d0000000 	.word	0xd0000000
    2700:	d6000009 	.word	0xd6000009
    2704:	01000009 	.word	0x01000009
    2708:	09d85300 	.word	0x09d85300
    270c:	09dc0000 	.word	0x09dc0000
    2710:	00010000 	.word	0x00010000
    2714:	00000053 	.word	0x00000053
    2718:	00000000 	.word	0x00000000
    271c:	0009dc00 	.word	0x0009dc00
    2720:	0009e800 	.word	0x0009e800
    2724:	51000100 	.word	0x51000100
	...
    2730:	000009e2 	.word	0x000009e2
    2734:	000009e8 	.word	0x000009e8
    2738:	e8530001 	.word	0xe8530001
    273c:	ec000009 	.word	0xec000009
    2740:	01000009 	.word	0x01000009
    2744:	00005100 	.word	0x00005100
    2748:	00000000 	.word	0x00000000
    274c:	09ec0000 	.word	0x09ec0000
    2750:	09f80000 	.word	0x09f80000
    2754:	00010000 	.word	0x00010000
    2758:	00000051 	.word	0x00000051
    275c:	00000000 	.word	0x00000000
    2760:	0009f200 	.word	0x0009f200
    2764:	0009f800 	.word	0x0009f800
    2768:	53000100 	.word	0x53000100
    276c:	000009f8 	.word	0x000009f8
    2770:	000009fc 	.word	0x000009fc
    2774:	00510001 	.word	0x00510001
    2778:	00000000 	.word	0x00000000
    277c:	02000000 	.word	0x02000000
    2780:	0a00000a 	.word	0x0a00000a
    2784:	0100000a 	.word	0x0100000a
    2788:	0a0c5300 	.word	0x0a0c5300
    278c:	0a100000 	.word	0x0a100000
    2790:	00010000 	.word	0x00010000
    2794:	00000053 	.word	0x00000053
    2798:	00000000 	.word	0x00000000
    279c:	000a1600 	.word	0x000a1600
    27a0:	000a1e00 	.word	0x000a1e00
    27a4:	53000100 	.word	0x53000100
    27a8:	00000a20 	.word	0x00000a20
    27ac:	00000a24 	.word	0x00000a24
    27b0:	00530001 	.word	0x00530001
    27b4:	00000000 	.word	0x00000000
    27b8:	2a000000 	.word	0x2a000000
    27bc:	3200000a 	.word	0x3200000a
    27c0:	0100000a 	.word	0x0100000a
    27c4:	0a345300 	.word	0x0a345300
    27c8:	0a380000 	.word	0x0a380000
    27cc:	00010000 	.word	0x00010000
    27d0:	00000053 	.word	0x00000053
    27d4:	00000000 	.word	0x00000000
    27d8:	000a3e00 	.word	0x000a3e00
    27dc:	000a4600 	.word	0x000a4600
    27e0:	53000100 	.word	0x53000100
    27e4:	00000a48 	.word	0x00000a48
    27e8:	00000a4c 	.word	0x00000a4c
    27ec:	00530001 	.word	0x00530001
    27f0:	00000000 	.word	0x00000000
    27f4:	52000000 	.word	0x52000000
    27f8:	5a00000a 	.word	0x5a00000a
    27fc:	0100000a 	.word	0x0100000a
    2800:	0a5c5300 	.word	0x0a5c5300
    2804:	0a600000 	.word	0x0a600000
    2808:	00010000 	.word	0x00010000
    280c:	00000053 	.word	0x00000053
    2810:	00000000 	.word	0x00000000
    2814:	000a6000 	.word	0x000a6000
    2818:	000a6600 	.word	0x000a6600
    281c:	52000100 	.word	0x52000100
	...
    2828:	00000a80 	.word	0x00000a80
    282c:	00000a86 	.word	0x00000a86
    2830:	00520001 	.word	0x00520001
    2834:	00000000 	.word	0x00000000
    2838:	a0000000 	.word	0xa0000000
    283c:	aa00000a 	.word	0xaa00000a
    2840:	0100000a 	.word	0x0100000a
    2844:	0aaa5d00 	.word	0x0aaa5d00
    2848:	0b080000 	.word	0x0b080000
    284c:	00020000 	.word	0x00020000
    2850:	0000087d 	.word	0x0000087d
    2854:	00000000 	.word	0x00000000
    2858:	0aa00000 	.word	0x0aa00000
    285c:	0aa80000 	.word	0x0aa80000
    2860:	00010000 	.word	0x00010000
    2864:	000ac250 	.word	0x000ac250
    2868:	000b0800 	.word	0x000b0800
    286c:	7d000200 	.word	0x7d000200
    2870:	00000004 	.word	0x00000004
    2874:	00000000 	.word	0x00000000
    2878:	000aa000 	.word	0x000aa000
    287c:	000acc00 	.word	0x000acc00
    2880:	51000100 	.word	0x51000100
    2884:	00000ae2 	.word	0x00000ae2
    2888:	00000aee 	.word	0x00000aee
    288c:	00510001 	.word	0x00510001
    2890:	00000000 	.word	0x00000000
    2894:	a0000000 	.word	0xa0000000
    2898:	a800000a 	.word	0xa800000a
    289c:	0100000a 	.word	0x0100000a
    28a0:	0aa85200 	.word	0x0aa85200
    28a4:	0b080000 	.word	0x0b080000
    28a8:	00010000 	.word	0x00010000
    28ac:	0000005c 	.word	0x0000005c
    28b0:	00000000 	.word	0x00000000
    28b4:	000b5c00 	.word	0x000b5c00
    28b8:	000b6e00 	.word	0x000b6e00
    28bc:	51000100 	.word	0x51000100
	...
    28c8:	00000b74 	.word	0x00000b74
    28cc:	00000b86 	.word	0x00000b86
    28d0:	00510001 	.word	0x00510001
    28d4:	00000000 	.word	0x00000000
    28d8:	8c000000 	.word	0x8c000000
    28dc:	9e00000b 	.word	0x9e00000b
    28e0:	0100000b 	.word	0x0100000b
    28e4:	00005100 	.word	0x00005100
    28e8:	00000000 	.word	0x00000000
    28ec:	0ba40000 	.word	0x0ba40000
    28f0:	0bb60000 	.word	0x0bb60000
    28f4:	00010000 	.word	0x00010000
    28f8:	00000051 	.word	0x00000051
    28fc:	00000000 	.word	0x00000000
    2900:	000bd800 	.word	0x000bd800
    2904:	000bea00 	.word	0x000bea00
    2908:	51000100 	.word	0x51000100
	...
    2914:	00000c0c 	.word	0x00000c0c
    2918:	00000c1e 	.word	0x00000c1e
    291c:	00510001 	.word	0x00510001
    2920:	00000000 	.word	0x00000000
    2924:	40000000 	.word	0x40000000
    2928:	4c00000c 	.word	0x4c00000c
    292c:	0100000c 	.word	0x0100000c
    2930:	00005100 	.word	0x00005100
    2934:	00000000 	.word	0x00000000
    2938:	0c500000 	.word	0x0c500000
    293c:	0c520000 	.word	0x0c520000
    2940:	00010000 	.word	0x00010000
    2944:	00000050 	.word	0x00000050
    2948:	00000000 	.word	0x00000000
    294c:	000c5800 	.word	0x000c5800
    2950:	000c5a00 	.word	0x000c5a00
    2954:	50000100 	.word	0x50000100
	...
    2960:	00000c60 	.word	0x00000c60
    2964:	00000c62 	.word	0x00000c62
    2968:	00500001 	.word	0x00500001
    296c:	00000000 	.word	0x00000000
    2970:	68000000 	.word	0x68000000
    2974:	6c00000c 	.word	0x6c00000c
    2978:	0100000c 	.word	0x0100000c
    297c:	00005000 	.word	0x00005000
    2980:	00000000 	.word	0x00000000
    2984:	0c700000 	.word	0x0c700000
    2988:	0c720000 	.word	0x0c720000
    298c:	00010000 	.word	0x00010000
    2990:	00000050 	.word	0x00000050
    2994:	00000000 	.word	0x00000000
    2998:	000c7800 	.word	0x000c7800
    299c:	000c7a00 	.word	0x000c7a00
    29a0:	50000100 	.word	0x50000100
	...
    29ac:	00000c80 	.word	0x00000c80
    29b0:	00000c8a 	.word	0x00000c8a
    29b4:	00500001 	.word	0x00500001
    29b8:	00000000 	.word	0x00000000
    29bc:	8c000000 	.word	0x8c000000
    29c0:	9000000c 	.word	0x9000000c
    29c4:	0100000c 	.word	0x0100000c
    29c8:	00005100 	.word	0x00005100
    29cc:	00000000 	.word	0x00000000
    29d0:	0c980000 	.word	0x0c980000
    29d4:	0ca40000 	.word	0x0ca40000
    29d8:	00010000 	.word	0x00010000
    29dc:	00000050 	.word	0x00000050
    29e0:	00000000 	.word	0x00000000
    29e4:	000cb000 	.word	0x000cb000
    29e8:	000cb400 	.word	0x000cb400
    29ec:	51000100 	.word	0x51000100
	...
    29f8:	00000cbc 	.word	0x00000cbc
    29fc:	00000cbe 	.word	0x00000cbe
    2a00:	be5d0001 	.word	0xbe5d0001
    2a04:	c200000c 	.word	0xc200000c
    2a08:	0200000c 	.word	0x0200000c
    2a0c:	c2047d00 	.word	0xc2047d00
    2a10:	8800000c 	.word	0x8800000c
    2a14:	0200000d 	.word	0x0200000d
    2a18:	00107d00 	.word	0x00107d00
    2a1c:	00000000 	.word	0x00000000
    2a20:	bc000000 	.word	0xbc000000
    2a24:	c400000c 	.word	0xc400000c
    2a28:	0100000c 	.word	0x0100000c
    2a2c:	0cc65000 	.word	0x0cc65000
    2a30:	0d880000 	.word	0x0d880000
    2a34:	00020000 	.word	0x00020000
    2a38:	0000047d 	.word	0x0000047d
    2a3c:	00000000 	.word	0x00000000
    2a40:	00200000 	.word	0x00200000
    2a44:	00320000 	.word	0x00320000
    2a48:	00010000 	.word	0x00010000
    2a4c:	00000051 	.word	0x00000051
    2a50:	00000000 	.word	0x00000000
    2a54:	00007400 	.word	0x00007400
    2a58:	00008200 	.word	0x00008200
    2a5c:	5d000100 	.word	0x5d000100
    2a60:	00000082 	.word	0x00000082
    2a64:	000000b2 	.word	0x000000b2
    2a68:	087d0002 	.word	0x087d0002
	...
    2a74:	00000074 	.word	0x00000074
    2a78:	0000008c 	.word	0x0000008c
    2a7c:	00500001 	.word	0x00500001
    2a80:	00000000 	.word	0x00000000
    2a84:	74000000 	.word	0x74000000
    2a88:	76000000 	.word	0x76000000
    2a8c:	01000000 	.word	0x01000000
    2a90:	00765100 	.word	0x00765100
    2a94:	00800000 	.word	0x00800000
    2a98:	00010000 	.word	0x00010000
    2a9c:	00000053 	.word	0x00000053
    2aa0:	00000000 	.word	0x00000000
    2aa4:	00009000 	.word	0x00009000
    2aa8:	00009200 	.word	0x00009200
    2aac:	50000100 	.word	0x50000100
    2ab0:	0000009a 	.word	0x0000009a
    2ab4:	0000009c 	.word	0x0000009c
    2ab8:	9e500001 	.word	0x9e500001
    2abc:	b2000000 	.word	0xb2000000
    2ac0:	01000000 	.word	0x01000000
    2ac4:	00005000 	.word	0x00005000
    2ac8:	00000000 	.word	0x00000000
    2acc:	00e40000 	.word	0x00e40000
    2ad0:	00f60000 	.word	0x00f60000
    2ad4:	00010000 	.word	0x00010000
    2ad8:	00000051 	.word	0x00000051
    2adc:	00000000 	.word	0x00000000
    2ae0:	00011800 	.word	0x00011800
    2ae4:	00012a00 	.word	0x00012a00
    2ae8:	51000100 	.word	0x51000100
	...
    2af4:	0000014c 	.word	0x0000014c
    2af8:	0000014e 	.word	0x0000014e
    2afc:	00510001 	.word	0x00510001
    2b00:	00000000 	.word	0x00000000
    2b04:	54000000 	.word	0x54000000
    2b08:	56000001 	.word	0x56000001
    2b0c:	01000001 	.word	0x01000001
    2b10:	00005000 	.word	0x00005000
    2b14:	00000000 	.word	0x00000000
    2b18:	01e40000 	.word	0x01e40000
    2b1c:	01f60000 	.word	0x01f60000
    2b20:	00010000 	.word	0x00010000
    2b24:	00000051 	.word	0x00000051
    2b28:	00000000 	.word	0x00000000
    2b2c:	00021800 	.word	0x00021800
    2b30:	00022200 	.word	0x00022200
    2b34:	50000100 	.word	0x50000100
	...
    2b40:	00000224 	.word	0x00000224
    2b44:	00000228 	.word	0x00000228
    2b48:	00510001 	.word	0x00510001
    2b4c:	00000000 	.word	0x00000000
    2b50:	30000000 	.word	0x30000000
    2b54:	6c000002 	.word	0x6c000002
    2b58:	01000002 	.word	0x01000002
    2b5c:	00005000 	.word	0x00005000
    2b60:	00000000 	.word	0x00000000
    2b64:	02300000 	.word	0x02300000
    2b68:	02320000 	.word	0x02320000
    2b6c:	00010000 	.word	0x00010000
    2b70:	00023251 	.word	0x00023251
    2b74:	00023c00 	.word	0x00023c00
    2b78:	53000100 	.word	0x53000100
    2b7c:	0000023c 	.word	0x0000023c
    2b80:	0000027a 	.word	0x0000027a
    2b84:	00510001 	.word	0x00510001
    2b88:	00000000 	.word	0x00000000
    2b8c:	40000000 	.word	0x40000000
    2b90:	5a000002 	.word	0x5a000002
    2b94:	01000002 	.word	0x01000002
    2b98:	025a5200 	.word	0x025a5200
    2b9c:	027a0000 	.word	0x027a0000
    2ba0:	00010000 	.word	0x00010000
    2ba4:	0000005c 	.word	0x0000005c
    2ba8:	00000000 	.word	0x00000000
    2bac:	00023600 	.word	0x00023600
    2bb0:	00025a00 	.word	0x00025a00
    2bb4:	5c000100 	.word	0x5c000100
	...
    2bc0:	0000027c 	.word	0x0000027c
    2bc4:	0000027e 	.word	0x0000027e
    2bc8:	00510001 	.word	0x00510001
    2bcc:	00000000 	.word	0x00000000
    2bd0:	8c000000 	.word	0x8c000000
    2bd4:	a0000002 	.word	0xa0000002
    2bd8:	01000002 	.word	0x01000002
    2bdc:	02a05d00 	.word	0x02a05d00
    2be0:	02cc0000 	.word	0x02cc0000
    2be4:	00020000 	.word	0x00020000
    2be8:	02cc107d 	.word	0x02cc107d
    2bec:	03280000 	.word	0x03280000
    2bf0:	00020000 	.word	0x00020000
    2bf4:	0000307d 	.word	0x0000307d
    2bf8:	00000000 	.word	0x00000000
    2bfc:	028c0000 	.word	0x028c0000
    2c00:	028e0000 	.word	0x028e0000
    2c04:	00010000 	.word	0x00010000
    2c08:	0002d450 	.word	0x0002d450
    2c0c:	00032800 	.word	0x00032800
    2c10:	7d000200 	.word	0x7d000200
    2c14:	00000004 	.word	0x00000004
    2c18:	00000000 	.word	0x00000000
    2c1c:	00028c00 	.word	0x00028c00
    2c20:	0002a600 	.word	0x0002a600
    2c24:	51000100 	.word	0x51000100
    2c28:	000002a6 	.word	0x000002a6
    2c2c:	00000328 	.word	0x00000328
    2c30:	00560001 	.word	0x00560001
    2c34:	00000000 	.word	0x00000000
    2c38:	94000000 	.word	0x94000000
    2c3c:	9a000002 	.word	0x9a000002
    2c40:	01000002 	.word	0x01000002
    2c44:	02aa5300 	.word	0x02aa5300
    2c48:	02c20000 	.word	0x02c20000
    2c4c:	00010000 	.word	0x00010000
    2c50:	0002c652 	.word	0x0002c652
    2c54:	0002ce00 	.word	0x0002ce00
    2c58:	53000100 	.word	0x53000100
	...
    2c64:	000002e6 	.word	0x000002e6
    2c68:	000002ee 	.word	0x000002ee
    2c6c:	00530001 	.word	0x00530001
    2c70:	00000000 	.word	0x00000000
    2c74:	28000000 	.word	0x28000000
    2c78:	2a000003 	.word	0x2a000003
    2c7c:	01000003 	.word	0x01000003
    2c80:	032a5d00 	.word	0x032a5d00
    2c84:	032e0000 	.word	0x032e0000
    2c88:	00020000 	.word	0x00020000
    2c8c:	032e047d 	.word	0x032e047d
    2c90:	03bc0000 	.word	0x03bc0000
    2c94:	00020000 	.word	0x00020000
    2c98:	0000107d 	.word	0x0000107d
    2c9c:	00000000 	.word	0x00000000
    2ca0:	03280000 	.word	0x03280000
    2ca4:	03300000 	.word	0x03300000
    2ca8:	00010000 	.word	0x00010000
    2cac:	00033250 	.word	0x00033250
    2cb0:	0003bc00 	.word	0x0003bc00
    2cb4:	7d000200 	.word	0x7d000200
    2cb8:	00000004 	.word	0x00000004
	...
    2cc4:	00000a00 	.word	0x00000a00
    2cc8:	5d000100 	.word	0x5d000100
    2ccc:	0000000a 	.word	0x0000000a
    2cd0:	00000054 	.word	0x00000054
    2cd4:	087d0002 	.word	0x087d0002
	...
    2ce0:	00000026 	.word	0x00000026
    2ce4:	00000038 	.word	0x00000038
    2ce8:	00530001 	.word	0x00530001
	...
    2cf4:	04000000 	.word	0x04000000
    2cf8:	01000000 	.word	0x01000000
    2cfc:	00045d00 	.word	0x00045d00
    2d00:	00100000 	.word	0x00100000
    2d04:	00020000 	.word	0x00020000
    2d08:	0010047d 	.word	0x0010047d
    2d0c:	00280000 	.word	0x00280000
    2d10:	00020000 	.word	0x00020000
    2d14:	0000087d 	.word	0x0000087d
	...
    2d20:	000c0000 	.word	0x000c0000
    2d24:	00010000 	.word	0x00010000
    2d28:	00000c50 	.word	0x00000c50
    2d2c:	00001c00 	.word	0x00001c00
    2d30:	51000100 	.word	0x51000100
	...
    2d40:	0000000c 	.word	0x0000000c
    2d44:	0c500001 	.word	0x0c500001
    2d48:	30000000 	.word	0x30000000
    2d4c:	01000000 	.word	0x01000000
    2d50:	00005400 	.word	0x00005400
	...
    2d5c:	00040000 	.word	0x00040000
    2d60:	00010000 	.word	0x00010000
    2d64:	0000045d 	.word	0x0000045d
    2d68:	00004800 	.word	0x00004800
    2d6c:	7d000200 	.word	0x7d000200
    2d70:	00000010 	.word	0x00000010
    2d74:	00000000 	.word	0x00000000
    2d78:	00004800 	.word	0x00004800
    2d7c:	00004c00 	.word	0x00004c00
    2d80:	5d000100 	.word	0x5d000100
    2d84:	0000004c 	.word	0x0000004c
    2d88:	000000c8 	.word	0x000000c8
    2d8c:	107d0002 	.word	0x107d0002
	...
    2d9c:	00000008 	.word	0x00000008
    2da0:	085d0001 	.word	0x085d0001
    2da4:	d0000000 	.word	0xd0000000
    2da8:	02000000 	.word	0x02000000
    2dac:	00087d00 	.word	0x00087d00
	...
    2db8:	18000000 	.word	0x18000000
    2dbc:	01000000 	.word	0x01000000
    2dc0:	00185000 	.word	0x00185000
    2dc4:	00200000 	.word	0x00200000
    2dc8:	00010000 	.word	0x00010000
    2dcc:	00002054 	.word	0x00002054
    2dd0:	00003800 	.word	0x00003800
    2dd4:	50000100 	.word	0x50000100
    2dd8:	00000038 	.word	0x00000038
    2ddc:	000000d0 	.word	0x000000d0
    2de0:	00540001 	.word	0x00540001
	...
    2dec:	2c000000 	.word	0x2c000000
    2df0:	01000000 	.word	0x01000000
    2df4:	00a45100 	.word	0x00a45100
    2df8:	00b00000 	.word	0x00b00000
    2dfc:	00010000 	.word	0x00010000
    2e00:	0000c451 	.word	0x0000c451
    2e04:	0000d000 	.word	0x0000d000
    2e08:	51000100 	.word	0x51000100
	...
    2e18:	00000038 	.word	0x00000038
    2e1c:	38520001 	.word	0x38520001
    2e20:	60000000 	.word	0x60000000
    2e24:	01000000 	.word	0x01000000
    2e28:	00605c00 	.word	0x00605c00
    2e2c:	00900000 	.word	0x00900000
    2e30:	00010000 	.word	0x00010000
    2e34:	0000a052 	.word	0x0000a052
    2e38:	0000d000 	.word	0x0000d000
    2e3c:	52000100 	.word	0x52000100
	...
    2e48:	0000000c 	.word	0x0000000c
    2e4c:	00000030 	.word	0x00000030
    2e50:	a45c0001 	.word	0xa45c0001
    2e54:	d0000000 	.word	0xd0000000
    2e58:	01000000 	.word	0x01000000
    2e5c:	00005c00 	.word	0x00005c00
    2e60:	00000000 	.word	0x00000000
    2e64:	00280000 	.word	0x00280000
    2e68:	002c0000 	.word	0x002c0000
    2e6c:	00010000 	.word	0x00010000
    2e70:	00002c53 	.word	0x00002c53
    2e74:	0000b000 	.word	0x0000b000
    2e78:	51000100 	.word	0x51000100
    2e7c:	000000c4 	.word	0x000000c4
    2e80:	000000d0 	.word	0x000000d0
    2e84:	00510001 	.word	0x00510001
    2e88:	00000000 	.word	0x00000000
    2e8c:	34000000 	.word	0x34000000
    2e90:	5c000000 	.word	0x5c000000
    2e94:	01000000 	.word	0x01000000
    2e98:	00705300 	.word	0x00705300
    2e9c:	00740000 	.word	0x00740000
    2ea0:	00010000 	.word	0x00010000
    2ea4:	00007450 	.word	0x00007450
    2ea8:	00008400 	.word	0x00008400
    2eac:	53000100 	.word	0x53000100
    2eb0:	00000084 	.word	0x00000084
    2eb4:	000000c8 	.word	0x000000c8
    2eb8:	00500001 	.word	0x00500001
	...
    2ec4:	08000000 	.word	0x08000000
    2ec8:	01000000 	.word	0x01000000
    2ecc:	00085d00 	.word	0x00085d00
    2ed0:	009c0000 	.word	0x009c0000
    2ed4:	00020000 	.word	0x00020000
    2ed8:	0000147d 	.word	0x0000147d
	...
    2ee4:	00200000 	.word	0x00200000
    2ee8:	00010000 	.word	0x00010000
    2eec:	00002050 	.word	0x00002050
    2ef0:	00009c00 	.word	0x00009c00
    2ef4:	55000100 	.word	0x55000100
	...
    2f04:	0000003c 	.word	0x0000003c
    2f08:	3c510001 	.word	0x3c510001
    2f0c:	9c000000 	.word	0x9c000000
    2f10:	01000000 	.word	0x01000000
    2f14:	00005800 	.word	0x00005800
	...
    2f20:	003c0000 	.word	0x003c0000
    2f24:	00010000 	.word	0x00010000
    2f28:	00003c52 	.word	0x00003c52
    2f2c:	00009c00 	.word	0x00009c00
    2f30:	56000100 	.word	0x56000100
	...
    2f40:	0000003c 	.word	0x0000003c
    2f44:	3c530001 	.word	0x3c530001
    2f48:	9c000000 	.word	0x9c000000
    2f4c:	01000000 	.word	0x01000000
    2f50:	00005700 	.word	0x00005700
	...
    2f5c:	00040000 	.word	0x00040000
    2f60:	00010000 	.word	0x00010000
    2f64:	0000045d 	.word	0x0000045d
    2f68:	00001000 	.word	0x00001000
    2f6c:	7d000200 	.word	0x7d000200
    2f70:	00001024 	.word	0x00001024
    2f74:	00010c00 	.word	0x00010c00
    2f78:	7d000200 	.word	0x7d000200
    2f7c:	00000030 	.word	0x00000030
	...
    2f88:	00002400 	.word	0x00002400
    2f8c:	50000100 	.word	0x50000100
    2f90:	00000024 	.word	0x00000024
    2f94:	000000c0 	.word	0x000000c0
    2f98:	047d0002 	.word	0x047d0002
    2f9c:	000000c0 	.word	0x000000c0
    2fa0:	000000d4 	.word	0x000000d4
    2fa4:	70910002 	.word	0x70910002
    2fa8:	000000d4 	.word	0x000000d4
    2fac:	000000e8 	.word	0x000000e8
    2fb0:	047d0002 	.word	0x047d0002
    2fb4:	000000e8 	.word	0x000000e8
    2fb8:	000000f4 	.word	0x000000f4
    2fbc:	70910002 	.word	0x70910002
    2fc0:	000000f4 	.word	0x000000f4
    2fc4:	0000010c 	.word	0x0000010c
    2fc8:	047d0002 	.word	0x047d0002
	...
    2fd8:	00000024 	.word	0x00000024
    2fdc:	24510001 	.word	0x24510001
    2fe0:	0c000000 	.word	0x0c000000
    2fe4:	01000001 	.word	0x01000001
    2fe8:	00005700 	.word	0x00005700
    2fec:	00000000 	.word	0x00000000
    2ff0:	00440000 	.word	0x00440000
    2ff4:	00c00000 	.word	0x00c00000
    2ff8:	00010000 	.word	0x00010000
    2ffc:	0000d45c 	.word	0x0000d45c
    3000:	0000dc00 	.word	0x0000dc00
    3004:	5c000100 	.word	0x5c000100
    3008:	000000f8 	.word	0x000000f8
    300c:	00000104 	.word	0x00000104
    3010:	005c0001 	.word	0x005c0001
    3014:	00000000 	.word	0x00000000
    3018:	Address 0x00003018 is out of bounds.


Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003041 	andeq	r3, r0, r1, asr #32
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000026 	andeq	r0, r0, r6, lsr #32
  10:	524f4305 	subpl	r4, pc, #335544320	; 0x14000000
  14:	2d584554 	cfldr64cs	mvdx4, [r8, #-336]
  18:	0600334d 	streq	r3, [r0], -sp, asr #6
  1c:	084d070a 	stmdaeq	sp, {r1, r3, r8, r9, sl}^
  20:	12020901 	andne	r0, r2, #16384	; 0x4000
  24:	15011404 	strne	r1, [r1, #-1028]
  28:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  2c:	1a011901 	bne	46438 <__Stack_Size+0x46038>
  30:	Address 0x00000030 is out of bounds.


Disassembly of section .debug_ranges:

00000000 <.debug_ranges>:
   0:	ffffffff 	undefined instruction 0xffffffff
	...
  20:	0000011e 	andeq	r0, r0, lr, lsl r1
  24:	00000120 	andeq	r0, r0, r0, lsr #2
  28:	00000126 	andeq	r0, r0, r6, lsr #2
  2c:	0000014a 	andeq	r0, r0, sl, asr #2
  30:	00000122 	andeq	r0, r0, r2, lsr #2
  34:	00000124 	andeq	r0, r0, r4, lsr #2
	...
  40:	0000011e 	andeq	r0, r0, lr, lsl r1
  44:	00000120 	andeq	r0, r0, r0, lsr #2
  48:	00000130 	andeq	r0, r0, r0, lsr r1
  4c:	0000014a 	andeq	r0, r0, sl, asr #2
  50:	00000122 	andeq	r0, r0, r2, lsr #2
  54:	00000124 	andeq	r0, r0, r4, lsr #2
	...
  60:	0000014a 	andeq	r0, r0, sl, asr #2
  64:	0000015e 	andeq	r0, r0, lr, asr r1
  68:	00000188 	andeq	r0, r0, r8, lsl #3
  6c:	0000018e 	andeq	r0, r0, lr, lsl #3
	...
  78:	0000014a 	andeq	r0, r0, sl, asr #2
  7c:	0000015e 	andeq	r0, r0, lr, asr r1
  80:	00000188 	andeq	r0, r0, r8, lsl #3
  84:	0000018e 	andeq	r0, r0, lr, lsl #3
	...
  90:	0000015e 	andeq	r0, r0, lr, asr r1
  94:	00000182 	andeq	r0, r0, r2, lsl #3
  98:	00000186 	andeq	r0, r0, r6, lsl #3
  9c:	00000188 	andeq	r0, r0, r8, lsl #3
	...
  a8:	0000015e 	andeq	r0, r0, lr, asr r1
  ac:	00000160 	andeq	r0, r0, r0, ror #2
  b0:	00000186 	andeq	r0, r0, r6, lsl #3
  b4:	00000188 	andeq	r0, r0, r8, lsl #3
  b8:	0000016a 	andeq	r0, r0, sl, ror #2
  bc:	00000182 	andeq	r0, r0, r2, lsl #3
	...
  c8:	00000078 	andeq	r0, r0, r8, ror r0
  cc:	0000007a 	andeq	r0, r0, sl, ror r0
  d0:	0000007c 	andeq	r0, r0, ip, ror r0
  d4:	0000007e 	andeq	r0, r0, lr, ror r0
	...
  e0:	00000078 	andeq	r0, r0, r8, ror r0
  e4:	0000007a 	andeq	r0, r0, sl, ror r0
  e8:	0000007c 	andeq	r0, r0, ip, ror r0
  ec:	0000007e 	andeq	r0, r0, lr, ror r0
	...
  f8:	0000030e 	andeq	r0, r0, lr, lsl #6
  fc:	00000310 	andeq	r0, r0, r0, lsl r3
 100:	00000320 	andeq	r0, r0, r0, lsr #6
 104:	0000034a 	andeq	r0, r0, sl, asr #6
 108:	00000312 	andeq	r0, r0, r2, lsl r3
 10c:	0000031a 	andeq	r0, r0, sl, lsl r3
	...
 118:	0000030e 	andeq	r0, r0, lr, lsl #6
 11c:	00000310 	andeq	r0, r0, r0, lsl r3
 120:	00000320 	andeq	r0, r0, r0, lsr #6
 124:	0000034a 	andeq	r0, r0, sl, asr #6
 128:	00000312 	andeq	r0, r0, r2, lsl r3
 12c:	0000031a 	andeq	r0, r0, sl, lsl r3
	...
 138:	0000034a 	andeq	r0, r0, sl, asr #6
 13c:	0000034c 	andeq	r0, r0, ip, asr #6
 140:	0000034e 	andeq	r0, r0, lr, asr #6
 144:	00000360 	andeq	r0, r0, r0, ror #6
	...
 150:	00000364 	andeq	r0, r0, r4, ror #6
 154:	00000366 	andeq	r0, r0, r6, ror #6
 158:	00000376 	andeq	r0, r0, r6, ror r3
 15c:	000003a6 	andeq	r0, r0, r6, lsr #7
 160:	0000036a 	andeq	r0, r0, sl, ror #6
 164:	00000372 	andeq	r0, r0, r2, ror r3
	...
 170:	00000364 	andeq	r0, r0, r4, ror #6
 174:	00000366 	andeq	r0, r0, r6, ror #6
 178:	00000376 	andeq	r0, r0, r6, ror r3
 17c:	000003a6 	andeq	r0, r0, r6, lsr #7
 180:	0000036a 	andeq	r0, r0, sl, ror #6
 184:	00000372 	andeq	r0, r0, r2, ror r3
	...
 190:	000003a6 	andeq	r0, r0, r6, lsr #7
 194:	000003a8 	andeq	r0, r0, r8, lsr #7
 198:	000003aa 	andeq	r0, r0, sl, lsr #7
 19c:	000003c2 	andeq	r0, r0, r2, asr #7
	...
 1a8:	00000404 	andeq	r0, r0, r4, lsl #8
 1ac:	00000406 	andeq	r0, r0, r6, lsl #8
 1b0:	00000408 	andeq	r0, r0, r8, lsl #8
 1b4:	0000041a 	andeq	r0, r0, sl, lsl r4
	...
 1c0:	00000454 	andeq	r0, r0, r4, asr r4
 1c4:	00000456 	andeq	r0, r0, r6, asr r4
 1c8:	00000458 	andeq	r0, r0, r8, asr r4
 1cc:	0000046e 	andeq	r0, r0, lr, ror #8
	...
 1d8:	000004c6 	andeq	r0, r0, r6, asr #9
 1dc:	000004c8 	andeq	r0, r0, r8, asr #9
 1e0:	000004cc 	andeq	r0, r0, ip, asr #9
 1e4:	000004de 	ldrdeq	r0, [r0], -lr
	...
 1f0:	00000566 	andeq	r0, r0, r6, ror #10
 1f4:	00000568 	andeq	r0, r0, r8, ror #10
 1f8:	0000056c 	andeq	r0, r0, ip, ror #10
 1fc:	00000582 	andeq	r0, r0, r2, lsl #11
	...
 208:	0000001c 	andeq	r0, r0, ip, lsl r0
 20c:	00000024 	andeq	r0, r0, r4, lsr #32
 210:	00000070 	andeq	r0, r0, r0, ror r0
 214:	0000010c 	andeq	r0, r0, ip, lsl #2
 218:	00000044 	andeq	r0, r0, r4, asr #32
 21c:	00000058 	andeq	r0, r0, r8, asr r0
	...
 228:	ffffffff 	undefined instruction 0xffffffff
	...
