INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82106/Desktop/2021/Fall_Semester/CD/LAB/Lab05/Lab05_Multi_Cycle_CPU/Lab05_Multi_Cycle_CPU.srcs/sources_1/imports/Lab05/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82106/Desktop/2021/Fall_Semester/CD/LAB/Lab05/Lab05_Multi_Cycle_CPU/Lab05_Multi_Cycle_CPU.srcs/sources_1/imports/Lab05/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82106/Desktop/2021/Fall_Semester/CD/LAB/Lab05/Lab05_Multi_Cycle_CPU/Lab05_Multi_Cycle_CPU.srcs/sources_1/imports/Lab05/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82106/Desktop/2021/Fall_Semester/CD/LAB/Lab05/Lab05_Multi_Cycle_CPU/Lab05_Multi_Cycle_CPU.srcs/sources_1/imports/Lab05/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82106/Desktop/2021/Fall_Semester/CD/LAB/Lab05/Lab05_Multi_Cycle_CPU/Lab05_Multi_Cycle_CPU.srcs/sources_1/imports/Lab05/Rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CtrlRom
INFO: [VRFC 10-311] analyzing module ALUCtrlRom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82106/Desktop/2021/Fall_Semester/CD/LAB/Lab05/Lab05_Multi_Cycle_CPU/Lab05_Multi_Cycle_CPU.srcs/sources_1/imports/Lab05/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82106/Desktop/2021/Fall_Semester/CD/LAB/Lab05/Lab05_Multi_Cycle_CPU/Lab05_Multi_Cycle_CPU.srcs/sources_1/imports/Lab05/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
WARNING: [VRFC 10-3676] redeclaration of ansi port 'data' is not allowed [C:/Users/82106/Desktop/2021/Fall_Semester/CD/LAB/Lab05/Lab05_Multi_Cycle_CPU/Lab05_Multi_Cycle_CPU.srcs/sources_1/imports/Lab05/memory.v:11]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'inputReady' is not allowed [C:/Users/82106/Desktop/2021/Fall_Semester/CD/LAB/Lab05/Lab05_Multi_Cycle_CPU/Lab05_Multi_Cycle_CPU.srcs/sources_1/imports/Lab05/memory.v:13]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82106/Desktop/2021/Fall_Semester/CD/LAB/Lab05/Lab05_Multi_Cycle_CPU/Lab05_Multi_Cycle_CPU.srcs/sim_1/imports/Lab05/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
