# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do UART_Arduino_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/linco/OneDrive/Desktop/S2Y3/MTRX3700/Major\ Project {C:/Users/linco/OneDrive/Desktop/S2Y3/MTRX3700/Major Project/uart_tx.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:35:55 on Oct 27,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/linco/OneDrive/Desktop/S2Y3/MTRX3700/Major Project" C:/Users/linco/OneDrive/Desktop/S2Y3/MTRX3700/Major Project/uart_tx.sv 
# -- Compiling module uart_tx
# 
# Top level modules:
# 	uart_tx
# End time: 12:35:55 on Oct 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/linco/OneDrive/Desktop/S2Y3/MTRX3700/Major\ Project {C:/Users/linco/OneDrive/Desktop/S2Y3/MTRX3700/Major Project/uart_rx.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:35:55 on Oct 27,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/linco/OneDrive/Desktop/S2Y3/MTRX3700/Major Project" C:/Users/linco/OneDrive/Desktop/S2Y3/MTRX3700/Major Project/uart_rx.sv 
# -- Compiling module uart_rx
# 
# Top level modules:
# 	uart_rx
# End time: 12:35:55 on Oct 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/linco/OneDrive/Desktop/S2Y3/MTRX3700/Major\ Project {C:/Users/linco/OneDrive/Desktop/S2Y3/MTRX3700/Major Project/top_level.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:35:55 on Oct 27,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/linco/OneDrive/Desktop/S2Y3/MTRX3700/Major Project" C:/Users/linco/OneDrive/Desktop/S2Y3/MTRX3700/Major Project/top_level.sv 
# -- Compiling module top_level
# 
# Top level modules:
# 	top_level
# End time: 12:35:55 on Oct 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/linco/OneDrive/Desktop/S2Y3/MTRX3700/Major\ Project {C:/Users/linco/OneDrive/Desktop/S2Y3/MTRX3700/Major Project/uart_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:35:55 on Oct 27,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/linco/OneDrive/Desktop/S2Y3/MTRX3700/Major Project" C:/Users/linco/OneDrive/Desktop/S2Y3/MTRX3700/Major Project/uart_tb.sv 
# -- Compiling module uart_tb
# 
# Top level modules:
# 	uart_tb
# End time: 12:35:55 on Oct 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  uart_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" uart_tb 
# Start time: 12:35:56 on Oct 27,2023
# Loading sv_std.std
# Loading work.uart_tb
# Loading work.uart_tx
# Loading work.uart_rx
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Sending data 01010101 on the TX pin via uart_tx.
# Received data 01010101 on the RX pin via uart_rx.
# ** Note: $stop    : C:/Users/linco/OneDrive/Desktop/S2Y3/MTRX3700/Major Project/uart_tb.sv(40)
#    Time: 1197950 ns  Iteration: 0  Instance: /uart_tb
# Break in Module uart_tb at C:/Users/linco/OneDrive/Desktop/S2Y3/MTRX3700/Major Project/uart_tb.sv line 40
# End time: 12:19:15 on Oct 28,2023, Elapsed time: 23:43:19
# Errors: 0, Warnings: 0
