<stg><name>myproject</name>


<trans_list>

<trans id="107" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="108" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="109" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="110" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="111" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="112" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="113" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="114" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="115" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="116" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="117" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="118" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="119" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="120" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="121" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="122" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="123" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="124" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="125" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="126" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="127" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="128" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="129" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %input_2_V_read = call i64 @_ssdm_op_Read.ap_vld.i64P(i64* %input_2_V)

]]></Node>
<StgValue><ssdm name="input_2_V_read"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="256" op_0_bw="256" op_1_bw="64">
<![CDATA[
:7  %call_ret = call fastcc { i32, i32, i32, i32, i32, i32, i32, i32 } @"dense_latency<ap_fixed,ap_fixed<32,18,5,3,0>,config2>.0.0.0.0.0.0.0.0.0"(i64 %input_2_V_read)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="27" st_id="2" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="256" op_0_bw="256" op_1_bw="64">
<![CDATA[
:7  %call_ret = call fastcc { i32, i32, i32, i32, i32, i32, i32, i32 } @"dense_latency<ap_fixed,ap_fixed<32,18,5,3,0>,config2>.0.0.0.0.0.0.0.0.0"(i64 %input_2_V_read)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="28" st_id="3" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="256" op_0_bw="256" op_1_bw="64">
<![CDATA[
:7  %call_ret = call fastcc { i32, i32, i32, i32, i32, i32, i32, i32 } @"dense_latency<ap_fixed,ap_fixed<32,18,5,3,0>,config2>.0.0.0.0.0.0.0.0.0"(i64 %input_2_V_read)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="29" st_id="4" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="256" op_0_bw="256" op_1_bw="64">
<![CDATA[
:7  %call_ret = call fastcc { i32, i32, i32, i32, i32, i32, i32, i32 } @"dense_latency<ap_fixed,ap_fixed<32,18,5,3,0>,config2>.0.0.0.0.0.0.0.0.0"(i64 %input_2_V_read)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="30" st_id="5" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="256" op_0_bw="256" op_1_bw="64">
<![CDATA[
:7  %call_ret = call fastcc { i32, i32, i32, i32, i32, i32, i32, i32 } @"dense_latency<ap_fixed,ap_fixed<32,18,5,3,0>,config2>.0.0.0.0.0.0.0.0.0"(i64 %input_2_V_read)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="31" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="256">
<![CDATA[
:8  %layer2_out_0_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 0

]]></Node>
<StgValue><ssdm name="layer2_out_0_V"/></StgValue>
</operation>

<operation id="32" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="256">
<![CDATA[
:9  %layer2_out_1_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 1

]]></Node>
<StgValue><ssdm name="layer2_out_1_V"/></StgValue>
</operation>

<operation id="33" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="256">
<![CDATA[
:10  %layer2_out_2_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 2

]]></Node>
<StgValue><ssdm name="layer2_out_2_V"/></StgValue>
</operation>

<operation id="34" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="256">
<![CDATA[
:11  %layer2_out_3_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 3

]]></Node>
<StgValue><ssdm name="layer2_out_3_V"/></StgValue>
</operation>

<operation id="35" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="256">
<![CDATA[
:12  %layer2_out_4_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 4

]]></Node>
<StgValue><ssdm name="layer2_out_4_V"/></StgValue>
</operation>

<operation id="36" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="256">
<![CDATA[
:13  %layer2_out_5_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 5

]]></Node>
<StgValue><ssdm name="layer2_out_5_V"/></StgValue>
</operation>

<operation id="37" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="256">
<![CDATA[
:14  %layer2_out_6_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 6

]]></Node>
<StgValue><ssdm name="layer2_out_6_V"/></StgValue>
</operation>

<operation id="38" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="256">
<![CDATA[
:15  %layer2_out_7_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 7

]]></Node>
<StgValue><ssdm name="layer2_out_7_V"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="39" st_id="6" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="256" op_0_bw="256" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
:16  %call_ret1 = call fastcc { i32, i32, i32, i32, i32, i32, i32, i32 } @"relu<ap_fixed<32, 18, 5, 3, 0>, ap_fixed<32, 18, 5, 3, 0>, relu_config3>"(i32 %layer2_out_0_V, i32 %layer2_out_1_V, i32 %layer2_out_2_V, i32 %layer2_out_3_V, i32 %layer2_out_4_V, i32 %layer2_out_5_V, i32 %layer2_out_6_V, i32 %layer2_out_7_V)

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>

<operation id="40" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="256">
<![CDATA[
:17  %layer3_out_0_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret1, 0

]]></Node>
<StgValue><ssdm name="layer3_out_0_V"/></StgValue>
</operation>

<operation id="41" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="256">
<![CDATA[
:18  %layer3_out_1_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret1, 1

]]></Node>
<StgValue><ssdm name="layer3_out_1_V"/></StgValue>
</operation>

<operation id="42" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="256">
<![CDATA[
:19  %layer3_out_2_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret1, 2

]]></Node>
<StgValue><ssdm name="layer3_out_2_V"/></StgValue>
</operation>

<operation id="43" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="256">
<![CDATA[
:20  %layer3_out_3_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret1, 3

]]></Node>
<StgValue><ssdm name="layer3_out_3_V"/></StgValue>
</operation>

<operation id="44" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="256">
<![CDATA[
:21  %layer3_out_4_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret1, 4

]]></Node>
<StgValue><ssdm name="layer3_out_4_V"/></StgValue>
</operation>

<operation id="45" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="256">
<![CDATA[
:22  %layer3_out_5_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret1, 5

]]></Node>
<StgValue><ssdm name="layer3_out_5_V"/></StgValue>
</operation>

<operation id="46" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="256">
<![CDATA[
:23  %layer3_out_6_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret1, 6

]]></Node>
<StgValue><ssdm name="layer3_out_6_V"/></StgValue>
</operation>

<operation id="47" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="256">
<![CDATA[
:24  %layer3_out_7_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret1, 7

]]></Node>
<StgValue><ssdm name="layer3_out_7_V"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="48" st_id="7" stage="7" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="128" op_0_bw="128" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
:25  %call_ret2 = call fastcc { i32, i32, i32, i32 } @"dense_latency<ap_fixed,ap_fixed<32,18,5,3,0>,config4>.0.0.0.0.0"(i32 %layer3_out_0_V, i32 %layer3_out_1_V, i32 %layer3_out_2_V, i32 %layer3_out_3_V, i32 %layer3_out_4_V, i32 %layer3_out_5_V, i32 %layer3_out_6_V, i32 %layer3_out_7_V)

]]></Node>
<StgValue><ssdm name="call_ret2"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="49" st_id="8" stage="6" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="128" op_0_bw="128" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
:25  %call_ret2 = call fastcc { i32, i32, i32, i32 } @"dense_latency<ap_fixed,ap_fixed<32,18,5,3,0>,config4>.0.0.0.0.0"(i32 %layer3_out_0_V, i32 %layer3_out_1_V, i32 %layer3_out_2_V, i32 %layer3_out_3_V, i32 %layer3_out_4_V, i32 %layer3_out_5_V, i32 %layer3_out_6_V, i32 %layer3_out_7_V)

]]></Node>
<StgValue><ssdm name="call_ret2"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="50" st_id="9" stage="5" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="128" op_0_bw="128" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
:25  %call_ret2 = call fastcc { i32, i32, i32, i32 } @"dense_latency<ap_fixed,ap_fixed<32,18,5,3,0>,config4>.0.0.0.0.0"(i32 %layer3_out_0_V, i32 %layer3_out_1_V, i32 %layer3_out_2_V, i32 %layer3_out_3_V, i32 %layer3_out_4_V, i32 %layer3_out_5_V, i32 %layer3_out_6_V, i32 %layer3_out_7_V)

]]></Node>
<StgValue><ssdm name="call_ret2"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="51" st_id="10" stage="4" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="128" op_0_bw="128" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
:25  %call_ret2 = call fastcc { i32, i32, i32, i32 } @"dense_latency<ap_fixed,ap_fixed<32,18,5,3,0>,config4>.0.0.0.0.0"(i32 %layer3_out_0_V, i32 %layer3_out_1_V, i32 %layer3_out_2_V, i32 %layer3_out_3_V, i32 %layer3_out_4_V, i32 %layer3_out_5_V, i32 %layer3_out_6_V, i32 %layer3_out_7_V)

]]></Node>
<StgValue><ssdm name="call_ret2"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="52" st_id="11" stage="3" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="128" op_0_bw="128" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
:25  %call_ret2 = call fastcc { i32, i32, i32, i32 } @"dense_latency<ap_fixed,ap_fixed<32,18,5,3,0>,config4>.0.0.0.0.0"(i32 %layer3_out_0_V, i32 %layer3_out_1_V, i32 %layer3_out_2_V, i32 %layer3_out_3_V, i32 %layer3_out_4_V, i32 %layer3_out_5_V, i32 %layer3_out_6_V, i32 %layer3_out_7_V)

]]></Node>
<StgValue><ssdm name="call_ret2"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="53" st_id="12" stage="2" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="128" op_0_bw="128" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
:25  %call_ret2 = call fastcc { i32, i32, i32, i32 } @"dense_latency<ap_fixed,ap_fixed<32,18,5,3,0>,config4>.0.0.0.0.0"(i32 %layer3_out_0_V, i32 %layer3_out_1_V, i32 %layer3_out_2_V, i32 %layer3_out_3_V, i32 %layer3_out_4_V, i32 %layer3_out_5_V, i32 %layer3_out_6_V, i32 %layer3_out_7_V)

]]></Node>
<StgValue><ssdm name="call_ret2"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="54" st_id="13" stage="1" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="128" op_0_bw="128" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
:25  %call_ret2 = call fastcc { i32, i32, i32, i32 } @"dense_latency<ap_fixed,ap_fixed<32,18,5,3,0>,config4>.0.0.0.0.0"(i32 %layer3_out_0_V, i32 %layer3_out_1_V, i32 %layer3_out_2_V, i32 %layer3_out_3_V, i32 %layer3_out_4_V, i32 %layer3_out_5_V, i32 %layer3_out_6_V, i32 %layer3_out_7_V)

]]></Node>
<StgValue><ssdm name="call_ret2"/></StgValue>
</operation>

<operation id="55" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="128">
<![CDATA[
:26  %layer4_out_0_V = extractvalue { i32, i32, i32, i32 } %call_ret2, 0

]]></Node>
<StgValue><ssdm name="layer4_out_0_V"/></StgValue>
</operation>

<operation id="56" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="128">
<![CDATA[
:27  %layer4_out_1_V = extractvalue { i32, i32, i32, i32 } %call_ret2, 1

]]></Node>
<StgValue><ssdm name="layer4_out_1_V"/></StgValue>
</operation>

<operation id="57" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="128">
<![CDATA[
:28  %layer4_out_2_V = extractvalue { i32, i32, i32, i32 } %call_ret2, 2

]]></Node>
<StgValue><ssdm name="layer4_out_2_V"/></StgValue>
</operation>

<operation id="58" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="128">
<![CDATA[
:29  %layer4_out_3_V = extractvalue { i32, i32, i32, i32 } %call_ret2, 3

]]></Node>
<StgValue><ssdm name="layer4_out_3_V"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="59" st_id="14" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="128" op_0_bw="128" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:30  %call_ret3 = call fastcc { i32, i32, i32, i32 } @"relu<ap_fixed<32, 18, 5, 3, 0>, ap_fixed<32, 18, 5, 3, 0>, relu_config5>"(i32 %layer4_out_0_V, i32 %layer4_out_1_V, i32 %layer4_out_2_V, i32 %layer4_out_3_V)

]]></Node>
<StgValue><ssdm name="call_ret3"/></StgValue>
</operation>

<operation id="60" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="128">
<![CDATA[
:31  %layer5_out_0_V = extractvalue { i32, i32, i32, i32 } %call_ret3, 0

]]></Node>
<StgValue><ssdm name="layer5_out_0_V"/></StgValue>
</operation>

<operation id="61" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="128">
<![CDATA[
:32  %layer5_out_1_V = extractvalue { i32, i32, i32, i32 } %call_ret3, 1

]]></Node>
<StgValue><ssdm name="layer5_out_1_V"/></StgValue>
</operation>

<operation id="62" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="128">
<![CDATA[
:33  %layer5_out_2_V = extractvalue { i32, i32, i32, i32 } %call_ret3, 2

]]></Node>
<StgValue><ssdm name="layer5_out_2_V"/></StgValue>
</operation>

<operation id="63" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="128">
<![CDATA[
:34  %layer5_out_3_V = extractvalue { i32, i32, i32, i32 } %call_ret3, 3

]]></Node>
<StgValue><ssdm name="layer5_out_3_V"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="64" st_id="15" stage="6" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:35  %layer6_out_0_V = call fastcc i32 @"dense_latency<ap_fixed<32, 18, 5, 3, 0>, ap_fixed<32, 18, 5, 3, 0>, config6>.0.0"(i32 %layer5_out_0_V, i32 %layer5_out_1_V, i32 %layer5_out_2_V, i32 %layer5_out_3_V)

]]></Node>
<StgValue><ssdm name="layer6_out_0_V"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="65" st_id="16" stage="5" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:35  %layer6_out_0_V = call fastcc i32 @"dense_latency<ap_fixed<32, 18, 5, 3, 0>, ap_fixed<32, 18, 5, 3, 0>, config6>.0.0"(i32 %layer5_out_0_V, i32 %layer5_out_1_V, i32 %layer5_out_2_V, i32 %layer5_out_3_V)

]]></Node>
<StgValue><ssdm name="layer6_out_0_V"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="66" st_id="17" stage="4" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:35  %layer6_out_0_V = call fastcc i32 @"dense_latency<ap_fixed<32, 18, 5, 3, 0>, ap_fixed<32, 18, 5, 3, 0>, config6>.0.0"(i32 %layer5_out_0_V, i32 %layer5_out_1_V, i32 %layer5_out_2_V, i32 %layer5_out_3_V)

]]></Node>
<StgValue><ssdm name="layer6_out_0_V"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="67" st_id="18" stage="3" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:35  %layer6_out_0_V = call fastcc i32 @"dense_latency<ap_fixed<32, 18, 5, 3, 0>, ap_fixed<32, 18, 5, 3, 0>, config6>.0.0"(i32 %layer5_out_0_V, i32 %layer5_out_1_V, i32 %layer5_out_2_V, i32 %layer5_out_3_V)

]]></Node>
<StgValue><ssdm name="layer6_out_0_V"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="68" st_id="19" stage="2" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:35  %layer6_out_0_V = call fastcc i32 @"dense_latency<ap_fixed<32, 18, 5, 3, 0>, ap_fixed<32, 18, 5, 3, 0>, config6>.0.0"(i32 %layer5_out_0_V, i32 %layer5_out_1_V, i32 %layer5_out_2_V, i32 %layer5_out_3_V)

]]></Node>
<StgValue><ssdm name="layer6_out_0_V"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="69" st_id="20" stage="1" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:35  %layer6_out_0_V = call fastcc i32 @"dense_latency<ap_fixed<32, 18, 5, 3, 0>, ap_fixed<32, 18, 5, 3, 0>, config6>.0.0"(i32 %layer5_out_0_V, i32 %layer5_out_1_V, i32 %layer5_out_2_V, i32 %layer5_out_3_V)

]]></Node>
<StgValue><ssdm name="layer6_out_0_V"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="70" st_id="21" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="14" op_0_bw="14" op_1_bw="32">
<![CDATA[
:36  %call_ret4 = call fastcc i14 @"sigmoid<ap_fixed<32, 18, 5, 3, 0>, ap_fixed<32, 18, 5, 3, 0>, sigmoid_config7>"(i32 %layer6_out_0_V)

]]></Node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="71" st_id="22" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="14" op_0_bw="14" op_1_bw="32">
<![CDATA[
:36  %call_ret4 = call fastcc i14 @"sigmoid<ap_fixed<32, 18, 5, 3, 0>, ap_fixed<32, 18, 5, 3, 0>, sigmoid_config7>"(i32 %layer6_out_0_V)

]]></Node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="72" st_id="23" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="14" op_0_bw="14" op_1_bw="32">
<![CDATA[
:36  %call_ret4 = call fastcc i14 @"sigmoid<ap_fixed<32, 18, 5, 3, 0>, ap_fixed<32, 18, 5, 3, 0>, sigmoid_config7>"(i32 %layer6_out_0_V)

]]></Node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="73" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32* %layer7_out_0_V), !map !130

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="74" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap(i64* %input_2_V), !map !136

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="75" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @myproject_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="76" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecInterface(i64* %input_2_V, [7 x i8]* @p_str8, i32 0, i32 0, [1 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str7, [1 x i8]* @p_str7, [1 x i8]* @p_str7, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str7, [1 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="77" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecInterface(i32* %layer7_out_0_V, [7 x i8]* @p_str8, i32 0, i32 0, [1 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str7, [1 x i8]* @p_str7, [1 x i8]* @p_str7, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str7, [1 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="78" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="79" st_id="24" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="14" op_0_bw="14" op_1_bw="32">
<![CDATA[
:36  %call_ret4 = call fastcc i14 @"sigmoid<ap_fixed<32, 18, 5, 3, 0>, ap_fixed<32, 18, 5, 3, 0>, sigmoid_config7>"(i32 %layer6_out_0_V)

]]></Node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>

<operation id="80" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="14">
<![CDATA[
:37  %p_trunc_ext = zext i14 %call_ret4 to i32

]]></Node>
<StgValue><ssdm name="p_trunc_ext"/></StgValue>
</operation>

<operation id="81" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:38  call void @_ssdm_op_Write.ap_vld.i32P(i32* %layer7_out_0_V, i32 %p_trunc_ext)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="82" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0">
<![CDATA[
:39  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
