
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.010219                       # Number of seconds simulated
sim_ticks                                 10219246227                       # Number of ticks simulated
final_tick                                10219246227                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 103203                       # Simulator instruction rate (inst/s)
host_op_rate                                   103203                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               16474586                       # Simulator tick rate (ticks/s)
host_mem_usage                                 692600                       # Number of bytes of host memory used
host_seconds                                   620.30                       # Real time elapsed on the host
sim_insts                                    64016906                       # Number of instructions simulated
sim_ops                                      64016906                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu00.inst        128832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu00.data        872000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu01.inst         12736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu01.data        592704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu02.inst          1408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu02.data        627904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu03.inst           128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu03.data        555840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu04.inst           128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu04.data        575936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu05.inst           128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu05.data        546624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu06.inst           128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu06.data        564992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu07.inst           192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu07.data        526912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu08.inst           192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu08.data        577920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu09.inst           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu09.data        536704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu10.data        545920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu11.inst            64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu11.data        539456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu12.inst          1216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu12.data        577792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu13.data        524032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu14.inst           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu14.data        550080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu15.inst           896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu15.data        557312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            9418688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu00.inst       128832                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu01.inst        12736                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu02.inst         1408                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu03.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu04.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu05.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu06.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu07.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu08.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu09.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu11.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu12.inst         1216                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu14.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu15.inst          896                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        146560                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      5882560                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         5882560                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu00.inst           2013                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu00.data          13625                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu01.inst            199                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu01.data           9261                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu02.inst             22                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu02.data           9811                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu03.inst              2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu03.data           8685                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu04.inst              2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu04.data           8999                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu05.inst              2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu05.data           8541                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu06.inst              2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu06.data           8828                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu07.inst              3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu07.data           8233                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu08.inst              3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu08.data           9030                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu09.inst              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu09.data           8386                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu10.data           8530                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu11.inst              1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu11.data           8429                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu12.inst             19                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu12.data           9028                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu13.data           8188                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu14.inst              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu14.data           8595                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu15.inst             14                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu15.data           8708                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              147167                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         91915                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              91915                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu00.inst         12606801                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu00.data         85329190                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu01.inst          1246276                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu01.data         57998798                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu02.inst           137779                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu02.data         61443279                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu03.inst            12525                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu03.data         54391487                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu04.inst            12525                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu04.data         56357973                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu05.inst            12525                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu05.data         53489659                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu06.inst            12525                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu06.data         55287052                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu07.inst            18788                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu07.data         51560750                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu08.inst            18788                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu08.data         56552116                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu09.inst            25051                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu09.data         52518942                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu10.data         53420770                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu11.inst             6263                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu11.data         52788238                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu12.inst           118991                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu12.data         56539591                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu13.data         51278929                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu14.inst            25051                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu14.data         53827845                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu15.inst            87678                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu15.data         54535529                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             921661715                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu00.inst     12606801                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu01.inst      1246276                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu02.inst       137779                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu03.inst        12525                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu04.inst        12525                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu05.inst        12525                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu06.inst        12525                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu07.inst        18788                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu08.inst        18788                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu09.inst        25051                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu11.inst         6263                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu12.inst       118991                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu14.inst        25051                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu15.inst        87678                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         14341567                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       575635411                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            575635411                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       575635411                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu00.inst        12606801                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu00.data        85329190                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu01.inst         1246276                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu01.data        57998798                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu02.inst          137779                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu02.data        61443279                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu03.inst           12525                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu03.data        54391487                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu04.inst           12525                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu04.data        56357973                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu05.inst           12525                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu05.data        53489659                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu06.inst           12525                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu06.data        55287052                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu07.inst           18788                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu07.data        51560750                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu08.inst           18788                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu08.data        56552116                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu09.inst           25051                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu09.data        52518942                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu10.data        53420770                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu11.inst            6263                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu11.data        52788238                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu12.inst          118991                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu12.data        56539591                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu13.data        51278929                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu14.inst           25051                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu14.data        53827845                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu15.inst           87678                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu15.data        54535529                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1497297125                       # Total bandwidth to/from this memory (bytes/s)
system.cpu00.branchPred.lookups                332686                       # Number of BP lookups
system.cpu00.branchPred.condPredicted          167443                       # Number of conditional branches predicted
system.cpu00.branchPred.condIncorrect            5296                       # Number of conditional branches incorrect
system.cpu00.branchPred.BTBLookups             233338                       # Number of BTB lookups
system.cpu00.branchPred.BTBHits                210703                       # Number of BTB hits
system.cpu00.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu00.branchPred.BTBHitPct           90.299480                       # BTB Hit Percentage
system.cpu00.branchPred.usedRAS                 79654                       # Number of times the RAS was used to get a target.
system.cpu00.branchPred.RASInCorrect               82                       # Number of incorrect RAS predictions.
system.cpu00.branchPred.indirectLookups          1712                       # Number of indirect predictor lookups.
system.cpu00.branchPred.indirectHits              982                       # Number of indirect target hits.
system.cpu00.branchPred.indirectMisses            730                       # Number of indirect misses.
system.cpu00.branchPredindirectMispredicted          231                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                      1161                       # Clock period in ticks
system.cpu00.dtb.fetch_hits                         0                       # ITB hits
system.cpu00.dtb.fetch_misses                       0                       # ITB misses
system.cpu00.dtb.fetch_acv                          0                       # ITB acv
system.cpu00.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu00.dtb.read_hits                    1178732                       # DTB read hits
system.cpu00.dtb.read_misses                     7859                       # DTB read misses
system.cpu00.dtb.read_acv                           2                       # DTB read access violations
system.cpu00.dtb.read_accesses                1186591                       # DTB read accesses
system.cpu00.dtb.write_hits                    354528                       # DTB write hits
system.cpu00.dtb.write_misses                   59797                       # DTB write misses
system.cpu00.dtb.write_acv                          0                       # DTB write access violations
system.cpu00.dtb.write_accesses                414325                       # DTB write accesses
system.cpu00.dtb.data_hits                    1533260                       # DTB hits
system.cpu00.dtb.data_misses                    67656                       # DTB misses
system.cpu00.dtb.data_acv                           2                       # DTB access violations
system.cpu00.dtb.data_accesses                1600916                       # DTB accesses
system.cpu00.itb.fetch_hits                    767464                       # ITB hits
system.cpu00.itb.fetch_misses                     168                       # ITB misses
system.cpu00.itb.fetch_acv                          0                       # ITB acv
system.cpu00.itb.fetch_accesses                767632                       # ITB accesses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.read_acv                           0                       # DTB read access violations
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.itb.write_acv                          0                       # DTB write access violations
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.data_hits                          0                       # DTB hits
system.cpu00.itb.data_misses                        0                       # DTB misses
system.cpu00.itb.data_acv                           0                       # DTB access violations
system.cpu00.itb.data_accesses                      0                       # DTB accesses
system.cpu00.workload.num_syscalls               1717                       # Number of system calls
system.cpu00.numCycles                        8497274                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.fetch.icacheStallCycles            91026                       # Number of cycles fetch is stalled on an Icache miss
system.cpu00.fetch.Insts                      7375147                       # Number of instructions fetch has processed
system.cpu00.fetch.Branches                    332686                       # Number of branches that fetch encountered
system.cpu00.fetch.predictedBranches           291339                       # Number of branches that fetch has predicted taken
system.cpu00.fetch.Cycles                     8159946                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu00.fetch.SquashCycles                 48436                       # Number of cycles fetch has spent squashing
system.cpu00.fetch.MiscStallCycles                 97                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu00.fetch.PendingTrapStallCycles         6921                       # Number of stall cycles due to pending traps
system.cpu00.fetch.IcacheWaitRetryStallCycles           74                       # Number of stall cycles due to full MSHR
system.cpu00.fetch.CacheLines                  767464                       # Number of cache lines fetched
system.cpu00.fetch.IcacheSquashes                2548                       # Number of outstanding Icache misses that were squashed
system.cpu00.fetch.rateDist::samples          8282282                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::mean            0.890473                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::stdev           2.249470                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::0                6930444     83.68%     83.68% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::1                  35589      0.43%     84.11% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::2                 258677      3.12%     87.23% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::3                  29671      0.36%     87.59% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::4                 269129      3.25%     90.84% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::5                  49286      0.60%     91.43% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::6                  89333      1.08%     92.51% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::7                  86977      1.05%     93.56% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::8                 533176      6.44%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::total            8282282                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.branchRate                0.039152                       # Number of branch fetches per cycle
system.cpu00.fetch.rate                      0.867943                       # Number of inst fetches per cycle
system.cpu00.decode.IdleCycles                 259040                       # Number of cycles decode is idle
system.cpu00.decode.BlockedCycles             7159058                       # Number of cycles decode is blocked
system.cpu00.decode.RunCycles                  334414                       # Number of cycles decode is running
system.cpu00.decode.UnblockCycles              507198                       # Number of cycles decode is unblocking
system.cpu00.decode.SquashCycles                22572                       # Number of cycles decode is squashing
system.cpu00.decode.BranchResolved              81632                       # Number of times decode resolved a branch
system.cpu00.decode.BranchMispred                1705                       # Number of times decode detected a branch misprediction
system.cpu00.decode.DecodedInsts              6491863                       # Number of instructions handled by decode
system.cpu00.decode.SquashedInsts                7002                       # Number of squashed instructions handled by decode
system.cpu00.rename.SquashCycles                22572                       # Number of cycles rename is squashing
system.cpu00.rename.IdleCycles                 381431                       # Number of cycles rename is idle
system.cpu00.rename.BlockCycles               3082778                       # Number of cycles rename is blocking
system.cpu00.rename.serializeStallCycles        93892                       # count of cycles rename stalled for serializing inst
system.cpu00.rename.RunCycles                  641124                       # Number of cycles rename is running
system.cpu00.rename.UnblockCycles             4060485                       # Number of cycles rename is unblocking
system.cpu00.rename.RenamedInsts              6326076                       # Number of instructions processed by rename
system.cpu00.rename.ROBFullEvents                2769                       # Number of times rename has blocked due to ROB full
system.cpu00.rename.IQFullEvents              2083620                       # Number of times rename has blocked due to IQ full
system.cpu00.rename.LQFullEvents              1671172                       # Number of times rename has blocked due to LQ full
system.cpu00.rename.SQFullEvents               268998                       # Number of times rename has blocked due to SQ full
system.cpu00.rename.RenamedOperands           5427211                       # Number of destination operands rename has renamed
system.cpu00.rename.RenameLookups             9149957                       # Number of register rename lookups that rename has made
system.cpu00.rename.int_rename_lookups        5131712                       # Number of integer rename lookups
system.cpu00.rename.fp_rename_lookups         4017993                       # Number of floating rename lookups
system.cpu00.rename.CommittedMaps             3930945                       # Number of HB maps that are committed
system.cpu00.rename.UndoneMaps                1496266                       # Number of HB maps that are undone due to squashing
system.cpu00.rename.serializingInsts             2288                       # count of serializing insts renamed
system.cpu00.rename.tempSerializingInsts         1947                       # count of temporary serializing insts renamed
system.cpu00.rename.skidInsts                 3383910                       # count of insts added to the skid buffer
system.cpu00.memDep0.insertedLoads            1197942                       # Number of loads inserted to the mem dependence unit.
system.cpu00.memDep0.insertedStores            532638                       # Number of stores inserted to the mem dependence unit.
system.cpu00.memDep0.conflictingLoads          372290                       # Number of conflicting loads.
system.cpu00.memDep0.conflictingStores         193887                       # Number of conflicting stores.
system.cpu00.iq.iqInstsAdded                  6222904                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu00.iq.iqNonSpecInstsAdded              3189                       # Number of non-speculative instructions added to the IQ
system.cpu00.iq.iqInstsIssued                 5929503                       # Number of instructions issued
system.cpu00.iq.iqSquashedInstsIssued            6793                       # Number of squashed instructions issued
system.cpu00.iq.iqSquashedInstsExamined       1880443                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu00.iq.iqSquashedOperandsExamined       776070                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu00.iq.iqSquashedNonSpecRemoved          486                       # Number of squashed non-spec instructions that were removed
system.cpu00.iq.issued_per_cycle::samples      8282282                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::mean       0.715926                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::stdev      1.206777                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::0           4805055     58.02%     58.02% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::1           2247086     27.13%     85.15% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::2            715971      8.64%     93.79% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::3            218417      2.64%     96.43% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::4            115707      1.40%     97.83% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::5             64670      0.78%     98.61% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::6             43618      0.53%     99.13% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::7             26726      0.32%     99.46% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::8             45032      0.54%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::total       8282282                       # Number of insts issued each cycle
system.cpu00.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntAlu                  4063      9.20%      9.20% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntMult                    0      0.00%      9.20% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntDiv                     0      0.00%      9.20% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatAdd                   0      0.00%      9.20% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatCmp                   0      0.00%      9.20% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatCvt                   0      0.00%      9.20% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatMult               8237     18.65%     27.85% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatDiv                   0      0.00%     27.85% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatSqrt                  0      0.00%     27.85% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAdd                    0      0.00%     27.85% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAddAcc                 0      0.00%     27.85% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAlu                    0      0.00%     27.85% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdCmp                    0      0.00%     27.85% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdCvt                    0      0.00%     27.85% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMisc                   0      0.00%     27.85% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMult                   0      0.00%     27.85% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMultAcc                0      0.00%     27.85% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShift                  0      0.00%     27.85% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShiftAcc               0      0.00%     27.85% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdSqrt                   0      0.00%     27.85% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatAdd               0      0.00%     27.85% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatAlu               0      0.00%     27.85% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatCmp               0      0.00%     27.85% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatCvt               0      0.00%     27.85% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatDiv               0      0.00%     27.85% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMisc              0      0.00%     27.85% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMult              0      0.00%     27.85% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMultAcc            0      0.00%     27.85% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatSqrt              0      0.00%     27.85% # attempts to use FU when none available
system.cpu00.iq.fu_full::MemRead                24770     56.09%     83.95% # attempts to use FU when none available
system.cpu00.iq.fu_full::MemWrite                7088     16.05%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu00.iq.FU_type_0::IntAlu             1755555     29.61%     29.61% # Type of FU issued
system.cpu00.iq.FU_type_0::IntMult                251      0.00%     29.61% # Type of FU issued
system.cpu00.iq.FU_type_0::IntDiv                   0      0.00%     29.61% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatAdd           1713564     28.90%     58.51% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatCmp                11      0.00%     58.51% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatCvt                 0      0.00%     58.51% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatMult           852373     14.38%     72.89% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatDiv                 0      0.00%     72.89% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatSqrt                0      0.00%     72.89% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAdd                  0      0.00%     72.89% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAddAcc               0      0.00%     72.89% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAlu                  0      0.00%     72.89% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdCmp                  0      0.00%     72.89% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdCvt                  0      0.00%     72.89% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMisc                 0      0.00%     72.89% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMult                 0      0.00%     72.89% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMultAcc              0      0.00%     72.89% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShift                0      0.00%     72.89% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShiftAcc             0      0.00%     72.89% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdSqrt                 0      0.00%     72.89% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatAdd             0      0.00%     72.89% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatAlu             0      0.00%     72.89% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatCmp             0      0.00%     72.89% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatCvt             0      0.00%     72.89% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatDiv             0      0.00%     72.89% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.89% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMult            0      0.00%     72.89% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.89% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.89% # Type of FU issued
system.cpu00.iq.FU_type_0::MemRead            1191259     20.09%     92.98% # Type of FU issued
system.cpu00.iq.FU_type_0::MemWrite            416490      7.02%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::total              5929503                       # Type of FU issued
system.cpu00.iq.rate                         0.697812                       # Inst issue rate
system.cpu00.iq.fu_busy_cnt                     44158                       # FU busy when requested
system.cpu00.iq.fu_busy_rate                 0.007447                       # FU busy rate (busy events/executed inst)
system.cpu00.iq.int_inst_queue_reads         14460506                       # Number of integer instruction queue reads
system.cpu00.iq.int_inst_queue_writes         5243069                       # Number of integer instruction queue writes
system.cpu00.iq.int_inst_queue_wakeup_accesses      2874569                       # Number of integer instruction queue wakeup accesses
system.cpu00.iq.fp_inst_queue_reads           5731733                       # Number of floating instruction queue reads
system.cpu00.iq.fp_inst_queue_writes          2863956                       # Number of floating instruction queue writes
system.cpu00.iq.fp_inst_queue_wakeup_accesses      2861626                       # Number of floating instruction queue wakeup accesses
system.cpu00.iq.int_alu_accesses              3103633                       # Number of integer alu accesses
system.cpu00.iq.fp_alu_accesses               2870028                       # Number of floating point alu accesses
system.cpu00.iew.lsq.thread0.forwLoads           9567                       # Number of loads that had data forwarded from stores
system.cpu00.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu00.iew.lsq.thread0.squashedLoads       595183                       # Number of loads squashed
system.cpu00.iew.lsq.thread0.ignoredResponses           47                       # Number of memory responses ignored because the instruction is squashed
system.cpu00.iew.lsq.thread0.memOrderViolation          495                       # Number of memory ordering violations
system.cpu00.iew.lsq.thread0.squashedStores       320510                       # Number of stores squashed
system.cpu00.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu00.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu00.iew.lsq.thread0.rescheduledLoads          258                       # Number of loads that were rescheduled
system.cpu00.iew.lsq.thread0.cacheBlocked       100824                       # Number of times an access to memory failed due to the cache being blocked
system.cpu00.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu00.iew.iewSquashCycles                22572                       # Number of cycles IEW is squashing
system.cpu00.iew.iewBlockCycles                969001                       # Number of cycles IEW is blocking
system.cpu00.iew.iewUnblockCycles              796771                       # Number of cycles IEW is unblocking
system.cpu00.iew.iewDispatchedInsts           6292252                       # Number of instructions dispatched to IQ
system.cpu00.iew.iewDispSquashedInsts            1216                       # Number of squashed instructions skipped by dispatch
system.cpu00.iew.iewDispLoadInsts             1197942                       # Number of dispatched load instructions
system.cpu00.iew.iewDispStoreInsts             532638                       # Number of dispatched store instructions
system.cpu00.iew.iewDispNonSpecInsts             1863                       # Number of dispatched non-speculative instructions
system.cpu00.iew.iewIQFullEvents                44371                       # Number of times the IQ has become full, causing a stall
system.cpu00.iew.iewLSQFullEvents              646788                       # Number of times the LSQ has become full, causing a stall
system.cpu00.iew.memOrderViolationEvents          495                       # Number of memory order violations
system.cpu00.iew.predictedTakenIncorrect         1483                       # Number of branches that were predicted taken incorrectly
system.cpu00.iew.predictedNotTakenIncorrect         2938                       # Number of branches that were predicted not taken incorrectly
system.cpu00.iew.branchMispredicts               4421                       # Number of branch mispredicts detected at execute
system.cpu00.iew.iewExecutedInsts             5920501                       # Number of executed instructions
system.cpu00.iew.iewExecLoadInsts             1186608                       # Number of load instructions executed
system.cpu00.iew.iewExecSquashedInsts            9002                       # Number of squashed instructions skipped in execute
system.cpu00.iew.exec_swp                           0                       # number of swp insts executed
system.cpu00.iew.exec_nop                       66159                       # number of nop insts executed
system.cpu00.iew.exec_refs                    1600961                       # number of memory reference insts executed
system.cpu00.iew.exec_branches                 287720                       # Number of branches executed
system.cpu00.iew.exec_stores                   414353                       # Number of stores executed
system.cpu00.iew.exec_rate                   0.696753                       # Inst execution rate
system.cpu00.iew.wb_sent                      5806048                       # cumulative count of insts sent to commit
system.cpu00.iew.wb_count                     5736195                       # cumulative count of insts written-back
system.cpu00.iew.wb_producers                 4529781                       # num instructions producing a value
system.cpu00.iew.wb_consumers                 5924758                       # num instructions consuming a value
system.cpu00.iew.wb_rate                     0.675063                       # insts written-back per cycle
system.cpu00.iew.wb_fanout                   0.764551                       # average fanout of values written-back
system.cpu00.commit.commitSquashedInsts       1877749                       # The number of squashed insts skipped by commit
system.cpu00.commit.commitNonSpecStalls          2703                       # The number of times commit has been forced to stall to communicate backwards
system.cpu00.commit.branchMispredicts            3650                       # The number of times a branch was mispredicted
system.cpu00.commit.committed_per_cycle::samples      8034235                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::mean     0.548146                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::stdev     1.301127                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::0      5812195     72.34%     72.34% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::1      1332817     16.59%     88.93% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::2       495064      6.16%     95.09% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::3       140167      1.74%     96.84% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::4        20665      0.26%     97.10% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::5        80820      1.01%     98.10% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::6        12087      0.15%     98.25% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::7        22155      0.28%     98.53% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::8       118265      1.47%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::total      8034235                       # Number of insts commited each cycle
system.cpu00.commit.committedInsts            4403933                       # Number of instructions committed
system.cpu00.commit.committedOps              4403933                       # Number of ops (including micro ops) committed
system.cpu00.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu00.commit.refs                       814887                       # Number of memory references committed
system.cpu00.commit.loads                      602759                       # Number of loads committed
system.cpu00.commit.membars                      1140                       # Number of memory barriers committed
system.cpu00.commit.branches                   242003                       # Number of branches committed
system.cpu00.commit.fp_insts                  2860888                       # Number of committed floating point instructions.
system.cpu00.commit.int_insts                 1784564                       # Number of committed integer instructions.
system.cpu00.commit.function_calls              75183                       # Number of function calls committed.
system.cpu00.commit.op_class_0::No_OpClass        58284      1.32%      1.32% # Class of committed instruction
system.cpu00.commit.op_class_0::IntAlu         964049     21.89%     23.21% # Class of committed instruction
system.cpu00.commit.op_class_0::IntMult           244      0.01%     23.22% # Class of committed instruction
system.cpu00.commit.op_class_0::IntDiv              0      0.00%     23.22% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatAdd      1713053     38.90%     62.12% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatCmp           10      0.00%     62.12% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatCvt            0      0.00%     62.12% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatMult       852265     19.35%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatDiv            0      0.00%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatSqrt            0      0.00%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAdd             0      0.00%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAddAcc            0      0.00%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAlu             0      0.00%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdCmp             0      0.00%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdCvt             0      0.00%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMisc            0      0.00%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMult            0      0.00%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMultAcc            0      0.00%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShift            0      0.00%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShiftAcc            0      0.00%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdSqrt            0      0.00%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatAdd            0      0.00%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatAlu            0      0.00%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatCmp            0      0.00%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatCvt            0      0.00%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatDiv            0      0.00%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMisc            0      0.00%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMult            0      0.00%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::MemRead        603899     13.71%     95.18% # Class of committed instruction
system.cpu00.commit.op_class_0::MemWrite       212129      4.82%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::total         4403933                       # Class of committed instruction
system.cpu00.commit.bw_lim_events              118265                       # number cycles where commit BW limit reached
system.cpu00.rob.rob_reads                   13957399                       # The number of ROB reads
system.cpu00.rob.rob_writes                  12811510                       # The number of ROB writes
system.cpu00.timesIdled                          1481                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu00.idleCycles                        214992                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu00.quiesceCycles                     304834                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu00.committedInsts                   4345649                       # Number of Instructions Simulated
system.cpu00.committedOps                     4345649                       # Number of Ops (including micro ops) Simulated
system.cpu00.cpi                             1.955352                       # CPI: Cycles Per Instruction
system.cpu00.cpi_total                       1.955352                       # CPI: Total CPI of All Threads
system.cpu00.ipc                             0.511417                       # IPC: Instructions Per Cycle
system.cpu00.ipc_total                       0.511417                       # IPC: Total IPC of All Threads
system.cpu00.int_regfile_reads                4553416                       # number of integer regfile reads
system.cpu00.int_regfile_writes               2266405                       # number of integer regfile writes
system.cpu00.fp_regfile_reads                 4016757                       # number of floating regfile reads
system.cpu00.fp_regfile_writes                2836037                       # number of floating regfile writes
system.cpu00.misc_regfile_reads                  3013                       # number of misc regfile reads
system.cpu00.misc_regfile_writes                 2493                       # number of misc regfile writes
system.cpu00.dcache.tags.replacements           69214                       # number of replacements
system.cpu00.dcache.tags.tagsinuse          63.787881                       # Cycle average of tags in use
system.cpu00.dcache.tags.total_refs           1137207                       # Total number of references to valid blocks.
system.cpu00.dcache.tags.sampled_refs           69278                       # Sample count of references to valid blocks.
system.cpu00.dcache.tags.avg_refs           16.415125                       # Average number of references to valid blocks.
system.cpu00.dcache.tags.warmup_cycle        86665167                       # Cycle when the warmup percentage was hit.
system.cpu00.dcache.tags.occ_blocks::cpu00.data    63.787881                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_percent::cpu00.data     0.996686                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::total     0.996686                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu00.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu00.dcache.tags.tag_accesses         2651272                       # Number of tag accesses
system.cpu00.dcache.tags.data_accesses        2651272                       # Number of data accesses
system.cpu00.dcache.ReadReq_hits::cpu00.data      1000170                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_hits::total       1000170                       # number of ReadReq hits
system.cpu00.dcache.WriteReq_hits::cpu00.data       134739                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_hits::total       134739                       # number of WriteReq hits
system.cpu00.dcache.LoadLockedReq_hits::cpu00.data          972                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_hits::total          972                       # number of LoadLockedReq hits
system.cpu00.dcache.StoreCondReq_hits::cpu00.data         1232                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_hits::total         1232                       # number of StoreCondReq hits
system.cpu00.dcache.demand_hits::cpu00.data      1134909                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::total        1134909                       # number of demand (read+write) hits
system.cpu00.dcache.overall_hits::cpu00.data      1134909                       # number of overall hits
system.cpu00.dcache.overall_hits::total       1134909                       # number of overall hits
system.cpu00.dcache.ReadReq_misses::cpu00.data        77310                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_misses::total        77310                       # number of ReadReq misses
system.cpu00.dcache.WriteReq_misses::cpu00.data        76144                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_misses::total        76144                       # number of WriteReq misses
system.cpu00.dcache.LoadLockedReq_misses::cpu00.data          323                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_misses::total          323                       # number of LoadLockedReq misses
system.cpu00.dcache.StoreCondReq_misses::cpu00.data           13                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_misses::total           13                       # number of StoreCondReq misses
system.cpu00.dcache.demand_misses::cpu00.data       153454                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::total       153454                       # number of demand (read+write) misses
system.cpu00.dcache.overall_misses::cpu00.data       153454                       # number of overall misses
system.cpu00.dcache.overall_misses::total       153454                       # number of overall misses
system.cpu00.dcache.ReadReq_miss_latency::cpu00.data   6521515794                       # number of ReadReq miss cycles
system.cpu00.dcache.ReadReq_miss_latency::total   6521515794                       # number of ReadReq miss cycles
system.cpu00.dcache.WriteReq_miss_latency::cpu00.data  10911285065                       # number of WriteReq miss cycles
system.cpu00.dcache.WriteReq_miss_latency::total  10911285065                       # number of WriteReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_latency::cpu00.data      3898638                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_latency::total      3898638                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.StoreCondReq_miss_latency::cpu00.data        99846                       # number of StoreCondReq miss cycles
system.cpu00.dcache.StoreCondReq_miss_latency::total        99846                       # number of StoreCondReq miss cycles
system.cpu00.dcache.demand_miss_latency::cpu00.data  17432800859                       # number of demand (read+write) miss cycles
system.cpu00.dcache.demand_miss_latency::total  17432800859                       # number of demand (read+write) miss cycles
system.cpu00.dcache.overall_miss_latency::cpu00.data  17432800859                       # number of overall miss cycles
system.cpu00.dcache.overall_miss_latency::total  17432800859                       # number of overall miss cycles
system.cpu00.dcache.ReadReq_accesses::cpu00.data      1077480                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_accesses::total      1077480                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::cpu00.data       210883                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::total       210883                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::cpu00.data         1295                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::total         1295                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::cpu00.data         1245                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::total         1245                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.demand_accesses::cpu00.data      1288363                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::total      1288363                       # number of demand (read+write) accesses
system.cpu00.dcache.overall_accesses::cpu00.data      1288363                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::total      1288363                       # number of overall (read+write) accesses
system.cpu00.dcache.ReadReq_miss_rate::cpu00.data     0.071751                       # miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_miss_rate::total     0.071751                       # miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_miss_rate::cpu00.data     0.361072                       # miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_miss_rate::total     0.361072                       # miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::cpu00.data     0.249421                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::total     0.249421                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::cpu00.data     0.010442                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::total     0.010442                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_miss_rate::cpu00.data     0.119108                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::total     0.119108                       # miss rate for demand accesses
system.cpu00.dcache.overall_miss_rate::cpu00.data     0.119108                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     0.119108                       # miss rate for overall accesses
system.cpu00.dcache.ReadReq_avg_miss_latency::cpu00.data 84355.397672                       # average ReadReq miss latency
system.cpu00.dcache.ReadReq_avg_miss_latency::total 84355.397672                       # average ReadReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::cpu00.data 143298.028275                       # average WriteReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::total 143298.028275                       # average WriteReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::cpu00.data 12070.086687                       # average LoadLockedReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::total 12070.086687                       # average LoadLockedReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::cpu00.data  7680.461538                       # average StoreCondReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::total  7680.461538                       # average StoreCondReq miss latency
system.cpu00.dcache.demand_avg_miss_latency::cpu00.data 113602.779067                       # average overall miss latency
system.cpu00.dcache.demand_avg_miss_latency::total 113602.779067                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::cpu00.data 113602.779067                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::total 113602.779067                       # average overall miss latency
system.cpu00.dcache.blocked_cycles::no_mshrs       350681                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_targets           71                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_mshrs           10865                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_targets            14                       # number of cycles access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_mshrs    32.276208                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_targets     5.071429                       # average number of cycles each access was blocked
system.cpu00.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu00.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu00.dcache.writebacks::writebacks        61274                       # number of writebacks
system.cpu00.dcache.writebacks::total           61274                       # number of writebacks
system.cpu00.dcache.ReadReq_mshr_hits::cpu00.data        47127                       # number of ReadReq MSHR hits
system.cpu00.dcache.ReadReq_mshr_hits::total        47127                       # number of ReadReq MSHR hits
system.cpu00.dcache.WriteReq_mshr_hits::cpu00.data        36987                       # number of WriteReq MSHR hits
system.cpu00.dcache.WriteReq_mshr_hits::total        36987                       # number of WriteReq MSHR hits
system.cpu00.dcache.LoadLockedReq_mshr_hits::cpu00.data          138                       # number of LoadLockedReq MSHR hits
system.cpu00.dcache.LoadLockedReq_mshr_hits::total          138                       # number of LoadLockedReq MSHR hits
system.cpu00.dcache.demand_mshr_hits::cpu00.data        84114                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.demand_mshr_hits::total        84114                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.overall_mshr_hits::cpu00.data        84114                       # number of overall MSHR hits
system.cpu00.dcache.overall_mshr_hits::total        84114                       # number of overall MSHR hits
system.cpu00.dcache.ReadReq_mshr_misses::cpu00.data        30183                       # number of ReadReq MSHR misses
system.cpu00.dcache.ReadReq_mshr_misses::total        30183                       # number of ReadReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_misses::cpu00.data        39157                       # number of WriteReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_misses::total        39157                       # number of WriteReq MSHR misses
system.cpu00.dcache.LoadLockedReq_mshr_misses::cpu00.data          185                       # number of LoadLockedReq MSHR misses
system.cpu00.dcache.LoadLockedReq_mshr_misses::total          185                       # number of LoadLockedReq MSHR misses
system.cpu00.dcache.StoreCondReq_mshr_misses::cpu00.data           13                       # number of StoreCondReq MSHR misses
system.cpu00.dcache.StoreCondReq_mshr_misses::total           13                       # number of StoreCondReq MSHR misses
system.cpu00.dcache.demand_mshr_misses::cpu00.data        69340                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.demand_mshr_misses::total        69340                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.overall_mshr_misses::cpu00.data        69340                       # number of overall MSHR misses
system.cpu00.dcache.overall_mshr_misses::total        69340                       # number of overall MSHR misses
system.cpu00.dcache.ReadReq_mshr_miss_latency::cpu00.data   2587121316                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_latency::total   2587121316                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_latency::cpu00.data   4859558787                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_latency::total   4859558787                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.LoadLockedReq_mshr_miss_latency::cpu00.data      1809999                       # number of LoadLockedReq MSHR miss cycles
system.cpu00.dcache.LoadLockedReq_mshr_miss_latency::total      1809999                       # number of LoadLockedReq MSHR miss cycles
system.cpu00.dcache.StoreCondReq_mshr_miss_latency::cpu00.data        84753                       # number of StoreCondReq MSHR miss cycles
system.cpu00.dcache.StoreCondReq_mshr_miss_latency::total        84753                       # number of StoreCondReq MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_latency::cpu00.data   7446680103                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_latency::total   7446680103                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_latency::cpu00.data   7446680103                       # number of overall MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_latency::total   7446680103                       # number of overall MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_rate::cpu00.data     0.028013                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_mshr_miss_rate::total     0.028013                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::cpu00.data     0.185681                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::total     0.185681                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::cpu00.data     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::total     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::cpu00.data     0.010442                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::total     0.010442                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_mshr_miss_rate::cpu00.data     0.053820                       # mshr miss rate for demand accesses
system.cpu00.dcache.demand_mshr_miss_rate::total     0.053820                       # mshr miss rate for demand accesses
system.cpu00.dcache.overall_mshr_miss_rate::cpu00.data     0.053820                       # mshr miss rate for overall accesses
system.cpu00.dcache.overall_mshr_miss_rate::total     0.053820                       # mshr miss rate for overall accesses
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency::cpu00.data 85714.518636                       # average ReadReq mshr miss latency
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency::total 85714.518636                       # average ReadReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency::cpu00.data 124104.471410                       # average WriteReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency::total 124104.471410                       # average WriteReq mshr miss latency
system.cpu00.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu00.data  9783.778378                       # average LoadLockedReq mshr miss latency
system.cpu00.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9783.778378                       # average LoadLockedReq mshr miss latency
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency::cpu00.data  6519.461538                       # average StoreCondReq mshr miss latency
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency::total  6519.461538                       # average StoreCondReq mshr miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency::cpu00.data 107393.713628                       # average overall mshr miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency::total 107393.713628                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency::cpu00.data 107393.713628                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency::total 107393.713628                       # average overall mshr miss latency
system.cpu00.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.icache.tags.replacements            7175                       # number of replacements
system.cpu00.icache.tags.tagsinuse         507.033172                       # Cycle average of tags in use
system.cpu00.icache.tags.total_refs            758727                       # Total number of references to valid blocks.
system.cpu00.icache.tags.sampled_refs            7687                       # Sample count of references to valid blocks.
system.cpu00.icache.tags.avg_refs           98.702615                       # Average number of references to valid blocks.
system.cpu00.icache.tags.warmup_cycle       527492223                       # Cycle when the warmup percentage was hit.
system.cpu00.icache.tags.occ_blocks::cpu00.inst   507.033172                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_percent::cpu00.inst     0.990299                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::total     0.990299                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::0           53                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::1          270                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::3          177                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::4           12                       # Occupied blocks per task id
system.cpu00.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu00.icache.tags.tag_accesses         1542615                       # Number of tag accesses
system.cpu00.icache.tags.data_accesses        1542615                       # Number of data accesses
system.cpu00.icache.ReadReq_hits::cpu00.inst       758727                       # number of ReadReq hits
system.cpu00.icache.ReadReq_hits::total        758727                       # number of ReadReq hits
system.cpu00.icache.demand_hits::cpu00.inst       758727                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::total         758727                       # number of demand (read+write) hits
system.cpu00.icache.overall_hits::cpu00.inst       758727                       # number of overall hits
system.cpu00.icache.overall_hits::total        758727                       # number of overall hits
system.cpu00.icache.ReadReq_misses::cpu00.inst         8737                       # number of ReadReq misses
system.cpu00.icache.ReadReq_misses::total         8737                       # number of ReadReq misses
system.cpu00.icache.demand_misses::cpu00.inst         8737                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::total         8737                       # number of demand (read+write) misses
system.cpu00.icache.overall_misses::cpu00.inst         8737                       # number of overall misses
system.cpu00.icache.overall_misses::total         8737                       # number of overall misses
system.cpu00.icache.ReadReq_miss_latency::cpu00.inst    685680795                       # number of ReadReq miss cycles
system.cpu00.icache.ReadReq_miss_latency::total    685680795                       # number of ReadReq miss cycles
system.cpu00.icache.demand_miss_latency::cpu00.inst    685680795                       # number of demand (read+write) miss cycles
system.cpu00.icache.demand_miss_latency::total    685680795                       # number of demand (read+write) miss cycles
system.cpu00.icache.overall_miss_latency::cpu00.inst    685680795                       # number of overall miss cycles
system.cpu00.icache.overall_miss_latency::total    685680795                       # number of overall miss cycles
system.cpu00.icache.ReadReq_accesses::cpu00.inst       767464                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_accesses::total       767464                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.demand_accesses::cpu00.inst       767464                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::total       767464                       # number of demand (read+write) accesses
system.cpu00.icache.overall_accesses::cpu00.inst       767464                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::total       767464                       # number of overall (read+write) accesses
system.cpu00.icache.ReadReq_miss_rate::cpu00.inst     0.011384                       # miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_miss_rate::total     0.011384                       # miss rate for ReadReq accesses
system.cpu00.icache.demand_miss_rate::cpu00.inst     0.011384                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::total     0.011384                       # miss rate for demand accesses
system.cpu00.icache.overall_miss_rate::cpu00.inst     0.011384                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::total     0.011384                       # miss rate for overall accesses
system.cpu00.icache.ReadReq_avg_miss_latency::cpu00.inst 78480.118462                       # average ReadReq miss latency
system.cpu00.icache.ReadReq_avg_miss_latency::total 78480.118462                       # average ReadReq miss latency
system.cpu00.icache.demand_avg_miss_latency::cpu00.inst 78480.118462                       # average overall miss latency
system.cpu00.icache.demand_avg_miss_latency::total 78480.118462                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::cpu00.inst 78480.118462                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::total 78480.118462                       # average overall miss latency
system.cpu00.icache.blocked_cycles::no_mshrs          980                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_mshrs              43                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.icache.avg_blocked_cycles::no_mshrs    22.790698                       # average number of cycles each access was blocked
system.cpu00.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.icache.fast_writes                     0                       # number of fast writes performed
system.cpu00.icache.cache_copies                    0                       # number of cache copies performed
system.cpu00.icache.writebacks::writebacks         7175                       # number of writebacks
system.cpu00.icache.writebacks::total            7175                       # number of writebacks
system.cpu00.icache.ReadReq_mshr_hits::cpu00.inst         1049                       # number of ReadReq MSHR hits
system.cpu00.icache.ReadReq_mshr_hits::total         1049                       # number of ReadReq MSHR hits
system.cpu00.icache.demand_mshr_hits::cpu00.inst         1049                       # number of demand (read+write) MSHR hits
system.cpu00.icache.demand_mshr_hits::total         1049                       # number of demand (read+write) MSHR hits
system.cpu00.icache.overall_mshr_hits::cpu00.inst         1049                       # number of overall MSHR hits
system.cpu00.icache.overall_mshr_hits::total         1049                       # number of overall MSHR hits
system.cpu00.icache.ReadReq_mshr_misses::cpu00.inst         7688                       # number of ReadReq MSHR misses
system.cpu00.icache.ReadReq_mshr_misses::total         7688                       # number of ReadReq MSHR misses
system.cpu00.icache.demand_mshr_misses::cpu00.inst         7688                       # number of demand (read+write) MSHR misses
system.cpu00.icache.demand_mshr_misses::total         7688                       # number of demand (read+write) MSHR misses
system.cpu00.icache.overall_mshr_misses::cpu00.inst         7688                       # number of overall MSHR misses
system.cpu00.icache.overall_mshr_misses::total         7688                       # number of overall MSHR misses
system.cpu00.icache.ReadReq_mshr_miss_latency::cpu00.inst    495961785                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_latency::total    495961785                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_latency::cpu00.inst    495961785                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_latency::total    495961785                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_latency::cpu00.inst    495961785                       # number of overall MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_latency::total    495961785                       # number of overall MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_rate::cpu00.inst     0.010017                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_mshr_miss_rate::total     0.010017                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.demand_mshr_miss_rate::cpu00.inst     0.010017                       # mshr miss rate for demand accesses
system.cpu00.icache.demand_mshr_miss_rate::total     0.010017                       # mshr miss rate for demand accesses
system.cpu00.icache.overall_mshr_miss_rate::cpu00.inst     0.010017                       # mshr miss rate for overall accesses
system.cpu00.icache.overall_mshr_miss_rate::total     0.010017                       # mshr miss rate for overall accesses
system.cpu00.icache.ReadReq_avg_mshr_miss_latency::cpu00.inst 64511.158299                       # average ReadReq mshr miss latency
system.cpu00.icache.ReadReq_avg_mshr_miss_latency::total 64511.158299                       # average ReadReq mshr miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency::cpu00.inst 64511.158299                       # average overall mshr miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency::total 64511.158299                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency::cpu00.inst 64511.158299                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency::total 64511.158299                       # average overall mshr miss latency
system.cpu00.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.branchPred.lookups                236904                       # Number of BP lookups
system.cpu01.branchPred.condPredicted          103800                       # Number of conditional branches predicted
system.cpu01.branchPred.condIncorrect             539                       # Number of conditional branches incorrect
system.cpu01.branchPred.BTBLookups             167819                       # Number of BTB lookups
system.cpu01.branchPred.BTBHits                162570                       # Number of BTB hits
system.cpu01.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu01.branchPred.BTBHitPct           96.872225                       # BTB Hit Percentage
system.cpu01.branchPred.usedRAS                 66314                       # Number of times the RAS was used to get a target.
system.cpu01.branchPred.RASInCorrect                3                       # Number of incorrect RAS predictions.
system.cpu01.branchPred.indirectLookups            88                       # Number of indirect predictor lookups.
system.cpu01.branchPred.indirectHits                1                       # Number of indirect target hits.
system.cpu01.branchPred.indirectMisses             87                       # Number of indirect misses.
system.cpu01.branchPredindirectMispredicted           22                       # Number of mispredicted indirect branches.
system.cpu01.dtb.fetch_hits                         0                       # ITB hits
system.cpu01.dtb.fetch_misses                       0                       # ITB misses
system.cpu01.dtb.fetch_acv                          0                       # ITB acv
system.cpu01.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu01.dtb.read_hits                    1062178                       # DTB read hits
system.cpu01.dtb.read_misses                     6507                       # DTB read misses
system.cpu01.dtb.read_acv                           0                       # DTB read access violations
system.cpu01.dtb.read_accesses                1068685                       # DTB read accesses
system.cpu01.dtb.write_hits                    263686                       # DTB write hits
system.cpu01.dtb.write_misses                   58080                       # DTB write misses
system.cpu01.dtb.write_acv                          0                       # DTB write access violations
system.cpu01.dtb.write_accesses                321766                       # DTB write accesses
system.cpu01.dtb.data_hits                    1325864                       # DTB hits
system.cpu01.dtb.data_misses                    64587                       # DTB misses
system.cpu01.dtb.data_acv                           0                       # DTB access violations
system.cpu01.dtb.data_accesses                1390451                       # DTB accesses
system.cpu01.itb.fetch_hits                    674299                       # ITB hits
system.cpu01.itb.fetch_misses                      58                       # ITB misses
system.cpu01.itb.fetch_acv                          0                       # ITB acv
system.cpu01.itb.fetch_accesses                674357                       # ITB accesses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.read_acv                           0                       # DTB read access violations
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.itb.write_acv                          0                       # DTB write access violations
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.data_hits                          0                       # DTB hits
system.cpu01.itb.data_misses                        0                       # DTB misses
system.cpu01.itb.data_acv                           0                       # DTB access violations
system.cpu01.itb.data_accesses                      0                       # DTB accesses
system.cpu01.numCycles                        7865744                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.fetch.icacheStallCycles            14784                       # Number of cycles fetch is stalled on an Icache miss
system.cpu01.fetch.Insts                      6635346                       # Number of instructions fetch has processed
system.cpu01.fetch.Branches                    236904                       # Number of branches that fetch encountered
system.cpu01.fetch.predictedBranches           228885                       # Number of branches that fetch has predicted taken
system.cpu01.fetch.Cycles                     7739128                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu01.fetch.SquashCycles                 36931                       # Number of cycles fetch has spent squashing
system.cpu01.fetch.MiscStallCycles                 39                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu01.fetch.NoActiveThreadStallCycles        68211                       # Number of stall cycles due to no active thread to fetch from
system.cpu01.fetch.PendingTrapStallCycles         2777                       # Number of stall cycles due to pending traps
system.cpu01.fetch.CacheLines                  674299                       # Number of cache lines fetched
system.cpu01.fetch.IcacheSquashes                 293                       # Number of outstanding Icache misses that were squashed
system.cpu01.fetch.rateDist::samples          7843404                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::mean            0.845978                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::stdev           2.202756                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::0                6632156     84.56%     84.56% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::1                  23195      0.30%     84.85% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::2                 242243      3.09%     87.94% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::3                  16593      0.21%     88.15% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::4                 249804      3.18%     91.34% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::5                  40271      0.51%     91.85% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::6                  78842      1.01%     92.86% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::7                  78137      1.00%     93.85% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::8                 482163      6.15%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::total            7843404                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.branchRate                0.030118                       # Number of branch fetches per cycle
system.cpu01.fetch.rate                      0.843575                       # Number of inst fetches per cycle
system.cpu01.decode.IdleCycles                 182898                       # Number of cycles decode is idle
system.cpu01.decode.BlockedCycles             6834843                       # Number of cycles decode is blocked
system.cpu01.decode.RunCycles                  254099                       # Number of cycles decode is running
system.cpu01.decode.UnblockCycles              485138                       # Number of cycles decode is unblocking
system.cpu01.decode.SquashCycles                18215                       # Number of cycles decode is squashing
system.cpu01.decode.BranchResolved              66347                       # Number of times decode resolved a branch
system.cpu01.decode.BranchMispred                 258                       # Number of times decode detected a branch misprediction
system.cpu01.decode.DecodedInsts              5825619                       # Number of instructions handled by decode
system.cpu01.decode.SquashedInsts                 988                       # Number of squashed instructions handled by decode
system.cpu01.rename.SquashCycles                18215                       # Number of cycles rename is squashing
system.cpu01.rename.IdleCycles                 294341                       # Number of cycles rename is idle
system.cpu01.rename.BlockCycles               3140437                       # Number of cycles rename is blocking
system.cpu01.rename.serializeStallCycles        17522                       # count of cycles rename stalled for serializing inst
system.cpu01.rename.RunCycles                  550257                       # Number of cycles rename is running
system.cpu01.rename.UnblockCycles             3754421                       # Number of cycles rename is unblocking
system.cpu01.rename.RenamedInsts              5679899                       # Number of instructions processed by rename
system.cpu01.rename.ROBFullEvents                  86                       # Number of times rename has blocked due to ROB full
system.cpu01.rename.IQFullEvents              2094883                       # Number of times rename has blocked due to IQ full
system.cpu01.rename.LQFullEvents              1584017                       # Number of times rename has blocked due to LQ full
system.cpu01.rename.SQFullEvents                44926                       # Number of times rename has blocked due to SQ full
system.cpu01.rename.RenamedOperands           5035724                       # Number of destination operands rename has renamed
system.cpu01.rename.RenameLookups             8370849                       # Number of register rename lookups that rename has made
system.cpu01.rename.int_rename_lookups        4355250                       # Number of integer rename lookups
system.cpu01.rename.fp_rename_lookups         4015594                       # Number of floating rename lookups
system.cpu01.rename.CommittedMaps             3644111                       # Number of HB maps that are committed
system.cpu01.rename.UndoneMaps                1391613                       # Number of HB maps that are undone due to squashing
system.cpu01.rename.serializingInsts              217                       # count of serializing insts renamed
system.cpu01.rename.tempSerializingInsts          205                       # count of temporary serializing insts renamed
system.cpu01.rename.skidInsts                 3276949                       # count of insts added to the skid buffer
system.cpu01.memDep0.insertedLoads            1085502                       # Number of loads inserted to the mem dependence unit.
system.cpu01.memDep0.insertedStores            429617                       # Number of stores inserted to the mem dependence unit.
system.cpu01.memDep0.conflictingLoads          353383                       # Number of conflicting loads.
system.cpu01.memDep0.conflictingStores         147125                       # Number of conflicting stores.
system.cpu01.iq.iqInstsAdded                  5666397                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu01.iq.iqNonSpecInstsAdded               228                       # Number of non-speculative instructions added to the IQ
system.cpu01.iq.iqInstsIssued                 5393707                       # Number of instructions issued
system.cpu01.iq.iqSquashedInstsIssued            5681                       # Number of squashed instructions issued
system.cpu01.iq.iqSquashedInstsExamined       1754381                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu01.iq.iqSquashedOperandsExamined       707696                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu01.iq.iqSquashedNonSpecRemoved           64                       # Number of squashed non-spec instructions that were removed
system.cpu01.iq.issued_per_cycle::samples      7843404                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::mean       0.687674                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::stdev      1.144136                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::0           4537577     57.85%     57.85% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::1           2203930     28.10%     85.95% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::2            678499      8.65%     94.60% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::3            191201      2.44%     97.04% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::4             90685      1.16%     98.20% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::5             49906      0.64%     98.83% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::6             32754      0.42%     99.25% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::7             20434      0.26%     99.51% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::8             38418      0.49%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::total       7843404                       # Number of insts issued each cycle
system.cpu01.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntAlu                  4890     15.75%     15.75% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntMult                    0      0.00%     15.75% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntDiv                     0      0.00%     15.75% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatAdd                   0      0.00%     15.75% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatCmp                   0      0.00%     15.75% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatCvt                   0      0.00%     15.75% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatMult               8211     26.44%     42.19% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatDiv                   0      0.00%     42.19% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatSqrt                  0      0.00%     42.19% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAdd                    0      0.00%     42.19% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAddAcc                 0      0.00%     42.19% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAlu                    0      0.00%     42.19% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdCmp                    0      0.00%     42.19% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdCvt                    0      0.00%     42.19% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMisc                   0      0.00%     42.19% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMult                   0      0.00%     42.19% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMultAcc                0      0.00%     42.19% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShift                  0      0.00%     42.19% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShiftAcc               0      0.00%     42.19% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdSqrt                   0      0.00%     42.19% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatAdd               0      0.00%     42.19% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatAlu               0      0.00%     42.19% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatCmp               0      0.00%     42.19% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatCvt               0      0.00%     42.19% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatDiv               0      0.00%     42.19% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMisc              0      0.00%     42.19% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMult              0      0.00%     42.19% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMultAcc            0      0.00%     42.19% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatSqrt              0      0.00%     42.19% # attempts to use FU when none available
system.cpu01.iq.fu_full::MemRead                17174     55.31%     97.50% # attempts to use FU when none available
system.cpu01.iq.fu_full::MemWrite                 775      2.50%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu01.iq.FU_type_0::IntAlu             1439263     26.68%     26.68% # Type of FU issued
system.cpu01.iq.FU_type_0::IntMult                 55      0.00%     26.69% # Type of FU issued
system.cpu01.iq.FU_type_0::IntDiv                   0      0.00%     26.69% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatAdd           1709404     31.69%     58.38% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatCmp                 0      0.00%     58.38% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatCvt                 0      0.00%     58.38% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatMult           852093     15.80%     74.18% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatDiv                 0      0.00%     74.18% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatSqrt                0      0.00%     74.18% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAdd                  0      0.00%     74.18% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAddAcc               0      0.00%     74.18% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAlu                  0      0.00%     74.18% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdCmp                  0      0.00%     74.18% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdCvt                  0      0.00%     74.18% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMisc                 0      0.00%     74.18% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMult                 0      0.00%     74.18% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMultAcc              0      0.00%     74.18% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShift                0      0.00%     74.18% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.18% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdSqrt                 0      0.00%     74.18% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.18% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.18% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.18% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.18% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.18% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.18% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMult            0      0.00%     74.18% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.18% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.18% # Type of FU issued
system.cpu01.iq.FU_type_0::MemRead            1070467     19.85%     94.02% # Type of FU issued
system.cpu01.iq.FU_type_0::MemWrite            322421      5.98%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::total              5393707                       # Type of FU issued
system.cpu01.iq.rate                         0.685721                       # Inst issue rate
system.cpu01.iq.fu_busy_cnt                     31050                       # FU busy when requested
system.cpu01.iq.fu_busy_rate                 0.005757                       # FU busy rate (busy events/executed inst)
system.cpu01.iq.int_inst_queue_reads         12946236                       # Number of integer instruction queue reads
system.cpu01.iq.int_inst_queue_writes         4562967                       # Number of integer instruction queue writes
system.cpu01.iq.int_inst_queue_wakeup_accesses      2370787                       # Number of integer instruction queue wakeup accesses
system.cpu01.iq.fp_inst_queue_reads           5721313                       # Number of floating instruction queue reads
system.cpu01.iq.fp_inst_queue_writes          2858103                       # Number of floating instruction queue writes
system.cpu01.iq.fp_inst_queue_wakeup_accesses      2856532                       # Number of floating instruction queue wakeup accesses
system.cpu01.iq.int_alu_accesses              2559991                       # Number of integer alu accesses
system.cpu01.iq.fp_alu_accesses               2864762                       # Number of floating point alu accesses
system.cpu01.iew.lsq.thread0.forwLoads           2756                       # Number of loads that had data forwarded from stores
system.cpu01.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu01.iew.lsq.thread0.squashedLoads       566812                       # Number of loads squashed
system.cpu01.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu01.iew.lsq.thread0.memOrderViolation           65                       # Number of memory ordering violations
system.cpu01.iew.lsq.thread0.squashedStores       299763                       # Number of stores squashed
system.cpu01.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu01.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu01.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu01.iew.lsq.thread0.cacheBlocked        83305                       # Number of times an access to memory failed due to the cache being blocked
system.cpu01.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu01.iew.iewSquashCycles                18215                       # Number of cycles IEW is squashing
system.cpu01.iew.iewBlockCycles               1110966                       # Number of cycles IEW is blocking
system.cpu01.iew.iewUnblockCycles              699160                       # Number of cycles IEW is unblocking
system.cpu01.iew.iewDispatchedInsts           5667615                       # Number of instructions dispatched to IQ
system.cpu01.iew.iewDispSquashedInsts              78                       # Number of squashed instructions skipped by dispatch
system.cpu01.iew.iewDispLoadInsts             1085502                       # Number of dispatched load instructions
system.cpu01.iew.iewDispStoreInsts             429617                       # Number of dispatched store instructions
system.cpu01.iew.iewDispNonSpecInsts              196                       # Number of dispatched non-speculative instructions
system.cpu01.iew.iewIQFullEvents                44188                       # Number of times the IQ has become full, causing a stall
system.cpu01.iew.iewLSQFullEvents              548976                       # Number of times the LSQ has become full, causing a stall
system.cpu01.iew.memOrderViolationEvents           65                       # Number of memory order violations
system.cpu01.iew.predictedTakenIncorrect           50                       # Number of branches that were predicted taken incorrectly
system.cpu01.iew.predictedNotTakenIncorrect          287                       # Number of branches that were predicted not taken incorrectly
system.cpu01.iew.branchMispredicts                337                       # Number of branch mispredicts detected at execute
system.cpu01.iew.iewExecutedInsts             5391001                       # Number of executed instructions
system.cpu01.iew.iewExecLoadInsts             1068685                       # Number of load instructions executed
system.cpu01.iew.iewExecSquashedInsts            2706                       # Number of squashed instructions skipped in execute
system.cpu01.iew.exec_swp                           0                       # number of swp insts executed
system.cpu01.iew.exec_nop                         990                       # number of nop insts executed
system.cpu01.iew.exec_refs                    1390451                       # number of memory reference insts executed
system.cpu01.iew.exec_branches                 213318                       # Number of branches executed
system.cpu01.iew.exec_stores                   321766                       # Number of stores executed
system.cpu01.iew.exec_rate                   0.685377                       # Inst execution rate
system.cpu01.iew.wb_sent                      5292473                       # cumulative count of insts sent to commit
system.cpu01.iew.wb_count                     5227319                       # cumulative count of insts written-back
system.cpu01.iew.wb_producers                 4288609                       # num instructions producing a value
system.cpu01.iew.wb_consumers                 5586861                       # num instructions consuming a value
system.cpu01.iew.wb_rate                     0.664568                       # insts written-back per cycle
system.cpu01.iew.wb_fanout                   0.767624                       # average fanout of values written-back
system.cpu01.commit.commitSquashedInsts       1753329                       # The number of squashed insts skipped by commit
system.cpu01.commit.commitNonSpecStalls           164                       # The number of times commit has been forced to stall to communicate backwards
system.cpu01.commit.branchMispredicts             289                       # The number of times a branch was mispredicted
system.cpu01.commit.committed_per_cycle::samples      7545780                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::mean     0.518544                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::stdev     1.208359                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::0      5440936     72.11%     72.11% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::1      1302904     17.27%     89.37% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::2       476551      6.32%     95.69% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::3       132020      1.75%     97.44% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::4         9998      0.13%     97.57% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::5        73691      0.98%     98.55% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::6         2368      0.03%     98.58% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::7        20396      0.27%     98.85% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::8        86916      1.15%    100.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::total      7545780                       # Number of insts commited each cycle
system.cpu01.commit.committedInsts            3912821                       # Number of instructions committed
system.cpu01.commit.committedOps              3912821                       # Number of ops (including micro ops) committed
system.cpu01.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu01.commit.refs                       648544                       # Number of memory references committed
system.cpu01.commit.loads                      518690                       # Number of loads committed
system.cpu01.commit.membars                        23                       # Number of memory barriers committed
system.cpu01.commit.branches                   177433                       # Number of branches committed
system.cpu01.commit.fp_insts                  2856049                       # Number of committed floating point instructions.
system.cpu01.commit.int_insts                 1356069                       # Number of committed integer instructions.
system.cpu01.commit.function_calls              65891                       # Number of function calls committed.
system.cpu01.commit.op_class_0::No_OpClass          581      0.01%      0.01% # Class of committed instruction
system.cpu01.commit.op_class_0::IntAlu         702507     17.95%     17.97% # Class of committed instruction
system.cpu01.commit.op_class_0::IntMult            52      0.00%     17.97% # Class of committed instruction
system.cpu01.commit.op_class_0::IntDiv              0      0.00%     17.97% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatAdd      1709120     43.68%     61.65% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatCmp            0      0.00%     61.65% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatCvt            0      0.00%     61.65% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatMult       851993     21.77%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatDiv            0      0.00%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatSqrt            0      0.00%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAdd             0      0.00%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAddAcc            0      0.00%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAlu             0      0.00%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdCmp             0      0.00%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdCvt             0      0.00%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMisc            0      0.00%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMult            0      0.00%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMultAcc            0      0.00%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShift            0      0.00%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShiftAcc            0      0.00%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdSqrt            0      0.00%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatAdd            0      0.00%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatAlu            0      0.00%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatCmp            0      0.00%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatCvt            0      0.00%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatDiv            0      0.00%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMisc            0      0.00%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMult            0      0.00%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::MemRead        518713     13.26%     96.68% # Class of committed instruction
system.cpu01.commit.op_class_0::MemWrite       129855      3.32%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::total         3912821                       # Class of committed instruction
system.cpu01.commit.bw_lim_events               86916                       # number cycles where commit BW limit reached
system.cpu01.rob.rob_reads                   12892704                       # The number of ROB reads
system.cpu01.rob.rob_writes                  11561693                       # The number of ROB writes
system.cpu01.timesIdled                           183                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu01.idleCycles                         22340                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu01.quiesceCycles                     936363                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu01.committedInsts                   3912244                       # Number of Instructions Simulated
system.cpu01.committedOps                     3912244                       # Number of Ops (including micro ops) Simulated
system.cpu01.cpi                             2.010545                       # CPI: Cycles Per Instruction
system.cpu01.cpi_total                       2.010545                       # CPI: Total CPI of All Threads
system.cpu01.ipc                             0.497377                       # IPC: Instructions Per Cycle
system.cpu01.ipc_total                       0.497377                       # IPC: Total IPC of All Threads
system.cpu01.int_regfile_reads                3853256                       # number of integer regfile reads
system.cpu01.int_regfile_writes               1920354                       # number of integer regfile writes
system.cpu01.fp_regfile_reads                 4014726                       # number of floating regfile reads
system.cpu01.fp_regfile_writes                2834973                       # number of floating regfile writes
system.cpu01.misc_regfile_reads                   376                       # number of misc regfile reads
system.cpu01.misc_regfile_writes                   57                       # number of misc regfile writes
system.cpu01.dcache.tags.replacements           51861                       # number of replacements
system.cpu01.dcache.tags.tagsinuse          60.432647                       # Cycle average of tags in use
system.cpu01.dcache.tags.total_refs           1003092                       # Total number of references to valid blocks.
system.cpu01.dcache.tags.sampled_refs           51924                       # Sample count of references to valid blocks.
system.cpu01.dcache.tags.avg_refs           19.318465                       # Average number of references to valid blocks.
system.cpu01.dcache.tags.warmup_cycle       561270357                       # Cycle when the warmup percentage was hit.
system.cpu01.dcache.tags.occ_blocks::cpu01.data    60.432647                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_percent::cpu01.data     0.944260                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::total     0.944260                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_task_id_blocks::1024           63                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::1           43                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::2           20                       # Occupied blocks per task id
system.cpu01.dcache.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.cpu01.dcache.tags.tag_accesses         2277676                       # Number of tag accesses
system.cpu01.dcache.tags.data_accesses        2277676                       # Number of data accesses
system.cpu01.dcache.ReadReq_hits::cpu01.data       914819                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_hits::total        914819                       # number of ReadReq hits
system.cpu01.dcache.WriteReq_hits::cpu01.data        88192                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_hits::total        88192                       # number of WriteReq hits
system.cpu01.dcache.LoadLockedReq_hits::cpu01.data           22                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_hits::total           22                       # number of LoadLockedReq hits
system.cpu01.dcache.StoreCondReq_hits::cpu01.data           23                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_hits::total           23                       # number of StoreCondReq hits
system.cpu01.dcache.demand_hits::cpu01.data      1003011                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::total        1003011                       # number of demand (read+write) hits
system.cpu01.dcache.overall_hits::cpu01.data      1003011                       # number of overall hits
system.cpu01.dcache.overall_hits::total       1003011                       # number of overall hits
system.cpu01.dcache.ReadReq_misses::cpu01.data        68100                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_misses::total        68100                       # number of ReadReq misses
system.cpu01.dcache.WriteReq_misses::cpu01.data        41635                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_misses::total        41635                       # number of WriteReq misses
system.cpu01.dcache.LoadLockedReq_misses::cpu01.data            9                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_misses::total            9                       # number of LoadLockedReq misses
system.cpu01.dcache.StoreCondReq_misses::cpu01.data            4                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu01.dcache.demand_misses::cpu01.data       109735                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::total       109735                       # number of demand (read+write) misses
system.cpu01.dcache.overall_misses::cpu01.data       109735                       # number of overall misses
system.cpu01.dcache.overall_misses::total       109735                       # number of overall misses
system.cpu01.dcache.ReadReq_miss_latency::cpu01.data   8215108290                       # number of ReadReq miss cycles
system.cpu01.dcache.ReadReq_miss_latency::total   8215108290                       # number of ReadReq miss cycles
system.cpu01.dcache.WriteReq_miss_latency::cpu01.data   5562005052                       # number of WriteReq miss cycles
system.cpu01.dcache.WriteReq_miss_latency::total   5562005052                       # number of WriteReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_latency::cpu01.data        58050                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_latency::total        58050                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_latency::cpu01.data        38313                       # number of StoreCondReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_latency::total        38313                       # number of StoreCondReq miss cycles
system.cpu01.dcache.demand_miss_latency::cpu01.data  13777113342                       # number of demand (read+write) miss cycles
system.cpu01.dcache.demand_miss_latency::total  13777113342                       # number of demand (read+write) miss cycles
system.cpu01.dcache.overall_miss_latency::cpu01.data  13777113342                       # number of overall miss cycles
system.cpu01.dcache.overall_miss_latency::total  13777113342                       # number of overall miss cycles
system.cpu01.dcache.ReadReq_accesses::cpu01.data       982919                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_accesses::total       982919                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::cpu01.data       129827                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::total       129827                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::cpu01.data           31                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::total           31                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::cpu01.data           27                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::total           27                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.demand_accesses::cpu01.data      1112746                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::total      1112746                       # number of demand (read+write) accesses
system.cpu01.dcache.overall_accesses::cpu01.data      1112746                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::total      1112746                       # number of overall (read+write) accesses
system.cpu01.dcache.ReadReq_miss_rate::cpu01.data     0.069283                       # miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_miss_rate::total     0.069283                       # miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_miss_rate::cpu01.data     0.320696                       # miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_miss_rate::total     0.320696                       # miss rate for WriteReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::cpu01.data     0.290323                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::total     0.290323                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::cpu01.data     0.148148                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::total     0.148148                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_miss_rate::cpu01.data     0.098616                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::total     0.098616                       # miss rate for demand accesses
system.cpu01.dcache.overall_miss_rate::cpu01.data     0.098616                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     0.098616                       # miss rate for overall accesses
system.cpu01.dcache.ReadReq_avg_miss_latency::cpu01.data 120633.014537                       # average ReadReq miss latency
system.cpu01.dcache.ReadReq_avg_miss_latency::total 120633.014537                       # average ReadReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::cpu01.data 133589.649382                       # average WriteReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::total 133589.649382                       # average WriteReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::cpu01.data         6450                       # average LoadLockedReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::total         6450                       # average LoadLockedReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::cpu01.data  9578.250000                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::total  9578.250000                       # average StoreCondReq miss latency
system.cpu01.dcache.demand_avg_miss_latency::cpu01.data 125548.943746                       # average overall miss latency
system.cpu01.dcache.demand_avg_miss_latency::total 125548.943746                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::cpu01.data 125548.943746                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::total 125548.943746                       # average overall miss latency
system.cpu01.dcache.blocked_cycles::no_mshrs       216632                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_targets          188                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_mshrs            7060                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_targets             9                       # number of cycles access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_mshrs    30.684419                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_targets    20.888889                       # average number of cycles each access was blocked
system.cpu01.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu01.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu01.dcache.writebacks::writebacks        47979                       # number of writebacks
system.cpu01.dcache.writebacks::total           47979                       # number of writebacks
system.cpu01.dcache.ReadReq_mshr_hits::cpu01.data        48017                       # number of ReadReq MSHR hits
system.cpu01.dcache.ReadReq_mshr_hits::total        48017                       # number of ReadReq MSHR hits
system.cpu01.dcache.WriteReq_mshr_hits::cpu01.data         9633                       # number of WriteReq MSHR hits
system.cpu01.dcache.WriteReq_mshr_hits::total         9633                       # number of WriteReq MSHR hits
system.cpu01.dcache.LoadLockedReq_mshr_hits::cpu01.data            3                       # number of LoadLockedReq MSHR hits
system.cpu01.dcache.LoadLockedReq_mshr_hits::total            3                       # number of LoadLockedReq MSHR hits
system.cpu01.dcache.demand_mshr_hits::cpu01.data        57650                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.demand_mshr_hits::total        57650                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.overall_mshr_hits::cpu01.data        57650                       # number of overall MSHR hits
system.cpu01.dcache.overall_mshr_hits::total        57650                       # number of overall MSHR hits
system.cpu01.dcache.ReadReq_mshr_misses::cpu01.data        20083                       # number of ReadReq MSHR misses
system.cpu01.dcache.ReadReq_mshr_misses::total        20083                       # number of ReadReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_misses::cpu01.data        32002                       # number of WriteReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_misses::total        32002                       # number of WriteReq MSHR misses
system.cpu01.dcache.LoadLockedReq_mshr_misses::cpu01.data            6                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.LoadLockedReq_mshr_misses::total            6                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.StoreCondReq_mshr_misses::cpu01.data            4                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.demand_mshr_misses::cpu01.data        52085                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.demand_mshr_misses::total        52085                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.overall_mshr_misses::cpu01.data        52085                       # number of overall MSHR misses
system.cpu01.dcache.overall_mshr_misses::total        52085                       # number of overall MSHR misses
system.cpu01.dcache.ReadReq_mshr_miss_latency::cpu01.data   2547423243                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_latency::total   2547423243                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_latency::cpu01.data   3871391847                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_latency::total   3871391847                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency::cpu01.data        37152                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency::total        37152                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_latency::cpu01.data        33669                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_latency::total        33669                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_latency::cpu01.data   6418815090                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_latency::total   6418815090                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_latency::cpu01.data   6418815090                       # number of overall MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_latency::total   6418815090                       # number of overall MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_rate::cpu01.data     0.020432                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_mshr_miss_rate::total     0.020432                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::cpu01.data     0.246497                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::total     0.246497                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::cpu01.data     0.193548                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::total     0.193548                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::cpu01.data     0.148148                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::total     0.148148                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_mshr_miss_rate::cpu01.data     0.046808                       # mshr miss rate for demand accesses
system.cpu01.dcache.demand_mshr_miss_rate::total     0.046808                       # mshr miss rate for demand accesses
system.cpu01.dcache.overall_mshr_miss_rate::cpu01.data     0.046808                       # mshr miss rate for overall accesses
system.cpu01.dcache.overall_mshr_miss_rate::total     0.046808                       # mshr miss rate for overall accesses
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency::cpu01.data 126844.756411                       # average ReadReq mshr miss latency
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency::total 126844.756411                       # average ReadReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency::cpu01.data 120973.434379                       # average WriteReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency::total 120973.434379                       # average WriteReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu01.data         6192                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency::total         6192                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency::cpu01.data  8417.250000                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency::total  8417.250000                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency::cpu01.data 123237.306134                       # average overall mshr miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency::total 123237.306134                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency::cpu01.data 123237.306134                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency::total 123237.306134                       # average overall mshr miss latency
system.cpu01.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.icache.tags.replacements             102                       # number of replacements
system.cpu01.icache.tags.tagsinuse         337.415098                       # Cycle average of tags in use
system.cpu01.icache.tags.total_refs            673695                       # Total number of references to valid blocks.
system.cpu01.icache.tags.sampled_refs             481                       # Sample count of references to valid blocks.
system.cpu01.icache.tags.avg_refs         1400.613306                       # Average number of references to valid blocks.
system.cpu01.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.icache.tags.occ_blocks::cpu01.inst   337.415098                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_percent::cpu01.inst     0.659014                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::total     0.659014                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_task_id_blocks::1024          379                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::3          374                       # Occupied blocks per task id
system.cpu01.icache.tags.occ_task_id_percent::1024     0.740234                       # Percentage of cache occupancy per task id
system.cpu01.icache.tags.tag_accesses         1349079                       # Number of tag accesses
system.cpu01.icache.tags.data_accesses        1349079                       # Number of data accesses
system.cpu01.icache.ReadReq_hits::cpu01.inst       673695                       # number of ReadReq hits
system.cpu01.icache.ReadReq_hits::total        673695                       # number of ReadReq hits
system.cpu01.icache.demand_hits::cpu01.inst       673695                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::total         673695                       # number of demand (read+write) hits
system.cpu01.icache.overall_hits::cpu01.inst       673695                       # number of overall hits
system.cpu01.icache.overall_hits::total        673695                       # number of overall hits
system.cpu01.icache.ReadReq_misses::cpu01.inst          604                       # number of ReadReq misses
system.cpu01.icache.ReadReq_misses::total          604                       # number of ReadReq misses
system.cpu01.icache.demand_misses::cpu01.inst          604                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::total          604                       # number of demand (read+write) misses
system.cpu01.icache.overall_misses::cpu01.inst          604                       # number of overall misses
system.cpu01.icache.overall_misses::total          604                       # number of overall misses
system.cpu01.icache.ReadReq_miss_latency::cpu01.inst     70657299                       # number of ReadReq miss cycles
system.cpu01.icache.ReadReq_miss_latency::total     70657299                       # number of ReadReq miss cycles
system.cpu01.icache.demand_miss_latency::cpu01.inst     70657299                       # number of demand (read+write) miss cycles
system.cpu01.icache.demand_miss_latency::total     70657299                       # number of demand (read+write) miss cycles
system.cpu01.icache.overall_miss_latency::cpu01.inst     70657299                       # number of overall miss cycles
system.cpu01.icache.overall_miss_latency::total     70657299                       # number of overall miss cycles
system.cpu01.icache.ReadReq_accesses::cpu01.inst       674299                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_accesses::total       674299                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.demand_accesses::cpu01.inst       674299                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::total       674299                       # number of demand (read+write) accesses
system.cpu01.icache.overall_accesses::cpu01.inst       674299                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::total       674299                       # number of overall (read+write) accesses
system.cpu01.icache.ReadReq_miss_rate::cpu01.inst     0.000896                       # miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_miss_rate::total     0.000896                       # miss rate for ReadReq accesses
system.cpu01.icache.demand_miss_rate::cpu01.inst     0.000896                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::total     0.000896                       # miss rate for demand accesses
system.cpu01.icache.overall_miss_rate::cpu01.inst     0.000896                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::total     0.000896                       # miss rate for overall accesses
system.cpu01.icache.ReadReq_avg_miss_latency::cpu01.inst 116982.283113                       # average ReadReq miss latency
system.cpu01.icache.ReadReq_avg_miss_latency::total 116982.283113                       # average ReadReq miss latency
system.cpu01.icache.demand_avg_miss_latency::cpu01.inst 116982.283113                       # average overall miss latency
system.cpu01.icache.demand_avg_miss_latency::total 116982.283113                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::cpu01.inst 116982.283113                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::total 116982.283113                       # average overall miss latency
system.cpu01.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.icache.fast_writes                     0                       # number of fast writes performed
system.cpu01.icache.cache_copies                    0                       # number of cache copies performed
system.cpu01.icache.writebacks::writebacks          102                       # number of writebacks
system.cpu01.icache.writebacks::total             102                       # number of writebacks
system.cpu01.icache.ReadReq_mshr_hits::cpu01.inst          123                       # number of ReadReq MSHR hits
system.cpu01.icache.ReadReq_mshr_hits::total          123                       # number of ReadReq MSHR hits
system.cpu01.icache.demand_mshr_hits::cpu01.inst          123                       # number of demand (read+write) MSHR hits
system.cpu01.icache.demand_mshr_hits::total          123                       # number of demand (read+write) MSHR hits
system.cpu01.icache.overall_mshr_hits::cpu01.inst          123                       # number of overall MSHR hits
system.cpu01.icache.overall_mshr_hits::total          123                       # number of overall MSHR hits
system.cpu01.icache.ReadReq_mshr_misses::cpu01.inst          481                       # number of ReadReq MSHR misses
system.cpu01.icache.ReadReq_mshr_misses::total          481                       # number of ReadReq MSHR misses
system.cpu01.icache.demand_mshr_misses::cpu01.inst          481                       # number of demand (read+write) MSHR misses
system.cpu01.icache.demand_mshr_misses::total          481                       # number of demand (read+write) MSHR misses
system.cpu01.icache.overall_mshr_misses::cpu01.inst          481                       # number of overall MSHR misses
system.cpu01.icache.overall_mshr_misses::total          481                       # number of overall MSHR misses
system.cpu01.icache.ReadReq_mshr_miss_latency::cpu01.inst     50282910                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_latency::total     50282910                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_latency::cpu01.inst     50282910                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_latency::total     50282910                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_latency::cpu01.inst     50282910                       # number of overall MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_latency::total     50282910                       # number of overall MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_rate::cpu01.inst     0.000713                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_mshr_miss_rate::total     0.000713                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.demand_mshr_miss_rate::cpu01.inst     0.000713                       # mshr miss rate for demand accesses
system.cpu01.icache.demand_mshr_miss_rate::total     0.000713                       # mshr miss rate for demand accesses
system.cpu01.icache.overall_mshr_miss_rate::cpu01.inst     0.000713                       # mshr miss rate for overall accesses
system.cpu01.icache.overall_mshr_miss_rate::total     0.000713                       # mshr miss rate for overall accesses
system.cpu01.icache.ReadReq_avg_mshr_miss_latency::cpu01.inst 104538.274428                       # average ReadReq mshr miss latency
system.cpu01.icache.ReadReq_avg_mshr_miss_latency::total 104538.274428                       # average ReadReq mshr miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency::cpu01.inst 104538.274428                       # average overall mshr miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency::total 104538.274428                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency::cpu01.inst 104538.274428                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency::total 104538.274428                       # average overall mshr miss latency
system.cpu01.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.branchPred.lookups                240486                       # Number of BP lookups
system.cpu02.branchPred.condPredicted          107558                       # Number of conditional branches predicted
system.cpu02.branchPred.condIncorrect             480                       # Number of conditional branches incorrect
system.cpu02.branchPred.BTBLookups             170388                       # Number of BTB lookups
system.cpu02.branchPred.BTBHits                164139                       # Number of BTB hits
system.cpu02.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu02.branchPred.BTBHitPct           96.332488                       # BTB Hit Percentage
system.cpu02.branchPred.usedRAS                 66249                       # Number of times the RAS was used to get a target.
system.cpu02.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu02.branchPred.indirectLookups            54                       # Number of indirect predictor lookups.
system.cpu02.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu02.branchPred.indirectMisses             54                       # Number of indirect misses.
system.cpu02.branchPredindirectMispredicted           14                       # Number of mispredicted indirect branches.
system.cpu02.dtb.fetch_hits                         0                       # ITB hits
system.cpu02.dtb.fetch_misses                       0                       # ITB misses
system.cpu02.dtb.fetch_acv                          0                       # ITB acv
system.cpu02.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu02.dtb.read_hits                    1099732                       # DTB read hits
system.cpu02.dtb.read_misses                     6898                       # DTB read misses
system.cpu02.dtb.read_acv                           0                       # DTB read access violations
system.cpu02.dtb.read_accesses                1106630                       # DTB read accesses
system.cpu02.dtb.write_hits                    266194                       # DTB write hits
system.cpu02.dtb.write_misses                   56893                       # DTB write misses
system.cpu02.dtb.write_acv                          0                       # DTB write access violations
system.cpu02.dtb.write_accesses                323087                       # DTB write accesses
system.cpu02.dtb.data_hits                    1365926                       # DTB hits
system.cpu02.dtb.data_misses                    63791                       # DTB misses
system.cpu02.dtb.data_acv                           0                       # DTB access violations
system.cpu02.dtb.data_accesses                1429717                       # DTB accesses
system.cpu02.itb.fetch_hits                    676626                       # ITB hits
system.cpu02.itb.fetch_misses                      63                       # ITB misses
system.cpu02.itb.fetch_acv                          0                       # ITB acv
system.cpu02.itb.fetch_accesses                676689                       # ITB accesses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.read_acv                           0                       # DTB read access violations
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.itb.write_acv                          0                       # DTB write access violations
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.data_hits                          0                       # DTB hits
system.cpu02.itb.data_misses                        0                       # DTB misses
system.cpu02.itb.data_acv                           0                       # DTB access violations
system.cpu02.itb.data_accesses                      0                       # DTB accesses
system.cpu02.numCycles                        7965092                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.fetch.icacheStallCycles            11976                       # Number of cycles fetch is stalled on an Icache miss
system.cpu02.fetch.Insts                      6665156                       # Number of instructions fetch has processed
system.cpu02.fetch.Branches                    240486                       # Number of branches that fetch encountered
system.cpu02.fetch.predictedBranches           230388                       # Number of branches that fetch has predicted taken
system.cpu02.fetch.Cycles                     7861400                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu02.fetch.SquashCycles                 36575                       # Number of cycles fetch has spent squashing
system.cpu02.fetch.MiscStallCycles                 31                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu02.fetch.NoActiveThreadStallCycles        70048                       # Number of stall cycles due to no active thread to fetch from
system.cpu02.fetch.PendingTrapStallCycles         1836                       # Number of stall cycles due to pending traps
system.cpu02.fetch.CacheLines                  676626                       # Number of cache lines fetched
system.cpu02.fetch.IcacheSquashes                 215                       # Number of outstanding Icache misses that were squashed
system.cpu02.fetch.rateDist::samples          7963578                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::mean            0.836955                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::stdev           2.191834                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::0                6745546     84.70%     84.70% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::1                  23901      0.30%     85.01% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::2                 243086      3.05%     88.06% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::3                  17863      0.22%     88.28% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::4                 250935      3.15%     91.43% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::5                  40917      0.51%     91.95% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::6                  79299      1.00%     92.94% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::7                  78873      0.99%     93.93% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::8                 483158      6.07%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::total            7963578                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.branchRate                0.030192                       # Number of branch fetches per cycle
system.cpu02.fetch.rate                      0.836796                       # Number of inst fetches per cycle
system.cpu02.decode.IdleCycles                 181142                       # Number of cycles decode is idle
system.cpu02.decode.BlockedCycles             6950802                       # Number of cycles decode is blocked
system.cpu02.decode.RunCycles                  254750                       # Number of cycles decode is running
system.cpu02.decode.UnblockCycles              488778                       # Number of cycles decode is unblocking
system.cpu02.decode.SquashCycles                18058                       # Number of cycles decode is squashing
system.cpu02.decode.BranchResolved              66217                       # Number of times decode resolved a branch
system.cpu02.decode.BranchMispred                 240                       # Number of times decode detected a branch misprediction
system.cpu02.decode.DecodedInsts              5860205                       # Number of instructions handled by decode
system.cpu02.decode.SquashedInsts                 950                       # Number of squashed instructions handled by decode
system.cpu02.rename.SquashCycles                18058                       # Number of cycles rename is squashing
system.cpu02.rename.IdleCycles                 293833                       # Number of cycles rename is idle
system.cpu02.rename.BlockCycles               3240605                       # Number of cycles rename is blocking
system.cpu02.rename.serializeStallCycles        10274                       # count of cycles rename stalled for serializing inst
system.cpu02.rename.RunCycles                  553126                       # Number of cycles rename is running
system.cpu02.rename.UnblockCycles             3777634                       # Number of cycles rename is unblocking
system.cpu02.rename.RenamedInsts              5716271                       # Number of instructions processed by rename
system.cpu02.rename.ROBFullEvents                   5                       # Number of times rename has blocked due to ROB full
system.cpu02.rename.IQFullEvents              2110129                       # Number of times rename has blocked due to IQ full
system.cpu02.rename.LQFullEvents              1575073                       # Number of times rename has blocked due to LQ full
system.cpu02.rename.SQFullEvents                66883                       # Number of times rename has blocked due to SQ full
system.cpu02.rename.RenamedOperands           5062389                       # Number of destination operands rename has renamed
system.cpu02.rename.RenameLookups             8416996                       # Number of register rename lookups that rename has made
system.cpu02.rename.int_rename_lookups        4400204                       # Number of integer rename lookups
system.cpu02.rename.fp_rename_lookups         4016788                       # Number of floating rename lookups
system.cpu02.rename.CommittedMaps             3679821                       # Number of HB maps that are committed
system.cpu02.rename.UndoneMaps                1382568                       # Number of HB maps that are undone due to squashing
system.cpu02.rename.serializingInsts              171                       # count of serializing insts renamed
system.cpu02.rename.tempSerializingInsts          158                       # count of temporary serializing insts renamed
system.cpu02.rename.skidInsts                 3297922                       # count of insts added to the skid buffer
system.cpu02.memDep0.insertedLoads            1097613                       # Number of loads inserted to the mem dependence unit.
system.cpu02.memDep0.insertedStores            433630                       # Number of stores inserted to the mem dependence unit.
system.cpu02.memDep0.conflictingLoads          352417                       # Number of conflicting loads.
system.cpu02.memDep0.conflictingStores         172059                       # Number of conflicting stores.
system.cpu02.iq.iqInstsAdded                  5702571                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu02.iq.iqNonSpecInstsAdded               173                       # Number of non-speculative instructions added to the IQ
system.cpu02.iq.iqInstsIssued                 5449927                       # Number of instructions issued
system.cpu02.iq.iqSquashedInstsIssued            5613                       # Number of squashed instructions issued
system.cpu02.iq.iqSquashedInstsExamined       1742963                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu02.iq.iqSquashedOperandsExamined       718004                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu02.iq.iqSquashedNonSpecRemoved           51                       # Number of squashed non-spec instructions that were removed
system.cpu02.iq.issued_per_cycle::samples      7963578                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::mean       0.684357                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::stdev      1.148197                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::0           4637721     58.24%     58.24% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::1           2215228     27.82%     86.05% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::2            679793      8.54%     94.59% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::3            188380      2.37%     96.96% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::4             94356      1.18%     98.14% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::5             54175      0.68%     98.82% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::6             34660      0.44%     99.26% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::7             20406      0.26%     99.51% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::8             38859      0.49%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::total       7963578                       # Number of insts issued each cycle
system.cpu02.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntAlu                  5927     15.42%     15.42% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntMult                    0      0.00%     15.42% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntDiv                     0      0.00%     15.42% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatAdd                   0      0.00%     15.42% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatCmp                   0      0.00%     15.42% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatCvt                   0      0.00%     15.42% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatMult               8229     21.42%     36.84% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatDiv                   0      0.00%     36.84% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatSqrt                  0      0.00%     36.84% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAdd                    0      0.00%     36.84% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAddAcc                 0      0.00%     36.84% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAlu                    0      0.00%     36.84% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdCmp                    0      0.00%     36.84% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdCvt                    0      0.00%     36.84% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMisc                   0      0.00%     36.84% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMult                   0      0.00%     36.84% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMultAcc                0      0.00%     36.84% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShift                  0      0.00%     36.84% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShiftAcc               0      0.00%     36.84% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdSqrt                   0      0.00%     36.84% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatAdd               0      0.00%     36.84% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatAlu               0      0.00%     36.84% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatCmp               0      0.00%     36.84% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatCvt               0      0.00%     36.84% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatDiv               0      0.00%     36.84% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMisc              0      0.00%     36.84% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMult              0      0.00%     36.84% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMultAcc            0      0.00%     36.84% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatSqrt              0      0.00%     36.84% # attempts to use FU when none available
system.cpu02.iq.fu_full::MemRead                23378     60.84%     97.68% # attempts to use FU when none available
system.cpu02.iq.fu_full::MemWrite                 892      2.32%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu02.iq.FU_type_0::IntAlu             1454656     26.69%     26.69% # Type of FU issued
system.cpu02.iq.FU_type_0::IntMult                  6      0.00%     26.69% # Type of FU issued
system.cpu02.iq.FU_type_0::IntDiv                   0      0.00%     26.69% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatAdd           1710969     31.39%     58.09% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatCmp                 0      0.00%     58.09% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatCvt                 0      0.00%     58.09% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatMult           852305     15.64%     73.72% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatDiv                 0      0.00%     73.72% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatSqrt                0      0.00%     73.72% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAdd                  0      0.00%     73.72% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAddAcc               0      0.00%     73.72% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAlu                  0      0.00%     73.72% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdCmp                  0      0.00%     73.72% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdCvt                  0      0.00%     73.72% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMisc                 0      0.00%     73.72% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMult                 0      0.00%     73.72% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMultAcc              0      0.00%     73.72% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShift                0      0.00%     73.72% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.72% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdSqrt                 0      0.00%     73.72% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.72% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.72% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.72% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.72% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.72% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.72% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMult            0      0.00%     73.72% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.72% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.72% # Type of FU issued
system.cpu02.iq.FU_type_0::MemRead            1108230     20.33%     94.06% # Type of FU issued
system.cpu02.iq.FU_type_0::MemWrite            323757      5.94%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::total              5449927                       # Type of FU issued
system.cpu02.iq.rate                         0.684226                       # Inst issue rate
system.cpu02.iq.fu_busy_cnt                     38426                       # FU busy when requested
system.cpu02.iq.fu_busy_rate                 0.007051                       # FU busy rate (busy events/executed inst)
system.cpu02.iq.int_inst_queue_reads         13182458                       # Number of integer instruction queue reads
system.cpu02.iq.int_inst_queue_writes         4585577                       # Number of integer instruction queue writes
system.cpu02.iq.int_inst_queue_wakeup_accesses      2397876                       # Number of integer instruction queue wakeup accesses
system.cpu02.iq.fp_inst_queue_reads           5725013                       # Number of floating instruction queue reads
system.cpu02.iq.fp_inst_queue_writes          2860201                       # Number of floating instruction queue writes
system.cpu02.iq.fp_inst_queue_wakeup_accesses      2858357                       # Number of floating instruction queue wakeup accesses
system.cpu02.iq.int_alu_accesses              2621728                       # Number of integer alu accesses
system.cpu02.iq.fp_alu_accesses               2866621                       # Number of floating point alu accesses
system.cpu02.iew.lsq.thread0.forwLoads           3054                       # Number of loads that had data forwarded from stores
system.cpu02.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu02.iew.lsq.thread0.squashedLoads       563005                       # Number of loads squashed
system.cpu02.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu02.iew.lsq.thread0.memOrderViolation           76                       # Number of memory ordering violations
system.cpu02.iew.lsq.thread0.squashedStores       297827                       # Number of stores squashed
system.cpu02.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu02.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu02.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu02.iew.lsq.thread0.cacheBlocked       112951                       # Number of times an access to memory failed due to the cache being blocked
system.cpu02.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu02.iew.iewSquashCycles                18058                       # Number of cycles IEW is squashing
system.cpu02.iew.iewBlockCycles               1170052                       # Number of cycles IEW is blocking
system.cpu02.iew.iewUnblockCycles              735285                       # Number of cycles IEW is unblocking
system.cpu02.iew.iewDispatchedInsts           5703621                       # Number of instructions dispatched to IQ
system.cpu02.iew.iewDispSquashedInsts             100                       # Number of squashed instructions skipped by dispatch
system.cpu02.iew.iewDispLoadInsts             1097613                       # Number of dispatched load instructions
system.cpu02.iew.iewDispStoreInsts             433630                       # Number of dispatched store instructions
system.cpu02.iew.iewDispNonSpecInsts              155                       # Number of dispatched non-speculative instructions
system.cpu02.iew.iewIQFullEvents                44426                       # Number of times the IQ has become full, causing a stall
system.cpu02.iew.iewLSQFullEvents              584841                       # Number of times the LSQ has become full, causing a stall
system.cpu02.iew.memOrderViolationEvents           76                       # Number of memory order violations
system.cpu02.iew.predictedTakenIncorrect           48                       # Number of branches that were predicted taken incorrectly
system.cpu02.iew.predictedNotTakenIncorrect          240                       # Number of branches that were predicted not taken incorrectly
system.cpu02.iew.branchMispredicts                288                       # Number of branch mispredicts detected at execute
system.cpu02.iew.iewExecutedInsts             5447344                       # Number of executed instructions
system.cpu02.iew.iewExecLoadInsts             1106630                       # Number of load instructions executed
system.cpu02.iew.iewExecSquashedInsts            2583                       # Number of squashed instructions skipped in execute
system.cpu02.iew.exec_swp                           0                       # number of swp insts executed
system.cpu02.iew.exec_nop                         877                       # number of nop insts executed
system.cpu02.iew.exec_refs                    1429717                       # number of memory reference insts executed
system.cpu02.iew.exec_branches                 217010                       # Number of branches executed
system.cpu02.iew.exec_stores                   323087                       # Number of stores executed
system.cpu02.iew.exec_rate                   0.683902                       # Inst execution rate
system.cpu02.iew.wb_sent                      5320578                       # cumulative count of insts sent to commit
system.cpu02.iew.wb_count                     5256233                       # cumulative count of insts written-back
system.cpu02.iew.wb_producers                 4304674                       # num instructions producing a value
system.cpu02.iew.wb_consumers                 5598301                       # num instructions consuming a value
system.cpu02.iew.wb_rate                     0.659909                       # insts written-back per cycle
system.cpu02.iew.wb_fanout                   0.768925                       # average fanout of values written-back
system.cpu02.commit.commitSquashedInsts       1740883                       # The number of squashed insts skipped by commit
system.cpu02.commit.commitNonSpecStalls           122                       # The number of times commit has been forced to stall to communicate backwards
system.cpu02.commit.branchMispredicts             251                       # The number of times a branch was mispredicted
system.cpu02.commit.committed_per_cycle::samples      7665831                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::mean     0.516605                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::stdev     1.212123                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::0      5547974     72.37%     72.37% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::1      1307430     17.06%     89.43% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::2       478687      6.24%     95.67% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::3       132510      1.73%     97.40% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::4         9898      0.13%     97.53% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::5        75871      0.99%     98.52% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::6         4413      0.06%     98.58% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::7        19935      0.26%     98.84% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::8        89113      1.16%    100.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::total      7665831                       # Number of insts commited each cycle
system.cpu02.commit.committedInsts            3960208                       # Number of instructions committed
system.cpu02.commit.committedOps              3960208                       # Number of ops (including micro ops) committed
system.cpu02.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu02.commit.refs                       670411                       # Number of memory references committed
system.cpu02.commit.loads                      534608                       # Number of loads committed
system.cpu02.commit.membars                        14                       # Number of memory barriers committed
system.cpu02.commit.branches                   181195                       # Number of branches committed
system.cpu02.commit.fp_insts                  2857783                       # Number of committed floating point instructions.
system.cpu02.commit.int_insts                 1402996                       # Number of committed integer instructions.
system.cpu02.commit.function_calls              65799                       # Number of function calls committed.
system.cpu02.commit.op_class_0::No_OpClass          431      0.01%      0.01% # Class of committed instruction
system.cpu02.commit.op_class_0::IntAlu         726562     18.35%     18.36% # Class of committed instruction
system.cpu02.commit.op_class_0::IntMult             2      0.00%     18.36% # Class of committed instruction
system.cpu02.commit.op_class_0::IntDiv              0      0.00%     18.36% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatAdd      1710590     43.19%     61.55% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatCmp            0      0.00%     61.55% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatCvt            0      0.00%     61.55% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatMult       852197     21.52%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatDiv            0      0.00%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatSqrt            0      0.00%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAdd             0      0.00%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAddAcc            0      0.00%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAlu             0      0.00%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdCmp             0      0.00%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdCvt             0      0.00%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMisc            0      0.00%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMult            0      0.00%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMultAcc            0      0.00%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShift            0      0.00%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShiftAcc            0      0.00%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdSqrt            0      0.00%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatAdd            0      0.00%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatAlu            0      0.00%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatCmp            0      0.00%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatCvt            0      0.00%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatDiv            0      0.00%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMisc            0      0.00%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMult            0      0.00%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::MemRead        534622     13.50%     96.57% # Class of committed instruction
system.cpu02.commit.op_class_0::MemWrite       135804      3.43%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::total         3960208                       # Class of committed instruction
system.cpu02.commit.bw_lim_events               89113                       # number cycles where commit BW limit reached
system.cpu02.rob.rob_reads                   13047202                       # The number of ROB reads
system.cpu02.rob.rob_writes                  11629859                       # The number of ROB writes
system.cpu02.timesIdled                            54                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu02.idleCycles                          1514                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu02.quiesceCycles                     837015                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu02.committedInsts                   3959781                       # Number of Instructions Simulated
system.cpu02.committedOps                     3959781                       # Number of Ops (including micro ops) Simulated
system.cpu02.cpi                             2.011498                       # CPI: Cycles Per Instruction
system.cpu02.cpi_total                       2.011498                       # CPI: Total CPI of All Threads
system.cpu02.ipc                             0.497142                       # IPC: Instructions Per Cycle
system.cpu02.ipc_total                       0.497142                       # IPC: Total IPC of All Threads
system.cpu02.int_regfile_reads                3913639                       # number of integer regfile reads
system.cpu02.int_regfile_writes               1940207                       # number of integer regfile writes
system.cpu02.fp_regfile_reads                 4015789                       # number of floating regfile reads
system.cpu02.fp_regfile_writes                2835707                       # number of floating regfile writes
system.cpu02.misc_regfile_reads                   188                       # number of misc regfile reads
system.cpu02.misc_regfile_writes                   38                       # number of misc regfile writes
system.cpu02.dcache.tags.replacements           53882                       # number of replacements
system.cpu02.dcache.tags.tagsinuse          60.302425                       # Cycle average of tags in use
system.cpu02.dcache.tags.total_refs           1005744                       # Total number of references to valid blocks.
system.cpu02.dcache.tags.sampled_refs           53943                       # Sample count of references to valid blocks.
system.cpu02.dcache.tags.avg_refs           18.644569                       # Average number of references to valid blocks.
system.cpu02.dcache.tags.warmup_cycle       570684906                       # Cycle when the warmup percentage was hit.
system.cpu02.dcache.tags.occ_blocks::cpu02.data    60.302425                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_percent::cpu02.data     0.942225                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::total     0.942225                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_task_id_blocks::1024           61                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::1           46                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu02.dcache.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.cpu02.dcache.tags.tag_accesses         2309276                       # Number of tag accesses
system.cpu02.dcache.tags.data_accesses        2309276                       # Number of data accesses
system.cpu02.dcache.ReadReq_hits::cpu02.data       914197                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_hits::total        914197                       # number of ReadReq hits
system.cpu02.dcache.WriteReq_hits::cpu02.data        91500                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_hits::total        91500                       # number of WriteReq hits
system.cpu02.dcache.LoadLockedReq_hits::cpu02.data           17                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_hits::total           17                       # number of LoadLockedReq hits
system.cpu02.dcache.StoreCondReq_hits::cpu02.data           14                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_hits::total           14                       # number of StoreCondReq hits
system.cpu02.dcache.demand_hits::cpu02.data      1005697                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::total        1005697                       # number of demand (read+write) hits
system.cpu02.dcache.overall_hits::cpu02.data      1005697                       # number of overall hits
system.cpu02.dcache.overall_hits::total       1005697                       # number of overall hits
system.cpu02.dcache.ReadReq_misses::cpu02.data        77583                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_misses::total        77583                       # number of ReadReq misses
system.cpu02.dcache.WriteReq_misses::cpu02.data        44285                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_misses::total        44285                       # number of WriteReq misses
system.cpu02.dcache.LoadLockedReq_misses::cpu02.data            4                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu02.dcache.StoreCondReq_misses::cpu02.data            4                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu02.dcache.demand_misses::cpu02.data       121868                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::total       121868                       # number of demand (read+write) misses
system.cpu02.dcache.overall_misses::cpu02.data       121868                       # number of overall misses
system.cpu02.dcache.overall_misses::total       121868                       # number of overall misses
system.cpu02.dcache.ReadReq_miss_latency::cpu02.data   9323574201                       # number of ReadReq miss cycles
system.cpu02.dcache.ReadReq_miss_latency::total   9323574201                       # number of ReadReq miss cycles
system.cpu02.dcache.WriteReq_miss_latency::cpu02.data   6015383824                       # number of WriteReq miss cycles
system.cpu02.dcache.WriteReq_miss_latency::total   6015383824                       # number of WriteReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_latency::cpu02.data        27864                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_latency::total        27864                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_latency::cpu02.data        27864                       # number of StoreCondReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_latency::total        27864                       # number of StoreCondReq miss cycles
system.cpu02.dcache.demand_miss_latency::cpu02.data  15338958025                       # number of demand (read+write) miss cycles
system.cpu02.dcache.demand_miss_latency::total  15338958025                       # number of demand (read+write) miss cycles
system.cpu02.dcache.overall_miss_latency::cpu02.data  15338958025                       # number of overall miss cycles
system.cpu02.dcache.overall_miss_latency::total  15338958025                       # number of overall miss cycles
system.cpu02.dcache.ReadReq_accesses::cpu02.data       991780                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_accesses::total       991780                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::cpu02.data       135785                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::total       135785                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::cpu02.data           21                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::total           21                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::cpu02.data           18                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::total           18                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.demand_accesses::cpu02.data      1127565                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::total      1127565                       # number of demand (read+write) accesses
system.cpu02.dcache.overall_accesses::cpu02.data      1127565                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::total      1127565                       # number of overall (read+write) accesses
system.cpu02.dcache.ReadReq_miss_rate::cpu02.data     0.078226                       # miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_miss_rate::total     0.078226                       # miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_miss_rate::cpu02.data     0.326141                       # miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_miss_rate::total     0.326141                       # miss rate for WriteReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::cpu02.data     0.190476                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::total     0.190476                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::cpu02.data     0.222222                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::total     0.222222                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_miss_rate::cpu02.data     0.108081                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::total     0.108081                       # miss rate for demand accesses
system.cpu02.dcache.overall_miss_rate::cpu02.data     0.108081                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     0.108081                       # miss rate for overall accesses
system.cpu02.dcache.ReadReq_avg_miss_latency::cpu02.data 120175.479177                       # average ReadReq miss latency
system.cpu02.dcache.ReadReq_avg_miss_latency::total 120175.479177                       # average ReadReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::cpu02.data 135833.438501                       # average WriteReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::total 135833.438501                       # average WriteReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::cpu02.data         6966                       # average LoadLockedReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::total         6966                       # average LoadLockedReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::cpu02.data         6966                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::total         6966                       # average StoreCondReq miss latency
system.cpu02.dcache.demand_avg_miss_latency::cpu02.data 125865.346317                       # average overall miss latency
system.cpu02.dcache.demand_avg_miss_latency::total 125865.346317                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::cpu02.data 125865.346317                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::total 125865.346317                       # average overall miss latency
system.cpu02.dcache.blocked_cycles::no_mshrs       247795                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_targets          172                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_mshrs            8326                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_targets            11                       # number of cycles access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_mshrs    29.761590                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_targets    15.636364                       # average number of cycles each access was blocked
system.cpu02.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu02.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu02.dcache.writebacks::writebacks        49389                       # number of writebacks
system.cpu02.dcache.writebacks::total           49389                       # number of writebacks
system.cpu02.dcache.ReadReq_mshr_hits::cpu02.data        55666                       # number of ReadReq MSHR hits
system.cpu02.dcache.ReadReq_mshr_hits::total        55666                       # number of ReadReq MSHR hits
system.cpu02.dcache.WriteReq_mshr_hits::cpu02.data        12116                       # number of WriteReq MSHR hits
system.cpu02.dcache.WriteReq_mshr_hits::total        12116                       # number of WriteReq MSHR hits
system.cpu02.dcache.LoadLockedReq_mshr_hits::cpu02.data            1                       # number of LoadLockedReq MSHR hits
system.cpu02.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu02.dcache.demand_mshr_hits::cpu02.data        67782                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.demand_mshr_hits::total        67782                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.overall_mshr_hits::cpu02.data        67782                       # number of overall MSHR hits
system.cpu02.dcache.overall_mshr_hits::total        67782                       # number of overall MSHR hits
system.cpu02.dcache.ReadReq_mshr_misses::cpu02.data        21917                       # number of ReadReq MSHR misses
system.cpu02.dcache.ReadReq_mshr_misses::total        21917                       # number of ReadReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_misses::cpu02.data        32169                       # number of WriteReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_misses::total        32169                       # number of WriteReq MSHR misses
system.cpu02.dcache.LoadLockedReq_mshr_misses::cpu02.data            3                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.StoreCondReq_mshr_misses::cpu02.data            4                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.demand_mshr_misses::cpu02.data        54086                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.demand_mshr_misses::total        54086                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.overall_mshr_misses::cpu02.data        54086                       # number of overall MSHR misses
system.cpu02.dcache.overall_mshr_misses::total        54086                       # number of overall MSHR misses
system.cpu02.dcache.ReadReq_mshr_miss_latency::cpu02.data   2778383295                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_latency::total   2778383295                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_latency::cpu02.data   3918626230                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_latency::total   3918626230                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency::cpu02.data        20898                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency::total        20898                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_latency::cpu02.data        23220                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_latency::total        23220                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_latency::cpu02.data   6697009525                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_latency::total   6697009525                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_latency::cpu02.data   6697009525                       # number of overall MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_latency::total   6697009525                       # number of overall MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_rate::cpu02.data     0.022099                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_mshr_miss_rate::total     0.022099                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::cpu02.data     0.236911                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::total     0.236911                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::cpu02.data     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::total     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::cpu02.data     0.222222                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::total     0.222222                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_mshr_miss_rate::cpu02.data     0.047967                       # mshr miss rate for demand accesses
system.cpu02.dcache.demand_mshr_miss_rate::total     0.047967                       # mshr miss rate for demand accesses
system.cpu02.dcache.overall_mshr_miss_rate::cpu02.data     0.047967                       # mshr miss rate for overall accesses
system.cpu02.dcache.overall_mshr_miss_rate::total     0.047967                       # mshr miss rate for overall accesses
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency::cpu02.data 126768.412420                       # average ReadReq mshr miss latency
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency::total 126768.412420                       # average ReadReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency::cpu02.data 121813.740869                       # average WriteReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency::total 121813.740869                       # average WriteReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu02.data         6966                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency::total         6966                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency::cpu02.data         5805                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency::total         5805                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency::cpu02.data 123821.497707                       # average overall mshr miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency::total 123821.497707                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency::cpu02.data 123821.497707                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency::total 123821.497707                       # average overall mshr miss latency
system.cpu02.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.icache.tags.replacements              48                       # number of replacements
system.cpu02.icache.tags.tagsinuse         319.409251                       # Cycle average of tags in use
system.cpu02.icache.tags.total_refs            676154                       # Total number of references to valid blocks.
system.cpu02.icache.tags.sampled_refs             414                       # Sample count of references to valid blocks.
system.cpu02.icache.tags.avg_refs         1633.222222                       # Average number of references to valid blocks.
system.cpu02.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.icache.tags.occ_blocks::cpu02.inst   319.409251                       # Average occupied blocks per requestor
system.cpu02.icache.tags.occ_percent::cpu02.inst     0.623846                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_percent::total     0.623846                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_task_id_blocks::1024          366                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::3          362                       # Occupied blocks per task id
system.cpu02.icache.tags.occ_task_id_percent::1024     0.714844                       # Percentage of cache occupancy per task id
system.cpu02.icache.tags.tag_accesses         1353666                       # Number of tag accesses
system.cpu02.icache.tags.data_accesses        1353666                       # Number of data accesses
system.cpu02.icache.ReadReq_hits::cpu02.inst       676154                       # number of ReadReq hits
system.cpu02.icache.ReadReq_hits::total        676154                       # number of ReadReq hits
system.cpu02.icache.demand_hits::cpu02.inst       676154                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::total         676154                       # number of demand (read+write) hits
system.cpu02.icache.overall_hits::cpu02.inst       676154                       # number of overall hits
system.cpu02.icache.overall_hits::total        676154                       # number of overall hits
system.cpu02.icache.ReadReq_misses::cpu02.inst          472                       # number of ReadReq misses
system.cpu02.icache.ReadReq_misses::total          472                       # number of ReadReq misses
system.cpu02.icache.demand_misses::cpu02.inst          472                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::total          472                       # number of demand (read+write) misses
system.cpu02.icache.overall_misses::cpu02.inst          472                       # number of overall misses
system.cpu02.icache.overall_misses::total          472                       # number of overall misses
system.cpu02.icache.ReadReq_miss_latency::cpu02.inst     15392538                       # number of ReadReq miss cycles
system.cpu02.icache.ReadReq_miss_latency::total     15392538                       # number of ReadReq miss cycles
system.cpu02.icache.demand_miss_latency::cpu02.inst     15392538                       # number of demand (read+write) miss cycles
system.cpu02.icache.demand_miss_latency::total     15392538                       # number of demand (read+write) miss cycles
system.cpu02.icache.overall_miss_latency::cpu02.inst     15392538                       # number of overall miss cycles
system.cpu02.icache.overall_miss_latency::total     15392538                       # number of overall miss cycles
system.cpu02.icache.ReadReq_accesses::cpu02.inst       676626                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_accesses::total       676626                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.demand_accesses::cpu02.inst       676626                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::total       676626                       # number of demand (read+write) accesses
system.cpu02.icache.overall_accesses::cpu02.inst       676626                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::total       676626                       # number of overall (read+write) accesses
system.cpu02.icache.ReadReq_miss_rate::cpu02.inst     0.000698                       # miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_miss_rate::total     0.000698                       # miss rate for ReadReq accesses
system.cpu02.icache.demand_miss_rate::cpu02.inst     0.000698                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::total     0.000698                       # miss rate for demand accesses
system.cpu02.icache.overall_miss_rate::cpu02.inst     0.000698                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::total     0.000698                       # miss rate for overall accesses
system.cpu02.icache.ReadReq_avg_miss_latency::cpu02.inst 32611.309322                       # average ReadReq miss latency
system.cpu02.icache.ReadReq_avg_miss_latency::total 32611.309322                       # average ReadReq miss latency
system.cpu02.icache.demand_avg_miss_latency::cpu02.inst 32611.309322                       # average overall miss latency
system.cpu02.icache.demand_avg_miss_latency::total 32611.309322                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::cpu02.inst 32611.309322                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::total 32611.309322                       # average overall miss latency
system.cpu02.icache.blocked_cycles::no_mshrs            4                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_mshrs               3                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.icache.avg_blocked_cycles::no_mshrs     1.333333                       # average number of cycles each access was blocked
system.cpu02.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.icache.fast_writes                     0                       # number of fast writes performed
system.cpu02.icache.cache_copies                    0                       # number of cache copies performed
system.cpu02.icache.writebacks::writebacks           48                       # number of writebacks
system.cpu02.icache.writebacks::total              48                       # number of writebacks
system.cpu02.icache.ReadReq_mshr_hits::cpu02.inst           58                       # number of ReadReq MSHR hits
system.cpu02.icache.ReadReq_mshr_hits::total           58                       # number of ReadReq MSHR hits
system.cpu02.icache.demand_mshr_hits::cpu02.inst           58                       # number of demand (read+write) MSHR hits
system.cpu02.icache.demand_mshr_hits::total           58                       # number of demand (read+write) MSHR hits
system.cpu02.icache.overall_mshr_hits::cpu02.inst           58                       # number of overall MSHR hits
system.cpu02.icache.overall_mshr_hits::total           58                       # number of overall MSHR hits
system.cpu02.icache.ReadReq_mshr_misses::cpu02.inst          414                       # number of ReadReq MSHR misses
system.cpu02.icache.ReadReq_mshr_misses::total          414                       # number of ReadReq MSHR misses
system.cpu02.icache.demand_mshr_misses::cpu02.inst          414                       # number of demand (read+write) MSHR misses
system.cpu02.icache.demand_mshr_misses::total          414                       # number of demand (read+write) MSHR misses
system.cpu02.icache.overall_mshr_misses::cpu02.inst          414                       # number of overall MSHR misses
system.cpu02.icache.overall_mshr_misses::total          414                       # number of overall MSHR misses
system.cpu02.icache.ReadReq_mshr_miss_latency::cpu02.inst     11900250                       # number of ReadReq MSHR miss cycles
system.cpu02.icache.ReadReq_mshr_miss_latency::total     11900250                       # number of ReadReq MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_latency::cpu02.inst     11900250                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_latency::total     11900250                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_latency::cpu02.inst     11900250                       # number of overall MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_latency::total     11900250                       # number of overall MSHR miss cycles
system.cpu02.icache.ReadReq_mshr_miss_rate::cpu02.inst     0.000612                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_mshr_miss_rate::total     0.000612                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.demand_mshr_miss_rate::cpu02.inst     0.000612                       # mshr miss rate for demand accesses
system.cpu02.icache.demand_mshr_miss_rate::total     0.000612                       # mshr miss rate for demand accesses
system.cpu02.icache.overall_mshr_miss_rate::cpu02.inst     0.000612                       # mshr miss rate for overall accesses
system.cpu02.icache.overall_mshr_miss_rate::total     0.000612                       # mshr miss rate for overall accesses
system.cpu02.icache.ReadReq_avg_mshr_miss_latency::cpu02.inst 28744.565217                       # average ReadReq mshr miss latency
system.cpu02.icache.ReadReq_avg_mshr_miss_latency::total 28744.565217                       # average ReadReq mshr miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency::cpu02.inst 28744.565217                       # average overall mshr miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency::total 28744.565217                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency::cpu02.inst 28744.565217                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency::total 28744.565217                       # average overall mshr miss latency
system.cpu02.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.branchPred.lookups                239456                       # Number of BP lookups
system.cpu03.branchPred.condPredicted          106448                       # Number of conditional branches predicted
system.cpu03.branchPred.condIncorrect             525                       # Number of conditional branches incorrect
system.cpu03.branchPred.BTBLookups             169879                       # Number of BTB lookups
system.cpu03.branchPred.BTBHits                163933                       # Number of BTB hits
system.cpu03.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu03.branchPred.BTBHitPct           96.499862                       # BTB Hit Percentage
system.cpu03.branchPred.usedRAS                 66264                       # Number of times the RAS was used to get a target.
system.cpu03.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu03.branchPred.indirectLookups            89                       # Number of indirect predictor lookups.
system.cpu03.branchPred.indirectHits                1                       # Number of indirect target hits.
system.cpu03.branchPred.indirectMisses             88                       # Number of indirect misses.
system.cpu03.branchPredindirectMispredicted           20                       # Number of mispredicted indirect branches.
system.cpu03.dtb.fetch_hits                         0                       # ITB hits
system.cpu03.dtb.fetch_misses                       0                       # ITB misses
system.cpu03.dtb.fetch_acv                          0                       # ITB acv
system.cpu03.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu03.dtb.read_hits                    1069120                       # DTB read hits
system.cpu03.dtb.read_misses                     7499                       # DTB read misses
system.cpu03.dtb.read_acv                           0                       # DTB read access violations
system.cpu03.dtb.read_accesses                1076619                       # DTB read accesses
system.cpu03.dtb.write_hits                    262292                       # DTB write hits
system.cpu03.dtb.write_misses                   57555                       # DTB write misses
system.cpu03.dtb.write_acv                          0                       # DTB write access violations
system.cpu03.dtb.write_accesses                319847                       # DTB write accesses
system.cpu03.dtb.data_hits                    1331412                       # DTB hits
system.cpu03.dtb.data_misses                    65054                       # DTB misses
system.cpu03.dtb.data_acv                           0                       # DTB access violations
system.cpu03.dtb.data_accesses                1396466                       # DTB accesses
system.cpu03.itb.fetch_hits                    677911                       # ITB hits
system.cpu03.itb.fetch_misses                      73                       # ITB misses
system.cpu03.itb.fetch_acv                          0                       # ITB acv
system.cpu03.itb.fetch_accesses                677984                       # ITB accesses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.read_acv                           0                       # DTB read access violations
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.itb.write_acv                          0                       # DTB write access violations
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.data_hits                          0                       # DTB hits
system.cpu03.itb.data_misses                        0                       # DTB misses
system.cpu03.itb.data_acv                           0                       # DTB access violations
system.cpu03.itb.data_accesses                      0                       # DTB accesses
system.cpu03.numCycles                        7863439                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.fetch.icacheStallCycles            11126                       # Number of cycles fetch is stalled on an Icache miss
system.cpu03.fetch.Insts                      6678028                       # Number of instructions fetch has processed
system.cpu03.fetch.Branches                    239456                       # Number of branches that fetch encountered
system.cpu03.fetch.predictedBranches           230198                       # Number of branches that fetch has predicted taken
system.cpu03.fetch.Cycles                     7761157                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu03.fetch.SquashCycles                 37187                       # Number of cycles fetch has spent squashing
system.cpu03.fetch.MiscStallCycles                 35                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu03.fetch.NoActiveThreadStallCycles        69120                       # Number of stall cycles due to no active thread to fetch from
system.cpu03.fetch.PendingTrapStallCycles         2302                       # Number of stall cycles due to pending traps
system.cpu03.fetch.CacheLines                  677911                       # Number of cache lines fetched
system.cpu03.fetch.IcacheSquashes                 238                       # Number of outstanding Icache misses that were squashed
system.cpu03.fetch.rateDist::samples          7862333                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::mean            0.849370                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::stdev           2.206663                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::0                6642876     84.49%     84.49% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::1                  24132      0.31%     84.80% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::2                 243220      3.09%     87.89% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::3                  18836      0.24%     88.13% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::4                 248856      3.17%     91.30% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::5                  41048      0.52%     91.82% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::6                  78198      0.99%     92.81% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::7                  80240      1.02%     93.83% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::8                 484927      6.17%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::total            7862333                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.branchRate                0.030452                       # Number of branch fetches per cycle
system.cpu03.fetch.rate                      0.849250                       # Number of inst fetches per cycle
system.cpu03.decode.IdleCycles                 182114                       # Number of cycles decode is idle
system.cpu03.decode.BlockedCycles             6848728                       # Number of cycles decode is blocked
system.cpu03.decode.RunCycles                  255303                       # Number of cycles decode is running
system.cpu03.decode.UnblockCycles              488715                       # Number of cycles decode is unblocking
system.cpu03.decode.SquashCycles                18353                       # Number of cycles decode is squashing
system.cpu03.decode.BranchResolved              66254                       # Number of times decode resolved a branch
system.cpu03.decode.BranchMispred                 251                       # Number of times decode detected a branch misprediction
system.cpu03.decode.DecodedInsts              5863098                       # Number of instructions handled by decode
system.cpu03.decode.SquashedInsts                1028                       # Number of squashed instructions handled by decode
system.cpu03.rename.SquashCycles                18353                       # Number of cycles rename is squashing
system.cpu03.rename.IdleCycles                 295058                       # Number of cycles rename is idle
system.cpu03.rename.BlockCycles               3115863                       # Number of cycles rename is blocking
system.cpu03.rename.serializeStallCycles        10101                       # count of cycles rename stalled for serializing inst
system.cpu03.rename.RunCycles                  553313                       # Number of cycles rename is running
system.cpu03.rename.UnblockCycles             3800525                       # Number of cycles rename is unblocking
system.cpu03.rename.RenamedInsts              5715554                       # Number of instructions processed by rename
system.cpu03.rename.ROBFullEvents                   8                       # Number of times rename has blocked due to ROB full
system.cpu03.rename.IQFullEvents              2095900                       # Number of times rename has blocked due to IQ full
system.cpu03.rename.LQFullEvents              1609318                       # Number of times rename has blocked due to LQ full
system.cpu03.rename.SQFullEvents                69645                       # Number of times rename has blocked due to SQ full
system.cpu03.rename.RenamedOperands           5062242                       # Number of destination operands rename has renamed
system.cpu03.rename.RenameLookups             8419670                       # Number of register rename lookups that rename has made
system.cpu03.rename.int_rename_lookups        4402790                       # Number of integer rename lookups
system.cpu03.rename.fp_rename_lookups         4016875                       # Number of floating rename lookups
system.cpu03.rename.CommittedMaps             3658617                       # Number of HB maps that are committed
system.cpu03.rename.UndoneMaps                1403625                       # Number of HB maps that are undone due to squashing
system.cpu03.rename.serializingInsts              164                       # count of serializing insts renamed
system.cpu03.rename.tempSerializingInsts          150                       # count of temporary serializing insts renamed
system.cpu03.rename.skidInsts                 3296291                       # count of insts added to the skid buffer
system.cpu03.memDep0.insertedLoads            1096023                       # Number of loads inserted to the mem dependence unit.
system.cpu03.memDep0.insertedStores            433847                       # Number of stores inserted to the mem dependence unit.
system.cpu03.memDep0.conflictingLoads          354683                       # Number of conflicting loads.
system.cpu03.memDep0.conflictingStores         159078                       # Number of conflicting stores.
system.cpu03.iq.iqInstsAdded                  5701646                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu03.iq.iqNonSpecInstsAdded               175                       # Number of non-speculative instructions added to the IQ
system.cpu03.iq.iqInstsIssued                 5412570                       # Number of instructions issued
system.cpu03.iq.iqSquashedInstsIssued            5603                       # Number of squashed instructions issued
system.cpu03.iq.iqSquashedInstsExamined       1769247                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu03.iq.iqSquashedOperandsExamined       737506                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu03.iq.iqSquashedNonSpecRemoved           57                       # Number of squashed non-spec instructions that were removed
system.cpu03.iq.issued_per_cycle::samples      7862333                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::mean       0.688418                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::stdev      1.141835                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::0           4541328     57.76%     57.76% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::1           2213191     28.15%     85.91% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::2            683667      8.70%     94.61% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::3            191519      2.44%     97.04% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::4             91688      1.17%     98.21% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::5             50842      0.65%     98.85% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::6             32462      0.41%     99.27% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::7             19334      0.25%     99.51% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::8             38302      0.49%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::total       7862333                       # Number of insts issued each cycle
system.cpu03.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntAlu                  3665     12.62%     12.62% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntMult                    0      0.00%     12.62% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntDiv                     0      0.00%     12.62% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatAdd                   0      0.00%     12.62% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatCmp                   0      0.00%     12.62% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatCvt                   0      0.00%     12.62% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatMult               8230     28.33%     40.95% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatDiv                   0      0.00%     40.95% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatSqrt                  0      0.00%     40.95% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAdd                    0      0.00%     40.95% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAddAcc                 0      0.00%     40.95% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAlu                    0      0.00%     40.95% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdCmp                    0      0.00%     40.95% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdCvt                    0      0.00%     40.95% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMisc                   0      0.00%     40.95% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMult                   0      0.00%     40.95% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMultAcc                0      0.00%     40.95% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShift                  0      0.00%     40.95% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShiftAcc               0      0.00%     40.95% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdSqrt                   0      0.00%     40.95% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatAdd               0      0.00%     40.95% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatAlu               0      0.00%     40.95% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatCmp               0      0.00%     40.95% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatCvt               0      0.00%     40.95% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatDiv               0      0.00%     40.95% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMisc              0      0.00%     40.95% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMult              0      0.00%     40.95% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMultAcc            0      0.00%     40.95% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatSqrt              0      0.00%     40.95% # attempts to use FU when none available
system.cpu03.iq.fu_full::MemRead                16544     56.95%     97.90% # attempts to use FU when none available
system.cpu03.iq.fu_full::MemWrite                 611      2.10%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu03.iq.FU_type_0::IntAlu             1450423     26.80%     26.80% # Type of FU issued
system.cpu03.iq.FU_type_0::IntMult                  6      0.00%     26.80% # Type of FU issued
system.cpu03.iq.FU_type_0::IntDiv                   0      0.00%     26.80% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatAdd           1711010     31.61%     58.41% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatCmp                 0      0.00%     58.41% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatCvt                 0      0.00%     58.41% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatMult           852317     15.75%     74.16% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatDiv                 0      0.00%     74.16% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatSqrt                0      0.00%     74.16% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAdd                  0      0.00%     74.16% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAddAcc               0      0.00%     74.16% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAlu                  0      0.00%     74.16% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdCmp                  0      0.00%     74.16% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdCvt                  0      0.00%     74.16% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMisc                 0      0.00%     74.16% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMult                 0      0.00%     74.16% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMultAcc              0      0.00%     74.16% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShift                0      0.00%     74.16% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.16% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdSqrt                 0      0.00%     74.16% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.16% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.16% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.16% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.16% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.16% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.16% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMult            0      0.00%     74.16% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.16% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.16% # Type of FU issued
system.cpu03.iq.FU_type_0::MemRead            1078282     19.92%     94.08% # Type of FU issued
system.cpu03.iq.FU_type_0::MemWrite            320528      5.92%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::total              5412570                       # Type of FU issued
system.cpu03.iq.rate                         0.688321                       # Inst issue rate
system.cpu03.iq.fu_busy_cnt                     29050                       # FU busy when requested
system.cpu03.iq.fu_busy_rate                 0.005367                       # FU busy rate (busy events/executed inst)
system.cpu03.iq.int_inst_queue_reads         12996995                       # Number of integer instruction queue reads
system.cpu03.iq.int_inst_queue_writes         4610828                       # Number of integer instruction queue writes
system.cpu03.iq.int_inst_queue_wakeup_accesses      2384232                       # Number of integer instruction queue wakeup accesses
system.cpu03.iq.fp_inst_queue_reads           5725131                       # Number of floating instruction queue reads
system.cpu03.iq.fp_inst_queue_writes          2860308                       # Number of floating instruction queue writes
system.cpu03.iq.fp_inst_queue_wakeup_accesses      2858418                       # Number of floating instruction queue wakeup accesses
system.cpu03.iq.int_alu_accesses              2574935                       # Number of integer alu accesses
system.cpu03.iq.fp_alu_accesses               2866681                       # Number of floating point alu accesses
system.cpu03.iew.lsq.thread0.forwLoads           2823                       # Number of loads that had data forwarded from stores
system.cpu03.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu03.iew.lsq.thread0.squashedLoads       571510                       # Number of loads squashed
system.cpu03.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu03.iew.lsq.thread0.memOrderViolation           71                       # Number of memory ordering violations
system.cpu03.iew.lsq.thread0.squashedStores       302056                       # Number of stores squashed
system.cpu03.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu03.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu03.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu03.iew.lsq.thread0.cacheBlocked        87531                       # Number of times an access to memory failed due to the cache being blocked
system.cpu03.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu03.iew.iewSquashCycles                18353                       # Number of cycles IEW is squashing
system.cpu03.iew.iewBlockCycles               1031184                       # Number of cycles IEW is blocking
system.cpu03.iew.iewUnblockCycles              762905                       # Number of cycles IEW is unblocking
system.cpu03.iew.iewDispatchedInsts           5702682                       # Number of instructions dispatched to IQ
system.cpu03.iew.iewDispSquashedInsts              96                       # Number of squashed instructions skipped by dispatch
system.cpu03.iew.iewDispLoadInsts             1096023                       # Number of dispatched load instructions
system.cpu03.iew.iewDispStoreInsts             433847                       # Number of dispatched store instructions
system.cpu03.iew.iewDispNonSpecInsts              148                       # Number of dispatched non-speculative instructions
system.cpu03.iew.iewIQFullEvents                44094                       # Number of times the IQ has become full, causing a stall
system.cpu03.iew.iewLSQFullEvents              613137                       # Number of times the LSQ has become full, causing a stall
system.cpu03.iew.memOrderViolationEvents           71                       # Number of memory order violations
system.cpu03.iew.predictedTakenIncorrect           54                       # Number of branches that were predicted taken incorrectly
system.cpu03.iew.predictedNotTakenIncorrect          287                       # Number of branches that were predicted not taken incorrectly
system.cpu03.iew.branchMispredicts                341                       # Number of branch mispredicts detected at execute
system.cpu03.iew.iewExecutedInsts             5409941                       # Number of executed instructions
system.cpu03.iew.iewExecLoadInsts             1076619                       # Number of load instructions executed
system.cpu03.iew.iewExecSquashedInsts            2629                       # Number of squashed instructions skipped in execute
system.cpu03.iew.exec_swp                           0                       # number of swp insts executed
system.cpu03.iew.exec_nop                         861                       # number of nop insts executed
system.cpu03.iew.exec_refs                    1396466                       # number of memory reference insts executed
system.cpu03.iew.exec_branches                 215590                       # Number of branches executed
system.cpu03.iew.exec_stores                   319847                       # Number of stores executed
system.cpu03.iew.exec_rate                   0.687987                       # Inst execution rate
system.cpu03.iew.wb_sent                      5308317                       # cumulative count of insts sent to commit
system.cpu03.iew.wb_count                     5242650                       # cumulative count of insts written-back
system.cpu03.iew.wb_producers                 4294615                       # num instructions producing a value
system.cpu03.iew.wb_consumers                 5591431                       # num instructions consuming a value
system.cpu03.iew.wb_rate                     0.666712                       # insts written-back per cycle
system.cpu03.iew.wb_fanout                   0.768071                       # average fanout of values written-back
system.cpu03.commit.commitSquashedInsts       1763228                       # The number of squashed insts skipped by commit
system.cpu03.commit.commitNonSpecStalls           118                       # The number of times commit has been forced to stall to communicate backwards
system.cpu03.commit.branchMispredicts             285                       # The number of times a branch was mispredicted
system.cpu03.commit.committed_per_cycle::samples      7562531                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::mean     0.520063                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::stdev     1.211446                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::0      5451353     72.08%     72.08% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::1      1306033     17.27%     89.35% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::2       476962      6.31%     95.66% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::3       131442      1.74%     97.40% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::4        10316      0.14%     97.53% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::5        75288      1.00%     98.53% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::6         4305      0.06%     98.59% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::7        19477      0.26%     98.84% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::8        87355      1.16%    100.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::total      7562531                       # Number of insts commited each cycle
system.cpu03.commit.committedInsts            3932996                       # Number of instructions committed
system.cpu03.commit.committedOps              3932996                       # Number of ops (including micro ops) committed
system.cpu03.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu03.commit.refs                       656304                       # Number of memory references committed
system.cpu03.commit.loads                      524513                       # Number of loads committed
system.cpu03.commit.membars                        20                       # Number of memory barriers committed
system.cpu03.commit.branches                   179215                       # Number of branches committed
system.cpu03.commit.fp_insts                  2857826                       # Number of committed floating point instructions.
system.cpu03.commit.int_insts                 1375752                       # Number of committed integer instructions.
system.cpu03.commit.function_calls              65794                       # Number of function calls committed.
system.cpu03.commit.op_class_0::No_OpClass          426      0.01%      0.01% # Class of committed instruction
system.cpu03.commit.op_class_0::IntAlu         713418     18.14%     18.15% # Class of committed instruction
system.cpu03.commit.op_class_0::IntMult             2      0.00%     18.15% # Class of committed instruction
system.cpu03.commit.op_class_0::IntDiv              0      0.00%     18.15% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatAdd      1710617     43.49%     61.64% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatCmp            0      0.00%     61.64% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatCvt            0      0.00%     61.64% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatMult       852209     21.67%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatDiv            0      0.00%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatSqrt            0      0.00%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAdd             0      0.00%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAddAcc            0      0.00%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAlu             0      0.00%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdCmp             0      0.00%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdCvt             0      0.00%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMisc            0      0.00%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMult            0      0.00%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMultAcc            0      0.00%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShift            0      0.00%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShiftAcc            0      0.00%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdSqrt            0      0.00%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatAdd            0      0.00%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatAlu            0      0.00%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatCmp            0      0.00%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatCvt            0      0.00%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatDiv            0      0.00%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMisc            0      0.00%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMult            0      0.00%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::MemRead        524533     13.34%     96.65% # Class of committed instruction
system.cpu03.commit.op_class_0::MemWrite       131791      3.35%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::total         3932996                       # Class of committed instruction
system.cpu03.commit.bw_lim_events               87355                       # number cycles where commit BW limit reached
system.cpu03.rob.rob_reads                   12937322                       # The number of ROB reads
system.cpu03.rob.rob_writes                  11623110                       # The number of ROB writes
system.cpu03.timesIdled                            57                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu03.idleCycles                          1106                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu03.quiesceCycles                     938668                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu03.committedInsts                   3932574                       # Number of Instructions Simulated
system.cpu03.committedOps                     3932574                       # Number of Ops (including micro ops) Simulated
system.cpu03.cpi                             1.999565                       # CPI: Cycles Per Instruction
system.cpu03.cpi_total                       1.999565                       # CPI: Total CPI of All Threads
system.cpu03.ipc                             0.500109                       # IPC: Instructions Per Cycle
system.cpu03.ipc_total                       0.500109                       # IPC: Total IPC of All Threads
system.cpu03.int_regfile_reads                3873336                       # number of integer regfile reads
system.cpu03.int_regfile_writes               1931454                       # number of integer regfile writes
system.cpu03.fp_regfile_reads                 4015851                       # number of floating regfile reads
system.cpu03.fp_regfile_writes                2835751                       # number of floating regfile writes
system.cpu03.misc_regfile_reads                   333                       # number of misc regfile reads
system.cpu03.misc_regfile_writes                   49                       # number of misc regfile writes
system.cpu03.dcache.tags.replacements           52033                       # number of replacements
system.cpu03.dcache.tags.tagsinuse          60.146147                       # Cycle average of tags in use
system.cpu03.dcache.tags.total_refs           1008796                       # Total number of references to valid blocks.
system.cpu03.dcache.tags.sampled_refs           52095                       # Sample count of references to valid blocks.
system.cpu03.dcache.tags.avg_refs           19.364546                       # Average number of references to valid blocks.
system.cpu03.dcache.tags.warmup_cycle       590201316                       # Cycle when the warmup percentage was hit.
system.cpu03.dcache.tags.occ_blocks::cpu03.data    60.146147                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_percent::cpu03.data     0.939784                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::total     0.939784                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::1           57                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu03.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu03.dcache.tags.tag_accesses         2289131                       # Number of tag accesses
system.cpu03.dcache.tags.data_accesses        2289131                       # Number of data accesses
system.cpu03.dcache.ReadReq_hits::cpu03.data       919561                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_hits::total        919561                       # number of ReadReq hits
system.cpu03.dcache.WriteReq_hits::cpu03.data        89170                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_hits::total        89170                       # number of WriteReq hits
system.cpu03.dcache.LoadLockedReq_hits::cpu03.data           25                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_hits::total           25                       # number of LoadLockedReq hits
system.cpu03.dcache.StoreCondReq_hits::cpu03.data           17                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_hits::total           17                       # number of StoreCondReq hits
system.cpu03.dcache.demand_hits::cpu03.data      1008731                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::total        1008731                       # number of demand (read+write) hits
system.cpu03.dcache.overall_hits::cpu03.data      1008731                       # number of overall hits
system.cpu03.dcache.overall_hits::total       1008731                       # number of overall hits
system.cpu03.dcache.ReadReq_misses::cpu03.data        67075                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_misses::total        67075                       # number of ReadReq misses
system.cpu03.dcache.WriteReq_misses::cpu03.data        42597                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_misses::total        42597                       # number of WriteReq misses
system.cpu03.dcache.LoadLockedReq_misses::cpu03.data            2                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu03.dcache.StoreCondReq_misses::cpu03.data            7                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_misses::total            7                       # number of StoreCondReq misses
system.cpu03.dcache.demand_misses::cpu03.data       109672                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::total       109672                       # number of demand (read+write) misses
system.cpu03.dcache.overall_misses::cpu03.data       109672                       # number of overall misses
system.cpu03.dcache.overall_misses::total       109672                       # number of overall misses
system.cpu03.dcache.ReadReq_miss_latency::cpu03.data   7370660745                       # number of ReadReq miss cycles
system.cpu03.dcache.ReadReq_miss_latency::total   7370660745                       # number of ReadReq miss cycles
system.cpu03.dcache.WriteReq_miss_latency::cpu03.data   5756144999                       # number of WriteReq miss cycles
system.cpu03.dcache.WriteReq_miss_latency::total   5756144999                       # number of WriteReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_latency::cpu03.data        13932                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_latency::total        13932                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_latency::cpu03.data        44118                       # number of StoreCondReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_latency::total        44118                       # number of StoreCondReq miss cycles
system.cpu03.dcache.demand_miss_latency::cpu03.data  13126805744                       # number of demand (read+write) miss cycles
system.cpu03.dcache.demand_miss_latency::total  13126805744                       # number of demand (read+write) miss cycles
system.cpu03.dcache.overall_miss_latency::cpu03.data  13126805744                       # number of overall miss cycles
system.cpu03.dcache.overall_miss_latency::total  13126805744                       # number of overall miss cycles
system.cpu03.dcache.ReadReq_accesses::cpu03.data       986636                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_accesses::total       986636                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::cpu03.data       131767                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::total       131767                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::cpu03.data           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::total           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::cpu03.data           24                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::total           24                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.demand_accesses::cpu03.data      1118403                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::total      1118403                       # number of demand (read+write) accesses
system.cpu03.dcache.overall_accesses::cpu03.data      1118403                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::total      1118403                       # number of overall (read+write) accesses
system.cpu03.dcache.ReadReq_miss_rate::cpu03.data     0.067984                       # miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_miss_rate::total     0.067984                       # miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_miss_rate::cpu03.data     0.323275                       # miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_miss_rate::total     0.323275                       # miss rate for WriteReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::cpu03.data     0.074074                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::total     0.074074                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::cpu03.data     0.291667                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::total     0.291667                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_miss_rate::cpu03.data     0.098061                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::total     0.098061                       # miss rate for demand accesses
system.cpu03.dcache.overall_miss_rate::cpu03.data     0.098061                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     0.098061                       # miss rate for overall accesses
system.cpu03.dcache.ReadReq_avg_miss_latency::cpu03.data 109886.854193                       # average ReadReq miss latency
system.cpu03.dcache.ReadReq_avg_miss_latency::total 109886.854193                       # average ReadReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::cpu03.data 135130.290842                       # average WriteReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::total 135130.290842                       # average WriteReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::cpu03.data         6966                       # average LoadLockedReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::total         6966                       # average LoadLockedReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::cpu03.data  6302.571429                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::total  6302.571429                       # average StoreCondReq miss latency
system.cpu03.dcache.demand_avg_miss_latency::cpu03.data 119691.495952                       # average overall miss latency
system.cpu03.dcache.demand_avg_miss_latency::total 119691.495952                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::cpu03.data 119691.495952                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::total 119691.495952                       # average overall miss latency
system.cpu03.dcache.blocked_cycles::no_mshrs       205170                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_targets          266                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_mshrs            6765                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_targets            13                       # number of cycles access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_mshrs    30.328160                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_targets    20.461538                       # average number of cycles each access was blocked
system.cpu03.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu03.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu03.dcache.writebacks::writebacks        48639                       # number of writebacks
system.cpu03.dcache.writebacks::total           48639                       # number of writebacks
system.cpu03.dcache.ReadReq_mshr_hits::cpu03.data        46762                       # number of ReadReq MSHR hits
system.cpu03.dcache.ReadReq_mshr_hits::total        46762                       # number of ReadReq MSHR hits
system.cpu03.dcache.WriteReq_mshr_hits::cpu03.data        10667                       # number of WriteReq MSHR hits
system.cpu03.dcache.WriteReq_mshr_hits::total        10667                       # number of WriteReq MSHR hits
system.cpu03.dcache.demand_mshr_hits::cpu03.data        57429                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.demand_mshr_hits::total        57429                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.overall_mshr_hits::cpu03.data        57429                       # number of overall MSHR hits
system.cpu03.dcache.overall_mshr_hits::total        57429                       # number of overall MSHR hits
system.cpu03.dcache.ReadReq_mshr_misses::cpu03.data        20313                       # number of ReadReq MSHR misses
system.cpu03.dcache.ReadReq_mshr_misses::total        20313                       # number of ReadReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_misses::cpu03.data        31930                       # number of WriteReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_misses::total        31930                       # number of WriteReq MSHR misses
system.cpu03.dcache.LoadLockedReq_mshr_misses::cpu03.data            2                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.StoreCondReq_mshr_misses::cpu03.data            7                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.StoreCondReq_mshr_misses::total            7                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.demand_mshr_misses::cpu03.data        52243                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.demand_mshr_misses::total        52243                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.overall_mshr_misses::cpu03.data        52243                       # number of overall MSHR misses
system.cpu03.dcache.overall_mshr_misses::total        52243                       # number of overall MSHR misses
system.cpu03.dcache.ReadReq_mshr_miss_latency::cpu03.data   2474121186                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_latency::total   2474121186                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_latency::cpu03.data   3820997389                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_latency::total   3820997389                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency::cpu03.data        11610                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency::total        11610                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_latency::cpu03.data        35991                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_latency::total        35991                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_latency::cpu03.data   6295118575                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_latency::total   6295118575                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_latency::cpu03.data   6295118575                       # number of overall MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_latency::total   6295118575                       # number of overall MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_rate::cpu03.data     0.020588                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_mshr_miss_rate::total     0.020588                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::cpu03.data     0.242322                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::total     0.242322                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::cpu03.data     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::total     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::cpu03.data     0.291667                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::total     0.291667                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_mshr_miss_rate::cpu03.data     0.046712                       # mshr miss rate for demand accesses
system.cpu03.dcache.demand_mshr_miss_rate::total     0.046712                       # mshr miss rate for demand accesses
system.cpu03.dcache.overall_mshr_miss_rate::cpu03.data     0.046712                       # mshr miss rate for overall accesses
system.cpu03.dcache.overall_mshr_miss_rate::total     0.046712                       # mshr miss rate for overall accesses
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency::cpu03.data 121799.891006                       # average ReadReq mshr miss latency
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency::total 121799.891006                       # average ReadReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency::cpu03.data 119667.942029                       # average WriteReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency::total 119667.942029                       # average WriteReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu03.data         5805                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency::total         5805                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency::cpu03.data  5141.571429                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency::total  5141.571429                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency::cpu03.data 120496.881400                       # average overall mshr miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency::total 120496.881400                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency::cpu03.data 120496.881400                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency::total 120496.881400                       # average overall mshr miss latency
system.cpu03.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.icache.tags.replacements              84                       # number of replacements
system.cpu03.icache.tags.tagsinuse         327.757997                       # Cycle average of tags in use
system.cpu03.icache.tags.total_refs            677401                       # Total number of references to valid blocks.
system.cpu03.icache.tags.sampled_refs             455                       # Sample count of references to valid blocks.
system.cpu03.icache.tags.avg_refs         1488.793407                       # Average number of references to valid blocks.
system.cpu03.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.icache.tags.occ_blocks::cpu03.inst   327.757997                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_percent::cpu03.inst     0.640152                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::total     0.640152                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_task_id_blocks::1024          371                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::3          368                       # Occupied blocks per task id
system.cpu03.icache.tags.occ_task_id_percent::1024     0.724609                       # Percentage of cache occupancy per task id
system.cpu03.icache.tags.tag_accesses         1356277                       # Number of tag accesses
system.cpu03.icache.tags.data_accesses        1356277                       # Number of data accesses
system.cpu03.icache.ReadReq_hits::cpu03.inst       677401                       # number of ReadReq hits
system.cpu03.icache.ReadReq_hits::total        677401                       # number of ReadReq hits
system.cpu03.icache.demand_hits::cpu03.inst       677401                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::total         677401                       # number of demand (read+write) hits
system.cpu03.icache.overall_hits::cpu03.inst       677401                       # number of overall hits
system.cpu03.icache.overall_hits::total        677401                       # number of overall hits
system.cpu03.icache.ReadReq_misses::cpu03.inst          510                       # number of ReadReq misses
system.cpu03.icache.ReadReq_misses::total          510                       # number of ReadReq misses
system.cpu03.icache.demand_misses::cpu03.inst          510                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::total          510                       # number of demand (read+write) misses
system.cpu03.icache.overall_misses::cpu03.inst          510                       # number of overall misses
system.cpu03.icache.overall_misses::total          510                       # number of overall misses
system.cpu03.icache.ReadReq_miss_latency::cpu03.inst      9644427                       # number of ReadReq miss cycles
system.cpu03.icache.ReadReq_miss_latency::total      9644427                       # number of ReadReq miss cycles
system.cpu03.icache.demand_miss_latency::cpu03.inst      9644427                       # number of demand (read+write) miss cycles
system.cpu03.icache.demand_miss_latency::total      9644427                       # number of demand (read+write) miss cycles
system.cpu03.icache.overall_miss_latency::cpu03.inst      9644427                       # number of overall miss cycles
system.cpu03.icache.overall_miss_latency::total      9644427                       # number of overall miss cycles
system.cpu03.icache.ReadReq_accesses::cpu03.inst       677911                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_accesses::total       677911                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.demand_accesses::cpu03.inst       677911                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::total       677911                       # number of demand (read+write) accesses
system.cpu03.icache.overall_accesses::cpu03.inst       677911                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::total       677911                       # number of overall (read+write) accesses
system.cpu03.icache.ReadReq_miss_rate::cpu03.inst     0.000752                       # miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_miss_rate::total     0.000752                       # miss rate for ReadReq accesses
system.cpu03.icache.demand_miss_rate::cpu03.inst     0.000752                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::total     0.000752                       # miss rate for demand accesses
system.cpu03.icache.overall_miss_rate::cpu03.inst     0.000752                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::total     0.000752                       # miss rate for overall accesses
system.cpu03.icache.ReadReq_avg_miss_latency::cpu03.inst 18910.641176                       # average ReadReq miss latency
system.cpu03.icache.ReadReq_avg_miss_latency::total 18910.641176                       # average ReadReq miss latency
system.cpu03.icache.demand_avg_miss_latency::cpu03.inst 18910.641176                       # average overall miss latency
system.cpu03.icache.demand_avg_miss_latency::total 18910.641176                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::cpu03.inst 18910.641176                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::total 18910.641176                       # average overall miss latency
system.cpu03.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.icache.fast_writes                     0                       # number of fast writes performed
system.cpu03.icache.cache_copies                    0                       # number of cache copies performed
system.cpu03.icache.writebacks::writebacks           84                       # number of writebacks
system.cpu03.icache.writebacks::total              84                       # number of writebacks
system.cpu03.icache.ReadReq_mshr_hits::cpu03.inst           55                       # number of ReadReq MSHR hits
system.cpu03.icache.ReadReq_mshr_hits::total           55                       # number of ReadReq MSHR hits
system.cpu03.icache.demand_mshr_hits::cpu03.inst           55                       # number of demand (read+write) MSHR hits
system.cpu03.icache.demand_mshr_hits::total           55                       # number of demand (read+write) MSHR hits
system.cpu03.icache.overall_mshr_hits::cpu03.inst           55                       # number of overall MSHR hits
system.cpu03.icache.overall_mshr_hits::total           55                       # number of overall MSHR hits
system.cpu03.icache.ReadReq_mshr_misses::cpu03.inst          455                       # number of ReadReq MSHR misses
system.cpu03.icache.ReadReq_mshr_misses::total          455                       # number of ReadReq MSHR misses
system.cpu03.icache.demand_mshr_misses::cpu03.inst          455                       # number of demand (read+write) MSHR misses
system.cpu03.icache.demand_mshr_misses::total          455                       # number of demand (read+write) MSHR misses
system.cpu03.icache.overall_mshr_misses::cpu03.inst          455                       # number of overall MSHR misses
system.cpu03.icache.overall_mshr_misses::total          455                       # number of overall MSHR misses
system.cpu03.icache.ReadReq_mshr_miss_latency::cpu03.inst      8132805                       # number of ReadReq MSHR miss cycles
system.cpu03.icache.ReadReq_mshr_miss_latency::total      8132805                       # number of ReadReq MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_latency::cpu03.inst      8132805                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_latency::total      8132805                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_latency::cpu03.inst      8132805                       # number of overall MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_latency::total      8132805                       # number of overall MSHR miss cycles
system.cpu03.icache.ReadReq_mshr_miss_rate::cpu03.inst     0.000671                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_mshr_miss_rate::total     0.000671                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.demand_mshr_miss_rate::cpu03.inst     0.000671                       # mshr miss rate for demand accesses
system.cpu03.icache.demand_mshr_miss_rate::total     0.000671                       # mshr miss rate for demand accesses
system.cpu03.icache.overall_mshr_miss_rate::cpu03.inst     0.000671                       # mshr miss rate for overall accesses
system.cpu03.icache.overall_mshr_miss_rate::total     0.000671                       # mshr miss rate for overall accesses
system.cpu03.icache.ReadReq_avg_mshr_miss_latency::cpu03.inst 17874.296703                       # average ReadReq mshr miss latency
system.cpu03.icache.ReadReq_avg_mshr_miss_latency::total 17874.296703                       # average ReadReq mshr miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency::cpu03.inst 17874.296703                       # average overall mshr miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency::total 17874.296703                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency::cpu03.inst 17874.296703                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency::total 17874.296703                       # average overall mshr miss latency
system.cpu03.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.branchPred.lookups                245085                       # Number of BP lookups
system.cpu04.branchPred.condPredicted          111911                       # Number of conditional branches predicted
system.cpu04.branchPred.condIncorrect             477                       # Number of conditional branches incorrect
system.cpu04.branchPred.BTBLookups             172614                       # Number of BTB lookups
system.cpu04.branchPred.BTBHits                166455                       # Number of BTB hits
system.cpu04.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu04.branchPred.BTBHitPct           96.431923                       # BTB Hit Percentage
system.cpu04.branchPred.usedRAS                 66362                       # Number of times the RAS was used to get a target.
system.cpu04.branchPred.RASInCorrect                3                       # Number of incorrect RAS predictions.
system.cpu04.branchPred.indirectLookups            52                       # Number of indirect predictor lookups.
system.cpu04.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu04.branchPred.indirectMisses             52                       # Number of indirect misses.
system.cpu04.branchPredindirectMispredicted           13                       # Number of mispredicted indirect branches.
system.cpu04.dtb.fetch_hits                         0                       # ITB hits
system.cpu04.dtb.fetch_misses                       0                       # ITB misses
system.cpu04.dtb.fetch_acv                          0                       # ITB acv
system.cpu04.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu04.dtb.read_hits                    1187645                       # DTB read hits
system.cpu04.dtb.read_misses                     6659                       # DTB read misses
system.cpu04.dtb.read_acv                           0                       # DTB read access violations
system.cpu04.dtb.read_accesses                1194304                       # DTB read accesses
system.cpu04.dtb.write_hits                    273185                       # DTB write hits
system.cpu04.dtb.write_misses                   57359                       # DTB write misses
system.cpu04.dtb.write_acv                          0                       # DTB write access violations
system.cpu04.dtb.write_accesses                330544                       # DTB write accesses
system.cpu04.dtb.data_hits                    1460830                       # DTB hits
system.cpu04.dtb.data_misses                    64018                       # DTB misses
system.cpu04.dtb.data_acv                           0                       # DTB access violations
system.cpu04.dtb.data_accesses                1524848                       # DTB accesses
system.cpu04.itb.fetch_hits                    681168                       # ITB hits
system.cpu04.itb.fetch_misses                      72                       # ITB misses
system.cpu04.itb.fetch_acv                          0                       # ITB acv
system.cpu04.itb.fetch_accesses                681240                       # ITB accesses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.read_acv                           0                       # DTB read access violations
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.itb.write_acv                          0                       # DTB write access violations
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.data_hits                          0                       # DTB hits
system.cpu04.itb.data_misses                        0                       # DTB misses
system.cpu04.itb.data_acv                           0                       # DTB access violations
system.cpu04.itb.data_accesses                      0                       # DTB accesses
system.cpu04.numCycles                        7929311                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.fetch.icacheStallCycles            10819                       # Number of cycles fetch is stalled on an Icache miss
system.cpu04.fetch.Insts                      6720917                       # Number of instructions fetch has processed
system.cpu04.fetch.Branches                    245085                       # Number of branches that fetch encountered
system.cpu04.fetch.predictedBranches           232817                       # Number of branches that fetch has predicted taken
system.cpu04.fetch.Cycles                     7826946                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu04.fetch.SquashCycles                 36655                       # Number of cycles fetch has spent squashing
system.cpu04.fetch.MiscStallCycles                 32                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu04.fetch.NoActiveThreadStallCycles        69680                       # Number of stall cycles due to no active thread to fetch from
system.cpu04.fetch.PendingTrapStallCycles         2082                       # Number of stall cycles due to pending traps
system.cpu04.fetch.CacheLines                  681168                       # Number of cache lines fetched
system.cpu04.fetch.IcacheSquashes                 204                       # Number of outstanding Icache misses that were squashed
system.cpu04.fetch.rateDist::samples          7927886                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::mean            0.847757                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::stdev           2.203913                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::0                6699306     84.50%     84.50% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::1                  24874      0.31%     84.82% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::2                 244068      3.08%     87.90% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::3                  19893      0.25%     88.15% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::4                 251769      3.18%     91.32% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::5                  41289      0.52%     91.84% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::6                  79222      1.00%     92.84% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::7                  80345      1.01%     93.86% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::8                 487120      6.14%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::total            7927886                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.branchRate                0.030909                       # Number of branch fetches per cycle
system.cpu04.fetch.rate                      0.847604                       # Number of inst fetches per cycle
system.cpu04.decode.IdleCycles                 183342                       # Number of cycles decode is idle
system.cpu04.decode.BlockedCycles             6906480                       # Number of cycles decode is blocked
system.cpu04.decode.RunCycles                  255393                       # Number of cycles decode is running
system.cpu04.decode.UnblockCycles              494883                       # Number of cycles decode is unblocking
system.cpu04.decode.SquashCycles                18108                       # Number of cycles decode is squashing
system.cpu04.decode.BranchResolved              66322                       # Number of times decode resolved a branch
system.cpu04.decode.BranchMispred                 230                       # Number of times decode detected a branch misprediction
system.cpu04.decode.DecodedInsts              5915415                       # Number of instructions handled by decode
system.cpu04.decode.SquashedInsts                 904                       # Number of squashed instructions handled by decode
system.cpu04.rename.SquashCycles                18108                       # Number of cycles rename is squashing
system.cpu04.rename.IdleCycles                 297941                       # Number of cycles rename is idle
system.cpu04.rename.BlockCycles               3143856                       # Number of cycles rename is blocking
system.cpu04.rename.serializeStallCycles         9875                       # count of cycles rename stalled for serializing inst
system.cpu04.rename.RunCycles                  557676                       # Number of cycles rename is running
system.cpu04.rename.UnblockCycles             3830750                       # Number of cycles rename is unblocking
system.cpu04.rename.RenamedInsts              5771149                       # Number of instructions processed by rename
system.cpu04.rename.ROBFullEvents                   7                       # Number of times rename has blocked due to ROB full
system.cpu04.rename.IQFullEvents              2099747                       # Number of times rename has blocked due to IQ full
system.cpu04.rename.LQFullEvents              1637670                       # Number of times rename has blocked due to LQ full
system.cpu04.rename.SQFullEvents                68872                       # Number of times rename has blocked due to SQ full
system.cpu04.rename.RenamedOperands           5103819                       # Number of destination operands rename has renamed
system.cpu04.rename.RenameLookups             8490802                       # Number of register rename lookups that rename has made
system.cpu04.rename.int_rename_lookups        4473894                       # Number of integer rename lookups
system.cpu04.rename.fp_rename_lookups         4016904                       # Number of floating rename lookups
system.cpu04.rename.CommittedMaps             3716989                       # Number of HB maps that are committed
system.cpu04.rename.UndoneMaps                1386830                       # Number of HB maps that are undone due to squashing
system.cpu04.rename.serializingInsts              209                       # count of serializing insts renamed
system.cpu04.rename.tempSerializingInsts          196                       # count of temporary serializing insts renamed
system.cpu04.rename.skidInsts                 3330890                       # count of insts added to the skid buffer
system.cpu04.memDep0.insertedLoads            1115693                       # Number of loads inserted to the mem dependence unit.
system.cpu04.memDep0.insertedStores            440685                       # Number of stores inserted to the mem dependence unit.
system.cpu04.memDep0.conflictingLoads          358911                       # Number of conflicting loads.
system.cpu04.memDep0.conflictingStores         137015                       # Number of conflicting stores.
system.cpu04.iq.iqInstsAdded                  5757759                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu04.iq.iqNonSpecInstsAdded               205                       # Number of non-speculative instructions added to the IQ
system.cpu04.iq.iqInstsIssued                 5575512                       # Number of instructions issued
system.cpu04.iq.iqSquashedInstsIssued            5348                       # Number of squashed instructions issued
system.cpu04.iq.iqSquashedInstsExamined       1748668                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu04.iq.iqSquashedOperandsExamined       717523                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu04.iq.iqSquashedNonSpecRemoved           67                       # Number of squashed non-spec instructions that were removed
system.cpu04.iq.issued_per_cycle::samples      7927886                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::mean       0.703279                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::stdev      1.157935                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::0           4550604     57.40%     57.40% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::1           2225683     28.07%     85.47% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::2            695977      8.78%     94.25% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::3            197228      2.49%     96.74% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::4            111396      1.41%     98.15% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::5             56869      0.72%     98.86% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::6             32775      0.41%     99.28% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::7             19220      0.24%     99.52% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::8             38134      0.48%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::total       7927886                       # Number of insts issued each cycle
system.cpu04.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntAlu                  2817      5.52%      5.52% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntMult                    0      0.00%      5.52% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntDiv                     0      0.00%      5.52% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatAdd                   0      0.00%      5.52% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatCmp                   0      0.00%      5.52% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatCvt                   0      0.00%      5.52% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatMult               8233     16.12%     21.64% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatDiv                   0      0.00%     21.64% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatSqrt                  0      0.00%     21.64% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAdd                    0      0.00%     21.64% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAddAcc                 0      0.00%     21.64% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAlu                    0      0.00%     21.64% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdCmp                    0      0.00%     21.64% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdCvt                    0      0.00%     21.64% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMisc                   0      0.00%     21.64% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMult                   0      0.00%     21.64% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMultAcc                0      0.00%     21.64% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShift                  0      0.00%     21.64% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShiftAcc               0      0.00%     21.64% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdSqrt                   0      0.00%     21.64% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatAdd               0      0.00%     21.64% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatAlu               0      0.00%     21.64% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatCmp               0      0.00%     21.64% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatCvt               0      0.00%     21.64% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatDiv               0      0.00%     21.64% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMisc              0      0.00%     21.64% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMult              0      0.00%     21.64% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMultAcc            0      0.00%     21.64% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatSqrt              0      0.00%     21.64% # attempts to use FU when none available
system.cpu04.iq.fu_full::MemRead                39036     76.45%     98.09% # attempts to use FU when none available
system.cpu04.iq.fu_full::MemWrite                 974      1.91%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu04.iq.FU_type_0::IntAlu             1483777     26.61%     26.61% # Type of FU issued
system.cpu04.iq.FU_type_0::IntMult                  6      0.00%     26.61% # Type of FU issued
system.cpu04.iq.FU_type_0::IntDiv                   0      0.00%     26.61% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatAdd           1712079     30.71%     57.32% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatCmp                 0      0.00%     57.32% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatCvt                 0      0.00%     57.32% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatMult           852329     15.29%     72.61% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatDiv                 0      0.00%     72.61% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatSqrt                0      0.00%     72.61% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAdd                  0      0.00%     72.61% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAddAcc               0      0.00%     72.61% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAlu                  0      0.00%     72.61% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdCmp                  0      0.00%     72.61% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdCvt                  0      0.00%     72.61% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMisc                 0      0.00%     72.61% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMult                 0      0.00%     72.61% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMultAcc              0      0.00%     72.61% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShift                0      0.00%     72.61% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShiftAcc             0      0.00%     72.61% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdSqrt                 0      0.00%     72.61% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatAdd             0      0.00%     72.61% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatAlu             0      0.00%     72.61% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatCmp             0      0.00%     72.61% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatCvt             0      0.00%     72.61% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatDiv             0      0.00%     72.61% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.61% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMult            0      0.00%     72.61% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.61% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.61% # Type of FU issued
system.cpu04.iq.FU_type_0::MemRead            1196070     21.45%     94.06% # Type of FU issued
system.cpu04.iq.FU_type_0::MemWrite            331247      5.94%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::total              5575512                       # Type of FU issued
system.cpu04.iq.rate                         0.703152                       # Inst issue rate
system.cpu04.iq.fu_busy_cnt                     51060                       # FU busy when requested
system.cpu04.iq.fu_busy_rate                 0.009158                       # FU busy rate (busy events/executed inst)
system.cpu04.iq.int_inst_queue_reads         13408016                       # Number of integer instruction queue reads
system.cpu04.iq.int_inst_queue_writes         4645310                       # Number of integer instruction queue writes
system.cpu04.iq.int_inst_queue_wakeup_accesses      2452550                       # Number of integer instruction queue wakeup accesses
system.cpu04.iq.fp_inst_queue_reads           5727302                       # Number of floating instruction queue reads
system.cpu04.iq.fp_inst_queue_writes          2861379                       # Number of floating instruction queue writes
system.cpu04.iq.fp_inst_queue_wakeup_accesses      2859492                       # Number of floating instruction queue wakeup accesses
system.cpu04.iq.int_alu_accesses              2758800                       # Number of integer alu accesses
system.cpu04.iq.fp_alu_accesses               2867768                       # Number of floating point alu accesses
system.cpu04.iew.lsq.thread0.forwLoads           2802                       # Number of loads that had data forwarded from stores
system.cpu04.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu04.iew.lsq.thread0.squashedLoads       564690                       # Number of loads squashed
system.cpu04.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu04.iew.lsq.thread0.memOrderViolation           58                       # Number of memory ordering violations
system.cpu04.iew.lsq.thread0.squashedStores       298725                       # Number of stores squashed
system.cpu04.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu04.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu04.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu04.iew.lsq.thread0.cacheBlocked       185162                       # Number of times an access to memory failed due to the cache being blocked
system.cpu04.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu04.iew.iewSquashCycles                18108                       # Number of cycles IEW is squashing
system.cpu04.iew.iewBlockCycles               1022376                       # Number of cycles IEW is blocking
system.cpu04.iew.iewUnblockCycles              795265                       # Number of cycles IEW is unblocking
system.cpu04.iew.iewDispatchedInsts           5758844                       # Number of instructions dispatched to IQ
system.cpu04.iew.iewDispSquashedInsts              92                       # Number of squashed instructions skipped by dispatch
system.cpu04.iew.iewDispLoadInsts             1115693                       # Number of dispatched load instructions
system.cpu04.iew.iewDispStoreInsts             440685                       # Number of dispatched store instructions
system.cpu04.iew.iewDispNonSpecInsts              188                       # Number of dispatched non-speculative instructions
system.cpu04.iew.iewIQFullEvents                44758                       # Number of times the IQ has become full, causing a stall
system.cpu04.iew.iewLSQFullEvents              644441                       # Number of times the LSQ has become full, causing a stall
system.cpu04.iew.memOrderViolationEvents           58                       # Number of memory order violations
system.cpu04.iew.predictedTakenIncorrect           58                       # Number of branches that were predicted taken incorrectly
system.cpu04.iew.predictedNotTakenIncorrect          234                       # Number of branches that were predicted not taken incorrectly
system.cpu04.iew.branchMispredicts                292                       # Number of branch mispredicts detected at execute
system.cpu04.iew.iewExecutedInsts             5572739                       # Number of executed instructions
system.cpu04.iew.iewExecLoadInsts             1194304                       # Number of load instructions executed
system.cpu04.iew.iewExecSquashedInsts            2773                       # Number of squashed instructions skipped in execute
system.cpu04.iew.exec_swp                           0                       # number of swp insts executed
system.cpu04.iew.exec_nop                         880                       # number of nop insts executed
system.cpu04.iew.exec_refs                    1524848                       # number of memory reference insts executed
system.cpu04.iew.exec_branches                 221441                       # Number of branches executed
system.cpu04.iew.exec_stores                   330544                       # Number of stores executed
system.cpu04.iew.exec_rate                   0.702802                       # Inst execution rate
system.cpu04.iew.wb_sent                      5376636                       # cumulative count of insts sent to commit
system.cpu04.iew.wb_count                     5312042                       # cumulative count of insts written-back
system.cpu04.iew.wb_producers                 4337126                       # num instructions producing a value
system.cpu04.iew.wb_consumers                 5629078                       # num instructions consuming a value
system.cpu04.iew.wb_rate                     0.669925                       # insts written-back per cycle
system.cpu04.iew.wb_fanout                   0.770486                       # average fanout of values written-back
system.cpu04.commit.commitSquashedInsts       1746986                       # The number of squashed insts skipped by commit
system.cpu04.commit.commitNonSpecStalls           138                       # The number of times commit has been forced to stall to communicate backwards
system.cpu04.commit.branchMispredicts             258                       # The number of times a branch was mispredicted
system.cpu04.commit.committed_per_cycle::samples      7629688                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::mean     0.525542                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::stdev     1.226137                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::0      5497603     72.06%     72.06% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::1      1313523     17.22%     89.27% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::2       480098      6.29%     95.56% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::3       131796      1.73%     97.29% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::4        12075      0.16%     97.45% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::5        77383      1.01%     98.46% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::6         6394      0.08%     98.55% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::7        19495      0.26%     98.80% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::8        91321      1.20%    100.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::total      7629688                       # Number of insts commited each cycle
system.cpu04.commit.committedInsts            4009719                       # Number of instructions committed
system.cpu04.commit.committedOps              4009719                       # Number of ops (including micro ops) committed
system.cpu04.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu04.commit.refs                       692963                       # Number of memory references committed
system.cpu04.commit.loads                      551003                       # Number of loads committed
system.cpu04.commit.membars                        14                       # Number of memory barriers committed
system.cpu04.commit.branches                   185343                       # Number of branches committed
system.cpu04.commit.fp_insts                  2858889                       # Number of committed floating point instructions.
system.cpu04.commit.int_insts                 1452416                       # Number of committed integer instructions.
system.cpu04.commit.function_calls              65825                       # Number of function calls committed.
system.cpu04.commit.op_class_0::No_OpClass          427      0.01%      0.01% # Class of committed instruction
system.cpu04.commit.op_class_0::IntAlu         752428     18.77%     18.78% # Class of committed instruction
system.cpu04.commit.op_class_0::IntMult             2      0.00%     18.78% # Class of committed instruction
system.cpu04.commit.op_class_0::IntDiv              0      0.00%     18.78% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatAdd      1711664     42.69%     61.46% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatCmp            0      0.00%     61.46% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatCvt            0      0.00%     61.46% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatMult       852221     21.25%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatDiv            0      0.00%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatSqrt            0      0.00%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAdd             0      0.00%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAddAcc            0      0.00%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAlu             0      0.00%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdCmp             0      0.00%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdCvt             0      0.00%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMisc            0      0.00%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMult            0      0.00%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMultAcc            0      0.00%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShift            0      0.00%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShiftAcc            0      0.00%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdSqrt            0      0.00%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatAdd            0      0.00%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatAlu            0      0.00%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatCmp            0      0.00%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatCvt            0      0.00%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatDiv            0      0.00%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMisc            0      0.00%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMult            0      0.00%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::MemRead        551017     13.74%     96.46% # Class of committed instruction
system.cpu04.commit.op_class_0::MemWrite       141960      3.54%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::total         4009719                       # Class of committed instruction
system.cpu04.commit.bw_lim_events               91321                       # number cycles where commit BW limit reached
system.cpu04.rob.rob_reads                   13063698                       # The number of ROB reads
system.cpu04.rob.rob_writes                  11741902                       # The number of ROB writes
system.cpu04.timesIdled                            67                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu04.idleCycles                          1425                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu04.quiesceCycles                     872796                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu04.committedInsts                   4009296                       # Number of Instructions Simulated
system.cpu04.committedOps                     4009296                       # Number of Ops (including micro ops) Simulated
system.cpu04.cpi                             1.977732                       # CPI: Cycles Per Instruction
system.cpu04.cpi_total                       1.977732                       # CPI: Total CPI of All Threads
system.cpu04.ipc                             0.505630                       # IPC: Instructions Per Cycle
system.cpu04.ipc_total                       0.505630                       # IPC: Total IPC of All Threads
system.cpu04.int_regfile_reads                4058451                       # number of integer regfile reads
system.cpu04.int_regfile_writes               1982467                       # number of integer regfile writes
system.cpu04.fp_regfile_reads                 4015905                       # number of floating regfile reads
system.cpu04.fp_regfile_writes                2835788                       # number of floating regfile writes
system.cpu04.misc_regfile_reads                   171                       # number of misc regfile reads
system.cpu04.misc_regfile_writes                   34                       # number of misc regfile writes
system.cpu04.dcache.tags.replacements           58093                       # number of replacements
system.cpu04.dcache.tags.tagsinuse          60.084346                       # Cycle average of tags in use
system.cpu04.dcache.tags.total_refs           1028147                       # Total number of references to valid blocks.
system.cpu04.dcache.tags.sampled_refs           58155                       # Sample count of references to valid blocks.
system.cpu04.dcache.tags.avg_refs           17.679426                       # Average number of references to valid blocks.
system.cpu04.dcache.tags.warmup_cycle       747625950                       # Cycle when the warmup percentage was hit.
system.cpu04.dcache.tags.occ_blocks::cpu04.data    60.084346                       # Average occupied blocks per requestor
system.cpu04.dcache.tags.occ_percent::cpu04.data     0.938818                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_percent::total     0.938818                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::2           58                       # Occupied blocks per task id
system.cpu04.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu04.dcache.tags.tag_accesses         2363448                       # Number of tag accesses
system.cpu04.dcache.tags.data_accesses        2363448                       # Number of data accesses
system.cpu04.dcache.ReadReq_hits::cpu04.data       933812                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_hits::total        933812                       # number of ReadReq hits
system.cpu04.dcache.WriteReq_hits::cpu04.data        94287                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_hits::total        94287                       # number of WriteReq hits
system.cpu04.dcache.LoadLockedReq_hits::cpu04.data           16                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_hits::total           16                       # number of LoadLockedReq hits
system.cpu04.dcache.StoreCondReq_hits::cpu04.data           14                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_hits::total           14                       # number of StoreCondReq hits
system.cpu04.dcache.demand_hits::cpu04.data      1028099                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::total        1028099                       # number of demand (read+write) hits
system.cpu04.dcache.overall_hits::cpu04.data      1028099                       # number of overall hits
system.cpu04.dcache.overall_hits::total       1028099                       # number of overall hits
system.cpu04.dcache.ReadReq_misses::cpu04.data        76797                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_misses::total        76797                       # number of ReadReq misses
system.cpu04.dcache.WriteReq_misses::cpu04.data        47657                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_misses::total        47657                       # number of WriteReq misses
system.cpu04.dcache.LoadLockedReq_misses::cpu04.data            3                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu04.dcache.StoreCondReq_misses::cpu04.data            2                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu04.dcache.demand_misses::cpu04.data       124454                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::total       124454                       # number of demand (read+write) misses
system.cpu04.dcache.overall_misses::cpu04.data       124454                       # number of overall misses
system.cpu04.dcache.overall_misses::total       124454                       # number of overall misses
system.cpu04.dcache.ReadReq_miss_latency::cpu04.data   7284694500                       # number of ReadReq miss cycles
system.cpu04.dcache.ReadReq_miss_latency::total   7284694500                       # number of ReadReq miss cycles
system.cpu04.dcache.WriteReq_miss_latency::cpu04.data   6663103260                       # number of WriteReq miss cycles
system.cpu04.dcache.WriteReq_miss_latency::total   6663103260                       # number of WriteReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_latency::cpu04.data        20898                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_latency::total        20898                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_latency::cpu04.data        11610                       # number of StoreCondReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_latency::total        11610                       # number of StoreCondReq miss cycles
system.cpu04.dcache.demand_miss_latency::cpu04.data  13947797760                       # number of demand (read+write) miss cycles
system.cpu04.dcache.demand_miss_latency::total  13947797760                       # number of demand (read+write) miss cycles
system.cpu04.dcache.overall_miss_latency::cpu04.data  13947797760                       # number of overall miss cycles
system.cpu04.dcache.overall_miss_latency::total  13947797760                       # number of overall miss cycles
system.cpu04.dcache.ReadReq_accesses::cpu04.data      1010609                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_accesses::total      1010609                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::cpu04.data       141944                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::total       141944                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::cpu04.data           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::total           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::cpu04.data           16                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::total           16                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.demand_accesses::cpu04.data      1152553                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::total      1152553                       # number of demand (read+write) accesses
system.cpu04.dcache.overall_accesses::cpu04.data      1152553                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::total      1152553                       # number of overall (read+write) accesses
system.cpu04.dcache.ReadReq_miss_rate::cpu04.data     0.075991                       # miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_miss_rate::total     0.075991                       # miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_miss_rate::cpu04.data     0.335745                       # miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_miss_rate::total     0.335745                       # miss rate for WriteReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::cpu04.data     0.157895                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::total     0.157895                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::cpu04.data     0.125000                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::total     0.125000                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_miss_rate::cpu04.data     0.107981                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::total     0.107981                       # miss rate for demand accesses
system.cpu04.dcache.overall_miss_rate::cpu04.data     0.107981                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     0.107981                       # miss rate for overall accesses
system.cpu04.dcache.ReadReq_avg_miss_latency::cpu04.data 94856.498301                       # average ReadReq miss latency
system.cpu04.dcache.ReadReq_avg_miss_latency::total 94856.498301                       # average ReadReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::cpu04.data 139813.736912                       # average WriteReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::total 139813.736912                       # average WriteReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::cpu04.data         6966                       # average LoadLockedReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::total         6966                       # average LoadLockedReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::cpu04.data         5805                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::total         5805                       # average StoreCondReq miss latency
system.cpu04.dcache.demand_avg_miss_latency::cpu04.data 112071.912192                       # average overall miss latency
system.cpu04.dcache.demand_avg_miss_latency::total 112071.912192                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::cpu04.data 112071.912192                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::total 112071.912192                       # average overall miss latency
system.cpu04.dcache.blocked_cycles::no_mshrs       270957                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_targets          353                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_mshrs           11384                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_targets            12                       # number of cycles access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_mshrs    23.801564                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_targets    29.416667                       # average number of cycles each access was blocked
system.cpu04.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu04.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu04.dcache.writebacks::writebacks        54538                       # number of writebacks
system.cpu04.dcache.writebacks::total           54538                       # number of writebacks
system.cpu04.dcache.ReadReq_mshr_hits::cpu04.data        51263                       # number of ReadReq MSHR hits
system.cpu04.dcache.ReadReq_mshr_hits::total        51263                       # number of ReadReq MSHR hits
system.cpu04.dcache.WriteReq_mshr_hits::cpu04.data        14900                       # number of WriteReq MSHR hits
system.cpu04.dcache.WriteReq_mshr_hits::total        14900                       # number of WriteReq MSHR hits
system.cpu04.dcache.LoadLockedReq_mshr_hits::cpu04.data            1                       # number of LoadLockedReq MSHR hits
system.cpu04.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu04.dcache.demand_mshr_hits::cpu04.data        66163                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.demand_mshr_hits::total        66163                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.overall_mshr_hits::cpu04.data        66163                       # number of overall MSHR hits
system.cpu04.dcache.overall_mshr_hits::total        66163                       # number of overall MSHR hits
system.cpu04.dcache.ReadReq_mshr_misses::cpu04.data        25534                       # number of ReadReq MSHR misses
system.cpu04.dcache.ReadReq_mshr_misses::total        25534                       # number of ReadReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_misses::cpu04.data        32757                       # number of WriteReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_misses::total        32757                       # number of WriteReq MSHR misses
system.cpu04.dcache.LoadLockedReq_mshr_misses::cpu04.data            2                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.StoreCondReq_mshr_misses::cpu04.data            2                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.StoreCondReq_mshr_misses::total            2                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.demand_mshr_misses::cpu04.data        58291                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.demand_mshr_misses::total        58291                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.overall_mshr_misses::cpu04.data        58291                       # number of overall MSHR misses
system.cpu04.dcache.overall_mshr_misses::total        58291                       # number of overall MSHR misses
system.cpu04.dcache.ReadReq_mshr_miss_latency::cpu04.data   2662862634                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_latency::total   2662862634                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_latency::cpu04.data   4003359241                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_latency::total   4003359241                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency::cpu04.data        16254                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency::total        16254                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_latency::cpu04.data         9288                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_latency::total         9288                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_latency::cpu04.data   6666221875                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_latency::total   6666221875                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_latency::cpu04.data   6666221875                       # number of overall MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_latency::total   6666221875                       # number of overall MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_rate::cpu04.data     0.025266                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_mshr_miss_rate::total     0.025266                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::cpu04.data     0.230774                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::total     0.230774                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::cpu04.data     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::total     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::cpu04.data     0.125000                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::total     0.125000                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_mshr_miss_rate::cpu04.data     0.050576                       # mshr miss rate for demand accesses
system.cpu04.dcache.demand_mshr_miss_rate::total     0.050576                       # mshr miss rate for demand accesses
system.cpu04.dcache.overall_mshr_miss_rate::cpu04.data     0.050576                       # mshr miss rate for overall accesses
system.cpu04.dcache.overall_mshr_miss_rate::total     0.050576                       # mshr miss rate for overall accesses
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency::cpu04.data 104286.936399                       # average ReadReq mshr miss latency
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency::total 104286.936399                       # average ReadReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency::cpu04.data 122213.854779                       # average WriteReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency::total 122213.854779                       # average WriteReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu04.data         8127                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency::total         8127                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency::cpu04.data         4644                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency::total         4644                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency::cpu04.data 114361.082757                       # average overall mshr miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency::total 114361.082757                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency::cpu04.data 114361.082757                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency::total 114361.082757                       # average overall mshr miss latency
system.cpu04.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.icache.tags.replacements              46                       # number of replacements
system.cpu04.icache.tags.tagsinuse         304.496448                       # Cycle average of tags in use
system.cpu04.icache.tags.total_refs            680727                       # Total number of references to valid blocks.
system.cpu04.icache.tags.sampled_refs             397                       # Sample count of references to valid blocks.
system.cpu04.icache.tags.avg_refs         1714.677582                       # Average number of references to valid blocks.
system.cpu04.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.icache.tags.occ_blocks::cpu04.inst   304.496448                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_percent::cpu04.inst     0.594720                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::total     0.594720                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_task_id_blocks::1024          351                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::3          348                       # Occupied blocks per task id
system.cpu04.icache.tags.occ_task_id_percent::1024     0.685547                       # Percentage of cache occupancy per task id
system.cpu04.icache.tags.tag_accesses         1362733                       # Number of tag accesses
system.cpu04.icache.tags.data_accesses        1362733                       # Number of data accesses
system.cpu04.icache.ReadReq_hits::cpu04.inst       680727                       # number of ReadReq hits
system.cpu04.icache.ReadReq_hits::total        680727                       # number of ReadReq hits
system.cpu04.icache.demand_hits::cpu04.inst       680727                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::total         680727                       # number of demand (read+write) hits
system.cpu04.icache.overall_hits::cpu04.inst       680727                       # number of overall hits
system.cpu04.icache.overall_hits::total        680727                       # number of overall hits
system.cpu04.icache.ReadReq_misses::cpu04.inst          441                       # number of ReadReq misses
system.cpu04.icache.ReadReq_misses::total          441                       # number of ReadReq misses
system.cpu04.icache.demand_misses::cpu04.inst          441                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::total          441                       # number of demand (read+write) misses
system.cpu04.icache.overall_misses::cpu04.inst          441                       # number of overall misses
system.cpu04.icache.overall_misses::total          441                       # number of overall misses
system.cpu04.icache.ReadReq_miss_latency::cpu04.inst      9649071                       # number of ReadReq miss cycles
system.cpu04.icache.ReadReq_miss_latency::total      9649071                       # number of ReadReq miss cycles
system.cpu04.icache.demand_miss_latency::cpu04.inst      9649071                       # number of demand (read+write) miss cycles
system.cpu04.icache.demand_miss_latency::total      9649071                       # number of demand (read+write) miss cycles
system.cpu04.icache.overall_miss_latency::cpu04.inst      9649071                       # number of overall miss cycles
system.cpu04.icache.overall_miss_latency::total      9649071                       # number of overall miss cycles
system.cpu04.icache.ReadReq_accesses::cpu04.inst       681168                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_accesses::total       681168                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.demand_accesses::cpu04.inst       681168                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::total       681168                       # number of demand (read+write) accesses
system.cpu04.icache.overall_accesses::cpu04.inst       681168                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::total       681168                       # number of overall (read+write) accesses
system.cpu04.icache.ReadReq_miss_rate::cpu04.inst     0.000647                       # miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_miss_rate::total     0.000647                       # miss rate for ReadReq accesses
system.cpu04.icache.demand_miss_rate::cpu04.inst     0.000647                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::total     0.000647                       # miss rate for demand accesses
system.cpu04.icache.overall_miss_rate::cpu04.inst     0.000647                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     0.000647                       # miss rate for overall accesses
system.cpu04.icache.ReadReq_avg_miss_latency::cpu04.inst 21879.979592                       # average ReadReq miss latency
system.cpu04.icache.ReadReq_avg_miss_latency::total 21879.979592                       # average ReadReq miss latency
system.cpu04.icache.demand_avg_miss_latency::cpu04.inst 21879.979592                       # average overall miss latency
system.cpu04.icache.demand_avg_miss_latency::total 21879.979592                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::cpu04.inst 21879.979592                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::total 21879.979592                       # average overall miss latency
system.cpu04.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.icache.fast_writes                     0                       # number of fast writes performed
system.cpu04.icache.cache_copies                    0                       # number of cache copies performed
system.cpu04.icache.writebacks::writebacks           46                       # number of writebacks
system.cpu04.icache.writebacks::total              46                       # number of writebacks
system.cpu04.icache.ReadReq_mshr_hits::cpu04.inst           44                       # number of ReadReq MSHR hits
system.cpu04.icache.ReadReq_mshr_hits::total           44                       # number of ReadReq MSHR hits
system.cpu04.icache.demand_mshr_hits::cpu04.inst           44                       # number of demand (read+write) MSHR hits
system.cpu04.icache.demand_mshr_hits::total           44                       # number of demand (read+write) MSHR hits
system.cpu04.icache.overall_mshr_hits::cpu04.inst           44                       # number of overall MSHR hits
system.cpu04.icache.overall_mshr_hits::total           44                       # number of overall MSHR hits
system.cpu04.icache.ReadReq_mshr_misses::cpu04.inst          397                       # number of ReadReq MSHR misses
system.cpu04.icache.ReadReq_mshr_misses::total          397                       # number of ReadReq MSHR misses
system.cpu04.icache.demand_mshr_misses::cpu04.inst          397                       # number of demand (read+write) MSHR misses
system.cpu04.icache.demand_mshr_misses::total          397                       # number of demand (read+write) MSHR misses
system.cpu04.icache.overall_mshr_misses::cpu04.inst          397                       # number of overall MSHR misses
system.cpu04.icache.overall_mshr_misses::total          397                       # number of overall MSHR misses
system.cpu04.icache.ReadReq_mshr_miss_latency::cpu04.inst      7642863                       # number of ReadReq MSHR miss cycles
system.cpu04.icache.ReadReq_mshr_miss_latency::total      7642863                       # number of ReadReq MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_latency::cpu04.inst      7642863                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_latency::total      7642863                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_latency::cpu04.inst      7642863                       # number of overall MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_latency::total      7642863                       # number of overall MSHR miss cycles
system.cpu04.icache.ReadReq_mshr_miss_rate::cpu04.inst     0.000583                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_mshr_miss_rate::total     0.000583                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.demand_mshr_miss_rate::cpu04.inst     0.000583                       # mshr miss rate for demand accesses
system.cpu04.icache.demand_mshr_miss_rate::total     0.000583                       # mshr miss rate for demand accesses
system.cpu04.icache.overall_mshr_miss_rate::cpu04.inst     0.000583                       # mshr miss rate for overall accesses
system.cpu04.icache.overall_mshr_miss_rate::total     0.000583                       # mshr miss rate for overall accesses
system.cpu04.icache.ReadReq_avg_mshr_miss_latency::cpu04.inst 19251.544081                       # average ReadReq mshr miss latency
system.cpu04.icache.ReadReq_avg_mshr_miss_latency::total 19251.544081                       # average ReadReq mshr miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency::cpu04.inst 19251.544081                       # average overall mshr miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency::total 19251.544081                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency::cpu04.inst 19251.544081                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency::total 19251.544081                       # average overall mshr miss latency
system.cpu04.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.branchPred.lookups                239673                       # Number of BP lookups
system.cpu05.branchPred.condPredicted          106703                       # Number of conditional branches predicted
system.cpu05.branchPred.condIncorrect             525                       # Number of conditional branches incorrect
system.cpu05.branchPred.BTBLookups             170101                       # Number of BTB lookups
system.cpu05.branchPred.BTBHits                164186                       # Number of BTB hits
system.cpu05.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu05.branchPred.BTBHitPct           96.522654                       # BTB Hit Percentage
system.cpu05.branchPred.usedRAS                 66250                       # Number of times the RAS was used to get a target.
system.cpu05.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu05.branchPred.indirectLookups            86                       # Number of indirect predictor lookups.
system.cpu05.branchPred.indirectHits                1                       # Number of indirect target hits.
system.cpu05.branchPred.indirectMisses             85                       # Number of indirect misses.
system.cpu05.branchPredindirectMispredicted           21                       # Number of mispredicted indirect branches.
system.cpu05.dtb.fetch_hits                         0                       # ITB hits
system.cpu05.dtb.fetch_misses                       0                       # ITB misses
system.cpu05.dtb.fetch_acv                          0                       # ITB acv
system.cpu05.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu05.dtb.read_hits                    1072941                       # DTB read hits
system.cpu05.dtb.read_misses                     6849                       # DTB read misses
system.cpu05.dtb.read_acv                           0                       # DTB read access violations
system.cpu05.dtb.read_accesses                1079790                       # DTB read accesses
system.cpu05.dtb.write_hits                    264694                       # DTB write hits
system.cpu05.dtb.write_misses                   59298                       # DTB write misses
system.cpu05.dtb.write_acv                          0                       # DTB write access violations
system.cpu05.dtb.write_accesses                323992                       # DTB write accesses
system.cpu05.dtb.data_hits                    1337635                       # DTB hits
system.cpu05.dtb.data_misses                    66147                       # DTB misses
system.cpu05.dtb.data_acv                           0                       # DTB access violations
system.cpu05.dtb.data_accesses                1403782                       # DTB accesses
system.cpu05.itb.fetch_hits                    678990                       # ITB hits
system.cpu05.itb.fetch_misses                      73                       # ITB misses
system.cpu05.itb.fetch_acv                          0                       # ITB acv
system.cpu05.itb.fetch_accesses                679063                       # ITB accesses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.read_acv                           0                       # DTB read access violations
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.itb.write_acv                          0                       # DTB write access violations
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.data_hits                          0                       # DTB hits
system.cpu05.itb.data_misses                        0                       # DTB misses
system.cpu05.itb.data_acv                           0                       # DTB access violations
system.cpu05.itb.data_accesses                      0                       # DTB accesses
system.cpu05.numCycles                        7854361                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.fetch.icacheStallCycles            11313                       # Number of cycles fetch is stalled on an Icache miss
system.cpu05.fetch.Insts                      6691637                       # Number of instructions fetch has processed
system.cpu05.fetch.Branches                    239673                       # Number of branches that fetch encountered
system.cpu05.fetch.predictedBranches           230437                       # Number of branches that fetch has predicted taken
system.cpu05.fetch.Cycles                     7749894                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu05.fetch.SquashCycles                 37377                       # Number of cycles fetch has spent squashing
system.cpu05.fetch.MiscStallCycles                 36                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu05.fetch.NoActiveThreadStallCycles        70966                       # Number of stall cycles due to no active thread to fetch from
system.cpu05.fetch.PendingTrapStallCycles         2186                       # Number of stall cycles due to pending traps
system.cpu05.fetch.CacheLines                  678990                       # Number of cache lines fetched
system.cpu05.fetch.IcacheSquashes                 240                       # Number of outstanding Icache misses that were squashed
system.cpu05.fetch.rateDist::samples          7853083                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::mean            0.852103                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::stdev           2.210001                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::0                6631354     84.44%     84.44% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::1                  24430      0.31%     84.75% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::2                 243746      3.10%     87.86% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::3                  18664      0.24%     88.10% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::4                 248593      3.17%     91.26% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::5                  41340      0.53%     91.79% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::6                  78311      1.00%     92.78% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::7                  80375      1.02%     93.81% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::8                 486270      6.19%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::total            7853083                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.branchRate                0.030515                       # Number of branch fetches per cycle
system.cpu05.fetch.rate                      0.851965                       # Number of inst fetches per cycle
system.cpu05.decode.IdleCycles                 182488                       # Number of cycles decode is idle
system.cpu05.decode.BlockedCycles             6836177                       # Number of cycles decode is blocked
system.cpu05.decode.RunCycles                  255510                       # Number of cycles decode is running
system.cpu05.decode.UnblockCycles              489493                       # Number of cycles decode is unblocking
system.cpu05.decode.SquashCycles                18449                       # Number of cycles decode is squashing
system.cpu05.decode.BranchResolved              66238                       # Number of times decode resolved a branch
system.cpu05.decode.BranchMispred                 247                       # Number of times decode detected a branch misprediction
system.cpu05.decode.DecodedInsts              5870861                       # Number of instructions handled by decode
system.cpu05.decode.SquashedInsts                 981                       # Number of squashed instructions handled by decode
system.cpu05.rename.SquashCycles                18449                       # Number of cycles rename is squashing
system.cpu05.rename.IdleCycles                 295550                       # Number of cycles rename is idle
system.cpu05.rename.BlockCycles               3089110                       # Number of cycles rename is blocking
system.cpu05.rename.serializeStallCycles         9912                       # count of cycles rename stalled for serializing inst
system.cpu05.rename.RunCycles                  554227                       # Number of cycles rename is running
system.cpu05.rename.UnblockCycles             3814869                       # Number of cycles rename is unblocking
system.cpu05.rename.RenamedInsts              5724553                       # Number of instructions processed by rename
system.cpu05.rename.ROBFullEvents                  16                       # Number of times rename has blocked due to ROB full
system.cpu05.rename.IQFullEvents              2087516                       # Number of times rename has blocked due to IQ full
system.cpu05.rename.LQFullEvents              1628411                       # Number of times rename has blocked due to LQ full
system.cpu05.rename.SQFullEvents                67512                       # Number of times rename has blocked due to SQ full
system.cpu05.rename.RenamedOperands           5069380                       # Number of destination operands rename has renamed
system.cpu05.rename.RenameLookups             8433588                       # Number of register rename lookups that rename has made
system.cpu05.rename.int_rename_lookups        4416645                       # Number of integer rename lookups
system.cpu05.rename.fp_rename_lookups         4016938                       # Number of floating rename lookups
system.cpu05.rename.CommittedMaps             3658675                       # Number of HB maps that are committed
system.cpu05.rename.UndoneMaps                1410705                       # Number of HB maps that are undone due to squashing
system.cpu05.rename.serializingInsts              160                       # count of serializing insts renamed
system.cpu05.rename.tempSerializingInsts          146                       # count of temporary serializing insts renamed
system.cpu05.rename.skidInsts                 3298519                       # count of insts added to the skid buffer
system.cpu05.memDep0.insertedLoads            1099088                       # Number of loads inserted to the mem dependence unit.
system.cpu05.memDep0.insertedStores            435559                       # Number of stores inserted to the mem dependence unit.
system.cpu05.memDep0.conflictingLoads          361133                       # Number of conflicting loads.
system.cpu05.memDep0.conflictingStores         177437                       # Number of conflicting stores.
system.cpu05.iq.iqInstsAdded                  5711056                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu05.iq.iqNonSpecInstsAdded               171                       # Number of non-speculative instructions added to the IQ
system.cpu05.iq.iqInstsIssued                 5428615                       # Number of instructions issued
system.cpu05.iq.iqSquashedInstsIssued            5576                       # Number of squashed instructions issued
system.cpu05.iq.iqSquashedInstsExamined       1778590                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu05.iq.iqSquashedOperandsExamined       726897                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu05.iq.iqSquashedNonSpecRemoved           53                       # Number of squashed non-spec instructions that were removed
system.cpu05.iq.issued_per_cycle::samples      7853083                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::mean       0.691272                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::stdev      1.139083                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::0           4516306     57.51%     57.51% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::1           2219424     28.26%     85.77% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::2            694467      8.84%     94.62% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::3            192779      2.45%     97.07% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::4             92270      1.17%     98.24% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::5             49721      0.63%     98.88% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::6             30711      0.39%     99.27% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::7             19271      0.25%     99.51% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::8             38134      0.49%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::total       7853083                       # Number of insts issued each cycle
system.cpu05.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntAlu                  3014     11.02%     11.02% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntMult                    0      0.00%     11.02% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntDiv                     0      0.00%     11.02% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatAdd                   0      0.00%     11.02% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatCmp                   0      0.00%     11.02% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatCvt                   0      0.00%     11.02% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatMult               8231     30.09%     41.10% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatDiv                   0      0.00%     41.10% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatSqrt                  0      0.00%     41.10% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAdd                    0      0.00%     41.10% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAddAcc                 0      0.00%     41.10% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAlu                    0      0.00%     41.10% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdCmp                    0      0.00%     41.10% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdCvt                    0      0.00%     41.10% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMisc                   0      0.00%     41.10% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMult                   0      0.00%     41.10% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMultAcc                0      0.00%     41.10% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShift                  0      0.00%     41.10% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShiftAcc               0      0.00%     41.10% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdSqrt                   0      0.00%     41.10% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatAdd               0      0.00%     41.10% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatAlu               0      0.00%     41.10% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatCmp               0      0.00%     41.10% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatCvt               0      0.00%     41.10% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatDiv               0      0.00%     41.10% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMisc              0      0.00%     41.10% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMult              0      0.00%     41.10% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMultAcc            0      0.00%     41.10% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatSqrt              0      0.00%     41.10% # attempts to use FU when none available
system.cpu05.iq.fu_full::MemRead                15430     56.40%     97.50% # attempts to use FU when none available
system.cpu05.iq.fu_full::MemWrite                 683      2.50%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu05.iq.FU_type_0::IntAlu             1458888     26.87%     26.87% # Type of FU issued
system.cpu05.iq.FU_type_0::IntMult                  6      0.00%     26.87% # Type of FU issued
system.cpu05.iq.FU_type_0::IntDiv                   0      0.00%     26.87% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatAdd           1711009     31.52%     58.39% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatCmp                 0      0.00%     58.39% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatCvt                 0      0.00%     58.39% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatMult           852329     15.70%     74.09% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatDiv                 0      0.00%     74.09% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatSqrt                0      0.00%     74.09% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAdd                  0      0.00%     74.09% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAddAcc               0      0.00%     74.09% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAlu                  0      0.00%     74.09% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdCmp                  0      0.00%     74.09% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdCvt                  0      0.00%     74.09% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMisc                 0      0.00%     74.09% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMult                 0      0.00%     74.09% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMultAcc              0      0.00%     74.09% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShift                0      0.00%     74.09% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.09% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdSqrt                 0      0.00%     74.09% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.09% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.09% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.09% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.09% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.09% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.09% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMult            0      0.00%     74.09% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.09% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.09% # Type of FU issued
system.cpu05.iq.FU_type_0::MemRead            1081662     19.93%     94.02% # Type of FU issued
system.cpu05.iq.FU_type_0::MemWrite            324717      5.98%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::total              5428615                       # Type of FU issued
system.cpu05.iq.rate                         0.691159                       # Inst issue rate
system.cpu05.iq.fu_busy_cnt                     27358                       # FU busy when requested
system.cpu05.iq.fu_busy_rate                 0.005040                       # FU busy rate (busy events/executed inst)
system.cpu05.iq.int_inst_queue_reads         13018084                       # Number of integer instruction queue reads
system.cpu05.iq.int_inst_queue_writes         4629590                       # Number of integer instruction queue writes
system.cpu05.iq.int_inst_queue_wakeup_accesses      2401122                       # Number of integer instruction queue wakeup accesses
system.cpu05.iq.fp_inst_queue_reads           5725163                       # Number of floating instruction queue reads
system.cpu05.iq.fp_inst_queue_writes          2860295                       # Number of floating instruction queue writes
system.cpu05.iq.fp_inst_queue_wakeup_accesses      2858436                       # Number of floating instruction queue wakeup accesses
system.cpu05.iq.int_alu_accesses              2589271                       # Number of integer alu accesses
system.cpu05.iq.fp_alu_accesses               2866698                       # Number of floating point alu accesses
system.cpu05.iew.lsq.thread0.forwLoads           2902                       # Number of loads that had data forwarded from stores
system.cpu05.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu05.iew.lsq.thread0.squashedLoads       574569                       # Number of loads squashed
system.cpu05.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu05.iew.lsq.thread0.memOrderViolation           70                       # Number of memory ordering violations
system.cpu05.iew.lsq.thread0.squashedStores       303768                       # Number of stores squashed
system.cpu05.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu05.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu05.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu05.iew.lsq.thread0.cacheBlocked        85631                       # Number of times an access to memory failed due to the cache being blocked
system.cpu05.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu05.iew.iewSquashCycles                18449                       # Number of cycles IEW is squashing
system.cpu05.iew.iewBlockCycles               1003150                       # Number of cycles IEW is blocking
system.cpu05.iew.iewUnblockCycles              767395                       # Number of cycles IEW is unblocking
system.cpu05.iew.iewDispatchedInsts           5712077                       # Number of instructions dispatched to IQ
system.cpu05.iew.iewDispSquashedInsts             116                       # Number of squashed instructions skipped by dispatch
system.cpu05.iew.iewDispLoadInsts             1099088                       # Number of dispatched load instructions
system.cpu05.iew.iewDispStoreInsts             435559                       # Number of dispatched store instructions
system.cpu05.iew.iewDispNonSpecInsts              143                       # Number of dispatched non-speculative instructions
system.cpu05.iew.iewIQFullEvents                43989                       # Number of times the IQ has become full, causing a stall
system.cpu05.iew.iewLSQFullEvents              617780                       # Number of times the LSQ has become full, causing a stall
system.cpu05.iew.memOrderViolationEvents           70                       # Number of memory order violations
system.cpu05.iew.predictedTakenIncorrect           52                       # Number of branches that were predicted taken incorrectly
system.cpu05.iew.predictedNotTakenIncorrect          286                       # Number of branches that were predicted not taken incorrectly
system.cpu05.iew.branchMispredicts                338                       # Number of branch mispredicts detected at execute
system.cpu05.iew.iewExecutedInsts             5425727                       # Number of executed instructions
system.cpu05.iew.iewExecLoadInsts             1079790                       # Number of load instructions executed
system.cpu05.iew.iewExecSquashedInsts            2888                       # Number of squashed instructions skipped in execute
system.cpu05.iew.exec_swp                           0                       # number of swp insts executed
system.cpu05.iew.exec_nop                         850                       # number of nop insts executed
system.cpu05.iew.exec_refs                    1403782                       # number of memory reference insts executed
system.cpu05.iew.exec_branches                 215739                       # Number of branches executed
system.cpu05.iew.exec_stores                   323992                       # Number of stores executed
system.cpu05.iew.exec_rate                   0.690792                       # Inst execution rate
system.cpu05.iew.wb_sent                      5326328                       # cumulative count of insts sent to commit
system.cpu05.iew.wb_count                     5259558                       # cumulative count of insts written-back
system.cpu05.iew.wb_producers                 4308078                       # num instructions producing a value
system.cpu05.iew.wb_consumers                 5608491                       # num instructions consuming a value
system.cpu05.iew.wb_rate                     0.669635                       # insts written-back per cycle
system.cpu05.iew.wb_fanout                   0.768135                       # average fanout of values written-back
system.cpu05.commit.commitSquashedInsts       1775955                       # The number of squashed insts skipped by commit
system.cpu05.commit.commitNonSpecStalls           118                       # The number of times commit has been forced to stall to communicate backwards
system.cpu05.commit.branchMispredicts             286                       # The number of times a branch was mispredicted
system.cpu05.commit.committed_per_cycle::samples      7549761                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::mean     0.520952                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::stdev     1.211844                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::0      5437408     72.02%     72.02% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::1      1307501     17.32%     89.34% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::2       476762      6.31%     95.65% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::3       131418      1.74%     97.39% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::4        10412      0.14%     97.53% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::5        75344      1.00%     98.53% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::6         4429      0.06%     98.59% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::7        19057      0.25%     98.84% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::8        87430      1.16%    100.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::total      7549761                       # Number of insts commited each cycle
system.cpu05.commit.committedInsts            3933060                       # Number of instructions committed
system.cpu05.commit.committedOps              3933060                       # Number of ops (including micro ops) committed
system.cpu05.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu05.commit.refs                       656310                       # Number of memory references committed
system.cpu05.commit.loads                      524519                       # Number of loads committed
system.cpu05.commit.membars                        20                       # Number of memory barriers committed
system.cpu05.commit.branches                   179221                       # Number of branches committed
system.cpu05.commit.fp_insts                  2857869                       # Number of committed floating point instructions.
system.cpu05.commit.int_insts                 1375776                       # Number of committed integer instructions.
system.cpu05.commit.function_calls              65795                       # Number of function calls committed.
system.cpu05.commit.op_class_0::No_OpClass          427      0.01%      0.01% # Class of committed instruction
system.cpu05.commit.op_class_0::IntAlu         713436     18.14%     18.15% # Class of committed instruction
system.cpu05.commit.op_class_0::IntMult             2      0.00%     18.15% # Class of committed instruction
system.cpu05.commit.op_class_0::IntDiv              0      0.00%     18.15% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatAdd      1710644     43.49%     61.64% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatCmp            0      0.00%     61.64% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatCvt            0      0.00%     61.64% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatMult       852221     21.67%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatDiv            0      0.00%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatSqrt            0      0.00%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAdd             0      0.00%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAddAcc            0      0.00%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAlu             0      0.00%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdCmp             0      0.00%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdCvt             0      0.00%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMisc            0      0.00%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMult            0      0.00%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMultAcc            0      0.00%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShift            0      0.00%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShiftAcc            0      0.00%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdSqrt            0      0.00%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatAdd            0      0.00%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatAlu            0      0.00%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatCmp            0      0.00%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatCvt            0      0.00%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatDiv            0      0.00%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMisc            0      0.00%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMult            0      0.00%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::MemRead        524539     13.34%     96.65% # Class of committed instruction
system.cpu05.commit.op_class_0::MemWrite       131791      3.35%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::total         3933060                       # Class of committed instruction
system.cpu05.commit.bw_lim_events               87430                       # number cycles where commit BW limit reached
system.cpu05.rob.rob_reads                   12936059                       # The number of ROB reads
system.cpu05.rob.rob_writes                  11650361                       # The number of ROB writes
system.cpu05.timesIdled                            67                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu05.idleCycles                          1278                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu05.quiesceCycles                     947746                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu05.committedInsts                   3932637                       # Number of Instructions Simulated
system.cpu05.committedOps                     3932637                       # Number of Ops (including micro ops) Simulated
system.cpu05.cpi                             1.997225                       # CPI: Cycles Per Instruction
system.cpu05.cpi_total                       1.997225                       # CPI: Total CPI of All Threads
system.cpu05.ipc                             0.500695                       # IPC: Instructions Per Cycle
system.cpu05.ipc_total                       0.500695                       # IPC: Total IPC of All Threads
system.cpu05.int_regfile_reads                3898926                       # number of integer regfile reads
system.cpu05.int_regfile_writes               1945598                       # number of integer regfile writes
system.cpu05.fp_regfile_reads                 4015913                       # number of floating regfile reads
system.cpu05.fp_regfile_writes                2835794                       # number of floating regfile writes
system.cpu05.misc_regfile_reads                   307                       # number of misc regfile reads
system.cpu05.misc_regfile_writes                   49                       # number of misc regfile writes
system.cpu05.dcache.tags.replacements           52101                       # number of replacements
system.cpu05.dcache.tags.tagsinuse          59.916478                       # Cycle average of tags in use
system.cpu05.dcache.tags.total_refs           1014834                       # Total number of references to valid blocks.
system.cpu05.dcache.tags.sampled_refs           52163                       # Sample count of references to valid blocks.
system.cpu05.dcache.tags.avg_refs           19.455054                       # Average number of references to valid blocks.
system.cpu05.dcache.tags.warmup_cycle       628189236                       # Cycle when the warmup percentage was hit.
system.cpu05.dcache.tags.occ_blocks::cpu05.data    59.916478                       # Average occupied blocks per requestor
system.cpu05.dcache.tags.occ_percent::cpu05.data     0.936195                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_percent::total     0.936195                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::1           56                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu05.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu05.dcache.tags.tag_accesses         2300710                       # Number of tag accesses
system.cpu05.dcache.tags.data_accesses        2300710                       # Number of data accesses
system.cpu05.dcache.ReadReq_hits::cpu05.data       925994                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_hits::total        925994                       # number of ReadReq hits
system.cpu05.dcache.WriteReq_hits::cpu05.data        88775                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_hits::total        88775                       # number of WriteReq hits
system.cpu05.dcache.LoadLockedReq_hits::cpu05.data           25                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_hits::total           25                       # number of LoadLockedReq hits
system.cpu05.dcache.StoreCondReq_hits::cpu05.data           18                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_hits::total           18                       # number of StoreCondReq hits
system.cpu05.dcache.demand_hits::cpu05.data      1014769                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::total        1014769                       # number of demand (read+write) hits
system.cpu05.dcache.overall_hits::cpu05.data      1014769                       # number of overall hits
system.cpu05.dcache.overall_hits::total       1014769                       # number of overall hits
system.cpu05.dcache.ReadReq_misses::cpu05.data        66404                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_misses::total        66404                       # number of ReadReq misses
system.cpu05.dcache.WriteReq_misses::cpu05.data        42992                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_misses::total        42992                       # number of WriteReq misses
system.cpu05.dcache.LoadLockedReq_misses::cpu05.data            2                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu05.dcache.StoreCondReq_misses::cpu05.data            6                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_misses::total            6                       # number of StoreCondReq misses
system.cpu05.dcache.demand_misses::cpu05.data       109396                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::total       109396                       # number of demand (read+write) misses
system.cpu05.dcache.overall_misses::cpu05.data       109396                       # number of overall misses
system.cpu05.dcache.overall_misses::total       109396                       # number of overall misses
system.cpu05.dcache.ReadReq_miss_latency::cpu05.data   6973796115                       # number of ReadReq miss cycles
system.cpu05.dcache.ReadReq_miss_latency::total   6973796115                       # number of ReadReq miss cycles
system.cpu05.dcache.WriteReq_miss_latency::cpu05.data   6025301869                       # number of WriteReq miss cycles
system.cpu05.dcache.WriteReq_miss_latency::total   6025301869                       # number of WriteReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_latency::cpu05.data        19737                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_latency::total        19737                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_latency::cpu05.data        37152                       # number of StoreCondReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_latency::total        37152                       # number of StoreCondReq miss cycles
system.cpu05.dcache.demand_miss_latency::cpu05.data  12999097984                       # number of demand (read+write) miss cycles
system.cpu05.dcache.demand_miss_latency::total  12999097984                       # number of demand (read+write) miss cycles
system.cpu05.dcache.overall_miss_latency::cpu05.data  12999097984                       # number of overall miss cycles
system.cpu05.dcache.overall_miss_latency::total  12999097984                       # number of overall miss cycles
system.cpu05.dcache.ReadReq_accesses::cpu05.data       992398                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_accesses::total       992398                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::cpu05.data       131767                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::total       131767                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::cpu05.data           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::total           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::cpu05.data           24                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::total           24                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.demand_accesses::cpu05.data      1124165                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::total      1124165                       # number of demand (read+write) accesses
system.cpu05.dcache.overall_accesses::cpu05.data      1124165                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::total      1124165                       # number of overall (read+write) accesses
system.cpu05.dcache.ReadReq_miss_rate::cpu05.data     0.066913                       # miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_miss_rate::total     0.066913                       # miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_miss_rate::cpu05.data     0.326273                       # miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_miss_rate::total     0.326273                       # miss rate for WriteReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::cpu05.data     0.074074                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::total     0.074074                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::cpu05.data     0.250000                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::total     0.250000                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_miss_rate::cpu05.data     0.097313                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::total     0.097313                       # miss rate for demand accesses
system.cpu05.dcache.overall_miss_rate::cpu05.data     0.097313                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     0.097313                       # miss rate for overall accesses
system.cpu05.dcache.ReadReq_avg_miss_latency::cpu05.data 105020.723375                       # average ReadReq miss latency
system.cpu05.dcache.ReadReq_avg_miss_latency::total 105020.723375                       # average ReadReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::cpu05.data 140149.373581                       # average WriteReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::total 140149.373581                       # average WriteReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::cpu05.data  9868.500000                       # average LoadLockedReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::total  9868.500000                       # average LoadLockedReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::cpu05.data         6192                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::total         6192                       # average StoreCondReq miss latency
system.cpu05.dcache.demand_avg_miss_latency::cpu05.data 118826.081246                       # average overall miss latency
system.cpu05.dcache.demand_avg_miss_latency::total 118826.081246                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::cpu05.data 118826.081246                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::total 118826.081246                       # average overall miss latency
system.cpu05.dcache.blocked_cycles::no_mshrs       197385                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_targets          297                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_mshrs            6528                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_targets            13                       # number of cycles access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_mshrs    30.236673                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_targets    22.846154                       # average number of cycles each access was blocked
system.cpu05.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu05.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu05.dcache.writebacks::writebacks        48881                       # number of writebacks
system.cpu05.dcache.writebacks::total           48881                       # number of writebacks
system.cpu05.dcache.ReadReq_mshr_hits::cpu05.data        46006                       # number of ReadReq MSHR hits
system.cpu05.dcache.ReadReq_mshr_hits::total        46006                       # number of ReadReq MSHR hits
system.cpu05.dcache.WriteReq_mshr_hits::cpu05.data        11091                       # number of WriteReq MSHR hits
system.cpu05.dcache.WriteReq_mshr_hits::total        11091                       # number of WriteReq MSHR hits
system.cpu05.dcache.demand_mshr_hits::cpu05.data        57097                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.demand_mshr_hits::total        57097                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.overall_mshr_hits::cpu05.data        57097                       # number of overall MSHR hits
system.cpu05.dcache.overall_mshr_hits::total        57097                       # number of overall MSHR hits
system.cpu05.dcache.ReadReq_mshr_misses::cpu05.data        20398                       # number of ReadReq MSHR misses
system.cpu05.dcache.ReadReq_mshr_misses::total        20398                       # number of ReadReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_misses::cpu05.data        31901                       # number of WriteReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_misses::total        31901                       # number of WriteReq MSHR misses
system.cpu05.dcache.LoadLockedReq_mshr_misses::cpu05.data            2                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.StoreCondReq_mshr_misses::cpu05.data            6                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.StoreCondReq_mshr_misses::total            6                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.demand_mshr_misses::cpu05.data        52299                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.demand_mshr_misses::total        52299                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.overall_mshr_misses::cpu05.data        52299                       # number of overall MSHR misses
system.cpu05.dcache.overall_mshr_misses::total        52299                       # number of overall MSHR misses
system.cpu05.dcache.ReadReq_mshr_miss_latency::cpu05.data   2429809299                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_latency::total   2429809299                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_latency::cpu05.data   3808502544                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_latency::total   3808502544                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency::cpu05.data        17415                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency::total        17415                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_latency::cpu05.data        30186                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_latency::total        30186                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_latency::cpu05.data   6238311843                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_latency::total   6238311843                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_latency::cpu05.data   6238311843                       # number of overall MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_latency::total   6238311843                       # number of overall MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_rate::cpu05.data     0.020554                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_mshr_miss_rate::total     0.020554                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::cpu05.data     0.242102                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::total     0.242102                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::cpu05.data     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::total     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::cpu05.data     0.250000                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::total     0.250000                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_mshr_miss_rate::cpu05.data     0.046523                       # mshr miss rate for demand accesses
system.cpu05.dcache.demand_mshr_miss_rate::total     0.046523                       # mshr miss rate for demand accesses
system.cpu05.dcache.overall_mshr_miss_rate::cpu05.data     0.046523                       # mshr miss rate for overall accesses
system.cpu05.dcache.overall_mshr_miss_rate::total     0.046523                       # mshr miss rate for overall accesses
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency::cpu05.data 119119.977400                       # average ReadReq mshr miss latency
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency::total 119119.977400                       # average ReadReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency::cpu05.data 119385.052005                       # average WriteReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency::total 119385.052005                       # average WriteReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu05.data  8707.500000                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency::total  8707.500000                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency::cpu05.data         5031                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency::total         5031                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency::cpu05.data 119281.665864                       # average overall mshr miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency::total 119281.665864                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency::cpu05.data 119281.665864                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency::total 119281.665864                       # average overall mshr miss latency
system.cpu05.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.icache.tags.replacements              83                       # number of replacements
system.cpu05.icache.tags.tagsinuse         325.178082                       # Cycle average of tags in use
system.cpu05.icache.tags.total_refs            678487                       # Total number of references to valid blocks.
system.cpu05.icache.tags.sampled_refs             452                       # Sample count of references to valid blocks.
system.cpu05.icache.tags.avg_refs         1501.077434                       # Average number of references to valid blocks.
system.cpu05.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.icache.tags.occ_blocks::cpu05.inst   325.178082                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_percent::cpu05.inst     0.635113                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::total     0.635113                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_task_id_blocks::1024          369                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::3          366                       # Occupied blocks per task id
system.cpu05.icache.tags.occ_task_id_percent::1024     0.720703                       # Percentage of cache occupancy per task id
system.cpu05.icache.tags.tag_accesses         1358432                       # Number of tag accesses
system.cpu05.icache.tags.data_accesses        1358432                       # Number of data accesses
system.cpu05.icache.ReadReq_hits::cpu05.inst       678487                       # number of ReadReq hits
system.cpu05.icache.ReadReq_hits::total        678487                       # number of ReadReq hits
system.cpu05.icache.demand_hits::cpu05.inst       678487                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::total         678487                       # number of demand (read+write) hits
system.cpu05.icache.overall_hits::cpu05.inst       678487                       # number of overall hits
system.cpu05.icache.overall_hits::total        678487                       # number of overall hits
system.cpu05.icache.ReadReq_misses::cpu05.inst          503                       # number of ReadReq misses
system.cpu05.icache.ReadReq_misses::total          503                       # number of ReadReq misses
system.cpu05.icache.demand_misses::cpu05.inst          503                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::total          503                       # number of demand (read+write) misses
system.cpu05.icache.overall_misses::cpu05.inst          503                       # number of overall misses
system.cpu05.icache.overall_misses::total          503                       # number of overall misses
system.cpu05.icache.ReadReq_miss_latency::cpu05.inst      9775620                       # number of ReadReq miss cycles
system.cpu05.icache.ReadReq_miss_latency::total      9775620                       # number of ReadReq miss cycles
system.cpu05.icache.demand_miss_latency::cpu05.inst      9775620                       # number of demand (read+write) miss cycles
system.cpu05.icache.demand_miss_latency::total      9775620                       # number of demand (read+write) miss cycles
system.cpu05.icache.overall_miss_latency::cpu05.inst      9775620                       # number of overall miss cycles
system.cpu05.icache.overall_miss_latency::total      9775620                       # number of overall miss cycles
system.cpu05.icache.ReadReq_accesses::cpu05.inst       678990                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_accesses::total       678990                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.demand_accesses::cpu05.inst       678990                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::total       678990                       # number of demand (read+write) accesses
system.cpu05.icache.overall_accesses::cpu05.inst       678990                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::total       678990                       # number of overall (read+write) accesses
system.cpu05.icache.ReadReq_miss_rate::cpu05.inst     0.000741                       # miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_miss_rate::total     0.000741                       # miss rate for ReadReq accesses
system.cpu05.icache.demand_miss_rate::cpu05.inst     0.000741                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::total     0.000741                       # miss rate for demand accesses
system.cpu05.icache.overall_miss_rate::cpu05.inst     0.000741                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::total     0.000741                       # miss rate for overall accesses
system.cpu05.icache.ReadReq_avg_miss_latency::cpu05.inst 19434.632207                       # average ReadReq miss latency
system.cpu05.icache.ReadReq_avg_miss_latency::total 19434.632207                       # average ReadReq miss latency
system.cpu05.icache.demand_avg_miss_latency::cpu05.inst 19434.632207                       # average overall miss latency
system.cpu05.icache.demand_avg_miss_latency::total 19434.632207                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::cpu05.inst 19434.632207                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::total 19434.632207                       # average overall miss latency
system.cpu05.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.icache.fast_writes                     0                       # number of fast writes performed
system.cpu05.icache.cache_copies                    0                       # number of cache copies performed
system.cpu05.icache.writebacks::writebacks           83                       # number of writebacks
system.cpu05.icache.writebacks::total              83                       # number of writebacks
system.cpu05.icache.ReadReq_mshr_hits::cpu05.inst           51                       # number of ReadReq MSHR hits
system.cpu05.icache.ReadReq_mshr_hits::total           51                       # number of ReadReq MSHR hits
system.cpu05.icache.demand_mshr_hits::cpu05.inst           51                       # number of demand (read+write) MSHR hits
system.cpu05.icache.demand_mshr_hits::total           51                       # number of demand (read+write) MSHR hits
system.cpu05.icache.overall_mshr_hits::cpu05.inst           51                       # number of overall MSHR hits
system.cpu05.icache.overall_mshr_hits::total           51                       # number of overall MSHR hits
system.cpu05.icache.ReadReq_mshr_misses::cpu05.inst          452                       # number of ReadReq MSHR misses
system.cpu05.icache.ReadReq_mshr_misses::total          452                       # number of ReadReq MSHR misses
system.cpu05.icache.demand_mshr_misses::cpu05.inst          452                       # number of demand (read+write) MSHR misses
system.cpu05.icache.demand_mshr_misses::total          452                       # number of demand (read+write) MSHR misses
system.cpu05.icache.overall_mshr_misses::cpu05.inst          452                       # number of overall MSHR misses
system.cpu05.icache.overall_mshr_misses::total          452                       # number of overall MSHR misses
system.cpu05.icache.ReadReq_mshr_miss_latency::cpu05.inst      8212914                       # number of ReadReq MSHR miss cycles
system.cpu05.icache.ReadReq_mshr_miss_latency::total      8212914                       # number of ReadReq MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_latency::cpu05.inst      8212914                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_latency::total      8212914                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_latency::cpu05.inst      8212914                       # number of overall MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_latency::total      8212914                       # number of overall MSHR miss cycles
system.cpu05.icache.ReadReq_mshr_miss_rate::cpu05.inst     0.000666                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_mshr_miss_rate::total     0.000666                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.demand_mshr_miss_rate::cpu05.inst     0.000666                       # mshr miss rate for demand accesses
system.cpu05.icache.demand_mshr_miss_rate::total     0.000666                       # mshr miss rate for demand accesses
system.cpu05.icache.overall_mshr_miss_rate::cpu05.inst     0.000666                       # mshr miss rate for overall accesses
system.cpu05.icache.overall_mshr_miss_rate::total     0.000666                       # mshr miss rate for overall accesses
system.cpu05.icache.ReadReq_avg_mshr_miss_latency::cpu05.inst 18170.163717                       # average ReadReq mshr miss latency
system.cpu05.icache.ReadReq_avg_mshr_miss_latency::total 18170.163717                       # average ReadReq mshr miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency::cpu05.inst 18170.163717                       # average overall mshr miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency::total 18170.163717                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency::cpu05.inst 18170.163717                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency::total 18170.163717                       # average overall mshr miss latency
system.cpu05.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.branchPred.lookups                243353                       # Number of BP lookups
system.cpu06.branchPred.condPredicted          110389                       # Number of conditional branches predicted
system.cpu06.branchPred.condIncorrect             466                       # Number of conditional branches incorrect
system.cpu06.branchPred.BTBLookups             172666                       # Number of BTB lookups
system.cpu06.branchPred.BTBHits                165941                       # Number of BTB hits
system.cpu06.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu06.branchPred.BTBHitPct           96.105197                       # BTB Hit Percentage
system.cpu06.branchPred.usedRAS                 66274                       # Number of times the RAS was used to get a target.
system.cpu06.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu06.branchPred.indirectLookups            54                       # Number of indirect predictor lookups.
system.cpu06.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu06.branchPred.indirectMisses             54                       # Number of indirect misses.
system.cpu06.branchPredindirectMispredicted           13                       # Number of mispredicted indirect branches.
system.cpu06.dtb.fetch_hits                         0                       # ITB hits
system.cpu06.dtb.fetch_misses                       0                       # ITB misses
system.cpu06.dtb.fetch_acv                          0                       # ITB acv
system.cpu06.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu06.dtb.read_hits                    1121183                       # DTB read hits
system.cpu06.dtb.read_misses                     6961                       # DTB read misses
system.cpu06.dtb.read_acv                           0                       # DTB read access violations
system.cpu06.dtb.read_accesses                1128144                       # DTB read accesses
system.cpu06.dtb.write_hits                    269105                       # DTB write hits
system.cpu06.dtb.write_misses                   57819                       # DTB write misses
system.cpu06.dtb.write_acv                          0                       # DTB write access violations
system.cpu06.dtb.write_accesses                326924                       # DTB write accesses
system.cpu06.dtb.data_hits                    1390288                       # DTB hits
system.cpu06.dtb.data_misses                    64780                       # DTB misses
system.cpu06.dtb.data_acv                           0                       # DTB access violations
system.cpu06.dtb.data_accesses                1455068                       # DTB accesses
system.cpu06.itb.fetch_hits                    681402                       # ITB hits
system.cpu06.itb.fetch_misses                      74                       # ITB misses
system.cpu06.itb.fetch_acv                          0                       # ITB acv
system.cpu06.itb.fetch_accesses                681476                       # ITB accesses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.read_acv                           0                       # DTB read access violations
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.itb.write_acv                          0                       # DTB write access violations
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.data_hits                          0                       # DTB hits
system.cpu06.itb.data_misses                        0                       # DTB misses
system.cpu06.itb.data_acv                           0                       # DTB access violations
system.cpu06.itb.data_accesses                      0                       # DTB accesses
system.cpu06.numCycles                        7937043                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.fetch.icacheStallCycles            10858                       # Number of cycles fetch is stalled on an Icache miss
system.cpu06.fetch.Insts                      6720778                       # Number of instructions fetch has processed
system.cpu06.fetch.Branches                    243353                       # Number of branches that fetch encountered
system.cpu06.fetch.predictedBranches           232215                       # Number of branches that fetch has predicted taken
system.cpu06.fetch.Cycles                     7833209                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu06.fetch.SquashCycles                 37011                       # Number of cycles fetch has spent squashing
system.cpu06.fetch.MiscStallCycles                 32                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu06.fetch.NoActiveThreadStallCycles        70416                       # Number of stall cycles due to no active thread to fetch from
system.cpu06.fetch.PendingTrapStallCycles         2052                       # Number of stall cycles due to pending traps
system.cpu06.fetch.CacheLines                  681402                       # Number of cache lines fetched
system.cpu06.fetch.IcacheSquashes                 197                       # Number of outstanding Icache misses that were squashed
system.cpu06.fetch.rateDist::samples          7935072                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::mean            0.846971                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::stdev           2.203669                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::0                6707112     84.52%     84.52% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::1                  24946      0.31%     84.84% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::2                 244324      3.08%     87.92% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::3                  19827      0.25%     88.17% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::4                 249837      3.15%     91.32% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::5                  41766      0.53%     91.84% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::6                  78857      0.99%     92.84% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::7                  80841      1.02%     93.86% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::8                 487562      6.14%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::total            7935072                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.branchRate                0.030660                       # Number of branch fetches per cycle
system.cpu06.fetch.rate                      0.846761                       # Number of inst fetches per cycle
system.cpu06.decode.IdleCycles                 182723                       # Number of cycles decode is idle
system.cpu06.decode.BlockedCycles             6914056                       # Number of cycles decode is blocked
system.cpu06.decode.RunCycles                  257183                       # Number of cycles decode is running
system.cpu06.decode.UnblockCycles              492407                       # Number of cycles decode is unblocking
system.cpu06.decode.SquashCycles                18287                       # Number of cycles decode is squashing
system.cpu06.decode.BranchResolved              66240                       # Number of times decode resolved a branch
system.cpu06.decode.BranchMispred                 226                       # Number of times decode detected a branch misprediction
system.cpu06.decode.DecodedInsts              5906928                       # Number of instructions handled by decode
system.cpu06.decode.SquashedInsts                 885                       # Number of squashed instructions handled by decode
system.cpu06.rename.SquashCycles                18287                       # Number of cycles rename is squashing
system.cpu06.rename.IdleCycles                 296951                       # Number of cycles rename is idle
system.cpu06.rename.BlockCycles               3133864                       # Number of cycles rename is blocking
system.cpu06.rename.serializeStallCycles         8143                       # count of cycles rename stalled for serializing inst
system.cpu06.rename.RunCycles                  557636                       # Number of cycles rename is running
system.cpu06.rename.UnblockCycles             3849775                       # Number of cycles rename is unblocking
system.cpu06.rename.RenamedInsts              5761516                       # Number of instructions processed by rename
system.cpu06.rename.ROBFullEvents                  22                       # Number of times rename has blocked due to ROB full
system.cpu06.rename.IQFullEvents              2098985                       # Number of times rename has blocked due to IQ full
system.cpu06.rename.LQFullEvents              1657474                       # Number of times rename has blocked due to LQ full
system.cpu06.rename.SQFullEvents                69310                       # Number of times rename has blocked due to SQ full
system.cpu06.rename.RenamedOperands           5096535                       # Number of destination operands rename has renamed
system.cpu06.rename.RenameLookups             8480373                       # Number of register rename lookups that rename has made
system.cpu06.rename.int_rename_lookups        4463368                       # Number of integer rename lookups
system.cpu06.rename.fp_rename_lookups         4017001                       # Number of floating rename lookups
system.cpu06.rename.CommittedMaps             3695329                       # Number of HB maps that are committed
system.cpu06.rename.UndoneMaps                1401206                       # Number of HB maps that are undone due to squashing
system.cpu06.rename.serializingInsts              172                       # count of serializing insts renamed
system.cpu06.rename.tempSerializingInsts          159                       # count of temporary serializing insts renamed
system.cpu06.rename.skidInsts                 3316753                       # count of insts added to the skid buffer
system.cpu06.memDep0.insertedLoads            1111361                       # Number of loads inserted to the mem dependence unit.
system.cpu06.memDep0.insertedStores            439622                       # Number of stores inserted to the mem dependence unit.
system.cpu06.memDep0.conflictingLoads          361940                       # Number of conflicting loads.
system.cpu06.memDep0.conflictingStores         156174                       # Number of conflicting stores.
system.cpu06.iq.iqInstsAdded                  5747897                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu06.iq.iqNonSpecInstsAdded               173                       # Number of non-speculative instructions added to the IQ
system.cpu06.iq.iqInstsIssued                 5498501                       # Number of instructions issued
system.cpu06.iq.iqSquashedInstsIssued            5410                       # Number of squashed instructions issued
system.cpu06.iq.iqSquashedInstsExamined       1766630                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu06.iq.iqSquashedOperandsExamined       730483                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu06.iq.iqSquashedNonSpecRemoved           49                       # Number of squashed non-spec instructions that were removed
system.cpu06.iq.issued_per_cycle::samples      7935072                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::mean       0.692936                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::stdev      1.147544                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::0           4579390     57.71%     57.71% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::1           2223862     28.03%     85.74% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::2            695089      8.76%     94.50% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::3            193719      2.44%     96.94% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::4             98663      1.24%     98.18% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::5             53466      0.67%     98.85% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::6             33066      0.42%     99.27% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::7             19610      0.25%     99.52% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::8             38207      0.48%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::total       7935072                       # Number of insts issued each cycle
system.cpu06.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntAlu                  3414      9.29%      9.29% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntMult                    0      0.00%      9.29% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntDiv                     0      0.00%      9.29% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatAdd                   0      0.00%      9.29% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatCmp                   0      0.00%      9.29% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatCvt                   0      0.00%      9.29% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatMult               8233     22.40%     31.69% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatDiv                   0      0.00%     31.69% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatSqrt                  0      0.00%     31.69% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAdd                    0      0.00%     31.69% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAddAcc                 0      0.00%     31.69% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAlu                    0      0.00%     31.69% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdCmp                    0      0.00%     31.69% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdCvt                    0      0.00%     31.69% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMisc                   0      0.00%     31.69% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMult                   0      0.00%     31.69% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMultAcc                0      0.00%     31.69% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShift                  0      0.00%     31.69% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShiftAcc               0      0.00%     31.69% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdSqrt                   0      0.00%     31.69% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatAdd               0      0.00%     31.69% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatAlu               0      0.00%     31.69% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatCmp               0      0.00%     31.69% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatCvt               0      0.00%     31.69% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatDiv               0      0.00%     31.69% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMisc              0      0.00%     31.69% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMult              0      0.00%     31.69% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMultAcc            0      0.00%     31.69% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatSqrt              0      0.00%     31.69% # attempts to use FU when none available
system.cpu06.iq.fu_full::MemRead                24243     65.95%     97.64% # attempts to use FU when none available
system.cpu06.iq.fu_full::MemWrite                 868      2.36%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu06.iq.FU_type_0::IntAlu             1476549     26.85%     26.85% # Type of FU issued
system.cpu06.iq.FU_type_0::IntMult                  6      0.00%     26.85% # Type of FU issued
system.cpu06.iq.FU_type_0::IntDiv                   0      0.00%     26.85% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatAdd           1712102     31.14%     57.99% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatCmp                 0      0.00%     57.99% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatCvt                 0      0.00%     57.99% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatMult           852341     15.50%     73.49% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatDiv                 0      0.00%     73.49% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatSqrt                0      0.00%     73.49% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAdd                  0      0.00%     73.49% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAddAcc               0      0.00%     73.49% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAlu                  0      0.00%     73.49% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdCmp                  0      0.00%     73.49% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdCvt                  0      0.00%     73.49% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMisc                 0      0.00%     73.49% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMult                 0      0.00%     73.49% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMultAcc              0      0.00%     73.49% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShift                0      0.00%     73.49% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.49% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdSqrt                 0      0.00%     73.49% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.49% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.49% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.49% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.49% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.49% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.49% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMult            0      0.00%     73.49% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.49% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.49% # Type of FU issued
system.cpu06.iq.FU_type_0::MemRead            1129892     20.55%     94.04% # Type of FU issued
system.cpu06.iq.FU_type_0::MemWrite            327607      5.96%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::total              5498501                       # Type of FU issued
system.cpu06.iq.rate                         0.692764                       # Inst issue rate
system.cpu06.iq.fu_busy_cnt                     36758                       # FU busy when requested
system.cpu06.iq.fu_busy_rate                 0.006685                       # FU busy rate (busy events/executed inst)
system.cpu06.iq.int_inst_queue_reads         13246857                       # Number of integer instruction queue reads
system.cpu06.iq.int_inst_queue_writes         4653299                       # Number of integer instruction queue writes
system.cpu06.iq.int_inst_queue_wakeup_accesses      2434112                       # Number of integer instruction queue wakeup accesses
system.cpu06.iq.fp_inst_queue_reads           5727385                       # Number of floating instruction queue reads
system.cpu06.iq.fp_inst_queue_writes          2861468                       # Number of floating instruction queue writes
system.cpu06.iq.fp_inst_queue_wakeup_accesses      2859536                       # Number of floating instruction queue wakeup accesses
system.cpu06.iq.int_alu_accesses              2667445                       # Number of integer alu accesses
system.cpu06.iq.fp_alu_accesses               2867810                       # Number of floating point alu accesses
system.cpu06.iew.lsq.thread0.forwLoads           2809                       # Number of loads that had data forwarded from stores
system.cpu06.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu06.iew.lsq.thread0.squashedLoads       570616                       # Number of loads squashed
system.cpu06.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu06.iew.lsq.thread0.memOrderViolation           70                       # Number of memory ordering violations
system.cpu06.iew.lsq.thread0.squashedStores       301772                       # Number of stores squashed
system.cpu06.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu06.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu06.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu06.iew.lsq.thread0.cacheBlocked       123533                       # Number of times an access to memory failed due to the cache being blocked
system.cpu06.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu06.iew.iewSquashCycles                18287                       # Number of cycles IEW is squashing
system.cpu06.iew.iewBlockCycles               1031190                       # Number of cycles IEW is blocking
system.cpu06.iew.iewUnblockCycles              780877                       # Number of cycles IEW is unblocking
system.cpu06.iew.iewDispatchedInsts           5748942                       # Number of instructions dispatched to IQ
system.cpu06.iew.iewDispSquashedInsts             101                       # Number of squashed instructions skipped by dispatch
system.cpu06.iew.iewDispLoadInsts             1111361                       # Number of dispatched load instructions
system.cpu06.iew.iewDispStoreInsts             439622                       # Number of dispatched store instructions
system.cpu06.iew.iewDispNonSpecInsts              156                       # Number of dispatched non-speculative instructions
system.cpu06.iew.iewIQFullEvents                44695                       # Number of times the IQ has become full, causing a stall
system.cpu06.iew.iewLSQFullEvents              630460                       # Number of times the LSQ has become full, causing a stall
system.cpu06.iew.memOrderViolationEvents           70                       # Number of memory order violations
system.cpu06.iew.predictedTakenIncorrect           58                       # Number of branches that were predicted taken incorrectly
system.cpu06.iew.predictedNotTakenIncorrect          236                       # Number of branches that were predicted not taken incorrectly
system.cpu06.iew.branchMispredicts                294                       # Number of branch mispredicts detected at execute
system.cpu06.iew.iewExecutedInsts             5495760                       # Number of executed instructions
system.cpu06.iew.iewExecLoadInsts             1128144                       # Number of load instructions executed
system.cpu06.iew.iewExecSquashedInsts            2741                       # Number of squashed instructions skipped in execute
system.cpu06.iew.exec_swp                           0                       # number of swp insts executed
system.cpu06.iew.exec_nop                         872                       # number of nop insts executed
system.cpu06.iew.exec_refs                    1455068                       # number of memory reference insts executed
system.cpu06.iew.exec_branches                 219612                       # Number of branches executed
system.cpu06.iew.exec_stores                   326924                       # Number of stores executed
system.cpu06.iew.exec_rate                   0.692419                       # Inst execution rate
system.cpu06.iew.wb_sent                      5359060                       # cumulative count of insts sent to commit
system.cpu06.iew.wb_count                     5293648                       # cumulative count of insts written-back
system.cpu06.iew.wb_producers                 4327093                       # num instructions producing a value
system.cpu06.iew.wb_consumers                 5623758                       # num instructions consuming a value
system.cpu06.iew.wb_rate                     0.666955                       # insts written-back per cycle
system.cpu06.iew.wb_fanout                   0.769431                       # average fanout of values written-back
system.cpu06.commit.commitSquashedInsts       1764019                       # The number of squashed insts skipped by commit
system.cpu06.commit.commitNonSpecStalls           124                       # The number of times commit has been forced to stall to communicate backwards
system.cpu06.commit.branchMispredicts             248                       # The number of times a branch was mispredicted
system.cpu06.commit.committed_per_cycle::samples      7633890                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::mean     0.521602                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::stdev     1.219181                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::0      5510117     72.18%     72.18% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::1      1309827     17.16%     89.34% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::2       479229      6.28%     95.62% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::3       131745      1.73%     97.34% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::4        10919      0.14%     97.48% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::5        76548      1.00%     98.49% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::6         6343      0.08%     98.57% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::7        19440      0.25%     98.82% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::8        89722      1.18%    100.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::total      7633890                       # Number of insts commited each cycle
system.cpu06.commit.committedInsts            3981850                       # Number of instructions committed
system.cpu06.commit.committedOps              3981850                       # Number of ops (including micro ops) committed
system.cpu06.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu06.commit.refs                       678595                       # Number of memory references committed
system.cpu06.commit.loads                      540745                       # Number of loads committed
system.cpu06.commit.membars                        14                       # Number of memory barriers committed
system.cpu06.commit.branches                   183253                       # Number of branches committed
system.cpu06.commit.fp_insts                  2858932                       # Number of committed floating point instructions.
system.cpu06.commit.int_insts                 1424537                       # Number of committed integer instructions.
system.cpu06.commit.function_calls              65807                       # Number of function calls committed.
system.cpu06.commit.op_class_0::No_OpClass          414      0.01%      0.01% # Class of committed instruction
system.cpu06.commit.op_class_0::IntAlu         738901     18.56%     18.57% # Class of committed instruction
system.cpu06.commit.op_class_0::IntMult             2      0.00%     18.57% # Class of committed instruction
system.cpu06.commit.op_class_0::IntDiv              0      0.00%     18.57% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatAdd      1711691     42.99%     61.55% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatCmp            0      0.00%     61.55% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatCvt            0      0.00%     61.55% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatMult       852233     21.40%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatDiv            0      0.00%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatSqrt            0      0.00%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAdd             0      0.00%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAddAcc            0      0.00%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAlu             0      0.00%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdCmp             0      0.00%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdCvt             0      0.00%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMisc            0      0.00%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMult            0      0.00%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMultAcc            0      0.00%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShift            0      0.00%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShiftAcc            0      0.00%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdSqrt            0      0.00%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatAdd            0      0.00%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatAlu            0      0.00%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatCmp            0      0.00%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatCvt            0      0.00%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatDiv            0      0.00%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMisc            0      0.00%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMult            0      0.00%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::MemRead        540759     13.58%     96.54% # Class of committed instruction
system.cpu06.commit.op_class_0::MemWrite       137850      3.46%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::total         3981850                       # Class of committed instruction
system.cpu06.commit.bw_lim_events               89722                       # number cycles where commit BW limit reached
system.cpu06.rob.rob_reads                   13056349                       # The number of ROB reads
system.cpu06.rob.rob_writes                  11722473                       # The number of ROB writes
system.cpu06.timesIdled                            73                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu06.idleCycles                          1971                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu06.quiesceCycles                     865064                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu06.committedInsts                   3981440                       # Number of Instructions Simulated
system.cpu06.committedOps                     3981440                       # Number of Ops (including micro ops) Simulated
system.cpu06.cpi                             1.993511                       # CPI: Cycles Per Instruction
system.cpu06.cpi_total                       1.993511                       # CPI: Total CPI of All Threads
system.cpu06.ipc                             0.501628                       # IPC: Instructions Per Cycle
system.cpu06.ipc_total                       0.501628                       # IPC: Total IPC of All Threads
system.cpu06.int_regfile_reads                3976445                       # number of integer regfile reads
system.cpu06.int_regfile_writes               1969550                       # number of integer regfile writes
system.cpu06.fp_regfile_reads                 4015967                       # number of floating regfile reads
system.cpu06.fp_regfile_writes                2835833                       # number of floating regfile writes
system.cpu06.misc_regfile_reads                   162                       # number of misc regfile reads
system.cpu06.misc_regfile_writes                   34                       # number of misc regfile writes
system.cpu06.dcache.tags.replacements           54704                       # number of replacements
system.cpu06.dcache.tags.tagsinuse          59.856601                       # Cycle average of tags in use
system.cpu06.dcache.tags.total_refs           1023405                       # Total number of references to valid blocks.
system.cpu06.dcache.tags.sampled_refs           54766                       # Sample count of references to valid blocks.
system.cpu06.dcache.tags.avg_refs           18.686868                       # Average number of references to valid blocks.
system.cpu06.dcache.tags.warmup_cycle       775707057                       # Cycle when the warmup percentage was hit.
system.cpu06.dcache.tags.occ_blocks::cpu06.data    59.856601                       # Average occupied blocks per requestor
system.cpu06.dcache.tags.occ_percent::cpu06.data     0.935259                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_percent::total     0.935259                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::1           50                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.cpu06.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu06.dcache.tags.tag_accesses         2338345                       # Number of tag accesses
system.cpu06.dcache.tags.data_accesses        2338345                       # Number of data accesses
system.cpu06.dcache.ReadReq_hits::cpu06.data       930832                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_hits::total        930832                       # number of ReadReq hits
system.cpu06.dcache.WriteReq_hits::cpu06.data        92528                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_hits::total        92528                       # number of WriteReq hits
system.cpu06.dcache.LoadLockedReq_hits::cpu06.data           17                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_hits::total           17                       # number of LoadLockedReq hits
system.cpu06.dcache.StoreCondReq_hits::cpu06.data           13                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_hits::total           13                       # number of StoreCondReq hits
system.cpu06.dcache.demand_hits::cpu06.data      1023360                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::total        1023360                       # number of demand (read+write) hits
system.cpu06.dcache.overall_hits::cpu06.data      1023360                       # number of overall hits
system.cpu06.dcache.overall_hits::total       1023360                       # number of overall hits
system.cpu06.dcache.ReadReq_misses::cpu06.data        73033                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_misses::total        73033                       # number of ReadReq misses
system.cpu06.dcache.WriteReq_misses::cpu06.data        45306                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_misses::total        45306                       # number of WriteReq misses
system.cpu06.dcache.LoadLockedReq_misses::cpu06.data            2                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu06.dcache.StoreCondReq_misses::cpu06.data            3                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu06.dcache.demand_misses::cpu06.data       118339                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::total       118339                       # number of demand (read+write) misses
system.cpu06.dcache.overall_misses::cpu06.data       118339                       # number of overall misses
system.cpu06.dcache.overall_misses::total       118339                       # number of overall misses
system.cpu06.dcache.ReadReq_miss_latency::cpu06.data   7419998601                       # number of ReadReq miss cycles
system.cpu06.dcache.ReadReq_miss_latency::total   7419998601                       # number of ReadReq miss cycles
system.cpu06.dcache.WriteReq_miss_latency::cpu06.data   6821241731                       # number of WriteReq miss cycles
system.cpu06.dcache.WriteReq_miss_latency::total   6821241731                       # number of WriteReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_latency::cpu06.data        18576                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_latency::total        18576                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_latency::cpu06.data        23220                       # number of StoreCondReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_latency::total        23220                       # number of StoreCondReq miss cycles
system.cpu06.dcache.demand_miss_latency::cpu06.data  14241240332                       # number of demand (read+write) miss cycles
system.cpu06.dcache.demand_miss_latency::total  14241240332                       # number of demand (read+write) miss cycles
system.cpu06.dcache.overall_miss_latency::cpu06.data  14241240332                       # number of overall miss cycles
system.cpu06.dcache.overall_miss_latency::total  14241240332                       # number of overall miss cycles
system.cpu06.dcache.ReadReq_accesses::cpu06.data      1003865                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_accesses::total      1003865                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::cpu06.data       137834                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::total       137834                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::cpu06.data           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::total           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::cpu06.data           16                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::total           16                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.demand_accesses::cpu06.data      1141699                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::total      1141699                       # number of demand (read+write) accesses
system.cpu06.dcache.overall_accesses::cpu06.data      1141699                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::total      1141699                       # number of overall (read+write) accesses
system.cpu06.dcache.ReadReq_miss_rate::cpu06.data     0.072752                       # miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_miss_rate::total     0.072752                       # miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_miss_rate::cpu06.data     0.328700                       # miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_miss_rate::total     0.328700                       # miss rate for WriteReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::cpu06.data     0.105263                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::total     0.105263                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::cpu06.data     0.187500                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::total     0.187500                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_miss_rate::cpu06.data     0.103652                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::total     0.103652                       # miss rate for demand accesses
system.cpu06.dcache.overall_miss_rate::cpu06.data     0.103652                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     0.103652                       # miss rate for overall accesses
system.cpu06.dcache.ReadReq_avg_miss_latency::cpu06.data 101597.888639                       # average ReadReq miss latency
system.cpu06.dcache.ReadReq_avg_miss_latency::total 101597.888639                       # average ReadReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::cpu06.data 150559.346025                       # average WriteReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::total 150559.346025                       # average WriteReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::cpu06.data         9288                       # average LoadLockedReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::total         9288                       # average LoadLockedReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::cpu06.data         7740                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::total         7740                       # average StoreCondReq miss latency
system.cpu06.dcache.demand_avg_miss_latency::cpu06.data 120342.746956                       # average overall miss latency
system.cpu06.dcache.demand_avg_miss_latency::total 120342.746956                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::cpu06.data 120342.746956                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::total 120342.746956                       # average overall miss latency
system.cpu06.dcache.blocked_cycles::no_mshrs       219547                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_targets          227                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_mshrs            8186                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_targets             7                       # number of cycles access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_mshrs    26.819814                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_targets    32.428571                       # average number of cycles each access was blocked
system.cpu06.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu06.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu06.dcache.writebacks::writebacks        51009                       # number of writebacks
system.cpu06.dcache.writebacks::total           51009                       # number of writebacks
system.cpu06.dcache.ReadReq_mshr_hits::cpu06.data        50306                       # number of ReadReq MSHR hits
system.cpu06.dcache.ReadReq_mshr_hits::total        50306                       # number of ReadReq MSHR hits
system.cpu06.dcache.WriteReq_mshr_hits::cpu06.data        13139                       # number of WriteReq MSHR hits
system.cpu06.dcache.WriteReq_mshr_hits::total        13139                       # number of WriteReq MSHR hits
system.cpu06.dcache.demand_mshr_hits::cpu06.data        63445                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.demand_mshr_hits::total        63445                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.overall_mshr_hits::cpu06.data        63445                       # number of overall MSHR hits
system.cpu06.dcache.overall_mshr_hits::total        63445                       # number of overall MSHR hits
system.cpu06.dcache.ReadReq_mshr_misses::cpu06.data        22727                       # number of ReadReq MSHR misses
system.cpu06.dcache.ReadReq_mshr_misses::total        22727                       # number of ReadReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_misses::cpu06.data        32167                       # number of WriteReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_misses::total        32167                       # number of WriteReq MSHR misses
system.cpu06.dcache.LoadLockedReq_mshr_misses::cpu06.data            2                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.StoreCondReq_mshr_misses::cpu06.data            3                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.demand_mshr_misses::cpu06.data        54894                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.demand_mshr_misses::total        54894                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.overall_mshr_misses::cpu06.data        54894                       # number of overall MSHR misses
system.cpu06.dcache.overall_mshr_misses::total        54894                       # number of overall MSHR misses
system.cpu06.dcache.ReadReq_mshr_miss_latency::cpu06.data   2609706249                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_latency::total   2609706249                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_latency::cpu06.data   3917914134                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_latency::total   3917914134                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency::cpu06.data        16254                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency::total        16254                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_latency::cpu06.data        19737                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_latency::total        19737                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_latency::cpu06.data   6527620383                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_latency::total   6527620383                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_latency::cpu06.data   6527620383                       # number of overall MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_latency::total   6527620383                       # number of overall MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_rate::cpu06.data     0.022639                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_mshr_miss_rate::total     0.022639                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::cpu06.data     0.233375                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::total     0.233375                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::cpu06.data     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::total     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::cpu06.data     0.187500                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::total     0.187500                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_mshr_miss_rate::cpu06.data     0.048081                       # mshr miss rate for demand accesses
system.cpu06.dcache.demand_mshr_miss_rate::total     0.048081                       # mshr miss rate for demand accesses
system.cpu06.dcache.overall_mshr_miss_rate::cpu06.data     0.048081                       # mshr miss rate for overall accesses
system.cpu06.dcache.overall_mshr_miss_rate::total     0.048081                       # mshr miss rate for overall accesses
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency::cpu06.data 114828.452897                       # average ReadReq mshr miss latency
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency::total 114828.452897                       # average ReadReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency::cpu06.data 121799.177231                       # average WriteReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency::total 121799.177231                       # average WriteReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu06.data         8127                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency::total         8127                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency::cpu06.data         6579                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency::total         6579                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency::cpu06.data 118913.185102                       # average overall mshr miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency::total 118913.185102                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency::cpu06.data 118913.185102                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency::total 118913.185102                       # average overall mshr miss latency
system.cpu06.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.icache.tags.replacements              46                       # number of replacements
system.cpu06.icache.tags.tagsinuse         304.280942                       # Cycle average of tags in use
system.cpu06.icache.tags.total_refs            680963                       # Total number of references to valid blocks.
system.cpu06.icache.tags.sampled_refs             398                       # Sample count of references to valid blocks.
system.cpu06.icache.tags.avg_refs         1710.962312                       # Average number of references to valid blocks.
system.cpu06.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.icache.tags.occ_blocks::cpu06.inst   304.280942                       # Average occupied blocks per requestor
system.cpu06.icache.tags.occ_percent::cpu06.inst     0.594299                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_percent::total     0.594299                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_task_id_blocks::1024          352                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::3          349                       # Occupied blocks per task id
system.cpu06.icache.tags.occ_task_id_percent::1024     0.687500                       # Percentage of cache occupancy per task id
system.cpu06.icache.tags.tag_accesses         1363202                       # Number of tag accesses
system.cpu06.icache.tags.data_accesses        1363202                       # Number of data accesses
system.cpu06.icache.ReadReq_hits::cpu06.inst       680963                       # number of ReadReq hits
system.cpu06.icache.ReadReq_hits::total        680963                       # number of ReadReq hits
system.cpu06.icache.demand_hits::cpu06.inst       680963                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::total         680963                       # number of demand (read+write) hits
system.cpu06.icache.overall_hits::cpu06.inst       680963                       # number of overall hits
system.cpu06.icache.overall_hits::total        680963                       # number of overall hits
system.cpu06.icache.ReadReq_misses::cpu06.inst          439                       # number of ReadReq misses
system.cpu06.icache.ReadReq_misses::total          439                       # number of ReadReq misses
system.cpu06.icache.demand_misses::cpu06.inst          439                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::total          439                       # number of demand (read+write) misses
system.cpu06.icache.overall_misses::cpu06.inst          439                       # number of overall misses
system.cpu06.icache.overall_misses::total          439                       # number of overall misses
system.cpu06.icache.ReadReq_miss_latency::cpu06.inst     10459449                       # number of ReadReq miss cycles
system.cpu06.icache.ReadReq_miss_latency::total     10459449                       # number of ReadReq miss cycles
system.cpu06.icache.demand_miss_latency::cpu06.inst     10459449                       # number of demand (read+write) miss cycles
system.cpu06.icache.demand_miss_latency::total     10459449                       # number of demand (read+write) miss cycles
system.cpu06.icache.overall_miss_latency::cpu06.inst     10459449                       # number of overall miss cycles
system.cpu06.icache.overall_miss_latency::total     10459449                       # number of overall miss cycles
system.cpu06.icache.ReadReq_accesses::cpu06.inst       681402                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_accesses::total       681402                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.demand_accesses::cpu06.inst       681402                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::total       681402                       # number of demand (read+write) accesses
system.cpu06.icache.overall_accesses::cpu06.inst       681402                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::total       681402                       # number of overall (read+write) accesses
system.cpu06.icache.ReadReq_miss_rate::cpu06.inst     0.000644                       # miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_miss_rate::total     0.000644                       # miss rate for ReadReq accesses
system.cpu06.icache.demand_miss_rate::cpu06.inst     0.000644                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::total     0.000644                       # miss rate for demand accesses
system.cpu06.icache.overall_miss_rate::cpu06.inst     0.000644                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::total     0.000644                       # miss rate for overall accesses
system.cpu06.icache.ReadReq_avg_miss_latency::cpu06.inst 23825.624146                       # average ReadReq miss latency
system.cpu06.icache.ReadReq_avg_miss_latency::total 23825.624146                       # average ReadReq miss latency
system.cpu06.icache.demand_avg_miss_latency::cpu06.inst 23825.624146                       # average overall miss latency
system.cpu06.icache.demand_avg_miss_latency::total 23825.624146                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::cpu06.inst 23825.624146                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::total 23825.624146                       # average overall miss latency
system.cpu06.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.icache.fast_writes                     0                       # number of fast writes performed
system.cpu06.icache.cache_copies                    0                       # number of cache copies performed
system.cpu06.icache.writebacks::writebacks           46                       # number of writebacks
system.cpu06.icache.writebacks::total              46                       # number of writebacks
system.cpu06.icache.ReadReq_mshr_hits::cpu06.inst           41                       # number of ReadReq MSHR hits
system.cpu06.icache.ReadReq_mshr_hits::total           41                       # number of ReadReq MSHR hits
system.cpu06.icache.demand_mshr_hits::cpu06.inst           41                       # number of demand (read+write) MSHR hits
system.cpu06.icache.demand_mshr_hits::total           41                       # number of demand (read+write) MSHR hits
system.cpu06.icache.overall_mshr_hits::cpu06.inst           41                       # number of overall MSHR hits
system.cpu06.icache.overall_mshr_hits::total           41                       # number of overall MSHR hits
system.cpu06.icache.ReadReq_mshr_misses::cpu06.inst          398                       # number of ReadReq MSHR misses
system.cpu06.icache.ReadReq_mshr_misses::total          398                       # number of ReadReq MSHR misses
system.cpu06.icache.demand_mshr_misses::cpu06.inst          398                       # number of demand (read+write) MSHR misses
system.cpu06.icache.demand_mshr_misses::total          398                       # number of demand (read+write) MSHR misses
system.cpu06.icache.overall_mshr_misses::cpu06.inst          398                       # number of overall MSHR misses
system.cpu06.icache.overall_mshr_misses::total          398                       # number of overall MSHR misses
system.cpu06.icache.ReadReq_mshr_miss_latency::cpu06.inst      8298828                       # number of ReadReq MSHR miss cycles
system.cpu06.icache.ReadReq_mshr_miss_latency::total      8298828                       # number of ReadReq MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_latency::cpu06.inst      8298828                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_latency::total      8298828                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_latency::cpu06.inst      8298828                       # number of overall MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_latency::total      8298828                       # number of overall MSHR miss cycles
system.cpu06.icache.ReadReq_mshr_miss_rate::cpu06.inst     0.000584                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_mshr_miss_rate::total     0.000584                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.demand_mshr_miss_rate::cpu06.inst     0.000584                       # mshr miss rate for demand accesses
system.cpu06.icache.demand_mshr_miss_rate::total     0.000584                       # mshr miss rate for demand accesses
system.cpu06.icache.overall_mshr_miss_rate::cpu06.inst     0.000584                       # mshr miss rate for overall accesses
system.cpu06.icache.overall_mshr_miss_rate::total     0.000584                       # mshr miss rate for overall accesses
system.cpu06.icache.ReadReq_avg_mshr_miss_latency::cpu06.inst 20851.326633                       # average ReadReq mshr miss latency
system.cpu06.icache.ReadReq_avg_mshr_miss_latency::total 20851.326633                       # average ReadReq mshr miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency::cpu06.inst 20851.326633                       # average overall mshr miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency::total 20851.326633                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency::cpu06.inst 20851.326633                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency::total 20851.326633                       # average overall mshr miss latency
system.cpu06.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.branchPred.lookups                242451                       # Number of BP lookups
system.cpu07.branchPred.condPredicted          109457                       # Number of conditional branches predicted
system.cpu07.branchPred.condIncorrect             531                       # Number of conditional branches incorrect
system.cpu07.branchPred.BTBLookups             172301                       # Number of BTB lookups
system.cpu07.branchPred.BTBHits                165826                       # Number of BTB hits
system.cpu07.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu07.branchPred.BTBHitPct           96.242042                       # BTB Hit Percentage
system.cpu07.branchPred.usedRAS                 66254                       # Number of times the RAS was used to get a target.
system.cpu07.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu07.branchPred.indirectLookups            95                       # Number of indirect predictor lookups.
system.cpu07.branchPred.indirectHits                1                       # Number of indirect target hits.
system.cpu07.branchPred.indirectMisses             94                       # Number of indirect misses.
system.cpu07.branchPredindirectMispredicted           20                       # Number of mispredicted indirect branches.
system.cpu07.dtb.fetch_hits                         0                       # ITB hits
system.cpu07.dtb.fetch_misses                       0                       # ITB misses
system.cpu07.dtb.fetch_acv                          0                       # ITB acv
system.cpu07.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu07.dtb.read_hits                    1082497                       # DTB read hits
system.cpu07.dtb.read_misses                     7416                       # DTB read misses
system.cpu07.dtb.read_acv                           0                       # DTB read access violations
system.cpu07.dtb.read_accesses                1089913                       # DTB read accesses
system.cpu07.dtb.write_hits                    266614                       # DTB write hits
system.cpu07.dtb.write_misses                   58689                       # DTB write misses
system.cpu07.dtb.write_acv                          0                       # DTB write access violations
system.cpu07.dtb.write_accesses                325303                       # DTB write accesses
system.cpu07.dtb.data_hits                    1349111                       # DTB hits
system.cpu07.dtb.data_misses                    66105                       # DTB misses
system.cpu07.dtb.data_acv                           0                       # DTB access violations
system.cpu07.dtb.data_accesses                1415216                       # DTB accesses
system.cpu07.itb.fetch_hits                    683411                       # ITB hits
system.cpu07.itb.fetch_misses                      84                       # ITB misses
system.cpu07.itb.fetch_acv                          0                       # ITB acv
system.cpu07.itb.fetch_accesses                683495                       # ITB accesses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.read_acv                           0                       # DTB read access violations
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.itb.write_acv                          0                       # DTB write access violations
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.data_hits                          0                       # DTB hits
system.cpu07.itb.data_misses                        0                       # DTB misses
system.cpu07.itb.data_acv                           0                       # DTB access violations
system.cpu07.itb.data_accesses                      0                       # DTB accesses
system.cpu07.numCycles                        7823146                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.fetch.icacheStallCycles            11522                       # Number of cycles fetch is stalled on an Icache miss
system.cpu07.fetch.Insts                      6740315                       # Number of instructions fetch has processed
system.cpu07.fetch.Branches                    242451                       # Number of branches that fetch encountered
system.cpu07.fetch.predictedBranches           232081                       # Number of branches that fetch has predicted taken
system.cpu07.fetch.Cycles                     7720165                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu07.fetch.SquashCycles                 37739                       # Number of cycles fetch has spent squashing
system.cpu07.fetch.MiscStallCycles                 35                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu07.fetch.NoActiveThreadStallCycles        68758                       # Number of stall cycles due to no active thread to fetch from
system.cpu07.fetch.PendingTrapStallCycles         2489                       # Number of stall cycles due to pending traps
system.cpu07.fetch.CacheLines                  683411                       # Number of cache lines fetched
system.cpu07.fetch.IcacheSquashes                 238                       # Number of outstanding Icache misses that were squashed
system.cpu07.fetch.rateDist::samples          7821838                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::mean            0.861730                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::stdev           2.221060                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::0                6591622     84.27%     84.27% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::1                  24931      0.32%     84.59% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::2                 244910      3.13%     87.72% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::3                  19222      0.25%     87.97% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::4                 249906      3.19%     91.16% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::5                  40996      0.52%     91.69% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::6                  78985      1.01%     92.70% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::7                  80744      1.03%     93.73% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::8                 490522      6.27%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::total            7821838                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.branchRate                0.030991                       # Number of branch fetches per cycle
system.cpu07.fetch.rate                      0.861586                       # Number of inst fetches per cycle
system.cpu07.decode.IdleCycles                 183890                       # Number of cycles decode is idle
system.cpu07.decode.BlockedCycles             6800262                       # Number of cycles decode is blocked
system.cpu07.decode.RunCycles                  258480                       # Number of cycles decode is running
system.cpu07.decode.UnblockCycles              491820                       # Number of cycles decode is unblocking
system.cpu07.decode.SquashCycles                18628                       # Number of cycles decode is squashing
system.cpu07.decode.BranchResolved              66276                       # Number of times decode resolved a branch
system.cpu07.decode.BranchMispred                 252                       # Number of times decode detected a branch misprediction
system.cpu07.decode.DecodedInsts              5912674                       # Number of instructions handled by decode
system.cpu07.decode.SquashedInsts                1028                       # Number of squashed instructions handled by decode
system.cpu07.rename.SquashCycles                18628                       # Number of cycles rename is squashing
system.cpu07.rename.IdleCycles                 297719                       # Number of cycles rename is idle
system.cpu07.rename.BlockCycles               3039973                       # Number of cycles rename is blocking
system.cpu07.rename.serializeStallCycles         9893                       # count of cycles rename stalled for serializing inst
system.cpu07.rename.RunCycles                  558746                       # Number of cycles rename is running
system.cpu07.rename.UnblockCycles             3828121                       # Number of cycles rename is unblocking
system.cpu07.rename.RenamedInsts              5764298                       # Number of instructions processed by rename
system.cpu07.rename.ROBFullEvents                  23                       # Number of times rename has blocked due to ROB full
system.cpu07.rename.IQFullEvents              2086897                       # Number of times rename has blocked due to IQ full
system.cpu07.rename.LQFullEvents              1660510                       # Number of times rename has blocked due to LQ full
system.cpu07.rename.SQFullEvents                52132                       # Number of times rename has blocked due to SQ full
system.cpu07.rename.RenamedOperands           5098992                       # Number of destination operands rename has renamed
system.cpu07.rename.RenameLookups             8488415                       # Number of register rename lookups that rename has made
system.cpu07.rename.int_rename_lookups        4471409                       # Number of integer rename lookups
system.cpu07.rename.fp_rename_lookups         4017001                       # Number of floating rename lookups
system.cpu07.rename.CommittedMaps             3674094                       # Number of HB maps that are committed
system.cpu07.rename.UndoneMaps                1424898                       # Number of HB maps that are undone due to squashing
system.cpu07.rename.serializingInsts              163                       # count of serializing insts renamed
system.cpu07.rename.tempSerializingInsts          149                       # count of temporary serializing insts renamed
system.cpu07.rename.skidInsts                 3311613                       # count of insts added to the skid buffer
system.cpu07.memDep0.insertedLoads            1110890                       # Number of loads inserted to the mem dependence unit.
system.cpu07.memDep0.insertedStores            440525                       # Number of stores inserted to the mem dependence unit.
system.cpu07.memDep0.conflictingLoads          362931                       # Number of conflicting loads.
system.cpu07.memDep0.conflictingStores         155828                       # Number of conflicting stores.
system.cpu07.iq.iqInstsAdded                  5750587                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu07.iq.iqNonSpecInstsAdded               171                       # Number of non-speculative instructions added to the IQ
system.cpu07.iq.iqInstsIssued                 5457884                       # Number of instructions issued
system.cpu07.iq.iqSquashedInstsIssued            5338                       # Number of squashed instructions issued
system.cpu07.iq.iqSquashedInstsExamined       1796556                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu07.iq.iqSquashedOperandsExamined       744962                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu07.iq.iqSquashedNonSpecRemoved           54                       # Number of squashed non-spec instructions that were removed
system.cpu07.iq.issued_per_cycle::samples      7821838                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::mean       0.697775                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::stdev      1.145136                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::0           4479848     57.27%     57.27% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::1           2215788     28.33%     85.60% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::2            694013      8.87%     94.47% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::3            198098      2.53%     97.01% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::4             94716      1.21%     98.22% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::5             50558      0.65%     98.86% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::6             31615      0.40%     99.27% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::7             19184      0.25%     99.51% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::8             38018      0.49%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::total       7821838                       # Number of insts issued each cycle
system.cpu07.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntAlu                  2211      8.21%      8.21% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntMult                    0      0.00%      8.21% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntDiv                     0      0.00%      8.21% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatAdd                   0      0.00%      8.21% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatCmp                   0      0.00%      8.21% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatCvt                   0      0.00%      8.21% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatMult               8233     30.58%     38.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatDiv                   0      0.00%     38.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatSqrt                  0      0.00%     38.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAdd                    0      0.00%     38.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAddAcc                 0      0.00%     38.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAlu                    0      0.00%     38.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdCmp                    0      0.00%     38.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdCvt                    0      0.00%     38.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMisc                   0      0.00%     38.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMult                   0      0.00%     38.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMultAcc                0      0.00%     38.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShift                  0      0.00%     38.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShiftAcc               0      0.00%     38.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdSqrt                   0      0.00%     38.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatAdd               0      0.00%     38.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatAlu               0      0.00%     38.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatCmp               0      0.00%     38.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatCvt               0      0.00%     38.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatDiv               0      0.00%     38.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMisc              0      0.00%     38.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMult              0      0.00%     38.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMultAcc            0      0.00%     38.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatSqrt              0      0.00%     38.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::MemRead                15629     58.06%     96.86% # attempts to use FU when none available
system.cpu07.iq.fu_full::MemWrite                 846      3.14%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu07.iq.FU_type_0::IntAlu             1475694     27.04%     27.04% # Type of FU issued
system.cpu07.iq.FU_type_0::IntMult                  6      0.00%     27.04% # Type of FU issued
system.cpu07.iq.FU_type_0::IntDiv                   0      0.00%     27.04% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatAdd           1712124     31.37%     58.41% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatCmp                 0      0.00%     58.41% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatCvt                 0      0.00%     58.41% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatMult           852341     15.62%     74.02% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatDiv                 0      0.00%     74.02% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatSqrt                0      0.00%     74.02% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAdd                  0      0.00%     74.02% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAddAcc               0      0.00%     74.02% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAlu                  0      0.00%     74.02% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdCmp                  0      0.00%     74.02% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdCvt                  0      0.00%     74.02% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMisc                 0      0.00%     74.02% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMult                 0      0.00%     74.02% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMultAcc              0      0.00%     74.02% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShift                0      0.00%     74.02% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.02% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdSqrt                 0      0.00%     74.02% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.02% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.02% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.02% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.02% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.02% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.02% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMult            0      0.00%     74.02% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.02% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.02% # Type of FU issued
system.cpu07.iq.FU_type_0::MemRead            1091667     20.00%     94.03% # Type of FU issued
system.cpu07.iq.FU_type_0::MemWrite            326048      5.97%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::total              5457884                       # Type of FU issued
system.cpu07.iq.rate                         0.697658                       # Inst issue rate
system.cpu07.iq.fu_busy_cnt                     26919                       # FU busy when requested
system.cpu07.iq.fu_busy_rate                 0.004932                       # FU busy rate (busy events/executed inst)
system.cpu07.iq.int_inst_queue_reads         13042422                       # Number of integer instruction queue reads
system.cpu07.iq.int_inst_queue_writes         4685861                       # Number of integer instruction queue writes
system.cpu07.iq.int_inst_queue_wakeup_accesses      2427527                       # Number of integer instruction queue wakeup accesses
system.cpu07.iq.fp_inst_queue_reads           5727441                       # Number of floating instruction queue reads
system.cpu07.iq.fp_inst_queue_writes          2861522                       # Number of floating instruction queue writes
system.cpu07.iq.fp_inst_queue_wakeup_accesses      2859572                       # Number of floating instruction queue wakeup accesses
system.cpu07.iq.int_alu_accesses              2616961                       # Number of integer alu accesses
system.cpu07.iq.fp_alu_accesses               2867838                       # Number of floating point alu accesses
system.cpu07.iew.lsq.thread0.forwLoads           2762                       # Number of loads that had data forwarded from stores
system.cpu07.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu07.iew.lsq.thread0.squashedLoads       580223                       # Number of loads squashed
system.cpu07.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu07.iew.lsq.thread0.memOrderViolation           71                       # Number of memory ordering violations
system.cpu07.iew.lsq.thread0.squashedStores       306687                       # Number of stores squashed
system.cpu07.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu07.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu07.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu07.iew.lsq.thread0.cacheBlocked        86697                       # Number of times an access to memory failed due to the cache being blocked
system.cpu07.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu07.iew.iewSquashCycles                18628                       # Number of cycles IEW is squashing
system.cpu07.iew.iewBlockCycles                968921                       # Number of cycles IEW is blocking
system.cpu07.iew.iewUnblockCycles              755701                       # Number of cycles IEW is unblocking
system.cpu07.iew.iewDispatchedInsts           5751636                       # Number of instructions dispatched to IQ
system.cpu07.iew.iewDispSquashedInsts             125                       # Number of squashed instructions skipped by dispatch
system.cpu07.iew.iewDispLoadInsts             1110890                       # Number of dispatched load instructions
system.cpu07.iew.iewDispStoreInsts             440525                       # Number of dispatched store instructions
system.cpu07.iew.iewDispNonSpecInsts              144                       # Number of dispatched non-speculative instructions
system.cpu07.iew.iewIQFullEvents                44101                       # Number of times the IQ has become full, causing a stall
system.cpu07.iew.iewLSQFullEvents              605858                       # Number of times the LSQ has become full, causing a stall
system.cpu07.iew.memOrderViolationEvents           71                       # Number of memory order violations
system.cpu07.iew.predictedTakenIncorrect           58                       # Number of branches that were predicted taken incorrectly
system.cpu07.iew.predictedNotTakenIncorrect          298                       # Number of branches that were predicted not taken incorrectly
system.cpu07.iew.branchMispredicts                356                       # Number of branch mispredicts detected at execute
system.cpu07.iew.iewExecutedInsts             5455059                       # Number of executed instructions
system.cpu07.iew.iewExecLoadInsts             1089913                       # Number of load instructions executed
system.cpu07.iew.iewExecSquashedInsts            2825                       # Number of squashed instructions skipped in execute
system.cpu07.iew.exec_swp                           0                       # number of swp insts executed
system.cpu07.iew.exec_nop                         878                       # number of nop insts executed
system.cpu07.iew.exec_refs                    1415216                       # number of memory reference insts executed
system.cpu07.iew.exec_branches                 218316                       # Number of branches executed
system.cpu07.iew.exec_stores                   325303                       # Number of stores executed
system.cpu07.iew.exec_rate                   0.697297                       # Inst execution rate
system.cpu07.iew.wb_sent                      5353807                       # cumulative count of insts sent to commit
system.cpu07.iew.wb_count                     5287099                       # cumulative count of insts written-back
system.cpu07.iew.wb_producers                 4324736                       # num instructions producing a value
system.cpu07.iew.wb_consumers                 5629554                       # num instructions consuming a value
system.cpu07.iew.wb_rate                     0.675828                       # insts written-back per cycle
system.cpu07.iew.wb_fanout                   0.768220                       # average fanout of values written-back
system.cpu07.commit.commitSquashedInsts       1790369                       # The number of squashed insts skipped by commit
system.cpu07.commit.commitNonSpecStalls           117                       # The number of times commit has been forced to stall to communicate backwards
system.cpu07.commit.branchMispredicts             290                       # The number of times a branch was mispredicted
system.cpu07.commit.committed_per_cycle::samples      7518856                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::mean     0.525961                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::stdev     1.219417                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::0      5401748     71.84%     71.84% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::1      1308072     17.40%     89.24% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::2       478029      6.36%     95.60% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::3       131294      1.75%     97.34% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::4        10589      0.14%     97.48% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::5        75585      1.01%     98.49% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::6         6332      0.08%     98.57% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::7        19315      0.26%     98.83% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::8        87892      1.17%    100.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::total      7518856                       # Number of insts commited each cycle
system.cpu07.commit.committedInsts            3954626                       # Number of instructions committed
system.cpu07.commit.committedOps              3954626                       # Number of ops (including micro ops) committed
system.cpu07.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu07.commit.refs                       664505                       # Number of memory references committed
system.cpu07.commit.loads                      530667                       # Number of loads committed
system.cpu07.commit.membars                        20                       # Number of memory barriers committed
system.cpu07.commit.branches                   181272                       # Number of branches committed
system.cpu07.commit.fp_insts                  2858932                       # Number of committed floating point instructions.
system.cpu07.commit.int_insts                 1397308                       # Number of committed integer instructions.
system.cpu07.commit.function_calls              65794                       # Number of function calls committed.
system.cpu07.commit.op_class_0::No_OpClass          428      0.01%      0.01% # Class of committed instruction
system.cpu07.commit.op_class_0::IntAlu         725747     18.35%     18.36% # Class of committed instruction
system.cpu07.commit.op_class_0::IntMult             2      0.00%     18.36% # Class of committed instruction
system.cpu07.commit.op_class_0::IntDiv              0      0.00%     18.36% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatAdd      1711691     43.28%     61.65% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatCmp            0      0.00%     61.65% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatCvt            0      0.00%     61.65% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatMult       852233     21.55%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatDiv            0      0.00%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatSqrt            0      0.00%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAdd             0      0.00%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAddAcc            0      0.00%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAlu             0      0.00%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdCmp             0      0.00%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdCvt             0      0.00%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMisc            0      0.00%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMult            0      0.00%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMultAcc            0      0.00%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShift            0      0.00%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShiftAcc            0      0.00%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdSqrt            0      0.00%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatAdd            0      0.00%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatAlu            0      0.00%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatCmp            0      0.00%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatCvt            0      0.00%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatDiv            0      0.00%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMisc            0      0.00%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMult            0      0.00%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::MemRead        530687     13.42%     96.62% # Class of committed instruction
system.cpu07.commit.op_class_0::MemWrite       133838      3.38%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::total         3954626                       # Class of committed instruction
system.cpu07.commit.bw_lim_events               87892                       # number cycles where commit BW limit reached
system.cpu07.rob.rob_reads                   12938371                       # The number of ROB reads
system.cpu07.rob.rob_writes                  11724194                       # The number of ROB writes
system.cpu07.timesIdled                            58                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu07.idleCycles                          1308                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu07.quiesceCycles                     978961                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu07.committedInsts                   3954202                       # Number of Instructions Simulated
system.cpu07.committedOps                     3954202                       # Number of Ops (including micro ops) Simulated
system.cpu07.cpi                             1.978439                       # CPI: Cycles Per Instruction
system.cpu07.cpi_total                       1.978439                       # CPI: Total CPI of All Threads
system.cpu07.ipc                             0.505449                       # IPC: Instructions Per Cycle
system.cpu07.ipc_total                       0.505449                       # IPC: Total IPC of All Threads
system.cpu07.int_regfile_reads                3936566                       # number of integer regfile reads
system.cpu07.int_regfile_writes               1966138                       # number of integer regfile writes
system.cpu07.fp_regfile_reads                 4015975                       # number of floating regfile reads
system.cpu07.fp_regfile_writes                2835833                       # number of floating regfile writes
system.cpu07.misc_regfile_reads                   293                       # number of misc regfile reads
system.cpu07.misc_regfile_writes                   49                       # number of misc regfile writes
system.cpu07.dcache.tags.replacements           52669                       # number of replacements
system.cpu07.dcache.tags.tagsinuse          59.675348                       # Cycle average of tags in use
system.cpu07.dcache.tags.total_refs           1026463                       # Total number of references to valid blocks.
system.cpu07.dcache.tags.sampled_refs           52731                       # Sample count of references to valid blocks.
system.cpu07.dcache.tags.avg_refs           19.466026                       # Average number of references to valid blocks.
system.cpu07.dcache.tags.warmup_cycle       666314154                       # Cycle when the warmup percentage was hit.
system.cpu07.dcache.tags.occ_blocks::cpu07.data    59.675348                       # Average occupied blocks per requestor
system.cpu07.dcache.tags.occ_percent::cpu07.data     0.932427                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_percent::total     0.932427                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::1           59                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu07.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu07.dcache.tags.tag_accesses         2322387                       # Number of tag accesses
system.cpu07.dcache.tags.data_accesses        2322387                       # Number of data accesses
system.cpu07.dcache.ReadReq_hits::cpu07.data       934987                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_hits::total        934987                       # number of ReadReq hits
system.cpu07.dcache.WriteReq_hits::cpu07.data        91414                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_hits::total        91414                       # number of WriteReq hits
system.cpu07.dcache.LoadLockedReq_hits::cpu07.data           25                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_hits::total           25                       # number of LoadLockedReq hits
system.cpu07.dcache.StoreCondReq_hits::cpu07.data           18                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_hits::total           18                       # number of StoreCondReq hits
system.cpu07.dcache.demand_hits::cpu07.data      1026401                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::total        1026401                       # number of demand (read+write) hits
system.cpu07.dcache.overall_hits::cpu07.data      1026401                       # number of overall hits
system.cpu07.dcache.overall_hits::total       1026401                       # number of overall hits
system.cpu07.dcache.ReadReq_misses::cpu07.data        65923                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_misses::total        65923                       # number of ReadReq misses
system.cpu07.dcache.WriteReq_misses::cpu07.data        42400                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_misses::total        42400                       # number of WriteReq misses
system.cpu07.dcache.LoadLockedReq_misses::cpu07.data            2                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu07.dcache.StoreCondReq_misses::cpu07.data            6                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_misses::total            6                       # number of StoreCondReq misses
system.cpu07.dcache.demand_misses::cpu07.data       108323                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::total       108323                       # number of demand (read+write) misses
system.cpu07.dcache.overall_misses::cpu07.data       108323                       # number of overall misses
system.cpu07.dcache.overall_misses::total       108323                       # number of overall misses
system.cpu07.dcache.ReadReq_miss_latency::cpu07.data   6376051782                       # number of ReadReq miss cycles
system.cpu07.dcache.ReadReq_miss_latency::total   6376051782                       # number of ReadReq miss cycles
system.cpu07.dcache.WriteReq_miss_latency::cpu07.data   5763514846                       # number of WriteReq miss cycles
system.cpu07.dcache.WriteReq_miss_latency::total   5763514846                       # number of WriteReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_latency::cpu07.data        16254                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_latency::total        16254                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_latency::cpu07.data        37152                       # number of StoreCondReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_latency::total        37152                       # number of StoreCondReq miss cycles
system.cpu07.dcache.demand_miss_latency::cpu07.data  12139566628                       # number of demand (read+write) miss cycles
system.cpu07.dcache.demand_miss_latency::total  12139566628                       # number of demand (read+write) miss cycles
system.cpu07.dcache.overall_miss_latency::cpu07.data  12139566628                       # number of overall miss cycles
system.cpu07.dcache.overall_miss_latency::total  12139566628                       # number of overall miss cycles
system.cpu07.dcache.ReadReq_accesses::cpu07.data      1000910                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_accesses::total      1000910                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::cpu07.data       133814                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::total       133814                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::cpu07.data           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::total           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::cpu07.data           24                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::total           24                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.demand_accesses::cpu07.data      1134724                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::total      1134724                       # number of demand (read+write) accesses
system.cpu07.dcache.overall_accesses::cpu07.data      1134724                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::total      1134724                       # number of overall (read+write) accesses
system.cpu07.dcache.ReadReq_miss_rate::cpu07.data     0.065863                       # miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_miss_rate::total     0.065863                       # miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_miss_rate::cpu07.data     0.316858                       # miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_miss_rate::total     0.316858                       # miss rate for WriteReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::cpu07.data     0.074074                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::total     0.074074                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::cpu07.data     0.250000                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::total     0.250000                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_miss_rate::cpu07.data     0.095462                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::total     0.095462                       # miss rate for demand accesses
system.cpu07.dcache.overall_miss_rate::cpu07.data     0.095462                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     0.095462                       # miss rate for overall accesses
system.cpu07.dcache.ReadReq_avg_miss_latency::cpu07.data 96719.684814                       # average ReadReq miss latency
system.cpu07.dcache.ReadReq_avg_miss_latency::total 96719.684814                       # average ReadReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::cpu07.data 135931.953915                       # average WriteReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::total 135931.953915                       # average WriteReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::cpu07.data         8127                       # average LoadLockedReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::total         8127                       # average LoadLockedReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::cpu07.data         6192                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::total         6192                       # average StoreCondReq miss latency
system.cpu07.dcache.demand_avg_miss_latency::cpu07.data 112068.227689                       # average overall miss latency
system.cpu07.dcache.demand_avg_miss_latency::total 112068.227689                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::cpu07.data 112068.227689                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::total 112068.227689                       # average overall miss latency
system.cpu07.dcache.blocked_cycles::no_mshrs       185614                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_targets          151                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_mshrs            6426                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_targets            12                       # number of cycles access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_mshrs    28.884843                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_targets    12.583333                       # average number of cycles each access was blocked
system.cpu07.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu07.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu07.dcache.writebacks::writebacks        49680                       # number of writebacks
system.cpu07.dcache.writebacks::total           49680                       # number of writebacks
system.cpu07.dcache.ReadReq_mshr_hits::cpu07.data        44972                       # number of ReadReq MSHR hits
system.cpu07.dcache.ReadReq_mshr_hits::total        44972                       # number of ReadReq MSHR hits
system.cpu07.dcache.WriteReq_mshr_hits::cpu07.data        10496                       # number of WriteReq MSHR hits
system.cpu07.dcache.WriteReq_mshr_hits::total        10496                       # number of WriteReq MSHR hits
system.cpu07.dcache.demand_mshr_hits::cpu07.data        55468                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.demand_mshr_hits::total        55468                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.overall_mshr_hits::cpu07.data        55468                       # number of overall MSHR hits
system.cpu07.dcache.overall_mshr_hits::total        55468                       # number of overall MSHR hits
system.cpu07.dcache.ReadReq_mshr_misses::cpu07.data        20951                       # number of ReadReq MSHR misses
system.cpu07.dcache.ReadReq_mshr_misses::total        20951                       # number of ReadReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_misses::cpu07.data        31904                       # number of WriteReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_misses::total        31904                       # number of WriteReq MSHR misses
system.cpu07.dcache.LoadLockedReq_mshr_misses::cpu07.data            2                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.StoreCondReq_mshr_misses::cpu07.data            6                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.StoreCondReq_mshr_misses::total            6                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.demand_mshr_misses::cpu07.data        52855                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.demand_mshr_misses::total        52855                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.overall_mshr_misses::cpu07.data        52855                       # number of overall MSHR misses
system.cpu07.dcache.overall_mshr_misses::total        52855                       # number of overall MSHR misses
system.cpu07.dcache.ReadReq_mshr_miss_latency::cpu07.data   2366046018                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_latency::total   2366046018                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_latency::cpu07.data   3812426513                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_latency::total   3812426513                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency::cpu07.data        13932                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency::total        13932                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_latency::cpu07.data        30186                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_latency::total        30186                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_latency::cpu07.data   6178472531                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_latency::total   6178472531                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_latency::cpu07.data   6178472531                       # number of overall MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_latency::total   6178472531                       # number of overall MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_rate::cpu07.data     0.020932                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_mshr_miss_rate::total     0.020932                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::cpu07.data     0.238420                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::total     0.238420                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::cpu07.data     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::total     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::cpu07.data     0.250000                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::total     0.250000                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_mshr_miss_rate::cpu07.data     0.046580                       # mshr miss rate for demand accesses
system.cpu07.dcache.demand_mshr_miss_rate::total     0.046580                       # mshr miss rate for demand accesses
system.cpu07.dcache.overall_mshr_miss_rate::cpu07.data     0.046580                       # mshr miss rate for overall accesses
system.cpu07.dcache.overall_mshr_miss_rate::total     0.046580                       # mshr miss rate for overall accesses
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency::cpu07.data 112932.366856                       # average ReadReq mshr miss latency
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency::total 112932.366856                       # average ReadReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency::cpu07.data 119496.818988                       # average WriteReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency::total 119496.818988                       # average WriteReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu07.data         6966                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency::total         6966                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency::cpu07.data         5031                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency::total         5031                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency::cpu07.data 116894.759834                       # average overall mshr miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency::total 116894.759834                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency::cpu07.data 116894.759834                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency::total 116894.759834                       # average overall mshr miss latency
system.cpu07.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.icache.tags.replacements              86                       # number of replacements
system.cpu07.icache.tags.tagsinuse         326.184275                       # Cycle average of tags in use
system.cpu07.icache.tags.total_refs            682901                       # Total number of references to valid blocks.
system.cpu07.icache.tags.sampled_refs             458                       # Sample count of references to valid blocks.
system.cpu07.icache.tags.avg_refs         1491.050218                       # Average number of references to valid blocks.
system.cpu07.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.icache.tags.occ_blocks::cpu07.inst   326.184275                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_percent::cpu07.inst     0.637079                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::total     0.637079                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_task_id_blocks::1024          372                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::3          369                       # Occupied blocks per task id
system.cpu07.icache.tags.occ_task_id_percent::1024     0.726562                       # Percentage of cache occupancy per task id
system.cpu07.icache.tags.tag_accesses         1367280                       # Number of tag accesses
system.cpu07.icache.tags.data_accesses        1367280                       # Number of data accesses
system.cpu07.icache.ReadReq_hits::cpu07.inst       682901                       # number of ReadReq hits
system.cpu07.icache.ReadReq_hits::total        682901                       # number of ReadReq hits
system.cpu07.icache.demand_hits::cpu07.inst       682901                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::total         682901                       # number of demand (read+write) hits
system.cpu07.icache.overall_hits::cpu07.inst       682901                       # number of overall hits
system.cpu07.icache.overall_hits::total        682901                       # number of overall hits
system.cpu07.icache.ReadReq_misses::cpu07.inst          510                       # number of ReadReq misses
system.cpu07.icache.ReadReq_misses::total          510                       # number of ReadReq misses
system.cpu07.icache.demand_misses::cpu07.inst          510                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::total          510                       # number of demand (read+write) misses
system.cpu07.icache.overall_misses::cpu07.inst          510                       # number of overall misses
system.cpu07.icache.overall_misses::total          510                       # number of overall misses
system.cpu07.icache.ReadReq_miss_latency::cpu07.inst     10768275                       # number of ReadReq miss cycles
system.cpu07.icache.ReadReq_miss_latency::total     10768275                       # number of ReadReq miss cycles
system.cpu07.icache.demand_miss_latency::cpu07.inst     10768275                       # number of demand (read+write) miss cycles
system.cpu07.icache.demand_miss_latency::total     10768275                       # number of demand (read+write) miss cycles
system.cpu07.icache.overall_miss_latency::cpu07.inst     10768275                       # number of overall miss cycles
system.cpu07.icache.overall_miss_latency::total     10768275                       # number of overall miss cycles
system.cpu07.icache.ReadReq_accesses::cpu07.inst       683411                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_accesses::total       683411                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.demand_accesses::cpu07.inst       683411                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::total       683411                       # number of demand (read+write) accesses
system.cpu07.icache.overall_accesses::cpu07.inst       683411                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::total       683411                       # number of overall (read+write) accesses
system.cpu07.icache.ReadReq_miss_rate::cpu07.inst     0.000746                       # miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_miss_rate::total     0.000746                       # miss rate for ReadReq accesses
system.cpu07.icache.demand_miss_rate::cpu07.inst     0.000746                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::total     0.000746                       # miss rate for demand accesses
system.cpu07.icache.overall_miss_rate::cpu07.inst     0.000746                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::total     0.000746                       # miss rate for overall accesses
system.cpu07.icache.ReadReq_avg_miss_latency::cpu07.inst 21114.264706                       # average ReadReq miss latency
system.cpu07.icache.ReadReq_avg_miss_latency::total 21114.264706                       # average ReadReq miss latency
system.cpu07.icache.demand_avg_miss_latency::cpu07.inst 21114.264706                       # average overall miss latency
system.cpu07.icache.demand_avg_miss_latency::total 21114.264706                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::cpu07.inst 21114.264706                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::total 21114.264706                       # average overall miss latency
system.cpu07.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.icache.fast_writes                     0                       # number of fast writes performed
system.cpu07.icache.cache_copies                    0                       # number of cache copies performed
system.cpu07.icache.writebacks::writebacks           86                       # number of writebacks
system.cpu07.icache.writebacks::total              86                       # number of writebacks
system.cpu07.icache.ReadReq_mshr_hits::cpu07.inst           52                       # number of ReadReq MSHR hits
system.cpu07.icache.ReadReq_mshr_hits::total           52                       # number of ReadReq MSHR hits
system.cpu07.icache.demand_mshr_hits::cpu07.inst           52                       # number of demand (read+write) MSHR hits
system.cpu07.icache.demand_mshr_hits::total           52                       # number of demand (read+write) MSHR hits
system.cpu07.icache.overall_mshr_hits::cpu07.inst           52                       # number of overall MSHR hits
system.cpu07.icache.overall_mshr_hits::total           52                       # number of overall MSHR hits
system.cpu07.icache.ReadReq_mshr_misses::cpu07.inst          458                       # number of ReadReq MSHR misses
system.cpu07.icache.ReadReq_mshr_misses::total          458                       # number of ReadReq MSHR misses
system.cpu07.icache.demand_mshr_misses::cpu07.inst          458                       # number of demand (read+write) MSHR misses
system.cpu07.icache.demand_mshr_misses::total          458                       # number of demand (read+write) MSHR misses
system.cpu07.icache.overall_mshr_misses::cpu07.inst          458                       # number of overall MSHR misses
system.cpu07.icache.overall_mshr_misses::total          458                       # number of overall MSHR misses
system.cpu07.icache.ReadReq_mshr_miss_latency::cpu07.inst      8533350                       # number of ReadReq MSHR miss cycles
system.cpu07.icache.ReadReq_mshr_miss_latency::total      8533350                       # number of ReadReq MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_latency::cpu07.inst      8533350                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_latency::total      8533350                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_latency::cpu07.inst      8533350                       # number of overall MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_latency::total      8533350                       # number of overall MSHR miss cycles
system.cpu07.icache.ReadReq_mshr_miss_rate::cpu07.inst     0.000670                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_mshr_miss_rate::total     0.000670                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.demand_mshr_miss_rate::cpu07.inst     0.000670                       # mshr miss rate for demand accesses
system.cpu07.icache.demand_mshr_miss_rate::total     0.000670                       # mshr miss rate for demand accesses
system.cpu07.icache.overall_mshr_miss_rate::cpu07.inst     0.000670                       # mshr miss rate for overall accesses
system.cpu07.icache.overall_mshr_miss_rate::total     0.000670                       # mshr miss rate for overall accesses
system.cpu07.icache.ReadReq_avg_mshr_miss_latency::cpu07.inst 18631.768559                       # average ReadReq mshr miss latency
system.cpu07.icache.ReadReq_avg_mshr_miss_latency::total 18631.768559                       # average ReadReq mshr miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency::cpu07.inst 18631.768559                       # average overall mshr miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency::total 18631.768559                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency::cpu07.inst 18631.768559                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency::total 18631.768559                       # average overall mshr miss latency
system.cpu07.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.branchPred.lookups                250615                       # Number of BP lookups
system.cpu08.branchPred.condPredicted          117294                       # Number of conditional branches predicted
system.cpu08.branchPred.condIncorrect             487                       # Number of conditional branches incorrect
system.cpu08.branchPred.BTBLookups             178136                       # Number of BTB lookups
system.cpu08.branchPred.BTBHits                169785                       # Number of BTB hits
system.cpu08.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu08.branchPred.BTBHitPct           95.312009                       # BTB Hit Percentage
system.cpu08.branchPred.usedRAS                 66427                       # Number of times the RAS was used to get a target.
system.cpu08.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu08.branchPred.indirectLookups            53                       # Number of indirect predictor lookups.
system.cpu08.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu08.branchPred.indirectMisses             53                       # Number of indirect misses.
system.cpu08.branchPredindirectMispredicted           13                       # Number of mispredicted indirect branches.
system.cpu08.dtb.fetch_hits                         0                       # ITB hits
system.cpu08.dtb.fetch_misses                       0                       # ITB misses
system.cpu08.dtb.fetch_acv                          0                       # ITB acv
system.cpu08.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu08.dtb.read_hits                    1247860                       # DTB read hits
system.cpu08.dtb.read_misses                     6988                       # DTB read misses
system.cpu08.dtb.read_acv                           0                       # DTB read access violations
system.cpu08.dtb.read_accesses                1254848                       # DTB read accesses
system.cpu08.dtb.write_hits                    282356                       # DTB write hits
system.cpu08.dtb.write_misses                   59151                       # DTB write misses
system.cpu08.dtb.write_acv                          0                       # DTB write access violations
system.cpu08.dtb.write_accesses                341507                       # DTB write accesses
system.cpu08.dtb.data_hits                    1530216                       # DTB hits
system.cpu08.dtb.data_misses                    66139                       # DTB misses
system.cpu08.dtb.data_acv                           0                       # DTB access violations
system.cpu08.dtb.data_accesses                1596355                       # DTB accesses
system.cpu08.itb.fetch_hits                    689751                       # ITB hits
system.cpu08.itb.fetch_misses                      68                       # ITB misses
system.cpu08.itb.fetch_acv                          0                       # ITB acv
system.cpu08.itb.fetch_accesses                689819                       # ITB accesses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.read_acv                           0                       # DTB read access violations
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.itb.write_acv                          0                       # DTB write access violations
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.data_hits                          0                       # DTB hits
system.cpu08.itb.data_misses                        0                       # DTB misses
system.cpu08.itb.data_acv                           0                       # DTB access violations
system.cpu08.itb.data_accesses                      0                       # DTB accesses
system.cpu08.numCycles                        7959646                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.fetch.icacheStallCycles            11098                       # Number of cycles fetch is stalled on an Icache miss
system.cpu08.fetch.Insts                      6819625                       # Number of instructions fetch has processed
system.cpu08.fetch.Branches                    250615                       # Number of branches that fetch encountered
system.cpu08.fetch.predictedBranches           236212                       # Number of branches that fetch has predicted taken
system.cpu08.fetch.Cycles                     7856366                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu08.fetch.SquashCycles                 37315                       # Number of cycles fetch has spent squashing
system.cpu08.fetch.MiscStallCycles                 32                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu08.fetch.NoActiveThreadStallCycles        69504                       # Number of stall cycles due to no active thread to fetch from
system.cpu08.fetch.PendingTrapStallCycles         2014                       # Number of stall cycles due to pending traps
system.cpu08.fetch.CacheLines                  689751                       # Number of cache lines fetched
system.cpu08.fetch.IcacheSquashes                 202                       # Number of outstanding Icache misses that were squashed
system.cpu08.fetch.rateDist::samples          7957671                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::mean            0.856988                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::stdev           2.215629                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::0                6712644     84.35%     84.35% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::1                  26279      0.33%     84.68% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::2                 245936      3.09%     87.78% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::3                  20752      0.26%     88.04% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::4                 252196      3.17%     91.21% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::5                  42195      0.53%     91.74% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::6                  79707      1.00%     92.74% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::7                  82479      1.04%     93.77% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::8                 495483      6.23%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::total            7957671                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.branchRate                0.031486                       # Number of branch fetches per cycle
system.cpu08.fetch.rate                      0.856775                       # Number of inst fetches per cycle
system.cpu08.decode.IdleCycles                 185252                       # Number of cycles decode is idle
system.cpu08.decode.BlockedCycles             6922836                       # Number of cycles decode is blocked
system.cpu08.decode.RunCycles                  263847                       # Number of cycles decode is running
system.cpu08.decode.UnblockCycles              497794                       # Number of cycles decode is unblocking
system.cpu08.decode.SquashCycles                18438                       # Number of cycles decode is squashing
system.cpu08.decode.BranchResolved              66361                       # Number of times decode resolved a branch
system.cpu08.decode.BranchMispred                 228                       # Number of times decode detected a branch misprediction
system.cpu08.decode.DecodedInsts              5998619                       # Number of instructions handled by decode
system.cpu08.decode.SquashedInsts                 892                       # Number of squashed instructions handled by decode
system.cpu08.rename.SquashCycles                18438                       # Number of cycles rename is squashing
system.cpu08.rename.IdleCycles                 301339                       # Number of cycles rename is idle
system.cpu08.rename.BlockCycles               3103494                       # Number of cycles rename is blocking
system.cpu08.rename.serializeStallCycles         9284                       # count of cycles rename stalled for serializing inst
system.cpu08.rename.RunCycles                  567471                       # Number of cycles rename is running
system.cpu08.rename.UnblockCycles             3888141                       # Number of cycles rename is unblocking
system.cpu08.rename.RenamedInsts              5851255                       # Number of instructions processed by rename
system.cpu08.rename.ROBFullEvents                 153                       # Number of times rename has blocked due to ROB full
system.cpu08.rename.IQFullEvents              2105447                       # Number of times rename has blocked due to IQ full
system.cpu08.rename.LQFullEvents              1697676                       # Number of times rename has blocked due to LQ full
system.cpu08.rename.SQFullEvents                67083                       # Number of times rename has blocked due to SQ full
system.cpu08.rename.RenamedOperands           5164996                       # Number of destination operands rename has renamed
system.cpu08.rename.RenameLookups             8602698                       # Number of register rename lookups that rename has made
system.cpu08.rename.int_rename_lookups        4585652                       # Number of integer rename lookups
system.cpu08.rename.fp_rename_lookups         4017042                       # Number of floating rename lookups
system.cpu08.rename.CommittedMaps             3754244                       # Number of HB maps that are committed
system.cpu08.rename.UndoneMaps                1410752                       # Number of HB maps that are undone due to squashing
system.cpu08.rename.serializingInsts              235                       # count of serializing insts renamed
system.cpu08.rename.tempSerializingInsts          223                       # count of temporary serializing insts renamed
system.cpu08.rename.skidInsts                 3350155                       # count of insts added to the skid buffer
system.cpu08.memDep0.insertedLoads            1141894                       # Number of loads inserted to the mem dependence unit.
system.cpu08.memDep0.insertedStores            451916                       # Number of stores inserted to the mem dependence unit.
system.cpu08.memDep0.conflictingLoads          362220                       # Number of conflicting loads.
system.cpu08.memDep0.conflictingStores         177526                       # Number of conflicting stores.
system.cpu08.iq.iqInstsAdded                  5837758                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu08.iq.iqNonSpecInstsAdded               229                       # Number of non-speculative instructions added to the IQ
system.cpu08.iq.iqInstsIssued                 5689566                       # Number of instructions issued
system.cpu08.iq.iqSquashedInstsIssued            5624                       # Number of squashed instructions issued
system.cpu08.iq.iqSquashedInstsExamined       1779061                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu08.iq.iqSquashedOperandsExamined       722086                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu08.iq.iqSquashedNonSpecRemoved           72                       # Number of squashed non-spec instructions that were removed
system.cpu08.iq.issued_per_cycle::samples      7957671                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::mean       0.714979                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::stdev      1.178385                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::0           4553276     57.22%     57.22% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::1           2227389     27.99%     85.21% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::2            699542      8.79%     94.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::3            200737      2.52%     96.52% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::4            118654      1.49%     98.01% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::5             62492      0.79%     98.80% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::6             35184      0.44%     99.24% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::7             20474      0.26%     99.50% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::8             39923      0.50%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::total       7957671                       # Number of insts issued each cycle
system.cpu08.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntAlu                  2397      3.94%      3.94% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntMult                    0      0.00%      3.94% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntDiv                     0      0.00%      3.94% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatAdd                   0      0.00%      3.94% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatCmp                   0      0.00%      3.94% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatCvt                   0      0.00%      3.94% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatMult               8235     13.55%     17.50% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatDiv                   0      0.00%     17.50% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatSqrt                  0      0.00%     17.50% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAdd                    0      0.00%     17.50% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAddAcc                 0      0.00%     17.50% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAlu                    0      0.00%     17.50% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdCmp                    0      0.00%     17.50% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdCvt                    0      0.00%     17.50% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMisc                   0      0.00%     17.50% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMult                   0      0.00%     17.50% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMultAcc                0      0.00%     17.50% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShift                  0      0.00%     17.50% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShiftAcc               0      0.00%     17.50% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdSqrt                   0      0.00%     17.50% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatAdd               0      0.00%     17.50% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatAlu               0      0.00%     17.50% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatCmp               0      0.00%     17.50% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatCvt               0      0.00%     17.50% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatDiv               0      0.00%     17.50% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMisc              0      0.00%     17.50% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMult              0      0.00%     17.50% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMultAcc            0      0.00%     17.50% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatSqrt              0      0.00%     17.50% # attempts to use FU when none available
system.cpu08.iq.fu_full::MemRead                48408     79.67%     97.17% # attempts to use FU when none available
system.cpu08.iq.fu_full::MemWrite                1722      2.83%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu08.iq.FU_type_0::IntAlu             1525190     26.81%     26.81% # Type of FU issued
system.cpu08.iq.FU_type_0::IntMult                  6      0.00%     26.81% # Type of FU issued
system.cpu08.iq.FU_type_0::IntDiv                   0      0.00%     26.81% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatAdd           1713173     30.11%     56.92% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatCmp                 0      0.00%     56.92% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatCvt                 0      0.00%     56.92% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatMult           852353     14.98%     71.90% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatDiv                 0      0.00%     71.90% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatSqrt                0      0.00%     71.90% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAdd                  0      0.00%     71.90% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAddAcc               0      0.00%     71.90% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAlu                  0      0.00%     71.90% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdCmp                  0      0.00%     71.90% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdCvt                  0      0.00%     71.90% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMisc                 0      0.00%     71.90% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMult                 0      0.00%     71.90% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMultAcc              0      0.00%     71.90% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShift                0      0.00%     71.90% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShiftAcc             0      0.00%     71.90% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdSqrt                 0      0.00%     71.90% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatAdd             0      0.00%     71.90% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatAlu             0      0.00%     71.90% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatCmp             0      0.00%     71.90% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatCvt             0      0.00%     71.90% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatDiv             0      0.00%     71.90% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMisc            0      0.00%     71.90% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMult            0      0.00%     71.90% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.90% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatSqrt            0      0.00%     71.90% # Type of FU issued
system.cpu08.iq.FU_type_0::MemRead            1256656     22.09%     93.99% # Type of FU issued
system.cpu08.iq.FU_type_0::MemWrite            342184      6.01%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::total              5689566                       # Type of FU issued
system.cpu08.iq.rate                         0.714801                       # Inst issue rate
system.cpu08.iq.fu_busy_cnt                     60762                       # FU busy when requested
system.cpu08.iq.fu_busy_rate                 0.010680                       # FU busy rate (busy events/executed inst)
system.cpu08.iq.int_inst_queue_reads         13673631                       # Number of integer instruction queue reads
system.cpu08.iq.int_inst_queue_writes         4754566                       # Number of integer instruction queue writes
system.cpu08.iq.int_inst_queue_wakeup_accesses      2528855                       # Number of integer instruction queue wakeup accesses
system.cpu08.iq.fp_inst_queue_reads           5729558                       # Number of floating instruction queue reads
system.cpu08.iq.fp_inst_queue_writes          2862561                       # Number of floating instruction queue writes
system.cpu08.iq.fp_inst_queue_wakeup_accesses      2860621                       # Number of floating instruction queue wakeup accesses
system.cpu08.iq.int_alu_accesses              2881427                       # Number of integer alu accesses
system.cpu08.iq.fp_alu_accesses               2868897                       # Number of floating point alu accesses
system.cpu08.iew.lsq.thread0.forwLoads           2935                       # Number of loads that had data forwarded from stores
system.cpu08.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu08.iew.lsq.thread0.squashedLoads       574467                       # Number of loads squashed
system.cpu08.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu08.iew.lsq.thread0.memOrderViolation           80                       # Number of memory ordering violations
system.cpu08.iew.lsq.thread0.squashedStores       303793                       # Number of stores squashed
system.cpu08.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu08.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu08.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu08.iew.lsq.thread0.cacheBlocked       220908                       # Number of times an access to memory failed due to the cache being blocked
system.cpu08.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu08.iew.iewSquashCycles                18438                       # Number of cycles IEW is squashing
system.cpu08.iew.iewBlockCycles               1001686                       # Number of cycles IEW is blocking
system.cpu08.iew.iewUnblockCycles              778363                       # Number of cycles IEW is unblocking
system.cpu08.iew.iewDispatchedInsts           5838883                       # Number of instructions dispatched to IQ
system.cpu08.iew.iewDispSquashedInsts              83                       # Number of squashed instructions skipped by dispatch
system.cpu08.iew.iewDispLoadInsts             1141894                       # Number of dispatched load instructions
system.cpu08.iew.iewDispStoreInsts             451916                       # Number of dispatched store instructions
system.cpu08.iew.iewDispNonSpecInsts              212                       # Number of dispatched non-speculative instructions
system.cpu08.iew.iewIQFullEvents                44896                       # Number of times the IQ has become full, causing a stall
system.cpu08.iew.iewLSQFullEvents              627472                       # Number of times the LSQ has become full, causing a stall
system.cpu08.iew.memOrderViolationEvents           80                       # Number of memory order violations
system.cpu08.iew.predictedTakenIncorrect           68                       # Number of branches that were predicted taken incorrectly
system.cpu08.iew.predictedNotTakenIncorrect          245                       # Number of branches that were predicted not taken incorrectly
system.cpu08.iew.branchMispredicts                313                       # Number of branch mispredicts detected at execute
system.cpu08.iew.iewExecutedInsts             5686709                       # Number of executed instructions
system.cpu08.iew.iewExecLoadInsts             1254848                       # Number of load instructions executed
system.cpu08.iew.iewExecSquashedInsts            2857                       # Number of squashed instructions skipped in execute
system.cpu08.iew.exec_swp                           0                       # number of swp insts executed
system.cpu08.iew.exec_nop                         896                       # number of nop insts executed
system.cpu08.iew.exec_refs                    1596355                       # number of memory reference insts executed
system.cpu08.iew.exec_branches                 226326                       # Number of branches executed
system.cpu08.iew.exec_stores                   341507                       # Number of stores executed
system.cpu08.iew.exec_rate                   0.714442                       # Inst execution rate
system.cpu08.iew.wb_sent                      5456157                       # cumulative count of insts sent to commit
system.cpu08.iew.wb_count                     5389476                       # cumulative count of insts written-back
system.cpu08.iew.wb_producers                 4390583                       # num instructions producing a value
system.cpu08.iew.wb_consumers                 5695148                       # num instructions consuming a value
system.cpu08.iew.wb_rate                     0.677100                       # insts written-back per cycle
system.cpu08.iew.wb_fanout                   0.770934                       # average fanout of values written-back
system.cpu08.commit.commitSquashedInsts       1775412                       # The number of squashed insts skipped by commit
system.cpu08.commit.commitNonSpecStalls           157                       # The number of times commit has been forced to stall to communicate backwards
system.cpu08.commit.branchMispredicts             268                       # The number of times a branch was mispredicted
system.cpu08.commit.committed_per_cycle::samples      7655870                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::mean     0.530229                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::stdev     1.237091                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::0      5510085     71.97%     71.97% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::1      1318985     17.23%     89.20% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::2       482398      6.30%     95.50% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::3       131991      1.72%     97.23% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::4        12782      0.17%     97.39% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::5        77089      1.01%     98.40% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::6         8665      0.11%     98.51% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::7        19952      0.26%     98.77% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::8        93923      1.23%    100.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::total      7655870                       # Number of insts commited each cycle
system.cpu08.commit.committedInsts            4059365                       # Number of instructions committed
system.cpu08.commit.committedOps              4059365                       # Number of ops (including micro ops) committed
system.cpu08.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu08.commit.refs                       715550                       # Number of memory references committed
system.cpu08.commit.loads                      567427                       # Number of loads committed
system.cpu08.commit.membars                        14                       # Number of memory barriers committed
system.cpu08.commit.branches                   189516                       # Number of branches committed
system.cpu08.commit.fp_insts                  2859995                       # Number of committed floating point instructions.
system.cpu08.commit.int_insts                 1501952                       # Number of committed integer instructions.
system.cpu08.commit.function_calls              65853                       # Number of function calls committed.
system.cpu08.commit.op_class_0::No_OpClass          443      0.01%      0.01% # Class of committed instruction
system.cpu08.commit.op_class_0::IntAlu         778373     19.17%     19.19% # Class of committed instruction
system.cpu08.commit.op_class_0::IntMult             2      0.00%     19.19% # Class of committed instruction
system.cpu08.commit.op_class_0::IntDiv              0      0.00%     19.19% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatAdd      1712738     42.19%     61.38% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatCmp            0      0.00%     61.38% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatCvt            0      0.00%     61.38% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatMult       852245     20.99%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatDiv            0      0.00%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatSqrt            0      0.00%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAdd             0      0.00%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAddAcc            0      0.00%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAlu             0      0.00%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdCmp             0      0.00%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdCvt             0      0.00%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMisc            0      0.00%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMult            0      0.00%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMultAcc            0      0.00%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShift            0      0.00%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShiftAcc            0      0.00%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdSqrt            0      0.00%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatAdd            0      0.00%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatAlu            0      0.00%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatCmp            0      0.00%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatCvt            0      0.00%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatDiv            0      0.00%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMisc            0      0.00%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMult            0      0.00%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::MemRead        567441     13.98%     96.35% # Class of committed instruction
system.cpu08.commit.op_class_0::MemWrite       148123      3.65%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::total         4059365                       # Class of committed instruction
system.cpu08.commit.bw_lim_events               93923                       # number cycles where commit BW limit reached
system.cpu08.rob.rob_reads                   13161476                       # The number of ROB reads
system.cpu08.rob.rob_writes                  11901824                       # The number of ROB writes
system.cpu08.timesIdled                            66                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu08.idleCycles                          1975                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu08.quiesceCycles                     842461                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu08.committedInsts                   4058926                       # Number of Instructions Simulated
system.cpu08.committedOps                     4058926                       # Number of Ops (including micro ops) Simulated
system.cpu08.cpi                             1.961023                       # CPI: Cycles Per Instruction
system.cpu08.cpi_total                       1.961023                       # CPI: Total CPI of All Threads
system.cpu08.ipc                             0.509938                       # IPC: Instructions Per Cycle
system.cpu08.ipc_total                       0.509938                       # IPC: Total IPC of All Threads
system.cpu08.int_regfile_reads                4203834                       # number of integer regfile reads
system.cpu08.int_regfile_writes               2043110                       # number of integer regfile writes
system.cpu08.fp_regfile_reads                 4016021                       # number of floating regfile reads
system.cpu08.fp_regfile_writes                2835872                       # number of floating regfile writes
system.cpu08.misc_regfile_reads                   197                       # number of misc regfile reads
system.cpu08.misc_regfile_writes                   34                       # number of misc regfile writes
system.cpu08.dcache.tags.replacements           62583                       # number of replacements
system.cpu08.dcache.tags.tagsinuse          59.612695                       # Cycle average of tags in use
system.cpu08.dcache.tags.total_refs           1051248                       # Total number of references to valid blocks.
system.cpu08.dcache.tags.sampled_refs           62645                       # Sample count of references to valid blocks.
system.cpu08.dcache.tags.avg_refs           16.781036                       # Average number of references to valid blocks.
system.cpu08.dcache.tags.warmup_cycle       823673772                       # Cycle when the warmup percentage was hit.
system.cpu08.dcache.tags.occ_blocks::cpu08.data    59.612695                       # Average occupied blocks per requestor
system.cpu08.dcache.tags.occ_percent::cpu08.data     0.931448                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_percent::total     0.931448                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::1           60                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu08.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu08.dcache.tags.tag_accesses         2431772                       # Number of tag accesses
system.cpu08.dcache.tags.data_accesses        2431772                       # Number of data accesses
system.cpu08.dcache.ReadReq_hits::cpu08.data       954597                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_hits::total        954597                       # number of ReadReq hits
system.cpu08.dcache.WriteReq_hits::cpu08.data        96604                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_hits::total        96604                       # number of WriteReq hits
system.cpu08.dcache.LoadLockedReq_hits::cpu08.data           17                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_hits::total           17                       # number of LoadLockedReq hits
system.cpu08.dcache.StoreCondReq_hits::cpu08.data           14                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_hits::total           14                       # number of StoreCondReq hits
system.cpu08.dcache.demand_hits::cpu08.data      1051201                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::total        1051201                       # number of demand (read+write) hits
system.cpu08.dcache.overall_hits::cpu08.data      1051201                       # number of overall hits
system.cpu08.dcache.overall_hits::total       1051201                       # number of overall hits
system.cpu08.dcache.ReadReq_misses::cpu08.data        81757                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_misses::total        81757                       # number of ReadReq misses
system.cpu08.dcache.WriteReq_misses::cpu08.data        51503                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_misses::total        51503                       # number of WriteReq misses
system.cpu08.dcache.LoadLockedReq_misses::cpu08.data            2                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu08.dcache.StoreCondReq_misses::cpu08.data            2                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu08.dcache.demand_misses::cpu08.data       133260                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::total       133260                       # number of demand (read+write) misses
system.cpu08.dcache.overall_misses::cpu08.data       133260                       # number of overall misses
system.cpu08.dcache.overall_misses::total       133260                       # number of overall misses
system.cpu08.dcache.ReadReq_miss_latency::cpu08.data   6878801934                       # number of ReadReq miss cycles
system.cpu08.dcache.ReadReq_miss_latency::total   6878801934                       # number of ReadReq miss cycles
system.cpu08.dcache.WriteReq_miss_latency::cpu08.data   7095140817                       # number of WriteReq miss cycles
system.cpu08.dcache.WriteReq_miss_latency::total   7095140817                       # number of WriteReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_latency::cpu08.data        17415                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_latency::total        17415                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_latency::cpu08.data        15093                       # number of StoreCondReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_latency::total        15093                       # number of StoreCondReq miss cycles
system.cpu08.dcache.demand_miss_latency::cpu08.data  13973942751                       # number of demand (read+write) miss cycles
system.cpu08.dcache.demand_miss_latency::total  13973942751                       # number of demand (read+write) miss cycles
system.cpu08.dcache.overall_miss_latency::cpu08.data  13973942751                       # number of overall miss cycles
system.cpu08.dcache.overall_miss_latency::total  13973942751                       # number of overall miss cycles
system.cpu08.dcache.ReadReq_accesses::cpu08.data      1036354                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_accesses::total      1036354                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::cpu08.data       148107                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::total       148107                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::cpu08.data           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::total           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::cpu08.data           16                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::total           16                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.demand_accesses::cpu08.data      1184461                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::total      1184461                       # number of demand (read+write) accesses
system.cpu08.dcache.overall_accesses::cpu08.data      1184461                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::total      1184461                       # number of overall (read+write) accesses
system.cpu08.dcache.ReadReq_miss_rate::cpu08.data     0.078889                       # miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_miss_rate::total     0.078889                       # miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_miss_rate::cpu08.data     0.347742                       # miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_miss_rate::total     0.347742                       # miss rate for WriteReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::cpu08.data     0.105263                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::total     0.105263                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::cpu08.data     0.125000                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::total     0.125000                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_miss_rate::cpu08.data     0.112507                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::total     0.112507                       # miss rate for demand accesses
system.cpu08.dcache.overall_miss_rate::cpu08.data     0.112507                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     0.112507                       # miss rate for overall accesses
system.cpu08.dcache.ReadReq_avg_miss_latency::cpu08.data 84137.161760                       # average ReadReq miss latency
system.cpu08.dcache.ReadReq_avg_miss_latency::total 84137.161760                       # average ReadReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::cpu08.data 137761.699649                       # average WriteReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::total 137761.699649                       # average WriteReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::cpu08.data  8707.500000                       # average LoadLockedReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::total  8707.500000                       # average LoadLockedReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::cpu08.data  7546.500000                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::total  7546.500000                       # average StoreCondReq miss latency
system.cpu08.dcache.demand_avg_miss_latency::cpu08.data 104862.244867                       # average overall miss latency
system.cpu08.dcache.demand_avg_miss_latency::total 104862.244867                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::cpu08.data 104862.244867                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::total 104862.244867                       # average overall miss latency
system.cpu08.dcache.blocked_cycles::no_mshrs       272259                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_targets          249                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_mshrs           14836                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_targets            12                       # number of cycles access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_mshrs    18.351240                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_targets    20.750000                       # average number of cycles each access was blocked
system.cpu08.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu08.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu08.dcache.writebacks::writebacks        59140                       # number of writebacks
system.cpu08.dcache.writebacks::total           59140                       # number of writebacks
system.cpu08.dcache.ReadReq_mshr_hits::cpu08.data        52088                       # number of ReadReq MSHR hits
system.cpu08.dcache.ReadReq_mshr_hits::total        52088                       # number of ReadReq MSHR hits
system.cpu08.dcache.WriteReq_mshr_hits::cpu08.data        18372                       # number of WriteReq MSHR hits
system.cpu08.dcache.WriteReq_mshr_hits::total        18372                       # number of WriteReq MSHR hits
system.cpu08.dcache.demand_mshr_hits::cpu08.data        70460                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.demand_mshr_hits::total        70460                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.overall_mshr_hits::cpu08.data        70460                       # number of overall MSHR hits
system.cpu08.dcache.overall_mshr_hits::total        70460                       # number of overall MSHR hits
system.cpu08.dcache.ReadReq_mshr_misses::cpu08.data        29669                       # number of ReadReq MSHR misses
system.cpu08.dcache.ReadReq_mshr_misses::total        29669                       # number of ReadReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_misses::cpu08.data        33131                       # number of WriteReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_misses::total        33131                       # number of WriteReq MSHR misses
system.cpu08.dcache.LoadLockedReq_mshr_misses::cpu08.data            2                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.StoreCondReq_mshr_misses::cpu08.data            2                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.StoreCondReq_mshr_misses::total            2                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.demand_mshr_misses::cpu08.data        62800                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.demand_mshr_misses::total        62800                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.overall_mshr_misses::cpu08.data        62800                       # number of overall MSHR misses
system.cpu08.dcache.overall_mshr_misses::total        62800                       # number of overall MSHR misses
system.cpu08.dcache.ReadReq_mshr_miss_latency::cpu08.data   2649450762                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_latency::total   2649450762                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_latency::cpu08.data   4052280783                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_latency::total   4052280783                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency::cpu08.data        15093                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency::total        15093                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_latency::cpu08.data        12771                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_latency::total        12771                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_latency::cpu08.data   6701731545                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_latency::total   6701731545                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_latency::cpu08.data   6701731545                       # number of overall MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_latency::total   6701731545                       # number of overall MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_rate::cpu08.data     0.028628                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_mshr_miss_rate::total     0.028628                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::cpu08.data     0.223696                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::total     0.223696                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::cpu08.data     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::total     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::cpu08.data     0.125000                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::total     0.125000                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_mshr_miss_rate::cpu08.data     0.053020                       # mshr miss rate for demand accesses
system.cpu08.dcache.demand_mshr_miss_rate::total     0.053020                       # mshr miss rate for demand accesses
system.cpu08.dcache.overall_mshr_miss_rate::cpu08.data     0.053020                       # mshr miss rate for overall accesses
system.cpu08.dcache.overall_mshr_miss_rate::total     0.053020                       # mshr miss rate for overall accesses
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency::cpu08.data 89300.305437                       # average ReadReq mshr miss latency
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency::total 89300.305437                       # average ReadReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency::cpu08.data 122310.850352                       # average WriteReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency::total 122310.850352                       # average WriteReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu08.data  7546.500000                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7546.500000                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency::cpu08.data  6385.500000                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency::total  6385.500000                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency::cpu08.data 106715.470462                       # average overall mshr miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency::total 106715.470462                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency::cpu08.data 106715.470462                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency::total 106715.470462                       # average overall mshr miss latency
system.cpu08.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.icache.tags.replacements              46                       # number of replacements
system.cpu08.icache.tags.tagsinuse         302.189593                       # Cycle average of tags in use
system.cpu08.icache.tags.total_refs            689308                       # Total number of references to valid blocks.
system.cpu08.icache.tags.sampled_refs             397                       # Sample count of references to valid blocks.
system.cpu08.icache.tags.avg_refs         1736.292191                       # Average number of references to valid blocks.
system.cpu08.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.icache.tags.occ_blocks::cpu08.inst   302.189593                       # Average occupied blocks per requestor
system.cpu08.icache.tags.occ_percent::cpu08.inst     0.590214                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_percent::total     0.590214                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_task_id_blocks::1024          351                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::3          348                       # Occupied blocks per task id
system.cpu08.icache.tags.occ_task_id_percent::1024     0.685547                       # Percentage of cache occupancy per task id
system.cpu08.icache.tags.tag_accesses         1379899                       # Number of tag accesses
system.cpu08.icache.tags.data_accesses        1379899                       # Number of data accesses
system.cpu08.icache.ReadReq_hits::cpu08.inst       689308                       # number of ReadReq hits
system.cpu08.icache.ReadReq_hits::total        689308                       # number of ReadReq hits
system.cpu08.icache.demand_hits::cpu08.inst       689308                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::total         689308                       # number of demand (read+write) hits
system.cpu08.icache.overall_hits::cpu08.inst       689308                       # number of overall hits
system.cpu08.icache.overall_hits::total        689308                       # number of overall hits
system.cpu08.icache.ReadReq_misses::cpu08.inst          443                       # number of ReadReq misses
system.cpu08.icache.ReadReq_misses::total          443                       # number of ReadReq misses
system.cpu08.icache.demand_misses::cpu08.inst          443                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::total          443                       # number of demand (read+write) misses
system.cpu08.icache.overall_misses::cpu08.inst          443                       # number of overall misses
system.cpu08.icache.overall_misses::total          443                       # number of overall misses
system.cpu08.icache.ReadReq_miss_latency::cpu08.inst     11652957                       # number of ReadReq miss cycles
system.cpu08.icache.ReadReq_miss_latency::total     11652957                       # number of ReadReq miss cycles
system.cpu08.icache.demand_miss_latency::cpu08.inst     11652957                       # number of demand (read+write) miss cycles
system.cpu08.icache.demand_miss_latency::total     11652957                       # number of demand (read+write) miss cycles
system.cpu08.icache.overall_miss_latency::cpu08.inst     11652957                       # number of overall miss cycles
system.cpu08.icache.overall_miss_latency::total     11652957                       # number of overall miss cycles
system.cpu08.icache.ReadReq_accesses::cpu08.inst       689751                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_accesses::total       689751                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.demand_accesses::cpu08.inst       689751                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::total       689751                       # number of demand (read+write) accesses
system.cpu08.icache.overall_accesses::cpu08.inst       689751                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::total       689751                       # number of overall (read+write) accesses
system.cpu08.icache.ReadReq_miss_rate::cpu08.inst     0.000642                       # miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_miss_rate::total     0.000642                       # miss rate for ReadReq accesses
system.cpu08.icache.demand_miss_rate::cpu08.inst     0.000642                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::total     0.000642                       # miss rate for demand accesses
system.cpu08.icache.overall_miss_rate::cpu08.inst     0.000642                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::total     0.000642                       # miss rate for overall accesses
system.cpu08.icache.ReadReq_avg_miss_latency::cpu08.inst 26304.643341                       # average ReadReq miss latency
system.cpu08.icache.ReadReq_avg_miss_latency::total 26304.643341                       # average ReadReq miss latency
system.cpu08.icache.demand_avg_miss_latency::cpu08.inst 26304.643341                       # average overall miss latency
system.cpu08.icache.demand_avg_miss_latency::total 26304.643341                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::cpu08.inst 26304.643341                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::total 26304.643341                       # average overall miss latency
system.cpu08.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.icache.fast_writes                     0                       # number of fast writes performed
system.cpu08.icache.cache_copies                    0                       # number of cache copies performed
system.cpu08.icache.writebacks::writebacks           46                       # number of writebacks
system.cpu08.icache.writebacks::total              46                       # number of writebacks
system.cpu08.icache.ReadReq_mshr_hits::cpu08.inst           46                       # number of ReadReq MSHR hits
system.cpu08.icache.ReadReq_mshr_hits::total           46                       # number of ReadReq MSHR hits
system.cpu08.icache.demand_mshr_hits::cpu08.inst           46                       # number of demand (read+write) MSHR hits
system.cpu08.icache.demand_mshr_hits::total           46                       # number of demand (read+write) MSHR hits
system.cpu08.icache.overall_mshr_hits::cpu08.inst           46                       # number of overall MSHR hits
system.cpu08.icache.overall_mshr_hits::total           46                       # number of overall MSHR hits
system.cpu08.icache.ReadReq_mshr_misses::cpu08.inst          397                       # number of ReadReq MSHR misses
system.cpu08.icache.ReadReq_mshr_misses::total          397                       # number of ReadReq MSHR misses
system.cpu08.icache.demand_mshr_misses::cpu08.inst          397                       # number of demand (read+write) MSHR misses
system.cpu08.icache.demand_mshr_misses::total          397                       # number of demand (read+write) MSHR misses
system.cpu08.icache.overall_mshr_misses::cpu08.inst          397                       # number of overall MSHR misses
system.cpu08.icache.overall_mshr_misses::total          397                       # number of overall MSHR misses
system.cpu08.icache.ReadReq_mshr_miss_latency::cpu08.inst      8903709                       # number of ReadReq MSHR miss cycles
system.cpu08.icache.ReadReq_mshr_miss_latency::total      8903709                       # number of ReadReq MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_latency::cpu08.inst      8903709                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_latency::total      8903709                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_latency::cpu08.inst      8903709                       # number of overall MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_latency::total      8903709                       # number of overall MSHR miss cycles
system.cpu08.icache.ReadReq_mshr_miss_rate::cpu08.inst     0.000576                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_mshr_miss_rate::total     0.000576                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.demand_mshr_miss_rate::cpu08.inst     0.000576                       # mshr miss rate for demand accesses
system.cpu08.icache.demand_mshr_miss_rate::total     0.000576                       # mshr miss rate for demand accesses
system.cpu08.icache.overall_mshr_miss_rate::cpu08.inst     0.000576                       # mshr miss rate for overall accesses
system.cpu08.icache.overall_mshr_miss_rate::total     0.000576                       # mshr miss rate for overall accesses
system.cpu08.icache.ReadReq_avg_mshr_miss_latency::cpu08.inst 22427.478589                       # average ReadReq mshr miss latency
system.cpu08.icache.ReadReq_avg_mshr_miss_latency::total 22427.478589                       # average ReadReq mshr miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency::cpu08.inst 22427.478589                       # average overall mshr miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency::total 22427.478589                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency::cpu08.inst 22427.478589                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency::total 22427.478589                       # average overall mshr miss latency
system.cpu08.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.branchPred.lookups                239513                       # Number of BP lookups
system.cpu09.branchPred.condPredicted          106496                       # Number of conditional branches predicted
system.cpu09.branchPred.condIncorrect             528                       # Number of conditional branches incorrect
system.cpu09.branchPred.BTBLookups             169905                       # Number of BTB lookups
system.cpu09.branchPred.BTBHits                163944                       # Number of BTB hits
system.cpu09.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu09.branchPred.BTBHitPct           96.491569                       # BTB Hit Percentage
system.cpu09.branchPred.usedRAS                 66269                       # Number of times the RAS was used to get a target.
system.cpu09.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu09.branchPred.indirectLookups            87                       # Number of indirect predictor lookups.
system.cpu09.branchPred.indirectHits                1                       # Number of indirect target hits.
system.cpu09.branchPred.indirectMisses             86                       # Number of indirect misses.
system.cpu09.branchPredindirectMispredicted           20                       # Number of mispredicted indirect branches.
system.cpu09.dtb.fetch_hits                         0                       # ITB hits
system.cpu09.dtb.fetch_misses                       0                       # ITB misses
system.cpu09.dtb.fetch_acv                          0                       # ITB acv
system.cpu09.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu09.dtb.read_hits                    1070480                       # DTB read hits
system.cpu09.dtb.read_misses                     6556                       # DTB read misses
system.cpu09.dtb.read_acv                           0                       # DTB read access violations
system.cpu09.dtb.read_accesses                1077036                       # DTB read accesses
system.cpu09.dtb.write_hits                    263261                       # DTB write hits
system.cpu09.dtb.write_misses                   57923                       # DTB write misses
system.cpu09.dtb.write_acv                          0                       # DTB write access violations
system.cpu09.dtb.write_accesses                321184                       # DTB write accesses
system.cpu09.dtb.data_hits                    1333741                       # DTB hits
system.cpu09.dtb.data_misses                    64479                       # DTB misses
system.cpu09.dtb.data_acv                           0                       # DTB access violations
system.cpu09.dtb.data_accesses                1398220                       # DTB accesses
system.cpu09.itb.fetch_hits                    677856                       # ITB hits
system.cpu09.itb.fetch_misses                      71                       # ITB misses
system.cpu09.itb.fetch_acv                          0                       # ITB acv
system.cpu09.itb.fetch_accesses                677927                       # ITB accesses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.read_acv                           0                       # DTB read access violations
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.itb.write_acv                          0                       # DTB write access violations
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.data_hits                          0                       # DTB hits
system.cpu09.itb.data_misses                        0                       # DTB misses
system.cpu09.itb.data_acv                           0                       # DTB access violations
system.cpu09.itb.data_accesses                      0                       # DTB accesses
system.cpu09.numCycles                        7836378                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.fetch.icacheStallCycles            11861                       # Number of cycles fetch is stalled on an Icache miss
system.cpu09.fetch.Insts                      6675226                       # Number of instructions fetch has processed
system.cpu09.fetch.Branches                    239513                       # Number of branches that fetch encountered
system.cpu09.fetch.predictedBranches           230214                       # Number of branches that fetch has predicted taken
system.cpu09.fetch.Cycles                     7729651                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu09.fetch.SquashCycles                 37145                       # Number of cycles fetch has spent squashing
system.cpu09.fetch.MiscStallCycles                 35                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu09.fetch.NoActiveThreadStallCycles        72810                       # Number of stall cycles due to no active thread to fetch from
system.cpu09.fetch.PendingTrapStallCycles         2161                       # Number of stall cycles due to pending traps
system.cpu09.fetch.CacheLines                  677856                       # Number of cache lines fetched
system.cpu09.fetch.IcacheSquashes                 229                       # Number of outstanding Icache misses that were squashed
system.cpu09.fetch.rateDist::samples          7835090                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::mean            0.851965                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::stdev           2.209373                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::0                6616097     84.44%     84.44% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::1                  23919      0.31%     84.75% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::2                 243196      3.10%     87.85% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::3                  18668      0.24%     88.09% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::4                 249252      3.18%     91.27% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::5                  40957      0.52%     91.79% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::6                  78666      1.00%     92.80% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::7                  79558      1.02%     93.81% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::8                 484777      6.19%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::total            7835090                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.branchRate                0.030564                       # Number of branch fetches per cycle
system.cpu09.fetch.rate                      0.851825                       # Number of inst fetches per cycle
system.cpu09.decode.IdleCycles                 182385                       # Number of cycles decode is idle
system.cpu09.decode.BlockedCycles             6818033                       # Number of cycles decode is blocked
system.cpu09.decode.RunCycles                  254420                       # Number of cycles decode is running
system.cpu09.decode.UnblockCycles              489109                       # Number of cycles decode is unblocking
system.cpu09.decode.SquashCycles                18333                       # Number of cycles decode is squashing
system.cpu09.decode.BranchResolved              66246                       # Number of times decode resolved a branch
system.cpu09.decode.BranchMispred                 251                       # Number of times decode detected a branch misprediction
system.cpu09.decode.DecodedInsts              5859947                       # Number of instructions handled by decode
system.cpu09.decode.SquashedInsts                1002                       # Number of squashed instructions handled by decode
system.cpu09.rename.SquashCycles                18333                       # Number of cycles rename is squashing
system.cpu09.rename.IdleCycles                 295442                       # Number of cycles rename is idle
system.cpu09.rename.BlockCycles               3091190                       # Number of cycles rename is blocking
system.cpu09.rename.serializeStallCycles        10368                       # count of cycles rename stalled for serializing inst
system.cpu09.rename.RunCycles                  552865                       # Number of cycles rename is running
system.cpu09.rename.UnblockCycles             3794082                       # Number of cycles rename is unblocking
system.cpu09.rename.RenamedInsts              5713696                       # Number of instructions processed by rename
system.cpu09.rename.ROBFullEvents                  19                       # Number of times rename has blocked due to ROB full
system.cpu09.rename.IQFullEvents              2088590                       # Number of times rename has blocked due to IQ full
system.cpu09.rename.LQFullEvents              1629626                       # Number of times rename has blocked due to LQ full
system.cpu09.rename.SQFullEvents                47854                       # Number of times rename has blocked due to SQ full
system.cpu09.rename.RenamedOperands           5060682                       # Number of destination operands rename has renamed
system.cpu09.rename.RenameLookups             8417036                       # Number of register rename lookups that rename has made
system.cpu09.rename.int_rename_lookups        4400034                       # Number of integer rename lookups
system.cpu09.rename.fp_rename_lookups         4016997                       # Number of floating rename lookups
system.cpu09.rename.CommittedMaps             3658725                       # Number of HB maps that are committed
system.cpu09.rename.UndoneMaps                1401957                       # Number of HB maps that are undone due to squashing
system.cpu09.rename.serializingInsts              160                       # count of serializing insts renamed
system.cpu09.rename.tempSerializingInsts          147                       # count of temporary serializing insts renamed
system.cpu09.rename.skidInsts                 3297541                       # count of insts added to the skid buffer
system.cpu09.memDep0.insertedLoads            1095440                       # Number of loads inserted to the mem dependence unit.
system.cpu09.memDep0.insertedStores            433693                       # Number of stores inserted to the mem dependence unit.
system.cpu09.memDep0.conflictingLoads          360752                       # Number of conflicting loads.
system.cpu09.memDep0.conflictingStores         156433                       # Number of conflicting stores.
system.cpu09.iq.iqInstsAdded                  5700116                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu09.iq.iqNonSpecInstsAdded               170                       # Number of non-speculative instructions added to the IQ
system.cpu09.iq.iqInstsIssued                 5416191                       # Number of instructions issued
system.cpu09.iq.iqSquashedInstsIssued            5658                       # Number of squashed instructions issued
system.cpu09.iq.iqSquashedInstsExamined       1767597                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu09.iq.iqSquashedOperandsExamined       729126                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu09.iq.iqSquashedNonSpecRemoved           53                       # Number of squashed non-spec instructions that were removed
system.cpu09.iq.issued_per_cycle::samples      7835090                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::mean       0.691274                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::stdev      1.137858                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::0           4505156     57.50%     57.50% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::1           2214823     28.27%     85.77% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::2            691283      8.82%     94.59% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::3            194452      2.48%     97.07% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::4             93042      1.19%     98.26% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::5             48915      0.62%     98.88% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::6             30838      0.39%     99.28% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::7             18973      0.24%     99.52% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::8             37608      0.48%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::total       7835090                       # Number of insts issued each cycle
system.cpu09.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntAlu                  2731     10.07%     10.07% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntMult                    0      0.00%     10.07% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntDiv                     0      0.00%     10.07% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatAdd                   0      0.00%     10.07% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatCmp                   0      0.00%     10.07% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatCvt                   0      0.00%     10.07% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatMult               8232     30.36%     40.43% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatDiv                   0      0.00%     40.43% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatSqrt                  0      0.00%     40.43% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAdd                    0      0.00%     40.43% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAddAcc                 0      0.00%     40.43% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAlu                    0      0.00%     40.43% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdCmp                    0      0.00%     40.43% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdCvt                    0      0.00%     40.43% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMisc                   0      0.00%     40.43% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMult                   0      0.00%     40.43% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMultAcc                0      0.00%     40.43% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShift                  0      0.00%     40.43% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShiftAcc               0      0.00%     40.43% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdSqrt                   0      0.00%     40.43% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatAdd               0      0.00%     40.43% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatAlu               0      0.00%     40.43% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatCmp               0      0.00%     40.43% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatCvt               0      0.00%     40.43% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatDiv               0      0.00%     40.43% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMisc              0      0.00%     40.43% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMult              0      0.00%     40.43% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMultAcc            0      0.00%     40.43% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatSqrt              0      0.00%     40.43% # attempts to use FU when none available
system.cpu09.iq.fu_full::MemRead                15454     56.99%     97.43% # attempts to use FU when none available
system.cpu09.iq.fu_full::MemWrite                 698      2.57%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu09.iq.FU_type_0::IntAlu             1452076     26.81%     26.81% # Type of FU issued
system.cpu09.iq.FU_type_0::IntMult                  6      0.00%     26.81% # Type of FU issued
system.cpu09.iq.FU_type_0::IntDiv                   0      0.00%     26.81% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatAdd           1711063     31.59%     58.40% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatCmp                 0      0.00%     58.40% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatCvt                 0      0.00%     58.40% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatMult           852341     15.74%     74.14% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatDiv                 0      0.00%     74.14% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatSqrt                0      0.00%     74.14% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAdd                  0      0.00%     74.14% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAddAcc               0      0.00%     74.14% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAlu                  0      0.00%     74.14% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdCmp                  0      0.00%     74.14% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdCvt                  0      0.00%     74.14% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMisc                 0      0.00%     74.14% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMult                 0      0.00%     74.14% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMultAcc              0      0.00%     74.14% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShift                0      0.00%     74.14% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.14% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdSqrt                 0      0.00%     74.14% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.14% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.14% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.14% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.14% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.14% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.14% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMult            0      0.00%     74.14% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.14% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.14% # Type of FU issued
system.cpu09.iq.FU_type_0::MemRead            1078825     19.92%     94.06% # Type of FU issued
system.cpu09.iq.FU_type_0::MemWrite            321876      5.94%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::total              5416191                       # Type of FU issued
system.cpu09.iq.rate                         0.691160                       # Inst issue rate
system.cpu09.iq.fu_busy_cnt                     27115                       # FU busy when requested
system.cpu09.iq.fu_busy_rate                 0.005006                       # FU busy rate (busy events/executed inst)
system.cpu09.iq.int_inst_queue_reads         12974941                       # Number of integer instruction queue reads
system.cpu09.iq.int_inst_queue_writes         4607560                       # Number of integer instruction queue writes
system.cpu09.iq.int_inst_queue_wakeup_accesses      2388190                       # Number of integer instruction queue wakeup accesses
system.cpu09.iq.fp_inst_queue_reads           5725304                       # Number of floating instruction queue reads
system.cpu09.iq.fp_inst_queue_writes          2860394                       # Number of floating instruction queue writes
system.cpu09.iq.fp_inst_queue_wakeup_accesses      2858504                       # Number of floating instruction queue wakeup accesses
system.cpu09.iq.int_alu_accesses              2576533                       # Number of integer alu accesses
system.cpu09.iq.fp_alu_accesses               2866769                       # Number of floating point alu accesses
system.cpu09.iew.lsq.thread0.forwLoads           2758                       # Number of loads that had data forwarded from stores
system.cpu09.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu09.iew.lsq.thread0.squashedLoads       570917                       # Number of loads squashed
system.cpu09.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu09.iew.lsq.thread0.memOrderViolation           72                       # Number of memory ordering violations
system.cpu09.iew.lsq.thread0.squashedStores       301903                       # Number of stores squashed
system.cpu09.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu09.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu09.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu09.iew.lsq.thread0.cacheBlocked        87497                       # Number of times an access to memory failed due to the cache being blocked
system.cpu09.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu09.iew.iewSquashCycles                18333                       # Number of cycles IEW is squashing
system.cpu09.iew.iewBlockCycles               1003845                       # Number of cycles IEW is blocking
system.cpu09.iew.iewUnblockCycles              768852                       # Number of cycles IEW is unblocking
system.cpu09.iew.iewDispatchedInsts           5701152                       # Number of instructions dispatched to IQ
system.cpu09.iew.iewDispSquashedInsts             124                       # Number of squashed instructions skipped by dispatch
system.cpu09.iew.iewDispLoadInsts             1095440                       # Number of dispatched load instructions
system.cpu09.iew.iewDispStoreInsts             433693                       # Number of dispatched store instructions
system.cpu09.iew.iewDispNonSpecInsts              144                       # Number of dispatched non-speculative instructions
system.cpu09.iew.iewIQFullEvents                44143                       # Number of times the IQ has become full, causing a stall
system.cpu09.iew.iewLSQFullEvents              618974                       # Number of times the LSQ has become full, causing a stall
system.cpu09.iew.memOrderViolationEvents           72                       # Number of memory order violations
system.cpu09.iew.predictedTakenIncorrect           51                       # Number of branches that were predicted taken incorrectly
system.cpu09.iew.predictedNotTakenIncorrect          288                       # Number of branches that were predicted not taken incorrectly
system.cpu09.iew.branchMispredicts                339                       # Number of branch mispredicts detected at execute
system.cpu09.iew.iewExecutedInsts             5413417                       # Number of executed instructions
system.cpu09.iew.iewExecLoadInsts             1077036                       # Number of load instructions executed
system.cpu09.iew.iewExecSquashedInsts            2774                       # Number of squashed instructions skipped in execute
system.cpu09.iew.exec_swp                           0                       # number of swp insts executed
system.cpu09.iew.exec_nop                         866                       # number of nop insts executed
system.cpu09.iew.exec_refs                    1398220                       # number of memory reference insts executed
system.cpu09.iew.exec_branches                 215553                       # Number of branches executed
system.cpu09.iew.exec_stores                   321184                       # Number of stores executed
system.cpu09.iew.exec_rate                   0.690806                       # Inst execution rate
system.cpu09.iew.wb_sent                      5311762                       # cumulative count of insts sent to commit
system.cpu09.iew.wb_count                     5246694                       # cumulative count of insts written-back
system.cpu09.iew.wb_producers                 4297548                       # num instructions producing a value
system.cpu09.iew.wb_consumers                 5593800                       # num instructions consuming a value
system.cpu09.iew.wb_rate                     0.669530                       # insts written-back per cycle
system.cpu09.iew.wb_fanout                   0.768270                       # average fanout of values written-back
system.cpu09.commit.commitSquashedInsts       1765567                       # The number of squashed insts skipped by commit
system.cpu09.commit.commitNonSpecStalls           117                       # The number of times commit has been forced to stall to communicate backwards
system.cpu09.commit.branchMispredicts             289                       # The number of times a branch was mispredicted
system.cpu09.commit.committed_per_cycle::samples      7531319                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::mean     0.522234                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::stdev     1.213506                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::0      5419943     71.97%     71.97% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::1      1306439     17.35%     89.31% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::2       476717      6.33%     95.64% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::3       131293      1.74%     97.39% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::4        10605      0.14%     97.53% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::5        75203      1.00%     98.52% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::6         4331      0.06%     98.58% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::7        19363      0.26%     98.84% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::8        87425      1.16%    100.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::total      7531319                       # Number of insts commited each cycle
system.cpu09.commit.committedInsts            3933114                       # Number of instructions committed
system.cpu09.commit.committedOps              3933114                       # Number of ops (including micro ops) committed
system.cpu09.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu09.commit.refs                       656313                       # Number of memory references committed
system.cpu09.commit.loads                      524523                       # Number of loads committed
system.cpu09.commit.membars                        20                       # Number of memory barriers committed
system.cpu09.commit.branches                   179224                       # Number of branches committed
system.cpu09.commit.fp_insts                  2857912                       # Number of committed floating point instructions.
system.cpu09.commit.int_insts                 1375791                       # Number of committed integer instructions.
system.cpu09.commit.function_calls              65794                       # Number of function calls committed.
system.cpu09.commit.op_class_0::No_OpClass          429      0.01%      0.01% # Class of committed instruction
system.cpu09.commit.op_class_0::IntAlu         713446     18.14%     18.15% # Class of committed instruction
system.cpu09.commit.op_class_0::IntMult             2      0.00%     18.15% # Class of committed instruction
system.cpu09.commit.op_class_0::IntDiv              0      0.00%     18.15% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatAdd      1710671     43.49%     61.64% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatCmp            0      0.00%     61.64% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatCvt            0      0.00%     61.64% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatMult       852233     21.67%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatDiv            0      0.00%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatSqrt            0      0.00%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAdd             0      0.00%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAddAcc            0      0.00%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAlu             0      0.00%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdCmp             0      0.00%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdCvt             0      0.00%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMisc            0      0.00%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMult            0      0.00%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMultAcc            0      0.00%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShift            0      0.00%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShiftAcc            0      0.00%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdSqrt            0      0.00%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatAdd            0      0.00%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatAlu            0      0.00%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatCmp            0      0.00%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatCvt            0      0.00%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatDiv            0      0.00%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMisc            0      0.00%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMult            0      0.00%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::MemRead        524543     13.34%     96.65% # Class of committed instruction
system.cpu09.commit.op_class_0::MemWrite       131790      3.35%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::total         3933114                       # Class of committed instruction
system.cpu09.commit.bw_lim_events               87425                       # number cycles where commit BW limit reached
system.cpu09.rob.rob_reads                   12908809                       # The number of ROB reads
system.cpu09.rob.rob_writes                  11628303                       # The number of ROB writes
system.cpu09.timesIdled                            56                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu09.idleCycles                          1288                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu09.quiesceCycles                     965729                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu09.committedInsts                   3932689                       # Number of Instructions Simulated
system.cpu09.committedOps                     3932689                       # Number of Ops (including micro ops) Simulated
system.cpu09.cpi                             1.992626                       # CPI: Cycles Per Instruction
system.cpu09.cpi_total                       1.992626                       # CPI: Total CPI of All Threads
system.cpu09.ipc                             0.501850                       # IPC: Instructions Per Cycle
system.cpu09.ipc_total                       0.501850                       # IPC: Total IPC of All Threads
system.cpu09.int_regfile_reads                3879203                       # number of integer regfile reads
system.cpu09.int_regfile_writes               1934484                       # number of integer regfile writes
system.cpu09.fp_regfile_reads                 4015975                       # number of floating regfile reads
system.cpu09.fp_regfile_writes                2835837                       # number of floating regfile writes
system.cpu09.misc_regfile_reads                   291                       # number of misc regfile reads
system.cpu09.misc_regfile_writes                   49                       # number of misc regfile writes
system.cpu09.dcache.tags.replacements           52460                       # number of replacements
system.cpu09.dcache.tags.tagsinuse          59.433834                       # Cycle average of tags in use
system.cpu09.dcache.tags.total_refs           1012453                       # Total number of references to valid blocks.
system.cpu09.dcache.tags.sampled_refs           52520                       # Sample count of references to valid blocks.
system.cpu09.dcache.tags.avg_refs           19.277475                       # Average number of references to valid blocks.
system.cpu09.dcache.tags.warmup_cycle       703562517                       # Cycle when the warmup percentage was hit.
system.cpu09.dcache.tags.occ_blocks::cpu09.data    59.433834                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_percent::cpu09.data     0.928654                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::total     0.928654                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_task_id_blocks::1024           60                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::1           55                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu09.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu09.dcache.tags.tag_accesses         2292615                       # Number of tag accesses
system.cpu09.dcache.tags.data_accesses        2292615                       # Number of data accesses
system.cpu09.dcache.ReadReq_hits::cpu09.data       921864                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_hits::total        921864                       # number of ReadReq hits
system.cpu09.dcache.WriteReq_hits::cpu09.data        90531                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_hits::total        90531                       # number of WriteReq hits
system.cpu09.dcache.LoadLockedReq_hits::cpu09.data           24                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_hits::total           24                       # number of LoadLockedReq hits
system.cpu09.dcache.StoreCondReq_hits::cpu09.data           18                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_hits::total           18                       # number of StoreCondReq hits
system.cpu09.dcache.demand_hits::cpu09.data      1012395                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::total        1012395                       # number of demand (read+write) hits
system.cpu09.dcache.overall_hits::cpu09.data      1012395                       # number of overall hits
system.cpu09.dcache.overall_hits::total       1012395                       # number of overall hits
system.cpu09.dcache.ReadReq_misses::cpu09.data        66312                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_misses::total        66312                       # number of ReadReq misses
system.cpu09.dcache.WriteReq_misses::cpu09.data        41235                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_misses::total        41235                       # number of WriteReq misses
system.cpu09.dcache.LoadLockedReq_misses::cpu09.data            3                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu09.dcache.StoreCondReq_misses::cpu09.data            6                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_misses::total            6                       # number of StoreCondReq misses
system.cpu09.dcache.demand_misses::cpu09.data       107547                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::total       107547                       # number of demand (read+write) misses
system.cpu09.dcache.overall_misses::cpu09.data       107547                       # number of overall misses
system.cpu09.dcache.overall_misses::total       107547                       # number of overall misses
system.cpu09.dcache.ReadReq_miss_latency::cpu09.data   6799319874                       # number of ReadReq miss cycles
system.cpu09.dcache.ReadReq_miss_latency::total   6799319874                       # number of ReadReq miss cycles
system.cpu09.dcache.WriteReq_miss_latency::cpu09.data   5534449987                       # number of WriteReq miss cycles
system.cpu09.dcache.WriteReq_miss_latency::total   5534449987                       # number of WriteReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_latency::cpu09.data        29025                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_latency::total        29025                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_latency::cpu09.data        35991                       # number of StoreCondReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_latency::total        35991                       # number of StoreCondReq miss cycles
system.cpu09.dcache.demand_miss_latency::cpu09.data  12333769861                       # number of demand (read+write) miss cycles
system.cpu09.dcache.demand_miss_latency::total  12333769861                       # number of demand (read+write) miss cycles
system.cpu09.dcache.overall_miss_latency::cpu09.data  12333769861                       # number of overall miss cycles
system.cpu09.dcache.overall_miss_latency::total  12333769861                       # number of overall miss cycles
system.cpu09.dcache.ReadReq_accesses::cpu09.data       988176                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_accesses::total       988176                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::cpu09.data       131766                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::total       131766                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::cpu09.data           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::total           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::cpu09.data           24                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::total           24                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.demand_accesses::cpu09.data      1119942                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::total      1119942                       # number of demand (read+write) accesses
system.cpu09.dcache.overall_accesses::cpu09.data      1119942                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::total      1119942                       # number of overall (read+write) accesses
system.cpu09.dcache.ReadReq_miss_rate::cpu09.data     0.067105                       # miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_miss_rate::total     0.067105                       # miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_miss_rate::cpu09.data     0.312941                       # miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_miss_rate::total     0.312941                       # miss rate for WriteReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::cpu09.data     0.111111                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::total     0.111111                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::cpu09.data     0.250000                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::total     0.250000                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_miss_rate::cpu09.data     0.096029                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::total     0.096029                       # miss rate for demand accesses
system.cpu09.dcache.overall_miss_rate::cpu09.data     0.096029                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     0.096029                       # miss rate for overall accesses
system.cpu09.dcache.ReadReq_avg_miss_latency::cpu09.data 102535.285831                       # average ReadReq miss latency
system.cpu09.dcache.ReadReq_avg_miss_latency::total 102535.285831                       # average ReadReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::cpu09.data 134217.290821                       # average WriteReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::total 134217.290821                       # average WriteReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::cpu09.data         9675                       # average LoadLockedReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::total         9675                       # average LoadLockedReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::cpu09.data  5998.500000                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::total  5998.500000                       # average StoreCondReq miss latency
system.cpu09.dcache.demand_avg_miss_latency::cpu09.data 114682.602592                       # average overall miss latency
system.cpu09.dcache.demand_avg_miss_latency::total 114682.602592                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::cpu09.data 114682.602592                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::total 114682.602592                       # average overall miss latency
system.cpu09.dcache.blocked_cycles::no_mshrs       204033                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_targets          154                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_mshrs            6694                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_targets             6                       # number of cycles access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_mshrs    30.479982                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_targets    25.666667                       # average number of cycles each access was blocked
system.cpu09.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu09.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu09.dcache.writebacks::writebacks        49367                       # number of writebacks
system.cpu09.dcache.writebacks::total           49367                       # number of writebacks
system.cpu09.dcache.ReadReq_mshr_hits::cpu09.data        45637                       # number of ReadReq MSHR hits
system.cpu09.dcache.ReadReq_mshr_hits::total        45637                       # number of ReadReq MSHR hits
system.cpu09.dcache.WriteReq_mshr_hits::cpu09.data         9263                       # number of WriteReq MSHR hits
system.cpu09.dcache.WriteReq_mshr_hits::total         9263                       # number of WriteReq MSHR hits
system.cpu09.dcache.LoadLockedReq_mshr_hits::cpu09.data            1                       # number of LoadLockedReq MSHR hits
system.cpu09.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu09.dcache.demand_mshr_hits::cpu09.data        54900                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.demand_mshr_hits::total        54900                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.overall_mshr_hits::cpu09.data        54900                       # number of overall MSHR hits
system.cpu09.dcache.overall_mshr_hits::total        54900                       # number of overall MSHR hits
system.cpu09.dcache.ReadReq_mshr_misses::cpu09.data        20675                       # number of ReadReq MSHR misses
system.cpu09.dcache.ReadReq_mshr_misses::total        20675                       # number of ReadReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_misses::cpu09.data        31972                       # number of WriteReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_misses::total        31972                       # number of WriteReq MSHR misses
system.cpu09.dcache.LoadLockedReq_mshr_misses::cpu09.data            2                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.StoreCondReq_mshr_misses::cpu09.data            6                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.StoreCondReq_mshr_misses::total            6                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.demand_mshr_misses::cpu09.data        52647                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.demand_mshr_misses::total        52647                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.overall_mshr_misses::cpu09.data        52647                       # number of overall MSHR misses
system.cpu09.dcache.overall_mshr_misses::total        52647                       # number of overall MSHR misses
system.cpu09.dcache.ReadReq_mshr_miss_latency::cpu09.data   2434727295                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_latency::total   2434727295                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_latency::cpu09.data   3836325955                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_latency::total   3836325955                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency::cpu09.data        18576                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency::total        18576                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_latency::cpu09.data        29025                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_latency::total        29025                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_latency::cpu09.data   6271053250                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_latency::total   6271053250                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_latency::cpu09.data   6271053250                       # number of overall MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_latency::total   6271053250                       # number of overall MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_rate::cpu09.data     0.020922                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_mshr_miss_rate::total     0.020922                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::cpu09.data     0.242642                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::total     0.242642                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::cpu09.data     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::total     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::cpu09.data     0.250000                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::total     0.250000                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_mshr_miss_rate::cpu09.data     0.047009                       # mshr miss rate for demand accesses
system.cpu09.dcache.demand_mshr_miss_rate::total     0.047009                       # mshr miss rate for demand accesses
system.cpu09.dcache.overall_mshr_miss_rate::cpu09.data     0.047009                       # mshr miss rate for overall accesses
system.cpu09.dcache.overall_mshr_miss_rate::total     0.047009                       # mshr miss rate for overall accesses
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency::cpu09.data 117761.900605                       # average ReadReq mshr miss latency
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency::total 117761.900605                       # average ReadReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency::cpu09.data 119990.177499                       # average WriteReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency::total 119990.177499                       # average WriteReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu09.data         9288                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency::total         9288                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency::cpu09.data  4837.500000                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency::total  4837.500000                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency::cpu09.data 119115.111022                       # average overall mshr miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency::total 119115.111022                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency::cpu09.data 119115.111022                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency::total 119115.111022                       # average overall mshr miss latency
system.cpu09.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.icache.tags.replacements              84                       # number of replacements
system.cpu09.icache.tags.tagsinuse         321.224372                       # Cycle average of tags in use
system.cpu09.icache.tags.total_refs            677347                       # Total number of references to valid blocks.
system.cpu09.icache.tags.sampled_refs             453                       # Sample count of references to valid blocks.
system.cpu09.icache.tags.avg_refs         1495.247241                       # Average number of references to valid blocks.
system.cpu09.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.icache.tags.occ_blocks::cpu09.inst   321.224372                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_percent::cpu09.inst     0.627391                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::total     0.627391                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_task_id_blocks::1024          369                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::3          365                       # Occupied blocks per task id
system.cpu09.icache.tags.occ_task_id_percent::1024     0.720703                       # Percentage of cache occupancy per task id
system.cpu09.icache.tags.tag_accesses         1356165                       # Number of tag accesses
system.cpu09.icache.tags.data_accesses        1356165                       # Number of data accesses
system.cpu09.icache.ReadReq_hits::cpu09.inst       677347                       # number of ReadReq hits
system.cpu09.icache.ReadReq_hits::total        677347                       # number of ReadReq hits
system.cpu09.icache.demand_hits::cpu09.inst       677347                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::total         677347                       # number of demand (read+write) hits
system.cpu09.icache.overall_hits::cpu09.inst       677347                       # number of overall hits
system.cpu09.icache.overall_hits::total        677347                       # number of overall hits
system.cpu09.icache.ReadReq_misses::cpu09.inst          509                       # number of ReadReq misses
system.cpu09.icache.ReadReq_misses::total          509                       # number of ReadReq misses
system.cpu09.icache.demand_misses::cpu09.inst          509                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::total          509                       # number of demand (read+write) misses
system.cpu09.icache.overall_misses::cpu09.inst          509                       # number of overall misses
system.cpu09.icache.overall_misses::total          509                       # number of overall misses
system.cpu09.icache.ReadReq_miss_latency::cpu09.inst     10516338                       # number of ReadReq miss cycles
system.cpu09.icache.ReadReq_miss_latency::total     10516338                       # number of ReadReq miss cycles
system.cpu09.icache.demand_miss_latency::cpu09.inst     10516338                       # number of demand (read+write) miss cycles
system.cpu09.icache.demand_miss_latency::total     10516338                       # number of demand (read+write) miss cycles
system.cpu09.icache.overall_miss_latency::cpu09.inst     10516338                       # number of overall miss cycles
system.cpu09.icache.overall_miss_latency::total     10516338                       # number of overall miss cycles
system.cpu09.icache.ReadReq_accesses::cpu09.inst       677856                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_accesses::total       677856                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.demand_accesses::cpu09.inst       677856                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::total       677856                       # number of demand (read+write) accesses
system.cpu09.icache.overall_accesses::cpu09.inst       677856                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::total       677856                       # number of overall (read+write) accesses
system.cpu09.icache.ReadReq_miss_rate::cpu09.inst     0.000751                       # miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_miss_rate::total     0.000751                       # miss rate for ReadReq accesses
system.cpu09.icache.demand_miss_rate::cpu09.inst     0.000751                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::total     0.000751                       # miss rate for demand accesses
system.cpu09.icache.overall_miss_rate::cpu09.inst     0.000751                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::total     0.000751                       # miss rate for overall accesses
system.cpu09.icache.ReadReq_avg_miss_latency::cpu09.inst 20660.781925                       # average ReadReq miss latency
system.cpu09.icache.ReadReq_avg_miss_latency::total 20660.781925                       # average ReadReq miss latency
system.cpu09.icache.demand_avg_miss_latency::cpu09.inst 20660.781925                       # average overall miss latency
system.cpu09.icache.demand_avg_miss_latency::total 20660.781925                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::cpu09.inst 20660.781925                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::total 20660.781925                       # average overall miss latency
system.cpu09.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.icache.fast_writes                     0                       # number of fast writes performed
system.cpu09.icache.cache_copies                    0                       # number of cache copies performed
system.cpu09.icache.writebacks::writebacks           84                       # number of writebacks
system.cpu09.icache.writebacks::total              84                       # number of writebacks
system.cpu09.icache.ReadReq_mshr_hits::cpu09.inst           56                       # number of ReadReq MSHR hits
system.cpu09.icache.ReadReq_mshr_hits::total           56                       # number of ReadReq MSHR hits
system.cpu09.icache.demand_mshr_hits::cpu09.inst           56                       # number of demand (read+write) MSHR hits
system.cpu09.icache.demand_mshr_hits::total           56                       # number of demand (read+write) MSHR hits
system.cpu09.icache.overall_mshr_hits::cpu09.inst           56                       # number of overall MSHR hits
system.cpu09.icache.overall_mshr_hits::total           56                       # number of overall MSHR hits
system.cpu09.icache.ReadReq_mshr_misses::cpu09.inst          453                       # number of ReadReq MSHR misses
system.cpu09.icache.ReadReq_mshr_misses::total          453                       # number of ReadReq MSHR misses
system.cpu09.icache.demand_mshr_misses::cpu09.inst          453                       # number of demand (read+write) MSHR misses
system.cpu09.icache.demand_mshr_misses::total          453                       # number of demand (read+write) MSHR misses
system.cpu09.icache.overall_mshr_misses::cpu09.inst          453                       # number of overall MSHR misses
system.cpu09.icache.overall_mshr_misses::total          453                       # number of overall MSHR misses
system.cpu09.icache.ReadReq_mshr_miss_latency::cpu09.inst      8743491                       # number of ReadReq MSHR miss cycles
system.cpu09.icache.ReadReq_mshr_miss_latency::total      8743491                       # number of ReadReq MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_latency::cpu09.inst      8743491                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_latency::total      8743491                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_latency::cpu09.inst      8743491                       # number of overall MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_latency::total      8743491                       # number of overall MSHR miss cycles
system.cpu09.icache.ReadReq_mshr_miss_rate::cpu09.inst     0.000668                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_mshr_miss_rate::total     0.000668                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.demand_mshr_miss_rate::cpu09.inst     0.000668                       # mshr miss rate for demand accesses
system.cpu09.icache.demand_mshr_miss_rate::total     0.000668                       # mshr miss rate for demand accesses
system.cpu09.icache.overall_mshr_miss_rate::cpu09.inst     0.000668                       # mshr miss rate for overall accesses
system.cpu09.icache.overall_mshr_miss_rate::total     0.000668                       # mshr miss rate for overall accesses
system.cpu09.icache.ReadReq_avg_mshr_miss_latency::cpu09.inst 19301.304636                       # average ReadReq mshr miss latency
system.cpu09.icache.ReadReq_avg_mshr_miss_latency::total 19301.304636                       # average ReadReq mshr miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency::cpu09.inst 19301.304636                       # average overall mshr miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency::total 19301.304636                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency::cpu09.inst 19301.304636                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency::total 19301.304636                       # average overall mshr miss latency
system.cpu09.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.branchPred.lookups                243411                       # Number of BP lookups
system.cpu10.branchPred.condPredicted          110527                       # Number of conditional branches predicted
system.cpu10.branchPred.condIncorrect             466                       # Number of conditional branches incorrect
system.cpu10.branchPred.BTBLookups             172745                       # Number of BTB lookups
system.cpu10.branchPred.BTBHits                166031                       # Number of BTB hits
system.cpu10.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu10.branchPred.BTBHitPct           96.113346                       # BTB Hit Percentage
system.cpu10.branchPred.usedRAS                 66241                       # Number of times the RAS was used to get a target.
system.cpu10.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu10.branchPred.indirectLookups            53                       # Number of indirect predictor lookups.
system.cpu10.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu10.branchPred.indirectMisses             53                       # Number of indirect misses.
system.cpu10.branchPredindirectMispredicted           13                       # Number of mispredicted indirect branches.
system.cpu10.dtb.fetch_hits                         0                       # ITB hits
system.cpu10.dtb.fetch_misses                       0                       # ITB misses
system.cpu10.dtb.fetch_acv                          0                       # ITB acv
system.cpu10.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu10.dtb.read_hits                    1112570                       # DTB read hits
system.cpu10.dtb.read_misses                     6763                       # DTB read misses
system.cpu10.dtb.read_acv                           0                       # DTB read access violations
system.cpu10.dtb.read_accesses                1119333                       # DTB read accesses
system.cpu10.dtb.write_hits                    269297                       # DTB write hits
system.cpu10.dtb.write_misses                   58254                       # DTB write misses
system.cpu10.dtb.write_acv                          0                       # DTB write access violations
system.cpu10.dtb.write_accesses                327551                       # DTB write accesses
system.cpu10.dtb.data_hits                    1381867                       # DTB hits
system.cpu10.dtb.data_misses                    65017                       # DTB misses
system.cpu10.dtb.data_acv                           0                       # DTB access violations
system.cpu10.dtb.data_accesses                1446884                       # DTB accesses
system.cpu10.itb.fetch_hits                    681638                       # ITB hits
system.cpu10.itb.fetch_misses                      69                       # ITB misses
system.cpu10.itb.fetch_acv                          0                       # ITB acv
system.cpu10.itb.fetch_accesses                681707                       # ITB accesses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.read_acv                           0                       # DTB read access violations
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.itb.write_acv                          0                       # DTB write access violations
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.data_hits                          0                       # DTB hits
system.cpu10.itb.data_misses                        0                       # DTB misses
system.cpu10.itb.data_acv                           0                       # DTB access violations
system.cpu10.itb.data_accesses                      0                       # DTB accesses
system.cpu10.numCycles                        7881115                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.fetch.icacheStallCycles            11045                       # Number of cycles fetch is stalled on an Icache miss
system.cpu10.fetch.Insts                      6723999                       # Number of instructions fetch has processed
system.cpu10.fetch.Branches                    243411                       # Number of branches that fetch encountered
system.cpu10.fetch.predictedBranches           232272                       # Number of branches that fetch has predicted taken
system.cpu10.fetch.Cycles                     7777359                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu10.fetch.SquashCycles                 37041                       # Number of cycles fetch has spent squashing
system.cpu10.fetch.TlbCycles                       57                       # Number of cycles fetch has spent waiting for tlb
system.cpu10.fetch.MiscStallCycles                 31                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu10.fetch.NoActiveThreadStallCycles        70784                       # Number of stall cycles due to no active thread to fetch from
system.cpu10.fetch.PendingTrapStallCycles         1992                       # Number of stall cycles due to pending traps
system.cpu10.fetch.CacheLines                  681638                       # Number of cache lines fetched
system.cpu10.fetch.IcacheSquashes                 201                       # Number of outstanding Icache misses that were squashed
system.cpu10.fetch.rateDist::samples          7879788                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::mean            0.853322                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::stdev           2.210777                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::0                6651552     84.41%     84.41% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::1                  24693      0.31%     84.73% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::2                 244346      3.10%     87.83% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::3                  19603      0.25%     88.08% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::4                 250470      3.18%     91.25% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::5                  41446      0.53%     91.78% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::6                  78920      1.00%     92.78% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::7                  80889      1.03%     93.81% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::8                 487869      6.19%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::total            7879788                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.branchRate                0.030885                       # Number of branch fetches per cycle
system.cpu10.fetch.rate                      0.853179                       # Number of inst fetches per cycle
system.cpu10.decode.IdleCycles                 182998                       # Number of cycles decode is idle
system.cpu10.decode.BlockedCycles             6858141                       # Number of cycles decode is blocked
system.cpu10.decode.RunCycles                  256410                       # Number of cycles decode is running
system.cpu10.decode.UnblockCycles              493153                       # Number of cycles decode is unblocking
system.cpu10.decode.SquashCycles                18302                       # Number of cycles decode is squashing
system.cpu10.decode.BranchResolved              66216                       # Number of times decode resolved a branch
system.cpu10.decode.BranchMispred                 227                       # Number of times decode detected a branch misprediction
system.cpu10.decode.DecodedInsts              5909155                       # Number of instructions handled by decode
system.cpu10.decode.SquashedInsts                 912                       # Number of squashed instructions handled by decode
system.cpu10.rename.SquashCycles                18302                       # Number of cycles rename is squashing
system.cpu10.rename.IdleCycles                 297346                       # Number of cycles rename is idle
system.cpu10.rename.BlockCycles               3085975                       # Number of cycles rename is blocking
system.cpu10.rename.serializeStallCycles         9061                       # count of cycles rename stalled for serializing inst
system.cpu10.rename.RunCycles                  557149                       # Number of cycles rename is running
system.cpu10.rename.UnblockCycles             3841171                       # Number of cycles rename is unblocking
system.cpu10.rename.RenamedInsts              5762943                       # Number of instructions processed by rename
system.cpu10.rename.ROBFullEvents                  19                       # Number of times rename has blocked due to ROB full
system.cpu10.rename.IQFullEvents              2098428                       # Number of times rename has blocked due to IQ full
system.cpu10.rename.LQFullEvents              1651726                       # Number of times rename has blocked due to LQ full
system.cpu10.rename.SQFullEvents                71720                       # Number of times rename has blocked due to SQ full
system.cpu10.rename.RenamedOperands           5097649                       # Number of destination operands rename has renamed
system.cpu10.rename.RenameLookups             8482591                       # Number of register rename lookups that rename has made
system.cpu10.rename.int_rename_lookups        4465508                       # Number of integer rename lookups
system.cpu10.rename.fp_rename_lookups         4017079                       # Number of floating rename lookups
system.cpu10.rename.CommittedMaps             3695387                       # Number of HB maps that are committed
system.cpu10.rename.UndoneMaps                1402262                       # Number of HB maps that are undone due to squashing
system.cpu10.rename.serializingInsts              168                       # count of serializing insts renamed
system.cpu10.rename.tempSerializingInsts          154                       # count of temporary serializing insts renamed
system.cpu10.rename.skidInsts                 3321320                       # count of insts added to the skid buffer
system.cpu10.memDep0.insertedLoads            1111943                       # Number of loads inserted to the mem dependence unit.
system.cpu10.memDep0.insertedStores            439963                       # Number of stores inserted to the mem dependence unit.
system.cpu10.memDep0.conflictingLoads          363193                       # Number of conflicting loads.
system.cpu10.memDep0.conflictingStores         155842                       # Number of conflicting stores.
system.cpu10.iq.iqInstsAdded                  5749840                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu10.iq.iqNonSpecInstsAdded               169                       # Number of non-speculative instructions added to the IQ
system.cpu10.iq.iqInstsIssued                 5492113                       # Number of instructions issued
system.cpu10.iq.iqSquashedInstsIssued            5725                       # Number of squashed instructions issued
system.cpu10.iq.iqSquashedInstsExamined       1768506                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu10.iq.iqSquashedOperandsExamined       728990                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu10.iq.iqSquashedNonSpecRemoved           45                       # Number of squashed non-spec instructions that were removed
system.cpu10.iq.issued_per_cycle::samples      7879788                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::mean       0.696987                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::stdev      1.146357                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::0           4524518     57.42%     57.42% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::1           2220622     28.18%     85.60% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::2            698144      8.86%     94.46% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::3            196219      2.49%     96.95% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::4             98626      1.25%     98.20% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::5             52017      0.66%     98.86% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::6             33013      0.42%     99.28% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::7             19153      0.24%     99.52% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::8             37476      0.48%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::total       7879788                       # Number of insts issued each cycle
system.cpu10.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntAlu                  2368      7.10%      7.10% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntMult                    0      0.00%      7.10% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntDiv                     0      0.00%      7.10% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatAdd                   0      0.00%      7.10% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatCmp                   0      0.00%      7.10% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatCvt                   0      0.00%      7.10% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatMult               8234     24.68%     31.78% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatDiv                   0      0.00%     31.78% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatSqrt                  0      0.00%     31.78% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAdd                    0      0.00%     31.78% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAddAcc                 0      0.00%     31.78% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAlu                    0      0.00%     31.78% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdCmp                    0      0.00%     31.78% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdCvt                    0      0.00%     31.78% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMisc                   0      0.00%     31.78% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMult                   0      0.00%     31.78% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMultAcc                0      0.00%     31.78% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShift                  0      0.00%     31.78% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShiftAcc               0      0.00%     31.78% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdSqrt                   0      0.00%     31.78% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatAdd               0      0.00%     31.78% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatAlu               0      0.00%     31.78% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatCmp               0      0.00%     31.78% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatCvt               0      0.00%     31.78% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatDiv               0      0.00%     31.78% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMisc              0      0.00%     31.78% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMult              0      0.00%     31.78% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMultAcc            0      0.00%     31.78% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatSqrt              0      0.00%     31.78% # attempts to use FU when none available
system.cpu10.iq.fu_full::MemRead                21977     65.88%     97.66% # attempts to use FU when none available
system.cpu10.iq.fu_full::MemWrite                 779      2.34%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu10.iq.FU_type_0::IntAlu             1478228     26.92%     26.92% # Type of FU issued
system.cpu10.iq.FU_type_0::IntMult                  6      0.00%     26.92% # Type of FU issued
system.cpu10.iq.FU_type_0::IntDiv                   0      0.00%     26.92% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatAdd           1712159     31.17%     58.09% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatCmp                 0      0.00%     58.09% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatCvt                 0      0.00%     58.09% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatMult           852353     15.52%     73.61% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatDiv                 0      0.00%     73.61% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatSqrt                0      0.00%     73.61% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAdd                  0      0.00%     73.61% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAddAcc               0      0.00%     73.61% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAlu                  0      0.00%     73.61% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdCmp                  0      0.00%     73.61% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdCvt                  0      0.00%     73.61% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMisc                 0      0.00%     73.61% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMult                 0      0.00%     73.61% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMultAcc              0      0.00%     73.61% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShift                0      0.00%     73.61% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.61% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdSqrt                 0      0.00%     73.61% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.61% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.61% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.61% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.61% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.61% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.61% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMult            0      0.00%     73.61% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.61% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.61% # Type of FU issued
system.cpu10.iq.FU_type_0::MemRead            1121103     20.41%     94.02% # Type of FU issued
system.cpu10.iq.FU_type_0::MemWrite            328260      5.98%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::total              5492113                       # Type of FU issued
system.cpu10.iq.rate                         0.696870                       # Inst issue rate
system.cpu10.iq.fu_busy_cnt                     33358                       # FU busy when requested
system.cpu10.iq.fu_busy_rate                 0.006074                       # FU busy rate (busy events/executed inst)
system.cpu10.iq.int_inst_queue_reads         13175564                       # Number of integer instruction queue reads
system.cpu10.iq.int_inst_queue_writes         4656995                       # Number of integer instruction queue writes
system.cpu10.iq.int_inst_queue_wakeup_accesses      2437145                       # Number of integer instruction queue wakeup accesses
system.cpu10.iq.fp_inst_queue_reads           5727533                       # Number of floating instruction queue reads
system.cpu10.iq.fp_inst_queue_writes          2861583                       # Number of floating instruction queue writes
system.cpu10.iq.fp_inst_queue_wakeup_accesses      2859603                       # Number of floating instruction queue wakeup accesses
system.cpu10.iq.int_alu_accesses              2657583                       # Number of integer alu accesses
system.cpu10.iq.fp_alu_accesses               2867884                       # Number of floating point alu accesses
system.cpu10.iew.lsq.thread0.forwLoads           2977                       # Number of loads that had data forwarded from stores
system.cpu10.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu10.iew.lsq.thread0.squashedLoads       571192                       # Number of loads squashed
system.cpu10.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu10.iew.lsq.thread0.memOrderViolation           66                       # Number of memory ordering violations
system.cpu10.iew.lsq.thread0.squashedStores       302113                       # Number of stores squashed
system.cpu10.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu10.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu10.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu10.iew.lsq.thread0.cacheBlocked       114024                       # Number of times an access to memory failed due to the cache being blocked
system.cpu10.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu10.iew.iewSquashCycles                18302                       # Number of cycles IEW is squashing
system.cpu10.iew.iewBlockCycles                986331                       # Number of cycles IEW is blocking
system.cpu10.iew.iewUnblockCycles              779606                       # Number of cycles IEW is unblocking
system.cpu10.iew.iewDispatchedInsts           5750856                       # Number of instructions dispatched to IQ
system.cpu10.iew.iewDispSquashedInsts             103                       # Number of squashed instructions skipped by dispatch
system.cpu10.iew.iewDispLoadInsts             1111943                       # Number of dispatched load instructions
system.cpu10.iew.iewDispStoreInsts             439963                       # Number of dispatched store instructions
system.cpu10.iew.iewDispNonSpecInsts              152                       # Number of dispatched non-speculative instructions
system.cpu10.iew.iewIQFullEvents                44667                       # Number of times the IQ has become full, causing a stall
system.cpu10.iew.iewLSQFullEvents              629204                       # Number of times the LSQ has become full, causing a stall
system.cpu10.iew.memOrderViolationEvents           66                       # Number of memory order violations
system.cpu10.iew.predictedTakenIncorrect           52                       # Number of branches that were predicted taken incorrectly
system.cpu10.iew.predictedNotTakenIncorrect          230                       # Number of branches that were predicted not taken incorrectly
system.cpu10.iew.branchMispredicts                282                       # Number of branch mispredicts detected at execute
system.cpu10.iew.iewExecutedInsts             5489320                       # Number of executed instructions
system.cpu10.iew.iewExecLoadInsts             1119333                       # Number of load instructions executed
system.cpu10.iew.iewExecSquashedInsts            2793                       # Number of squashed instructions skipped in execute
system.cpu10.iew.exec_swp                           0                       # number of swp insts executed
system.cpu10.iew.exec_nop                         847                       # number of nop insts executed
system.cpu10.iew.exec_refs                    1446884                       # number of memory reference insts executed
system.cpu10.iew.exec_branches                 219677                       # Number of branches executed
system.cpu10.iew.exec_stores                   327551                       # Number of stores executed
system.cpu10.iew.exec_rate                   0.696516                       # Inst execution rate
system.cpu10.iew.wb_sent                      5362413                       # cumulative count of insts sent to commit
system.cpu10.iew.wb_count                     5296748                       # cumulative count of insts written-back
system.cpu10.iew.wb_producers                 4328598                       # num instructions producing a value
system.cpu10.iew.wb_consumers                 5626215                       # num instructions consuming a value
system.cpu10.iew.wb_rate                     0.672081                       # insts written-back per cycle
system.cpu10.iew.wb_fanout                   0.769362                       # average fanout of values written-back
system.cpu10.commit.commitSquashedInsts       1765513                       # The number of squashed insts skipped by commit
system.cpu10.commit.commitNonSpecStalls           124                       # The number of times commit has been forced to stall to communicate backwards
system.cpu10.commit.branchMispredicts             248                       # The number of times a branch was mispredicted
system.cpu10.commit.committed_per_cycle::samples      7578039                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::mean     0.525454                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::stdev     1.223091                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::0      5454431     71.98%     71.98% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::1      1310240     17.29%     89.27% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::2       478652      6.32%     95.58% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::3       131263      1.73%     97.32% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::4        11237      0.15%     97.46% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::5        76573      1.01%     98.47% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::6         6422      0.08%     98.56% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::7        19532      0.26%     98.82% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::8        89689      1.18%    100.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::total      7578039                       # Number of insts commited each cycle
system.cpu10.commit.committedInsts            3981914                       # Number of instructions committed
system.cpu10.commit.committedOps              3981914                       # Number of ops (including micro ops) committed
system.cpu10.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu10.commit.refs                       678601                       # Number of memory references committed
system.cpu10.commit.loads                      540751                       # Number of loads committed
system.cpu10.commit.membars                        14                       # Number of memory barriers committed
system.cpu10.commit.branches                   183259                       # Number of branches committed
system.cpu10.commit.fp_insts                  2858975                       # Number of committed floating point instructions.
system.cpu10.commit.int_insts                 1424561                       # Number of committed integer instructions.
system.cpu10.commit.function_calls              65808                       # Number of function calls committed.
system.cpu10.commit.op_class_0::No_OpClass          415      0.01%      0.01% # Class of committed instruction
system.cpu10.commit.op_class_0::IntAlu         738919     18.56%     18.57% # Class of committed instruction
system.cpu10.commit.op_class_0::IntMult             2      0.00%     18.57% # Class of committed instruction
system.cpu10.commit.op_class_0::IntDiv              0      0.00%     18.57% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatAdd      1711718     42.99%     61.55% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatCmp            0      0.00%     61.55% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatCvt            0      0.00%     61.55% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatMult       852245     21.40%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatDiv            0      0.00%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatSqrt            0      0.00%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAdd             0      0.00%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAddAcc            0      0.00%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAlu             0      0.00%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdCmp             0      0.00%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdCvt             0      0.00%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMisc            0      0.00%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMult            0      0.00%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMultAcc            0      0.00%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShift            0      0.00%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShiftAcc            0      0.00%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdSqrt            0      0.00%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatAdd            0      0.00%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatAlu            0      0.00%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatCmp            0      0.00%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatCvt            0      0.00%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatDiv            0      0.00%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMisc            0      0.00%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMult            0      0.00%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::MemRead        540765     13.58%     96.54% # Class of committed instruction
system.cpu10.commit.op_class_0::MemWrite       137850      3.46%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::total         3981914                       # Class of committed instruction
system.cpu10.commit.bw_lim_events               89689                       # number cycles where commit BW limit reached
system.cpu10.rob.rob_reads                   13001842                       # The number of ROB reads
system.cpu10.rob.rob_writes                  11725795                       # The number of ROB writes
system.cpu10.timesIdled                            72                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu10.idleCycles                          1327                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu10.quiesceCycles                     920992                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu10.committedInsts                   3981503                       # Number of Instructions Simulated
system.cpu10.committedOps                     3981503                       # Number of Ops (including micro ops) Simulated
system.cpu10.cpi                             1.979432                       # CPI: Cycles Per Instruction
system.cpu10.cpi_total                       1.979432                       # CPI: Total CPI of All Threads
system.cpu10.ipc                             0.505195                       # IPC: Instructions Per Cycle
system.cpu10.ipc_total                       0.505195                       # IPC: Total IPC of All Threads
system.cpu10.int_regfile_reads                3971671                       # number of integer regfile reads
system.cpu10.int_regfile_writes               1972251                       # number of integer regfile writes
system.cpu10.fp_regfile_reads                 4016029                       # number of floating regfile reads
system.cpu10.fp_regfile_writes                2835876                       # number of floating regfile writes
system.cpu10.misc_regfile_reads                   177                       # number of misc regfile reads
system.cpu10.misc_regfile_writes                   34                       # number of misc regfile writes
system.cpu10.dcache.tags.replacements           54207                       # number of replacements
system.cpu10.dcache.tags.tagsinuse          59.368375                       # Cycle average of tags in use
system.cpu10.dcache.tags.total_refs           1027613                       # Total number of references to valid blocks.
system.cpu10.dcache.tags.sampled_refs           54269                       # Sample count of references to valid blocks.
system.cpu10.dcache.tags.avg_refs           18.935543                       # Average number of references to valid blocks.
system.cpu10.dcache.tags.warmup_cycle       722308023                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.tags.occ_blocks::cpu10.data    59.368375                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_percent::cpu10.data     0.927631                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::total     0.927631                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::1           52                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu10.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu10.dcache.tags.tag_accesses         2339049                       # Number of tag accesses
system.cpu10.dcache.tags.data_accesses        2339049                       # Number of data accesses
system.cpu10.dcache.ReadReq_hits::cpu10.data       934247                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total        934247                       # number of ReadReq hits
system.cpu10.dcache.WriteReq_hits::cpu10.data        93320                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total        93320                       # number of WriteReq hits
system.cpu10.dcache.LoadLockedReq_hits::cpu10.data           16                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total           16                       # number of LoadLockedReq hits
system.cpu10.dcache.StoreCondReq_hits::cpu10.data           14                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::total           14                       # number of StoreCondReq hits
system.cpu10.dcache.demand_hits::cpu10.data      1027567                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total        1027567                       # number of demand (read+write) hits
system.cpu10.dcache.overall_hits::cpu10.data      1027567                       # number of overall hits
system.cpu10.dcache.overall_hits::total       1027567                       # number of overall hits
system.cpu10.dcache.ReadReq_misses::cpu10.data        70217                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total        70217                       # number of ReadReq misses
system.cpu10.dcache.WriteReq_misses::cpu10.data        44514                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::total        44514                       # number of WriteReq misses
system.cpu10.dcache.LoadLockedReq_misses::cpu10.data            3                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu10.dcache.StoreCondReq_misses::cpu10.data            2                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu10.dcache.demand_misses::cpu10.data       114731                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total       114731                       # number of demand (read+write) misses
system.cpu10.dcache.overall_misses::cpu10.data       114731                       # number of overall misses
system.cpu10.dcache.overall_misses::total       114731                       # number of overall misses
system.cpu10.dcache.ReadReq_miss_latency::cpu10.data   6754058289                       # number of ReadReq miss cycles
system.cpu10.dcache.ReadReq_miss_latency::total   6754058289                       # number of ReadReq miss cycles
system.cpu10.dcache.WriteReq_miss_latency::cpu10.data   6054779756                       # number of WriteReq miss cycles
system.cpu10.dcache.WriteReq_miss_latency::total   6054779756                       # number of WriteReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_latency::cpu10.data        22059                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_latency::total        22059                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_latency::cpu10.data        11610                       # number of StoreCondReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_latency::total        11610                       # number of StoreCondReq miss cycles
system.cpu10.dcache.demand_miss_latency::cpu10.data  12808838045                       # number of demand (read+write) miss cycles
system.cpu10.dcache.demand_miss_latency::total  12808838045                       # number of demand (read+write) miss cycles
system.cpu10.dcache.overall_miss_latency::cpu10.data  12808838045                       # number of overall miss cycles
system.cpu10.dcache.overall_miss_latency::total  12808838045                       # number of overall miss cycles
system.cpu10.dcache.ReadReq_accesses::cpu10.data      1004464                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total      1004464                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::cpu10.data       137834                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total       137834                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::cpu10.data           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::cpu10.data           16                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total           16                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.demand_accesses::cpu10.data      1142298                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total      1142298                       # number of demand (read+write) accesses
system.cpu10.dcache.overall_accesses::cpu10.data      1142298                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total      1142298                       # number of overall (read+write) accesses
system.cpu10.dcache.ReadReq_miss_rate::cpu10.data     0.069905                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_miss_rate::total     0.069905                       # miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_miss_rate::cpu10.data     0.322954                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_miss_rate::total     0.322954                       # miss rate for WriteReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::cpu10.data     0.157895                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::total     0.157895                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::cpu10.data     0.125000                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::total     0.125000                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_miss_rate::cpu10.data     0.100439                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     0.100439                       # miss rate for demand accesses
system.cpu10.dcache.overall_miss_rate::cpu10.data     0.100439                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     0.100439                       # miss rate for overall accesses
system.cpu10.dcache.ReadReq_avg_miss_latency::cpu10.data 96188.363060                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_avg_miss_latency::total 96188.363060                       # average ReadReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::cpu10.data 136019.673721                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::total 136019.673721                       # average WriteReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::cpu10.data         7353                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::total         7353                       # average LoadLockedReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::cpu10.data         5805                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::total         5805                       # average StoreCondReq miss latency
system.cpu10.dcache.demand_avg_miss_latency::cpu10.data 111642.346402                       # average overall miss latency
system.cpu10.dcache.demand_avg_miss_latency::total 111642.346402                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::cpu10.data 111642.346402                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::total 111642.346402                       # average overall miss latency
system.cpu10.dcache.blocked_cycles::no_mshrs       219438                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets          154                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_mshrs            7725                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets             9                       # number of cycles access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_mshrs    28.406214                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets    17.111111                       # average number of cycles each access was blocked
system.cpu10.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu10.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu10.dcache.writebacks::writebacks        50879                       # number of writebacks
system.cpu10.dcache.writebacks::total           50879                       # number of writebacks
system.cpu10.dcache.ReadReq_mshr_hits::cpu10.data        47978                       # number of ReadReq MSHR hits
system.cpu10.dcache.ReadReq_mshr_hits::total        47978                       # number of ReadReq MSHR hits
system.cpu10.dcache.WriteReq_mshr_hits::cpu10.data        12352                       # number of WriteReq MSHR hits
system.cpu10.dcache.WriteReq_mshr_hits::total        12352                       # number of WriteReq MSHR hits
system.cpu10.dcache.LoadLockedReq_mshr_hits::cpu10.data            1                       # number of LoadLockedReq MSHR hits
system.cpu10.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu10.dcache.demand_mshr_hits::cpu10.data        60330                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.demand_mshr_hits::total        60330                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.overall_mshr_hits::cpu10.data        60330                       # number of overall MSHR hits
system.cpu10.dcache.overall_mshr_hits::total        60330                       # number of overall MSHR hits
system.cpu10.dcache.ReadReq_mshr_misses::cpu10.data        22239                       # number of ReadReq MSHR misses
system.cpu10.dcache.ReadReq_mshr_misses::total        22239                       # number of ReadReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_misses::cpu10.data        32162                       # number of WriteReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_misses::total        32162                       # number of WriteReq MSHR misses
system.cpu10.dcache.LoadLockedReq_mshr_misses::cpu10.data            2                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.StoreCondReq_mshr_misses::cpu10.data            2                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.StoreCondReq_mshr_misses::total            2                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.demand_mshr_misses::cpu10.data        54401                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.demand_mshr_misses::total        54401                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.overall_mshr_misses::cpu10.data        54401                       # number of overall MSHR misses
system.cpu10.dcache.overall_mshr_misses::total        54401                       # number of overall MSHR misses
system.cpu10.dcache.ReadReq_mshr_miss_latency::cpu10.data   2490559785                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_latency::total   2490559785                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_latency::cpu10.data   3887777929                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_latency::total   3887777929                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::cpu10.data        17415                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::total        17415                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::cpu10.data         9288                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::total         9288                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_latency::cpu10.data   6378337714                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_latency::total   6378337714                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_latency::cpu10.data   6378337714                       # number of overall MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_latency::total   6378337714                       # number of overall MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_rate::cpu10.data     0.022140                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_mshr_miss_rate::total     0.022140                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::cpu10.data     0.233339                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::total     0.233339                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::cpu10.data     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::total     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::cpu10.data     0.125000                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::total     0.125000                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_mshr_miss_rate::cpu10.data     0.047624                       # mshr miss rate for demand accesses
system.cpu10.dcache.demand_mshr_miss_rate::total     0.047624                       # mshr miss rate for demand accesses
system.cpu10.dcache.overall_mshr_miss_rate::cpu10.data     0.047624                       # mshr miss rate for overall accesses
system.cpu10.dcache.overall_mshr_miss_rate::total     0.047624                       # mshr miss rate for overall accesses
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::cpu10.data 111990.637394                       # average ReadReq mshr miss latency
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::total 111990.637394                       # average ReadReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::cpu10.data 120881.099714                       # average WriteReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::total 120881.099714                       # average WriteReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu10.data  8707.500000                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::total  8707.500000                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::cpu10.data         4644                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::total         4644                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency::cpu10.data 117246.699767                       # average overall mshr miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency::total 117246.699767                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency::cpu10.data 117246.699767                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency::total 117246.699767                       # average overall mshr miss latency
system.cpu10.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.icache.tags.replacements              46                       # number of replacements
system.cpu10.icache.tags.tagsinuse         301.019793                       # Cycle average of tags in use
system.cpu10.icache.tags.total_refs            681191                       # Total number of references to valid blocks.
system.cpu10.icache.tags.sampled_refs             397                       # Sample count of references to valid blocks.
system.cpu10.icache.tags.avg_refs         1715.846348                       # Average number of references to valid blocks.
system.cpu10.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.tags.occ_blocks::cpu10.inst   301.019793                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_percent::cpu10.inst     0.587929                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::total     0.587929                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_task_id_blocks::1024          351                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::3          348                       # Occupied blocks per task id
system.cpu10.icache.tags.occ_task_id_percent::1024     0.685547                       # Percentage of cache occupancy per task id
system.cpu10.icache.tags.tag_accesses         1363673                       # Number of tag accesses
system.cpu10.icache.tags.data_accesses        1363673                       # Number of data accesses
system.cpu10.icache.ReadReq_hits::cpu10.inst       681191                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total        681191                       # number of ReadReq hits
system.cpu10.icache.demand_hits::cpu10.inst       681191                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total         681191                       # number of demand (read+write) hits
system.cpu10.icache.overall_hits::cpu10.inst       681191                       # number of overall hits
system.cpu10.icache.overall_hits::total        681191                       # number of overall hits
system.cpu10.icache.ReadReq_misses::cpu10.inst          447                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::total          447                       # number of ReadReq misses
system.cpu10.icache.demand_misses::cpu10.inst          447                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::total          447                       # number of demand (read+write) misses
system.cpu10.icache.overall_misses::cpu10.inst          447                       # number of overall misses
system.cpu10.icache.overall_misses::total          447                       # number of overall misses
system.cpu10.icache.ReadReq_miss_latency::cpu10.inst     10099539                       # number of ReadReq miss cycles
system.cpu10.icache.ReadReq_miss_latency::total     10099539                       # number of ReadReq miss cycles
system.cpu10.icache.demand_miss_latency::cpu10.inst     10099539                       # number of demand (read+write) miss cycles
system.cpu10.icache.demand_miss_latency::total     10099539                       # number of demand (read+write) miss cycles
system.cpu10.icache.overall_miss_latency::cpu10.inst     10099539                       # number of overall miss cycles
system.cpu10.icache.overall_miss_latency::total     10099539                       # number of overall miss cycles
system.cpu10.icache.ReadReq_accesses::cpu10.inst       681638                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total       681638                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.demand_accesses::cpu10.inst       681638                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total       681638                       # number of demand (read+write) accesses
system.cpu10.icache.overall_accesses::cpu10.inst       681638                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total       681638                       # number of overall (read+write) accesses
system.cpu10.icache.ReadReq_miss_rate::cpu10.inst     0.000656                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_miss_rate::total     0.000656                       # miss rate for ReadReq accesses
system.cpu10.icache.demand_miss_rate::cpu10.inst     0.000656                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::total     0.000656                       # miss rate for demand accesses
system.cpu10.icache.overall_miss_rate::cpu10.inst     0.000656                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::total     0.000656                       # miss rate for overall accesses
system.cpu10.icache.ReadReq_avg_miss_latency::cpu10.inst 22594.046980                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_avg_miss_latency::total 22594.046980                       # average ReadReq miss latency
system.cpu10.icache.demand_avg_miss_latency::cpu10.inst 22594.046980                       # average overall miss latency
system.cpu10.icache.demand_avg_miss_latency::total 22594.046980                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::cpu10.inst 22594.046980                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::total 22594.046980                       # average overall miss latency
system.cpu10.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.icache.fast_writes                     0                       # number of fast writes performed
system.cpu10.icache.cache_copies                    0                       # number of cache copies performed
system.cpu10.icache.writebacks::writebacks           46                       # number of writebacks
system.cpu10.icache.writebacks::total              46                       # number of writebacks
system.cpu10.icache.ReadReq_mshr_hits::cpu10.inst           50                       # number of ReadReq MSHR hits
system.cpu10.icache.ReadReq_mshr_hits::total           50                       # number of ReadReq MSHR hits
system.cpu10.icache.demand_mshr_hits::cpu10.inst           50                       # number of demand (read+write) MSHR hits
system.cpu10.icache.demand_mshr_hits::total           50                       # number of demand (read+write) MSHR hits
system.cpu10.icache.overall_mshr_hits::cpu10.inst           50                       # number of overall MSHR hits
system.cpu10.icache.overall_mshr_hits::total           50                       # number of overall MSHR hits
system.cpu10.icache.ReadReq_mshr_misses::cpu10.inst          397                       # number of ReadReq MSHR misses
system.cpu10.icache.ReadReq_mshr_misses::total          397                       # number of ReadReq MSHR misses
system.cpu10.icache.demand_mshr_misses::cpu10.inst          397                       # number of demand (read+write) MSHR misses
system.cpu10.icache.demand_mshr_misses::total          397                       # number of demand (read+write) MSHR misses
system.cpu10.icache.overall_mshr_misses::cpu10.inst          397                       # number of overall MSHR misses
system.cpu10.icache.overall_mshr_misses::total          397                       # number of overall MSHR misses
system.cpu10.icache.ReadReq_mshr_miss_latency::cpu10.inst      7988841                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_latency::total      7988841                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_latency::cpu10.inst      7988841                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_latency::total      7988841                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_latency::cpu10.inst      7988841                       # number of overall MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_latency::total      7988841                       # number of overall MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_rate::cpu10.inst     0.000582                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_mshr_miss_rate::total     0.000582                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.demand_mshr_miss_rate::cpu10.inst     0.000582                       # mshr miss rate for demand accesses
system.cpu10.icache.demand_mshr_miss_rate::total     0.000582                       # mshr miss rate for demand accesses
system.cpu10.icache.overall_mshr_miss_rate::cpu10.inst     0.000582                       # mshr miss rate for overall accesses
system.cpu10.icache.overall_mshr_miss_rate::total     0.000582                       # mshr miss rate for overall accesses
system.cpu10.icache.ReadReq_avg_mshr_miss_latency::cpu10.inst 20123.025189                       # average ReadReq mshr miss latency
system.cpu10.icache.ReadReq_avg_mshr_miss_latency::total 20123.025189                       # average ReadReq mshr miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency::cpu10.inst 20123.025189                       # average overall mshr miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency::total 20123.025189                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency::cpu10.inst 20123.025189                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency::total 20123.025189                       # average overall mshr miss latency
system.cpu10.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.branchPred.lookups                241832                       # Number of BP lookups
system.cpu11.branchPred.condPredicted          108805                       # Number of conditional branches predicted
system.cpu11.branchPred.condIncorrect             526                       # Number of conditional branches incorrect
system.cpu11.branchPred.BTBLookups             171696                       # Number of BTB lookups
system.cpu11.branchPred.BTBHits                165219                       # Number of BTB hits
system.cpu11.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu11.branchPred.BTBHitPct           96.227635                       # BTB Hit Percentage
system.cpu11.branchPred.usedRAS                 66266                       # Number of times the RAS was used to get a target.
system.cpu11.branchPred.RASInCorrect                3                       # Number of incorrect RAS predictions.
system.cpu11.branchPred.indirectLookups            92                       # Number of indirect predictor lookups.
system.cpu11.branchPred.indirectHits                1                       # Number of indirect target hits.
system.cpu11.branchPred.indirectMisses             91                       # Number of indirect misses.
system.cpu11.branchPredindirectMispredicted           19                       # Number of mispredicted indirect branches.
system.cpu11.dtb.fetch_hits                         0                       # ITB hits
system.cpu11.dtb.fetch_misses                       0                       # ITB misses
system.cpu11.dtb.fetch_acv                          0                       # ITB acv
system.cpu11.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu11.dtb.read_hits                    1080723                       # DTB read hits
system.cpu11.dtb.read_misses                     7433                       # DTB read misses
system.cpu11.dtb.read_acv                           0                       # DTB read access violations
system.cpu11.dtb.read_accesses                1088156                       # DTB read accesses
system.cpu11.dtb.write_hits                    267180                       # DTB write hits
system.cpu11.dtb.write_misses                   58811                       # DTB write misses
system.cpu11.dtb.write_acv                          0                       # DTB write access violations
system.cpu11.dtb.write_accesses                325991                       # DTB write accesses
system.cpu11.dtb.data_hits                    1347903                       # DTB hits
system.cpu11.dtb.data_misses                    66244                       # DTB misses
system.cpu11.dtb.data_acv                           0                       # DTB access violations
system.cpu11.dtb.data_accesses                1414147                       # DTB accesses
system.cpu11.itb.fetch_hits                    681093                       # ITB hits
system.cpu11.itb.fetch_misses                      75                       # ITB misses
system.cpu11.itb.fetch_acv                          0                       # ITB acv
system.cpu11.itb.fetch_accesses                681168                       # ITB accesses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.read_acv                           0                       # DTB read access violations
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.itb.write_acv                          0                       # DTB write access violations
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.data_hits                          0                       # DTB hits
system.cpu11.itb.data_misses                        0                       # DTB misses
system.cpu11.itb.data_acv                           0                       # DTB access violations
system.cpu11.itb.data_accesses                      0                       # DTB accesses
system.cpu11.numCycles                        7841551                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.fetch.icacheStallCycles            11382                       # Number of cycles fetch is stalled on an Icache miss
system.cpu11.fetch.Insts                      6711826                       # Number of instructions fetch has processed
system.cpu11.fetch.Branches                    241832                       # Number of branches that fetch encountered
system.cpu11.fetch.predictedBranches           231486                       # Number of branches that fetch has predicted taken
system.cpu11.fetch.Cycles                     7735421                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu11.fetch.SquashCycles                 37347                       # Number of cycles fetch has spent squashing
system.cpu11.fetch.MiscStallCycles                 35                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu11.fetch.NoActiveThreadStallCycles        72448                       # Number of stall cycles due to no active thread to fetch from
system.cpu11.fetch.PendingTrapStallCycles         2298                       # Number of stall cycles due to pending traps
system.cpu11.fetch.CacheLines                  681093                       # Number of cache lines fetched
system.cpu11.fetch.IcacheSquashes                 238                       # Number of outstanding Icache misses that were squashed
system.cpu11.fetch.rateDist::samples          7840257                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::mean            0.856072                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::stdev           2.213999                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::0                6614377     84.36%     84.36% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::1                  24601      0.31%     84.68% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::2                 244091      3.11%     87.79% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::3                  19538      0.25%     88.04% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::4                 249744      3.19%     91.23% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::5                  41267      0.53%     91.75% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::6                  78868      1.01%     92.76% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::7                  80258      1.02%     93.78% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::8                 487513      6.22%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::total            7840257                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.branchRate                0.030840                       # Number of branch fetches per cycle
system.cpu11.fetch.rate                      0.855931                       # Number of inst fetches per cycle
system.cpu11.decode.IdleCycles                 183402                       # Number of cycles decode is idle
system.cpu11.decode.BlockedCycles             6818035                       # Number of cycles decode is blocked
system.cpu11.decode.RunCycles                  256567                       # Number of cycles decode is running
system.cpu11.decode.UnblockCycles              491371                       # Number of cycles decode is unblocking
system.cpu11.decode.SquashCycles                18434                       # Number of cycles decode is squashing
system.cpu11.decode.BranchResolved              66269                       # Number of times decode resolved a branch
system.cpu11.decode.BranchMispred                 250                       # Number of times decode detected a branch misprediction
system.cpu11.decode.DecodedInsts              5893389                       # Number of instructions handled by decode
system.cpu11.decode.SquashedInsts                1021                       # Number of squashed instructions handled by decode
system.cpu11.rename.SquashCycles                18434                       # Number of cycles rename is squashing
system.cpu11.rename.IdleCycles                 297016                       # Number of cycles rename is idle
system.cpu11.rename.BlockCycles               3067600                       # Number of cycles rename is blocking
system.cpu11.rename.serializeStallCycles        10961                       # count of cycles rename stalled for serializing inst
system.cpu11.rename.RunCycles                  556488                       # Number of cycles rename is running
system.cpu11.rename.UnblockCycles             3817310                       # Number of cycles rename is unblocking
system.cpu11.rename.RenamedInsts              5745493                       # Number of instructions processed by rename
system.cpu11.rename.ROBFullEvents                  47                       # Number of times rename has blocked due to ROB full
system.cpu11.rename.IQFullEvents              2086619                       # Number of times rename has blocked due to IQ full
system.cpu11.rename.LQFullEvents              1633717                       # Number of times rename has blocked due to LQ full
system.cpu11.rename.SQFullEvents                65643                       # Number of times rename has blocked due to SQ full
system.cpu11.rename.RenamedOperands           5084261                       # Number of destination operands rename has renamed
system.cpu11.rename.RenameLookups             8459964                       # Number of register rename lookups that rename has made
system.cpu11.rename.int_rename_lookups        4442895                       # Number of integer rename lookups
system.cpu11.rename.fp_rename_lookups         4017064                       # Number of floating rename lookups
system.cpu11.rename.CommittedMaps             3674160                       # Number of HB maps that are committed
system.cpu11.rename.UndoneMaps                1410101                       # Number of HB maps that are undone due to squashing
system.cpu11.rename.serializingInsts              166                       # count of serializing insts renamed
system.cpu11.rename.tempSerializingInsts          153                       # count of temporary serializing insts renamed
system.cpu11.rename.skidInsts                 3307003                       # count of insts added to the skid buffer
system.cpu11.memDep0.insertedLoads            1104849                       # Number of loads inserted to the mem dependence unit.
system.cpu11.memDep0.insertedStores            437323                       # Number of stores inserted to the mem dependence unit.
system.cpu11.memDep0.conflictingLoads          360236                       # Number of conflicting loads.
system.cpu11.memDep0.conflictingStores         153506                       # Number of conflicting stores.
system.cpu11.iq.iqInstsAdded                  5731857                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu11.iq.iqNonSpecInstsAdded               175                       # Number of non-speculative instructions added to the IQ
system.cpu11.iq.iqInstsIssued                 5451220                       # Number of instructions issued
system.cpu11.iq.iqSquashedInstsIssued            5587                       # Number of squashed instructions issued
system.cpu11.iq.iqSquashedInstsExamined       1777754                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu11.iq.iqSquashedOperandsExamined       727359                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu11.iq.iqSquashedNonSpecRemoved           57                       # Number of squashed non-spec instructions that were removed
system.cpu11.iq.issued_per_cycle::samples      7840257                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::mean       0.695286                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::stdev      1.146519                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::0           4506095     57.47%     57.47% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::1           2213935     28.24%     85.71% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::2            686709      8.76%     94.47% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::3            196517      2.51%     96.98% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::4             95752      1.22%     98.20% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::5             52012      0.66%     98.86% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::6             31503      0.40%     99.26% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::7             19642      0.25%     99.51% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::8             38092      0.49%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::total       7840257                       # Number of insts issued each cycle
system.cpu11.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntAlu                  2805      9.84%      9.84% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntMult                    0      0.00%      9.84% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntDiv                     0      0.00%      9.84% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatAdd                   0      0.00%      9.84% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatCmp                   0      0.00%      9.84% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatCvt                   0      0.00%      9.84% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatMult               8234     28.88%     38.72% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatDiv                   0      0.00%     38.72% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatSqrt                  0      0.00%     38.72% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAdd                    0      0.00%     38.72% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAddAcc                 0      0.00%     38.72% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAlu                    0      0.00%     38.72% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdCmp                    0      0.00%     38.72% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdCvt                    0      0.00%     38.72% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMisc                   0      0.00%     38.72% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMult                   0      0.00%     38.72% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMultAcc                0      0.00%     38.72% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShift                  0      0.00%     38.72% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShiftAcc               0      0.00%     38.72% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdSqrt                   0      0.00%     38.72% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatAdd               0      0.00%     38.72% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatAlu               0      0.00%     38.72% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatCmp               0      0.00%     38.72% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatCvt               0      0.00%     38.72% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatDiv               0      0.00%     38.72% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMisc              0      0.00%     38.72% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMult              0      0.00%     38.72% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMultAcc            0      0.00%     38.72% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatSqrt              0      0.00%     38.72% # attempts to use FU when none available
system.cpu11.iq.fu_full::MemRead                16804     58.94%     97.67% # attempts to use FU when none available
system.cpu11.iq.fu_full::MemWrite                 665      2.33%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu11.iq.FU_type_0::IntAlu             1470091     26.97%     26.97% # Type of FU issued
system.cpu11.iq.FU_type_0::IntMult                  6      0.00%     26.97% # Type of FU issued
system.cpu11.iq.FU_type_0::IntDiv                   0      0.00%     26.97% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatAdd           1712150     31.41%     58.38% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatCmp                 0      0.00%     58.38% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatCvt                 0      0.00%     58.38% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatMult           852353     15.64%     74.01% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatDiv                 0      0.00%     74.01% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatSqrt                0      0.00%     74.01% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAdd                  0      0.00%     74.01% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAddAcc               0      0.00%     74.01% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAlu                  0      0.00%     74.01% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdCmp                  0      0.00%     74.01% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdCvt                  0      0.00%     74.01% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMisc                 0      0.00%     74.01% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMult                 0      0.00%     74.01% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMultAcc              0      0.00%     74.01% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShift                0      0.00%     74.01% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.01% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdSqrt                 0      0.00%     74.01% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.01% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.01% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.01% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.01% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.01% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.01% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMult            0      0.00%     74.01% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.01% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.01% # Type of FU issued
system.cpu11.iq.FU_type_0::MemRead            1089931     19.99%     94.01% # Type of FU issued
system.cpu11.iq.FU_type_0::MemWrite            326685      5.99%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::total              5451220                       # Type of FU issued
system.cpu11.iq.rate                         0.695171                       # Inst issue rate
system.cpu11.iq.fu_busy_cnt                     28508                       # FU busy when requested
system.cpu11.iq.fu_busy_rate                 0.005230                       # FU busy rate (busy events/executed inst)
system.cpu11.iq.int_inst_queue_reads         13049277                       # Number of integer instruction queue reads
system.cpu11.iq.int_inst_queue_writes         4648307                       # Number of integer instruction queue writes
system.cpu11.iq.int_inst_queue_wakeup_accesses      2420315                       # Number of integer instruction queue wakeup accesses
system.cpu11.iq.fp_inst_queue_reads           5727515                       # Number of floating instruction queue reads
system.cpu11.iq.fp_inst_queue_writes          2861547                       # Number of floating instruction queue writes
system.cpu11.iq.fp_inst_queue_wakeup_accesses      2859592                       # Number of floating instruction queue wakeup accesses
system.cpu11.iq.int_alu_accesses              2611849                       # Number of integer alu accesses
system.cpu11.iq.fp_alu_accesses               2867875                       # Number of floating point alu accesses
system.cpu11.iew.lsq.thread0.forwLoads           2955                       # Number of loads that had data forwarded from stores
system.cpu11.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu11.iew.lsq.thread0.squashedLoads       574174                       # Number of loads squashed
system.cpu11.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu11.iew.lsq.thread0.memOrderViolation           69                       # Number of memory ordering violations
system.cpu11.iew.lsq.thread0.squashedStores       303484                       # Number of stores squashed
system.cpu11.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu11.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu11.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu11.iew.lsq.thread0.cacheBlocked        87760                       # Number of times an access to memory failed due to the cache being blocked
system.cpu11.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu11.iew.iewSquashCycles                18434                       # Number of cycles IEW is squashing
system.cpu11.iew.iewBlockCycles                991164                       # Number of cycles IEW is blocking
system.cpu11.iew.iewUnblockCycles              757407                       # Number of cycles IEW is unblocking
system.cpu11.iew.iewDispatchedInsts           5732915                       # Number of instructions dispatched to IQ
system.cpu11.iew.iewDispSquashedInsts             118                       # Number of squashed instructions skipped by dispatch
system.cpu11.iew.iewDispLoadInsts             1104849                       # Number of dispatched load instructions
system.cpu11.iew.iewDispStoreInsts             437323                       # Number of dispatched store instructions
system.cpu11.iew.iewDispNonSpecInsts              148                       # Number of dispatched non-speculative instructions
system.cpu11.iew.iewIQFullEvents                44216                       # Number of times the IQ has become full, causing a stall
system.cpu11.iew.iewLSQFullEvents              607435                       # Number of times the LSQ has become full, causing a stall
system.cpu11.iew.memOrderViolationEvents           69                       # Number of memory order violations
system.cpu11.iew.predictedTakenIncorrect           57                       # Number of branches that were predicted taken incorrectly
system.cpu11.iew.predictedNotTakenIncorrect          284                       # Number of branches that were predicted not taken incorrectly
system.cpu11.iew.branchMispredicts                341                       # Number of branch mispredicts detected at execute
system.cpu11.iew.iewExecutedInsts             5448387                       # Number of executed instructions
system.cpu11.iew.iewExecLoadInsts             1088156                       # Number of load instructions executed
system.cpu11.iew.iewExecSquashedInsts            2833                       # Number of squashed instructions skipped in execute
system.cpu11.iew.exec_swp                           0                       # number of swp insts executed
system.cpu11.iew.exec_nop                         883                       # number of nop insts executed
system.cpu11.iew.exec_refs                    1414147                       # number of memory reference insts executed
system.cpu11.iew.exec_branches                 217895                       # Number of branches executed
system.cpu11.iew.exec_stores                   325991                       # Number of stores executed
system.cpu11.iew.exec_rate                   0.694810                       # Inst execution rate
system.cpu11.iew.wb_sent                      5346782                       # cumulative count of insts sent to commit
system.cpu11.iew.wb_count                     5279907                       # cumulative count of insts written-back
system.cpu11.iew.wb_producers                 4318259                       # num instructions producing a value
system.cpu11.iew.wb_consumers                 5619566                       # num instructions consuming a value
system.cpu11.iew.wb_rate                     0.673324                       # insts written-back per cycle
system.cpu11.iew.wb_fanout                   0.768433                       # average fanout of values written-back
system.cpu11.commit.commitSquashedInsts       1772656                       # The number of squashed insts skipped by commit
system.cpu11.commit.commitNonSpecStalls           118                       # The number of times commit has been forced to stall to communicate backwards
system.cpu11.commit.branchMispredicts             287                       # The number of times a branch was mispredicted
system.cpu11.commit.committed_per_cycle::samples      7535865                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::mean     0.524784                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::stdev     1.219714                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::0      5421334     71.94%     71.94% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::1      1305523     17.32%     89.26% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::2       477838      6.34%     95.61% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::3       131214      1.74%     97.35% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::4        10513      0.14%     97.49% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::5        74846      0.99%     98.48% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::6         6537      0.09%     98.57% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::7        20123      0.27%     98.83% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::8        87937      1.17%    100.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::total      7535865                       # Number of insts commited each cycle
system.cpu11.commit.committedInsts            3954702                       # Number of instructions committed
system.cpu11.commit.committedOps              3954702                       # Number of ops (including micro ops) committed
system.cpu11.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu11.commit.refs                       664514                       # Number of memory references committed
system.cpu11.commit.loads                      530675                       # Number of loads committed
system.cpu11.commit.membars                        20                       # Number of memory barriers committed
system.cpu11.commit.branches                   181283                       # Number of branches committed
system.cpu11.commit.fp_insts                  2858975                       # Number of committed floating point instructions.
system.cpu11.commit.int_insts                 1397343                       # Number of committed integer instructions.
system.cpu11.commit.function_calls              65797                       # Number of function calls committed.
system.cpu11.commit.op_class_0::No_OpClass          428      0.01%      0.01% # Class of committed instruction
system.cpu11.commit.op_class_0::IntAlu         725775     18.35%     18.36% # Class of committed instruction
system.cpu11.commit.op_class_0::IntMult             2      0.00%     18.36% # Class of committed instruction
system.cpu11.commit.op_class_0::IntDiv              0      0.00%     18.36% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatAdd      1711718     43.28%     61.65% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatCmp            0      0.00%     61.65% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatCvt            0      0.00%     61.65% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatMult       852245     21.55%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatDiv            0      0.00%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatSqrt            0      0.00%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAdd             0      0.00%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAddAcc            0      0.00%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAlu             0      0.00%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdCmp             0      0.00%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdCvt             0      0.00%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMisc            0      0.00%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMult            0      0.00%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMultAcc            0      0.00%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShift            0      0.00%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShiftAcc            0      0.00%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdSqrt            0      0.00%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatAdd            0      0.00%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatAlu            0      0.00%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatCmp            0      0.00%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatCvt            0      0.00%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatDiv            0      0.00%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMisc            0      0.00%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMult            0      0.00%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::MemRead        530695     13.42%     96.62% # Class of committed instruction
system.cpu11.commit.op_class_0::MemWrite       133839      3.38%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::total         3954702                       # Class of committed instruction
system.cpu11.commit.bw_lim_events               87937                       # number cycles where commit BW limit reached
system.cpu11.rob.rob_reads                   12940129                       # The number of ROB reads
system.cpu11.rob.rob_writes                  11686637                       # The number of ROB writes
system.cpu11.timesIdled                            63                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu11.idleCycles                          1294                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu11.quiesceCycles                     960556                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu11.committedInsts                   3954278                       # Number of Instructions Simulated
system.cpu11.committedOps                     3954278                       # Number of Ops (including micro ops) Simulated
system.cpu11.cpi                             1.983055                       # CPI: Cycles Per Instruction
system.cpu11.cpi_total                       1.983055                       # CPI: Total CPI of All Threads
system.cpu11.ipc                             0.504272                       # IPC: Instructions Per Cycle
system.cpu11.ipc_total                       0.504272                       # IPC: Total IPC of All Threads
system.cpu11.int_regfile_reads                3926292                       # number of integer regfile reads
system.cpu11.int_regfile_writes               1959151                       # number of integer regfile writes
system.cpu11.fp_regfile_reads                 4016029                       # number of floating regfile reads
system.cpu11.fp_regfile_writes                2835876                       # number of floating regfile writes
system.cpu11.misc_regfile_reads                   305                       # number of misc regfile reads
system.cpu11.misc_regfile_writes                   49                       # number of misc regfile writes
system.cpu11.dcache.tags.replacements           52301                       # number of replacements
system.cpu11.dcache.tags.tagsinuse          59.210588                       # Cycle average of tags in use
system.cpu11.dcache.tags.total_refs           1023660                       # Total number of references to valid blocks.
system.cpu11.dcache.tags.sampled_refs           52363                       # Sample count of references to valid blocks.
system.cpu11.dcache.tags.avg_refs           19.549300                       # Average number of references to valid blocks.
system.cpu11.dcache.tags.warmup_cycle       741170790                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.tags.occ_blocks::cpu11.data    59.210588                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_percent::cpu11.data     0.925165                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::total     0.925165                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::2           59                       # Occupied blocks per task id
system.cpu11.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu11.dcache.tags.tag_accesses         2316085                       # Number of tag accesses
system.cpu11.dcache.tags.data_accesses        2316085                       # Number of data accesses
system.cpu11.dcache.ReadReq_hits::cpu11.data       931758                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total        931758                       # number of ReadReq hits
system.cpu11.dcache.WriteReq_hits::cpu11.data        91840                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total        91840                       # number of WriteReq hits
system.cpu11.dcache.LoadLockedReq_hits::cpu11.data           25                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total           25                       # number of LoadLockedReq hits
system.cpu11.dcache.StoreCondReq_hits::cpu11.data           18                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::total           18                       # number of StoreCondReq hits
system.cpu11.dcache.demand_hits::cpu11.data      1023598                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total        1023598                       # number of demand (read+write) hits
system.cpu11.dcache.overall_hits::cpu11.data      1023598                       # number of overall hits
system.cpu11.dcache.overall_hits::total       1023598                       # number of overall hits
system.cpu11.dcache.ReadReq_misses::cpu11.data        66182                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total        66182                       # number of ReadReq misses
system.cpu11.dcache.WriteReq_misses::cpu11.data        41975                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::total        41975                       # number of WriteReq misses
system.cpu11.dcache.LoadLockedReq_misses::cpu11.data            2                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu11.dcache.StoreCondReq_misses::cpu11.data            6                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total            6                       # number of StoreCondReq misses
system.cpu11.dcache.demand_misses::cpu11.data       108157                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total       108157                       # number of demand (read+write) misses
system.cpu11.dcache.overall_misses::cpu11.data       108157                       # number of overall misses
system.cpu11.dcache.overall_misses::total       108157                       # number of overall misses
system.cpu11.dcache.ReadReq_miss_latency::cpu11.data   6744704112                       # number of ReadReq miss cycles
system.cpu11.dcache.ReadReq_miss_latency::total   6744704112                       # number of ReadReq miss cycles
system.cpu11.dcache.WriteReq_miss_latency::cpu11.data   5678234279                       # number of WriteReq miss cycles
system.cpu11.dcache.WriteReq_miss_latency::total   5678234279                       # number of WriteReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_latency::cpu11.data        22059                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_latency::total        22059                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_latency::cpu11.data        40635                       # number of StoreCondReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_latency::total        40635                       # number of StoreCondReq miss cycles
system.cpu11.dcache.demand_miss_latency::cpu11.data  12422938391                       # number of demand (read+write) miss cycles
system.cpu11.dcache.demand_miss_latency::total  12422938391                       # number of demand (read+write) miss cycles
system.cpu11.dcache.overall_miss_latency::cpu11.data  12422938391                       # number of overall miss cycles
system.cpu11.dcache.overall_miss_latency::total  12422938391                       # number of overall miss cycles
system.cpu11.dcache.ReadReq_accesses::cpu11.data       997940                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total       997940                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::cpu11.data       133815                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total       133815                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::cpu11.data           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::cpu11.data           24                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total           24                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.demand_accesses::cpu11.data      1131755                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total      1131755                       # number of demand (read+write) accesses
system.cpu11.dcache.overall_accesses::cpu11.data      1131755                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total      1131755                       # number of overall (read+write) accesses
system.cpu11.dcache.ReadReq_miss_rate::cpu11.data     0.066319                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_miss_rate::total     0.066319                       # miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_miss_rate::cpu11.data     0.313679                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_miss_rate::total     0.313679                       # miss rate for WriteReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::cpu11.data     0.074074                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::total     0.074074                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::cpu11.data     0.250000                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::total     0.250000                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_miss_rate::cpu11.data     0.095566                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     0.095566                       # miss rate for demand accesses
system.cpu11.dcache.overall_miss_rate::cpu11.data     0.095566                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     0.095566                       # miss rate for overall accesses
system.cpu11.dcache.ReadReq_avg_miss_latency::cpu11.data 101911.457980                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_avg_miss_latency::total 101911.457980                       # average ReadReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::cpu11.data 135276.576033                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::total 135276.576033                       # average WriteReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::cpu11.data 11029.500000                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::total 11029.500000                       # average LoadLockedReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::cpu11.data  6772.500000                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::total  6772.500000                       # average StoreCondReq miss latency
system.cpu11.dcache.demand_avg_miss_latency::cpu11.data 114860.234576                       # average overall miss latency
system.cpu11.dcache.demand_avg_miss_latency::total 114860.234576                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::cpu11.data 114860.234576                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::total 114860.234576                       # average overall miss latency
system.cpu11.dcache.blocked_cycles::no_mshrs       200243                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets          176                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_mshrs            6627                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets             9                       # number of cycles access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_mshrs    30.216237                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets    19.555556                       # average number of cycles each access was blocked
system.cpu11.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu11.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu11.dcache.writebacks::writebacks        49076                       # number of writebacks
system.cpu11.dcache.writebacks::total           49076                       # number of writebacks
system.cpu11.dcache.ReadReq_mshr_hits::cpu11.data        45584                       # number of ReadReq MSHR hits
system.cpu11.dcache.ReadReq_mshr_hits::total        45584                       # number of ReadReq MSHR hits
system.cpu11.dcache.WriteReq_mshr_hits::cpu11.data        10082                       # number of WriteReq MSHR hits
system.cpu11.dcache.WriteReq_mshr_hits::total        10082                       # number of WriteReq MSHR hits
system.cpu11.dcache.demand_mshr_hits::cpu11.data        55666                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.demand_mshr_hits::total        55666                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.overall_mshr_hits::cpu11.data        55666                       # number of overall MSHR hits
system.cpu11.dcache.overall_mshr_hits::total        55666                       # number of overall MSHR hits
system.cpu11.dcache.ReadReq_mshr_misses::cpu11.data        20598                       # number of ReadReq MSHR misses
system.cpu11.dcache.ReadReq_mshr_misses::total        20598                       # number of ReadReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_misses::cpu11.data        31893                       # number of WriteReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_misses::total        31893                       # number of WriteReq MSHR misses
system.cpu11.dcache.LoadLockedReq_mshr_misses::cpu11.data            2                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.StoreCondReq_mshr_misses::cpu11.data            6                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.StoreCondReq_mshr_misses::total            6                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.demand_mshr_misses::cpu11.data        52491                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.demand_mshr_misses::total        52491                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.overall_mshr_misses::cpu11.data        52491                       # number of overall MSHR misses
system.cpu11.dcache.overall_mshr_misses::total        52491                       # number of overall MSHR misses
system.cpu11.dcache.ReadReq_mshr_miss_latency::cpu11.data   2419909452                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_latency::total   2419909452                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_latency::cpu11.data   3779487978                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_latency::total   3779487978                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::cpu11.data        19737                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::total        19737                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::cpu11.data        33669                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::total        33669                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_latency::cpu11.data   6199397430                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_latency::total   6199397430                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_latency::cpu11.data   6199397430                       # number of overall MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_latency::total   6199397430                       # number of overall MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_rate::cpu11.data     0.020641                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_mshr_miss_rate::total     0.020641                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::cpu11.data     0.238337                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::total     0.238337                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::cpu11.data     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::total     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::cpu11.data     0.250000                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::total     0.250000                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_mshr_miss_rate::cpu11.data     0.046380                       # mshr miss rate for demand accesses
system.cpu11.dcache.demand_mshr_miss_rate::total     0.046380                       # mshr miss rate for demand accesses
system.cpu11.dcache.overall_mshr_miss_rate::cpu11.data     0.046380                       # mshr miss rate for overall accesses
system.cpu11.dcache.overall_mshr_miss_rate::total     0.046380                       # mshr miss rate for overall accesses
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::cpu11.data 117482.738712                       # average ReadReq mshr miss latency
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::total 117482.738712                       # average ReadReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::cpu11.data 118505.251246                       # average WriteReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::total 118505.251246                       # average WriteReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu11.data  9868.500000                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9868.500000                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::cpu11.data  5611.500000                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::total  5611.500000                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency::cpu11.data 118104.006973                       # average overall mshr miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency::total 118104.006973                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency::cpu11.data 118104.006973                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency::total 118104.006973                       # average overall mshr miss latency
system.cpu11.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.icache.tags.replacements              85                       # number of replacements
system.cpu11.icache.tags.tagsinuse         320.925979                       # Cycle average of tags in use
system.cpu11.icache.tags.total_refs            680582                       # Total number of references to valid blocks.
system.cpu11.icache.tags.sampled_refs             454                       # Sample count of references to valid blocks.
system.cpu11.icache.tags.avg_refs         1499.079295                       # Average number of references to valid blocks.
system.cpu11.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.tags.occ_blocks::cpu11.inst   320.925979                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_percent::cpu11.inst     0.626809                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::total     0.626809                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_task_id_blocks::1024          369                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::3          366                       # Occupied blocks per task id
system.cpu11.icache.tags.occ_task_id_percent::1024     0.720703                       # Percentage of cache occupancy per task id
system.cpu11.icache.tags.tag_accesses         1362640                       # Number of tag accesses
system.cpu11.icache.tags.data_accesses        1362640                       # Number of data accesses
system.cpu11.icache.ReadReq_hits::cpu11.inst       680582                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total        680582                       # number of ReadReq hits
system.cpu11.icache.demand_hits::cpu11.inst       680582                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total         680582                       # number of demand (read+write) hits
system.cpu11.icache.overall_hits::cpu11.inst       680582                       # number of overall hits
system.cpu11.icache.overall_hits::total        680582                       # number of overall hits
system.cpu11.icache.ReadReq_misses::cpu11.inst          511                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::total          511                       # number of ReadReq misses
system.cpu11.icache.demand_misses::cpu11.inst          511                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::total          511                       # number of demand (read+write) misses
system.cpu11.icache.overall_misses::cpu11.inst          511                       # number of overall misses
system.cpu11.icache.overall_misses::total          511                       # number of overall misses
system.cpu11.icache.ReadReq_miss_latency::cpu11.inst      9755883                       # number of ReadReq miss cycles
system.cpu11.icache.ReadReq_miss_latency::total      9755883                       # number of ReadReq miss cycles
system.cpu11.icache.demand_miss_latency::cpu11.inst      9755883                       # number of demand (read+write) miss cycles
system.cpu11.icache.demand_miss_latency::total      9755883                       # number of demand (read+write) miss cycles
system.cpu11.icache.overall_miss_latency::cpu11.inst      9755883                       # number of overall miss cycles
system.cpu11.icache.overall_miss_latency::total      9755883                       # number of overall miss cycles
system.cpu11.icache.ReadReq_accesses::cpu11.inst       681093                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total       681093                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.demand_accesses::cpu11.inst       681093                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total       681093                       # number of demand (read+write) accesses
system.cpu11.icache.overall_accesses::cpu11.inst       681093                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total       681093                       # number of overall (read+write) accesses
system.cpu11.icache.ReadReq_miss_rate::cpu11.inst     0.000750                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_miss_rate::total     0.000750                       # miss rate for ReadReq accesses
system.cpu11.icache.demand_miss_rate::cpu11.inst     0.000750                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::total     0.000750                       # miss rate for demand accesses
system.cpu11.icache.overall_miss_rate::cpu11.inst     0.000750                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::total     0.000750                       # miss rate for overall accesses
system.cpu11.icache.ReadReq_avg_miss_latency::cpu11.inst 19091.747554                       # average ReadReq miss latency
system.cpu11.icache.ReadReq_avg_miss_latency::total 19091.747554                       # average ReadReq miss latency
system.cpu11.icache.demand_avg_miss_latency::cpu11.inst 19091.747554                       # average overall miss latency
system.cpu11.icache.demand_avg_miss_latency::total 19091.747554                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::cpu11.inst 19091.747554                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::total 19091.747554                       # average overall miss latency
system.cpu11.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.icache.fast_writes                     0                       # number of fast writes performed
system.cpu11.icache.cache_copies                    0                       # number of cache copies performed
system.cpu11.icache.writebacks::writebacks           85                       # number of writebacks
system.cpu11.icache.writebacks::total              85                       # number of writebacks
system.cpu11.icache.ReadReq_mshr_hits::cpu11.inst           57                       # number of ReadReq MSHR hits
system.cpu11.icache.ReadReq_mshr_hits::total           57                       # number of ReadReq MSHR hits
system.cpu11.icache.demand_mshr_hits::cpu11.inst           57                       # number of demand (read+write) MSHR hits
system.cpu11.icache.demand_mshr_hits::total           57                       # number of demand (read+write) MSHR hits
system.cpu11.icache.overall_mshr_hits::cpu11.inst           57                       # number of overall MSHR hits
system.cpu11.icache.overall_mshr_hits::total           57                       # number of overall MSHR hits
system.cpu11.icache.ReadReq_mshr_misses::cpu11.inst          454                       # number of ReadReq MSHR misses
system.cpu11.icache.ReadReq_mshr_misses::total          454                       # number of ReadReq MSHR misses
system.cpu11.icache.demand_mshr_misses::cpu11.inst          454                       # number of demand (read+write) MSHR misses
system.cpu11.icache.demand_mshr_misses::total          454                       # number of demand (read+write) MSHR misses
system.cpu11.icache.overall_mshr_misses::cpu11.inst          454                       # number of overall MSHR misses
system.cpu11.icache.overall_mshr_misses::total          454                       # number of overall MSHR misses
system.cpu11.icache.ReadReq_mshr_miss_latency::cpu11.inst      7883190                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_latency::total      7883190                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_latency::cpu11.inst      7883190                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_latency::total      7883190                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_latency::cpu11.inst      7883190                       # number of overall MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_latency::total      7883190                       # number of overall MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_rate::cpu11.inst     0.000667                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_mshr_miss_rate::total     0.000667                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.demand_mshr_miss_rate::cpu11.inst     0.000667                       # mshr miss rate for demand accesses
system.cpu11.icache.demand_mshr_miss_rate::total     0.000667                       # mshr miss rate for demand accesses
system.cpu11.icache.overall_mshr_miss_rate::cpu11.inst     0.000667                       # mshr miss rate for overall accesses
system.cpu11.icache.overall_mshr_miss_rate::total     0.000667                       # mshr miss rate for overall accesses
system.cpu11.icache.ReadReq_avg_mshr_miss_latency::cpu11.inst 17363.854626                       # average ReadReq mshr miss latency
system.cpu11.icache.ReadReq_avg_mshr_miss_latency::total 17363.854626                       # average ReadReq mshr miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency::cpu11.inst 17363.854626                       # average overall mshr miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency::total 17363.854626                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency::cpu11.inst 17363.854626                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency::total 17363.854626                       # average overall mshr miss latency
system.cpu11.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.branchPred.lookups                248628                       # Number of BP lookups
system.cpu12.branchPred.condPredicted          115252                       # Number of conditional branches predicted
system.cpu12.branchPred.condIncorrect             596                       # Number of conditional branches incorrect
system.cpu12.branchPred.BTBLookups             176653                       # Number of BTB lookups
system.cpu12.branchPred.BTBHits                168383                       # Number of BTB hits
system.cpu12.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu12.branchPred.BTBHitPct           95.318506                       # BTB Hit Percentage
system.cpu12.branchPred.usedRAS                 66408                       # Number of times the RAS was used to get a target.
system.cpu12.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu12.branchPred.indirectLookups           106                       # Number of indirect predictor lookups.
system.cpu12.branchPred.indirectHits                2                       # Number of indirect target hits.
system.cpu12.branchPred.indirectMisses            104                       # Number of indirect misses.
system.cpu12.branchPredindirectMispredicted           23                       # Number of mispredicted indirect branches.
system.cpu12.dtb.fetch_hits                         0                       # ITB hits
system.cpu12.dtb.fetch_misses                       0                       # ITB misses
system.cpu12.dtb.fetch_acv                          0                       # ITB acv
system.cpu12.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu12.dtb.read_hits                    1201877                       # DTB read hits
system.cpu12.dtb.read_misses                     6878                       # DTB read misses
system.cpu12.dtb.read_acv                           0                       # DTB read access violations
system.cpu12.dtb.read_accesses                1208755                       # DTB read accesses
system.cpu12.dtb.write_hits                    278314                       # DTB write hits
system.cpu12.dtb.write_misses                   58934                       # DTB write misses
system.cpu12.dtb.write_acv                          0                       # DTB write access violations
system.cpu12.dtb.write_accesses                337248                       # DTB write accesses
system.cpu12.dtb.data_hits                    1480191                       # DTB hits
system.cpu12.dtb.data_misses                    65812                       # DTB misses
system.cpu12.dtb.data_acv                           0                       # DTB access violations
system.cpu12.dtb.data_accesses                1546003                       # DTB accesses
system.cpu12.itb.fetch_hits                    686553                       # ITB hits
system.cpu12.itb.fetch_misses                      78                       # ITB misses
system.cpu12.itb.fetch_acv                          0                       # ITB acv
system.cpu12.itb.fetch_accesses                686631                       # ITB accesses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.read_acv                           0                       # DTB read access violations
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.itb.write_acv                          0                       # DTB write access violations
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.data_hits                          0                       # DTB hits
system.cpu12.itb.data_misses                        0                       # DTB misses
system.cpu12.itb.data_acv                           0                       # DTB access violations
system.cpu12.itb.data_accesses                      0                       # DTB accesses
system.cpu12.numCycles                        7966029                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.fetch.icacheStallCycles            11829                       # Number of cycles fetch is stalled on an Icache miss
system.cpu12.fetch.Insts                      6779128                       # Number of instructions fetch has processed
system.cpu12.fetch.Branches                    248628                       # Number of branches that fetch encountered
system.cpu12.fetch.predictedBranches           234793                       # Number of branches that fetch has predicted taken
system.cpu12.fetch.Cycles                     7857987                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu12.fetch.SquashCycles                 37335                       # Number of cycles fetch has spent squashing
system.cpu12.fetch.MiscStallCycles                 39                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu12.fetch.NoActiveThreadStallCycles        72080                       # Number of stall cycles due to no active thread to fetch from
system.cpu12.fetch.PendingTrapStallCycles         2018                       # Number of stall cycles due to pending traps
system.cpu12.fetch.CacheLines                  686553                       # Number of cache lines fetched
system.cpu12.fetch.IcacheSquashes                 266                       # Number of outstanding Icache misses that were squashed
system.cpu12.fetch.rateDist::samples          7962620                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::mean            0.851369                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::stdev           2.208899                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::0                6724393     84.45%     84.45% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::1                  25533      0.32%     84.77% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::2                 245492      3.08%     87.85% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::3                  20691      0.26%     88.11% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::4                 251318      3.16%     91.27% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::5                  41838      0.53%     91.79% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::6                  79500      1.00%     92.79% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::7                  81764      1.03%     93.82% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::8                 492091      6.18%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::total            7962620                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.branchRate                0.031211                       # Number of branch fetches per cycle
system.cpu12.fetch.rate                      0.851005                       # Number of inst fetches per cycle
system.cpu12.decode.IdleCycles                 185043                       # Number of cycles decode is idle
system.cpu12.decode.BlockedCycles             6930244                       # Number of cycles decode is blocked
system.cpu12.decode.RunCycles                  260455                       # Number of cycles decode is running
system.cpu12.decode.UnblockCycles              496386                       # Number of cycles decode is unblocking
system.cpu12.decode.SquashCycles                18412                       # Number of cycles decode is squashing
system.cpu12.decode.BranchResolved              66421                       # Number of times decode resolved a branch
system.cpu12.decode.BranchMispred                 266                       # Number of times decode detected a branch misprediction
system.cpu12.decode.DecodedInsts              5962450                       # Number of instructions handled by decode
system.cpu12.decode.SquashedInsts                1073                       # Number of squashed instructions handled by decode
system.cpu12.rename.SquashCycles                18412                       # Number of cycles rename is squashing
system.cpu12.rename.IdleCycles                 300720                       # Number of cycles rename is idle
system.cpu12.rename.BlockCycles               3132190                       # Number of cycles rename is blocking
system.cpu12.rename.serializeStallCycles        10449                       # count of cycles rename stalled for serializing inst
system.cpu12.rename.RunCycles                  563043                       # Number of cycles rename is running
system.cpu12.rename.UnblockCycles             3865726                       # Number of cycles rename is unblocking
system.cpu12.rename.RenamedInsts              5815693                       # Number of instructions processed by rename
system.cpu12.rename.ROBFullEvents                 119                       # Number of times rename has blocked due to ROB full
system.cpu12.rename.IQFullEvents              2103149                       # Number of times rename has blocked due to IQ full
system.cpu12.rename.LQFullEvents              1671253                       # Number of times rename has blocked due to LQ full
system.cpu12.rename.SQFullEvents                68729                       # Number of times rename has blocked due to SQ full
system.cpu12.rename.RenamedOperands           5137085                       # Number of destination operands rename has renamed
system.cpu12.rename.RenameLookups             8552460                       # Number of register rename lookups that rename has made
system.cpu12.rename.int_rename_lookups        4535298                       # Number of integer rename lookups
system.cpu12.rename.fp_rename_lookups         4017157                       # Number of floating rename lookups
system.cpu12.rename.CommittedMaps             3733317                       # Number of HB maps that are committed
system.cpu12.rename.UndoneMaps                1403768                       # Number of HB maps that are undone due to squashing
system.cpu12.rename.serializingInsts              225                       # count of serializing insts renamed
system.cpu12.rename.tempSerializingInsts          208                       # count of temporary serializing insts renamed
system.cpu12.rename.skidInsts                 3343079                       # count of insts added to the skid buffer
system.cpu12.memDep0.insertedLoads            1128847                       # Number of loads inserted to the mem dependence unit.
system.cpu12.memDep0.insertedStores            446286                       # Number of stores inserted to the mem dependence unit.
system.cpu12.memDep0.conflictingLoads          363810                       # Number of conflicting loads.
system.cpu12.memDep0.conflictingStores         190678                       # Number of conflicting stores.
system.cpu12.iq.iqInstsAdded                  5801720                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu12.iq.iqNonSpecInstsAdded               237                       # Number of non-speculative instructions added to the IQ
system.cpu12.iq.iqInstsIssued                 5622351                       # Number of instructions issued
system.cpu12.iq.iqSquashedInstsIssued            5442                       # Number of squashed instructions issued
system.cpu12.iq.iqSquashedInstsExamined       1769855                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu12.iq.iqSquashedOperandsExamined       717455                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu12.iq.iqSquashedNonSpecRemoved           82                       # Number of squashed non-spec instructions that were removed
system.cpu12.iq.issued_per_cycle::samples      7962620                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::mean       0.706093                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::stdev      1.165627                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::0           4572140     57.42%     57.42% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::1           2230216     28.01%     85.43% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::2            696669      8.75%     94.18% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::3            198649      2.49%     96.67% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::4            113437      1.42%     98.10% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::5             57897      0.73%     98.82% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::6             34740      0.44%     99.26% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::7             19799      0.25%     99.51% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::8             39073      0.49%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::total       7962620                       # Number of insts issued each cycle
system.cpu12.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntAlu                  3109      5.98%      5.98% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntMult                    0      0.00%      5.98% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntDiv                     0      0.00%      5.98% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatAdd                   0      0.00%      5.98% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatCmp                   0      0.00%      5.98% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatCvt                   0      0.00%      5.98% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatMult               8236     15.85%     21.84% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatDiv                   0      0.00%     21.84% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatSqrt                  0      0.00%     21.84% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAdd                    0      0.00%     21.84% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAddAcc                 0      0.00%     21.84% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAlu                    0      0.00%     21.84% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdCmp                    0      0.00%     21.84% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdCvt                    0      0.00%     21.84% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMisc                   0      0.00%     21.84% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMult                   0      0.00%     21.84% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMultAcc                0      0.00%     21.84% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShift                  0      0.00%     21.84% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShiftAcc               0      0.00%     21.84% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdSqrt                   0      0.00%     21.84% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatAdd               0      0.00%     21.84% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatAlu               0      0.00%     21.84% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatCmp               0      0.00%     21.84% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatCvt               0      0.00%     21.84% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatDiv               0      0.00%     21.84% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMisc              0      0.00%     21.84% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMult              0      0.00%     21.84% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMultAcc            0      0.00%     21.84% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatSqrt              0      0.00%     21.84% # attempts to use FU when none available
system.cpu12.iq.fu_full::MemRead                39879     76.76%     98.60% # attempts to use FU when none available
system.cpu12.iq.fu_full::MemWrite                 727      1.40%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu12.iq.FU_type_0::IntAlu             1508181     26.82%     26.82% # Type of FU issued
system.cpu12.iq.FU_type_0::IntMult                  6      0.00%     26.82% # Type of FU issued
system.cpu12.iq.FU_type_0::IntDiv                   0      0.00%     26.82% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatAdd           1713205     30.47%     57.30% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatCmp                 0      0.00%     57.30% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatCvt                 0      0.00%     57.30% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatMult           852365     15.16%     72.46% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatDiv                 0      0.00%     72.46% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatSqrt                0      0.00%     72.46% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAdd                  0      0.00%     72.46% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAddAcc               0      0.00%     72.46% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAlu                  0      0.00%     72.46% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdCmp                  0      0.00%     72.46% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdCvt                  0      0.00%     72.46% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMisc                 0      0.00%     72.46% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMult                 0      0.00%     72.46% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMultAcc              0      0.00%     72.46% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShift                0      0.00%     72.46% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShiftAcc             0      0.00%     72.46% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdSqrt                 0      0.00%     72.46% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatAdd             0      0.00%     72.46% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatAlu             0      0.00%     72.46% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatCmp             0      0.00%     72.46% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatCvt             0      0.00%     72.46% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatDiv             0      0.00%     72.46% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.46% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMult            0      0.00%     72.46% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.46% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.46% # Type of FU issued
system.cpu12.iq.FU_type_0::MemRead            1210625     21.53%     93.99% # Type of FU issued
system.cpu12.iq.FU_type_0::MemWrite            337965      6.01%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::total              5622351                       # Type of FU issued
system.cpu12.iq.rate                         0.705791                       # Inst issue rate
system.cpu12.iq.fu_busy_cnt                     51951                       # FU busy when requested
system.cpu12.iq.fu_busy_rate                 0.009240                       # FU busy rate (busy events/executed inst)
system.cpu12.iq.int_inst_queue_reads         13535010                       # Number of integer instruction queue reads
system.cpu12.iq.int_inst_queue_writes         4709194                       # Number of integer instruction queue writes
system.cpu12.iq.int_inst_queue_wakeup_accesses      2495785                       # Number of integer instruction queue wakeup accesses
system.cpu12.iq.fp_inst_queue_reads           5729705                       # Number of floating instruction queue reads
system.cpu12.iq.fp_inst_queue_writes          2862700                       # Number of floating instruction queue writes
system.cpu12.iq.fp_inst_queue_wakeup_accesses      2860682                       # Number of floating instruction queue wakeup accesses
system.cpu12.iq.int_alu_accesses              2805328                       # Number of integer alu accesses
system.cpu12.iq.fp_alu_accesses               2868970                       # Number of floating point alu accesses
system.cpu12.iew.lsq.thread0.forwLoads           2795                       # Number of loads that had data forwarded from stores
system.cpu12.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu12.iew.lsq.thread0.squashedLoads       571431                       # Number of loads squashed
system.cpu12.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu12.iew.lsq.thread0.memOrderViolation           88                       # Number of memory ordering violations
system.cpu12.iew.lsq.thread0.squashedStores       302133                       # Number of stores squashed
system.cpu12.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu12.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu12.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu12.iew.lsq.thread0.cacheBlocked       185037                       # Number of times an access to memory failed due to the cache being blocked
system.cpu12.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu12.iew.iewSquashCycles                18412                       # Number of cycles IEW is squashing
system.cpu12.iew.iewBlockCycles               1028402                       # Number of cycles IEW is blocking
system.cpu12.iew.iewUnblockCycles              777419                       # Number of cycles IEW is unblocking
system.cpu12.iew.iewDispatchedInsts           5802905                       # Number of instructions dispatched to IQ
system.cpu12.iew.iewDispSquashedInsts             119                       # Number of squashed instructions skipped by dispatch
system.cpu12.iew.iewDispLoadInsts             1128847                       # Number of dispatched load instructions
system.cpu12.iew.iewDispStoreInsts             446286                       # Number of dispatched store instructions
system.cpu12.iew.iewDispNonSpecInsts              201                       # Number of dispatched non-speculative instructions
system.cpu12.iew.iewIQFullEvents                44802                       # Number of times the IQ has become full, causing a stall
system.cpu12.iew.iewLSQFullEvents              626476                       # Number of times the LSQ has become full, causing a stall
system.cpu12.iew.memOrderViolationEvents           88                       # Number of memory order violations
system.cpu12.iew.predictedTakenIncorrect           71                       # Number of branches that were predicted taken incorrectly
system.cpu12.iew.predictedNotTakenIncorrect          337                       # Number of branches that were predicted not taken incorrectly
system.cpu12.iew.branchMispredicts                408                       # Number of branch mispredicts detected at execute
system.cpu12.iew.iewExecutedInsts             5619363                       # Number of executed instructions
system.cpu12.iew.iewExecLoadInsts             1208755                       # Number of load instructions executed
system.cpu12.iew.iewExecSquashedInsts            2988                       # Number of squashed instructions skipped in execute
system.cpu12.iew.exec_swp                           0                       # number of swp insts executed
system.cpu12.iew.exec_nop                         948                       # number of nop insts executed
system.cpu12.iew.exec_refs                    1546003                       # number of memory reference insts executed
system.cpu12.iew.exec_branches                 224292                       # Number of branches executed
system.cpu12.iew.exec_stores                   337248                       # Number of stores executed
system.cpu12.iew.exec_rate                   0.705416                       # Inst execution rate
system.cpu12.iew.wb_sent                      5422932                       # cumulative count of insts sent to commit
system.cpu12.iew.wb_count                     5356467                       # cumulative count of insts written-back
system.cpu12.iew.wb_producers                 4366357                       # num instructions producing a value
system.cpu12.iew.wb_consumers                 5666382                       # num instructions consuming a value
system.cpu12.iew.wb_rate                     0.672414                       # insts written-back per cycle
system.cpu12.iew.wb_fanout                   0.770572                       # average fanout of values written-back
system.cpu12.commit.commitSquashedInsts       1768035                       # The number of squashed insts skipped by commit
system.cpu12.commit.commitNonSpecStalls           155                       # The number of times commit has been forced to stall to communicate backwards
system.cpu12.commit.branchMispredicts             341                       # The number of times a branch was mispredicted
system.cpu12.commit.committed_per_cycle::samples      7659193                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::mean     0.526502                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::stdev     1.230147                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::0      5521781     72.09%     72.09% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::1      1314905     17.17%     89.26% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::2       481114      6.28%     95.54% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::3       131877      1.72%     97.26% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::4        11777      0.15%     97.42% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::5        77378      1.01%     98.43% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::6         8664      0.11%     98.54% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::7        19742      0.26%     98.80% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::8        91955      1.20%    100.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::total      7659193                       # Number of insts commited each cycle
system.cpu12.commit.committedInsts            4032580                       # Number of instructions committed
system.cpu12.commit.committedOps              4032580                       # Number of ops (including micro ops) committed
system.cpu12.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu12.commit.refs                       701569                       # Number of memory references committed
system.cpu12.commit.loads                      557416                       # Number of loads committed
system.cpu12.commit.membars                        22                       # Number of memory barriers committed
system.cpu12.commit.branches                   187609                       # Number of branches committed
system.cpu12.commit.fp_insts                  2860038                       # Number of committed floating point instructions.
system.cpu12.commit.int_insts                 1475089                       # Number of committed integer instructions.
system.cpu12.commit.function_calls              65849                       # Number of function calls committed.
system.cpu12.commit.op_class_0::No_OpClass          482      0.01%      0.01% # Class of committed instruction
system.cpu12.commit.op_class_0::IntAlu         765483     18.98%     18.99% # Class of committed instruction
system.cpu12.commit.op_class_0::IntMult             2      0.00%     18.99% # Class of committed instruction
system.cpu12.commit.op_class_0::IntDiv              0      0.00%     18.99% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatAdd      1712765     42.47%     61.47% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatCmp            0      0.00%     61.47% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatCvt            0      0.00%     61.47% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatMult       852257     21.13%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatDiv            0      0.00%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatSqrt            0      0.00%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAdd             0      0.00%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAddAcc            0      0.00%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAlu             0      0.00%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdCmp             0      0.00%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdCvt             0      0.00%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMisc            0      0.00%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMult            0      0.00%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMultAcc            0      0.00%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShift            0      0.00%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShiftAcc            0      0.00%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdSqrt            0      0.00%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatAdd            0      0.00%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatAlu            0      0.00%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatCmp            0      0.00%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatCvt            0      0.00%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatDiv            0      0.00%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMisc            0      0.00%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMult            0      0.00%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::MemRead        557438     13.82%     96.43% # Class of committed instruction
system.cpu12.commit.op_class_0::MemWrite       144153      3.57%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::total         4032580                       # Class of committed instruction
system.cpu12.commit.bw_lim_events               91955                       # number cycles where commit BW limit reached
system.cpu12.rob.rob_reads                   13133931                       # The number of ROB reads
system.cpu12.rob.rob_writes                  11832559                       # The number of ROB writes
system.cpu12.timesIdled                            73                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu12.idleCycles                          3409                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu12.quiesceCycles                     836078                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu12.committedInsts                   4032102                       # Number of Instructions Simulated
system.cpu12.committedOps                     4032102                       # Number of Ops (including micro ops) Simulated
system.cpu12.cpi                             1.975652                       # CPI: Cycles Per Instruction
system.cpu12.cpi_total                       1.975652                       # CPI: Total CPI of All Threads
system.cpu12.ipc                             0.506162                       # IPC: Instructions Per Cycle
system.cpu12.ipc_total                       0.506162                       # IPC: Total IPC of All Threads
system.cpu12.int_regfile_reads                4122938                       # number of integer regfile reads
system.cpu12.int_regfile_writes               2016410                       # number of integer regfile writes
system.cpu12.fp_regfile_reads                 4016095                       # number of floating regfile reads
system.cpu12.fp_regfile_writes                2835915                       # number of floating regfile writes
system.cpu12.misc_regfile_reads                   347                       # number of misc regfile reads
system.cpu12.misc_regfile_writes                   57                       # number of misc regfile writes
system.cpu12.dcache.tags.replacements           58316                       # number of replacements
system.cpu12.dcache.tags.tagsinuse          59.132353                       # Cycle average of tags in use
system.cpu12.dcache.tags.total_refs           1043004                       # Total number of references to valid blocks.
system.cpu12.dcache.tags.sampled_refs           58378                       # Sample count of references to valid blocks.
system.cpu12.dcache.tags.avg_refs           17.866388                       # Average number of references to valid blocks.
system.cpu12.dcache.tags.warmup_cycle       762638841                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.tags.occ_blocks::cpu12.data    59.132353                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_percent::cpu12.data     0.923943                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::total     0.923943                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::1           39                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::2           23                       # Occupied blocks per task id
system.cpu12.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu12.dcache.tags.tag_accesses         2396198                       # Number of tag accesses
system.cpu12.dcache.tags.data_accesses        2396198                       # Number of data accesses
system.cpu12.dcache.ReadReq_hits::cpu12.data       947133                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total        947133                       # number of ReadReq hits
system.cpu12.dcache.WriteReq_hits::cpu12.data        95802                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total        95802                       # number of WriteReq hits
system.cpu12.dcache.LoadLockedReq_hits::cpu12.data           27                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total           27                       # number of LoadLockedReq hits
system.cpu12.dcache.StoreCondReq_hits::cpu12.data           19                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::total           19                       # number of StoreCondReq hits
system.cpu12.dcache.demand_hits::cpu12.data      1042935                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total        1042935                       # number of demand (read+write) hits
system.cpu12.dcache.overall_hits::cpu12.data      1042935                       # number of overall hits
system.cpu12.dcache.overall_hits::total       1042935                       # number of overall hits
system.cpu12.dcache.ReadReq_misses::cpu12.data        77526                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total        77526                       # number of ReadReq misses
system.cpu12.dcache.WriteReq_misses::cpu12.data        48324                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::total        48324                       # number of WriteReq misses
system.cpu12.dcache.LoadLockedReq_misses::cpu12.data            5                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total            5                       # number of LoadLockedReq misses
system.cpu12.dcache.StoreCondReq_misses::cpu12.data            7                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total            7                       # number of StoreCondReq misses
system.cpu12.dcache.demand_misses::cpu12.data       125850                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total       125850                       # number of demand (read+write) misses
system.cpu12.dcache.overall_misses::cpu12.data       125850                       # number of overall misses
system.cpu12.dcache.overall_misses::total       125850                       # number of overall misses
system.cpu12.dcache.ReadReq_miss_latency::cpu12.data   7308452043                       # number of ReadReq miss cycles
system.cpu12.dcache.ReadReq_miss_latency::total   7308452043                       # number of ReadReq miss cycles
system.cpu12.dcache.WriteReq_miss_latency::cpu12.data   6662976337                       # number of WriteReq miss cycles
system.cpu12.dcache.WriteReq_miss_latency::total   6662976337                       # number of WriteReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_latency::cpu12.data        33669                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_latency::total        33669                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_latency::cpu12.data        42957                       # number of StoreCondReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_latency::total        42957                       # number of StoreCondReq miss cycles
system.cpu12.dcache.demand_miss_latency::cpu12.data  13971428380                       # number of demand (read+write) miss cycles
system.cpu12.dcache.demand_miss_latency::total  13971428380                       # number of demand (read+write) miss cycles
system.cpu12.dcache.overall_miss_latency::cpu12.data  13971428380                       # number of overall miss cycles
system.cpu12.dcache.overall_miss_latency::total  13971428380                       # number of overall miss cycles
system.cpu12.dcache.ReadReq_accesses::cpu12.data      1024659                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total      1024659                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::cpu12.data       144126                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total       144126                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::cpu12.data           32                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total           32                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::cpu12.data           26                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total           26                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.demand_accesses::cpu12.data      1168785                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total      1168785                       # number of demand (read+write) accesses
system.cpu12.dcache.overall_accesses::cpu12.data      1168785                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total      1168785                       # number of overall (read+write) accesses
system.cpu12.dcache.ReadReq_miss_rate::cpu12.data     0.075660                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_miss_rate::total     0.075660                       # miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_miss_rate::cpu12.data     0.335290                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_miss_rate::total     0.335290                       # miss rate for WriteReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::cpu12.data     0.156250                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::total     0.156250                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::cpu12.data     0.269231                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::total     0.269231                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_miss_rate::cpu12.data     0.107676                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     0.107676                       # miss rate for demand accesses
system.cpu12.dcache.overall_miss_rate::cpu12.data     0.107676                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     0.107676                       # miss rate for overall accesses
system.cpu12.dcache.ReadReq_avg_miss_latency::cpu12.data 94270.980613                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_avg_miss_latency::total 94270.980613                       # average ReadReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::cpu12.data 137881.308191                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::total 137881.308191                       # average WriteReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::cpu12.data  6733.800000                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::total  6733.800000                       # average LoadLockedReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::cpu12.data  6136.714286                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::total  6136.714286                       # average StoreCondReq miss latency
system.cpu12.dcache.demand_avg_miss_latency::cpu12.data 111016.514740                       # average overall miss latency
system.cpu12.dcache.demand_avg_miss_latency::total 111016.514740                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::cpu12.data 111016.514740                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::total 111016.514740                       # average overall miss latency
system.cpu12.dcache.blocked_cycles::no_mshrs       268170                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets          199                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_mshrs           11283                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets            12                       # number of cycles access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_mshrs    23.767615                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets    16.583333                       # average number of cycles each access was blocked
system.cpu12.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu12.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu12.dcache.writebacks::writebacks        54619                       # number of writebacks
system.cpu12.dcache.writebacks::total           54619                       # number of writebacks
system.cpu12.dcache.ReadReq_mshr_hits::cpu12.data        51839                       # number of ReadReq MSHR hits
system.cpu12.dcache.ReadReq_mshr_hits::total        51839                       # number of ReadReq MSHR hits
system.cpu12.dcache.WriteReq_mshr_hits::cpu12.data        15479                       # number of WriteReq MSHR hits
system.cpu12.dcache.WriteReq_mshr_hits::total        15479                       # number of WriteReq MSHR hits
system.cpu12.dcache.LoadLockedReq_mshr_hits::cpu12.data            2                       # number of LoadLockedReq MSHR hits
system.cpu12.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu12.dcache.demand_mshr_hits::cpu12.data        67318                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.demand_mshr_hits::total        67318                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.overall_mshr_hits::cpu12.data        67318                       # number of overall MSHR hits
system.cpu12.dcache.overall_mshr_hits::total        67318                       # number of overall MSHR hits
system.cpu12.dcache.ReadReq_mshr_misses::cpu12.data        25687                       # number of ReadReq MSHR misses
system.cpu12.dcache.ReadReq_mshr_misses::total        25687                       # number of ReadReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_misses::cpu12.data        32845                       # number of WriteReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_misses::total        32845                       # number of WriteReq MSHR misses
system.cpu12.dcache.LoadLockedReq_mshr_misses::cpu12.data            3                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.StoreCondReq_mshr_misses::cpu12.data            7                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.StoreCondReq_mshr_misses::total            7                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.demand_mshr_misses::cpu12.data        58532                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.demand_mshr_misses::total        58532                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.overall_mshr_misses::cpu12.data        58532                       # number of overall MSHR misses
system.cpu12.dcache.overall_mshr_misses::total        58532                       # number of overall MSHR misses
system.cpu12.dcache.ReadReq_mshr_miss_latency::cpu12.data   2669573214                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_latency::total   2669573214                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_latency::cpu12.data   3993238507                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_latency::total   3993238507                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::cpu12.data        18576                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::total        18576                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::cpu12.data        34830                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::total        34830                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_latency::cpu12.data   6662811721                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_latency::total   6662811721                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_latency::cpu12.data   6662811721                       # number of overall MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_latency::total   6662811721                       # number of overall MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_rate::cpu12.data     0.025069                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_mshr_miss_rate::total     0.025069                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::cpu12.data     0.227891                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::total     0.227891                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::cpu12.data     0.093750                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::total     0.093750                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::cpu12.data     0.269231                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::total     0.269231                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_mshr_miss_rate::cpu12.data     0.050079                       # mshr miss rate for demand accesses
system.cpu12.dcache.demand_mshr_miss_rate::total     0.050079                       # mshr miss rate for demand accesses
system.cpu12.dcache.overall_mshr_miss_rate::cpu12.data     0.050079                       # mshr miss rate for overall accesses
system.cpu12.dcache.overall_mshr_miss_rate::total     0.050079                       # mshr miss rate for overall accesses
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::cpu12.data 103927.014210                       # average ReadReq mshr miss latency
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::total 103927.014210                       # average ReadReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::cpu12.data 121578.276968                       # average WriteReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::total 121578.276968                       # average WriteReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu12.data         6192                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::total         6192                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::cpu12.data  4975.714286                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::total  4975.714286                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency::cpu12.data 113831.950403                       # average overall mshr miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency::total 113831.950403                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency::cpu12.data 113831.950403                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency::total 113831.950403                       # average overall mshr miss latency
system.cpu12.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.icache.tags.replacements             105                       # number of replacements
system.cpu12.icache.tags.tagsinuse         338.729112                       # Cycle average of tags in use
system.cpu12.icache.tags.total_refs            685997                       # Total number of references to valid blocks.
system.cpu12.icache.tags.sampled_refs             492                       # Sample count of references to valid blocks.
system.cpu12.icache.tags.avg_refs         1394.302846                       # Average number of references to valid blocks.
system.cpu12.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.tags.occ_blocks::cpu12.inst   338.729112                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_percent::cpu12.inst     0.661580                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::total     0.661580                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_task_id_blocks::1024          387                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::3          384                       # Occupied blocks per task id
system.cpu12.icache.tags.occ_task_id_percent::1024     0.755859                       # Percentage of cache occupancy per task id
system.cpu12.icache.tags.tag_accesses         1373598                       # Number of tag accesses
system.cpu12.icache.tags.data_accesses        1373598                       # Number of data accesses
system.cpu12.icache.ReadReq_hits::cpu12.inst       685997                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total        685997                       # number of ReadReq hits
system.cpu12.icache.demand_hits::cpu12.inst       685997                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total         685997                       # number of demand (read+write) hits
system.cpu12.icache.overall_hits::cpu12.inst       685997                       # number of overall hits
system.cpu12.icache.overall_hits::total        685997                       # number of overall hits
system.cpu12.icache.ReadReq_misses::cpu12.inst          556                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::total          556                       # number of ReadReq misses
system.cpu12.icache.demand_misses::cpu12.inst          556                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::total          556                       # number of demand (read+write) misses
system.cpu12.icache.overall_misses::cpu12.inst          556                       # number of overall misses
system.cpu12.icache.overall_misses::total          556                       # number of overall misses
system.cpu12.icache.ReadReq_miss_latency::cpu12.inst     17421966                       # number of ReadReq miss cycles
system.cpu12.icache.ReadReq_miss_latency::total     17421966                       # number of ReadReq miss cycles
system.cpu12.icache.demand_miss_latency::cpu12.inst     17421966                       # number of demand (read+write) miss cycles
system.cpu12.icache.demand_miss_latency::total     17421966                       # number of demand (read+write) miss cycles
system.cpu12.icache.overall_miss_latency::cpu12.inst     17421966                       # number of overall miss cycles
system.cpu12.icache.overall_miss_latency::total     17421966                       # number of overall miss cycles
system.cpu12.icache.ReadReq_accesses::cpu12.inst       686553                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total       686553                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.demand_accesses::cpu12.inst       686553                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total       686553                       # number of demand (read+write) accesses
system.cpu12.icache.overall_accesses::cpu12.inst       686553                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total       686553                       # number of overall (read+write) accesses
system.cpu12.icache.ReadReq_miss_rate::cpu12.inst     0.000810                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_miss_rate::total     0.000810                       # miss rate for ReadReq accesses
system.cpu12.icache.demand_miss_rate::cpu12.inst     0.000810                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::total     0.000810                       # miss rate for demand accesses
system.cpu12.icache.overall_miss_rate::cpu12.inst     0.000810                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::total     0.000810                       # miss rate for overall accesses
system.cpu12.icache.ReadReq_avg_miss_latency::cpu12.inst 31334.471223                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_avg_miss_latency::total 31334.471223                       # average ReadReq miss latency
system.cpu12.icache.demand_avg_miss_latency::cpu12.inst 31334.471223                       # average overall miss latency
system.cpu12.icache.demand_avg_miss_latency::total 31334.471223                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::cpu12.inst 31334.471223                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::total 31334.471223                       # average overall miss latency
system.cpu12.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.icache.fast_writes                     0                       # number of fast writes performed
system.cpu12.icache.cache_copies                    0                       # number of cache copies performed
system.cpu12.icache.writebacks::writebacks          105                       # number of writebacks
system.cpu12.icache.writebacks::total             105                       # number of writebacks
system.cpu12.icache.ReadReq_mshr_hits::cpu12.inst           64                       # number of ReadReq MSHR hits
system.cpu12.icache.ReadReq_mshr_hits::total           64                       # number of ReadReq MSHR hits
system.cpu12.icache.demand_mshr_hits::cpu12.inst           64                       # number of demand (read+write) MSHR hits
system.cpu12.icache.demand_mshr_hits::total           64                       # number of demand (read+write) MSHR hits
system.cpu12.icache.overall_mshr_hits::cpu12.inst           64                       # number of overall MSHR hits
system.cpu12.icache.overall_mshr_hits::total           64                       # number of overall MSHR hits
system.cpu12.icache.ReadReq_mshr_misses::cpu12.inst          492                       # number of ReadReq MSHR misses
system.cpu12.icache.ReadReq_mshr_misses::total          492                       # number of ReadReq MSHR misses
system.cpu12.icache.demand_mshr_misses::cpu12.inst          492                       # number of demand (read+write) MSHR misses
system.cpu12.icache.demand_mshr_misses::total          492                       # number of demand (read+write) MSHR misses
system.cpu12.icache.overall_mshr_misses::cpu12.inst          492                       # number of overall MSHR misses
system.cpu12.icache.overall_mshr_misses::total          492                       # number of overall MSHR misses
system.cpu12.icache.ReadReq_mshr_miss_latency::cpu12.inst     13009005                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_latency::total     13009005                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_latency::cpu12.inst     13009005                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_latency::total     13009005                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_latency::cpu12.inst     13009005                       # number of overall MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_latency::total     13009005                       # number of overall MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_rate::cpu12.inst     0.000717                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_mshr_miss_rate::total     0.000717                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.demand_mshr_miss_rate::cpu12.inst     0.000717                       # mshr miss rate for demand accesses
system.cpu12.icache.demand_mshr_miss_rate::total     0.000717                       # mshr miss rate for demand accesses
system.cpu12.icache.overall_mshr_miss_rate::cpu12.inst     0.000717                       # mshr miss rate for overall accesses
system.cpu12.icache.overall_mshr_miss_rate::total     0.000717                       # mshr miss rate for overall accesses
system.cpu12.icache.ReadReq_avg_mshr_miss_latency::cpu12.inst 26441.067073                       # average ReadReq mshr miss latency
system.cpu12.icache.ReadReq_avg_mshr_miss_latency::total 26441.067073                       # average ReadReq mshr miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency::cpu12.inst 26441.067073                       # average overall mshr miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency::total 26441.067073                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency::cpu12.inst 26441.067073                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency::total 26441.067073                       # average overall mshr miss latency
system.cpu12.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.branchPred.lookups                240637                       # Number of BP lookups
system.cpu13.branchPred.condPredicted          107856                       # Number of conditional branches predicted
system.cpu13.branchPred.condIncorrect             460                       # Number of conditional branches incorrect
system.cpu13.branchPred.BTBLookups             170595                       # Number of BTB lookups
system.cpu13.branchPred.BTBHits                164471                       # Number of BTB hits
system.cpu13.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu13.branchPred.BTBHitPct           96.410211                       # BTB Hit Percentage
system.cpu13.branchPred.usedRAS                 66191                       # Number of times the RAS was used to get a target.
system.cpu13.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu13.branchPred.indirectLookups            54                       # Number of indirect predictor lookups.
system.cpu13.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu13.branchPred.indirectMisses             54                       # Number of indirect misses.
system.cpu13.branchPredindirectMispredicted           14                       # Number of mispredicted indirect branches.
system.cpu13.dtb.fetch_hits                         0                       # ITB hits
system.cpu13.dtb.fetch_misses                       0                       # ITB misses
system.cpu13.dtb.fetch_acv                          0                       # ITB acv
system.cpu13.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu13.dtb.read_hits                    1074285                       # DTB read hits
system.cpu13.dtb.read_misses                     6789                       # DTB read misses
system.cpu13.dtb.read_acv                           0                       # DTB read access violations
system.cpu13.dtb.read_accesses                1081074                       # DTB read accesses
system.cpu13.dtb.write_hits                    266486                       # DTB write hits
system.cpu13.dtb.write_misses                   58288                       # DTB write misses
system.cpu13.dtb.write_acv                          0                       # DTB write access violations
system.cpu13.dtb.write_accesses                324774                       # DTB write accesses
system.cpu13.dtb.data_hits                    1340771                       # DTB hits
system.cpu13.dtb.data_misses                    65077                       # DTB misses
system.cpu13.dtb.data_acv                           0                       # DTB access violations
system.cpu13.dtb.data_accesses                1405848                       # DTB accesses
system.cpu13.itb.fetch_hits                    678029                       # ITB hits
system.cpu13.itb.fetch_misses                      75                       # ITB misses
system.cpu13.itb.fetch_acv                          0                       # ITB acv
system.cpu13.itb.fetch_accesses                678104                       # ITB accesses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.read_acv                           0                       # DTB read access violations
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.itb.write_acv                          0                       # DTB write access violations
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.data_hits                          0                       # DTB hits
system.cpu13.itb.data_misses                        0                       # DTB misses
system.cpu13.itb.data_acv                           0                       # DTB access violations
system.cpu13.itb.data_accesses                      0                       # DTB accesses
system.cpu13.numCycles                        7812916                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.fetch.icacheStallCycles            10769                       # Number of cycles fetch is stalled on an Icache miss
system.cpu13.fetch.Insts                      6677966                       # Number of instructions fetch has processed
system.cpu13.fetch.Branches                    240637                       # Number of branches that fetch encountered
system.cpu13.fetch.predictedBranches           230662                       # Number of branches that fetch has predicted taken
system.cpu13.fetch.Cycles                     7708548                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu13.fetch.SquashCycles                 36793                       # Number of cycles fetch has spent squashing
system.cpu13.fetch.MiscStallCycles                 32                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu13.fetch.NoActiveThreadStallCycles        71718                       # Number of stall cycles due to no active thread to fetch from
system.cpu13.fetch.PendingTrapStallCycles         2114                       # Number of stall cycles due to pending traps
system.cpu13.fetch.CacheLines                  678029                       # Number of cache lines fetched
system.cpu13.fetch.IcacheSquashes                 203                       # Number of outstanding Icache misses that were squashed
system.cpu13.fetch.rateDist::samples          7811577                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::mean            0.854881                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::stdev           2.212090                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::0                6590961     84.37%     84.37% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::1                  24369      0.31%     84.69% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::2                 243805      3.12%     87.81% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::3                  19203      0.25%     88.05% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::4                 249562      3.19%     91.25% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::5                  40729      0.52%     91.77% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::6                  78875      1.01%     92.78% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::7                  79349      1.02%     93.79% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::8                 484724      6.21%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::total            7811577                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.branchRate                0.030800                       # Number of branch fetches per cycle
system.cpu13.fetch.rate                      0.854734                       # Number of inst fetches per cycle
system.cpu13.decode.IdleCycles                 182087                       # Number of cycles decode is idle
system.cpu13.decode.BlockedCycles             6794826                       # Number of cycles decode is blocked
system.cpu13.decode.RunCycles                  254025                       # Number of cycles decode is running
system.cpu13.decode.UnblockCycles              490739                       # Number of cycles decode is unblocking
system.cpu13.decode.SquashCycles                18182                       # Number of cycles decode is squashing
system.cpu13.decode.BranchResolved              66180                       # Number of times decode resolved a branch
system.cpu13.decode.BranchMispred                 222                       # Number of times decode detected a branch misprediction
system.cpu13.decode.DecodedInsts              5868501                       # Number of instructions handled by decode
system.cpu13.decode.SquashedInsts                 872                       # Number of squashed instructions handled by decode
system.cpu13.rename.SquashCycles                18182                       # Number of cycles rename is squashing
system.cpu13.rename.IdleCycles                 295414                       # Number of cycles rename is idle
system.cpu13.rename.BlockCycles               3057702                       # Number of cycles rename is blocking
system.cpu13.rename.serializeStallCycles         9277                       # count of cycles rename stalled for serializing inst
system.cpu13.rename.RunCycles                  553743                       # Number of cycles rename is running
system.cpu13.rename.UnblockCycles             3805541                       # Number of cycles rename is unblocking
system.cpu13.rename.RenamedInsts              5723644                       # Number of instructions processed by rename
system.cpu13.rename.ROBFullEvents                 155                       # Number of times rename has blocked due to ROB full
system.cpu13.rename.IQFullEvents              2084500                       # Number of times rename has blocked due to IQ full
system.cpu13.rename.LQFullEvents              1620596                       # Number of times rename has blocked due to LQ full
system.cpu13.rename.SQFullEvents                69934                       # Number of times rename has blocked due to SQ full
system.cpu13.rename.RenamedOperands           5067073                       # Number of destination operands rename has renamed
system.cpu13.rename.RenameLookups             8427435                       # Number of register rename lookups that rename has made
system.cpu13.rename.int_rename_lookups        4410351                       # Number of integer rename lookups
system.cpu13.rename.fp_rename_lookups         4017080                       # Number of floating rename lookups
system.cpu13.rename.CommittedMaps             3673581                       # Number of HB maps that are committed
system.cpu13.rename.UndoneMaps                1393492                       # Number of HB maps that are undone due to squashing
system.cpu13.rename.serializingInsts              144                       # count of serializing insts renamed
system.cpu13.rename.tempSerializingInsts          131                       # count of temporary serializing insts renamed
system.cpu13.rename.skidInsts                 3304601                       # count of insts added to the skid buffer
system.cpu13.memDep0.insertedLoads            1098007                       # Number of loads inserted to the mem dependence unit.
system.cpu13.memDep0.insertedStores            433888                       # Number of stores inserted to the mem dependence unit.
system.cpu13.memDep0.conflictingLoads          356006                       # Number of conflicting loads.
system.cpu13.memDep0.conflictingStores         164691                       # Number of conflicting stores.
system.cpu13.iq.iqInstsAdded                  5710447                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu13.iq.iqNonSpecInstsAdded               145                       # Number of non-speculative instructions added to the IQ
system.cpu13.iq.iqInstsIssued                 5434763                       # Number of instructions issued
system.cpu13.iq.iqSquashedInstsIssued            5391                       # Number of squashed instructions issued
system.cpu13.iq.iqSquashedInstsExamined       1757123                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu13.iq.iqSquashedOperandsExamined       714487                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu13.iq.iqSquashedNonSpecRemoved           41                       # Number of squashed non-spec instructions that were removed
system.cpu13.iq.issued_per_cycle::samples      7811577                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::mean       0.695732                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::stdev      1.144349                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::0           4480048     57.35%     57.35% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::1           2213027     28.33%     85.68% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::2            690249      8.84%     94.52% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::3            195716      2.51%     97.02% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::4             93637      1.20%     98.22% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::5             49866      0.64%     98.86% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::6             31539      0.40%     99.26% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::7             18982      0.24%     99.51% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::8             38513      0.49%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::total       7811577                       # Number of insts issued each cycle
system.cpu13.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntAlu                  2387      8.64%      8.64% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntMult                    0      0.00%      8.64% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntDiv                     0      0.00%      8.64% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatAdd                   0      0.00%      8.64% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatCmp                   0      0.00%      8.64% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatCvt                   0      0.00%      8.64% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatMult               8234     29.80%     38.44% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatDiv                   0      0.00%     38.44% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatSqrt                  0      0.00%     38.44% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAdd                    0      0.00%     38.44% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAddAcc                 0      0.00%     38.44% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAlu                    0      0.00%     38.44% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdCmp                    0      0.00%     38.44% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdCvt                    0      0.00%     38.44% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMisc                   0      0.00%     38.44% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMult                   0      0.00%     38.44% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMultAcc                0      0.00%     38.44% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShift                  0      0.00%     38.44% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShiftAcc               0      0.00%     38.44% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdSqrt                   0      0.00%     38.44% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatAdd               0      0.00%     38.44% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatAlu               0      0.00%     38.44% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatCmp               0      0.00%     38.44% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatCvt               0      0.00%     38.44% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatDiv               0      0.00%     38.44% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMisc              0      0.00%     38.44% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMult              0      0.00%     38.44% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMultAcc            0      0.00%     38.44% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatSqrt              0      0.00%     38.44% # attempts to use FU when none available
system.cpu13.iq.fu_full::MemRead                16418     59.42%     97.85% # attempts to use FU when none available
system.cpu13.iq.fu_full::MemWrite                 593      2.15%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu13.iq.FU_type_0::IntAlu             1462002     26.90%     26.90% # Type of FU issued
system.cpu13.iq.FU_type_0::IntMult                  6      0.00%     26.90% # Type of FU issued
system.cpu13.iq.FU_type_0::IntDiv                   0      0.00%     26.90% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatAdd           1712135     31.50%     58.40% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatCmp                 0      0.00%     58.40% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatCvt                 0      0.00%     58.40% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatMult           852353     15.68%     74.09% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatDiv                 0      0.00%     74.09% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatSqrt                0      0.00%     74.09% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAdd                  0      0.00%     74.09% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAddAcc               0      0.00%     74.09% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAlu                  0      0.00%     74.09% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdCmp                  0      0.00%     74.09% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdCvt                  0      0.00%     74.09% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMisc                 0      0.00%     74.09% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMult                 0      0.00%     74.09% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMultAcc              0      0.00%     74.09% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShift                0      0.00%     74.09% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.09% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdSqrt                 0      0.00%     74.09% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.09% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.09% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.09% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.09% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.09% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.09% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMult            0      0.00%     74.09% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.09% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.09% # Type of FU issued
system.cpu13.iq.FU_type_0::MemRead            1082800     19.92%     94.01% # Type of FU issued
system.cpu13.iq.FU_type_0::MemWrite            325463      5.99%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::total              5434763                       # Type of FU issued
system.cpu13.iq.rate                         0.695613                       # Inst issue rate
system.cpu13.iq.fu_busy_cnt                     27632                       # FU busy when requested
system.cpu13.iq.fu_busy_rate                 0.005084                       # FU busy rate (busy events/executed inst)
system.cpu13.iq.int_inst_queue_reads         12986599                       # Number of integer instruction queue reads
system.cpu13.iq.int_inst_queue_writes         4606218                       # Number of integer instruction queue writes
system.cpu13.iq.int_inst_queue_wakeup_accesses      2407343                       # Number of integer instruction queue wakeup accesses
system.cpu13.iq.fp_inst_queue_reads           5727527                       # Number of floating instruction queue reads
system.cpu13.iq.fp_inst_queue_writes          2861559                       # Number of floating instruction queue writes
system.cpu13.iq.fp_inst_queue_wakeup_accesses      2859604                       # Number of floating instruction queue wakeup accesses
system.cpu13.iq.int_alu_accesses              2594511                       # Number of integer alu accesses
system.cpu13.iq.fp_alu_accesses               2867880                       # Number of floating point alu accesses
system.cpu13.iew.lsq.thread0.forwLoads           3033                       # Number of loads that had data forwarded from stores
system.cpu13.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu13.iew.lsq.thread0.squashedLoads       567530                       # Number of loads squashed
system.cpu13.iew.lsq.thread0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.cpu13.iew.lsq.thread0.memOrderViolation           63                       # Number of memory ordering violations
system.cpu13.iew.lsq.thread0.squashedStores       300154                       # Number of stores squashed
system.cpu13.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu13.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu13.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu13.iew.lsq.thread0.cacheBlocked        85733                       # Number of times an access to memory failed due to the cache being blocked
system.cpu13.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu13.iew.iewSquashCycles                18182                       # Number of cycles IEW is squashing
system.cpu13.iew.iewBlockCycles                970559                       # Number of cycles IEW is blocking
system.cpu13.iew.iewUnblockCycles              771580                       # Number of cycles IEW is unblocking
system.cpu13.iew.iewDispatchedInsts           5711432                       # Number of instructions dispatched to IQ
system.cpu13.iew.iewDispSquashedInsts             121                       # Number of squashed instructions skipped by dispatch
system.cpu13.iew.iewDispLoadInsts             1098007                       # Number of dispatched load instructions
system.cpu13.iew.iewDispStoreInsts             433888                       # Number of dispatched store instructions
system.cpu13.iew.iewDispNonSpecInsts              128                       # Number of dispatched non-speculative instructions
system.cpu13.iew.iewIQFullEvents                44218                       # Number of times the IQ has become full, causing a stall
system.cpu13.iew.iewLSQFullEvents              621594                       # Number of times the LSQ has become full, causing a stall
system.cpu13.iew.memOrderViolationEvents           63                       # Number of memory order violations
system.cpu13.iew.predictedTakenIncorrect           50                       # Number of branches that were predicted taken incorrectly
system.cpu13.iew.predictedNotTakenIncorrect          238                       # Number of branches that were predicted not taken incorrectly
system.cpu13.iew.branchMispredicts                288                       # Number of branch mispredicts detected at execute
system.cpu13.iew.iewExecutedInsts             5432070                       # Number of executed instructions
system.cpu13.iew.iewExecLoadInsts             1081074                       # Number of load instructions executed
system.cpu13.iew.iewExecSquashedInsts            2693                       # Number of squashed instructions skipped in execute
system.cpu13.iew.exec_swp                           0                       # number of swp insts executed
system.cpu13.iew.exec_nop                         840                       # number of nop insts executed
system.cpu13.iew.exec_refs                    1405848                       # number of memory reference insts executed
system.cpu13.iew.exec_branches                 217253                       # Number of branches executed
system.cpu13.iew.exec_stores                   324774                       # Number of stores executed
system.cpu13.iew.exec_rate                   0.695268                       # Inst execution rate
system.cpu13.iew.wb_sent                      5332591                       # cumulative count of insts sent to commit
system.cpu13.iew.wb_count                     5266947                       # cumulative count of insts written-back
system.cpu13.iew.wb_producers                 4307993                       # num instructions producing a value
system.cpu13.iew.wb_consumers                 5603511                       # num instructions consuming a value
system.cpu13.iew.wb_rate                     0.674133                       # insts written-back per cycle
system.cpu13.iew.wb_fanout                   0.768802                       # average fanout of values written-back
system.cpu13.commit.commitSquashedInsts       1755140                       # The number of squashed insts skipped by commit
system.cpu13.commit.commitNonSpecStalls           104                       # The number of times commit has been forced to stall to communicate backwards
system.cpu13.commit.branchMispredicts             246                       # The number of times a branch was mispredicted
system.cpu13.commit.committed_per_cycle::samples      7510264                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::mean     0.526461                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::stdev     1.220856                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::0      5395163     71.84%     71.84% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::1      1306499     17.40%     89.23% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::2       477435      6.36%     95.59% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::3       131313      1.75%     97.34% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::4        10450      0.14%     97.48% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::5        75495      1.01%     98.48% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::6         6308      0.08%     98.57% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::7        19377      0.26%     98.83% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::8        88224      1.17%    100.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::total      7510264                       # Number of insts commited each cycle
system.cpu13.commit.committedInsts            3953862                       # Number of instructions committed
system.cpu13.commit.committedOps              3953862                       # Number of ops (including micro ops) committed
system.cpu13.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu13.commit.refs                       664211                       # Number of memory references committed
system.cpu13.commit.loads                      530477                       # Number of loads committed
system.cpu13.commit.membars                        14                       # Number of memory barriers committed
system.cpu13.commit.branches                   181139                       # Number of branches committed
system.cpu13.commit.fp_insts                  2858975                       # Number of committed floating point instructions.
system.cpu13.commit.int_insts                 1396549                       # Number of committed integer instructions.
system.cpu13.commit.function_calls              65780                       # Number of function calls committed.
system.cpu13.commit.op_class_0::No_OpClass          397      0.01%      0.01% # Class of committed instruction
system.cpu13.commit.op_class_0::IntAlu         725275     18.34%     18.35% # Class of committed instruction
system.cpu13.commit.op_class_0::IntMult             2      0.00%     18.35% # Class of committed instruction
system.cpu13.commit.op_class_0::IntDiv              0      0.00%     18.35% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatAdd      1711718     43.29%     61.65% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatCmp            0      0.00%     61.65% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatCvt            0      0.00%     61.65% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatMult       852245     21.55%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatDiv            0      0.00%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatSqrt            0      0.00%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAdd             0      0.00%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAddAcc            0      0.00%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAlu             0      0.00%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdCmp             0      0.00%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdCvt             0      0.00%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMisc            0      0.00%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMult            0      0.00%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMultAcc            0      0.00%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShift            0      0.00%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShiftAcc            0      0.00%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdSqrt            0      0.00%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatAdd            0      0.00%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatAlu            0      0.00%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatCmp            0      0.00%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatCvt            0      0.00%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatDiv            0      0.00%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMisc            0      0.00%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMult            0      0.00%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::MemRead        530491     13.42%     96.62% # Class of committed instruction
system.cpu13.commit.op_class_0::MemWrite       133734      3.38%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::total         3953862                       # Class of committed instruction
system.cpu13.commit.bw_lim_events               88224                       # number cycles where commit BW limit reached
system.cpu13.rob.rob_reads                   12898602                       # The number of ROB reads
system.cpu13.rob.rob_writes                  11647573                       # The number of ROB writes
system.cpu13.timesIdled                            66                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu13.idleCycles                          1339                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu13.quiesceCycles                     989191                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu13.committedInsts                   3953469                       # Number of Instructions Simulated
system.cpu13.committedOps                     3953469                       # Number of Ops (including micro ops) Simulated
system.cpu13.cpi                             1.976218                       # CPI: Cycles Per Instruction
system.cpu13.cpi_total                       1.976218                       # CPI: Total CPI of All Threads
system.cpu13.ipc                             0.506017                       # IPC: Instructions Per Cycle
system.cpu13.ipc_total                       0.506017                       # IPC: Total IPC of All Threads
system.cpu13.int_regfile_reads                3903461                       # number of integer regfile reads
system.cpu13.int_regfile_writes               1947810                       # number of integer regfile writes
system.cpu13.fp_regfile_reads                 4016043                       # number of floating regfile reads
system.cpu13.fp_regfile_writes                2835876                       # number of floating regfile writes
system.cpu13.misc_regfile_reads                   160                       # number of misc regfile reads
system.cpu13.misc_regfile_writes                   34                       # number of misc regfile writes
system.cpu13.dcache.tags.replacements           52327                       # number of replacements
system.cpu13.dcache.tags.tagsinuse          59.002320                       # Cycle average of tags in use
system.cpu13.dcache.tags.total_refs           1019924                       # Total number of references to valid blocks.
system.cpu13.dcache.tags.sampled_refs           52389                       # Sample count of references to valid blocks.
system.cpu13.dcache.tags.avg_refs           19.468285                       # Average number of references to valid blocks.
system.cpu13.dcache.tags.warmup_cycle       918211680                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.tags.occ_blocks::cpu13.data    59.002320                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_percent::cpu13.data     0.921911                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::total     0.921911                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::1           41                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::2           21                       # Occupied blocks per task id
system.cpu13.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu13.dcache.tags.tag_accesses         2307162                       # Number of tag accesses
system.cpu13.dcache.tags.data_accesses        2307162                       # Number of data accesses
system.cpu13.dcache.ReadReq_hits::cpu13.data       929189                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total        929189                       # number of ReadReq hits
system.cpu13.dcache.WriteReq_hits::cpu13.data        90691                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total        90691                       # number of WriteReq hits
system.cpu13.dcache.LoadLockedReq_hits::cpu13.data           16                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total           16                       # number of LoadLockedReq hits
system.cpu13.dcache.StoreCondReq_hits::cpu13.data           15                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::total           15                       # number of StoreCondReq hits
system.cpu13.dcache.demand_hits::cpu13.data      1019880                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total        1019880                       # number of demand (read+write) hits
system.cpu13.dcache.overall_hits::cpu13.data      1019880                       # number of overall hits
system.cpu13.dcache.overall_hits::total       1019880                       # number of overall hits
system.cpu13.dcache.ReadReq_misses::cpu13.data        64392                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total        64392                       # number of ReadReq misses
system.cpu13.dcache.WriteReq_misses::cpu13.data        43027                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total        43027                       # number of WriteReq misses
system.cpu13.dcache.LoadLockedReq_misses::cpu13.data            3                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu13.dcache.StoreCondReq_misses::cpu13.data            1                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total            1                       # number of StoreCondReq misses
system.cpu13.dcache.demand_misses::cpu13.data       107419                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total       107419                       # number of demand (read+write) misses
system.cpu13.dcache.overall_misses::cpu13.data       107419                       # number of overall misses
system.cpu13.dcache.overall_misses::total       107419                       # number of overall misses
system.cpu13.dcache.ReadReq_miss_latency::cpu13.data   6409468845                       # number of ReadReq miss cycles
system.cpu13.dcache.ReadReq_miss_latency::total   6409468845                       # number of ReadReq miss cycles
system.cpu13.dcache.WriteReq_miss_latency::cpu13.data   6041881218                       # number of WriteReq miss cycles
system.cpu13.dcache.WriteReq_miss_latency::total   6041881218                       # number of WriteReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_latency::cpu13.data        23220                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_latency::total        23220                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_latency::cpu13.data         5805                       # number of StoreCondReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_latency::total         5805                       # number of StoreCondReq miss cycles
system.cpu13.dcache.demand_miss_latency::cpu13.data  12451350063                       # number of demand (read+write) miss cycles
system.cpu13.dcache.demand_miss_latency::total  12451350063                       # number of demand (read+write) miss cycles
system.cpu13.dcache.overall_miss_latency::cpu13.data  12451350063                       # number of overall miss cycles
system.cpu13.dcache.overall_miss_latency::total  12451350063                       # number of overall miss cycles
system.cpu13.dcache.ReadReq_accesses::cpu13.data       993581                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total       993581                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::cpu13.data       133718                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total       133718                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::cpu13.data           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::cpu13.data           16                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total           16                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.demand_accesses::cpu13.data      1127299                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total      1127299                       # number of demand (read+write) accesses
system.cpu13.dcache.overall_accesses::cpu13.data      1127299                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total      1127299                       # number of overall (read+write) accesses
system.cpu13.dcache.ReadReq_miss_rate::cpu13.data     0.064808                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_miss_rate::total     0.064808                       # miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_miss_rate::cpu13.data     0.321774                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_miss_rate::total     0.321774                       # miss rate for WriteReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::cpu13.data     0.157895                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::total     0.157895                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::cpu13.data     0.062500                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::total     0.062500                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_miss_rate::cpu13.data     0.095289                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     0.095289                       # miss rate for demand accesses
system.cpu13.dcache.overall_miss_rate::cpu13.data     0.095289                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     0.095289                       # miss rate for overall accesses
system.cpu13.dcache.ReadReq_avg_miss_latency::cpu13.data 99538.278746                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_avg_miss_latency::total 99538.278746                       # average ReadReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::cpu13.data 140420.694401                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::total 140420.694401                       # average WriteReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::cpu13.data         7740                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::total         7740                       # average LoadLockedReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::cpu13.data         5805                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::total         5805                       # average StoreCondReq miss latency
system.cpu13.dcache.demand_avg_miss_latency::cpu13.data 115913.851954                       # average overall miss latency
system.cpu13.dcache.demand_avg_miss_latency::total 115913.851954                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::cpu13.data 115913.851954                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::total 115913.851954                       # average overall miss latency
system.cpu13.dcache.blocked_cycles::no_mshrs       201632                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets          265                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_mshrs            6785                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets            11                       # number of cycles access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_mshrs    29.717318                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets    24.090909                       # average number of cycles each access was blocked
system.cpu13.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu13.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu13.dcache.writebacks::writebacks        49335                       # number of writebacks
system.cpu13.dcache.writebacks::total           49335                       # number of writebacks
system.cpu13.dcache.ReadReq_mshr_hits::cpu13.data        43808                       # number of ReadReq MSHR hits
system.cpu13.dcache.ReadReq_mshr_hits::total        43808                       # number of ReadReq MSHR hits
system.cpu13.dcache.WriteReq_mshr_hits::cpu13.data        11100                       # number of WriteReq MSHR hits
system.cpu13.dcache.WriteReq_mshr_hits::total        11100                       # number of WriteReq MSHR hits
system.cpu13.dcache.LoadLockedReq_mshr_hits::cpu13.data            1                       # number of LoadLockedReq MSHR hits
system.cpu13.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu13.dcache.demand_mshr_hits::cpu13.data        54908                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.demand_mshr_hits::total        54908                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.overall_mshr_hits::cpu13.data        54908                       # number of overall MSHR hits
system.cpu13.dcache.overall_mshr_hits::total        54908                       # number of overall MSHR hits
system.cpu13.dcache.ReadReq_mshr_misses::cpu13.data        20584                       # number of ReadReq MSHR misses
system.cpu13.dcache.ReadReq_mshr_misses::total        20584                       # number of ReadReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_misses::cpu13.data        31927                       # number of WriteReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_misses::total        31927                       # number of WriteReq MSHR misses
system.cpu13.dcache.LoadLockedReq_mshr_misses::cpu13.data            2                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.StoreCondReq_mshr_misses::cpu13.data            1                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.StoreCondReq_mshr_misses::total            1                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.demand_mshr_misses::cpu13.data        52511                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.demand_mshr_misses::total        52511                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.overall_mshr_misses::cpu13.data        52511                       # number of overall MSHR misses
system.cpu13.dcache.overall_mshr_misses::total        52511                       # number of overall MSHR misses
system.cpu13.dcache.ReadReq_mshr_miss_latency::cpu13.data   2397999060                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_latency::total   2397999060                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_latency::cpu13.data   3839830394                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_latency::total   3839830394                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::cpu13.data        13932                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::total        13932                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::cpu13.data         4644                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::total         4644                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_latency::cpu13.data   6237829454                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_latency::total   6237829454                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_latency::cpu13.data   6237829454                       # number of overall MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_latency::total   6237829454                       # number of overall MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_rate::cpu13.data     0.020717                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_mshr_miss_rate::total     0.020717                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::cpu13.data     0.238764                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::total     0.238764                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::cpu13.data     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::total     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::cpu13.data     0.062500                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::total     0.062500                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_mshr_miss_rate::cpu13.data     0.046581                       # mshr miss rate for demand accesses
system.cpu13.dcache.demand_mshr_miss_rate::total     0.046581                       # mshr miss rate for demand accesses
system.cpu13.dcache.overall_mshr_miss_rate::cpu13.data     0.046581                       # mshr miss rate for overall accesses
system.cpu13.dcache.overall_mshr_miss_rate::total     0.046581                       # mshr miss rate for overall accesses
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::cpu13.data 116498.205402                       # average ReadReq mshr miss latency
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::total 116498.205402                       # average ReadReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::cpu13.data 120269.063614                       # average WriteReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::total 120269.063614                       # average WriteReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu13.data         6966                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::total         6966                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::cpu13.data         4644                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::total         4644                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency::cpu13.data 118790.909600                       # average overall mshr miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency::total 118790.909600                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency::cpu13.data 118790.909600                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency::total 118790.909600                       # average overall mshr miss latency
system.cpu13.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.icache.tags.replacements              46                       # number of replacements
system.cpu13.icache.tags.tagsinuse         301.835620                       # Cycle average of tags in use
system.cpu13.icache.tags.total_refs            677589                       # Total number of references to valid blocks.
system.cpu13.icache.tags.sampled_refs             398                       # Sample count of references to valid blocks.
system.cpu13.icache.tags.avg_refs         1702.484925                       # Average number of references to valid blocks.
system.cpu13.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.tags.occ_blocks::cpu13.inst   301.835620                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_percent::cpu13.inst     0.589523                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::total     0.589523                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_task_id_blocks::1024          352                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::3          349                       # Occupied blocks per task id
system.cpu13.icache.tags.occ_task_id_percent::1024     0.687500                       # Percentage of cache occupancy per task id
system.cpu13.icache.tags.tag_accesses         1356456                       # Number of tag accesses
system.cpu13.icache.tags.data_accesses        1356456                       # Number of data accesses
system.cpu13.icache.ReadReq_hits::cpu13.inst       677589                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total        677589                       # number of ReadReq hits
system.cpu13.icache.demand_hits::cpu13.inst       677589                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total         677589                       # number of demand (read+write) hits
system.cpu13.icache.overall_hits::cpu13.inst       677589                       # number of overall hits
system.cpu13.icache.overall_hits::total        677589                       # number of overall hits
system.cpu13.icache.ReadReq_misses::cpu13.inst          440                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::total          440                       # number of ReadReq misses
system.cpu13.icache.demand_misses::cpu13.inst          440                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::total          440                       # number of demand (read+write) misses
system.cpu13.icache.overall_misses::cpu13.inst          440                       # number of overall misses
system.cpu13.icache.overall_misses::total          440                       # number of overall misses
system.cpu13.icache.ReadReq_miss_latency::cpu13.inst      8750457                       # number of ReadReq miss cycles
system.cpu13.icache.ReadReq_miss_latency::total      8750457                       # number of ReadReq miss cycles
system.cpu13.icache.demand_miss_latency::cpu13.inst      8750457                       # number of demand (read+write) miss cycles
system.cpu13.icache.demand_miss_latency::total      8750457                       # number of demand (read+write) miss cycles
system.cpu13.icache.overall_miss_latency::cpu13.inst      8750457                       # number of overall miss cycles
system.cpu13.icache.overall_miss_latency::total      8750457                       # number of overall miss cycles
system.cpu13.icache.ReadReq_accesses::cpu13.inst       678029                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total       678029                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.demand_accesses::cpu13.inst       678029                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total       678029                       # number of demand (read+write) accesses
system.cpu13.icache.overall_accesses::cpu13.inst       678029                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total       678029                       # number of overall (read+write) accesses
system.cpu13.icache.ReadReq_miss_rate::cpu13.inst     0.000649                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_miss_rate::total     0.000649                       # miss rate for ReadReq accesses
system.cpu13.icache.demand_miss_rate::cpu13.inst     0.000649                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::total     0.000649                       # miss rate for demand accesses
system.cpu13.icache.overall_miss_rate::cpu13.inst     0.000649                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::total     0.000649                       # miss rate for overall accesses
system.cpu13.icache.ReadReq_avg_miss_latency::cpu13.inst 19887.402273                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_avg_miss_latency::total 19887.402273                       # average ReadReq miss latency
system.cpu13.icache.demand_avg_miss_latency::cpu13.inst 19887.402273                       # average overall miss latency
system.cpu13.icache.demand_avg_miss_latency::total 19887.402273                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::cpu13.inst 19887.402273                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::total 19887.402273                       # average overall miss latency
system.cpu13.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.icache.fast_writes                     0                       # number of fast writes performed
system.cpu13.icache.cache_copies                    0                       # number of cache copies performed
system.cpu13.icache.writebacks::writebacks           46                       # number of writebacks
system.cpu13.icache.writebacks::total              46                       # number of writebacks
system.cpu13.icache.ReadReq_mshr_hits::cpu13.inst           42                       # number of ReadReq MSHR hits
system.cpu13.icache.ReadReq_mshr_hits::total           42                       # number of ReadReq MSHR hits
system.cpu13.icache.demand_mshr_hits::cpu13.inst           42                       # number of demand (read+write) MSHR hits
system.cpu13.icache.demand_mshr_hits::total           42                       # number of demand (read+write) MSHR hits
system.cpu13.icache.overall_mshr_hits::cpu13.inst           42                       # number of overall MSHR hits
system.cpu13.icache.overall_mshr_hits::total           42                       # number of overall MSHR hits
system.cpu13.icache.ReadReq_mshr_misses::cpu13.inst          398                       # number of ReadReq MSHR misses
system.cpu13.icache.ReadReq_mshr_misses::total          398                       # number of ReadReq MSHR misses
system.cpu13.icache.demand_mshr_misses::cpu13.inst          398                       # number of demand (read+write) MSHR misses
system.cpu13.icache.demand_mshr_misses::total          398                       # number of demand (read+write) MSHR misses
system.cpu13.icache.overall_mshr_misses::cpu13.inst          398                       # number of overall MSHR misses
system.cpu13.icache.overall_mshr_misses::total          398                       # number of overall MSHR misses
system.cpu13.icache.ReadReq_mshr_miss_latency::cpu13.inst      7273665                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_latency::total      7273665                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_latency::cpu13.inst      7273665                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_latency::total      7273665                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_latency::cpu13.inst      7273665                       # number of overall MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_latency::total      7273665                       # number of overall MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_rate::cpu13.inst     0.000587                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_mshr_miss_rate::total     0.000587                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.demand_mshr_miss_rate::cpu13.inst     0.000587                       # mshr miss rate for demand accesses
system.cpu13.icache.demand_mshr_miss_rate::total     0.000587                       # mshr miss rate for demand accesses
system.cpu13.icache.overall_mshr_miss_rate::cpu13.inst     0.000587                       # mshr miss rate for overall accesses
system.cpu13.icache.overall_mshr_miss_rate::total     0.000587                       # mshr miss rate for overall accesses
system.cpu13.icache.ReadReq_avg_mshr_miss_latency::cpu13.inst 18275.540201                       # average ReadReq mshr miss latency
system.cpu13.icache.ReadReq_avg_mshr_miss_latency::total 18275.540201                       # average ReadReq mshr miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency::cpu13.inst 18275.540201                       # average overall mshr miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency::total 18275.540201                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency::cpu13.inst 18275.540201                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency::total 18275.540201                       # average overall mshr miss latency
system.cpu13.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.branchPred.lookups                245395                       # Number of BP lookups
system.cpu14.branchPred.condPredicted          112307                       # Number of conditional branches predicted
system.cpu14.branchPred.condIncorrect             533                       # Number of conditional branches incorrect
system.cpu14.branchPred.BTBLookups             174123                       # Number of BTB lookups
system.cpu14.branchPred.BTBHits                166475                       # Number of BTB hits
system.cpu14.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu14.branchPred.BTBHitPct           95.607703                       # BTB Hit Percentage
system.cpu14.branchPred.usedRAS                 66282                       # Number of times the RAS was used to get a target.
system.cpu14.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu14.branchPred.indirectLookups            94                       # Number of indirect predictor lookups.
system.cpu14.branchPred.indirectHits                1                       # Number of indirect target hits.
system.cpu14.branchPred.indirectMisses             93                       # Number of indirect misses.
system.cpu14.branchPredindirectMispredicted           19                       # Number of mispredicted indirect branches.
system.cpu14.dtb.fetch_hits                         0                       # ITB hits
system.cpu14.dtb.fetch_misses                       0                       # ITB misses
system.cpu14.dtb.fetch_acv                          0                       # ITB acv
system.cpu14.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu14.dtb.read_hits                    1123686                       # DTB read hits
system.cpu14.dtb.read_misses                     6849                       # DTB read misses
system.cpu14.dtb.read_acv                           0                       # DTB read access violations
system.cpu14.dtb.read_accesses                1130535                       # DTB read accesses
system.cpu14.dtb.write_hits                    271077                       # DTB write hits
system.cpu14.dtb.write_misses                   57111                       # DTB write misses
system.cpu14.dtb.write_acv                          0                       # DTB write access violations
system.cpu14.dtb.write_accesses                328188                       # DTB write accesses
system.cpu14.dtb.data_hits                    1394763                       # DTB hits
system.cpu14.dtb.data_misses                    63960                       # DTB misses
system.cpu14.dtb.data_acv                           0                       # DTB access violations
system.cpu14.dtb.data_accesses                1458723                       # DTB accesses
system.cpu14.itb.fetch_hits                    681480                       # ITB hits
system.cpu14.itb.fetch_misses                      89                       # ITB misses
system.cpu14.itb.fetch_acv                          0                       # ITB acv
system.cpu14.itb.fetch_accesses                681569                       # ITB accesses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.read_acv                           0                       # DTB read access violations
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.itb.write_acv                          0                       # DTB write access violations
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.data_hits                          0                       # DTB hits
system.cpu14.itb.data_misses                        0                       # DTB misses
system.cpu14.itb.data_acv                           0                       # DTB access violations
system.cpu14.itb.data_accesses                      0                       # DTB accesses
system.cpu14.numCycles                        7906596                       # number of cpu cycles simulated
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.fetch.icacheStallCycles            11163                       # Number of cycles fetch is stalled on an Icache miss
system.cpu14.fetch.Insts                      6718467                       # Number of instructions fetch has processed
system.cpu14.fetch.Branches                    245395                       # Number of branches that fetch encountered
system.cpu14.fetch.predictedBranches           232758                       # Number of branches that fetch has predicted taken
system.cpu14.fetch.Cycles                     7800867                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu14.fetch.SquashCycles                 36809                       # Number of cycles fetch has spent squashing
system.cpu14.fetch.MiscStallCycles                 35                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu14.fetch.NoActiveThreadStallCycles        71334                       # Number of stall cycles due to no active thread to fetch from
system.cpu14.fetch.PendingTrapStallCycles         2553                       # Number of stall cycles due to pending traps
system.cpu14.fetch.CacheLines                  681480                       # Number of cache lines fetched
system.cpu14.fetch.IcacheSquashes                 233                       # Number of outstanding Icache misses that were squashed
system.cpu14.fetch.rateDist::samples          7904356                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::mean            0.849970                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::stdev           2.206251                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::0                6675580     84.45%     84.45% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::1                  25046      0.32%     84.77% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::2                 244636      3.09%     87.87% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::3                  20725      0.26%     88.13% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::4                 250696      3.17%     91.30% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::5                  41242      0.52%     91.82% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::6                  79206      1.00%     92.82% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::7                  80056      1.01%     93.84% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::8                 487169      6.16%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::total            7904356                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.branchRate                0.031037                       # Number of branch fetches per cycle
system.cpu14.fetch.rate                      0.849729                       # Number of inst fetches per cycle
system.cpu14.decode.IdleCycles                 184176                       # Number of cycles decode is idle
system.cpu14.decode.BlockedCycles             6880220                       # Number of cycles decode is blocked
system.cpu14.decode.RunCycles                  255641                       # Number of cycles decode is running
system.cpu14.decode.UnblockCycles              494823                       # Number of cycles decode is unblocking
system.cpu14.decode.SquashCycles                18162                       # Number of cycles decode is squashing
system.cpu14.decode.BranchResolved              66310                       # Number of times decode resolved a branch
system.cpu14.decode.BranchMispred                 254                       # Number of times decode detected a branch misprediction
system.cpu14.decode.DecodedInsts              5911621                       # Number of instructions handled by decode
system.cpu14.decode.SquashedInsts                1035                       # Number of squashed instructions handled by decode
system.cpu14.rename.SquashCycles                18162                       # Number of cycles rename is squashing
system.cpu14.rename.IdleCycles                 298711                       # Number of cycles rename is idle
system.cpu14.rename.BlockCycles               3112914                       # Number of cycles rename is blocking
system.cpu14.rename.serializeStallCycles         8629                       # count of cycles rename stalled for serializing inst
system.cpu14.rename.RunCycles                  557922                       # Number of cycles rename is running
system.cpu14.rename.UnblockCycles             3836684                       # Number of cycles rename is unblocking
system.cpu14.rename.RenamedInsts              5767553                       # Number of instructions processed by rename
system.cpu14.rename.ROBFullEvents                 133                       # Number of times rename has blocked due to ROB full
system.cpu14.rename.IQFullEvents              2092011                       # Number of times rename has blocked due to IQ full
system.cpu14.rename.LQFullEvents              1650435                       # Number of times rename has blocked due to LQ full
system.cpu14.rename.SQFullEvents                65434                       # Number of times rename has blocked due to SQ full
system.cpu14.rename.RenamedOperands           5099531                       # Number of destination operands rename has renamed
system.cpu14.rename.RenameLookups             8484154                       # Number of register rename lookups that rename has made
system.cpu14.rename.int_rename_lookups        4467006                       # Number of integer rename lookups
system.cpu14.rename.fp_rename_lookups         4017143                       # Number of floating rename lookups
system.cpu14.rename.CommittedMaps             3711393                       # Number of HB maps that are committed
system.cpu14.rename.UndoneMaps                1388138                       # Number of HB maps that are undone due to squashing
system.cpu14.rename.serializingInsts              182                       # count of serializing insts renamed
system.cpu14.rename.tempSerializingInsts          168                       # count of temporary serializing insts renamed
system.cpu14.rename.skidInsts                 3326713                       # count of insts added to the skid buffer
system.cpu14.memDep0.insertedLoads            1112265                       # Number of loads inserted to the mem dependence unit.
system.cpu14.memDep0.insertedStores            438949                       # Number of stores inserted to the mem dependence unit.
system.cpu14.memDep0.conflictingLoads          359813                       # Number of conflicting loads.
system.cpu14.memDep0.conflictingStores         157662                       # Number of conflicting stores.
system.cpu14.iq.iqInstsAdded                  5754169                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu14.iq.iqNonSpecInstsAdded               190                       # Number of non-speculative instructions added to the IQ
system.cpu14.iq.iqInstsIssued                 5510657                       # Number of instructions issued
system.cpu14.iq.iqSquashedInstsIssued            5727                       # Number of squashed instructions issued
system.cpu14.iq.iqSquashedInstsExamined       1750471                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu14.iq.iqSquashedOperandsExamined       719048                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu14.iq.iqSquashedNonSpecRemoved           52                       # Number of squashed non-spec instructions that were removed
system.cpu14.iq.issued_per_cycle::samples      7904356                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::mean       0.697167                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::stdev      1.149759                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::0           4544889     57.50%     57.50% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::1           2223583     28.13%     85.63% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::2            694665      8.79%     94.42% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::3            196809      2.49%     96.91% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::4            100987      1.28%     98.19% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::5             52794      0.67%     98.85% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::6             33021      0.42%     99.27% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::7             19591      0.25%     99.52% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::8             38017      0.48%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::total       7904356                       # Number of insts issued each cycle
system.cpu14.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntAlu                  2758      7.55%      7.55% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntMult                    0      0.00%      7.55% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntDiv                     0      0.00%      7.55% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatAdd                   0      0.00%      7.55% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatCmp                   0      0.00%      7.55% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatCvt                   0      0.00%      7.55% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatMult               8236     22.55%     30.10% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatDiv                   0      0.00%     30.10% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatSqrt                  0      0.00%     30.10% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAdd                    0      0.00%     30.10% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAddAcc                 0      0.00%     30.10% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAlu                    0      0.00%     30.10% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdCmp                    0      0.00%     30.10% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdCvt                    0      0.00%     30.10% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMisc                   0      0.00%     30.10% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMult                   0      0.00%     30.10% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMultAcc                0      0.00%     30.10% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShift                  0      0.00%     30.10% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShiftAcc               0      0.00%     30.10% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdSqrt                   0      0.00%     30.10% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatAdd               0      0.00%     30.10% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatAlu               0      0.00%     30.10% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatCmp               0      0.00%     30.10% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatCvt               0      0.00%     30.10% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatDiv               0      0.00%     30.10% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMisc              0      0.00%     30.10% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMult              0      0.00%     30.10% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMultAcc            0      0.00%     30.10% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatSqrt              0      0.00%     30.10% # attempts to use FU when none available
system.cpu14.iq.fu_full::MemRead                24921     68.23%     98.33% # attempts to use FU when none available
system.cpu14.iq.fu_full::MemWrite                 610      1.67%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu14.iq.FU_type_0::IntAlu             1483871     26.93%     26.93% # Type of FU issued
system.cpu14.iq.FU_type_0::IntMult                  6      0.00%     26.93% # Type of FU issued
system.cpu14.iq.FU_type_0::IntDiv                   0      0.00%     26.93% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatAdd           1713227     31.09%     58.02% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatCmp                 0      0.00%     58.02% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatCvt                 0      0.00%     58.02% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatMult           852365     15.47%     73.48% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatDiv                 0      0.00%     73.48% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatSqrt                0      0.00%     73.48% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAdd                  0      0.00%     73.48% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAddAcc               0      0.00%     73.48% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAlu                  0      0.00%     73.48% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdCmp                  0      0.00%     73.48% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdCvt                  0      0.00%     73.48% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMisc                 0      0.00%     73.48% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMult                 0      0.00%     73.48% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMultAcc              0      0.00%     73.48% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShift                0      0.00%     73.48% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.48% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdSqrt                 0      0.00%     73.48% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.48% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.48% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.48% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.48% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.48% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.48% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMult            0      0.00%     73.48% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.48% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.48% # Type of FU issued
system.cpu14.iq.FU_type_0::MemRead            1132311     20.55%     94.03% # Type of FU issued
system.cpu14.iq.FU_type_0::MemWrite            328873      5.97%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::total              5510657                       # Type of FU issued
system.cpu14.iq.rate                         0.696970                       # Inst issue rate
system.cpu14.iq.fu_busy_cnt                     36525                       # FU busy when requested
system.cpu14.iq.fu_busy_rate                 0.006628                       # FU busy rate (busy events/executed inst)
system.cpu14.iq.int_inst_queue_reads         13238173                       # Number of integer instruction queue reads
system.cpu14.iq.int_inst_queue_writes         4642169                       # Number of integer instruction queue writes
system.cpu14.iq.int_inst_queue_wakeup_accesses      2446322                       # Number of integer instruction queue wakeup accesses
system.cpu14.iq.fp_inst_queue_reads           5729749                       # Number of floating instruction queue reads
system.cpu14.iq.fp_inst_queue_writes          2862734                       # Number of floating instruction queue writes
system.cpu14.iq.fp_inst_queue_wakeup_accesses      2860706                       # Number of floating instruction queue wakeup accesses
system.cpu14.iq.int_alu_accesses              2678186                       # Number of integer alu accesses
system.cpu14.iq.fp_alu_accesses               2868992                       # Number of floating point alu accesses
system.cpu14.iew.lsq.thread0.forwLoads           2759                       # Number of loads that had data forwarded from stores
system.cpu14.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu14.iew.lsq.thread0.squashedLoads       565166                       # Number of loads squashed
system.cpu14.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.cpu14.iew.lsq.thread0.memOrderViolation           74                       # Number of memory ordering violations
system.cpu14.iew.lsq.thread0.squashedStores       298946                       # Number of stores squashed
system.cpu14.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu14.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu14.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu14.iew.lsq.thread0.cacheBlocked       123902                       # Number of times an access to memory failed due to the cache being blocked
system.cpu14.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu14.iew.iewSquashCycles                18162                       # Number of cycles IEW is squashing
system.cpu14.iew.iewBlockCycles               1010370                       # Number of cycles IEW is blocking
system.cpu14.iew.iewUnblockCycles              781858                       # Number of cycles IEW is unblocking
system.cpu14.iew.iewDispatchedInsts           5755258                       # Number of instructions dispatched to IQ
system.cpu14.iew.iewDispSquashedInsts              98                       # Number of squashed instructions skipped by dispatch
system.cpu14.iew.iewDispLoadInsts             1112265                       # Number of dispatched load instructions
system.cpu14.iew.iewDispStoreInsts             438949                       # Number of dispatched store instructions
system.cpu14.iew.iewDispNonSpecInsts              164                       # Number of dispatched non-speculative instructions
system.cpu14.iew.iewIQFullEvents                44605                       # Number of times the IQ has become full, causing a stall
system.cpu14.iew.iewLSQFullEvents              631223                       # Number of times the LSQ has become full, causing a stall
system.cpu14.iew.memOrderViolationEvents           74                       # Number of memory order violations
system.cpu14.iew.predictedTakenIncorrect           61                       # Number of branches that were predicted taken incorrectly
system.cpu14.iew.predictedNotTakenIncorrect          288                       # Number of branches that were predicted not taken incorrectly
system.cpu14.iew.branchMispredicts                349                       # Number of branch mispredicts detected at execute
system.cpu14.iew.iewExecutedInsts             5507871                       # Number of executed instructions
system.cpu14.iew.iewExecLoadInsts             1130535                       # Number of load instructions executed
system.cpu14.iew.iewExecSquashedInsts            2786                       # Number of squashed instructions skipped in execute
system.cpu14.iew.exec_swp                           0                       # number of swp insts executed
system.cpu14.iew.exec_nop                         899                       # number of nop insts executed
system.cpu14.iew.exec_refs                    1458723                       # number of memory reference insts executed
system.cpu14.iew.exec_branches                 221625                       # Number of branches executed
system.cpu14.iew.exec_stores                   328188                       # Number of stores executed
system.cpu14.iew.exec_rate                   0.696617                       # Inst execution rate
system.cpu14.iew.wb_sent                      5371610                       # cumulative count of insts sent to commit
system.cpu14.iew.wb_count                     5307028                       # cumulative count of insts written-back
system.cpu14.iew.wb_producers                 4330782                       # num instructions producing a value
system.cpu14.iew.wb_consumers                 5625113                       # num instructions consuming a value
system.cpu14.iew.wb_rate                     0.671215                       # insts written-back per cycle
system.cpu14.iew.wb_fanout                   0.769901                       # average fanout of values written-back
system.cpu14.commit.commitSquashedInsts       1747775                       # The number of squashed insts skipped by commit
system.cpu14.commit.commitNonSpecStalls           138                       # The number of times commit has been forced to stall to communicate backwards
system.cpu14.commit.branchMispredicts             291                       # The number of times a branch was mispredicted
system.cpu14.commit.committed_per_cycle::samples      7604300                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::mean     0.526588                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::stdev     1.226506                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::0      5475204     72.00%     72.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::1      1311273     17.24%     89.25% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::2       479863      6.31%     95.56% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::3       131411      1.73%     97.28% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::4        11195      0.15%     97.43% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::5        77181      1.01%     98.45% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::6         8664      0.11%     98.56% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::7        19643      0.26%     98.82% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::8        89866      1.18%    100.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::total      7604300                       # Number of insts commited each cycle
system.cpu14.commit.committedInsts            4004330                       # Number of instructions committed
system.cpu14.commit.committedOps              4004330                       # Number of ops (including micro ops) committed
system.cpu14.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu14.commit.refs                       687102                       # Number of memory references committed
system.cpu14.commit.loads                      547099                       # Number of loads committed
system.cpu14.commit.membars                        20                       # Number of memory barriers committed
system.cpu14.commit.branches                   185457                       # Number of branches committed
system.cpu14.commit.fp_insts                  2860038                       # Number of committed floating point instructions.
system.cpu14.commit.int_insts                 1446896                       # Number of committed integer instructions.
system.cpu14.commit.function_calls              65826                       # Number of function calls committed.
system.cpu14.commit.op_class_0::No_OpClass          446      0.01%      0.01% # Class of committed instruction
system.cpu14.commit.op_class_0::IntAlu         751738     18.77%     18.78% # Class of committed instruction
system.cpu14.commit.op_class_0::IntMult             2      0.00%     18.78% # Class of committed instruction
system.cpu14.commit.op_class_0::IntDiv              0      0.00%     18.78% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatAdd      1712765     42.77%     61.56% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatCmp            0      0.00%     61.56% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatCvt            0      0.00%     61.56% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatMult       852257     21.28%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatDiv            0      0.00%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatSqrt            0      0.00%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAdd             0      0.00%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAddAcc            0      0.00%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAlu             0      0.00%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdCmp             0      0.00%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdCvt             0      0.00%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMisc            0      0.00%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMult            0      0.00%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMultAcc            0      0.00%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShift            0      0.00%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShiftAcc            0      0.00%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdSqrt            0      0.00%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatAdd            0      0.00%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatAlu            0      0.00%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatCmp            0      0.00%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatCvt            0      0.00%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatDiv            0      0.00%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMisc            0      0.00%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMult            0      0.00%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::MemRead        547119     13.66%     96.50% # Class of committed instruction
system.cpu14.commit.op_class_0::MemWrite       140003      3.50%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::total         4004330                       # Class of committed instruction
system.cpu14.commit.bw_lim_events               89866                       # number cycles where commit BW limit reached
system.cpu14.rob.rob_reads                   13035087                       # The number of ROB reads
system.cpu14.rob.rob_writes                  11732908                       # The number of ROB writes
system.cpu14.timesIdled                            73                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu14.idleCycles                          2240                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu14.quiesceCycles                     895511                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu14.committedInsts                   4003888                       # Number of Instructions Simulated
system.cpu14.committedOps                     4003888                       # Number of Ops (including micro ops) Simulated
system.cpu14.cpi                             1.974730                       # CPI: Cycles Per Instruction
system.cpu14.cpi_total                       1.974730                       # CPI: Total CPI of All Threads
system.cpu14.ipc                             0.506398                       # IPC: Instructions Per Cycle
system.cpu14.ipc_total                       0.506398                       # IPC: Total IPC of All Threads
system.cpu14.int_regfile_reads                3989912                       # number of integer regfile reads
system.cpu14.int_regfile_writes               1977133                       # number of integer regfile writes
system.cpu14.fp_regfile_reads                 4016097                       # number of floating regfile reads
system.cpu14.fp_regfile_writes                2835915                       # number of floating regfile writes
system.cpu14.misc_regfile_reads                   291                       # number of misc regfile reads
system.cpu14.misc_regfile_writes                   49                       # number of misc regfile writes
system.cpu14.dcache.tags.replacements           55080                       # number of replacements
system.cpu14.dcache.tags.tagsinuse          58.889704                       # Cycle average of tags in use
system.cpu14.dcache.tags.total_refs           1030558                       # Total number of references to valid blocks.
system.cpu14.dcache.tags.sampled_refs           55142                       # Sample count of references to valid blocks.
system.cpu14.dcache.tags.avg_refs           18.689166                       # Average number of references to valid blocks.
system.cpu14.dcache.tags.warmup_cycle       797404986                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.tags.occ_blocks::cpu14.data    58.889704                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_percent::cpu14.data     0.920152                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::total     0.920152                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::1           55                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu14.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu14.dcache.tags.tag_accesses         2347737                       # Number of tag accesses
system.cpu14.dcache.tags.data_accesses        2347737                       # Number of data accesses
system.cpu14.dcache.ReadReq_hits::cpu14.data       935085                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total        935085                       # number of ReadReq hits
system.cpu14.dcache.WriteReq_hits::cpu14.data        95411                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total        95411                       # number of WriteReq hits
system.cpu14.dcache.LoadLockedReq_hits::cpu14.data           24                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total           24                       # number of LoadLockedReq hits
system.cpu14.dcache.StoreCondReq_hits::cpu14.data           19                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::total           19                       # number of StoreCondReq hits
system.cpu14.dcache.demand_hits::cpu14.data      1030496                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total        1030496                       # number of demand (read+write) hits
system.cpu14.dcache.overall_hits::cpu14.data      1030496                       # number of overall hits
system.cpu14.dcache.overall_hits::total       1030496                       # number of overall hits
system.cpu14.dcache.ReadReq_misses::cpu14.data        71126                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total        71126                       # number of ReadReq misses
system.cpu14.dcache.WriteReq_misses::cpu14.data        44568                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total        44568                       # number of WriteReq misses
system.cpu14.dcache.LoadLockedReq_misses::cpu14.data            3                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu14.dcache.StoreCondReq_misses::cpu14.data            5                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total            5                       # number of StoreCondReq misses
system.cpu14.dcache.demand_misses::cpu14.data       115694                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total       115694                       # number of demand (read+write) misses
system.cpu14.dcache.overall_misses::cpu14.data       115694                       # number of overall misses
system.cpu14.dcache.overall_misses::total       115694                       # number of overall misses
system.cpu14.dcache.ReadReq_miss_latency::cpu14.data   6837885972                       # number of ReadReq miss cycles
system.cpu14.dcache.ReadReq_miss_latency::total   6837885972                       # number of ReadReq miss cycles
system.cpu14.dcache.WriteReq_miss_latency::cpu14.data   6672678145                       # number of WriteReq miss cycles
system.cpu14.dcache.WriteReq_miss_latency::total   6672678145                       # number of WriteReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_latency::cpu14.data        26703                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_latency::total        26703                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_latency::cpu14.data        29025                       # number of StoreCondReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_latency::total        29025                       # number of StoreCondReq miss cycles
system.cpu14.dcache.demand_miss_latency::cpu14.data  13510564117                       # number of demand (read+write) miss cycles
system.cpu14.dcache.demand_miss_latency::total  13510564117                       # number of demand (read+write) miss cycles
system.cpu14.dcache.overall_miss_latency::cpu14.data  13510564117                       # number of overall miss cycles
system.cpu14.dcache.overall_miss_latency::total  13510564117                       # number of overall miss cycles
system.cpu14.dcache.ReadReq_accesses::cpu14.data      1006211                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total      1006211                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::cpu14.data       139979                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total       139979                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::cpu14.data           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::cpu14.data           24                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total           24                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.demand_accesses::cpu14.data      1146190                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total      1146190                       # number of demand (read+write) accesses
system.cpu14.dcache.overall_accesses::cpu14.data      1146190                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total      1146190                       # number of overall (read+write) accesses
system.cpu14.dcache.ReadReq_miss_rate::cpu14.data     0.070687                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_miss_rate::total     0.070687                       # miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_miss_rate::cpu14.data     0.318391                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_miss_rate::total     0.318391                       # miss rate for WriteReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::cpu14.data     0.111111                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::total     0.111111                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::cpu14.data     0.208333                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::total     0.208333                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_miss_rate::cpu14.data     0.100938                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     0.100938                       # miss rate for demand accesses
system.cpu14.dcache.overall_miss_rate::cpu14.data     0.100938                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     0.100938                       # miss rate for overall accesses
system.cpu14.dcache.ReadReq_avg_miss_latency::cpu14.data 96137.642662                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_avg_miss_latency::total 96137.642662                       # average ReadReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::cpu14.data 149719.039333                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::total 149719.039333                       # average WriteReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::cpu14.data         8901                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::total         8901                       # average LoadLockedReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::cpu14.data         5805                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::total         5805                       # average StoreCondReq miss latency
system.cpu14.dcache.demand_avg_miss_latency::cpu14.data 116778.433774                       # average overall miss latency
system.cpu14.dcache.demand_avg_miss_latency::total 116778.433774                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::cpu14.data 116778.433774                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::total 116778.433774                       # average overall miss latency
system.cpu14.dcache.blocked_cycles::no_mshrs       220051                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets          173                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_mshrs            8249                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets            11                       # number of cycles access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_mshrs    26.676082                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets    15.727273                       # average number of cycles each access was blocked
system.cpu14.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu14.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu14.dcache.writebacks::writebacks        51443                       # number of writebacks
system.cpu14.dcache.writebacks::total           51443                       # number of writebacks
system.cpu14.dcache.ReadReq_mshr_hits::cpu14.data        48037                       # number of ReadReq MSHR hits
system.cpu14.dcache.ReadReq_mshr_hits::total        48037                       # number of ReadReq MSHR hits
system.cpu14.dcache.WriteReq_mshr_hits::cpu14.data        12383                       # number of WriteReq MSHR hits
system.cpu14.dcache.WriteReq_mshr_hits::total        12383                       # number of WriteReq MSHR hits
system.cpu14.dcache.LoadLockedReq_mshr_hits::cpu14.data            1                       # number of LoadLockedReq MSHR hits
system.cpu14.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu14.dcache.demand_mshr_hits::cpu14.data        60420                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.demand_mshr_hits::total        60420                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.overall_mshr_hits::cpu14.data        60420                       # number of overall MSHR hits
system.cpu14.dcache.overall_mshr_hits::total        60420                       # number of overall MSHR hits
system.cpu14.dcache.ReadReq_mshr_misses::cpu14.data        23089                       # number of ReadReq MSHR misses
system.cpu14.dcache.ReadReq_mshr_misses::total        23089                       # number of ReadReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_misses::cpu14.data        32185                       # number of WriteReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_misses::total        32185                       # number of WriteReq MSHR misses
system.cpu14.dcache.LoadLockedReq_mshr_misses::cpu14.data            2                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.StoreCondReq_mshr_misses::cpu14.data            5                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.StoreCondReq_mshr_misses::total            5                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.demand_mshr_misses::cpu14.data        55274                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.demand_mshr_misses::total        55274                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.overall_mshr_misses::cpu14.data        55274                       # number of overall MSHR misses
system.cpu14.dcache.overall_mshr_misses::total        55274                       # number of overall MSHR misses
system.cpu14.dcache.ReadReq_mshr_miss_latency::cpu14.data   2536254423                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_latency::total   2536254423                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_latency::cpu14.data   3920524843                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_latency::total   3920524843                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::cpu14.data        19737                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::total        19737                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::cpu14.data        23220                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::total        23220                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_latency::cpu14.data   6456779266                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_latency::total   6456779266                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_latency::cpu14.data   6456779266                       # number of overall MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_latency::total   6456779266                       # number of overall MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_rate::cpu14.data     0.022946                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_mshr_miss_rate::total     0.022946                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::cpu14.data     0.229927                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::total     0.229927                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::cpu14.data     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::total     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::cpu14.data     0.208333                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::total     0.208333                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_mshr_miss_rate::cpu14.data     0.048224                       # mshr miss rate for demand accesses
system.cpu14.dcache.demand_mshr_miss_rate::total     0.048224                       # mshr miss rate for demand accesses
system.cpu14.dcache.overall_mshr_miss_rate::cpu14.data     0.048224                       # mshr miss rate for overall accesses
system.cpu14.dcache.overall_mshr_miss_rate::total     0.048224                       # mshr miss rate for overall accesses
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::cpu14.data 109846.871800                       # average ReadReq mshr miss latency
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::total 109846.871800                       # average ReadReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::cpu14.data 121812.174709                       # average WriteReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::total 121812.174709                       # average WriteReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu14.data  9868.500000                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9868.500000                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::cpu14.data         4644                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::total         4644                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency::cpu14.data 116814.040344                       # average overall mshr miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency::total 116814.040344                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency::cpu14.data 116814.040344                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency::total 116814.040344                       # average overall mshr miss latency
system.cpu14.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.icache.tags.replacements              85                       # number of replacements
system.cpu14.icache.tags.tagsinuse         323.015281                       # Cycle average of tags in use
system.cpu14.icache.tags.total_refs            680971                       # Total number of references to valid blocks.
system.cpu14.icache.tags.sampled_refs             460                       # Sample count of references to valid blocks.
system.cpu14.icache.tags.avg_refs         1480.371739                       # Average number of references to valid blocks.
system.cpu14.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.tags.occ_blocks::cpu14.inst   323.015281                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_percent::cpu14.inst     0.630889                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::total     0.630889                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_task_id_blocks::1024          375                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::3          372                       # Occupied blocks per task id
system.cpu14.icache.tags.occ_task_id_percent::1024     0.732422                       # Percentage of cache occupancy per task id
system.cpu14.icache.tags.tag_accesses         1363420                       # Number of tag accesses
system.cpu14.icache.tags.data_accesses        1363420                       # Number of data accesses
system.cpu14.icache.ReadReq_hits::cpu14.inst       680971                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total        680971                       # number of ReadReq hits
system.cpu14.icache.demand_hits::cpu14.inst       680971                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total         680971                       # number of demand (read+write) hits
system.cpu14.icache.overall_hits::cpu14.inst       680971                       # number of overall hits
system.cpu14.icache.overall_hits::total        680971                       # number of overall hits
system.cpu14.icache.ReadReq_misses::cpu14.inst          509                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::total          509                       # number of ReadReq misses
system.cpu14.icache.demand_misses::cpu14.inst          509                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::total          509                       # number of demand (read+write) misses
system.cpu14.icache.overall_misses::cpu14.inst          509                       # number of overall misses
system.cpu14.icache.overall_misses::total          509                       # number of overall misses
system.cpu14.icache.ReadReq_miss_latency::cpu14.inst     11727261                       # number of ReadReq miss cycles
system.cpu14.icache.ReadReq_miss_latency::total     11727261                       # number of ReadReq miss cycles
system.cpu14.icache.demand_miss_latency::cpu14.inst     11727261                       # number of demand (read+write) miss cycles
system.cpu14.icache.demand_miss_latency::total     11727261                       # number of demand (read+write) miss cycles
system.cpu14.icache.overall_miss_latency::cpu14.inst     11727261                       # number of overall miss cycles
system.cpu14.icache.overall_miss_latency::total     11727261                       # number of overall miss cycles
system.cpu14.icache.ReadReq_accesses::cpu14.inst       681480                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total       681480                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.demand_accesses::cpu14.inst       681480                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total       681480                       # number of demand (read+write) accesses
system.cpu14.icache.overall_accesses::cpu14.inst       681480                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total       681480                       # number of overall (read+write) accesses
system.cpu14.icache.ReadReq_miss_rate::cpu14.inst     0.000747                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_miss_rate::total     0.000747                       # miss rate for ReadReq accesses
system.cpu14.icache.demand_miss_rate::cpu14.inst     0.000747                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::total     0.000747                       # miss rate for demand accesses
system.cpu14.icache.overall_miss_rate::cpu14.inst     0.000747                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::total     0.000747                       # miss rate for overall accesses
system.cpu14.icache.ReadReq_avg_miss_latency::cpu14.inst 23039.805501                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_avg_miss_latency::total 23039.805501                       # average ReadReq miss latency
system.cpu14.icache.demand_avg_miss_latency::cpu14.inst 23039.805501                       # average overall miss latency
system.cpu14.icache.demand_avg_miss_latency::total 23039.805501                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::cpu14.inst 23039.805501                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::total 23039.805501                       # average overall miss latency
system.cpu14.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.icache.fast_writes                     0                       # number of fast writes performed
system.cpu14.icache.cache_copies                    0                       # number of cache copies performed
system.cpu14.icache.writebacks::writebacks           85                       # number of writebacks
system.cpu14.icache.writebacks::total              85                       # number of writebacks
system.cpu14.icache.ReadReq_mshr_hits::cpu14.inst           49                       # number of ReadReq MSHR hits
system.cpu14.icache.ReadReq_mshr_hits::total           49                       # number of ReadReq MSHR hits
system.cpu14.icache.demand_mshr_hits::cpu14.inst           49                       # number of demand (read+write) MSHR hits
system.cpu14.icache.demand_mshr_hits::total           49                       # number of demand (read+write) MSHR hits
system.cpu14.icache.overall_mshr_hits::cpu14.inst           49                       # number of overall MSHR hits
system.cpu14.icache.overall_mshr_hits::total           49                       # number of overall MSHR hits
system.cpu14.icache.ReadReq_mshr_misses::cpu14.inst          460                       # number of ReadReq MSHR misses
system.cpu14.icache.ReadReq_mshr_misses::total          460                       # number of ReadReq MSHR misses
system.cpu14.icache.demand_mshr_misses::cpu14.inst          460                       # number of demand (read+write) MSHR misses
system.cpu14.icache.demand_mshr_misses::total          460                       # number of demand (read+write) MSHR misses
system.cpu14.icache.overall_mshr_misses::cpu14.inst          460                       # number of overall MSHR misses
system.cpu14.icache.overall_mshr_misses::total          460                       # number of overall MSHR misses
system.cpu14.icache.ReadReq_mshr_miss_latency::cpu14.inst      9400617                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_latency::total      9400617                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_latency::cpu14.inst      9400617                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_latency::total      9400617                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_latency::cpu14.inst      9400617                       # number of overall MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_latency::total      9400617                       # number of overall MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_rate::cpu14.inst     0.000675                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_mshr_miss_rate::total     0.000675                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.demand_mshr_miss_rate::cpu14.inst     0.000675                       # mshr miss rate for demand accesses
system.cpu14.icache.demand_mshr_miss_rate::total     0.000675                       # mshr miss rate for demand accesses
system.cpu14.icache.overall_mshr_miss_rate::cpu14.inst     0.000675                       # mshr miss rate for overall accesses
system.cpu14.icache.overall_mshr_miss_rate::total     0.000675                       # mshr miss rate for overall accesses
system.cpu14.icache.ReadReq_avg_mshr_miss_latency::cpu14.inst 20436.123913                       # average ReadReq mshr miss latency
system.cpu14.icache.ReadReq_avg_mshr_miss_latency::total 20436.123913                       # average ReadReq mshr miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency::cpu14.inst 20436.123913                       # average overall mshr miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency::total 20436.123913                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency::cpu14.inst 20436.123913                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency::total 20436.123913                       # average overall mshr miss latency
system.cpu14.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.branchPred.lookups                252434                       # Number of BP lookups
system.cpu15.branchPred.condPredicted          118979                       # Number of conditional branches predicted
system.cpu15.branchPred.condIncorrect             550                       # Number of conditional branches incorrect
system.cpu15.branchPred.BTBLookups             179374                       # Number of BTB lookups
system.cpu15.branchPred.BTBHits                170179                       # Number of BTB hits
system.cpu15.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu15.branchPred.BTBHitPct           94.873839                       # BTB Hit Percentage
system.cpu15.branchPred.usedRAS                 66474                       # Number of times the RAS was used to get a target.
system.cpu15.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu15.branchPred.indirectLookups            93                       # Number of indirect predictor lookups.
system.cpu15.branchPred.indirectHits                1                       # Number of indirect target hits.
system.cpu15.branchPred.indirectMisses             92                       # Number of indirect misses.
system.cpu15.branchPredindirectMispredicted           19                       # Number of mispredicted indirect branches.
system.cpu15.dtb.fetch_hits                         0                       # ITB hits
system.cpu15.dtb.fetch_misses                       0                       # ITB misses
system.cpu15.dtb.fetch_acv                          0                       # ITB acv
system.cpu15.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu15.dtb.read_hits                    1110336                       # DTB read hits
system.cpu15.dtb.read_misses                     6686                       # DTB read misses
system.cpu15.dtb.read_acv                           0                       # DTB read access violations
system.cpu15.dtb.read_accesses                1117022                       # DTB read accesses
system.cpu15.dtb.write_hits                    275876                       # DTB write hits
system.cpu15.dtb.write_misses                   57927                       # DTB write misses
system.cpu15.dtb.write_acv                          0                       # DTB write access violations
system.cpu15.dtb.write_accesses                333803                       # DTB write accesses
system.cpu15.dtb.data_hits                    1386212                       # DTB hits
system.cpu15.dtb.data_misses                    64613                       # DTB misses
system.cpu15.dtb.data_acv                           0                       # DTB access violations
system.cpu15.dtb.data_accesses                1450825                       # DTB accesses
system.cpu15.itb.fetch_hits                    689386                       # ITB hits
system.cpu15.itb.fetch_misses                      70                       # ITB misses
system.cpu15.itb.fetch_acv                          0                       # ITB acv
system.cpu15.itb.fetch_accesses                689456                       # ITB accesses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.read_acv                           0                       # DTB read access violations
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.itb.write_acv                          0                       # DTB write access violations
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.data_hits                          0                       # DTB hits
system.cpu15.itb.data_misses                        0                       # DTB misses
system.cpu15.itb.data_acv                           0                       # DTB access violations
system.cpu15.itb.data_accesses                      0                       # DTB accesses
system.cpu15.numCycles                        7888939                       # number of cpu cycles simulated
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.fetch.icacheStallCycles            11907                       # Number of cycles fetch is stalled on an Icache miss
system.cpu15.fetch.Insts                      6802117                       # Number of instructions fetch has processed
system.cpu15.fetch.Branches                    252434                       # Number of branches that fetch encountered
system.cpu15.fetch.predictedBranches           236654                       # Number of branches that fetch has predicted taken
system.cpu15.fetch.Cycles                     7786314                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu15.fetch.SquashCycles                 36993                       # Number of cycles fetch has spent squashing
system.cpu15.fetch.MiscStallCycles                 35                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu15.fetch.NoActiveThreadStallCycles        68396                       # Number of stall cycles due to no active thread to fetch from
system.cpu15.fetch.PendingTrapStallCycles         2115                       # Number of stall cycles due to pending traps
system.cpu15.fetch.CacheLines                  689386                       # Number of cache lines fetched
system.cpu15.fetch.IcacheSquashes                 241                       # Number of outstanding Icache misses that were squashed
system.cpu15.fetch.rateDist::samples          7887263                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::mean            0.862418                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::stdev           2.221424                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::0                6646442     84.27%     84.27% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::1                  24821      0.31%     84.58% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::2                 245271      3.11%     87.69% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::3                  21190      0.27%     87.96% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::4                 250799      3.18%     91.14% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::5                  41529      0.53%     91.67% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::6                  79396      1.01%     92.67% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::7                  86553      1.10%     93.77% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::8                 491262      6.23%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::total            7887263                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.branchRate                0.031998                       # Number of branch fetches per cycle
system.cpu15.fetch.rate                      0.862235                       # Number of inst fetches per cycle
system.cpu15.decode.IdleCycles                 184871                       # Number of cycles decode is idle
system.cpu15.decode.BlockedCycles             6855897                       # Number of cycles decode is blocked
system.cpu15.decode.RunCycles                  263023                       # Number of cycles decode is running
system.cpu15.decode.UnblockCycles              496820                       # Number of cycles decode is unblocking
system.cpu15.decode.SquashCycles                18256                       # Number of cycles decode is squashing
system.cpu15.decode.BranchResolved              66416                       # Number of times decode resolved a branch
system.cpu15.decode.BranchMispred                 251                       # Number of times decode detected a branch misprediction
system.cpu15.decode.DecodedInsts              5990742                       # Number of instructions handled by decode
system.cpu15.decode.SquashedInsts                 959                       # Number of squashed instructions handled by decode
system.cpu15.rename.SquashCycles                18256                       # Number of cycles rename is squashing
system.cpu15.rename.IdleCycles                 300326                       # Number of cycles rename is idle
system.cpu15.rename.BlockCycles               3055000                       # Number of cycles rename is blocking
system.cpu15.rename.serializeStallCycles        15310                       # count of cycles rename stalled for serializing inst
system.cpu15.rename.RunCycles                  565740                       # Number of cycles rename is running
system.cpu15.rename.UnblockCycles             3864235                       # Number of cycles rename is unblocking
system.cpu15.rename.RenamedInsts              5844524                       # Number of instructions processed by rename
system.cpu15.rename.ROBFullEvents                   8                       # Number of times rename has blocked due to ROB full
system.cpu15.rename.IQFullEvents              2082667                       # Number of times rename has blocked due to IQ full
system.cpu15.rename.LQFullEvents              1655571                       # Number of times rename has blocked due to LQ full
system.cpu15.rename.SQFullEvents                93173                       # Number of times rename has blocked due to SQ full
system.cpu15.rename.RenamedOperands           5151668                       # Number of destination operands rename has renamed
system.cpu15.rename.RenameLookups             8581373                       # Number of register rename lookups that rename has made
system.cpu15.rename.int_rename_lookups        4564206                       # Number of integer rename lookups
system.cpu15.rename.fp_rename_lookups         4017162                       # Number of floating rename lookups
system.cpu15.rename.CommittedMaps             3757066                       # Number of HB maps that are committed
system.cpu15.rename.UndoneMaps                1394602                       # Number of HB maps that are undone due to squashing
system.cpu15.rename.serializingInsts              252                       # count of serializing insts renamed
system.cpu15.rename.tempSerializingInsts          240                       # count of temporary serializing insts renamed
system.cpu15.rename.skidInsts                 3343030                       # count of insts added to the skid buffer
system.cpu15.memDep0.insertedLoads            1131220                       # Number of loads inserted to the mem dependence unit.
system.cpu15.memDep0.insertedStores            444308                       # Number of stores inserted to the mem dependence unit.
system.cpu15.memDep0.conflictingLoads          364139                       # Number of conflicting loads.
system.cpu15.memDep0.conflictingStores         180177                       # Number of conflicting stores.
system.cpu15.iq.iqInstsAdded                  5831009                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu15.iq.iqNonSpecInstsAdded               258                       # Number of non-speculative instructions added to the IQ
system.cpu15.iq.iqInstsIssued                 5555932                       # Number of instructions issued
system.cpu15.iq.iqSquashedInstsIssued            5560                       # Number of squashed instructions issued
system.cpu15.iq.iqSquashedInstsExamined       1759039                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu15.iq.iqSquashedOperandsExamined       718778                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu15.iq.iqSquashedNonSpecRemoved           81                       # Number of squashed non-spec instructions that were removed
system.cpu15.iq.issued_per_cycle::samples      7887263                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::mean       0.704418                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::stdev      1.165191                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::0           4521456     57.33%     57.33% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::1           2219113     28.14%     85.46% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::2            701541      8.89%     94.36% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::3            200194      2.54%     96.89% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::4             94359      1.20%     98.09% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::5             52237      0.66%     98.75% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::6             34810      0.44%     99.19% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::7             22750      0.29%     99.48% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::8             40803      0.52%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::total       7887263                       # Number of insts issued each cycle
system.cpu15.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntAlu                  2869     10.12%     10.12% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntMult                    0      0.00%     10.12% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntDiv                     0      0.00%     10.12% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatAdd                   0      0.00%     10.12% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatCmp                   0      0.00%     10.12% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatCvt                   0      0.00%     10.12% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatMult               8238     29.07%     39.20% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatDiv                   0      0.00%     39.20% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatSqrt                  0      0.00%     39.20% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAdd                    0      0.00%     39.20% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAddAcc                 0      0.00%     39.20% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAlu                    0      0.00%     39.20% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdCmp                    0      0.00%     39.20% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdCvt                    0      0.00%     39.20% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMisc                   0      0.00%     39.20% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMult                   0      0.00%     39.20% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMultAcc                0      0.00%     39.20% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShift                  0      0.00%     39.20% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShiftAcc               0      0.00%     39.20% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdSqrt                   0      0.00%     39.20% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatAdd               0      0.00%     39.20% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatAlu               0      0.00%     39.20% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatCmp               0      0.00%     39.20% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatCvt               0      0.00%     39.20% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatDiv               0      0.00%     39.20% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMisc              0      0.00%     39.20% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMult              0      0.00%     39.20% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMultAcc            0      0.00%     39.20% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatSqrt              0      0.00%     39.20% # attempts to use FU when none available
system.cpu15.iq.fu_full::MemRead                16561     58.45%     97.64% # attempts to use FU when none available
system.cpu15.iq.fu_full::MemWrite                 668      2.36%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu15.iq.FU_type_0::IntAlu             1532778     27.59%     27.59% # Type of FU issued
system.cpu15.iq.FU_type_0::IntMult                  6      0.00%     27.59% # Type of FU issued
system.cpu15.iq.FU_type_0::IntDiv                   0      0.00%     27.59% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatAdd           1717479     30.91%     58.50% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatCmp                 0      0.00%     58.50% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatCvt                 0      0.00%     58.50% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatMult           852377     15.34%     73.84% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatDiv                 0      0.00%     73.84% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatSqrt                0      0.00%     73.84% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAdd                  0      0.00%     73.84% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAddAcc               0      0.00%     73.84% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAlu                  0      0.00%     73.84% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdCmp                  0      0.00%     73.84% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdCvt                  0      0.00%     73.84% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMisc                 0      0.00%     73.84% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMult                 0      0.00%     73.84% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMultAcc              0      0.00%     73.84% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShift                0      0.00%     73.84% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.84% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdSqrt                 0      0.00%     73.84% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.84% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.84% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.84% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.84% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.84% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.84% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMult            0      0.00%     73.84% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.84% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.84% # Type of FU issued
system.cpu15.iq.FU_type_0::MemRead            1118816     20.14%     93.98% # Type of FU issued
system.cpu15.iq.FU_type_0::MemWrite            334472      6.02%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::total              5555932                       # Type of FU issued
system.cpu15.iq.rate                         0.704269                       # Inst issue rate
system.cpu15.iq.fu_busy_cnt                     28336                       # FU busy when requested
system.cpu15.iq.fu_busy_rate                 0.005100                       # FU busy rate (busy events/executed inst)
system.cpu15.iq.int_inst_queue_reads         13294787                       # Number of integer instruction queue reads
system.cpu15.iq.int_inst_queue_writes         4723303                       # Number of integer instruction queue writes
system.cpu15.iq.int_inst_queue_wakeup_accesses      2519379                       # Number of integer instruction queue wakeup accesses
system.cpu15.iq.fp_inst_queue_reads           5738236                       # Number of floating instruction queue reads
system.cpu15.iq.fp_inst_queue_writes          2867073                       # Number of floating instruction queue writes
system.cpu15.iq.fp_inst_queue_wakeup_accesses      2864957                       # Number of floating instruction queue wakeup accesses
system.cpu15.iq.int_alu_accesses              2711026                       # Number of integer alu accesses
system.cpu15.iq.fp_alu_accesses               2873238                       # Number of floating point alu accesses
system.cpu15.iew.lsq.thread0.forwLoads           2943                       # Number of loads that had data forwarded from stores
system.cpu15.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu15.iew.lsq.thread0.squashedLoads       567665                       # Number of loads squashed
system.cpu15.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu15.iew.lsq.thread0.memOrderViolation           73                       # Number of memory ordering violations
system.cpu15.iew.lsq.thread0.squashedStores       300170                       # Number of stores squashed
system.cpu15.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu15.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu15.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu15.iew.lsq.thread0.cacheBlocked        90142                       # Number of times an access to memory failed due to the cache being blocked
system.cpu15.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu15.iew.iewSquashCycles                18256                       # Number of cycles IEW is squashing
system.cpu15.iew.iewBlockCycles                966728                       # Number of cycles IEW is blocking
system.cpu15.iew.iewUnblockCycles              771786                       # Number of cycles IEW is unblocking
system.cpu15.iew.iewDispatchedInsts           5832206                       # Number of instructions dispatched to IQ
system.cpu15.iew.iewDispSquashedInsts             134                       # Number of squashed instructions skipped by dispatch
system.cpu15.iew.iewDispLoadInsts             1131220                       # Number of dispatched load instructions
system.cpu15.iew.iewDispStoreInsts             444308                       # Number of dispatched store instructions
system.cpu15.iew.iewDispNonSpecInsts              231                       # Number of dispatched non-speculative instructions
system.cpu15.iew.iewIQFullEvents                45013                       # Number of times the IQ has become full, causing a stall
system.cpu15.iew.iewLSQFullEvents              621617                       # Number of times the LSQ has become full, causing a stall
system.cpu15.iew.memOrderViolationEvents           73                       # Number of memory order violations
system.cpu15.iew.predictedTakenIncorrect           75                       # Number of branches that were predicted taken incorrectly
system.cpu15.iew.predictedNotTakenIncorrect          295                       # Number of branches that were predicted not taken incorrectly
system.cpu15.iew.branchMispredicts                370                       # Number of branch mispredicts detected at execute
system.cpu15.iew.iewExecutedInsts             5553119                       # Number of executed instructions
system.cpu15.iew.iewExecLoadInsts             1117022                       # Number of load instructions executed
system.cpu15.iew.iewExecSquashedInsts            2813                       # Number of squashed instructions skipped in execute
system.cpu15.iew.exec_swp                           0                       # number of swp insts executed
system.cpu15.iew.exec_nop                         939                       # number of nop insts executed
system.cpu15.iew.exec_refs                    1450825                       # number of memory reference insts executed
system.cpu15.iew.exec_branches                 228227                       # Number of branches executed
system.cpu15.iew.exec_stores                   333803                       # Number of stores executed
system.cpu15.iew.exec_rate                   0.703912                       # Inst execution rate
system.cpu15.iew.wb_sent                      5449593                       # cumulative count of insts sent to commit
system.cpu15.iew.wb_count                     5384336                       # cumulative count of insts written-back
system.cpu15.iew.wb_producers                 4377447                       # num instructions producing a value
system.cpu15.iew.wb_consumers                 5680051                       # num instructions consuming a value
system.cpu15.iew.wb_rate                     0.682517                       # insts written-back per cycle
system.cpu15.iew.wb_fanout                   0.770670                       # average fanout of values written-back
system.cpu15.commit.commitSquashedInsts       1756013                       # The number of squashed insts skipped by commit
system.cpu15.commit.commitNonSpecStalls           177                       # The number of times commit has been forced to stall to communicate backwards
system.cpu15.commit.branchMispredicts             310                       # The number of times a branch was mispredicted
system.cpu15.commit.committed_per_cycle::samples      7589135                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::mean     0.536650                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::stdev     1.246079                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::0      5445237     71.75%     71.75% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::1      1314680     17.32%     89.07% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::2       480644      6.33%     95.41% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::3       133244      1.76%     97.16% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::4        11348      0.15%     97.31% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::5        79723      1.05%     98.36% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::6        10889      0.14%     98.51% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::7        19294      0.25%     98.76% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::8        94076      1.24%    100.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::total      7589135                       # Number of insts commited each cycle
system.cpu15.commit.committedInsts            4072707                       # Number of instructions committed
system.cpu15.commit.committedOps              4072707                       # Number of ops (including micro ops) committed
system.cpu15.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu15.commit.refs                       707693                       # Number of memory references committed
system.cpu15.commit.loads                      563555                       # Number of loads committed
system.cpu15.commit.membars                        20                       # Number of memory barriers committed
system.cpu15.commit.branches                   191714                       # Number of branches committed
system.cpu15.commit.fp_insts                  2864173                       # Number of committed floating point instructions.
system.cpu15.commit.int_insts                 1515171                       # Number of committed integer instructions.
system.cpu15.commit.function_calls              65878                       # Number of function calls committed.
system.cpu15.commit.op_class_0::No_OpClass          483      0.01%      0.01% # Class of committed instruction
system.cpu15.commit.op_class_0::IntAlu         795356     19.53%     19.54% # Class of committed instruction
system.cpu15.commit.op_class_0::IntMult             2      0.00%     19.54% # Class of committed instruction
system.cpu15.commit.op_class_0::IntDiv              0      0.00%     19.54% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatAdd      1716884     42.16%     61.70% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatCmp            0      0.00%     61.70% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatCvt            0      0.00%     61.70% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatMult       852269     20.93%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatDiv            0      0.00%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatSqrt            0      0.00%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAdd             0      0.00%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAddAcc            0      0.00%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAlu             0      0.00%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdCmp             0      0.00%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdCvt             0      0.00%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMisc            0      0.00%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMult            0      0.00%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMultAcc            0      0.00%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShift            0      0.00%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShiftAcc            0      0.00%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdSqrt            0      0.00%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatAdd            0      0.00%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatAlu            0      0.00%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatCmp            0      0.00%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatCvt            0      0.00%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatDiv            0      0.00%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMisc            0      0.00%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMult            0      0.00%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::MemRead        563575     13.84%     96.46% # Class of committed instruction
system.cpu15.commit.op_class_0::MemWrite       144138      3.54%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::total         4072707                       # Class of committed instruction
system.cpu15.commit.bw_lim_events               94076                       # number cycles where commit BW limit reached
system.cpu15.rob.rob_reads                   13091261                       # The number of ROB reads
system.cpu15.rob.rob_writes                  11887153                       # The number of ROB writes
system.cpu15.timesIdled                            61                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu15.idleCycles                          1676                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu15.quiesceCycles                     913168                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu15.committedInsts                   4072228                       # Number of Instructions Simulated
system.cpu15.committedOps                     4072228                       # Number of Ops (including micro ops) Simulated
system.cpu15.cpi                             1.937254                       # CPI: Cycles Per Instruction
system.cpu15.cpi_total                       1.937254                       # CPI: Total CPI of All Threads
system.cpu15.ipc                             0.516195                       # IPC: Instructions Per Cycle
system.cpu15.ipc_total                       0.516195                       # IPC: Total IPC of All Threads
system.cpu15.int_regfile_reads                4056118                       # number of integer regfile reads
system.cpu15.int_regfile_writes               2030387                       # number of integer regfile writes
system.cpu15.fp_regfile_reads                 4016137                       # number of floating regfile reads
system.cpu15.fp_regfile_writes                2835954                       # number of floating regfile writes
system.cpu15.misc_regfile_reads                   357                       # number of misc regfile reads
system.cpu15.misc_regfile_writes                   49                       # number of misc regfile writes
system.cpu15.dcache.tags.replacements           54345                       # number of replacements
system.cpu15.dcache.tags.tagsinuse          58.869818                       # Cycle average of tags in use
system.cpu15.dcache.tags.total_refs           1053151                       # Total number of references to valid blocks.
system.cpu15.dcache.tags.sampled_refs           54407                       # Sample count of references to valid blocks.
system.cpu15.dcache.tags.avg_refs           19.356903                       # Average number of references to valid blocks.
system.cpu15.dcache.tags.warmup_cycle       815940351                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.tags.occ_blocks::cpu15.data    58.869818                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_percent::cpu15.data     0.919841                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::total     0.919841                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::1           58                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu15.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu15.dcache.tags.tag_accesses         2394241                       # Number of tag accesses
system.cpu15.dcache.tags.data_accesses        2394241                       # Number of data accesses
system.cpu15.dcache.ReadReq_hits::cpu15.data       957364                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total        957364                       # number of ReadReq hits
system.cpu15.dcache.WriteReq_hits::cpu15.data        95726                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total        95726                       # number of WriteReq hits
system.cpu15.dcache.LoadLockedReq_hits::cpu15.data           24                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total           24                       # number of LoadLockedReq hits
system.cpu15.dcache.StoreCondReq_hits::cpu15.data           18                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::total           18                       # number of StoreCondReq hits
system.cpu15.dcache.demand_hits::cpu15.data      1053090                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total        1053090                       # number of demand (read+write) hits
system.cpu15.dcache.overall_hits::cpu15.data      1053090                       # number of overall hits
system.cpu15.dcache.overall_hits::total       1053090                       # number of overall hits
system.cpu15.dcache.ReadReq_misses::cpu15.data        68318                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total        68318                       # number of ReadReq misses
system.cpu15.dcache.WriteReq_misses::cpu15.data        48388                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total        48388                       # number of WriteReq misses
system.cpu15.dcache.LoadLockedReq_misses::cpu15.data            3                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu15.dcache.StoreCondReq_misses::cpu15.data            6                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total            6                       # number of StoreCondReq misses
system.cpu15.dcache.demand_misses::cpu15.data       116706                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total       116706                       # number of demand (read+write) misses
system.cpu15.dcache.overall_misses::cpu15.data       116706                       # number of overall misses
system.cpu15.dcache.overall_misses::total       116706                       # number of overall misses
system.cpu15.dcache.ReadReq_miss_latency::cpu15.data   6351713739                       # number of ReadReq miss cycles
system.cpu15.dcache.ReadReq_miss_latency::total   6351713739                       # number of ReadReq miss cycles
system.cpu15.dcache.WriteReq_miss_latency::cpu15.data   7541333390                       # number of WriteReq miss cycles
system.cpu15.dcache.WriteReq_miss_latency::total   7541333390                       # number of WriteReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_latency::cpu15.data        16254                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_latency::total        16254                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_latency::cpu15.data        34830                       # number of StoreCondReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_latency::total        34830                       # number of StoreCondReq miss cycles
system.cpu15.dcache.demand_miss_latency::cpu15.data  13893047129                       # number of demand (read+write) miss cycles
system.cpu15.dcache.demand_miss_latency::total  13893047129                       # number of demand (read+write) miss cycles
system.cpu15.dcache.overall_miss_latency::cpu15.data  13893047129                       # number of overall miss cycles
system.cpu15.dcache.overall_miss_latency::total  13893047129                       # number of overall miss cycles
system.cpu15.dcache.ReadReq_accesses::cpu15.data      1025682                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total      1025682                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::cpu15.data       144114                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total       144114                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::cpu15.data           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::cpu15.data           24                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total           24                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.demand_accesses::cpu15.data      1169796                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total      1169796                       # number of demand (read+write) accesses
system.cpu15.dcache.overall_accesses::cpu15.data      1169796                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total      1169796                       # number of overall (read+write) accesses
system.cpu15.dcache.ReadReq_miss_rate::cpu15.data     0.066607                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_miss_rate::total     0.066607                       # miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_miss_rate::cpu15.data     0.335762                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_miss_rate::total     0.335762                       # miss rate for WriteReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::cpu15.data     0.111111                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::total     0.111111                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::cpu15.data     0.250000                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::total     0.250000                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_miss_rate::cpu15.data     0.099766                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     0.099766                       # miss rate for demand accesses
system.cpu15.dcache.overall_miss_rate::cpu15.data     0.099766                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     0.099766                       # miss rate for overall accesses
system.cpu15.dcache.ReadReq_avg_miss_latency::cpu15.data 92972.770558                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_avg_miss_latency::total 92972.770558                       # average ReadReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::cpu15.data 155851.314169                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::total 155851.314169                       # average WriteReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::cpu15.data         5418                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::total         5418                       # average LoadLockedReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::cpu15.data         5805                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::total         5805                       # average StoreCondReq miss latency
system.cpu15.dcache.demand_avg_miss_latency::cpu15.data 119043.126566                       # average overall miss latency
system.cpu15.dcache.demand_avg_miss_latency::total 119043.126566                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::cpu15.data 119043.126566                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::total 119043.126566                       # average overall miss latency
system.cpu15.dcache.blocked_cycles::no_mshrs       194185                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets          149                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_mshrs            7087                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets             9                       # number of cycles access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_mshrs    27.400169                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets    16.555556                       # average number of cycles each access was blocked
system.cpu15.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu15.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu15.dcache.writebacks::writebacks        51434                       # number of writebacks
system.cpu15.dcache.writebacks::total           51434                       # number of writebacks
system.cpu15.dcache.ReadReq_mshr_hits::cpu15.data        46083                       # number of ReadReq MSHR hits
system.cpu15.dcache.ReadReq_mshr_hits::total        46083                       # number of ReadReq MSHR hits
system.cpu15.dcache.WriteReq_mshr_hits::cpu15.data        16057                       # number of WriteReq MSHR hits
system.cpu15.dcache.WriteReq_mshr_hits::total        16057                       # number of WriteReq MSHR hits
system.cpu15.dcache.LoadLockedReq_mshr_hits::cpu15.data            1                       # number of LoadLockedReq MSHR hits
system.cpu15.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu15.dcache.demand_mshr_hits::cpu15.data        62140                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.demand_mshr_hits::total        62140                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.overall_mshr_hits::cpu15.data        62140                       # number of overall MSHR hits
system.cpu15.dcache.overall_mshr_hits::total        62140                       # number of overall MSHR hits
system.cpu15.dcache.ReadReq_mshr_misses::cpu15.data        22235                       # number of ReadReq MSHR misses
system.cpu15.dcache.ReadReq_mshr_misses::total        22235                       # number of ReadReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_misses::cpu15.data        32331                       # number of WriteReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_misses::total        32331                       # number of WriteReq MSHR misses
system.cpu15.dcache.LoadLockedReq_mshr_misses::cpu15.data            2                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.StoreCondReq_mshr_misses::cpu15.data            6                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.StoreCondReq_mshr_misses::total            6                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.demand_mshr_misses::cpu15.data        54566                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.demand_mshr_misses::total        54566                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.overall_mshr_misses::cpu15.data        54566                       # number of overall MSHR misses
system.cpu15.dcache.overall_mshr_misses::total        54566                       # number of overall MSHR misses
system.cpu15.dcache.ReadReq_mshr_miss_latency::cpu15.data   2387541933                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_latency::total   2387541933                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_latency::cpu15.data   3961999683                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_latency::total   3961999683                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::cpu15.data        11610                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::total        11610                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::cpu15.data        27864                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::total        27864                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_latency::cpu15.data   6349541616                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_latency::total   6349541616                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_latency::cpu15.data   6349541616                       # number of overall MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_latency::total   6349541616                       # number of overall MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_rate::cpu15.data     0.021678                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_mshr_miss_rate::total     0.021678                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::cpu15.data     0.224343                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::total     0.224343                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::cpu15.data     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::total     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::cpu15.data     0.250000                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::total     0.250000                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_mshr_miss_rate::cpu15.data     0.046646                       # mshr miss rate for demand accesses
system.cpu15.dcache.demand_mshr_miss_rate::total     0.046646                       # mshr miss rate for demand accesses
system.cpu15.dcache.overall_mshr_miss_rate::cpu15.data     0.046646                       # mshr miss rate for overall accesses
system.cpu15.dcache.overall_mshr_miss_rate::total     0.046646                       # mshr miss rate for overall accesses
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::cpu15.data 107377.644839                       # average ReadReq mshr miss latency
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::total 107377.644839                       # average ReadReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::cpu15.data 122544.916118                       # average WriteReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::total 122544.916118                       # average WriteReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu15.data         5805                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::total         5805                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::cpu15.data         4644                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::total         4644                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency::cpu15.data 116364.432357                       # average overall mshr miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency::total 116364.432357                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency::cpu15.data 116364.432357                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency::total 116364.432357                       # average overall mshr miss latency
system.cpu15.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.icache.tags.replacements              85                       # number of replacements
system.cpu15.icache.tags.tagsinuse         320.178173                       # Cycle average of tags in use
system.cpu15.icache.tags.total_refs            688877                       # Total number of references to valid blocks.
system.cpu15.icache.tags.sampled_refs             457                       # Sample count of references to valid blocks.
system.cpu15.icache.tags.avg_refs         1507.389497                       # Average number of references to valid blocks.
system.cpu15.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.tags.occ_blocks::cpu15.inst   320.178173                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_percent::cpu15.inst     0.625348                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::total     0.625348                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_task_id_blocks::1024          372                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::3          369                       # Occupied blocks per task id
system.cpu15.icache.tags.occ_task_id_percent::1024     0.726562                       # Percentage of cache occupancy per task id
system.cpu15.icache.tags.tag_accesses         1379229                       # Number of tag accesses
system.cpu15.icache.tags.data_accesses        1379229                       # Number of data accesses
system.cpu15.icache.ReadReq_hits::cpu15.inst       688877                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total        688877                       # number of ReadReq hits
system.cpu15.icache.demand_hits::cpu15.inst       688877                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total         688877                       # number of demand (read+write) hits
system.cpu15.icache.overall_hits::cpu15.inst       688877                       # number of overall hits
system.cpu15.icache.overall_hits::total        688877                       # number of overall hits
system.cpu15.icache.ReadReq_misses::cpu15.inst          509                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::total          509                       # number of ReadReq misses
system.cpu15.icache.demand_misses::cpu15.inst          509                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::total          509                       # number of demand (read+write) misses
system.cpu15.icache.overall_misses::cpu15.inst          509                       # number of overall misses
system.cpu15.icache.overall_misses::total          509                       # number of overall misses
system.cpu15.icache.ReadReq_miss_latency::cpu15.inst     14022558                       # number of ReadReq miss cycles
system.cpu15.icache.ReadReq_miss_latency::total     14022558                       # number of ReadReq miss cycles
system.cpu15.icache.demand_miss_latency::cpu15.inst     14022558                       # number of demand (read+write) miss cycles
system.cpu15.icache.demand_miss_latency::total     14022558                       # number of demand (read+write) miss cycles
system.cpu15.icache.overall_miss_latency::cpu15.inst     14022558                       # number of overall miss cycles
system.cpu15.icache.overall_miss_latency::total     14022558                       # number of overall miss cycles
system.cpu15.icache.ReadReq_accesses::cpu15.inst       689386                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total       689386                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.demand_accesses::cpu15.inst       689386                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total       689386                       # number of demand (read+write) accesses
system.cpu15.icache.overall_accesses::cpu15.inst       689386                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total       689386                       # number of overall (read+write) accesses
system.cpu15.icache.ReadReq_miss_rate::cpu15.inst     0.000738                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_miss_rate::total     0.000738                       # miss rate for ReadReq accesses
system.cpu15.icache.demand_miss_rate::cpu15.inst     0.000738                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::total     0.000738                       # miss rate for demand accesses
system.cpu15.icache.overall_miss_rate::cpu15.inst     0.000738                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::total     0.000738                       # miss rate for overall accesses
system.cpu15.icache.ReadReq_avg_miss_latency::cpu15.inst 27549.229862                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_avg_miss_latency::total 27549.229862                       # average ReadReq miss latency
system.cpu15.icache.demand_avg_miss_latency::cpu15.inst 27549.229862                       # average overall miss latency
system.cpu15.icache.demand_avg_miss_latency::total 27549.229862                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::cpu15.inst 27549.229862                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::total 27549.229862                       # average overall miss latency
system.cpu15.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.icache.fast_writes                     0                       # number of fast writes performed
system.cpu15.icache.cache_copies                    0                       # number of cache copies performed
system.cpu15.icache.writebacks::writebacks           85                       # number of writebacks
system.cpu15.icache.writebacks::total              85                       # number of writebacks
system.cpu15.icache.ReadReq_mshr_hits::cpu15.inst           52                       # number of ReadReq MSHR hits
system.cpu15.icache.ReadReq_mshr_hits::total           52                       # number of ReadReq MSHR hits
system.cpu15.icache.demand_mshr_hits::cpu15.inst           52                       # number of demand (read+write) MSHR hits
system.cpu15.icache.demand_mshr_hits::total           52                       # number of demand (read+write) MSHR hits
system.cpu15.icache.overall_mshr_hits::cpu15.inst           52                       # number of overall MSHR hits
system.cpu15.icache.overall_mshr_hits::total           52                       # number of overall MSHR hits
system.cpu15.icache.ReadReq_mshr_misses::cpu15.inst          457                       # number of ReadReq MSHR misses
system.cpu15.icache.ReadReq_mshr_misses::total          457                       # number of ReadReq MSHR misses
system.cpu15.icache.demand_mshr_misses::cpu15.inst          457                       # number of demand (read+write) MSHR misses
system.cpu15.icache.demand_mshr_misses::total          457                       # number of demand (read+write) MSHR misses
system.cpu15.icache.overall_mshr_misses::cpu15.inst          457                       # number of overall MSHR misses
system.cpu15.icache.overall_mshr_misses::total          457                       # number of overall MSHR misses
system.cpu15.icache.ReadReq_mshr_miss_latency::cpu15.inst     10531431                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_latency::total     10531431                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_latency::cpu15.inst     10531431                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_latency::total     10531431                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_latency::cpu15.inst     10531431                       # number of overall MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_latency::total     10531431                       # number of overall MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_rate::cpu15.inst     0.000663                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_mshr_miss_rate::total     0.000663                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.demand_mshr_miss_rate::cpu15.inst     0.000663                       # mshr miss rate for demand accesses
system.cpu15.icache.demand_mshr_miss_rate::total     0.000663                       # mshr miss rate for demand accesses
system.cpu15.icache.overall_mshr_miss_rate::cpu15.inst     0.000663                       # mshr miss rate for overall accesses
system.cpu15.icache.overall_mshr_miss_rate::total     0.000663                       # mshr miss rate for overall accesses
system.cpu15.icache.ReadReq_avg_mshr_miss_latency::cpu15.inst 23044.706783                       # average ReadReq mshr miss latency
system.cpu15.icache.ReadReq_avg_mshr_miss_latency::total 23044.706783                       # average ReadReq mshr miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency::cpu15.inst 23044.706783                       # average overall mshr miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency::total 23044.706783                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency::cpu15.inst 23044.706783                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency::total 23044.706783                       # average overall mshr miss latency
system.cpu15.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.l2.tags.replacements                    130825                       # number of replacements
system.l2.tags.tagsinuse                 13194.094096                       # Cycle average of tags in use
system.l2.tags.total_refs                     1115892                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    147077                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      7.587128                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                6037158204                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    10856.741205                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu00.inst      666.669048                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu00.data      255.281732                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu01.inst       76.364884                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu01.data      108.363907                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu02.inst        4.005481                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu02.data      123.205518                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu03.inst        0.610788                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu03.data      104.884530                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu04.inst        0.040267                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu04.data       80.247429                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu05.inst        0.024995                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu05.data       95.292853                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu06.inst        0.073764                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu06.data      101.061114                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu07.inst        0.408371                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu07.data       85.264019                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu08.inst        0.067441                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu08.data       86.050800                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu09.inst        0.058589                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu09.data       79.048028                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu10.data       89.954573                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu11.inst        0.039283                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu11.data       78.096290                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu12.inst        4.991420                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu12.data       90.649130                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu13.data       58.275359                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu14.inst        0.117986                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu14.data       76.501732                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu15.inst        0.320907                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu15.data       71.382653                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.662643                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu00.inst       0.040690                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu00.data       0.015581                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu01.inst       0.004661                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu01.data       0.006614                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu02.inst       0.000244                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu02.data       0.007520                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu03.inst       0.000037                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu03.data       0.006402                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu04.inst       0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu04.data       0.004898                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu05.inst       0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu05.data       0.005816                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu06.inst       0.000005                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu06.data       0.006168                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu07.inst       0.000025                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu07.data       0.005204                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu08.inst       0.000004                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu08.data       0.005252                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu09.inst       0.000004                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu09.data       0.004825                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu10.data       0.005490                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu11.inst       0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu11.data       0.004767                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu12.inst       0.000305                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu12.data       0.005533                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu13.data       0.003557                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu14.inst       0.000007                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu14.data       0.004669                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu15.inst       0.000020                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu15.data       0.004357                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.805304                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16252                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          111                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2190                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        13563                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          388                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.991943                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  57801246                       # Number of tag accesses
system.l2.tags.data_accesses                 57801246                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks       826478                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           826478                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks         6568                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             6568                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu00.data               1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu01.data               2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu09.data               1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    4                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu00.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu02.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu03.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu06.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu12.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  5                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::cpu00.data            28498                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu01.data            26018                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu02.data            25997                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu03.data            26012                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu04.data            26266                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu05.data            25959                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu06.data            26029                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu07.data            25901                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu08.data            26346                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu09.data            26039                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu10.data            25967                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu11.data            25908                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu12.data            26335                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu13.data            26005                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu14.data            25950                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu15.data            25896                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                419126                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu00.inst          5662                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu01.inst           277                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu02.inst           378                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu03.inst           436                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu04.inst           379                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu05.inst           432                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu06.inst           375                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu07.inst           439                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu08.inst           373                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu09.inst           434                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu10.inst           372                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu11.inst           435                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu12.inst           456                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu13.inst           383                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu14.inst           441                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu15.inst           431                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              11703                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu00.data        26861                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu01.data        16597                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu02.data        17912                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu03.data        17313                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu04.data        22497                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu05.data        17575                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu06.data        19534                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu07.data        18371                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu08.data        26860                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu09.data        17999                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu10.data        19409                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu11.data        17794                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu12.data        22641                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu13.data        17976                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu14.data        20080                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu15.data        19753                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            319172                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu00.inst                5662                       # number of demand (read+write) hits
system.l2.demand_hits::cpu00.data               55359                       # number of demand (read+write) hits
system.l2.demand_hits::cpu01.inst                 277                       # number of demand (read+write) hits
system.l2.demand_hits::cpu01.data               42615                       # number of demand (read+write) hits
system.l2.demand_hits::cpu02.inst                 378                       # number of demand (read+write) hits
system.l2.demand_hits::cpu02.data               43909                       # number of demand (read+write) hits
system.l2.demand_hits::cpu03.inst                 436                       # number of demand (read+write) hits
system.l2.demand_hits::cpu03.data               43325                       # number of demand (read+write) hits
system.l2.demand_hits::cpu04.inst                 379                       # number of demand (read+write) hits
system.l2.demand_hits::cpu04.data               48763                       # number of demand (read+write) hits
system.l2.demand_hits::cpu05.inst                 432                       # number of demand (read+write) hits
system.l2.demand_hits::cpu05.data               43534                       # number of demand (read+write) hits
system.l2.demand_hits::cpu06.inst                 375                       # number of demand (read+write) hits
system.l2.demand_hits::cpu06.data               45563                       # number of demand (read+write) hits
system.l2.demand_hits::cpu07.inst                 439                       # number of demand (read+write) hits
system.l2.demand_hits::cpu07.data               44272                       # number of demand (read+write) hits
system.l2.demand_hits::cpu08.inst                 373                       # number of demand (read+write) hits
system.l2.demand_hits::cpu08.data               53206                       # number of demand (read+write) hits
system.l2.demand_hits::cpu09.inst                 434                       # number of demand (read+write) hits
system.l2.demand_hits::cpu09.data               44038                       # number of demand (read+write) hits
system.l2.demand_hits::cpu10.inst                 372                       # number of demand (read+write) hits
system.l2.demand_hits::cpu10.data               45376                       # number of demand (read+write) hits
system.l2.demand_hits::cpu11.inst                 435                       # number of demand (read+write) hits
system.l2.demand_hits::cpu11.data               43702                       # number of demand (read+write) hits
system.l2.demand_hits::cpu12.inst                 456                       # number of demand (read+write) hits
system.l2.demand_hits::cpu12.data               48976                       # number of demand (read+write) hits
system.l2.demand_hits::cpu13.inst                 383                       # number of demand (read+write) hits
system.l2.demand_hits::cpu13.data               43981                       # number of demand (read+write) hits
system.l2.demand_hits::cpu14.inst                 441                       # number of demand (read+write) hits
system.l2.demand_hits::cpu14.data               46030                       # number of demand (read+write) hits
system.l2.demand_hits::cpu15.inst                 431                       # number of demand (read+write) hits
system.l2.demand_hits::cpu15.data               45649                       # number of demand (read+write) hits
system.l2.demand_hits::total                   750001                       # number of demand (read+write) hits
system.l2.overall_hits::cpu00.inst               5662                       # number of overall hits
system.l2.overall_hits::cpu00.data              55359                       # number of overall hits
system.l2.overall_hits::cpu01.inst                277                       # number of overall hits
system.l2.overall_hits::cpu01.data              42615                       # number of overall hits
system.l2.overall_hits::cpu02.inst                378                       # number of overall hits
system.l2.overall_hits::cpu02.data              43909                       # number of overall hits
system.l2.overall_hits::cpu03.inst                436                       # number of overall hits
system.l2.overall_hits::cpu03.data              43325                       # number of overall hits
system.l2.overall_hits::cpu04.inst                379                       # number of overall hits
system.l2.overall_hits::cpu04.data              48763                       # number of overall hits
system.l2.overall_hits::cpu05.inst                432                       # number of overall hits
system.l2.overall_hits::cpu05.data              43534                       # number of overall hits
system.l2.overall_hits::cpu06.inst                375                       # number of overall hits
system.l2.overall_hits::cpu06.data              45563                       # number of overall hits
system.l2.overall_hits::cpu07.inst                439                       # number of overall hits
system.l2.overall_hits::cpu07.data              44272                       # number of overall hits
system.l2.overall_hits::cpu08.inst                373                       # number of overall hits
system.l2.overall_hits::cpu08.data              53206                       # number of overall hits
system.l2.overall_hits::cpu09.inst                434                       # number of overall hits
system.l2.overall_hits::cpu09.data              44038                       # number of overall hits
system.l2.overall_hits::cpu10.inst                372                       # number of overall hits
system.l2.overall_hits::cpu10.data              45376                       # number of overall hits
system.l2.overall_hits::cpu11.inst                435                       # number of overall hits
system.l2.overall_hits::cpu11.data              43702                       # number of overall hits
system.l2.overall_hits::cpu12.inst                456                       # number of overall hits
system.l2.overall_hits::cpu12.data              48976                       # number of overall hits
system.l2.overall_hits::cpu13.inst                383                       # number of overall hits
system.l2.overall_hits::cpu13.data              43981                       # number of overall hits
system.l2.overall_hits::cpu14.inst                441                       # number of overall hits
system.l2.overall_hits::cpu14.data              46030                       # number of overall hits
system.l2.overall_hits::cpu15.inst                431                       # number of overall hits
system.l2.overall_hits::cpu15.data              45649                       # number of overall hits
system.l2.overall_hits::total                  750001                       # number of overall hits
system.l2.UpgradeReq_misses::cpu00.data             1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu01.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu02.data             1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu03.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu04.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu05.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu06.data             1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu07.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu08.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu09.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu10.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu11.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu12.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu13.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu14.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu15.data             1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 28                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu00.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu01.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                2                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::cpu00.data          10501                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu01.data           5859                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu02.data           6038                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu03.data           5788                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu04.data           6359                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu05.data           5821                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu06.data           6030                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu07.data           5875                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu08.data           6630                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu09.data           5812                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu10.data           6070                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu11.data           5864                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu12.data           6389                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu13.data           5809                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu14.data           6107                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu15.data           6296                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              101248                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu00.inst         2026                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu01.inst          204                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu02.inst           36                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu03.inst           19                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu04.inst           18                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu05.inst           20                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu06.inst           23                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu07.inst           19                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu08.inst           24                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu09.inst           19                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu10.inst           25                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu11.inst           19                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu12.inst           36                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu13.inst           15                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu14.inst           19                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu15.inst           26                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2548                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu00.data         3148                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu01.data         3407                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu02.data         3786                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu03.data         2905                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu04.data         2646                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu05.data         2729                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu06.data         2804                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu07.data         2367                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu08.data         2410                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu09.data         2583                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu10.data         2468                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu11.data         2576                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu12.data         2644                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu13.data         2403                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu14.data         2491                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu15.data         2414                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           43781                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu00.inst              2026                       # number of demand (read+write) misses
system.l2.demand_misses::cpu00.data             13649                       # number of demand (read+write) misses
system.l2.demand_misses::cpu01.inst               204                       # number of demand (read+write) misses
system.l2.demand_misses::cpu01.data              9266                       # number of demand (read+write) misses
system.l2.demand_misses::cpu02.inst                36                       # number of demand (read+write) misses
system.l2.demand_misses::cpu02.data              9824                       # number of demand (read+write) misses
system.l2.demand_misses::cpu03.inst                19                       # number of demand (read+write) misses
system.l2.demand_misses::cpu03.data              8693                       # number of demand (read+write) misses
system.l2.demand_misses::cpu04.inst                18                       # number of demand (read+write) misses
system.l2.demand_misses::cpu04.data              9005                       # number of demand (read+write) misses
system.l2.demand_misses::cpu05.inst                20                       # number of demand (read+write) misses
system.l2.demand_misses::cpu05.data              8550                       # number of demand (read+write) misses
system.l2.demand_misses::cpu06.inst                23                       # number of demand (read+write) misses
system.l2.demand_misses::cpu06.data              8834                       # number of demand (read+write) misses
system.l2.demand_misses::cpu07.inst                19                       # number of demand (read+write) misses
system.l2.demand_misses::cpu07.data              8242                       # number of demand (read+write) misses
system.l2.demand_misses::cpu08.inst                24                       # number of demand (read+write) misses
system.l2.demand_misses::cpu08.data              9040                       # number of demand (read+write) misses
system.l2.demand_misses::cpu09.inst                19                       # number of demand (read+write) misses
system.l2.demand_misses::cpu09.data              8395                       # number of demand (read+write) misses
system.l2.demand_misses::cpu10.inst                25                       # number of demand (read+write) misses
system.l2.demand_misses::cpu10.data              8538                       # number of demand (read+write) misses
system.l2.demand_misses::cpu11.inst                19                       # number of demand (read+write) misses
system.l2.demand_misses::cpu11.data              8440                       # number of demand (read+write) misses
system.l2.demand_misses::cpu12.inst                36                       # number of demand (read+write) misses
system.l2.demand_misses::cpu12.data              9033                       # number of demand (read+write) misses
system.l2.demand_misses::cpu13.inst                15                       # number of demand (read+write) misses
system.l2.demand_misses::cpu13.data              8212                       # number of demand (read+write) misses
system.l2.demand_misses::cpu14.inst                19                       # number of demand (read+write) misses
system.l2.demand_misses::cpu14.data              8598                       # number of demand (read+write) misses
system.l2.demand_misses::cpu15.inst                26                       # number of demand (read+write) misses
system.l2.demand_misses::cpu15.data              8710                       # number of demand (read+write) misses
system.l2.demand_misses::total                 147577                       # number of demand (read+write) misses
system.l2.overall_misses::cpu00.inst             2026                       # number of overall misses
system.l2.overall_misses::cpu00.data            13649                       # number of overall misses
system.l2.overall_misses::cpu01.inst              204                       # number of overall misses
system.l2.overall_misses::cpu01.data             9266                       # number of overall misses
system.l2.overall_misses::cpu02.inst               36                       # number of overall misses
system.l2.overall_misses::cpu02.data             9824                       # number of overall misses
system.l2.overall_misses::cpu03.inst               19                       # number of overall misses
system.l2.overall_misses::cpu03.data             8693                       # number of overall misses
system.l2.overall_misses::cpu04.inst               18                       # number of overall misses
system.l2.overall_misses::cpu04.data             9005                       # number of overall misses
system.l2.overall_misses::cpu05.inst               20                       # number of overall misses
system.l2.overall_misses::cpu05.data             8550                       # number of overall misses
system.l2.overall_misses::cpu06.inst               23                       # number of overall misses
system.l2.overall_misses::cpu06.data             8834                       # number of overall misses
system.l2.overall_misses::cpu07.inst               19                       # number of overall misses
system.l2.overall_misses::cpu07.data             8242                       # number of overall misses
system.l2.overall_misses::cpu08.inst               24                       # number of overall misses
system.l2.overall_misses::cpu08.data             9040                       # number of overall misses
system.l2.overall_misses::cpu09.inst               19                       # number of overall misses
system.l2.overall_misses::cpu09.data             8395                       # number of overall misses
system.l2.overall_misses::cpu10.inst               25                       # number of overall misses
system.l2.overall_misses::cpu10.data             8538                       # number of overall misses
system.l2.overall_misses::cpu11.inst               19                       # number of overall misses
system.l2.overall_misses::cpu11.data             8440                       # number of overall misses
system.l2.overall_misses::cpu12.inst               36                       # number of overall misses
system.l2.overall_misses::cpu12.data             9033                       # number of overall misses
system.l2.overall_misses::cpu13.inst               15                       # number of overall misses
system.l2.overall_misses::cpu13.data             8212                       # number of overall misses
system.l2.overall_misses::cpu14.inst               19                       # number of overall misses
system.l2.overall_misses::cpu14.data             8598                       # number of overall misses
system.l2.overall_misses::cpu15.inst               26                       # number of overall misses
system.l2.overall_misses::cpu15.data             8710                       # number of overall misses
system.l2.overall_misses::total                147577                       # number of overall misses
system.l2.UpgradeReq_miss_latency::cpu01.data        17415                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu02.data        17415                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu03.data        33669                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu04.data        33669                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu05.data        33669                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu06.data        16254                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu07.data        33669                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu08.data        32508                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu09.data        33669                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu10.data        32508                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu11.data        32508                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu12.data        33669                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu13.data        33669                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu14.data        32508                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu15.data        16254                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       433053                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu00.data   2297734373                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu01.data   1283970968                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu02.data   1323472922                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu03.data   1269089229                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu04.data   1393844093                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu05.data   1276109166                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu06.data   1323468371                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu07.data   1287385164                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu08.data   1452761446                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu09.data   1273872568                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu10.data   1331769671                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu11.data   1284820220                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu12.data   1400044572                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu13.data   1269913314                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu14.data   1338929535                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu15.data   1384596912                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   22191782524                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu00.inst    441835965                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu01.inst     44367650                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu02.inst      6888213                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu03.inst      3096387                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu04.inst      2953584                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu05.inst      3161160                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu06.inst      3851344                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu07.inst      3316977                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu08.inst      3968298                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu09.inst      3187803                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu10.inst      3420306                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu11.inst      2780595                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu12.inst      7033338                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu13.inst      2006208                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu14.inst      3408696                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu15.inst      4740363                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    540016887                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu00.data    689325557                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu01.data    745216982                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu02.data    827919862                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu03.data    635542757                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu04.data    579042079                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu05.data    596990075                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu06.data    613662273                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu07.data    517991659                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu08.data    527247865                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu09.data    565235098                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu10.data    539813934                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu11.data    563620093                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu12.data    578420902                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu13.data    525680285                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu14.data    545137733                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu15.data    528485368                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   9579332522                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu00.inst    441835965                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu00.data   2987059930                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu01.inst     44367650                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu01.data   2029187950                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu02.inst      6888213                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu02.data   2151392784                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu03.inst      3096387                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu03.data   1904631986                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu04.inst      2953584                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu04.data   1972886172                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu05.inst      3161160                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu05.data   1873099241                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu06.inst      3851344                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu06.data   1937130644                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu07.inst      3316977                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu07.data   1805376823                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu08.inst      3968298                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu08.data   1980009311                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu09.inst      3187803                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu09.data   1839107666                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu10.inst      3420306                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu10.data   1871583605                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu11.inst      2780595                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu11.data   1848440313                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu12.inst      7033338                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu12.data   1978465474                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu13.inst      2006208                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu13.data   1795593599                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu14.inst      3408696                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu14.data   1884067268                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu15.inst      4740363                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu15.data   1913082280                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      32311131933                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu00.inst    441835965                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu00.data   2987059930                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu01.inst     44367650                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu01.data   2029187950                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu02.inst      6888213                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu02.data   2151392784                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu03.inst      3096387                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu03.data   1904631986                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu04.inst      2953584                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu04.data   1972886172                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu05.inst      3161160                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu05.data   1873099241                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu06.inst      3851344                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu06.data   1937130644                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu07.inst      3316977                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu07.data   1805376823                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu08.inst      3968298                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu08.data   1980009311                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu09.inst      3187803                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu09.data   1839107666                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu10.inst      3420306                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu10.data   1871583605                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu11.inst      2780595                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu11.data   1848440313                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu12.inst      7033338                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu12.data   1978465474                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu13.inst      2006208                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu13.data   1795593599                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu14.inst      3408696                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu14.data   1884067268                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu15.inst      4740363                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu15.data   1913082280                       # number of overall miss cycles
system.l2.overall_miss_latency::total     32311131933                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks       826478                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       826478                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks         6568                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         6568                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu00.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu01.data            4                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu02.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu03.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu04.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu05.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu06.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu07.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu08.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu09.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu10.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu11.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu12.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu13.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu14.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu15.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               32                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu00.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu01.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu02.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu03.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu06.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu12.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              7                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu00.data        38999                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu01.data        31877                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu02.data        32035                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu03.data        31800                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu04.data        32625                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu05.data        31780                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu06.data        32059                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu07.data        31776                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu08.data        32976                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu09.data        31851                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu10.data        32037                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu11.data        31772                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu12.data        32724                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu13.data        31814                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu14.data        32057                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu15.data        32192                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            520374                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu00.inst         7688                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu01.inst          481                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu02.inst          414                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu03.inst          455                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu04.inst          397                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu05.inst          452                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu06.inst          398                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu07.inst          458                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu08.inst          397                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu09.inst          453                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu10.inst          397                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu11.inst          454                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu12.inst          492                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu13.inst          398                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu14.inst          460                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu15.inst          457                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          14251                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu00.data        30009                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu01.data        20004                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu02.data        21698                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu03.data        20218                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu04.data        25143                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu05.data        20304                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu06.data        22338                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu07.data        20738                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu08.data        29270                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu09.data        20582                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu10.data        21877                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu11.data        20370                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu12.data        25285                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu13.data        20379                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu14.data        22571                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu15.data        22167                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        362953                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu00.inst            7688                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu00.data           69008                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu01.inst             481                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu01.data           51881                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu02.inst             414                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu02.data           53733                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu03.inst             455                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu03.data           52018                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu04.inst             397                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu04.data           57768                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu05.inst             452                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu05.data           52084                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu06.inst             398                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu06.data           54397                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu07.inst             458                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu07.data           52514                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu08.inst             397                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu08.data           62246                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu09.inst             453                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu09.data           52433                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu10.inst             397                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu10.data           53914                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu11.inst             454                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu11.data           52142                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu12.inst             492                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu12.data           58009                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu13.inst             398                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu13.data           52193                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu14.inst             460                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu14.data           54628                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu15.inst             457                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu15.data           54359                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               897578                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu00.inst           7688                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu00.data          69008                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu01.inst            481                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu01.data          51881                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu02.inst            414                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu02.data          53733                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu03.inst            455                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu03.data          52018                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu04.inst            397                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu04.data          57768                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu05.inst            452                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu05.data          52084                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu06.inst            398                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu06.data          54397                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu07.inst            458                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu07.data          52514                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu08.inst            397                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu08.data          62246                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu09.inst            453                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu09.data          52433                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu10.inst            397                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu10.data          53914                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu11.inst            454                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu11.data          52142                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu12.inst            492                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu12.data          58009                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu13.inst            398                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu13.data          52193                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu14.inst            460                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu14.data          54628                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu15.inst            457                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu15.data          54359                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              897578                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::cpu00.data     0.500000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu01.data     0.500000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu02.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu03.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu04.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu05.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu06.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu07.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu08.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu09.data     0.666667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu10.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu11.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu12.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu13.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu14.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu15.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.875000                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu00.data     0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu01.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.285714                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu00.data     0.269263                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu01.data     0.183800                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu02.data     0.188481                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu03.data     0.182013                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu04.data     0.194912                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu05.data     0.183166                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu06.data     0.188091                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu07.data     0.184888                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu08.data     0.201055                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu09.data     0.182475                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu10.data     0.189468                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu11.data     0.184565                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu12.data     0.195239                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu13.data     0.182593                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu14.data     0.190504                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu15.data     0.195577                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.194568                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu00.inst     0.263528                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu01.inst     0.424116                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu02.inst     0.086957                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu03.inst     0.041758                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu04.inst     0.045340                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu05.inst     0.044248                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu06.inst     0.057789                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu07.inst     0.041485                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu08.inst     0.060453                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu09.inst     0.041943                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu10.inst     0.062972                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu11.inst     0.041850                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu12.inst     0.073171                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu13.inst     0.037688                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu14.inst     0.041304                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu15.inst     0.056893                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.178794                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu00.data     0.104902                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu01.data     0.170316                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu02.data     0.174486                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu03.data     0.143684                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu04.data     0.105238                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu05.data     0.134407                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu06.data     0.125526                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu07.data     0.114138                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu08.data     0.082337                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu09.data     0.125498                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu10.data     0.112813                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu11.data     0.126460                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu12.data     0.104568                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu13.data     0.117916                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu14.data     0.110363                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu15.data     0.108901                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.120624                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu00.inst       0.263528                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu00.data       0.197789                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu01.inst       0.424116                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu01.data       0.178601                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu02.inst       0.086957                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu02.data       0.182830                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu03.inst       0.041758                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu03.data       0.167115                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu04.inst       0.045340                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu04.data       0.155882                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu05.inst       0.044248                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu05.data       0.164158                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu06.inst       0.057789                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu06.data       0.162399                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu07.inst       0.041485                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu07.data       0.156949                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu08.inst       0.060453                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu08.data       0.145230                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu09.inst       0.041943                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu09.data       0.160109                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu10.inst       0.062972                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu10.data       0.158363                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu11.inst       0.041850                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu11.data       0.161866                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu12.inst       0.073171                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu12.data       0.155717                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu13.inst       0.037688                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu13.data       0.157339                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu14.inst       0.041304                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu14.data       0.157392                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu15.inst       0.056893                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu15.data       0.160231                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.164417                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu00.inst      0.263528                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu00.data      0.197789                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu01.inst      0.424116                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu01.data      0.178601                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu02.inst      0.086957                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu02.data      0.182830                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu03.inst      0.041758                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu03.data      0.167115                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu04.inst      0.045340                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu04.data      0.155882                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu05.inst      0.044248                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu05.data      0.164158                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu06.inst      0.057789                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu06.data      0.162399                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu07.inst      0.041485                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu07.data      0.156949                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu08.inst      0.060453                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu08.data      0.145230                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu09.inst      0.041943                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu09.data      0.160109                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu10.inst      0.062972                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu10.data      0.158363                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu11.inst      0.041850                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu11.data      0.161866                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu12.inst      0.073171                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu12.data      0.155717                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu13.inst      0.037688                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu13.data      0.157339                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu14.inst      0.041304                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu14.data      0.157392                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu15.inst      0.056893                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu15.data      0.160231                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.164417                       # miss rate for overall accesses
system.l2.UpgradeReq_avg_miss_latency::cpu01.data  8707.500000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu02.data        17415                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu03.data 16834.500000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu04.data 16834.500000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu05.data 16834.500000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu06.data        16254                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu07.data 16834.500000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu08.data        16254                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu09.data 16834.500000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu10.data        16254                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu11.data        16254                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu12.data 16834.500000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu13.data 16834.500000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu14.data        16254                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu15.data        16254                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 15466.178571                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu00.data 218811.005904                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu01.data 219145.070490                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu02.data 219190.613117                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu03.data 219262.133552                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu04.data 219192.340462                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu05.data 219225.075760                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu06.data 219480.658541                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu07.data 219129.389617                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu08.data 219119.373454                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu09.data 219179.726084                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu10.data 219401.922735                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu11.data 219103.038881                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu12.data 219133.600250                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu13.data 218611.346876                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu14.data 219245.052399                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu15.data 219916.917408                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 219182.428532                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu00.inst 218082.904738                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu01.inst 217488.480392                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu02.inst 191339.250000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu03.inst 162967.736842                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu04.inst       164088                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu05.inst       158058                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu06.inst 167449.739130                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu07.inst 174577.736842                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu08.inst 165345.750000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu09.inst 167779.105263                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu10.inst 136812.240000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu11.inst 146347.105263                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu12.inst 195370.500000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu13.inst 133747.200000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu14.inst 179405.052632                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu15.inst 182321.653846                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 211937.553768                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu00.data 218972.540343                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu01.data 218731.136484                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu02.data 218679.308505                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu03.data 218775.475731                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu04.data 218836.764550                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu05.data 218757.814218                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu06.data 218852.451141                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu07.data 218838.892691                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu08.data 218775.047718                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu09.data 218828.919086                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu10.data 218725.256888                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu11.data 218796.619953                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu12.data 218767.360817                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu13.data 218760.002081                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu14.data 218842.927740                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu15.data 218925.173157                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 218801.135698                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu00.inst 218082.904738                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu00.data 218848.262144                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu01.inst 217488.480392                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu01.data 218992.871789                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu02.inst 191339.250000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu02.data 218993.565147                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu03.inst 162967.736842                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu03.data 219099.503739                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu04.inst       164088                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu04.data 219087.859189                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu05.inst       158058                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu05.data 219075.934620                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu06.inst 167449.739130                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu06.data 219281.259226                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu07.inst 174577.736842                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu07.data 219045.962509                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu08.inst 165345.750000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu08.data 219027.578650                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu09.inst 167779.105263                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu09.data 219071.788684                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu10.inst 136812.240000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu10.data 219206.325252                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu11.inst 146347.105263                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu11.data 219009.515758                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu12.inst 195370.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu12.data 219026.400310                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu13.inst 133747.200000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu13.data 218654.846444                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu14.inst 179405.052632                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu14.data 219128.549430                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu15.inst 182321.653846                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu15.data 219642.052813                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 218944.225272                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu00.inst 218082.904738                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu00.data 218848.262144                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu01.inst 217488.480392                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu01.data 218992.871789                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu02.inst 191339.250000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu02.data 218993.565147                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu03.inst 162967.736842                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu03.data 219099.503739                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu04.inst       164088                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu04.data 219087.859189                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu05.inst       158058                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu05.data 219075.934620                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu06.inst 167449.739130                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu06.data 219281.259226                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu07.inst 174577.736842                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu07.data 219045.962509                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu08.inst 165345.750000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu08.data 219027.578650                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu09.inst 167779.105263                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu09.data 219071.788684                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu10.inst 136812.240000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu10.data 219206.325252                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu11.inst 146347.105263                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu11.data 219009.515758                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu12.inst 195370.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu12.data 219026.400310                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu13.inst 133747.200000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu13.data 218654.846444                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu14.inst 179405.052632                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu14.data 219128.549430                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu15.inst 182321.653846                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu15.data 219642.052813                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 218944.225272                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs              64021                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets             1234                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      7140                       # number of cycles access was blocked
system.l2.blocked::no_targets                      15                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs       8.966527                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets    82.266667                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                91915                       # number of writebacks
system.l2.writebacks::total                     91915                       # number of writebacks
system.l2.ReadExReq_mshr_hits::cpu07.data            1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::cpu11.data            1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                2                       # number of ReadExReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu00.inst           13                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu01.inst            5                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu02.inst           14                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu03.inst           17                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu04.inst           16                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu05.inst           18                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu06.inst           21                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu07.inst           16                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu08.inst           21                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu09.inst           15                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu10.inst           25                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu11.inst           18                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu12.inst           17                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu13.inst           15                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu14.inst           15                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu15.inst           12                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           258                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu00.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu01.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu02.data            9                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu03.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu04.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu05.data            7                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu06.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu07.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu08.data            8                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu09.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu10.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu11.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu12.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu13.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu14.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu15.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           83                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::cpu00.inst             13                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu00.data              3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu01.inst              5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu01.data              3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu02.inst             14                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu02.data              9                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu03.inst             17                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu03.data              6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu04.inst             16                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu04.data              6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu05.inst             18                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu05.data              7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu06.inst             21                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu06.data              4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu07.inst             16                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu07.data              5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu08.inst             21                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu08.data              8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu09.inst             15                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu09.data              5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu10.inst             25                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu10.data              6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu11.inst             18                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu11.data              7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu12.inst             17                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu12.data              5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu13.inst             15                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu13.data              6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu14.inst             15                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu14.data              3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu15.inst             12                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu15.data              2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 343                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu00.inst            13                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu00.data             3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu01.inst             5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu01.data             3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu02.inst            14                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu02.data             9                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu03.inst            17                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu03.data             6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu04.inst            16                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu04.data             6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu05.inst            18                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu05.data             7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu06.inst            21                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu06.data             4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu07.inst            16                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu07.data             5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu08.inst            21                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu08.data             8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu09.inst            15                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu09.data             5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu10.inst            25                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu10.data             6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu11.inst            18                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu11.data             7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu12.inst            17                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu12.data             5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu13.inst            15                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu13.data             6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu14.inst            15                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu14.data             3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu15.inst            12                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu15.data             2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                343                       # number of overall MSHR hits
system.l2.CleanEvict_mshr_misses::writebacks            3                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             3                       # number of CleanEvict MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu00.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu01.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu02.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu03.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu04.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu05.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu06.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu07.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu08.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu09.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu10.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu11.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu12.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu13.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu14.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu15.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            28                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu00.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu01.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            2                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu00.data        10501                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu01.data         5859                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu02.data         6038                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu03.data         5788                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu04.data         6359                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu05.data         5821                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu06.data         6030                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu07.data         5874                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu08.data         6630                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu09.data         5812                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu10.data         6070                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu11.data         5863                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu12.data         6389                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu13.data         5809                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu14.data         6107                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu15.data         6296                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         101246                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu00.inst         2013                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu01.inst          199                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu02.inst           22                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu03.inst            2                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu04.inst            2                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu05.inst            2                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu06.inst            2                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu07.inst            3                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu08.inst            3                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu09.inst            4                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu11.inst            1                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu12.inst           19                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu14.inst            4                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu15.inst           14                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2290                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu00.data         3145                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu01.data         3404                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu02.data         3777                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu03.data         2899                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu04.data         2640                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu05.data         2722                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu06.data         2800                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu07.data         2363                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu08.data         2402                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu09.data         2578                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu10.data         2462                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu11.data         2570                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu12.data         2639                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu13.data         2397                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu14.data         2488                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu15.data         2412                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        43698                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu00.inst         2013                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu00.data        13646                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu01.inst          199                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu01.data         9263                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu02.inst           22                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu02.data         9815                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu03.inst            2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu03.data         8687                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu04.inst            2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu04.data         8999                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu05.inst            2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu05.data         8543                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu06.inst            2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu06.data         8830                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu07.inst            3                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu07.data         8237                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu08.inst            3                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu08.data         9032                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu09.inst            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu09.data         8390                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu10.data         8532                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu11.inst            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu11.data         8433                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu12.inst           19                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu12.data         9028                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu13.data         8206                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu14.inst            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu14.data         8595                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu15.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu15.data         8708                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            147234                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu00.inst         2013                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu00.data        13646                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu01.inst          199                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu01.data         9263                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu02.inst           22                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu02.data         9815                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu03.inst            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu03.data         8687                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu04.inst            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu04.data         8999                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu05.inst            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu05.data         8543                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu06.inst            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu06.data         8830                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu07.inst            3                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu07.data         8237                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu08.inst            3                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu08.data         9032                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu09.inst            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu09.data         8390                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu10.data         8532                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu11.inst            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu11.data         8433                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu12.inst           19                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu12.data         9028                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu13.data         8206                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu14.inst            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu14.data         8595                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu15.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu15.data         8708                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           147234                       # number of overall MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::cpu00.data        13867                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu01.data        27333                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu02.data        13506                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu03.data        25144                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu04.data        26156                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu05.data        25282                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu06.data        12512                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu07.data        24608                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu08.data        24270                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu09.data        24814                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu10.data        23620                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu11.data        24209                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu12.data        25390                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu13.data        25650                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu14.data        24378                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu15.data        11724                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       352463                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu00.data        13047                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu01.data        13435                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total        26482                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu00.data   2254713202                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu01.data   1259948513                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu02.data   1298687680                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu03.data   1245337403                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu04.data   1367694218                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu05.data   1252220470                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu06.data   1298734463                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu07.data   1263175360                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu08.data   1425562745                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu09.data   1250002116                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu10.data   1306939696                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu11.data   1260592780                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu12.data   1373812733                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu13.data   1246061239                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu14.data   1313864490                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu15.data   1358812275                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  21776159383                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu00.inst    431546880                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu01.inst     42734728                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu02.inst      4726183                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu03.inst       428852                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu04.inst       431683                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu05.inst       428843                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu06.inst       429104                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu07.inst       642439                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu08.inst       644582                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu09.inst       880100                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu11.inst       215616                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu12.inst      4119530                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu14.inst       868977                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu15.inst      3000136                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    491097653                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu00.data    675878576                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu01.data    730923197                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu02.data    811026466                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu03.data    622812689                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu04.data    567209208                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu05.data    584968599                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu06.data    601647023                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu07.data    507770393                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu08.data    516052481                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu09.data    554035916                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu10.data    529116218                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu11.data    552436361                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu12.data    567031931                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu13.data    515041637                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu14.data    534520864                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu15.data    518313649                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   9388785208                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu00.inst    431546880                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu00.data   2930591778                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu01.inst     42734728                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu01.data   1990871710                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu02.inst      4726183                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu02.data   2109714146                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu03.inst       428852                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu03.data   1868150092                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu04.inst       431683                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu04.data   1934903426                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu05.inst       428843                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu05.data   1837189069                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu06.inst       429104                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu06.data   1900381486                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu07.inst       642439                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu07.data   1770945753                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu08.inst       644582                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu08.data   1941615226                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu09.inst       880100                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu09.data   1804038032                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu10.data   1836055914                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu11.inst       215616                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu11.data   1813029141                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu12.inst      4119530                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu12.data   1940844664                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu13.data   1761102876                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu14.inst       868977                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu14.data   1848385354                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu15.inst      3000136                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu15.data   1877125924                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  31656042244                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu00.inst    431546880                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu00.data   2930591778                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu01.inst     42734728                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu01.data   1990871710                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu02.inst      4726183                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu02.data   2109714146                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu03.inst       428852                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu03.data   1868150092                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu04.inst       431683                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu04.data   1934903426                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu05.inst       428843                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu05.data   1837189069                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu06.inst       429104                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu06.data   1900381486                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu07.inst       642439                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu07.data   1770945753                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu08.inst       644582                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu08.data   1941615226                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu09.inst       880100                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu09.data   1804038032                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu10.data   1836055914                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu11.inst       215616                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu11.data   1813029141                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu12.inst      4119530                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu12.data   1940844664                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu13.data   1761102876                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu14.inst       868977                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu14.data   1848385354                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu15.inst      3000136                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu15.data   1877125924                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  31656042244                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu00.data     0.500000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu01.data     0.500000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu02.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu03.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu04.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu05.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu06.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu07.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu08.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu09.data     0.666667                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu10.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu11.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu12.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu13.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu14.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu15.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.875000                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu00.data     0.500000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu01.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.285714                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu00.data     0.269263                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu01.data     0.183800                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu02.data     0.188481                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu03.data     0.182013                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu04.data     0.194912                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu05.data     0.183166                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu06.data     0.188091                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu07.data     0.184856                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu08.data     0.201055                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu09.data     0.182475                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu10.data     0.189468                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu11.data     0.184534                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu12.data     0.195239                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu13.data     0.182593                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu14.data     0.190504                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu15.data     0.195577                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.194564                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu00.inst     0.261837                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu01.inst     0.413721                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu02.inst     0.053140                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu03.inst     0.004396                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu04.inst     0.005038                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu05.inst     0.004425                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu06.inst     0.005025                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu07.inst     0.006550                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu08.inst     0.007557                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu09.inst     0.008830                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu11.inst     0.002203                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu12.inst     0.038618                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu14.inst     0.008696                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu15.inst     0.030635                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.160690                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu00.data     0.104802                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu01.data     0.170166                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu02.data     0.174071                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu03.data     0.143387                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu04.data     0.104999                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu05.data     0.134062                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu06.data     0.125347                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu07.data     0.113945                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu08.data     0.082064                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu09.data     0.125255                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu10.data     0.112538                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu11.data     0.126166                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu12.data     0.104370                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu13.data     0.117621                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu14.data     0.110230                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu15.data     0.108810                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.120396                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu00.inst     0.261837                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu00.data     0.197745                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu01.inst     0.413721                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu01.data     0.178543                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu02.inst     0.053140                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu02.data     0.182662                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu03.inst     0.004396                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu03.data     0.167000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu04.inst     0.005038                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu04.data     0.155778                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu05.inst     0.004425                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu05.data     0.164024                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu06.inst     0.005025                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu06.data     0.162325                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu07.inst     0.006550                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu07.data     0.156853                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu08.inst     0.007557                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu08.data     0.145102                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu09.inst     0.008830                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu09.data     0.160014                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu10.data     0.158252                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu11.inst     0.002203                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu11.data     0.161731                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu12.inst     0.038618                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu12.data     0.155631                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu13.data     0.157224                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu14.inst     0.008696                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu14.data     0.157337                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu15.inst     0.030635                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu15.data     0.160194                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.164035                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu00.inst     0.261837                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu00.data     0.197745                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu01.inst     0.413721                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu01.data     0.178543                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu02.inst     0.053140                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu02.data     0.182662                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu03.inst     0.004396                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu03.data     0.167000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu04.inst     0.005038                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu04.data     0.155778                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu05.inst     0.004425                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu05.data     0.164024                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu06.inst     0.005025                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu06.data     0.162325                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu07.inst     0.006550                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu07.data     0.156853                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu08.inst     0.007557                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu08.data     0.145102                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu09.inst     0.008830                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu09.data     0.160014                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu10.data     0.158252                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu11.inst     0.002203                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu11.data     0.161731                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu12.inst     0.038618                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu12.data     0.155631                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu13.data     0.157224                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu14.inst     0.008696                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu14.data     0.157337                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu15.inst     0.030635                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu15.data     0.160194                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.164035                       # mshr miss rate for overall accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu00.data        13867                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu01.data 13666.500000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu02.data        13506                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu03.data        12572                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu04.data        13078                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu05.data        12641                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu06.data        12512                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu07.data        12304                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu08.data        12135                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu09.data        12407                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu10.data        11810                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu11.data 12104.500000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu12.data        12695                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu13.data        12825                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu14.data        12189                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu15.data        11724                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 12587.964286                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu00.data        13047                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu01.data        13435                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        13241                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu00.data 214714.141701                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu01.data 215044.975764                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu02.data 215085.736999                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu03.data 215158.500864                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu04.data 215080.078314                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu05.data 215121.193953                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu06.data 215378.849585                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu07.data 215045.175349                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu08.data 215017.005279                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu09.data 215072.628355                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu10.data 215311.317298                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu11.data 215008.149412                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu12.data 215027.818594                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu13.data 214505.291616                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu14.data 215140.738497                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu15.data 215821.517630                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 215081.676145                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu00.inst 214379.970194                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu01.inst 214747.376884                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu02.inst 214826.500000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu03.inst       214426                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu04.inst 215841.500000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu05.inst 214421.500000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu06.inst       214552                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu07.inst 214146.333333                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu08.inst 214860.666667                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu09.inst       220025                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu11.inst       215616                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu12.inst 216817.368421                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu14.inst 217244.250000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu15.inst 214295.428571                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 214453.123581                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu00.data 214905.747536                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu01.data 214724.793478                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu02.data 214727.684935                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu03.data 214837.077958                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu04.data 214851.972727                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu05.data 214903.967303                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu06.data 214873.936786                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu07.data 214883.788828                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu08.data 214842.831391                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu09.data 214909.199379                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu10.data 214913.167344                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu11.data 214955.782490                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu12.data 214866.211065                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu13.data 214869.268669                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu14.data 214839.575563                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu15.data 214889.572554                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 214856.176667                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu00.inst 214379.970194                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu00.data 214758.301187                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu01.inst 214747.376884                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu01.data 214927.314045                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu02.inst 214826.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu02.data 214947.951707                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu03.inst       214426                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu03.data 215051.236560                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu04.inst 215841.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu04.data 215013.159907                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu05.inst 214421.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu05.data 215051.980452                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu06.inst       214552                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu06.data 215218.741336                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu07.inst 214146.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu07.data 214998.877383                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu08.inst 214860.666667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu08.data 214970.684898                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu09.inst       220025                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu09.data 215022.411442                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu10.data 215196.426864                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu11.inst       215616                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu11.data 214992.190324                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu12.inst 216817.368421                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu12.data 214980.578644                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu13.data 214611.610529                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu14.inst 217244.250000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu14.data 215053.560675                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu15.inst 214295.428571                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu15.data 215563.381259                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 215004.973335                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu00.inst 214379.970194                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu00.data 214758.301187                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu01.inst 214747.376884                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu01.data 214927.314045                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu02.inst 214826.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu02.data 214947.951707                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu03.inst       214426                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu03.data 215051.236560                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu04.inst 215841.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu04.data 215013.159907                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu05.inst 214421.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu05.data 215051.980452                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu06.inst       214552                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu06.data 215218.741336                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu07.inst 214146.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu07.data 214998.877383                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu08.inst 214860.666667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu08.data 214970.684898                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu09.inst       220025                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu09.data 215022.411442                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu10.data 215196.426864                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu11.inst       215616                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu11.data 214992.190324                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu12.inst 216817.368421                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu12.data 214980.578644                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu13.data 214611.610529                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu14.inst 217244.250000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu14.data 215053.560675                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu15.inst 214295.428571                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu15.data 215563.381259                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 215004.973335                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp              45987                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        91915                       # Transaction distribution
system.membus.trans_dist::CleanEvict            37859                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              437                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             75                       # Transaction distribution
system.membus.trans_dist::ReadExReq            101186                       # Transaction distribution
system.membus.trans_dist::ReadExResp           101179                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         45988                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       424626                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 424626                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     15301184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                15301184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              422                       # Total snoops (count)
system.membus.snoop_fanout::samples            323296                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  323296    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              323296                       # Request fanout histogram
system.membus.reqLayer0.occupancy           815994771                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               8.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy          735830000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              7.2                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      1804627                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       894800                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests        17826                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           1055                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          604                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops          451                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp            381323                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       918393                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         8252                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           98404                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             374                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq            80                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            454                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           522089                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          522089                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         14251                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       367073                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu00.icache.mem_side::system.l2.cpu_side        22550                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu00.dcache.mem_side::system.l2.cpu_side       207751                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.icache.mem_side::system.l2.cpu_side         1064                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.dcache.mem_side::system.l2.cpu_side       155827                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.icache.mem_side::system.l2.cpu_side          876                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.dcache.mem_side::system.l2.cpu_side       161696                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.icache.mem_side::system.l2.cpu_side          994                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.dcache.mem_side::system.l2.cpu_side       156294                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.icache.mem_side::system.l2.cpu_side          840                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.dcache.mem_side::system.l2.cpu_side       174147                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.icache.mem_side::system.l2.cpu_side          987                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.dcache.mem_side::system.l2.cpu_side       156482                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.icache.mem_side::system.l2.cpu_side          842                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.dcache.mem_side::system.l2.cpu_side       163994                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.icache.mem_side::system.l2.cpu_side         1002                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.dcache.mem_side::system.l2.cpu_side       158034                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.icache.mem_side::system.l2.cpu_side          840                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.dcache.mem_side::system.l2.cpu_side       187616                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.icache.mem_side::system.l2.cpu_side          990                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.dcache.mem_side::system.l2.cpu_side       157541                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.icache.mem_side::system.l2.cpu_side          840                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.dcache.mem_side::system.l2.cpu_side       162509                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.icache.mem_side::system.l2.cpu_side          993                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.dcache.mem_side::system.l2.cpu_side       156928                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.icache.mem_side::system.l2.cpu_side         1089                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.dcache.mem_side::system.l2.cpu_side       174859                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.icache.mem_side::system.l2.cpu_side          842                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.dcache.mem_side::system.l2.cpu_side       157024                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.icache.mem_side::system.l2.cpu_side         1005                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.dcache.mem_side::system.l2.cpu_side       164985                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.icache.mem_side::system.l2.cpu_side          999                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.dcache.mem_side::system.l2.cpu_side       163267                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2695707                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.icache.mem_side::system.l2.cpu_side       951168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.dcache.mem_side::system.l2.cpu_side      8337216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.icache.mem_side::system.l2.cpu_side        37312                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.dcache.mem_side::system.l2.cpu_side      6390080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.icache.mem_side::system.l2.cpu_side        29568                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.dcache.mem_side::system.l2.cpu_side      6598912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.icache.mem_side::system.l2.cpu_side        34496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.dcache.mem_side::system.l2.cpu_side      6441280                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.icache.mem_side::system.l2.cpu_side        28352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.dcache.mem_side::system.l2.cpu_side      7186880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.icache.mem_side::system.l2.cpu_side        34240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.dcache.mem_side::system.l2.cpu_side      6460992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.icache.mem_side::system.l2.cpu_side        28416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.dcache.mem_side::system.l2.cpu_side      6745472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.icache.mem_side::system.l2.cpu_side        34816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.dcache.mem_side::system.l2.cpu_side      6539520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.icache.mem_side::system.l2.cpu_side        28352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.dcache.mem_side::system.l2.cpu_side      7767488                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.icache.mem_side::system.l2.cpu_side        34368                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.dcache.mem_side::system.l2.cpu_side      6514560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.icache.mem_side::system.l2.cpu_side        28352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.dcache.mem_side::system.l2.cpu_side      6705536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.icache.mem_side::system.l2.cpu_side        34496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.dcache.mem_side::system.l2.cpu_side      6476928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.icache.mem_side::system.l2.cpu_side        38208                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.dcache.mem_side::system.l2.cpu_side      7207488                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.icache.mem_side::system.l2.cpu_side        28416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.dcache.mem_side::system.l2.cpu_side      6497024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.icache.mem_side::system.l2.cpu_side        34880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.dcache.mem_side::system.l2.cpu_side      6788160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.icache.mem_side::system.l2.cpu_side        34688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.dcache.mem_side::system.l2.cpu_side      6769984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              110867648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          137075                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          1038555                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.077513                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.843986                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1021804     98.39%     98.39% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   6741      0.65%     99.04% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   1631      0.16%     99.19% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   1077      0.10%     99.30% # Request fanout histogram
system.tol2bus.snoop_fanout::4                    832      0.08%     99.38% # Request fanout histogram
system.tol2bus.snoop_fanout::5                    802      0.08%     99.45% # Request fanout histogram
system.tol2bus.snoop_fanout::6                    689      0.07%     99.52% # Request fanout histogram
system.tol2bus.snoop_fanout::7                    585      0.06%     99.58% # Request fanout histogram
system.tol2bus.snoop_fanout::8                    567      0.05%     99.63% # Request fanout histogram
system.tol2bus.snoop_fanout::9                    537      0.05%     99.68% # Request fanout histogram
system.tol2bus.snoop_fanout::10                   487      0.05%     99.73% # Request fanout histogram
system.tol2bus.snoop_fanout::11                   487      0.05%     99.78% # Request fanout histogram
system.tol2bus.snoop_fanout::12                   477      0.05%     99.82% # Request fanout histogram
system.tol2bus.snoop_fanout::13                   457      0.04%     99.87% # Request fanout histogram
system.tol2bus.snoop_fanout::14                   466      0.04%     99.91% # Request fanout histogram
system.tol2bus.snoop_fanout::15                   740      0.07%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::16                   176      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::19                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::24                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::25                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::26                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::27                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::28                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::29                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::30                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::31                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::32                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             16                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1038555                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         4037030697                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             39.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          27141248                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         243987520                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.4                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           1705131                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy         183199579                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.8                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           1462778                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         190218992                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.9                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           1615565                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy         183556876                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             1.8                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy           1409345                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy         204791422                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             2.0                       # Layer utilization (%)
system.tol2bus.respLayer10.occupancy          1603794                       # Layer occupancy (ticks)
system.tol2bus.respLayer10.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer11.occupancy        183860222                       # Layer occupancy (ticks)
system.tol2bus.respLayer11.utilization            1.8                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy          1413085                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer13.occupancy        192865000                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            1.9                       # Layer utilization (%)
system.tol2bus.respLayer14.occupancy          1617202                       # Layer occupancy (ticks)
system.tol2bus.respLayer14.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer15.occupancy        185670524                       # Layer occupancy (ticks)
system.tol2bus.respLayer15.utilization            1.8                       # Layer utilization (%)
system.tol2bus.respLayer16.occupancy          1410510                       # Layer occupancy (ticks)
system.tol2bus.respLayer16.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer17.occupancy        220435685                       # Layer occupancy (ticks)
system.tol2bus.respLayer17.utilization            2.2                       # Layer utilization (%)
system.tol2bus.respLayer18.occupancy          1601152                       # Layer occupancy (ticks)
system.tol2bus.respLayer18.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer19.occupancy        184980917                       # Layer occupancy (ticks)
system.tol2bus.respLayer19.utilization            1.8                       # Layer utilization (%)
system.tol2bus.respLayer20.occupancy          1417422                       # Layer occupancy (ticks)
system.tol2bus.respLayer20.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer21.occupancy        190986392                       # Layer occupancy (ticks)
system.tol2bus.respLayer21.utilization            1.9                       # Layer utilization (%)
system.tol2bus.respLayer22.occupancy          1608791                       # Layer occupancy (ticks)
system.tol2bus.respLayer22.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer23.occupancy        184377555                       # Layer occupancy (ticks)
system.tol2bus.respLayer23.utilization            1.8                       # Layer utilization (%)
system.tol2bus.respLayer24.occupancy          1741653                       # Layer occupancy (ticks)
system.tol2bus.respLayer24.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer25.occupancy        205636918                       # Layer occupancy (ticks)
system.tol2bus.respLayer25.utilization            2.0                       # Layer utilization (%)
system.tol2bus.respLayer26.occupancy          1410263                       # Layer occupancy (ticks)
system.tol2bus.respLayer26.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer27.occupancy        184401615                       # Layer occupancy (ticks)
system.tol2bus.respLayer27.utilization            1.8                       # Layer utilization (%)
system.tol2bus.respLayer28.occupancy          1628562                       # Layer occupancy (ticks)
system.tol2bus.respLayer28.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer29.occupancy        194174519                       # Layer occupancy (ticks)
system.tol2bus.respLayer29.utilization            1.9                       # Layer utilization (%)
system.tol2bus.respLayer30.occupancy          1612569                       # Layer occupancy (ticks)
system.tol2bus.respLayer30.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer31.occupancy        191696563                       # Layer occupancy (ticks)
system.tol2bus.respLayer31.utilization            1.9                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
