;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	JMN @72, #200
	JMN @72, #200
	ADD #270, <8
	ADD #270, <8
	JMP @0, -2
	JMP @0, -2
	JMN @72, #201
	JMN @72, #201
	ADD 270, 906
	MOV #-7, <-20
	ADD 12, @19
	SPL <127, 191
	JMP 12, <19
	SPL <-127, 100
	ADD -207, <-120
	ADD -100, -109
	ADD -100, -109
	SPL <121, 103
	ADD -100, -109
	SLT -1, <-20
	ADD -100, -109
	SUB #-7, <-20
	SPL <-127, 100
	ADD @-127, 100
	CMP @-927, 100
	SUB -207, <-120
	SUB 20, @12
	JMP <-127, 100
	JMP <127, 191
	SUB @-127, 100
	JMP -207, @-120
	SPL <117, -2
	JMP -207, @-120
	JMP -207, @-120
	SUB #270, <0
	JMP -207, @-120
	SUB @-127, 100
	JMP -207, @-120
	SPL <117, -2
	JMP -207, @-120
	CMP -207, <-120
	JMP -207, @-120
	ADD #270, <1
	ADD #270, <1
	JMN @72, #200
