<!DOCTYPE html>
<html>
  <head>
    <meta charset="utf-8" />
    <title>Sdiff src/hotspot/cpu/arm/interp_masm_arm.cpp</title>
    <link rel="stylesheet" href="../../../../style.css" />
  </head>
<body>
<center><a href="globalDefinitions_arm.hpp.sdiff.html" target="_top">&lt; prev</a> <a href="../../../../index.html" target="_top">index</a> <a href="interp_masm_arm.hpp.sdiff.html" target="_top">next &gt;</a></center>    <h2>src/hotspot/cpu/arm/interp_masm_arm.cpp</h2>
     <a class="print" href="javascript:print()">Print this page</a>
<table>
<tr valign="top">
<td>
<hr />
<pre>
   1 /*
<span class="line-modified">   2  * Copyright (c) 2008, 2018, Oracle and/or its affiliates. All rights reserved.</span>
   3  * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
   4  *
   5  * This code is free software; you can redistribute it and/or modify it
   6  * under the terms of the GNU General Public License version 2 only, as
   7  * published by the Free Software Foundation.
   8  *
   9  * This code is distributed in the hope that it will be useful, but WITHOUT
  10  * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
  11  * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
  12  * version 2 for more details (a copy is included in the LICENSE file that
  13  * accompanied this code).
  14  *
  15  * You should have received a copy of the GNU General Public License version
  16  * 2 along with this work; if not, write to the Free Software Foundation,
  17  * Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
  18  *
  19  * Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA
  20  * or visit www.oracle.com if you need additional information or have any
  21  * questions.
  22  *
</pre>
<hr />
<pre>
  25 #include &quot;precompiled.hpp&quot;
  26 #include &quot;jvm.h&quot;
  27 #include &quot;asm/macroAssembler.inline.hpp&quot;
  28 #include &quot;gc/shared/barrierSet.hpp&quot;
  29 #include &quot;gc/shared/cardTable.hpp&quot;
  30 #include &quot;gc/shared/cardTableBarrierSet.inline.hpp&quot;
  31 #include &quot;gc/shared/collectedHeap.hpp&quot;
  32 #include &quot;interp_masm_arm.hpp&quot;
  33 #include &quot;interpreter/interpreter.hpp&quot;
  34 #include &quot;interpreter/interpreterRuntime.hpp&quot;
  35 #include &quot;logging/log.hpp&quot;
  36 #include &quot;oops/arrayOop.hpp&quot;
  37 #include &quot;oops/markWord.hpp&quot;
  38 #include &quot;oops/method.hpp&quot;
  39 #include &quot;oops/methodData.hpp&quot;
  40 #include &quot;prims/jvmtiExport.hpp&quot;
  41 #include &quot;prims/jvmtiThreadState.hpp&quot;
  42 #include &quot;runtime/basicLock.hpp&quot;
  43 #include &quot;runtime/biasedLocking.hpp&quot;
  44 #include &quot;runtime/frame.inline.hpp&quot;

  45 #include &quot;runtime/sharedRuntime.hpp&quot;
  46 
  47 //--------------------------------------------------------------------
  48 // Implementation of InterpreterMacroAssembler
  49 
  50 
  51 
  52 
  53 InterpreterMacroAssembler::InterpreterMacroAssembler(CodeBuffer* code) : MacroAssembler(code) {
  54 }
  55 
  56 void InterpreterMacroAssembler::call_VM_helper(Register oop_result, address entry_point, int number_of_arguments, bool check_exceptions) {
  57 #ifdef ASSERT
  58   // Ensure that last_sp is not filled.
  59   { Label L;
  60     ldr(Rtemp, Address(FP, frame::interpreter_frame_last_sp_offset * wordSize));
  61     cbz(Rtemp, L);
  62     stop(&quot;InterpreterMacroAssembler::call_VM_helper: last_sp != NULL&quot;);
  63     bind(L);
  64   }
</pre>
<hr />
<pre>
 539 }
 540 
 541 
 542 void InterpreterMacroAssembler::restore_dispatch() {
 543   mov_slow(RdispatchTable, (address)Interpreter::dispatch_table(vtos));
 544 }
 545 
 546 
 547 // The following two routines provide a hook so that an implementation
 548 // can schedule the dispatch in two parts.
 549 void InterpreterMacroAssembler::dispatch_prolog(TosState state, int step) {
 550   // Nothing ARM-specific to be done here.
 551 }
 552 
 553 void InterpreterMacroAssembler::dispatch_epilog(TosState state, int step) {
 554   dispatch_next(state, step);
 555 }
 556 
 557 void InterpreterMacroAssembler::dispatch_base(TosState state,
 558                                               DispatchTableMode table_mode,
<span class="line-modified"> 559                                               bool verifyoop) {</span>
 560   if (VerifyActivationFrameSize) {
 561     Label L;
 562     sub(Rtemp, FP, SP);
 563     int min_frame_size = (frame::link_offset - frame::interpreter_frame_initial_sp_offset) * wordSize;
 564     cmp(Rtemp, min_frame_size);
 565     b(L, ge);
 566     stop(&quot;broken stack frame&quot;);
 567     bind(L);
 568   }
 569 
 570   if (verifyoop) {
 571     interp_verify_oop(R0_tos, state, __FILE__, __LINE__);
 572   }
 573 












 574   if((state == itos) || (state == btos) || (state == ztos) || (state == ctos) || (state == stos)) {
 575     zap_high_non_significant_bits(R0_tos);
 576   }
 577 
 578 #ifdef ASSERT
 579   Label L;
 580   mov_slow(Rtemp, (address)Interpreter::dispatch_table(vtos));
 581   cmp(Rtemp, RdispatchTable);
 582   b(L, eq);
 583   stop(&quot;invalid RdispatchTable&quot;);
 584   bind(L);
 585 #endif
 586 
 587   if (table_mode == DispatchDefault) {
 588     if (state == vtos) {
 589       indirect_jump(Address::indexed_ptr(RdispatchTable, R3_bytecode), Rtemp);
 590     } else {
 591       // on 32-bit ARM this method is faster than the one above.
 592       sub(Rtemp, RdispatchTable, (Interpreter::distance_from_dispatch_table(vtos) -
 593                            Interpreter::distance_from_dispatch_table(state)) * wordSize);
 594       indirect_jump(Address::indexed_ptr(Rtemp, R3_bytecode), Rtemp);
 595     }
 596   } else {
 597     assert(table_mode == DispatchNormal, &quot;invalid dispatch table mode&quot;);
 598     address table = (address) Interpreter::normal_table(state);
 599     mov_slow(Rtemp, table);
 600     indirect_jump(Address::indexed_ptr(Rtemp, R3_bytecode), Rtemp);
 601   }
 602 






 603   nop(); // to avoid filling CPU pipeline with invalid instructions
 604   nop();
 605 }
 606 
<span class="line-modified"> 607 void InterpreterMacroAssembler::dispatch_only(TosState state) {</span>
<span class="line-modified"> 608   dispatch_base(state, DispatchDefault);</span>
 609 }
 610 
 611 
 612 void InterpreterMacroAssembler::dispatch_only_normal(TosState state) {
 613   dispatch_base(state, DispatchNormal);
 614 }
 615 
 616 void InterpreterMacroAssembler::dispatch_only_noverify(TosState state) {
 617   dispatch_base(state, DispatchNormal, false);
 618 }
 619 
<span class="line-modified"> 620 void InterpreterMacroAssembler::dispatch_next(TosState state, int step) {</span>
 621   // load next bytecode and advance Rbcp
 622   ldrb(R3_bytecode, Address(Rbcp, step, pre_indexed));
<span class="line-modified"> 623   dispatch_base(state, DispatchDefault);</span>
 624 }
 625 
 626 void InterpreterMacroAssembler::narrow(Register result) {
 627   // mask integer result to narrower return type.
 628   const Register Rtmp = R2;
 629 
 630   // get method type
 631   ldr(Rtmp, Address(Rmethod, Method::const_offset()));
 632   ldrb(Rtmp, Address(Rtmp, ConstMethod::result_type_offset()));
 633 
 634   Label notBool, notByte, notChar, done;
 635   cmp(Rtmp, T_INT);
 636   b(done, eq);
 637 
 638   cmp(Rtmp, T_BOOLEAN);
 639   b(notBool, ne);
 640   and_32(result, result, 1);
 641   b(done);
 642 
 643   bind(notBool);
</pre>
</td>
<td>
<hr />
<pre>
   1 /*
<span class="line-modified">   2  * Copyright (c) 2008, 2020, Oracle and/or its affiliates. All rights reserved.</span>
   3  * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
   4  *
   5  * This code is free software; you can redistribute it and/or modify it
   6  * under the terms of the GNU General Public License version 2 only, as
   7  * published by the Free Software Foundation.
   8  *
   9  * This code is distributed in the hope that it will be useful, but WITHOUT
  10  * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
  11  * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
  12  * version 2 for more details (a copy is included in the LICENSE file that
  13  * accompanied this code).
  14  *
  15  * You should have received a copy of the GNU General Public License version
  16  * 2 along with this work; if not, write to the Free Software Foundation,
  17  * Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
  18  *
  19  * Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA
  20  * or visit www.oracle.com if you need additional information or have any
  21  * questions.
  22  *
</pre>
<hr />
<pre>
  25 #include &quot;precompiled.hpp&quot;
  26 #include &quot;jvm.h&quot;
  27 #include &quot;asm/macroAssembler.inline.hpp&quot;
  28 #include &quot;gc/shared/barrierSet.hpp&quot;
  29 #include &quot;gc/shared/cardTable.hpp&quot;
  30 #include &quot;gc/shared/cardTableBarrierSet.inline.hpp&quot;
  31 #include &quot;gc/shared/collectedHeap.hpp&quot;
  32 #include &quot;interp_masm_arm.hpp&quot;
  33 #include &quot;interpreter/interpreter.hpp&quot;
  34 #include &quot;interpreter/interpreterRuntime.hpp&quot;
  35 #include &quot;logging/log.hpp&quot;
  36 #include &quot;oops/arrayOop.hpp&quot;
  37 #include &quot;oops/markWord.hpp&quot;
  38 #include &quot;oops/method.hpp&quot;
  39 #include &quot;oops/methodData.hpp&quot;
  40 #include &quot;prims/jvmtiExport.hpp&quot;
  41 #include &quot;prims/jvmtiThreadState.hpp&quot;
  42 #include &quot;runtime/basicLock.hpp&quot;
  43 #include &quot;runtime/biasedLocking.hpp&quot;
  44 #include &quot;runtime/frame.inline.hpp&quot;
<span class="line-added">  45 #include &quot;runtime/safepointMechanism.hpp&quot;</span>
  46 #include &quot;runtime/sharedRuntime.hpp&quot;
  47 
  48 //--------------------------------------------------------------------
  49 // Implementation of InterpreterMacroAssembler
  50 
  51 
  52 
  53 
  54 InterpreterMacroAssembler::InterpreterMacroAssembler(CodeBuffer* code) : MacroAssembler(code) {
  55 }
  56 
  57 void InterpreterMacroAssembler::call_VM_helper(Register oop_result, address entry_point, int number_of_arguments, bool check_exceptions) {
  58 #ifdef ASSERT
  59   // Ensure that last_sp is not filled.
  60   { Label L;
  61     ldr(Rtemp, Address(FP, frame::interpreter_frame_last_sp_offset * wordSize));
  62     cbz(Rtemp, L);
  63     stop(&quot;InterpreterMacroAssembler::call_VM_helper: last_sp != NULL&quot;);
  64     bind(L);
  65   }
</pre>
<hr />
<pre>
 540 }
 541 
 542 
 543 void InterpreterMacroAssembler::restore_dispatch() {
 544   mov_slow(RdispatchTable, (address)Interpreter::dispatch_table(vtos));
 545 }
 546 
 547 
 548 // The following two routines provide a hook so that an implementation
 549 // can schedule the dispatch in two parts.
 550 void InterpreterMacroAssembler::dispatch_prolog(TosState state, int step) {
 551   // Nothing ARM-specific to be done here.
 552 }
 553 
 554 void InterpreterMacroAssembler::dispatch_epilog(TosState state, int step) {
 555   dispatch_next(state, step);
 556 }
 557 
 558 void InterpreterMacroAssembler::dispatch_base(TosState state,
 559                                               DispatchTableMode table_mode,
<span class="line-modified"> 560                                               bool verifyoop, bool generate_poll) {</span>
 561   if (VerifyActivationFrameSize) {
 562     Label L;
 563     sub(Rtemp, FP, SP);
 564     int min_frame_size = (frame::link_offset - frame::interpreter_frame_initial_sp_offset) * wordSize;
 565     cmp(Rtemp, min_frame_size);
 566     b(L, ge);
 567     stop(&quot;broken stack frame&quot;);
 568     bind(L);
 569   }
 570 
 571   if (verifyoop) {
 572     interp_verify_oop(R0_tos, state, __FILE__, __LINE__);
 573   }
 574 
<span class="line-added"> 575   Label safepoint;</span>
<span class="line-added"> 576   address* const safepoint_table = Interpreter::safept_table(state);</span>
<span class="line-added"> 577   address* const table           = Interpreter::dispatch_table(state);</span>
<span class="line-added"> 578   bool needs_thread_local_poll = generate_poll &amp;&amp;</span>
<span class="line-added"> 579     SafepointMechanism::uses_thread_local_poll() &amp;&amp; table != safepoint_table;</span>
<span class="line-added"> 580 </span>
<span class="line-added"> 581   if (needs_thread_local_poll) {</span>
<span class="line-added"> 582     NOT_PRODUCT(block_comment(&quot;Thread-local Safepoint poll&quot;));</span>
<span class="line-added"> 583     ldr(Rtemp, Address(Rthread, Thread::polling_page_offset()));</span>
<span class="line-added"> 584     tbnz(Rtemp, exact_log2(SafepointMechanism::poll_bit()), safepoint);</span>
<span class="line-added"> 585   }</span>
<span class="line-added"> 586 </span>
 587   if((state == itos) || (state == btos) || (state == ztos) || (state == ctos) || (state == stos)) {
 588     zap_high_non_significant_bits(R0_tos);
 589   }
 590 
 591 #ifdef ASSERT
 592   Label L;
 593   mov_slow(Rtemp, (address)Interpreter::dispatch_table(vtos));
 594   cmp(Rtemp, RdispatchTable);
 595   b(L, eq);
 596   stop(&quot;invalid RdispatchTable&quot;);
 597   bind(L);
 598 #endif
 599 
 600   if (table_mode == DispatchDefault) {
 601     if (state == vtos) {
 602       indirect_jump(Address::indexed_ptr(RdispatchTable, R3_bytecode), Rtemp);
 603     } else {
 604       // on 32-bit ARM this method is faster than the one above.
 605       sub(Rtemp, RdispatchTable, (Interpreter::distance_from_dispatch_table(vtos) -
 606                            Interpreter::distance_from_dispatch_table(state)) * wordSize);
 607       indirect_jump(Address::indexed_ptr(Rtemp, R3_bytecode), Rtemp);
 608     }
 609   } else {
 610     assert(table_mode == DispatchNormal, &quot;invalid dispatch table mode&quot;);
 611     address table = (address) Interpreter::normal_table(state);
 612     mov_slow(Rtemp, table);
 613     indirect_jump(Address::indexed_ptr(Rtemp, R3_bytecode), Rtemp);
 614   }
 615 
<span class="line-added"> 616   if (needs_thread_local_poll) {</span>
<span class="line-added"> 617     bind(safepoint);</span>
<span class="line-added"> 618     lea(Rtemp, ExternalAddress((address)safepoint_table));</span>
<span class="line-added"> 619     indirect_jump(Address::indexed_ptr(Rtemp, R3_bytecode), Rtemp);</span>
<span class="line-added"> 620   }</span>
<span class="line-added"> 621 </span>
 622   nop(); // to avoid filling CPU pipeline with invalid instructions
 623   nop();
 624 }
 625 
<span class="line-modified"> 626 void InterpreterMacroAssembler::dispatch_only(TosState state, bool generate_poll) {</span>
<span class="line-modified"> 627   dispatch_base(state, DispatchDefault, true, generate_poll);</span>
 628 }
 629 
 630 
 631 void InterpreterMacroAssembler::dispatch_only_normal(TosState state) {
 632   dispatch_base(state, DispatchNormal);
 633 }
 634 
 635 void InterpreterMacroAssembler::dispatch_only_noverify(TosState state) {
 636   dispatch_base(state, DispatchNormal, false);
 637 }
 638 
<span class="line-modified"> 639 void InterpreterMacroAssembler::dispatch_next(TosState state, int step, bool generate_poll) {</span>
 640   // load next bytecode and advance Rbcp
 641   ldrb(R3_bytecode, Address(Rbcp, step, pre_indexed));
<span class="line-modified"> 642   dispatch_base(state, DispatchDefault, true, generate_poll);</span>
 643 }
 644 
 645 void InterpreterMacroAssembler::narrow(Register result) {
 646   // mask integer result to narrower return type.
 647   const Register Rtmp = R2;
 648 
 649   // get method type
 650   ldr(Rtmp, Address(Rmethod, Method::const_offset()));
 651   ldrb(Rtmp, Address(Rtmp, ConstMethod::result_type_offset()));
 652 
 653   Label notBool, notByte, notChar, done;
 654   cmp(Rtmp, T_INT);
 655   b(done, eq);
 656 
 657   cmp(Rtmp, T_BOOLEAN);
 658   b(notBool, ne);
 659   and_32(result, result, 1);
 660   b(done);
 661 
 662   bind(notBool);
</pre>
</td>
</tr>
</table>
<center><a href="globalDefinitions_arm.hpp.sdiff.html" target="_top">&lt; prev</a> <a href="../../../../index.html" target="_top">index</a> <a href="interp_masm_arm.hpp.sdiff.html" target="_top">next &gt;</a></center>  </body>
</html>