============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.18-s082_1
  Generated on:           Sep 04 2025  02:04:17 pm
  Module:                 square_root
  Operating conditions:   PVT_0P9V_125C 
  Operating conditions:   PVT_1P32V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (1 ps) Setup Check with Pin DATA_PATH_1_ROOT_REG_reg[1].dffn_sig_q_reg/CK->D
          Group: clk
     Startpoint: (R) CONTROL_PATH_CurrentState_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) DATA_PATH_1_ROOT_REG_reg[1].dffn_sig_q_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2600          100     
                                              
             Setup:-     143                  
       Uncertainty:-      50                  
     Required Time:=    2407                  
      Launch Clock:-     100                  
         Data Path:-    2306                  
             Slack:=       1                  

#---------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------
  CONTROL_PATH_CurrentState_reg[1]/CK          -       -     R     (arrival)     56    -     0     0     100    (-,-) 
  CONTROL_PATH_CurrentState_reg[1]/Q           -       CK->Q R     DFFRHQX4       3 16.2   110   304     404    (-,-) 
  g8983/Y                                      -       A->Y  R     BUFX6          3 17.2    75   142     546    (-,-) 
  g8982/Y                                      -       A->Y  F     CLKINVX12      3 11.1    49    58     605    (-,-) 
  g8981/Y                                      -       A->Y  R     CLKINVX12      9 24.1    58    55     660    (-,-) 
  g8868__6417/Y                                -       B->Y  F     NOR2X4         1  4.3    57    56     716    (-,-) 
  g8784__6131/Y                                -       B0->Y R     AOI2BB1X4      2  6.8   102   101     817    (-,-) 
  g8768/Y                                      -       A->Y  F     INVX2          1  4.3    79    94     911    (-,-) 
  g8707__4733/Y                                -       B->Y  R     NOR2X4         1  6.1    96    93    1004    (-,-) 
  g8683__6161/Y                                -       A->Y  F     NOR2X8         3  8.9    66    82    1086    (-,-) 
  g8601__4319/Y                                -       A1->Y R     AOI21X4        2  7.6   118   111    1197    (-,-) 
  g8585__1617/Y                                -       B->Y  F     NOR2X4         2  6.2    70    92    1289    (-,-) 
  g8578__6161/Y                                -       A->Y  R     NOR2X4         1  4.5    94    89    1378    (-,-) 
  g8561__8428/Y                                -       A1->Y F     OAI21X4        1  4.3   115   121    1500    (-,-) 
  g8539__7098/Y                                -       C0->Y R     AOI221X4       1  3.3   127   136    1636    (-,-) 
  g8528__4319/Y                                -       B->Y  R     XNOR2X2        2  8.0   116   252    1888    (-,-) 
  g8506__1881/Y                                -       A->Y  F     NAND2X8        2  7.6    97   124    2013    (-,-) 
  g8496__5526/Y                                -       B->Y  R     NAND2X8        2  7.8    58    65    2078    (-,-) 
  g8488__1666/Y                                -       B->Y  R     CLKAND2X6      7 13.1    64   123    2201    (-,-) 
  g8468__5526/Y                                -       A->Y  R     CLKMX2X3       1  3.1    52   205    2406    (-,-) 
  DATA_PATH_1_ROOT_REG_reg[1].dffn_sig_q_reg/D <<<     -     R     DFFRX2         1    -     -     0    2406    (-,-) 
#---------------------------------------------------------------------------------------------------------------------

