Flattening the netlist for rocket_clean...

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.53+81 (git sha1 c21cd300a, clang++ 18.1.8 -fPIC -O3)

-- Running command `read -define ASSUME_ON=1' --

-- Executing script file `scripts/flatten_verilog_temp.ys' --

1. Executing Verilog-2005 frontend: verilog/rocket_clean.sv
Parsing formal SystemVerilog input from `verilog/rocket_clean.sv' to AST representation.
Generating RTLIL representation for module `\plusarg_reader'.
Generating RTLIL representation for module `\IntXbar'.
Generating RTLIL representation for module `\InterruptBusWrapper'.
Generating RTLIL representation for module `\ClockGroupAggregator'.
Generating RTLIL representation for module `\ClockGroup'.
Generating RTLIL representation for module `\FixedClockBroadcast'.
Generating RTLIL representation for module `\TLMonitor'.
Generating RTLIL representation for module `\TLMonitor_1'.
Generating RTLIL representation for module `\TLXbar'.
Generating RTLIL representation for module `\TLMonitor_2'.
Generating RTLIL representation for module `\TLMonitor_3'.
Generating RTLIL representation for module `\TLFIFOFixer'.
Generating RTLIL representation for module `\TLWidthWidget'.
Generating RTLIL representation for module `\TLInterconnectCoupler'.
Generating RTLIL representation for module `\TLWidthWidget_1'.
Generating RTLIL representation for module `\TLInterconnectCoupler_1'.
Generating RTLIL representation for module `\TLWidthWidget_2'.
Generating RTLIL representation for module `\TLInterconnectCoupler_2'.
Generating RTLIL representation for module `\TLInterconnectCoupler_3'.
Generating RTLIL representation for module `\SystemBus'.
Generating RTLIL representation for module `\ClockGroupAggregator_1'.
Generating RTLIL representation for module `\ClockGroup_1'.
Generating RTLIL representation for module `\FixedClockBroadcast_1'.
Generating RTLIL representation for module `\TLMonitor_4'.
Generating RTLIL representation for module `\TLFIFOFixer_1'.
Generating RTLIL representation for module `\TLXbar_1'.
Generating RTLIL representation for module `\TLMonitor_5'.
Generating RTLIL representation for module `\TLXbar_2'.
Generating RTLIL representation for module `\TLMonitor_6'.
Generating RTLIL representation for module `\Queue'.
Generating RTLIL representation for module `\Queue_1'.
Generating RTLIL representation for module `\TLBuffer'.
Generating RTLIL representation for module `\TLMonitor_7'.
Generating RTLIL representation for module `\TLAtomicAutomata'.
Generating RTLIL representation for module `\TLMonitor_8'.
Generating RTLIL representation for module `\TLBuffer_1'.
Generating RTLIL representation for module `\TLMonitor_9'.
Generating RTLIL representation for module `\Repeater'.
Generating RTLIL representation for module `\TLFragmenter'.
Generating RTLIL representation for module `\TLBuffer_2'.
Generating RTLIL representation for module `\TLInterconnectCoupler_4'.
Generating RTLIL representation for module `\TLMonitor_10'.
Generating RTLIL representation for module `\Repeater_1'.
Generating RTLIL representation for module `\TLFragmenter_1'.
Generating RTLIL representation for module `\TLInterconnectCoupler_5'.
Generating RTLIL representation for module `\TLMonitor_11'.
Generating RTLIL representation for module `\PeripheryBus'.
Generating RTLIL representation for module `\ClockGroupAggregator_2'.
Generating RTLIL representation for module `\ClockGroup_2'.
Generating RTLIL representation for module `\TLXbar_3'.
Generating RTLIL representation for module `\TLMonitor_12'.
Generating RTLIL representation for module `\Queue_4'.
Generating RTLIL representation for module `\Queue_5'.
Generating RTLIL representation for module `\TLBuffer_3'.
Generating RTLIL representation for module `\TLMonitor_13'.
Generating RTLIL representation for module `\TLBuffer_4'.
Generating RTLIL representation for module `\TLInterconnectCoupler_6'.
Generating RTLIL representation for module `\FrontBus'.
Generating RTLIL representation for module `\ClockGroupAggregator_3'.
Generating RTLIL representation for module `\ClockGroup_3'.
Generating RTLIL representation for module `\FixedClockBroadcast_3'.
Generating RTLIL representation for module `\TLMonitor_14'.
Generating RTLIL representation for module `\TLFIFOFixer_2'.
Generating RTLIL representation for module `\TLMonitor_15'.
Generating RTLIL representation for module `\TLMonitor_16'.
Generating RTLIL representation for module `\TLXbar_4'.
Generating RTLIL representation for module `\TLMonitor_17'.
Generating RTLIL representation for module `\TLXbar_5'.
Generating RTLIL representation for module `\TLMonitor_18'.
Generating RTLIL representation for module `\Queue_8'.
Generating RTLIL representation for module `\Queue_9'.
Generating RTLIL representation for module `\TLBuffer_5'.
Generating RTLIL representation for module `\TLMonitor_19'.
Generating RTLIL representation for module `\TLAtomicAutomata_1'.
Generating RTLIL representation for module `\TLMonitor_20'.
Generating RTLIL representation for module `\Queue_10'.
Generating RTLIL representation for module `\TLError'.
Generating RTLIL representation for module `\TLMonitor_21'.
Generating RTLIL representation for module `\Queue_11'.
Generating RTLIL representation for module `\TLBuffer_6'.
Generating RTLIL representation for module `\ErrorDeviceWrapper'.
Generating RTLIL representation for module `\TLMonitor_22'.
Generating RTLIL representation for module `\Queue_13'.
Generating RTLIL representation for module `\Queue_14'.
Generating RTLIL representation for module `\TLBuffer_7'.
Generating RTLIL representation for module `\TLMonitor_23'.
Generating RTLIL representation for module `\Repeater_2'.
Generating RTLIL representation for module `\TLFragmenter_2'.
Generating RTLIL representation for module `\TLInterconnectCoupler_7'.
Generating RTLIL representation for module `\TLBuffer_8'.
Generating RTLIL representation for module `\TLWidthWidget_3'.
Generating RTLIL representation for module `\TLInterconnectCoupler_8'.
Generating RTLIL representation for module `\TLMonitor_24'.
Generating RTLIL representation for module `\Repeater_3'.
Generating RTLIL representation for module `\TLFragmenter_3'.
Generating RTLIL representation for module `\TLInterconnectCoupler_9'.
Generating RTLIL representation for module `\TLMonitor_25'.
Generating RTLIL representation for module `\TLFragmenter_4'.
Generating RTLIL representation for module `\TLInterconnectCoupler_10'.
Generating RTLIL representation for module `\TLMonitor_26'.
Generating RTLIL representation for module `\Repeater_5'.
Generating RTLIL representation for module `\TLFragmenter_5'.
Generating RTLIL representation for module `\TLInterconnectCoupler_11'.
Generating RTLIL representation for module `\TLMonitor_27'.
Generating RTLIL representation for module `\Repeater_6'.
Generating RTLIL representation for module `\TLFragmenter_6'.
Generating RTLIL representation for module `\TLInterconnectCoupler_13'.
Generating RTLIL representation for module `\TLInterconnectCoupler_14'.
Generating RTLIL representation for module `\TLMonitor_28'.
Generating RTLIL representation for module `\Queue_15'.
Generating RTLIL representation for module `\Queue_16'.
Generating RTLIL representation for module `\TLBuffer_9'.
Generating RTLIL representation for module `\TLMonitor_29'.
Generating RTLIL representation for module `\Repeater_7'.
Generating RTLIL representation for module `\TLFragmenter_7'.
Generating RTLIL representation for module `\TLBuffer_10'.
Generating RTLIL representation for module `\TLInterconnectCoupler_15'.
Generating RTLIL representation for module `\TLMonitor_30'.
Generating RTLIL representation for module `\TLBuffer_11'.
Generating RTLIL representation for module `\TLMonitor_31'.
Generating RTLIL representation for module `\TLFragmenter_8'.
Generating RTLIL representation for module `\TLInterconnectCoupler_16'.
Generating RTLIL representation for module `\PeripheryBus_1'.
Generating RTLIL representation for module `\ClockGroupAggregator_4'.
Generating RTLIL representation for module `\ClockGroup_4'.
Generating RTLIL representation for module `\TLMonitor_32'.
Generating RTLIL representation for module `\TLXbar_6'.
Generating RTLIL representation for module `\TLMonitor_33'.
Generating RTLIL representation for module `\TLFIFOFixer_3'.
Generating RTLIL representation for module `\TLMonitor_34'.
Generating RTLIL representation for module `\TLMonitor_35'.
Generating RTLIL representation for module `\ProbePicker'.
Generating RTLIL representation for module `\TLBuffer_13'.
Generating RTLIL representation for module `\QueueCompatibility'.
Generating RTLIL representation for module `\AXI4UserYanker'.
Generating RTLIL representation for module `\AXI4IdIndexer'.
Generating RTLIL representation for module `\TLMonitor_36'.
Generating RTLIL representation for module `\Queue_19'.
Generating RTLIL representation for module `\Queue_20'.
Generating RTLIL representation for module `\TLToAXI4'.
Generating RTLIL representation for module `\TLWidthWidget_6'.
Generating RTLIL representation for module `\TLInterconnectCoupler_18'.
Generating RTLIL representation for module `\TLSourceShrinker_1'.
Generating RTLIL representation for module `\TLWidthWidget_7'.
Generating RTLIL representation for module `\TLInterconnectCoupler_19'.
Generating RTLIL representation for module `\MemoryBus'.
Generating RTLIL representation for module `\ClockGroupAggregator_5'.
Generating RTLIL representation for module `\ClockGroup_5'.
Generating RTLIL representation for module `\FixedClockBroadcast_5'.
Generating RTLIL representation for module `\TLMonitor_37'.
Generating RTLIL representation for module `\TLMonitor_38'.
Generating RTLIL representation for module `\Queue_21'.
Generating RTLIL representation for module `\Queue_22'.
Generating RTLIL representation for module `\SourceA'.
Generating RTLIL representation for module `\SourceB'.
Generating RTLIL representation for module `\QueueCompatibility_20'.
Generating RTLIL representation for module `\SourceC'.
Generating RTLIL representation for module `\QueueCompatibility_21'.
Generating RTLIL representation for module `\Atomics'.
Generating RTLIL representation for module `\SourceD'.
Generating RTLIL representation for module `\Queue_23'.
Generating RTLIL representation for module `\SourceE'.
Generating RTLIL representation for module `\Queue_24'.
Generating RTLIL representation for module `\SourceX'.
Generating RTLIL representation for module `\ListBuffer'.
Generating RTLIL representation for module `\SinkA'.
Generating RTLIL representation for module `\Queue_25'.
Generating RTLIL representation for module `\Queue_26'.
Generating RTLIL representation for module `\ListBuffer_1'.
Generating RTLIL representation for module `\SinkC'.
Generating RTLIL representation for module `\Queue_27'.
Generating RTLIL representation for module `\SinkD'.
Generating RTLIL representation for module `\SinkE'.
Generating RTLIL representation for module `\Queue_28'.
Generating RTLIL representation for module `\SinkX'.
Generating RTLIL representation for module `\Queue_29'.
Generating RTLIL representation for module `\MaxPeriodFibonacciLFSR'.
Generating RTLIL representation for module `\Directory'.
Generating RTLIL representation for module `\BankedStore'.
Generating RTLIL representation for module `\ListBuffer_2'.
Generating RTLIL representation for module `\MSHR'.
Generating RTLIL representation for module `\Scheduler'.
Generating RTLIL representation for module `\InclusiveCache'.
Generating RTLIL representation for module `\TLFilter'.
Generating RTLIL representation for module `\TLMonitor_39'.
Generating RTLIL representation for module `\Queue_30'.
Generating RTLIL representation for module `\Queue_31'.
Generating RTLIL representation for module `\TLBuffer_15'.
Generating RTLIL representation for module `\TLBuffer_16'.
Generating RTLIL representation for module `\TLMonitor_40'.
Generating RTLIL representation for module `\IDPool'.
Generating RTLIL representation for module `\TLCacheCork'.
Generating RTLIL representation for module `\TLJbar'.
Generating RTLIL representation for module `\TLMonitor_41'.
Generating RTLIL representation for module `\BankBinder'.
Generating RTLIL representation for module `\TLInterconnectCoupler_20'.
Generating RTLIL representation for module `\CoherenceManagerWrapper'.
Generating RTLIL representation for module `\TLMonitor_42'.
Generating RTLIL representation for module `\TLMonitor_43'.
Generating RTLIL representation for module `\TLXbar_7'.
Generating RTLIL representation for module `\IntXbar_1'.
Generating RTLIL representation for module `\BundleBridgeNexus_6'.
Generating RTLIL representation for module `\OptimizationBarrier'.
Generating RTLIL representation for module `\PMPChecker'.
Generating RTLIL representation for module `\TLB'.
Generating RTLIL representation for module `\MaxPeriodFibonacciLFSR_1'.
Generating RTLIL representation for module `\DCacheModuleImpl_Anon_1'.
Generating RTLIL representation for module `\DCacheDataArray'.
Generating RTLIL representation for module `\DCacheModuleImpl_Anon_2'.
Generating RTLIL representation for module `\AMOALU'.
Generating RTLIL representation for module `\DCache'.
Generating RTLIL representation for module `\ICache'.
Generating RTLIL representation for module `\ShiftQueue'.
Generating RTLIL representation for module `\PMPChecker_2'.
Generating RTLIL representation for module `\TLB_1'.
Generating RTLIL representation for module `\BTB'.
Generating RTLIL representation for module `\Frontend'.
Generating RTLIL representation for module `\FPUDecoder'.
Generating RTLIL representation for module `\MulAddRecFNToRaw_preMul'.
Generating RTLIL representation for module `\MulAddRecFNToRaw_postMul'.
Generating RTLIL representation for module `\RoundAnyRawFNToRecFN'.
Generating RTLIL representation for module `\RoundRawFNToRecFN'.
Generating RTLIL representation for module `\MulAddRecFNPipe'.
Generating RTLIL representation for module `\FPUFMAPipe'.
Generating RTLIL representation for module `\CompareRecFN'.
Generating RTLIL representation for module `\RecFNToIN'.
Generating RTLIL representation for module `\RecFNToIN_1'.
Generating RTLIL representation for module `\FPToInt'.
Generating RTLIL representation for module `\RoundAnyRawFNToRecFN_1'.
Generating RTLIL representation for module `\INToRecFN'.
Generating RTLIL representation for module `\RoundAnyRawFNToRecFN_2'.
Generating RTLIL representation for module `\INToRecFN_1'.
Generating RTLIL representation for module `\IntToFP'.
Generating RTLIL representation for module `\RoundAnyRawFNToRecFN_3'.
Generating RTLIL representation for module `\RecFNToRecFN'.
Generating RTLIL representation for module `\FPToFP'.
Generating RTLIL representation for module `\MulAddRecFNToRaw_preMul_1'.
Generating RTLIL representation for module `\MulAddRecFNToRaw_postMul_1'.
Generating RTLIL representation for module `\RoundAnyRawFNToRecFN_4'.
Generating RTLIL representation for module `\RoundRawFNToRecFN_1'.
Generating RTLIL representation for module `\MulAddRecFNPipe_1'.
Generating RTLIL representation for module `\FPUFMAPipe_1'.
Generating RTLIL representation for module `\DivSqrtRawFN_small'.
Generating RTLIL representation for module `\DivSqrtRecFNToRaw_small'.
Generating RTLIL representation for module `\RoundRawFNToRecFN_2'.
Generating RTLIL representation for module `\DivSqrtRecFN_small'.
Generating RTLIL representation for module `\DivSqrtRawFN_small_1'.
Generating RTLIL representation for module `\DivSqrtRecFNToRaw_small_1'.
Generating RTLIL representation for module `\RoundRawFNToRecFN_3'.
Generating RTLIL representation for module `\DivSqrtRecFN_small_1'.
Generating RTLIL representation for module `\FPU'.
Generating RTLIL representation for module `\HellaCacheArbiter'.
Generating RTLIL representation for module `\Arbiter'.
Generating RTLIL representation for module `\OptimizationBarrier_42'.
Generating RTLIL representation for module `\OptimizationBarrier_43'.
Generating RTLIL representation for module `\PTW'.
Generating RTLIL representation for module `\RVCExpander'.
Generating RTLIL representation for module `\IBuf'.
Generating RTLIL representation for module `\CSRFile'.
Generating RTLIL representation for module `\BreakpointUnit'.
Generating RTLIL representation for module `\ALU'.
Generating RTLIL representation for module `\MulDiv'.
Generating RTLIL representation for module `\PlusArgTimeout'.
Generating RTLIL representation for module `\Rocket'.
Generating RTLIL representation for module `\RocketTile'.
Generating RTLIL representation for module `\TileResetDomain'.
Generating RTLIL representation for module `\TLBuffer_17'.
Generating RTLIL representation for module `\TLMonitor_44'.
Generating RTLIL representation for module `\Queue_34'.
Generating RTLIL representation for module `\Queue_35'.
Generating RTLIL representation for module `\Queue_36'.
Generating RTLIL representation for module `\Queue_37'.
Generating RTLIL representation for module `\TLBuffer_18'.
Generating RTLIL representation for module `\NonSyncResetSynchronizerPrimitiveShiftReg_d3'.
Generating RTLIL representation for module `\SynchronizerShiftReg_w1_d3'.
Generating RTLIL representation for module `\IntSyncAsyncCrossingSink'.
Generating RTLIL representation for module `\IntSyncSyncCrossingSink'.
Generating RTLIL representation for module `\IntSyncSyncCrossingSink_1'.
Generating RTLIL representation for module `\AsyncResetRegVec_w1_i0'.
Generating RTLIL representation for module `\IntSyncCrossingSource_1'.
Generating RTLIL representation for module `\TilePRCIDomain'.
Generating RTLIL representation for module `\TLMonitor_45'.
Generating RTLIL representation for module `\LevelGateway'.
Generating RTLIL representation for module `\PLICFanIn'.
Generating RTLIL representation for module `\Queue_39'.
Generating RTLIL representation for module `\TLPLIC'.
Generating RTLIL representation for module `\ClockSinkDomain'.
Generating RTLIL representation for module `\TLMonitor_46'.
Generating RTLIL representation for module `\CLINT'.
Generating RTLIL representation for module `\TLMonitor_47'.
Generating RTLIL representation for module `\TLXbar_9'.
Generating RTLIL representation for module `\DMIToTL'.
Generating RTLIL representation for module `\TLMonitor_48'.
Generating RTLIL representation for module `\TLDebugModuleOuter'.
Generating RTLIL representation for module `\IntSyncCrossingSource_4'.
Generating RTLIL representation for module `\TLMonitor_49'.
Generating RTLIL representation for module `\TLBusBypassBar'.
Generating RTLIL representation for module `\TLMonitor_50'.
Generating RTLIL representation for module `\TLError_1'.
Generating RTLIL representation for module `\TLBusBypass'.
Generating RTLIL representation for module `\TLMonitor_51'.
Generating RTLIL representation for module `\AsyncResetSynchronizerPrimitiveShiftReg_d3_i0'.
Generating RTLIL representation for module `\AsyncResetSynchronizerShiftReg_w1_d3_i0'.
Generating RTLIL representation for module `\AsyncResetSynchronizerShiftReg_w1_d3_i0_1'.
Generating RTLIL representation for module `\AsyncValidSync'.
Generating RTLIL representation for module `\AsyncQueueSource'.
Generating RTLIL representation for module `\ClockCrossingReg_w43'.
Generating RTLIL representation for module `\AsyncQueueSink'.
Generating RTLIL representation for module `\TLAsyncCrossingSource'.
Generating RTLIL representation for module `\AsyncQueueSource_1'.
Generating RTLIL representation for module `\TLDebugModuleOuterAsync'.
Generating RTLIL representation for module `\TLMonitor_52'.
Generating RTLIL representation for module `\TLMonitor_53'.
Generating RTLIL representation for module `\TLDebugModuleInner'.
Generating RTLIL representation for module `\ClockCrossingReg_w55'.
Generating RTLIL representation for module `\AsyncQueueSink_1'.
Generating RTLIL representation for module `\AsyncQueueSource_2'.
Generating RTLIL representation for module `\TLAsyncCrossingSink'.
Generating RTLIL representation for module `\ClockCrossingReg_w15'.
Generating RTLIL representation for module `\AsyncQueueSink_2'.
Generating RTLIL representation for module `\TLDebugModuleInnerAsync'.
Generating RTLIL representation for module `\TLDebugModule'.
Generating RTLIL representation for module `\BundleBridgeNexus_15'.
Generating RTLIL representation for module `\AsyncResetRegVec_w2_i0'.
Generating RTLIL representation for module `\IntSyncCrossingSource_5'.
Generating RTLIL representation for module `\TLMonitor_54'.
Generating RTLIL representation for module `\TLROM'.
Generating RTLIL representation for module `\ClockSinkDomain_1'.
Generating RTLIL representation for module `\TLMonitor_55'.
Generating RTLIL representation for module `\HellaPeekingArbiter'.
Generating RTLIL representation for module `\GenericSerializer'.
Generating RTLIL representation for module `\GenericDeserializer'.
Generating RTLIL representation for module `\TLSerdesser'.
Generating RTLIL representation for module `\TLMonitor_56'.
Generating RTLIL representation for module `\Queue_40'.
Generating RTLIL representation for module `\TLBuffer_21'.
Generating RTLIL representation for module `\ClockSinkDomain_2'.
Generating RTLIL representation for module `\TLBuffer_22'.
Generating RTLIL representation for module `\TLMonitor_57'.
Generating RTLIL representation for module `\UARTTx'.
Generating RTLIL representation for module `\QueueCompatibility_22'.
Generating RTLIL representation for module `\UARTRx'.
Generating RTLIL representation for module `\TLUART'.
Generating RTLIL representation for module `\ClockSinkDomain_3'.
Generating RTLIL representation for module `\TLMonitor_58'.
Generating RTLIL representation for module `\AsyncResetRegVec_w1_i1'.
Generating RTLIL representation for module `\TileClockGater'.
Generating RTLIL representation for module `\TLMonitor_59'.
Generating RTLIL representation for module `\AsyncResetRegVec_w1_i0_6'.
Generating RTLIL representation for module `\TileResetSetter'.
Generating RTLIL representation for module `\ClockSinkDomain_4'.
Generating RTLIL representation for module `\ClockGroupAggregator_6'.
Generating RTLIL representation for module `\ClockGroupParameterModifier'.
Generating RTLIL representation for module `\ClockGroupParameterModifier_1'.
Generating RTLIL representation for module `\ClockGroupCombiner'.
Generating RTLIL representation for module `\ResetCatchAndSync_d3'.
Generating RTLIL representation for module `\ClockGroupResetSynchronizer'.
Generating RTLIL representation for module `\ClockGroup_6'.
Generating RTLIL representation for module `\CaptureUpdateChain'.
Generating RTLIL representation for module `\CaptureUpdateChain_1'.
Generating RTLIL representation for module `\CaptureChain'.
Generating RTLIL representation for module `\JtagStateMachine'.
Generating RTLIL representation for module `\CaptureUpdateChain_2'.
Generating RTLIL representation for module `\JtagTapController'.
Generating RTLIL representation for module `\JtagBypassChain'.
Generating RTLIL representation for module `\DebugTransportModuleJTAG'.
Generating RTLIL representation for module `\DigitalTop'.
Generating RTLIL representation for module `\DividerOnlyClockGenerator'.
Generating RTLIL representation for module `\ResetSynchronizerShiftReg_w1_d3_i0'.
Generating RTLIL representation for module `\ChipTop'.
Generating RTLIL representation for module `\cc_dir'.
Generating RTLIL representation for module `\cc_banks_0'.
Generating RTLIL representation for module `\data_arrays_0'.
Generating RTLIL representation for module `\tag_array'.
Generating RTLIL representation for module `\tag_array_0'.
Generating RTLIL representation for module `\data_arrays_0_0'.
Generating RTLIL representation for module `\l2_tlb_ram'.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

2. Executing PREP pass.

2.1. Executing HIERARCHY pass (managing design hierarchy).

2.1.1. Analyzing design hierarchy..
Top module:  \top
Used module:     \Rocket
Used module:         \PlusArgTimeout
Used module:             \plusarg_reader
Used module:         \MulDiv
Used module:         \ALU
Used module:         \BreakpointUnit
Used module:         \CSRFile
Used module:         \IBuf
Used module:             \RVCExpander
Parameter \FORMAT = 144'011011010110000101111000010111110110001101101111011100100110010101011111011000110111100101100011011011000110010101110011001111010010010101100100
Parameter \WIDTH = 32
Parameter \DEFAULT = 0

2.1.2. Executing AST frontend in derive mode using pre-parsed AST for module `\plusarg_reader'.
Parameter \FORMAT = 144'011011010110000101111000010111110110001101101111011100100110010101011111011000110111100101100011011011000110010101110011001111010010010101100100
Parameter \WIDTH = 32
Parameter \DEFAULT = 0
Generating RTLIL representation for module `$paramod$1e0019554db24e403a85d4260c10a25441229a90\plusarg_reader'.

2.1.3. Analyzing design hierarchy..
Top module:  \top
Used module:     \Rocket
Used module:         \PlusArgTimeout
Used module:             $paramod$1e0019554db24e403a85d4260c10a25441229a90\plusarg_reader
Used module:         \MulDiv
Used module:         \ALU
Used module:         \BreakpointUnit
Used module:         \CSRFile
Used module:         \IBuf
Used module:             \RVCExpander

2.1.4. Analyzing design hierarchy..
Top module:  \top
Used module:     \Rocket
Used module:         \PlusArgTimeout
Used module:             $paramod$1e0019554db24e403a85d4260c10a25441229a90\plusarg_reader
Used module:         \MulDiv
Used module:         \ALU
Used module:         \BreakpointUnit
Used module:         \CSRFile
Used module:         \IBuf
Used module:             \RVCExpander
Removing unused module `\l2_tlb_ram'.
Removing unused module `\data_arrays_0_0'.
Removing unused module `\tag_array_0'.
Removing unused module `\tag_array'.
Removing unused module `\data_arrays_0'.
Removing unused module `\cc_banks_0'.
Removing unused module `\cc_dir'.
Removing unused module `\ChipTop'.
Removing unused module `\ResetSynchronizerShiftReg_w1_d3_i0'.
Removing unused module `\DividerOnlyClockGenerator'.
Removing unused module `\DigitalTop'.
Removing unused module `\DebugTransportModuleJTAG'.
Removing unused module `\JtagBypassChain'.
Removing unused module `\JtagTapController'.
Removing unused module `\CaptureUpdateChain_2'.
Removing unused module `\JtagStateMachine'.
Removing unused module `\CaptureChain'.
Removing unused module `\CaptureUpdateChain_1'.
Removing unused module `\CaptureUpdateChain'.
Removing unused module `\ClockGroup_6'.
Removing unused module `\ClockGroupResetSynchronizer'.
Removing unused module `\ResetCatchAndSync_d3'.
Removing unused module `\ClockGroupCombiner'.
Removing unused module `\ClockGroupParameterModifier_1'.
Removing unused module `\ClockGroupParameterModifier'.
Removing unused module `\ClockGroupAggregator_6'.
Removing unused module `\ClockSinkDomain_4'.
Removing unused module `\TileResetSetter'.
Removing unused module `\AsyncResetRegVec_w1_i0_6'.
Removing unused module `\TLMonitor_59'.
Removing unused module `\TileClockGater'.
Removing unused module `\AsyncResetRegVec_w1_i1'.
Removing unused module `\TLMonitor_58'.
Removing unused module `\ClockSinkDomain_3'.
Removing unused module `\TLUART'.
Removing unused module `\UARTRx'.
Removing unused module `\QueueCompatibility_22'.
Removing unused module `\UARTTx'.
Removing unused module `\TLMonitor_57'.
Removing unused module `\TLBuffer_22'.
Removing unused module `\ClockSinkDomain_2'.
Removing unused module `\TLBuffer_21'.
Removing unused module `\Queue_40'.
Removing unused module `\TLMonitor_56'.
Removing unused module `\TLSerdesser'.
Removing unused module `\GenericDeserializer'.
Removing unused module `\GenericSerializer'.
Removing unused module `\HellaPeekingArbiter'.
Removing unused module `\TLMonitor_55'.
Removing unused module `\ClockSinkDomain_1'.
Removing unused module `\TLROM'.
Removing unused module `\TLMonitor_54'.
Removing unused module `\IntSyncCrossingSource_5'.
Removing unused module `\AsyncResetRegVec_w2_i0'.
Removing unused module `\BundleBridgeNexus_15'.
Removing unused module `\TLDebugModule'.
Removing unused module `\TLDebugModuleInnerAsync'.
Removing unused module `\AsyncQueueSink_2'.
Removing unused module `\ClockCrossingReg_w15'.
Removing unused module `\TLAsyncCrossingSink'.
Removing unused module `\AsyncQueueSource_2'.
Removing unused module `\AsyncQueueSink_1'.
Removing unused module `\ClockCrossingReg_w55'.
Removing unused module `\TLDebugModuleInner'.
Removing unused module `\TLMonitor_53'.
Removing unused module `\TLMonitor_52'.
Removing unused module `\TLDebugModuleOuterAsync'.
Removing unused module `\AsyncQueueSource_1'.
Removing unused module `\TLAsyncCrossingSource'.
Removing unused module `\AsyncQueueSink'.
Removing unused module `\ClockCrossingReg_w43'.
Removing unused module `\AsyncQueueSource'.
Removing unused module `\AsyncValidSync'.
Removing unused module `\AsyncResetSynchronizerShiftReg_w1_d3_i0_1'.
Removing unused module `\AsyncResetSynchronizerShiftReg_w1_d3_i0'.
Removing unused module `\AsyncResetSynchronizerPrimitiveShiftReg_d3_i0'.
Removing unused module `\TLMonitor_51'.
Removing unused module `\TLBusBypass'.
Removing unused module `\TLError_1'.
Removing unused module `\TLMonitor_50'.
Removing unused module `\TLBusBypassBar'.
Removing unused module `\TLMonitor_49'.
Removing unused module `\IntSyncCrossingSource_4'.
Removing unused module `\TLDebugModuleOuter'.
Removing unused module `\TLMonitor_48'.
Removing unused module `\DMIToTL'.
Removing unused module `\TLXbar_9'.
Removing unused module `\TLMonitor_47'.
Removing unused module `\CLINT'.
Removing unused module `\TLMonitor_46'.
Removing unused module `\ClockSinkDomain'.
Removing unused module `\TLPLIC'.
Removing unused module `\Queue_39'.
Removing unused module `\PLICFanIn'.
Removing unused module `\LevelGateway'.
Removing unused module `\TLMonitor_45'.
Removing unused module `\TilePRCIDomain'.
Removing unused module `\IntSyncCrossingSource_1'.
Removing unused module `\AsyncResetRegVec_w1_i0'.
Removing unused module `\IntSyncSyncCrossingSink_1'.
Removing unused module `\IntSyncSyncCrossingSink'.
Removing unused module `\IntSyncAsyncCrossingSink'.
Removing unused module `\SynchronizerShiftReg_w1_d3'.
Removing unused module `\NonSyncResetSynchronizerPrimitiveShiftReg_d3'.
Removing unused module `\TLBuffer_18'.
Removing unused module `\Queue_37'.
Removing unused module `\Queue_36'.
Removing unused module `\Queue_35'.
Removing unused module `\Queue_34'.
Removing unused module `\TLMonitor_44'.
Removing unused module `\TLBuffer_17'.
Removing unused module `\TileResetDomain'.
Removing unused module `\RocketTile'.
Removing unused module `\PTW'.
Removing unused module `\OptimizationBarrier_43'.
Removing unused module `\OptimizationBarrier_42'.
Removing unused module `\Arbiter'.
Removing unused module `\HellaCacheArbiter'.
Removing unused module `\FPU'.
Removing unused module `\DivSqrtRecFN_small_1'.
Removing unused module `\RoundRawFNToRecFN_3'.
Removing unused module `\DivSqrtRecFNToRaw_small_1'.
Removing unused module `\DivSqrtRawFN_small_1'.
Removing unused module `\DivSqrtRecFN_small'.
Removing unused module `\RoundRawFNToRecFN_2'.
Removing unused module `\DivSqrtRecFNToRaw_small'.
Removing unused module `\DivSqrtRawFN_small'.
Removing unused module `\FPUFMAPipe_1'.
Removing unused module `\MulAddRecFNPipe_1'.
Removing unused module `\RoundRawFNToRecFN_1'.
Removing unused module `\RoundAnyRawFNToRecFN_4'.
Removing unused module `\MulAddRecFNToRaw_postMul_1'.
Removing unused module `\MulAddRecFNToRaw_preMul_1'.
Removing unused module `\FPToFP'.
Removing unused module `\RecFNToRecFN'.
Removing unused module `\RoundAnyRawFNToRecFN_3'.
Removing unused module `\IntToFP'.
Removing unused module `\INToRecFN_1'.
Removing unused module `\RoundAnyRawFNToRecFN_2'.
Removing unused module `\INToRecFN'.
Removing unused module `\RoundAnyRawFNToRecFN_1'.
Removing unused module `\FPToInt'.
Removing unused module `\RecFNToIN_1'.
Removing unused module `\RecFNToIN'.
Removing unused module `\CompareRecFN'.
Removing unused module `\FPUFMAPipe'.
Removing unused module `\MulAddRecFNPipe'.
Removing unused module `\RoundRawFNToRecFN'.
Removing unused module `\RoundAnyRawFNToRecFN'.
Removing unused module `\MulAddRecFNToRaw_postMul'.
Removing unused module `\MulAddRecFNToRaw_preMul'.
Removing unused module `\FPUDecoder'.
Removing unused module `\Frontend'.
Removing unused module `\BTB'.
Removing unused module `\TLB_1'.
Removing unused module `\PMPChecker_2'.
Removing unused module `\ShiftQueue'.
Removing unused module `\ICache'.
Removing unused module `\DCache'.
Removing unused module `\AMOALU'.
Removing unused module `\DCacheModuleImpl_Anon_2'.
Removing unused module `\DCacheDataArray'.
Removing unused module `\DCacheModuleImpl_Anon_1'.
Removing unused module `\MaxPeriodFibonacciLFSR_1'.
Removing unused module `\TLB'.
Removing unused module `\PMPChecker'.
Removing unused module `\OptimizationBarrier'.
Removing unused module `\BundleBridgeNexus_6'.
Removing unused module `\IntXbar_1'.
Removing unused module `\TLXbar_7'.
Removing unused module `\TLMonitor_43'.
Removing unused module `\TLMonitor_42'.
Removing unused module `\CoherenceManagerWrapper'.
Removing unused module `\TLInterconnectCoupler_20'.
Removing unused module `\BankBinder'.
Removing unused module `\TLMonitor_41'.
Removing unused module `\TLJbar'.
Removing unused module `\TLCacheCork'.
Removing unused module `\IDPool'.
Removing unused module `\TLMonitor_40'.
Removing unused module `\TLBuffer_16'.
Removing unused module `\TLBuffer_15'.
Removing unused module `\Queue_31'.
Removing unused module `\Queue_30'.
Removing unused module `\TLMonitor_39'.
Removing unused module `\TLFilter'.
Removing unused module `\InclusiveCache'.
Removing unused module `\Scheduler'.
Removing unused module `\MSHR'.
Removing unused module `\ListBuffer_2'.
Removing unused module `\BankedStore'.
Removing unused module `\Directory'.
Removing unused module `\MaxPeriodFibonacciLFSR'.
Removing unused module `\Queue_29'.
Removing unused module `\SinkX'.
Removing unused module `\Queue_28'.
Removing unused module `\SinkE'.
Removing unused module `\SinkD'.
Removing unused module `\Queue_27'.
Removing unused module `\SinkC'.
Removing unused module `\ListBuffer_1'.
Removing unused module `\Queue_26'.
Removing unused module `\Queue_25'.
Removing unused module `\SinkA'.
Removing unused module `\ListBuffer'.
Removing unused module `\SourceX'.
Removing unused module `\Queue_24'.
Removing unused module `\SourceE'.
Removing unused module `\Queue_23'.
Removing unused module `\SourceD'.
Removing unused module `\Atomics'.
Removing unused module `\QueueCompatibility_21'.
Removing unused module `\SourceC'.
Removing unused module `\QueueCompatibility_20'.
Removing unused module `\SourceB'.
Removing unused module `\SourceA'.
Removing unused module `\Queue_22'.
Removing unused module `\Queue_21'.
Removing unused module `\TLMonitor_38'.
Removing unused module `\TLMonitor_37'.
Removing unused module `\FixedClockBroadcast_5'.
Removing unused module `\ClockGroup_5'.
Removing unused module `\ClockGroupAggregator_5'.
Removing unused module `\MemoryBus'.
Removing unused module `\TLInterconnectCoupler_19'.
Removing unused module `\TLWidthWidget_7'.
Removing unused module `\TLSourceShrinker_1'.
Removing unused module `\TLInterconnectCoupler_18'.
Removing unused module `\TLWidthWidget_6'.
Removing unused module `\TLToAXI4'.
Removing unused module `\Queue_20'.
Removing unused module `\Queue_19'.
Removing unused module `\TLMonitor_36'.
Removing unused module `\AXI4IdIndexer'.
Removing unused module `\AXI4UserYanker'.
Removing unused module `\QueueCompatibility'.
Removing unused module `\TLBuffer_13'.
Removing unused module `\ProbePicker'.
Removing unused module `\TLMonitor_35'.
Removing unused module `\TLMonitor_34'.
Removing unused module `\TLFIFOFixer_3'.
Removing unused module `\TLMonitor_33'.
Removing unused module `\TLXbar_6'.
Removing unused module `\TLMonitor_32'.
Removing unused module `\ClockGroup_4'.
Removing unused module `\ClockGroupAggregator_4'.
Removing unused module `\PeripheryBus_1'.
Removing unused module `\TLInterconnectCoupler_16'.
Removing unused module `\TLFragmenter_8'.
Removing unused module `\TLMonitor_31'.
Removing unused module `\TLBuffer_11'.
Removing unused module `\TLMonitor_30'.
Removing unused module `\TLInterconnectCoupler_15'.
Removing unused module `\TLBuffer_10'.
Removing unused module `\TLFragmenter_7'.
Removing unused module `\Repeater_7'.
Removing unused module `\TLMonitor_29'.
Removing unused module `\TLBuffer_9'.
Removing unused module `\Queue_16'.
Removing unused module `\Queue_15'.
Removing unused module `\TLMonitor_28'.
Removing unused module `\TLInterconnectCoupler_14'.
Removing unused module `\TLInterconnectCoupler_13'.
Removing unused module `\TLFragmenter_6'.
Removing unused module `\Repeater_6'.
Removing unused module `\TLMonitor_27'.
Removing unused module `\TLInterconnectCoupler_11'.
Removing unused module `\TLFragmenter_5'.
Removing unused module `\Repeater_5'.
Removing unused module `\TLMonitor_26'.
Removing unused module `\TLInterconnectCoupler_10'.
Removing unused module `\TLFragmenter_4'.
Removing unused module `\TLMonitor_25'.
Removing unused module `\TLInterconnectCoupler_9'.
Removing unused module `\TLFragmenter_3'.
Removing unused module `\Repeater_3'.
Removing unused module `\TLMonitor_24'.
Removing unused module `\TLInterconnectCoupler_8'.
Removing unused module `\TLWidthWidget_3'.
Removing unused module `\TLBuffer_8'.
Removing unused module `\TLInterconnectCoupler_7'.
Removing unused module `\TLFragmenter_2'.
Removing unused module `\Repeater_2'.
Removing unused module `\TLMonitor_23'.
Removing unused module `\TLBuffer_7'.
Removing unused module `\Queue_14'.
Removing unused module `\Queue_13'.
Removing unused module `\TLMonitor_22'.
Removing unused module `\ErrorDeviceWrapper'.
Removing unused module `\TLBuffer_6'.
Removing unused module `\Queue_11'.
Removing unused module `\TLMonitor_21'.
Removing unused module `\TLError'.
Removing unused module `\Queue_10'.
Removing unused module `\TLMonitor_20'.
Removing unused module `\TLAtomicAutomata_1'.
Removing unused module `\TLMonitor_19'.
Removing unused module `\TLBuffer_5'.
Removing unused module `\Queue_9'.
Removing unused module `\Queue_8'.
Removing unused module `\TLMonitor_18'.
Removing unused module `\TLXbar_5'.
Removing unused module `\TLMonitor_17'.
Removing unused module `\TLXbar_4'.
Removing unused module `\TLMonitor_16'.
Removing unused module `\TLMonitor_15'.
Removing unused module `\TLFIFOFixer_2'.
Removing unused module `\TLMonitor_14'.
Removing unused module `\FixedClockBroadcast_3'.
Removing unused module `\ClockGroup_3'.
Removing unused module `\ClockGroupAggregator_3'.
Removing unused module `\FrontBus'.
Removing unused module `\TLInterconnectCoupler_6'.
Removing unused module `\TLBuffer_4'.
Removing unused module `\TLMonitor_13'.
Removing unused module `\TLBuffer_3'.
Removing unused module `\Queue_5'.
Removing unused module `\Queue_4'.
Removing unused module `\TLMonitor_12'.
Removing unused module `\TLXbar_3'.
Removing unused module `\ClockGroup_2'.
Removing unused module `\ClockGroupAggregator_2'.
Removing unused module `\PeripheryBus'.
Removing unused module `\TLMonitor_11'.
Removing unused module `\TLInterconnectCoupler_5'.
Removing unused module `\TLFragmenter_1'.
Removing unused module `\Repeater_1'.
Removing unused module `\TLMonitor_10'.
Removing unused module `\TLInterconnectCoupler_4'.
Removing unused module `\TLBuffer_2'.
Removing unused module `\TLFragmenter'.
Removing unused module `\Repeater'.
Removing unused module `\TLMonitor_9'.
Removing unused module `\TLBuffer_1'.
Removing unused module `\TLMonitor_8'.
Removing unused module `\TLAtomicAutomata'.
Removing unused module `\TLMonitor_7'.
Removing unused module `\TLBuffer'.
Removing unused module `\Queue_1'.
Removing unused module `\Queue'.
Removing unused module `\TLMonitor_6'.
Removing unused module `\TLXbar_2'.
Removing unused module `\TLMonitor_5'.
Removing unused module `\TLXbar_1'.
Removing unused module `\TLFIFOFixer_1'.
Removing unused module `\TLMonitor_4'.
Removing unused module `\FixedClockBroadcast_1'.
Removing unused module `\ClockGroup_1'.
Removing unused module `\ClockGroupAggregator_1'.
Removing unused module `\SystemBus'.
Removing unused module `\TLInterconnectCoupler_3'.
Removing unused module `\TLInterconnectCoupler_2'.
Removing unused module `\TLWidthWidget_2'.
Removing unused module `\TLInterconnectCoupler_1'.
Removing unused module `\TLWidthWidget_1'.
Removing unused module `\TLInterconnectCoupler'.
Removing unused module `\TLWidthWidget'.
Removing unused module `\TLFIFOFixer'.
Removing unused module `\TLMonitor_3'.
Removing unused module `\TLMonitor_2'.
Removing unused module `\TLXbar'.
Removing unused module `\TLMonitor_1'.
Removing unused module `\TLMonitor'.
Removing unused module `\FixedClockBroadcast'.
Removing unused module `\ClockGroup'.
Removing unused module `\ClockGroupAggregator'.
Removing unused module `\InterruptBusWrapper'.
Removing unused module `\IntXbar'.
Removing unused module `\plusarg_reader'.
Removed 369 unused modules.
Module top directly or indirectly contains formal properties -> setting "keep" attribute.
Warning: Resizing cell port top.copy2.io_interrupts_seip from 32 bits to 1 bits.
Warning: Resizing cell port top.copy2.io_interrupts_meip from 32 bits to 1 bits.
Warning: Resizing cell port top.copy2.io_interrupts_msip from 32 bits to 1 bits.
Warning: Resizing cell port top.copy2.io_interrupts_mtip from 32 bits to 1 bits.
Warning: Resizing cell port top.copy2.io_interrupts_debug from 32 bits to 1 bits.
Warning: Resizing cell port top.copy2.io_hartid from 32 bits to 1 bits.
Warning: Resizing cell port top.copy1.io_interrupts_seip from 32 bits to 1 bits.
Warning: Resizing cell port top.copy1.io_interrupts_meip from 32 bits to 1 bits.
Warning: Resizing cell port top.copy1.io_interrupts_msip from 32 bits to 1 bits.
Warning: Resizing cell port top.copy1.io_interrupts_mtip from 32 bits to 1 bits.
Warning: Resizing cell port top.copy1.io_interrupts_debug from 32 bits to 1 bits.
Warning: Resizing cell port top.copy1.io_hartid from 32 bits to 1 bits.

2.2. Executing PROC pass (convert processes to netlists).

2.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `CSRFile.$proc$verilog/rocket_clean.sv:0$73590'.
Found and cleaned up 4 empty switches in `\CSRFile.$proc$verilog/rocket_clean.sv:198162$73452'.
Removing empty process `Rocket.$proc$verilog/rocket_clean.sv:0$75333'.
Found and cleaned up 3 empty switches in `\Rocket.$proc$verilog/rocket_clean.sv:201716$75200'.
Found and cleaned up 2 empty switches in `\PlusArgTimeout.$proc$verilog/rocket_clean.sv:199829$73950'.
Removing empty process `PlusArgTimeout.$proc$verilog/rocket_clean.sv:199829$73950'.
Removing empty process `MulDiv.$proc$verilog/rocket_clean.sv:0$73948'.
Cleaned up 9 empty switches.

2.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 6 switch rules as full_case in process $proc$verilog/rocket_clean.sv:198881$73586 in module CSRFile.
Marked 88 switch rules as full_case in process $proc$verilog/rocket_clean.sv:198162$73452 in module CSRFile.
Marked 37 switch rules as full_case in process $proc$verilog/rocket_clean.sv:201716$75200 in module Rocket.
Marked 1 switch rules as full_case in process $proc$verilog/rocket_clean.sv:200158$73963 in module Rocket.
Marked 19 switch rules as full_case in process $proc$verilog/rocket_clean.sv:199678$73933 in module MulDiv.
Removed a total of 0 dead cases.

2.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 25 redundant assignments.
Promoted 44 assignments to connections.

2.2.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\Rocket.$proc$verilog/rocket_clean.sv:200157$75332'.
  Set init value: \init = 1'0

2.2.5. Executing PROC_ARST pass (detect async resets in processes).

2.2.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~436 debug messages>

2.2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\CSRFile.$proc$verilog/rocket_clean.sv:198881$73586'.
     1/3: $0\large_1[57:0]
     2/3: $0\small_1[5:0]
     3/3: $0\reg_wfi[0:0]
Creating decoders for process `\CSRFile.$proc$verilog/rocket_clean.sv:198162$73452'.
     1/92: $0\io_status_cease_r[0:0]
     2/92: $0\large_[57:0]
     3/92: $0\small_[5:0]
     4/92: $0\reg_mcountinhibit[2:0]
     5/92: $0\reg_scause[63:0]
     6/92: $0\reg_mtvec[31:0]
     7/92: $0\reg_mcause[63:0]
     8/92: $0\reg_debug[0:0]
     9/92: $0\reg_singleStepped[0:0]
    10/92: $0\reg_dcsr_prv[1:0]
    11/92: $0\reg_mstatus_sie[0:0]
    12/92: $0\reg_mstatus_mie[0:0]
    13/92: $0\reg_mstatus_spie[0:0]
    14/92: $0\reg_mstatus_mpie[0:0]
    15/92: $0\reg_mstatus_spp[0:0]
    16/92: $0\reg_mstatus_mpp[1:0]
    17/92: $0\reg_mstatus_mprv[0:0]
    18/92: $0\reg_custom_0[63:0]
    19/92: $0\reg_misa[63:0]
    20/92: $0\reg_satp_ppn[43:0]
    21/92: $0\reg_satp_mode[3:0]
    22/92: $0\reg_sscratch[63:0]
    23/92: $0\reg_mscratch[63:0]
    24/92: $0\reg_mip_ssip[0:0]
    25/92: $0\reg_mip_stip[0:0]
    26/92: $0\reg_mip_seip[0:0]
    27/92: $0\reg_mie[63:0]
    28/92: $0\reg_pmp_7_cfg_r[0:0]
    29/92: $0\reg_pmp_7_cfg_w[0:0]
    30/92: $0\reg_pmp_7_cfg_x[0:0]
    31/92: $0\reg_pmp_7_cfg_a[1:0]
    32/92: $0\reg_pmp_7_cfg_l[0:0]
    33/92: $0\reg_pmp_6_cfg_r[0:0]
    34/92: $0\reg_pmp_6_cfg_w[0:0]
    35/92: $0\reg_pmp_6_cfg_x[0:0]
    36/92: $0\reg_pmp_6_cfg_a[1:0]
    37/92: $0\reg_pmp_6_cfg_l[0:0]
    38/92: $0\reg_pmp_5_cfg_r[0:0]
    39/92: $0\reg_pmp_5_cfg_w[0:0]
    40/92: $0\reg_pmp_5_cfg_x[0:0]
    41/92: $0\reg_pmp_5_cfg_a[1:0]
    42/92: $0\reg_pmp_5_cfg_l[0:0]
    43/92: $0\reg_pmp_4_cfg_r[0:0]
    44/92: $0\reg_pmp_4_cfg_w[0:0]
    45/92: $0\reg_pmp_4_cfg_x[0:0]
    46/92: $0\reg_pmp_4_cfg_a[1:0]
    47/92: $0\reg_pmp_4_cfg_l[0:0]
    48/92: $0\reg_pmp_3_cfg_r[0:0]
    49/92: $0\reg_pmp_3_cfg_w[0:0]
    50/92: $0\reg_pmp_3_cfg_x[0:0]
    51/92: $0\reg_pmp_3_cfg_a[1:0]
    52/92: $0\reg_pmp_3_cfg_l[0:0]
    53/92: $0\reg_pmp_2_cfg_r[0:0]
    54/92: $0\reg_pmp_2_cfg_w[0:0]
    55/92: $0\reg_pmp_2_cfg_x[0:0]
    56/92: $0\reg_pmp_2_cfg_a[1:0]
    57/92: $0\reg_pmp_2_cfg_l[0:0]
    58/92: $0\reg_pmp_1_cfg_r[0:0]
    59/92: $0\reg_pmp_1_cfg_w[0:0]
    60/92: $0\reg_pmp_1_cfg_x[0:0]
    61/92: $0\reg_pmp_1_cfg_a[1:0]
    62/92: $0\reg_pmp_1_cfg_l[0:0]
    63/92: $0\reg_pmp_0_cfg_r[0:0]
    64/92: $0\reg_pmp_0_cfg_w[0:0]
    65/92: $0\reg_pmp_0_cfg_x[0:0]
    66/92: $0\reg_pmp_0_cfg_a[1:0]
    67/92: $0\reg_pmp_0_cfg_l[0:0]
    68/92: $0\reg_bp_0_control_r[0:0]
    69/92: $0\reg_bp_0_control_w[0:0]
    70/92: $0\reg_bp_0_control_x[0:0]
    71/92: $0\reg_bp_0_control_u[0:0]
    72/92: $0\reg_bp_0_control_s[0:0]
    73/92: $0\reg_bp_0_control_m[0:0]
    74/92: $0\reg_bp_0_control_tmatch[1:0]
    75/92: $0\reg_bp_0_control_action[0:0]
    76/92: $0\reg_bp_0_control_dmode[0:0]
    77/92: $0\reg_dscratch[63:0]
    78/92: $0\reg_dcsr_step[0:0]
    79/92: $0\reg_dcsr_cause[2:0]
    80/92: $0\reg_medeleg[63:0]
    81/92: $0\reg_mideleg[63:0]
    82/92: $0\reg_dcsr_ebreaku[0:0]
    83/92: $0\reg_dcsr_ebreaks[0:0]
    84/92: $0\reg_dcsr_ebreakm[0:0]
    85/92: $0\reg_mstatus_fs[1:0]
    86/92: $0\reg_mstatus_sum[0:0]
    87/92: $0\reg_mstatus_mxr[0:0]
    88/92: $0\reg_mstatus_tvm[0:0]
    89/92: $0\reg_mstatus_tw[0:0]
    90/92: $0\reg_mstatus_tsr[0:0]
    91/92: $0\reg_mstatus_gva[0:0]
    92/92: $0\reg_mstatus_prv[1:0]
Creating decoders for process `\top.$proc$verilog/rocket_clean.sv:264458$95164'.
Creating decoders for process `$paramod$1e0019554db24e403a85d4260c10a25441229a90\plusarg_reader.$proc$verilog/rocket_clean.sv:0$95173'.
Creating decoders for process `\Rocket.$proc$verilog/rocket_clean.sv:200157$75332'.
Creating decoders for process `\Rocket.$proc$verilog/rocket_clean.sv:201716$75200'.
     1/89: $0\coreMonitorBundle_rd1val_x29[63:0]
     2/89: $0\coreMonitorBundle_rd0val_x23[63:0]
     3/89: $1$memwr$\rf$verilog/rocket_clean.sv:201718$73962_EN[63:0]$75207
     4/89: $1$memwr$\rf$verilog/rocket_clean.sv:201718$73962_DATA[63:0]$75206
     5/89: $1$memwr$\rf$verilog/rocket_clean.sv:201718$73962_ADDR[4:0]$75205
     6/89: $0\id_stall_fpu__r[31:0]
     7/89: $0\_r[31:0]
     8/89: $0\ex_reg_rs_msb_1[61:0]
     9/89: $0\ex_reg_rs_msb_0[61:0]
    10/89: $0\ex_reg_rs_lsb_1[1:0]
    11/89: $0\ex_reg_rs_lsb_0[1:0]
    12/89: $0\ex_reg_rs_bypass_1[0:0]
    13/89: $0\ex_reg_rs_bypass_0[0:0]
    14/89: $0\id_reg_fence[0:0]
    15/89: $0\wb_reg_wdata[63:0]
    16/89: $0\wb_reg_inst[31:0]
    17/89: $0\wb_reg_hls_or_dv[0:0]
    18/89: $0\wb_reg_mem_size[1:0]
    19/89: $0\wb_reg_pc[39:0]
    20/89: $0\wb_reg_sfence[0:0]
    21/89: $0\wb_reg_cause[63:0]
    22/89: $0\mem_br_taken[0:0]
    23/89: $0\mem_reg_rs2[63:0]
    24/89: $0\mem_reg_wdata[63:0]
    25/89: $0\mem_reg_hls_or_dv[0:0]
    26/89: $0\mem_reg_mem_size[1:0]
    27/89: $0\mem_reg_pc[39:0]
    28/89: $0\mem_reg_sfence[0:0]
    29/89: $0\mem_reg_store[0:0]
    30/89: $0\mem_reg_load[0:0]
    31/89: $0\mem_reg_slow_bypass[0:0]
    32/89: $0\mem_reg_cause[63:0]
    33/89: $0\mem_reg_flush_pipe[0:0]
    34/89: $0\mem_reg_btb_resp_bht_history[7:0]
    35/89: $0\mem_reg_btb_resp_entry[4:0]
    36/89: $0\ex_reg_mem_size[1:0]
    37/89: $0\ex_reg_pc[39:0]
    38/89: $0\ex_reg_cause[63:0]
    39/89: $0\ex_reg_load_use[0:0]
    40/89: $0\ex_reg_flush_pipe[0:0]
    41/89: $0\ex_reg_btb_resp_bht_history[7:0]
    42/89: $0\ex_reg_btb_resp_entry[4:0]
    43/89: $0\wb_ctrl_fence_i[0:0]
    44/89: $0\wb_ctrl_csr[2:0]
    45/89: $0\wb_ctrl_wxd[0:0]
    46/89: $0\wb_ctrl_div[0:0]
    47/89: $0\wb_ctrl_wfd[0:0]
    48/89: $0\wb_ctrl_rfs2[0:0]
    49/89: $0\wb_ctrl_rfs1[0:0]
    50/89: $0\wb_ctrl_mem[0:0]
    51/89: $0\wb_ctrl_rxs1[0:0]
    52/89: $0\wb_ctrl_rxs2[0:0]
    53/89: $0\mem_ctrl_fence_i[0:0]
    54/89: $0\mem_ctrl_csr[2:0]
    55/89: $0\mem_ctrl_wxd[0:0]
    56/89: $0\mem_ctrl_wfd[0:0]
    57/89: $0\mem_ctrl_rfs2[0:0]
    58/89: $0\mem_ctrl_rfs1[0:0]
    59/89: $0\mem_ctrl_mem[0:0]
    60/89: $0\mem_ctrl_rxs1[0:0]
    61/89: $0\mem_ctrl_rxs2[0:0]
    62/89: $0\mem_ctrl_jalr[0:0]
    63/89: $0\mem_ctrl_jal[0:0]
    64/89: $0\mem_ctrl_branch[0:0]
    65/89: $0\mem_ctrl_fp[0:0]
    66/89: $0\ex_ctrl_fence_i[0:0]
    67/89: $0\ex_ctrl_csr[2:0]
    68/89: $0\ex_ctrl_wxd[0:0]
    69/89: $0\ex_ctrl_div[0:0]
    70/89: $0\ex_ctrl_wfd[0:0]
    71/89: $0\ex_ctrl_rfs2[0:0]
    72/89: $0\ex_ctrl_rfs1[0:0]
    73/89: $0\ex_ctrl_mem_cmd[4:0]
    74/89: $0\ex_ctrl_mem[0:0]
    75/89: $0\ex_ctrl_alu_fn[3:0]
    76/89: $0\ex_ctrl_alu_dw[0:0]
    77/89: $0\ex_ctrl_sel_imm[2:0]
    78/89: $0\ex_ctrl_sel_alu1[1:0]
    79/89: $0\ex_ctrl_sel_alu2[1:0]
    80/89: $0\ex_ctrl_rxs1[0:0]
    81/89: $0\ex_ctrl_rxs2[0:0]
    82/89: $0\ex_ctrl_jalr[0:0]
    83/89: $0\ex_ctrl_jal[0:0]
    84/89: $0\ex_ctrl_branch[0:0]
    85/89: $0\ex_ctrl_fp[0:0]
    86/89: $0\id_reg_pause[0:0]
    87/89: $0\mem_ctrl_div[0:0]
    88/89: $0\mem_reg_inst[31:0]
    89/89: $0\ex_reg_inst[31:0]
Creating decoders for process `\Rocket.$proc$verilog/rocket_clean.sv:200158$73963'.
     1/3: $1$memwr$\rf$verilog/rocket_clean.sv:200161$73961_EN[63:0]$73968
     2/3: $1$memwr$\rf$verilog/rocket_clean.sv:200161$73961_DATA[63:0]$73967
     3/3: $0\init[0:0]
Creating decoders for process `\MulDiv.$proc$verilog/rocket_clean.sv:199678$73933'.
     1/9: $0\remainder[129:0]
     2/9: $0\resHi[0:0]
     3/9: $0\state[2:0]
     4/9: $0\divisor[64:0]
     5/9: $0\isHi[0:0]
     6/9: $0\neg_out[0:0]
     7/9: $0\req_tag[4:0]
     8/9: $0\req_dw[0:0]
     9/9: $0\count[6:0]

2.2.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod$1e0019554db24e403a85d4260c10a25441229a90\plusarg_reader.\myplus' from process `$paramod$1e0019554db24e403a85d4260c10a25441229a90\plusarg_reader.$proc$verilog/rocket_clean.sv:0$95173'.

2.2.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\CSRFile.\reg_wfi' using process `\CSRFile.$proc$verilog/rocket_clean.sv:198881$73586'.
  created $dff cell `$procdff$96209' with positive edge clock.
Creating register for signal `\CSRFile.\small_1' using process `\CSRFile.$proc$verilog/rocket_clean.sv:198881$73586'.
  created $dff cell `$procdff$96210' with positive edge clock.
Creating register for signal `\CSRFile.\large_1' using process `\CSRFile.$proc$verilog/rocket_clean.sv:198881$73586'.
  created $dff cell `$procdff$96211' with positive edge clock.
Creating register for signal `\CSRFile.\reg_mstatus_prv' using process `\CSRFile.$proc$verilog/rocket_clean.sv:198162$73452'.
  created $dff cell `$procdff$96212' with positive edge clock.
Creating register for signal `\CSRFile.\reg_mstatus_gva' using process `\CSRFile.$proc$verilog/rocket_clean.sv:198162$73452'.
  created $dff cell `$procdff$96213' with positive edge clock.
Creating register for signal `\CSRFile.\reg_mstatus_tsr' using process `\CSRFile.$proc$verilog/rocket_clean.sv:198162$73452'.
  created $dff cell `$procdff$96214' with positive edge clock.
Creating register for signal `\CSRFile.\reg_mstatus_tw' using process `\CSRFile.$proc$verilog/rocket_clean.sv:198162$73452'.
  created $dff cell `$procdff$96215' with positive edge clock.
Creating register for signal `\CSRFile.\reg_mstatus_tvm' using process `\CSRFile.$proc$verilog/rocket_clean.sv:198162$73452'.
  created $dff cell `$procdff$96216' with positive edge clock.
Creating register for signal `\CSRFile.\reg_mstatus_mxr' using process `\CSRFile.$proc$verilog/rocket_clean.sv:198162$73452'.
  created $dff cell `$procdff$96217' with positive edge clock.
Creating register for signal `\CSRFile.\reg_mstatus_sum' using process `\CSRFile.$proc$verilog/rocket_clean.sv:198162$73452'.
  created $dff cell `$procdff$96218' with positive edge clock.
Creating register for signal `\CSRFile.\reg_mstatus_mprv' using process `\CSRFile.$proc$verilog/rocket_clean.sv:198162$73452'.
  created $dff cell `$procdff$96219' with positive edge clock.
Creating register for signal `\CSRFile.\reg_mstatus_fs' using process `\CSRFile.$proc$verilog/rocket_clean.sv:198162$73452'.
  created $dff cell `$procdff$96220' with positive edge clock.
Creating register for signal `\CSRFile.\reg_mstatus_mpp' using process `\CSRFile.$proc$verilog/rocket_clean.sv:198162$73452'.
  created $dff cell `$procdff$96221' with positive edge clock.
Creating register for signal `\CSRFile.\reg_mstatus_spp' using process `\CSRFile.$proc$verilog/rocket_clean.sv:198162$73452'.
  created $dff cell `$procdff$96222' with positive edge clock.
Creating register for signal `\CSRFile.\reg_mstatus_mpie' using process `\CSRFile.$proc$verilog/rocket_clean.sv:198162$73452'.
  created $dff cell `$procdff$96223' with positive edge clock.
Creating register for signal `\CSRFile.\reg_mstatus_spie' using process `\CSRFile.$proc$verilog/rocket_clean.sv:198162$73452'.
  created $dff cell `$procdff$96224' with positive edge clock.
Creating register for signal `\CSRFile.\reg_mstatus_mie' using process `\CSRFile.$proc$verilog/rocket_clean.sv:198162$73452'.
  created $dff cell `$procdff$96225' with positive edge clock.
Creating register for signal `\CSRFile.\reg_mstatus_sie' using process `\CSRFile.$proc$verilog/rocket_clean.sv:198162$73452'.
  created $dff cell `$procdff$96226' with positive edge clock.
Creating register for signal `\CSRFile.\reg_dcsr_prv' using process `\CSRFile.$proc$verilog/rocket_clean.sv:198162$73452'.
  created $dff cell `$procdff$96227' with positive edge clock.
Creating register for signal `\CSRFile.\reg_singleStepped' using process `\CSRFile.$proc$verilog/rocket_clean.sv:198162$73452'.
  created $dff cell `$procdff$96228' with positive edge clock.
Creating register for signal `\CSRFile.\reg_dcsr_ebreakm' using process `\CSRFile.$proc$verilog/rocket_clean.sv:198162$73452'.
  created $dff cell `$procdff$96229' with positive edge clock.
Creating register for signal `\CSRFile.\reg_dcsr_ebreaks' using process `\CSRFile.$proc$verilog/rocket_clean.sv:198162$73452'.
  created $dff cell `$procdff$96230' with positive edge clock.
Creating register for signal `\CSRFile.\reg_dcsr_ebreaku' using process `\CSRFile.$proc$verilog/rocket_clean.sv:198162$73452'.
  created $dff cell `$procdff$96231' with positive edge clock.
Creating register for signal `\CSRFile.\reg_debug' using process `\CSRFile.$proc$verilog/rocket_clean.sv:198162$73452'.
  created $dff cell `$procdff$96232' with positive edge clock.
Creating register for signal `\CSRFile.\reg_mideleg' using process `\CSRFile.$proc$verilog/rocket_clean.sv:198162$73452'.
  created $dff cell `$procdff$96233' with positive edge clock.
Creating register for signal `\CSRFile.\reg_medeleg' using process `\CSRFile.$proc$verilog/rocket_clean.sv:198162$73452'.
  created $dff cell `$procdff$96234' with positive edge clock.
Creating register for signal `\CSRFile.\reg_dcsr_cause' using process `\CSRFile.$proc$verilog/rocket_clean.sv:198162$73452'.
  created $dff cell `$procdff$96235' with positive edge clock.
Creating register for signal `\CSRFile.\reg_dcsr_step' using process `\CSRFile.$proc$verilog/rocket_clean.sv:198162$73452'.
  created $dff cell `$procdff$96236' with positive edge clock.
Creating register for signal `\CSRFile.\reg_dpc' using process `\CSRFile.$proc$verilog/rocket_clean.sv:198162$73452'.
  created $dff cell `$procdff$96237' with positive edge clock.
Creating register for signal `\CSRFile.\reg_dscratch' using process `\CSRFile.$proc$verilog/rocket_clean.sv:198162$73452'.
  created $dff cell `$procdff$96238' with positive edge clock.
Creating register for signal `\CSRFile.\reg_bp_0_control_dmode' using process `\CSRFile.$proc$verilog/rocket_clean.sv:198162$73452'.
  created $dff cell `$procdff$96239' with positive edge clock.
Creating register for signal `\CSRFile.\reg_bp_0_control_action' using process `\CSRFile.$proc$verilog/rocket_clean.sv:198162$73452'.
  created $dff cell `$procdff$96240' with positive edge clock.
Creating register for signal `\CSRFile.\reg_bp_0_control_tmatch' using process `\CSRFile.$proc$verilog/rocket_clean.sv:198162$73452'.
  created $dff cell `$procdff$96241' with positive edge clock.
Creating register for signal `\CSRFile.\reg_bp_0_control_m' using process `\CSRFile.$proc$verilog/rocket_clean.sv:198162$73452'.
  created $dff cell `$procdff$96242' with positive edge clock.
Creating register for signal `\CSRFile.\reg_bp_0_control_s' using process `\CSRFile.$proc$verilog/rocket_clean.sv:198162$73452'.
  created $dff cell `$procdff$96243' with positive edge clock.
Creating register for signal `\CSRFile.\reg_bp_0_control_u' using process `\CSRFile.$proc$verilog/rocket_clean.sv:198162$73452'.
  created $dff cell `$procdff$96244' with positive edge clock.
Creating register for signal `\CSRFile.\reg_bp_0_control_x' using process `\CSRFile.$proc$verilog/rocket_clean.sv:198162$73452'.
  created $dff cell `$procdff$96245' with positive edge clock.
Creating register for signal `\CSRFile.\reg_bp_0_control_w' using process `\CSRFile.$proc$verilog/rocket_clean.sv:198162$73452'.
  created $dff cell `$procdff$96246' with positive edge clock.
Creating register for signal `\CSRFile.\reg_bp_0_control_r' using process `\CSRFile.$proc$verilog/rocket_clean.sv:198162$73452'.
  created $dff cell `$procdff$96247' with positive edge clock.
Creating register for signal `\CSRFile.\reg_bp_0_address' using process `\CSRFile.$proc$verilog/rocket_clean.sv:198162$73452'.
  created $dff cell `$procdff$96248' with positive edge clock.
Creating register for signal `\CSRFile.\reg_pmp_0_cfg_l' using process `\CSRFile.$proc$verilog/rocket_clean.sv:198162$73452'.
  created $dff cell `$procdff$96249' with positive edge clock.
Creating register for signal `\CSRFile.\reg_pmp_0_cfg_a' using process `\CSRFile.$proc$verilog/rocket_clean.sv:198162$73452'.
  created $dff cell `$procdff$96250' with positive edge clock.
Creating register for signal `\CSRFile.\reg_pmp_0_cfg_x' using process `\CSRFile.$proc$verilog/rocket_clean.sv:198162$73452'.
  created $dff cell `$procdff$96251' with positive edge clock.
Creating register for signal `\CSRFile.\reg_pmp_0_cfg_w' using process `\CSRFile.$proc$verilog/rocket_clean.sv:198162$73452'.
  created $dff cell `$procdff$96252' with positive edge clock.
Creating register for signal `\CSRFile.\reg_pmp_0_cfg_r' using process `\CSRFile.$proc$verilog/rocket_clean.sv:198162$73452'.
  created $dff cell `$procdff$96253' with positive edge clock.
Creating register for signal `\CSRFile.\reg_pmp_0_addr' using process `\CSRFile.$proc$verilog/rocket_clean.sv:198162$73452'.
  created $dff cell `$procdff$96254' with positive edge clock.
Creating register for signal `\CSRFile.\reg_pmp_1_cfg_l' using process `\CSRFile.$proc$verilog/rocket_clean.sv:198162$73452'.
  created $dff cell `$procdff$96255' with positive edge clock.
Creating register for signal `\CSRFile.\reg_pmp_1_cfg_a' using process `\CSRFile.$proc$verilog/rocket_clean.sv:198162$73452'.
  created $dff cell `$procdff$96256' with positive edge clock.
Creating register for signal `\CSRFile.\reg_pmp_1_cfg_x' using process `\CSRFile.$proc$verilog/rocket_clean.sv:198162$73452'.
  created $dff cell `$procdff$96257' with positive edge clock.
Creating register for signal `\CSRFile.\reg_pmp_1_cfg_w' using process `\CSRFile.$proc$verilog/rocket_clean.sv:198162$73452'.
  created $dff cell `$procdff$96258' with positive edge clock.
Creating register for signal `\CSRFile.\reg_pmp_1_cfg_r' using process `\CSRFile.$proc$verilog/rocket_clean.sv:198162$73452'.
  created $dff cell `$procdff$96259' with positive edge clock.
Creating register for signal `\CSRFile.\reg_pmp_1_addr' using process `\CSRFile.$proc$verilog/rocket_clean.sv:198162$73452'.
  created $dff cell `$procdff$96260' with positive edge clock.
Creating register for signal `\CSRFile.\reg_pmp_2_cfg_l' using process `\CSRFile.$proc$verilog/rocket_clean.sv:198162$73452'.
  created $dff cell `$procdff$96261' with positive edge clock.
Creating register for signal `\CSRFile.\reg_pmp_2_cfg_a' using process `\CSRFile.$proc$verilog/rocket_clean.sv:198162$73452'.
  created $dff cell `$procdff$96262' with positive edge clock.
Creating register for signal `\CSRFile.\reg_pmp_2_cfg_x' using process `\CSRFile.$proc$verilog/rocket_clean.sv:198162$73452'.
  created $dff cell `$procdff$96263' with positive edge clock.
Creating register for signal `\CSRFile.\reg_pmp_2_cfg_w' using process `\CSRFile.$proc$verilog/rocket_clean.sv:198162$73452'.
  created $dff cell `$procdff$96264' with positive edge clock.
Creating register for signal `\CSRFile.\reg_pmp_2_cfg_r' using process `\CSRFile.$proc$verilog/rocket_clean.sv:198162$73452'.
  created $dff cell `$procdff$96265' with positive edge clock.
Creating register for signal `\CSRFile.\reg_pmp_2_addr' using process `\CSRFile.$proc$verilog/rocket_clean.sv:198162$73452'.
  created $dff cell `$procdff$96266' with positive edge clock.
Creating register for signal `\CSRFile.\reg_pmp_3_cfg_l' using process `\CSRFile.$proc$verilog/rocket_clean.sv:198162$73452'.
  created $dff cell `$procdff$96267' with positive edge clock.
Creating register for signal `\CSRFile.\reg_pmp_3_cfg_a' using process `\CSRFile.$proc$verilog/rocket_clean.sv:198162$73452'.
  created $dff cell `$procdff$96268' with positive edge clock.
Creating register for signal `\CSRFile.\reg_pmp_3_cfg_x' using process `\CSRFile.$proc$verilog/rocket_clean.sv:198162$73452'.
  created $dff cell `$procdff$96269' with positive edge clock.
Creating register for signal `\CSRFile.\reg_pmp_3_cfg_w' using process `\CSRFile.$proc$verilog/rocket_clean.sv:198162$73452'.
  created $dff cell `$procdff$96270' with positive edge clock.
Creating register for signal `\CSRFile.\reg_pmp_3_cfg_r' using process `\CSRFile.$proc$verilog/rocket_clean.sv:198162$73452'.
  created $dff cell `$procdff$96271' with positive edge clock.
Creating register for signal `\CSRFile.\reg_pmp_3_addr' using process `\CSRFile.$proc$verilog/rocket_clean.sv:198162$73452'.
  created $dff cell `$procdff$96272' with positive edge clock.
Creating register for signal `\CSRFile.\reg_pmp_4_cfg_l' using process `\CSRFile.$proc$verilog/rocket_clean.sv:198162$73452'.
  created $dff cell `$procdff$96273' with positive edge clock.
Creating register for signal `\CSRFile.\reg_pmp_4_cfg_a' using process `\CSRFile.$proc$verilog/rocket_clean.sv:198162$73452'.
  created $dff cell `$procdff$96274' with positive edge clock.
Creating register for signal `\CSRFile.\reg_pmp_4_cfg_x' using process `\CSRFile.$proc$verilog/rocket_clean.sv:198162$73452'.
  created $dff cell `$procdff$96275' with positive edge clock.
Creating register for signal `\CSRFile.\reg_pmp_4_cfg_w' using process `\CSRFile.$proc$verilog/rocket_clean.sv:198162$73452'.
  created $dff cell `$procdff$96276' with positive edge clock.
Creating register for signal `\CSRFile.\reg_pmp_4_cfg_r' using process `\CSRFile.$proc$verilog/rocket_clean.sv:198162$73452'.
  created $dff cell `$procdff$96277' with positive edge clock.
Creating register for signal `\CSRFile.\reg_pmp_4_addr' using process `\CSRFile.$proc$verilog/rocket_clean.sv:198162$73452'.
  created $dff cell `$procdff$96278' with positive edge clock.
Creating register for signal `\CSRFile.\reg_pmp_5_cfg_l' using process `\CSRFile.$proc$verilog/rocket_clean.sv:198162$73452'.
  created $dff cell `$procdff$96279' with positive edge clock.
Creating register for signal `\CSRFile.\reg_pmp_5_cfg_a' using process `\CSRFile.$proc$verilog/rocket_clean.sv:198162$73452'.
  created $dff cell `$procdff$96280' with positive edge clock.
Creating register for signal `\CSRFile.\reg_pmp_5_cfg_x' using process `\CSRFile.$proc$verilog/rocket_clean.sv:198162$73452'.
  created $dff cell `$procdff$96281' with positive edge clock.
Creating register for signal `\CSRFile.\reg_pmp_5_cfg_w' using process `\CSRFile.$proc$verilog/rocket_clean.sv:198162$73452'.
  created $dff cell `$procdff$96282' with positive edge clock.
Creating register for signal `\CSRFile.\reg_pmp_5_cfg_r' using process `\CSRFile.$proc$verilog/rocket_clean.sv:198162$73452'.
  created $dff cell `$procdff$96283' with positive edge clock.
Creating register for signal `\CSRFile.\reg_pmp_5_addr' using process `\CSRFile.$proc$verilog/rocket_clean.sv:198162$73452'.
  created $dff cell `$procdff$96284' with positive edge clock.
Creating register for signal `\CSRFile.\reg_pmp_6_cfg_l' using process `\CSRFile.$proc$verilog/rocket_clean.sv:198162$73452'.
  created $dff cell `$procdff$96285' with positive edge clock.
Creating register for signal `\CSRFile.\reg_pmp_6_cfg_a' using process `\CSRFile.$proc$verilog/rocket_clean.sv:198162$73452'.
  created $dff cell `$procdff$96286' with positive edge clock.
Creating register for signal `\CSRFile.\reg_pmp_6_cfg_x' using process `\CSRFile.$proc$verilog/rocket_clean.sv:198162$73452'.
  created $dff cell `$procdff$96287' with positive edge clock.
Creating register for signal `\CSRFile.\reg_pmp_6_cfg_w' using process `\CSRFile.$proc$verilog/rocket_clean.sv:198162$73452'.
  created $dff cell `$procdff$96288' with positive edge clock.
Creating register for signal `\CSRFile.\reg_pmp_6_cfg_r' using process `\CSRFile.$proc$verilog/rocket_clean.sv:198162$73452'.
  created $dff cell `$procdff$96289' with positive edge clock.
Creating register for signal `\CSRFile.\reg_pmp_6_addr' using process `\CSRFile.$proc$verilog/rocket_clean.sv:198162$73452'.
  created $dff cell `$procdff$96290' with positive edge clock.
Creating register for signal `\CSRFile.\reg_pmp_7_cfg_l' using process `\CSRFile.$proc$verilog/rocket_clean.sv:198162$73452'.
  created $dff cell `$procdff$96291' with positive edge clock.
Creating register for signal `\CSRFile.\reg_pmp_7_cfg_a' using process `\CSRFile.$proc$verilog/rocket_clean.sv:198162$73452'.
  created $dff cell `$procdff$96292' with positive edge clock.
Creating register for signal `\CSRFile.\reg_pmp_7_cfg_x' using process `\CSRFile.$proc$verilog/rocket_clean.sv:198162$73452'.
  created $dff cell `$procdff$96293' with positive edge clock.
Creating register for signal `\CSRFile.\reg_pmp_7_cfg_w' using process `\CSRFile.$proc$verilog/rocket_clean.sv:198162$73452'.
  created $dff cell `$procdff$96294' with positive edge clock.
Creating register for signal `\CSRFile.\reg_pmp_7_cfg_r' using process `\CSRFile.$proc$verilog/rocket_clean.sv:198162$73452'.
  created $dff cell `$procdff$96295' with positive edge clock.
Creating register for signal `\CSRFile.\reg_pmp_7_addr' using process `\CSRFile.$proc$verilog/rocket_clean.sv:198162$73452'.
  created $dff cell `$procdff$96296' with positive edge clock.
Creating register for signal `\CSRFile.\reg_mie' using process `\CSRFile.$proc$verilog/rocket_clean.sv:198162$73452'.
  created $dff cell `$procdff$96297' with positive edge clock.
Creating register for signal `\CSRFile.\reg_mip_seip' using process `\CSRFile.$proc$verilog/rocket_clean.sv:198162$73452'.
  created $dff cell `$procdff$96298' with positive edge clock.
Creating register for signal `\CSRFile.\reg_mip_stip' using process `\CSRFile.$proc$verilog/rocket_clean.sv:198162$73452'.
  created $dff cell `$procdff$96299' with positive edge clock.
Creating register for signal `\CSRFile.\reg_mip_ssip' using process `\CSRFile.$proc$verilog/rocket_clean.sv:198162$73452'.
  created $dff cell `$procdff$96300' with positive edge clock.
Creating register for signal `\CSRFile.\reg_mepc' using process `\CSRFile.$proc$verilog/rocket_clean.sv:198162$73452'.
  created $dff cell `$procdff$96301' with positive edge clock.
Creating register for signal `\CSRFile.\reg_mcause' using process `\CSRFile.$proc$verilog/rocket_clean.sv:198162$73452'.
  created $dff cell `$procdff$96302' with positive edge clock.
Creating register for signal `\CSRFile.\reg_mtval' using process `\CSRFile.$proc$verilog/rocket_clean.sv:198162$73452'.
  created $dff cell `$procdff$96303' with positive edge clock.
Creating register for signal `\CSRFile.\reg_mscratch' using process `\CSRFile.$proc$verilog/rocket_clean.sv:198162$73452'.
  created $dff cell `$procdff$96304' with positive edge clock.
Creating register for signal `\CSRFile.\reg_mtvec' using process `\CSRFile.$proc$verilog/rocket_clean.sv:198162$73452'.
  created $dff cell `$procdff$96305' with positive edge clock.
Creating register for signal `\CSRFile.\reg_mcounteren' using process `\CSRFile.$proc$verilog/rocket_clean.sv:198162$73452'.
  created $dff cell `$procdff$96306' with positive edge clock.
Creating register for signal `\CSRFile.\reg_scounteren' using process `\CSRFile.$proc$verilog/rocket_clean.sv:198162$73452'.
  created $dff cell `$procdff$96307' with positive edge clock.
Creating register for signal `\CSRFile.\reg_sepc' using process `\CSRFile.$proc$verilog/rocket_clean.sv:198162$73452'.
  created $dff cell `$procdff$96308' with positive edge clock.
Creating register for signal `\CSRFile.\reg_scause' using process `\CSRFile.$proc$verilog/rocket_clean.sv:198162$73452'.
  created $dff cell `$procdff$96309' with positive edge clock.
Creating register for signal `\CSRFile.\reg_stval' using process `\CSRFile.$proc$verilog/rocket_clean.sv:198162$73452'.
  created $dff cell `$procdff$96310' with positive edge clock.
Creating register for signal `\CSRFile.\reg_sscratch' using process `\CSRFile.$proc$verilog/rocket_clean.sv:198162$73452'.
  created $dff cell `$procdff$96311' with positive edge clock.
Creating register for signal `\CSRFile.\reg_stvec' using process `\CSRFile.$proc$verilog/rocket_clean.sv:198162$73452'.
  created $dff cell `$procdff$96312' with positive edge clock.
Creating register for signal `\CSRFile.\reg_satp_mode' using process `\CSRFile.$proc$verilog/rocket_clean.sv:198162$73452'.
  created $dff cell `$procdff$96313' with positive edge clock.
Creating register for signal `\CSRFile.\reg_satp_ppn' using process `\CSRFile.$proc$verilog/rocket_clean.sv:198162$73452'.
  created $dff cell `$procdff$96314' with positive edge clock.
Creating register for signal `\CSRFile.\reg_fflags' using process `\CSRFile.$proc$verilog/rocket_clean.sv:198162$73452'.
  created $dff cell `$procdff$96315' with positive edge clock.
Creating register for signal `\CSRFile.\reg_frm' using process `\CSRFile.$proc$verilog/rocket_clean.sv:198162$73452'.
  created $dff cell `$procdff$96316' with positive edge clock.
Creating register for signal `\CSRFile.\reg_mcountinhibit' using process `\CSRFile.$proc$verilog/rocket_clean.sv:198162$73452'.
  created $dff cell `$procdff$96317' with positive edge clock.
Creating register for signal `\CSRFile.\small_' using process `\CSRFile.$proc$verilog/rocket_clean.sv:198162$73452'.
  created $dff cell `$procdff$96318' with positive edge clock.
Creating register for signal `\CSRFile.\large_' using process `\CSRFile.$proc$verilog/rocket_clean.sv:198162$73452'.
  created $dff cell `$procdff$96319' with positive edge clock.
Creating register for signal `\CSRFile.\reg_misa' using process `\CSRFile.$proc$verilog/rocket_clean.sv:198162$73452'.
  created $dff cell `$procdff$96320' with positive edge clock.
Creating register for signal `\CSRFile.\reg_custom_0' using process `\CSRFile.$proc$verilog/rocket_clean.sv:198162$73452'.
  created $dff cell `$procdff$96321' with positive edge clock.
Creating register for signal `\CSRFile.\io_status_cease_r' using process `\CSRFile.$proc$verilog/rocket_clean.sv:198162$73452'.
  created $dff cell `$procdff$96322' with positive edge clock.
Creating register for signal `\top.\assume_1_violate' using process `\top.$proc$verilog/rocket_clean.sv:264458$95164'.
  created $dff cell `$procdff$96323' with positive edge clock.
Creating register for signal `\Rocket.\ex_reg_valid' using process `\Rocket.$proc$verilog/rocket_clean.sv:201716$75200'.
  created $dff cell `$procdff$96324' with positive edge clock.
Creating register for signal `\Rocket.\ex_reg_inst' using process `\Rocket.$proc$verilog/rocket_clean.sv:201716$75200'.
  created $dff cell `$procdff$96325' with positive edge clock.
Creating register for signal `\Rocket.\mem_reg_valid' using process `\Rocket.$proc$verilog/rocket_clean.sv:201716$75200'.
  created $dff cell `$procdff$96326' with positive edge clock.
Creating register for signal `\Rocket.\mem_reg_inst' using process `\Rocket.$proc$verilog/rocket_clean.sv:201716$75200'.
  created $dff cell `$procdff$96327' with positive edge clock.
Creating register for signal `\Rocket.\wb_reg_valid' using process `\Rocket.$proc$verilog/rocket_clean.sv:201716$75200'.
  created $dff cell `$procdff$96328' with positive edge clock.
Creating register for signal `\Rocket.\mem_ctrl_div' using process `\Rocket.$proc$verilog/rocket_clean.sv:201716$75200'.
  created $dff cell `$procdff$96329' with positive edge clock.
Creating register for signal `\Rocket.\id_reg_pause' using process `\Rocket.$proc$verilog/rocket_clean.sv:201716$75200'.
  created $dff cell `$procdff$96330' with positive edge clock.
Creating register for signal `\Rocket.\imem_might_request_reg' using process `\Rocket.$proc$verilog/rocket_clean.sv:201716$75200'.
  created $dff cell `$procdff$96331' with positive edge clock.
Creating register for signal `\Rocket.\ex_ctrl_fp' using process `\Rocket.$proc$verilog/rocket_clean.sv:201716$75200'.
  created $dff cell `$procdff$96332' with positive edge clock.
Creating register for signal `\Rocket.\ex_ctrl_branch' using process `\Rocket.$proc$verilog/rocket_clean.sv:201716$75200'.
  created $dff cell `$procdff$96333' with positive edge clock.
Creating register for signal `\Rocket.\ex_ctrl_jal' using process `\Rocket.$proc$verilog/rocket_clean.sv:201716$75200'.
  created $dff cell `$procdff$96334' with positive edge clock.
Creating register for signal `\Rocket.\ex_ctrl_jalr' using process `\Rocket.$proc$verilog/rocket_clean.sv:201716$75200'.
  created $dff cell `$procdff$96335' with positive edge clock.
Creating register for signal `\Rocket.\ex_ctrl_rxs2' using process `\Rocket.$proc$verilog/rocket_clean.sv:201716$75200'.
  created $dff cell `$procdff$96336' with positive edge clock.
Creating register for signal `\Rocket.\ex_ctrl_rxs1' using process `\Rocket.$proc$verilog/rocket_clean.sv:201716$75200'.
  created $dff cell `$procdff$96337' with positive edge clock.
Creating register for signal `\Rocket.\ex_ctrl_sel_alu2' using process `\Rocket.$proc$verilog/rocket_clean.sv:201716$75200'.
  created $dff cell `$procdff$96338' with positive edge clock.
Creating register for signal `\Rocket.\ex_ctrl_sel_alu1' using process `\Rocket.$proc$verilog/rocket_clean.sv:201716$75200'.
  created $dff cell `$procdff$96339' with positive edge clock.
Creating register for signal `\Rocket.\ex_ctrl_sel_imm' using process `\Rocket.$proc$verilog/rocket_clean.sv:201716$75200'.
  created $dff cell `$procdff$96340' with positive edge clock.
Creating register for signal `\Rocket.\ex_ctrl_alu_dw' using process `\Rocket.$proc$verilog/rocket_clean.sv:201716$75200'.
  created $dff cell `$procdff$96341' with positive edge clock.
Creating register for signal `\Rocket.\ex_ctrl_alu_fn' using process `\Rocket.$proc$verilog/rocket_clean.sv:201716$75200'.
  created $dff cell `$procdff$96342' with positive edge clock.
Creating register for signal `\Rocket.\ex_ctrl_mem' using process `\Rocket.$proc$verilog/rocket_clean.sv:201716$75200'.
  created $dff cell `$procdff$96343' with positive edge clock.
Creating register for signal `\Rocket.\ex_ctrl_mem_cmd' using process `\Rocket.$proc$verilog/rocket_clean.sv:201716$75200'.
  created $dff cell `$procdff$96344' with positive edge clock.
Creating register for signal `\Rocket.\ex_ctrl_rfs1' using process `\Rocket.$proc$verilog/rocket_clean.sv:201716$75200'.
  created $dff cell `$procdff$96345' with positive edge clock.
Creating register for signal `\Rocket.\ex_ctrl_rfs2' using process `\Rocket.$proc$verilog/rocket_clean.sv:201716$75200'.
  created $dff cell `$procdff$96346' with positive edge clock.
Creating register for signal `\Rocket.\ex_ctrl_wfd' using process `\Rocket.$proc$verilog/rocket_clean.sv:201716$75200'.
  created $dff cell `$procdff$96347' with positive edge clock.
Creating register for signal `\Rocket.\ex_ctrl_div' using process `\Rocket.$proc$verilog/rocket_clean.sv:201716$75200'.
  created $dff cell `$procdff$96348' with positive edge clock.
Creating register for signal `\Rocket.\ex_ctrl_wxd' using process `\Rocket.$proc$verilog/rocket_clean.sv:201716$75200'.
  created $dff cell `$procdff$96349' with positive edge clock.
Creating register for signal `\Rocket.\ex_ctrl_csr' using process `\Rocket.$proc$verilog/rocket_clean.sv:201716$75200'.
  created $dff cell `$procdff$96350' with positive edge clock.
Creating register for signal `\Rocket.\ex_ctrl_fence_i' using process `\Rocket.$proc$verilog/rocket_clean.sv:201716$75200'.
  created $dff cell `$procdff$96351' with positive edge clock.
Creating register for signal `\Rocket.\mem_ctrl_fp' using process `\Rocket.$proc$verilog/rocket_clean.sv:201716$75200'.
  created $dff cell `$procdff$96352' with positive edge clock.
Creating register for signal `\Rocket.\mem_ctrl_branch' using process `\Rocket.$proc$verilog/rocket_clean.sv:201716$75200'.
  created $dff cell `$procdff$96353' with positive edge clock.
Creating register for signal `\Rocket.\mem_ctrl_jal' using process `\Rocket.$proc$verilog/rocket_clean.sv:201716$75200'.
  created $dff cell `$procdff$96354' with positive edge clock.
Creating register for signal `\Rocket.\mem_ctrl_jalr' using process `\Rocket.$proc$verilog/rocket_clean.sv:201716$75200'.
  created $dff cell `$procdff$96355' with positive edge clock.
Creating register for signal `\Rocket.\mem_ctrl_rxs2' using process `\Rocket.$proc$verilog/rocket_clean.sv:201716$75200'.
  created $dff cell `$procdff$96356' with positive edge clock.
Creating register for signal `\Rocket.\mem_ctrl_rxs1' using process `\Rocket.$proc$verilog/rocket_clean.sv:201716$75200'.
  created $dff cell `$procdff$96357' with positive edge clock.
Creating register for signal `\Rocket.\mem_ctrl_mem' using process `\Rocket.$proc$verilog/rocket_clean.sv:201716$75200'.
  created $dff cell `$procdff$96358' with positive edge clock.
Creating register for signal `\Rocket.\mem_ctrl_rfs1' using process `\Rocket.$proc$verilog/rocket_clean.sv:201716$75200'.
  created $dff cell `$procdff$96359' with positive edge clock.
Creating register for signal `\Rocket.\mem_ctrl_rfs2' using process `\Rocket.$proc$verilog/rocket_clean.sv:201716$75200'.
  created $dff cell `$procdff$96360' with positive edge clock.
Creating register for signal `\Rocket.\mem_ctrl_wfd' using process `\Rocket.$proc$verilog/rocket_clean.sv:201716$75200'.
  created $dff cell `$procdff$96361' with positive edge clock.
Creating register for signal `\Rocket.\mem_ctrl_wxd' using process `\Rocket.$proc$verilog/rocket_clean.sv:201716$75200'.
  created $dff cell `$procdff$96362' with positive edge clock.
Creating register for signal `\Rocket.\mem_ctrl_csr' using process `\Rocket.$proc$verilog/rocket_clean.sv:201716$75200'.
  created $dff cell `$procdff$96363' with positive edge clock.
Creating register for signal `\Rocket.\mem_ctrl_fence_i' using process `\Rocket.$proc$verilog/rocket_clean.sv:201716$75200'.
  created $dff cell `$procdff$96364' with positive edge clock.
Creating register for signal `\Rocket.\wb_ctrl_rxs2' using process `\Rocket.$proc$verilog/rocket_clean.sv:201716$75200'.
  created $dff cell `$procdff$96365' with positive edge clock.
Creating register for signal `\Rocket.\wb_ctrl_rxs1' using process `\Rocket.$proc$verilog/rocket_clean.sv:201716$75200'.
  created $dff cell `$procdff$96366' with positive edge clock.
Creating register for signal `\Rocket.\wb_ctrl_mem' using process `\Rocket.$proc$verilog/rocket_clean.sv:201716$75200'.
  created $dff cell `$procdff$96367' with positive edge clock.
Creating register for signal `\Rocket.\wb_ctrl_rfs1' using process `\Rocket.$proc$verilog/rocket_clean.sv:201716$75200'.
  created $dff cell `$procdff$96368' with positive edge clock.
Creating register for signal `\Rocket.\wb_ctrl_rfs2' using process `\Rocket.$proc$verilog/rocket_clean.sv:201716$75200'.
  created $dff cell `$procdff$96369' with positive edge clock.
Creating register for signal `\Rocket.\wb_ctrl_wfd' using process `\Rocket.$proc$verilog/rocket_clean.sv:201716$75200'.
  created $dff cell `$procdff$96370' with positive edge clock.
Creating register for signal `\Rocket.\wb_ctrl_div' using process `\Rocket.$proc$verilog/rocket_clean.sv:201716$75200'.
  created $dff cell `$procdff$96371' with positive edge clock.
Creating register for signal `\Rocket.\wb_ctrl_wxd' using process `\Rocket.$proc$verilog/rocket_clean.sv:201716$75200'.
  created $dff cell `$procdff$96372' with positive edge clock.
Creating register for signal `\Rocket.\wb_ctrl_csr' using process `\Rocket.$proc$verilog/rocket_clean.sv:201716$75200'.
  created $dff cell `$procdff$96373' with positive edge clock.
Creating register for signal `\Rocket.\wb_ctrl_fence_i' using process `\Rocket.$proc$verilog/rocket_clean.sv:201716$75200'.
  created $dff cell `$procdff$96374' with positive edge clock.
Creating register for signal `\Rocket.\ex_reg_xcpt_interrupt' using process `\Rocket.$proc$verilog/rocket_clean.sv:201716$75200'.
  created $dff cell `$procdff$96375' with positive edge clock.
Creating register for signal `\Rocket.\ex_reg_btb_resp_entry' using process `\Rocket.$proc$verilog/rocket_clean.sv:201716$75200'.
  created $dff cell `$procdff$96376' with positive edge clock.
Creating register for signal `\Rocket.\ex_reg_btb_resp_bht_history' using process `\Rocket.$proc$verilog/rocket_clean.sv:201716$75200'.
  created $dff cell `$procdff$96377' with positive edge clock.
Creating register for signal `\Rocket.\ex_reg_xcpt' using process `\Rocket.$proc$verilog/rocket_clean.sv:201716$75200'.
  created $dff cell `$procdff$96378' with positive edge clock.
Creating register for signal `\Rocket.\ex_reg_flush_pipe' using process `\Rocket.$proc$verilog/rocket_clean.sv:201716$75200'.
  created $dff cell `$procdff$96379' with positive edge clock.
Creating register for signal `\Rocket.\ex_reg_load_use' using process `\Rocket.$proc$verilog/rocket_clean.sv:201716$75200'.
  created $dff cell `$procdff$96380' with positive edge clock.
Creating register for signal `\Rocket.\ex_reg_cause' using process `\Rocket.$proc$verilog/rocket_clean.sv:201716$75200'.
  created $dff cell `$procdff$96381' with positive edge clock.
Creating register for signal `\Rocket.\ex_reg_replay' using process `\Rocket.$proc$verilog/rocket_clean.sv:201716$75200'.
  created $dff cell `$procdff$96382' with positive edge clock.
Creating register for signal `\Rocket.\ex_reg_pc' using process `\Rocket.$proc$verilog/rocket_clean.sv:201716$75200'.
  created $dff cell `$procdff$96383' with positive edge clock.
Creating register for signal `\Rocket.\ex_reg_mem_size' using process `\Rocket.$proc$verilog/rocket_clean.sv:201716$75200'.
  created $dff cell `$procdff$96384' with positive edge clock.
Creating register for signal `\Rocket.\mem_reg_xcpt_interrupt' using process `\Rocket.$proc$verilog/rocket_clean.sv:201716$75200'.
  created $dff cell `$procdff$96385' with positive edge clock.
Creating register for signal `\Rocket.\mem_reg_btb_resp_entry' using process `\Rocket.$proc$verilog/rocket_clean.sv:201716$75200'.
  created $dff cell `$procdff$96386' with positive edge clock.
Creating register for signal `\Rocket.\mem_reg_btb_resp_bht_history' using process `\Rocket.$proc$verilog/rocket_clean.sv:201716$75200'.
  created $dff cell `$procdff$96387' with positive edge clock.
Creating register for signal `\Rocket.\mem_reg_xcpt' using process `\Rocket.$proc$verilog/rocket_clean.sv:201716$75200'.
  created $dff cell `$procdff$96388' with positive edge clock.
Creating register for signal `\Rocket.\mem_reg_replay' using process `\Rocket.$proc$verilog/rocket_clean.sv:201716$75200'.
  created $dff cell `$procdff$96389' with positive edge clock.
Creating register for signal `\Rocket.\mem_reg_flush_pipe' using process `\Rocket.$proc$verilog/rocket_clean.sv:201716$75200'.
  created $dff cell `$procdff$96390' with positive edge clock.
Creating register for signal `\Rocket.\mem_reg_cause' using process `\Rocket.$proc$verilog/rocket_clean.sv:201716$75200'.
  created $dff cell `$procdff$96391' with positive edge clock.
Creating register for signal `\Rocket.\mem_reg_slow_bypass' using process `\Rocket.$proc$verilog/rocket_clean.sv:201716$75200'.
  created $dff cell `$procdff$96392' with positive edge clock.
Creating register for signal `\Rocket.\mem_reg_load' using process `\Rocket.$proc$verilog/rocket_clean.sv:201716$75200'.
  created $dff cell `$procdff$96393' with positive edge clock.
Creating register for signal `\Rocket.\mem_reg_store' using process `\Rocket.$proc$verilog/rocket_clean.sv:201716$75200'.
  created $dff cell `$procdff$96394' with positive edge clock.
Creating register for signal `\Rocket.\mem_reg_sfence' using process `\Rocket.$proc$verilog/rocket_clean.sv:201716$75200'.
  created $dff cell `$procdff$96395' with positive edge clock.
Creating register for signal `\Rocket.\mem_reg_pc' using process `\Rocket.$proc$verilog/rocket_clean.sv:201716$75200'.
  created $dff cell `$procdff$96396' with positive edge clock.
Creating register for signal `\Rocket.\mem_reg_mem_size' using process `\Rocket.$proc$verilog/rocket_clean.sv:201716$75200'.
  created $dff cell `$procdff$96397' with positive edge clock.
Creating register for signal `\Rocket.\mem_reg_hls_or_dv' using process `\Rocket.$proc$verilog/rocket_clean.sv:201716$75200'.
  created $dff cell `$procdff$96398' with positive edge clock.
Creating register for signal `\Rocket.\mem_reg_wdata' using process `\Rocket.$proc$verilog/rocket_clean.sv:201716$75200'.
  created $dff cell `$procdff$96399' with positive edge clock.
Creating register for signal `\Rocket.\mem_reg_rs2' using process `\Rocket.$proc$verilog/rocket_clean.sv:201716$75200'.
  created $dff cell `$procdff$96400' with positive edge clock.
Creating register for signal `\Rocket.\mem_br_taken' using process `\Rocket.$proc$verilog/rocket_clean.sv:201716$75200'.
  created $dff cell `$procdff$96401' with positive edge clock.
Creating register for signal `\Rocket.\wb_reg_xcpt' using process `\Rocket.$proc$verilog/rocket_clean.sv:201716$75200'.
  created $dff cell `$procdff$96402' with positive edge clock.
Creating register for signal `\Rocket.\wb_reg_replay' using process `\Rocket.$proc$verilog/rocket_clean.sv:201716$75200'.
  created $dff cell `$procdff$96403' with positive edge clock.
Creating register for signal `\Rocket.\wb_reg_flush_pipe' using process `\Rocket.$proc$verilog/rocket_clean.sv:201716$75200'.
  created $dff cell `$procdff$96404' with positive edge clock.
Creating register for signal `\Rocket.\wb_reg_cause' using process `\Rocket.$proc$verilog/rocket_clean.sv:201716$75200'.
  created $dff cell `$procdff$96405' with positive edge clock.
Creating register for signal `\Rocket.\wb_reg_sfence' using process `\Rocket.$proc$verilog/rocket_clean.sv:201716$75200'.
  created $dff cell `$procdff$96406' with positive edge clock.
Creating register for signal `\Rocket.\wb_reg_pc' using process `\Rocket.$proc$verilog/rocket_clean.sv:201716$75200'.
  created $dff cell `$procdff$96407' with positive edge clock.
Creating register for signal `\Rocket.\wb_reg_mem_size' using process `\Rocket.$proc$verilog/rocket_clean.sv:201716$75200'.
  created $dff cell `$procdff$96408' with positive edge clock.
Creating register for signal `\Rocket.\wb_reg_hls_or_dv' using process `\Rocket.$proc$verilog/rocket_clean.sv:201716$75200'.
  created $dff cell `$procdff$96409' with positive edge clock.
Creating register for signal `\Rocket.\wb_reg_inst' using process `\Rocket.$proc$verilog/rocket_clean.sv:201716$75200'.
  created $dff cell `$procdff$96410' with positive edge clock.
Creating register for signal `\Rocket.\wb_reg_wdata' using process `\Rocket.$proc$verilog/rocket_clean.sv:201716$75200'.
  created $dff cell `$procdff$96411' with positive edge clock.
Creating register for signal `\Rocket.\id_reg_fence' using process `\Rocket.$proc$verilog/rocket_clean.sv:201716$75200'.
  created $dff cell `$procdff$96412' with positive edge clock.
Creating register for signal `\Rocket.\ex_reg_rs_bypass_0' using process `\Rocket.$proc$verilog/rocket_clean.sv:201716$75200'.
  created $dff cell `$procdff$96413' with positive edge clock.
Creating register for signal `\Rocket.\ex_reg_rs_bypass_1' using process `\Rocket.$proc$verilog/rocket_clean.sv:201716$75200'.
  created $dff cell `$procdff$96414' with positive edge clock.
Creating register for signal `\Rocket.\ex_reg_rs_lsb_0' using process `\Rocket.$proc$verilog/rocket_clean.sv:201716$75200'.
  created $dff cell `$procdff$96415' with positive edge clock.
Creating register for signal `\Rocket.\ex_reg_rs_lsb_1' using process `\Rocket.$proc$verilog/rocket_clean.sv:201716$75200'.
  created $dff cell `$procdff$96416' with positive edge clock.
Creating register for signal `\Rocket.\ex_reg_rs_msb_0' using process `\Rocket.$proc$verilog/rocket_clean.sv:201716$75200'.
  created $dff cell `$procdff$96417' with positive edge clock.
Creating register for signal `\Rocket.\ex_reg_rs_msb_1' using process `\Rocket.$proc$verilog/rocket_clean.sv:201716$75200'.
  created $dff cell `$procdff$96418' with positive edge clock.
Creating register for signal `\Rocket.\_r' using process `\Rocket.$proc$verilog/rocket_clean.sv:201716$75200'.
  created $dff cell `$procdff$96419' with positive edge clock.
Creating register for signal `\Rocket.\id_stall_fpu__r' using process `\Rocket.$proc$verilog/rocket_clean.sv:201716$75200'.
  created $dff cell `$procdff$96420' with positive edge clock.
Creating register for signal `\Rocket.\blocked' using process `\Rocket.$proc$verilog/rocket_clean.sv:201716$75200'.
  created $dff cell `$procdff$96421' with positive edge clock.
Creating register for signal `\Rocket.\div_io_kill_REG' using process `\Rocket.$proc$verilog/rocket_clean.sv:201716$75200'.
  created $dff cell `$procdff$96422' with positive edge clock.
Creating register for signal `\Rocket.\coreMonitorBundle_rd0val_x23' using process `\Rocket.$proc$verilog/rocket_clean.sv:201716$75200'.
  created $dff cell `$procdff$96423' with positive edge clock.
Creating register for signal `\Rocket.\coreMonitorBundle_rd0val_REG' using process `\Rocket.$proc$verilog/rocket_clean.sv:201716$75200'.
  created $dff cell `$procdff$96424' with positive edge clock.
Creating register for signal `\Rocket.\coreMonitorBundle_rd1val_x29' using process `\Rocket.$proc$verilog/rocket_clean.sv:201716$75200'.
  created $dff cell `$procdff$96425' with positive edge clock.
Creating register for signal `\Rocket.\coreMonitorBundle_rd1val_REG' using process `\Rocket.$proc$verilog/rocket_clean.sv:201716$75200'.
  created $dff cell `$procdff$96426' with positive edge clock.
Creating register for signal `\Rocket.$memwr$\rf$verilog/rocket_clean.sv:201718$73962_ADDR' using process `\Rocket.$proc$verilog/rocket_clean.sv:201716$75200'.
  created $dff cell `$procdff$96427' with positive edge clock.
Creating register for signal `\Rocket.$memwr$\rf$verilog/rocket_clean.sv:201718$73962_DATA' using process `\Rocket.$proc$verilog/rocket_clean.sv:201716$75200'.
  created $dff cell `$procdff$96428' with positive edge clock.
Creating register for signal `\Rocket.$memwr$\rf$verilog/rocket_clean.sv:201718$73962_EN' using process `\Rocket.$proc$verilog/rocket_clean.sv:201716$75200'.
  created $dff cell `$procdff$96429' with positive edge clock.
Creating register for signal `\Rocket.\init' using process `\Rocket.$proc$verilog/rocket_clean.sv:200158$73963'.
  created $dff cell `$procdff$96430' with positive edge clock.
Creating register for signal `\Rocket.$memwr$\rf$verilog/rocket_clean.sv:200161$73961_DATA' using process `\Rocket.$proc$verilog/rocket_clean.sv:200158$73963'.
  created $dff cell `$procdff$96431' with positive edge clock.
Creating register for signal `\Rocket.$memwr$\rf$verilog/rocket_clean.sv:200161$73961_EN' using process `\Rocket.$proc$verilog/rocket_clean.sv:200158$73963'.
  created $dff cell `$procdff$96432' with positive edge clock.
Creating register for signal `\MulDiv.\state' using process `\MulDiv.$proc$verilog/rocket_clean.sv:199678$73933'.
  created $dff cell `$procdff$96433' with positive edge clock.
Creating register for signal `\MulDiv.\count' using process `\MulDiv.$proc$verilog/rocket_clean.sv:199678$73933'.
  created $dff cell `$procdff$96434' with positive edge clock.
Creating register for signal `\MulDiv.\req_dw' using process `\MulDiv.$proc$verilog/rocket_clean.sv:199678$73933'.
  created $dff cell `$procdff$96435' with positive edge clock.
Creating register for signal `\MulDiv.\req_tag' using process `\MulDiv.$proc$verilog/rocket_clean.sv:199678$73933'.
  created $dff cell `$procdff$96436' with positive edge clock.
Creating register for signal `\MulDiv.\neg_out' using process `\MulDiv.$proc$verilog/rocket_clean.sv:199678$73933'.
  created $dff cell `$procdff$96437' with positive edge clock.
Creating register for signal `\MulDiv.\isHi' using process `\MulDiv.$proc$verilog/rocket_clean.sv:199678$73933'.
  created $dff cell `$procdff$96438' with positive edge clock.
Creating register for signal `\MulDiv.\resHi' using process `\MulDiv.$proc$verilog/rocket_clean.sv:199678$73933'.
  created $dff cell `$procdff$96439' with positive edge clock.
Creating register for signal `\MulDiv.\divisor' using process `\MulDiv.$proc$verilog/rocket_clean.sv:199678$73933'.
  created $dff cell `$procdff$96440' with positive edge clock.
Creating register for signal `\MulDiv.\remainder' using process `\MulDiv.$proc$verilog/rocket_clean.sv:199678$73933'.
  created $dff cell `$procdff$96441' with positive edge clock.

2.2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

2.2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 6 empty switches in `\CSRFile.$proc$verilog/rocket_clean.sv:198881$73586'.
Removing empty process `CSRFile.$proc$verilog/rocket_clean.sv:198881$73586'.
Found and cleaned up 250 empty switches in `\CSRFile.$proc$verilog/rocket_clean.sv:198162$73452'.
Removing empty process `CSRFile.$proc$verilog/rocket_clean.sv:198162$73452'.
Removing empty process `top.$proc$verilog/rocket_clean.sv:264458$95164'.
Removing empty process `$paramod$1e0019554db24e403a85d4260c10a25441229a90\plusarg_reader.$proc$verilog/rocket_clean.sv:0$95173'.
Removing empty process `Rocket.$proc$verilog/rocket_clean.sv:200157$75332'.
Found and cleaned up 152 empty switches in `\Rocket.$proc$verilog/rocket_clean.sv:201716$75200'.
Removing empty process `Rocket.$proc$verilog/rocket_clean.sv:201716$75200'.
Found and cleaned up 1 empty switch in `\Rocket.$proc$verilog/rocket_clean.sv:200158$73963'.
Removing empty process `Rocket.$proc$verilog/rocket_clean.sv:200158$73963'.
Found and cleaned up 27 empty switches in `\MulDiv.$proc$verilog/rocket_clean.sv:199678$73933'.
Removing empty process `MulDiv.$proc$verilog/rocket_clean.sv:199678$73933'.
Cleaned up 436 empty switches.

2.2.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module BreakpointUnit.
Optimizing module CSRFile.
<suppressed ~123 debug messages>
Optimizing module IBuf.
<suppressed ~6 debug messages>
Optimizing module RVCExpander.
Optimizing module top.
<suppressed ~3 debug messages>
Optimizing module $paramod$1e0019554db24e403a85d4260c10a25441229a90\plusarg_reader.
Optimizing module Rocket.
<suppressed ~191 debug messages>
Optimizing module PlusArgTimeout.
Optimizing module MulDiv.
<suppressed ~20 debug messages>
Optimizing module ALU.
<suppressed ~28 debug messages>

2.3. Executing FUTURE pass.

2.4. Executing OPT_EXPR pass (perform const folding).
Optimizing module BreakpointUnit.
Optimizing module CSRFile.
Optimizing module IBuf.
Optimizing module RVCExpander.
Optimizing module top.
Optimizing module $paramod$1e0019554db24e403a85d4260c10a25441229a90\plusarg_reader.
Optimizing module Rocket.
Optimizing module PlusArgTimeout.
Optimizing module MulDiv.
Optimizing module ALU.

2.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \BreakpointUnit..
Finding unused cells or wires in module \CSRFile..
Finding unused cells or wires in module \IBuf..
Finding unused cells or wires in module \RVCExpander..
Finding unused cells or wires in module \top..
Finding unused cells or wires in module $paramod$1e0019554db24e403a85d4260c10a25441229a90\plusarg_reader..
Finding unused cells or wires in module \Rocket..
Finding unused cells or wires in module \PlusArgTimeout..
Finding unused cells or wires in module \MulDiv..
Finding unused cells or wires in module \ALU..
Removed 174 unused cells and 2530 unused wires.
<suppressed ~223 debug messages>

2.6. Executing CHECK pass (checking for obvious problems).
Checking module $paramod$1e0019554db24e403a85d4260c10a25441229a90\plusarg_reader...
Checking module ALU...
Checking module BreakpointUnit...
Checking module CSRFile...
Checking module IBuf...
Checking module MulDiv...
Checking module PlusArgTimeout...
Checking module RVCExpander...
Checking module Rocket...
Checking module top...
Found and reported 0 problems.

2.7. Executing OPT pass (performing simple optimizations).

2.7.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$1e0019554db24e403a85d4260c10a25441229a90\plusarg_reader.
Optimizing module ALU.
Optimizing module BreakpointUnit.
Optimizing module CSRFile.
<suppressed ~2 debug messages>
Optimizing module IBuf.
Optimizing module MulDiv.
<suppressed ~1 debug messages>
Optimizing module PlusArgTimeout.
Optimizing module RVCExpander.
Optimizing module Rocket.
<suppressed ~1 debug messages>
Optimizing module top.

2.7.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$1e0019554db24e403a85d4260c10a25441229a90\plusarg_reader'.
Finding identical cells in module `\ALU'.
<suppressed ~12 debug messages>
Finding identical cells in module `\BreakpointUnit'.
<suppressed ~12 debug messages>
Finding identical cells in module `\CSRFile'.
<suppressed ~303 debug messages>
Finding identical cells in module `\IBuf'.
Finding identical cells in module `\MulDiv'.
<suppressed ~45 debug messages>
Finding identical cells in module `\PlusArgTimeout'.
Finding identical cells in module `\RVCExpander'.
Finding identical cells in module `\Rocket'.
<suppressed ~285 debug messages>
Finding identical cells in module `\top'.
Removed a total of 219 cells.

2.7.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$1e0019554db24e403a85d4260c10a25441229a90\plusarg_reader..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \ALU..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \BreakpointUnit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \CSRFile..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \IBuf..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \MulDiv..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $ternary$verilog/rocket_clean.sv:199403$73740: \remainder -> { \remainder [129:64] 1'0 \remainder [62:0] }
      Replacing known input bits on port A of cell $procmux$96175: \divisor -> { \divisor [64] 1'0 \divisor [62:0] }
  Analyzing evaluation results.
Running muxtree optimizer on module \PlusArgTimeout..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \RVCExpander..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \Rocket..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port B of cell $procmux$96134: \init -> 1'1
  Analyzing evaluation results.
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~358 debug messages>

2.7.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$1e0019554db24e403a85d4260c10a25441229a90\plusarg_reader.
  Optimizing cells in module \ALU.
  Optimizing cells in module \BreakpointUnit.
  Optimizing cells in module \CSRFile.
  Optimizing cells in module \IBuf.
  Optimizing cells in module \MulDiv.
  Optimizing cells in module \PlusArgTimeout.
  Optimizing cells in module \RVCExpander.
  Optimizing cells in module \Rocket.
    New input vector for $reduce_or cell $reduce_or$verilog/rocket_clean.sv:201753$75210: { \ibuf_io_inst_0_bits_xcpt0_ae_inst \ibuf_io_inst_0_bits_xcpt0_pf_inst }
    Consolidated identical input bits for $mux cell $procmux$95805:
      Old ports: A=64'0000000000000000000000000000000000000000000000000000000000000000, B=64'1111111111111111111111111111111111111111111111111111111111111111, Y=$0$memwr$\rf$verilog/rocket_clean.sv:201718$73962_EN[63:0]$75203
      New ports: A=1'0, B=1'1, Y=$0$memwr$\rf$verilog/rocket_clean.sv:201718$73962_EN[63:0]$75203 [0]
      New connections: $0$memwr$\rf$verilog/rocket_clean.sv:201718$73962_EN[63:0]$75203 [63:1] = { $0$memwr$\rf$verilog/rocket_clean.sv:201718$73962_EN[63:0]$75203 [0] $0$memwr$\rf$verilog/rocket_clean.sv:201718$73962_EN[63:0]$75203 [0] $0$memwr$\rf$verilog/rocket_clean.sv:201718$73962_EN[63:0]$75203 [0] $0$memwr$\rf$verilog/rocket_clean.sv:201718$73962_EN[63:0]$75203 [0] $0$memwr$\rf$verilog/rocket_clean.sv:201718$73962_EN[63:0]$75203 [0] $0$memwr$\rf$verilog/rocket_clean.sv:201718$73962_EN[63:0]$75203 [0] $0$memwr$\rf$verilog/rocket_clean.sv:201718$73962_EN[63:0]$75203 [0] $0$memwr$\rf$verilog/rocket_clean.sv:201718$73962_EN[63:0]$75203 [0] $0$memwr$\rf$verilog/rocket_clean.sv:201718$73962_EN[63:0]$75203 [0] $0$memwr$\rf$verilog/rocket_clean.sv:201718$73962_EN[63:0]$75203 [0] $0$memwr$\rf$verilog/rocket_clean.sv:201718$73962_EN[63:0]$75203 [0] $0$memwr$\rf$verilog/rocket_clean.sv:201718$73962_EN[63:0]$75203 [0] $0$memwr$\rf$verilog/rocket_clean.sv:201718$73962_EN[63:0]$75203 [0] $0$memwr$\rf$verilog/rocket_clean.sv:201718$73962_EN[63:0]$75203 [0] $0$memwr$\rf$verilog/rocket_clean.sv:201718$73962_EN[63:0]$75203 [0] $0$memwr$\rf$verilog/rocket_clean.sv:201718$73962_EN[63:0]$75203 [0] $0$memwr$\rf$verilog/rocket_clean.sv:201718$73962_EN[63:0]$75203 [0] $0$memwr$\rf$verilog/rocket_clean.sv:201718$73962_EN[63:0]$75203 [0] $0$memwr$\rf$verilog/rocket_clean.sv:201718$73962_EN[63:0]$75203 [0] $0$memwr$\rf$verilog/rocket_clean.sv:201718$73962_EN[63:0]$75203 [0] $0$memwr$\rf$verilog/rocket_clean.sv:201718$73962_EN[63:0]$75203 [0] $0$memwr$\rf$verilog/rocket_clean.sv:201718$73962_EN[63:0]$75203 [0] $0$memwr$\rf$verilog/rocket_clean.sv:201718$73962_EN[63:0]$75203 [0] $0$memwr$\rf$verilog/rocket_clean.sv:201718$73962_EN[63:0]$75203 [0] $0$memwr$\rf$verilog/rocket_clean.sv:201718$73962_EN[63:0]$75203 [0] $0$memwr$\rf$verilog/rocket_clean.sv:201718$73962_EN[63:0]$75203 [0] $0$memwr$\rf$verilog/rocket_clean.sv:201718$73962_EN[63:0]$75203 [0] $0$memwr$\rf$verilog/rocket_clean.sv:201718$73962_EN[63:0]$75203 [0] $0$memwr$\rf$verilog/rocket_clean.sv:201718$73962_EN[63:0]$75203 [0] $0$memwr$\rf$verilog/rocket_clean.sv:201718$73962_EN[63:0]$75203 [0] $0$memwr$\rf$verilog/rocket_clean.sv:201718$73962_EN[63:0]$75203 [0] $0$memwr$\rf$verilog/rocket_clean.sv:201718$73962_EN[63:0]$75203 [0] $0$memwr$\rf$verilog/rocket_clean.sv:201718$73962_EN[63:0]$75203 [0] $0$memwr$\rf$verilog/rocket_clean.sv:201718$73962_EN[63:0]$75203 [0] $0$memwr$\rf$verilog/rocket_clean.sv:201718$73962_EN[63:0]$75203 [0] $0$memwr$\rf$verilog/rocket_clean.sv:201718$73962_EN[63:0]$75203 [0] $0$memwr$\rf$verilog/rocket_clean.sv:201718$73962_EN[63:0]$75203 [0] $0$memwr$\rf$verilog/rocket_clean.sv:201718$73962_EN[63:0]$75203 [0] $0$memwr$\rf$verilog/rocket_clean.sv:201718$73962_EN[63:0]$75203 [0] $0$memwr$\rf$verilog/rocket_clean.sv:201718$73962_EN[63:0]$75203 [0] $0$memwr$\rf$verilog/rocket_clean.sv:201718$73962_EN[63:0]$75203 [0] $0$memwr$\rf$verilog/rocket_clean.sv:201718$73962_EN[63:0]$75203 [0] $0$memwr$\rf$verilog/rocket_clean.sv:201718$73962_EN[63:0]$75203 [0] $0$memwr$\rf$verilog/rocket_clean.sv:201718$73962_EN[63:0]$75203 [0] $0$memwr$\rf$verilog/rocket_clean.sv:201718$73962_EN[63:0]$75203 [0] $0$memwr$\rf$verilog/rocket_clean.sv:201718$73962_EN[63:0]$75203 [0] $0$memwr$\rf$verilog/rocket_clean.sv:201718$73962_EN[63:0]$75203 [0] $0$memwr$\rf$verilog/rocket_clean.sv:201718$73962_EN[63:0]$75203 [0] $0$memwr$\rf$verilog/rocket_clean.sv:201718$73962_EN[63:0]$75203 [0] $0$memwr$\rf$verilog/rocket_clean.sv:201718$73962_EN[63:0]$75203 [0] $0$memwr$\rf$verilog/rocket_clean.sv:201718$73962_EN[63:0]$75203 [0] $0$memwr$\rf$verilog/rocket_clean.sv:201718$73962_EN[63:0]$75203 [0] $0$memwr$\rf$verilog/rocket_clean.sv:201718$73962_EN[63:0]$75203 [0] $0$memwr$\rf$verilog/rocket_clean.sv:201718$73962_EN[63:0]$75203 [0] $0$memwr$\rf$verilog/rocket_clean.sv:201718$73962_EN[63:0]$75203 [0] $0$memwr$\rf$verilog/rocket_clean.sv:201718$73962_EN[63:0]$75203 [0] $0$memwr$\rf$verilog/rocket_clean.sv:201718$73962_EN[63:0]$75203 [0] $0$memwr$\rf$verilog/rocket_clean.sv:201718$73962_EN[63:0]$75203 [0] $0$memwr$\rf$verilog/rocket_clean.sv:201718$73962_EN[63:0]$75203 [0] $0$memwr$\rf$verilog/rocket_clean.sv:201718$73962_EN[63:0]$75203 [0] $0$memwr$\rf$verilog/rocket_clean.sv:201718$73962_EN[63:0]$75203 [0] $0$memwr$\rf$verilog/rocket_clean.sv:201718$73962_EN[63:0]$75203 [0] $0$memwr$\rf$verilog/rocket_clean.sv:201718$73962_EN[63:0]$75203 [0] }
    Consolidated identical input bits for $mux cell $procmux$96128:
      Old ports: A=64'1111111111111111111111111111111111111111111111111111111111111111, B=64'0000000000000000000000000000000000000000000000000000000000000000, Y=$0$memwr$\rf$verilog/rocket_clean.sv:200161$73961_EN[63:0]$73965
      New ports: A=1'1, B=1'0, Y=$0$memwr$\rf$verilog/rocket_clean.sv:200161$73961_EN[63:0]$73965 [0]
      New connections: $0$memwr$\rf$verilog/rocket_clean.sv:200161$73961_EN[63:0]$73965 [63:1] = { $0$memwr$\rf$verilog/rocket_clean.sv:200161$73961_EN[63:0]$73965 [0] $0$memwr$\rf$verilog/rocket_clean.sv:200161$73961_EN[63:0]$73965 [0] $0$memwr$\rf$verilog/rocket_clean.sv:200161$73961_EN[63:0]$73965 [0] $0$memwr$\rf$verilog/rocket_clean.sv:200161$73961_EN[63:0]$73965 [0] $0$memwr$\rf$verilog/rocket_clean.sv:200161$73961_EN[63:0]$73965 [0] $0$memwr$\rf$verilog/rocket_clean.sv:200161$73961_EN[63:0]$73965 [0] $0$memwr$\rf$verilog/rocket_clean.sv:200161$73961_EN[63:0]$73965 [0] $0$memwr$\rf$verilog/rocket_clean.sv:200161$73961_EN[63:0]$73965 [0] $0$memwr$\rf$verilog/rocket_clean.sv:200161$73961_EN[63:0]$73965 [0] $0$memwr$\rf$verilog/rocket_clean.sv:200161$73961_EN[63:0]$73965 [0] $0$memwr$\rf$verilog/rocket_clean.sv:200161$73961_EN[63:0]$73965 [0] $0$memwr$\rf$verilog/rocket_clean.sv:200161$73961_EN[63:0]$73965 [0] $0$memwr$\rf$verilog/rocket_clean.sv:200161$73961_EN[63:0]$73965 [0] $0$memwr$\rf$verilog/rocket_clean.sv:200161$73961_EN[63:0]$73965 [0] $0$memwr$\rf$verilog/rocket_clean.sv:200161$73961_EN[63:0]$73965 [0] $0$memwr$\rf$verilog/rocket_clean.sv:200161$73961_EN[63:0]$73965 [0] $0$memwr$\rf$verilog/rocket_clean.sv:200161$73961_EN[63:0]$73965 [0] $0$memwr$\rf$verilog/rocket_clean.sv:200161$73961_EN[63:0]$73965 [0] $0$memwr$\rf$verilog/rocket_clean.sv:200161$73961_EN[63:0]$73965 [0] $0$memwr$\rf$verilog/rocket_clean.sv:200161$73961_EN[63:0]$73965 [0] $0$memwr$\rf$verilog/rocket_clean.sv:200161$73961_EN[63:0]$73965 [0] $0$memwr$\rf$verilog/rocket_clean.sv:200161$73961_EN[63:0]$73965 [0] $0$memwr$\rf$verilog/rocket_clean.sv:200161$73961_EN[63:0]$73965 [0] $0$memwr$\rf$verilog/rocket_clean.sv:200161$73961_EN[63:0]$73965 [0] $0$memwr$\rf$verilog/rocket_clean.sv:200161$73961_EN[63:0]$73965 [0] $0$memwr$\rf$verilog/rocket_clean.sv:200161$73961_EN[63:0]$73965 [0] $0$memwr$\rf$verilog/rocket_clean.sv:200161$73961_EN[63:0]$73965 [0] $0$memwr$\rf$verilog/rocket_clean.sv:200161$73961_EN[63:0]$73965 [0] $0$memwr$\rf$verilog/rocket_clean.sv:200161$73961_EN[63:0]$73965 [0] $0$memwr$\rf$verilog/rocket_clean.sv:200161$73961_EN[63:0]$73965 [0] $0$memwr$\rf$verilog/rocket_clean.sv:200161$73961_EN[63:0]$73965 [0] $0$memwr$\rf$verilog/rocket_clean.sv:200161$73961_EN[63:0]$73965 [0] $0$memwr$\rf$verilog/rocket_clean.sv:200161$73961_EN[63:0]$73965 [0] $0$memwr$\rf$verilog/rocket_clean.sv:200161$73961_EN[63:0]$73965 [0] $0$memwr$\rf$verilog/rocket_clean.sv:200161$73961_EN[63:0]$73965 [0] $0$memwr$\rf$verilog/rocket_clean.sv:200161$73961_EN[63:0]$73965 [0] $0$memwr$\rf$verilog/rocket_clean.sv:200161$73961_EN[63:0]$73965 [0] $0$memwr$\rf$verilog/rocket_clean.sv:200161$73961_EN[63:0]$73965 [0] $0$memwr$\rf$verilog/rocket_clean.sv:200161$73961_EN[63:0]$73965 [0] $0$memwr$\rf$verilog/rocket_clean.sv:200161$73961_EN[63:0]$73965 [0] $0$memwr$\rf$verilog/rocket_clean.sv:200161$73961_EN[63:0]$73965 [0] $0$memwr$\rf$verilog/rocket_clean.sv:200161$73961_EN[63:0]$73965 [0] $0$memwr$\rf$verilog/rocket_clean.sv:200161$73961_EN[63:0]$73965 [0] $0$memwr$\rf$verilog/rocket_clean.sv:200161$73961_EN[63:0]$73965 [0] $0$memwr$\rf$verilog/rocket_clean.sv:200161$73961_EN[63:0]$73965 [0] $0$memwr$\rf$verilog/rocket_clean.sv:200161$73961_EN[63:0]$73965 [0] $0$memwr$\rf$verilog/rocket_clean.sv:200161$73961_EN[63:0]$73965 [0] $0$memwr$\rf$verilog/rocket_clean.sv:200161$73961_EN[63:0]$73965 [0] $0$memwr$\rf$verilog/rocket_clean.sv:200161$73961_EN[63:0]$73965 [0] $0$memwr$\rf$verilog/rocket_clean.sv:200161$73961_EN[63:0]$73965 [0] $0$memwr$\rf$verilog/rocket_clean.sv:200161$73961_EN[63:0]$73965 [0] $0$memwr$\rf$verilog/rocket_clean.sv:200161$73961_EN[63:0]$73965 [0] $0$memwr$\rf$verilog/rocket_clean.sv:200161$73961_EN[63:0]$73965 [0] $0$memwr$\rf$verilog/rocket_clean.sv:200161$73961_EN[63:0]$73965 [0] $0$memwr$\rf$verilog/rocket_clean.sv:200161$73961_EN[63:0]$73965 [0] $0$memwr$\rf$verilog/rocket_clean.sv:200161$73961_EN[63:0]$73965 [0] $0$memwr$\rf$verilog/rocket_clean.sv:200161$73961_EN[63:0]$73965 [0] $0$memwr$\rf$verilog/rocket_clean.sv:200161$73961_EN[63:0]$73965 [0] $0$memwr$\rf$verilog/rocket_clean.sv:200161$73961_EN[63:0]$73965 [0] $0$memwr$\rf$verilog/rocket_clean.sv:200161$73961_EN[63:0]$73965 [0] $0$memwr$\rf$verilog/rocket_clean.sv:200161$73961_EN[63:0]$73965 [0] $0$memwr$\rf$verilog/rocket_clean.sv:200161$73961_EN[63:0]$73965 [0] $0$memwr$\rf$verilog/rocket_clean.sv:200161$73961_EN[63:0]$73965 [0] }
  Optimizing cells in module \Rocket.
  Optimizing cells in module \top.
Performed a total of 4 changes.

2.7.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$1e0019554db24e403a85d4260c10a25441229a90\plusarg_reader'.
Finding identical cells in module `\ALU'.
Finding identical cells in module `\BreakpointUnit'.
Finding identical cells in module `\CSRFile'.
<suppressed ~9 debug messages>
Finding identical cells in module `\IBuf'.
Finding identical cells in module `\MulDiv'.
Finding identical cells in module `\PlusArgTimeout'.
Finding identical cells in module `\RVCExpander'.
Finding identical cells in module `\Rocket'.
<suppressed ~24 debug messages>
Finding identical cells in module `\top'.
Removed a total of 11 cells.

2.7.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$1e0019554db24e403a85d4260c10a25441229a90\plusarg_reader..
Finding unused cells or wires in module \ALU..
Finding unused cells or wires in module \BreakpointUnit..
Finding unused cells or wires in module \CSRFile..
Finding unused cells or wires in module \IBuf..
Finding unused cells or wires in module \MulDiv..
Finding unused cells or wires in module \PlusArgTimeout..
Finding unused cells or wires in module \RVCExpander..
Finding unused cells or wires in module \Rocket..
Finding unused cells or wires in module \top..
Removed 0 unused cells and 215 unused wires.
<suppressed ~6 debug messages>

2.7.7. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$1e0019554db24e403a85d4260c10a25441229a90\plusarg_reader.
Optimizing module ALU.
Optimizing module BreakpointUnit.
Optimizing module CSRFile.
Optimizing module IBuf.
Optimizing module MulDiv.
Optimizing module PlusArgTimeout.
Optimizing module RVCExpander.
Optimizing module Rocket.
Optimizing module top.

2.7.8. Rerunning OPT passes. (Maybe there is more to do..)

2.7.9. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$1e0019554db24e403a85d4260c10a25441229a90\plusarg_reader..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \ALU..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \BreakpointUnit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \CSRFile..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \IBuf..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \MulDiv..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \PlusArgTimeout..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \RVCExpander..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \Rocket..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~347 debug messages>

2.7.10. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$1e0019554db24e403a85d4260c10a25441229a90\plusarg_reader.
  Optimizing cells in module \ALU.
  Optimizing cells in module \BreakpointUnit.
  Optimizing cells in module \CSRFile.
  Optimizing cells in module \IBuf.
  Optimizing cells in module \MulDiv.
  Optimizing cells in module \PlusArgTimeout.
  Optimizing cells in module \RVCExpander.
  Optimizing cells in module \Rocket.
  Optimizing cells in module \top.
Performed a total of 0 changes.

2.7.11. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$1e0019554db24e403a85d4260c10a25441229a90\plusarg_reader'.
Finding identical cells in module `\ALU'.
Finding identical cells in module `\BreakpointUnit'.
Finding identical cells in module `\CSRFile'.
Finding identical cells in module `\IBuf'.
Finding identical cells in module `\MulDiv'.
Finding identical cells in module `\PlusArgTimeout'.
Finding identical cells in module `\RVCExpander'.
Finding identical cells in module `\Rocket'.
Finding identical cells in module `\top'.
Removed a total of 0 cells.

2.7.12. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$1e0019554db24e403a85d4260c10a25441229a90\plusarg_reader..
Finding unused cells or wires in module \ALU..
Finding unused cells or wires in module \BreakpointUnit..
Finding unused cells or wires in module \CSRFile..
Finding unused cells or wires in module \IBuf..
Finding unused cells or wires in module \MulDiv..
Finding unused cells or wires in module \PlusArgTimeout..
Finding unused cells or wires in module \RVCExpander..
Finding unused cells or wires in module \Rocket..
Finding unused cells or wires in module \top..

2.7.13. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$1e0019554db24e403a85d4260c10a25441229a90\plusarg_reader.
Optimizing module ALU.
Optimizing module BreakpointUnit.
Optimizing module CSRFile.
Optimizing module IBuf.
Optimizing module MulDiv.
Optimizing module PlusArgTimeout.
Optimizing module RVCExpander.
Optimizing module Rocket.
Optimizing module top.

2.7.14. Finished OPT passes. (There is nothing left to do.)

2.8. Executing WREDUCE pass (reducing word size of cells).
Removed top 1 bits (of 4) from port B of cell ALU.$eq$verilog/rocket_clean.sv:199254$73642 ($eq).
Removed top 32 bits (of 64) from port A of cell ALU.$or$verilog/rocket_clean.sv:199259$73647 ($or).
Removed top 16 bits (of 64) from port A of cell ALU.$or$verilog/rocket_clean.sv:199264$73650 ($or).
Removed top 8 bits (of 64) from port A of cell ALU.$or$verilog/rocket_clean.sv:199269$73653 ($or).
Removed top 4 bits (of 64) from port A of cell ALU.$or$verilog/rocket_clean.sv:199274$73656 ($or).
Removed top 2 bits (of 64) from port A of cell ALU.$or$verilog/rocket_clean.sv:199279$73659 ($or).
Removed top 1 bits (of 64) from port A of cell ALU.$or$verilog/rocket_clean.sv:199284$73662 ($or).
Removed top 1 bits (of 65) from port Y of cell ALU.$sshr$verilog/rocket_clean.sv:199288$73668 ($sshr).
Removed top 32 bits (of 64) from port A of cell ALU.$or$verilog/rocket_clean.sv:199294$73671 ($or).
Removed top 16 bits (of 64) from port A of cell ALU.$or$verilog/rocket_clean.sv:199299$73674 ($or).
Removed top 8 bits (of 64) from port A of cell ALU.$or$verilog/rocket_clean.sv:199304$73677 ($or).
Removed top 4 bits (of 64) from port A of cell ALU.$or$verilog/rocket_clean.sv:199309$73680 ($or).
Removed top 2 bits (of 64) from port A of cell ALU.$or$verilog/rocket_clean.sv:199314$73683 ($or).
Removed top 1 bits (of 64) from port A of cell ALU.$or$verilog/rocket_clean.sv:199319$73686 ($or).
Removed top 3 bits (of 4) from port B of cell ALU.$eq$verilog/rocket_clean.sv:199321$73688 ($eq).
Removed top 1 bits (of 4) from port B of cell ALU.$eq$verilog/rocket_clean.sv:199323$73691 ($eq).
Removed top 1 bits (of 4) from port B of cell ALU.$eq$verilog/rocket_clean.sv:199324$73692 ($eq).
Removed top 1 bits (of 4) from port B of cell ALU.$eq$verilog/rocket_clean.sv:199326$73697 ($eq).
Removed top 63 bits (of 64) from port A of cell ALU.$or$verilog/rocket_clean.sv:199331$73703 ($or).
Removed top 63 bits (of 64) from port B of cell ALU.$add$verilog/rocket_clean.sv:199337$73712 ($add).
Removed top 63 bits (of 64) from wire ALU._GEN_1.
Removed top 8 bits (of 64) from wire ALU._GEN_10.
Removed top 4 bits (of 64) from wire ALU._GEN_11.
Removed top 2 bits (of 64) from wire ALU._GEN_12.
Removed top 1 bits (of 64) from wire ALU._GEN_13.
Removed top 16 bits (of 64) from wire ALU._GEN_3.
Removed top 8 bits (of 64) from wire ALU._GEN_4.
Removed top 4 bits (of 64) from wire ALU._GEN_5.
Removed top 2 bits (of 64) from wire ALU._GEN_6.
Removed top 1 bits (of 64) from wire ALU._GEN_7.
Removed top 32 bits (of 64) from wire ALU._GEN_8.
Removed top 16 bits (of 64) from wire ALU._GEN_9.
Removed top 16 bits (of 64) from wire ALU._shin_T_16.
Removed top 8 bits (of 64) from wire ALU._shin_T_26.
Removed top 4 bits (of 64) from wire ALU._shin_T_36.
Removed top 2 bits (of 64) from wire ALU._shin_T_46.
Removed top 1 bits (of 64) from wire ALU._shin_T_56.
Removed top 16 bits (of 64) from wire ALU._shout_l_T_13.
Removed top 8 bits (of 64) from wire ALU._shout_l_T_23.
Removed top 32 bits (of 64) from wire ALU._shout_l_T_3.
Removed top 4 bits (of 64) from wire ALU._shout_l_T_33.
Removed top 2 bits (of 64) from wire ALU._shout_l_T_43.
Removed top 1 bits (of 64) from wire ALU._shout_l_T_53.
Removed top 3 bits (of 4) from port Y of cell BreakpointUnit.$shr$verilog/rocket_clean.sv:199200$73591 ($shr).
Removed top 35 bits (of 39) from port B of cell BreakpointUnit.$or$verilog/rocket_clean.sv:199209$73603 ($or).
Removed top 35 bits (of 39) from port B of cell BreakpointUnit.$or$verilog/rocket_clean.sv:199211$73605 ($or).
Removed top 35 bits (of 39) from port B of cell BreakpointUnit.$or$verilog/rocket_clean.sv:199218$73615 ($or).
Removed top 3 bits (of 4) from wire BreakpointUnit._en_T_2.
Removed top 1 bits (of 2) from port B of cell CSRFile.$eq$verilog/rocket_clean.sv:197157$72416 ($eq).
Removed top 2 bits (of 4) from port B of cell CSRFile.$add$verilog/rocket_clean.sv:197163$72421 ($add).
Removed top 4 bits (of 8) from port B of cell CSRFile.$eq$verilog/rocket_clean.sv:197167$72424 ($eq).
Removed top 3 bits (of 4) from port Y of cell CSRFile.$shr$verilog/rocket_clean.sv:197175$72430 ($shr).
Removed top 1 bits (of 2) from port B of cell CSRFile.$le$verilog/rocket_clean.sv:197181$72440 ($le).
Removed top 54 bits (of 64) from port A of cell CSRFile.$shr$verilog/rocket_clean.sv:197184$72442 ($shr).
Removed top 63 bits (of 64) from port Y of cell CSRFile.$shr$verilog/rocket_clean.sv:197184$72442 ($shr).
Removed top 40 bits (of 64) from port A of cell CSRFile.$shr$verilog/rocket_clean.sv:197187$72444 ($shr).
Removed top 63 bits (of 64) from port Y of cell CSRFile.$shr$verilog/rocket_clean.sv:197187$72444 ($shr).
Removed top 5 bits (of 6) from port B of cell CSRFile.$add$verilog/rocket_clean.sv:197284$72454 ($add).
Removed top 57 bits (of 58) from port B of cell CSRFile.$add$verilog/rocket_clean.sv:197288$72458 ($add).
Removed top 5 bits (of 6) from port B of cell CSRFile.$add$verilog/rocket_clean.sv:197294$72462 ($add).
Removed top 57 bits (of 58) from port B of cell CSRFile.$add$verilog/rocket_clean.sv:197298$72466 ($add).
Removed top 52 bits (of 64) from port A of cell CSRFile.$and$verilog/rocket_clean.sv:197306$72471 ($and).
Removed top 54 bits (of 64) from port B of cell CSRFile.$or$verilog/rocket_clean.sv:197309$72473 ($or).
Removed top 48 bits (of 64) from mux cell CSRFile.$ternary$verilog/rocket_clean.sv:197311$72476 ($mux).
Removed top 54 bits (of 64) from port B of cell CSRFile.$and$verilog/rocket_clean.sv:197312$72477 ($and).
Removed top 1 bits (of 2) from port B of cell CSRFile.$lt$verilog/rocket_clean.sv:197313$72478 ($lt).
Removed top 1 bits (of 2) from port B of cell CSRFile.$eq$verilog/rocket_clean.sv:197313$72479 ($eq).
Removed top 48 bits (of 64) from mux cell CSRFile.$ternary$verilog/rocket_clean.sv:197313$72482 ($mux).
Removed top 1 bits (of 4) from mux cell CSRFile.$ternary$verilog/rocket_clean.sv:197325$72529 ($mux).
Removed top 30 bits (of 31) from port B of cell CSRFile.$add$verilog/rocket_clean.sv:197374$72576 ($add).
Removed top 1 bits (of 31) from port Y of cell CSRFile.$and$verilog/rocket_clean.sv:197376$72578 ($and).
Removed top 1 bits (of 31) from port A of cell CSRFile.$and$verilog/rocket_clean.sv:197376$72578 ($and).
Removed top 1 bits (of 31) from port B of cell CSRFile.$and$verilog/rocket_clean.sv:197376$72578 ($and).
Removed top 30 bits (of 31) from port B of cell CSRFile.$add$verilog/rocket_clean.sv:197379$72579 ($add).
Removed top 1 bits (of 31) from port Y of cell CSRFile.$and$verilog/rocket_clean.sv:197381$72581 ($and).
Removed top 1 bits (of 31) from port A of cell CSRFile.$and$verilog/rocket_clean.sv:197381$72581 ($and).
Removed top 1 bits (of 31) from port B of cell CSRFile.$and$verilog/rocket_clean.sv:197381$72581 ($and).
Removed top 30 bits (of 31) from port B of cell CSRFile.$add$verilog/rocket_clean.sv:197384$72582 ($add).
Removed top 1 bits (of 31) from port Y of cell CSRFile.$and$verilog/rocket_clean.sv:197386$72584 ($and).
Removed top 1 bits (of 31) from port A of cell CSRFile.$and$verilog/rocket_clean.sv:197386$72584 ($and).
Removed top 1 bits (of 31) from port B of cell CSRFile.$and$verilog/rocket_clean.sv:197386$72584 ($and).
Removed top 30 bits (of 31) from port B of cell CSRFile.$add$verilog/rocket_clean.sv:197389$72585 ($add).
Removed top 1 bits (of 31) from port Y of cell CSRFile.$and$verilog/rocket_clean.sv:197391$72587 ($and).
Removed top 1 bits (of 31) from port A of cell CSRFile.$and$verilog/rocket_clean.sv:197391$72587 ($and).
Removed top 1 bits (of 31) from port B of cell CSRFile.$and$verilog/rocket_clean.sv:197391$72587 ($and).
Removed top 30 bits (of 31) from port B of cell CSRFile.$add$verilog/rocket_clean.sv:197394$72588 ($add).
Removed top 1 bits (of 31) from port Y of cell CSRFile.$and$verilog/rocket_clean.sv:197396$72590 ($and).
Removed top 1 bits (of 31) from port A of cell CSRFile.$and$verilog/rocket_clean.sv:197396$72590 ($and).
Removed top 1 bits (of 31) from port B of cell CSRFile.$and$verilog/rocket_clean.sv:197396$72590 ($and).
Removed top 30 bits (of 31) from port B of cell CSRFile.$add$verilog/rocket_clean.sv:197399$72591 ($add).
Removed top 1 bits (of 31) from port Y of cell CSRFile.$and$verilog/rocket_clean.sv:197401$72593 ($and).
Removed top 1 bits (of 31) from port A of cell CSRFile.$and$verilog/rocket_clean.sv:197401$72593 ($and).
Removed top 1 bits (of 31) from port B of cell CSRFile.$and$verilog/rocket_clean.sv:197401$72593 ($and).
Removed top 30 bits (of 31) from port B of cell CSRFile.$add$verilog/rocket_clean.sv:197404$72594 ($add).
Removed top 1 bits (of 31) from port Y of cell CSRFile.$and$verilog/rocket_clean.sv:197406$72596 ($and).
Removed top 1 bits (of 31) from port A of cell CSRFile.$and$verilog/rocket_clean.sv:197406$72596 ($and).
Removed top 1 bits (of 31) from port B of cell CSRFile.$and$verilog/rocket_clean.sv:197406$72596 ($and).
Removed top 30 bits (of 31) from port B of cell CSRFile.$add$verilog/rocket_clean.sv:197409$72597 ($add).
Removed top 1 bits (of 31) from port Y of cell CSRFile.$and$verilog/rocket_clean.sv:197411$72599 ($and).
Removed top 1 bits (of 31) from port A of cell CSRFile.$and$verilog/rocket_clean.sv:197411$72599 ($and).
Removed top 1 bits (of 31) from port B of cell CSRFile.$and$verilog/rocket_clean.sv:197411$72599 ($and).
Removed top 24 bits (of 32) from port A of cell CSRFile.$not$verilog/rocket_clean.sv:197426$72601 ($not).
Removed top 31 bits (of 39) from port A of cell CSRFile.$not$verilog/rocket_clean.sv:197431$72604 ($not).
Removed top 38 bits (of 40) from port B of cell CSRFile.$or$verilog/rocket_clean.sv:197444$72610 ($or).
Removed top 38 bits (of 40) from port B of cell CSRFile.$or$verilog/rocket_clean.sv:197453$72615 ($or).
Removed top 54 bits (of 64) from port B of cell CSRFile.$and$verilog/rocket_clean.sv:197459$72619 ($and).
Removed top 52 bits (of 64) from port A of cell CSRFile.$and$verilog/rocket_clean.sv:197460$72620 ($and).
Removed top 54 bits (of 64) from port B of cell CSRFile.$and$verilog/rocket_clean.sv:197460$72620 ($and).
Removed top 52 bits (of 64) from port Y of cell CSRFile.$and$verilog/rocket_clean.sv:197460$72620 ($and).
Removed top 38 bits (of 40) from port B of cell CSRFile.$or$verilog/rocket_clean.sv:197468$72623 ($or).
Removed top 1 bits (of 6) from port B of cell CSRFile.$eq$verilog/rocket_clean.sv:197486$72628 ($eq).
Removed top 1 bits (of 5) from port B of cell CSRFile.$eq$verilog/rocket_clean.sv:197487$72629 ($eq).
Removed top 1 bits (of 7) from port B of cell CSRFile.$eq$verilog/rocket_clean.sv:197489$72631 ($eq).
Removed top 1 bits (of 7) from port B of cell CSRFile.$eq$verilog/rocket_clean.sv:197490$72632 ($eq).
Removed top 1 bits (of 5) from port B of cell CSRFile.$eq$verilog/rocket_clean.sv:197492$72634 ($eq).
Removed top 1 bits (of 7) from port B of cell CSRFile.$eq$verilog/rocket_clean.sv:197495$72637 ($eq).
Removed top 1 bits (of 5) from port B of cell CSRFile.$eq$verilog/rocket_clean.sv:197499$72641 ($eq).
Removed top 1 bits (of 5) from port B of cell CSRFile.$eq$verilog/rocket_clean.sv:197505$72647 ($eq).
Removed top 1 bits (of 4) from port B of cell CSRFile.$eq$verilog/rocket_clean.sv:197507$72649 ($eq).
Removed top 1 bits (of 4) from port B of cell CSRFile.$eq$verilog/rocket_clean.sv:197509$72651 ($eq).
Removed top 2 bits (of 4) from port B of cell CSRFile.$eq$verilog/rocket_clean.sv:197515$72657 ($eq).
Removed top 1 bits (of 6) from port B of cell CSRFile.$eq$verilog/rocket_clean.sv:197517$72659 ($eq).
Removed top 1 bits (of 5) from port B of cell CSRFile.$eq$verilog/rocket_clean.sv:197524$72666 ($eq).
Removed top 1 bits (of 3) from port B of cell CSRFile.$eq$verilog/rocket_clean.sv:197530$72672 ($eq).
Removed top 3 bits (of 6) from port B of cell CSRFile.$eq$verilog/rocket_clean.sv:197532$72674 ($eq).
Removed top 1 bits (of 5) from port B of cell CSRFile.$eq$verilog/rocket_clean.sv:197533$72675 ($eq).
Removed top 1 bits (of 5) from port B of cell CSRFile.$eq$verilog/rocket_clean.sv:197535$72677 ($eq).
Removed top 1 bits (of 4) from port B of cell CSRFile.$eq$verilog/rocket_clean.sv:197537$72679 ($eq).
Removed top 1 bits (of 2) from port B of cell CSRFile.$eq$verilog/rocket_clean.sv:197539$72681 ($eq).
Removed top 1 bits (of 5) from port B of cell CSRFile.$eq$verilog/rocket_clean.sv:197540$72682 ($eq).
Removed top 1 bits (of 4) from port B of cell CSRFile.$eq$verilog/rocket_clean.sv:197542$72684 ($eq).
Removed top 1 bits (of 4) from port B of cell CSRFile.$eq$verilog/rocket_clean.sv:197544$72686 ($eq).
Removed top 1 bits (of 6) from port B of cell CSRFile.$eq$verilog/rocket_clean.sv:197546$72688 ($eq).
Removed top 1 bits (of 7) from port B of cell CSRFile.$eq$verilog/rocket_clean.sv:197547$72689 ($eq).
Removed top 1 bits (of 5) from port B of cell CSRFile.$eq$verilog/rocket_clean.sv:197549$72691 ($eq).
Removed top 1 bits (of 7) from port B of cell CSRFile.$eq$verilog/rocket_clean.sv:197551$72693 ($eq).
Removed top 1 bits (of 6) from port B of cell CSRFile.$eq$verilog/rocket_clean.sv:197553$72695 ($eq).
Removed top 1 bits (of 7) from port B of cell CSRFile.$eq$verilog/rocket_clean.sv:197554$72696 ($eq).
Removed top 1 bits (of 6) from port B of cell CSRFile.$eq$verilog/rocket_clean.sv:197555$72697 ($eq).
Removed top 1 bits (of 3) from port B of cell CSRFile.$eq$verilog/rocket_clean.sv:197562$72704 ($eq).
Removed top 1 bits (of 4) from port B of cell CSRFile.$eq$verilog/rocket_clean.sv:197574$72717 ($eq).
Removed top 1 bits (of 4) from port B of cell CSRFile.$eq$verilog/rocket_clean.sv:197584$72726 ($eq).
Removed top 1 bits (of 2) from port B of cell CSRFile.$eq$verilog/rocket_clean.sv:197586$72728 ($eq).
Removed top 1 bits (of 2) from port B of cell CSRFile.$gt$verilog/rocket_clean.sv:197590$72736 ($gt).
Removed top 1 bits (of 2) from port B of cell CSRFile.$ge$verilog/rocket_clean.sv:197593$72742 ($ge).
Removed top 29 bits (of 32) from port A of cell CSRFile.$shr$verilog/rocket_clean.sv:197596$72745 ($shr).
Removed top 31 bits (of 32) from port Y of cell CSRFile.$shr$verilog/rocket_clean.sv:197596$72745 ($shr).
Removed top 29 bits (of 32) from port A of cell CSRFile.$shr$verilog/rocket_clean.sv:197597$72746 ($shr).
Removed top 31 bits (of 32) from port Y of cell CSRFile.$shr$verilog/rocket_clean.sv:197597$72746 ($shr).
Removed top 1 bits (of 12) from port B of cell CSRFile.$eq$verilog/rocket_clean.sv:197602$72752 ($eq).
Removed top 3 bits (of 12) from port B of cell CSRFile.$eq$verilog/rocket_clean.sv:197603$72753 ($eq).
Removed top 1 bits (of 12) from port B of cell CSRFile.$eq$verilog/rocket_clean.sv:197604$72754 ($eq).
Removed top 1 bits (of 12) from port B of cell CSRFile.$eq$verilog/rocket_clean.sv:197604$72755 ($eq).
Removed top 1 bits (of 12) from port B of cell CSRFile.$eq$verilog/rocket_clean.sv:197604$72757 ($eq).
Removed top 1 bits (of 12) from port B of cell CSRFile.$eq$verilog/rocket_clean.sv:197604$72759 ($eq).
Removed top 2 bits (of 12) from port B of cell CSRFile.$eq$verilog/rocket_clean.sv:197604$72761 ($eq).
Removed top 2 bits (of 12) from port B of cell CSRFile.$eq$verilog/rocket_clean.sv:197605$72763 ($eq).
Removed top 2 bits (of 12) from port B of cell CSRFile.$eq$verilog/rocket_clean.sv:197605$72765 ($eq).
Removed top 2 bits (of 12) from port B of cell CSRFile.$eq$verilog/rocket_clean.sv:197605$72767 ($eq).
Removed top 2 bits (of 12) from port B of cell CSRFile.$eq$verilog/rocket_clean.sv:197605$72769 ($eq).
Removed top 2 bits (of 12) from port B of cell CSRFile.$eq$verilog/rocket_clean.sv:197605$72771 ($eq).
Removed top 2 bits (of 12) from port B of cell CSRFile.$eq$verilog/rocket_clean.sv:197605$72773 ($eq).
Removed top 2 bits (of 12) from port B of cell CSRFile.$eq$verilog/rocket_clean.sv:197606$72775 ($eq).
Removed top 2 bits (of 12) from port B of cell CSRFile.$eq$verilog/rocket_clean.sv:197606$72777 ($eq).
Removed top 1 bits (of 12) from port B of cell CSRFile.$eq$verilog/rocket_clean.sv:197606$72781 ($eq).
Removed top 1 bits (of 12) from port B of cell CSRFile.$eq$verilog/rocket_clean.sv:197607$72784 ($eq).
Removed top 11 bits (of 12) from port B of cell CSRFile.$eq$verilog/rocket_clean.sv:197607$72786 ($eq).
Removed top 10 bits (of 12) from port B of cell CSRFile.$eq$verilog/rocket_clean.sv:197607$72788 ($eq).
Removed top 10 bits (of 12) from port B of cell CSRFile.$eq$verilog/rocket_clean.sv:197607$72790 ($eq).
Removed top 2 bits (of 12) from port B of cell CSRFile.$eq$verilog/rocket_clean.sv:197608$72792 ($eq).
Removed top 2 bits (of 12) from port B of cell CSRFile.$eq$verilog/rocket_clean.sv:197608$72798 ($eq).
Removed top 2 bits (of 12) from port B of cell CSRFile.$eq$verilog/rocket_clean.sv:197609$72804 ($eq).
Removed top 2 bits (of 12) from port B of cell CSRFile.$eq$verilog/rocket_clean.sv:197609$72810 ($eq).
Removed top 2 bits (of 12) from port B of cell CSRFile.$eq$verilog/rocket_clean.sv:197610$72816 ($eq).
Removed top 2 bits (of 12) from port B of cell CSRFile.$eq$verilog/rocket_clean.sv:197611$72822 ($eq).
Removed top 2 bits (of 12) from port B of cell CSRFile.$eq$verilog/rocket_clean.sv:197611$72828 ($eq).
Removed top 2 bits (of 12) from port B of cell CSRFile.$eq$verilog/rocket_clean.sv:197612$72834 ($eq).
Removed top 2 bits (of 12) from port B of cell CSRFile.$eq$verilog/rocket_clean.sv:197612$72840 ($eq).
Removed top 2 bits (of 12) from port B of cell CSRFile.$eq$verilog/rocket_clean.sv:197613$72846 ($eq).
Removed top 2 bits (of 12) from port B of cell CSRFile.$eq$verilog/rocket_clean.sv:197614$72852 ($eq).
Removed top 2 bits (of 12) from port B of cell CSRFile.$eq$verilog/rocket_clean.sv:197614$72858 ($eq).
Removed top 2 bits (of 12) from port B of cell CSRFile.$eq$verilog/rocket_clean.sv:197615$72864 ($eq).
Removed top 2 bits (of 12) from port B of cell CSRFile.$eq$verilog/rocket_clean.sv:197615$72870 ($eq).
Removed top 2 bits (of 12) from port B of cell CSRFile.$eq$verilog/rocket_clean.sv:197616$72876 ($eq).
Removed top 2 bits (of 12) from port B of cell CSRFile.$eq$verilog/rocket_clean.sv:197617$72882 ($eq).
Removed top 2 bits (of 12) from port B of cell CSRFile.$eq$verilog/rocket_clean.sv:197617$72888 ($eq).
Removed top 2 bits (of 12) from port B of cell CSRFile.$eq$verilog/rocket_clean.sv:197618$72894 ($eq).
Removed top 2 bits (of 12) from port B of cell CSRFile.$eq$verilog/rocket_clean.sv:197618$72900 ($eq).
Removed top 2 bits (of 12) from port B of cell CSRFile.$eq$verilog/rocket_clean.sv:197619$72906 ($eq).
Removed top 2 bits (of 12) from port B of cell CSRFile.$eq$verilog/rocket_clean.sv:197620$72912 ($eq).
Removed top 2 bits (of 12) from port B of cell CSRFile.$eq$verilog/rocket_clean.sv:197620$72918 ($eq).
Removed top 2 bits (of 12) from port B of cell CSRFile.$eq$verilog/rocket_clean.sv:197621$72924 ($eq).
Removed top 2 bits (of 12) from port B of cell CSRFile.$eq$verilog/rocket_clean.sv:197621$72930 ($eq).
Removed top 2 bits (of 12) from port B of cell CSRFile.$eq$verilog/rocket_clean.sv:197622$72936 ($eq).
Removed top 2 bits (of 12) from port B of cell CSRFile.$eq$verilog/rocket_clean.sv:197623$72942 ($eq).
Removed top 2 bits (of 12) from port B of cell CSRFile.$eq$verilog/rocket_clean.sv:197623$72948 ($eq).
Removed top 2 bits (of 12) from port B of cell CSRFile.$eq$verilog/rocket_clean.sv:197624$72954 ($eq).
Removed top 2 bits (of 12) from port B of cell CSRFile.$eq$verilog/rocket_clean.sv:197624$72960 ($eq).
Removed top 2 bits (of 12) from port B of cell CSRFile.$eq$verilog/rocket_clean.sv:197625$72966 ($eq).
Removed top 2 bits (of 12) from port B of cell CSRFile.$eq$verilog/rocket_clean.sv:197626$72972 ($eq).
Removed top 3 bits (of 12) from port B of cell CSRFile.$eq$verilog/rocket_clean.sv:197626$72978 ($eq).
Removed top 3 bits (of 12) from port B of cell CSRFile.$eq$verilog/rocket_clean.sv:197626$72980 ($eq).
Removed top 3 bits (of 12) from port B of cell CSRFile.$eq$verilog/rocket_clean.sv:197626$72982 ($eq).
Removed top 3 bits (of 12) from port B of cell CSRFile.$eq$verilog/rocket_clean.sv:197627$72984 ($eq).
Removed top 3 bits (of 12) from port B of cell CSRFile.$eq$verilog/rocket_clean.sv:197627$72986 ($eq).
Removed top 3 bits (of 12) from port B of cell CSRFile.$eq$verilog/rocket_clean.sv:197627$72988 ($eq).
Removed top 3 bits (of 12) from port B of cell CSRFile.$eq$verilog/rocket_clean.sv:197627$72992 ($eq).
Removed top 3 bits (of 12) from port B of cell CSRFile.$eq$verilog/rocket_clean.sv:197628$72994 ($eq).
Removed top 3 bits (of 12) from port B of cell CSRFile.$eq$verilog/rocket_clean.sv:197628$72996 ($eq).
Removed top 2 bits (of 12) from port B of cell CSRFile.$eq$verilog/rocket_clean.sv:197628$72998 ($eq).
Removed top 2 bits (of 12) from port B of cell CSRFile.$eq$verilog/rocket_clean.sv:197628$73000 ($eq).
Removed top 2 bits (of 12) from port B of cell CSRFile.$eq$verilog/rocket_clean.sv:197629$73002 ($eq).
Removed top 2 bits (of 12) from port B of cell CSRFile.$eq$verilog/rocket_clean.sv:197629$73004 ($eq).
Removed top 2 bits (of 12) from port B of cell CSRFile.$eq$verilog/rocket_clean.sv:197629$73006 ($eq).
Removed top 2 bits (of 12) from port B of cell CSRFile.$eq$verilog/rocket_clean.sv:197629$73008 ($eq).
Removed top 2 bits (of 12) from port B of cell CSRFile.$eq$verilog/rocket_clean.sv:197629$73010 ($eq).
Removed top 2 bits (of 12) from port B of cell CSRFile.$eq$verilog/rocket_clean.sv:197629$73012 ($eq).
Removed top 2 bits (of 12) from port B of cell CSRFile.$eq$verilog/rocket_clean.sv:197630$73014 ($eq).
Removed top 2 bits (of 12) from port B of cell CSRFile.$eq$verilog/rocket_clean.sv:197630$73016 ($eq).
Removed top 2 bits (of 12) from port B of cell CSRFile.$eq$verilog/rocket_clean.sv:197630$73018 ($eq).
Removed top 2 bits (of 12) from port B of cell CSRFile.$eq$verilog/rocket_clean.sv:197630$73020 ($eq).
Removed top 2 bits (of 12) from port B of cell CSRFile.$eq$verilog/rocket_clean.sv:197630$73022 ($eq).
Removed top 2 bits (of 12) from port B of cell CSRFile.$eq$verilog/rocket_clean.sv:197631$73024 ($eq).
Removed top 2 bits (of 12) from port B of cell CSRFile.$eq$verilog/rocket_clean.sv:197631$73026 ($eq).
Removed top 2 bits (of 12) from port B of cell CSRFile.$eq$verilog/rocket_clean.sv:197631$73028 ($eq).
Removed top 2 bits (of 12) from port B of cell CSRFile.$eq$verilog/rocket_clean.sv:197631$73030 ($eq).
Removed top 2 bits (of 12) from port B of cell CSRFile.$eq$verilog/rocket_clean.sv:197632$73032 ($eq).
Removed top 2 bits (of 12) from port B of cell CSRFile.$eq$verilog/rocket_clean.sv:197632$73034 ($eq).
Removed top 2 bits (of 12) from port B of cell CSRFile.$eq$verilog/rocket_clean.sv:197632$73036 ($eq).
Removed top 1 bits (of 12) from port B of cell CSRFile.$eq$verilog/rocket_clean.sv:197632$73038 ($eq).
Removed top 1 bits (of 12) from port B of cell CSRFile.$eq$verilog/rocket_clean.sv:197638$73051 ($eq).
Removed top 1 bits (of 3) from port B of cell CSRFile.$eq$verilog/rocket_clean.sv:197643$73060 ($eq).
Removed top 8 bits (of 12) from mux cell CSRFile.$ternary$verilog/rocket_clean.sv:197655$73076 ($mux).
Removed top 8 bits (of 12) from mux cell CSRFile.$ternary$verilog/rocket_clean.sv:197656$73077 ($mux).
Removed top 56 bits (of 64) from mux cell CSRFile.$ternary$verilog/rocket_clean.sv:197662$73082 ($mux).
Removed top 1 bits (of 2) from port B of cell CSRFile.$le$verilog/rocket_clean.sv:197732$73169 ($le).
Removed top 24 bits (of 64) from mux cell CSRFile.$ternary$verilog/rocket_clean.sv:197736$73174 ($mux).
Removed top 2 bits (of 64) from mux cell CSRFile.$ternary$verilog/rocket_clean.sv:197743$73180 ($mux).
Removed top 32 bits (of 64) from mux cell CSRFile.$ternary$verilog/rocket_clean.sv:197747$73184 ($mux).
Removed top 4 bits (of 16) from mux cell CSRFile.$ternary$verilog/rocket_clean.sv:197748$73185 ($mux).
Removed top 1 bits (of 32) from mux cell CSRFile.$ternary$verilog/rocket_clean.sv:197755$73192 ($mux).
Removed top 29 bits (of 32) from mux cell CSRFile.$ternary$verilog/rocket_clean.sv:197764$73201 ($mux).
Removed top 52 bits (of 64) from mux cell CSRFile.$ternary$verilog/rocket_clean.sv:197768$73205 ($mux).
Removed top 29 bits (of 32) from mux cell CSRFile.$ternary$verilog/rocket_clean.sv:197776$73213 ($mux).
Removed top 54 bits (of 64) from mux cell CSRFile.$ternary$verilog/rocket_clean.sv:197777$73214 ($mux).
Removed top 40 bits (of 64) from mux cell CSRFile.$ternary$verilog/rocket_clean.sv:197778$73215 ($mux).
Removed top 63 bits (of 64) from mux cell CSRFile.$ternary$verilog/rocket_clean.sv:197789$73226 ($mux).
Removed top 34 bits (of 64) from mux cell CSRFile.$ternary$verilog/rocket_clean.sv:197790$73227 ($mux).
Removed top 2 bits (of 64) from port A of cell CSRFile.$or$verilog/rocket_clean.sv:197791$73228 ($or).
Removed top 32 bits (of 64) from port B of cell CSRFile.$or$verilog/rocket_clean.sv:197794$73231 ($or).
Removed top 52 bits (of 64) from port B of cell CSRFile.$or$verilog/rocket_clean.sv:197796$73232 ($or).
Removed top 63 bits (of 64) from port B of cell CSRFile.$or$verilog/rocket_clean.sv:197803$73238 ($or).
Removed top 33 bits (of 64) from port B of cell CSRFile.$or$verilog/rocket_clean.sv:197805$73239 ($or).
Removed top 59 bits (of 64) from port B of cell CSRFile.$or$verilog/rocket_clean.sv:197809$73242 ($or).
Removed top 61 bits (of 64) from port B of cell CSRFile.$or$verilog/rocket_clean.sv:197811$73243 ($or).
Removed top 56 bits (of 64) from port B of cell CSRFile.$or$verilog/rocket_clean.sv:197813$73244 ($or).
Removed top 61 bits (of 64) from port B of cell CSRFile.$or$verilog/rocket_clean.sv:197815$73245 ($or).
Removed top 61 bits (of 64) from port B of cell CSRFile.$or$verilog/rocket_clean.sv:197819$73248 ($or).
Removed top 52 bits (of 64) from port B of cell CSRFile.$or$verilog/rocket_clean.sv:197823$73252 ($or).
Removed top 61 bits (of 64) from port B of cell CSRFile.$or$verilog/rocket_clean.sv:197832$73260 ($or).
Removed top 54 bits (of 64) from port B of cell CSRFile.$or$verilog/rocket_clean.sv:197833$73261 ($or).
Removed top 40 bits (of 64) from port B of cell CSRFile.$or$verilog/rocket_clean.sv:197834$73262 ($or).
Removed top 34 bits (of 64) from port B of cell CSRFile.$or$verilog/rocket_clean.sv:197837$73264 ($or).
Removed top 34 bits (of 64) from port B of cell CSRFile.$or$verilog/rocket_clean.sv:197839$73265 ($or).
Removed top 34 bits (of 64) from port B of cell CSRFile.$or$verilog/rocket_clean.sv:197841$73266 ($or).
Removed top 34 bits (of 64) from port B of cell CSRFile.$or$verilog/rocket_clean.sv:197843$73267 ($or).
Removed top 34 bits (of 64) from port B of cell CSRFile.$or$verilog/rocket_clean.sv:197845$73268 ($or).
Removed top 34 bits (of 64) from port B of cell CSRFile.$or$verilog/rocket_clean.sv:197847$73269 ($or).
Removed top 34 bits (of 64) from port B of cell CSRFile.$or$verilog/rocket_clean.sv:197849$73270 ($or).
Removed top 34 bits (of 64) from port B of cell CSRFile.$or$verilog/rocket_clean.sv:197851$73271 ($or).
Removed top 63 bits (of 64) from port B of cell CSRFile.$or$verilog/rocket_clean.sv:197853$73273 ($or).
Removed top 60 bits (of 64) from port B of cell CSRFile.$or$verilog/rocket_clean.sv:197882$73286 ($or).
Removed top 51 bits (of 64) from port Y of cell CSRFile.$not$verilog/rocket_clean.sv:197883$73287 ($not).
Removed top 51 bits (of 64) from port A of cell CSRFile.$not$verilog/rocket_clean.sv:197883$73287 ($not).
Removed top 51 bits (of 64) from port A of cell CSRFile.$or$verilog/rocket_clean.sv:197886$73290 ($or).
Removed top 6 bits (of 16) from mux cell CSRFile.$ternary$verilog/rocket_clean.sv:197887$73291 ($mux).
Removed top 54 bits (of 64) from port A of cell CSRFile.$or$verilog/rocket_clean.sv:197889$73292 ($or).
Removed top 54 bits (of 64) from port Y of cell CSRFile.$and$verilog/rocket_clean.sv:197890$73293 ($and).
Removed top 54 bits (of 64) from port A of cell CSRFile.$and$verilog/rocket_clean.sv:197890$73293 ($and).
Removed top 54 bits (of 64) from port B of cell CSRFile.$and$verilog/rocket_clean.sv:197890$73293 ($and).
Removed top 54 bits (of 64) from port A of cell CSRFile.$not$verilog/rocket_clean.sv:197916$73311 ($not).
Removed top 52 bits (of 64) from port A of cell CSRFile.$and$verilog/rocket_clean.sv:197917$73312 ($and).
Removed top 54 bits (of 64) from port B of cell CSRFile.$and$verilog/rocket_clean.sv:197918$73313 ($and).
Removed top 62 bits (of 64) from port Y of cell CSRFile.$or$verilog/rocket_clean.sv:197919$73314 ($or).
Removed top 62 bits (of 64) from port A of cell CSRFile.$or$verilog/rocket_clean.sv:197919$73314 ($or).
Removed top 62 bits (of 64) from port B of cell CSRFile.$or$verilog/rocket_clean.sv:197919$73314 ($or).
Removed top 2 bits (of 64) from mux cell CSRFile.$ternary$verilog/rocket_clean.sv:197938$73330 ($mux).
Removed top 2 bits (of 64) from port A of cell CSRFile.$or$verilog/rocket_clean.sv:197939$73331 ($or).
Removed top 4 bits (of 64) from port Y of cell CSRFile.$and$verilog/rocket_clean.sv:197940$73332 ($and).
Removed top 4 bits (of 64) from port A of cell CSRFile.$and$verilog/rocket_clean.sv:197940$73332 ($and).
Removed top 4 bits (of 64) from port B of cell CSRFile.$and$verilog/rocket_clean.sv:197940$73332 ($and).
Removed top 54 bits (of 64) from port A of cell CSRFile.$or$verilog/rocket_clean.sv:198011$73394 ($or).
Removed top 1 bits (of 2) from mux cell CSRFile.$ternary$verilog/rocket_clean.sv:198012$73395 ($mux).
Removed top 24 bits (of 64) from mux cell CSRFile.$ternary$verilog/rocket_clean.sv:198013$73396 ($mux).
Removed top 32 bits (of 64) from mux cell CSRFile.$ternary$verilog/rocket_clean.sv:198014$73397 ($mux).
Removed top 24 bits (of 64) from mux cell CSRFile.$ternary$verilog/rocket_clean.sv:198015$73398 ($mux).
Removed top 61 bits (of 64) from mux cell CSRFile.$ternary$verilog/rocket_clean.sv:198016$73399 ($mux).
Removed top 58 bits (of 64) from mux cell CSRFile.$ternary$verilog/rocket_clean.sv:198017$73400 ($mux).
Removed top 58 bits (of 64) from mux cell CSRFile.$ternary$verilog/rocket_clean.sv:198018$73401 ($mux).
Removed top 59 bits (of 64) from mux cell CSRFile.$ternary$verilog/rocket_clean.sv:198019$73402 ($mux).
Removed top 61 bits (of 64) from mux cell CSRFile.$ternary$verilog/rocket_clean.sv:198020$73403 ($mux).
Removed top 24 bits (of 64) from mux cell CSRFile.$ternary$verilog/rocket_clean.sv:198021$73404 ($mux).
Removed top 24 bits (of 64) from mux cell CSRFile.$ternary$verilog/rocket_clean.sv:198022$73405 ($mux).
Removed top 25 bits (of 64) from mux cell CSRFile.$ternary$verilog/rocket_clean.sv:198023$73406 ($mux).
Removed top 24 bits (of 64) from mux cell CSRFile.$ternary$verilog/rocket_clean.sv:198024$73407 ($mux).
Removed top 32 bits (of 64) from mux cell CSRFile.$ternary$verilog/rocket_clean.sv:198025$73408 ($mux).
Removed top 32 bits (of 64) from mux cell CSRFile.$ternary$verilog/rocket_clean.sv:198026$73409 ($mux).
Removed top 25 bits (of 64) from mux cell CSRFile.$ternary$verilog/rocket_clean.sv:198027$73410 ($mux).
Removed top 34 bits (of 64) from mux cell CSRFile.$ternary$verilog/rocket_clean.sv:198028$73411 ($mux).
Removed top 34 bits (of 64) from mux cell CSRFile.$ternary$verilog/rocket_clean.sv:198029$73412 ($mux).
Removed top 34 bits (of 64) from mux cell CSRFile.$ternary$verilog/rocket_clean.sv:198030$73413 ($mux).
Removed top 34 bits (of 64) from mux cell CSRFile.$ternary$verilog/rocket_clean.sv:198031$73414 ($mux).
Removed top 34 bits (of 64) from mux cell CSRFile.$ternary$verilog/rocket_clean.sv:198032$73415 ($mux).
Removed top 34 bits (of 64) from mux cell CSRFile.$ternary$verilog/rocket_clean.sv:198033$73416 ($mux).
Removed top 34 bits (of 64) from mux cell CSRFile.$ternary$verilog/rocket_clean.sv:198034$73417 ($mux).
Removed top 34 bits (of 64) from mux cell CSRFile.$ternary$verilog/rocket_clean.sv:198035$73418 ($mux).
Removed top 34 bits (of 64) from port B of cell CSRFile.$or$verilog/rocket_clean.sv:198036$73419 ($or).
Removed top 2 bits (of 12) from port B of cell CSRFile.$ge$verilog/rocket_clean.sv:198041$73426 ($ge).
Removed top 2 bits (of 12) from port B of cell CSRFile.$le$verilog/rocket_clean.sv:198041$73427 ($le).
Removed top 60 bits (of 64) from port B of cell CSRFile.$add$verilog/rocket_clean.sv:198090$73447 ($add).
Removed top 48 bits (of 64) from port Y of cell CSRFile.$not$verilog/rocket_clean.sv:197310$72474 ($not).
Removed top 48 bits (of 64) from port A of cell CSRFile.$not$verilog/rocket_clean.sv:197310$72474 ($not).
Removed top 48 bits (of 64) from port Y of cell CSRFile.$and$verilog/rocket_clean.sv:197312$72477 ($and).
Removed top 48 bits (of 64) from port A of cell CSRFile.$and$verilog/rocket_clean.sv:197312$72477 ($and).
Removed top 1 bits (of 31) from port Y of cell CSRFile.$not$verilog/rocket_clean.sv:197375$72577 ($not).
Removed top 1 bits (of 31) from port A of cell CSRFile.$not$verilog/rocket_clean.sv:197375$72577 ($not).
Removed top 1 bits (of 31) from port Y of cell CSRFile.$not$verilog/rocket_clean.sv:197380$72580 ($not).
Removed top 1 bits (of 31) from port A of cell CSRFile.$not$verilog/rocket_clean.sv:197380$72580 ($not).
Removed top 1 bits (of 31) from port Y of cell CSRFile.$not$verilog/rocket_clean.sv:197385$72583 ($not).
Removed top 1 bits (of 31) from port A of cell CSRFile.$not$verilog/rocket_clean.sv:197385$72583 ($not).
Removed top 1 bits (of 31) from port Y of cell CSRFile.$not$verilog/rocket_clean.sv:197390$72586 ($not).
Removed top 1 bits (of 31) from port A of cell CSRFile.$not$verilog/rocket_clean.sv:197390$72586 ($not).
Removed top 1 bits (of 31) from port Y of cell CSRFile.$not$verilog/rocket_clean.sv:197395$72589 ($not).
Removed top 1 bits (of 31) from port A of cell CSRFile.$not$verilog/rocket_clean.sv:197395$72589 ($not).
Removed top 1 bits (of 31) from port Y of cell CSRFile.$not$verilog/rocket_clean.sv:197400$72592 ($not).
Removed top 1 bits (of 31) from port A of cell CSRFile.$not$verilog/rocket_clean.sv:197400$72592 ($not).
Removed top 1 bits (of 31) from port Y of cell CSRFile.$not$verilog/rocket_clean.sv:197405$72595 ($not).
Removed top 1 bits (of 31) from port A of cell CSRFile.$not$verilog/rocket_clean.sv:197405$72595 ($not).
Removed top 1 bits (of 31) from port Y of cell CSRFile.$not$verilog/rocket_clean.sv:197410$72598 ($not).
Removed top 1 bits (of 31) from port A of cell CSRFile.$not$verilog/rocket_clean.sv:197410$72598 ($not).
Removed top 24 bits (of 64) from mux cell CSRFile.$ternary$verilog/rocket_clean.sv:197663$73083 ($mux).
Removed top 51 bits (of 64) from port Y of cell CSRFile.$or$verilog/rocket_clean.sv:197882$73286 ($or).
Removed top 51 bits (of 64) from port A of cell CSRFile.$or$verilog/rocket_clean.sv:197882$73286 ($or).
Removed top 54 bits (of 64) from port Y of cell CSRFile.$or$verilog/rocket_clean.sv:197889$73292 ($or).
Removed top 54 bits (of 64) from port B of cell CSRFile.$or$verilog/rocket_clean.sv:197889$73292 ($or).
Removed top 24 bits (of 64) from mux cell CSRFile.$ternary$verilog/rocket_clean.sv:197897$73297 ($mux).
Removed top 32 bits (of 64) from mux cell CSRFile.$ternary$verilog/rocket_clean.sv:197898$73298 ($mux).
Removed top 24 bits (of 64) from mux cell CSRFile.$ternary$verilog/rocket_clean.sv:197900$73300 ($mux).
Removed top 61 bits (of 64) from mux cell CSRFile.$ternary$verilog/rocket_clean.sv:197902$73302 ($mux).
Removed top 58 bits (of 64) from mux cell CSRFile.$ternary$verilog/rocket_clean.sv:197903$73303 ($mux).
Removed top 58 bits (of 64) from mux cell CSRFile.$ternary$verilog/rocket_clean.sv:197904$73304 ($mux).
Removed top 59 bits (of 64) from mux cell CSRFile.$ternary$verilog/rocket_clean.sv:197907$73307 ($mux).
Removed top 61 bits (of 64) from mux cell CSRFile.$ternary$verilog/rocket_clean.sv:197908$73308 ($mux).
Removed top 24 bits (of 64) from mux cell CSRFile.$ternary$verilog/rocket_clean.sv:197914$73309 ($mux).
Removed top 1 bits (of 2) from mux cell CSRFile.$ternary$verilog/rocket_clean.sv:197915$73310 ($mux).
Removed top 62 bits (of 64) from port Y of cell CSRFile.$and$verilog/rocket_clean.sv:197917$73312 ($and).
Removed top 10 bits (of 12) from port A of cell CSRFile.$and$verilog/rocket_clean.sv:197917$73312 ($and).
Removed top 62 bits (of 64) from port B of cell CSRFile.$and$verilog/rocket_clean.sv:197917$73312 ($and).
Removed top 24 bits (of 64) from mux cell CSRFile.$ternary$verilog/rocket_clean.sv:197931$73323 ($mux).
Removed top 25 bits (of 64) from mux cell CSRFile.$ternary$verilog/rocket_clean.sv:197932$73324 ($mux).
Removed top 24 bits (of 64) from mux cell CSRFile.$ternary$verilog/rocket_clean.sv:197934$73326 ($mux).
Removed top 32 bits (of 64) from mux cell CSRFile.$ternary$verilog/rocket_clean.sv:197935$73327 ($mux).
Removed top 32 bits (of 64) from mux cell CSRFile.$ternary$verilog/rocket_clean.sv:197936$73328 ($mux).
Removed top 4 bits (of 64) from port Y of cell CSRFile.$or$verilog/rocket_clean.sv:197939$73331 ($or).
Removed top 2 bits (of 62) from port A of cell CSRFile.$or$verilog/rocket_clean.sv:197939$73331 ($or).
Removed top 4 bits (of 64) from port B of cell CSRFile.$or$verilog/rocket_clean.sv:197939$73331 ($or).
Removed top 25 bits (of 64) from mux cell CSRFile.$ternary$verilog/rocket_clean.sv:197945$73337 ($mux).
Removed top 34 bits (of 64) from mux cell CSRFile.$ternary$verilog/rocket_clean.sv:197953$73344 ($mux).
Removed top 34 bits (of 64) from mux cell CSRFile.$ternary$verilog/rocket_clean.sv:197961$73351 ($mux).
Removed top 34 bits (of 64) from mux cell CSRFile.$ternary$verilog/rocket_clean.sv:197969$73358 ($mux).
Removed top 34 bits (of 64) from mux cell CSRFile.$ternary$verilog/rocket_clean.sv:197977$73365 ($mux).
Removed top 34 bits (of 64) from mux cell CSRFile.$ternary$verilog/rocket_clean.sv:197985$73372 ($mux).
Removed top 34 bits (of 64) from mux cell CSRFile.$ternary$verilog/rocket_clean.sv:197993$73379 ($mux).
Removed top 34 bits (of 64) from mux cell CSRFile.$ternary$verilog/rocket_clean.sv:198001$73386 ($mux).
Removed top 34 bits (of 64) from mux cell CSRFile.$ternary$verilog/rocket_clean.sv:198008$73391 ($mux).
Removed top 1 bits (of 7) from mux cell CSRFile.$ternary$verilog/rocket_clean.sv:197286$72457 ($mux).
Removed top 1 bits (of 7) from mux cell CSRFile.$ternary$verilog/rocket_clean.sv:197296$72465 ($mux).
Removed top 48 bits (of 64) from port Y of cell CSRFile.$or$verilog/rocket_clean.sv:197309$72473 ($or).
Removed top 48 bits (of 64) from port A of cell CSRFile.$or$verilog/rocket_clean.sv:197309$72473 ($or).
Removed top 1 bits (of 31) from port Y of cell CSRFile.$add$verilog/rocket_clean.sv:197374$72576 ($add).
Removed top 1 bits (of 31) from port A of cell CSRFile.$add$verilog/rocket_clean.sv:197374$72576 ($add).
Removed top 1 bits (of 31) from port Y of cell CSRFile.$add$verilog/rocket_clean.sv:197379$72579 ($add).
Removed top 1 bits (of 31) from port A of cell CSRFile.$add$verilog/rocket_clean.sv:197379$72579 ($add).
Removed top 1 bits (of 31) from port Y of cell CSRFile.$add$verilog/rocket_clean.sv:197384$72582 ($add).
Removed top 1 bits (of 31) from port A of cell CSRFile.$add$verilog/rocket_clean.sv:197384$72582 ($add).
Removed top 1 bits (of 31) from port Y of cell CSRFile.$add$verilog/rocket_clean.sv:197389$72585 ($add).
Removed top 1 bits (of 31) from port A of cell CSRFile.$add$verilog/rocket_clean.sv:197389$72585 ($add).
Removed top 1 bits (of 31) from port Y of cell CSRFile.$add$verilog/rocket_clean.sv:197394$72588 ($add).
Removed top 1 bits (of 31) from port A of cell CSRFile.$add$verilog/rocket_clean.sv:197394$72588 ($add).
Removed top 1 bits (of 31) from port Y of cell CSRFile.$add$verilog/rocket_clean.sv:197399$72591 ($add).
Removed top 1 bits (of 31) from port A of cell CSRFile.$add$verilog/rocket_clean.sv:197399$72591 ($add).
Removed top 1 bits (of 31) from port Y of cell CSRFile.$add$verilog/rocket_clean.sv:197404$72594 ($add).
Removed top 1 bits (of 31) from port A of cell CSRFile.$add$verilog/rocket_clean.sv:197404$72594 ($add).
Removed top 1 bits (of 31) from port Y of cell CSRFile.$add$verilog/rocket_clean.sv:197409$72597 ($add).
Removed top 1 bits (of 31) from port A of cell CSRFile.$add$verilog/rocket_clean.sv:197409$72597 ($add).
Removed top 24 bits (of 64) from mux cell CSRFile.$ternary$verilog/rocket_clean.sv:197657$73078 ($mux).
Removed top 1 bits (of 2) from mux cell CSRFile.$ternary$verilog/rocket_clean.sv:197876$73283 ($mux).
Removed top 24 bits (of 64) from port Y of cell CSRFile.$not$verilog/rocket_clean.sv:197896$73296 ($not).
Removed top 24 bits (of 64) from port A of cell CSRFile.$not$verilog/rocket_clean.sv:197896$73296 ($not).
Removed top 59 bits (of 64) from mux cell CSRFile.$ternary$verilog/rocket_clean.sv:197905$73305 ($mux).
Removed top 61 bits (of 64) from mux cell CSRFile.$ternary$verilog/rocket_clean.sv:197906$73306 ($mux).
Removed top 25 bits (of 64) from mux cell CSRFile.$ternary$verilog/rocket_clean.sv:197937$73329 ($mux).
Removed top 2 bits (of 62) from mux cell CSRFile.$ternary$verilog/rocket_clean.sv:197938$73330 ($mux).
Removed top 48 bits (of 64) from port Y of cell CSRFile.$not$verilog/rocket_clean.sv:197308$72472 ($not).
Removed top 48 bits (of 64) from port A of cell CSRFile.$not$verilog/rocket_clean.sv:197308$72472 ($not).
Removed top 1 bits (of 2) from mux cell CSRFile.$ternary$verilog/rocket_clean.sv:197735$73173 ($mux).
Removed top 24 bits (of 64) from port Y of cell CSRFile.$not$verilog/rocket_clean.sv:197878$73284 ($not).
Removed top 24 bits (of 64) from port A of cell CSRFile.$not$verilog/rocket_clean.sv:197878$73284 ($not).
Removed top 1 bits (of 2) from mux cell CSRFile.$ternary$verilog/rocket_clean.sv:197727$73160 ($mux).
Removed top 1 bits (of 2) from mux cell CSRFile.$ternary$verilog/rocket_clean.sv:197713$73139 ($mux).
Removed top 1 bits (of 2) from mux cell CSRFile.$ternary$verilog/rocket_clean.sv:197698$73124 ($mux).
Removed top 1 bits (of 2) from mux cell CSRFile.$ternary$verilog/rocket_clean.sv:197683$73109 ($mux).
Removed top 1 bits (of 7) from wire CSRFile._GEN_0.
Removed top 1 bits (of 2) from wire CSRFile._GEN_172.
Removed top 1 bits (of 7) from wire CSRFile._GEN_2.
Removed top 1 bits (of 2) from wire CSRFile._GEN_209.
Removed top 1 bits (of 2) from wire CSRFile._GEN_249.
Removed top 1 bits (of 2) from wire CSRFile._GEN_266.
Removed top 1 bits (of 2) from wire CSRFile._GEN_288.
Removed top 24 bits (of 64) from wire CSRFile._GEN_304.
Removed top 32 bits (of 64) from wire CSRFile._GEN_306.
Removed top 24 bits (of 64) from wire CSRFile._GEN_308.
Removed top 58 bits (of 64) from wire CSRFile._GEN_310.
Removed top 58 bits (of 64) from wire CSRFile._GEN_312.
Removed top 61 bits (of 64) from wire CSRFile._GEN_317.
Removed top 59 bits (of 64) from wire CSRFile._GEN_319.
Removed top 24 bits (of 64) from wire CSRFile._GEN_326.
Removed top 24 bits (of 64) from wire CSRFile._GEN_342.
Removed top 32 bits (of 64) from wire CSRFile._GEN_348.
Removed top 32 bits (of 64) from wire CSRFile._GEN_349.
Removed top 25 bits (of 64) from wire CSRFile._GEN_351.
Removed top 25 bits (of 64) from wire CSRFile._GEN_368.
Removed top 52 bits (of 64) from wire CSRFile._GEN_43.
Removed top 34 bits (of 64) from wire CSRFile._GEN_430.
Removed top 34 bits (of 64) from wire CSRFile._GEN_437.
Removed top 34 bits (of 64) from wire CSRFile._GEN_451.
Removed top 34 bits (of 64) from wire CSRFile._GEN_458.
Removed top 34 bits (of 64) from wire CSRFile._GEN_472.
Removed top 24 bits (of 64) from wire CSRFile._GEN_500.
Removed top 32 bits (of 64) from wire CSRFile._GEN_502.
Removed top 24 bits (of 64) from wire CSRFile._GEN_518.
Removed top 24 bits (of 64) from wire CSRFile._GEN_523.
Removed top 52 bits (of 64) from wire CSRFile._GEN_668.
Removed top 33 bits (of 64) from wire CSRFile._GEN_670.
Removed top 61 bits (of 64) from wire CSRFile._GEN_675.
Removed top 61 bits (of 64) from wire CSRFile._GEN_676.
Removed top 54 bits (of 64) from wire CSRFile._GEN_686.
Removed top 1 bits (of 2) from wire CSRFile._GEN_75.
Removed top 31 bits (of 32) from wire CSRFile._allow_counter_T_1.
Removed top 8 bits (of 12) from wire CSRFile._debugTVec_T.
Removed top 2 bits (of 64) from wire CSRFile._io_rw_rdata_T_1.
Removed top 29 bits (of 32) from wire CSRFile._io_rw_rdata_T_110.
Removed top 52 bits (of 64) from wire CSRFile._io_rw_rdata_T_114.
Removed top 29 bits (of 32) from wire CSRFile._io_rw_rdata_T_122.
Removed top 54 bits (of 64) from wire CSRFile._io_rw_rdata_T_123.
Removed top 40 bits (of 64) from wire CSRFile._io_rw_rdata_T_124.
Removed top 1 bits (of 32) from wire CSRFile._io_rw_rdata_T_14.
Removed top 32 bits (of 64) from wire CSRFile._io_rw_rdata_T_6.
Removed top 4 bits (of 16) from wire CSRFile._io_rw_rdata_T_7.
Removed top 48 bits (of 64) from wire CSRFile._m_interrupts_T_3.
Removed top 4 bits (of 64) from wire CSRFile._newBPC_T_2.
Removed top 4 bits (of 64) from wire CSRFile._newBPC_T_3.
Removed top 6 bits (of 16) from wire CSRFile._new_mip_T_2.
Removed top 54 bits (of 64) from wire CSRFile._new_mip_T_3.
Removed top 24 bits (of 64) from wire CSRFile._notDebugTVec_T_1.
Removed top 1 bits (of 31) from wire CSRFile._pmp_mask_T_1.
Removed top 1 bits (of 31) from wire CSRFile._pmp_mask_T_23.
Removed top 6 bits (of 16) from wire CSRFile._read_hvip_T.
Removed top 6 bits (of 16) from wire CSRFile._read_mip_T.
Removed top 1 bits (of 105) from wire CSRFile._read_mstatus_T.
Removed top 24 bits (of 64) from wire CSRFile._reg_mepc_T_1.
Removed top 24 bits (of 64) from wire CSRFile._reg_misa_T.
Removed top 48 bits (of 64) from wire CSRFile._s_interrupts_T_6.
Removed top 48 bits (of 64) from wire CSRFile.m_interrupts.
Removed top 29 bits (of 32) from wire CSRFile.read_mcounteren.
Removed top 6 bits (of 16) from wire CSRFile.read_mip.
Removed top 2 bits (of 8) from wire CSRFile.read_mip_lo.
Removed top 1 bits (of 83) from wire CSRFile.read_mstatus_hi.
Removed top 1 bits (of 65) from wire CSRFile.read_mstatus_hi_hi.
Removed top 29 bits (of 32) from wire CSRFile.read_scounteren.
Removed top 1 bits (of 2) from mux cell IBuf.$ternary$verilog/rocket_clean.sv:196824$72392 ($mux).
Removed top 3 bits (of 4) from port A of cell IBuf.$shl$verilog/rocket_clean.sv:196834$72395 ($shl).
Removed top 1 bits (of 2) from port B of cell IBuf.$shl$verilog/rocket_clean.sv:196834$72395 ($shl).
Removed top 3 bits (of 4) from port B of cell IBuf.$sub$verilog/rocket_clean.sv:196835$72396 ($sub).
Removed top 3 bits (of 4) from port Y of cell IBuf.$sub$verilog/rocket_clean.sv:196835$72396 ($sub).
Removed top 3 bits (of 4) from port A of cell IBuf.$sub$verilog/rocket_clean.sv:196835$72396 ($sub).
Removed top 1 bits (of 2) from mux cell IBuf.$ternary$verilog/rocket_clean.sv:196838$72397 ($mux).
Removed top 3 bits (of 4) from port Y of cell IBuf.$shl$verilog/rocket_clean.sv:196834$72395 ($shl).
Removed top 31 bits (of 191) from wire IBuf._icData_T_3.
Removed top 1 bits (of 2) from wire IBuf._nValid_T.
Removed top 2 bits (of 3) from wire IBuf._nValid_T_1.
Removed top 3 bits (of 4) from wire IBuf._valid_T.
Removed top 1 bits (of 2) from wire IBuf.nValid.
Removed top 1 bits (of 3) from mux cell MulDiv.$procmux$96165 ($mux).
Removed top 1 bits (of 2) from port B of cell MulDiv.$eq$verilog/rocket_clean.sv:199379$73717 ($eq).
Removed top 63 bits (of 64) from port A of cell MulDiv.$sub$verilog/rocket_clean.sv:199402$73739 ($sub).
Removed top 2 bits (of 3) from port B of cell MulDiv.$eq$verilog/rocket_clean.sv:199404$73741 ($eq).
Converting cell MulDiv.$mul$verilog/rocket_clean.sv:199413$73749 ($mul) from unsigned to signed.
Removed top 65 bits (of 74) from port A of cell MulDiv.$mul$verilog/rocket_clean.sv:199413$73749 ($mul).
Removed top 9 bits (of 74) from port B of cell MulDiv.$mul$verilog/rocket_clean.sv:199413$73749 ($mul).
Removed top 9 bits (of 74) from port B of cell MulDiv.$add$verilog/rocket_clean.sv:199415$73750 ($add).
Removed top 4 bits (of 7) from port B of cell MulDiv.$eq$verilog/rocket_clean.sv:199417$73751 ($eq).
Removed top 1 bits (of 65) from port Y of cell MulDiv.$sshr$verilog/rocket_clean.sv:199419$73754 ($sshr).
Removed top 4 bits (of 7) from port B of cell MulDiv.$ne$verilog/rocket_clean.sv:199422$73756 ($ne).
Removed top 4 bits (of 11) from port A of cell MulDiv.$sub$verilog/rocket_clean.sv:199426$73764 ($sub).
Removed top 5 bits (of 11) from port Y of cell MulDiv.$sub$verilog/rocket_clean.sv:199426$73764 ($sub).
Removed top 6 bits (of 7) from port A of cell MulDiv.$sub$verilog/rocket_clean.sv:199426$73764 ($sub).
Removed top 5 bits (of 11) from port B of cell MulDiv.$sub$verilog/rocket_clean.sv:199426$73764 ($sub).
Removed top 66 bits (of 130) from mux cell MulDiv.$ternary$verilog/rocket_clean.sv:199428$73766 ($mux).
Removed top 6 bits (of 7) from port B of cell MulDiv.$add$verilog/rocket_clean.sv:199431$73767 ($add).
Removed top 4 bits (of 7) from port B of cell MulDiv.$eq$verilog/rocket_clean.sv:199432$73768 ($eq).
Removed top 1 bits (of 3) from port B of cell MulDiv.$eq$verilog/rocket_clean.sv:199434$73774 ($eq).
Removed top 1 bits (of 3) from mux cell MulDiv.$ternary$verilog/rocket_clean.sv:199440$73780 ($mux).
Removed top 5 bits (of 6) from port B of cell MulDiv.$ge$verilog/rocket_clean.sv:199660$73914 ($ge).
Removed top 63 bits (of 127) from port A of cell MulDiv.$shl$verilog/rocket_clean.sv:199662$73916 ($shl).
Removed top 1 bits (of 3) from port B of cell MulDiv.$eq$verilog/rocket_clean.sv:199691$73936 ($eq).
Removed top 1 bits (of 74) from port Y of cell MulDiv.$add$verilog/rocket_clean.sv:199415$73750 ($add).
Removed top 1 bits (of 74) from port A of cell MulDiv.$add$verilog/rocket_clean.sv:199415$73750 ($add).
Removed top 5 bits (of 11) from port Y of cell MulDiv.$mul$verilog/rocket_clean.sv:199418$73753 ($mul).
Removed top 65 bits (of 129) from port Y of cell MulDiv.$shr$verilog/rocket_clean.sv:199427$73765 ($shr).
Removed top 1 bits (of 74) from port Y of cell MulDiv.$mul$verilog/rocket_clean.sv:199413$73749 ($mul).
Removed top 1 bits (of 3) from wire MulDiv.$procmux$96165_Y.
Removed top 1 bits (of 4) from wire MulDiv._T.
Removed top 3 bits (of 4) from wire MulDiv._T_11.
Removed top 1 bits (of 4) from wire MulDiv._T_3.
Removed top 2 bits (of 4) from wire MulDiv._T_5.
Removed top 1 bits (of 4) from wire MulDiv._T_9.
Removed top 5 bits (of 11) from wire MulDiv._eOutMask_T.
Removed top 5 bits (of 11) from wire MulDiv._eOutRes_T_2.
Removed top 66 bits (of 130) from wire MulDiv._nextMulReg1_T_1.
Removed top 2 bits (of 3) from wire MulDiv._outMul_T_1.
Removed top 1 bits (of 74) from wire MulDiv._prod_T_3.
Removed top 1 bits (of 3) from wire MulDiv._state_T.
Removed top 65 bits (of 129) from wire MulDiv.eOutRes.
Removed top 19 bits (of 64) from wire MulDiv.negated_remainder.
Removed top 1 bits (of 130) from wire MulDiv.nextMulReg.
Removed top 1 bits (of 74) from wire MulDiv.nextMulReg_hi.
Removed top 27 address bits (of 32) from memory init port Rocket.$auto$proc_memwr.cc:45:proc_memwr$96443 (rf).
Removed top 24 bits (of 25) from port B of cell Rocket.$eq$verilog/rocket_clean.sv:200467$73991 ($eq).
Removed top 8 bits (of 40) from port B of cell Rocket.$add$verilog/rocket_clean.sv:200487$73999 ($add).
Removed top 6 bits (of 17) from port B of cell Rocket.$eq$verilog/rocket_clean.sv:200495$74014 ($eq).
Removed top 6 bits (of 17) from port B of cell Rocket.$eq$verilog/rocket_clean.sv:200496$74015 ($eq).
Removed top 6 bits (of 17) from port B of cell Rocket.$eq$verilog/rocket_clean.sv:200497$74016 ($eq).
Removed top 6 bits (of 17) from port B of cell Rocket.$eq$verilog/rocket_clean.sv:200498$74017 ($eq).
Removed top 6 bits (of 17) from port B of cell Rocket.$eq$verilog/rocket_clean.sv:200499$74018 ($eq).
Removed top 6 bits (of 17) from port B of cell Rocket.$eq$verilog/rocket_clean.sv:200500$74019 ($eq).
Removed top 6 bits (of 17) from port B of cell Rocket.$eq$verilog/rocket_clean.sv:200501$74020 ($eq).
Removed top 6 bits (of 17) from port B of cell Rocket.$eq$verilog/rocket_clean.sv:200502$74021 ($eq).
Removed top 6 bits (of 17) from port B of cell Rocket.$eq$verilog/rocket_clean.sv:200503$74022 ($eq).
Removed top 6 bits (of 17) from port B of cell Rocket.$eq$verilog/rocket_clean.sv:200504$74023 ($eq).
Removed top 6 bits (of 17) from port B of cell Rocket.$eq$verilog/rocket_clean.sv:200505$74024 ($eq).
Removed top 6 bits (of 17) from port B of cell Rocket.$eq$verilog/rocket_clean.sv:200506$74025 ($eq).
Removed top 6 bits (of 17) from port B of cell Rocket.$eq$verilog/rocket_clean.sv:200507$74026 ($eq).
Removed top 6 bits (of 15) from port B of cell Rocket.$eq$verilog/rocket_clean.sv:200509$74028 ($eq).
Removed top 2 bits (of 15) from port B of cell Rocket.$eq$verilog/rocket_clean.sv:200510$74029 ($eq).
Removed top 4 bits (of 15) from port B of cell Rocket.$eq$verilog/rocket_clean.sv:200511$74030 ($eq).
Removed top 1 bits (of 15) from port B of cell Rocket.$eq$verilog/rocket_clean.sv:200512$74031 ($eq).
Removed top 1 bits (of 15) from port B of cell Rocket.$eq$verilog/rocket_clean.sv:200513$74032 ($eq).
Removed top 3 bits (of 20) from port B of cell Rocket.$eq$verilog/rocket_clean.sv:200519$74038 ($eq).
Removed top 3 bits (of 15) from port B of cell Rocket.$eq$verilog/rocket_clean.sv:200520$74039 ($eq).
Removed top 6 bits (of 15) from port B of cell Rocket.$eq$verilog/rocket_clean.sv:200521$74040 ($eq).
Removed top 4 bits (of 15) from port B of cell Rocket.$eq$verilog/rocket_clean.sv:200522$74041 ($eq).
Removed top 2 bits (of 15) from port B of cell Rocket.$eq$verilog/rocket_clean.sv:200523$74042 ($eq).
Removed top 1 bits (of 15) from port B of cell Rocket.$eq$verilog/rocket_clean.sv:200524$74043 ($eq).
Removed top 1 bits (of 15) from port B of cell Rocket.$eq$verilog/rocket_clean.sv:200525$74044 ($eq).
Removed top 3 bits (of 20) from port B of cell Rocket.$eq$verilog/rocket_clean.sv:200530$74049 ($eq).
Removed top 3 bits (of 15) from port B of cell Rocket.$eq$verilog/rocket_clean.sv:200531$74050 ($eq).
Removed top 2 bits (of 17) from port B of cell Rocket.$eq$verilog/rocket_clean.sv:200532$74051 ($eq).
Removed top 2 bits (of 17) from port B of cell Rocket.$eq$verilog/rocket_clean.sv:200533$74052 ($eq).
Removed top 2 bits (of 17) from port B of cell Rocket.$eq$verilog/rocket_clean.sv:200534$74053 ($eq).
Removed top 2 bits (of 17) from port B of cell Rocket.$eq$verilog/rocket_clean.sv:200535$74054 ($eq).
Removed top 2 bits (of 17) from port B of cell Rocket.$eq$verilog/rocket_clean.sv:200536$74055 ($eq).
Removed top 7 bits (of 14) from port B of cell Rocket.$eq$verilog/rocket_clean.sv:200538$74057 ($eq).
Removed top 4 bits (of 14) from port B of cell Rocket.$eq$verilog/rocket_clean.sv:200539$74058 ($eq).
Removed top 3 bits (of 14) from port B of cell Rocket.$eq$verilog/rocket_clean.sv:200540$74059 ($eq).
Removed top 2 bits (of 9) from port B of cell Rocket.$eq$verilog/rocket_clean.sv:200542$74061 ($eq).
Removed top 2 bits (of 9) from port B of cell Rocket.$eq$verilog/rocket_clean.sv:200543$74062 ($eq).
Removed top 2 bits (of 9) from port B of cell Rocket.$eq$verilog/rocket_clean.sv:200544$74063 ($eq).
Removed top 2 bits (of 9) from port B of cell Rocket.$eq$verilog/rocket_clean.sv:200545$74064 ($eq).
Removed top 1 bits (of 10) from port B of cell Rocket.$eq$verilog/rocket_clean.sv:200559$74078 ($eq).
Removed top 1 bits (of 10) from port B of cell Rocket.$eq$verilog/rocket_clean.sv:200560$74079 ($eq).
Removed top 3 bits (of 14) from port B of cell Rocket.$eq$verilog/rocket_clean.sv:200561$74080 ($eq).
Removed top 1 bits (of 19) from port B of cell Rocket.$eq$verilog/rocket_clean.sv:200562$74081 ($eq).
Removed top 1 bits (of 19) from port B of cell Rocket.$eq$verilog/rocket_clean.sv:200567$74086 ($eq).
Removed top 1 bits (of 19) from port B of cell Rocket.$eq$verilog/rocket_clean.sv:200568$74087 ($eq).
Removed top 2 bits (of 17) from port B of cell Rocket.$eq$verilog/rocket_clean.sv:200569$74088 ($eq).
Removed top 2 bits (of 17) from port B of cell Rocket.$eq$verilog/rocket_clean.sv:200570$74089 ($eq).
Removed top 2 bits (of 17) from port B of cell Rocket.$eq$verilog/rocket_clean.sv:200571$74090 ($eq).
Removed top 2 bits (of 17) from port B of cell Rocket.$eq$verilog/rocket_clean.sv:200572$74091 ($eq).
Removed top 2 bits (of 17) from port B of cell Rocket.$eq$verilog/rocket_clean.sv:200573$74092 ($eq).
Removed top 6 bits (of 14) from port B of cell Rocket.$eq$verilog/rocket_clean.sv:200574$74093 ($eq).
Removed top 4 bits (of 14) from port B of cell Rocket.$eq$verilog/rocket_clean.sv:200575$74094 ($eq).
Removed top 3 bits (of 14) from port B of cell Rocket.$eq$verilog/rocket_clean.sv:200576$74095 ($eq).
Removed top 1 bits (of 9) from port B of cell Rocket.$eq$verilog/rocket_clean.sv:200577$74096 ($eq).
Removed top 1 bits (of 9) from port B of cell Rocket.$eq$verilog/rocket_clean.sv:200578$74097 ($eq).
Removed top 1 bits (of 9) from port B of cell Rocket.$eq$verilog/rocket_clean.sv:200579$74098 ($eq).
Removed top 1 bits (of 9) from port B of cell Rocket.$eq$verilog/rocket_clean.sv:200580$74099 ($eq).
Removed top 1 bits (of 10) from port B of cell Rocket.$eq$verilog/rocket_clean.sv:200589$74108 ($eq).
Removed top 1 bits (of 10) from port B of cell Rocket.$eq$verilog/rocket_clean.sv:200590$74109 ($eq).
Removed top 3 bits (of 14) from port B of cell Rocket.$eq$verilog/rocket_clean.sv:200591$74110 ($eq).
Removed top 1 bits (of 19) from port B of cell Rocket.$eq$verilog/rocket_clean.sv:200592$74111 ($eq).
Removed top 1 bits (of 10) from port B of cell Rocket.$eq$verilog/rocket_clean.sv:200599$74118 ($eq).
Removed top 1 bits (of 10) from port B of cell Rocket.$eq$verilog/rocket_clean.sv:200601$74120 ($eq).
Removed top 8 bits (of 16) from port B of cell Rocket.$eq$verilog/rocket_clean.sv:200603$74122 ($eq).
Removed top 6 bits (of 16) from port B of cell Rocket.$eq$verilog/rocket_clean.sv:200604$74123 ($eq).
Removed top 1 bits (of 16) from port B of cell Rocket.$eq$verilog/rocket_clean.sv:200605$74124 ($eq).
Removed top 5 bits (of 10) from port B of cell Rocket.$eq$verilog/rocket_clean.sv:200606$74125 ($eq).
Removed top 9 bits (of 17) from port B of cell Rocket.$eq$verilog/rocket_clean.sv:200607$74126 ($eq).
Removed top 7 bits (of 17) from port B of cell Rocket.$eq$verilog/rocket_clean.sv:200608$74127 ($eq).
Removed top 1 bits (of 17) from port B of cell Rocket.$eq$verilog/rocket_clean.sv:200609$74128 ($eq).
Removed top 11 bits (of 17) from port B of cell Rocket.$eq$verilog/rocket_clean.sv:200610$74129 ($eq).
Removed top 1 bits (of 17) from port B of cell Rocket.$eq$verilog/rocket_clean.sv:200611$74130 ($eq).
Removed top 9 bits (of 17) from port B of cell Rocket.$eq$verilog/rocket_clean.sv:200612$74131 ($eq).
Removed top 7 bits (of 17) from port B of cell Rocket.$eq$verilog/rocket_clean.sv:200613$74132 ($eq).
Removed top 1 bits (of 17) from port B of cell Rocket.$eq$verilog/rocket_clean.sv:200614$74133 ($eq).
Removed top 3 bits (of 22) from port B of cell Rocket.$eq$verilog/rocket_clean.sv:200616$74135 ($eq).
Removed top 3 bits (of 32) from port B of cell Rocket.$eq$verilog/rocket_clean.sv:200617$74136 ($eq).
Removed top 1 bits (of 32) from port B of cell Rocket.$eq$verilog/rocket_clean.sv:200618$74137 ($eq).
Removed top 2 bits (of 10) from port B of cell Rocket.$eq$verilog/rocket_clean.sv:200619$74138 ($eq).
Removed top 2 bits (of 10) from port B of cell Rocket.$eq$verilog/rocket_clean.sv:200620$74139 ($eq).
Removed top 3 bits (of 10) from port B of cell Rocket.$eq$verilog/rocket_clean.sv:200621$74140 ($eq).
Removed top 3 bits (of 10) from port B of cell Rocket.$eq$verilog/rocket_clean.sv:200628$74147 ($eq).
Removed top 2 bits (of 7) from port B of cell Rocket.$eq$verilog/rocket_clean.sv:200629$74148 ($eq).
Removed top 8 bits (of 10) from port B of cell Rocket.$eq$verilog/rocket_clean.sv:200630$74149 ($eq).
Removed top 2 bits (of 10) from port B of cell Rocket.$eq$verilog/rocket_clean.sv:200631$74150 ($eq).
Removed top 1 bits (of 10) from port B of cell Rocket.$eq$verilog/rocket_clean.sv:200632$74151 ($eq).
Removed top 4 bits (of 10) from port B of cell Rocket.$eq$verilog/rocket_clean.sv:200635$74154 ($eq).
Removed top 2 bits (of 10) from port B of cell Rocket.$eq$verilog/rocket_clean.sv:200636$74155 ($eq).
Removed top 1 bits (of 10) from port B of cell Rocket.$eq$verilog/rocket_clean.sv:200637$74156 ($eq).
Removed top 1 bits (of 7) from port B of cell Rocket.$eq$verilog/rocket_clean.sv:200638$74157 ($eq).
Removed top 5 bits (of 10) from port B of cell Rocket.$eq$verilog/rocket_clean.sv:200639$74158 ($eq).
Removed top 1 bits (of 10) from port B of cell Rocket.$eq$verilog/rocket_clean.sv:200640$74159 ($eq).
Removed top 1 bits (of 10) from port B of cell Rocket.$eq$verilog/rocket_clean.sv:200641$74160 ($eq).
Removed top 11 bits (of 17) from port B of cell Rocket.$eq$verilog/rocket_clean.sv:200645$74164 ($eq).
Removed top 1 bits (of 17) from port B of cell Rocket.$eq$verilog/rocket_clean.sv:200646$74165 ($eq).
Removed top 8 bits (of 17) from port B of cell Rocket.$eq$verilog/rocket_clean.sv:200647$74166 ($eq).
Removed top 8 bits (of 17) from port B of cell Rocket.$eq$verilog/rocket_clean.sv:200648$74167 ($eq).
Removed top 7 bits (of 17) from port B of cell Rocket.$eq$verilog/rocket_clean.sv:200649$74168 ($eq).
Removed top 7 bits (of 17) from port B of cell Rocket.$eq$verilog/rocket_clean.sv:200650$74169 ($eq).
Removed top 7 bits (of 17) from port B of cell Rocket.$eq$verilog/rocket_clean.sv:200651$74170 ($eq).
Removed top 9 bits (of 17) from port B of cell Rocket.$eq$verilog/rocket_clean.sv:200652$74171 ($eq).
Removed top 7 bits (of 17) from port B of cell Rocket.$eq$verilog/rocket_clean.sv:200653$74172 ($eq).
Removed top 1 bits (of 17) from port B of cell Rocket.$eq$verilog/rocket_clean.sv:200654$74173 ($eq).
Removed top 6 bits (of 10) from port B of cell Rocket.$eq$verilog/rocket_clean.sv:200655$74174 ($eq).
Removed top 25 bits (of 32) from port B of cell Rocket.$eq$verilog/rocket_clean.sv:200656$74175 ($eq).
Removed top 11 bits (of 32) from port B of cell Rocket.$eq$verilog/rocket_clean.sv:200657$74176 ($eq).
Removed top 2 bits (of 32) from port B of cell Rocket.$eq$verilog/rocket_clean.sv:200658$74177 ($eq).
Removed top 3 bits (of 32) from port B of cell Rocket.$eq$verilog/rocket_clean.sv:200659$74178 ($eq).
Removed top 2 bits (of 32) from port B of cell Rocket.$eq$verilog/rocket_clean.sv:200660$74179 ($eq).
Removed top 2 bits (of 10) from port B of cell Rocket.$eq$verilog/rocket_clean.sv:200661$74180 ($eq).
Removed top 1 bits (of 10) from port B of cell Rocket.$eq$verilog/rocket_clean.sv:200662$74181 ($eq).
Removed top 1 bits (of 10) from port B of cell Rocket.$eq$verilog/rocket_clean.sv:200663$74182 ($eq).
Removed top 3 bits (of 4) from port B of cell Rocket.$eq$verilog/rocket_clean.sv:200715$74348 ($eq).
Removed top 1 bits (of 5) from port B of cell Rocket.$eq$verilog/rocket_clean.sv:200724$74357 ($eq).
Removed top 1 bits (of 3) from port B of cell Rocket.$eq$verilog/rocket_clean.sv:200726$74359 ($eq).
Removed top 1 bits (of 6) from port B of cell Rocket.$eq$verilog/rocket_clean.sv:200732$74365 ($eq).
Removed top 1 bits (of 3) from port B of cell Rocket.$eq$verilog/rocket_clean.sv:200738$74372 ($eq).
Removed top 1 bits (of 2) from port B of cell Rocket.$eq$verilog/rocket_clean.sv:200752$74388 ($eq).
Removed top 1 bits (of 3) from port B of cell Rocket.$eq$verilog/rocket_clean.sv:200775$74415 ($eq).
Removed top 1 bits (of 2) from port B of cell Rocket.$eq$verilog/rocket_clean.sv:200778$74417 ($eq).
Removed top 3 bits (of 4) from port B of cell Rocket.$eq$verilog/rocket_clean.sv:200787$74426 ($eq).
Removed top 1 bits (of 5) from port B of cell Rocket.$eq$verilog/rocket_clean.sv:200797$74436 ($eq).
Removed top 1 bits (of 4) from port B of cell Rocket.$eq$verilog/rocket_clean.sv:200807$74447 ($eq).
Removed top 1 bits (of 5) from port B of cell Rocket.$eq$verilog/rocket_clean.sv:200822$74466 ($eq).
Removed top 1 bits (of 5) from port B of cell Rocket.$eq$verilog/rocket_clean.sv:200826$74470 ($eq).
Removed top 2 bits (of 6) from port B of cell Rocket.$eq$verilog/rocket_clean.sv:200834$74480 ($eq).
Removed top 1 bits (of 5) from port B of cell Rocket.$eq$verilog/rocket_clean.sv:200836$74482 ($eq).
Removed top 1 bits (of 3) from port B of cell Rocket.$eq$verilog/rocket_clean.sv:200854$74526 ($eq).
Removed top 2 bits (of 3) from port B of cell Rocket.$eq$verilog/rocket_clean.sv:200874$74548 ($eq).
Removed top 1 bits (of 3) from port B of cell Rocket.$eq$verilog/rocket_clean.sv:200878$74550 ($eq).
Removed top 3 bits (of 4) from port B of cell Rocket.$eq$verilog/rocket_clean.sv:200893$74567 ($eq).
Removed top 1 bits (of 2) from port B of cell Rocket.$eq$verilog/rocket_clean.sv:200900$74575 ($eq).
Removed top 1 bits (of 3) from port B of cell Rocket.$eq$verilog/rocket_clean.sv:200902$74577 ($eq).
Removed top 1 bits (of 5) from port B of cell Rocket.$eq$verilog/rocket_clean.sv:200920$74598 ($eq).
Removed top 3 bits (of 4) from port B of cell Rocket.$eq$verilog/rocket_clean.sv:200921$74599 ($eq).
Removed top 1 bits (of 4) from port B of cell Rocket.$eq$verilog/rocket_clean.sv:200923$74601 ($eq).
Removed top 1 bits (of 6) from port B of cell Rocket.$eq$verilog/rocket_clean.sv:200929$74607 ($eq).
Removed top 3 bits (of 5) from mux cell Rocket.$ternary$verilog/rocket_clean.sv:200971$74660 ($mux).
Removed top 1 bits (of 5) from mux cell Rocket.$ternary$verilog/rocket_clean.sv:200972$74661 ($mux).
Removed top 1 bits (of 5) from mux cell Rocket.$ternary$verilog/rocket_clean.sv:200973$74662 ($mux).
Removed top 1 bits (of 5) from mux cell Rocket.$ternary$verilog/rocket_clean.sv:200974$74663 ($mux).
Removed top 1 bits (of 2) from port B of cell Rocket.$eq$verilog/rocket_clean.sv:200995$74683 ($eq).
Removed top 1 bits (of 2) from port B of cell Rocket.$eq$verilog/rocket_clean.sv:200999$74689 ($eq).
Removed top 1 bits (of 3) from port B of cell Rocket.$eq$verilog/rocket_clean.sv:201007$74699 ($eq).
Removed top 2 bits (of 3) from port B of cell Rocket.$eq$verilog/rocket_clean.sv:201012$74701 ($eq).
Removed top 1 bits (of 3) from port B of cell Rocket.$eq$verilog/rocket_clean.sv:201015$74704 ($eq).
Removed top 1 bits (of 3) from port B of cell Rocket.$ne$verilog/rocket_clean.sv:201025$74719 ($ne).
Removed top 1 bits (of 3) from port B of cell Rocket.$ne$verilog/rocket_clean.sv:201025$74720 ($ne).
Removed top 1 bits (of 2) from port A of cell Rocket.$eq$verilog/rocket_clean.sv:201033$74728 ($eq).
Removed top 31 bits (of 32) from port Y of cell Rocket.$shr$verilog/rocket_clean.sv:201079$74819 ($shr).
Removed top 31 bits (of 32) from port Y of cell Rocket.$shr$verilog/rocket_clean.sv:201089$74832 ($shr).
Removed top 31 bits (of 32) from port Y of cell Rocket.$shr$verilog/rocket_clean.sv:201092$74837 ($shr).
Removed top 31 bits (of 32) from port Y of cell Rocket.$shr$verilog/rocket_clean.sv:201102$74858 ($shr).
Removed top 31 bits (of 32) from port Y of cell Rocket.$shr$verilog/rocket_clean.sv:201103$74859 ($shr).
Removed top 31 bits (of 32) from port Y of cell Rocket.$shr$verilog/rocket_clean.sv:201104$74860 ($shr).
Removed top 31 bits (of 32) from port Y of cell Rocket.$shr$verilog/rocket_clean.sv:201105$74861 ($shr).
Removed top 2 bits (of 5) from port B of cell Rocket.$eq$verilog/rocket_clean.sv:201134$74905 ($eq).
Removed top 1 bits (of 2) from mux cell Rocket.$ternary$verilog/rocket_clean.sv:201138$74912 ($mux).
Removed top 1 bits (of 2) from mux cell Rocket.$ternary$verilog/rocket_clean.sv:201154$74936 ($mux).
Removed top 2 bits (of 5) from port B of cell Rocket.$eq$verilog/rocket_clean.sv:201166$74957 ($eq).
Removed top 2 bits (of 5) from port B of cell Rocket.$eq$verilog/rocket_clean.sv:201179$74983 ($eq).
Removed top 2 bits (of 5) from port B of cell Rocket.$eq$verilog/rocket_clean.sv:201181$74987 ($eq).
Removed top 1 bits (of 5) from port B of cell Rocket.$eq$verilog/rocket_clean.sv:201182$74988 ($eq).
Removed top 1 bits (of 5) from port B of cell Rocket.$eq$verilog/rocket_clean.sv:201183$74989 ($eq).
Removed top 1 bits (of 5) from port B of cell Rocket.$eq$verilog/rocket_clean.sv:201184$74990 ($eq).
Removed top 1 bits (of 5) from port B of cell Rocket.$eq$verilog/rocket_clean.sv:201186$74994 ($eq).
Removed top 1 bits (of 5) from port B of cell Rocket.$eq$verilog/rocket_clean.sv:201187$74995 ($eq).
Removed top 1 bits (of 5) from port B of cell Rocket.$eq$verilog/rocket_clean.sv:201188$74996 ($eq).
Removed top 1 bits (of 5) from port B of cell Rocket.$eq$verilog/rocket_clean.sv:201189$74997 ($eq).
Removed top 1 bits (of 5) from port B of cell Rocket.$eq$verilog/rocket_clean.sv:201190$74998 ($eq).
Removed top 4 bits (of 5) from port B of cell Rocket.$eq$verilog/rocket_clean.sv:201195$75005 ($eq).
Removed top 1 bits (of 2) from port B of cell Rocket.$eq$verilog/rocket_clean.sv:201203$75012 ($eq).
Removed top 1 bits (of 3) from mux cell Rocket.$ternary$verilog/rocket_clean.sv:201223$75045 ($mux).
Removed top 1 bits (of 3) from mux cell Rocket.$ternary$verilog/rocket_clean.sv:201224$75046 ($mux).
Removed top 1 bits (of 3) from mux cell Rocket.$ternary$verilog/rocket_clean.sv:201225$75047 ($mux).
Removed top 1 bits (of 5) from mux cell Rocket.$ternary$verilog/rocket_clean.sv:201227$75048 ($mux).
Removed top 1 bits (of 5) from mux cell Rocket.$ternary$verilog/rocket_clean.sv:201228$75049 ($mux).
Removed top 62 bits (of 64) from port B of cell Rocket.$eq$verilog/rocket_clean.sv:201230$75051 ($eq).
Removed top 63 bits (of 64) from port B of cell Rocket.$eq$verilog/rocket_clean.sv:201231$75052 ($eq).
Removed top 60 bits (of 64) from port B of cell Rocket.$eq$verilog/rocket_clean.sv:201232$75053 ($eq).
Removed top 59 bits (of 64) from port B of cell Rocket.$eq$verilog/rocket_clean.sv:201233$75054 ($eq).
Removed top 62 bits (of 64) from port B of cell Rocket.$eq$verilog/rocket_clean.sv:201236$75059 ($eq).
Removed top 24 bits (of 25) from port B of cell Rocket.$eq$verilog/rocket_clean.sv:201240$75063 ($eq).
Removed top 31 bits (of 32) from port A of cell Rocket.$shl$verilog/rocket_clean.sv:201246$75071 ($shl).
Removed top 31 bits (of 32) from port A of cell Rocket.$shl$verilog/rocket_clean.sv:201251$75076 ($shl).
Removed top 31 bits (of 32) from port A of cell Rocket.$shl$verilog/rocket_clean.sv:201259$75086 ($shl).
Removed top 31 bits (of 32) from port A of cell Rocket.$shl$verilog/rocket_clean.sv:201264$75091 ($shl).
Removed top 3 bits (of 4) from port A of cell Rocket.$eq$verilog/rocket_clean.sv:201272$75100 ($eq).
Removed top 24 bits (of 25) from port B of cell Rocket.$eq$verilog/rocket_clean.sv:201278$75106 ($eq).
Removed top 1 bits (of 2) from port A of cell Rocket.$eq$verilog/rocket_clean.sv:201701$75190 ($eq).
Removed top 1 bits (of 3) from wire Rocket._T_119.
Removed top 1 bits (of 3) from wire Rocket._T_120.
Removed top 1 bits (of 3) from wire Rocket._T_121.
Removed top 1 bits (of 5) from wire Rocket._T_124.
Removed top 1 bits (of 5) from wire Rocket._T_125.
Removed top 3 bits (of 5) from wire Rocket._T_14.
Removed top 1 bits (of 5) from wire Rocket._T_16.
Removed top 1 bits (of 5) from wire Rocket._T_17.
Removed top 1 bits (of 5) from wire Rocket._T_18.
Removed top 1 bits (of 2) from wire Rocket._bypass_src_T.
Removed top 1 bits (of 2) from wire Rocket._bypass_src_T_2.
Removed top 25 bits (of 32) from wire Rocket._id_ctrl_decoder_T.
Removed top 18 bits (of 32) from wire Rocket._id_ctrl_decoder_T_100.
Removed top 19 bits (of 32) from wire Rocket._id_ctrl_decoder_T_102.
Removed top 17 bits (of 32) from wire Rocket._id_ctrl_decoder_T_104.
Removed top 6 bits (of 32) from wire Rocket._id_ctrl_decoder_T_106.
Removed top 25 bits (of 32) from wire Rocket._id_ctrl_decoder_T_11.
Removed top 17 bits (of 32) from wire Rocket._id_ctrl_decoder_T_112.
Removed top 18 bits (of 32) from wire Rocket._id_ctrl_decoder_T_114.
Removed top 17 bits (of 32) from wire Rocket._id_ctrl_decoder_T_118.
Removed top 6 bits (of 32) from wire Rocket._id_ctrl_decoder_T_120.
Removed top 1 bits (of 32) from wire Rocket._id_ctrl_decoder_T_122.
Removed top 1 bits (of 32) from wire Rocket._id_ctrl_decoder_T_124.
Removed top 26 bits (of 32) from wire Rocket._id_ctrl_decoder_T_13.
Removed top 6 bits (of 32) from wire Rocket._id_ctrl_decoder_T_133.
Removed top 18 bits (of 32) from wire Rocket._id_ctrl_decoder_T_135.
Removed top 1 bits (of 32) from wire Rocket._id_ctrl_decoder_T_137.
Removed top 17 bits (of 32) from wire Rocket._id_ctrl_decoder_T_139.
Removed top 17 bits (of 32) from wire Rocket._id_ctrl_decoder_T_141.
Removed top 6 bits (of 32) from wire Rocket._id_ctrl_decoder_T_148.
Removed top 18 bits (of 32) from wire Rocket._id_ctrl_decoder_T_15.
Removed top 17 bits (of 32) from wire Rocket._id_ctrl_decoder_T_150.
Removed top 1 bits (of 32) from wire Rocket._id_ctrl_decoder_T_152.
Removed top 3 bits (of 32) from wire Rocket._id_ctrl_decoder_T_161.
Removed top 2 bits (of 32) from wire Rocket._id_ctrl_decoder_T_163.
Removed top 3 bits (of 32) from wire Rocket._id_ctrl_decoder_T_168.
Removed top 1 bits (of 32) from wire Rocket._id_ctrl_decoder_T_17.
Removed top 1 bits (of 32) from wire Rocket._id_ctrl_decoder_T_170.
Removed top 25 bits (of 32) from wire Rocket._id_ctrl_decoder_T_174.
Removed top 4 bits (of 32) from wire Rocket._id_ctrl_decoder_T_176.
Removed top 3 bits (of 32) from wire Rocket._id_ctrl_decoder_T_184.
Removed top 3 bits (of 32) from wire Rocket._id_ctrl_decoder_T_190.
Removed top 25 bits (of 32) from wire Rocket._id_ctrl_decoder_T_192.
Removed top 25 bits (of 32) from wire Rocket._id_ctrl_decoder_T_196.
Removed top 1 bits (of 32) from wire Rocket._id_ctrl_decoder_T_198.
Removed top 25 bits (of 32) from wire Rocket._id_ctrl_decoder_T_2.
Removed top 26 bits (of 32) from wire Rocket._id_ctrl_decoder_T_205.
Removed top 6 bits (of 32) from wire Rocket._id_ctrl_decoder_T_212.
Removed top 18 bits (of 32) from wire Rocket._id_ctrl_decoder_T_218.
Removed top 25 bits (of 32) from wire Rocket._id_ctrl_decoder_T_22.
Removed top 26 bits (of 32) from wire Rocket._id_ctrl_decoder_T_220.
Removed top 19 bits (of 32) from wire Rocket._id_ctrl_decoder_T_222.
Removed top 18 bits (of 32) from wire Rocket._id_ctrl_decoder_T_224.
Removed top 19 bits (of 32) from wire Rocket._id_ctrl_decoder_T_234.
Removed top 18 bits (of 32) from wire Rocket._id_ctrl_decoder_T_237.
Removed top 17 bits (of 32) from wire Rocket._id_ctrl_decoder_T_24.
Removed top 18 bits (of 32) from wire Rocket._id_ctrl_decoder_T_243.
Removed top 17 bits (of 32) from wire Rocket._id_ctrl_decoder_T_247.
Removed top 19 bits (of 32) from wire Rocket._id_ctrl_decoder_T_249.
Removed top 6 bits (of 32) from wire Rocket._id_ctrl_decoder_T_251.
Removed top 26 bits (of 32) from wire Rocket._id_ctrl_decoder_T_26.
Removed top 18 bits (of 32) from wire Rocket._id_ctrl_decoder_T_28.
Removed top 25 bits (of 32) from wire Rocket._id_ctrl_decoder_T_36.
Removed top 26 bits (of 32) from wire Rocket._id_ctrl_decoder_T_38.
Removed top 28 bits (of 32) from wire Rocket._id_ctrl_decoder_T_40.
Removed top 25 bits (of 32) from wire Rocket._id_ctrl_decoder_T_42.
Removed top 17 bits (of 32) from wire Rocket._id_ctrl_decoder_T_44.
Removed top 25 bits (of 32) from wire Rocket._id_ctrl_decoder_T_5.
Removed top 27 bits (of 32) from wire Rocket._id_ctrl_decoder_T_53.
Removed top 17 bits (of 32) from wire Rocket._id_ctrl_decoder_T_55.
Removed top 17 bits (of 32) from wire Rocket._id_ctrl_decoder_T_61.
Removed top 25 bits (of 32) from wire Rocket._id_ctrl_decoder_T_63.
Removed top 26 bits (of 32) from wire Rocket._id_ctrl_decoder_T_65.
Removed top 25 bits (of 32) from wire Rocket._id_ctrl_decoder_T_7.
Removed top 27 bits (of 32) from wire Rocket._id_ctrl_decoder_T_82.
Removed top 26 bits (of 32) from wire Rocket._id_ctrl_decoder_T_86.
Removed top 18 bits (of 32) from wire Rocket._id_ctrl_decoder_T_88.
Removed top 18 bits (of 32) from wire Rocket._id_ctrl_decoder_T_9.
Removed top 27 bits (of 32) from wire Rocket._id_ctrl_decoder_T_95.
Removed top 28 bits (of 32) from wire Rocket._id_ctrl_decoder_T_97.
Removed top 17 bits (of 32) from wire Rocket._id_ctrl_decoder_bit_T_114.
Removed top 25 bits (of 32) from wire Rocket._id_ctrl_decoder_bit_T_242.
Removed top 5 bits (of 32) from wire Rocket._id_ctrl_decoder_bit_T_86.
Removed top 31 bits (of 32) from wire Rocket._id_sboard_hazard_T.
Removed top 31 bits (of 32) from wire Rocket._id_sboard_hazard_T_14.
Removed top 31 bits (of 32) from wire Rocket._id_sboard_hazard_T_7.
Removed top 31 bits (of 32) from wire Rocket._id_stall_fpu_T_18.
Removed top 31 bits (of 32) from wire Rocket._id_stall_fpu_T_21.
Removed top 31 bits (of 32) from wire Rocket._id_stall_fpu_T_24.
Removed top 31 bits (of 32) from wire Rocket._id_stall_fpu_T_27.
Removed top 1 bits (of 7) from port B of cell top.$ne$verilog/rocket_clean.sv:264456$95160 ($ne).

2.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$1e0019554db24e403a85d4260c10a25441229a90\plusarg_reader..
Finding unused cells or wires in module \ALU..
Finding unused cells or wires in module \BreakpointUnit..
Finding unused cells or wires in module \CSRFile..
Finding unused cells or wires in module \IBuf..
Finding unused cells or wires in module \MulDiv..
Finding unused cells or wires in module \PlusArgTimeout..
Finding unused cells or wires in module \RVCExpander..
Finding unused cells or wires in module \Rocket..
Finding unused cells or wires in module \top..
Removed 0 unused cells and 202 unused wires.
<suppressed ~6 debug messages>

2.10. Executing MEMORY_COLLECT pass (generating $mem cells).

2.11. Executing OPT pass (performing simple optimizations).

2.11.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$1e0019554db24e403a85d4260c10a25441229a90\plusarg_reader.
Optimizing module ALU.
Optimizing module BreakpointUnit.
Optimizing module CSRFile.
Optimizing module IBuf.
Optimizing module MulDiv.
Optimizing module PlusArgTimeout.
Optimizing module RVCExpander.
Optimizing module Rocket.
Optimizing module top.

2.11.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$1e0019554db24e403a85d4260c10a25441229a90\plusarg_reader'.
Finding identical cells in module `\ALU'.
Finding identical cells in module `\BreakpointUnit'.
Finding identical cells in module `\CSRFile'.
Finding identical cells in module `\IBuf'.
Finding identical cells in module `\MulDiv'.
Finding identical cells in module `\PlusArgTimeout'.
Finding identical cells in module `\RVCExpander'.
Finding identical cells in module `\Rocket'.
Finding identical cells in module `\top'.
Removed a total of 0 cells.

2.11.3. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$1e0019554db24e403a85d4260c10a25441229a90\plusarg_reader..
Finding unused cells or wires in module \ALU..
Finding unused cells or wires in module \BreakpointUnit..
Finding unused cells or wires in module \CSRFile..
Finding unused cells or wires in module \IBuf..
Finding unused cells or wires in module \MulDiv..
Finding unused cells or wires in module \PlusArgTimeout..
Finding unused cells or wires in module \RVCExpander..
Finding unused cells or wires in module \Rocket..
Finding unused cells or wires in module \top..

2.11.4. Finished fast OPT passes.

2.12. Printing statistics.

=== $paramod$1e0019554db24e403a85d4260c10a25441229a90\plusarg_reader ===

   Number of wires:                  2
   Number of wire bits:             64
   Number of public wires:           2
   Number of public wire bits:      64
   Number of ports:                  1
   Number of port bits:             32
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== ALU ===

   Number of wires:                115
   Number of wire bits:           5385
   Number of public wires:         103
   Number of public wire bits:    5373
   Number of ports:                  7
   Number of port bits:            262
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 56
     $add                            2
     $and                            5
     $eq                             8
     $ge                             1
     $logic_not                      2
     $mux                           14
     $not                            1
     $or                            20
     $sshr                           1
     $xor                            2

=== BreakpointUnit ===

   Number of wires:                 49
   Number of wire bits:            437
   Number of public wires:          43
   Number of public wire bits:     431
   Number of ports:                 19
   Number of port bits:            135
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 33
     $and                           16
     $eq                             2
     $ge                             2
     $mux                            2
     $not                            5
     $or                             3
     $shr                            1
     $xor                            2

=== CSRFile ===

   Number of wires:               1687
   Number of wire bits:          24060
   Number of public wires:        1016
   Number of public wire bits:   21302
   Number of ports:                147
   Number of port bits:           1434
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1314
     $add                           14
     $and                           98
     $dff                          114
     $eq                           210
     $ge                             5
     $gt                             2
     $le                             3
     $logic_not                      9
     $lt                             3
     $mux                          487
     $not                           69
     $or                           290
     $reduce_and                     3
     $reduce_or                      2
     $shr                            5

=== IBuf ===

   Number of wires:                 46
   Number of wire bits:            885
   Number of public wires:          46
   Number of public wire bits:     885
   Number of ports:                 23
   Number of port bits:            232
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $mux                            2
     $shl                            1
     $sub                            1
     RVCExpander                     1

=== MulDiv ===

   Number of wires:                372
   Number of wire bits:           4872
   Number of public wires:         321
   Number of public wire bits:    4010
   Number of ports:                 14
   Number of port bits:            214
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                247
     $add                            2
     $and                           15
     $dff                            9
     $eq                            11
     $ge                             1
     $logic_not                      7
     $mul                            2
     $mux                          146
     $ne                             2
     $not                            7
     $or                             7
     $reduce_bool                    1
     $reduce_or                     30
     $shl                            1
     $shr                            1
     $sshr                           1
     $sub                            4

=== PlusArgTimeout ===

   Number of wires:                  3
   Number of wire bits:             34
   Number of public wires:           3
   Number of public wire bits:      34
   Number of ports:                  3
   Number of port bits:             34
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== RVCExpander ===

   Number of wires:                  6
   Number of wire bits:             84
   Number of public wires:           6
   Number of public wire bits:      84
   Number of ports:                  6
   Number of port bits:             84
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== Rocket ===

   Number of wires:               1816
   Number of wire bits:          13678
   Number of public wires:        1199
   Number of public wire bits:   11046
   Number of ports:                161
   Number of port bits:           1690
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1312
     $add                            1
     $and                          171
     $dff                           89
     $eq                           305
     $logic_not                     22
     $lt                             1
     $mem_v2                         1
     $mux                          208
     $ne                             4
     $not                           50
     $or                           435
     $reduce_bool                    7
     $reduce_or                      1
     $shl                            4
     $shr                            7
     $xor                            1
     ALU                             1
     BreakpointUnit                  1
     CSRFile                         1
     IBuf                            1
     MulDiv                          1

=== top ===

   Number of wires:                 59
   Number of wire bits:            533
   Number of public wires:          52
   Number of public wire bits:     526
   Number of ports:                 47
   Number of port bits:            521
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 12
     $assert                         1
     $dff                            1
     $eq                             1
     $logic_or                       4
     $ne                             1
     $reduce_bool                    2
     Rocket                          2

=== design hierarchy ===

   top                               1
     Rocket                          2
       ALU                           1
       BreakpointUnit                1
       CSRFile                       1
       IBuf                          1
         RVCExpander                 1
       MulDiv                        1

   Number of wires:               8241
   Number of wire bits:          99335
   Number of public wires:        5520
   Number of public wire bits:   86788
   Number of ports:                801
   Number of port bits:           8623
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               5932
     $add                           38
     $and                          610
     $assert                         1
     $dff                          425
     $eq                          1073
     $ge                            18
     $gt                             4
     $le                             6
     $logic_not                     80
     $logic_or                       4
     $lt                             8
     $mem_v2                         2
     $mul                            4
     $mux                         1718
     $ne                            13
     $not                          264
     $or                          1510
     $reduce_and                     6
     $reduce_bool                   18
     $reduce_or                     66
     $shl                           12
     $shr                           28
     $sshr                           4
     $sub                           10
     $xor                           10

2.13. Executing CHECK pass (checking for obvious problems).
Checking module $paramod$1e0019554db24e403a85d4260c10a25441229a90\plusarg_reader...
Checking module ALU...
Checking module BreakpointUnit...
Checking module CSRFile...
Checking module IBuf...
Checking module MulDiv...
Checking module PlusArgTimeout...
Checking module RVCExpander...
Checking module Rocket...
Checking module top...
Found and reported 0 problems.

3. Executing FLATTEN pass (flatten design).
Deleting now unused module $paramod$1e0019554db24e403a85d4260c10a25441229a90\plusarg_reader.
Deleting now unused module ALU.
Deleting now unused module BreakpointUnit.
Deleting now unused module CSRFile.
Deleting now unused module IBuf.
Deleting now unused module MulDiv.
Deleting now unused module PlusArgTimeout.
Deleting now unused module RVCExpander.
Deleting now unused module Rocket.
<suppressed ~8 debug messages>

4. Executing MEMORY pass.

4.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

4.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

4.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).
  Analyzing top.copy1.rf write port 0.
  Analyzing top.copy1.rf write port 1.
  Analyzing top.copy2.rf write port 0.
  Analyzing top.copy2.rf write port 1.

4.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

4.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 234 unused cells and 197 unused wires.
<suppressed ~340 debug messages>

4.6. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).
Consolidating read ports of memory top.copy1.rf by address:
Consolidating write ports of memory top.copy1.rf by address:
Consolidating read ports of memory top.copy2.rf by address:
Consolidating write ports of memory top.copy2.rf by address:
Consolidating write ports of memory top.copy1.rf using sat-based resource sharing:
  Checking group clocked with posedge \clock, width 64: ports 0, 1.
  Common input cone for all EN signals: 38 cells.
  Size of unconstrained SAT problem: 295 variables, 689 clauses
  According to SAT solver sharing of port 0 with port 1 is not possible.
Consolidating write ports of memory top.copy2.rf using sat-based resource sharing:
  Checking group clocked with posedge \clock, width 64: ports 0, 1.
  Common input cone for all EN signals: 38 cells.
  Size of unconstrained SAT problem: 295 variables, 689 clauses
  According to SAT solver sharing of port 0 with port 1 is not possible.

4.7. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

4.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 53 unused wires.
<suppressed ~53 debug messages>

4.9. Executing MEMORY_COLLECT pass (generating $mem cells).

4.10. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).
Mapping memory \copy1.rf in module \top:
  created 31 $dff cells and 0 static cells of width 64.
  read interface: 0 $dff and 62 $mux cells.
  write interface: 62 write mux blocks.
Mapping memory \copy2.rf in module \top:
  created 31 $dff cells and 0 static cells of width 64.
  read interface: 0 $dff and 62 $mux cells.
  write interface: 62 write mux blocks.

5. Executing SETUNDEF pass (replace undef values with defined constants).

6. Executing OPT_SHARE pass.
    Found cells that share an operand and can be merged by moving the $mux $flatten\copy1.\csr.$ternary$verilog/rocket_clean.sv:197188$72445 in front of them:
        $flatten\copy1.\csr.$shr$verilog/rocket_clean.sv:197184$72442
        $flatten\copy1.\csr.$shr$verilog/rocket_clean.sv:197187$72444

    Found cells that share an operand and can be merged by moving the $mux $flatten\copy2.\csr.$ternary$verilog/rocket_clean.sv:197188$72445 in front of them:
        $flatten\copy2.\csr.$shr$verilog/rocket_clean.sv:197184$72442
        $flatten\copy2.\csr.$shr$verilog/rocket_clean.sv:197187$72444

7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~2841 debug messages>
Removed a total of 947 cells.

8. Executing SHARE pass (SAT-based resource sharing).
Found 18 cells in module top that may be considered for resource sharing.
  Analyzing resource sharing options for $flatten\copy2.\div.$sshr$verilog/rocket_clean.sv:199419$73754 ($sshr):
    Found 4 activation_patterns using ctrl signal { $flatten\copy2.\div.$or$verilog/rocket_clean.sv:199689$73935_Y $flatten\copy2.\div.$eq$verilog/rocket_clean.sv:199691$73936_Y $flatten\copy2.\div.$eq$verilog/rocket_clean.sv:199441$73781_Y $flatten\copy2.\div.$eq$verilog/rocket_clean.sv:199434$73774_Y $flatten\copy2.$0\div_io_kill_REG[0:0] \reset }.
    Found 3 candidates: $flatten\copy2.\alu.$sshr$verilog/rocket_clean.sv:199288$73668 $flatten\copy1.\div.$sshr$verilog/rocket_clean.sv:199419$73754 $flatten\copy1.\alu.$sshr$verilog/rocket_clean.sv:199288$73668
    Analyzing resource sharing with $flatten\copy2.\alu.$sshr$verilog/rocket_clean.sv:199288$73668 ($sshr):
      Found 2 activation_patterns using ctrl signal { \copy2.ex_pc_valid $flatten\copy2.$and$verilog/rocket_clean.sv:201808$75213_Y \copy2.alu._shin_T_2 $flatten\copy2.\alu.$or$verilog/rocket_clean.sv:199333$73707_Y $flatten\copy2.\alu.$eq$verilog/rocket_clean.sv:199321$73688_Y }.
      Forbidden control signals for this pair of cells: { \copy2.div.eOut $flatten\copy2.\div.$or$verilog/rocket_clean.sv:199432$73769_Y \copy2.alu.out [31] }
      Activation pattern for cell $flatten\copy2.\div.$sshr$verilog/rocket_clean.sv:199419$73754: { $flatten\copy2.\div.$eq$verilog/rocket_clean.sv:199691$73936_Y $flatten\copy2.\div.$eq$verilog/rocket_clean.sv:199434$73774_Y $flatten\copy2.$0\div_io_kill_REG[0:0] } = 3'010
      Activation pattern for cell $flatten\copy2.\div.$sshr$verilog/rocket_clean.sv:199419$73754: { $flatten\copy2.\div.$eq$verilog/rocket_clean.sv:199691$73936_Y $flatten\copy2.\div.$eq$verilog/rocket_clean.sv:199441$73781_Y $flatten\copy2.\div.$eq$verilog/rocket_clean.sv:199434$73774_Y $flatten\copy2.$0\div_io_kill_REG[0:0] } = 4'1010
      Activation pattern for cell $flatten\copy2.\div.$sshr$verilog/rocket_clean.sv:199419$73754: { $flatten\copy2.\div.$or$verilog/rocket_clean.sv:199689$73935_Y $flatten\copy2.\div.$eq$verilog/rocket_clean.sv:199691$73936_Y $flatten\copy2.\div.$eq$verilog/rocket_clean.sv:199441$73781_Y $flatten\copy2.\div.$eq$verilog/rocket_clean.sv:199434$73774_Y $flatten\copy2.$0\div_io_kill_REG[0:0] \reset } = 6'010100
      Activation pattern for cell $flatten\copy2.\div.$sshr$verilog/rocket_clean.sv:199419$73754: { $flatten\copy2.\div.$or$verilog/rocket_clean.sv:199689$73935_Y $flatten\copy2.\div.$eq$verilog/rocket_clean.sv:199691$73936_Y $flatten\copy2.\div.$eq$verilog/rocket_clean.sv:199434$73774_Y $flatten\copy2.$0\div_io_kill_REG[0:0] \reset } = 5'00100
      Activation pattern for cell $flatten\copy2.\alu.$sshr$verilog/rocket_clean.sv:199288$73668: { \copy2.ex_pc_valid $flatten\copy2.$and$verilog/rocket_clean.sv:201808$75213_Y \copy2.alu._shin_T_2 $flatten\copy2.\alu.$or$verilog/rocket_clean.sv:199333$73707_Y } = 4'1010
      Activation pattern for cell $flatten\copy2.\alu.$sshr$verilog/rocket_clean.sv:199288$73668: { \copy2.ex_pc_valid $flatten\copy2.$and$verilog/rocket_clean.sv:201808$75213_Y $flatten\copy2.\alu.$or$verilog/rocket_clean.sv:199333$73707_Y $flatten\copy2.\alu.$eq$verilog/rocket_clean.sv:199321$73688_Y } = 4'1001
      Size of SAT problem: 65 cells, 514 variables, 1301 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: { \copy2.ex_pc_valid $flatten\copy2.\div.$or$verilog/rocket_clean.sv:199689$73935_Y $flatten\copy2.\div.$eq$verilog/rocket_clean.sv:199691$73936_Y $flatten\copy2.\div.$eq$verilog/rocket_clean.sv:199441$73781_Y $flatten\copy2.\div.$eq$verilog/rocket_clean.sv:199434$73774_Y $flatten\copy2.$0\div_io_kill_REG[0:0] $flatten\copy2.$and$verilog/rocket_clean.sv:201808$75213_Y \copy2.alu._shin_T_2 $flatten\copy2.\alu.$or$verilog/rocket_clean.sv:199333$73707_Y $flatten\copy2.\alu.$eq$verilog/rocket_clean.sv:199321$73688_Y \reset } = 11'10001000011
    Analyzing resource sharing with $flatten\copy1.\div.$sshr$verilog/rocket_clean.sv:199419$73754 ($sshr):
      Found 4 activation_patterns using ctrl signal { $flatten\copy1.\div.$or$verilog/rocket_clean.sv:199689$73935_Y $flatten\copy1.\div.$eq$verilog/rocket_clean.sv:199691$73936_Y $flatten\copy1.\div.$eq$verilog/rocket_clean.sv:199441$73781_Y $flatten\copy1.\div.$eq$verilog/rocket_clean.sv:199434$73774_Y $flatten\copy1.$0\div_io_kill_REG[0:0] \reset }.
      Forbidden control signals for this pair of cells: { \copy1.div.eOut $flatten\copy1.\div.$or$verilog/rocket_clean.sv:199432$73769_Y \copy2.div.eOut $flatten\copy2.\div.$or$verilog/rocket_clean.sv:199432$73769_Y }
      Activation pattern for cell $flatten\copy2.\div.$sshr$verilog/rocket_clean.sv:199419$73754: { $flatten\copy2.\div.$eq$verilog/rocket_clean.sv:199691$73936_Y $flatten\copy2.\div.$eq$verilog/rocket_clean.sv:199434$73774_Y $flatten\copy2.$0\div_io_kill_REG[0:0] } = 3'010
      Activation pattern for cell $flatten\copy2.\div.$sshr$verilog/rocket_clean.sv:199419$73754: { $flatten\copy2.\div.$eq$verilog/rocket_clean.sv:199691$73936_Y $flatten\copy2.\div.$eq$verilog/rocket_clean.sv:199441$73781_Y $flatten\copy2.\div.$eq$verilog/rocket_clean.sv:199434$73774_Y $flatten\copy2.$0\div_io_kill_REG[0:0] } = 4'1010
      Activation pattern for cell $flatten\copy2.\div.$sshr$verilog/rocket_clean.sv:199419$73754: { $flatten\copy2.\div.$or$verilog/rocket_clean.sv:199689$73935_Y $flatten\copy2.\div.$eq$verilog/rocket_clean.sv:199691$73936_Y $flatten\copy2.\div.$eq$verilog/rocket_clean.sv:199441$73781_Y $flatten\copy2.\div.$eq$verilog/rocket_clean.sv:199434$73774_Y $flatten\copy2.$0\div_io_kill_REG[0:0] \reset } = 6'010100
      Activation pattern for cell $flatten\copy2.\div.$sshr$verilog/rocket_clean.sv:199419$73754: { $flatten\copy2.\div.$or$verilog/rocket_clean.sv:199689$73935_Y $flatten\copy2.\div.$eq$verilog/rocket_clean.sv:199691$73936_Y $flatten\copy2.\div.$eq$verilog/rocket_clean.sv:199434$73774_Y $flatten\copy2.$0\div_io_kill_REG[0:0] \reset } = 5'00100
      Activation pattern for cell $flatten\copy1.\div.$sshr$verilog/rocket_clean.sv:199419$73754: { $flatten\copy1.\div.$eq$verilog/rocket_clean.sv:199691$73936_Y $flatten\copy1.\div.$eq$verilog/rocket_clean.sv:199434$73774_Y $flatten\copy1.$0\div_io_kill_REG[0:0] } = 3'010
      Activation pattern for cell $flatten\copy1.\div.$sshr$verilog/rocket_clean.sv:199419$73754: { $flatten\copy1.\div.$eq$verilog/rocket_clean.sv:199691$73936_Y $flatten\copy1.\div.$eq$verilog/rocket_clean.sv:199441$73781_Y $flatten\copy1.\div.$eq$verilog/rocket_clean.sv:199434$73774_Y $flatten\copy1.$0\div_io_kill_REG[0:0] } = 4'1010
      Activation pattern for cell $flatten\copy1.\div.$sshr$verilog/rocket_clean.sv:199419$73754: { $flatten\copy1.\div.$or$verilog/rocket_clean.sv:199689$73935_Y $flatten\copy1.\div.$eq$verilog/rocket_clean.sv:199691$73936_Y $flatten\copy1.\div.$eq$verilog/rocket_clean.sv:199441$73781_Y $flatten\copy1.\div.$eq$verilog/rocket_clean.sv:199434$73774_Y $flatten\copy1.$0\div_io_kill_REG[0:0] \reset } = 6'010100
      Activation pattern for cell $flatten\copy1.\div.$sshr$verilog/rocket_clean.sv:199419$73754: { $flatten\copy1.\div.$or$verilog/rocket_clean.sv:199689$73935_Y $flatten\copy1.\div.$eq$verilog/rocket_clean.sv:199691$73936_Y $flatten\copy1.\div.$eq$verilog/rocket_clean.sv:199434$73774_Y $flatten\copy1.$0\div_io_kill_REG[0:0] \reset } = 5'00100
      Size of SAT problem: 106 cells, 801 variables, 2017 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: { $flatten\copy1.\div.$or$verilog/rocket_clean.sv:199689$73935_Y $flatten\copy1.\div.$eq$verilog/rocket_clean.sv:199691$73936_Y $flatten\copy1.\div.$eq$verilog/rocket_clean.sv:199441$73781_Y $flatten\copy1.\div.$eq$verilog/rocket_clean.sv:199434$73774_Y $flatten\copy1.$0\div_io_kill_REG[0:0] $flatten\copy2.\div.$or$verilog/rocket_clean.sv:199689$73935_Y $flatten\copy2.\div.$eq$verilog/rocket_clean.sv:199691$73936_Y $flatten\copy2.\div.$eq$verilog/rocket_clean.sv:199441$73781_Y $flatten\copy2.\div.$eq$verilog/rocket_clean.sv:199434$73774_Y $flatten\copy2.$0\div_io_kill_REG[0:0] \reset } = 11'00010000101
    Analyzing resource sharing with $flatten\copy1.\alu.$sshr$verilog/rocket_clean.sv:199288$73668 ($sshr):
      Found 2 activation_patterns using ctrl signal { \copy1.ex_pc_valid $flatten\copy1.$and$verilog/rocket_clean.sv:201808$75213_Y $flatten\copy1.\alu.$eq$verilog/rocket_clean.sv:199321$73688_Y $flatten\copy1.\alu.$or$verilog/rocket_clean.sv:199333$73707_Y \copy1.alu._shin_T_2 }.
      Forbidden control signals for this pair of cells: { \copy1.alu.out [31] \copy2.div.eOut $flatten\copy2.\div.$or$verilog/rocket_clean.sv:199432$73769_Y }
      Activation pattern for cell $flatten\copy2.\div.$sshr$verilog/rocket_clean.sv:199419$73754: { $flatten\copy2.\div.$eq$verilog/rocket_clean.sv:199691$73936_Y $flatten\copy2.\div.$eq$verilog/rocket_clean.sv:199434$73774_Y $flatten\copy2.$0\div_io_kill_REG[0:0] } = 3'010
      Activation pattern for cell $flatten\copy2.\div.$sshr$verilog/rocket_clean.sv:199419$73754: { $flatten\copy2.\div.$eq$verilog/rocket_clean.sv:199691$73936_Y $flatten\copy2.\div.$eq$verilog/rocket_clean.sv:199441$73781_Y $flatten\copy2.\div.$eq$verilog/rocket_clean.sv:199434$73774_Y $flatten\copy2.$0\div_io_kill_REG[0:0] } = 4'1010
      Activation pattern for cell $flatten\copy2.\div.$sshr$verilog/rocket_clean.sv:199419$73754: { $flatten\copy2.\div.$or$verilog/rocket_clean.sv:199689$73935_Y $flatten\copy2.\div.$eq$verilog/rocket_clean.sv:199691$73936_Y $flatten\copy2.\div.$eq$verilog/rocket_clean.sv:199441$73781_Y $flatten\copy2.\div.$eq$verilog/rocket_clean.sv:199434$73774_Y $flatten\copy2.$0\div_io_kill_REG[0:0] \reset } = 6'010100
      Activation pattern for cell $flatten\copy2.\div.$sshr$verilog/rocket_clean.sv:199419$73754: { $flatten\copy2.\div.$or$verilog/rocket_clean.sv:199689$73935_Y $flatten\copy2.\div.$eq$verilog/rocket_clean.sv:199691$73936_Y $flatten\copy2.\div.$eq$verilog/rocket_clean.sv:199434$73774_Y $flatten\copy2.$0\div_io_kill_REG[0:0] \reset } = 5'00100
      Activation pattern for cell $flatten\copy1.\alu.$sshr$verilog/rocket_clean.sv:199288$73668: { \copy1.ex_pc_valid $flatten\copy1.$and$verilog/rocket_clean.sv:201808$75213_Y $flatten\copy1.\alu.$or$verilog/rocket_clean.sv:199333$73707_Y \copy1.alu._shin_T_2 } = 4'1001
      Activation pattern for cell $flatten\copy1.\alu.$sshr$verilog/rocket_clean.sv:199288$73668: { \copy1.ex_pc_valid $flatten\copy1.$and$verilog/rocket_clean.sv:201808$75213_Y $flatten\copy1.\alu.$eq$verilog/rocket_clean.sv:199321$73688_Y $flatten\copy1.\alu.$or$verilog/rocket_clean.sv:199333$73707_Y } = 4'1010
      Size of SAT problem: 65 cells, 516 variables, 1301 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: { \copy1.ex_pc_valid $flatten\copy1.$and$verilog/rocket_clean.sv:201808$75213_Y $flatten\copy1.\alu.$eq$verilog/rocket_clean.sv:199321$73688_Y $flatten\copy1.\alu.$or$verilog/rocket_clean.sv:199333$73707_Y \copy1.alu._shin_T_2 $flatten\copy2.\div.$or$verilog/rocket_clean.sv:199689$73935_Y $flatten\copy2.\div.$eq$verilog/rocket_clean.sv:199691$73936_Y $flatten\copy2.\div.$eq$verilog/rocket_clean.sv:199441$73781_Y $flatten\copy2.\div.$eq$verilog/rocket_clean.sv:199434$73774_Y $flatten\copy2.$0\div_io_kill_REG[0:0] \reset } = 11'10001000101
  Analyzing resource sharing options for $flatten\copy2.\div.$shr$verilog/rocket_clean.sv:199427$73765 ($shr):
    Found 1 activation_patterns using ctrl signal { \copy2.div.eOut $flatten\copy2.\div.$eq$verilog/rocket_clean.sv:199691$73936_Y $flatten\copy2.\div.$eq$verilog/rocket_clean.sv:199434$73774_Y $flatten\copy2.$0\div_io_kill_REG[0:0] }.
    Found 1 candidates: $flatten\copy1.\div.$shr$verilog/rocket_clean.sv:199427$73765
    Analyzing resource sharing with $flatten\copy1.\div.$shr$verilog/rocket_clean.sv:199427$73765 ($shr):
      Found 1 activation_patterns using ctrl signal { \copy1.div.eOut $flatten\copy1.\div.$eq$verilog/rocket_clean.sv:199691$73936_Y $flatten\copy1.\div.$eq$verilog/rocket_clean.sv:199434$73774_Y $flatten\copy1.$0\div_io_kill_REG[0:0] }.
      Activation pattern for cell $flatten\copy2.\div.$shr$verilog/rocket_clean.sv:199427$73765: { \copy2.div.eOut $flatten\copy2.\div.$eq$verilog/rocket_clean.sv:199691$73936_Y $flatten\copy2.\div.$eq$verilog/rocket_clean.sv:199434$73774_Y $flatten\copy2.$0\div_io_kill_REG[0:0] } = 4'1010
      Activation pattern for cell $flatten\copy1.\div.$shr$verilog/rocket_clean.sv:199427$73765: { \copy1.div.eOut $flatten\copy1.\div.$eq$verilog/rocket_clean.sv:199691$73936_Y $flatten\copy1.\div.$eq$verilog/rocket_clean.sv:199434$73774_Y $flatten\copy1.$0\div_io_kill_REG[0:0] } = 4'1010
      Size of SAT problem: 28 cells, 1628 variables, 3633 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: { \copy1.div.eOut $flatten\copy1.\div.$eq$verilog/rocket_clean.sv:199691$73936_Y $flatten\copy1.\div.$eq$verilog/rocket_clean.sv:199434$73774_Y $flatten\copy1.$0\div_io_kill_REG[0:0] \copy2.div.eOut $flatten\copy2.\div.$eq$verilog/rocket_clean.sv:199691$73936_Y $flatten\copy2.\div.$eq$verilog/rocket_clean.sv:199434$73774_Y $flatten\copy2.$0\div_io_kill_REG[0:0] } = 8'10101010
  Analyzing resource sharing options for $flatten\copy2.\div.$shl$verilog/rocket_clean.sv:199662$73916 ($shl):
    Found 1 activation_patterns using ctrl signal { \copy2.div.eOut_1 $flatten\copy2.\div.$eq$verilog/rocket_clean.sv:199691$73936_Y $flatten\copy2.$0\div_io_kill_REG[0:0] }.
    Found 1 candidates: $flatten\copy1.\div.$shl$verilog/rocket_clean.sv:199662$73916
    Analyzing resource sharing with $flatten\copy1.\div.$shl$verilog/rocket_clean.sv:199662$73916 ($shl):
      Found 1 activation_patterns using ctrl signal { \copy1.div.eOut_1 $flatten\copy1.\div.$eq$verilog/rocket_clean.sv:199691$73936_Y $flatten\copy1.$0\div_io_kill_REG[0:0] }.
      Activation pattern for cell $flatten\copy2.\div.$shl$verilog/rocket_clean.sv:199662$73916: { \copy2.div.eOut_1 $flatten\copy2.\div.$eq$verilog/rocket_clean.sv:199691$73936_Y $flatten\copy2.$0\div_io_kill_REG[0:0] } = 3'110
      Activation pattern for cell $flatten\copy1.\div.$shl$verilog/rocket_clean.sv:199662$73916: { \copy1.div.eOut_1 $flatten\copy1.\div.$eq$verilog/rocket_clean.sv:199691$73936_Y $flatten\copy1.$0\div_io_kill_REG[0:0] } = 3'110
      Size of SAT problem: 276 cells, 5490 variables, 14335 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: { \copy1.div.eOut_1 $flatten\copy1.\div.$eq$verilog/rocket_clean.sv:199691$73936_Y $flatten\copy1.$0\div_io_kill_REG[0:0] \copy2.div.eOut_1 $flatten\copy2.\div.$eq$verilog/rocket_clean.sv:199691$73936_Y $flatten\copy2.$0\div_io_kill_REG[0:0] } = 6'110110
  Analyzing resource sharing options for $flatten\copy2.\div.$mul$verilog/rocket_clean.sv:199418$73753 ($mul):
    Found 5 activation_patterns using ctrl signal { \copy2.div.eOut $flatten\copy2.\div.$or$verilog/rocket_clean.sv:199689$73935_Y $flatten\copy2.\div.$eq$verilog/rocket_clean.sv:199691$73936_Y $flatten\copy2.\div.$eq$verilog/rocket_clean.sv:199441$73781_Y $flatten\copy2.\div.$eq$verilog/rocket_clean.sv:199434$73774_Y $flatten\copy2.$0\div_io_kill_REG[0:0] \reset }.
    Found 1 candidates: $flatten\copy1.\div.$mul$verilog/rocket_clean.sv:199418$73753
    Analyzing resource sharing with $flatten\copy1.\div.$mul$verilog/rocket_clean.sv:199418$73753 ($mul):
      Found 5 activation_patterns using ctrl signal { \copy1.div.eOut $flatten\copy1.\div.$or$verilog/rocket_clean.sv:199689$73935_Y $flatten\copy1.\div.$eq$verilog/rocket_clean.sv:199691$73936_Y $flatten\copy1.\div.$eq$verilog/rocket_clean.sv:199441$73781_Y $flatten\copy1.\div.$eq$verilog/rocket_clean.sv:199434$73774_Y $flatten\copy1.$0\div_io_kill_REG[0:0] \reset }.
      Forbidden control signals for this pair of cells: { \copy1.div.eOut $flatten\copy1.\div.$or$verilog/rocket_clean.sv:199432$73769_Y \copy2.div.eOut $flatten\copy2.\div.$or$verilog/rocket_clean.sv:199432$73769_Y }
      Activation pattern for cell $flatten\copy2.\div.$mul$verilog/rocket_clean.sv:199418$73753: { $flatten\copy2.\div.$or$verilog/rocket_clean.sv:199689$73935_Y $flatten\copy2.\div.$eq$verilog/rocket_clean.sv:199691$73936_Y $flatten\copy2.\div.$eq$verilog/rocket_clean.sv:199434$73774_Y $flatten\copy2.$0\div_io_kill_REG[0:0] \reset } = 5'00100
      Activation pattern for cell $flatten\copy2.\div.$mul$verilog/rocket_clean.sv:199418$73753: { $flatten\copy2.\div.$or$verilog/rocket_clean.sv:199689$73935_Y $flatten\copy2.\div.$eq$verilog/rocket_clean.sv:199691$73936_Y $flatten\copy2.\div.$eq$verilog/rocket_clean.sv:199441$73781_Y $flatten\copy2.\div.$eq$verilog/rocket_clean.sv:199434$73774_Y $flatten\copy2.$0\div_io_kill_REG[0:0] \reset } = 6'010100
      Activation pattern for cell $flatten\copy2.\div.$mul$verilog/rocket_clean.sv:199418$73753: { $flatten\copy2.\div.$eq$verilog/rocket_clean.sv:199691$73936_Y $flatten\copy2.\div.$eq$verilog/rocket_clean.sv:199441$73781_Y $flatten\copy2.\div.$eq$verilog/rocket_clean.sv:199434$73774_Y $flatten\copy2.$0\div_io_kill_REG[0:0] } = 4'1010
      Activation pattern for cell $flatten\copy2.\div.$mul$verilog/rocket_clean.sv:199418$73753: { $flatten\copy2.\div.$eq$verilog/rocket_clean.sv:199691$73936_Y $flatten\copy2.\div.$eq$verilog/rocket_clean.sv:199434$73774_Y $flatten\copy2.$0\div_io_kill_REG[0:0] } = 3'010
      Activation pattern for cell $flatten\copy1.\div.$mul$verilog/rocket_clean.sv:199418$73753: { $flatten\copy1.\div.$or$verilog/rocket_clean.sv:199689$73935_Y $flatten\copy1.\div.$eq$verilog/rocket_clean.sv:199691$73936_Y $flatten\copy1.\div.$eq$verilog/rocket_clean.sv:199434$73774_Y $flatten\copy1.$0\div_io_kill_REG[0:0] \reset } = 5'00100
      Activation pattern for cell $flatten\copy1.\div.$mul$verilog/rocket_clean.sv:199418$73753: { $flatten\copy1.\div.$or$verilog/rocket_clean.sv:199689$73935_Y $flatten\copy1.\div.$eq$verilog/rocket_clean.sv:199691$73936_Y $flatten\copy1.\div.$eq$verilog/rocket_clean.sv:199441$73781_Y $flatten\copy1.\div.$eq$verilog/rocket_clean.sv:199434$73774_Y $flatten\copy1.$0\div_io_kill_REG[0:0] \reset } = 6'010100
      Activation pattern for cell $flatten\copy1.\div.$mul$verilog/rocket_clean.sv:199418$73753: { $flatten\copy1.\div.$eq$verilog/rocket_clean.sv:199691$73936_Y $flatten\copy1.\div.$eq$verilog/rocket_clean.sv:199441$73781_Y $flatten\copy1.\div.$eq$verilog/rocket_clean.sv:199434$73774_Y $flatten\copy1.$0\div_io_kill_REG[0:0] } = 4'1010
      Activation pattern for cell $flatten\copy1.\div.$mul$verilog/rocket_clean.sv:199418$73753: { $flatten\copy1.\div.$eq$verilog/rocket_clean.sv:199691$73936_Y $flatten\copy1.\div.$eq$verilog/rocket_clean.sv:199434$73774_Y $flatten\copy1.$0\div_io_kill_REG[0:0] } = 3'010
      Size of SAT problem: 106 cells, 801 variables, 2017 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: { $flatten\copy1.\div.$or$verilog/rocket_clean.sv:199689$73935_Y $flatten\copy1.\div.$eq$verilog/rocket_clean.sv:199691$73936_Y $flatten\copy1.\div.$eq$verilog/rocket_clean.sv:199441$73781_Y $flatten\copy1.\div.$eq$verilog/rocket_clean.sv:199434$73774_Y $flatten\copy1.$0\div_io_kill_REG[0:0] $flatten\copy2.\div.$or$verilog/rocket_clean.sv:199689$73935_Y $flatten\copy2.\div.$eq$verilog/rocket_clean.sv:199691$73936_Y $flatten\copy2.\div.$eq$verilog/rocket_clean.sv:199441$73781_Y $flatten\copy2.\div.$eq$verilog/rocket_clean.sv:199434$73774_Y $flatten\copy2.$0\div_io_kill_REG[0:0] \reset } = 11'00010000100
  Analyzing resource sharing options for $flatten\copy2.\div.$mul$verilog/rocket_clean.sv:199413$73749 ($mul):
    Found 2 activation_patterns using ctrl signal { \copy2.div.eOut $flatten\copy2.\div.$eq$verilog/rocket_clean.sv:199691$73936_Y $flatten\copy2.\div.$eq$verilog/rocket_clean.sv:199434$73774_Y $flatten\copy2.$0\div_io_kill_REG[0:0] }.
    Found 1 candidates: $flatten\copy1.\div.$mul$verilog/rocket_clean.sv:199413$73749
    Analyzing resource sharing with $flatten\copy1.\div.$mul$verilog/rocket_clean.sv:199413$73749 ($mul):
      Found 2 activation_patterns using ctrl signal { \copy1.div.eOut $flatten\copy1.\div.$eq$verilog/rocket_clean.sv:199691$73936_Y $flatten\copy1.\div.$eq$verilog/rocket_clean.sv:199434$73774_Y $flatten\copy1.$0\div_io_kill_REG[0:0] }.
      Activation pattern for cell $flatten\copy2.\div.$mul$verilog/rocket_clean.sv:199413$73749: { $flatten\copy2.\div.$eq$verilog/rocket_clean.sv:199691$73936_Y $flatten\copy2.\div.$eq$verilog/rocket_clean.sv:199434$73774_Y $flatten\copy2.$0\div_io_kill_REG[0:0] } = 3'010
      Activation pattern for cell $flatten\copy2.\div.$mul$verilog/rocket_clean.sv:199413$73749: { \copy2.div.eOut $flatten\copy2.\div.$eq$verilog/rocket_clean.sv:199691$73936_Y $flatten\copy2.\div.$eq$verilog/rocket_clean.sv:199434$73774_Y $flatten\copy2.$0\div_io_kill_REG[0:0] } = 4'0010
      Activation pattern for cell $flatten\copy1.\div.$mul$verilog/rocket_clean.sv:199413$73749: { $flatten\copy1.\div.$eq$verilog/rocket_clean.sv:199691$73936_Y $flatten\copy1.\div.$eq$verilog/rocket_clean.sv:199434$73774_Y $flatten\copy1.$0\div_io_kill_REG[0:0] } = 3'010
      Activation pattern for cell $flatten\copy1.\div.$mul$verilog/rocket_clean.sv:199413$73749: { \copy1.div.eOut $flatten\copy1.\div.$eq$verilog/rocket_clean.sv:199691$73936_Y $flatten\copy1.\div.$eq$verilog/rocket_clean.sv:199434$73774_Y $flatten\copy1.$0\div_io_kill_REG[0:0] } = 4'0010
      Size of SAT problem: 28 cells, 1636 variables, 3661 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: { \copy1.div.eOut $flatten\copy1.\div.$eq$verilog/rocket_clean.sv:199691$73936_Y $flatten\copy1.\div.$eq$verilog/rocket_clean.sv:199434$73774_Y $flatten\copy1.$0\div_io_kill_REG[0:0] \copy2.div.eOut $flatten\copy2.\div.$eq$verilog/rocket_clean.sv:199691$73936_Y $flatten\copy2.\div.$eq$verilog/rocket_clean.sv:199434$73774_Y $flatten\copy2.$0\div_io_kill_REG[0:0] } = 8'00100010
  Analyzing resource sharing options for $flatten\copy2.\alu.$sshr$verilog/rocket_clean.sv:199288$73668 ($sshr):
    Found 2 activation_patterns using ctrl signal { \copy2.ex_pc_valid $flatten\copy2.$and$verilog/rocket_clean.sv:201808$75213_Y \copy2.alu._shin_T_2 $flatten\copy2.\alu.$or$verilog/rocket_clean.sv:199333$73707_Y $flatten\copy2.\alu.$eq$verilog/rocket_clean.sv:199321$73688_Y }.
    Found 2 candidates: $flatten\copy1.\div.$sshr$verilog/rocket_clean.sv:199419$73754 $flatten\copy1.\alu.$sshr$verilog/rocket_clean.sv:199288$73668
    Analyzing resource sharing with $flatten\copy1.\div.$sshr$verilog/rocket_clean.sv:199419$73754 ($sshr):
      Found 4 activation_patterns using ctrl signal { $flatten\copy1.\div.$or$verilog/rocket_clean.sv:199689$73935_Y $flatten\copy1.\div.$eq$verilog/rocket_clean.sv:199691$73936_Y $flatten\copy1.\div.$eq$verilog/rocket_clean.sv:199441$73781_Y $flatten\copy1.\div.$eq$verilog/rocket_clean.sv:199434$73774_Y $flatten\copy1.$0\div_io_kill_REG[0:0] \reset }.
      Forbidden control signals for this pair of cells: { \copy1.div.eOut $flatten\copy1.\div.$or$verilog/rocket_clean.sv:199432$73769_Y \copy2.alu.out [31] }
      Activation pattern for cell $flatten\copy2.\alu.$sshr$verilog/rocket_clean.sv:199288$73668: { \copy2.ex_pc_valid $flatten\copy2.$and$verilog/rocket_clean.sv:201808$75213_Y \copy2.alu._shin_T_2 $flatten\copy2.\alu.$or$verilog/rocket_clean.sv:199333$73707_Y } = 4'1010
      Activation pattern for cell $flatten\copy2.\alu.$sshr$verilog/rocket_clean.sv:199288$73668: { \copy2.ex_pc_valid $flatten\copy2.$and$verilog/rocket_clean.sv:201808$75213_Y $flatten\copy2.\alu.$or$verilog/rocket_clean.sv:199333$73707_Y $flatten\copy2.\alu.$eq$verilog/rocket_clean.sv:199321$73688_Y } = 4'1001
      Activation pattern for cell $flatten\copy1.\div.$sshr$verilog/rocket_clean.sv:199419$73754: { $flatten\copy1.\div.$eq$verilog/rocket_clean.sv:199691$73936_Y $flatten\copy1.\div.$eq$verilog/rocket_clean.sv:199434$73774_Y $flatten\copy1.$0\div_io_kill_REG[0:0] } = 3'010
      Activation pattern for cell $flatten\copy1.\div.$sshr$verilog/rocket_clean.sv:199419$73754: { $flatten\copy1.\div.$eq$verilog/rocket_clean.sv:199691$73936_Y $flatten\copy1.\div.$eq$verilog/rocket_clean.sv:199441$73781_Y $flatten\copy1.\div.$eq$verilog/rocket_clean.sv:199434$73774_Y $flatten\copy1.$0\div_io_kill_REG[0:0] } = 4'1010
      Activation pattern for cell $flatten\copy1.\div.$sshr$verilog/rocket_clean.sv:199419$73754: { $flatten\copy1.\div.$or$verilog/rocket_clean.sv:199689$73935_Y $flatten\copy1.\div.$eq$verilog/rocket_clean.sv:199691$73936_Y $flatten\copy1.\div.$eq$verilog/rocket_clean.sv:199441$73781_Y $flatten\copy1.\div.$eq$verilog/rocket_clean.sv:199434$73774_Y $flatten\copy1.$0\div_io_kill_REG[0:0] \reset } = 6'010100
      Activation pattern for cell $flatten\copy1.\div.$sshr$verilog/rocket_clean.sv:199419$73754: { $flatten\copy1.\div.$or$verilog/rocket_clean.sv:199689$73935_Y $flatten\copy1.\div.$eq$verilog/rocket_clean.sv:199691$73936_Y $flatten\copy1.\div.$eq$verilog/rocket_clean.sv:199434$73774_Y $flatten\copy1.$0\div_io_kill_REG[0:0] \reset } = 5'00100
      Size of SAT problem: 65 cells, 516 variables, 1301 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: { $flatten\copy1.\div.$or$verilog/rocket_clean.sv:199689$73935_Y $flatten\copy1.\div.$eq$verilog/rocket_clean.sv:199691$73936_Y $flatten\copy1.\div.$eq$verilog/rocket_clean.sv:199441$73781_Y $flatten\copy1.\div.$eq$verilog/rocket_clean.sv:199434$73774_Y $flatten\copy1.$0\div_io_kill_REG[0:0] \copy2.ex_pc_valid $flatten\copy2.$and$verilog/rocket_clean.sv:201808$75213_Y \copy2.alu._shin_T_2 $flatten\copy2.\alu.$or$verilog/rocket_clean.sv:199333$73707_Y $flatten\copy2.\alu.$eq$verilog/rocket_clean.sv:199321$73688_Y \reset } = 11'00010101000
    Analyzing resource sharing with $flatten\copy1.\alu.$sshr$verilog/rocket_clean.sv:199288$73668 ($sshr):
      Found 2 activation_patterns using ctrl signal { \copy1.ex_pc_valid $flatten\copy1.$and$verilog/rocket_clean.sv:201808$75213_Y $flatten\copy1.\alu.$eq$verilog/rocket_clean.sv:199321$73688_Y $flatten\copy1.\alu.$or$verilog/rocket_clean.sv:199333$73707_Y \copy1.alu._shin_T_2 }.
      Forbidden control signals for this pair of cells: { \copy1.alu.out [31] \copy2.alu.out [31] }
      Activation pattern for cell $flatten\copy2.\alu.$sshr$verilog/rocket_clean.sv:199288$73668: { \copy2.ex_pc_valid $flatten\copy2.$and$verilog/rocket_clean.sv:201808$75213_Y \copy2.alu._shin_T_2 $flatten\copy2.\alu.$or$verilog/rocket_clean.sv:199333$73707_Y } = 4'1010
      Activation pattern for cell $flatten\copy2.\alu.$sshr$verilog/rocket_clean.sv:199288$73668: { \copy2.ex_pc_valid $flatten\copy2.$and$verilog/rocket_clean.sv:201808$75213_Y $flatten\copy2.\alu.$or$verilog/rocket_clean.sv:199333$73707_Y $flatten\copy2.\alu.$eq$verilog/rocket_clean.sv:199321$73688_Y } = 4'1001
      Activation pattern for cell $flatten\copy1.\alu.$sshr$verilog/rocket_clean.sv:199288$73668: { \copy1.ex_pc_valid $flatten\copy1.$and$verilog/rocket_clean.sv:201808$75213_Y $flatten\copy1.\alu.$or$verilog/rocket_clean.sv:199333$73707_Y \copy1.alu._shin_T_2 } = 4'1001
      Activation pattern for cell $flatten\copy1.\alu.$sshr$verilog/rocket_clean.sv:199288$73668: { \copy1.ex_pc_valid $flatten\copy1.$and$verilog/rocket_clean.sv:201808$75213_Y $flatten\copy1.\alu.$eq$verilog/rocket_clean.sv:199321$73688_Y $flatten\copy1.\alu.$or$verilog/rocket_clean.sv:199333$73707_Y } = 4'1010
      Size of SAT problem: 20 cells, 189 variables, 502 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: { \copy1.ex_pc_valid $flatten\copy1.$and$verilog/rocket_clean.sv:201808$75213_Y \copy2.ex_pc_valid $flatten\copy1.\alu.$eq$verilog/rocket_clean.sv:199321$73688_Y $flatten\copy1.\alu.$or$verilog/rocket_clean.sv:199333$73707_Y \copy1.alu._shin_T_2 $flatten\copy2.$and$verilog/rocket_clean.sv:201808$75213_Y \copy2.alu._shin_T_2 $flatten\copy2.\alu.$or$verilog/rocket_clean.sv:199333$73707_Y $flatten\copy2.\alu.$eq$verilog/rocket_clean.sv:199321$73688_Y } = 10'1010010001
  Analyzing resource sharing options for $flatten\copy2.$shl$verilog/rocket_clean.sv:201251$75076 ($shl):
    Found 2 activation_patterns using ctrl signal { \copy2._T_155 \copy2._T_159 \copy2._id_stall_fpu_T_2 \reset }.
    Found 5 candidates: $flatten\copy2.$shl$verilog/rocket_clean.sv:201246$75071 $flatten\copy1.$shl$verilog/rocket_clean.sv:201264$75091 $flatten\copy1.$shl$verilog/rocket_clean.sv:201259$75086 $flatten\copy1.$shl$verilog/rocket_clean.sv:201251$75076 $flatten\copy1.$shl$verilog/rocket_clean.sv:201246$75071
    Analyzing resource sharing with $flatten\copy2.$shl$verilog/rocket_clean.sv:201246$75071 ($shl):
      Found 1 activation_patterns using ctrl signal { \copy2.ll_wen \reset }.
      Activation pattern for cell $flatten\copy2.$shl$verilog/rocket_clean.sv:201251$75076: { \copy2._T_155 \copy2._T_159 \reset } = 3'110
      Activation pattern for cell $flatten\copy2.$shl$verilog/rocket_clean.sv:201251$75076: { \copy2._id_stall_fpu_T_2 \reset } = 2'10
      Activation pattern for cell $flatten\copy2.$shl$verilog/rocket_clean.sv:201246$75071: { \copy2.ll_wen \reset } = 2'10
      Size of SAT problem: 39 cells, 251 variables, 607 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: { \copy2._T_155 \copy2._T_159 \copy2._id_stall_fpu_T_2 \copy2.ll_wen \reset } = 5'01110
    Analyzing resource sharing with $flatten\copy1.$shl$verilog/rocket_clean.sv:201264$75091 ($shl):
      Found 2 activation_patterns using ctrl signal { \io_fpu_sboard_clr \copy1._id_stall_fpu_T_17 \copy2._id_stall_fpu_T_17 \reset }.
      Activation pattern for cell $flatten\copy2.$shl$verilog/rocket_clean.sv:201251$75076: { \copy2._T_155 \copy2._T_159 \reset } = 3'110
      Activation pattern for cell $flatten\copy2.$shl$verilog/rocket_clean.sv:201251$75076: { \copy2._id_stall_fpu_T_2 \reset } = 2'10
      Activation pattern for cell $flatten\copy1.$shl$verilog/rocket_clean.sv:201264$75091: { \io_fpu_sboard_clr \copy2._id_stall_fpu_T_17 \reset } = 3'110
      Activation pattern for cell $flatten\copy1.$shl$verilog/rocket_clean.sv:201264$75091: { \io_fpu_sboard_clr \copy1._id_stall_fpu_T_17 \reset } = 3'110
      Size of SAT problem: 66 cells, 400 variables, 986 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: { \io_fpu_sboard_clr \copy1._id_stall_fpu_T_17 \copy2._T_155 \copy2._T_159 \copy2._id_stall_fpu_T_17 \copy2._id_stall_fpu_T_2 \reset } = 7'1111100
    Analyzing resource sharing with $flatten\copy1.$shl$verilog/rocket_clean.sv:201259$75086 ($shl):
      Found 4 activation_patterns using ctrl signal { \copy1._id_stall_fpu_T_12 \copy1._id_stall_fpu_T_17 \copy1._id_stall_fpu_T_7 \copy2._id_stall_fpu_T_12 \copy2._id_stall_fpu_T_17 \reset }.
      Activation pattern for cell $flatten\copy2.$shl$verilog/rocket_clean.sv:201251$75076: { \copy2._T_155 \copy2._T_159 \reset } = 3'110
      Activation pattern for cell $flatten\copy2.$shl$verilog/rocket_clean.sv:201251$75076: { \copy2._id_stall_fpu_T_2 \reset } = 2'10
      Activation pattern for cell $flatten\copy1.$shl$verilog/rocket_clean.sv:201259$75086: { \copy1._id_stall_fpu_T_7 \copy2._id_stall_fpu_T_17 \reset } = 3'110
      Activation pattern for cell $flatten\copy1.$shl$verilog/rocket_clean.sv:201259$75086: { \copy1._id_stall_fpu_T_7 \copy2._id_stall_fpu_T_12 \copy2._id_stall_fpu_T_17 \reset } = 4'1100
      Activation pattern for cell $flatten\copy1.$shl$verilog/rocket_clean.sv:201259$75086: { \copy1._id_stall_fpu_T_17 \copy1._id_stall_fpu_T_7 \reset } = 3'110
      Activation pattern for cell $flatten\copy1.$shl$verilog/rocket_clean.sv:201259$75086: { \copy1._id_stall_fpu_T_12 \copy1._id_stall_fpu_T_17 \copy1._id_stall_fpu_T_7 \reset } = 4'1010
      Size of SAT problem: 66 cells, 415 variables, 1043 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: { \copy1._id_stall_fpu_T_12 \copy1._id_stall_fpu_T_17 \copy1._id_stall_fpu_T_7 \copy2._T_155 \copy2._T_159 \copy2._id_stall_fpu_T_12 \copy2._id_stall_fpu_T_17 \copy2._id_stall_fpu_T_2 \reset } = 9'111111100
    Analyzing resource sharing with $flatten\copy1.$shl$verilog/rocket_clean.sv:201251$75076 ($shl):
      Found 2 activation_patterns using ctrl signal { \copy1._id_stall_fpu_T_2 \copy1._T_155 \copy1._T_159 \reset }.
      Activation pattern for cell $flatten\copy2.$shl$verilog/rocket_clean.sv:201251$75076: { \copy2._T_155 \copy2._T_159 \reset } = 3'110
      Activation pattern for cell $flatten\copy2.$shl$verilog/rocket_clean.sv:201251$75076: { \copy2._id_stall_fpu_T_2 \reset } = 2'10
      Activation pattern for cell $flatten\copy1.$shl$verilog/rocket_clean.sv:201251$75076: { \copy1._T_155 \copy1._T_159 \reset } = 3'110
      Activation pattern for cell $flatten\copy1.$shl$verilog/rocket_clean.sv:201251$75076: { \copy1._id_stall_fpu_T_2 \reset } = 2'10
      Size of SAT problem: 73 cells, 447 variables, 1101 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: { \copy1._id_stall_fpu_T_2 \copy1._T_155 \copy1._T_159 \copy2._T_155 \copy2._T_159 \copy2._id_stall_fpu_T_2 \reset } = 7'0111100
    Analyzing resource sharing with $flatten\copy1.$shl$verilog/rocket_clean.sv:201246$75071 ($shl):
      Found 1 activation_patterns using ctrl signal { \copy1.ll_wen \reset }.
      Activation pattern for cell $flatten\copy2.$shl$verilog/rocket_clean.sv:201251$75076: { \copy2._T_155 \copy2._T_159 \reset } = 3'110
      Activation pattern for cell $flatten\copy2.$shl$verilog/rocket_clean.sv:201251$75076: { \copy2._id_stall_fpu_T_2 \reset } = 2'10
      Activation pattern for cell $flatten\copy1.$shl$verilog/rocket_clean.sv:201246$75071: { \copy1.ll_wen \reset } = 2'10
      Size of SAT problem: 47 cells, 304 variables, 737 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: { \copy1.ll_wen \copy2._T_155 \copy2._T_159 \copy2._id_stall_fpu_T_2 \reset } = 5'11100
  Analyzing resource sharing options for $flatten\copy2.$shl$verilog/rocket_clean.sv:201246$75071 ($shl):
    Found 1 activation_patterns using ctrl signal { \copy2.ll_wen \reset }.
    Found 4 candidates: $flatten\copy1.$shl$verilog/rocket_clean.sv:201264$75091 $flatten\copy1.$shl$verilog/rocket_clean.sv:201259$75086 $flatten\copy1.$shl$verilog/rocket_clean.sv:201251$75076 $flatten\copy1.$shl$verilog/rocket_clean.sv:201246$75071
    Analyzing resource sharing with $flatten\copy1.$shl$verilog/rocket_clean.sv:201264$75091 ($shl):
      Found 2 activation_patterns using ctrl signal { \io_fpu_sboard_clr \copy1._id_stall_fpu_T_17 \copy2._id_stall_fpu_T_17 \reset }.
      Activation pattern for cell $flatten\copy2.$shl$verilog/rocket_clean.sv:201246$75071: { \copy2.ll_wen \reset } = 2'10
      Activation pattern for cell $flatten\copy1.$shl$verilog/rocket_clean.sv:201264$75091: { \io_fpu_sboard_clr \copy2._id_stall_fpu_T_17 \reset } = 3'110
      Activation pattern for cell $flatten\copy1.$shl$verilog/rocket_clean.sv:201264$75091: { \io_fpu_sboard_clr \copy1._id_stall_fpu_T_17 \reset } = 3'110
      Size of SAT problem: 62 cells, 369 variables, 902 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: { \io_fpu_sboard_clr \copy1._id_stall_fpu_T_17 \copy2._id_stall_fpu_T_17 \copy2.ll_wen \reset } = 5'11110
    Analyzing resource sharing with $flatten\copy1.$shl$verilog/rocket_clean.sv:201259$75086 ($shl):
      Found 4 activation_patterns using ctrl signal { \copy1._id_stall_fpu_T_12 \copy1._id_stall_fpu_T_17 \copy1._id_stall_fpu_T_7 \copy2._id_stall_fpu_T_12 \copy2._id_stall_fpu_T_17 \reset }.
      Activation pattern for cell $flatten\copy2.$shl$verilog/rocket_clean.sv:201246$75071: { \copy2.ll_wen \reset } = 2'10
      Activation pattern for cell $flatten\copy1.$shl$verilog/rocket_clean.sv:201259$75086: { \copy1._id_stall_fpu_T_7 \copy2._id_stall_fpu_T_17 \reset } = 3'110
      Activation pattern for cell $flatten\copy1.$shl$verilog/rocket_clean.sv:201259$75086: { \copy1._id_stall_fpu_T_7 \copy2._id_stall_fpu_T_12 \copy2._id_stall_fpu_T_17 \reset } = 4'1100
      Activation pattern for cell $flatten\copy1.$shl$verilog/rocket_clean.sv:201259$75086: { \copy1._id_stall_fpu_T_17 \copy1._id_stall_fpu_T_7 \reset } = 3'110
      Activation pattern for cell $flatten\copy1.$shl$verilog/rocket_clean.sv:201259$75086: { \copy1._id_stall_fpu_T_12 \copy1._id_stall_fpu_T_17 \copy1._id_stall_fpu_T_7 \reset } = 4'1010
      Size of SAT problem: 62 cells, 385 variables, 962 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: { \copy1._id_stall_fpu_T_12 \copy1._id_stall_fpu_T_17 \copy1._id_stall_fpu_T_7 \copy2._id_stall_fpu_T_12 \copy2._id_stall_fpu_T_17 \copy2.ll_wen \reset } = 7'1111110
    Analyzing resource sharing with $flatten\copy1.$shl$verilog/rocket_clean.sv:201251$75076 ($shl):
      Found 2 activation_patterns using ctrl signal { \copy1._id_stall_fpu_T_2 \copy1._T_155 \copy1._T_159 \reset }.
      Activation pattern for cell $flatten\copy2.$shl$verilog/rocket_clean.sv:201246$75071: { \copy2.ll_wen \reset } = 2'10
      Activation pattern for cell $flatten\copy1.$shl$verilog/rocket_clean.sv:201251$75076: { \copy1._T_155 \copy1._T_159 \reset } = 3'110
      Activation pattern for cell $flatten\copy1.$shl$verilog/rocket_clean.sv:201251$75076: { \copy1._id_stall_fpu_T_2 \reset } = 2'10
      Size of SAT problem: 47 cells, 304 variables, 737 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: { \copy1._id_stall_fpu_T_2 \copy1._T_155 \copy1._T_159 \copy2.ll_wen \reset } = 5'01110
    Analyzing resource sharing with $flatten\copy1.$shl$verilog/rocket_clean.sv:201246$75071 ($shl):
      Found 1 activation_patterns using ctrl signal { \copy1.ll_wen \reset }.
      Activation pattern for cell $flatten\copy2.$shl$verilog/rocket_clean.sv:201246$75071: { \copy2.ll_wen \reset } = 2'10
      Activation pattern for cell $flatten\copy1.$shl$verilog/rocket_clean.sv:201246$75071: { \copy1.ll_wen \reset } = 2'10
      Size of SAT problem: 20 cells, 149 variables, 363 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: { \copy1.ll_wen \copy2.ll_wen \reset } = 3'110
  Analyzing resource sharing options for $flatten\copy1.\div.$sshr$verilog/rocket_clean.sv:199419$73754 ($sshr):
    Found 4 activation_patterns using ctrl signal { $flatten\copy1.\div.$or$verilog/rocket_clean.sv:199689$73935_Y $flatten\copy1.\div.$eq$verilog/rocket_clean.sv:199691$73936_Y $flatten\copy1.\div.$eq$verilog/rocket_clean.sv:199441$73781_Y $flatten\copy1.\div.$eq$verilog/rocket_clean.sv:199434$73774_Y $flatten\copy1.$0\div_io_kill_REG[0:0] \reset }.
    Found 1 candidates: $flatten\copy1.\alu.$sshr$verilog/rocket_clean.sv:199288$73668
    Analyzing resource sharing with $flatten\copy1.\alu.$sshr$verilog/rocket_clean.sv:199288$73668 ($sshr):
      Found 2 activation_patterns using ctrl signal { \copy1.ex_pc_valid $flatten\copy1.$and$verilog/rocket_clean.sv:201808$75213_Y $flatten\copy1.\alu.$eq$verilog/rocket_clean.sv:199321$73688_Y $flatten\copy1.\alu.$or$verilog/rocket_clean.sv:199333$73707_Y \copy1.alu._shin_T_2 }.
      Forbidden control signals for this pair of cells: { \copy1.div.eOut $flatten\copy1.\div.$or$verilog/rocket_clean.sv:199432$73769_Y \copy1.alu.out [31] }
      Activation pattern for cell $flatten\copy1.\div.$sshr$verilog/rocket_clean.sv:199419$73754: { $flatten\copy1.\div.$eq$verilog/rocket_clean.sv:199691$73936_Y $flatten\copy1.\div.$eq$verilog/rocket_clean.sv:199434$73774_Y $flatten\copy1.$0\div_io_kill_REG[0:0] } = 3'010
      Activation pattern for cell $flatten\copy1.\div.$sshr$verilog/rocket_clean.sv:199419$73754: { $flatten\copy1.\div.$eq$verilog/rocket_clean.sv:199691$73936_Y $flatten\copy1.\div.$eq$verilog/rocket_clean.sv:199441$73781_Y $flatten\copy1.\div.$eq$verilog/rocket_clean.sv:199434$73774_Y $flatten\copy1.$0\div_io_kill_REG[0:0] } = 4'1010
      Activation pattern for cell $flatten\copy1.\div.$sshr$verilog/rocket_clean.sv:199419$73754: { $flatten\copy1.\div.$or$verilog/rocket_clean.sv:199689$73935_Y $flatten\copy1.\div.$eq$verilog/rocket_clean.sv:199691$73936_Y $flatten\copy1.\div.$eq$verilog/rocket_clean.sv:199441$73781_Y $flatten\copy1.\div.$eq$verilog/rocket_clean.sv:199434$73774_Y $flatten\copy1.$0\div_io_kill_REG[0:0] \reset } = 6'010100
      Activation pattern for cell $flatten\copy1.\div.$sshr$verilog/rocket_clean.sv:199419$73754: { $flatten\copy1.\div.$or$verilog/rocket_clean.sv:199689$73935_Y $flatten\copy1.\div.$eq$verilog/rocket_clean.sv:199691$73936_Y $flatten\copy1.\div.$eq$verilog/rocket_clean.sv:199434$73774_Y $flatten\copy1.$0\div_io_kill_REG[0:0] \reset } = 5'00100
      Activation pattern for cell $flatten\copy1.\alu.$sshr$verilog/rocket_clean.sv:199288$73668: { \copy1.ex_pc_valid $flatten\copy1.$and$verilog/rocket_clean.sv:201808$75213_Y $flatten\copy1.\alu.$or$verilog/rocket_clean.sv:199333$73707_Y \copy1.alu._shin_T_2 } = 4'1001
      Activation pattern for cell $flatten\copy1.\alu.$sshr$verilog/rocket_clean.sv:199288$73668: { \copy1.ex_pc_valid $flatten\copy1.$and$verilog/rocket_clean.sv:201808$75213_Y $flatten\copy1.\alu.$eq$verilog/rocket_clean.sv:199321$73688_Y $flatten\copy1.\alu.$or$verilog/rocket_clean.sv:199333$73707_Y } = 4'1010
      Size of SAT problem: 65 cells, 514 variables, 1301 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: { \copy1.ex_pc_valid $flatten\copy1.\div.$or$verilog/rocket_clean.sv:199689$73935_Y $flatten\copy1.\div.$eq$verilog/rocket_clean.sv:199691$73936_Y $flatten\copy1.\div.$eq$verilog/rocket_clean.sv:199441$73781_Y $flatten\copy1.\div.$eq$verilog/rocket_clean.sv:199434$73774_Y $flatten\copy1.$0\div_io_kill_REG[0:0] $flatten\copy1.$and$verilog/rocket_clean.sv:201808$75213_Y $flatten\copy1.\alu.$eq$verilog/rocket_clean.sv:199321$73688_Y $flatten\copy1.\alu.$or$verilog/rocket_clean.sv:199333$73707_Y \copy1.alu._shin_T_2 \reset } = 11'10001001001
  Analyzing resource sharing options for $flatten\copy1.\div.$shr$verilog/rocket_clean.sv:199427$73765 ($shr):
    Found 1 activation_patterns using ctrl signal { \copy1.div.eOut $flatten\copy1.\div.$eq$verilog/rocket_clean.sv:199691$73936_Y $flatten\copy1.\div.$eq$verilog/rocket_clean.sv:199434$73774_Y $flatten\copy1.$0\div_io_kill_REG[0:0] }.
    No candidates found.
  Analyzing resource sharing options for $flatten\copy1.\div.$shl$verilog/rocket_clean.sv:199662$73916 ($shl):
    Found 1 activation_patterns using ctrl signal { \copy1.div.eOut_1 $flatten\copy1.\div.$eq$verilog/rocket_clean.sv:199691$73936_Y $flatten\copy1.$0\div_io_kill_REG[0:0] }.
    No candidates found.
  Analyzing resource sharing options for $flatten\copy1.\div.$mul$verilog/rocket_clean.sv:199418$73753 ($mul):
    Found 5 activation_patterns using ctrl signal { \copy1.div.eOut $flatten\copy1.\div.$or$verilog/rocket_clean.sv:199689$73935_Y $flatten\copy1.\div.$eq$verilog/rocket_clean.sv:199691$73936_Y $flatten\copy1.\div.$eq$verilog/rocket_clean.sv:199441$73781_Y $flatten\copy1.\div.$eq$verilog/rocket_clean.sv:199434$73774_Y $flatten\copy1.$0\div_io_kill_REG[0:0] \reset }.
    No candidates found.
  Analyzing resource sharing options for $flatten\copy1.\div.$mul$verilog/rocket_clean.sv:199413$73749 ($mul):
    Found 2 activation_patterns using ctrl signal { \copy1.div.eOut $flatten\copy1.\div.$eq$verilog/rocket_clean.sv:199691$73936_Y $flatten\copy1.\div.$eq$verilog/rocket_clean.sv:199434$73774_Y $flatten\copy1.$0\div_io_kill_REG[0:0] }.
    No candidates found.
  Analyzing resource sharing options for $flatten\copy1.\alu.$sshr$verilog/rocket_clean.sv:199288$73668 ($sshr):
    Found 2 activation_patterns using ctrl signal { \copy1.ex_pc_valid $flatten\copy1.$and$verilog/rocket_clean.sv:201808$75213_Y $flatten\copy1.\alu.$eq$verilog/rocket_clean.sv:199321$73688_Y $flatten\copy1.\alu.$or$verilog/rocket_clean.sv:199333$73707_Y \copy1.alu._shin_T_2 }.
    No candidates found.
  Analyzing resource sharing options for $flatten\copy1.$shl$verilog/rocket_clean.sv:201264$75091 ($shl):
    Found 2 activation_patterns using ctrl signal { \io_fpu_sboard_clr \copy1._id_stall_fpu_T_17 \copy2._id_stall_fpu_T_17 \reset }.
    Found 3 candidates: $flatten\copy1.$shl$verilog/rocket_clean.sv:201259$75086 $flatten\copy1.$shl$verilog/rocket_clean.sv:201251$75076 $flatten\copy1.$shl$verilog/rocket_clean.sv:201246$75071
    Analyzing resource sharing with $flatten\copy1.$shl$verilog/rocket_clean.sv:201259$75086 ($shl):
      Found 4 activation_patterns using ctrl signal { \copy1._id_stall_fpu_T_12 \copy1._id_stall_fpu_T_17 \copy1._id_stall_fpu_T_7 \copy2._id_stall_fpu_T_12 \copy2._id_stall_fpu_T_17 \reset }.
      Activation pattern for cell $flatten\copy1.$shl$verilog/rocket_clean.sv:201264$75091: { \io_fpu_sboard_clr \copy2._id_stall_fpu_T_17 \reset } = 3'110
      Activation pattern for cell $flatten\copy1.$shl$verilog/rocket_clean.sv:201264$75091: { \io_fpu_sboard_clr \copy1._id_stall_fpu_T_17 \reset } = 3'110
      Activation pattern for cell $flatten\copy1.$shl$verilog/rocket_clean.sv:201259$75086: { \copy1._id_stall_fpu_T_7 \copy2._id_stall_fpu_T_17 \reset } = 3'110
      Activation pattern for cell $flatten\copy1.$shl$verilog/rocket_clean.sv:201259$75086: { \copy1._id_stall_fpu_T_7 \copy2._id_stall_fpu_T_12 \copy2._id_stall_fpu_T_17 \reset } = 4'1100
      Activation pattern for cell $flatten\copy1.$shl$verilog/rocket_clean.sv:201259$75086: { \copy1._id_stall_fpu_T_17 \copy1._id_stall_fpu_T_7 \reset } = 3'110
      Activation pattern for cell $flatten\copy1.$shl$verilog/rocket_clean.sv:201259$75086: { \copy1._id_stall_fpu_T_12 \copy1._id_stall_fpu_T_17 \copy1._id_stall_fpu_T_7 \reset } = 4'1010
      Size of SAT problem: 52 cells, 312 variables, 768 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: { \io_fpu_sboard_clr \copy1._id_stall_fpu_T_12 \copy1._id_stall_fpu_T_17 \copy1._id_stall_fpu_T_7 \copy2._id_stall_fpu_T_12 \copy2._id_stall_fpu_T_17 \reset } = 7'1111110
    Analyzing resource sharing with $flatten\copy1.$shl$verilog/rocket_clean.sv:201251$75076 ($shl):
      Found 2 activation_patterns using ctrl signal { \copy1._id_stall_fpu_T_2 \copy1._T_155 \copy1._T_159 \reset }.
      Activation pattern for cell $flatten\copy1.$shl$verilog/rocket_clean.sv:201264$75091: { \io_fpu_sboard_clr \copy2._id_stall_fpu_T_17 \reset } = 3'110
      Activation pattern for cell $flatten\copy1.$shl$verilog/rocket_clean.sv:201264$75091: { \io_fpu_sboard_clr \copy1._id_stall_fpu_T_17 \reset } = 3'110
      Activation pattern for cell $flatten\copy1.$shl$verilog/rocket_clean.sv:201251$75076: { \copy1._T_155 \copy1._T_159 \reset } = 3'110
      Activation pattern for cell $flatten\copy1.$shl$verilog/rocket_clean.sv:201251$75076: { \copy1._id_stall_fpu_T_2 \reset } = 2'10
      Size of SAT problem: 66 cells, 400 variables, 986 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: { \io_fpu_sboard_clr \copy1._id_stall_fpu_T_17 \copy1._id_stall_fpu_T_2 \copy1._T_155 \copy1._T_159 \copy2._id_stall_fpu_T_17 \reset } = 7'1101110
    Analyzing resource sharing with $flatten\copy1.$shl$verilog/rocket_clean.sv:201246$75071 ($shl):
      Found 1 activation_patterns using ctrl signal { \copy1.ll_wen \reset }.
      Activation pattern for cell $flatten\copy1.$shl$verilog/rocket_clean.sv:201264$75091: { \io_fpu_sboard_clr \copy2._id_stall_fpu_T_17 \reset } = 3'110
      Activation pattern for cell $flatten\copy1.$shl$verilog/rocket_clean.sv:201264$75091: { \io_fpu_sboard_clr \copy1._id_stall_fpu_T_17 \reset } = 3'110
      Activation pattern for cell $flatten\copy1.$shl$verilog/rocket_clean.sv:201246$75071: { \copy1.ll_wen \reset } = 2'10
      Size of SAT problem: 62 cells, 369 variables, 902 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: { \io_fpu_sboard_clr \copy1._id_stall_fpu_T_17 \copy1.ll_wen \copy2._id_stall_fpu_T_17 \reset } = 5'11110
  Analyzing resource sharing options for $flatten\copy1.$shl$verilog/rocket_clean.sv:201259$75086 ($shl):
    Found 4 activation_patterns using ctrl signal { \copy1._id_stall_fpu_T_12 \copy1._id_stall_fpu_T_17 \copy1._id_stall_fpu_T_7 \copy2._id_stall_fpu_T_12 \copy2._id_stall_fpu_T_17 \reset }.
    Found 2 candidates: $flatten\copy1.$shl$verilog/rocket_clean.sv:201251$75076 $flatten\copy1.$shl$verilog/rocket_clean.sv:201246$75071
    Analyzing resource sharing with $flatten\copy1.$shl$verilog/rocket_clean.sv:201251$75076 ($shl):
      Found 2 activation_patterns using ctrl signal { \copy1._id_stall_fpu_T_2 \copy1._T_155 \copy1._T_159 \reset }.
      Activation pattern for cell $flatten\copy1.$shl$verilog/rocket_clean.sv:201259$75086: { \copy1._id_stall_fpu_T_7 \copy2._id_stall_fpu_T_17 \reset } = 3'110
      Activation pattern for cell $flatten\copy1.$shl$verilog/rocket_clean.sv:201259$75086: { \copy1._id_stall_fpu_T_7 \copy2._id_stall_fpu_T_12 \copy2._id_stall_fpu_T_17 \reset } = 4'1100
      Activation pattern for cell $flatten\copy1.$shl$verilog/rocket_clean.sv:201259$75086: { \copy1._id_stall_fpu_T_17 \copy1._id_stall_fpu_T_7 \reset } = 3'110
      Activation pattern for cell $flatten\copy1.$shl$verilog/rocket_clean.sv:201259$75086: { \copy1._id_stall_fpu_T_12 \copy1._id_stall_fpu_T_17 \copy1._id_stall_fpu_T_7 \reset } = 4'1010
      Activation pattern for cell $flatten\copy1.$shl$verilog/rocket_clean.sv:201251$75076: { \copy1._T_155 \copy1._T_159 \reset } = 3'110
      Activation pattern for cell $flatten\copy1.$shl$verilog/rocket_clean.sv:201251$75076: { \copy1._id_stall_fpu_T_2 \reset } = 2'10
      Size of SAT problem: 66 cells, 416 variables, 1046 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: { \copy1._id_stall_fpu_T_12 \copy1._id_stall_fpu_T_17 \copy1._id_stall_fpu_T_2 \copy1._id_stall_fpu_T_7 \copy1._T_155 \copy1._T_159 \copy2._id_stall_fpu_T_12 \copy2._id_stall_fpu_T_17 \reset } = 9'110111110
    Analyzing resource sharing with $flatten\copy1.$shl$verilog/rocket_clean.sv:201246$75071 ($shl):
      Found 1 activation_patterns using ctrl signal { \copy1.ll_wen \reset }.
      Activation pattern for cell $flatten\copy1.$shl$verilog/rocket_clean.sv:201259$75086: { \copy1._id_stall_fpu_T_7 \copy2._id_stall_fpu_T_17 \reset } = 3'110
      Activation pattern for cell $flatten\copy1.$shl$verilog/rocket_clean.sv:201259$75086: { \copy1._id_stall_fpu_T_7 \copy2._id_stall_fpu_T_12 \copy2._id_stall_fpu_T_17 \reset } = 4'1100
      Activation pattern for cell $flatten\copy1.$shl$verilog/rocket_clean.sv:201259$75086: { \copy1._id_stall_fpu_T_17 \copy1._id_stall_fpu_T_7 \reset } = 3'110
      Activation pattern for cell $flatten\copy1.$shl$verilog/rocket_clean.sv:201259$75086: { \copy1._id_stall_fpu_T_12 \copy1._id_stall_fpu_T_17 \copy1._id_stall_fpu_T_7 \reset } = 4'1010
      Activation pattern for cell $flatten\copy1.$shl$verilog/rocket_clean.sv:201246$75071: { \copy1.ll_wen \reset } = 2'10
      Size of SAT problem: 62 cells, 385 variables, 962 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: { \copy1._id_stall_fpu_T_12 \copy1._id_stall_fpu_T_17 \copy1._id_stall_fpu_T_7 \copy1.ll_wen \copy2._id_stall_fpu_T_12 \copy2._id_stall_fpu_T_17 \reset } = 7'1111110
  Analyzing resource sharing options for $flatten\copy1.$shl$verilog/rocket_clean.sv:201251$75076 ($shl):
    Found 2 activation_patterns using ctrl signal { \copy1._id_stall_fpu_T_2 \copy1._T_155 \copy1._T_159 \reset }.
    Found 1 candidates: $flatten\copy1.$shl$verilog/rocket_clean.sv:201246$75071
    Analyzing resource sharing with $flatten\copy1.$shl$verilog/rocket_clean.sv:201246$75071 ($shl):
      Found 1 activation_patterns using ctrl signal { \copy1.ll_wen \reset }.
      Activation pattern for cell $flatten\copy1.$shl$verilog/rocket_clean.sv:201251$75076: { \copy1._T_155 \copy1._T_159 \reset } = 3'110
      Activation pattern for cell $flatten\copy1.$shl$verilog/rocket_clean.sv:201251$75076: { \copy1._id_stall_fpu_T_2 \reset } = 2'10
      Activation pattern for cell $flatten\copy1.$shl$verilog/rocket_clean.sv:201246$75071: { \copy1.ll_wen \reset } = 2'10
      Size of SAT problem: 39 cells, 251 variables, 607 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: { \copy1._id_stall_fpu_T_2 \copy1.ll_wen \copy1._T_155 \copy1._T_159 \reset } = 5'11010
  Analyzing resource sharing options for $flatten\copy1.$shl$verilog/rocket_clean.sv:201246$75071 ($shl):
    Found 1 activation_patterns using ctrl signal { \copy1.ll_wen \reset }.
    No candidates found.

9. Executing Verilog backend.

9.1. Executing BMUXMAP pass.

9.2. Executing DEMUXMAP pass.
Dumping module `\top'.

Warnings: 12 unique messages, 12 total
End of script. Logfile hash: b3cae4d42e, CPU: user 7.66s system 0.30s, MEM: 834.36 MB peak
Yosys 0.53+81 (git sha1 c21cd300a, clang++ 18.1.8 -fPIC -O3)
Time spent: 64% 2x read_verilog (4 sec), 12% 7x opt_clean (0 sec), ...
yosys -D ASSUME_ON=1 -s scripts/flatten_verilog_temp.ys
Doing smart duplication for rocket_clean...
Transforming Verilog to AIGER format for rocket_clean...

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.53+81 (git sha1 c21cd300a, clang++ 18.1.8 -fPIC -O3)

-- Executing script file `scripts/verilog_to_aig_temp.ys' --

1. Executing Verilog-2005 frontend: output/rocket_clean_exp/flatten_smart.sv
Parsing formal SystemVerilog input from `output/rocket_clean_exp/flatten_smart.sv' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

2. Executing PREP pass.

2.1. Executing HIERARCHY pass (managing design hierarchy).

2.1.1. Analyzing design hierarchy..
Top module:  \top

2.1.2. Analyzing design hierarchy..
Top module:  \top
Removed 0 unused modules.
Module top directly or indirectly contains formal properties -> setting "keep" attribute.

2.2. Executing PROC pass (convert processes to netlists).

2.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:21579$1'.
Cleaned up 1 empty switch.

2.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

2.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 1 redundant assignment.
Promoted 791 assignments to connections.

2.2.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:21420$5677'.
  Set init value: \copy2.wb_reg_xcpt = 1'0
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:21414$5676'.
  Set init value: \copy2.wb_reg_valid = 1'0
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:21411$5675'.
  Set init value: \copy2.wb_reg_replay = 1'0
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:21408$5674'.
  Set init value: \copy2.wb_reg_pc = 40'0000000000000000000000000000000000000000
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:21402$5673'.
  Set init value: \copy2.wb_reg_hls_or_dv = 1'0
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:21399$5672'.
  Set init value: \copy2.wb_reg_flush_pipe = 1'0
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:21396$5671'.
  Set init value: \copy2.wb_reg_cause = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:21390$5670'.
  Set init value: \copy2.wb_ctrl_wxd = 1'0
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:21387$5669'.
  Set init value: \copy2.wb_ctrl_wfd = 1'0
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:21384$5668'.
  Set init value: \copy2.wb_ctrl_mem = 1'0
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:21381$5667'.
  Set init value: \copy2.wb_ctrl_div = 1'0
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:21378$5666'.
  Set init value: \copy2.wb_ctrl_csr = 3'000
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:21312$5665'.
  Set init value: \copy2.rf[9] = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:21311$5664'.
  Set init value: \copy2.rf[8] = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:21310$5663'.
  Set init value: \copy2.rf[7] = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:21309$5662'.
  Set init value: \copy2.rf[6] = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:21308$5661'.
  Set init value: \copy2.rf[5] = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:21307$5660'.
  Set init value: \copy2.rf[4] = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:21306$5659'.
  Set init value: \copy2.rf[3] = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:21305$5658'.
  Set init value: \copy2.rf[30] = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:21304$5657'.
  Set init value: \copy2.rf[2] = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:21303$5656'.
  Set init value: \copy2.rf[29] = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:21302$5655'.
  Set init value: \copy2.rf[28] = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:21301$5654'.
  Set init value: \copy2.rf[27] = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:21300$5653'.
  Set init value: \copy2.rf[26] = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:21299$5652'.
  Set init value: \copy2.rf[25] = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:21298$5651'.
  Set init value: \copy2.rf[24] = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:21297$5650'.
  Set init value: \copy2.rf[23] = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:21296$5649'.
  Set init value: \copy2.rf[22] = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:21295$5648'.
  Set init value: \copy2.rf[21] = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:21294$5647'.
  Set init value: \copy2.rf[20] = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:21293$5646'.
  Set init value: \copy2.rf[1] = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:21292$5645'.
  Set init value: \copy2.rf[19] = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:21291$5644'.
  Set init value: \copy2.rf[18] = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:21290$5643'.
  Set init value: \copy2.rf[17] = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:21289$5642'.
  Set init value: \copy2.rf[16] = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:21288$5641'.
  Set init value: \copy2.rf[15] = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:21287$5640'.
  Set init value: \copy2.rf[14] = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:21286$5639'.
  Set init value: \copy2.rf[13] = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:21285$5638'.
  Set init value: \copy2.rf[12] = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:21284$5637'.
  Set init value: \copy2.rf[11] = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:21283$5636'.
  Set init value: \copy2.rf[10] = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:21282$5635'.
  Set init value: \copy2.rf[0] = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:21241$5634'.
  Set init value: \copy2.mem_reg_xcpt_interrupt = 1'0
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:21238$5633'.
  Set init value: \copy2.mem_reg_xcpt = 1'0
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:21232$5632'.
  Set init value: \copy2.mem_reg_valid = 1'0
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:21229$5631'.
  Set init value: \copy2.mem_reg_store = 1'0
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:21226$5630'.
  Set init value: \copy2.mem_reg_slow_bypass = 1'0
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:21223$5629'.
  Set init value: \copy2.mem_reg_sfence = 1'0
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:21220$5628'.
  Set init value: \copy2.mem_reg_replay = 1'0
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:21217$5627'.
  Set init value: \copy2.mem_reg_pc = 40'0000000000000000000000000000000000000000
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:21214$5626'.
  Set init value: \copy2.mem_reg_load = 1'0
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:21211$5625'.
  Set init value: \copy2.mem_reg_inst = 0
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:21208$5624'.
  Set init value: \copy2.mem_reg_hls_or_dv = 1'0
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:21205$5623'.
  Set init value: \copy2.mem_reg_flush_pipe = 1'0
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:21202$5622'.
  Set init value: \copy2.mem_reg_cause = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:21178$5621'.
  Set init value: \copy2.mem_ctrl_wxd = 1'0
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:21175$5620'.
  Set init value: \copy2.mem_ctrl_wfd = 1'0
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:21172$5619'.
  Set init value: \copy2.mem_ctrl_mem = 1'0
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:21169$5618'.
  Set init value: \copy2.mem_ctrl_jalr = 1'0
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:21166$5617'.
  Set init value: \copy2.mem_ctrl_jal = 1'0
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:21163$5616'.
  Set init value: \copy2.mem_ctrl_fp = 1'0
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:21160$5615'.
  Set init value: \copy2.mem_ctrl_div = 1'0
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:21157$5614'.
  Set init value: \copy2.mem_ctrl_csr = 3'000
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:21154$5613'.
  Set init value: \copy2.mem_ctrl_branch = 1'0
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:21115$5612'.
  Set init value: \copy2.mem_br_taken = 1'0
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:20616$5611'.
  Set init value: \copy2.id_stall_fpu__r = 0
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:20601$5610'.
  Set init value: \copy2.id_reg_pause = 1'0
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:20598$5609'.
  Set init value: \copy2.id_reg_fence = 1'0
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:20210$5608'.
  Set init value: \copy2.ex_reg_xcpt_interrupt = 1'0
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:20207$5607'.
  Set init value: \copy2.ex_reg_xcpt = 1'0
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:20204$5606'.
  Set init value: \copy2.ex_reg_valid = 1'0
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:20189$5605'.
  Set init value: \copy2.ex_reg_rs_bypass_1 = 1'0
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:20186$5604'.
  Set init value: \copy2.ex_reg_rs_bypass_0 = 1'0
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:20183$5603'.
  Set init value: \copy2.ex_reg_replay = 1'0
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:20177$5602'.
  Set init value: \copy2.ex_reg_mem_size = 2'00
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:20174$5601'.
  Set init value: \copy2.ex_reg_load_use = 1'0
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:20171$5600'.
  Set init value: \copy2.ex_reg_inst = 0
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:20168$5599'.
  Set init value: \copy2.ex_reg_flush_pipe = 1'0
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:20165$5598'.
  Set init value: \copy2.ex_reg_cause = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:20128$5597'.
  Set init value: \copy2.ex_ctrl_wxd = 1'0
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:20125$5596'.
  Set init value: \copy2.ex_ctrl_wfd = 1'0
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:20122$5595'.
  Set init value: \copy2.ex_ctrl_sel_imm = 3'000
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:20119$5594'.
  Set init value: \copy2.ex_ctrl_sel_alu2 = 2'00
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:20116$5593'.
  Set init value: \copy2.ex_ctrl_sel_alu1 = 2'00
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:20113$5592'.
  Set init value: \copy2.ex_ctrl_mem_cmd = 5'00000
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:20110$5591'.
  Set init value: \copy2.ex_ctrl_mem = 1'0
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:20107$5590'.
  Set init value: \copy2.ex_ctrl_jalr = 1'0
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:20104$5589'.
  Set init value: \copy2.ex_ctrl_jal = 1'0
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:20098$5588'.
  Set init value: \copy2.ex_ctrl_div = 1'0
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:20095$5587'.
  Set init value: \copy2.ex_ctrl_csr = 3'000
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:20092$5586'.
  Set init value: \copy2.ex_ctrl_branch = 1'0
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:20026$5585'.
  Set init value: \copy2.div_io_kill_REG = 1'0
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:20008$5584'.
  Set init value: \copy2.div.state = 3'000
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:19993$5583'.
  Set init value: \copy2.div.resHi = 1'0
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:19990$5582'.
  Set init value: \copy2.div.req_tag = 5'00000
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:19987$5581'.
  Set init value: \copy2.div.req_dw = 1'0
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:19984$5580'.
  Set init value: \copy2.div.remainder = 130'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:19966$5579'.
  Set init value: \copy2.div.neg_out = 1'0
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:19942$5578'.
  Set init value: \copy2.div.isHi = 1'0
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:19741$5577'.
  Set init value: \copy2.div.divisor = 65'00000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:19597$5576'.
  Set init value: \copy2.div.count = 7'0000000
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:18535$5575'.
  Set init value: \copy2.csr.reg_stvec = 39'000000000000000000000000000000000000000
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:18532$5574'.
  Set init value: \copy2.csr.reg_stval = 40'0000000000000000000000000000000000000000
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:18529$5573'.
  Set init value: \copy2.csr.reg_sscratch = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:18526$5572'.
  Set init value: \copy2.csr.reg_singleStepped = 1'0
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:18523$5571'.
  Set init value: \copy2.csr.reg_sepc = 40'0000000000000000000000000000000000000000
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:18520$5570'.
  Set init value: \copy2.csr.reg_scounteren = 0
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:18517$5569'.
  Set init value: \copy2.csr.reg_scause = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:18406$5568'.
  Set init value: \copy2.csr.reg_pmp_2_cfg_a = 2'0x
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:18388$5567'.
  Set init value: \copy2.csr.reg_pmp_1_cfg_a = 2'0x
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:18370$5566'.
  Set init value: \copy2.csr.reg_pmp_0_cfg_a = 2'0x
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:18364$5565'.
  Set init value: \copy2.csr.reg_mtvec = 0
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:18361$5564'.
  Set init value: \copy2.csr.reg_mtval = 40'0000000000000000000000000000000000000000
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:18358$5563'.
  Set init value: \copy2.csr.reg_mstatus_tw = 1'0
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:18355$5562'.
  Set init value: \copy2.csr.reg_mstatus_tvm = 1'0
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:18352$5561'.
  Set init value: \copy2.csr.reg_mstatus_tsr = 1'0
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:18346$5560'.
  Set init value: \copy2.csr.reg_mstatus_spp = 1'0
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:18343$5559'.
  Set init value: \copy2.csr.reg_mstatus_spie = 1'0
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:18331$5558'.
  Set init value: \copy2.csr.reg_mstatus_mprv = 1'0
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:18325$5557'.
  Set init value: \copy2.csr.reg_mstatus_mpie = 1'0
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:18322$5556'.
  Set init value: \copy2.csr.reg_mstatus_mie = 1'0
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:18319$5555'.
  Set init value: \copy2.csr.reg_mstatus_gva = 1'0
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:18313$5554'.
  Set init value: \copy2.csr.reg_mscratch = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:18310$5553'.
  Set init value: \copy2.csr.reg_misa = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:18307$5552'.
  Set init value: \copy2.csr.reg_mip_stip = 1'0
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:18304$5551'.
  Set init value: \copy2.csr.reg_mip_ssip = 1'0
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:18301$5550'.
  Set init value: \copy2.csr.reg_mip_seip = 1'0
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:18298$5549'.
  Set init value: \copy2.csr.reg_mie = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:18295$5548'.
  Set init value: \copy2.csr.reg_mideleg = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:18292$5547'.
  Set init value: \copy2.csr.reg_mepc = 40'0000000000000000000000000000000000000000
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:18289$5546'.
  Set init value: \copy2.csr.reg_medeleg = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:18286$5545'.
  Set init value: \copy2.csr.reg_mcountinhibit = 3'000
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:18283$5544'.
  Set init value: \copy2.csr.reg_mcounteren = 0
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:18280$5543'.
  Set init value: \copy2.csr.reg_mcause = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:18271$5542'.
  Set init value: \copy2.csr.reg_dscratch = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:18268$5541'.
  Set init value: \copy2.csr.reg_dpc = 40'0000000000000000000000000000000000000000
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:18262$5540'.
  Set init value: \copy2.csr.reg_dcsr_step = 1'0
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:18259$5539'.
  Set init value: \copy2.csr.reg_dcsr_prv = 2'00
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:18256$5538'.
  Set init value: \copy2.csr.reg_dcsr_ebreaku = 1'0
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:18253$5537'.
  Set init value: \copy2.csr.reg_dcsr_ebreaks = 1'0
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:18250$5536'.
  Set init value: \copy2.csr.reg_dcsr_ebreakm = 1'0
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:18247$5535'.
  Set init value: \copy2.csr.reg_dcsr_cause = 3'000
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:18220$5534'.
  Set init value: \copy2.csr.reg_bp_0_control_dmode = 1'0
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:17738$5533'.
  Set init value: \copy2.csr.io_status_cease_r = 1'0
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:15428$5532'.
  Set init value: \copy2.blocked = 1'0
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:15068$5531'.
  Set init value: \copy2._r = 0
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:13461$5530'.
  Set init value: \copy1.wb_reg_xcpt = 1'0
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:13455$5529'.
  Set init value: \copy1.wb_reg_valid = 1'0
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:13452$5528'.
  Set init value: \copy1.wb_reg_replay = 1'0
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:13443$5527'.
  Set init value: \copy1.wb_reg_hls_or_dv = 1'0
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:13440$5526'.
  Set init value: \copy1.wb_reg_flush_pipe = 1'0
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:13437$5525'.
  Set init value: \copy1.wb_reg_cause = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:13431$5524'.
  Set init value: \copy1.wb_ctrl_wxd = 1'0
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:13428$5523'.
  Set init value: \copy1.wb_ctrl_wfd = 1'0
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:13425$5522'.
  Set init value: \copy1.wb_ctrl_mem = 1'0
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:13422$5521'.
  Set init value: \copy1.wb_ctrl_div = 1'0
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:13419$5520'.
  Set init value: \copy1.wb_ctrl_csr = 3'000
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:13353$5519'.
  Set init value: \copy1.rf[9] = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:13352$5518'.
  Set init value: \copy1.rf[8] = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:13351$5517'.
  Set init value: \copy1.rf[7] = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:13350$5516'.
  Set init value: \copy1.rf[6] = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:13349$5515'.
  Set init value: \copy1.rf[5] = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:13348$5514'.
  Set init value: \copy1.rf[4] = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:13347$5513'.
  Set init value: \copy1.rf[3] = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:13346$5512'.
  Set init value: \copy1.rf[30] = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:13345$5511'.
  Set init value: \copy1.rf[2] = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:13344$5510'.
  Set init value: \copy1.rf[29] = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:13343$5509'.
  Set init value: \copy1.rf[28] = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:13342$5508'.
  Set init value: \copy1.rf[27] = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:13341$5507'.
  Set init value: \copy1.rf[26] = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:13340$5506'.
  Set init value: \copy1.rf[25] = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:13339$5505'.
  Set init value: \copy1.rf[24] = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:13338$5504'.
  Set init value: \copy1.rf[23] = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:13337$5503'.
  Set init value: \copy1.rf[22] = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:13336$5502'.
  Set init value: \copy1.rf[21] = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:13335$5501'.
  Set init value: \copy1.rf[20] = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:13334$5500'.
  Set init value: \copy1.rf[1] = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:13333$5499'.
  Set init value: \copy1.rf[19] = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:13332$5498'.
  Set init value: \copy1.rf[18] = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:13331$5497'.
  Set init value: \copy1.rf[17] = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:13330$5496'.
  Set init value: \copy1.rf[16] = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:13329$5495'.
  Set init value: \copy1.rf[15] = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:13328$5494'.
  Set init value: \copy1.rf[14] = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:13327$5493'.
  Set init value: \copy1.rf[13] = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:13326$5492'.
  Set init value: \copy1.rf[12] = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:13325$5491'.
  Set init value: \copy1.rf[11] = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:13324$5490'.
  Set init value: \copy1.rf[10] = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:13323$5489'.
  Set init value: \copy1.rf[0] = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:13282$5488'.
  Set init value: \copy1.mem_reg_xcpt_interrupt = 1'0
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:13279$5487'.
  Set init value: \copy1.mem_reg_xcpt = 1'0
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:13273$5486'.
  Set init value: \copy1.mem_reg_valid = 1'0
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:13270$5485'.
  Set init value: \copy1.mem_reg_store = 1'0
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:13267$5484'.
  Set init value: \copy1.mem_reg_slow_bypass = 1'0
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:13264$5483'.
  Set init value: \copy1.mem_reg_sfence = 1'0
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:13261$5482'.
  Set init value: \copy1.mem_reg_replay = 1'0
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:13258$5481'.
  Set init value: \copy1.mem_reg_pc = 40'0000000000000000000000000000000000000000
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:13255$5480'.
  Set init value: \copy1.mem_reg_load = 1'0
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:13252$5479'.
  Set init value: \copy1.mem_reg_inst = 0
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:13249$5478'.
  Set init value: \copy1.mem_reg_hls_or_dv = 1'0
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:13246$5477'.
  Set init value: \copy1.mem_reg_flush_pipe = 1'0
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:13243$5476'.
  Set init value: \copy1.mem_reg_cause = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:13219$5475'.
  Set init value: \copy1.mem_ctrl_wxd = 1'0
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:13216$5474'.
  Set init value: \copy1.mem_ctrl_wfd = 1'0
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:13213$5473'.
  Set init value: \copy1.mem_ctrl_mem = 1'0
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:13210$5472'.
  Set init value: \copy1.mem_ctrl_jalr = 1'0
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:13207$5471'.
  Set init value: \copy1.mem_ctrl_jal = 1'0
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:13204$5470'.
  Set init value: \copy1.mem_ctrl_fp = 1'0
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:13201$5469'.
  Set init value: \copy1.mem_ctrl_div = 1'0
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:13198$5468'.
  Set init value: \copy1.mem_ctrl_csr = 3'000
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:13195$5467'.
  Set init value: \copy1.mem_ctrl_branch = 1'0
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:13156$5466'.
  Set init value: \copy1.mem_br_taken = 1'0
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:12706$5465'.
  Set init value: \copy1.init = 1'0
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:12691$5464'.
  Set init value: \copy1.id_stall_fpu__r = 0
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:12676$5463'.
  Set init value: \copy1.id_reg_pause = 1'0
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:12673$5462'.
  Set init value: \copy1.id_reg_fence = 1'0
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:12285$5461'.
  Set init value: \copy1.ex_reg_xcpt_interrupt = 1'0
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:12282$5460'.
  Set init value: \copy1.ex_reg_xcpt = 1'0
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:12279$5459'.
  Set init value: \copy1.ex_reg_valid = 1'0
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:12264$5458'.
  Set init value: \copy1.ex_reg_rs_bypass_1 = 1'0
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:12261$5457'.
  Set init value: \copy1.ex_reg_rs_bypass_0 = 1'0
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:12258$5456'.
  Set init value: \copy1.ex_reg_replay = 1'0
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:12255$5455'.
  Set init value: \copy1.ex_reg_pc = 40'0000000000000000000000000000000000000000
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:12249$5454'.
  Set init value: \copy1.ex_reg_load_use = 1'0
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:12246$5453'.
  Set init value: \copy1.ex_reg_inst = 0
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:12243$5452'.
  Set init value: \copy1.ex_reg_flush_pipe = 1'0
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:12240$5451'.
  Set init value: \copy1.ex_reg_cause = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:12203$5450'.
  Set init value: \copy1.ex_ctrl_wxd = 1'0
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:12200$5449'.
  Set init value: \copy1.ex_ctrl_wfd = 1'0
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:12197$5448'.
  Set init value: \copy1.ex_ctrl_sel_imm = 3'000
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:12194$5447'.
  Set init value: \copy1.ex_ctrl_sel_alu2 = 2'00
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:12191$5446'.
  Set init value: \copy1.ex_ctrl_sel_alu1 = 2'00
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:12185$5445'.
  Set init value: \copy1.ex_ctrl_mem = 1'0
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:12182$5444'.
  Set init value: \copy1.ex_ctrl_jalr = 1'0
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:12179$5443'.
  Set init value: \copy1.ex_ctrl_jal = 1'0
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:12173$5442'.
  Set init value: \copy1.ex_ctrl_div = 1'0
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:12170$5441'.
  Set init value: \copy1.ex_ctrl_csr = 3'000
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:12167$5440'.
  Set init value: \copy1.ex_ctrl_branch = 1'0
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:12100$5439'.
  Set init value: \copy1.div_io_kill_REG = 1'0
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:12082$5438'.
  Set init value: \copy1.div.state = 3'000
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:12067$5437'.
  Set init value: \copy1.div.resHi = 1'0
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:12061$5436'.
  Set init value: \copy1.div.req_dw = 1'0
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:12058$5435'.
  Set init value: \copy1.div.remainder = 130'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:12040$5434'.
  Set init value: \copy1.div.neg_out = 1'0
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:12016$5433'.
  Set init value: \copy1.div.isHi = 1'0
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:11816$5432'.
  Set init value: \copy1.div.divisor = 65'00000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:11672$5431'.
  Set init value: \copy1.div.count = 7'0000000
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:10608$5430'.
  Set init value: \copy1.csr.reg_wfi = 1'0
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:10605$5429'.
  Set init value: \copy1.csr.reg_stvec = 39'000000000000000000000000000000000000000
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:10602$5428'.
  Set init value: \copy1.csr.reg_stval = 40'0000000000000000000000000000000000000000
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:10599$5427'.
  Set init value: \copy1.csr.reg_sscratch = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:10596$5426'.
  Set init value: \copy1.csr.reg_singleStepped = 1'0
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:10593$5425'.
  Set init value: \copy1.csr.reg_sepc = 40'0000000000000000000000000000000000000000
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:10590$5424'.
  Set init value: \copy1.csr.reg_scounteren = 0
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:10587$5423'.
  Set init value: \copy1.csr.reg_scause = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:10584$5422'.
  Set init value: \copy1.csr.reg_satp_ppn = 44'00000000000000000000000000000000000000000000
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:10578$5421'.
  Set init value: \copy1.csr.reg_pmp_7_cfg_x = 1'0
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:10575$5420'.
  Set init value: \copy1.csr.reg_pmp_7_cfg_w = 1'0
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:10572$5419'.
  Set init value: \copy1.csr.reg_pmp_7_cfg_r = 1'0
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:10569$5418'.
  Set init value: \copy1.csr.reg_pmp_7_cfg_l = 1'0
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:10560$5417'.
  Set init value: \copy1.csr.reg_pmp_6_cfg_x = 1'0
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:10557$5416'.
  Set init value: \copy1.csr.reg_pmp_6_cfg_w = 1'0
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:10554$5415'.
  Set init value: \copy1.csr.reg_pmp_6_cfg_r = 1'0
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:10551$5414'.
  Set init value: \copy1.csr.reg_pmp_6_cfg_l = 1'0
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:10542$5413'.
  Set init value: \copy1.csr.reg_pmp_5_cfg_x = 1'0
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:10539$5412'.
  Set init value: \copy1.csr.reg_pmp_5_cfg_w = 1'0
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:10536$5411'.
  Set init value: \copy1.csr.reg_pmp_5_cfg_r = 1'0
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:10533$5410'.
  Set init value: \copy1.csr.reg_pmp_5_cfg_l = 1'0
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:10524$5409'.
  Set init value: \copy1.csr.reg_pmp_4_cfg_x = 1'0
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:10521$5408'.
  Set init value: \copy1.csr.reg_pmp_4_cfg_w = 1'0
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:10518$5407'.
  Set init value: \copy1.csr.reg_pmp_4_cfg_r = 1'0
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:10515$5406'.
  Set init value: \copy1.csr.reg_pmp_4_cfg_l = 1'0
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:10512$5405'.
  Set init value: \copy1.csr.reg_pmp_4_cfg_a = 2'0x
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:10506$5404'.
  Set init value: \copy1.csr.reg_pmp_3_cfg_x = 1'0
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:10503$5403'.
  Set init value: \copy1.csr.reg_pmp_3_cfg_w = 1'0
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:10500$5402'.
  Set init value: \copy1.csr.reg_pmp_3_cfg_r = 1'0
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:10497$5401'.
  Set init value: \copy1.csr.reg_pmp_3_cfg_l = 1'0
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:10488$5400'.
  Set init value: \copy1.csr.reg_pmp_2_cfg_x = 1'0
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:10485$5399'.
  Set init value: \copy1.csr.reg_pmp_2_cfg_w = 1'0
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:10482$5398'.
  Set init value: \copy1.csr.reg_pmp_2_cfg_r = 1'0
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:10479$5397'.
  Set init value: \copy1.csr.reg_pmp_2_cfg_l = 1'0
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:10476$5396'.
  Set init value: \copy1.csr.reg_pmp_2_cfg_a = 2'0x
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:10470$5395'.
  Set init value: \copy1.csr.reg_pmp_1_cfg_x = 1'0
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:10467$5394'.
  Set init value: \copy1.csr.reg_pmp_1_cfg_w = 1'0
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:10464$5393'.
  Set init value: \copy1.csr.reg_pmp_1_cfg_r = 1'0
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:10461$5392'.
  Set init value: \copy1.csr.reg_pmp_1_cfg_l = 1'0
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:10458$5391'.
  Set init value: \copy1.csr.reg_pmp_1_cfg_a = 2'0x
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:10452$5390'.
  Set init value: \copy1.csr.reg_pmp_0_cfg_x = 1'0
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:10443$5389'.
  Set init value: \copy1.csr.reg_pmp_0_cfg_l = 1'0
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:10440$5388'.
  Set init value: \copy1.csr.reg_pmp_0_cfg_a = 2'0x
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:10434$5387'.
  Set init value: \copy1.csr.reg_mtvec = 0
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:10431$5386'.
  Set init value: \copy1.csr.reg_mtval = 40'0000000000000000000000000000000000000000
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:10428$5385'.
  Set init value: \copy1.csr.reg_mstatus_tw = 1'0
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:10425$5384'.
  Set init value: \copy1.csr.reg_mstatus_tvm = 1'0
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:10422$5383'.
  Set init value: \copy1.csr.reg_mstatus_tsr = 1'0
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:10419$5382'.
  Set init value: \copy1.csr.reg_mstatus_sum = 1'0
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:10416$5381'.
  Set init value: \copy1.csr.reg_mstatus_spp = 1'0
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:10413$5380'.
  Set init value: \copy1.csr.reg_mstatus_spie = 1'0
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:10410$5379'.
  Set init value: \copy1.csr.reg_mstatus_sie = 1'0
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:10404$5378'.
  Set init value: \copy1.csr.reg_mstatus_mxr = 1'0
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:10401$5377'.
  Set init value: \copy1.csr.reg_mstatus_mprv = 1'0
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:10395$5376'.
  Set init value: \copy1.csr.reg_mstatus_mpie = 1'0
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:10392$5375'.
  Set init value: \copy1.csr.reg_mstatus_mie = 1'0
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:10389$5374'.
  Set init value: \copy1.csr.reg_mstatus_gva = 1'0
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:10383$5373'.
  Set init value: \copy1.csr.reg_mscratch = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:10380$5372'.
  Set init value: \copy1.csr.reg_misa = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:10377$5371'.
  Set init value: \copy1.csr.reg_mip_stip = 1'0
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:10374$5370'.
  Set init value: \copy1.csr.reg_mip_ssip = 1'0
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:10371$5369'.
  Set init value: \copy1.csr.reg_mip_seip = 1'0
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:10368$5368'.
  Set init value: \copy1.csr.reg_mie = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:10365$5367'.
  Set init value: \copy1.csr.reg_mideleg = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:10362$5366'.
  Set init value: \copy1.csr.reg_mepc = 40'0000000000000000000000000000000000000000
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:10359$5365'.
  Set init value: \copy1.csr.reg_medeleg = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:10356$5364'.
  Set init value: \copy1.csr.reg_mcountinhibit = 3'000
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:10353$5363'.
  Set init value: \copy1.csr.reg_mcounteren = 0
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:10350$5362'.
  Set init value: \copy1.csr.reg_mcause = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:10341$5361'.
  Set init value: \copy1.csr.reg_dscratch = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:10338$5360'.
  Set init value: \copy1.csr.reg_dpc = 40'0000000000000000000000000000000000000000
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:10332$5359'.
  Set init value: \copy1.csr.reg_dcsr_step = 1'0
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:10329$5358'.
  Set init value: \copy1.csr.reg_dcsr_prv = 2'00
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:10326$5357'.
  Set init value: \copy1.csr.reg_dcsr_ebreaku = 1'0
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:10323$5356'.
  Set init value: \copy1.csr.reg_dcsr_ebreaks = 1'0
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:10320$5355'.
  Set init value: \copy1.csr.reg_dcsr_ebreakm = 1'0
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:10317$5354'.
  Set init value: \copy1.csr.reg_dcsr_cause = 3'000
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:10302$5353'.
  Set init value: \copy1.csr.reg_bp_0_control_tmatch = 2'00
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:10290$5352'.
  Set init value: \copy1.csr.reg_bp_0_control_dmode = 1'0
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:9808$5351'.
  Set init value: \copy1.csr.io_status_cease_r = 1'0
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:7504$5350'.
  Set init value: \copy1.blocked = 1'0
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:7143$5349'.
  Set init value: \copy1._r = 0
Found init rule in `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:5549$5348'.
  Set init value: \assume_1_violate = 1'0

2.2.5. Executing PROC_ARST pass (detect async resets in processes).

2.2.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

2.2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:21420$5677'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:21414$5676'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:21411$5675'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:21408$5674'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:21402$5673'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:21399$5672'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:21396$5671'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:21390$5670'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:21387$5669'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:21384$5668'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:21381$5667'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:21378$5666'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:21312$5665'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:21311$5664'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:21310$5663'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:21309$5662'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:21308$5661'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:21307$5660'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:21306$5659'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:21305$5658'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:21304$5657'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:21303$5656'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:21302$5655'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:21301$5654'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:21300$5653'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:21299$5652'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:21298$5651'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:21297$5650'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:21296$5649'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:21295$5648'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:21294$5647'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:21293$5646'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:21292$5645'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:21291$5644'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:21290$5643'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:21289$5642'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:21288$5641'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:21287$5640'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:21286$5639'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:21285$5638'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:21284$5637'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:21283$5636'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:21282$5635'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:21241$5634'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:21238$5633'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:21232$5632'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:21229$5631'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:21226$5630'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:21223$5629'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:21220$5628'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:21217$5627'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:21214$5626'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:21211$5625'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:21208$5624'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:21205$5623'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:21202$5622'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:21178$5621'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:21175$5620'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:21172$5619'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:21169$5618'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:21166$5617'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:21163$5616'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:21160$5615'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:21157$5614'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:21154$5613'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:21115$5612'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:20616$5611'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:20601$5610'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:20598$5609'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:20210$5608'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:20207$5607'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:20204$5606'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:20189$5605'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:20186$5604'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:20183$5603'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:20177$5602'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:20174$5601'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:20171$5600'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:20168$5599'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:20165$5598'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:20128$5597'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:20125$5596'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:20122$5595'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:20119$5594'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:20116$5593'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:20113$5592'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:20110$5591'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:20107$5590'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:20104$5589'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:20098$5588'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:20095$5587'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:20092$5586'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:20026$5585'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:20008$5584'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:19993$5583'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:19990$5582'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:19987$5581'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:19984$5580'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:19966$5579'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:19942$5578'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:19741$5577'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:19597$5576'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:18535$5575'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:18532$5574'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:18529$5573'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:18526$5572'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:18523$5571'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:18520$5570'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:18517$5569'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:18406$5568'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:18388$5567'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:18370$5566'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:18364$5565'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:18361$5564'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:18358$5563'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:18355$5562'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:18352$5561'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:18346$5560'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:18343$5559'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:18331$5558'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:18325$5557'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:18322$5556'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:18319$5555'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:18313$5554'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:18310$5553'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:18307$5552'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:18304$5551'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:18301$5550'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:18298$5549'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:18295$5548'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:18292$5547'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:18289$5546'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:18286$5545'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:18283$5544'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:18280$5543'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:18271$5542'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:18268$5541'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:18262$5540'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:18259$5539'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:18256$5538'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:18253$5537'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:18250$5536'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:18247$5535'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:18220$5534'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:17738$5533'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:15428$5532'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:15068$5531'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:13461$5530'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:13455$5529'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:13452$5528'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:13443$5527'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:13440$5526'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:13437$5525'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:13431$5524'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:13428$5523'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:13425$5522'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:13422$5521'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:13419$5520'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:13353$5519'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:13352$5518'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:13351$5517'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:13350$5516'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:13349$5515'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:13348$5514'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:13347$5513'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:13346$5512'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:13345$5511'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:13344$5510'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:13343$5509'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:13342$5508'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:13341$5507'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:13340$5506'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:13339$5505'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:13338$5504'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:13337$5503'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:13336$5502'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:13335$5501'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:13334$5500'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:13333$5499'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:13332$5498'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:13331$5497'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:13330$5496'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:13329$5495'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:13328$5494'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:13327$5493'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:13326$5492'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:13325$5491'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:13324$5490'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:13323$5489'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:13282$5488'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:13279$5487'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:13273$5486'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:13270$5485'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:13267$5484'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:13264$5483'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:13261$5482'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:13258$5481'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:13255$5480'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:13252$5479'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:13249$5478'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:13246$5477'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:13243$5476'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:13219$5475'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:13216$5474'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:13213$5473'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:13210$5472'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:13207$5471'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:13204$5470'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:13201$5469'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:13198$5468'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:13195$5467'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:13156$5466'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:12706$5465'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:12691$5464'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:12676$5463'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:12673$5462'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:12285$5461'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:12282$5460'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:12279$5459'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:12264$5458'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:12261$5457'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:12258$5456'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:12255$5455'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:12249$5454'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:12246$5453'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:12243$5452'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:12240$5451'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:12203$5450'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:12200$5449'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:12197$5448'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:12194$5447'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:12191$5446'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:12185$5445'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:12182$5444'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:12179$5443'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:12173$5442'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:12170$5441'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:12167$5440'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:12100$5439'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:12082$5438'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:12067$5437'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:12061$5436'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:12058$5435'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:12040$5434'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:12016$5433'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:11816$5432'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:11672$5431'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:10608$5430'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:10605$5429'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:10602$5428'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:10599$5427'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:10596$5426'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:10593$5425'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:10590$5424'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:10587$5423'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:10584$5422'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:10578$5421'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:10575$5420'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:10572$5419'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:10569$5418'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:10560$5417'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:10557$5416'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:10554$5415'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:10551$5414'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:10542$5413'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:10539$5412'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:10536$5411'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:10533$5410'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:10524$5409'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:10521$5408'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:10518$5407'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:10515$5406'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:10512$5405'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:10506$5404'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:10503$5403'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:10500$5402'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:10497$5401'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:10488$5400'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:10485$5399'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:10482$5398'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:10479$5397'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:10476$5396'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:10470$5395'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:10467$5394'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:10464$5393'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:10461$5392'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:10458$5391'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:10452$5390'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:10443$5389'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:10440$5388'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:10434$5387'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:10431$5386'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:10428$5385'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:10425$5384'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:10422$5383'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:10419$5382'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:10416$5381'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:10413$5380'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:10410$5379'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:10404$5378'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:10401$5377'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:10395$5376'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:10392$5375'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:10389$5374'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:10383$5373'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:10380$5372'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:10377$5371'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:10374$5370'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:10371$5369'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:10368$5368'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:10365$5367'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:10362$5366'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:10359$5365'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:10356$5364'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:10353$5363'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:10350$5362'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:10341$5361'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:10338$5360'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:10332$5359'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:10329$5358'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:10326$5357'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:10323$5356'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:10320$5355'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:10317$5354'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:10302$5353'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:10290$5352'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:9808$5351'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:7504$5350'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:7143$5349'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:5549$5348'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:27783$5347'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:27777$5343'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:27775$5342'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:27773$5341'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:27771$5340'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:27769$5339'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:27767$5338'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:27765$5337'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:27763$5336'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:27761$5335'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:27759$5334'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:27757$5333'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:27755$5332'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:27753$5331'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:27751$5330'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:27749$5329'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:27747$5328'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:27745$5327'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:27743$5326'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:27741$5325'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:27739$5324'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:27737$5323'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:27735$5322'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:27733$5321'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:27731$5320'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:27729$5319'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:27727$5318'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:27725$5317'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:27723$5316'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:27721$5315'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:27719$5314'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:27717$5313'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:27537$5134'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:27535$5133'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:27533$5132'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:27531$5131'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:27529$5130'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:27527$5129'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:27525$5128'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:27523$5127'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:27521$5126'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:27519$5125'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:27517$5124'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:27515$5123'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:27513$5122'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:27511$5121'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:27509$5120'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:27507$5119'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:27505$5118'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:27503$5117'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:27501$5116'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:27499$5115'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:27497$5114'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:27495$5113'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:27493$5112'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:27491$5111'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:27489$5110'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:27487$5109'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:27485$5108'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:27483$5107'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:27481$5106'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:27479$5105'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:27477$5104'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:27133$4761'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:27130$4760'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:27127$4759'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:27124$4758'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:27121$4757'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:27118$4756'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:27115$4755'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:27112$4754'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:27109$4753'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26567$4214'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26564$4213'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26561$4212'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26558$4211'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26555$4210'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26552$4209'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26549$4208'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26546$4207'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26543$4206'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26540$4205'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26537$4204'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26534$4203'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26531$4202'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26528$4201'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26525$4200'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26522$4199'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26519$4198'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26516$4197'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26513$4196'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26510$4195'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26507$4194'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26504$4193'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26501$4192'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26498$4191'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26495$4190'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26492$4189'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26489$4188'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26486$4187'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26483$4186'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26480$4185'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26477$4184'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26474$4183'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26471$4182'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26468$4181'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26465$4180'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26462$4179'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26459$4178'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26456$4177'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26453$4176'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26450$4175'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26447$4174'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26444$4173'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26441$4172'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26438$4171'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26435$4170'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26432$4169'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26429$4168'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26426$4167'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26423$4166'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26420$4165'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26417$4164'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26414$4163'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26411$4162'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26408$4161'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26405$4160'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26402$4159'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26399$4158'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26396$4157'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26393$4156'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26390$4155'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26387$4154'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26384$4153'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26381$4152'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26378$4151'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26375$4150'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26372$4149'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26369$4148'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26366$4147'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26363$4146'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26360$4145'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26357$4144'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26354$4143'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26351$4142'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26348$4141'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26345$4140'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26342$4139'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26339$4138'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26336$4137'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26333$4136'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26330$4135'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26327$4134'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26324$4133'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26321$4132'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26318$4131'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26315$4130'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26312$4129'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26309$4128'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26306$4127'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26303$4126'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26300$4125'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26297$4124'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26294$4123'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26291$4122'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26288$4121'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26285$4120'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26282$4119'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26279$4118'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26276$4117'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26273$4116'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26270$4115'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26267$4114'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26264$4113'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26261$4112'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26258$4111'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26255$4110'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26252$4109'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26249$4108'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26246$4107'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26243$4106'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26240$4105'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26237$4104'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26234$4103'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26231$4102'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26228$4101'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:25597$3470'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:25594$3469'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:25591$3468'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:25588$3467'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:25585$3466'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:25582$3465'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:25579$3464'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:25576$3463'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:25573$3462'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:25570$3461'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:25567$3460'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:25564$3459'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:25561$3458'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:25558$3457'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:25555$3456'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:25552$3455'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:25549$3454'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:25546$3453'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:25543$3452'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:25540$3451'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:25537$3450'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:25534$3449'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:25531$3448'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:25528$3447'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:25525$3446'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:25522$3445'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:25519$3444'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:25516$3443'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:25513$3442'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:25510$3441'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:25507$3440'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:25504$3439'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:25501$3438'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:25498$3437'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:25495$3436'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:25492$3435'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:25489$3434'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:25486$3433'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:25483$3432'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:25480$3431'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:25477$3430'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:25474$3429'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:25471$3428'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:25468$3427'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:25465$3426'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:25462$3425'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:25459$3424'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:25456$3423'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:25453$3422'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:25450$3421'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:25447$3420'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:25444$3419'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:25441$3418'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:25438$3417'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:25435$3416'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:25432$3415'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:25429$3414'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:25426$3413'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:25423$3412'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:25420$3411'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:25417$3410'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:25414$3409'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:25411$3408'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:25408$3407'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:25405$3406'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:25402$3405'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:25399$3404'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:25396$3403'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:25393$3402'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:25390$3401'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:25387$3400'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:25384$3399'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:25381$3398'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:25378$3397'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:25375$3396'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:24769$2792'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:24766$2791'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:24763$2790'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:24760$2789'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:24757$2788'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:24754$2787'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:24751$2786'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:24748$2785'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:24745$2784'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:24202$2244'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:24199$2243'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:24196$2242'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:24193$2241'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:24190$2240'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:24187$2239'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:24184$2238'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:24181$2237'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:24178$2236'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:24175$2235'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:24172$2234'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:24169$2233'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:24166$2232'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:24163$2231'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:24160$2230'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:24157$2229'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:24154$2228'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:24151$2227'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:24148$2226'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:24145$2225'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:24142$2224'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:24139$2223'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:24136$2222'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:24133$2221'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:24130$2220'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:24127$2219'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:24124$2218'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:24121$2217'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:24118$2216'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:24115$2215'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:24112$2214'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:24109$2213'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:24106$2212'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:24103$2211'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:24100$2210'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:24097$2209'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:24094$2208'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:24091$2207'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:24088$2206'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:24085$2205'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:24082$2204'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:24079$2203'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:24076$2202'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:24073$2201'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:24070$2200'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:24067$2199'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:24064$2198'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:24061$2197'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:24058$2196'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:24055$2195'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:24052$2194'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:24049$2193'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:24046$2192'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:24043$2191'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:24040$2190'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:24037$2189'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:24034$2188'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:24031$2187'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:24028$2186'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:24025$2185'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:24022$2184'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:24019$2183'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:24016$2182'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:24013$2181'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:24010$2180'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:24007$2179'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:24004$2178'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:24001$2177'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:23998$2176'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:23995$2175'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:23992$2174'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:23989$2173'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:23986$2172'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:23983$2171'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:23980$2170'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:23977$2169'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:23974$2168'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:23971$2167'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:23968$2166'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:23965$2165'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:23962$2164'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:23959$2163'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:23956$2162'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:23953$2161'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:23950$2160'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:23947$2159'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:23944$2158'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:23941$2157'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:23938$2156'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:23935$2155'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:23932$2154'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:23929$2153'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:23926$2152'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:23923$2151'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:23920$2150'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:23917$2149'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:23914$2148'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:23911$2147'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:23908$2146'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:23905$2145'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:23902$2144'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:23899$2143'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:23896$2142'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:23893$2141'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:23890$2140'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:23887$2139'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:23884$2138'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:23881$2137'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:23878$2136'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:23875$2135'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:23872$2134'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:23869$2133'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:23866$2132'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:23863$2131'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:22905$1173'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:22902$1172'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:22899$1171'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:22896$1170'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:22893$1169'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:22890$1168'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:22887$1167'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:22884$1166'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:22881$1165'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:22878$1164'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:22875$1163'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:22872$1162'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:22869$1161'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:22866$1160'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:22863$1159'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:22860$1158'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:22857$1157'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:22854$1156'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:22851$1155'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:22848$1154'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:22845$1153'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:22842$1152'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:22839$1151'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:22836$1150'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:22833$1149'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:22830$1148'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:22827$1147'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:22824$1146'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:22821$1145'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:22818$1144'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:22815$1143'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:22812$1142'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:22809$1141'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:22806$1140'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:22803$1139'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:22800$1138'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:22797$1137'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:22794$1136'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:22791$1135'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:22788$1134'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:22785$1133'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:22782$1132'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:22779$1131'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:22776$1130'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:22773$1129'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:22770$1128'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:22767$1127'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:22764$1126'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:22761$1125'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:22758$1124'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:22755$1123'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:22752$1122'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:22749$1121'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:22746$1120'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:22743$1119'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:22740$1118'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:22737$1117'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:22734$1116'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:22731$1115'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:22728$1114'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:22725$1113'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:22722$1112'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:22719$1111'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:22716$1110'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:22713$1109'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:22710$1108'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:22707$1107'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:22704$1106'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:22701$1105'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:22698$1104'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:22695$1103'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:22692$1102'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:22689$1101'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:22686$1100'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:22683$1099'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:22680$1098'.
Creating decoders for process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:21579$1'.

2.2.8. Executing PROC_DLATCH pass (convert process syncs to latches).

2.2.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\top.\assume_1_violate' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:27783$5347'.
  created $dff cell `$procdff$5683' with positive edge clock.
Creating register for signal `\top.\copy2.rf[9]' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:27777$5343'.
  created $dff cell `$procdff$5684' with positive edge clock.
Creating register for signal `\top.\copy2.rf[8]' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:27775$5342'.
  created $dff cell `$procdff$5685' with positive edge clock.
Creating register for signal `\top.\copy2.rf[7]' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:27773$5341'.
  created $dff cell `$procdff$5686' with positive edge clock.
Creating register for signal `\top.\copy2.rf[6]' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:27771$5340'.
  created $dff cell `$procdff$5687' with positive edge clock.
Creating register for signal `\top.\copy2.rf[5]' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:27769$5339'.
  created $dff cell `$procdff$5688' with positive edge clock.
Creating register for signal `\top.\copy2.rf[4]' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:27767$5338'.
  created $dff cell `$procdff$5689' with positive edge clock.
Creating register for signal `\top.\copy2.rf[3]' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:27765$5337'.
  created $dff cell `$procdff$5690' with positive edge clock.
Creating register for signal `\top.\copy2.rf[30]' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:27763$5336'.
  created $dff cell `$procdff$5691' with positive edge clock.
Creating register for signal `\top.\copy2.rf[2]' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:27761$5335'.
  created $dff cell `$procdff$5692' with positive edge clock.
Creating register for signal `\top.\copy2.rf[29]' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:27759$5334'.
  created $dff cell `$procdff$5693' with positive edge clock.
Creating register for signal `\top.\copy2.rf[28]' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:27757$5333'.
  created $dff cell `$procdff$5694' with positive edge clock.
Creating register for signal `\top.\copy2.rf[27]' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:27755$5332'.
  created $dff cell `$procdff$5695' with positive edge clock.
Creating register for signal `\top.\copy2.rf[26]' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:27753$5331'.
  created $dff cell `$procdff$5696' with positive edge clock.
Creating register for signal `\top.\copy2.rf[25]' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:27751$5330'.
  created $dff cell `$procdff$5697' with positive edge clock.
Creating register for signal `\top.\copy2.rf[24]' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:27749$5329'.
  created $dff cell `$procdff$5698' with positive edge clock.
Creating register for signal `\top.\copy2.rf[23]' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:27747$5328'.
  created $dff cell `$procdff$5699' with positive edge clock.
Creating register for signal `\top.\copy2.rf[22]' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:27745$5327'.
  created $dff cell `$procdff$5700' with positive edge clock.
Creating register for signal `\top.\copy2.rf[21]' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:27743$5326'.
  created $dff cell `$procdff$5701' with positive edge clock.
Creating register for signal `\top.\copy2.rf[20]' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:27741$5325'.
  created $dff cell `$procdff$5702' with positive edge clock.
Creating register for signal `\top.\copy2.rf[1]' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:27739$5324'.
  created $dff cell `$procdff$5703' with positive edge clock.
Creating register for signal `\top.\copy2.rf[19]' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:27737$5323'.
  created $dff cell `$procdff$5704' with positive edge clock.
Creating register for signal `\top.\copy2.rf[18]' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:27735$5322'.
  created $dff cell `$procdff$5705' with positive edge clock.
Creating register for signal `\top.\copy2.rf[17]' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:27733$5321'.
  created $dff cell `$procdff$5706' with positive edge clock.
Creating register for signal `\top.\copy2.rf[16]' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:27731$5320'.
  created $dff cell `$procdff$5707' with positive edge clock.
Creating register for signal `\top.\copy2.rf[15]' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:27729$5319'.
  created $dff cell `$procdff$5708' with positive edge clock.
Creating register for signal `\top.\copy2.rf[14]' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:27727$5318'.
  created $dff cell `$procdff$5709' with positive edge clock.
Creating register for signal `\top.\copy2.rf[13]' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:27725$5317'.
  created $dff cell `$procdff$5710' with positive edge clock.
Creating register for signal `\top.\copy2.rf[12]' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:27723$5316'.
  created $dff cell `$procdff$5711' with positive edge clock.
Creating register for signal `\top.\copy2.rf[11]' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:27721$5315'.
  created $dff cell `$procdff$5712' with positive edge clock.
Creating register for signal `\top.\copy2.rf[10]' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:27719$5314'.
  created $dff cell `$procdff$5713' with positive edge clock.
Creating register for signal `\top.\copy2.rf[0]' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:27717$5313'.
  created $dff cell `$procdff$5714' with positive edge clock.
Creating register for signal `\top.\copy1.rf[9]' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:27537$5134'.
  created $dff cell `$procdff$5715' with positive edge clock.
Creating register for signal `\top.\copy1.rf[8]' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:27535$5133'.
  created $dff cell `$procdff$5716' with positive edge clock.
Creating register for signal `\top.\copy1.rf[7]' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:27533$5132'.
  created $dff cell `$procdff$5717' with positive edge clock.
Creating register for signal `\top.\copy1.rf[6]' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:27531$5131'.
  created $dff cell `$procdff$5718' with positive edge clock.
Creating register for signal `\top.\copy1.rf[5]' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:27529$5130'.
  created $dff cell `$procdff$5719' with positive edge clock.
Creating register for signal `\top.\copy1.rf[4]' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:27527$5129'.
  created $dff cell `$procdff$5720' with positive edge clock.
Creating register for signal `\top.\copy1.rf[3]' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:27525$5128'.
  created $dff cell `$procdff$5721' with positive edge clock.
Creating register for signal `\top.\copy1.rf[30]' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:27523$5127'.
  created $dff cell `$procdff$5722' with positive edge clock.
Creating register for signal `\top.\copy1.rf[2]' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:27521$5126'.
  created $dff cell `$procdff$5723' with positive edge clock.
Creating register for signal `\top.\copy1.rf[29]' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:27519$5125'.
  created $dff cell `$procdff$5724' with positive edge clock.
Creating register for signal `\top.\copy1.rf[28]' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:27517$5124'.
  created $dff cell `$procdff$5725' with positive edge clock.
Creating register for signal `\top.\copy1.rf[27]' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:27515$5123'.
  created $dff cell `$procdff$5726' with positive edge clock.
Creating register for signal `\top.\copy1.rf[26]' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:27513$5122'.
  created $dff cell `$procdff$5727' with positive edge clock.
Creating register for signal `\top.\copy1.rf[25]' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:27511$5121'.
  created $dff cell `$procdff$5728' with positive edge clock.
Creating register for signal `\top.\copy1.rf[24]' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:27509$5120'.
  created $dff cell `$procdff$5729' with positive edge clock.
Creating register for signal `\top.\copy1.rf[23]' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:27507$5119'.
  created $dff cell `$procdff$5730' with positive edge clock.
Creating register for signal `\top.\copy1.rf[22]' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:27505$5118'.
  created $dff cell `$procdff$5731' with positive edge clock.
Creating register for signal `\top.\copy1.rf[21]' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:27503$5117'.
  created $dff cell `$procdff$5732' with positive edge clock.
Creating register for signal `\top.\copy1.rf[20]' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:27501$5116'.
  created $dff cell `$procdff$5733' with positive edge clock.
Creating register for signal `\top.\copy1.rf[1]' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:27499$5115'.
  created $dff cell `$procdff$5734' with positive edge clock.
Creating register for signal `\top.\copy1.rf[19]' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:27497$5114'.
  created $dff cell `$procdff$5735' with positive edge clock.
Creating register for signal `\top.\copy1.rf[18]' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:27495$5113'.
  created $dff cell `$procdff$5736' with positive edge clock.
Creating register for signal `\top.\copy1.rf[17]' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:27493$5112'.
  created $dff cell `$procdff$5737' with positive edge clock.
Creating register for signal `\top.\copy1.rf[16]' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:27491$5111'.
  created $dff cell `$procdff$5738' with positive edge clock.
Creating register for signal `\top.\copy1.rf[15]' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:27489$5110'.
  created $dff cell `$procdff$5739' with positive edge clock.
Creating register for signal `\top.\copy1.rf[14]' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:27487$5109'.
  created $dff cell `$procdff$5740' with positive edge clock.
Creating register for signal `\top.\copy1.rf[13]' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:27485$5108'.
  created $dff cell `$procdff$5741' with positive edge clock.
Creating register for signal `\top.\copy1.rf[12]' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:27483$5107'.
  created $dff cell `$procdff$5742' with positive edge clock.
Creating register for signal `\top.\copy1.rf[11]' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:27481$5106'.
  created $dff cell `$procdff$5743' with positive edge clock.
Creating register for signal `\top.\copy1.rf[10]' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:27479$5105'.
  created $dff cell `$procdff$5744' with positive edge clock.
Creating register for signal `\top.\copy1.rf[0]' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:27477$5104'.
  created $dff cell `$procdff$5745' with positive edge clock.
Creating register for signal `\top.\copy2.div.remainder' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:27133$4761'.
  created $dff cell `$procdff$5746' with positive edge clock.
Creating register for signal `\top.\copy2.div.divisor' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:27130$4760'.
  created $dff cell `$procdff$5747' with positive edge clock.
Creating register for signal `\top.\copy2.div.resHi' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:27127$4759'.
  created $dff cell `$procdff$5748' with positive edge clock.
Creating register for signal `\top.\copy2.div.isHi' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:27124$4758'.
  created $dff cell `$procdff$5749' with positive edge clock.
Creating register for signal `\top.\copy2.div.neg_out' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:27121$4757'.
  created $dff cell `$procdff$5750' with positive edge clock.
Creating register for signal `\top.\copy2.div.req_tag' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:27118$4756'.
  created $dff cell `$procdff$5751' with positive edge clock.
Creating register for signal `\top.\copy2.div.req_dw' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:27115$4755'.
  created $dff cell `$procdff$5752' with positive edge clock.
Creating register for signal `\top.\copy2.div.count' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:27112$4754'.
  created $dff cell `$procdff$5753' with positive edge clock.
Creating register for signal `\top.\copy2.div.state' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:27109$4753'.
  created $dff cell `$procdff$5754' with positive edge clock.
Creating register for signal `\top.\copy2.csr.io_status_cease_r' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26567$4214'.
  created $dff cell `$procdff$5755' with positive edge clock.
Creating register for signal `\top.\copy2.csr.reg_custom_0' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26564$4213'.
  created $dff cell `$procdff$5756' with positive edge clock.
Creating register for signal `\top.\copy2.csr.reg_misa' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26561$4212'.
  created $dff cell `$procdff$5757' with positive edge clock.
Creating register for signal `\top.\copy2.csr.large_' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26558$4211'.
  created $dff cell `$procdff$5758' with positive edge clock.
Creating register for signal `\top.\copy2.csr.small_' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26555$4210'.
  created $dff cell `$procdff$5759' with positive edge clock.
Creating register for signal `\top.\copy2.csr.reg_mcountinhibit' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26552$4209'.
  created $dff cell `$procdff$5760' with positive edge clock.
Creating register for signal `\top.\copy2.csr.reg_frm' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26549$4208'.
  created $dff cell `$procdff$5761' with positive edge clock.
Creating register for signal `\top.\copy2.csr.reg_fflags' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26546$4207'.
  created $dff cell `$procdff$5762' with positive edge clock.
Creating register for signal `\top.\copy2.csr.reg_satp_ppn' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26543$4206'.
  created $dff cell `$procdff$5763' with positive edge clock.
Creating register for signal `\top.\copy2.csr.reg_satp_mode' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26540$4205'.
  created $dff cell `$procdff$5764' with positive edge clock.
Creating register for signal `\top.\copy2.csr.reg_stvec' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26537$4204'.
  created $dff cell `$procdff$5765' with positive edge clock.
Creating register for signal `\top.\copy2.csr.reg_sscratch' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26534$4203'.
  created $dff cell `$procdff$5766' with positive edge clock.
Creating register for signal `\top.\copy2.csr.reg_stval' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26531$4202'.
  created $dff cell `$procdff$5767' with positive edge clock.
Creating register for signal `\top.\copy2.csr.reg_scause' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26528$4201'.
  created $dff cell `$procdff$5768' with positive edge clock.
Creating register for signal `\top.\copy2.csr.reg_sepc' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26525$4200'.
  created $dff cell `$procdff$5769' with positive edge clock.
Creating register for signal `\top.\copy2.csr.reg_scounteren' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26522$4199'.
  created $dff cell `$procdff$5770' with positive edge clock.
Creating register for signal `\top.\copy2.csr.reg_mcounteren' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26519$4198'.
  created $dff cell `$procdff$5771' with positive edge clock.
Creating register for signal `\top.\copy2.csr.reg_mtvec' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26516$4197'.
  created $dff cell `$procdff$5772' with positive edge clock.
Creating register for signal `\top.\copy2.csr.reg_mscratch' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26513$4196'.
  created $dff cell `$procdff$5773' with positive edge clock.
Creating register for signal `\top.\copy2.csr.reg_mtval' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26510$4195'.
  created $dff cell `$procdff$5774' with positive edge clock.
Creating register for signal `\top.\copy2.csr.reg_mcause' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26507$4194'.
  created $dff cell `$procdff$5775' with positive edge clock.
Creating register for signal `\top.\copy2.csr.reg_mepc' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26504$4193'.
  created $dff cell `$procdff$5776' with positive edge clock.
Creating register for signal `\top.\copy2.csr.reg_mip_ssip' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26501$4192'.
  created $dff cell `$procdff$5777' with positive edge clock.
Creating register for signal `\top.\copy2.csr.reg_mip_stip' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26498$4191'.
  created $dff cell `$procdff$5778' with positive edge clock.
Creating register for signal `\top.\copy2.csr.reg_mip_seip' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26495$4190'.
  created $dff cell `$procdff$5779' with positive edge clock.
Creating register for signal `\top.\copy2.csr.reg_mie' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26492$4189'.
  created $dff cell `$procdff$5780' with positive edge clock.
Creating register for signal `\top.\copy2.csr.reg_pmp_7_addr' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26489$4188'.
  created $dff cell `$procdff$5781' with positive edge clock.
Creating register for signal `\top.\copy2.csr.reg_pmp_7_cfg_r' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26486$4187'.
  created $dff cell `$procdff$5782' with positive edge clock.
Creating register for signal `\top.\copy2.csr.reg_pmp_7_cfg_w' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26483$4186'.
  created $dff cell `$procdff$5783' with positive edge clock.
Creating register for signal `\top.\copy2.csr.reg_pmp_7_cfg_x' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26480$4185'.
  created $dff cell `$procdff$5784' with positive edge clock.
Creating register for signal `\top.\copy2.csr.reg_pmp_7_cfg_a' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26477$4184'.
  created $dff cell `$procdff$5785' with positive edge clock.
Creating register for signal `\top.\copy2.csr.reg_pmp_7_cfg_l' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26474$4183'.
  created $dff cell `$procdff$5786' with positive edge clock.
Creating register for signal `\top.\copy2.csr.reg_pmp_6_addr' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26471$4182'.
  created $dff cell `$procdff$5787' with positive edge clock.
Creating register for signal `\top.\copy2.csr.reg_pmp_6_cfg_r' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26468$4181'.
  created $dff cell `$procdff$5788' with positive edge clock.
Creating register for signal `\top.\copy2.csr.reg_pmp_6_cfg_w' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26465$4180'.
  created $dff cell `$procdff$5789' with positive edge clock.
Creating register for signal `\top.\copy2.csr.reg_pmp_6_cfg_x' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26462$4179'.
  created $dff cell `$procdff$5790' with positive edge clock.
Creating register for signal `\top.\copy2.csr.reg_pmp_6_cfg_a' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26459$4178'.
  created $dff cell `$procdff$5791' with positive edge clock.
Creating register for signal `\top.\copy2.csr.reg_pmp_6_cfg_l' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26456$4177'.
  created $dff cell `$procdff$5792' with positive edge clock.
Creating register for signal `\top.\copy2.csr.reg_pmp_5_addr' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26453$4176'.
  created $dff cell `$procdff$5793' with positive edge clock.
Creating register for signal `\top.\copy2.csr.reg_pmp_5_cfg_r' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26450$4175'.
  created $dff cell `$procdff$5794' with positive edge clock.
Creating register for signal `\top.\copy2.csr.reg_pmp_5_cfg_w' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26447$4174'.
  created $dff cell `$procdff$5795' with positive edge clock.
Creating register for signal `\top.\copy2.csr.reg_pmp_5_cfg_x' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26444$4173'.
  created $dff cell `$procdff$5796' with positive edge clock.
Creating register for signal `\top.\copy2.csr.reg_pmp_5_cfg_a' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26441$4172'.
  created $dff cell `$procdff$5797' with positive edge clock.
Creating register for signal `\top.\copy2.csr.reg_pmp_5_cfg_l' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26438$4171'.
  created $dff cell `$procdff$5798' with positive edge clock.
Creating register for signal `\top.\copy2.csr.reg_pmp_4_addr' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26435$4170'.
  created $dff cell `$procdff$5799' with positive edge clock.
Creating register for signal `\top.\copy2.csr.reg_pmp_4_cfg_r' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26432$4169'.
  created $dff cell `$procdff$5800' with positive edge clock.
Creating register for signal `\top.\copy2.csr.reg_pmp_4_cfg_w' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26429$4168'.
  created $dff cell `$procdff$5801' with positive edge clock.
Creating register for signal `\top.\copy2.csr.reg_pmp_4_cfg_x' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26426$4167'.
  created $dff cell `$procdff$5802' with positive edge clock.
Creating register for signal `\top.\copy2.csr.reg_pmp_4_cfg_a' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26423$4166'.
  created $dff cell `$procdff$5803' with positive edge clock.
Creating register for signal `\top.\copy2.csr.reg_pmp_4_cfg_l' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26420$4165'.
  created $dff cell `$procdff$5804' with positive edge clock.
Creating register for signal `\top.\copy2.csr.reg_pmp_3_addr' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26417$4164'.
  created $dff cell `$procdff$5805' with positive edge clock.
Creating register for signal `\top.\copy2.csr.reg_pmp_3_cfg_r' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26414$4163'.
  created $dff cell `$procdff$5806' with positive edge clock.
Creating register for signal `\top.\copy2.csr.reg_pmp_3_cfg_w' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26411$4162'.
  created $dff cell `$procdff$5807' with positive edge clock.
Creating register for signal `\top.\copy2.csr.reg_pmp_3_cfg_x' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26408$4161'.
  created $dff cell `$procdff$5808' with positive edge clock.
Creating register for signal `\top.\copy2.csr.reg_pmp_3_cfg_a' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26405$4160'.
  created $dff cell `$procdff$5809' with positive edge clock.
Creating register for signal `\top.\copy2.csr.reg_pmp_3_cfg_l' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26402$4159'.
  created $dff cell `$procdff$5810' with positive edge clock.
Creating register for signal `\top.\copy2.csr.reg_pmp_2_addr' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26399$4158'.
  created $dff cell `$procdff$5811' with positive edge clock.
Creating register for signal `\top.\copy2.csr.reg_pmp_2_cfg_r' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26396$4157'.
  created $dff cell `$procdff$5812' with positive edge clock.
Creating register for signal `\top.\copy2.csr.reg_pmp_2_cfg_w' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26393$4156'.
  created $dff cell `$procdff$5813' with positive edge clock.
Creating register for signal `\top.\copy2.csr.reg_pmp_2_cfg_x' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26390$4155'.
  created $dff cell `$procdff$5814' with positive edge clock.
Creating register for signal `\top.\copy2.csr.reg_pmp_2_cfg_a' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26387$4154'.
  created $dff cell `$procdff$5815' with positive edge clock.
Creating register for signal `\top.\copy2.csr.reg_pmp_2_cfg_l' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26384$4153'.
  created $dff cell `$procdff$5816' with positive edge clock.
Creating register for signal `\top.\copy2.csr.reg_pmp_1_addr' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26381$4152'.
  created $dff cell `$procdff$5817' with positive edge clock.
Creating register for signal `\top.\copy2.csr.reg_pmp_1_cfg_r' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26378$4151'.
  created $dff cell `$procdff$5818' with positive edge clock.
Creating register for signal `\top.\copy2.csr.reg_pmp_1_cfg_w' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26375$4150'.
  created $dff cell `$procdff$5819' with positive edge clock.
Creating register for signal `\top.\copy2.csr.reg_pmp_1_cfg_x' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26372$4149'.
  created $dff cell `$procdff$5820' with positive edge clock.
Creating register for signal `\top.\copy2.csr.reg_pmp_1_cfg_a' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26369$4148'.
  created $dff cell `$procdff$5821' with positive edge clock.
Creating register for signal `\top.\copy2.csr.reg_pmp_1_cfg_l' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26366$4147'.
  created $dff cell `$procdff$5822' with positive edge clock.
Creating register for signal `\top.\copy2.csr.reg_pmp_0_addr' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26363$4146'.
  created $dff cell `$procdff$5823' with positive edge clock.
Creating register for signal `\top.\copy2.csr.reg_pmp_0_cfg_r' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26360$4145'.
  created $dff cell `$procdff$5824' with positive edge clock.
Creating register for signal `\top.\copy2.csr.reg_pmp_0_cfg_w' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26357$4144'.
  created $dff cell `$procdff$5825' with positive edge clock.
Creating register for signal `\top.\copy2.csr.reg_pmp_0_cfg_x' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26354$4143'.
  created $dff cell `$procdff$5826' with positive edge clock.
Creating register for signal `\top.\copy2.csr.reg_pmp_0_cfg_a' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26351$4142'.
  created $dff cell `$procdff$5827' with positive edge clock.
Creating register for signal `\top.\copy2.csr.reg_pmp_0_cfg_l' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26348$4141'.
  created $dff cell `$procdff$5828' with positive edge clock.
Creating register for signal `\top.\copy2.csr.reg_bp_0_address' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26345$4140'.
  created $dff cell `$procdff$5829' with positive edge clock.
Creating register for signal `\top.\copy2.csr.reg_bp_0_control_r' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26342$4139'.
  created $dff cell `$procdff$5830' with positive edge clock.
Creating register for signal `\top.\copy2.csr.reg_bp_0_control_w' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26339$4138'.
  created $dff cell `$procdff$5831' with positive edge clock.
Creating register for signal `\top.\copy2.csr.reg_bp_0_control_x' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26336$4137'.
  created $dff cell `$procdff$5832' with positive edge clock.
Creating register for signal `\top.\copy2.csr.reg_bp_0_control_u' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26333$4136'.
  created $dff cell `$procdff$5833' with positive edge clock.
Creating register for signal `\top.\copy2.csr.reg_bp_0_control_s' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26330$4135'.
  created $dff cell `$procdff$5834' with positive edge clock.
Creating register for signal `\top.\copy2.csr.reg_bp_0_control_m' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26327$4134'.
  created $dff cell `$procdff$5835' with positive edge clock.
Creating register for signal `\top.\copy2.csr.reg_bp_0_control_tmatch' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26324$4133'.
  created $dff cell `$procdff$5836' with positive edge clock.
Creating register for signal `\top.\copy2.csr.reg_bp_0_control_action' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26321$4132'.
  created $dff cell `$procdff$5837' with positive edge clock.
Creating register for signal `\top.\copy2.csr.reg_bp_0_control_dmode' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26318$4131'.
  created $dff cell `$procdff$5838' with positive edge clock.
Creating register for signal `\top.\copy2.csr.reg_dscratch' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26315$4130'.
  created $dff cell `$procdff$5839' with positive edge clock.
Creating register for signal `\top.\copy2.csr.reg_dpc' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26312$4129'.
  created $dff cell `$procdff$5840' with positive edge clock.
Creating register for signal `\top.\copy2.csr.reg_dcsr_step' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26309$4128'.
  created $dff cell `$procdff$5841' with positive edge clock.
Creating register for signal `\top.\copy2.csr.reg_dcsr_cause' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26306$4127'.
  created $dff cell `$procdff$5842' with positive edge clock.
Creating register for signal `\top.\copy2.csr.reg_medeleg' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26303$4126'.
  created $dff cell `$procdff$5843' with positive edge clock.
Creating register for signal `\top.\copy2.csr.reg_mideleg' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26300$4125'.
  created $dff cell `$procdff$5844' with positive edge clock.
Creating register for signal `\top.\copy2.csr.reg_debug' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26297$4124'.
  created $dff cell `$procdff$5845' with positive edge clock.
Creating register for signal `\top.\copy2.csr.reg_dcsr_ebreaku' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26294$4123'.
  created $dff cell `$procdff$5846' with positive edge clock.
Creating register for signal `\top.\copy2.csr.reg_dcsr_ebreaks' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26291$4122'.
  created $dff cell `$procdff$5847' with positive edge clock.
Creating register for signal `\top.\copy2.csr.reg_dcsr_ebreakm' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26288$4121'.
  created $dff cell `$procdff$5848' with positive edge clock.
Creating register for signal `\top.\copy2.csr.reg_singleStepped' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26285$4120'.
  created $dff cell `$procdff$5849' with positive edge clock.
Creating register for signal `\top.\copy2.csr.reg_dcsr_prv' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26282$4119'.
  created $dff cell `$procdff$5850' with positive edge clock.
Creating register for signal `\top.\copy2.csr.reg_mstatus_sie' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26279$4118'.
  created $dff cell `$procdff$5851' with positive edge clock.
Creating register for signal `\top.\copy2.csr.reg_mstatus_mie' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26276$4117'.
  created $dff cell `$procdff$5852' with positive edge clock.
Creating register for signal `\top.\copy2.csr.reg_mstatus_spie' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26273$4116'.
  created $dff cell `$procdff$5853' with positive edge clock.
Creating register for signal `\top.\copy2.csr.reg_mstatus_mpie' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26270$4115'.
  created $dff cell `$procdff$5854' with positive edge clock.
Creating register for signal `\top.\copy2.csr.reg_mstatus_spp' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26267$4114'.
  created $dff cell `$procdff$5855' with positive edge clock.
Creating register for signal `\top.\copy2.csr.reg_mstatus_mpp' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26264$4113'.
  created $dff cell `$procdff$5856' with positive edge clock.
Creating register for signal `\top.\copy2.csr.reg_mstatus_fs' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26261$4112'.
  created $dff cell `$procdff$5857' with positive edge clock.
Creating register for signal `\top.\copy2.csr.reg_mstatus_mprv' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26258$4111'.
  created $dff cell `$procdff$5858' with positive edge clock.
Creating register for signal `\top.\copy2.csr.reg_mstatus_sum' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26255$4110'.
  created $dff cell `$procdff$5859' with positive edge clock.
Creating register for signal `\top.\copy2.csr.reg_mstatus_mxr' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26252$4109'.
  created $dff cell `$procdff$5860' with positive edge clock.
Creating register for signal `\top.\copy2.csr.reg_mstatus_tvm' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26249$4108'.
  created $dff cell `$procdff$5861' with positive edge clock.
Creating register for signal `\top.\copy2.csr.reg_mstatus_tw' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26246$4107'.
  created $dff cell `$procdff$5862' with positive edge clock.
Creating register for signal `\top.\copy2.csr.reg_mstatus_tsr' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26243$4106'.
  created $dff cell `$procdff$5863' with positive edge clock.
Creating register for signal `\top.\copy2.csr.reg_mstatus_gva' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26240$4105'.
  created $dff cell `$procdff$5864' with positive edge clock.
Creating register for signal `\top.\copy2.csr.reg_mstatus_prv' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26237$4104'.
  created $dff cell `$procdff$5865' with positive edge clock.
Creating register for signal `\top.\copy2.csr.large_1' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26234$4103'.
  created $dff cell `$procdff$5866' with positive edge clock.
Creating register for signal `\top.\copy2.csr.small_1' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26231$4102'.
  created $dff cell `$procdff$5867' with positive edge clock.
Creating register for signal `\top.\copy2.csr.reg_wfi' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:26228$4101'.
  created $dff cell `$procdff$5868' with positive edge clock.
Creating register for signal `\top.\copy2.div_io_kill_REG' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:25597$3470'.
  created $dff cell `$procdff$5869' with positive edge clock.
Creating register for signal `\top.\copy2.blocked' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:25594$3469'.
  created $dff cell `$procdff$5870' with positive edge clock.
Creating register for signal `\top.\copy2.id_stall_fpu__r' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:25591$3468'.
  created $dff cell `$procdff$5871' with positive edge clock.
Creating register for signal `\top.\copy2._r' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:25588$3467'.
  created $dff cell `$procdff$5872' with positive edge clock.
Creating register for signal `\top.\copy2.ex_reg_rs_msb_1' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:25585$3466'.
  created $dff cell `$procdff$5873' with positive edge clock.
Creating register for signal `\top.\copy2.ex_reg_rs_msb_0' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:25582$3465'.
  created $dff cell `$procdff$5874' with positive edge clock.
Creating register for signal `\top.\copy2.ex_reg_rs_lsb_1' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:25579$3464'.
  created $dff cell `$procdff$5875' with positive edge clock.
Creating register for signal `\top.\copy2.ex_reg_rs_lsb_0' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:25576$3463'.
  created $dff cell `$procdff$5876' with positive edge clock.
Creating register for signal `\top.\copy2.ex_reg_rs_bypass_1' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:25573$3462'.
  created $dff cell `$procdff$5877' with positive edge clock.
Creating register for signal `\top.\copy2.ex_reg_rs_bypass_0' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:25570$3461'.
  created $dff cell `$procdff$5878' with positive edge clock.
Creating register for signal `\top.\copy2.id_reg_fence' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:25567$3460'.
  created $dff cell `$procdff$5879' with positive edge clock.
Creating register for signal `\top.\copy2.wb_reg_wdata' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:25564$3459'.
  created $dff cell `$procdff$5880' with positive edge clock.
Creating register for signal `\top.\copy2.wb_reg_inst' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:25561$3458'.
  created $dff cell `$procdff$5881' with positive edge clock.
Creating register for signal `\top.\copy2.wb_reg_hls_or_dv' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:25558$3457'.
  created $dff cell `$procdff$5882' with positive edge clock.
Creating register for signal `\top.\copy2.wb_reg_pc' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:25555$3456'.
  created $dff cell `$procdff$5883' with positive edge clock.
Creating register for signal `\top.\copy2.wb_reg_cause' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:25552$3455'.
  created $dff cell `$procdff$5884' with positive edge clock.
Creating register for signal `\top.\copy2.wb_reg_flush_pipe' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:25549$3454'.
  created $dff cell `$procdff$5885' with positive edge clock.
Creating register for signal `\top.\copy2.wb_reg_replay' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:25546$3453'.
  created $dff cell `$procdff$5886' with positive edge clock.
Creating register for signal `\top.\copy2.wb_reg_xcpt' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:25543$3452'.
  created $dff cell `$procdff$5887' with positive edge clock.
Creating register for signal `\top.\copy2.mem_br_taken' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:25540$3451'.
  created $dff cell `$procdff$5888' with positive edge clock.
Creating register for signal `\top.\copy2.mem_reg_wdata' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:25537$3450'.
  created $dff cell `$procdff$5889' with positive edge clock.
Creating register for signal `\top.\copy2.mem_reg_hls_or_dv' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:25534$3449'.
  created $dff cell `$procdff$5890' with positive edge clock.
Creating register for signal `\top.\copy2.mem_reg_pc' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:25531$3448'.
  created $dff cell `$procdff$5891' with positive edge clock.
Creating register for signal `\top.\copy2.mem_reg_sfence' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:25528$3447'.
  created $dff cell `$procdff$5892' with positive edge clock.
Creating register for signal `\top.\copy2.mem_reg_store' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:25525$3446'.
  created $dff cell `$procdff$5893' with positive edge clock.
Creating register for signal `\top.\copy2.mem_reg_load' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:25522$3445'.
  created $dff cell `$procdff$5894' with positive edge clock.
Creating register for signal `\top.\copy2.mem_reg_slow_bypass' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:25519$3444'.
  created $dff cell `$procdff$5895' with positive edge clock.
Creating register for signal `\top.\copy2.mem_reg_cause' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:25516$3443'.
  created $dff cell `$procdff$5896' with positive edge clock.
Creating register for signal `\top.\copy2.mem_reg_flush_pipe' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:25513$3442'.
  created $dff cell `$procdff$5897' with positive edge clock.
Creating register for signal `\top.\copy2.mem_reg_replay' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:25510$3441'.
  created $dff cell `$procdff$5898' with positive edge clock.
Creating register for signal `\top.\copy2.mem_reg_xcpt' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:25507$3440'.
  created $dff cell `$procdff$5899' with positive edge clock.
Creating register for signal `\top.\copy2.mem_reg_xcpt_interrupt' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:25504$3439'.
  created $dff cell `$procdff$5900' with positive edge clock.
Creating register for signal `\top.\copy2.ex_reg_mem_size' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:25501$3438'.
  created $dff cell `$procdff$5901' with positive edge clock.
Creating register for signal `\top.\copy2.ex_reg_pc' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:25498$3437'.
  created $dff cell `$procdff$5902' with positive edge clock.
Creating register for signal `\top.\copy2.ex_reg_replay' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:25495$3436'.
  created $dff cell `$procdff$5903' with positive edge clock.
Creating register for signal `\top.\copy2.ex_reg_cause' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:25492$3435'.
  created $dff cell `$procdff$5904' with positive edge clock.
Creating register for signal `\top.\copy2.ex_reg_load_use' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:25489$3434'.
  created $dff cell `$procdff$5905' with positive edge clock.
Creating register for signal `\top.\copy2.ex_reg_flush_pipe' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:25486$3433'.
  created $dff cell `$procdff$5906' with positive edge clock.
Creating register for signal `\top.\copy2.ex_reg_xcpt' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:25483$3432'.
  created $dff cell `$procdff$5907' with positive edge clock.
Creating register for signal `\top.\copy2.ex_reg_xcpt_interrupt' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:25480$3431'.
  created $dff cell `$procdff$5908' with positive edge clock.
Creating register for signal `\top.\copy2.wb_ctrl_csr' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:25477$3430'.
  created $dff cell `$procdff$5909' with positive edge clock.
Creating register for signal `\top.\copy2.wb_ctrl_wxd' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:25474$3429'.
  created $dff cell `$procdff$5910' with positive edge clock.
Creating register for signal `\top.\copy2.wb_ctrl_div' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:25471$3428'.
  created $dff cell `$procdff$5911' with positive edge clock.
Creating register for signal `\top.\copy2.wb_ctrl_wfd' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:25468$3427'.
  created $dff cell `$procdff$5912' with positive edge clock.
Creating register for signal `\top.\copy2.wb_ctrl_mem' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:25465$3426'.
  created $dff cell `$procdff$5913' with positive edge clock.
Creating register for signal `\top.\copy2.mem_ctrl_csr' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:25462$3425'.
  created $dff cell `$procdff$5914' with positive edge clock.
Creating register for signal `\top.\copy2.mem_ctrl_wxd' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:25459$3424'.
  created $dff cell `$procdff$5915' with positive edge clock.
Creating register for signal `\top.\copy2.mem_ctrl_wfd' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:25456$3423'.
  created $dff cell `$procdff$5916' with positive edge clock.
Creating register for signal `\top.\copy2.mem_ctrl_mem' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:25453$3422'.
  created $dff cell `$procdff$5917' with positive edge clock.
Creating register for signal `\top.\copy2.mem_ctrl_jalr' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:25450$3421'.
  created $dff cell `$procdff$5918' with positive edge clock.
Creating register for signal `\top.\copy2.mem_ctrl_jal' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:25447$3420'.
  created $dff cell `$procdff$5919' with positive edge clock.
Creating register for signal `\top.\copy2.mem_ctrl_branch' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:25444$3419'.
  created $dff cell `$procdff$5920' with positive edge clock.
Creating register for signal `\top.\copy2.mem_ctrl_fp' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:25441$3418'.
  created $dff cell `$procdff$5921' with positive edge clock.
Creating register for signal `\top.\copy2.ex_ctrl_csr' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:25438$3417'.
  created $dff cell `$procdff$5922' with positive edge clock.
Creating register for signal `\top.\copy2.ex_ctrl_wxd' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:25435$3416'.
  created $dff cell `$procdff$5923' with positive edge clock.
Creating register for signal `\top.\copy2.ex_ctrl_div' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:25432$3415'.
  created $dff cell `$procdff$5924' with positive edge clock.
Creating register for signal `\top.\copy2.ex_ctrl_wfd' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:25429$3414'.
  created $dff cell `$procdff$5925' with positive edge clock.
Creating register for signal `\top.\copy2.ex_ctrl_mem_cmd' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:25426$3413'.
  created $dff cell `$procdff$5926' with positive edge clock.
Creating register for signal `\top.\copy2.ex_ctrl_mem' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:25423$3412'.
  created $dff cell `$procdff$5927' with positive edge clock.
Creating register for signal `\top.\copy2.ex_ctrl_alu_fn' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:25420$3411'.
  created $dff cell `$procdff$5928' with positive edge clock.
Creating register for signal `\top.\copy2.ex_ctrl_alu_dw' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:25417$3410'.
  created $dff cell `$procdff$5929' with positive edge clock.
Creating register for signal `\top.\copy2.ex_ctrl_sel_imm' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:25414$3409'.
  created $dff cell `$procdff$5930' with positive edge clock.
Creating register for signal `\top.\copy2.ex_ctrl_sel_alu1' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:25411$3408'.
  created $dff cell `$procdff$5931' with positive edge clock.
Creating register for signal `\top.\copy2.ex_ctrl_sel_alu2' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:25408$3407'.
  created $dff cell `$procdff$5932' with positive edge clock.
Creating register for signal `\top.\copy2.ex_ctrl_jalr' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:25405$3406'.
  created $dff cell `$procdff$5933' with positive edge clock.
Creating register for signal `\top.\copy2.ex_ctrl_jal' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:25402$3405'.
  created $dff cell `$procdff$5934' with positive edge clock.
Creating register for signal `\top.\copy2.ex_ctrl_branch' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:25399$3404'.
  created $dff cell `$procdff$5935' with positive edge clock.
Creating register for signal `\top.\copy2.ex_ctrl_fp' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:25396$3403'.
  created $dff cell `$procdff$5936' with positive edge clock.
Creating register for signal `\top.\copy2.id_reg_pause' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:25393$3402'.
  created $dff cell `$procdff$5937' with positive edge clock.
Creating register for signal `\top.\copy2.mem_ctrl_div' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:25390$3401'.
  created $dff cell `$procdff$5938' with positive edge clock.
Creating register for signal `\top.\copy2.wb_reg_valid' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:25387$3400'.
  created $dff cell `$procdff$5939' with positive edge clock.
Creating register for signal `\top.\copy2.mem_reg_inst' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:25384$3399'.
  created $dff cell `$procdff$5940' with positive edge clock.
Creating register for signal `\top.\copy2.mem_reg_valid' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:25381$3398'.
  created $dff cell `$procdff$5941' with positive edge clock.
Creating register for signal `\top.\copy2.ex_reg_inst' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:25378$3397'.
  created $dff cell `$procdff$5942' with positive edge clock.
Creating register for signal `\top.\copy2.ex_reg_valid' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:25375$3396'.
  created $dff cell `$procdff$5943' with positive edge clock.
Creating register for signal `\top.\copy1.div.remainder' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:24769$2792'.
  created $dff cell `$procdff$5944' with positive edge clock.
Creating register for signal `\top.\copy1.div.divisor' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:24766$2791'.
  created $dff cell `$procdff$5945' with positive edge clock.
Creating register for signal `\top.\copy1.div.resHi' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:24763$2790'.
  created $dff cell `$procdff$5946' with positive edge clock.
Creating register for signal `\top.\copy1.div.isHi' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:24760$2789'.
  created $dff cell `$procdff$5947' with positive edge clock.
Creating register for signal `\top.\copy1.div.neg_out' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:24757$2788'.
  created $dff cell `$procdff$5948' with positive edge clock.
Creating register for signal `\top.\copy1.div.req_tag' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:24754$2787'.
  created $dff cell `$procdff$5949' with positive edge clock.
Creating register for signal `\top.\copy1.div.req_dw' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:24751$2786'.
  created $dff cell `$procdff$5950' with positive edge clock.
Creating register for signal `\top.\copy1.div.count' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:24748$2785'.
  created $dff cell `$procdff$5951' with positive edge clock.
Creating register for signal `\top.\copy1.div.state' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:24745$2784'.
  created $dff cell `$procdff$5952' with positive edge clock.
Creating register for signal `\top.\copy1.csr.io_status_cease_r' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:24202$2244'.
  created $dff cell `$procdff$5953' with positive edge clock.
Creating register for signal `\top.\copy1.csr.reg_custom_0' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:24199$2243'.
  created $dff cell `$procdff$5954' with positive edge clock.
Creating register for signal `\top.\copy1.csr.reg_misa' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:24196$2242'.
  created $dff cell `$procdff$5955' with positive edge clock.
Creating register for signal `\top.\copy1.csr.large_' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:24193$2241'.
  created $dff cell `$procdff$5956' with positive edge clock.
Creating register for signal `\top.\copy1.csr.small_' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:24190$2240'.
  created $dff cell `$procdff$5957' with positive edge clock.
Creating register for signal `\top.\copy1.csr.reg_mcountinhibit' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:24187$2239'.
  created $dff cell `$procdff$5958' with positive edge clock.
Creating register for signal `\top.\copy1.csr.reg_frm' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:24184$2238'.
  created $dff cell `$procdff$5959' with positive edge clock.
Creating register for signal `\top.\copy1.csr.reg_fflags' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:24181$2237'.
  created $dff cell `$procdff$5960' with positive edge clock.
Creating register for signal `\top.\copy1.csr.reg_satp_ppn' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:24178$2236'.
  created $dff cell `$procdff$5961' with positive edge clock.
Creating register for signal `\top.\copy1.csr.reg_satp_mode' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:24175$2235'.
  created $dff cell `$procdff$5962' with positive edge clock.
Creating register for signal `\top.\copy1.csr.reg_stvec' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:24172$2234'.
  created $dff cell `$procdff$5963' with positive edge clock.
Creating register for signal `\top.\copy1.csr.reg_sscratch' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:24169$2233'.
  created $dff cell `$procdff$5964' with positive edge clock.
Creating register for signal `\top.\copy1.csr.reg_stval' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:24166$2232'.
  created $dff cell `$procdff$5965' with positive edge clock.
Creating register for signal `\top.\copy1.csr.reg_scause' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:24163$2231'.
  created $dff cell `$procdff$5966' with positive edge clock.
Creating register for signal `\top.\copy1.csr.reg_sepc' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:24160$2230'.
  created $dff cell `$procdff$5967' with positive edge clock.
Creating register for signal `\top.\copy1.csr.reg_scounteren' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:24157$2229'.
  created $dff cell `$procdff$5968' with positive edge clock.
Creating register for signal `\top.\copy1.csr.reg_mcounteren' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:24154$2228'.
  created $dff cell `$procdff$5969' with positive edge clock.
Creating register for signal `\top.\copy1.csr.reg_mtvec' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:24151$2227'.
  created $dff cell `$procdff$5970' with positive edge clock.
Creating register for signal `\top.\copy1.csr.reg_mscratch' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:24148$2226'.
  created $dff cell `$procdff$5971' with positive edge clock.
Creating register for signal `\top.\copy1.csr.reg_mtval' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:24145$2225'.
  created $dff cell `$procdff$5972' with positive edge clock.
Creating register for signal `\top.\copy1.csr.reg_mcause' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:24142$2224'.
  created $dff cell `$procdff$5973' with positive edge clock.
Creating register for signal `\top.\copy1.csr.reg_mepc' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:24139$2223'.
  created $dff cell `$procdff$5974' with positive edge clock.
Creating register for signal `\top.\copy1.csr.reg_mip_ssip' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:24136$2222'.
  created $dff cell `$procdff$5975' with positive edge clock.
Creating register for signal `\top.\copy1.csr.reg_mip_stip' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:24133$2221'.
  created $dff cell `$procdff$5976' with positive edge clock.
Creating register for signal `\top.\copy1.csr.reg_mip_seip' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:24130$2220'.
  created $dff cell `$procdff$5977' with positive edge clock.
Creating register for signal `\top.\copy1.csr.reg_mie' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:24127$2219'.
  created $dff cell `$procdff$5978' with positive edge clock.
Creating register for signal `\top.\copy1.csr.reg_pmp_7_addr' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:24124$2218'.
  created $dff cell `$procdff$5979' with positive edge clock.
Creating register for signal `\top.\copy1.csr.reg_pmp_7_cfg_r' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:24121$2217'.
  created $dff cell `$procdff$5980' with positive edge clock.
Creating register for signal `\top.\copy1.csr.reg_pmp_7_cfg_w' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:24118$2216'.
  created $dff cell `$procdff$5981' with positive edge clock.
Creating register for signal `\top.\copy1.csr.reg_pmp_7_cfg_x' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:24115$2215'.
  created $dff cell `$procdff$5982' with positive edge clock.
Creating register for signal `\top.\copy1.csr.reg_pmp_7_cfg_a' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:24112$2214'.
  created $dff cell `$procdff$5983' with positive edge clock.
Creating register for signal `\top.\copy1.csr.reg_pmp_7_cfg_l' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:24109$2213'.
  created $dff cell `$procdff$5984' with positive edge clock.
Creating register for signal `\top.\copy1.csr.reg_pmp_6_addr' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:24106$2212'.
  created $dff cell `$procdff$5985' with positive edge clock.
Creating register for signal `\top.\copy1.csr.reg_pmp_6_cfg_r' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:24103$2211'.
  created $dff cell `$procdff$5986' with positive edge clock.
Creating register for signal `\top.\copy1.csr.reg_pmp_6_cfg_w' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:24100$2210'.
  created $dff cell `$procdff$5987' with positive edge clock.
Creating register for signal `\top.\copy1.csr.reg_pmp_6_cfg_x' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:24097$2209'.
  created $dff cell `$procdff$5988' with positive edge clock.
Creating register for signal `\top.\copy1.csr.reg_pmp_6_cfg_a' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:24094$2208'.
  created $dff cell `$procdff$5989' with positive edge clock.
Creating register for signal `\top.\copy1.csr.reg_pmp_6_cfg_l' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:24091$2207'.
  created $dff cell `$procdff$5990' with positive edge clock.
Creating register for signal `\top.\copy1.csr.reg_pmp_5_addr' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:24088$2206'.
  created $dff cell `$procdff$5991' with positive edge clock.
Creating register for signal `\top.\copy1.csr.reg_pmp_5_cfg_r' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:24085$2205'.
  created $dff cell `$procdff$5992' with positive edge clock.
Creating register for signal `\top.\copy1.csr.reg_pmp_5_cfg_w' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:24082$2204'.
  created $dff cell `$procdff$5993' with positive edge clock.
Creating register for signal `\top.\copy1.csr.reg_pmp_5_cfg_x' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:24079$2203'.
  created $dff cell `$procdff$5994' with positive edge clock.
Creating register for signal `\top.\copy1.csr.reg_pmp_5_cfg_a' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:24076$2202'.
  created $dff cell `$procdff$5995' with positive edge clock.
Creating register for signal `\top.\copy1.csr.reg_pmp_5_cfg_l' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:24073$2201'.
  created $dff cell `$procdff$5996' with positive edge clock.
Creating register for signal `\top.\copy1.csr.reg_pmp_4_addr' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:24070$2200'.
  created $dff cell `$procdff$5997' with positive edge clock.
Creating register for signal `\top.\copy1.csr.reg_pmp_4_cfg_r' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:24067$2199'.
  created $dff cell `$procdff$5998' with positive edge clock.
Creating register for signal `\top.\copy1.csr.reg_pmp_4_cfg_w' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:24064$2198'.
  created $dff cell `$procdff$5999' with positive edge clock.
Creating register for signal `\top.\copy1.csr.reg_pmp_4_cfg_x' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:24061$2197'.
  created $dff cell `$procdff$6000' with positive edge clock.
Creating register for signal `\top.\copy1.csr.reg_pmp_4_cfg_a' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:24058$2196'.
  created $dff cell `$procdff$6001' with positive edge clock.
Creating register for signal `\top.\copy1.csr.reg_pmp_4_cfg_l' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:24055$2195'.
  created $dff cell `$procdff$6002' with positive edge clock.
Creating register for signal `\top.\copy1.csr.reg_pmp_3_addr' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:24052$2194'.
  created $dff cell `$procdff$6003' with positive edge clock.
Creating register for signal `\top.\copy1.csr.reg_pmp_3_cfg_r' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:24049$2193'.
  created $dff cell `$procdff$6004' with positive edge clock.
Creating register for signal `\top.\copy1.csr.reg_pmp_3_cfg_w' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:24046$2192'.
  created $dff cell `$procdff$6005' with positive edge clock.
Creating register for signal `\top.\copy1.csr.reg_pmp_3_cfg_x' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:24043$2191'.
  created $dff cell `$procdff$6006' with positive edge clock.
Creating register for signal `\top.\copy1.csr.reg_pmp_3_cfg_a' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:24040$2190'.
  created $dff cell `$procdff$6007' with positive edge clock.
Creating register for signal `\top.\copy1.csr.reg_pmp_3_cfg_l' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:24037$2189'.
  created $dff cell `$procdff$6008' with positive edge clock.
Creating register for signal `\top.\copy1.csr.reg_pmp_2_addr' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:24034$2188'.
  created $dff cell `$procdff$6009' with positive edge clock.
Creating register for signal `\top.\copy1.csr.reg_pmp_2_cfg_r' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:24031$2187'.
  created $dff cell `$procdff$6010' with positive edge clock.
Creating register for signal `\top.\copy1.csr.reg_pmp_2_cfg_w' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:24028$2186'.
  created $dff cell `$procdff$6011' with positive edge clock.
Creating register for signal `\top.\copy1.csr.reg_pmp_2_cfg_x' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:24025$2185'.
  created $dff cell `$procdff$6012' with positive edge clock.
Creating register for signal `\top.\copy1.csr.reg_pmp_2_cfg_a' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:24022$2184'.
  created $dff cell `$procdff$6013' with positive edge clock.
Creating register for signal `\top.\copy1.csr.reg_pmp_2_cfg_l' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:24019$2183'.
  created $dff cell `$procdff$6014' with positive edge clock.
Creating register for signal `\top.\copy1.csr.reg_pmp_1_addr' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:24016$2182'.
  created $dff cell `$procdff$6015' with positive edge clock.
Creating register for signal `\top.\copy1.csr.reg_pmp_1_cfg_r' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:24013$2181'.
  created $dff cell `$procdff$6016' with positive edge clock.
Creating register for signal `\top.\copy1.csr.reg_pmp_1_cfg_w' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:24010$2180'.
  created $dff cell `$procdff$6017' with positive edge clock.
Creating register for signal `\top.\copy1.csr.reg_pmp_1_cfg_x' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:24007$2179'.
  created $dff cell `$procdff$6018' with positive edge clock.
Creating register for signal `\top.\copy1.csr.reg_pmp_1_cfg_a' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:24004$2178'.
  created $dff cell `$procdff$6019' with positive edge clock.
Creating register for signal `\top.\copy1.csr.reg_pmp_1_cfg_l' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:24001$2177'.
  created $dff cell `$procdff$6020' with positive edge clock.
Creating register for signal `\top.\copy1.csr.reg_pmp_0_addr' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:23998$2176'.
  created $dff cell `$procdff$6021' with positive edge clock.
Creating register for signal `\top.\copy1.csr.reg_pmp_0_cfg_r' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:23995$2175'.
  created $dff cell `$procdff$6022' with positive edge clock.
Creating register for signal `\top.\copy1.csr.reg_pmp_0_cfg_w' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:23992$2174'.
  created $dff cell `$procdff$6023' with positive edge clock.
Creating register for signal `\top.\copy1.csr.reg_pmp_0_cfg_x' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:23989$2173'.
  created $dff cell `$procdff$6024' with positive edge clock.
Creating register for signal `\top.\copy1.csr.reg_pmp_0_cfg_a' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:23986$2172'.
  created $dff cell `$procdff$6025' with positive edge clock.
Creating register for signal `\top.\copy1.csr.reg_pmp_0_cfg_l' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:23983$2171'.
  created $dff cell `$procdff$6026' with positive edge clock.
Creating register for signal `\top.\copy1.csr.reg_bp_0_address' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:23980$2170'.
  created $dff cell `$procdff$6027' with positive edge clock.
Creating register for signal `\top.\copy1.csr.reg_bp_0_control_r' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:23977$2169'.
  created $dff cell `$procdff$6028' with positive edge clock.
Creating register for signal `\top.\copy1.csr.reg_bp_0_control_w' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:23974$2168'.
  created $dff cell `$procdff$6029' with positive edge clock.
Creating register for signal `\top.\copy1.csr.reg_bp_0_control_x' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:23971$2167'.
  created $dff cell `$procdff$6030' with positive edge clock.
Creating register for signal `\top.\copy1.csr.reg_bp_0_control_u' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:23968$2166'.
  created $dff cell `$procdff$6031' with positive edge clock.
Creating register for signal `\top.\copy1.csr.reg_bp_0_control_s' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:23965$2165'.
  created $dff cell `$procdff$6032' with positive edge clock.
Creating register for signal `\top.\copy1.csr.reg_bp_0_control_m' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:23962$2164'.
  created $dff cell `$procdff$6033' with positive edge clock.
Creating register for signal `\top.\copy1.csr.reg_bp_0_control_tmatch' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:23959$2163'.
  created $dff cell `$procdff$6034' with positive edge clock.
Creating register for signal `\top.\copy1.csr.reg_bp_0_control_action' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:23956$2162'.
  created $dff cell `$procdff$6035' with positive edge clock.
Creating register for signal `\top.\copy1.csr.reg_bp_0_control_dmode' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:23953$2161'.
  created $dff cell `$procdff$6036' with positive edge clock.
Creating register for signal `\top.\copy1.csr.reg_dscratch' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:23950$2160'.
  created $dff cell `$procdff$6037' with positive edge clock.
Creating register for signal `\top.\copy1.csr.reg_dpc' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:23947$2159'.
  created $dff cell `$procdff$6038' with positive edge clock.
Creating register for signal `\top.\copy1.csr.reg_dcsr_step' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:23944$2158'.
  created $dff cell `$procdff$6039' with positive edge clock.
Creating register for signal `\top.\copy1.csr.reg_dcsr_cause' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:23941$2157'.
  created $dff cell `$procdff$6040' with positive edge clock.
Creating register for signal `\top.\copy1.csr.reg_medeleg' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:23938$2156'.
  created $dff cell `$procdff$6041' with positive edge clock.
Creating register for signal `\top.\copy1.csr.reg_mideleg' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:23935$2155'.
  created $dff cell `$procdff$6042' with positive edge clock.
Creating register for signal `\top.\copy1.csr.reg_debug' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:23932$2154'.
  created $dff cell `$procdff$6043' with positive edge clock.
Creating register for signal `\top.\copy1.csr.reg_dcsr_ebreaku' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:23929$2153'.
  created $dff cell `$procdff$6044' with positive edge clock.
Creating register for signal `\top.\copy1.csr.reg_dcsr_ebreaks' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:23926$2152'.
  created $dff cell `$procdff$6045' with positive edge clock.
Creating register for signal `\top.\copy1.csr.reg_dcsr_ebreakm' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:23923$2151'.
  created $dff cell `$procdff$6046' with positive edge clock.
Creating register for signal `\top.\copy1.csr.reg_singleStepped' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:23920$2150'.
  created $dff cell `$procdff$6047' with positive edge clock.
Creating register for signal `\top.\copy1.csr.reg_dcsr_prv' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:23917$2149'.
  created $dff cell `$procdff$6048' with positive edge clock.
Creating register for signal `\top.\copy1.csr.reg_mstatus_sie' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:23914$2148'.
  created $dff cell `$procdff$6049' with positive edge clock.
Creating register for signal `\top.\copy1.csr.reg_mstatus_mie' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:23911$2147'.
  created $dff cell `$procdff$6050' with positive edge clock.
Creating register for signal `\top.\copy1.csr.reg_mstatus_spie' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:23908$2146'.
  created $dff cell `$procdff$6051' with positive edge clock.
Creating register for signal `\top.\copy1.csr.reg_mstatus_mpie' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:23905$2145'.
  created $dff cell `$procdff$6052' with positive edge clock.
Creating register for signal `\top.\copy1.csr.reg_mstatus_spp' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:23902$2144'.
  created $dff cell `$procdff$6053' with positive edge clock.
Creating register for signal `\top.\copy1.csr.reg_mstatus_mpp' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:23899$2143'.
  created $dff cell `$procdff$6054' with positive edge clock.
Creating register for signal `\top.\copy1.csr.reg_mstatus_fs' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:23896$2142'.
  created $dff cell `$procdff$6055' with positive edge clock.
Creating register for signal `\top.\copy1.csr.reg_mstatus_mprv' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:23893$2141'.
  created $dff cell `$procdff$6056' with positive edge clock.
Creating register for signal `\top.\copy1.csr.reg_mstatus_sum' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:23890$2140'.
  created $dff cell `$procdff$6057' with positive edge clock.
Creating register for signal `\top.\copy1.csr.reg_mstatus_mxr' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:23887$2139'.
  created $dff cell `$procdff$6058' with positive edge clock.
Creating register for signal `\top.\copy1.csr.reg_mstatus_tvm' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:23884$2138'.
  created $dff cell `$procdff$6059' with positive edge clock.
Creating register for signal `\top.\copy1.csr.reg_mstatus_tw' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:23881$2137'.
  created $dff cell `$procdff$6060' with positive edge clock.
Creating register for signal `\top.\copy1.csr.reg_mstatus_tsr' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:23878$2136'.
  created $dff cell `$procdff$6061' with positive edge clock.
Creating register for signal `\top.\copy1.csr.reg_mstatus_gva' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:23875$2135'.
  created $dff cell `$procdff$6062' with positive edge clock.
Creating register for signal `\top.\copy1.csr.reg_mstatus_prv' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:23872$2134'.
  created $dff cell `$procdff$6063' with positive edge clock.
Creating register for signal `\top.\copy1.csr.large_1' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:23869$2133'.
  created $dff cell `$procdff$6064' with positive edge clock.
Creating register for signal `\top.\copy1.csr.small_1' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:23866$2132'.
  created $dff cell `$procdff$6065' with positive edge clock.
Creating register for signal `\top.\copy1.csr.reg_wfi' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:23863$2131'.
  created $dff cell `$procdff$6066' with positive edge clock.
Creating register for signal `\top.\copy1.init' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:22905$1173'.
  created $dff cell `$procdff$6067' with positive edge clock.
Creating register for signal `\top.\copy1.div_io_kill_REG' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:22902$1172'.
  created $dff cell `$procdff$6068' with positive edge clock.
Creating register for signal `\top.\copy1.blocked' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:22899$1171'.
  created $dff cell `$procdff$6069' with positive edge clock.
Creating register for signal `\top.\copy1.id_stall_fpu__r' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:22896$1170'.
  created $dff cell `$procdff$6070' with positive edge clock.
Creating register for signal `\top.\copy1._r' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:22893$1169'.
  created $dff cell `$procdff$6071' with positive edge clock.
Creating register for signal `\top.\copy1.ex_reg_rs_msb_1' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:22890$1168'.
  created $dff cell `$procdff$6072' with positive edge clock.
Creating register for signal `\top.\copy1.ex_reg_rs_msb_0' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:22887$1167'.
  created $dff cell `$procdff$6073' with positive edge clock.
Creating register for signal `\top.\copy1.ex_reg_rs_lsb_1' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:22884$1166'.
  created $dff cell `$procdff$6074' with positive edge clock.
Creating register for signal `\top.\copy1.ex_reg_rs_lsb_0' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:22881$1165'.
  created $dff cell `$procdff$6075' with positive edge clock.
Creating register for signal `\top.\copy1.ex_reg_rs_bypass_1' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:22878$1164'.
  created $dff cell `$procdff$6076' with positive edge clock.
Creating register for signal `\top.\copy1.ex_reg_rs_bypass_0' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:22875$1163'.
  created $dff cell `$procdff$6077' with positive edge clock.
Creating register for signal `\top.\copy1.id_reg_fence' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:22872$1162'.
  created $dff cell `$procdff$6078' with positive edge clock.
Creating register for signal `\top.\copy1.wb_reg_wdata' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:22869$1161'.
  created $dff cell `$procdff$6079' with positive edge clock.
Creating register for signal `\top.\copy1.wb_reg_inst' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:22866$1160'.
  created $dff cell `$procdff$6080' with positive edge clock.
Creating register for signal `\top.\copy1.wb_reg_hls_or_dv' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:22863$1159'.
  created $dff cell `$procdff$6081' with positive edge clock.
Creating register for signal `\top.\copy1.wb_reg_pc' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:22860$1158'.
  created $dff cell `$procdff$6082' with positive edge clock.
Creating register for signal `\top.\copy1.wb_reg_cause' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:22857$1157'.
  created $dff cell `$procdff$6083' with positive edge clock.
Creating register for signal `\top.\copy1.wb_reg_flush_pipe' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:22854$1156'.
  created $dff cell `$procdff$6084' with positive edge clock.
Creating register for signal `\top.\copy1.wb_reg_replay' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:22851$1155'.
  created $dff cell `$procdff$6085' with positive edge clock.
Creating register for signal `\top.\copy1.wb_reg_xcpt' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:22848$1154'.
  created $dff cell `$procdff$6086' with positive edge clock.
Creating register for signal `\top.\copy1.mem_br_taken' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:22845$1153'.
  created $dff cell `$procdff$6087' with positive edge clock.
Creating register for signal `\top.\copy1.mem_reg_wdata' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:22842$1152'.
  created $dff cell `$procdff$6088' with positive edge clock.
Creating register for signal `\top.\copy1.mem_reg_hls_or_dv' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:22839$1151'.
  created $dff cell `$procdff$6089' with positive edge clock.
Creating register for signal `\top.\copy1.mem_reg_pc' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:22836$1150'.
  created $dff cell `$procdff$6090' with positive edge clock.
Creating register for signal `\top.\copy1.mem_reg_sfence' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:22833$1149'.
  created $dff cell `$procdff$6091' with positive edge clock.
Creating register for signal `\top.\copy1.mem_reg_store' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:22830$1148'.
  created $dff cell `$procdff$6092' with positive edge clock.
Creating register for signal `\top.\copy1.mem_reg_load' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:22827$1147'.
  created $dff cell `$procdff$6093' with positive edge clock.
Creating register for signal `\top.\copy1.mem_reg_slow_bypass' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:22824$1146'.
  created $dff cell `$procdff$6094' with positive edge clock.
Creating register for signal `\top.\copy1.mem_reg_cause' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:22821$1145'.
  created $dff cell `$procdff$6095' with positive edge clock.
Creating register for signal `\top.\copy1.mem_reg_flush_pipe' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:22818$1144'.
  created $dff cell `$procdff$6096' with positive edge clock.
Creating register for signal `\top.\copy1.mem_reg_replay' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:22815$1143'.
  created $dff cell `$procdff$6097' with positive edge clock.
Creating register for signal `\top.\copy1.mem_reg_xcpt' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:22812$1142'.
  created $dff cell `$procdff$6098' with positive edge clock.
Creating register for signal `\top.\copy1.mem_reg_xcpt_interrupt' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:22809$1141'.
  created $dff cell `$procdff$6099' with positive edge clock.
Creating register for signal `\top.\copy1.ex_reg_mem_size' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:22806$1140'.
  created $dff cell `$procdff$6100' with positive edge clock.
Creating register for signal `\top.\copy1.ex_reg_pc' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:22803$1139'.
  created $dff cell `$procdff$6101' with positive edge clock.
Creating register for signal `\top.\copy1.ex_reg_replay' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:22800$1138'.
  created $dff cell `$procdff$6102' with positive edge clock.
Creating register for signal `\top.\copy1.ex_reg_cause' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:22797$1137'.
  created $dff cell `$procdff$6103' with positive edge clock.
Creating register for signal `\top.\copy1.ex_reg_load_use' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:22794$1136'.
  created $dff cell `$procdff$6104' with positive edge clock.
Creating register for signal `\top.\copy1.ex_reg_flush_pipe' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:22791$1135'.
  created $dff cell `$procdff$6105' with positive edge clock.
Creating register for signal `\top.\copy1.ex_reg_xcpt' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:22788$1134'.
  created $dff cell `$procdff$6106' with positive edge clock.
Creating register for signal `\top.\copy1.ex_reg_xcpt_interrupt' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:22785$1133'.
  created $dff cell `$procdff$6107' with positive edge clock.
Creating register for signal `\top.\copy1.wb_ctrl_csr' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:22782$1132'.
  created $dff cell `$procdff$6108' with positive edge clock.
Creating register for signal `\top.\copy1.wb_ctrl_wxd' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:22779$1131'.
  created $dff cell `$procdff$6109' with positive edge clock.
Creating register for signal `\top.\copy1.wb_ctrl_div' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:22776$1130'.
  created $dff cell `$procdff$6110' with positive edge clock.
Creating register for signal `\top.\copy1.wb_ctrl_wfd' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:22773$1129'.
  created $dff cell `$procdff$6111' with positive edge clock.
Creating register for signal `\top.\copy1.wb_ctrl_mem' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:22770$1128'.
  created $dff cell `$procdff$6112' with positive edge clock.
Creating register for signal `\top.\copy1.mem_ctrl_csr' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:22767$1127'.
  created $dff cell `$procdff$6113' with positive edge clock.
Creating register for signal `\top.\copy1.mem_ctrl_wxd' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:22764$1126'.
  created $dff cell `$procdff$6114' with positive edge clock.
Creating register for signal `\top.\copy1.mem_ctrl_wfd' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:22761$1125'.
  created $dff cell `$procdff$6115' with positive edge clock.
Creating register for signal `\top.\copy1.mem_ctrl_mem' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:22758$1124'.
  created $dff cell `$procdff$6116' with positive edge clock.
Creating register for signal `\top.\copy1.mem_ctrl_jalr' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:22755$1123'.
  created $dff cell `$procdff$6117' with positive edge clock.
Creating register for signal `\top.\copy1.mem_ctrl_jal' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:22752$1122'.
  created $dff cell `$procdff$6118' with positive edge clock.
Creating register for signal `\top.\copy1.mem_ctrl_branch' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:22749$1121'.
  created $dff cell `$procdff$6119' with positive edge clock.
Creating register for signal `\top.\copy1.mem_ctrl_fp' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:22746$1120'.
  created $dff cell `$procdff$6120' with positive edge clock.
Creating register for signal `\top.\copy1.ex_ctrl_csr' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:22743$1119'.
  created $dff cell `$procdff$6121' with positive edge clock.
Creating register for signal `\top.\copy1.ex_ctrl_wxd' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:22740$1118'.
  created $dff cell `$procdff$6122' with positive edge clock.
Creating register for signal `\top.\copy1.ex_ctrl_div' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:22737$1117'.
  created $dff cell `$procdff$6123' with positive edge clock.
Creating register for signal `\top.\copy1.ex_ctrl_wfd' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:22734$1116'.
  created $dff cell `$procdff$6124' with positive edge clock.
Creating register for signal `\top.\copy1.ex_ctrl_mem_cmd' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:22731$1115'.
  created $dff cell `$procdff$6125' with positive edge clock.
Creating register for signal `\top.\copy1.ex_ctrl_mem' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:22728$1114'.
  created $dff cell `$procdff$6126' with positive edge clock.
Creating register for signal `\top.\copy1.ex_ctrl_alu_fn' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:22725$1113'.
  created $dff cell `$procdff$6127' with positive edge clock.
Creating register for signal `\top.\copy1.ex_ctrl_alu_dw' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:22722$1112'.
  created $dff cell `$procdff$6128' with positive edge clock.
Creating register for signal `\top.\copy1.ex_ctrl_sel_imm' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:22719$1111'.
  created $dff cell `$procdff$6129' with positive edge clock.
Creating register for signal `\top.\copy1.ex_ctrl_sel_alu1' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:22716$1110'.
  created $dff cell `$procdff$6130' with positive edge clock.
Creating register for signal `\top.\copy1.ex_ctrl_sel_alu2' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:22713$1109'.
  created $dff cell `$procdff$6131' with positive edge clock.
Creating register for signal `\top.\copy1.ex_ctrl_jalr' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:22710$1108'.
  created $dff cell `$procdff$6132' with positive edge clock.
Creating register for signal `\top.\copy1.ex_ctrl_jal' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:22707$1107'.
  created $dff cell `$procdff$6133' with positive edge clock.
Creating register for signal `\top.\copy1.ex_ctrl_branch' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:22704$1106'.
  created $dff cell `$procdff$6134' with positive edge clock.
Creating register for signal `\top.\copy1.ex_ctrl_fp' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:22701$1105'.
  created $dff cell `$procdff$6135' with positive edge clock.
Creating register for signal `\top.\copy1.id_reg_pause' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:22698$1104'.
  created $dff cell `$procdff$6136' with positive edge clock.
Creating register for signal `\top.\copy1.mem_ctrl_div' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:22695$1103'.
  created $dff cell `$procdff$6137' with positive edge clock.
Creating register for signal `\top.\copy1.wb_reg_valid' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:22692$1102'.
  created $dff cell `$procdff$6138' with positive edge clock.
Creating register for signal `\top.\copy1.mem_reg_inst' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:22689$1101'.
  created $dff cell `$procdff$6139' with positive edge clock.
Creating register for signal `\top.\copy1.mem_reg_valid' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:22686$1100'.
  created $dff cell `$procdff$6140' with positive edge clock.
Creating register for signal `\top.\copy1.ex_reg_inst' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:22683$1099'.
  created $dff cell `$procdff$6141' with positive edge clock.
Creating register for signal `\top.\copy1.ex_reg_valid' using process `\top.$proc$output/rocket_clean_exp/flatten_smart.sv:22680$1098'.
  created $dff cell `$procdff$6142' with positive edge clock.

2.2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

2.2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:21420$5677'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:21414$5676'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:21411$5675'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:21408$5674'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:21402$5673'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:21399$5672'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:21396$5671'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:21390$5670'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:21387$5669'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:21384$5668'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:21381$5667'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:21378$5666'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:21312$5665'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:21311$5664'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:21310$5663'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:21309$5662'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:21308$5661'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:21307$5660'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:21306$5659'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:21305$5658'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:21304$5657'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:21303$5656'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:21302$5655'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:21301$5654'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:21300$5653'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:21299$5652'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:21298$5651'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:21297$5650'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:21296$5649'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:21295$5648'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:21294$5647'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:21293$5646'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:21292$5645'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:21291$5644'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:21290$5643'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:21289$5642'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:21288$5641'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:21287$5640'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:21286$5639'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:21285$5638'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:21284$5637'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:21283$5636'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:21282$5635'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:21241$5634'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:21238$5633'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:21232$5632'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:21229$5631'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:21226$5630'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:21223$5629'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:21220$5628'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:21217$5627'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:21214$5626'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:21211$5625'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:21208$5624'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:21205$5623'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:21202$5622'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:21178$5621'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:21175$5620'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:21172$5619'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:21169$5618'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:21166$5617'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:21163$5616'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:21160$5615'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:21157$5614'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:21154$5613'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:21115$5612'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:20616$5611'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:20601$5610'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:20598$5609'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:20210$5608'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:20207$5607'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:20204$5606'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:20189$5605'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:20186$5604'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:20183$5603'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:20177$5602'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:20174$5601'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:20171$5600'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:20168$5599'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:20165$5598'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:20128$5597'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:20125$5596'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:20122$5595'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:20119$5594'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:20116$5593'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:20113$5592'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:20110$5591'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:20107$5590'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:20104$5589'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:20098$5588'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:20095$5587'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:20092$5586'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:20026$5585'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:20008$5584'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:19993$5583'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:19990$5582'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:19987$5581'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:19984$5580'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:19966$5579'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:19942$5578'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:19741$5577'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:19597$5576'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:18535$5575'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:18532$5574'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:18529$5573'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:18526$5572'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:18523$5571'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:18520$5570'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:18517$5569'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:18406$5568'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:18388$5567'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:18370$5566'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:18364$5565'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:18361$5564'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:18358$5563'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:18355$5562'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:18352$5561'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:18346$5560'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:18343$5559'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:18331$5558'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:18325$5557'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:18322$5556'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:18319$5555'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:18313$5554'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:18310$5553'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:18307$5552'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:18304$5551'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:18301$5550'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:18298$5549'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:18295$5548'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:18292$5547'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:18289$5546'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:18286$5545'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:18283$5544'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:18280$5543'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:18271$5542'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:18268$5541'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:18262$5540'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:18259$5539'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:18256$5538'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:18253$5537'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:18250$5536'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:18247$5535'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:18220$5534'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:17738$5533'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:15428$5532'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:15068$5531'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:13461$5530'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:13455$5529'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:13452$5528'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:13443$5527'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:13440$5526'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:13437$5525'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:13431$5524'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:13428$5523'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:13425$5522'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:13422$5521'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:13419$5520'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:13353$5519'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:13352$5518'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:13351$5517'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:13350$5516'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:13349$5515'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:13348$5514'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:13347$5513'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:13346$5512'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:13345$5511'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:13344$5510'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:13343$5509'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:13342$5508'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:13341$5507'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:13340$5506'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:13339$5505'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:13338$5504'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:13337$5503'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:13336$5502'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:13335$5501'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:13334$5500'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:13333$5499'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:13332$5498'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:13331$5497'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:13330$5496'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:13329$5495'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:13328$5494'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:13327$5493'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:13326$5492'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:13325$5491'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:13324$5490'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:13323$5489'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:13282$5488'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:13279$5487'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:13273$5486'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:13270$5485'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:13267$5484'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:13264$5483'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:13261$5482'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:13258$5481'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:13255$5480'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:13252$5479'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:13249$5478'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:13246$5477'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:13243$5476'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:13219$5475'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:13216$5474'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:13213$5473'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:13210$5472'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:13207$5471'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:13204$5470'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:13201$5469'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:13198$5468'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:13195$5467'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:13156$5466'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:12706$5465'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:12691$5464'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:12676$5463'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:12673$5462'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:12285$5461'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:12282$5460'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:12279$5459'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:12264$5458'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:12261$5457'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:12258$5456'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:12255$5455'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:12249$5454'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:12246$5453'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:12243$5452'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:12240$5451'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:12203$5450'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:12200$5449'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:12197$5448'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:12194$5447'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:12191$5446'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:12185$5445'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:12182$5444'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:12179$5443'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:12173$5442'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:12170$5441'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:12167$5440'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:12100$5439'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:12082$5438'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:12067$5437'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:12061$5436'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:12058$5435'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:12040$5434'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:12016$5433'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:11816$5432'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:11672$5431'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:10608$5430'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:10605$5429'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:10602$5428'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:10599$5427'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:10596$5426'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:10593$5425'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:10590$5424'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:10587$5423'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:10584$5422'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:10578$5421'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:10575$5420'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:10572$5419'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:10569$5418'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:10560$5417'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:10557$5416'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:10554$5415'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:10551$5414'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:10542$5413'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:10539$5412'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:10536$5411'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:10533$5410'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:10524$5409'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:10521$5408'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:10518$5407'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:10515$5406'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:10512$5405'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:10506$5404'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:10503$5403'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:10500$5402'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:10497$5401'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:10488$5400'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:10485$5399'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:10482$5398'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:10479$5397'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:10476$5396'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:10470$5395'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:10467$5394'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:10464$5393'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:10461$5392'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:10458$5391'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:10452$5390'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:10443$5389'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:10440$5388'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:10434$5387'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:10431$5386'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:10428$5385'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:10425$5384'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:10422$5383'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:10419$5382'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:10416$5381'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:10413$5380'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:10410$5379'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:10404$5378'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:10401$5377'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:10395$5376'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:10392$5375'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:10389$5374'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:10383$5373'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:10380$5372'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:10377$5371'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:10374$5370'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:10371$5369'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:10368$5368'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:10365$5367'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:10362$5366'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:10359$5365'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:10356$5364'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:10353$5363'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:10350$5362'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:10341$5361'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:10338$5360'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:10332$5359'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:10329$5358'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:10326$5357'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:10323$5356'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:10320$5355'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:10317$5354'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:10302$5353'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:10290$5352'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:9808$5351'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:7504$5350'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:7143$5349'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:5549$5348'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:27783$5347'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:27777$5343'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:27775$5342'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:27773$5341'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:27771$5340'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:27769$5339'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:27767$5338'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:27765$5337'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:27763$5336'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:27761$5335'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:27759$5334'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:27757$5333'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:27755$5332'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:27753$5331'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:27751$5330'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:27749$5329'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:27747$5328'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:27745$5327'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:27743$5326'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:27741$5325'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:27739$5324'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:27737$5323'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:27735$5322'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:27733$5321'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:27731$5320'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:27729$5319'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:27727$5318'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:27725$5317'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:27723$5316'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:27721$5315'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:27719$5314'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:27717$5313'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:27537$5134'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:27535$5133'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:27533$5132'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:27531$5131'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:27529$5130'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:27527$5129'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:27525$5128'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:27523$5127'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:27521$5126'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:27519$5125'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:27517$5124'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:27515$5123'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:27513$5122'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:27511$5121'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:27509$5120'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:27507$5119'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:27505$5118'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:27503$5117'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:27501$5116'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:27499$5115'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:27497$5114'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:27495$5113'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:27493$5112'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:27491$5111'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:27489$5110'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:27487$5109'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:27485$5108'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:27483$5107'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:27481$5106'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:27479$5105'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:27477$5104'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:27133$4761'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:27130$4760'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:27127$4759'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:27124$4758'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:27121$4757'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:27118$4756'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:27115$4755'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:27112$4754'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:27109$4753'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:26567$4214'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:26564$4213'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:26561$4212'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:26558$4211'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:26555$4210'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:26552$4209'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:26549$4208'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:26546$4207'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:26543$4206'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:26540$4205'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:26537$4204'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:26534$4203'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:26531$4202'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:26528$4201'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:26525$4200'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:26522$4199'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:26519$4198'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:26516$4197'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:26513$4196'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:26510$4195'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:26507$4194'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:26504$4193'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:26501$4192'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:26498$4191'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:26495$4190'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:26492$4189'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:26489$4188'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:26486$4187'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:26483$4186'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:26480$4185'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:26477$4184'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:26474$4183'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:26471$4182'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:26468$4181'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:26465$4180'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:26462$4179'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:26459$4178'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:26456$4177'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:26453$4176'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:26450$4175'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:26447$4174'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:26444$4173'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:26441$4172'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:26438$4171'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:26435$4170'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:26432$4169'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:26429$4168'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:26426$4167'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:26423$4166'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:26420$4165'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:26417$4164'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:26414$4163'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:26411$4162'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:26408$4161'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:26405$4160'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:26402$4159'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:26399$4158'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:26396$4157'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:26393$4156'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:26390$4155'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:26387$4154'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:26384$4153'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:26381$4152'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:26378$4151'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:26375$4150'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:26372$4149'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:26369$4148'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:26366$4147'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:26363$4146'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:26360$4145'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:26357$4144'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:26354$4143'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:26351$4142'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:26348$4141'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:26345$4140'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:26342$4139'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:26339$4138'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:26336$4137'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:26333$4136'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:26330$4135'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:26327$4134'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:26324$4133'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:26321$4132'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:26318$4131'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:26315$4130'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:26312$4129'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:26309$4128'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:26306$4127'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:26303$4126'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:26300$4125'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:26297$4124'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:26294$4123'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:26291$4122'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:26288$4121'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:26285$4120'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:26282$4119'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:26279$4118'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:26276$4117'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:26273$4116'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:26270$4115'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:26267$4114'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:26264$4113'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:26261$4112'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:26258$4111'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:26255$4110'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:26252$4109'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:26249$4108'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:26246$4107'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:26243$4106'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:26240$4105'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:26237$4104'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:26234$4103'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:26231$4102'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:26228$4101'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:25597$3470'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:25594$3469'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:25591$3468'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:25588$3467'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:25585$3466'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:25582$3465'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:25579$3464'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:25576$3463'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:25573$3462'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:25570$3461'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:25567$3460'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:25564$3459'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:25561$3458'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:25558$3457'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:25555$3456'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:25552$3455'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:25549$3454'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:25546$3453'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:25543$3452'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:25540$3451'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:25537$3450'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:25534$3449'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:25531$3448'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:25528$3447'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:25525$3446'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:25522$3445'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:25519$3444'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:25516$3443'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:25513$3442'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:25510$3441'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:25507$3440'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:25504$3439'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:25501$3438'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:25498$3437'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:25495$3436'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:25492$3435'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:25489$3434'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:25486$3433'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:25483$3432'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:25480$3431'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:25477$3430'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:25474$3429'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:25471$3428'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:25468$3427'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:25465$3426'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:25462$3425'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:25459$3424'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:25456$3423'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:25453$3422'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:25450$3421'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:25447$3420'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:25444$3419'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:25441$3418'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:25438$3417'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:25435$3416'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:25432$3415'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:25429$3414'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:25426$3413'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:25423$3412'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:25420$3411'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:25417$3410'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:25414$3409'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:25411$3408'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:25408$3407'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:25405$3406'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:25402$3405'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:25399$3404'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:25396$3403'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:25393$3402'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:25390$3401'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:25387$3400'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:25384$3399'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:25381$3398'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:25378$3397'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:25375$3396'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:24769$2792'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:24766$2791'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:24763$2790'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:24760$2789'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:24757$2788'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:24754$2787'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:24751$2786'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:24748$2785'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:24745$2784'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:24202$2244'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:24199$2243'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:24196$2242'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:24193$2241'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:24190$2240'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:24187$2239'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:24184$2238'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:24181$2237'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:24178$2236'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:24175$2235'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:24172$2234'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:24169$2233'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:24166$2232'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:24163$2231'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:24160$2230'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:24157$2229'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:24154$2228'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:24151$2227'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:24148$2226'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:24145$2225'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:24142$2224'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:24139$2223'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:24136$2222'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:24133$2221'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:24130$2220'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:24127$2219'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:24124$2218'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:24121$2217'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:24118$2216'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:24115$2215'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:24112$2214'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:24109$2213'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:24106$2212'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:24103$2211'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:24100$2210'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:24097$2209'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:24094$2208'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:24091$2207'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:24088$2206'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:24085$2205'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:24082$2204'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:24079$2203'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:24076$2202'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:24073$2201'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:24070$2200'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:24067$2199'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:24064$2198'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:24061$2197'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:24058$2196'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:24055$2195'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:24052$2194'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:24049$2193'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:24046$2192'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:24043$2191'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:24040$2190'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:24037$2189'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:24034$2188'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:24031$2187'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:24028$2186'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:24025$2185'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:24022$2184'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:24019$2183'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:24016$2182'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:24013$2181'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:24010$2180'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:24007$2179'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:24004$2178'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:24001$2177'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:23998$2176'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:23995$2175'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:23992$2174'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:23989$2173'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:23986$2172'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:23983$2171'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:23980$2170'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:23977$2169'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:23974$2168'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:23971$2167'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:23968$2166'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:23965$2165'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:23962$2164'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:23959$2163'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:23956$2162'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:23953$2161'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:23950$2160'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:23947$2159'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:23944$2158'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:23941$2157'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:23938$2156'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:23935$2155'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:23932$2154'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:23929$2153'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:23926$2152'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:23923$2151'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:23920$2150'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:23917$2149'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:23914$2148'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:23911$2147'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:23908$2146'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:23905$2145'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:23902$2144'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:23899$2143'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:23896$2142'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:23893$2141'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:23890$2140'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:23887$2139'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:23884$2138'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:23881$2137'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:23878$2136'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:23875$2135'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:23872$2134'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:23869$2133'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:23866$2132'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:23863$2131'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:22905$1173'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:22902$1172'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:22899$1171'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:22896$1170'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:22893$1169'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:22890$1168'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:22887$1167'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:22884$1166'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:22881$1165'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:22878$1164'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:22875$1163'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:22872$1162'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:22869$1161'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:22866$1160'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:22863$1159'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:22860$1158'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:22857$1157'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:22854$1156'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:22851$1155'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:22848$1154'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:22845$1153'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:22842$1152'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:22839$1151'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:22836$1150'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:22833$1149'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:22830$1148'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:22827$1147'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:22824$1146'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:22821$1145'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:22818$1144'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:22815$1143'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:22812$1142'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:22809$1141'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:22806$1140'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:22803$1139'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:22800$1138'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:22797$1137'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:22794$1136'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:22791$1135'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:22788$1134'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:22785$1133'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:22782$1132'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:22779$1131'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:22776$1130'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:22773$1129'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:22770$1128'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:22767$1127'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:22764$1126'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:22761$1125'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:22758$1124'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:22755$1123'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:22752$1122'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:22749$1121'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:22746$1120'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:22743$1119'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:22740$1118'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:22737$1117'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:22734$1116'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:22731$1115'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:22728$1114'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:22725$1113'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:22722$1112'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:22719$1111'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:22716$1110'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:22713$1109'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:22710$1108'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:22707$1107'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:22704$1106'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:22701$1105'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:22698$1104'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:22695$1103'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:22692$1102'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:22689$1101'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:22686$1100'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:22683$1099'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:22680$1098'.
Removing empty process `top.$proc$output/rocket_clean_exp/flatten_smart.sv:21579$1'.
Cleaned up 0 empty switches.

2.2.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~157 debug messages>

2.3. Executing FUTURE pass.

2.4. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

2.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 5198 unused cells and 11375 unused wires.
<suppressed ~7544 debug messages>

2.6. Executing CHECK pass (checking for obvious problems).
Checking module top...
Found and reported 0 problems.

2.7. Executing OPT pass (performing simple optimizations).

2.7.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

2.7.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

2.7.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

2.7.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

2.7.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

2.7.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 1037 unused wires.
<suppressed ~1037 debug messages>

2.7.7. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

2.7.8. Rerunning OPT passes. (Maybe there is more to do..)

2.7.9. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

2.7.10. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

2.7.11. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

2.7.12. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 10 unused wires.
<suppressed ~10 debug messages>

2.7.13. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

2.7.14. Rerunning OPT passes. (Maybe there is more to do..)

2.7.15. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

2.7.16. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

2.7.17. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

2.7.18. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

2.7.19. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

2.7.20. Finished OPT passes. (There is nothing left to do.)

2.8. Executing WREDUCE pass (reducing word size of cells).

2.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

2.10. Executing MEMORY_COLLECT pass (generating $mem cells).

2.11. Executing OPT pass (performing simple optimizations).

2.11.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

2.11.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

2.11.3. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

2.11.4. Finished fast OPT passes.

2.12. Printing statistics.

=== top ===

   Number of wires:               2036
   Number of wire bits:          36556
   Number of public wires:        2036
   Number of public wire bits:   36556
   Number of ports:                 47
   Number of port bits:            521
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $assert                         1

2.13. Executing CHECK pass (checking for obvious problems).
Checking module top...
Found and reported 0 problems.

3. Executing FLATTEN pass (flatten design).

4. Executing MEMORY pass.

4.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

4.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

4.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

4.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

4.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

4.6. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

4.7. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

4.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

4.9. Executing MEMORY_COLLECT pass (generating $mem cells).

4.10. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

5. Executing SETUNDEF pass (replace undef values with defined constants).

6. Executing TECHMAP pass (map to technology primitives).

6.1. Executing Verilog-2005 frontend: /root/yosys/oss-cad-suite/lib/../share/yosys/techmap.v
Parsing Verilog input from `/root/yosys/oss-cad-suite/lib/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

6.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~75 debug messages>

7. Executing ASYNC2SYNC pass.

8. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).

9. Executing ABC pass (technology mapping using ABC).

9.1. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Don't call ABC as there is nothing to map.
Removing temp directory.

10. Executing AIGER backend.

End of script. Logfile hash: e0632f5c9e, CPU: user 2.00s system 0.05s, MEM: 167.51 MB peak
Yosys 0.53+81 (git sha1 c21cd300a, clang++ 18.1.8 -fPIC -O3)
Time spent: 44% 3x read_verilog (0 sec), 29% 8x opt_clean (0 sec), ...
Running ABC with PDR for rocket_clean...
PDR commands are: read output/rocket_clean_exp/flatten_smart.aig;
    fold;
    pdr -v -d -T 3600 -I output/rocket_clean_exp/flatten_smart.pla -R output/rocket_clean_exp/flatten_smart.relation; write_cex -n -m -f output/rocket_clean_exp/flatten_smart.cex; ps;
Interpreting the PDR log for rocket_clean...
Counterexample file not found!
1 : 0 0                                                                 0     0      0.00 sec
2 : 0 0 0                                                               0     0      0.00 sec
Invariant F[1] : 0 clauses with 0 flops (out of 1) (cex = 0, ave = nan)
Verification of invariant with 0 clauses was successful.  Time =     0.00 sec
Inductive invariant was written into file "output/rocket_clean_exp/flatten_smart.pla".
Dumped inductive invariant in file "output/rocket_clean_exp/flatten_smart.pla".
Block =    0  Oblig =     0  Clause =     0  Call =     0 (sat=nan%)  Cex =   0  Start =   0  MaxPred =   0
SAT solving =  0.00000 sec (0.00000 %)
unsat     =  0.00000 sec (0.00000 %)
sat       =  0.00000 sec (0.00000 %)
Generalize  =  0.00000 sec (0.00000 %)
Push clause =  0.00000 sec (0.00462 %)
Ternary sim =  0.00000 sec (0.00000 %)
Containment =  0.00000 sec (0.00000 %)
CNF compute =  0.00000 sec (0.00000 %)
Refinement  =  0.00000 sec (0.00000 %)
Predicate   =  0.00000 sec (0.00000 %)
TOTAL       =  0.02166 sec (100.00000 %)
Property proved.  Time =     0.02 sec
Counter-example is not available.
[1;37moutput/rocket_clean_exp/flatten_smart:[0m i/o =  521/    1  lat =    0  and =      0  lev =  0
Script completed.
