<!-- 🌟 MAIN BANNER -->
<h1 align="center">
  🚀 RISC-V Reference SoC Tapeout Program 🌟 <br> 
  <span style="color:#ff9800; font-weight:bold; text-decoration:underline;">
    🔥 Hi, I'm Madhavan Shree – On a Journey to Silicon! 🏭
  </span>
</h1>




<div align="center">

![RISC-V](https://img.shields.io/badge/RISC--V-SoC%20Tapeout-blue?style=for-the-badge&logo=riscv&logoColor=white)
![VSD](https://img.shields.io/badge/VSD-Program-orange?style=for-the-badge)
![Participants](https://img.shields.io/badge/Participants-3500+-brightgreen?style=for-the-badge)
![Status](https://img.shields.io/badge/Status-In_Progress-blueviolet?style=for-the-badge&logo=github)
![India](https://img.shields.io/badge/Made%20in-India-saffron?style=for-the-badge&logo=data:image/svg+xml;base64,PHN2ZyB3aWR0aD0iMjQiIGhlaWdodD0iMjQiIHZpZXdCb3g9IjAgMCAyNCAyNCIgZmlsbD0ibm9uZSIgeG1sbnM9Imh0dHA6Ly93d3cudzMub3JnLzIwMDAvc3ZnIj4KPHJlY3Qgd2lkdGg9IjI0IiBoZWlnaHQ9IjgiIGZpbGw9IiNGRjk5MzMiLz4KPHJlY3QgeT0iOCIgd2lkdGg9IjI0IiBoZWlnaHQ9IjgiIGZpbGw9IiNGRkZGRkYiLz4KPHJlY3QgeT0iMTYiIHdpZHRoPSIyNCIgaGVpZ2h0PSI4IiBmaWxsPSIjMTM4ODA4Ii8+Cjwvc3ZnPgo=)

</div>

<div align="center">
  🌟 Welcome to the beginning of my journey in the <b>VSD RISC-V SoC Tapeout Program</b> 🚀  
</div>

---

## 📖 About the Program 🔥  
The **VSD SoC Tapeout Program** 🎯 is a **20-week nationwide initiative** designed to teach the complete **RTL ➡️ GDSII ➡️ Tapeout** flow using **open-source** and **industry-grade tools**.  

It empowers students and professionals to take their ideas **from Verilog RTL to working silicon chips** 🏭.  
This program is a big step toward strengthening India’s **semiconductor ecosystem** 🌍⚡.  

👉 Official page: [VSD SoC Labs](https://www.vlsisystemdesign.com/soc-labs/)

---

<div align="center">
<img width="700" alt="VSD_IITGN_SYNP_SCL" src="https://github.com/user-attachments/assets/05c2fa67-4c85-4c91-b654-76de7ae5f442" />
</div>

---

## 🎯 Program Highlights  
- 🧩 **Custom IP Integration** – add & validate your own IPs  
- ⚙️ **RTL Validation** – simulation, synthesis & STA  
- 🏗️ **Physical Design** – floorplanning, PnR, timing closure  
- ✅ **Sign-off** – DRC, LVS, ERC, Antenna checks  
- 🖥️ **Post-Silicon Validation** – bringup & testing on real silicon  

---

## 📅 Program Schedule (20 Weeks)  
- ⏳ **Phase 1** – Recruitment & Online Training (open-source tools: iverilog, GTKWave, Yosys, OpenSTA, Xschem, ngspice, OpenLane)  
- 🏫 **Phase 2** – Project Initialization at IIT Gandhinagar (IITGN)  
- 🏁 **Phase 3** – Final GDSII, Sign-off, and Tapeout 🚀  

---

## 🛠️ Tools & Tech Stack  
- **Open-Source Tools**: iverilog 🖥️ · GTKWave 📊 · Yosys 🔧 · OpenSTA ⏱️ · Xschem ✍️ · ngspice ⚡ · OpenLane 🏗️  
- **Sign-off Tools**: Synopsys Design Compiler, ICC2, PrimeTime, StarRC 🔥  
- **Foundry & PDK**: SCL180 nm (India 🇮🇳)  

---
<div align="center">

## 📅 Weekly Progress Tracker  

| Week | Theme / Focus Area | Repository / Notes | Status |
|------|--------------------|--------------------|--------|
| **Week 0** | 🌱 🖥️ Environment Setup + Git/GitHub + Intro to RTL-GDS Flow | [week0]() | ✅ Completed |
| **Week 1** | 🛠️ Environment + RTL Sim Basics | week1 | ⏳ Pending |
| **Week 2** | 🔄 Synthesis & Gate-Level Simulation (GLS) | week2 | ⏳ Pending |
| **Week 3** | ⚡ RISC-V ISA & Toolchain | week3 | ⏳ Pending |
| **Week 4** | 🐞 Pipeline Bugs, Clock Gating & CPU GLS | week4 | ⏳ Pending |
| **Week 5** | ⏱️ STA Fundamentals | week5 | ⏳ Pending |
| **Week 6** | 🔋 CMOS & SPICE (SKY130) | [week6]() | ⏳ Pending |
| **Week 7** | 🏗️ OpenLane Floorplan → Placement | week7 | ⏳ Pending |
| **Week 8** | 🌐 CTS, Routing & Post-Route STA | week8 | ⏳ Pending |
| **Week 9** | 📊 Multi-Corner Timing & Sign-off | week9 | ⏳ Pending |
| **Week 10** | 🏁 Final Polish & Documentation | week10 | ⏳ Pending |


</div>

---
## 🙏 Special Thanks 👏  
I sincerely thank all the organizations and their key members for making this program possible 💡:  

- 🧑‍🏫 **VLSI System Design (VSD)** – [Kunal Ghosh](https://www.linkedin.com/in/kunal-ghosh-vlsisystemdesign-com-28084836/) for mentorship and vision.  
- 🤝 **Efabless** – [Michael Wishart](https://www.linkedin.com/in/mike-wishart-81480612/) & [Mohamed Kassem](https://www.linkedin.com/in/mkkassem/) for enabling collaborative open-source chip design.  
- 🏭 **[Semiconductor Laboratory (SCL)](https://www.scl.gov.in/)** – for PDK & foundry support.  
- 🎓 **[IIT Gandhinagar (IITGN)](https://www.linkedin.com/school/indian-institute-of-technology-gandhinagar-iitgn-/?originalSubdomain=in)** – for on-site training & project facilitation.  
- 🛠️ **Synopsys** – [Sassine Ghazi](https://www.linkedin.com/in/sassine-ghazi/) for providing industry-grade EDA tools under C2S program.  

Their collective support 🌟 has empowered students like me to contribute to **India’s semiconductor journey** 🚀🇮🇳.  

---
