#***************************************************************************

#sjplacer

#Version:            1.1

#Build Date:         Jul 19 2017 14:31:00

#File Generated:     Nov 15 2017 09:51:28

#Purpose:            

#Copyright (C) 2010-2011 by Softjin Technologies Pvt Ltd. All rights reserved.

#***************************************************************************

Executing : C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\bin/sjplacer.exe --proj-name Lab 4 ADC --netlist-vh2 Lab 4 ADC_p.vh2 --arch p4_udb2x2 --arch-file C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\dev\arch/udbdsi_2x2_04.cydata --ip-file C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\dev\psoc4/3/256dma/ip_blocks.cydata --rrg-file C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\dev\psoc4/3/256dma/route_arch-rrg.cydata --irq-file C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\dev\psoc4/3/256dma/irqconn.cydata --drq-file C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\dev\psoc4/3/256dma/triggerconn.cydata --dsi-conn-file C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\dev\psoc4/3/256dma/dsiconn.cydata --pins-file pins_56-QFN.xml --lib-file Lab 4 ADC_p.lib --sdc-file Lab 4 ADC.sdc --io-pcf Lab 4 ADC.pci --outdir .

		Softjin Techologies Placer, Version 1.1

Build Date : Jul 19 2017	14:29:55

D2004: Option and Settings Summary
=============================================================
Netlist vh2 file          - Lab 4 ADC_p.vh2
Architecture file         - C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\dev\arch/udbdsi_2x2_04.cydata
Package                   - 
Defparam file             - 
SDC file                  - Lab 4 ADC.sdc
Output directory          - .
Timing library            - Lab 4 ADC_p.lib
IO Placement file         - Lab 4 ADC.pci

D2050: Starting reading inputs for placer
=============================================================
D2065: Reading netlist file : "Lab 4 ADC_p.vh2"
D2065: Reading arch file : "C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\dev\arch/udbdsi_2x2_04.cydata"
D2051: Reading of inputs for placer completed successfully

D2053: Starting placement of the design
=============================================================

Phase 2
Phase 3

Design Statistics after Packing
    Number of Combinational MCs 	:	9
    Number of Sequential MCs    	:	16
    Number of DPs               	:	3
    Number of Controls          	:	1
    Number of Status            	:	2
    Number of SyncCells         	:	0
    Number of count7cells       	:	1

Device Utilization Summary after Packing
    Macrocells                  :	25/32
    UDBS                        :	4/4
    IOs                         :	6/38


D2088: Phase 3, elapsed time : 0.0 (sec)

Phase 4
D2088: Phase 4, elapsed time : 0.0 (sec)

Phase 6

######################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
======================================================================

######################################################################
                     Clock Summary 
======================================================================
Number of clocks: 13
Clock: ADC_intClock         | Frequency: N/A       | Target:   3.0 MHz
Clock: ADC_intClock(FFB)    | Frequency: N/A       | Target:   3.0 MHz
Clock: Clock_PWM            | Frequency: N/A       | Target:  24.0 MHz
Clock: Clock_PWM(FFB)       | Frequency: N/A       | Target:  24.0 MHz
Clock: CyECO                | Frequency: N/A       | Target:  24.0 MHz
Clock: CyHFCLK              | Frequency:  45.9 MHz | Target:  24.0 MHz
Clock: CyILO                | Frequency: N/A       | Target:   0.0 MHz
Clock: CyIMO                | Frequency: N/A       | Target:  24.0 MHz
Clock: CyLFCLK              | Frequency: N/A       | Target:   0.0 MHz
Clock: CyRouted1            | Frequency: N/A       | Target:  24.0 MHz
Clock: CySYSCLK             | Frequency: N/A       | Target:  24.0 MHz
Clock: CyWCO                | Frequency: N/A       | Target:   0.0 MHz
Clock: UART_1_IntClock      | Frequency:  43.8 MHz | Target:   0.9 MHz

======================================================================
                     End of Clock Summary
######################################################################

D2088: Phase 6, elapsed time : 0.0 (sec)

Phase 7
######################################################################
                     Clock Summary 
======================================================================
Number of clocks: 13
Clock: ADC_intClock         | Frequency: N/A       | Target:   3.0 MHz
Clock: ADC_intClock(FFB)    | Frequency: N/A       | Target:   3.0 MHz
Clock: Clock_PWM            | Frequency: N/A       | Target:  24.0 MHz
Clock: Clock_PWM(FFB)       | Frequency: N/A       | Target:  24.0 MHz
Clock: CyECO                | Frequency: N/A       | Target:  24.0 MHz
Clock: CyHFCLK              | Frequency:   1.2 MHz | Target:  24.0 MHz
Clock: CyILO                | Frequency: N/A       | Target:   0.0 MHz
Clock: CyIMO                | Frequency: N/A       | Target:  24.0 MHz
Clock: CyLFCLK              | Frequency: N/A       | Target:   0.0 MHz
Clock: CyRouted1            | Frequency: N/A       | Target:  24.0 MHz
Clock: CySYSCLK             | Frequency: N/A       | Target:  24.0 MHz
Clock: CyWCO                | Frequency: N/A       | Target:   0.0 MHz
Clock: UART_1_IntClock      | Frequency:   1.2 MHz | Target:   0.9 MHz

======================================================================
                     End of Clock Summary
######################################################################
D2088: Phase 7, elapsed time : 0.1 (sec)

Final Design Statistics
    Number of Combinational MCs 	:	9
    Number of Sequential MCs    	:	16
    Number of DPs               	:	3
    Number of Controls          	:	1
    Number of Status            	:	2
    Number of SyncCells         	:	0
    Number of count7cells       	:	1
    Number of IOs       	:	6

Device Utilization Summary
    Macrocells                  :	25/32
    IOs                         :	6/38



######################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
======================================================================


######################################################################
                     Clock Summary 
======================================================================
Number of clocks: 13
Clock: ADC_intClock         | Frequency: N/A       | Target:   3.0 MHz
Clock: ADC_intClock(FFB)    | Frequency: N/A       | Target:   3.0 MHz
Clock: Clock_PWM            | Frequency: N/A       | Target:  24.0 MHz
Clock: Clock_PWM(FFB)       | Frequency: N/A       | Target:  24.0 MHz
Clock: CyECO                | Frequency: N/A       | Target:  24.0 MHz
Clock: CyHFCLK              | Frequency:   1.2 MHz | Target:  24.0 MHz
Clock: CyILO                | Frequency: N/A       | Target:   0.0 MHz
Clock: CyIMO                | Frequency: N/A       | Target:  24.0 MHz
Clock: CyLFCLK              | Frequency: N/A       | Target:   0.0 MHz
Clock: CyRouted1            | Frequency: N/A       | Target:  24.0 MHz
Clock: CySYSCLK             | Frequency: N/A       | Target:  24.0 MHz
Clock: CyWCO                | Frequency: N/A       | Target:   0.0 MHz
Clock: UART_1_IntClock      | Frequency:   1.2 MHz | Target:   0.9 MHz

======================================================================
                     End of Clock Summary
######################################################################

Phase 8
D2088: Phase 8, elapsed time : 0.0 (sec)

D2054: Placement of the design completed successfully

I2076: Total run-time: 0.3 sec.

