---
marp: true
paginate: true
theme: gem5
title: Modeling DRAM in gem5
---

<!-- _class: title -->

## Modeling DRAM in gem5

---

I don't think this exists, yet.

Doing some stuff about the traffic generators and testing memory controllers would be a good idea.

Show examples of interleaved memory, HBM, hybrid memory would be good.
