<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.12.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>RIOT OS: cpu/cc26x2_cc13x2/include/cc26x2_cc13x2_aux.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<!-- <script type="text/javascript" src="jquery.js"></script> -->
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<!-- <link href="/pagefind/pagefind-ui.css" rel="stylesheet"> -->
<script src="/pagefind/pagefind-ui.js"></script>
<script>
  // Check whether the PagefindUI class is available
  if (typeof PagefindUI === 'undefined') {
    console.error('PagefindUI class is not available | Dev Build');
  } else {
    // // Remove the "searchstub" element and initialize the PagefindUI class
    // document.getElementById("#searchstub").remove();
    // Initialize the PagefindUI class with the element id "search"
    window.addEventListener('DOMContentLoaded', (event) => {
        new PagefindUI({ element: "#search", showSubResults: true });
    });
  }
</script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="global.css" rel="stylesheet" type="text/css" />
</head>
<body>
  <script>
    // Print the data within the NAVTREE variable from the navtreedata.js file
    var navtree = NAVTREE;
    console.log(navtree);
  </script>
<div class="flex flex-row gap-4 w-screen font-sans text-lg max-h-screen overscroll-contain justify-items-stretch bg-neutral-900">
  <!--Sidebar-->
  <div data-pagefind-ignore="all" class="w-1/3 max-w-md flex-auto h-screen bg-neutral-800 ring-2 ring-neutral-700 shadow-neutral-800 shadow-2xl rounded-xl p-3 ml-1 my-2 mr-3 flex flex-col justify-around">
    <div id="top" class="justify-self-center content-center items-center place-content-center">
      <img alt="Logo" src="riot-logo.svg"/>
      <div id="projectbrief">
        The friendly Operating System for the Internet of Things
      </div>
    </div>
    <div id="search" class="place-content-center" class="overflow-y-scroll max-h-64 bg-slate-400 ring-2 ring-white text-white" >
      <h1>Searchbar via Pagefind</h1>
      <!-- <div id="searchstub" class="flex items-center border border-gray-300 rounded-lg p-2 shadow-sm">
        <input type="text" placeholder="Search is only available in Production Build ..." class="flex-grow p-2 outline-none">
      </div> -->
    </div>
    <div id="navtree">
      <script>
        // The navtree variable is always a pair of two elements (key, value)
        // The key is the name we should display and the value is the link to the page
        // Generate the navtree from the navtreedata.js file and put it under the navtree div
        var navtree = NAVTREE[0][2];
        var navtreeHTML = "<h1>Navigation based on Doxygen</h1> <ul>";
        for (var i = 0; i < navtree.length; i++) {
          navtreeHTML += "<li><a href='" + navtree[i][1] + "'>" + navtree[i][0] + "</a></li>";
          if (i == 5) {
            navtreeHTML += '<li><h3 class="ring-2 ring-white"> Random Insert for Demonstration </h3></li>';
          }
        }
        navtreeHTML += "</ul>";
        document.getElementById("navtree").innerHTML = navtreeHTML;
      </script>
    </div>
    <ul>
      <li class="footer">
        Generated on Tue Sep 24 2024 11:16:24 by 
          <a href="http://www.doxygen.org/index.html">
            Doxygen
          </a> 
        1.12.0
      </li>
    </ul>
  </div>
  <!--Main Content-->
  <div class="hidden">
<!-- Generated by Doxygen 1.12.0 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search',true);
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){initNavTree('cc26x2__cc13x2__aux_8h.html',''); initResizable(true); });
/* @license-end */
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle"><div class="title">cc26x2_cc13x2_aux.h File Reference<div class="ingroups"><a class="el" href="group__cpu.html">CPU</a> &raquo; <a class="el" href="group__cpu__cc26x2__cc13x2.html">TI CC26x2, CC13x2</a> &raquo; <a class="el" href="group__cpu__cc26x2__cc13x2__definitions.html">TI CC26x2, CC13x2 definitions</a></div></div></div>
</div><!--header-->
<div class="contents">

<p>CC26x2, CC13x2 AUX register definitions.  
<a href="#details">More...</a></p>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>CC26x2, CC13x2 AUX register definitions. </p>

<p class="definition">Definition in file <a class="el" href="cc26x2__cc13x2__aux_8h_source.html">cc26x2_cc13x2_aux.h</a>.</p>
</div><div class="textblock"><code>#include &lt;stdbool.h&gt;</code><br />
<code>#include &quot;<a class="el" href="cc26xx__cc13xx_8h_source.html">cc26xx_cc13xx.h</a>&quot;</code><br />
</div><div class="textblock"><div id="dynsection-0" onclick="return dynsection.toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-0-trigger" src="closed.png" alt="+"/> Include dependency graph for cc26x2_cc13x2_aux.h:</div>
<div id="dynsection-0-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-0-content" class="dyncontent" style="display:none;">
<div class="center"><iframe scrolling="no" frameborder="0" src="cc26x2__cc13x2__aux_8h__incl.svg" width="284" height="207"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe></div>
</div>
</div><div class="textblock"><div id="dynsection-1" onclick="return dynsection.toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-1-trigger" src="closed.png" alt="+"/> This graph shows which files directly or indirectly include this file:</div>
<div id="dynsection-1-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-1-content" class="dyncontent" style="display:none;">
<div class="center"><iframe scrolling="no" frameborder="0" src="cc26x2__cc13x2__aux_8h__dep__incl.svg" width="210" height="148"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe></div>
</div>
</div>
<p><a href="cc26x2__cc13x2__aux_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="nested-classes" name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structaux__aiodio__regs__t.html">aux_aiodio_regs_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">AUX_AIODIO registers.  <a href="structaux__aiodio__regs__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structaux__tdc__regs__t.html">aux_tdc_regs_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">AUX_TDC registers.  <a href="structaux__tdc__regs__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structaux__evctl__regs__t.html">aux_evctl_regs_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">AUX_EVCTL registers.  <a href="structaux__evctl__regs__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structaux__sysif__regs__t.html">aux_sysif_regs_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">AUX_SYSIF registers.  <a href="structaux__sysif__regs__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structaux__timer01__regs__t.html">aux_timer01_regs_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">AUX_TIMER01 registers.  <a href="structaux__timer01__regs__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structaux__timer2__regs__t.html">aux_timer2_regs_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">AUX_TIMER2 registers.  <a href="structaux__timer2__regs__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structaux__smph__regs__t.html">aux_smph_regs_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">AUX_SMPH registers.  <a href="structaux__smph__regs__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structaux__anaif__regs__t.html">aux_anaif_regs_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">AUX_ANAIF registers.  <a href="structaux__anaif__regs__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structadi__4__aux__regs__t.html">adi_4_aux_regs_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADI_4_AUX registers.  <a href="structadi__4__aux__regs__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structadi__4__aux__regs__m8__t.html">adi_4_aux_regs_m8_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADI_4_AUX registers using masked 8-bit access.  <a href="structadi__4__aux__regs__m8__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a4f5d48ac3e1d6f44c88c851e8bacb0a8" id="r_a4f5d48ac3e1d6f44c88c851e8bacb0a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4f5d48ac3e1d6f44c88c851e8bacb0a8">AUX_AIODIO0</a>&#160;&#160;&#160;((<a class="el" href="structaux__aiodio__regs__t.html">aux_aiodio_regs_t</a> *) (<a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga86392979ac6bc1d962feb18872acae14">AUX_AIODIO0_BASE</a>))</td></tr>
<tr class="memdesc:a4f5d48ac3e1d6f44c88c851e8bacb0a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">AUX_AIODIO0 register bank.  <br /></td></tr>
<tr class="separator:a4f5d48ac3e1d6f44c88c851e8bacb0a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e2584b2901d65eac7e1cdbe766125ce" id="r_a0e2584b2901d65eac7e1cdbe766125ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0e2584b2901d65eac7e1cdbe766125ce">AUX_AIODIO1</a>&#160;&#160;&#160;((<a class="el" href="structaux__aiodio__regs__t.html">aux_aiodio_regs_t</a> *) (<a class="el" href="cc26x0__cc13x0__aux_8h.html#a0d28957ab36a904ab150d534ddd12c3e">AUX_AIODIO1_BASE</a>))</td></tr>
<tr class="memdesc:a0e2584b2901d65eac7e1cdbe766125ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">AUX_AIODIO1 register bank.  <br /></td></tr>
<tr class="separator:a0e2584b2901d65eac7e1cdbe766125ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed15e82662bdeaba102fe75987043f86" id="r_aed15e82662bdeaba102fe75987043f86"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aed15e82662bdeaba102fe75987043f86">AUX_AIODIO2</a>&#160;&#160;&#160;((<a class="el" href="structaux__aiodio__regs__t.html">aux_aiodio_regs_t</a> *) (<a class="el" href="group__cpu__specific__peripheral__memory__map.html#gae2d046ea722b185a9d5b17648307de30">AUX_AIODIO2_BASE</a>))</td></tr>
<tr class="memdesc:aed15e82662bdeaba102fe75987043f86"><td class="mdescLeft">&#160;</td><td class="mdescRight">AUX_AIODIO2 register bank.  <br /></td></tr>
<tr class="separator:aed15e82662bdeaba102fe75987043f86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af46d48c54775f097d46b9cd538c72994" id="r_af46d48c54775f097d46b9cd538c72994"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af46d48c54775f097d46b9cd538c72994">AUX_AIODIO3</a>&#160;&#160;&#160;((<a class="el" href="structaux__aiodio__regs__t.html">aux_aiodio_regs_t</a> *) (<a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga07350972639c37aab5da3fd7578b0545">AUX_AIODIO3_BASE</a>))</td></tr>
<tr class="memdesc:af46d48c54775f097d46b9cd538c72994"><td class="mdescLeft">&#160;</td><td class="mdescRight">AUX_AIODIO3 register bank.  <br /></td></tr>
<tr class="separator:af46d48c54775f097d46b9cd538c72994"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adef70433101b7398fae594437035b522" id="r_adef70433101b7398fae594437035b522"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#adef70433101b7398fae594437035b522">AUX_TDC</a>&#160;&#160;&#160;((<a class="el" href="structaux__tdc__regs__t.html">aux_tdc_regs_t</a> *) (<a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga8dc76e17830030a637a8f7b11f5aac85">AUX_TDC_BASE</a>))</td></tr>
<tr class="memdesc:adef70433101b7398fae594437035b522"><td class="mdescLeft">&#160;</td><td class="mdescRight">AUX_TDC register bank.  <br /></td></tr>
<tr class="separator:adef70433101b7398fae594437035b522"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73ebf0fe31ebfcca037758b16e59fd8b" id="r_a73ebf0fe31ebfcca037758b16e59fd8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a73ebf0fe31ebfcca037758b16e59fd8b">AUX_EVCTL</a>&#160;&#160;&#160;((<a class="el" href="structaux__evctl__regs__t.html">aux_evctl_regs_t</a> *) (<a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga541d8e0d4ecb34ad0707bf7f8d9d70f6">AUX_EVCTL_BASE</a>))</td></tr>
<tr class="memdesc:a73ebf0fe31ebfcca037758b16e59fd8b"><td class="mdescLeft">&#160;</td><td class="mdescRight">AUX_EVCTL register bank.  <br /></td></tr>
<tr class="separator:a73ebf0fe31ebfcca037758b16e59fd8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a815a938f1487589f1e2cbb462c2bde9a" id="r_a815a938f1487589f1e2cbb462c2bde9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a815a938f1487589f1e2cbb462c2bde9a">AUX_SYSIF</a>&#160;&#160;&#160;((<a class="el" href="structaux__sysif__regs__t.html">aux_sysif_regs_t</a> *) (<a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga66a788770a0ff4fb86e4e215e826e48f">AUX_SYSIF_BASE</a>))</td></tr>
<tr class="memdesc:a815a938f1487589f1e2cbb462c2bde9a"><td class="mdescLeft">&#160;</td><td class="mdescRight">AUX_SYSIF register bank.  <br /></td></tr>
<tr class="separator:a815a938f1487589f1e2cbb462c2bde9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09d274507b96e3b153949d1807c8f5b5" id="r_a09d274507b96e3b153949d1807c8f5b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a09d274507b96e3b153949d1807c8f5b5">AUX_TIMER01</a>&#160;&#160;&#160;((<a class="el" href="structaux__timer01__regs__t.html">aux_timer01_regs_t</a> *) (<a class="el" href="group__cpu__specific__peripheral__memory__map.html#gabb8057afd8ee41c1fbab1989bfdfef87">AUX_TIMER01_BASE</a>))</td></tr>
<tr class="memdesc:a09d274507b96e3b153949d1807c8f5b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">AUX_TIMER01 register bank.  <br /></td></tr>
<tr class="separator:a09d274507b96e3b153949d1807c8f5b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ce146303612f3b73aab52d2e8c8db2e" id="r_a4ce146303612f3b73aab52d2e8c8db2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4ce146303612f3b73aab52d2e8c8db2e">AUX_TIMER2</a>&#160;&#160;&#160;((<a class="el" href="structaux__timer2__regs__t.html">aux_timer2_regs_t</a> *) (<a class="el" href="group__cpu__specific__peripheral__memory__map.html#gaf07a9ad2f64e9dbd35b9d63fff3985a4">AUX_TIMER2_BASE</a>))</td></tr>
<tr class="memdesc:a4ce146303612f3b73aab52d2e8c8db2e"><td class="mdescLeft">&#160;</td><td class="mdescRight">AUX_TIMER2 register bank.  <br /></td></tr>
<tr class="separator:a4ce146303612f3b73aab52d2e8c8db2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3fe80dd9d6246362d13145a86fc8f40" id="r_aa3fe80dd9d6246362d13145a86fc8f40"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa3fe80dd9d6246362d13145a86fc8f40">AUX_SMPH</a>&#160;&#160;&#160;((<a class="el" href="structaux__smph__regs__t.html">aux_smph_regs_t</a> *) (<a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga4b59352af6b92cc2deb2b432939f8e68">AUX_SMPH_BASE</a>))</td></tr>
<tr class="memdesc:aa3fe80dd9d6246362d13145a86fc8f40"><td class="mdescLeft">&#160;</td><td class="mdescRight">AUX_SMPH register bank.  <br /></td></tr>
<tr class="separator:aa3fe80dd9d6246362d13145a86fc8f40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00f8aff5e945e9f58a0a04b55dffe95f" id="r_a00f8aff5e945e9f58a0a04b55dffe95f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a00f8aff5e945e9f58a0a04b55dffe95f">AUX_ANAIF</a>&#160;&#160;&#160;((<a class="el" href="structaux__anaif__regs__t.html">aux_anaif_regs_t</a> *) (<a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga7a251bfa5bcb41eb55d31b223ea67645">AUX_ANAIF_BASE</a>))</td></tr>
<tr class="memdesc:a00f8aff5e945e9f58a0a04b55dffe95f"><td class="mdescLeft">&#160;</td><td class="mdescRight">AUX_ANAIF register bank.  <br /></td></tr>
<tr class="separator:a00f8aff5e945e9f58a0a04b55dffe95f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aecefe8194fa7efaede622296eda72136" id="r_aecefe8194fa7efaede622296eda72136"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aecefe8194fa7efaede622296eda72136">ADI_4_AUX</a>&#160;&#160;&#160;((<a class="el" href="structadi__4__aux__regs__t.html">adi_4_aux_regs_t</a> *) (<a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga67a2abbee8038e4f5ada8a552803ba44">ADI_4_AUX_BASE</a>))</td></tr>
<tr class="memdesc:aecefe8194fa7efaede622296eda72136"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADI_4_AUX register bank.  <br /></td></tr>
<tr class="separator:aecefe8194fa7efaede622296eda72136"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08eeac4f50d3229f59e3c2da2825ea6b" id="r_a08eeac4f50d3229f59e3c2da2825ea6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a08eeac4f50d3229f59e3c2da2825ea6b">ADI_4_AUX_M8</a>&#160;&#160;&#160;((<a class="el" href="structadi__4__aux__regs__m8__t.html">adi_4_aux_regs_m8_t</a> *) (<a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga989f631a559bcca8d1847d63bb4916b7">ADI_4_AUX_BASE_M8</a>))</td></tr>
<tr class="memdesc:a08eeac4f50d3229f59e3c2da2825ea6b"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADI_4_AUX register bank.  <br /></td></tr>
<tr class="separator:a08eeac4f50d3229f59e3c2da2825ea6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a407cc60ff8974052fc468f571de79d30" id="r_a407cc60ff8974052fc468f571de79d30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a407cc60ff8974052fc468f571de79d30">ADDI_SEM</a>&#160;&#160;&#160;<a class="el" href="cc26x0__cc13x0__aux_8h.html#aa3fe80dd9d6246362d13145a86fc8f40">AUX_SMPH</a>-&gt;SMPH0</td></tr>
<tr class="memdesc:a407cc60ff8974052fc468f571de79d30"><td class="mdescLeft">&#160;</td><td class="mdescRight">Semamphore used for ADDI.  <br /></td></tr>
<tr class="separator:a407cc60ff8974052fc468f571de79d30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86392979ac6bc1d962feb18872acae14" id="r_ga86392979ac6bc1d962feb18872acae14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga86392979ac6bc1d962feb18872acae14">AUX_AIODIO0_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific__Peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + 0xCC000)</td></tr>
<tr class="memdesc:ga86392979ac6bc1d962feb18872acae14"><td class="mdescLeft">&#160;</td><td class="mdescRight">AUX_AIODIO0 base address.  <br /></td></tr>
<tr class="separator:ga86392979ac6bc1d962feb18872acae14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d28957ab36a904ab150d534ddd12c3e" id="r_ga0d28957ab36a904ab150d534ddd12c3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga0d28957ab36a904ab150d534ddd12c3e">AUX_AIODIO1_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific__Peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + 0xCD000)</td></tr>
<tr class="memdesc:ga0d28957ab36a904ab150d534ddd12c3e"><td class="mdescLeft">&#160;</td><td class="mdescRight">AUX_AIODIO1 base address.  <br /></td></tr>
<tr class="separator:ga0d28957ab36a904ab150d534ddd12c3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2d046ea722b185a9d5b17648307de30" id="r_gae2d046ea722b185a9d5b17648307de30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific__peripheral__memory__map.html#gae2d046ea722b185a9d5b17648307de30">AUX_AIODIO2_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific__Peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + 0xCE000)</td></tr>
<tr class="memdesc:gae2d046ea722b185a9d5b17648307de30"><td class="mdescLeft">&#160;</td><td class="mdescRight">AUX_AIODIO2 base address.  <br /></td></tr>
<tr class="separator:gae2d046ea722b185a9d5b17648307de30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07350972639c37aab5da3fd7578b0545" id="r_ga07350972639c37aab5da3fd7578b0545"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga07350972639c37aab5da3fd7578b0545">AUX_AIODIO3_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific__Peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + 0xCF000)</td></tr>
<tr class="memdesc:ga07350972639c37aab5da3fd7578b0545"><td class="mdescLeft">&#160;</td><td class="mdescRight">AUX_AIODIO3 base address.  <br /></td></tr>
<tr class="separator:ga07350972639c37aab5da3fd7578b0545"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8dc76e17830030a637a8f7b11f5aac85" id="r_ga8dc76e17830030a637a8f7b11f5aac85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga8dc76e17830030a637a8f7b11f5aac85">AUX_TDC_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific__Peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + 0xC4000)</td></tr>
<tr class="memdesc:ga8dc76e17830030a637a8f7b11f5aac85"><td class="mdescLeft">&#160;</td><td class="mdescRight">AUX_TDC base address.  <br /></td></tr>
<tr class="separator:ga8dc76e17830030a637a8f7b11f5aac85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga541d8e0d4ecb34ad0707bf7f8d9d70f6" id="r_ga541d8e0d4ecb34ad0707bf7f8d9d70f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga541d8e0d4ecb34ad0707bf7f8d9d70f6">AUX_EVCTL_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific__Peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + 0xC5000)</td></tr>
<tr class="memdesc:ga541d8e0d4ecb34ad0707bf7f8d9d70f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">AUX_EVCTL base address.  <br /></td></tr>
<tr class="separator:ga541d8e0d4ecb34ad0707bf7f8d9d70f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14aef8411258fce913917663286baf1c" id="r_a14aef8411258fce913917663286baf1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a14aef8411258fce913917663286baf1c">AUX_SYSIF_OPMODEREQ_REQ_PDLP</a>&#160;&#160;&#160;0x00000003</td></tr>
<tr class="memdesc:a14aef8411258fce913917663286baf1c"><td class="mdescLeft">&#160;</td><td class="mdescRight">AUX_SYSIF register values.  <br /></td></tr>
<tr class="separator:a14aef8411258fce913917663286baf1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a958f53756f7b98def256978181f0d898" id="r_a958f53756f7b98def256978181f0d898"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a958f53756f7b98def256978181f0d898">AUX_SYSIF_OPMODEREQ_REQ_PDA</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="separator:a958f53756f7b98def256978181f0d898"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a736dcb534e1c601de9254e51d8f675e0" id="r_a736dcb534e1c601de9254e51d8f675e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a736dcb534e1c601de9254e51d8f675e0">AUX_SYSIF_OPMODEREQ_REQ_LP</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="separator:a736dcb534e1c601de9254e51d8f675e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afffef774a807a62ab7e83dd2f54dc9f0" id="r_afffef774a807a62ab7e83dd2f54dc9f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#afffef774a807a62ab7e83dd2f54dc9f0">AUX_SYSIF_OPMODEREQ_REQ_A</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:afffef774a807a62ab7e83dd2f54dc9f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66a788770a0ff4fb86e4e215e826e48f" id="r_ga66a788770a0ff4fb86e4e215e826e48f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga66a788770a0ff4fb86e4e215e826e48f">AUX_SYSIF_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific__Peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + 0xC6000)</td></tr>
<tr class="memdesc:ga66a788770a0ff4fb86e4e215e826e48f"><td class="mdescLeft">&#160;</td><td class="mdescRight">AUX_SYSIF base address.  <br /></td></tr>
<tr class="separator:ga66a788770a0ff4fb86e4e215e826e48f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb8057afd8ee41c1fbab1989bfdfef87" id="r_gabb8057afd8ee41c1fbab1989bfdfef87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific__peripheral__memory__map.html#gabb8057afd8ee41c1fbab1989bfdfef87">AUX_TIMER01_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific__Peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + 0xC7000)</td></tr>
<tr class="memdesc:gabb8057afd8ee41c1fbab1989bfdfef87"><td class="mdescLeft">&#160;</td><td class="mdescRight">AUX_TIMER01 base address.  <br /></td></tr>
<tr class="separator:gabb8057afd8ee41c1fbab1989bfdfef87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf07a9ad2f64e9dbd35b9d63fff3985a4" id="r_gaf07a9ad2f64e9dbd35b9d63fff3985a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific__peripheral__memory__map.html#gaf07a9ad2f64e9dbd35b9d63fff3985a4">AUX_TIMER2_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific__Peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + 0xC3000)</td></tr>
<tr class="memdesc:gaf07a9ad2f64e9dbd35b9d63fff3985a4"><td class="mdescLeft">&#160;</td><td class="mdescRight">AUX_TIMER2 base address.  <br /></td></tr>
<tr class="separator:gaf07a9ad2f64e9dbd35b9d63fff3985a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b59352af6b92cc2deb2b432939f8e68" id="r_ga4b59352af6b92cc2deb2b432939f8e68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga4b59352af6b92cc2deb2b432939f8e68">AUX_SMPH_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific__Peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + 0xC8000)</td></tr>
<tr class="memdesc:ga4b59352af6b92cc2deb2b432939f8e68"><td class="mdescLeft">&#160;</td><td class="mdescRight">AUX_SMPH base address.  <br /></td></tr>
<tr class="separator:ga4b59352af6b92cc2deb2b432939f8e68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a251bfa5bcb41eb55d31b223ea67645" id="r_ga7a251bfa5bcb41eb55d31b223ea67645"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga7a251bfa5bcb41eb55d31b223ea67645">AUX_ANAIF_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific__Peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + 0xC9000)</td></tr>
<tr class="memdesc:ga7a251bfa5bcb41eb55d31b223ea67645"><td class="mdescLeft">&#160;</td><td class="mdescRight">AUX_ANAIF base address.  <br /></td></tr>
<tr class="separator:ga7a251bfa5bcb41eb55d31b223ea67645"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6db8549b740533a39a6c115a392a44a0" id="r_a6db8549b740533a39a6c115a392a44a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6db8549b740533a39a6c115a392a44a0">ADI_4_AUX_COMP_LPM_BIAS_WIDTH_TRIM_m</a>&#160;&#160;&#160;0x00000038</td></tr>
<tr class="memdesc:a6db8549b740533a39a6c115a392a44a0"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADI_4_AUX register values.  <br /></td></tr>
<tr class="separator:a6db8549b740533a39a6c115a392a44a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0c7411514efb79965a6eafd877576fb" id="r_ac0c7411514efb79965a6eafd877576fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac0c7411514efb79965a6eafd877576fb">ADI_4_AUX_COMP_LPM_BIAS_WIDTH_TRIM_s</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ac0c7411514efb79965a6eafd877576fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb8bab058351980932d89b2313840194" id="r_abb8bab058351980932d89b2313840194"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#abb8bab058351980932d89b2313840194">ADI_4_AUX_LPMBIAS_LPM_TRIM_IOUT_m</a>&#160;&#160;&#160;0x0000003F</td></tr>
<tr class="separator:abb8bab058351980932d89b2313840194"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e77535238cee98b8393e6f5e5cdbf50" id="r_a6e77535238cee98b8393e6f5e5cdbf50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6e77535238cee98b8393e6f5e5cdbf50">ADI_4_AUX_LPMBIAS_LPM_TRIM_IOUT_s</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a6e77535238cee98b8393e6f5e5cdbf50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67a2abbee8038e4f5ada8a552803ba44" id="r_ga67a2abbee8038e4f5ada8a552803ba44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga67a2abbee8038e4f5ada8a552803ba44">ADI_4_AUX_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific__Peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + 0xCB000)</td></tr>
<tr class="memdesc:ga67a2abbee8038e4f5ada8a552803ba44"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADI_4_AUX base address.  <br /></td></tr>
<tr class="separator:ga67a2abbee8038e4f5ada8a552803ba44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga989f631a559bcca8d1847d63bb4916b7" id="r_ga989f631a559bcca8d1847d63bb4916b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga989f631a559bcca8d1847d63bb4916b7">ADI_4_AUX_BASE_M8</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga67a2abbee8038e4f5ada8a552803ba44">ADI_4_AUX_BASE</a> + ADI_MASK8B)</td></tr>
<tr class="memdesc:ga989f631a559bcca8d1847d63bb4916b7"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADI_4_AUX base address for masked 8-bit access.  <br /></td></tr>
<tr class="separator:ga989f631a559bcca8d1847d63bb4916b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a196b14872ad0c081abd9c18535b367b9" id="r_a196b14872ad0c081abd9c18535b367b9"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a196b14872ad0c081abd9c18535b367b9">aux_sysif_opmode_change</a> (uint32_t target_opmode)</td></tr>
<tr class="memdesc:a196b14872ad0c081abd9c18535b367b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">AUX_SYSIF functions.  <br /></td></tr>
<tr class="separator:a196b14872ad0c081abd9c18535b367b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="a407cc60ff8974052fc468f571de79d30" name="a407cc60ff8974052fc468f571de79d30"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a407cc60ff8974052fc468f571de79d30">&#9670;&#160;</a></span>ADDI_SEM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADDI_SEM&#160;&#160;&#160;<a class="el" href="cc26x0__cc13x0__aux_8h.html#aa3fe80dd9d6246362d13145a86fc8f40">AUX_SMPH</a>-&gt;SMPH0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Semamphore used for ADDI. </p>

<p class="definition">Definition at line <a class="el" href="cc26x2__cc13x2__aux_8h_source.html#l00473">473</a> of file <a class="el" href="cc26x2__cc13x2__aux_8h_source.html">cc26x2_cc13x2_aux.h</a>.</p>

</div>
</div>
<a id="aecefe8194fa7efaede622296eda72136" name="aecefe8194fa7efaede622296eda72136"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aecefe8194fa7efaede622296eda72136">&#9670;&#160;</a></span>ADI_4_AUX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADI_4_AUX&#160;&#160;&#160;((<a class="el" href="structadi__4__aux__regs__t.html">adi_4_aux_regs_t</a> *) (<a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga67a2abbee8038e4f5ada8a552803ba44">ADI_4_AUX_BASE</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADI_4_AUX register bank. </p>

<p class="definition">Definition at line <a class="el" href="cc26x2__cc13x2__aux_8h_source.html#l00464">464</a> of file <a class="el" href="cc26x2__cc13x2__aux_8h_source.html">cc26x2_cc13x2_aux.h</a>.</p>

</div>
</div>
<a id="a6db8549b740533a39a6c115a392a44a0" name="a6db8549b740533a39a6c115a392a44a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6db8549b740533a39a6c115a392a44a0">&#9670;&#160;</a></span>ADI_4_AUX_COMP_LPM_BIAS_WIDTH_TRIM_m</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADI_4_AUX_COMP_LPM_BIAS_WIDTH_TRIM_m&#160;&#160;&#160;0x00000038</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADI_4_AUX register values. </p>

<p class="definition">Definition at line <a class="el" href="cc26x2__cc13x2__aux_8h_source.html#l00441">441</a> of file <a class="el" href="cc26x2__cc13x2__aux_8h_source.html">cc26x2_cc13x2_aux.h</a>.</p>

</div>
</div>
<a id="ac0c7411514efb79965a6eafd877576fb" name="ac0c7411514efb79965a6eafd877576fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac0c7411514efb79965a6eafd877576fb">&#9670;&#160;</a></span>ADI_4_AUX_COMP_LPM_BIAS_WIDTH_TRIM_s</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADI_4_AUX_COMP_LPM_BIAS_WIDTH_TRIM_s&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cc26x2__cc13x2__aux_8h_source.html#l00442">442</a> of file <a class="el" href="cc26x2__cc13x2__aux_8h_source.html">cc26x2_cc13x2_aux.h</a>.</p>

</div>
</div>
<a id="abb8bab058351980932d89b2313840194" name="abb8bab058351980932d89b2313840194"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb8bab058351980932d89b2313840194">&#9670;&#160;</a></span>ADI_4_AUX_LPMBIAS_LPM_TRIM_IOUT_m</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADI_4_AUX_LPMBIAS_LPM_TRIM_IOUT_m&#160;&#160;&#160;0x0000003F</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cc26x2__cc13x2__aux_8h_source.html#l00443">443</a> of file <a class="el" href="cc26x2__cc13x2__aux_8h_source.html">cc26x2_cc13x2_aux.h</a>.</p>

</div>
</div>
<a id="a6e77535238cee98b8393e6f5e5cdbf50" name="a6e77535238cee98b8393e6f5e5cdbf50"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6e77535238cee98b8393e6f5e5cdbf50">&#9670;&#160;</a></span>ADI_4_AUX_LPMBIAS_LPM_TRIM_IOUT_s</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADI_4_AUX_LPMBIAS_LPM_TRIM_IOUT_s&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cc26x2__cc13x2__aux_8h_source.html#l00444">444</a> of file <a class="el" href="cc26x2__cc13x2__aux_8h_source.html">cc26x2_cc13x2_aux.h</a>.</p>

</div>
</div>
<a id="a08eeac4f50d3229f59e3c2da2825ea6b" name="a08eeac4f50d3229f59e3c2da2825ea6b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a08eeac4f50d3229f59e3c2da2825ea6b">&#9670;&#160;</a></span>ADI_4_AUX_M8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADI_4_AUX_M8&#160;&#160;&#160;((<a class="el" href="structadi__4__aux__regs__m8__t.html">adi_4_aux_regs_m8_t</a> *) (<a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga989f631a559bcca8d1847d63bb4916b7">ADI_4_AUX_BASE_M8</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADI_4_AUX register bank. </p>

<p class="definition">Definition at line <a class="el" href="cc26x2__cc13x2__aux_8h_source.html#l00468">468</a> of file <a class="el" href="cc26x2__cc13x2__aux_8h_source.html">cc26x2_cc13x2_aux.h</a>.</p>

</div>
</div>
<a id="a4f5d48ac3e1d6f44c88c851e8bacb0a8" name="a4f5d48ac3e1d6f44c88c851e8bacb0a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f5d48ac3e1d6f44c88c851e8bacb0a8">&#9670;&#160;</a></span>AUX_AIODIO0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AUX_AIODIO0&#160;&#160;&#160;((<a class="el" href="structaux__aiodio__regs__t.html">aux_aiodio_regs_t</a> *) (<a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga86392979ac6bc1d962feb18872acae14">AUX_AIODIO0_BASE</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>AUX_AIODIO0 register bank. </p>

<p class="definition">Definition at line <a class="el" href="cc26x2__cc13x2__aux_8h_source.html#l00077">77</a> of file <a class="el" href="cc26x2__cc13x2__aux_8h_source.html">cc26x2_cc13x2_aux.h</a>.</p>

</div>
</div>
<a id="a0e2584b2901d65eac7e1cdbe766125ce" name="a0e2584b2901d65eac7e1cdbe766125ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0e2584b2901d65eac7e1cdbe766125ce">&#9670;&#160;</a></span>AUX_AIODIO1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AUX_AIODIO1&#160;&#160;&#160;((<a class="el" href="structaux__aiodio__regs__t.html">aux_aiodio_regs_t</a> *) (<a class="el" href="cc26x0__cc13x0__aux_8h.html#a0d28957ab36a904ab150d534ddd12c3e">AUX_AIODIO1_BASE</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>AUX_AIODIO1 register bank. </p>

<p class="definition">Definition at line <a class="el" href="cc26x2__cc13x2__aux_8h_source.html#l00081">81</a> of file <a class="el" href="cc26x2__cc13x2__aux_8h_source.html">cc26x2_cc13x2_aux.h</a>.</p>

</div>
</div>
<a id="aed15e82662bdeaba102fe75987043f86" name="aed15e82662bdeaba102fe75987043f86"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aed15e82662bdeaba102fe75987043f86">&#9670;&#160;</a></span>AUX_AIODIO2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AUX_AIODIO2&#160;&#160;&#160;((<a class="el" href="structaux__aiodio__regs__t.html">aux_aiodio_regs_t</a> *) (<a class="el" href="group__cpu__specific__peripheral__memory__map.html#gae2d046ea722b185a9d5b17648307de30">AUX_AIODIO2_BASE</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>AUX_AIODIO2 register bank. </p>

<p class="definition">Definition at line <a class="el" href="cc26x2__cc13x2__aux_8h_source.html#l00085">85</a> of file <a class="el" href="cc26x2__cc13x2__aux_8h_source.html">cc26x2_cc13x2_aux.h</a>.</p>

</div>
</div>
<a id="af46d48c54775f097d46b9cd538c72994" name="af46d48c54775f097d46b9cd538c72994"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af46d48c54775f097d46b9cd538c72994">&#9670;&#160;</a></span>AUX_AIODIO3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AUX_AIODIO3&#160;&#160;&#160;((<a class="el" href="structaux__aiodio__regs__t.html">aux_aiodio_regs_t</a> *) (<a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga07350972639c37aab5da3fd7578b0545">AUX_AIODIO3_BASE</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>AUX_AIODIO3 register bank. </p>

<p class="definition">Definition at line <a class="el" href="cc26x2__cc13x2__aux_8h_source.html#l00089">89</a> of file <a class="el" href="cc26x2__cc13x2__aux_8h_source.html">cc26x2_cc13x2_aux.h</a>.</p>

</div>
</div>
<a id="a00f8aff5e945e9f58a0a04b55dffe95f" name="a00f8aff5e945e9f58a0a04b55dffe95f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a00f8aff5e945e9f58a0a04b55dffe95f">&#9670;&#160;</a></span>AUX_ANAIF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AUX_ANAIF&#160;&#160;&#160;((<a class="el" href="structaux__anaif__regs__t.html">aux_anaif_regs_t</a> *) (<a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga7a251bfa5bcb41eb55d31b223ea67645">AUX_ANAIF_BASE</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>AUX_ANAIF register bank. </p>

<p class="definition">Definition at line <a class="el" href="cc26x2__cc13x2__aux_8h_source.html#l00397">397</a> of file <a class="el" href="cc26x2__cc13x2__aux_8h_source.html">cc26x2_cc13x2_aux.h</a>.</p>

</div>
</div>
<a id="a73ebf0fe31ebfcca037758b16e59fd8b" name="a73ebf0fe31ebfcca037758b16e59fd8b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a73ebf0fe31ebfcca037758b16e59fd8b">&#9670;&#160;</a></span>AUX_EVCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AUX_EVCTL&#160;&#160;&#160;((<a class="el" href="structaux__evctl__regs__t.html">aux_evctl_regs_t</a> *) (<a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga541d8e0d4ecb34ad0707bf7f8d9d70f6">AUX_EVCTL_BASE</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>AUX_EVCTL register bank. </p>

<p class="definition">Definition at line <a class="el" href="cc26x2__cc13x2__aux_8h_source.html#l00168">168</a> of file <a class="el" href="cc26x2__cc13x2__aux_8h_source.html">cc26x2_cc13x2_aux.h</a>.</p>

</div>
</div>
<a id="aa3fe80dd9d6246362d13145a86fc8f40" name="aa3fe80dd9d6246362d13145a86fc8f40"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa3fe80dd9d6246362d13145a86fc8f40">&#9670;&#160;</a></span>AUX_SMPH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AUX_SMPH&#160;&#160;&#160;((<a class="el" href="structaux__smph__regs__t.html">aux_smph_regs_t</a> *) (<a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga4b59352af6b92cc2deb2b432939f8e68">AUX_SMPH_BASE</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>AUX_SMPH register bank. </p>

<p class="definition">Definition at line <a class="el" href="cc26x2__cc13x2__aux_8h_source.html#l00362">362</a> of file <a class="el" href="cc26x2__cc13x2__aux_8h_source.html">cc26x2_cc13x2_aux.h</a>.</p>

</div>
</div>
<a id="a815a938f1487589f1e2cbb462c2bde9a" name="a815a938f1487589f1e2cbb462c2bde9a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a815a938f1487589f1e2cbb462c2bde9a">&#9670;&#160;</a></span>AUX_SYSIF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AUX_SYSIF&#160;&#160;&#160;((<a class="el" href="structaux__sysif__regs__t.html">aux_sysif_regs_t</a> *) (<a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga66a788770a0ff4fb86e4e215e826e48f">AUX_SYSIF_BASE</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>AUX_SYSIF register bank. </p>

<p class="definition">Definition at line <a class="el" href="cc26x2__cc13x2__aux_8h_source.html#l00243">243</a> of file <a class="el" href="cc26x2__cc13x2__aux_8h_source.html">cc26x2_cc13x2_aux.h</a>.</p>

</div>
</div>
<a id="afffef774a807a62ab7e83dd2f54dc9f0" name="afffef774a807a62ab7e83dd2f54dc9f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afffef774a807a62ab7e83dd2f54dc9f0">&#9670;&#160;</a></span>AUX_SYSIF_OPMODEREQ_REQ_A</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AUX_SYSIF_OPMODEREQ_REQ_A&#160;&#160;&#160;0x00000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cc26x2__cc13x2__aux_8h_source.html#l00227">227</a> of file <a class="el" href="cc26x2__cc13x2__aux_8h_source.html">cc26x2_cc13x2_aux.h</a>.</p>

</div>
</div>
<a id="a736dcb534e1c601de9254e51d8f675e0" name="a736dcb534e1c601de9254e51d8f675e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a736dcb534e1c601de9254e51d8f675e0">&#9670;&#160;</a></span>AUX_SYSIF_OPMODEREQ_REQ_LP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AUX_SYSIF_OPMODEREQ_REQ_LP&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cc26x2__cc13x2__aux_8h_source.html#l00226">226</a> of file <a class="el" href="cc26x2__cc13x2__aux_8h_source.html">cc26x2_cc13x2_aux.h</a>.</p>

</div>
</div>
<a id="a958f53756f7b98def256978181f0d898" name="a958f53756f7b98def256978181f0d898"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a958f53756f7b98def256978181f0d898">&#9670;&#160;</a></span>AUX_SYSIF_OPMODEREQ_REQ_PDA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AUX_SYSIF_OPMODEREQ_REQ_PDA&#160;&#160;&#160;0x00000002</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cc26x2__cc13x2__aux_8h_source.html#l00225">225</a> of file <a class="el" href="cc26x2__cc13x2__aux_8h_source.html">cc26x2_cc13x2_aux.h</a>.</p>

</div>
</div>
<a id="a14aef8411258fce913917663286baf1c" name="a14aef8411258fce913917663286baf1c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a14aef8411258fce913917663286baf1c">&#9670;&#160;</a></span>AUX_SYSIF_OPMODEREQ_REQ_PDLP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AUX_SYSIF_OPMODEREQ_REQ_PDLP&#160;&#160;&#160;0x00000003</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>AUX_SYSIF register values. </p>

<p class="definition">Definition at line <a class="el" href="cc26x2__cc13x2__aux_8h_source.html#l00224">224</a> of file <a class="el" href="cc26x2__cc13x2__aux_8h_source.html">cc26x2_cc13x2_aux.h</a>.</p>

</div>
</div>
<a id="adef70433101b7398fae594437035b522" name="adef70433101b7398fae594437035b522"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adef70433101b7398fae594437035b522">&#9670;&#160;</a></span>AUX_TDC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AUX_TDC&#160;&#160;&#160;((<a class="el" href="structaux__tdc__regs__t.html">aux_tdc_regs_t</a> *) (<a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga8dc76e17830030a637a8f7b11f5aac85">AUX_TDC_BASE</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>AUX_TDC register bank. </p>

<p class="definition">Definition at line <a class="el" href="cc26x2__cc13x2__aux_8h_source.html#l00120">120</a> of file <a class="el" href="cc26x2__cc13x2__aux_8h_source.html">cc26x2_cc13x2_aux.h</a>.</p>

</div>
</div>
<a id="a09d274507b96e3b153949d1807c8f5b5" name="a09d274507b96e3b153949d1807c8f5b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a09d274507b96e3b153949d1807c8f5b5">&#9670;&#160;</a></span>AUX_TIMER01</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AUX_TIMER01&#160;&#160;&#160;((<a class="el" href="structaux__timer01__regs__t.html">aux_timer01_regs_t</a> *) (<a class="el" href="group__cpu__specific__peripheral__memory__map.html#gabb8057afd8ee41c1fbab1989bfdfef87">AUX_TIMER01_BASE</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>AUX_TIMER01 register bank. </p>

<p class="definition">Definition at line <a class="el" href="cc26x2__cc13x2__aux_8h_source.html#l00287">287</a> of file <a class="el" href="cc26x2__cc13x2__aux_8h_source.html">cc26x2_cc13x2_aux.h</a>.</p>

</div>
</div>
<a id="a4ce146303612f3b73aab52d2e8c8db2e" name="a4ce146303612f3b73aab52d2e8c8db2e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4ce146303612f3b73aab52d2e8c8db2e">&#9670;&#160;</a></span>AUX_TIMER2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AUX_TIMER2&#160;&#160;&#160;((<a class="el" href="structaux__timer2__regs__t.html">aux_timer2_regs_t</a> *) (<a class="el" href="group__cpu__specific__peripheral__memory__map.html#gaf07a9ad2f64e9dbd35b9d63fff3985a4">AUX_TIMER2_BASE</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>AUX_TIMER2 register bank. </p>

<p class="definition">Definition at line <a class="el" href="cc26x2__cc13x2__aux_8h_source.html#l00332">332</a> of file <a class="el" href="cc26x2__cc13x2__aux_8h_source.html">cc26x2_cc13x2_aux.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="a196b14872ad0c081abd9c18535b367b9" name="a196b14872ad0c081abd9c18535b367b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a196b14872ad0c081abd9c18535b367b9">&#9670;&#160;</a></span>aux_sysif_opmode_change()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void aux_sysif_opmode_change </td>
          <td>(</td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>target_opmode</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>AUX_SYSIF functions. </p>
<p>Changes the AUX operational mode</p>
<dl class="section note"><dt>Note</dt><dd>Only this function should be used to change the operational mode, because it needs to be done in order.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">target_opmode</td><td>The opmode we want to change to. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->

    </div>
  </body>
</html>
