/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [11:0] celloutsig_0_0z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_1z;
  wire celloutsig_0_25z;
  wire [5:0] celloutsig_0_26z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [4:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [12:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [2:0] celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire celloutsig_1_18z;
  wire [10:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [4:0] celloutsig_1_8z;
  wire [3:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_3z = ~(celloutsig_0_2z | celloutsig_0_0z[2]);
  assign celloutsig_1_10z = ~(celloutsig_1_6z | celloutsig_1_7z);
  assign celloutsig_0_15z = ~(celloutsig_0_12z | celloutsig_0_0z[1]);
  assign celloutsig_1_0z = ~(in_data[172] | in_data[112]);
  assign celloutsig_1_13z = ~celloutsig_1_8z[3];
  assign celloutsig_0_16z = ~celloutsig_0_14z;
  assign celloutsig_0_1z = ~celloutsig_0_0z[4];
  assign celloutsig_0_11z = ~((in_data[39] | celloutsig_0_3z) & celloutsig_0_7z);
  assign celloutsig_0_13z = ~((celloutsig_0_6z | in_data[58]) & (celloutsig_0_11z | celloutsig_0_12z));
  assign celloutsig_1_6z = ~((celloutsig_1_4z | celloutsig_1_2z) & (celloutsig_1_2z | celloutsig_1_3z));
  assign celloutsig_0_8z = celloutsig_0_0z[3] | ~(in_data[49]);
  assign celloutsig_0_25z = celloutsig_0_2z | ~(celloutsig_0_13z);
  assign celloutsig_0_6z = ~(celloutsig_0_0z[8] ^ celloutsig_0_2z);
  assign celloutsig_0_12z = ~(celloutsig_0_0z[8] ^ celloutsig_0_1z);
  assign celloutsig_0_17z = ~(celloutsig_0_16z ^ celloutsig_0_1z);
  assign celloutsig_1_18z = { celloutsig_1_8z[4:3], celloutsig_1_8z[3], celloutsig_1_8z[1], celloutsig_1_8z[1] } == { celloutsig_1_11z[1:0], celloutsig_1_10z, celloutsig_1_4z, celloutsig_1_13z };
  assign celloutsig_1_1z = in_data[169:163] == { in_data[122:117], celloutsig_1_0z };
  assign celloutsig_0_2z = { celloutsig_0_0z[3], celloutsig_0_1z, celloutsig_0_0z } || { in_data[85:73], celloutsig_0_1z };
  assign celloutsig_1_2z = { in_data[191:190], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z } || { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_26z = { celloutsig_0_9z[7:4], celloutsig_0_9z[10], celloutsig_0_9z[2] } % { 1'h1, celloutsig_0_17z, celloutsig_0_17z, celloutsig_0_6z, celloutsig_0_17z, celloutsig_0_15z };
  assign celloutsig_0_14z = { celloutsig_0_5z[3:2], celloutsig_0_8z, celloutsig_0_13z, celloutsig_0_1z } != { celloutsig_0_0z[2], celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_12z };
  assign celloutsig_1_3z = { in_data[109], celloutsig_1_2z, celloutsig_1_0z } != in_data[100:98];
  assign celloutsig_1_5z = in_data[170:162] != { celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_1z };
  assign celloutsig_1_19z = - { celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_11z, celloutsig_1_13z, celloutsig_1_5z, celloutsig_1_9z };
  assign celloutsig_1_7z = { in_data[105:103], celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_0z } !== { in_data[134:119], celloutsig_1_4z, celloutsig_1_2z };
  assign celloutsig_0_7z = in_data[64:62] !== in_data[51:49];
  assign celloutsig_1_4z = { in_data[104], celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_2z } !== { in_data[189:187], celloutsig_1_3z };
  assign celloutsig_0_5z = ~ celloutsig_0_0z[7:3];
  assign celloutsig_0_4z = | celloutsig_0_0z[11:8];
  assign celloutsig_1_9z = { celloutsig_1_8z[3], celloutsig_1_8z[1], celloutsig_1_3z, celloutsig_1_0z } >> { celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_5z };
  assign celloutsig_1_11z = { celloutsig_1_10z, celloutsig_1_0z, celloutsig_1_0z } >> { celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_7z };
  always_latch
    if (clkin_data[0]) celloutsig_0_0z = 12'h000;
    else if (celloutsig_1_19z[0]) celloutsig_0_0z = in_data[82:71];
  assign { celloutsig_0_9z[1], celloutsig_0_9z[2], celloutsig_0_9z[9:4], celloutsig_0_9z[10], celloutsig_0_9z[0], celloutsig_0_9z[12:11] } = ~ { celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_3z, in_data[51:50] };
  assign { celloutsig_1_8z[4], celloutsig_1_8z[1], celloutsig_1_8z[3] } = ~ { celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_0_9z[3] = celloutsig_0_9z[10];
  assign { celloutsig_1_8z[2], celloutsig_1_8z[0] } = { celloutsig_1_8z[3], celloutsig_1_8z[1] };
  assign { out_data[128], out_data[106:96], out_data[32], out_data[5:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_25z, celloutsig_0_26z };
endmodule
