Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Mar 26 15:03:41 2024
| Host         : chipdev2.physik.uni-wuppertal.de running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -file mopshub_board_v1_wrapper_timing_summary_routed.rpt -pb mopshub_board_v1_wrapper_timing_summary_routed.pb -rpx mopshub_board_v1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : mopshub_board_v1_wrapper
| Device       : 7a200t-fbg484
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (95)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (190)
5. checking no_input_delay (21)
6. checking no_output_delay (63)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (95)
-------------------------
 There are 95 register/latch pins with no clock driven by root clock pin: shift_clk_0 (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (190)
--------------------------------------------------
 There are 190 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (21)
-------------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (63)
--------------------------------
 There are 63 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.533     -350.886                    244                47664        0.057        0.000                      0                47648        0.000        0.000                       0                 16330  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                       ------------         ----------      --------------
clk_sys_clk_p                                                                               {0.000 2.500}        5.000           200.000         
  clk_40_mopshub_board_v1_clk_wiz_s1_0                                                      {0.000 12.500}       25.000          40.000          
    clk_100_mopshub_board_v1_clk_wiz_0_0                                                    {0.000 5.000}        10.000          100.000         
    clkfbout_mopshub_board_v1_clk_wiz_0_0                                                   {0.000 12.500}       25.000          40.000          
  clk_elink_mopshub_board_v1_clk_wiz_s1_0                                                   {0.000 12.500}       25.000          40.000          
  clk_m_mopshub_board_v1_clk_wiz_s1_0                                                       {0.000 6.250}        12.500          80.000          
  clk_rx_mopshub_board_v1_clk_wiz_s1_0                                                      {0.000 3.125}        6.250           160.000         
  clk_tx_mopshub_board_v1_clk_wiz_s1_0                                                      {0.000 6.250}        12.500          80.000          
  clk_uart_mopshub_board_v1_clk_wiz_s1_0                                                    {0.000 43.359}       86.719          11.532          
  clkfbout_mopshub_board_v1_clk_wiz_s1_0                                                    {0.000 12.500}       25.000          40.000          
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}       33.000          30.303          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_sys_clk_p                                                                                                                                                                                                                                 1.100        0.000                       0                     1  
  clk_40_mopshub_board_v1_clk_wiz_s1_0                                                            5.424        0.000                      0                36286        0.066        0.000                      0                36286        7.500        0.000                       0                 12703  
    clk_100_mopshub_board_v1_clk_wiz_0_0                                                          1.803        0.000                      0                 5034        0.103        0.000                      0                 5034        0.000        0.000                       0                  2402  
    clkfbout_mopshub_board_v1_clk_wiz_0_0                                                                                                                                                                                                    23.751        0.000                       0                     2  
  clk_elink_mopshub_board_v1_clk_wiz_s1_0                                                        14.858        0.000                      0                 3590        0.120        0.000                      0                 3590       12.000        0.000                       0                   537  
  clk_m_mopshub_board_v1_clk_wiz_s1_0                                                                                                                                                                                                        10.908        0.000                       0                     3  
  clk_rx_mopshub_board_v1_clk_wiz_s1_0                                                                                                                                                                                                        4.658        0.000                       0                     4  
  clk_tx_mopshub_board_v1_clk_wiz_s1_0                                                                                                                                                                                                       10.908        0.000                       0                     3  
  clk_uart_mopshub_board_v1_clk_wiz_s1_0                                                         81.243        0.000                      0                  432        0.118        0.000                      0                  432       42.859        0.000                       0                   189  
  clkfbout_mopshub_board_v1_clk_wiz_s1_0                                                                                                                                                                                                     23.408        0.000                       0                     3  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       27.547        0.000                      0                  928        0.099        0.000                      0                  928       15.370        0.000                       0                   483  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_elink_mopshub_board_v1_clk_wiz_s1_0                                                     clk_40_mopshub_board_v1_clk_wiz_s1_0                                                             21.336        0.000                      0                  101        0.120        0.000                      0                  101  
clk_uart_mopshub_board_v1_clk_wiz_s1_0                                                      clk_40_mopshub_board_v1_clk_wiz_s1_0                                                             -1.717      -49.371                     41                   41        0.057        0.000                      0                   41  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  clk_100_mopshub_board_v1_clk_wiz_0_0                                                             31.850        0.000                      0                    8                                                                        
clk_40_mopshub_board_v1_clk_wiz_s1_0                                                        clk_elink_mopshub_board_v1_clk_wiz_s1_0                                                          19.430        0.000                      0                  131        0.135        0.000                      0                  131  
clk_40_mopshub_board_v1_clk_wiz_s1_0                                                        clk_uart_mopshub_board_v1_clk_wiz_s1_0                                                           -2.533     -301.515                    203                  203        0.063        0.000                      0                  203  
clk_100_mopshub_board_v1_clk_wiz_0_0                                                        dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK        9.017        0.000                      0                    8                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           clk_100_mopshub_board_v1_clk_wiz_0_0                                                        clk_100_mopshub_board_v1_clk_wiz_0_0                                                              7.391        0.000                      0                  105        0.218        0.000                      0                  105  
**async_default**                                                                           clk_40_mopshub_board_v1_clk_wiz_s1_0                                                        clk_40_mopshub_board_v1_clk_wiz_s1_0                                                             18.035        0.000                      0                  794        0.395        0.000                      0                  794  
**async_default**                                                                           clk_40_mopshub_board_v1_clk_wiz_s1_0                                                        clk_elink_mopshub_board_v1_clk_wiz_s1_0                                                          22.296        0.000                      0                   11        0.545        0.000                      0                   11  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       29.727        0.000                      0                  100        0.244        0.000                      0                  100  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_sys_clk_p
  To Clock:  clk_sys_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_sys_clk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_sys_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y2  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y2  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y2  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y2  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y2  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y2  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_40_mopshub_board_v1_clk_wiz_s1_0
  To Clock:  clk_40_mopshub_board_v1_clk_wiz_s1_0

Setup :            0  Failing Endpoints,  Worst Slack        5.424ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.066ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.424ns  (required time - arrival time)
  Source:                 mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_6/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/MediumAccessControl/receivecrc/edged_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v1_clk_wiz_s1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_40_mopshub_board_v1_clk_wiz_s1_0 fall@12.500ns - clk_40_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        6.997ns  (logic 0.853ns (12.191%)  route 6.144ns (87.809%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.741ns = ( 10.759 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.348ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.858     0.858 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.923    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.350 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.826    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -2.745 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       1.397    -1.348    mopshub_board_v1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X96Y153        FDRE                                         r  mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y153        FDRE (Prop_fdre_C_Q)         0.433    -0.915 r  mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_6/Q
                         net (fo=93, routed)          4.287     3.372    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/LogicalLinkControl/llc_fsm_2/mb_reset_repN_6_alias
    SLICE_X124Y189       LUT6 (Prop_lut6_I0_O)        0.105     3.477 f  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/LogicalLinkControl/llc_fsm_2/edged_i_2__88/O
                         net (fo=2, routed)           0.584     4.061    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/LogicalLinkControl/llc_fsm_2/MediumAccessControl/sync_reset_i
    SLICE_X129Y191       LUT2 (Prop_lut2_I0_O)        0.105     4.166 f  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/LogicalLinkControl/llc_fsm_2/count[6]_i_7__5/O
                         net (fo=3, routed)           0.244     4.410    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/MediumAccessControl/fsm/count_reg[6]
    SLICE_X131Y191       LUT6 (Prop_lut6_I0_O)        0.105     4.515 r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/MediumAccessControl/fsm/edged_i_3__23/O
                         net (fo=33, routed)          1.029     5.545    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/MediumAccessControl/fsm/SS[0]
    SLICE_X133Y194       LUT3 (Prop_lut3_I1_O)        0.105     5.650 r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/MediumAccessControl/fsm/edged_i_1__26/O
                         net (fo=1, routed)           0.000     5.650    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/MediumAccessControl/receivecrc/edged_reg_0
    SLICE_X133Y194       FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/MediumAccessControl/receivecrc/edged_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v1_clk_wiz_s1_0 fall edge)
                                                     12.500    12.500 f  
    R4                                                0.000    12.500 f  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000    12.500    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.819    13.319 f  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    14.323    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399     7.923 f  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     9.376    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     9.453 f  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       1.306    10.759    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/MediumAccessControl/receivecrc/clk_40
    SLICE_X133Y194       FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/MediumAccessControl/receivecrc/edged_reg/C  (IS_INVERTED)
                         clock pessimism              0.369    11.127    
                         clock uncertainty           -0.088    11.039    
    SLICE_X133Y194       FDRE (Setup_fdre_C_D)        0.034    11.073    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/MediumAccessControl/receivecrc/edged_reg
  -------------------------------------------------------------------
                         required time                         11.073    
                         arrival time                          -5.650    
  -------------------------------------------------------------------
                         slack                                  5.424    

Slack (MET) :             5.766ns  (required time - arrival time)
  Source:                 mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_6/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/MediumAccessControl/receivecrc/enable_i_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v1_clk_wiz_s1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_40_mopshub_board_v1_clk_wiz_s1_0 fall@12.500ns - clk_40_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        6.657ns  (logic 0.853ns (12.814%)  route 5.804ns (87.186%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.741ns = ( 10.759 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.348ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.858     0.858 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.923    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.350 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.826    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -2.745 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       1.397    -1.348    mopshub_board_v1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X96Y153        FDRE                                         r  mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y153        FDRE (Prop_fdre_C_Q)         0.433    -0.915 r  mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_6/Q
                         net (fo=93, routed)          4.287     3.372    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/LogicalLinkControl/llc_fsm_2/mb_reset_repN_6_alias
    SLICE_X124Y189       LUT6 (Prop_lut6_I0_O)        0.105     3.477 f  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/LogicalLinkControl/llc_fsm_2/edged_i_2__88/O
                         net (fo=2, routed)           0.584     4.061    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/LogicalLinkControl/llc_fsm_2/MediumAccessControl/sync_reset_i
    SLICE_X129Y191       LUT2 (Prop_lut2_I0_O)        0.105     4.166 f  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/LogicalLinkControl/llc_fsm_2/count[6]_i_7__5/O
                         net (fo=3, routed)           0.244     4.410    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/MediumAccessControl/fsm/count_reg[6]
    SLICE_X131Y191       LUT6 (Prop_lut6_I0_O)        0.105     4.515 r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/MediumAccessControl/fsm/edged_i_3__23/O
                         net (fo=33, routed)          0.689     5.204    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/MediumAccessControl/receivecrc/resrmlensig
    SLICE_X133Y194       LUT4 (Prop_lut4_I1_O)        0.105     5.309 r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/MediumAccessControl/receivecrc/enable_i_i_1__17/O
                         net (fo=1, routed)           0.000     5.309    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/MediumAccessControl/receivecrc/enable_i_i_1__17_n_0
    SLICE_X133Y194       FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/MediumAccessControl/receivecrc/enable_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v1_clk_wiz_s1_0 fall edge)
                                                     12.500    12.500 f  
    R4                                                0.000    12.500 f  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000    12.500    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.819    13.319 f  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    14.323    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399     7.923 f  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     9.376    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     9.453 f  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       1.306    10.759    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/MediumAccessControl/receivecrc/clk_40
    SLICE_X133Y194       FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/MediumAccessControl/receivecrc/enable_i_reg/C  (IS_INVERTED)
                         clock pessimism              0.369    11.127    
                         clock uncertainty           -0.088    11.039    
    SLICE_X133Y194       FDRE (Setup_fdre_C_D)        0.036    11.075    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/MediumAccessControl/receivecrc/enable_i_reg
  -------------------------------------------------------------------
                         required time                         11.075    
                         arrival time                          -5.309    
  -------------------------------------------------------------------
                         slack                                  5.766    

Slack (MET) :             6.303ns  (required time - arrival time)
  Source:                 mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_5/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[3]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_5/canakari_main/MediumAccessControl/receivecrc/edged_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v1_clk_wiz_s1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_40_mopshub_board_v1_clk_wiz_s1_0 fall@12.500ns - clk_40_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        6.097ns  (logic 1.190ns (19.516%)  route 4.907ns (80.484%))
  Logic Levels:           5  (LUT2=2 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.698ns = ( 10.802 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.285ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.858     0.858 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.923    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.350 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.826    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -2.745 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       1.460    -1.285    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_5/canakari_main/MediumAccessControl/fsm/clk_40
    SLICE_X145Y169       FDCE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_5/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y169       FDCE (Prop_fdce_C_Q)         0.348    -0.937 r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_5/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[3]_rep/Q
                         net (fo=112, routed)         3.186     2.249    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_5/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[3]_rep_1
    SLICE_X131Y176       LUT2 (Prop_lut2_I1_O)        0.252     2.501 f  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_5/canakari_main/MediumAccessControl/fsm/i___6_i_3__4/O
                         net (fo=6, routed)           0.404     2.905    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_5/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[2]_0
    SLICE_X131Y175       LUT6 (Prop_lut6_I5_O)        0.275     3.180 r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_5/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state[7]_i_4__4/O
                         net (fo=5, routed)           0.503     3.683    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_5/canakari_main/LogicalLinkControl/llc_fsm_2/count_reg[6]
    SLICE_X132Y178       LUT2 (Prop_lut2_I1_O)        0.105     3.788 f  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_5/canakari_main/LogicalLinkControl/llc_fsm_2/count[6]_i_7__4/O
                         net (fo=3, routed)           0.235     4.022    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_5/canakari_main/MediumAccessControl/fsm/count_reg[6]
    SLICE_X133Y178       LUT6 (Prop_lut6_I0_O)        0.105     4.127 r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_5/canakari_main/MediumAccessControl/fsm/edged_i_3__19/O
                         net (fo=33, routed)          0.581     4.708    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_5/canakari_main/MediumAccessControl/fsm/SS[0]
    SLICE_X141Y178       LUT3 (Prop_lut3_I1_O)        0.105     4.813 r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_5/canakari_main/MediumAccessControl/fsm/edged_i_1__22/O
                         net (fo=1, routed)           0.000     4.813    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_5/canakari_main/MediumAccessControl/receivecrc/edged_reg_0
    SLICE_X141Y178       FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_5/canakari_main/MediumAccessControl/receivecrc/edged_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v1_clk_wiz_s1_0 fall edge)
                                                     12.500    12.500 f  
    R4                                                0.000    12.500 f  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000    12.500    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.819    13.319 f  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    14.323    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399     7.923 f  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     9.376    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     9.453 f  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       1.349    10.802    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_5/canakari_main/MediumAccessControl/receivecrc/clk_40
    SLICE_X141Y178       FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_5/canakari_main/MediumAccessControl/receivecrc/edged_reg/C  (IS_INVERTED)
                         clock pessimism              0.369    11.170    
                         clock uncertainty           -0.088    11.082    
    SLICE_X141Y178       FDRE (Setup_fdre_C_D)        0.034    11.116    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_5/canakari_main/MediumAccessControl/receivecrc/edged_reg
  -------------------------------------------------------------------
                         required time                         11.116    
                         arrival time                          -4.813    
  -------------------------------------------------------------------
                         slack                                  6.303    

Slack (MET) :             6.308ns  (required time - arrival time)
  Source:                 mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_6/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_5/canakari_main/MediumAccessControl/transmitcrc/edged_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v1_clk_wiz_s1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_40_mopshub_board_v1_clk_wiz_s1_0 fall@12.500ns - clk_40_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        5.872ns  (logic 0.646ns (11.001%)  route 5.226ns (88.999%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.748ns = ( 10.752 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.348ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.858     0.858 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.923    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.350 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.826    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -2.745 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       1.397    -1.348    mopshub_board_v1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X96Y153        FDRE                                         r  mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y153        FDRE (Prop_fdre_C_Q)         0.433    -0.915 f  mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_6/Q
                         net (fo=93, routed)          2.851     1.937    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_5/canakari_main/LogicalLinkControl/llc_fsm_2/mb_reset_repN_6_alias
    SLICE_X128Y172       LUT6 (Prop_lut6_I0_O)        0.105     2.042 f  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_5/canakari_main/LogicalLinkControl/llc_fsm_2/i__i_4__9/O
                         net (fo=125, routed)         1.984     4.026    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_5/canakari_main/LogicalLinkControl/llc_fsm_2/reset_6
    SLICE_X133Y167       LUT2 (Prop_lut2_I0_O)        0.108     4.134 r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_5/canakari_main/LogicalLinkControl/llc_fsm_2/edged_i_1__93/O
                         net (fo=1, routed)           0.391     4.525    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_5/canakari_main/MediumAccessControl/transmitcrc/edged_reg_0
    SLICE_X134Y167       FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_5/canakari_main/MediumAccessControl/transmitcrc/edged_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v1_clk_wiz_s1_0 fall edge)
                                                     12.500    12.500 f  
    R4                                                0.000    12.500 f  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000    12.500    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.819    13.319 f  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    14.323    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399     7.923 f  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     9.376    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     9.453 f  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       1.299    10.752    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_5/canakari_main/MediumAccessControl/transmitcrc/clk_40
    SLICE_X134Y167       FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_5/canakari_main/MediumAccessControl/transmitcrc/edged_reg/C  (IS_INVERTED)
                         clock pessimism              0.369    11.120    
                         clock uncertainty           -0.088    11.032    
    SLICE_X134Y167       FDRE (Setup_fdre_C_D)       -0.200    10.832    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_5/canakari_main/MediumAccessControl/transmitcrc/edged_reg
  -------------------------------------------------------------------
                         required time                         10.832    
                         arrival time                          -4.525    
  -------------------------------------------------------------------
                         slack                                  6.308    

Slack (MET) :             6.308ns  (required time - arrival time)
  Source:                 mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_5/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[3]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_5/canakari_main/MediumAccessControl/receivecrc/enable_i_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v1_clk_wiz_s1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_40_mopshub_board_v1_clk_wiz_s1_0 fall@12.500ns - clk_40_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        6.094ns  (logic 1.190ns (19.526%)  route 4.904ns (80.474%))
  Logic Levels:           5  (LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.698ns = ( 10.802 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.285ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.858     0.858 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.923    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.350 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.826    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -2.745 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       1.460    -1.285    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_5/canakari_main/MediumAccessControl/fsm/clk_40
    SLICE_X145Y169       FDCE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_5/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y169       FDCE (Prop_fdce_C_Q)         0.348    -0.937 r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_5/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[3]_rep/Q
                         net (fo=112, routed)         3.186     2.249    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_5/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[3]_rep_1
    SLICE_X131Y176       LUT2 (Prop_lut2_I1_O)        0.252     2.501 f  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_5/canakari_main/MediumAccessControl/fsm/i___6_i_3__4/O
                         net (fo=6, routed)           0.404     2.905    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_5/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[2]_0
    SLICE_X131Y175       LUT6 (Prop_lut6_I5_O)        0.275     3.180 r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_5/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state[7]_i_4__4/O
                         net (fo=5, routed)           0.503     3.683    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_5/canakari_main/LogicalLinkControl/llc_fsm_2/count_reg[6]
    SLICE_X132Y178       LUT2 (Prop_lut2_I1_O)        0.105     3.788 f  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_5/canakari_main/LogicalLinkControl/llc_fsm_2/count[6]_i_7__4/O
                         net (fo=3, routed)           0.235     4.022    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_5/canakari_main/MediumAccessControl/fsm/count_reg[6]
    SLICE_X133Y178       LUT6 (Prop_lut6_I0_O)        0.105     4.127 r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_5/canakari_main/MediumAccessControl/fsm/edged_i_3__19/O
                         net (fo=33, routed)          0.578     4.705    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_5/canakari_main/MediumAccessControl/receivecrc/resrmlensig
    SLICE_X141Y178       LUT4 (Prop_lut4_I1_O)        0.105     4.810 r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_5/canakari_main/MediumAccessControl/receivecrc/enable_i_i_1__14/O
                         net (fo=1, routed)           0.000     4.810    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_5/canakari_main/MediumAccessControl/receivecrc/enable_i_i_1__14_n_0
    SLICE_X141Y178       FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_5/canakari_main/MediumAccessControl/receivecrc/enable_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v1_clk_wiz_s1_0 fall edge)
                                                     12.500    12.500 f  
    R4                                                0.000    12.500 f  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000    12.500    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.819    13.319 f  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    14.323    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399     7.923 f  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     9.376    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     9.453 f  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       1.349    10.802    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_5/canakari_main/MediumAccessControl/receivecrc/clk_40
    SLICE_X141Y178       FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_5/canakari_main/MediumAccessControl/receivecrc/enable_i_reg/C  (IS_INVERTED)
                         clock pessimism              0.369    11.170    
                         clock uncertainty           -0.088    11.082    
    SLICE_X141Y178       FDRE (Setup_fdre_C_D)        0.036    11.118    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_5/canakari_main/MediumAccessControl/receivecrc/enable_i_reg
  -------------------------------------------------------------------
                         required time                         11.118    
                         arrival time                          -4.810    
  -------------------------------------------------------------------
                         slack                                  6.308    

Slack (MET) :             6.392ns  (required time - arrival time)
  Source:                 mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_5/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_5/canakari_main/MediumAccessControl/transmitcrc/edged_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v1_clk_wiz_s1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_40_mopshub_board_v1_clk_wiz_s1_0 fall@12.500ns - clk_40_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        5.729ns  (logic 1.133ns (19.776%)  route 4.596ns (80.224%))
  Logic Levels:           5  (LUT2=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.771ns = ( 10.729 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.279ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.858     0.858 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.923    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.350 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.826    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -2.745 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       1.466    -1.279    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_5/canakari_main/MediumAccessControl/fsm/clk_40
    SLICE_X39Y188        FDCE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_5/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y188        FDCE (Prop_fdce_C_Q)         0.379    -0.900 r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_5/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[5]/Q
                         net (fo=155, routed)         2.906     2.007    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_5/canakari_main/MediumAccessControl/fsm/Q[5]
    SLICE_X48Y179        LUT6 (Prop_lut6_I1_O)        0.105     2.112 f  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_5/canakari_main/MediumAccessControl/fsm/q_i_i_11__12/O
                         net (fo=1, routed)           0.000     2.112    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_5/canakari_main/MediumAccessControl/fsm/q_i_i_11__12_n_0
    SLICE_X48Y179        MUXF7 (Prop_muxf7_I1_O)      0.178     2.290 f  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_5/canakari_main/MediumAccessControl/fsm/q_i_reg_i_6__12/O
                         net (fo=1, routed)           0.359     2.649    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_5/canakari_main/LogicalLinkControl/llc_fsm_2/enable_i_reg_2
    SLICE_X48Y179        LUT6 (Prop_lut6_I4_O)        0.241     2.890 r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_5/canakari_main/LogicalLinkControl/llc_fsm_2/q_i_i_3__25/O
                         net (fo=19, routed)          0.393     3.282    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_5/canakari_main/MediumAccessControl/fsm/actvtsftsig
    SLICE_X48Y179        LUT6 (Prop_lut6_I4_O)        0.105     3.387 f  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_5/canakari_main/MediumAccessControl/fsm/enable_i_i_2__40/O
                         net (fo=2, routed)           0.650     4.037    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_5/canakari_main/LogicalLinkControl/llc_fsm_2/enable_i_reg
    SLICE_X48Y178        LUT2 (Prop_lut2_I1_O)        0.125     4.162 r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_5/canakari_main/LogicalLinkControl/llc_fsm_2/edged_i_1__141/O
                         net (fo=1, routed)           0.289     4.451    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_5/canakari_main/MediumAccessControl/transmitcrc/edged_reg_0
    SLICE_X48Y178        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_5/canakari_main/MediumAccessControl/transmitcrc/edged_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v1_clk_wiz_s1_0 fall edge)
                                                     12.500    12.500 f  
    R4                                                0.000    12.500 f  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000    12.500    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.819    13.319 f  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    14.323    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399     7.923 f  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     9.376    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     9.453 f  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       1.276    10.729    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_5/canakari_main/MediumAccessControl/transmitcrc/clk_40
    SLICE_X48Y178        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_5/canakari_main/MediumAccessControl/transmitcrc/edged_reg/C  (IS_INVERTED)
                         clock pessimism              0.369    11.097    
                         clock uncertainty           -0.088    11.009    
    SLICE_X48Y178        FDRE (Setup_fdre_C_D)       -0.167    10.842    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_5/canakari_main/MediumAccessControl/transmitcrc/edged_reg
  -------------------------------------------------------------------
                         required time                         10.842    
                         arrival time                          -4.451    
  -------------------------------------------------------------------
                         slack                                  6.392    

Slack (MET) :             6.501ns  (required time - arrival time)
  Source:                 mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_6/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/MediumAccessControl/transmitcrc/edged_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v1_clk_wiz_s1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_40_mopshub_board_v1_clk_wiz_s1_0 fall@12.500ns - clk_40_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        5.682ns  (logic 0.646ns (11.369%)  route 5.036ns (88.631%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.745ns = ( 10.755 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.348ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.858     0.858 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.923    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.350 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.826    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -2.745 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       1.397    -1.348    mopshub_board_v1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X96Y153        FDRE                                         r  mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y153        FDRE (Prop_fdre_C_Q)         0.433    -0.915 f  mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_6/Q
                         net (fo=93, routed)          4.104     3.189    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/LogicalLinkControl/llc_fsm_2/mb_reset_repN_6_alias
    SLICE_X124Y189       LUT6 (Prop_lut6_I0_O)        0.105     3.294 f  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/LogicalLinkControl/llc_fsm_2/i__i_4__8/O
                         net (fo=125, routed)         0.501     3.795    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/LogicalLinkControl/llc_fsm_2/reset_6
    SLICE_X125Y188       LUT2 (Prop_lut2_I0_O)        0.108     3.903 r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/LogicalLinkControl/llc_fsm_2/edged_i_1__99/O
                         net (fo=1, routed)           0.432     4.334    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/MediumAccessControl/transmitcrc/edged_reg_0
    SLICE_X125Y188       FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/MediumAccessControl/transmitcrc/edged_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v1_clk_wiz_s1_0 fall edge)
                                                     12.500    12.500 f  
    R4                                                0.000    12.500 f  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000    12.500    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.819    13.319 f  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    14.323    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399     7.923 f  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     9.376    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     9.453 f  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       1.302    10.755    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/MediumAccessControl/transmitcrc/clk_40
    SLICE_X125Y188       FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/MediumAccessControl/transmitcrc/edged_reg/C  (IS_INVERTED)
                         clock pessimism              0.369    11.123    
                         clock uncertainty           -0.088    11.035    
    SLICE_X125Y188       FDRE (Setup_fdre_C_D)       -0.200    10.835    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/MediumAccessControl/transmitcrc/edged_reg
  -------------------------------------------------------------------
                         required time                         10.835    
                         arrival time                          -4.334    
  -------------------------------------------------------------------
                         slack                                  6.501    

Slack (MET) :             6.512ns  (required time - arrival time)
  Source:                 mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_2/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_2/canakari_main/MediumAccessControl/transhift/enable_i_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v1_clk_wiz_s1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_40_mopshub_board_v1_clk_wiz_s1_0 fall@12.500ns - clk_40_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        5.662ns  (logic 0.978ns (17.274%)  route 4.684ns (82.726%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.759ns = ( 10.741 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.261ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.858     0.858 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.923    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.350 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.826    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -2.745 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       1.484    -1.261    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_2/canakari_main/MediumAccessControl/fsm/clk_40
    SLICE_X38Y149        FDCE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_2/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y149        FDCE (Prop_fdce_C_Q)         0.379    -0.882 f  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_2/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[6]/Q
                         net (fo=163, routed)         3.007     2.125    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_2/canakari_main/MediumAccessControl/fsm/Q[6]
    SLICE_X42Y157        LUT2 (Prop_lut2_I1_O)        0.125     2.250 r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_2/canakari_main/MediumAccessControl/fsm/transmitter_i_i_2__1/O
                         net (fo=3, routed)           0.388     2.637    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_2/canakari_main/MediumAccessControl/fsm/transmitter_i_i_2__1_n_0
    SLICE_X42Y157        LUT6 (Prop_lut6_I3_O)        0.264     2.901 r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_2/canakari_main/MediumAccessControl/fsm/enable_i_i_4__1/O
                         net (fo=1, routed)           0.220     3.121    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_2/canakari_main/MediumAccessControl/fsm/enable_i_i_4__1_n_0
    SLICE_X42Y157        LUT6 (Prop_lut6_I5_O)        0.105     3.226 f  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_2/canakari_main/MediumAccessControl/fsm/enable_i_i_2__6/O
                         net (fo=1, routed)           0.550     3.776    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_2/canakari_main/LogicalLinkControl/llc_fsm_2/enable_i_reg_0
    SLICE_X50Y153        LUT6 (Prop_lut6_I4_O)        0.105     3.881 r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_2/canakari_main/LogicalLinkControl/llc_fsm_2/enable_i_i_1__6/O
                         net (fo=1, routed)           0.520     4.401    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_2/canakari_main/MediumAccessControl/transhift/enable_i_reg_0
    SLICE_X51Y153        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_2/canakari_main/MediumAccessControl/transhift/enable_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v1_clk_wiz_s1_0 fall edge)
                                                     12.500    12.500 f  
    R4                                                0.000    12.500 f  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000    12.500    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.819    13.319 f  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    14.323    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399     7.923 f  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     9.376    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     9.453 f  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       1.288    10.741    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_2/canakari_main/MediumAccessControl/transhift/clk_40
    SLICE_X51Y153        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_2/canakari_main/MediumAccessControl/transhift/enable_i_reg/C  (IS_INVERTED)
                         clock pessimism              0.302    11.043    
                         clock uncertainty           -0.088    10.955    
    SLICE_X51Y153        FDRE (Setup_fdre_C_D)       -0.043    10.912    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_2/canakari_main/MediumAccessControl/transhift/enable_i_reg
  -------------------------------------------------------------------
                         required time                         10.912    
                         arrival time                          -4.401    
  -------------------------------------------------------------------
                         slack                                  6.512    

Slack (MET) :             6.691ns  (required time - arrival time)
  Source:                 mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[3]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/MediumAccessControl/receivecrc/enable_i_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v1_clk_wiz_s1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_40_mopshub_board_v1_clk_wiz_s1_0 fall@12.500ns - clk_40_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        5.741ns  (logic 1.189ns (20.709%)  route 4.552ns (79.291%))
  Logic Levels:           5  (LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.758ns = ( 10.742 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.331ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.858     0.858 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.923    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.350 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.826    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -2.745 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       1.414    -1.331    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/MediumAccessControl/fsm/clk_40
    SLICE_X122Y197       FDCE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y197       FDCE (Prop_fdce_C_Q)         0.348    -0.983 r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[3]_rep/Q
                         net (fo=112, routed)         2.269     1.286    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[3]_rep_1
    SLICE_X104Y198       LUT2 (Prop_lut2_I1_O)        0.262     1.548 f  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/MediumAccessControl/fsm/i___6_i_3__6/O
                         net (fo=6, routed)           0.351     1.900    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[2]_0
    SLICE_X104Y196       LUT6 (Prop_lut6_I5_O)        0.264     2.164 r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state[7]_i_4__6/O
                         net (fo=5, routed)           0.732     2.895    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/LogicalLinkControl/llc_fsm_2/count_reg[6]
    SLICE_X103Y193       LUT2 (Prop_lut2_I1_O)        0.105     3.000 f  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/LogicalLinkControl/llc_fsm_2/count[6]_i_7__6/O
                         net (fo=3, routed)           0.554     3.554    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/MediumAccessControl/fsm/count_reg[6]
    SLICE_X104Y194       LUT6 (Prop_lut6_I0_O)        0.105     3.659 r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/MediumAccessControl/fsm/edged_i_3__27/O
                         net (fo=33, routed)          0.647     4.306    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/MediumAccessControl/receivecrc/resrmlensig
    SLICE_X100Y197       LUT4 (Prop_lut4_I1_O)        0.105     4.411 r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/MediumAccessControl/receivecrc/enable_i_i_1__20/O
                         net (fo=1, routed)           0.000     4.411    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/MediumAccessControl/receivecrc/enable_i_i_1__20_n_0
    SLICE_X100Y197       FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/MediumAccessControl/receivecrc/enable_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v1_clk_wiz_s1_0 fall edge)
                                                     12.500    12.500 f  
    R4                                                0.000    12.500 f  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000    12.500    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.819    13.319 f  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    14.323    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399     7.923 f  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     9.376    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     9.453 f  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       1.289    10.742    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/MediumAccessControl/receivecrc/clk_40
    SLICE_X100Y197       FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/MediumAccessControl/receivecrc/enable_i_reg/C  (IS_INVERTED)
                         clock pessimism              0.369    11.110    
                         clock uncertainty           -0.088    11.022    
    SLICE_X100Y197       FDRE (Setup_fdre_C_D)        0.080    11.102    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/MediumAccessControl/receivecrc/enable_i_reg
  -------------------------------------------------------------------
                         required time                         11.102    
                         arrival time                          -4.411    
  -------------------------------------------------------------------
                         slack                                  6.691    

Slack (MET) :             6.715ns  (required time - arrival time)
  Source:                 mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_4/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_4/canakari_main/MediumAccessControl/transmitcrc/edged_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v1_clk_wiz_s1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_40_mopshub_board_v1_clk_wiz_s1_0 fall@12.500ns - clk_40_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        5.472ns  (logic 1.059ns (19.352%)  route 4.413ns (80.648%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.770ns = ( 10.730 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.348ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.858     0.858 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.923    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.350 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.826    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -2.745 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       1.397    -1.348    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_4/canakari_main/MediumAccessControl/fsm/clk_40
    SLICE_X116Y177       FDCE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_4/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y177       FDCE (Prop_fdce_C_Q)         0.433    -0.915 f  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_4/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[5]/Q
                         net (fo=155, routed)         1.933     1.019    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_4/canakari_main/MediumAccessControl/fsm/Q[5]
    SLICE_X105Y176       LUT2 (Prop_lut2_I0_O)        0.126     1.145 r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_4/canakari_main/MediumAccessControl/fsm/q_i_i_3__8/O
                         net (fo=5, routed)           0.713     1.858    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_4/canakari_main/MediumAccessControl/fsm/q_i_i_3__8_n_0
    SLICE_X103Y174       LUT6 (Prop_lut6_I0_O)        0.267     2.125 r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_4/canakari_main/MediumAccessControl/fsm/q_i_i_2__3/O
                         net (fo=10, routed)          0.424     2.548    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_4/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[3]_rep__0_2
    SLICE_X102Y174       LUT6 (Prop_lut6_I5_O)        0.105     2.653 f  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_4/canakari_main/MediumAccessControl/fsm/enable_i_i_2__13/O
                         net (fo=2, routed)           0.763     3.417    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_4/canakari_main/LogicalLinkControl/llc_fsm_2/enable_i_reg
    SLICE_X104Y173       LUT2 (Prop_lut2_I1_O)        0.128     3.545 r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_4/canakari_main/LogicalLinkControl/llc_fsm_2/edged_i_1__87/O
                         net (fo=1, routed)           0.580     4.125    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_4/canakari_main/MediumAccessControl/transmitcrc/edged_reg_0
    SLICE_X102Y174       FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_4/canakari_main/MediumAccessControl/transmitcrc/edged_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v1_clk_wiz_s1_0 fall edge)
                                                     12.500    12.500 f  
    R4                                                0.000    12.500 f  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000    12.500    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.819    13.319 f  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    14.323    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399     7.923 f  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     9.376    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     9.453 f  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       1.277    10.730    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_4/canakari_main/MediumAccessControl/transmitcrc/clk_40
    SLICE_X102Y174       FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_4/canakari_main/MediumAccessControl/transmitcrc/edged_reg/C  (IS_INVERTED)
                         clock pessimism              0.369    11.098    
                         clock uncertainty           -0.088    11.010    
    SLICE_X102Y174       FDRE (Setup_fdre_C_D)       -0.171    10.839    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_4/canakari_main/MediumAccessControl/transmitcrc/edged_reg
  -------------------------------------------------------------------
                         required time                         10.839    
                         arrival time                          -4.125    
  -------------------------------------------------------------------
                         slack                                  6.715    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/rptr_empty/rbin_reg[4]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/fifomem/mem_reg_4_6/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v1_clk_wiz_s1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns - clk_40_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.468%)  route 0.162ns (53.532%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.958ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.416ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.740 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.209    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       0.587    -0.596    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/rptr_empty/clk_40
    SLICE_X43Y101        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/rptr_empty/rbin_reg[4]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/rptr_empty/rbin_reg[4]_rep__0/Q
                         net (fo=24, routed)          0.162    -0.293    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/fifomem/mem_reg_2_5_0[4]
    RAMB36_X2Y20         RAMB36E1                                     r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/fifomem/mem_reg_4_6/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.871    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.462 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.883    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.854 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       0.896    -0.958    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/fifomem/clk_40
    RAMB36_X2Y20         RAMB36E1                                     r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/fifomem/mem_reg_4_6/CLKBWRCLK
                         clock pessimism              0.416    -0.541    
    RAMB36_X2Y20         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183    -0.358    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/fifomem/mem_reg_4_6
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_2/canakari_main/MediumAccessControl/receivecrc/genblk1[12].reg_i/q_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_2/canakari_main/MediumAccessControl/receivecrc/genblk1[13].reg_i/q_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v1_clk_wiz_s1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns - clk_40_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.186ns (40.880%)  route 0.269ns (59.120%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.989ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.671ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.740 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.209    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       0.596    -0.587    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_2/canakari_main/MediumAccessControl/receivecrc/genblk1[12].reg_i/clk_40
    SLICE_X135Y149       FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_2/canakari_main/MediumAccessControl/receivecrc/genblk1[12].reg_i/q_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y149       FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_2/canakari_main/MediumAccessControl/receivecrc/genblk1[12].reg_i/q_i_reg/Q
                         net (fo=3, routed)           0.269    -0.177    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_2/canakari_main/MediumAccessControl/receivecrc/genblk1[13].reg_i/q_i_reg_2
    SLICE_X135Y150       LUT4 (Prop_lut4_I0_O)        0.045    -0.132 r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_2/canakari_main/MediumAccessControl/receivecrc/genblk1[13].reg_i/q_i_i_1__1317/O
                         net (fo=1, routed)           0.000    -0.132    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_2/canakari_main/MediumAccessControl/receivecrc/genblk1[13].reg_i/q_i_i_1__1317_n_0
    SLICE_X135Y150       FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_2/canakari_main/MediumAccessControl/receivecrc/genblk1[13].reg_i/q_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.871    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.462 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.883    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.854 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       0.864    -0.989    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_2/canakari_main/MediumAccessControl/receivecrc/genblk1[13].reg_i/clk_40
    SLICE_X135Y150       FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_2/canakari_main/MediumAccessControl/receivecrc/genblk1[13].reg_i/q_i_reg/C
                         clock pessimism              0.671    -0.318    
    SLICE_X135Y150       FDRE (Hold_fdre_C_D)         0.091    -0.227    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_2/canakari_main/MediumAccessControl/receivecrc/genblk1[13].reg_i/q_i_reg
  -------------------------------------------------------------------
                         required time                          0.227    
                         arrival time                          -0.132    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_2/canakari_main/MediumAccessControl/recshift/genblk1[36].reg_i/q_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_2/canakari_main/IOControl/rdata34/register_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v1_clk_wiz_s1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns - clk_40_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.128ns (34.127%)  route 0.247ns (65.873%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.999ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.671ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.740 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.209    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       0.587    -0.596    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_2/canakari_main/MediumAccessControl/recshift/genblk1[36].reg_i/clk_40
    SLICE_X50Y148        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_2/canakari_main/MediumAccessControl/recshift/genblk1[36].reg_i/q_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y148        FDRE (Prop_fdre_C_Q)         0.128    -0.468 r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_2/canakari_main/MediumAccessControl/recshift/genblk1[36].reg_i/q_i_reg/Q
                         net (fo=2, routed)           0.247    -0.221    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_2/canakari_main/IOControl/rdata34/register_i_reg[15]_0[4]
    SLICE_X49Y152        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_2/canakari_main/IOControl/rdata34/register_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.871    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.462 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.883    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.854 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       0.854    -0.999    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_2/canakari_main/IOControl/rdata34/clk_40
    SLICE_X49Y152        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_2/canakari_main/IOControl/rdata34/register_i_reg[4]/C
                         clock pessimism              0.671    -0.328    
    SLICE_X49Y152        FDRE (Hold_fdre_C_D)         0.012    -0.316    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_2/canakari_main/IOControl/rdata34/register_i_reg[4]
  -------------------------------------------------------------------
                         required time                          0.316    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_7/canakari_main/TimeControl/smpldbit_reg_i/smpldbit_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_7/canakari_main/MediumAccessControl/destuff/buff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v1_clk_wiz_s1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns - clk_40_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.186ns (41.507%)  route 0.262ns (58.493%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.035ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.666ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.740 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.209    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       0.554    -0.629    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_7/canakari_main/TimeControl/smpldbit_reg_i/clk_40
    SLICE_X79Y172        FDPE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_7/canakari_main/TimeControl/smpldbit_reg_i/smpldbit_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y172        FDPE (Prop_fdpe_C_Q)         0.141    -0.488 r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_7/canakari_main/TimeControl/smpldbit_reg_i/smpldbit_i_reg/Q
                         net (fo=8, routed)           0.262    -0.226    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_7/canakari_main/MediumAccessControl/fsm/buff_reg
    SLICE_X85Y173        LUT5 (Prop_lut5_I0_O)        0.045    -0.181 r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_7/canakari_main/MediumAccessControl/fsm/buff_i_1__14/O
                         net (fo=1, routed)           0.000    -0.181    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_7/canakari_main/MediumAccessControl/destuff/buff_reg_1
    SLICE_X85Y173        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_7/canakari_main/MediumAccessControl/destuff/buff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.871    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.462 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.883    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.854 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       0.818    -1.035    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_7/canakari_main/MediumAccessControl/destuff/clk_40
    SLICE_X85Y173        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_7/canakari_main/MediumAccessControl/destuff/buff_reg/C
                         clock pessimism              0.666    -0.369    
    SLICE_X85Y173        FDRE (Hold_fdre_C_D)         0.092    -0.277    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_7/canakari_main/MediumAccessControl/destuff/buff_reg
  -------------------------------------------------------------------
                         required time                          0.277    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/wptr_full/wbin_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/fifomem/mem_reg_0_1/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v1_clk_wiz_s1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns - clk_40_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.164ns (27.914%)  route 0.424ns (72.086%))
  Logic Levels:           0  
  Clock Path Skew:        0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.987ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.666ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.740 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.209    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       0.559    -0.624    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/wptr_full/clk_40
    SLICE_X84Y118        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/wptr_full/wbin_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y118        FDRE (Prop_fdre_C_Q)         0.164    -0.460 r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/wptr_full/wbin_reg[12]/Q
                         net (fo=10, routed)          0.424    -0.037    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/fifomem/out[12]
    RAMB36_X4Y24         RAMB36E1                                     r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/fifomem/mem_reg_0_1/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.871    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.462 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.883    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.854 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       0.867    -0.987    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/fifomem/clk_40
    RAMB36_X4Y24         RAMB36E1                                     r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/fifomem/mem_reg_0_1/CLKARDCLK
                         clock pessimism              0.666    -0.320    
    RAMB36_X4Y24         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183    -0.137    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/fifomem/mem_reg_0_1
  -------------------------------------------------------------------
                         required time                          0.137    
                         arrival time                          -0.037    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_2/canakari_main/IOControl/tdata56/register_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_2/canakari_main/MediumAccessControl/transhift/genblk1[17].reg_i/q_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v1_clk_wiz_s1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns - clk_40_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.209ns (44.937%)  route 0.256ns (55.063%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.997ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.671ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.740 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.209    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       0.585    -0.598    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_2/canakari_main/IOControl/tdata56/clk_40
    SLICE_X52Y150        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_2/canakari_main/IOControl/tdata56/register_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y150        FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_2/canakari_main/IOControl/tdata56/register_i_reg[1]/Q
                         net (fo=2, routed)           0.256    -0.178    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_2/canakari_main/MediumAccessControl/transhift/genblk1[16].reg_i/q_i_reg_4[0]
    SLICE_X53Y149        LUT3 (Prop_lut3_I2_O)        0.045    -0.133 r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_2/canakari_main/MediumAccessControl/transhift/genblk1[16].reg_i/q_i_i_1__322/O
                         net (fo=1, routed)           0.000    -0.133    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_2/canakari_main/MediumAccessControl/transhift/genblk1[17].reg_i/q_i_reg_2
    SLICE_X53Y149        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_2/canakari_main/MediumAccessControl/transhift/genblk1[17].reg_i/q_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.871    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.462 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.883    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.854 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       0.857    -0.997    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_2/canakari_main/MediumAccessControl/transhift/genblk1[17].reg_i/clk_40
    SLICE_X53Y149        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_2/canakari_main/MediumAccessControl/transhift/genblk1[17].reg_i/q_i_reg/C
                         clock pessimism              0.671    -0.326    
    SLICE_X53Y149        FDRE (Hold_fdre_C_D)         0.091    -0.235    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_2/canakari_main/MediumAccessControl/transhift/genblk1[17].reg_i/q_i_reg
  -------------------------------------------------------------------
                         required time                          0.235    
                         arrival time                          -0.133    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_2/canakari_main/MediumAccessControl/transhift/genblk1[42].reg_i/q_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_2/canakari_main/MediumAccessControl/transhift/genblk1[43].reg_i/q_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v1_clk_wiz_s1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns - clk_40_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.186ns (39.613%)  route 0.284ns (60.387%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.002ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.671ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.740 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.209    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       0.579    -0.604    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_2/canakari_main/MediumAccessControl/transhift/genblk1[42].reg_i/clk_40
    SLICE_X63Y154        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_2/canakari_main/MediumAccessControl/transhift/genblk1[42].reg_i/q_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y154        FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_2/canakari_main/MediumAccessControl/transhift/genblk1[42].reg_i/q_i_reg/Q
                         net (fo=1, routed)           0.284    -0.180    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_2/canakari_main/MediumAccessControl/transhift/genblk1[42].reg_i/q_i_42
    SLICE_X65Y148        LUT3 (Prop_lut3_I0_O)        0.045    -0.135 r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_2/canakari_main/MediumAccessControl/transhift/genblk1[42].reg_i/q_i_i_1__296/O
                         net (fo=1, routed)           0.000    -0.135    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_2/canakari_main/MediumAccessControl/transhift/genblk1[43].reg_i/q_i_reg_2
    SLICE_X65Y148        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_2/canakari_main/MediumAccessControl/transhift/genblk1[43].reg_i/q_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.871    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.462 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.883    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.854 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       0.852    -1.002    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_2/canakari_main/MediumAccessControl/transhift/genblk1[43].reg_i/clk_40
    SLICE_X65Y148        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_2/canakari_main/MediumAccessControl/transhift/genblk1[43].reg_i/q_i_reg/C
                         clock pessimism              0.671    -0.331    
    SLICE_X65Y148        FDRE (Hold_fdre_C_D)         0.092    -0.239    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_2/canakari_main/MediumAccessControl/transhift/genblk1[43].reg_i/q_i_reg
  -------------------------------------------------------------------
                         required time                          0.239    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_0/canakari_main/MediumAccessControl/transhift/genblk1[94].reg_i/q_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_0/canakari_main/MediumAccessControl/transhift/genblk1[95].reg_i/q_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v1_clk_wiz_s1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns - clk_40_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.679%)  route 0.053ns (22.321%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.008ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.413ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.740 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.209    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       0.575    -0.608    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_0/canakari_main/MediumAccessControl/transhift/genblk1[94].reg_i/clk_40
    SLICE_X69Y158        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_0/canakari_main/MediumAccessControl/transhift/genblk1[94].reg_i/q_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y158        FDRE (Prop_fdre_C_Q)         0.141    -0.467 r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_0/canakari_main/MediumAccessControl/transhift/genblk1[94].reg_i/q_i_reg/Q
                         net (fo=1, routed)           0.053    -0.414    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_0/canakari_main/IOControl/tcontrol/q_i_94
    SLICE_X68Y158        LUT4 (Prop_lut4_I0_O)        0.045    -0.369 r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_0/canakari_main/IOControl/tcontrol/q_i_i_1__6/O
                         net (fo=1, routed)           0.000    -0.369    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_0/canakari_main/MediumAccessControl/transhift/genblk1[95].reg_i/q_i_reg_1
    SLICE_X68Y158        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_0/canakari_main/MediumAccessControl/transhift/genblk1[95].reg_i/q_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.871    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.462 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.883    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.854 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       0.845    -1.008    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_0/canakari_main/MediumAccessControl/transhift/genblk1[95].reg_i/clk_40
    SLICE_X68Y158        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_0/canakari_main/MediumAccessControl/transhift/genblk1[95].reg_i/q_i_reg/C
                         clock pessimism              0.413    -0.595    
    SLICE_X68Y158        FDRE (Hold_fdre_C_D)         0.121    -0.474    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_0/canakari_main/MediumAccessControl/transhift/genblk1[95].reg_i/q_i_reg
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.369    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_1/canakari_main/MediumAccessControl/transmitcrc/genblk1[10].reg_i/q_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_1/canakari_main/MediumAccessControl/transmitcrc/genblk1[11].reg_i/q_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v1_clk_wiz_s1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns - clk_40_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.679%)  route 0.053ns (22.321%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.005ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.415ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.740 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.209    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       0.580    -0.603    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_1/canakari_main/MediumAccessControl/transmitcrc/genblk1[10].reg_i/clk_40
    SLICE_X49Y163        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_1/canakari_main/MediumAccessControl/transmitcrc/genblk1[10].reg_i/q_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y163        FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_1/canakari_main/MediumAccessControl/transmitcrc/genblk1[10].reg_i/q_i_reg/Q
                         net (fo=1, routed)           0.053    -0.409    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_1/canakari_main/LogicalLinkControl/llc_fsm_2/q_out_10
    SLICE_X48Y163        LUT4 (Prop_lut4_I3_O)        0.045    -0.364 r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_1/canakari_main/LogicalLinkControl/llc_fsm_2/q_i_i_1__1935/O
                         net (fo=1, routed)           0.000    -0.364    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_1/canakari_main/MediumAccessControl/transmitcrc/genblk1[11].reg_i/q_i_reg_1
    SLICE_X48Y163        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_1/canakari_main/MediumAccessControl/transmitcrc/genblk1[11].reg_i/q_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.871    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.462 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.883    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.854 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       0.848    -1.005    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_1/canakari_main/MediumAccessControl/transmitcrc/genblk1[11].reg_i/clk_40
    SLICE_X48Y163        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_1/canakari_main/MediumAccessControl/transmitcrc/genblk1[11].reg_i/q_i_reg/C
                         clock pessimism              0.415    -0.590    
    SLICE_X48Y163        FDRE (Hold_fdre_C_D)         0.121    -0.469    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_1/canakari_main/MediumAccessControl/transmitcrc/genblk1[11].reg_i/q_i_reg
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.364    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/node_rec_mux_160/mw_spi_bus_fiforeg_cval22_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/node_rec_mux_160/mw_spi_bus_fiforeg_cval21_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v1_clk_wiz_s1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns - clk_40_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.186ns (39.769%)  route 0.282ns (60.231%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.003ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.671ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.740 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.209    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       0.582    -0.601    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/node_rec_mux_160/clk_40
    SLICE_X99Y149        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/node_rec_mux_160/mw_spi_bus_fiforeg_cval22_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y149        FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/node_rec_mux_160/mw_spi_bus_fiforeg_cval22_reg[1]/Q
                         net (fo=2, routed)           0.282    -0.178    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/node_rec_mux_160/bus_rec_SM0/mw_spi_bus_fiforeg_cval22_reg[15]_0[1]
    SLICE_X99Y150        LUT6 (Prop_lut6_I1_O)        0.045    -0.133 r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/node_rec_mux_160/bus_rec_SM0/mw_spi_bus_fiforeg_cval21[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.133    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/node_rec_mux_160/mw_spi_bus_fiforeg_nval21[1]
    SLICE_X99Y150        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/node_rec_mux_160/mw_spi_bus_fiforeg_cval21_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.871    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.462 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.883    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.854 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       0.850    -1.003    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/node_rec_mux_160/clk_40
    SLICE_X99Y150        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/node_rec_mux_160/mw_spi_bus_fiforeg_cval21_reg[1]/C
                         clock pessimism              0.671    -0.332    
    SLICE_X99Y150        FDRE (Hold_fdre_C_D)         0.092    -0.240    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/node_rec_mux_160/mw_spi_bus_fiforeg_cval21_reg[1]
  -------------------------------------------------------------------
                         required time                          0.240    
                         arrival time                          -0.133    
  -------------------------------------------------------------------
                         slack                                  0.107    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_40_mopshub_board_v1_clk_wiz_s1_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         25.000      21.000     XADC_X0Y0        mopshub_board_v1_i/mopshub_top_board_16_0/inst/ip_xadc_wrapper0/xadc_wiz_inst/inst/DCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.389         25.000      22.611     RAMB36_X2Y16     mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/fifomem/mem_reg_0_6/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.389         25.000      22.611     RAMB36_X0Y15     mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/fifomem/mem_reg_2_4/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.389         25.000      22.611     RAMB36_X0Y9      mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/fifomem/mem_reg_4_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.389         25.000      22.611     RAMB36_X6Y14     mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/fifomem/mem_reg_6_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.389         25.000      22.611     RAMB36_X0Y18     mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/fifomem/mem_reg_7_8/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.389         25.000      22.611     RAMB36_X1Y17     mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/fifomem/mem_reg_1_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.389         25.000      22.611     RAMB36_X5Y19     mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/fifomem/mem_reg_3_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.389         25.000      22.611     RAMB36_X6Y23     mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/fifomem/mem_reg_5_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.389         25.000      22.611     RAMB36_X3Y31     mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/fifomem/mem_reg_6_8/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       25.000      75.000     MMCME2_ADV_X1Y0  mopshub_board_v1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       25.000      188.360    MMCME2_ADV_X1Y2  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            5.000         12.500      7.500      MMCME2_ADV_X1Y0  mopshub_board_v1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            5.000         12.500      7.500      MMCME2_ADV_X1Y0  mopshub_board_v1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X84Y121    mopshub_board_v1_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X84Y121    mopshub_board_v1_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X133Y176   mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_5/canakari_main/MediumAccessControl/counting/inc_rise_merker_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X132Y177   mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_5/canakari_main/MediumAccessControl/destuff/bitout_i_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X132Y177   mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_5/canakari_main/MediumAccessControl/destuff/buff_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X133Y177   mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_5/canakari_main/MediumAccessControl/destuff/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X133Y177   mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_5/canakari_main/MediumAccessControl/destuff/count_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X133Y177   mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_5/canakari_main/MediumAccessControl/destuff/count_reg[2]/C
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            5.000         12.500      7.500      MMCME2_ADV_X1Y0  mopshub_board_v1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            5.000         12.500      7.500      MMCME2_ADV_X1Y0  mopshub_board_v1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X84Y121    mopshub_board_v1_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X84Y121    mopshub_board_v1_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X81Y169    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_7/canakari_main/MediumAccessControl/transmitcrc/edged_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X85Y170    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_0/canakari_main/MediumAccessControl/receivecrc/edged_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X85Y170    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_0/canakari_main/MediumAccessControl/receivecrc/enable_i_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X126Y160   mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_1/canakari_main/MediumAccessControl/transhift/edged_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X83Y145    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_6/canakari_main/IOControl/rarbit1/register_i_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X83Y145    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_6/canakari_main/IOControl/rarbit1/register_i_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_100_mopshub_board_v1_clk_wiz_0_0
  To Clock:  clk_100_mopshub_board_v1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.803ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.103ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.803ns  (required time - arrival time)
  Source:                 mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/fw1/fw1_1024x18/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_mopshub_board_v1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_mon0/example_mon_fifo_tx/augend_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_mopshub_board_v1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_mopshub_board_v1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_mopshub_board_v1_clk_wiz_0_0 rise@10.000ns - clk_100_mopshub_board_v1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.083ns  (logic 4.019ns (49.725%)  route 4.064ns (50.275%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT3=2 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.260ns = ( 12.260 - 10.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_mopshub_board_v1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.858     0.858 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.923    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.350 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.826    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -2.745 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       1.804    -0.941    mopshub_board_v1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    -0.864 r  mopshub_board_v1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290     1.426    mopshub_board_v1_i/clk_wiz_0/inst/clk_100_mopshub_board_v1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.507 r  mopshub_board_v1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2400, routed)        1.435     2.943    mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/fw1/icap_clk
    RAMB18_X2Y49         RAMB18E1                                     r  mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/fw1/fw1_1024x18/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y49         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[6])
                                                      2.125     5.068 r  mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/fw1/fw1_1024x18/DOBDO[6]
                         net (fo=1, routed)           0.954     6.022    mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/instruction1[6]
    SLICE_X42Y122        LUT3 (Prop_lut3_I0_O)        0.121     6.143 r  mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/vector_select_mux_6_i_1/O
                         net (fo=10, routed)          0.819     6.961    mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/reg_loop_register_bit_4/DPRA2
    SLICE_X44Y123        RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.286     7.247 f  mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/reg_loop_register_bit_4/DP/O
                         net (fo=1, routed)           0.335     7.582    mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/sy[4]
    SLICE_X43Y123        LUT3 (Prop_lut3_I2_O)        0.110     7.692 f  mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/operand_select_mux_4/O
                         net (fo=21, routed)          0.803     8.495    mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/port_id[4]
    SLICE_X42Y125        LUT2 (Prop_lut2_I0_O)        0.282     8.777 r  mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/monitor_txwrite_INST_0_i_1/O
                         net (fo=2, routed)           0.581     9.359    mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/monitor_txwrite_INST_0_i_1_n_0
    SLICE_X42Y125        LUT6 (Prop_lut6_I5_O)        0.268     9.627 r  mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/monitor_txwrite_INST_0/O
                         net (fo=6, routed)           0.571    10.198    mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_mon0/example_mon_fifo_tx/monitor_txwrite
    SLICE_X49Y127        LUT5 (Prop_lut5_I1_O)        0.105    10.303 r  mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_mon0/example_mon_fifo_tx/augend0_carry_i_3/O
                         net (fo=1, routed)           0.000    10.303    mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_mon0/example_mon_fifo_tx/augend0_carry_i_3_n_0
    SLICE_X49Y127        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    10.760 r  mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_mon0/example_mon_fifo_tx/augend0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.760    mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_mon0/example_mon_fifo_tx/augend0_carry_n_0
    SLICE_X49Y128        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    11.025 r  mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_mon0/example_mon_fifo_tx/augend0_carry__0/O[1]
                         net (fo=1, routed)           0.000    11.025    mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_mon0/example_mon_fifo_tx/p_0_in[5]
    SLICE_X49Y128        FDRE                                         r  mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_mon0/example_mon_fifo_tx/augend_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_mopshub_board_v1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.819    10.819 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.823    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399     5.423 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     6.876    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     6.953 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       1.687     8.640    mopshub_board_v1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.713 r  mopshub_board_v1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    10.893    mopshub_board_v1_i/clk_wiz_0/inst/clk_100_mopshub_board_v1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    10.970 r  mopshub_board_v1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2400, routed)        1.290    12.260    mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_mon0/example_mon_fifo_tx/clk_icap
    SLICE_X49Y128        FDRE                                         r  mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_mon0/example_mon_fifo_tx/augend_reg[5]/C
                         clock pessimism              0.603    12.863    
                         clock uncertainty           -0.094    12.769    
    SLICE_X49Y128        FDRE (Setup_fdre_C_D)        0.059    12.828    mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_mon0/example_mon_fifo_tx/augend_reg[5]
  -------------------------------------------------------------------
                         required time                         12.828    
                         arrival time                         -11.025    
  -------------------------------------------------------------------
                         slack                                  1.803    

Slack (MET) :             1.887ns  (required time - arrival time)
  Source:                 mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/fw1/fw1_1024x18/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_mopshub_board_v1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_mon0/example_mon_fifo_tx/augend_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_mopshub_board_v1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_mopshub_board_v1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_mopshub_board_v1_clk_wiz_0_0 rise@10.000ns - clk_100_mopshub_board_v1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.999ns  (logic 3.935ns (49.197%)  route 4.064ns (50.803%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT3=2 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.260ns = ( 12.260 - 10.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_mopshub_board_v1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.858     0.858 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.923    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.350 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.826    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -2.745 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       1.804    -0.941    mopshub_board_v1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    -0.864 r  mopshub_board_v1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290     1.426    mopshub_board_v1_i/clk_wiz_0/inst/clk_100_mopshub_board_v1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.507 r  mopshub_board_v1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2400, routed)        1.435     2.943    mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/fw1/icap_clk
    RAMB18_X2Y49         RAMB18E1                                     r  mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/fw1/fw1_1024x18/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y49         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[6])
                                                      2.125     5.068 r  mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/fw1/fw1_1024x18/DOBDO[6]
                         net (fo=1, routed)           0.954     6.022    mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/instruction1[6]
    SLICE_X42Y122        LUT3 (Prop_lut3_I0_O)        0.121     6.143 r  mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/vector_select_mux_6_i_1/O
                         net (fo=10, routed)          0.819     6.961    mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/reg_loop_register_bit_4/DPRA2
    SLICE_X44Y123        RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.286     7.247 f  mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/reg_loop_register_bit_4/DP/O
                         net (fo=1, routed)           0.335     7.582    mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/sy[4]
    SLICE_X43Y123        LUT3 (Prop_lut3_I2_O)        0.110     7.692 f  mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/operand_select_mux_4/O
                         net (fo=21, routed)          0.803     8.495    mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/port_id[4]
    SLICE_X42Y125        LUT2 (Prop_lut2_I0_O)        0.282     8.777 r  mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/monitor_txwrite_INST_0_i_1/O
                         net (fo=2, routed)           0.581     9.359    mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/monitor_txwrite_INST_0_i_1_n_0
    SLICE_X42Y125        LUT6 (Prop_lut6_I5_O)        0.268     9.627 r  mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/monitor_txwrite_INST_0/O
                         net (fo=6, routed)           0.571    10.198    mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_mon0/example_mon_fifo_tx/monitor_txwrite
    SLICE_X49Y127        LUT5 (Prop_lut5_I1_O)        0.105    10.303 r  mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_mon0/example_mon_fifo_tx/augend0_carry_i_3/O
                         net (fo=1, routed)           0.000    10.303    mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_mon0/example_mon_fifo_tx/augend0_carry_i_3_n_0
    SLICE_X49Y127        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    10.760 r  mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_mon0/example_mon_fifo_tx/augend0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.760    mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_mon0/example_mon_fifo_tx/augend0_carry_n_0
    SLICE_X49Y128        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181    10.941 r  mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_mon0/example_mon_fifo_tx/augend0_carry__0/O[0]
                         net (fo=1, routed)           0.000    10.941    mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_mon0/example_mon_fifo_tx/p_0_in[4]
    SLICE_X49Y128        FDRE                                         r  mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_mon0/example_mon_fifo_tx/augend_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_mopshub_board_v1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.819    10.819 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.823    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399     5.423 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     6.876    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     6.953 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       1.687     8.640    mopshub_board_v1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.713 r  mopshub_board_v1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    10.893    mopshub_board_v1_i/clk_wiz_0/inst/clk_100_mopshub_board_v1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    10.970 r  mopshub_board_v1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2400, routed)        1.290    12.260    mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_mon0/example_mon_fifo_tx/clk_icap
    SLICE_X49Y128        FDRE                                         r  mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_mon0/example_mon_fifo_tx/augend_reg[4]/C
                         clock pessimism              0.603    12.863    
                         clock uncertainty           -0.094    12.769    
    SLICE_X49Y128        FDRE (Setup_fdre_C_D)        0.059    12.828    mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_mon0/example_mon_fifo_tx/augend_reg[4]
  -------------------------------------------------------------------
                         required time                         12.828    
                         arrival time                         -10.941    
  -------------------------------------------------------------------
                         slack                                  1.887    

Slack (MET) :             1.995ns  (required time - arrival time)
  Source:                 mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/fw1/fw1_1024x18/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_mopshub_board_v1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_mon0/example_mon_fifo_tx/augend_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_mopshub_board_v1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_mopshub_board_v1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_mopshub_board_v1_clk_wiz_0_0 rise@10.000ns - clk_100_mopshub_board_v1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.891ns  (logic 3.827ns (48.501%)  route 4.064ns (51.499%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT3=2 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.260ns = ( 12.260 - 10.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_mopshub_board_v1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.858     0.858 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.923    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.350 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.826    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -2.745 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       1.804    -0.941    mopshub_board_v1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    -0.864 r  mopshub_board_v1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290     1.426    mopshub_board_v1_i/clk_wiz_0/inst/clk_100_mopshub_board_v1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.507 r  mopshub_board_v1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2400, routed)        1.435     2.943    mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/fw1/icap_clk
    RAMB18_X2Y49         RAMB18E1                                     r  mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/fw1/fw1_1024x18/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y49         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[6])
                                                      2.125     5.068 r  mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/fw1/fw1_1024x18/DOBDO[6]
                         net (fo=1, routed)           0.954     6.022    mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/instruction1[6]
    SLICE_X42Y122        LUT3 (Prop_lut3_I0_O)        0.121     6.143 r  mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/vector_select_mux_6_i_1/O
                         net (fo=10, routed)          0.819     6.961    mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/reg_loop_register_bit_4/DPRA2
    SLICE_X44Y123        RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.286     7.247 f  mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/reg_loop_register_bit_4/DP/O
                         net (fo=1, routed)           0.335     7.582    mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/sy[4]
    SLICE_X43Y123        LUT3 (Prop_lut3_I2_O)        0.110     7.692 f  mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/operand_select_mux_4/O
                         net (fo=21, routed)          0.803     8.495    mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/port_id[4]
    SLICE_X42Y125        LUT2 (Prop_lut2_I0_O)        0.282     8.777 r  mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/monitor_txwrite_INST_0_i_1/O
                         net (fo=2, routed)           0.581     9.359    mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/monitor_txwrite_INST_0_i_1_n_0
    SLICE_X42Y125        LUT6 (Prop_lut6_I5_O)        0.268     9.627 r  mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/monitor_txwrite_INST_0/O
                         net (fo=6, routed)           0.571    10.198    mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_mon0/example_mon_fifo_tx/monitor_txwrite
    SLICE_X49Y127        LUT5 (Prop_lut5_I1_O)        0.105    10.303 r  mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_mon0/example_mon_fifo_tx/augend0_carry_i_3/O
                         net (fo=1, routed)           0.000    10.303    mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_mon0/example_mon_fifo_tx/augend0_carry_i_3_n_0
    SLICE_X49Y127        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.530    10.833 r  mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_mon0/example_mon_fifo_tx/augend0_carry/O[3]
                         net (fo=1, routed)           0.000    10.833    mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_mon0/example_mon_fifo_tx/p_0_in[3]
    SLICE_X49Y127        FDRE                                         r  mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_mon0/example_mon_fifo_tx/augend_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_mopshub_board_v1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.819    10.819 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.823    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399     5.423 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     6.876    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     6.953 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       1.687     8.640    mopshub_board_v1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.713 r  mopshub_board_v1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    10.893    mopshub_board_v1_i/clk_wiz_0/inst/clk_100_mopshub_board_v1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    10.970 r  mopshub_board_v1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2400, routed)        1.290    12.260    mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_mon0/example_mon_fifo_tx/clk_icap
    SLICE_X49Y127        FDRE                                         r  mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_mon0/example_mon_fifo_tx/augend_reg[3]/C
                         clock pessimism              0.603    12.863    
                         clock uncertainty           -0.094    12.769    
    SLICE_X49Y127        FDRE (Setup_fdre_C_D)        0.059    12.828    mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_mon0/example_mon_fifo_tx/augend_reg[3]
  -------------------------------------------------------------------
                         required time                         12.828    
                         arrival time                         -10.833    
  -------------------------------------------------------------------
                         slack                                  1.995    

Slack (MET) :             2.044ns  (required time - arrival time)
  Source:                 mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/fw1/fw1_1024x18/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_mopshub_board_v1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_mon0/example_mon_fifo_tx/augend_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_mopshub_board_v1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_mopshub_board_v1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_mopshub_board_v1_clk_wiz_0_0 rise@10.000ns - clk_100_mopshub_board_v1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.842ns  (logic 3.778ns (48.179%)  route 4.064ns (51.821%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT3=2 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.260ns = ( 12.260 - 10.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_mopshub_board_v1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.858     0.858 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.923    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.350 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.826    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -2.745 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       1.804    -0.941    mopshub_board_v1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    -0.864 r  mopshub_board_v1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290     1.426    mopshub_board_v1_i/clk_wiz_0/inst/clk_100_mopshub_board_v1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.507 r  mopshub_board_v1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2400, routed)        1.435     2.943    mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/fw1/icap_clk
    RAMB18_X2Y49         RAMB18E1                                     r  mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/fw1/fw1_1024x18/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y49         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[6])
                                                      2.125     5.068 r  mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/fw1/fw1_1024x18/DOBDO[6]
                         net (fo=1, routed)           0.954     6.022    mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/instruction1[6]
    SLICE_X42Y122        LUT3 (Prop_lut3_I0_O)        0.121     6.143 r  mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/vector_select_mux_6_i_1/O
                         net (fo=10, routed)          0.819     6.961    mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/reg_loop_register_bit_4/DPRA2
    SLICE_X44Y123        RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.286     7.247 f  mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/reg_loop_register_bit_4/DP/O
                         net (fo=1, routed)           0.335     7.582    mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/sy[4]
    SLICE_X43Y123        LUT3 (Prop_lut3_I2_O)        0.110     7.692 f  mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/operand_select_mux_4/O
                         net (fo=21, routed)          0.803     8.495    mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/port_id[4]
    SLICE_X42Y125        LUT2 (Prop_lut2_I0_O)        0.282     8.777 r  mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/monitor_txwrite_INST_0_i_1/O
                         net (fo=2, routed)           0.581     9.359    mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/monitor_txwrite_INST_0_i_1_n_0
    SLICE_X42Y125        LUT6 (Prop_lut6_I5_O)        0.268     9.627 r  mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/monitor_txwrite_INST_0/O
                         net (fo=6, routed)           0.571    10.198    mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_mon0/example_mon_fifo_tx/monitor_txwrite
    SLICE_X49Y127        LUT5 (Prop_lut5_I1_O)        0.105    10.303 r  mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_mon0/example_mon_fifo_tx/augend0_carry_i_3/O
                         net (fo=1, routed)           0.000    10.303    mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_mon0/example_mon_fifo_tx/augend0_carry_i_3_n_0
    SLICE_X49Y127        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.481    10.784 r  mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_mon0/example_mon_fifo_tx/augend0_carry/O[2]
                         net (fo=1, routed)           0.000    10.784    mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_mon0/example_mon_fifo_tx/p_0_in[2]
    SLICE_X49Y127        FDRE                                         r  mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_mon0/example_mon_fifo_tx/augend_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_mopshub_board_v1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.819    10.819 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.823    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399     5.423 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     6.876    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     6.953 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       1.687     8.640    mopshub_board_v1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.713 r  mopshub_board_v1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    10.893    mopshub_board_v1_i/clk_wiz_0/inst/clk_100_mopshub_board_v1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    10.970 r  mopshub_board_v1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2400, routed)        1.290    12.260    mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_mon0/example_mon_fifo_tx/clk_icap
    SLICE_X49Y127        FDRE                                         r  mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_mon0/example_mon_fifo_tx/augend_reg[2]/C
                         clock pessimism              0.603    12.863    
                         clock uncertainty           -0.094    12.769    
    SLICE_X49Y127        FDRE (Setup_fdre_C_D)        0.059    12.828    mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_mon0/example_mon_fifo_tx/augend_reg[2]
  -------------------------------------------------------------------
                         required time                         12.828    
                         arrival time                         -10.784    
  -------------------------------------------------------------------
                         slack                                  2.044    

Slack (MET) :             2.097ns  (required time - arrival time)
  Source:                 mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_dbuffer/controller_dbuffer_mem/storage/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_mopshub_board_v1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/zero_flag_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_100_mopshub_board_v1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_mopshub_board_v1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_mopshub_board_v1_clk_wiz_0_0 rise@10.000ns - clk_100_mopshub_board_v1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.787ns  (logic 3.915ns (50.276%)  route 3.872ns (49.724%))
  Logic Levels:           8  (CARRY4=1 LUT3=2 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.259ns = ( 12.259 - 10.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_mopshub_board_v1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.858     0.858 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.923    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.350 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.826    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -2.745 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       1.804    -0.941    mopshub_board_v1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    -0.864 r  mopshub_board_v1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290     1.426    mopshub_board_v1_i/clk_wiz_0/inst/clk_100_mopshub_board_v1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.507 r  mopshub_board_v1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2400, routed)        1.435     2.943    mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_dbuffer/controller_dbuffer_mem/icap_clk
    RAMB18_X2Y50         RAMB18E1                                     r  mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_dbuffer/controller_dbuffer_mem/storage/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y50         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.125     5.068 f  mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_dbuffer/controller_dbuffer_mem/storage/DOADO[0]
                         net (fo=5, routed)           1.349     6.416    mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_dbuffer/controller_dbuffer_mem/DOADO[0]
    SLICE_X40Y127        LUT6 (Prop_lut6_I2_O)        0.105     6.521 r  mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_dbuffer/controller_dbuffer_mem/mux_lut_0_i_11/O
                         net (fo=1, routed)           0.122     6.643    mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_dbuffer/controller_dbuffer_mem/mux_lut_0_i_11_n_0
    SLICE_X40Y127        LUT5 (Prop_lut5_I3_O)        0.105     6.748 r  mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_dbuffer/controller_dbuffer_mem/mux_lut_0_i_5/O
                         net (fo=1, routed)           0.748     7.496    mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_dbuffer/controller_dbuffer_mem/mux_lut_0_i_5_n_0
    SLICE_X42Y128        LUT6 (Prop_lut6_I2_O)        0.105     7.601 f  mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_dbuffer/controller_dbuffer_mem/mux_lut_0_i_2/O
                         net (fo=1, routed)           0.000     7.601    mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_dbuffer/controller_dbuffer_mem/mux_lut_0_i_2_n_0
    SLICE_X42Y128        MUXF7 (Prop_muxf7_I0_O)      0.173     7.774 f  mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_dbuffer/controller_dbuffer_mem/mux_lut_0_i_1/O
                         net (fo=1, routed)           0.649     8.423    mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/in_port[0]
    SLICE_X45Y124        LUT3 (Prop_lut3_I1_O)        0.244     8.667 f  mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/mux_lut_0/O
                         net (fo=1, routed)           0.617     9.284    mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/input_group[0]
    SLICE_X47Y124        LUT3 (Prop_lut3_I1_O)        0.288     9.572 f  mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/shift_in_muxf5_0/O
                         net (fo=3, routed)           0.387     9.959    mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/alu_result[0]
    SLICE_X45Y123        LUT4 (Prop_lut4_I0_O)        0.267    10.226 r  mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/low_zero_lut/O
                         net (fo=1, routed)           0.000    10.226    mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/low_zero
    SLICE_X45Y123        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.503    10.729 r  mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/low_zero_muxcy_CARRY4/O[3]
                         net (fo=1, routed)           0.000    10.729    mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/zero_fast_route
    SLICE_X45Y123        FDRE                                         r  mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/zero_flag_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_mopshub_board_v1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.819    10.819 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.823    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399     5.423 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     6.876    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     6.953 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       1.687     8.640    mopshub_board_v1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.713 r  mopshub_board_v1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    10.893    mopshub_board_v1_i/clk_wiz_0/inst/clk_100_mopshub_board_v1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    10.970 r  mopshub_board_v1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2400, routed)        1.289    12.259    mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/icap_clk
    SLICE_X45Y123        FDRE                                         r  mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/zero_flag_flop/C
                         clock pessimism              0.603    12.862    
                         clock uncertainty           -0.094    12.768    
    SLICE_X45Y123        FDRE (Setup_fdre_C_D)        0.059    12.827    mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/zero_flag_flop
  -------------------------------------------------------------------
                         required time                         12.827    
                         arrival time                         -10.729    
  -------------------------------------------------------------------
                         slack                                  2.097    

Slack (MET) :             2.179ns  (required time - arrival time)
  Source:                 mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/fw1/fw1_1024x18/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_mopshub_board_v1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_mon0/example_mon_fifo_tx/augend_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_mopshub_board_v1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_mopshub_board_v1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_mopshub_board_v1_clk_wiz_0_0 rise@10.000ns - clk_100_mopshub_board_v1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.707ns  (logic 3.640ns (47.233%)  route 4.067ns (52.767%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT3=2 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.260ns = ( 12.260 - 10.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_mopshub_board_v1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.858     0.858 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.923    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.350 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.826    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -2.745 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       1.804    -0.941    mopshub_board_v1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    -0.864 r  mopshub_board_v1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290     1.426    mopshub_board_v1_i/clk_wiz_0/inst/clk_100_mopshub_board_v1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.507 r  mopshub_board_v1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2400, routed)        1.435     2.943    mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/fw1/icap_clk
    RAMB18_X2Y49         RAMB18E1                                     r  mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/fw1/fw1_1024x18/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y49         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[6])
                                                      2.125     5.068 r  mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/fw1/fw1_1024x18/DOBDO[6]
                         net (fo=1, routed)           0.954     6.022    mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/instruction1[6]
    SLICE_X42Y122        LUT3 (Prop_lut3_I0_O)        0.121     6.143 r  mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/vector_select_mux_6_i_1/O
                         net (fo=10, routed)          0.819     6.961    mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/reg_loop_register_bit_4/DPRA2
    SLICE_X44Y123        RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.286     7.247 f  mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/reg_loop_register_bit_4/DP/O
                         net (fo=1, routed)           0.335     7.582    mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/sy[4]
    SLICE_X43Y123        LUT3 (Prop_lut3_I2_O)        0.110     7.692 f  mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/operand_select_mux_4/O
                         net (fo=21, routed)          0.803     8.495    mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/port_id[4]
    SLICE_X42Y125        LUT2 (Prop_lut2_I0_O)        0.282     8.777 r  mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/monitor_txwrite_INST_0_i_1/O
                         net (fo=2, routed)           0.581     9.359    mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/monitor_txwrite_INST_0_i_1_n_0
    SLICE_X42Y125        LUT6 (Prop_lut6_I5_O)        0.268     9.627 r  mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/monitor_txwrite_INST_0/O
                         net (fo=6, routed)           0.574    10.201    mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_mon0/example_mon_fifo_tx/monitor_txwrite
    SLICE_X49Y127        LUT5 (Prop_lut5_I3_O)        0.105    10.306 r  mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_mon0/example_mon_fifo_tx/augend0_carry_i_4/O
                         net (fo=1, routed)           0.000    10.306    mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_mon0/example_mon_fifo_tx/augend0_carry_i_4_n_0
    SLICE_X49Y127        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.343    10.649 r  mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_mon0/example_mon_fifo_tx/augend0_carry/O[1]
                         net (fo=1, routed)           0.000    10.649    mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_mon0/example_mon_fifo_tx/p_0_in[1]
    SLICE_X49Y127        FDRE                                         r  mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_mon0/example_mon_fifo_tx/augend_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_mopshub_board_v1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.819    10.819 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.823    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399     5.423 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     6.876    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     6.953 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       1.687     8.640    mopshub_board_v1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.713 r  mopshub_board_v1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    10.893    mopshub_board_v1_i/clk_wiz_0/inst/clk_100_mopshub_board_v1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    10.970 r  mopshub_board_v1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2400, routed)        1.290    12.260    mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_mon0/example_mon_fifo_tx/clk_icap
    SLICE_X49Y127        FDRE                                         r  mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_mon0/example_mon_fifo_tx/augend_reg[1]/C
                         clock pessimism              0.603    12.863    
                         clock uncertainty           -0.094    12.769    
    SLICE_X49Y127        FDRE (Setup_fdre_C_D)        0.059    12.828    mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_mon0/example_mon_fifo_tx/augend_reg[1]
  -------------------------------------------------------------------
                         required time                         12.828    
                         arrival time                         -10.649    
  -------------------------------------------------------------------
                         slack                                  2.179    

Slack (MET) :             2.245ns  (required time - arrival time)
  Source:                 mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/fw1/fw1_1024x18/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_mopshub_board_v1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/status_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100_mopshub_board_v1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_mopshub_board_v1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_mopshub_board_v1_clk_wiz_0_0 rise@10.000ns - clk_100_mopshub_board_v1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.240ns  (logic 3.403ns (47.001%)  route 3.837ns (52.999%))
  Logic Levels:           5  (LUT3=3 LUT5=1 RAMD32=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.257ns = ( 12.257 - 10.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_mopshub_board_v1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.858     0.858 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.923    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.350 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.826    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -2.745 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       1.804    -0.941    mopshub_board_v1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    -0.864 r  mopshub_board_v1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290     1.426    mopshub_board_v1_i/clk_wiz_0/inst/clk_100_mopshub_board_v1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.507 r  mopshub_board_v1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2400, routed)        1.435     2.943    mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/fw1/icap_clk
    RAMB18_X2Y49         RAMB18E1                                     r  mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/fw1/fw1_1024x18/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y49         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[6])
                                                      2.125     5.068 r  mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/fw1/fw1_1024x18/DOBDO[6]
                         net (fo=1, routed)           0.954     6.022    mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/instruction1[6]
    SLICE_X42Y122        LUT3 (Prop_lut3_I0_O)        0.121     6.143 r  mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/vector_select_mux_6_i_1/O
                         net (fo=10, routed)          0.819     6.961    mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/reg_loop_register_bit_5/DPRA2
    SLICE_X44Y123        RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.309     7.270 f  mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/reg_loop_register_bit_5/DP/O
                         net (fo=1, routed)           0.350     7.620    mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/sy[5]
    SLICE_X45Y122        LUT3 (Prop_lut3_I2_O)        0.273     7.893 f  mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/operand_select_mux_5/O
                         net (fo=19, routed)          0.597     8.490    mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/port_id[5]
    SLICE_X43Y122        LUT3 (Prop_lut3_I1_O)        0.287     8.777 r  mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/status_reg[0]_i_2/O
                         net (fo=4, routed)           0.574     9.351    mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/status_reg[0]_i_2_n_0
    SLICE_X43Y124        LUT5 (Prop_lut5_I2_O)        0.288     9.639 r  mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/status_reg[0]_i_1/O
                         net (fo=7, routed)           0.544    10.183    mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3_n_53
    SLICE_X47Y124        FDRE                                         r  mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/status_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_mopshub_board_v1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.819    10.819 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.823    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399     5.423 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     6.876    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     6.953 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       1.687     8.640    mopshub_board_v1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.713 r  mopshub_board_v1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    10.893    mopshub_board_v1_i/clk_wiz_0/inst/clk_100_mopshub_board_v1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    10.970 r  mopshub_board_v1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2400, routed)        1.287    12.257    mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/icap_clk
    SLICE_X47Y124        FDRE                                         r  mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/status_reg_reg[0]/C
                         clock pessimism              0.603    12.860    
                         clock uncertainty           -0.094    12.766    
    SLICE_X47Y124        FDRE (Setup_fdre_C_CE)      -0.338    12.428    mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/status_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.428    
                         arrival time                         -10.183    
  -------------------------------------------------------------------
                         slack                                  2.245    

Slack (MET) :             2.245ns  (required time - arrival time)
  Source:                 mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/fw1/fw1_1024x18/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_mopshub_board_v1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/status_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100_mopshub_board_v1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_mopshub_board_v1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_mopshub_board_v1_clk_wiz_0_0 rise@10.000ns - clk_100_mopshub_board_v1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.240ns  (logic 3.403ns (47.001%)  route 3.837ns (52.999%))
  Logic Levels:           5  (LUT3=3 LUT5=1 RAMD32=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.257ns = ( 12.257 - 10.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_mopshub_board_v1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.858     0.858 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.923    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.350 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.826    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -2.745 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       1.804    -0.941    mopshub_board_v1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    -0.864 r  mopshub_board_v1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290     1.426    mopshub_board_v1_i/clk_wiz_0/inst/clk_100_mopshub_board_v1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.507 r  mopshub_board_v1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2400, routed)        1.435     2.943    mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/fw1/icap_clk
    RAMB18_X2Y49         RAMB18E1                                     r  mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/fw1/fw1_1024x18/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y49         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[6])
                                                      2.125     5.068 r  mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/fw1/fw1_1024x18/DOBDO[6]
                         net (fo=1, routed)           0.954     6.022    mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/instruction1[6]
    SLICE_X42Y122        LUT3 (Prop_lut3_I0_O)        0.121     6.143 r  mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/vector_select_mux_6_i_1/O
                         net (fo=10, routed)          0.819     6.961    mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/reg_loop_register_bit_5/DPRA2
    SLICE_X44Y123        RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.309     7.270 f  mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/reg_loop_register_bit_5/DP/O
                         net (fo=1, routed)           0.350     7.620    mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/sy[5]
    SLICE_X45Y122        LUT3 (Prop_lut3_I2_O)        0.273     7.893 f  mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/operand_select_mux_5/O
                         net (fo=19, routed)          0.597     8.490    mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/port_id[5]
    SLICE_X43Y122        LUT3 (Prop_lut3_I1_O)        0.287     8.777 r  mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/status_reg[0]_i_2/O
                         net (fo=4, routed)           0.574     9.351    mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/status_reg[0]_i_2_n_0
    SLICE_X43Y124        LUT5 (Prop_lut5_I2_O)        0.288     9.639 r  mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/status_reg[0]_i_1/O
                         net (fo=7, routed)           0.544    10.183    mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3_n_53
    SLICE_X47Y124        FDRE                                         r  mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/status_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_mopshub_board_v1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.819    10.819 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.823    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399     5.423 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     6.876    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     6.953 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       1.687     8.640    mopshub_board_v1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.713 r  mopshub_board_v1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    10.893    mopshub_board_v1_i/clk_wiz_0/inst/clk_100_mopshub_board_v1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    10.970 r  mopshub_board_v1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2400, routed)        1.287    12.257    mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/icap_clk
    SLICE_X47Y124        FDRE                                         r  mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/status_reg_reg[4]/C
                         clock pessimism              0.603    12.860    
                         clock uncertainty           -0.094    12.766    
    SLICE_X47Y124        FDRE (Setup_fdre_C_CE)      -0.338    12.428    mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/status_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         12.428    
                         arrival time                         -10.183    
  -------------------------------------------------------------------
                         slack                                  2.245    

Slack (MET) :             2.315ns  (required time - arrival time)
  Source:                 mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/fw1/fw1_1024x18/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_mopshub_board_v1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_mon0/example_mon_fifo_tx/augend_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_mopshub_board_v1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_mopshub_board_v1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_mopshub_board_v1_clk_wiz_0_0 rise@10.000ns - clk_100_mopshub_board_v1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.571ns  (logic 3.504ns (46.285%)  route 4.067ns (53.715%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT3=2 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.260ns = ( 12.260 - 10.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_mopshub_board_v1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.858     0.858 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.923    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.350 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.826    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -2.745 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       1.804    -0.941    mopshub_board_v1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    -0.864 r  mopshub_board_v1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290     1.426    mopshub_board_v1_i/clk_wiz_0/inst/clk_100_mopshub_board_v1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.507 r  mopshub_board_v1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2400, routed)        1.435     2.943    mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/fw1/icap_clk
    RAMB18_X2Y49         RAMB18E1                                     r  mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/fw1/fw1_1024x18/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y49         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[6])
                                                      2.125     5.068 r  mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/fw1/fw1_1024x18/DOBDO[6]
                         net (fo=1, routed)           0.954     6.022    mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/instruction1[6]
    SLICE_X42Y122        LUT3 (Prop_lut3_I0_O)        0.121     6.143 r  mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/vector_select_mux_6_i_1/O
                         net (fo=10, routed)          0.819     6.961    mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/reg_loop_register_bit_4/DPRA2
    SLICE_X44Y123        RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.286     7.247 f  mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/reg_loop_register_bit_4/DP/O
                         net (fo=1, routed)           0.335     7.582    mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/sy[4]
    SLICE_X43Y123        LUT3 (Prop_lut3_I2_O)        0.110     7.692 f  mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/operand_select_mux_4/O
                         net (fo=21, routed)          0.803     8.495    mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/port_id[4]
    SLICE_X42Y125        LUT2 (Prop_lut2_I0_O)        0.282     8.777 r  mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/monitor_txwrite_INST_0_i_1/O
                         net (fo=2, routed)           0.581     9.359    mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/monitor_txwrite_INST_0_i_1_n_0
    SLICE_X42Y125        LUT6 (Prop_lut6_I5_O)        0.268     9.627 r  mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/monitor_txwrite_INST_0/O
                         net (fo=6, routed)           0.574    10.201    mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_mon0/example_mon_fifo_tx/monitor_txwrite
    SLICE_X49Y127        LUT5 (Prop_lut5_I3_O)        0.105    10.306 r  mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_mon0/example_mon_fifo_tx/augend0_carry_i_4/O
                         net (fo=1, routed)           0.000    10.306    mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_mon0/example_mon_fifo_tx/augend0_carry_i_4_n_0
    SLICE_X49Y127        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.207    10.513 r  mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_mon0/example_mon_fifo_tx/augend0_carry/O[0]
                         net (fo=1, routed)           0.000    10.513    mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_mon0/example_mon_fifo_tx/p_0_in[0]
    SLICE_X49Y127        FDRE                                         r  mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_mon0/example_mon_fifo_tx/augend_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_mopshub_board_v1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.819    10.819 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.823    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399     5.423 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     6.876    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     6.953 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       1.687     8.640    mopshub_board_v1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.713 r  mopshub_board_v1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    10.893    mopshub_board_v1_i/clk_wiz_0/inst/clk_100_mopshub_board_v1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    10.970 r  mopshub_board_v1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2400, routed)        1.290    12.260    mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_mon0/example_mon_fifo_tx/clk_icap
    SLICE_X49Y127        FDRE                                         r  mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_mon0/example_mon_fifo_tx/augend_reg[0]/C
                         clock pessimism              0.603    12.863    
                         clock uncertainty           -0.094    12.769    
    SLICE_X49Y127        FDRE (Setup_fdre_C_D)        0.059    12.828    mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_mon0/example_mon_fifo_tx/augend_reg[0]
  -------------------------------------------------------------------
                         required time                         12.828    
                         arrival time                         -10.513    
  -------------------------------------------------------------------
                         slack                                  2.315    

Slack (MET) :             2.338ns  (required time - arrival time)
  Source:                 mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/fw1/fw1_1024x18/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_mopshub_board_v1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_mon0/example_mon_fifo_rx/augend_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_mopshub_board_v1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_mopshub_board_v1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_mopshub_board_v1_clk_wiz_0_0 rise@10.000ns - clk_100_mopshub_board_v1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.659ns  (logic 3.998ns (52.200%)  route 3.661ns (47.800%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT3=3 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.330ns = ( 12.330 - 10.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_mopshub_board_v1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.858     0.858 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.923    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.350 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.826    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -2.745 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       1.804    -0.941    mopshub_board_v1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    -0.864 r  mopshub_board_v1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290     1.426    mopshub_board_v1_i/clk_wiz_0/inst/clk_100_mopshub_board_v1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.507 r  mopshub_board_v1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2400, routed)        1.435     2.943    mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/fw1/icap_clk
    RAMB18_X2Y49         RAMB18E1                                     r  mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/fw1/fw1_1024x18/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y49         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[6])
                                                      2.125     5.068 r  mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/fw1/fw1_1024x18/DOBDO[6]
                         net (fo=1, routed)           0.954     6.022    mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/instruction1[6]
    SLICE_X42Y122        LUT3 (Prop_lut3_I0_O)        0.121     6.143 r  mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/vector_select_mux_6_i_1/O
                         net (fo=10, routed)          0.819     6.961    mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/reg_loop_register_bit_4/DPRA2
    SLICE_X44Y123        RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.286     7.247 f  mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/reg_loop_register_bit_4/DP/O
                         net (fo=1, routed)           0.335     7.582    mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/sy[4]
    SLICE_X43Y123        LUT3 (Prop_lut3_I2_O)        0.110     7.692 f  mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/operand_select_mux_4/O
                         net (fo=21, routed)          0.803     8.495    mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/port_id[4]
    SLICE_X42Y125        LUT2 (Prop_lut2_I0_O)        0.282     8.777 r  mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/monitor_txwrite_INST_0_i_1/O
                         net (fo=2, routed)           0.273     9.051    mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/monitor_txwrite_INST_0_i_1_n_0
    SLICE_X42Y124        LUT6 (Prop_lut6_I5_O)        0.268     9.319 r  mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/monitor_rxread_INST_0/O
                         net (fo=6, routed)           0.477     9.796    mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_mon0/example_mon_fifo_rx/monitor_rxread
    SLICE_X40Y123        LUT3 (Prop_lut3_I2_O)        0.105     9.901 r  mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_mon0/example_mon_fifo_rx/augend0_carry_i_3__0/O
                         net (fo=1, routed)           0.000     9.901    mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_mon0/example_mon_fifo_rx/augend0_carry_i_3__0_n_0
    SLICE_X40Y123        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    10.345 r  mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_mon0/example_mon_fifo_rx/augend0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.345    mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_mon0/example_mon_fifo_rx/augend0_carry_n_0
    SLICE_X40Y124        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257    10.602 r  mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_mon0/example_mon_fifo_rx/augend0_carry__0/O[1]
                         net (fo=1, routed)           0.000    10.602    mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_mon0/example_mon_fifo_rx/p_0_in__0[5]
    SLICE_X40Y124        FDRE                                         r  mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_mon0/example_mon_fifo_rx/augend_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_mopshub_board_v1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.819    10.819 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.823    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399     5.423 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     6.876    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     6.953 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       1.687     8.640    mopshub_board_v1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.713 r  mopshub_board_v1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    10.893    mopshub_board_v1_i/clk_wiz_0/inst/clk_100_mopshub_board_v1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    10.970 r  mopshub_board_v1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2400, routed)        1.360    12.330    mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_mon0/example_mon_fifo_rx/clk_icap
    SLICE_X40Y124        FDRE                                         r  mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_mon0/example_mon_fifo_rx/augend_reg[5]/C
                         clock pessimism              0.603    12.933    
                         clock uncertainty           -0.094    12.839    
    SLICE_X40Y124        FDRE (Setup_fdre_C_D)        0.101    12.940    mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_mon0/example_mon_fifo_rx/augend_reg[5]
  -------------------------------------------------------------------
                         required time                         12.940    
                         arrival time                         -10.602    
  -------------------------------------------------------------------
                         slack                                  2.338    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_cbuffer/gen_holding_regs.corrhold_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_mopshub_board_v1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_cbuffer/gen_buf_artix_200t.controller_cbuffer_mem/mem_inst[6].ram_inst/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100_mopshub_board_v1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_mopshub_board_v1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_mopshub_board_v1_clk_wiz_0_0 rise@0.000ns - clk_100_mopshub_board_v1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.186ns (44.009%)  route 0.237ns (55.991%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.164ns
    Source Clock Delay      (SCD):    1.165ns
    Clock Pessimism Removal (CPR):    -0.055ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_mopshub_board_v1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.740 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.209    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       0.745    -0.438    mopshub_board_v1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.388 r  mopshub_board_v1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     0.524    mopshub_board_v1_i/clk_wiz_0/inst/clk_100_mopshub_board_v1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.550 r  mopshub_board_v1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2400, routed)        0.616     1.165    mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_cbuffer/icap_clk
    SLICE_X23Y130        FDRE                                         r  mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_cbuffer/gen_holding_regs.corrhold_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y130        FDRE (Prop_fdre_C_Q)         0.141     1.306 r  mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_cbuffer/gen_holding_regs.corrhold_reg[2]/Q
                         net (fo=1, routed)           0.051     1.358    mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_cbuffer/gen_buf_artix_200t.controller_cbuffer_mem/mem_inst[0].ram_inst_1[2]
    SLICE_X22Y130        LUT5 (Prop_lut5_I0_O)        0.045     1.403 r  mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_cbuffer/gen_buf_artix_200t.controller_cbuffer_mem/mem_inst[0].ram_inst_i_43/O
                         net (fo=7, routed)           0.185     1.588    mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_cbuffer/gen_buf_artix_200t.controller_cbuffer_mem/din[2]
    RAMB36_X1Y26         RAMB36E1                                     r  mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_cbuffer/gen_buf_artix_200t.controller_cbuffer_mem/mem_inst[6].ram_inst/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_mopshub_board_v1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.871    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.462 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.883    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.854 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       1.022    -0.832    mopshub_board_v1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.779 r  mopshub_board_v1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     0.210    mopshub_board_v1_i/clk_wiz_0/inst/clk_100_mopshub_board_v1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.239 r  mopshub_board_v1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2400, routed)        0.925     1.164    mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_cbuffer/gen_buf_artix_200t.controller_cbuffer_mem/icap_clk
    RAMB36_X1Y26         RAMB36E1                                     r  mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_cbuffer/gen_buf_artix_200t.controller_cbuffer_mem/mem_inst[6].ram_inst/CLKBWRCLK
                         clock pessimism              0.055     1.219    
    RAMB36_X1Y26         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[2])
                                                      0.266     1.485    mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_cbuffer/gen_buf_artix_200t.controller_cbuffer_mem/mem_inst[6].ram_inst
  -------------------------------------------------------------------
                         required time                         -1.485    
                         arrival time                           1.588    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_cbuffer/gen_holding_regs.datahold_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_mopshub_board_v1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_cbuffer/gen_buf_artix_200t.controller_cbuffer_mem/mem_inst[6].ram_inst/DIADI[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100_mopshub_board_v1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_mopshub_board_v1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_mopshub_board_v1_clk_wiz_0_0 rise@0.000ns - clk_100_mopshub_board_v1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.186ns (41.849%)  route 0.258ns (58.151%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.164ns
    Source Clock Delay      (SCD):    1.166ns
    Clock Pessimism Removal (CPR):    -0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_mopshub_board_v1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.740 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.209    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       0.745    -0.438    mopshub_board_v1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.388 r  mopshub_board_v1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     0.524    mopshub_board_v1_i/clk_wiz_0/inst/clk_100_mopshub_board_v1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.550 r  mopshub_board_v1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2400, routed)        0.617     1.166    mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_cbuffer/icap_clk
    SLICE_X21Y131        FDRE                                         r  mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_cbuffer/gen_holding_regs.datahold_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y131        FDRE (Prop_fdre_C_Q)         0.141     1.307 r  mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_cbuffer/gen_holding_regs.datahold_reg[10]/Q
                         net (fo=2, routed)           0.102     1.409    mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_cbuffer/gen_buf_artix_200t.controller_cbuffer_mem/mem_inst[0].ram_inst_3[10]
    SLICE_X20Y131        LUT5 (Prop_lut5_I4_O)        0.045     1.454 r  mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_cbuffer/gen_buf_artix_200t.controller_cbuffer_mem/mem_inst[0].ram_inst_i_35/O
                         net (fo=7, routed)           0.156     1.611    mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_cbuffer/gen_buf_artix_200t.controller_cbuffer_mem/din[10]
    RAMB36_X1Y26         RAMB36E1                                     r  mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_cbuffer/gen_buf_artix_200t.controller_cbuffer_mem/mem_inst[6].ram_inst/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_mopshub_board_v1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.871    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.462 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.883    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.854 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       1.022    -0.832    mopshub_board_v1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.779 r  mopshub_board_v1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     0.210    mopshub_board_v1_i/clk_wiz_0/inst/clk_100_mopshub_board_v1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.239 r  mopshub_board_v1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2400, routed)        0.925     1.164    mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_cbuffer/gen_buf_artix_200t.controller_cbuffer_mem/icap_clk
    RAMB36_X1Y26         RAMB36E1                                     r  mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_cbuffer/gen_buf_artix_200t.controller_cbuffer_mem/mem_inst[6].ram_inst/CLKBWRCLK
                         clock pessimism              0.077     1.241    
    RAMB36_X1Y26         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[10])
                                                      0.266     1.507    mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_cbuffer/gen_buf_artix_200t.controller_cbuffer_mem/mem_inst[6].ram_inst
  -------------------------------------------------------------------
                         required time                         -1.507    
                         arrival time                           1.611    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_mopshub_board_v1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_mopshub_board_v1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_mopshub_board_v1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_mopshub_board_v1_clk_wiz_0_0 rise@0.000ns - clk_100_mopshub_board_v1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.128ns (38.741%)  route 0.202ns (61.259%))
  Logic Levels:           0  
  Clock Path Skew:        0.203ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.168ns
    Source Clock Delay      (SCD):    1.271ns
    Clock Pessimism Removal (CPR):    -0.306ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_mopshub_board_v1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.740 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.209    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       0.745    -0.438    mopshub_board_v1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.388 r  mopshub_board_v1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     0.524    mopshub_board_v1_i/clk_wiz_0/inst/clk_100_mopshub_board_v1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.550 r  mopshub_board_v1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2400, routed)        0.721     1.271    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X5Y99          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDCE (Prop_fdce_C_Q)         0.128     1.399 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=26, routed)          0.202     1.601    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]_0[3]
    SLICE_X3Y100         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_mopshub_board_v1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.871    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.462 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.883    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.854 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       1.022    -0.832    mopshub_board_v1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.779 r  mopshub_board_v1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     0.210    mopshub_board_v1_i/clk_wiz_0/inst/clk_100_mopshub_board_v1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.239 r  mopshub_board_v1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2400, routed)        0.930     1.168    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X3Y100         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                         clock pessimism              0.306     1.474    
    SLICE_X3Y100         FDCE (Hold_fdce_C_D)         0.023     1.497    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.497    
                         arrival time                           1.601    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_100_mopshub_board_v1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_100_mopshub_board_v1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_mopshub_board_v1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_mopshub_board_v1_clk_wiz_0_0 rise@0.000ns - clk_100_mopshub_board_v1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.679%)  route 0.053ns (22.321%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.132ns
    Source Clock Delay      (SCD):    1.172ns
    Clock Pessimism Removal (CPR):    -0.053ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_mopshub_board_v1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.740 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.209    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       0.745    -0.438    mopshub_board_v1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.388 r  mopshub_board_v1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     0.524    mopshub_board_v1_i/clk_wiz_0/inst/clk_100_mopshub_board_v1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.550 r  mopshub_board_v1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2400, routed)        0.623     1.172    <hidden>
    SLICE_X13Y113        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y113        FDRE (Prop_fdre_C_Q)         0.141     1.313 r  <hidden>
                         net (fo=1, routed)           0.053     1.367    <hidden>
    SLICE_X12Y113        LUT6 (Prop_lut6_I0_O)        0.045     1.412 r  <hidden>
                         net (fo=1, routed)           0.000     1.412    <hidden>
    SLICE_X12Y113        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_mopshub_board_v1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.871    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.462 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.883    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.854 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       1.022    -0.832    mopshub_board_v1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.779 r  mopshub_board_v1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     0.210    mopshub_board_v1_i/clk_wiz_0/inst/clk_100_mopshub_board_v1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.239 r  mopshub_board_v1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2400, routed)        0.894     1.132    <hidden>
    SLICE_X12Y113        FDRE                                         r  <hidden>
                         clock pessimism              0.053     1.185    
    SLICE_X12Y113        FDRE (Hold_fdre_C_D)         0.121     1.306    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.306    
                         arrival time                           1.412    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_count_loop_register_bit_3/C
                            (rising edge-triggered cell FDRE clocked by clk_100_mopshub_board_v1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_bit_8/SP/ADR3
                            (rising edge-triggered cell RAMS32 clocked by clk_100_mopshub_board_v1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_mopshub_board_v1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_mopshub_board_v1_clk_wiz_0_0 rise@0.000ns - clk_100_mopshub_board_v1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.217%)  route 0.219ns (60.783%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.083ns
    Source Clock Delay      (SCD):    1.126ns
    Clock Pessimism Removal (CPR):    -0.056ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_mopshub_board_v1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.740 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.209    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       0.745    -0.438    mopshub_board_v1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.388 r  mopshub_board_v1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     0.524    mopshub_board_v1_i/clk_wiz_0/inst/clk_100_mopshub_board_v1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.550 r  mopshub_board_v1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2400, routed)        0.577     1.126    mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/icap_clk
    SLICE_X45Y120        FDRE                                         r  mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_count_loop_register_bit_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y120        FDRE (Prop_fdre_C_Q)         0.141     1.267 r  mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_count_loop_register_bit_3/Q
                         net (fo=12, routed)          0.219     1.486    mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_bit_8/A3
    SLICE_X44Y121        RAMS32                                       r  mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_bit_8/SP/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_mopshub_board_v1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.871    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.462 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.883    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.854 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       1.022    -0.832    mopshub_board_v1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.779 r  mopshub_board_v1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     0.210    mopshub_board_v1_i/clk_wiz_0/inst/clk_100_mopshub_board_v1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.239 r  mopshub_board_v1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2400, routed)        0.845     1.083    mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_bit_8/WCLK
    SLICE_X44Y121        RAMS32                                       r  mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_bit_8/SP/CLK
                         clock pessimism              0.056     1.139    
    SLICE_X44Y121        RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240     1.379    mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_bit_8/SP
  -------------------------------------------------------------------
                         required time                         -1.379    
                         arrival time                           1.486    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_count_loop_register_bit_3/C
                            (rising edge-triggered cell FDRE clocked by clk_100_mopshub_board_v1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_bit_9/SP/ADR3
                            (rising edge-triggered cell RAMS32 clocked by clk_100_mopshub_board_v1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_mopshub_board_v1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_mopshub_board_v1_clk_wiz_0_0 rise@0.000ns - clk_100_mopshub_board_v1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.217%)  route 0.219ns (60.783%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.083ns
    Source Clock Delay      (SCD):    1.126ns
    Clock Pessimism Removal (CPR):    -0.056ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_mopshub_board_v1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.740 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.209    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       0.745    -0.438    mopshub_board_v1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.388 r  mopshub_board_v1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     0.524    mopshub_board_v1_i/clk_wiz_0/inst/clk_100_mopshub_board_v1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.550 r  mopshub_board_v1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2400, routed)        0.577     1.126    mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/icap_clk
    SLICE_X45Y120        FDRE                                         r  mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_count_loop_register_bit_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y120        FDRE (Prop_fdre_C_Q)         0.141     1.267 r  mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_count_loop_register_bit_3/Q
                         net (fo=12, routed)          0.219     1.486    mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_bit_9/A3
    SLICE_X44Y121        RAMS32                                       r  mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_bit_9/SP/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_mopshub_board_v1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.871    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.462 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.883    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.854 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       1.022    -0.832    mopshub_board_v1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.779 r  mopshub_board_v1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     0.210    mopshub_board_v1_i/clk_wiz_0/inst/clk_100_mopshub_board_v1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.239 r  mopshub_board_v1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2400, routed)        0.845     1.083    mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_bit_9/WCLK
    SLICE_X44Y121        RAMS32                                       r  mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_bit_9/SP/CLK
                         clock pessimism              0.056     1.139    
    SLICE_X44Y121        RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240     1.379    mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_bit_9/SP
  -------------------------------------------------------------------
                         required time                         -1.379    
                         arrival time                           1.486    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_100_mopshub_board_v1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_mopshub_board_v1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_mopshub_board_v1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_mopshub_board_v1_clk_wiz_0_0 rise@0.000ns - clk_100_mopshub_board_v1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.164ns (44.373%)  route 0.206ns (55.627%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.167ns
    Source Clock Delay      (SCD):    1.167ns
    Clock Pessimism Removal (CPR):    -0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_mopshub_board_v1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.740 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.209    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       0.745    -0.438    mopshub_board_v1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.388 r  mopshub_board_v1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     0.524    mopshub_board_v1_i/clk_wiz_0/inst/clk_100_mopshub_board_v1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.550 r  mopshub_board_v1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2400, routed)        0.618     1.167    <hidden>
    SLICE_X10Y120        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y120        FDRE (Prop_fdre_C_Q)         0.164     1.331 r  <hidden>
                         net (fo=1, routed)           0.206     1.537    <hidden>
    RAMB18_X0Y46         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_mopshub_board_v1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.871    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.462 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.883    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.854 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       1.022    -0.832    mopshub_board_v1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.779 r  mopshub_board_v1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     0.210    mopshub_board_v1_i/clk_wiz_0/inst/clk_100_mopshub_board_v1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.239 r  mopshub_board_v1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2400, routed)        0.928     1.167    <hidden>
    RAMB18_X0Y46         RAMB18E1                                     r  <hidden>
                         clock pessimism              0.077     1.244    
    RAMB18_X0Y46         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     1.427    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.427    
                         arrival time                           1.537    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_count_loop_register_bit_1/C
                            (rising edge-triggered cell FDRE clocked by clk_100_mopshub_board_v1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_bit_4/SP/ADR1
                            (rising edge-triggered cell RAMS32 clocked by clk_100_mopshub_board_v1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_mopshub_board_v1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_mopshub_board_v1_clk_wiz_0_0 rise@0.000ns - clk_100_mopshub_board_v1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.141ns (32.599%)  route 0.292ns (67.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.084ns
    Source Clock Delay      (SCD):    1.126ns
    Clock Pessimism Removal (CPR):    -0.055ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_mopshub_board_v1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.740 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.209    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       0.745    -0.438    mopshub_board_v1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.388 r  mopshub_board_v1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     0.524    mopshub_board_v1_i/clk_wiz_0/inst/clk_100_mopshub_board_v1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.550 r  mopshub_board_v1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2400, routed)        0.577     1.126    mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/icap_clk
    SLICE_X45Y120        FDRE                                         r  mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_count_loop_register_bit_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y120        FDRE (Prop_fdre_C_Q)         0.141     1.267 r  mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_count_loop_register_bit_1/Q
                         net (fo=12, routed)          0.292     1.559    mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_bit_4/A1
    SLICE_X44Y120        RAMS32                                       r  mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_bit_4/SP/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_mopshub_board_v1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.871    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.462 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.883    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.854 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       1.022    -0.832    mopshub_board_v1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.779 r  mopshub_board_v1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     0.210    mopshub_board_v1_i/clk_wiz_0/inst/clk_100_mopshub_board_v1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.239 r  mopshub_board_v1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2400, routed)        0.846     1.084    mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_bit_4/WCLK
    SLICE_X44Y120        RAMS32                                       r  mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_bit_4/SP/CLK
                         clock pessimism              0.055     1.139    
    SLICE_X44Y120        RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     1.448    mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_bit_4/SP
  -------------------------------------------------------------------
                         required time                         -1.448    
                         arrival time                           1.559    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_count_loop_register_bit_1/C
                            (rising edge-triggered cell FDRE clocked by clk_100_mopshub_board_v1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_bit_5/SP/ADR1
                            (rising edge-triggered cell RAMS32 clocked by clk_100_mopshub_board_v1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_mopshub_board_v1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_mopshub_board_v1_clk_wiz_0_0 rise@0.000ns - clk_100_mopshub_board_v1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.141ns (32.599%)  route 0.292ns (67.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.084ns
    Source Clock Delay      (SCD):    1.126ns
    Clock Pessimism Removal (CPR):    -0.055ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_mopshub_board_v1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.740 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.209    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       0.745    -0.438    mopshub_board_v1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.388 r  mopshub_board_v1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     0.524    mopshub_board_v1_i/clk_wiz_0/inst/clk_100_mopshub_board_v1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.550 r  mopshub_board_v1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2400, routed)        0.577     1.126    mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/icap_clk
    SLICE_X45Y120        FDRE                                         r  mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_count_loop_register_bit_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y120        FDRE (Prop_fdre_C_Q)         0.141     1.267 r  mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_count_loop_register_bit_1/Q
                         net (fo=12, routed)          0.292     1.559    mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_bit_5/A1
    SLICE_X44Y120        RAMS32                                       r  mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_bit_5/SP/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_mopshub_board_v1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.871    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.462 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.883    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.854 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       1.022    -0.832    mopshub_board_v1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.779 r  mopshub_board_v1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     0.210    mopshub_board_v1_i/clk_wiz_0/inst/clk_100_mopshub_board_v1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.239 r  mopshub_board_v1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2400, routed)        0.846     1.084    mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_bit_5/WCLK
    SLICE_X44Y120        RAMS32                                       r  mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_bit_5/SP/CLK
                         clock pessimism              0.055     1.139    
    SLICE_X44Y120        RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     1.448    mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_bit_5/SP
  -------------------------------------------------------------------
                         required time                         -1.448    
                         arrival time                           1.559    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_count_loop_register_bit_1/C
                            (rising edge-triggered cell FDRE clocked by clk_100_mopshub_board_v1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_bit_6/SP/ADR1
                            (rising edge-triggered cell RAMS32 clocked by clk_100_mopshub_board_v1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_mopshub_board_v1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_mopshub_board_v1_clk_wiz_0_0 rise@0.000ns - clk_100_mopshub_board_v1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.141ns (32.599%)  route 0.292ns (67.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.084ns
    Source Clock Delay      (SCD):    1.126ns
    Clock Pessimism Removal (CPR):    -0.055ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_mopshub_board_v1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.740 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.209    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       0.745    -0.438    mopshub_board_v1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.388 r  mopshub_board_v1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     0.524    mopshub_board_v1_i/clk_wiz_0/inst/clk_100_mopshub_board_v1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.550 r  mopshub_board_v1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2400, routed)        0.577     1.126    mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/icap_clk
    SLICE_X45Y120        FDRE                                         r  mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_count_loop_register_bit_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y120        FDRE (Prop_fdre_C_Q)         0.141     1.267 r  mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_count_loop_register_bit_1/Q
                         net (fo=12, routed)          0.292     1.559    mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_bit_6/A1
    SLICE_X44Y120        RAMS32                                       r  mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_bit_6/SP/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_mopshub_board_v1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.871    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.462 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.883    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.854 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       1.022    -0.832    mopshub_board_v1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.779 r  mopshub_board_v1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     0.210    mopshub_board_v1_i/clk_wiz_0/inst/clk_100_mopshub_board_v1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.239 r  mopshub_board_v1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2400, routed)        0.846     1.084    mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_bit_6/WCLK
    SLICE_X44Y120        RAMS32                                       r  mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_bit_6/SP/CLK
                         clock pessimism              0.055     1.139    
    SLICE_X44Y120        RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     1.448    mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_bit_6/SP
  -------------------------------------------------------------------
                         required time                         -1.448    
                         arrival time                           1.559    
  -------------------------------------------------------------------
                         slack                                  0.111    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100_mopshub_board_v1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mopshub_board_v1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     ICAPE2/CLK          n/a            10.000        10.000      0.000      ICAP_X0Y1        mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_cfg0/icap_init0/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.739         10.000      7.261      RAMB36_X0Y27     mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_cbuffer/gen_buf_artix_200t.controller_cbuffer_mem/mem_inst[0].ram_inst/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.739         10.000      7.261      RAMB36_X0Y27     mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_cbuffer/gen_buf_artix_200t.controller_cbuffer_mem/mem_inst[0].ram_inst/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.739         10.000      7.261      RAMB36_X0Y26     mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_cbuffer/gen_buf_artix_200t.controller_cbuffer_mem/mem_inst[1].ram_inst/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.739         10.000      7.261      RAMB36_X0Y26     mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_cbuffer/gen_buf_artix_200t.controller_cbuffer_mem/mem_inst[1].ram_inst/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.739         10.000      7.261      RAMB36_X0Y24     mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_cbuffer/gen_buf_artix_200t.controller_cbuffer_mem/mem_inst[2].ram_inst/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.739         10.000      7.261      RAMB36_X0Y24     mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_cbuffer/gen_buf_artix_200t.controller_cbuffer_mem/mem_inst[2].ram_inst/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.739         10.000      7.261      RAMB36_X0Y25     mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_cbuffer/gen_buf_artix_200t.controller_cbuffer_mem/mem_inst[3].ram_inst/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.739         10.000      7.261      RAMB36_X0Y25     mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_cbuffer/gen_buf_artix_200t.controller_cbuffer_mem/mem_inst[3].ram_inst/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.739         10.000      7.261      RAMB36_X1Y24     mopshub_board_v1_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_cbuffer/gen_buf_artix_200t.controller_cbuffer_mem/mem_inst[4].ram_inst/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  mopshub_board_v1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X6Y102     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X6Y102     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X6Y102     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X6Y102     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X6Y102     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X6Y102     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.130         5.000       3.870      SLICE_X6Y102     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.130         5.000       3.870      SLICE_X6Y102     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X6Y103     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X6Y103     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X6Y102     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X6Y102     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X6Y102     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X6Y102     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X6Y102     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X6Y102     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.130         5.000       3.870      SLICE_X6Y102     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.130         5.000       3.870      SLICE_X6Y102     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X6Y103     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X6Y103     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_mopshub_board_v1_clk_wiz_0_0
  To Clock:  clkfbout_mopshub_board_v1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       23.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_mopshub_board_v1_clk_wiz_0_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { mopshub_board_v1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         25.000      23.751     MMCME2_ADV_X1Y0  mopshub_board_v1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         25.000      23.751     MMCME2_ADV_X1Y0  mopshub_board_v1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       25.000      75.000     MMCME2_ADV_X1Y0  mopshub_board_v1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       25.000      188.360    MMCME2_ADV_X1Y0  mopshub_board_v1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_elink_mopshub_board_v1_clk_wiz_s1_0
  To Clock:  clk_elink_mopshub_board_v1_clk_wiz_s1_0

Setup :            0  Failing Endpoints,  Worst Slack       14.858ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.120ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.858ns  (required time - arrival time)
  Source:                 mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/wrst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/fifomem/mem_reg_2_5/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_elink_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_elink_mopshub_board_v1_clk_wiz_s1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_elink_mopshub_board_v1_clk_wiz_s1_0 rise@25.000ns - clk_elink_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        9.524ns  (logic 0.538ns (5.649%)  route 8.986ns (94.351%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.709ns = ( 23.291 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.346ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.858     0.858 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.923    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.273    -4.350 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.524    -2.826    mopshub_board_v1_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -2.745 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout5_buf/O
                         net (fo=535, routed)         1.399    -1.346    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/clk_elink
    SLICE_X56Y119        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/wrst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y119        FDRE (Prop_fdre_C_Q)         0.433    -0.913 f  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/wrst_n_reg/Q
                         net (fo=129, routed)         2.992     2.079    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/wptr_full/mem_reg_1_7
    SLICE_X42Y89         LUT5 (Prop_lut5_I0_O)        0.105     2.184 r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/wptr_full/mem_reg_2_5_i_1/O
                         net (fo=5, routed)           5.993     8.178    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/fifomem/mem_reg_2_6_0[0]
    RAMB36_X6Y26         RAMB36E1                                     r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/fifomem/mem_reg_2_5/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000    25.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.819    25.819 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    26.823    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.399    20.423 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.452    21.876    mopshub_board_v1_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    21.953 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout5_buf/O
                         net (fo=535, routed)         1.338    23.291    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/fifomem/clk_elink
    RAMB36_X6Y26         RAMB36E1                                     r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/fifomem/mem_reg_2_5/CLKARDCLK
                         clock pessimism              0.308    23.600    
                         clock uncertainty           -0.088    23.512    
    RAMB36_X6Y26         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.476    23.036    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/fifomem/mem_reg_2_5
  -------------------------------------------------------------------
                         required time                         23.036    
                         arrival time                          -8.178    
  -------------------------------------------------------------------
                         slack                                 14.858    

Slack (MET) :             15.062ns  (required time - arrival time)
  Source:                 mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/wrst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/fifomem/mem_reg_5_3/RSTRAMB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_elink_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_elink_mopshub_board_v1_clk_wiz_s1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_elink_mopshub_board_v1_clk_wiz_s1_0 rise@25.000ns - clk_elink_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        9.539ns  (logic 0.433ns (4.539%)  route 9.106ns (95.461%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.634ns = ( 23.366 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.346ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.858     0.858 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.923    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.273    -4.350 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.524    -2.826    mopshub_board_v1_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -2.745 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout5_buf/O
                         net (fo=535, routed)         1.399    -1.346    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/clk_elink
    SLICE_X56Y119        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/wrst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y119        FDRE (Prop_fdre_C_Q)         0.433    -0.913 f  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/wrst_n_reg/Q
                         net (fo=129, routed)         9.106     8.193    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/fifomem/lopt
    RAMB36_X7Y21         RAMB36E1                                     r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/fifomem/mem_reg_5_3/RSTRAMB  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000    25.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.819    25.819 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    26.823    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.399    20.423 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.452    21.876    mopshub_board_v1_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    21.953 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout5_buf/O
                         net (fo=535, routed)         1.413    23.366    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/fifomem/clk_elink
    RAMB36_X7Y21         RAMB36E1                                     r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/fifomem/mem_reg_5_3/CLKBWRCLK
                         clock pessimism              0.308    23.675    
                         clock uncertainty           -0.088    23.587    
    RAMB36_X7Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_RSTRAMB)
                                                     -0.332    23.255    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/fifomem/mem_reg_5_3
  -------------------------------------------------------------------
                         required time                         23.255    
                         arrival time                          -8.193    
  -------------------------------------------------------------------
                         slack                                 15.062    

Slack (MET) :             15.119ns  (required time - arrival time)
  Source:                 mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/wrst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/fifomem/mem_reg_4_3/RSTRAMB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_elink_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_elink_mopshub_board_v1_clk_wiz_s1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_elink_mopshub_board_v1_clk_wiz_s1_0 rise@25.000ns - clk_elink_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        9.482ns  (logic 0.433ns (4.567%)  route 9.049ns (95.433%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.634ns = ( 23.366 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.346ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.858     0.858 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.923    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.273    -4.350 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.524    -2.826    mopshub_board_v1_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -2.745 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout5_buf/O
                         net (fo=535, routed)         1.399    -1.346    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/clk_elink
    SLICE_X56Y119        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/wrst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y119        FDRE (Prop_fdre_C_Q)         0.433    -0.913 f  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/wrst_n_reg/Q
                         net (fo=129, routed)         9.049     8.136    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/fifomem/lopt
    RAMB36_X7Y20         RAMB36E1                                     r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/fifomem/mem_reg_4_3/RSTRAMB  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000    25.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.819    25.819 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    26.823    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.399    20.423 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.452    21.876    mopshub_board_v1_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    21.953 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout5_buf/O
                         net (fo=535, routed)         1.413    23.366    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/fifomem/clk_elink
    RAMB36_X7Y20         RAMB36E1                                     r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/fifomem/mem_reg_4_3/CLKBWRCLK
                         clock pessimism              0.308    23.675    
                         clock uncertainty           -0.088    23.587    
    RAMB36_X7Y20         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_RSTRAMB)
                                                     -0.332    23.255    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/fifomem/mem_reg_4_3
  -------------------------------------------------------------------
                         required time                         23.255    
                         arrival time                          -8.136    
  -------------------------------------------------------------------
                         slack                                 15.119    

Slack (MET) :             15.282ns  (required time - arrival time)
  Source:                 mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/wrst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/fifomem/mem_reg_6_2/RSTRAMB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_elink_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_elink_mopshub_board_v1_clk_wiz_s1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_elink_mopshub_board_v1_clk_wiz_s1_0 rise@25.000ns - clk_elink_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        9.371ns  (logic 0.433ns (4.621%)  route 8.938ns (95.379%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.582ns = ( 23.418 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.346ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.858     0.858 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.923    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.273    -4.350 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.524    -2.826    mopshub_board_v1_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -2.745 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout5_buf/O
                         net (fo=535, routed)         1.399    -1.346    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/clk_elink
    SLICE_X56Y119        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/wrst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y119        FDRE (Prop_fdre_C_Q)         0.433    -0.913 f  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/wrst_n_reg/Q
                         net (fo=129, routed)         8.938     8.025    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/fifomem/lopt
    RAMB36_X5Y10         RAMB36E1                                     r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/fifomem/mem_reg_6_2/RSTRAMB  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000    25.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.819    25.819 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    26.823    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.399    20.423 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.452    21.876    mopshub_board_v1_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    21.953 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout5_buf/O
                         net (fo=535, routed)         1.466    23.418    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/fifomem/clk_elink
    RAMB36_X5Y10         RAMB36E1                                     r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/fifomem/mem_reg_6_2/CLKBWRCLK
                         clock pessimism              0.308    23.727    
                         clock uncertainty           -0.088    23.639    
    RAMB36_X5Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_RSTRAMB)
                                                     -0.332    23.307    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/fifomem/mem_reg_6_2
  -------------------------------------------------------------------
                         required time                         23.307    
                         arrival time                          -8.025    
  -------------------------------------------------------------------
                         slack                                 15.282    

Slack (MET) :             15.400ns  (required time - arrival time)
  Source:                 mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/wrst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/fifomem/mem_reg_3_5/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_elink_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_elink_mopshub_board_v1_clk_wiz_s1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_elink_mopshub_board_v1_clk_wiz_s1_0 rise@25.000ns - clk_elink_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        9.073ns  (logic 0.538ns (5.929%)  route 8.535ns (94.071%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.706ns = ( 23.294 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.346ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.858     0.858 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.923    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.273    -4.350 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.524    -2.826    mopshub_board_v1_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -2.745 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout5_buf/O
                         net (fo=535, routed)         1.399    -1.346    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/clk_elink
    SLICE_X56Y119        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/wrst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y119        FDRE (Prop_fdre_C_Q)         0.433    -0.913 f  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/wrst_n_reg/Q
                         net (fo=129, routed)         2.992     2.079    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/wptr_full/mem_reg_1_7
    SLICE_X42Y89         LUT5 (Prop_lut5_I0_O)        0.105     2.184 r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/wptr_full/mem_reg_2_5_i_1/O
                         net (fo=5, routed)           5.543     7.727    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/fifomem/mem_reg_2_6_0[0]
    RAMB36_X6Y27         RAMB36E1                                     r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/fifomem/mem_reg_3_5/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000    25.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.819    25.819 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    26.823    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.399    20.423 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.452    21.876    mopshub_board_v1_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    21.953 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout5_buf/O
                         net (fo=535, routed)         1.341    23.294    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/fifomem/clk_elink
    RAMB36_X6Y27         RAMB36E1                                     r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/fifomem/mem_reg_3_5/CLKARDCLK
                         clock pessimism              0.308    23.603    
                         clock uncertainty           -0.088    23.515    
    RAMB36_X6Y27         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387    23.128    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/fifomem/mem_reg_3_5
  -------------------------------------------------------------------
                         required time                         23.128    
                         arrival time                          -7.727    
  -------------------------------------------------------------------
                         slack                                 15.400    

Slack (MET) :             15.409ns  (required time - arrival time)
  Source:                 mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/wrst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/fifomem/mem_reg_7_2/RSTRAMB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_elink_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_elink_mopshub_board_v1_clk_wiz_s1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_elink_mopshub_board_v1_clk_wiz_s1_0 rise@25.000ns - clk_elink_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        9.244ns  (logic 0.433ns (4.684%)  route 8.811ns (95.316%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.582ns = ( 23.418 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.346ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.858     0.858 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.923    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.273    -4.350 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.524    -2.826    mopshub_board_v1_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -2.745 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout5_buf/O
                         net (fo=535, routed)         1.399    -1.346    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/clk_elink
    SLICE_X56Y119        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/wrst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y119        FDRE (Prop_fdre_C_Q)         0.433    -0.913 f  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/wrst_n_reg/Q
                         net (fo=129, routed)         8.811     7.897    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/fifomem/lopt
    RAMB36_X5Y11         RAMB36E1                                     r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/fifomem/mem_reg_7_2/RSTRAMB  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000    25.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.819    25.819 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    26.823    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.399    20.423 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.452    21.876    mopshub_board_v1_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    21.953 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout5_buf/O
                         net (fo=535, routed)         1.466    23.418    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/fifomem/clk_elink
    RAMB36_X5Y11         RAMB36E1                                     r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/fifomem/mem_reg_7_2/CLKBWRCLK
                         clock pessimism              0.308    23.727    
                         clock uncertainty           -0.088    23.639    
    RAMB36_X5Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_RSTRAMB)
                                                     -0.332    23.307    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/fifomem/mem_reg_7_2
  -------------------------------------------------------------------
                         required time                         23.307    
                         arrival time                          -7.897    
  -------------------------------------------------------------------
                         slack                                 15.409    

Slack (MET) :             15.624ns  (required time - arrival time)
  Source:                 mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/wrst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/fifomem/mem_reg_7_7/RSTRAMB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_elink_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_elink_mopshub_board_v1_clk_wiz_s1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_elink_mopshub_board_v1_clk_wiz_s1_0 rise@25.000ns - clk_elink_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        8.894ns  (logic 0.433ns (4.869%)  route 8.461ns (95.131%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.717ns = ( 23.283 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.346ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.858     0.858 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.923    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.273    -4.350 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.524    -2.826    mopshub_board_v1_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -2.745 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout5_buf/O
                         net (fo=535, routed)         1.399    -1.346    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/clk_elink
    SLICE_X56Y119        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/wrst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y119        FDRE (Prop_fdre_C_Q)         0.433    -0.913 f  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/wrst_n_reg/Q
                         net (fo=129, routed)         8.461     7.548    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/fifomem/lopt
    RAMB36_X6Y25         RAMB36E1                                     r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/fifomem/mem_reg_7_7/RSTRAMB  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000    25.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.819    25.819 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    26.823    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.399    20.423 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.452    21.876    mopshub_board_v1_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    21.953 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout5_buf/O
                         net (fo=535, routed)         1.330    23.283    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/fifomem/clk_elink
    RAMB36_X6Y25         RAMB36E1                                     r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/fifomem/mem_reg_7_7/CLKBWRCLK
                         clock pessimism              0.308    23.592    
                         clock uncertainty           -0.088    23.504    
    RAMB36_X6Y25         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_RSTRAMB)
                                                     -0.332    23.172    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/fifomem/mem_reg_7_7
  -------------------------------------------------------------------
                         required time                         23.172    
                         arrival time                          -7.548    
  -------------------------------------------------------------------
                         slack                                 15.624    

Slack (MET) :             15.700ns  (required time - arrival time)
  Source:                 mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/wrst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/fifomem/mem_reg_6_4/RSTRAMB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_elink_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_elink_mopshub_board_v1_clk_wiz_s1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_elink_mopshub_board_v1_clk_wiz_s1_0 rise@25.000ns - clk_elink_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        8.950ns  (logic 0.433ns (4.838%)  route 8.517ns (95.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.585ns = ( 23.415 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.346ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.858     0.858 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.923    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.273    -4.350 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.524    -2.826    mopshub_board_v1_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -2.745 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout5_buf/O
                         net (fo=535, routed)         1.399    -1.346    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/clk_elink
    SLICE_X56Y119        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/wrst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y119        FDRE (Prop_fdre_C_Q)         0.433    -0.913 f  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/wrst_n_reg/Q
                         net (fo=129, routed)         8.517     7.603    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/fifomem/lopt
    RAMB36_X5Y12         RAMB36E1                                     r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/fifomem/mem_reg_6_4/RSTRAMB  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000    25.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.819    25.819 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    26.823    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.399    20.423 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.452    21.876    mopshub_board_v1_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    21.953 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout5_buf/O
                         net (fo=535, routed)         1.463    23.415    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/fifomem/clk_elink
    RAMB36_X5Y12         RAMB36E1                                     r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/fifomem/mem_reg_6_4/CLKBWRCLK
                         clock pessimism              0.308    23.724    
                         clock uncertainty           -0.088    23.636    
    RAMB36_X5Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_RSTRAMB)
                                                     -0.332    23.304    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/fifomem/mem_reg_6_4
  -------------------------------------------------------------------
                         required time                         23.304    
                         arrival time                          -7.603    
  -------------------------------------------------------------------
                         slack                                 15.700    

Slack (MET) :             15.878ns  (required time - arrival time)
  Source:                 mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/wrst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/fifomem/mem_reg_6_7/RSTRAMB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_elink_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_elink_mopshub_board_v1_clk_wiz_s1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_elink_mopshub_board_v1_clk_wiz_s1_0 rise@25.000ns - clk_elink_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        8.642ns  (logic 0.433ns (5.011%)  route 8.209ns (94.989%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.715ns = ( 23.285 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.346ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.858     0.858 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.923    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.273    -4.350 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.524    -2.826    mopshub_board_v1_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -2.745 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout5_buf/O
                         net (fo=535, routed)         1.399    -1.346    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/clk_elink
    SLICE_X56Y119        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/wrst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y119        FDRE (Prop_fdre_C_Q)         0.433    -0.913 f  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/wrst_n_reg/Q
                         net (fo=129, routed)         8.209     7.296    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/fifomem/lopt
    RAMB36_X6Y24         RAMB36E1                                     r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/fifomem/mem_reg_6_7/RSTRAMB  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000    25.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.819    25.819 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    26.823    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.399    20.423 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.452    21.876    mopshub_board_v1_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    21.953 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout5_buf/O
                         net (fo=535, routed)         1.332    23.285    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/fifomem/clk_elink
    RAMB36_X6Y24         RAMB36E1                                     r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/fifomem/mem_reg_6_7/CLKBWRCLK
                         clock pessimism              0.308    23.594    
                         clock uncertainty           -0.088    23.506    
    RAMB36_X6Y24         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_RSTRAMB)
                                                     -0.332    23.174    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/fifomem/mem_reg_6_7
  -------------------------------------------------------------------
                         required time                         23.174    
                         arrival time                          -7.296    
  -------------------------------------------------------------------
                         slack                                 15.878    

Slack (MET) :             15.998ns  (required time - arrival time)
  Source:                 mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/wrst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/fifomem/mem_reg_7_4/RSTRAMB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_elink_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_elink_mopshub_board_v1_clk_wiz_s1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_elink_mopshub_board_v1_clk_wiz_s1_0 rise@25.000ns - clk_elink_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        8.649ns  (logic 0.433ns (5.006%)  route 8.216ns (94.994%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.588ns = ( 23.412 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.346ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.858     0.858 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.923    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.273    -4.350 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.524    -2.826    mopshub_board_v1_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -2.745 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout5_buf/O
                         net (fo=535, routed)         1.399    -1.346    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/clk_elink
    SLICE_X56Y119        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/wrst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y119        FDRE (Prop_fdre_C_Q)         0.433    -0.913 f  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/wrst_n_reg/Q
                         net (fo=129, routed)         8.216     7.303    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/fifomem/lopt
    RAMB36_X5Y13         RAMB36E1                                     r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/fifomem/mem_reg_7_4/RSTRAMB  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000    25.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.819    25.819 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    26.823    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.399    20.423 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.452    21.876    mopshub_board_v1_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    21.953 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout5_buf/O
                         net (fo=535, routed)         1.460    23.412    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/fifomem/clk_elink
    RAMB36_X5Y13         RAMB36E1                                     r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/fifomem/mem_reg_7_4/CLKBWRCLK
                         clock pessimism              0.308    23.721    
                         clock uncertainty           -0.088    23.633    
    RAMB36_X5Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_RSTRAMB)
                                                     -0.332    23.301    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/fifomem/mem_reg_7_4
  -------------------------------------------------------------------
                         required time                         23.301    
                         arrival time                          -7.303    
  -------------------------------------------------------------------
                         slack                                 15.998    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_r2w/wq1_rptr_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_r2w/wq2_rptr_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_elink_mopshub_board_v1_clk_wiz_s1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_elink_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns - clk_elink_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.999ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.401ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.540    -1.740 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.531    -1.209    mopshub_board_v1_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout5_buf/O
                         net (fo=535, routed)         0.585    -0.598    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_r2w/clk_elink
    SLICE_X47Y108        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_r2w/wq1_rptr_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y108        FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_r2w/wq1_rptr_reg[17]/Q
                         net (fo=1, routed)           0.055    -0.402    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_r2w/wq1_rptr[17]
    SLICE_X47Y108        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_r2w/wq2_rptr_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.871    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.332    -2.462 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.579    -1.883    mopshub_board_v1_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.854 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout5_buf/O
                         net (fo=535, routed)         0.855    -0.999    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_r2w/clk_elink
    SLICE_X47Y108        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_r2w/wq2_rptr_reg[17]/C
                         clock pessimism              0.401    -0.598    
    SLICE_X47Y108        FDRE (Hold_fdre_C_D)         0.076    -0.522    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_r2w/wq2_rptr_reg[17]
  -------------------------------------------------------------------
                         required time                          0.522    
                         arrival time                          -0.402    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_r2w/wq1_rptr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_r2w/wq2_rptr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_elink_mopshub_board_v1_clk_wiz_s1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_elink_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns - clk_elink_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.998ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.401ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.540    -1.740 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.531    -1.209    mopshub_board_v1_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout5_buf/O
                         net (fo=535, routed)         0.586    -0.597    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_r2w/clk_elink
    SLICE_X47Y106        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_r2w/wq1_rptr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_r2w/wq1_rptr_reg[11]/Q
                         net (fo=1, routed)           0.055    -0.401    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_r2w/wq1_rptr[11]
    SLICE_X47Y106        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_r2w/wq2_rptr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.871    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.332    -2.462 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.579    -1.883    mopshub_board_v1_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.854 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout5_buf/O
                         net (fo=535, routed)         0.856    -0.998    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_r2w/clk_elink
    SLICE_X47Y106        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_r2w/wq2_rptr_reg[11]/C
                         clock pessimism              0.401    -0.597    
    SLICE_X47Y106        FDRE (Hold_fdre_C_D)         0.071    -0.526    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_r2w/wq2_rptr_reg[11]
  -------------------------------------------------------------------
                         required time                          0.526    
                         arrival time                          -0.401    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_elink_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc10bit_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_elink_mopshub_board_v1_clk_wiz_s1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_elink_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns - clk_elink_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.528%)  route 0.108ns (43.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.000ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.416ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.540    -1.740 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.531    -1.209    mopshub_board_v1_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout5_buf/O
                         net (fo=535, routed)         0.583    -0.600    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/clk_elink
    SLICE_X59Y104        FDCE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y104        FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[4]/Q
                         net (fo=1, routed)           0.108    -0.351    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/dataout_r[4]
    SLICE_X59Y105        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc10bit_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.871    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.332    -2.462 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.579    -1.883    mopshub_board_v1_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.854 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout5_buf/O
                         net (fo=535, routed)         0.854    -1.000    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/clk_elink
    SLICE_X59Y105        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc10bit_r_reg[4]/C
                         clock pessimism              0.416    -0.584    
    SLICE_X59Y105        FDRE (Hold_fdre_C_D)         0.075    -0.509    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc10bit_r_reg[4]
  -------------------------------------------------------------------
                         required time                          0.509    
                         arrival time                          -0.351    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/sync_w2r/rq1_wptr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/sync_w2r/rq2_wptr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_elink_mopshub_board_v1_clk_wiz_s1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_elink_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns - clk_elink_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.689%)  route 0.112ns (44.311%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.999ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.416ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.540    -1.740 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.531    -1.209    mopshub_board_v1_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout5_buf/O
                         net (fo=535, routed)         0.584    -0.599    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/sync_w2r/clk_elink
    SLICE_X58Y101        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/sync_w2r/rq1_wptr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/sync_w2r/rq1_wptr_reg[10]/Q
                         net (fo=1, routed)           0.112    -0.346    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/sync_w2r/rq1_wptr[10]
    SLICE_X59Y102        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/sync_w2r/rq2_wptr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.871    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.332    -2.462 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.579    -1.883    mopshub_board_v1_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.854 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout5_buf/O
                         net (fo=535, routed)         0.855    -0.999    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/sync_w2r/clk_elink
    SLICE_X59Y102        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/sync_w2r/rq2_wptr_reg[10]/C
                         clock pessimism              0.416    -0.583    
    SLICE_X59Y102        FDRE (Hold_fdre_C_D)         0.071    -0.512    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/sync_w2r/rq2_wptr_reg[10]
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.346    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/rptr_empty/rbin_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/fifomem/mem_reg_2_1/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_elink_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_elink_mopshub_board_v1_clk_wiz_s1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_elink_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns - clk_elink_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        0.724ns  (logic 0.141ns (19.465%)  route 0.583ns (80.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.374ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.890ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.666ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.540    -1.740 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.531    -1.209    mopshub_board_v1_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout5_buf/O
                         net (fo=535, routed)         0.586    -0.597    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/rptr_empty/clk_elink
    SLICE_X53Y104        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/rptr_empty/rbin_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/rptr_empty/rbin_reg[10]/Q
                         net (fo=25, routed)          0.583     0.127    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/fifomem/mem_reg_7_2_0[10]
    RAMB36_X2Y18         RAMB36E1                                     r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/fifomem/mem_reg_2_1/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.871    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.332    -2.462 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.579    -1.883    mopshub_board_v1_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.854 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout5_buf/O
                         net (fo=535, routed)         0.964    -0.890    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/fifomem/clk_elink
    RAMB36_X2Y18         RAMB36E1                                     r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/fifomem/mem_reg_2_1/CLKBWRCLK
                         clock pessimism              0.666    -0.223    
    RAMB36_X2Y18         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183    -0.040    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/fifomem/mem_reg_2_1
  -------------------------------------------------------------------
                         required time                          0.040    
                         arrival time                           0.127    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_r2w/wq1_rptr_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_r2w/wq2_rptr_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_elink_mopshub_board_v1_clk_wiz_s1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_elink_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns - clk_elink_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.164ns (62.660%)  route 0.098ns (37.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.999ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.417ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.540    -1.740 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.531    -1.209    mopshub_board_v1_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout5_buf/O
                         net (fo=535, routed)         0.585    -0.598    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_r2w/clk_elink
    SLICE_X48Y107        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_r2w/wq1_rptr_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y107        FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_r2w/wq1_rptr_reg[14]/Q
                         net (fo=1, routed)           0.098    -0.336    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_r2w/wq1_rptr[14]
    SLICE_X47Y107        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_r2w/wq2_rptr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.871    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.332    -2.462 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.579    -1.883    mopshub_board_v1_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.854 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout5_buf/O
                         net (fo=535, routed)         0.855    -0.999    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_r2w/clk_elink
    SLICE_X47Y107        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_r2w/wq2_rptr_reg[14]/C
                         clock pessimism              0.417    -0.582    
    SLICE_X47Y107        FDRE (Hold_fdre_C_D)         0.072    -0.510    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_r2w/wq2_rptr_reg[14]
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/wptr_full/wbin_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/fifomem/mem_reg_1_6/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_elink_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_elink_mopshub_board_v1_clk_wiz_s1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_elink_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns - clk_elink_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.164ns (38.358%)  route 0.264ns (61.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.434ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.540    -1.740 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.531    -1.209    mopshub_board_v1_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout5_buf/O
                         net (fo=535, routed)         0.652    -0.531    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/wptr_full/clk_elink
    SLICE_X44Y93         FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/wptr_full/wbin_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y93         FDRE (Prop_fdre_C_Q)         0.164    -0.367 r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/wptr_full/wbin_reg[15]/Q
                         net (fo=25, routed)          0.264    -0.103    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/fifomem/mem_reg_7_6_0[15]
    RAMB36_X2Y17         RAMB36E1                                     r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/fifomem/mem_reg_1_6/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.871    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.332    -2.462 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.579    -1.883    mopshub_board_v1_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.854 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout5_buf/O
                         net (fo=535, routed)         0.963    -0.891    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/fifomem/clk_elink
    RAMB36_X2Y17         RAMB36E1                                     r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/fifomem/mem_reg_1_6/CLKARDCLK
                         clock pessimism              0.434    -0.457    
    RAMB36_X2Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                      0.180    -0.277    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/fifomem/mem_reg_1_6
  -------------------------------------------------------------------
                         required time                          0.277    
                         arrival time                          -0.103    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/wptr_full/wbin_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/fifomem/mem_reg_1_6/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_elink_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_elink_mopshub_board_v1_clk_wiz_s1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_elink_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns - clk_elink_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.164ns (37.821%)  route 0.270ns (62.179%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.434ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.540    -1.740 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.531    -1.209    mopshub_board_v1_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout5_buf/O
                         net (fo=535, routed)         0.650    -0.533    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/wptr_full/clk_elink
    SLICE_X44Y89         FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/wptr_full/wbin_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y89         FDRE (Prop_fdre_C_Q)         0.164    -0.369 r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/wptr_full/wbin_reg[1]_rep__0/Q
                         net (fo=19, routed)          0.270    -0.099    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/fifomem/mem_reg_7_6_0[1]
    RAMB36_X2Y17         RAMB36E1                                     r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/fifomem/mem_reg_1_6/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.871    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.332    -2.462 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.579    -1.883    mopshub_board_v1_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.854 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout5_buf/O
                         net (fo=535, routed)         0.963    -0.891    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/fifomem/clk_elink
    RAMB36_X2Y17         RAMB36E1                                     r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/fifomem/mem_reg_1_6/CLKARDCLK
                         clock pessimism              0.434    -0.457    
    RAMB36_X2Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                      0.183    -0.274    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/fifomem/mem_reg_1_6
  -------------------------------------------------------------------
                         required time                          0.274    
                         arrival time                          -0.099    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/dec_8b10b_mopshub0/dataout_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/dec8b_data_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_elink_mopshub_board_v1_clk_wiz_s1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_elink_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns - clk_elink_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.022%)  route 0.120ns (45.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.004ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.416ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.540    -1.740 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.531    -1.209    mopshub_board_v1_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout5_buf/O
                         net (fo=535, routed)         0.581    -0.602    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/dec_8b10b_mopshub0/clk_elink
    SLICE_X55Y115        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/dec_8b10b_mopshub0/dataout_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y115        FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/dec_8b10b_mopshub0/dataout_r_reg[7]/Q
                         net (fo=4, routed)           0.120    -0.341    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/dataout_r[7]
    SLICE_X57Y115        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/dec8b_data_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.871    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.332    -2.462 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.579    -1.883    mopshub_board_v1_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.854 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout5_buf/O
                         net (fo=535, routed)         0.850    -1.004    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/clk_elink
    SLICE_X57Y115        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/dec8b_data_r_reg[7]/C
                         clock pessimism              0.416    -0.588    
    SLICE_X57Y115        FDRE (Hold_fdre_C_D)         0.072    -0.516    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/dec8b_data_r_reg[7]
  -------------------------------------------------------------------
                         required time                          0.516    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/dec_8b10b_mopshub0/dataout_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/dec8b_data_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_elink_mopshub_board_v1_clk_wiz_s1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_elink_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns - clk_elink_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.778%)  route 0.116ns (45.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.004ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.416ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.540    -1.740 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.531    -1.209    mopshub_board_v1_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout5_buf/O
                         net (fo=535, routed)         0.581    -0.602    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/dec_8b10b_mopshub0/clk_elink
    SLICE_X55Y115        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/dec_8b10b_mopshub0/dataout_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y115        FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/dec_8b10b_mopshub0/dataout_r_reg[5]/Q
                         net (fo=3, routed)           0.116    -0.345    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/dataout_r[5]
    SLICE_X57Y115        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/dec8b_data_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.871    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.332    -2.462 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.579    -1.883    mopshub_board_v1_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.854 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout5_buf/O
                         net (fo=535, routed)         0.850    -1.004    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/clk_elink
    SLICE_X57Y115        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/dec8b_data_r_reg[5]/C
                         clock pessimism              0.416    -0.588    
    SLICE_X57Y115        FDRE (Hold_fdre_C_D)         0.066    -0.522    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/dec8b_data_r_reg[5]
  -------------------------------------------------------------------
                         required time                          0.522    
                         arrival time                          -0.345    
  -------------------------------------------------------------------
                         slack                                  0.177    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_elink_mopshub_board_v1_clk_wiz_s1_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT4 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.389         25.000      22.611     RAMB36_X2Y16     mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/fifomem/mem_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.389         25.000      22.611     RAMB36_X0Y15     mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/fifomem/mem_reg_2_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.389         25.000      22.611     RAMB36_X0Y9      mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/fifomem/mem_reg_4_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.389         25.000      22.611     RAMB36_X6Y14     mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/fifomem/mem_reg_6_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.389         25.000      22.611     RAMB36_X0Y18     mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/fifomem/mem_reg_7_8/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.389         25.000      22.611     RAMB36_X1Y17     mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/fifomem/mem_reg_1_4/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.389         25.000      22.611     RAMB36_X5Y19     mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/fifomem/mem_reg_3_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.389         25.000      22.611     RAMB36_X6Y23     mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/fifomem/mem_reg_5_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.389         25.000      22.611     RAMB36_X3Y31     mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/fifomem/mem_reg_6_8/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.389         25.000      22.611     RAMB36_X5Y16     mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/fifomem/mem_reg_0_7/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT4  n/a            213.360       25.000      188.360    MMCME2_ADV_X1Y2  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT4
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X42Y104    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_r2w/wq1_rptr_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X47Y106    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_r2w/wq1_rptr_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X47Y106    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_r2w/wq1_rptr_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X47Y107    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_r2w/wq1_rptr_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X47Y107    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_r2w/wq1_rptr_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X48Y107    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_r2w/wq1_rptr_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X46Y106    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_r2w/wq1_rptr_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X47Y108    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_r2w/wq1_rptr_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X47Y108    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_r2w/wq1_rptr_reg[17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X43Y106    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_r2w/wq1_rptr_reg[18]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X47Y107    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_r2w/wq1_rptr_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X47Y107    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_r2w/wq1_rptr_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X48Y107    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_r2w/wq1_rptr_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X47Y108    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_r2w/wq1_rptr_reg[16]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X47Y108    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_r2w/wq1_rptr_reg[17]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X53Y107    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_r2w/wq1_rptr_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X52Y107    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_r2w/wq1_rptr_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X47Y107    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_r2w/wq2_rptr_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X47Y107    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_r2w/wq2_rptr_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X47Y108    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_r2w/wq2_rptr_reg[16]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_m_mopshub_board_v1_clk_wiz_s1_0
  To Clock:  clk_m_mopshub_board_v1_clk_wiz_s1_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       10.908ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_m_mopshub_board_v1_clk_wiz_s1_0
Waveform(ns):       { 0.000 6.250 }
Period(ns):         12.500
Sources:            { mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.592         12.500      10.908     BUFGCTRL_X0Y2    mopshub_board_v1_i/clk_wiz_s1/inst/clkout2_buf/I
Min Period  n/a     ODDR/C              n/a            1.474         12.500      11.026     OLOGIC_X1Y102    mopshub_board_v1_i/mopshub_top_board_16_0/inst/ip_output_diff_clk_wrapper0/ODDR_CLK/C
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         12.500      11.251     MMCME2_ADV_X1Y2  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       12.500      200.860    MMCME2_ADV_X1Y2  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clk_rx_mopshub_board_v1_clk_wiz_s1_0
  To Clock:  clk_rx_mopshub_board_v1_clk_wiz_s1_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.658ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_rx_mopshub_board_v1_clk_wiz_s1_0
Waveform(ns):       { 0.000 3.125 }
Period(ns):         6.250
Sources:            { mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT2 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.592         6.250       4.658      BUFGCTRL_X0Y3    mopshub_board_v1_i/clk_wiz_s1/inst/clkout3_buf/I
Min Period  n/a     ISERDESE2/CLK       n/a            1.471         6.250       4.779      ILOGIC_X1Y106    mopshub_board_v1_i/selectio_wiz_0/inst/pins[0].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.471         6.250       4.779      ILOGIC_X1Y106    mopshub_board_v1_i/selectio_wiz_0/inst/pins[0].iserdese2_master/CLKB
Min Period  n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         6.250       5.001      MMCME2_ADV_X1Y2  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT2
Max Period  n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       6.250       207.110    MMCME2_ADV_X1Y2  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  clk_tx_mopshub_board_v1_clk_wiz_s1_0
  To Clock:  clk_tx_mopshub_board_v1_clk_wiz_s1_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       10.908ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_tx_mopshub_board_v1_clk_wiz_s1_0
Waveform(ns):       { 0.000 6.250 }
Period(ns):         12.500
Sources:            { mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT3 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.592         12.500      10.908     BUFGCTRL_X0Y4    mopshub_board_v1_i/clk_wiz_s1/inst/clkout4_buf/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         12.500      11.029     OLOGIC_X1Y110    mopshub_board_v1_i/selectio_wiz_2/inst/pins[0].oserdese2_master/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT3  n/a            1.249         12.500      11.251     MMCME2_ADV_X1Y2  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT3
Max Period  n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       12.500      200.860    MMCME2_ADV_X1Y2  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT3



---------------------------------------------------------------------------------------------------
From Clock:  clk_uart_mopshub_board_v1_clk_wiz_s1_0
  To Clock:  clk_uart_mopshub_board_v1_clk_wiz_s1_0

Setup :            0  Failing Endpoints,  Worst Slack       81.243ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.118ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       42.859ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             81.243ns  (required time - arrival time)
  Source:                 mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wfull_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@43.359ns period=86.719ns})
  Destination:            mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wfull_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@43.359ns period=86.719ns})
  Path Group:             clk_uart_mopshub_board_v1_clk_wiz_s1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            86.719ns  (clk_uart_mopshub_board_v1_clk_wiz_s1_0 rise@86.719ns - clk_uart_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        5.456ns  (logic 2.113ns (38.730%)  route 3.343ns (61.270%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.779ns = ( 84.939 - 86.719 ) 
    Source Clock Delay      (SCD):    -1.370ns
    Clock Pessimism Removal (CPR):    0.409ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.858     0.858 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.923    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.273    -4.350 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.524    -2.826    mopshub_board_v1_i/clk_wiz_s1/inst/clk_uart_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081    -2.745 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout6_buf/O
                         net (fo=187, routed)         1.375    -1.370    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/clk_uart
    SLICE_X80Y118        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wfull_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y118        FDRE (Prop_fdre_C_Q)         0.433    -0.937 r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wfull_reg/Q
                         net (fo=10, routed)          1.060     0.123    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/fifo_full
    SLICE_X76Y112        LUT3 (Prop_lut3_I1_O)        0.105     0.228 r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wptr[3]_i_3/O
                         net (fo=1, routed)           0.000     0.228    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wptr[3]_i_3_n_0
    SLICE_X76Y112        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     0.651 r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wptr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.651    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wptr_reg[3]_i_2_n_0
    SLICE_X76Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     0.751 r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wptr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.751    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wptr_reg[7]_i_2_n_0
    SLICE_X76Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     1.008 r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wptr_reg[15]_i_2/O[1]
                         net (fo=4, routed)           1.274     2.282    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wbinnext__0[9]
    SLICE_X75Y120        LUT5 (Prop_lut5_I1_O)        0.245     2.527 r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wfull_val_carry_i_5/O
                         net (fo=1, routed)           1.009     3.536    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wfull_val_carry_i_5_n_0
    SLICE_X80Y117        LUT4 (Prop_lut4_I0_O)        0.105     3.641 r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wfull_val_carry_i_1/O
                         net (fo=1, routed)           0.000     3.641    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wfull_val_carry_i_1_n_0
    SLICE_X80Y117        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     3.955 r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wfull_val_carry/CO[3]
                         net (fo=1, routed)           0.000     3.955    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wfull_val_carry_n_0
    SLICE_X80Y118        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131     4.086 r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wfull_val_carry__0/CO[1]
                         net (fo=1, routed)           0.000     4.086    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wfull_val
    SLICE_X80Y118        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wfull_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                     86.719    86.719 r  
    R4                                                0.000    86.719 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000    86.719    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.819    87.538 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    88.541    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.399    82.142 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.452    83.594    mopshub_board_v1_i/clk_wiz_s1/inst/clk_uart_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    83.671 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout6_buf/O
                         net (fo=187, routed)         1.268    84.939    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/clk_uart
    SLICE_X80Y118        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wfull_reg/C
                         clock pessimism              0.409    85.349    
                         clock uncertainty           -0.109    85.240    
    SLICE_X80Y118        FDRE (Setup_fdre_C_D)        0.089    85.329    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wfull_reg
  -------------------------------------------------------------------
                         required time                         85.329    
                         arrival time                          -4.086    
  -------------------------------------------------------------------
                         slack                                 81.243    

Slack (MET) :             81.314ns  (required time - arrival time)
  Source:                 mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rempty_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@43.359ns period=86.719ns})
  Destination:            mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rempty_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@43.359ns period=86.719ns})
  Path Group:             clk_uart_mopshub_board_v1_clk_wiz_s1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            86.719ns  (clk_uart_mopshub_board_v1_clk_wiz_s1_0 rise@86.719ns - clk_uart_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        5.342ns  (logic 2.044ns (38.263%)  route 3.298ns (61.737%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.777ns = ( 84.941 - 86.719 ) 
    Source Clock Delay      (SCD):    -1.368ns
    Clock Pessimism Removal (CPR):    0.409ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.858     0.858 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.923    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.273    -4.350 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.524    -2.826    mopshub_board_v1_i/clk_wiz_s1/inst/clk_uart_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081    -2.745 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout6_buf/O
                         net (fo=187, routed)         1.377    -1.368    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/clk_uart
    SLICE_X85Y118        FDSE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rempty_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y118        FDSE (Prop_fdse_C_Q)         0.379    -0.989 r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rempty_reg/Q
                         net (fo=9, routed)           0.935    -0.054    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rempty_reg_0
    SLICE_X79Y114        LUT2 (Prop_lut2_I1_O)        0.105     0.051 r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rptr[3]_i_3__1/O
                         net (fo=1, routed)           0.000     0.051    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rptr[3]_i_3__1_n_0
    SLICE_X79Y114        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     0.491 r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rptr_reg[3]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     0.491    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rptr_reg[3]_i_2__0_n_0
    SLICE_X79Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.589 r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rptr_reg[7]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     0.589    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rptr_reg[7]_i_2__0_n_0
    SLICE_X79Y116        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     0.789 r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rptr_reg[15]_i_2__0/O[2]
                         net (fo=3, routed)           1.314     2.103    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rbinnext__0[10]
    SLICE_X74Y121        LUT5 (Prop_lut5_I3_O)        0.253     2.356 r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rempty_val_carry_i_5/O
                         net (fo=1, routed)           1.049     3.405    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rempty_val_carry_i_5_n_0
    SLICE_X85Y117        LUT4 (Prop_lut4_I0_O)        0.105     3.510 r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rempty_val_carry_i_1/O
                         net (fo=1, routed)           0.000     3.510    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rempty_val_carry_i_1_n_0
    SLICE_X85Y117        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     3.842 r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rempty_val_carry/CO[3]
                         net (fo=1, routed)           0.000     3.842    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rempty_val_carry_n_0
    SLICE_X85Y118        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     3.974 r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rempty_val_carry__0/CO[1]
                         net (fo=1, routed)           0.000     3.974    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rempty_val_carry__0_n_2
    SLICE_X85Y118        FDSE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rempty_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                     86.719    86.719 r  
    R4                                                0.000    86.719 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000    86.719    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.819    87.538 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    88.541    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.399    82.142 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.452    83.594    mopshub_board_v1_i/clk_wiz_s1/inst/clk_uart_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    83.671 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout6_buf/O
                         net (fo=187, routed)         1.270    84.941    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/clk_uart
    SLICE_X85Y118        FDSE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rempty_reg/C
                         clock pessimism              0.409    85.351    
                         clock uncertainty           -0.109    85.242    
    SLICE_X85Y118        FDSE (Setup_fdse_C_D)        0.046    85.288    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rempty_reg
  -------------------------------------------------------------------
                         required time                         85.288    
                         arrival time                          -3.974    
  -------------------------------------------------------------------
                         slack                                 81.314    

Slack (MET) :             81.886ns  (required time - arrival time)
  Source:                 mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rempty_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@43.359ns period=86.719ns})
  Destination:            mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rptr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@43.359ns period=86.719ns})
  Path Group:             clk_uart_mopshub_board_v1_clk_wiz_s1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            86.719ns  (clk_uart_mopshub_board_v1_clk_wiz_s1_0 rise@86.719ns - clk_uart_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        4.432ns  (logic 1.498ns (33.797%)  route 2.934ns (66.203%))
  Logic Levels:           5  (CARRY4=3 LUT2=2)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.766ns = ( 84.952 - 86.719 ) 
    Source Clock Delay      (SCD):    -1.368ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.858     0.858 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.923    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.273    -4.350 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.524    -2.826    mopshub_board_v1_i/clk_wiz_s1/inst/clk_uart_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081    -2.745 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout6_buf/O
                         net (fo=187, routed)         1.377    -1.368    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/clk_uart
    SLICE_X85Y118        FDSE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rempty_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y118        FDSE (Prop_fdse_C_Q)         0.379    -0.989 r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rempty_reg/Q
                         net (fo=9, routed)           0.935    -0.054    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rempty_reg_0
    SLICE_X79Y114        LUT2 (Prop_lut2_I1_O)        0.105     0.051 r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rptr[3]_i_3__1/O
                         net (fo=1, routed)           0.000     0.051    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rptr[3]_i_3__1_n_0
    SLICE_X79Y114        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     0.491 r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rptr_reg[3]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     0.491    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rptr_reg[3]_i_2__0_n_0
    SLICE_X79Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.589 r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rptr_reg[7]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     0.589    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rptr_reg[7]_i_2__0_n_0
    SLICE_X79Y116        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     0.789 r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rptr_reg[15]_i_2__0/O[2]
                         net (fo=3, routed)           1.314     2.103    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rbinnext__0[10]
    SLICE_X74Y121        LUT2 (Prop_lut2_I1_O)        0.276     2.379 r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rptr[9]_i_1/O
                         net (fo=1, routed)           0.685     3.064    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rgraynext[9]
    SLICE_X77Y112        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rptr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                     86.719    86.719 r  
    R4                                                0.000    86.719 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000    86.719    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.819    87.538 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    88.541    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.399    82.142 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.452    83.594    mopshub_board_v1_i/clk_wiz_s1/inst/clk_uart_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    83.671 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout6_buf/O
                         net (fo=187, routed)         1.281    84.952    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/clk_uart
    SLICE_X77Y112        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rptr_reg[9]/C
                         clock pessimism              0.308    85.261    
                         clock uncertainty           -0.109    85.152    
    SLICE_X77Y112        FDRE (Setup_fdre_C_D)       -0.202    84.950    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rptr_reg[9]
  -------------------------------------------------------------------
                         required time                         84.950    
                         arrival time                          -3.064    
  -------------------------------------------------------------------
                         slack                                 81.886    

Slack (MET) :             82.069ns  (required time - arrival time)
  Source:                 mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wfull_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@43.359ns period=86.719ns})
  Destination:            mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wptr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@43.359ns period=86.719ns})
  Path Group:             clk_uart_mopshub_board_v1_clk_wiz_s1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            86.719ns  (clk_uart_mopshub_board_v1_clk_wiz_s1_0 rise@86.719ns - clk_uart_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        4.316ns  (logic 1.681ns (38.944%)  route 2.635ns (61.056%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.770ns = ( 84.948 - 86.719 ) 
    Source Clock Delay      (SCD):    -1.370ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.858     0.858 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.923    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.273    -4.350 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.524    -2.826    mopshub_board_v1_i/clk_wiz_s1/inst/clk_uart_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081    -2.745 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout6_buf/O
                         net (fo=187, routed)         1.375    -1.370    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/clk_uart
    SLICE_X80Y118        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wfull_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y118        FDRE (Prop_fdre_C_Q)         0.433    -0.937 r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wfull_reg/Q
                         net (fo=10, routed)          1.060     0.123    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/fifo_full
    SLICE_X76Y112        LUT3 (Prop_lut3_I1_O)        0.105     0.228 r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wptr[3]_i_3/O
                         net (fo=1, routed)           0.000     0.228    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wptr[3]_i_3_n_0
    SLICE_X76Y112        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     0.651 r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wptr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.651    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wptr_reg[3]_i_2_n_0
    SLICE_X76Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     0.751 r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wptr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.751    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wptr_reg[7]_i_2_n_0
    SLICE_X76Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     0.851 r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wptr_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.851    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wptr_reg[15]_i_2_n_0
    SLICE_X76Y115        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     1.108 r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wptr_reg[15]_i_1/O[1]
                         net (fo=3, routed)           0.781     1.889    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wbinnext__0[13]
    SLICE_X79Y118        LUT2 (Prop_lut2_I1_O)        0.263     2.152 r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wptr[12]_i_1/O
                         net (fo=1, routed)           0.794     2.946    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wgraynext[12]
    SLICE_X75Y120        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wptr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                     86.719    86.719 r  
    R4                                                0.000    86.719 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000    86.719    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.819    87.538 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    88.541    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.399    82.142 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.452    83.594    mopshub_board_v1_i/clk_wiz_s1/inst/clk_uart_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    83.671 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout6_buf/O
                         net (fo=187, routed)         1.277    84.948    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/clk_uart
    SLICE_X75Y120        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wptr_reg[12]/C
                         clock pessimism              0.368    85.317    
                         clock uncertainty           -0.109    85.208    
    SLICE_X75Y120        FDRE (Setup_fdre_C_D)       -0.193    85.015    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wptr_reg[12]
  -------------------------------------------------------------------
                         required time                         85.015    
                         arrival time                          -2.946    
  -------------------------------------------------------------------
                         slack                                 82.069    

Slack (MET) :             82.106ns  (required time - arrival time)
  Source:                 mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wfull_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@43.359ns period=86.719ns})
  Destination:            mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wptr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@43.359ns period=86.719ns})
  Path Group:             clk_uart_mopshub_board_v1_clk_wiz_s1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            86.719ns  (clk_uart_mopshub_board_v1_clk_wiz_s1_0 rise@86.719ns - clk_uart_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        4.286ns  (logic 1.577ns (36.796%)  route 2.709ns (63.204%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.767ns = ( 84.951 - 86.719 ) 
    Source Clock Delay      (SCD):    -1.370ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.858     0.858 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.923    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.273    -4.350 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.524    -2.826    mopshub_board_v1_i/clk_wiz_s1/inst/clk_uart_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081    -2.745 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout6_buf/O
                         net (fo=187, routed)         1.375    -1.370    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/clk_uart
    SLICE_X80Y118        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wfull_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y118        FDRE (Prop_fdre_C_Q)         0.433    -0.937 r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wfull_reg/Q
                         net (fo=10, routed)          1.060     0.123    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/fifo_full
    SLICE_X76Y112        LUT3 (Prop_lut3_I1_O)        0.105     0.228 r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wptr[3]_i_3/O
                         net (fo=1, routed)           0.000     0.228    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wptr[3]_i_3_n_0
    SLICE_X76Y112        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     0.651 r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wptr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.651    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wptr_reg[3]_i_2_n_0
    SLICE_X76Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     0.751 r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wptr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.751    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wptr_reg[7]_i_2_n_0
    SLICE_X76Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     1.008 r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wptr_reg[15]_i_2/O[1]
                         net (fo=4, routed)           1.274     2.282    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wbinnext__0[9]
    SLICE_X75Y120        LUT2 (Prop_lut2_I0_O)        0.259     2.541 r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wptr[9]_i_1/O
                         net (fo=1, routed)           0.375     2.916    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wgraynext[9]
    SLICE_X75Y117        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wptr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                     86.719    86.719 r  
    R4                                                0.000    86.719 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000    86.719    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.819    87.538 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    88.541    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.399    82.142 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.452    83.594    mopshub_board_v1_i/clk_wiz_s1/inst/clk_uart_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    83.671 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout6_buf/O
                         net (fo=187, routed)         1.280    84.951    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/clk_uart
    SLICE_X75Y117        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wptr_reg[9]/C
                         clock pessimism              0.368    85.320    
                         clock uncertainty           -0.109    85.211    
    SLICE_X75Y117        FDRE (Setup_fdre_C_D)       -0.189    85.022    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wptr_reg[9]
  -------------------------------------------------------------------
                         required time                         85.022    
                         arrival time                          -2.916    
  -------------------------------------------------------------------
                         slack                                 82.106    

Slack (MET) :             82.204ns  (required time - arrival time)
  Source:                 mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rempty_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@43.359ns period=86.719ns})
  Destination:            mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rptr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@43.359ns period=86.719ns})
  Path Group:             clk_uart_mopshub_board_v1_clk_wiz_s1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            86.719ns  (clk_uart_mopshub_board_v1_clk_wiz_s1_0 rise@86.719ns - clk_uart_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        4.093ns  (logic 1.399ns (34.178%)  route 2.694ns (65.822%))
  Logic Levels:           4  (CARRY4=2 LUT2=2)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.766ns = ( 84.952 - 86.719 ) 
    Source Clock Delay      (SCD):    -1.368ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.858     0.858 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.923    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.273    -4.350 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.524    -2.826    mopshub_board_v1_i/clk_wiz_s1/inst/clk_uart_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081    -2.745 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout6_buf/O
                         net (fo=187, routed)         1.377    -1.368    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/clk_uart
    SLICE_X85Y118        FDSE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rempty_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y118        FDSE (Prop_fdse_C_Q)         0.379    -0.989 r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rempty_reg/Q
                         net (fo=9, routed)           0.935    -0.054    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rempty_reg_0
    SLICE_X79Y114        LUT2 (Prop_lut2_I1_O)        0.105     0.051 r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rptr[3]_i_3__1/O
                         net (fo=1, routed)           0.000     0.051    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rptr[3]_i_3__1_n_0
    SLICE_X79Y114        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     0.491 r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rptr_reg[3]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     0.491    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rptr_reg[3]_i_2__0_n_0
    SLICE_X79Y115        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     0.691 r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rptr_reg[7]_i_2__0/O[2]
                         net (fo=4, routed)           1.059     1.750    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rbinnext__0[6]
    SLICE_X74Y121        LUT2 (Prop_lut2_I0_O)        0.275     2.025 r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rptr[6]_i_1/O
                         net (fo=1, routed)           0.700     2.725    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rgraynext[6]
    SLICE_X77Y112        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rptr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                     86.719    86.719 r  
    R4                                                0.000    86.719 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000    86.719    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.819    87.538 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    88.541    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.399    82.142 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.452    83.594    mopshub_board_v1_i/clk_wiz_s1/inst/clk_uart_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    83.671 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout6_buf/O
                         net (fo=187, routed)         1.281    84.952    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/clk_uart
    SLICE_X77Y112        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rptr_reg[6]/C
                         clock pessimism              0.308    85.261    
                         clock uncertainty           -0.109    85.152    
    SLICE_X77Y112        FDRE (Setup_fdre_C_D)       -0.223    84.929    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rptr_reg[6]
  -------------------------------------------------------------------
                         required time                         84.929    
                         arrival time                          -2.725    
  -------------------------------------------------------------------
                         slack                                 82.204    

Slack (MET) :             82.289ns  (required time - arrival time)
  Source:                 mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Clock_Count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@43.359ns period=86.719ns})
  Destination:            mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Rx_Byte_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@43.359ns period=86.719ns})
  Path Group:             clk_uart_mopshub_board_v1_clk_wiz_s1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            86.719ns  (clk_uart_mopshub_board_v1_clk_wiz_s1_0 rise@86.719ns - clk_uart_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        4.307ns  (logic 1.222ns (28.373%)  route 3.085ns (71.627%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.757ns = ( 84.961 - 86.719 ) 
    Source Clock Delay      (SCD):    -1.345ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.858     0.858 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.923    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.273    -4.350 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.524    -2.826    mopshub_board_v1_i/clk_wiz_s1/inst/clk_uart_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081    -2.745 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout6_buf/O
                         net (fo=187, routed)         1.400    -1.345    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/clk_uart
    SLICE_X66Y109        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Clock_Count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y109        FDRE (Prop_fdre_C_Q)         0.433    -0.912 r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Clock_Count_reg[1]/Q
                         net (fo=8, routed)           0.811    -0.101    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Clock_Count_reg_n_0_[1]
    SLICE_X68Y108        LUT6 (Prop_lut6_I4_O)        0.105     0.004 f  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_SM_Main[2]_i_3/O
                         net (fo=1, routed)           0.576     0.580    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_SM_Main[2]_i_3_n_0
    SLICE_X69Y108        LUT4 (Prop_lut4_I3_O)        0.126     0.706 f  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_SM_Main[2]_i_2/O
                         net (fo=6, routed)           0.847     1.553    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_SM_Main[2]_i_2_n_0
    SLICE_X70Y110        LUT4 (Prop_lut4_I0_O)        0.290     1.843 r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_SM_Main[0]_i_4/O
                         net (fo=12, routed)          0.851     2.694    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_SM_Main[0]_i_4_n_0
    SLICE_X71Y107        LUT6 (Prop_lut6_I4_O)        0.268     2.962 r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Rx_Byte[5]_i_1/O
                         net (fo=1, routed)           0.000     2.962    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Rx_Byte[5]_i_1_n_0
    SLICE_X71Y107        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Rx_Byte_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                     86.719    86.719 r  
    R4                                                0.000    86.719 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000    86.719    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.819    87.538 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    88.541    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.399    82.142 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.452    83.594    mopshub_board_v1_i/clk_wiz_s1/inst/clk_uart_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    83.671 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout6_buf/O
                         net (fo=187, routed)         1.290    84.961    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/clk_uart
    SLICE_X71Y107        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Rx_Byte_reg[5]/C
                         clock pessimism              0.368    85.330    
                         clock uncertainty           -0.109    85.221    
    SLICE_X71Y107        FDRE (Setup_fdre_C_D)        0.030    85.251    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Rx_Byte_reg[5]
  -------------------------------------------------------------------
                         required time                         85.251    
                         arrival time                          -2.962    
  -------------------------------------------------------------------
                         slack                                 82.289    

Slack (MET) :             82.289ns  (required time - arrival time)
  Source:                 mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Clock_Count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@43.359ns period=86.719ns})
  Destination:            mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Rx_Byte_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@43.359ns period=86.719ns})
  Path Group:             clk_uart_mopshub_board_v1_clk_wiz_s1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            86.719ns  (clk_uart_mopshub_board_v1_clk_wiz_s1_0 rise@86.719ns - clk_uart_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        4.351ns  (logic 1.222ns (28.087%)  route 3.129ns (71.913%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.757ns = ( 84.961 - 86.719 ) 
    Source Clock Delay      (SCD):    -1.345ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.858     0.858 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.923    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.273    -4.350 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.524    -2.826    mopshub_board_v1_i/clk_wiz_s1/inst/clk_uart_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081    -2.745 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout6_buf/O
                         net (fo=187, routed)         1.400    -1.345    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/clk_uart
    SLICE_X66Y109        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Clock_Count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y109        FDRE (Prop_fdre_C_Q)         0.433    -0.912 r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Clock_Count_reg[1]/Q
                         net (fo=8, routed)           0.811    -0.101    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Clock_Count_reg_n_0_[1]
    SLICE_X68Y108        LUT6 (Prop_lut6_I4_O)        0.105     0.004 f  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_SM_Main[2]_i_3/O
                         net (fo=1, routed)           0.576     0.580    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_SM_Main[2]_i_3_n_0
    SLICE_X69Y108        LUT4 (Prop_lut4_I3_O)        0.126     0.706 f  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_SM_Main[2]_i_2/O
                         net (fo=6, routed)           0.847     1.553    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_SM_Main[2]_i_2_n_0
    SLICE_X70Y110        LUT4 (Prop_lut4_I0_O)        0.290     1.843 r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_SM_Main[0]_i_4/O
                         net (fo=12, routed)          0.895     2.738    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_SM_Main[0]_i_4_n_0
    SLICE_X72Y107        LUT6 (Prop_lut6_I4_O)        0.268     3.006 r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Rx_Byte[7]_i_1/O
                         net (fo=1, routed)           0.000     3.006    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Rx_Byte[7]_i_1_n_0
    SLICE_X72Y107        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Rx_Byte_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                     86.719    86.719 r  
    R4                                                0.000    86.719 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000    86.719    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.819    87.538 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    88.541    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.399    82.142 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.452    83.594    mopshub_board_v1_i/clk_wiz_s1/inst/clk_uart_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    83.671 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout6_buf/O
                         net (fo=187, routed)         1.290    84.961    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/clk_uart
    SLICE_X72Y107        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Rx_Byte_reg[7]/C
                         clock pessimism              0.368    85.330    
                         clock uncertainty           -0.109    85.221    
    SLICE_X72Y107        FDRE (Setup_fdre_C_D)        0.074    85.295    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Rx_Byte_reg[7]
  -------------------------------------------------------------------
                         required time                         85.295    
                         arrival time                          -3.006    
  -------------------------------------------------------------------
                         slack                                 82.289    

Slack (MET) :             82.303ns  (required time - arrival time)
  Source:                 mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Clock_Count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@43.359ns period=86.719ns})
  Destination:            mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Rx_Byte_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@43.359ns period=86.719ns})
  Path Group:             clk_uart_mopshub_board_v1_clk_wiz_s1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            86.719ns  (clk_uart_mopshub_board_v1_clk_wiz_s1_0 rise@86.719ns - clk_uart_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        4.337ns  (logic 1.222ns (28.178%)  route 3.115ns (71.822%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.757ns = ( 84.961 - 86.719 ) 
    Source Clock Delay      (SCD):    -1.345ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.858     0.858 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.923    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.273    -4.350 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.524    -2.826    mopshub_board_v1_i/clk_wiz_s1/inst/clk_uart_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081    -2.745 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout6_buf/O
                         net (fo=187, routed)         1.400    -1.345    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/clk_uart
    SLICE_X66Y109        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Clock_Count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y109        FDRE (Prop_fdre_C_Q)         0.433    -0.912 r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Clock_Count_reg[1]/Q
                         net (fo=8, routed)           0.811    -0.101    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Clock_Count_reg_n_0_[1]
    SLICE_X68Y108        LUT6 (Prop_lut6_I4_O)        0.105     0.004 f  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_SM_Main[2]_i_3/O
                         net (fo=1, routed)           0.576     0.580    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_SM_Main[2]_i_3_n_0
    SLICE_X69Y108        LUT4 (Prop_lut4_I3_O)        0.126     0.706 f  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_SM_Main[2]_i_2/O
                         net (fo=6, routed)           0.847     1.553    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_SM_Main[2]_i_2_n_0
    SLICE_X70Y110        LUT4 (Prop_lut4_I0_O)        0.290     1.843 r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_SM_Main[0]_i_4/O
                         net (fo=12, routed)          0.881     2.724    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_SM_Main[0]_i_4_n_0
    SLICE_X72Y107        LUT6 (Prop_lut6_I4_O)        0.268     2.992 r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Rx_Byte[6]_i_1/O
                         net (fo=1, routed)           0.000     2.992    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Rx_Byte[6]_i_1_n_0
    SLICE_X72Y107        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Rx_Byte_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                     86.719    86.719 r  
    R4                                                0.000    86.719 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000    86.719    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.819    87.538 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    88.541    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.399    82.142 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.452    83.594    mopshub_board_v1_i/clk_wiz_s1/inst/clk_uart_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    83.671 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout6_buf/O
                         net (fo=187, routed)         1.290    84.961    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/clk_uart
    SLICE_X72Y107        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Rx_Byte_reg[6]/C
                         clock pessimism              0.368    85.330    
                         clock uncertainty           -0.109    85.221    
    SLICE_X72Y107        FDRE (Setup_fdre_C_D)        0.074    85.295    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Rx_Byte_reg[6]
  -------------------------------------------------------------------
                         required time                         85.295    
                         arrival time                          -2.992    
  -------------------------------------------------------------------
                         slack                                 82.303    

Slack (MET) :             82.359ns  (required time - arrival time)
  Source:                 mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wfull_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@43.359ns period=86.719ns})
  Destination:            mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wptr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@43.359ns period=86.719ns})
  Path Group:             clk_uart_mopshub_board_v1_clk_wiz_s1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            86.719ns  (clk_uart_mopshub_board_v1_clk_wiz_s1_0 rise@86.719ns - clk_uart_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        4.019ns  (logic 1.390ns (34.587%)  route 2.629ns (65.413%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.767ns = ( 84.951 - 86.719 ) 
    Source Clock Delay      (SCD):    -1.370ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.858     0.858 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.923    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.273    -4.350 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.524    -2.826    mopshub_board_v1_i/clk_wiz_s1/inst/clk_uart_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081    -2.745 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout6_buf/O
                         net (fo=187, routed)         1.375    -1.370    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/clk_uart
    SLICE_X80Y118        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wfull_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y118        FDRE (Prop_fdre_C_Q)         0.433    -0.937 r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wfull_reg/Q
                         net (fo=10, routed)          1.060     0.123    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/fifo_full
    SLICE_X76Y112        LUT3 (Prop_lut3_I1_O)        0.105     0.228 r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wptr[3]_i_3/O
                         net (fo=1, routed)           0.000     0.228    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wptr[3]_i_3_n_0
    SLICE_X76Y112        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     0.651 r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wptr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.651    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wptr_reg[3]_i_2_n_0
    SLICE_X76Y113        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     0.829 r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wptr_reg[7]_i_2/O[0]
                         net (fo=3, routed)           0.994     1.823    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wbinnext__0[4]
    SLICE_X74Y121        LUT2 (Prop_lut2_I1_O)        0.251     2.074 r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wptr[3]_i_1/O
                         net (fo=1, routed)           0.575     2.649    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wgraynext[3]
    SLICE_X75Y117        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wptr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                     86.719    86.719 r  
    R4                                                0.000    86.719 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000    86.719    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.819    87.538 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    88.541    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.399    82.142 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.452    83.594    mopshub_board_v1_i/clk_wiz_s1/inst/clk_uart_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    83.671 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout6_buf/O
                         net (fo=187, routed)         1.280    84.951    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/clk_uart
    SLICE_X75Y117        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wptr_reg[3]/C
                         clock pessimism              0.368    85.320    
                         clock uncertainty           -0.109    85.211    
    SLICE_X75Y117        FDRE (Setup_fdre_C_D)       -0.203    85.008    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wptr_reg[3]
  -------------------------------------------------------------------
                         required time                         85.008    
                         arrival time                          -2.649    
  -------------------------------------------------------------------
                         slack                                 82.359    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_w2r/rq1_wptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@43.359ns period=86.719ns})
  Destination:            mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_w2r/rq2_wptr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@43.359ns period=86.719ns})
  Path Group:             clk_uart_mopshub_board_v1_clk_wiz_s1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns - clk_uart_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.020ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.402ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.540    -1.740 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.531    -1.209    mopshub_board_v1_i/clk_wiz_s1/inst/clk_uart_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout6_buf/O
                         net (fo=187, routed)         0.565    -0.618    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_w2r/clk_uart
    SLICE_X77Y119        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_w2r/rq1_wptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y119        FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_w2r/rq1_wptr_reg[3]/Q
                         net (fo=1, routed)           0.055    -0.422    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_w2r/rq1_wptr_reg_n_0_[3]
    SLICE_X77Y119        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_w2r/rq2_wptr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.871    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.332    -2.462 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.579    -1.883    mopshub_board_v1_i/clk_wiz_s1/inst/clk_uart_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.854 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout6_buf/O
                         net (fo=187, routed)         0.834    -1.020    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_w2r/clk_uart
    SLICE_X77Y119        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_w2r/rq2_wptr_reg[3]/C
                         clock pessimism              0.402    -0.618    
    SLICE_X77Y119        FDRE (Hold_fdre_C_D)         0.078    -0.540    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_w2r/rq2_wptr_reg[3]
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                          -0.422    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rbin_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@43.359ns period=86.719ns})
  Destination:            mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/fifomem/mem_reg_0_2/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@43.359ns period=86.719ns})
  Path Group:             clk_uart_mopshub_board_v1_clk_wiz_s1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns - clk_uart_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.266%)  route 0.270ns (65.734%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.979ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.437ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.540    -1.740 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.531    -1.209    mopshub_board_v1_i/clk_wiz_s1/inst/clk_uart_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout6_buf/O
                         net (fo=187, routed)         0.559    -0.624    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/clk_uart
    SLICE_X78Y118        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rbin_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y118        FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rbin_reg[9]/Q
                         net (fo=10, routed)          0.270    -0.213    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/fifomem/mem_reg_0_7_1[9]
    RAMB36_X4Y23         RAMB36E1                                     r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/fifomem/mem_reg_0_2/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.871    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.332    -2.462 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.579    -1.883    mopshub_board_v1_i/clk_wiz_s1/inst/clk_uart_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.854 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout6_buf/O
                         net (fo=187, routed)         0.875    -0.979    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/fifomem/clk_uart
    RAMB36_X4Y23         RAMB36E1                                     r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/fifomem/mem_reg_0_2/CLKBWRCLK
                         clock pessimism              0.437    -0.541    
    RAMB36_X4Y23         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183    -0.358    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/fifomem/mem_reg_0_2
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wbin_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@43.359ns period=86.719ns})
  Destination:            mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/mem_reg_0_7/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@43.359ns period=86.719ns})
  Path Group:             clk_uart_mopshub_board_v1_clk_wiz_s1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns - clk_uart_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.164ns (40.377%)  route 0.242ns (59.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.977ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.437ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.540    -1.740 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.531    -1.209    mopshub_board_v1_i/clk_wiz_s1/inst/clk_uart_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout6_buf/O
                         net (fo=187, routed)         0.571    -0.612    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/clk_uart
    SLICE_X74Y113        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wbin_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y113        FDRE (Prop_fdre_C_Q)         0.164    -0.448 r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wbin_reg[3]/Q
                         net (fo=10, routed)          0.242    -0.206    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/out[3]
    RAMB36_X4Y22         RAMB36E1                                     r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/mem_reg_0_7/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.871    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.332    -2.462 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.579    -1.883    mopshub_board_v1_i/clk_wiz_s1/inst/clk_uart_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.854 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout6_buf/O
                         net (fo=187, routed)         0.877    -0.977    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/clk_uart
    RAMB36_X4Y22         RAMB36E1                                     r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/mem_reg_0_7/CLKARDCLK
                         clock pessimism              0.437    -0.539    
    RAMB36_X4Y22         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183    -0.356    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/mem_reg_0_7
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rbin_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@43.359ns period=86.719ns})
  Destination:            mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/fifomem/mem_reg_0_2/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@43.359ns period=86.719ns})
  Path Group:             clk_uart_mopshub_board_v1_clk_wiz_s1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns - clk_uart_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.141ns (33.509%)  route 0.280ns (66.491%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.979ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.437ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.540    -1.740 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.531    -1.209    mopshub_board_v1_i/clk_wiz_s1/inst/clk_uart_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout6_buf/O
                         net (fo=187, routed)         0.561    -0.622    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/clk_uart
    SLICE_X78Y116        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rbin_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y116        FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rbin_reg[2]/Q
                         net (fo=10, routed)          0.280    -0.201    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/fifomem/mem_reg_0_7_1[2]
    RAMB36_X4Y23         RAMB36E1                                     r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/fifomem/mem_reg_0_2/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.871    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.332    -2.462 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.579    -1.883    mopshub_board_v1_i/clk_wiz_s1/inst/clk_uart_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.854 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout6_buf/O
                         net (fo=187, routed)         0.875    -0.979    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/fifomem/clk_uart
    RAMB36_X4Y23         RAMB36E1                                     r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/fifomem/mem_reg_0_2/CLKBWRCLK
                         clock pessimism              0.437    -0.541    
    RAMB36_X4Y23         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                      0.183    -0.358    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/fifomem/mem_reg_0_2
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wbin_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@43.359ns period=86.719ns})
  Destination:            mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/mem_reg_0_7/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@43.359ns period=86.719ns})
  Path Group:             clk_uart_mopshub_board_v1_clk_wiz_s1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns - clk_uart_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.164ns (39.477%)  route 0.251ns (60.523%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.977ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.437ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.540    -1.740 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.531    -1.209    mopshub_board_v1_i/clk_wiz_s1/inst/clk_uart_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout6_buf/O
                         net (fo=187, routed)         0.571    -0.612    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/clk_uart
    SLICE_X74Y115        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wbin_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y115        FDRE (Prop_fdre_C_Q)         0.164    -0.448 r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wbin_reg[9]/Q
                         net (fo=10, routed)          0.251    -0.197    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/out[9]
    RAMB36_X4Y22         RAMB36E1                                     r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/mem_reg_0_7/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.871    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.332    -2.462 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.579    -1.883    mopshub_board_v1_i/clk_wiz_s1/inst/clk_uart_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.854 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout6_buf/O
                         net (fo=187, routed)         0.877    -0.977    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/clk_uart
    RAMB36_X4Y22         RAMB36E1                                     r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/mem_reg_0_7/CLKARDCLK
                         clock pessimism              0.437    -0.539    
    RAMB36_X4Y22         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.356    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/mem_reg_0_7
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rbin_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@43.359ns period=86.719ns})
  Destination:            mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/fifomem/mem_reg_0_2/ADDRBWRADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@43.359ns period=86.719ns})
  Path Group:             clk_uart_mopshub_board_v1_clk_wiz_s1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns - clk_uart_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.278%)  route 0.283ns (66.722%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.979ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.437ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.540    -1.740 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.531    -1.209    mopshub_board_v1_i/clk_wiz_s1/inst/clk_uart_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout6_buf/O
                         net (fo=187, routed)         0.561    -0.622    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/clk_uart
    SLICE_X78Y116        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rbin_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y116        FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rbin_reg[0]/Q
                         net (fo=12, routed)          0.283    -0.198    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/fifomem/mem_reg_0_7_1[0]
    RAMB36_X4Y23         RAMB36E1                                     r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/fifomem/mem_reg_0_2/ADDRBWRADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.871    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.332    -2.462 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.579    -1.883    mopshub_board_v1_i/clk_wiz_s1/inst/clk_uart_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.854 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout6_buf/O
                         net (fo=187, routed)         0.875    -0.979    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/fifomem/clk_uart
    RAMB36_X4Y23         RAMB36E1                                     r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/fifomem/mem_reg_0_2/CLKBWRCLK
                         clock pessimism              0.437    -0.541    
    RAMB36_X4Y23         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[0])
                                                      0.183    -0.358    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/fifomem/mem_reg_0_2
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wbin_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@43.359ns period=86.719ns})
  Destination:            mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/mem_reg_0_0/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@43.359ns period=86.719ns})
  Path Group:             clk_uart_mopshub_board_v1_clk_wiz_s1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns - clk_uart_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        0.733ns  (logic 0.164ns (22.360%)  route 0.569ns (77.640%))
  Logic Levels:           0  
  Clock Path Skew:        0.378ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.901ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.666ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.540    -1.740 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.531    -1.209    mopshub_board_v1_i/clk_wiz_s1/inst/clk_uart_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout6_buf/O
                         net (fo=187, routed)         0.571    -0.612    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/clk_uart
    SLICE_X74Y115        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wbin_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y115        FDRE (Prop_fdre_C_Q)         0.164    -0.448 r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wbin_reg[9]/Q
                         net (fo=10, routed)          0.569     0.121    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/out[9]
    RAMB36_X4Y19         RAMB36E1                                     r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/mem_reg_0_0/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.871    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.332    -2.462 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.579    -1.883    mopshub_board_v1_i/clk_wiz_s1/inst/clk_uart_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.854 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout6_buf/O
                         net (fo=187, routed)         0.953    -0.901    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/clk_uart
    RAMB36_X4Y19         RAMB36E1                                     r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/mem_reg_0_0/CLKARDCLK
                         clock pessimism              0.666    -0.234    
    RAMB36_X4Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.051    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/mem_reg_0_0
  -------------------------------------------------------------------
                         required time                          0.051    
                         arrival time                           0.121    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wbin_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@43.359ns period=86.719ns})
  Destination:            mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/mem_reg_0_7/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@43.359ns period=86.719ns})
  Path Group:             clk_uart_mopshub_board_v1_clk_wiz_s1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns - clk_uart_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.164ns (37.238%)  route 0.276ns (62.762%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.977ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.437ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.540    -1.740 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.531    -1.209    mopshub_board_v1_i/clk_wiz_s1/inst/clk_uart_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout6_buf/O
                         net (fo=187, routed)         0.571    -0.612    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/clk_uart
    SLICE_X74Y113        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wbin_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y113        FDRE (Prop_fdre_C_Q)         0.164    -0.448 r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wbin_reg[0]/Q
                         net (fo=12, routed)          0.276    -0.172    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/out[0]
    RAMB36_X4Y22         RAMB36E1                                     r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/mem_reg_0_7/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.871    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.332    -2.462 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.579    -1.883    mopshub_board_v1_i/clk_wiz_s1/inst/clk_uart_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.854 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout6_buf/O
                         net (fo=187, routed)         0.877    -0.977    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/clk_uart
    RAMB36_X4Y22         RAMB36E1                                     r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/mem_reg_0_7/CLKARDCLK
                         clock pessimism              0.437    -0.539    
    RAMB36_X4Y22         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                      0.183    -0.356    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/mem_reg_0_7
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wbin_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@43.359ns period=86.719ns})
  Destination:            mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/mem_reg_0_7/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@43.359ns period=86.719ns})
  Path Group:             clk_uart_mopshub_board_v1_clk_wiz_s1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns - clk_uart_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.164ns (37.096%)  route 0.278ns (62.904%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.977ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.437ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.540    -1.740 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.531    -1.209    mopshub_board_v1_i/clk_wiz_s1/inst/clk_uart_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout6_buf/O
                         net (fo=187, routed)         0.571    -0.612    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/clk_uart
    SLICE_X74Y115        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wbin_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y115        FDRE (Prop_fdre_C_Q)         0.164    -0.448 r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wbin_reg[10]/Q
                         net (fo=10, routed)          0.278    -0.170    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/out[10]
    RAMB36_X4Y22         RAMB36E1                                     r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/mem_reg_0_7/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.871    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.332    -2.462 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.579    -1.883    mopshub_board_v1_i/clk_wiz_s1/inst/clk_uart_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.854 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout6_buf/O
                         net (fo=187, routed)         0.877    -0.977    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/clk_uart
    RAMB36_X4Y22         RAMB36E1                                     r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/mem_reg_0_7/CLKARDCLK
                         clock pessimism              0.437    -0.539    
    RAMB36_X4Y22         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.356    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/mem_reg_0_7
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rbin_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@43.359ns period=86.719ns})
  Destination:            mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/fifomem/mem_reg_0_2/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@43.359ns period=86.719ns})
  Path Group:             clk_uart_mopshub_board_v1_clk_wiz_s1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns - clk_uart_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.141ns (30.612%)  route 0.320ns (69.388%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.979ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.437ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.540    -1.740 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.531    -1.209    mopshub_board_v1_i/clk_wiz_s1/inst/clk_uart_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout6_buf/O
                         net (fo=187, routed)         0.559    -0.624    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/clk_uart
    SLICE_X78Y118        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rbin_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y118        FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rbin_reg[11]/Q
                         net (fo=10, routed)          0.320    -0.164    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/fifomem/mem_reg_0_7_1[11]
    RAMB36_X4Y23         RAMB36E1                                     r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/fifomem/mem_reg_0_2/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.871    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.332    -2.462 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.579    -1.883    mopshub_board_v1_i/clk_wiz_s1/inst/clk_uart_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.854 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout6_buf/O
                         net (fo=187, routed)         0.875    -0.979    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/fifomem/clk_uart
    RAMB36_X4Y23         RAMB36E1                                     r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/fifomem/mem_reg_0_2/CLKBWRCLK
                         clock pessimism              0.437    -0.541    
    RAMB36_X4Y23         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183    -0.358    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/fifomem/mem_reg_0_2
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.195    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_uart_mopshub_board_v1_clk_wiz_s1_0
Waveform(ns):       { 0.000 43.359 }
Period(ns):         86.719
Sources:            { mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT5 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         86.719      84.549     RAMB36_X4Y22     mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/mem_reg_0_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         86.719      84.549     RAMB36_X4Y27     mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/fifomem/mem_reg_0_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         86.719      84.549     RAMB36_X4Y24     mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/fifomem/mem_reg_0_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         86.719      84.549     RAMB36_X4Y23     mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/fifomem/mem_reg_0_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         86.719      84.549     RAMB36_X4Y29     mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/fifomem/mem_reg_0_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         86.719      84.549     RAMB36_X4Y28     mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/fifomem/mem_reg_0_4/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         86.719      84.549     RAMB36_X4Y25     mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/fifomem/mem_reg_0_5/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         86.719      84.549     RAMB36_X5Y24     mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/fifomem/mem_reg_0_6/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         86.719      84.549     RAMB36_X4Y26     mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/fifomem/mem_reg_0_7/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         86.719      84.549     RAMB36_X4Y19     mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/mem_reg_0_0/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT5  n/a            213.360       86.719      126.641    MMCME2_ADV_X1Y2  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT5
Low Pulse Width   Slow    FDRE/C              n/a            0.500         43.359      42.859     SLICE_X78Y114    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_r2w/wq2_rptr_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         43.359      42.859     SLICE_X78Y114    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_r2w/wq2_rptr_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         43.359      42.859     SLICE_X78Y113    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_r2w/wq2_rptr_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         43.359      42.859     SLICE_X77Y119    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_r2w/wq2_rptr_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         43.359      42.859     SLICE_X79Y114    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_r2w/wq2_rptr_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         43.359      42.859     SLICE_X79Y114    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_r2w/wq2_rptr_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         43.359      42.859     SLICE_X75Y120    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wptr_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         43.359      42.859     SLICE_X75Y120    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wptr_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         43.359      42.859     SLICE_X79Y113    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rptr_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         43.359      42.859     SLICE_X79Y113    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rptr_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         43.359      42.859     SLICE_X77Y113    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_r2w/wq1_rptr_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         43.359      42.859     SLICE_X77Y113    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_r2w/wq1_rptr_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         43.359      42.859     SLICE_X77Y120    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_r2w/wq1_rptr_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         43.359      42.859     SLICE_X77Y120    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_r2w/wq1_rptr_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         43.359      42.859     SLICE_X77Y120    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_r2w/wq1_rptr_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         43.359      42.859     SLICE_X77Y120    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_r2w/wq1_rptr_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         43.359      42.859     SLICE_X77Y120    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_r2w/wq1_rptr_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         43.359      42.859     SLICE_X77Y120    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_r2w/wq1_rptr_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         43.359      42.859     SLICE_X77Y120    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_r2w/wq1_rptr_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         43.359      42.859     SLICE_X77Y120    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_r2w/wq1_rptr_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_mopshub_board_v1_clk_wiz_s1_0
  To Clock:  clkfbout_mopshub_board_v1_clk_wiz_s1_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       23.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_mopshub_board_v1_clk_wiz_s1_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         25.000      23.408     BUFGCTRL_X0Y9    mopshub_board_v1_i/clk_wiz_s1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         25.000      23.751     MMCME2_ADV_X1Y2  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         25.000      23.751     MMCME2_ADV_X1Y2  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       25.000      75.000     MMCME2_ADV_X1Y2  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       25.000      188.360    MMCME2_ADV_X1Y2  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       27.547ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.099ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.370ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.547ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.407ns  (logic 1.744ns (32.257%)  route 3.663ns (67.743%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.845ns = ( 36.845 - 33.000 ) 
    Source Clock Delay      (SCD):    4.302ns
    Clock Pessimism Removal (CPR):    0.416ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.586     2.586    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.081     2.667 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.635     4.302    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X30Y93         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y93         FDRE (Prop_fdre_C_Q)         0.348     4.650 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.269     5.919    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X36Y94         LUT4 (Prop_lut4_I2_O)        0.255     6.174 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_9/O
                         net (fo=2, routed)           0.811     6.984    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[23]
    SLICE_X35Y93         LUT6 (Prop_lut6_I1_O)        0.283     7.267 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7/O
                         net (fo=1, routed)           0.000     7.267    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7_n_0
    SLICE_X35Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     7.724 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.752     8.476    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X30Y93         LUT5 (Prop_lut5_I1_O)        0.126     8.602 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.832     9.434    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X27Y94         LUT3 (Prop_lut3_I1_O)        0.275     9.709 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     9.709    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1_n_0
    SLICE_X27Y94         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.247    35.247    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077    35.324 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.521    36.845    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X27Y94         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
                         clock pessimism              0.416    37.261    
                         clock uncertainty           -0.035    37.226    
    SLICE_X27Y94         FDRE (Setup_fdre_C_D)        0.030    37.256    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         37.256    
                         arrival time                          -9.709    
  -------------------------------------------------------------------
                         slack                                 27.547    

Slack (MET) :             27.757ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.197ns  (logic 1.744ns (33.561%)  route 3.453ns (66.439%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.845ns = ( 36.845 - 33.000 ) 
    Source Clock Delay      (SCD):    4.302ns
    Clock Pessimism Removal (CPR):    0.416ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.586     2.586    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.081     2.667 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.635     4.302    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X30Y93         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y93         FDRE (Prop_fdre_C_Q)         0.348     4.650 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.269     5.919    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X36Y94         LUT4 (Prop_lut4_I2_O)        0.255     6.174 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_9/O
                         net (fo=2, routed)           0.811     6.984    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[23]
    SLICE_X35Y93         LUT6 (Prop_lut6_I1_O)        0.283     7.267 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7/O
                         net (fo=1, routed)           0.000     7.267    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7_n_0
    SLICE_X35Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     7.724 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.752     8.476    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X30Y93         LUT5 (Prop_lut5_I1_O)        0.126     8.602 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.622     9.224    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X27Y93         LUT3 (Prop_lut3_I1_O)        0.275     9.499 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1/O
                         net (fo=1, routed)           0.000     9.499    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1_n_0
    SLICE_X27Y93         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.247    35.247    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077    35.324 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.521    36.845    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X27Y93         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C
                         clock pessimism              0.416    37.261    
                         clock uncertainty           -0.035    37.226    
    SLICE_X27Y93         FDRE (Setup_fdre_C_D)        0.030    37.256    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         37.256    
                         arrival time                          -9.499    
  -------------------------------------------------------------------
                         slack                                 27.757    

Slack (MET) :             27.759ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.197ns  (logic 1.744ns (33.561%)  route 3.453ns (66.439%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.845ns = ( 36.845 - 33.000 ) 
    Source Clock Delay      (SCD):    4.302ns
    Clock Pessimism Removal (CPR):    0.416ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.586     2.586    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.081     2.667 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.635     4.302    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X30Y93         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y93         FDRE (Prop_fdre_C_Q)         0.348     4.650 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.269     5.919    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X36Y94         LUT4 (Prop_lut4_I2_O)        0.255     6.174 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_9/O
                         net (fo=2, routed)           0.811     6.984    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[23]
    SLICE_X35Y93         LUT6 (Prop_lut6_I1_O)        0.283     7.267 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7/O
                         net (fo=1, routed)           0.000     7.267    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7_n_0
    SLICE_X35Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     7.724 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.752     8.476    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X30Y93         LUT5 (Prop_lut5_I1_O)        0.126     8.602 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.622     9.224    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X27Y93         LUT3 (Prop_lut3_I1_O)        0.275     9.499 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1/O
                         net (fo=1, routed)           0.000     9.499    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1_n_0
    SLICE_X27Y93         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.247    35.247    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077    35.324 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.521    36.845    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X27Y93         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C
                         clock pessimism              0.416    37.261    
                         clock uncertainty           -0.035    37.226    
    SLICE_X27Y93         FDRE (Setup_fdre_C_D)        0.032    37.258    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         37.258    
                         arrival time                          -9.499    
  -------------------------------------------------------------------
                         slack                                 27.759    

Slack (MET) :             27.822ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.134ns  (logic 1.744ns (33.972%)  route 3.390ns (66.028%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.845ns = ( 36.845 - 33.000 ) 
    Source Clock Delay      (SCD):    4.302ns
    Clock Pessimism Removal (CPR):    0.416ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.586     2.586    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.081     2.667 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.635     4.302    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X30Y93         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y93         FDRE (Prop_fdre_C_Q)         0.348     4.650 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.269     5.919    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X36Y94         LUT4 (Prop_lut4_I2_O)        0.255     6.174 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_9/O
                         net (fo=2, routed)           0.811     6.984    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[23]
    SLICE_X35Y93         LUT6 (Prop_lut6_I1_O)        0.283     7.267 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7/O
                         net (fo=1, routed)           0.000     7.267    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7_n_0
    SLICE_X35Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     7.724 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.752     8.476    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X30Y93         LUT5 (Prop_lut5_I1_O)        0.126     8.602 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.559     9.161    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X27Y94         LUT3 (Prop_lut3_I1_O)        0.275     9.436 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     9.436    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1_n_0
    SLICE_X27Y94         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.247    35.247    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077    35.324 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.521    36.845    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X27Y94         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/C
                         clock pessimism              0.416    37.261    
                         clock uncertainty           -0.035    37.226    
    SLICE_X27Y94         FDRE (Setup_fdre_C_D)        0.032    37.258    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         37.258    
                         arrival time                          -9.436    
  -------------------------------------------------------------------
                         slack                                 27.822    

Slack (MET) :             27.845ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.150ns  (logic 1.744ns (33.864%)  route 3.406ns (66.136%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.844ns = ( 36.844 - 33.000 ) 
    Source Clock Delay      (SCD):    4.302ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.586     2.586    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.081     2.667 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.635     4.302    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X30Y93         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y93         FDRE (Prop_fdre_C_Q)         0.348     4.650 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.269     5.919    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X36Y94         LUT4 (Prop_lut4_I2_O)        0.255     6.174 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_9/O
                         net (fo=2, routed)           0.811     6.984    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[23]
    SLICE_X35Y93         LUT6 (Prop_lut6_I1_O)        0.283     7.267 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7/O
                         net (fo=1, routed)           0.000     7.267    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7_n_0
    SLICE_X35Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     7.724 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.752     8.476    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X30Y93         LUT5 (Prop_lut5_I1_O)        0.126     8.602 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.575     9.177    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X30Y93         LUT6 (Prop_lut6_I2_O)        0.275     9.452 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     9.452    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1_n_0
    SLICE_X30Y93         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.247    35.247    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077    35.324 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.520    36.844    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X30Y93         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/C
                         clock pessimism              0.458    37.302    
                         clock uncertainty           -0.035    37.267    
    SLICE_X30Y93         FDRE (Setup_fdre_C_D)        0.030    37.297    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         37.297    
                         arrival time                          -9.452    
  -------------------------------------------------------------------
                         slack                                 27.845    

Slack (MET) :             27.845ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.128ns  (logic 1.553ns (30.285%)  route 3.575ns (69.715%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.844ns = ( 36.844 - 33.000 ) 
    Source Clock Delay      (SCD):    4.302ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.586     2.586    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.081     2.667 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.635     4.302    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X30Y93         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y93         FDRE (Prop_fdre_C_Q)         0.348     4.650 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.269     5.919    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X36Y94         LUT4 (Prop_lut4_I2_O)        0.255     6.174 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_9/O
                         net (fo=2, routed)           0.811     6.984    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[23]
    SLICE_X35Y93         LUT6 (Prop_lut6_I1_O)        0.283     7.267 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7/O
                         net (fo=1, routed)           0.000     7.267    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7_n_0
    SLICE_X35Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     7.724 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.949     8.674    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X31Y93         LUT6 (Prop_lut6_I5_O)        0.105     8.779 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2/O
                         net (fo=1, routed)           0.546     9.325    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2_n_0
    SLICE_X31Y93         LUT6 (Prop_lut6_I5_O)        0.105     9.430 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     9.430    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1_n_0
    SLICE_X31Y93         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.247    35.247    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077    35.324 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.520    36.844    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X31Y93         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/C
                         clock pessimism              0.434    37.278    
                         clock uncertainty           -0.035    37.243    
    SLICE_X31Y93         FDRE (Setup_fdre_C_D)        0.032    37.275    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         37.275    
                         arrival time                          -9.430    
  -------------------------------------------------------------------
                         slack                                 27.845    

Slack (MET) :             27.891ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.065ns  (logic 1.744ns (34.435%)  route 3.321ns (65.565%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.845ns = ( 36.845 - 33.000 ) 
    Source Clock Delay      (SCD):    4.302ns
    Clock Pessimism Removal (CPR):    0.416ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.586     2.586    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.081     2.667 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.635     4.302    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X30Y93         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y93         FDRE (Prop_fdre_C_Q)         0.348     4.650 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.269     5.919    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X36Y94         LUT4 (Prop_lut4_I2_O)        0.255     6.174 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_9/O
                         net (fo=2, routed)           0.811     6.984    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[23]
    SLICE_X35Y93         LUT6 (Prop_lut6_I1_O)        0.283     7.267 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7/O
                         net (fo=1, routed)           0.000     7.267    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7_n_0
    SLICE_X35Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     7.724 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.752     8.476    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X30Y93         LUT5 (Prop_lut5_I1_O)        0.126     8.602 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.490     9.092    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X27Y94         LUT3 (Prop_lut3_I1_O)        0.275     9.367 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1/O
                         net (fo=1, routed)           0.000     9.367    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1_n_0
    SLICE_X27Y94         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.247    35.247    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077    35.324 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.521    36.845    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X27Y94         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
                         clock pessimism              0.416    37.261    
                         clock uncertainty           -0.035    37.226    
    SLICE_X27Y94         FDRE (Setup_fdre_C_D)        0.032    37.258    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         37.258    
                         arrival time                          -9.367    
  -------------------------------------------------------------------
                         slack                                 27.891    

Slack (MET) :             27.893ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.064ns  (logic 1.744ns (34.442%)  route 3.320ns (65.558%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.845ns = ( 36.845 - 33.000 ) 
    Source Clock Delay      (SCD):    4.302ns
    Clock Pessimism Removal (CPR):    0.416ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.586     2.586    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.081     2.667 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.635     4.302    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X30Y93         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y93         FDRE (Prop_fdre_C_Q)         0.348     4.650 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.269     5.919    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X36Y94         LUT4 (Prop_lut4_I2_O)        0.255     6.174 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_9/O
                         net (fo=2, routed)           0.811     6.984    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[23]
    SLICE_X35Y93         LUT6 (Prop_lut6_I1_O)        0.283     7.267 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7/O
                         net (fo=1, routed)           0.000     7.267    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7_n_0
    SLICE_X35Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     7.724 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.752     8.476    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X30Y93         LUT5 (Prop_lut5_I1_O)        0.126     8.602 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.489     9.091    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X27Y94         LUT3 (Prop_lut3_I1_O)        0.275     9.366 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     9.366    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1_n_0
    SLICE_X27Y94         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.247    35.247    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077    35.324 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.521    36.845    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X27Y94         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C
                         clock pessimism              0.416    37.261    
                         clock uncertainty           -0.035    37.226    
    SLICE_X27Y94         FDRE (Setup_fdre_C_D)        0.033    37.259    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         37.259    
                         arrival time                          -9.366    
  -------------------------------------------------------------------
                         slack                                 27.893    

Slack (MET) :             28.137ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.612ns  (logic 0.748ns (16.220%)  route 3.864ns (83.780%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.785ns = ( 36.785 - 33.000 ) 
    Source Clock Delay      (SCD):    4.311ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.586     2.586    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.081     2.667 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.644     4.311    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X20Y97         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y97         FDRE (Prop_fdre_C_Q)         0.433     4.744 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/Q
                         net (fo=25, routed)          1.926     6.670    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/p_0_in_0
    SLICE_X5Y100         LUT3 (Prop_lut3_I2_O)        0.105     6.775 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_2/O
                         net (fo=10, routed)          0.592     7.368    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X1Y101         LUT6 (Prop_lut6_I1_O)        0.105     7.473 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_i_i_5/O
                         net (fo=1, routed)           0.836     8.308    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_reg_0
    SLICE_X2Y100         LUT4 (Prop_lut4_I3_O)        0.105     8.413 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_1/O
                         net (fo=2, routed)           0.509     8.923    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg_0
    SLICE_X1Y101         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.247    35.247    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077    35.324 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.461    36.785    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X1Y101         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              0.349    37.134    
                         clock uncertainty           -0.035    37.098    
    SLICE_X1Y101         FDPE (Setup_fdpe_C_D)       -0.039    37.059    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         37.059    
                         arrival time                          -8.923    
  -------------------------------------------------------------------
                         slack                                 28.137    

Slack (MET) :             28.275ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.695ns  (logic 1.553ns (33.074%)  route 3.142ns (66.926%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.844ns = ( 36.844 - 33.000 ) 
    Source Clock Delay      (SCD):    4.302ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.586     2.586    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.081     2.667 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.635     4.302    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X30Y93         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y93         FDRE (Prop_fdre_C_Q)         0.348     4.650 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.269     5.919    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X36Y94         LUT4 (Prop_lut4_I2_O)        0.255     6.174 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_9/O
                         net (fo=2, routed)           0.811     6.984    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[23]
    SLICE_X35Y93         LUT6 (Prop_lut6_I1_O)        0.283     7.267 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7/O
                         net (fo=1, routed)           0.000     7.267    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7_n_0
    SLICE_X35Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     7.724 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.947     8.672    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X31Y93         LUT6 (Prop_lut6_I0_O)        0.105     8.777 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_2/O
                         net (fo=1, routed)           0.116     8.892    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_2_n_0
    SLICE_X31Y93         LUT6 (Prop_lut6_I0_O)        0.105     8.997 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     8.997    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1_n_0
    SLICE_X31Y93         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.247    35.247    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077    35.324 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.520    36.844    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X31Y93         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/C
                         clock pessimism              0.434    37.278    
                         clock uncertainty           -0.035    37.243    
    SLICE_X31Y93         FDRE (Setup_fdre_C_D)        0.030    37.273    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         37.273    
                         arrival time                          -8.997    
  -------------------------------------------------------------------
                         slack                                 28.275    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.164ns (45.759%)  route 0.194ns (54.241%))
  Logic Levels:           0  
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.511ns
    Source Clock Delay      (SCD):    2.119ns
    Clock Pessimism Removal (CPR):    0.191ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.402     1.402    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.428 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.691     2.119    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X20Y96         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y96         FDRE (Prop_fdre_C_Q)         0.164     2.283 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[1]/Q
                         net (fo=4, routed)           0.194     2.478    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ICN_CMD_EN_I
    SLICE_X20Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.585     1.585    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.614 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.897     2.511    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/m_bscan_tck[0]
    SLICE_X20Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp_reg/C
                         clock pessimism             -0.191     2.320    
    SLICE_X20Y100        FDRE (Hold_fdre_C_D)         0.059     2.379    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp_reg
  -------------------------------------------------------------------
                         required time                         -2.379    
                         arrival time                           2.478    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.352%)  route 0.118ns (45.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.514ns
    Source Clock Delay      (SCD):    2.056ns
    Clock Pessimism Removal (CPR):    0.445ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.402     1.402    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.428 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.628     2.056    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X11Y102        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y102        FDCE (Prop_fdce_C_Q)         0.141     2.197 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/Q
                         net (fo=2, routed)           0.118     2.315    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIB0
    SLICE_X10Y102        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.585     1.585    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.614 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.900     2.514    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X10Y102        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.445     2.069    
    SLICE_X10Y102        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     2.215    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -2.215    
                         arrival time                           2.315    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.171%)  route 0.119ns (45.829%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.513ns
    Source Clock Delay      (SCD):    2.055ns
    Clock Pessimism Removal (CPR):    0.445ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.402     1.402    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.428 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.627     2.055    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X11Y103        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y103        FDCE (Prop_fdce_C_Q)         0.141     2.196 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/Q
                         net (fo=2, routed)           0.119     2.315    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/DIB0
    SLICE_X10Y103        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.585     1.585    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.614 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.899     2.513    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X10Y103        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
                         clock pessimism             -0.445     2.068    
    SLICE_X10Y103        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     2.214    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB
  -------------------------------------------------------------------
                         required time                         -2.214    
                         arrival time                           2.315    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (53.963%)  route 0.120ns (46.037%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.513ns
    Source Clock Delay      (SCD):    2.055ns
    Clock Pessimism Removal (CPR):    0.445ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.402     1.402    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.428 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.627     2.055    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X11Y104        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y104        FDCE (Prop_fdce_C_Q)         0.141     2.196 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/Q
                         net (fo=2, routed)           0.120     2.316    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIA0
    SLICE_X10Y104        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.585     1.585    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.614 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.899     2.513    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X10Y104        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
                         clock pessimism             -0.445     2.068    
    SLICE_X10Y104        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     2.215    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -2.215    
                         arrival time                           2.316    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.186ns (78.333%)  route 0.051ns (21.667%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.503ns
    Source Clock Delay      (SCD):    2.045ns
    Clock Pessimism Removal (CPR):    0.445ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.402     1.402    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.428 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.617     2.045    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X37Y102        FDSE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y102        FDSE (Prop_fdse_C_Q)         0.141     2.186 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[8]/Q
                         net (fo=1, routed)           0.051     2.237    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid__0[8]
    SLICE_X36Y102        LUT2 (Prop_lut2_I1_O)        0.045     2.282 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[7]_i_1/O
                         net (fo=1, routed)           0.000     2.282    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[7]_i_1_n_0
    SLICE_X36Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.585     1.585    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.614 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.889     2.503    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X36Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[7]/C
                         clock pessimism             -0.445     2.058    
    SLICE_X36Y102        FDRE (Hold_fdre_C_D)         0.121     2.179    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.179    
                         arrival time                           2.282    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_din_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.141ns (73.267%)  route 0.051ns (26.733%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.583ns
    Source Clock Delay      (SCD):    2.121ns
    Clock Pessimism Removal (CPR):    0.448ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.402     1.402    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.428 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.693     2.121    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X17Y96         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_din_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y96         FDRE (Prop_fdre_C_Q)         0.141     2.262 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_din_temp_reg/Q
                         net (fo=1, routed)           0.051     2.314    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_din_temp
    SLICE_X16Y96         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.585     1.585    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.614 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.969     2.583    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X16Y96         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[27]/C
                         clock pessimism             -0.448     2.134    
    SLICE_X16Y96         FDRE (Hold_fdre_C_D)         0.076     2.210    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[27]
  -------------------------------------------------------------------
                         required time                         -2.210    
                         arrival time                           2.314    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.186ns (74.432%)  route 0.064ns (25.568%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.582ns
    Source Clock Delay      (SCD):    2.119ns
    Clock Pessimism Removal (CPR):    0.449ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.402     1.402    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.428 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.691     2.119    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X21Y94         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y94         FDRE (Prop_fdre_C_Q)         0.141     2.260 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[8]/Q
                         net (fo=2, routed)           0.064     2.324    dbg_hub/inst/BSCANID.u_xsdbm_id/bscanid[8]
    SLICE_X20Y94         LUT4 (Prop_lut4_I3_O)        0.045     2.369 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[7]_i_1/O
                         net (fo=1, routed)           0.000     2.369    dbg_hub/inst/BSCANID.u_xsdbm_id/p_2_in[7]
    SLICE_X20Y94         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.585     1.585    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.614 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.968     2.582    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X20Y94         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[7]/C
                         clock pessimism             -0.449     2.132    
    SLICE_X20Y94         FDRE (Hold_fdre_C_D)         0.121     2.253    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.253    
                         arrival time                           2.369    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.078%)  route 0.110ns (43.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.513ns
    Source Clock Delay      (SCD):    2.055ns
    Clock Pessimism Removal (CPR):    0.445ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.402     1.402    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.428 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.627     2.055    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X11Y104        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y104        FDCE (Prop_fdce_C_Q)         0.141     2.196 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/Q
                         net (fo=2, routed)           0.110     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIA1
    SLICE_X10Y104        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.585     1.585    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.614 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.899     2.513    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X10Y104        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
                         clock pessimism             -0.445     2.068    
    SLICE_X10Y104        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.120     2.188    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.188    
                         arrival time                           2.306    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.544ns
    Source Clock Delay      (SCD):    2.084ns
    Clock Pessimism Removal (CPR):    0.460ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.402     1.402    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.428 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.656     2.084    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X1Y100         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y100         FDCE (Prop_fdce_C_Q)         0.141     2.225 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/Q
                         net (fo=1, routed)           0.055     2.280    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[3]
    SLICE_X1Y100         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.585     1.585    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.614 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.930     2.544    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X1Y100         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.460     2.084    
    SLICE_X1Y100         FDCE (Hold_fdce_C_D)         0.075     2.159    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.159    
                         arrival time                           2.280    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.614ns
    Source Clock Delay      (SCD):    2.151ns
    Clock Pessimism Removal (CPR):    0.462ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.402     1.402    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.428 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.723     2.151    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X3Y95          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y95          FDPE (Prop_fdpe_C_Q)         0.141     2.292 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/Q
                         net (fo=1, routed)           0.055     2.347    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg1
    SLICE_X3Y95          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.585     1.585    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.614 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.000     2.614    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X3Y95          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism             -0.462     2.151    
    SLICE_X3Y95          FDPE (Hold_fdpe_C_D)         0.075     2.226    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         -2.226    
                         arrival time                           2.347    
  -------------------------------------------------------------------
                         slack                                  0.121    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            1.592         33.000      31.408     BUFGCTRL_X0Y6  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X21Y102  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_din_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X20Y100  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X21Y103  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X21Y103  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X23Y100  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_din_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X22Y100  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X22Y100  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_en_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X23Y101  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X23Y101  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[1]/C
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X10Y103  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X10Y103  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X10Y103  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X10Y103  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X10Y103  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X10Y103  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.130         16.500      15.370     SLICE_X10Y103  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.130         16.500      15.370     SLICE_X10Y103  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X10Y104  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X10Y104  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X10Y102  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X10Y102  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X10Y102  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X10Y102  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X10Y102  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X10Y102  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.130         16.500      15.370     SLICE_X10Y102  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.130         16.500      15.370     SLICE_X10Y102  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X10Y103  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X10Y103  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_elink_mopshub_board_v1_clk_wiz_s1_0
  To Clock:  clk_40_mopshub_board_v1_clk_wiz_s1_0

Setup :            0  Failing Endpoints,  Worst Slack       21.336ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.120ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             21.336ns  (required time - arrival time)
  Source:                 mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/dout_async_fifo_reg_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_elink_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_enc10b_out_rdy/send_count_reg_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v1_clk_wiz_s1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_mopshub_board_v1_clk_wiz_s1_0 rise@25.000ns - clk_elink_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        3.098ns  (logic 0.643ns (20.757%)  route 2.455ns (79.243%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.763ns = ( 23.237 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.346ns
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.858     0.858 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.923    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.273    -4.350 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.524    -2.826    mopshub_board_v1_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -2.745 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout5_buf/O
                         net (fo=535, routed)         1.399    -1.346    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/clk_elink
    SLICE_X60Y118        FDSE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/dout_async_fifo_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y118        FDSE (Prop_fdse_C_Q)         0.433    -0.913 r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/dout_async_fifo_reg_reg[9]/Q
                         net (fo=3, routed)           1.026     0.113    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/enc10b_out_dbg[9]
    SLICE_X60Y104        LUT6 (Prop_lut6_I5_O)        0.105     0.218 r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/send_count_reg[7]_i_3__1/O
                         net (fo=1, routed)           0.220     0.438    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/send_count_reg[7]_i_3__1_n_0
    SLICE_X60Y104        LUT6 (Prop_lut6_I5_O)        0.105     0.543 r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/send_count_reg[7]_i_1__3/O
                         net (fo=8, routed)           1.209     1.752    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_enc10b_out_rdy/E[0]
    SLICE_X71Y116        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_enc10b_out_rdy/send_count_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000    25.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.819    25.819 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    26.823    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    20.423 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452    21.876    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    21.953 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       1.284    23.237    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_enc10b_out_rdy/clk_40
    SLICE_X71Y116        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_enc10b_out_rdy/send_count_reg_reg[6]/C
                         clock pessimism              0.227    23.464    
                         clock uncertainty           -0.208    23.256    
    SLICE_X71Y116        FDRE (Setup_fdre_C_CE)      -0.168    23.088    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_enc10b_out_rdy/send_count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         23.088    
                         arrival time                          -1.752    
  -------------------------------------------------------------------
                         slack                                 21.336    

Slack (MET) :             21.336ns  (required time - arrival time)
  Source:                 mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/dout_async_fifo_reg_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_elink_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_enc10b_out_rdy/send_count_reg_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v1_clk_wiz_s1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_mopshub_board_v1_clk_wiz_s1_0 rise@25.000ns - clk_elink_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        3.098ns  (logic 0.643ns (20.757%)  route 2.455ns (79.243%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.763ns = ( 23.237 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.346ns
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.858     0.858 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.923    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.273    -4.350 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.524    -2.826    mopshub_board_v1_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -2.745 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout5_buf/O
                         net (fo=535, routed)         1.399    -1.346    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/clk_elink
    SLICE_X60Y118        FDSE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/dout_async_fifo_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y118        FDSE (Prop_fdse_C_Q)         0.433    -0.913 r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/dout_async_fifo_reg_reg[9]/Q
                         net (fo=3, routed)           1.026     0.113    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/enc10b_out_dbg[9]
    SLICE_X60Y104        LUT6 (Prop_lut6_I5_O)        0.105     0.218 r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/send_count_reg[7]_i_3__1/O
                         net (fo=1, routed)           0.220     0.438    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/send_count_reg[7]_i_3__1_n_0
    SLICE_X60Y104        LUT6 (Prop_lut6_I5_O)        0.105     0.543 r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/send_count_reg[7]_i_1__3/O
                         net (fo=8, routed)           1.209     1.752    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_enc10b_out_rdy/E[0]
    SLICE_X71Y116        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_enc10b_out_rdy/send_count_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000    25.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.819    25.819 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    26.823    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    20.423 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452    21.876    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    21.953 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       1.284    23.237    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_enc10b_out_rdy/clk_40
    SLICE_X71Y116        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_enc10b_out_rdy/send_count_reg_reg[7]/C
                         clock pessimism              0.227    23.464    
                         clock uncertainty           -0.208    23.256    
    SLICE_X71Y116        FDRE (Setup_fdre_C_CE)      -0.168    23.088    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_enc10b_out_rdy/send_count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         23.088    
                         arrival time                          -1.752    
  -------------------------------------------------------------------
                         slack                                 21.336    

Slack (MET) :             21.477ns  (required time - arrival time)
  Source:                 mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/dout_async_fifo_reg_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_elink_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_enc10b_out_rdy/send_count_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v1_clk_wiz_s1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_mopshub_board_v1_clk_wiz_s1_0 rise@25.000ns - clk_elink_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        2.989ns  (logic 0.643ns (21.513%)  route 2.346ns (78.487%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.763ns = ( 23.237 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.346ns
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.858     0.858 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.923    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.273    -4.350 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.524    -2.826    mopshub_board_v1_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -2.745 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout5_buf/O
                         net (fo=535, routed)         1.399    -1.346    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/clk_elink
    SLICE_X60Y118        FDSE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/dout_async_fifo_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y118        FDSE (Prop_fdse_C_Q)         0.433    -0.913 r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/dout_async_fifo_reg_reg[9]/Q
                         net (fo=3, routed)           1.026     0.113    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/enc10b_out_dbg[9]
    SLICE_X60Y104        LUT6 (Prop_lut6_I5_O)        0.105     0.218 r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/send_count_reg[7]_i_3__1/O
                         net (fo=1, routed)           0.220     0.438    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/send_count_reg[7]_i_3__1_n_0
    SLICE_X60Y104        LUT6 (Prop_lut6_I5_O)        0.105     0.543 r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/send_count_reg[7]_i_1__3/O
                         net (fo=8, routed)           1.100     1.643    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_enc10b_out_rdy/E[0]
    SLICE_X70Y115        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_enc10b_out_rdy/send_count_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000    25.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.819    25.819 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    26.823    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    20.423 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452    21.876    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    21.953 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       1.284    23.237    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_enc10b_out_rdy/clk_40
    SLICE_X70Y115        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_enc10b_out_rdy/send_count_reg_reg[1]/C
                         clock pessimism              0.227    23.464    
                         clock uncertainty           -0.208    23.256    
    SLICE_X70Y115        FDRE (Setup_fdre_C_CE)      -0.136    23.120    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_enc10b_out_rdy/send_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         23.120    
                         arrival time                          -1.643    
  -------------------------------------------------------------------
                         slack                                 21.477    

Slack (MET) :             21.477ns  (required time - arrival time)
  Source:                 mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/dout_async_fifo_reg_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_elink_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_enc10b_out_rdy/send_count_reg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v1_clk_wiz_s1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_mopshub_board_v1_clk_wiz_s1_0 rise@25.000ns - clk_elink_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        2.989ns  (logic 0.643ns (21.513%)  route 2.346ns (78.487%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.763ns = ( 23.237 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.346ns
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.858     0.858 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.923    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.273    -4.350 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.524    -2.826    mopshub_board_v1_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -2.745 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout5_buf/O
                         net (fo=535, routed)         1.399    -1.346    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/clk_elink
    SLICE_X60Y118        FDSE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/dout_async_fifo_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y118        FDSE (Prop_fdse_C_Q)         0.433    -0.913 r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/dout_async_fifo_reg_reg[9]/Q
                         net (fo=3, routed)           1.026     0.113    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/enc10b_out_dbg[9]
    SLICE_X60Y104        LUT6 (Prop_lut6_I5_O)        0.105     0.218 r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/send_count_reg[7]_i_3__1/O
                         net (fo=1, routed)           0.220     0.438    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/send_count_reg[7]_i_3__1_n_0
    SLICE_X60Y104        LUT6 (Prop_lut6_I5_O)        0.105     0.543 r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/send_count_reg[7]_i_1__3/O
                         net (fo=8, routed)           1.100     1.643    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_enc10b_out_rdy/E[0]
    SLICE_X70Y115        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_enc10b_out_rdy/send_count_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000    25.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.819    25.819 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    26.823    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    20.423 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452    21.876    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    21.953 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       1.284    23.237    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_enc10b_out_rdy/clk_40
    SLICE_X70Y115        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_enc10b_out_rdy/send_count_reg_reg[2]/C
                         clock pessimism              0.227    23.464    
                         clock uncertainty           -0.208    23.256    
    SLICE_X70Y115        FDRE (Setup_fdre_C_CE)      -0.136    23.120    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_enc10b_out_rdy/send_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         23.120    
                         arrival time                          -1.643    
  -------------------------------------------------------------------
                         slack                                 21.477    

Slack (MET) :             21.477ns  (required time - arrival time)
  Source:                 mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/dout_async_fifo_reg_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_elink_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_enc10b_out_rdy/send_count_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v1_clk_wiz_s1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_mopshub_board_v1_clk_wiz_s1_0 rise@25.000ns - clk_elink_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        2.989ns  (logic 0.643ns (21.513%)  route 2.346ns (78.487%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.763ns = ( 23.237 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.346ns
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.858     0.858 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.923    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.273    -4.350 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.524    -2.826    mopshub_board_v1_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -2.745 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout5_buf/O
                         net (fo=535, routed)         1.399    -1.346    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/clk_elink
    SLICE_X60Y118        FDSE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/dout_async_fifo_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y118        FDSE (Prop_fdse_C_Q)         0.433    -0.913 r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/dout_async_fifo_reg_reg[9]/Q
                         net (fo=3, routed)           1.026     0.113    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/enc10b_out_dbg[9]
    SLICE_X60Y104        LUT6 (Prop_lut6_I5_O)        0.105     0.218 r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/send_count_reg[7]_i_3__1/O
                         net (fo=1, routed)           0.220     0.438    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/send_count_reg[7]_i_3__1_n_0
    SLICE_X60Y104        LUT6 (Prop_lut6_I5_O)        0.105     0.543 r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/send_count_reg[7]_i_1__3/O
                         net (fo=8, routed)           1.100     1.643    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_enc10b_out_rdy/E[0]
    SLICE_X70Y115        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_enc10b_out_rdy/send_count_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000    25.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.819    25.819 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    26.823    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    20.423 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452    21.876    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    21.953 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       1.284    23.237    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_enc10b_out_rdy/clk_40
    SLICE_X70Y115        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_enc10b_out_rdy/send_count_reg_reg[3]/C
                         clock pessimism              0.227    23.464    
                         clock uncertainty           -0.208    23.256    
    SLICE_X70Y115        FDRE (Setup_fdre_C_CE)      -0.136    23.120    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_enc10b_out_rdy/send_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         23.120    
                         arrival time                          -1.643    
  -------------------------------------------------------------------
                         slack                                 21.477    

Slack (MET) :             21.477ns  (required time - arrival time)
  Source:                 mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/dout_async_fifo_reg_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_elink_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_enc10b_out_rdy/send_count_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v1_clk_wiz_s1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_mopshub_board_v1_clk_wiz_s1_0 rise@25.000ns - clk_elink_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        2.989ns  (logic 0.643ns (21.513%)  route 2.346ns (78.487%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.763ns = ( 23.237 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.346ns
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.858     0.858 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.923    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.273    -4.350 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.524    -2.826    mopshub_board_v1_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -2.745 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout5_buf/O
                         net (fo=535, routed)         1.399    -1.346    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/clk_elink
    SLICE_X60Y118        FDSE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/dout_async_fifo_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y118        FDSE (Prop_fdse_C_Q)         0.433    -0.913 r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/dout_async_fifo_reg_reg[9]/Q
                         net (fo=3, routed)           1.026     0.113    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/enc10b_out_dbg[9]
    SLICE_X60Y104        LUT6 (Prop_lut6_I5_O)        0.105     0.218 r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/send_count_reg[7]_i_3__1/O
                         net (fo=1, routed)           0.220     0.438    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/send_count_reg[7]_i_3__1_n_0
    SLICE_X60Y104        LUT6 (Prop_lut6_I5_O)        0.105     0.543 r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/send_count_reg[7]_i_1__3/O
                         net (fo=8, routed)           1.100     1.643    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_enc10b_out_rdy/E[0]
    SLICE_X70Y115        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_enc10b_out_rdy/send_count_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000    25.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.819    25.819 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    26.823    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    20.423 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452    21.876    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    21.953 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       1.284    23.237    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_enc10b_out_rdy/clk_40
    SLICE_X70Y115        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_enc10b_out_rdy/send_count_reg_reg[4]/C
                         clock pessimism              0.227    23.464    
                         clock uncertainty           -0.208    23.256    
    SLICE_X70Y115        FDRE (Setup_fdre_C_CE)      -0.136    23.120    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_enc10b_out_rdy/send_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         23.120    
                         arrival time                          -1.643    
  -------------------------------------------------------------------
                         slack                                 21.477    

Slack (MET) :             21.477ns  (required time - arrival time)
  Source:                 mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/dout_async_fifo_reg_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_elink_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_enc10b_out_rdy/send_count_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v1_clk_wiz_s1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_mopshub_board_v1_clk_wiz_s1_0 rise@25.000ns - clk_elink_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        2.989ns  (logic 0.643ns (21.513%)  route 2.346ns (78.487%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.763ns = ( 23.237 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.346ns
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.858     0.858 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.923    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.273    -4.350 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.524    -2.826    mopshub_board_v1_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -2.745 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout5_buf/O
                         net (fo=535, routed)         1.399    -1.346    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/clk_elink
    SLICE_X60Y118        FDSE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/dout_async_fifo_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y118        FDSE (Prop_fdse_C_Q)         0.433    -0.913 r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/dout_async_fifo_reg_reg[9]/Q
                         net (fo=3, routed)           1.026     0.113    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/enc10b_out_dbg[9]
    SLICE_X60Y104        LUT6 (Prop_lut6_I5_O)        0.105     0.218 r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/send_count_reg[7]_i_3__1/O
                         net (fo=1, routed)           0.220     0.438    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/send_count_reg[7]_i_3__1_n_0
    SLICE_X60Y104        LUT6 (Prop_lut6_I5_O)        0.105     0.543 r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/send_count_reg[7]_i_1__3/O
                         net (fo=8, routed)           1.100     1.643    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_enc10b_out_rdy/E[0]
    SLICE_X70Y115        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_enc10b_out_rdy/send_count_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000    25.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.819    25.819 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    26.823    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    20.423 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452    21.876    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    21.953 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       1.284    23.237    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_enc10b_out_rdy/clk_40
    SLICE_X70Y115        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_enc10b_out_rdy/send_count_reg_reg[5]/C
                         clock pessimism              0.227    23.464    
                         clock uncertainty           -0.208    23.256    
    SLICE_X70Y115        FDRE (Setup_fdre_C_CE)      -0.136    23.120    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_enc10b_out_rdy/send_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         23.120    
                         arrival time                          -1.643    
  -------------------------------------------------------------------
                         slack                                 21.477    

Slack (MET) :             21.568ns  (required time - arrival time)
  Source:                 mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/ISK_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_dec10b_in_rdy/send_count_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v1_clk_wiz_s1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_mopshub_board_v1_clk_wiz_s1_0 rise@25.000ns - clk_elink_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        2.894ns  (logic 0.589ns (20.354%)  route 2.305ns (79.646%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.764ns = ( 23.236 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.343ns
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.858     0.858 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.923    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.273    -4.350 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.524    -2.826    mopshub_board_v1_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -2.745 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout5_buf/O
                         net (fo=535, routed)         1.402    -1.343    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/clk_elink
    SLICE_X54Y116        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/ISK_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y116        FDRE (Prop_fdre_C_Q)         0.379    -0.964 f  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/ISK_r_reg[0]/Q
                         net (fo=2, routed)           0.818    -0.146    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/ISK_r_reg[0]_0
    SLICE_X56Y116        LUT6 (Prop_lut6_I4_O)        0.105    -0.041 r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/send_count_reg[7]_i_3__0/O
                         net (fo=1, routed)           0.361     0.319    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/send_count_reg[7]_i_3__0_n_0
    SLICE_X56Y116        LUT6 (Prop_lut6_I5_O)        0.105     0.424 r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/send_count_reg[7]_i_1__2/O
                         net (fo=8, routed)           1.126     1.551    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_dec10b_in_rdy/E[0]
    SLICE_X70Y117        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_dec10b_in_rdy/send_count_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000    25.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.819    25.819 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    26.823    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    20.423 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452    21.876    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    21.953 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       1.283    23.236    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_dec10b_in_rdy/clk_40
    SLICE_X70Y117        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_dec10b_in_rdy/send_count_reg_reg[1]/C
                         clock pessimism              0.227    23.463    
                         clock uncertainty           -0.208    23.255    
    SLICE_X70Y117        FDRE (Setup_fdre_C_CE)      -0.136    23.119    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_dec10b_in_rdy/send_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         23.119    
                         arrival time                          -1.551    
  -------------------------------------------------------------------
                         slack                                 21.568    

Slack (MET) :             21.568ns  (required time - arrival time)
  Source:                 mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/ISK_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_dec10b_in_rdy/send_count_reg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v1_clk_wiz_s1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_mopshub_board_v1_clk_wiz_s1_0 rise@25.000ns - clk_elink_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        2.894ns  (logic 0.589ns (20.354%)  route 2.305ns (79.646%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.764ns = ( 23.236 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.343ns
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.858     0.858 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.923    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.273    -4.350 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.524    -2.826    mopshub_board_v1_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -2.745 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout5_buf/O
                         net (fo=535, routed)         1.402    -1.343    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/clk_elink
    SLICE_X54Y116        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/ISK_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y116        FDRE (Prop_fdre_C_Q)         0.379    -0.964 f  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/ISK_r_reg[0]/Q
                         net (fo=2, routed)           0.818    -0.146    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/ISK_r_reg[0]_0
    SLICE_X56Y116        LUT6 (Prop_lut6_I4_O)        0.105    -0.041 r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/send_count_reg[7]_i_3__0/O
                         net (fo=1, routed)           0.361     0.319    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/send_count_reg[7]_i_3__0_n_0
    SLICE_X56Y116        LUT6 (Prop_lut6_I5_O)        0.105     0.424 r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/send_count_reg[7]_i_1__2/O
                         net (fo=8, routed)           1.126     1.551    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_dec10b_in_rdy/E[0]
    SLICE_X70Y117        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_dec10b_in_rdy/send_count_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000    25.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.819    25.819 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    26.823    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    20.423 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452    21.876    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    21.953 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       1.283    23.236    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_dec10b_in_rdy/clk_40
    SLICE_X70Y117        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_dec10b_in_rdy/send_count_reg_reg[2]/C
                         clock pessimism              0.227    23.463    
                         clock uncertainty           -0.208    23.255    
    SLICE_X70Y117        FDRE (Setup_fdre_C_CE)      -0.136    23.119    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_dec10b_in_rdy/send_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         23.119    
                         arrival time                          -1.551    
  -------------------------------------------------------------------
                         slack                                 21.568    

Slack (MET) :             21.568ns  (required time - arrival time)
  Source:                 mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/ISK_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_dec10b_in_rdy/send_count_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v1_clk_wiz_s1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_mopshub_board_v1_clk_wiz_s1_0 rise@25.000ns - clk_elink_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        2.894ns  (logic 0.589ns (20.354%)  route 2.305ns (79.646%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.764ns = ( 23.236 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.343ns
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.858     0.858 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.923    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.273    -4.350 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.524    -2.826    mopshub_board_v1_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -2.745 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout5_buf/O
                         net (fo=535, routed)         1.402    -1.343    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/clk_elink
    SLICE_X54Y116        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/ISK_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y116        FDRE (Prop_fdre_C_Q)         0.379    -0.964 f  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/ISK_r_reg[0]/Q
                         net (fo=2, routed)           0.818    -0.146    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/ISK_r_reg[0]_0
    SLICE_X56Y116        LUT6 (Prop_lut6_I4_O)        0.105    -0.041 r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/send_count_reg[7]_i_3__0/O
                         net (fo=1, routed)           0.361     0.319    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/send_count_reg[7]_i_3__0_n_0
    SLICE_X56Y116        LUT6 (Prop_lut6_I5_O)        0.105     0.424 r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/send_count_reg[7]_i_1__2/O
                         net (fo=8, routed)           1.126     1.551    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_dec10b_in_rdy/E[0]
    SLICE_X70Y117        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_dec10b_in_rdy/send_count_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000    25.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.819    25.819 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    26.823    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    20.423 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452    21.876    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    21.953 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       1.283    23.236    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_dec10b_in_rdy/clk_40
    SLICE_X70Y117        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_dec10b_in_rdy/send_count_reg_reg[3]/C
                         clock pessimism              0.227    23.463    
                         clock uncertainty           -0.208    23.255    
    SLICE_X70Y117        FDRE (Setup_fdre_C_CE)      -0.136    23.119    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_dec10b_in_rdy/send_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         23.119    
                         arrival time                          -1.551    
  -------------------------------------------------------------------
                         slack                                 21.568    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/wptr_full/wptr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_w2r/rq1_wptr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v1_clk_wiz_s1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns - clk_elink_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        0.706ns  (logic 0.141ns (19.966%)  route 0.565ns (80.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.998ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.722ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.540    -1.740 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.531    -1.209    mopshub_board_v1_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout5_buf/O
                         net (fo=535, routed)         0.586    -0.597    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/wptr_full/clk_elink
    SLICE_X43Y106        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/wptr_full/wptr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/wptr_full/wptr_reg[7]/Q
                         net (fo=1, routed)           0.565     0.109    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_w2r/Q[7]
    SLICE_X43Y107        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_w2r/rq1_wptr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.871    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.462 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.883    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.854 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       0.856    -0.998    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_w2r/clk_40
    SLICE_X43Y107        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_w2r/rq1_wptr_reg[7]/C
                         clock pessimism              0.722    -0.276    
                         clock uncertainty            0.208    -0.068    
    SLICE_X43Y107        FDRE (Hold_fdre_C_D)         0.057    -0.011    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_w2r/rq1_wptr_reg[7]
  -------------------------------------------------------------------
                         required time                          0.011    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/rptr_empty/rptr_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/sync_r2w/wq1_rptr_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v1_clk_wiz_s1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns - clk_elink_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        0.714ns  (logic 0.164ns (22.972%)  route 0.550ns (77.028%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.999ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.722ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.540    -1.740 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.531    -1.209    mopshub_board_v1_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout5_buf/O
                         net (fo=535, routed)         0.586    -0.597    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/rptr_empty/clk_elink
    SLICE_X56Y100        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/rptr_empty/rptr_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y100        FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/rptr_empty/rptr_reg[14]/Q
                         net (fo=1, routed)           0.550     0.117    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/sync_r2w/D[14]
    SLICE_X59Y100        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/sync_r2w/wq1_rptr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.871    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.462 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.883    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.854 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       0.855    -0.999    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/sync_r2w/clk_40
    SLICE_X59Y100        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/sync_r2w/wq1_rptr_reg[14]/C
                         clock pessimism              0.722    -0.277    
                         clock uncertainty            0.208    -0.069    
    SLICE_X59Y100        FDRE (Hold_fdre_C_D)         0.057    -0.012    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/sync_r2w/wq1_rptr_reg[14]
  -------------------------------------------------------------------
                         required time                          0.012    
                         arrival time                           0.117    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/wptr_full/wptr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_w2r/rq1_wptr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v1_clk_wiz_s1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns - clk_elink_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        0.698ns  (logic 0.148ns (21.210%)  route 0.550ns (78.790%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.997ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.722ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.540    -1.740 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.531    -1.209    mopshub_board_v1_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout5_buf/O
                         net (fo=535, routed)         0.586    -0.597    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/wptr_full/clk_elink
    SLICE_X46Y106        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/wptr_full/wptr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y106        FDRE (Prop_fdre_C_Q)         0.148    -0.449 r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/wptr_full/wptr_reg[9]/Q
                         net (fo=1, routed)           0.550     0.101    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_w2r/Q[9]
    SLICE_X42Y106        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_w2r/rq1_wptr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.871    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.462 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.883    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.854 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       0.857    -0.997    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_w2r/clk_40
    SLICE_X42Y106        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_w2r/rq1_wptr_reg[9]/C
                         clock pessimism              0.722    -0.275    
                         clock uncertainty            0.208    -0.067    
    SLICE_X42Y106        FDRE (Hold_fdre_C_D)         0.034    -0.033    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_w2r/rq1_wptr_reg[9]
  -------------------------------------------------------------------
                         required time                          0.033    
                         arrival time                           0.101    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/wptr_full/wptr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_w2r/rq1_wptr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v1_clk_wiz_s1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns - clk_elink_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        0.757ns  (logic 0.141ns (18.620%)  route 0.616ns (81.380%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.997ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.722ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.540    -1.740 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.531    -1.209    mopshub_board_v1_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout5_buf/O
                         net (fo=535, routed)         0.586    -0.597    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/wptr_full/clk_elink
    SLICE_X43Y106        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/wptr_full/wptr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/wptr_full/wptr_reg[4]/Q
                         net (fo=1, routed)           0.616     0.160    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_w2r/Q[4]
    SLICE_X42Y106        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_w2r/rq1_wptr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.871    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.462 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.883    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.854 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       0.857    -0.997    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_w2r/clk_40
    SLICE_X42Y106        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_w2r/rq1_wptr_reg[4]/C
                         clock pessimism              0.722    -0.275    
                         clock uncertainty            0.208    -0.067    
    SLICE_X42Y106        FDRE (Hold_fdre_C_D)         0.088     0.021    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_w2r/rq1_wptr_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.021    
                         arrival time                           0.160    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/rptr_empty/rptr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/sync_r2w/wq1_rptr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v1_clk_wiz_s1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns - clk_elink_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        0.732ns  (logic 0.164ns (22.393%)  route 0.568ns (77.607%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.929ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.722ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.540    -1.740 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.531    -1.209    mopshub_board_v1_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout5_buf/O
                         net (fo=535, routed)         0.650    -0.533    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/rptr_empty/clk_elink
    SLICE_X60Y99         FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/rptr_empty/rptr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.369 r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/rptr_empty/rptr_reg[4]/Q
                         net (fo=1, routed)           0.568     0.200    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/sync_r2w/D[4]
    SLICE_X59Y99         FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/sync_r2w/wq1_rptr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.871    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.462 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.883    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.854 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       0.925    -0.929    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/sync_r2w/clk_40
    SLICE_X59Y99         FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/sync_r2w/wq1_rptr_reg[4]/C
                         clock pessimism              0.722    -0.207    
                         clock uncertainty            0.208     0.001    
    SLICE_X59Y99         FDRE (Hold_fdre_C_D)         0.059     0.060    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/sync_r2w/wq1_rptr_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.060    
                         arrival time                           0.200    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/rptr_empty/rptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/sync_r2w/wq1_rptr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v1_clk_wiz_s1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns - clk_elink_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        0.741ns  (logic 0.164ns (22.146%)  route 0.577ns (77.854%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.929ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.722ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.540    -1.740 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.531    -1.209    mopshub_board_v1_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout5_buf/O
                         net (fo=535, routed)         0.652    -0.531    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/rptr_empty/clk_elink
    SLICE_X56Y97         FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/rptr_empty/rptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y97         FDRE (Prop_fdre_C_Q)         0.164    -0.367 r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/rptr_empty/rptr_reg[1]/Q
                         net (fo=1, routed)           0.577     0.210    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/sync_r2w/D[1]
    SLICE_X60Y97         FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/sync_r2w/wq1_rptr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.871    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.462 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.883    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.854 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       0.925    -0.929    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/sync_r2w/clk_40
    SLICE_X60Y97         FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/sync_r2w/wq1_rptr_reg[1]/C
                         clock pessimism              0.722    -0.207    
                         clock uncertainty            0.208     0.001    
    SLICE_X60Y97         FDRE (Hold_fdre_C_D)         0.059     0.060    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/sync_r2w/wq1_rptr_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.060    
                         arrival time                           0.210    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/wptr_full/wptr_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_w2r/rq1_wptr_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v1_clk_wiz_s1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns - clk_elink_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.141ns (18.803%)  route 0.609ns (81.197%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.998ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.722ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.540    -1.740 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.531    -1.209    mopshub_board_v1_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout5_buf/O
                         net (fo=535, routed)         0.586    -0.597    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/wptr_full/clk_elink
    SLICE_X47Y106        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/wptr_full/wptr_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/wptr_full/wptr_reg[14]/Q
                         net (fo=1, routed)           0.609     0.153    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_w2r/Q[14]
    SLICE_X51Y106        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_w2r/rq1_wptr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.871    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.462 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.883    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.854 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       0.856    -0.998    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_w2r/clk_40
    SLICE_X51Y106        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_w2r/rq1_wptr_reg[14]/C
                         clock pessimism              0.722    -0.276    
                         clock uncertainty            0.208    -0.068    
    SLICE_X51Y106        FDRE (Hold_fdre_C_D)         0.070     0.002    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_w2r/rq1_wptr_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.002    
                         arrival time                           0.153    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/rptr_empty/rptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/sync_r2w/wq1_rptr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v1_clk_wiz_s1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns - clk_elink_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        0.736ns  (logic 0.164ns (22.298%)  route 0.572ns (77.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.929ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.722ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.540    -1.740 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.531    -1.209    mopshub_board_v1_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout5_buf/O
                         net (fo=535, routed)         0.652    -0.531    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/rptr_empty/clk_elink
    SLICE_X56Y98         FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/rptr_empty/rptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y98         FDRE (Prop_fdre_C_Q)         0.164    -0.367 r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/rptr_empty/rptr_reg[2]/Q
                         net (fo=1, routed)           0.572     0.205    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/sync_r2w/D[2]
    SLICE_X60Y97         FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/sync_r2w/wq1_rptr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.871    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.462 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.883    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.854 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       0.925    -0.929    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/sync_r2w/clk_40
    SLICE_X60Y97         FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/sync_r2w/wq1_rptr_reg[2]/C
                         clock pessimism              0.722    -0.207    
                         clock uncertainty            0.208     0.001    
    SLICE_X60Y97         FDRE (Hold_fdre_C_D)         0.052     0.053    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/sync_r2w/wq1_rptr_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.053    
                         arrival time                           0.205    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/wptr_full/wptr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_w2r/rq1_wptr_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v1_clk_wiz_s1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns - clk_elink_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        0.741ns  (logic 0.141ns (19.016%)  route 0.600ns (80.984%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.999ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.722ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.540    -1.740 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.531    -1.209    mopshub_board_v1_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout5_buf/O
                         net (fo=535, routed)         0.585    -0.598    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/wptr_full/clk_elink
    SLICE_X47Y108        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/wptr_full/wptr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y108        FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/wptr_full/wptr_reg[15]/Q
                         net (fo=1, routed)           0.600     0.143    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_w2r/Q[15]
    SLICE_X48Y108        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_w2r/rq1_wptr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.871    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.462 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.883    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.854 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       0.855    -0.999    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_w2r/clk_40
    SLICE_X48Y108        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_w2r/rq1_wptr_reg[15]/C
                         clock pessimism              0.722    -0.277    
                         clock uncertainty            0.208    -0.069    
    SLICE_X48Y108        FDRE (Hold_fdre_C_D)         0.059    -0.010    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_w2r/rq1_wptr_reg[15]
  -------------------------------------------------------------------
                         required time                          0.010    
                         arrival time                           0.143    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/wptr_full/wptr_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_w2r/rq1_wptr_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v1_clk_wiz_s1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns - clk_elink_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        0.712ns  (logic 0.128ns (17.972%)  route 0.584ns (82.028%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.999ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.722ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.540    -1.740 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.531    -1.209    mopshub_board_v1_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout5_buf/O
                         net (fo=535, routed)         0.585    -0.598    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/wptr_full/clk_elink
    SLICE_X47Y108        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/wptr_full/wptr_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y108        FDRE (Prop_fdre_C_Q)         0.128    -0.470 r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/wptr_full/wptr_reg[16]/Q
                         net (fo=1, routed)           0.584     0.114    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_w2r/Q[16]
    SLICE_X46Y108        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_w2r/rq1_wptr_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.871    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.462 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.883    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.854 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       0.855    -0.999    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_w2r/clk_40
    SLICE_X46Y108        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_w2r/rq1_wptr_reg[16]/C
                         clock pessimism              0.722    -0.277    
                         clock uncertainty            0.208    -0.069    
    SLICE_X46Y108        FDRE (Hold_fdre_C_D)         0.023    -0.046    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_w2r/rq1_wptr_reg[16]
  -------------------------------------------------------------------
                         required time                          0.046    
                         arrival time                           0.114    
  -------------------------------------------------------------------
                         slack                                  0.160    





---------------------------------------------------------------------------------------------------
From Clock:  clk_uart_mopshub_board_v1_clk_wiz_s1_0
  To Clock:  clk_40_mopshub_board_v1_clk_wiz_s1_0

Setup :           41  Failing Endpoints,  Worst Slack       -1.717ns,  Total Violation      -49.371ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.717ns  (required time - arrival time)
  Source:                 mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_transmitter0/r_Tx_Done_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@43.359ns period=86.719ns})
  Destination:            mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/dbg_uart_sm0/FSM_onehot_current_state_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v1_clk_wiz_s1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.781ns  (clk_40_mopshub_board_v1_clk_wiz_s1_0 rise@1475.000ns - clk_uart_mopshub_board_v1_clk_wiz_s1_0 rise@1474.219ns)
  Data Path Delay:        2.048ns  (logic 0.588ns (28.708%)  route 1.460ns (71.292%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.781ns = ( 1473.219 - 1475.000 ) 
    Source Clock Delay      (SCD):    -1.372ns = ( 1472.847 - 1474.219 ) 
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                   1474.219  1474.219 r  
    R4                                                0.000  1474.219 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000  1474.219    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.858  1475.077 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065  1476.142    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.273  1469.869 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.524  1471.393    mopshub_board_v1_i/clk_wiz_s1/inst/clk_uart_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081  1471.474 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout6_buf/O
                         net (fo=187, routed)         1.373  1472.847    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_transmitter0/clk_uart
    SLICE_X78Y129        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_transmitter0/r_Tx_Done_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y129        FDRE (Prop_fdre_C_Q)         0.348  1473.195 f  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_transmitter0/r_Tx_Done_reg_replica/Q
                         net (fo=3, routed)           0.964  1474.159    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/dbg_uart_sm0/w_tx_done_repN_alias
    SLICE_X79Y129        LUT3 (Prop_lut3_I0_O)        0.240  1474.399 r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/dbg_uart_sm0/FSM_onehot_current_state[5]_i_1/O
                         net (fo=1, routed)           0.496  1474.895    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/dbg_uart_sm0/FSM_onehot_current_state[5]_i_1_n_0
    SLICE_X79Y129        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/dbg_uart_sm0/FSM_onehot_current_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                   1475.000  1475.000 r  
    R4                                                0.000  1475.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000  1475.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.819  1475.819 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004  1476.823    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399  1470.423 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452  1471.876    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077  1471.953 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       1.266  1473.219    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/dbg_uart_sm0/clk_40
    SLICE_X79Y129        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/dbg_uart_sm0/FSM_onehot_current_state_reg[5]/C
                         clock pessimism              0.227  1473.446    
                         clock uncertainty           -0.229  1473.217    
    SLICE_X79Y129        FDRE (Setup_fdre_C_D)       -0.039  1473.178    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/dbg_uart_sm0/FSM_onehot_current_state_reg[5]
  -------------------------------------------------------------------
                         required time                       1473.178    
                         arrival time                       -1474.895    
  -------------------------------------------------------------------
                         slack                                 -1.717    

Slack (VIOLATED) :        -1.334ns  (required time - arrival time)
  Source:                 mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rempty_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@43.359ns period=86.719ns})
  Destination:            mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/dbg_uart_sm0/csm_timer_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v1_clk_wiz_s1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.781ns  (clk_40_mopshub_board_v1_clk_wiz_s1_0 rise@1475.000ns - clk_uart_mopshub_board_v1_clk_wiz_s1_0 rise@1474.219ns)
  Data Path Delay:        1.732ns  (logic 0.589ns (34.004%)  route 1.143ns (65.996%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.781ns = ( 1473.219 - 1475.000 ) 
    Source Clock Delay      (SCD):    -1.368ns = ( 1472.851 - 1474.219 ) 
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                   1474.219  1474.219 r  
    R4                                                0.000  1474.219 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000  1474.219    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.858  1475.077 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065  1476.142    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.273  1469.869 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.524  1471.393    mopshub_board_v1_i/clk_wiz_s1/inst/clk_uart_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081  1471.474 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout6_buf/O
                         net (fo=187, routed)         1.377  1472.851    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/clk_uart
    SLICE_X85Y118        FDSE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rempty_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y118        FDSE (Prop_fdse_C_Q)         0.379  1473.230 r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rempty_reg/Q
                         net (fo=9, routed)           0.510  1473.740    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/dbg_uart_sm0/tx_fifo_empty
    SLICE_X85Y119        LUT2 (Prop_lut2_I1_O)        0.105  1473.845 f  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/dbg_uart_sm0/csm_timer[3]_i_2__1/O
                         net (fo=1, routed)           0.633  1474.478    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/dbg_uart_sm0/csm_to_ST_wait
    SLICE_X86Y121        LUT6 (Prop_lut6_I5_O)        0.105  1474.583 r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/dbg_uart_sm0/csm_timer[3]_i_1__9/O
                         net (fo=1, routed)           0.000  1474.583    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/dbg_uart_sm0/csm_timer[3]_i_1__9_n_0
    SLICE_X86Y121        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/dbg_uart_sm0/csm_timer_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                   1475.000  1475.000 r  
    R4                                                0.000  1475.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000  1475.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.819  1475.819 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004  1476.823    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399  1470.423 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452  1471.876    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077  1471.953 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       1.266  1473.219    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/dbg_uart_sm0/clk_40
    SLICE_X86Y121        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/dbg_uart_sm0/csm_timer_reg[3]/C
                         clock pessimism              0.227  1473.446    
                         clock uncertainty           -0.229  1473.217    
    SLICE_X86Y121        FDRE (Setup_fdre_C_D)        0.032  1473.249    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/dbg_uart_sm0/csm_timer_reg[3]
  -------------------------------------------------------------------
                         required time                       1473.249    
                         arrival time                       -1474.583    
  -------------------------------------------------------------------
                         slack                                 -1.334    

Slack (VIOLATED) :        -1.266ns  (required time - arrival time)
  Source:                 mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rptr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@43.359ns period=86.719ns})
  Destination:            mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_r2w/wq1_rptr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v1_clk_wiz_s1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.781ns  (clk_40_mopshub_board_v1_clk_wiz_s1_0 rise@1475.000ns - clk_uart_mopshub_board_v1_clk_wiz_s1_0 rise@1474.219ns)
  Data Path Delay:        1.458ns  (logic 0.348ns (23.871%)  route 1.110ns (76.129%))
  Logic Levels:           0  
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.768ns = ( 1473.232 - 1475.000 ) 
    Source Clock Delay      (SCD):    -1.355ns = ( 1472.864 - 1474.219 ) 
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                   1474.219  1474.219 r  
    R4                                                0.000  1474.219 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000  1474.219    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.858  1475.077 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065  1476.142    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.273  1469.869 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.524  1471.393    mopshub_board_v1_i/clk_wiz_s1/inst/clk_uart_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081  1471.474 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout6_buf/O
                         net (fo=187, routed)         1.390  1472.864    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/clk_uart
    SLICE_X77Y113        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rptr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y113        FDRE (Prop_fdre_C_Q)         0.348  1473.212 r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rptr_reg[11]/Q
                         net (fo=1, routed)           1.110  1474.322    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_r2w/D[11]
    SLICE_X77Y114        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_r2w/wq1_rptr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                   1475.000  1475.000 r  
    R4                                                0.000  1475.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000  1475.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.819  1475.819 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004  1476.823    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399  1470.423 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452  1471.876    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077  1471.953 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       1.279  1473.232    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_r2w/clk_40
    SLICE_X77Y114        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_r2w/wq1_rptr_reg[11]/C
                         clock pessimism              0.227  1473.459    
                         clock uncertainty           -0.229  1473.230    
    SLICE_X77Y114        FDRE (Setup_fdre_C_D)       -0.174  1473.056    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_r2w/wq1_rptr_reg[11]
  -------------------------------------------------------------------
                         required time                       1473.056    
                         arrival time                       -1474.322    
  -------------------------------------------------------------------
                         slack                                 -1.266    

Slack (VIOLATED) :        -1.265ns  (required time - arrival time)
  Source:                 mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wptr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@43.359ns period=86.719ns})
  Destination:            mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_w2r/rq1_wptr_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v1_clk_wiz_s1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.781ns  (clk_40_mopshub_board_v1_clk_wiz_s1_0 rise@1475.000ns - clk_uart_mopshub_board_v1_clk_wiz_s1_0 rise@1474.219ns)
  Data Path Delay:        1.563ns  (logic 0.433ns (27.699%)  route 1.130ns (72.301%))
  Logic Levels:           0  
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.769ns = ( 1473.230 - 1475.000 ) 
    Source Clock Delay      (SCD):    -1.358ns = ( 1472.861 - 1474.219 ) 
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                   1474.219  1474.219 r  
    R4                                                0.000  1474.219 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000  1474.219    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.858  1475.077 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065  1476.142    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.273  1469.869 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.524  1471.393    mopshub_board_v1_i/clk_wiz_s1/inst/clk_uart_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081  1471.474 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout6_buf/O
                         net (fo=187, routed)         1.387  1472.861    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/clk_uart
    SLICE_X76Y115        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wptr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y115        FDRE (Prop_fdre_C_Q)         0.433  1473.294 r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wptr_reg[15]/Q
                         net (fo=1, routed)           1.130  1474.424    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_w2r/rq1_wptr_reg[15]_0[15]
    SLICE_X77Y115        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_w2r/rq1_wptr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                   1475.000  1475.000 r  
    R4                                                0.000  1475.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000  1475.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.819  1475.819 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004  1476.823    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399  1470.423 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452  1471.876    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077  1471.953 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       1.278  1473.231    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_w2r/clk_40
    SLICE_X77Y115        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_w2r/rq1_wptr_reg[15]/C
                         clock pessimism              0.227  1473.458    
                         clock uncertainty           -0.229  1473.229    
    SLICE_X77Y115        FDRE (Setup_fdre_C_D)       -0.070  1473.159    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_w2r/rq1_wptr_reg[15]
  -------------------------------------------------------------------
                         required time                       1473.159    
                         arrival time                       -1474.424    
  -------------------------------------------------------------------
                         slack                                 -1.265    

Slack (VIOLATED) :        -1.249ns  (required time - arrival time)
  Source:                 mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@43.359ns period=86.719ns})
  Destination:            mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_r2w/wq1_rptr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v1_clk_wiz_s1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.781ns  (clk_40_mopshub_board_v1_clk_wiz_s1_0 rise@1475.000ns - clk_uart_mopshub_board_v1_clk_wiz_s1_0 rise@1474.219ns)
  Data Path Delay:        1.441ns  (logic 0.348ns (24.144%)  route 1.093ns (75.856%))
  Logic Levels:           0  
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.766ns = ( 1473.234 - 1475.000 ) 
    Source Clock Delay      (SCD):    -1.358ns = ( 1472.861 - 1474.219 ) 
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                   1474.219  1474.219 r  
    R4                                                0.000  1474.219 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000  1474.219    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.858  1475.077 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065  1476.142    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.273  1469.869 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.524  1471.393    mopshub_board_v1_i/clk_wiz_s1/inst/clk_uart_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081  1471.474 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout6_buf/O
                         net (fo=187, routed)         1.387  1472.861    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/clk_uart
    SLICE_X75Y117        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y117        FDRE (Prop_fdre_C_Q)         0.348  1473.209 r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rptr_reg[0]/Q
                         net (fo=1, routed)           1.093  1474.302    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_r2w/D[0]
    SLICE_X75Y116        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_r2w/wq1_rptr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                   1475.000  1475.000 r  
    R4                                                0.000  1475.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000  1475.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.819  1475.819 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004  1476.823    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399  1470.423 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452  1471.876    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077  1471.953 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       1.281  1473.234    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_r2w/clk_40
    SLICE_X75Y116        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_r2w/wq1_rptr_reg[0]/C
                         clock pessimism              0.227  1473.461    
                         clock uncertainty           -0.229  1473.232    
    SLICE_X75Y116        FDRE (Setup_fdre_C_D)       -0.179  1473.053    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_r2w/wq1_rptr_reg[0]
  -------------------------------------------------------------------
                         required time                       1473.053    
                         arrival time                       -1474.302    
  -------------------------------------------------------------------
                         slack                                 -1.249    

Slack (VIOLATED) :        -1.238ns  (required time - arrival time)
  Source:                 mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@43.359ns period=86.719ns})
  Destination:            mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_w2r/rq1_wptr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v1_clk_wiz_s1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.781ns  (clk_40_mopshub_board_v1_clk_wiz_s1_0 rise@1475.000ns - clk_uart_mopshub_board_v1_clk_wiz_s1_0 rise@1474.219ns)
  Data Path Delay:        1.428ns  (logic 0.348ns (24.372%)  route 1.080ns (75.628%))
  Logic Levels:           0  
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.766ns = ( 1473.234 - 1475.000 ) 
    Source Clock Delay      (SCD):    -1.358ns = ( 1472.861 - 1474.219 ) 
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                   1474.219  1474.219 r  
    R4                                                0.000  1474.219 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000  1474.219    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.858  1475.077 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065  1476.142    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.273  1469.869 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.524  1471.393    mopshub_board_v1_i/clk_wiz_s1/inst/clk_uart_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081  1471.474 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout6_buf/O
                         net (fo=187, routed)         1.387  1472.861    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/clk_uart
    SLICE_X75Y117        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y117        FDRE (Prop_fdre_C_Q)         0.348  1473.209 r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wptr_reg[3]/Q
                         net (fo=1, routed)           1.080  1474.289    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_w2r/rq1_wptr_reg[15]_0[3]
    SLICE_X75Y116        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_w2r/rq1_wptr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                   1475.000  1475.000 r  
    R4                                                0.000  1475.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000  1475.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.819  1475.819 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004  1476.823    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399  1470.423 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452  1471.876    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077  1471.953 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       1.281  1473.234    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_w2r/clk_40
    SLICE_X75Y116        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_w2r/rq1_wptr_reg[3]/C
                         clock pessimism              0.227  1473.461    
                         clock uncertainty           -0.229  1473.232    
    SLICE_X75Y116        FDRE (Setup_fdre_C_D)       -0.181  1473.051    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_w2r/rq1_wptr_reg[3]
  -------------------------------------------------------------------
                         required time                       1473.051    
                         arrival time                       -1474.289    
  -------------------------------------------------------------------
                         slack                                 -1.238    

Slack (VIOLATED) :        -1.236ns  (required time - arrival time)
  Source:                 mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rptr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@43.359ns period=86.719ns})
  Destination:            mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_r2w/wq1_rptr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v1_clk_wiz_s1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.781ns  (clk_40_mopshub_board_v1_clk_wiz_s1_0 rise@1475.000ns - clk_uart_mopshub_board_v1_clk_wiz_s1_0 rise@1474.219ns)
  Data Path Delay:        1.454ns  (logic 0.398ns (27.373%)  route 1.056ns (72.627%))
  Logic Levels:           0  
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.769ns = ( 1473.230 - 1475.000 ) 
    Source Clock Delay      (SCD):    -1.362ns = ( 1472.857 - 1474.219 ) 
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                   1474.219  1474.219 r  
    R4                                                0.000  1474.219 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000  1474.219    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.858  1475.077 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065  1476.142    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.273  1469.869 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.524  1471.393    mopshub_board_v1_i/clk_wiz_s1/inst/clk_uart_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081  1471.474 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout6_buf/O
                         net (fo=187, routed)         1.383  1472.857    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/clk_uart
    SLICE_X76Y119        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rptr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y119        FDRE (Prop_fdre_C_Q)         0.398  1473.255 r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rptr_reg[8]/Q
                         net (fo=1, routed)           1.056  1474.311    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_r2w/D[8]
    SLICE_X75Y119        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_r2w/wq1_rptr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                   1475.000  1475.000 r  
    R4                                                0.000  1475.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000  1475.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.819  1475.819 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004  1476.823    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399  1470.423 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452  1471.876    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077  1471.953 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       1.278  1473.231    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_r2w/clk_40
    SLICE_X75Y119        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_r2w/wq1_rptr_reg[8]/C
                         clock pessimism              0.227  1473.458    
                         clock uncertainty           -0.229  1473.229    
    SLICE_X75Y119        FDRE (Setup_fdre_C_D)       -0.154  1473.075    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_r2w/wq1_rptr_reg[8]
  -------------------------------------------------------------------
                         required time                       1473.075    
                         arrival time                       -1474.311    
  -------------------------------------------------------------------
                         slack                                 -1.236    

Slack (VIOLATED) :        -1.232ns  (required time - arrival time)
  Source:                 mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rptr_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@43.359ns period=86.719ns})
  Destination:            mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_r2w/wq1_rptr_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v1_clk_wiz_s1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.781ns  (clk_40_mopshub_board_v1_clk_wiz_s1_0 rise@1475.000ns - clk_uart_mopshub_board_v1_clk_wiz_s1_0 rise@1474.219ns)
  Data Path Delay:        1.432ns  (logic 0.348ns (24.305%)  route 1.084ns (75.695%))
  Logic Levels:           0  
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.775ns = ( 1473.224 - 1475.000 ) 
    Source Clock Delay      (SCD):    -1.364ns = ( 1472.855 - 1474.219 ) 
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                   1474.219  1474.219 r  
    R4                                                0.000  1474.219 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000  1474.219    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.858  1475.077 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065  1476.142    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.273  1469.869 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.524  1471.393    mopshub_board_v1_i/clk_wiz_s1/inst/clk_uart_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081  1471.474 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout6_buf/O
                         net (fo=187, routed)         1.381  1472.855    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/clk_uart
    SLICE_X79Y113        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rptr_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y113        FDRE (Prop_fdre_C_Q)         0.348  1473.203 r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rptr_reg[14]/Q
                         net (fo=1, routed)           1.084  1474.287    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_r2w/D[14]
    SLICE_X81Y113        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_r2w/wq1_rptr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                   1475.000  1475.000 r  
    R4                                                0.000  1475.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000  1475.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.819  1475.819 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004  1476.823    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399  1470.423 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452  1471.876    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077  1471.953 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       1.272  1473.225    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_r2w/clk_40
    SLICE_X81Y113        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_r2w/wq1_rptr_reg[14]/C
                         clock pessimism              0.227  1473.452    
                         clock uncertainty           -0.229  1473.223    
    SLICE_X81Y113        FDRE (Setup_fdre_C_D)       -0.169  1473.054    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_r2w/wq1_rptr_reg[14]
  -------------------------------------------------------------------
                         required time                       1473.054    
                         arrival time                       -1474.286    
  -------------------------------------------------------------------
                         slack                                 -1.232    

Slack (VIOLATED) :        -1.231ns  (required time - arrival time)
  Source:                 mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@43.359ns period=86.719ns})
  Destination:            mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_r2w/wq1_rptr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v1_clk_wiz_s1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.781ns  (clk_40_mopshub_board_v1_clk_wiz_s1_0 rise@1475.000ns - clk_uart_mopshub_board_v1_clk_wiz_s1_0 rise@1474.219ns)
  Data Path Delay:        1.441ns  (logic 0.348ns (24.153%)  route 1.093ns (75.847%))
  Logic Levels:           0  
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.772ns = ( 1473.228 - 1475.000 ) 
    Source Clock Delay      (SCD):    -1.366ns = ( 1472.853 - 1474.219 ) 
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                   1474.219  1474.219 r  
    R4                                                0.000  1474.219 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000  1474.219    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.858  1475.077 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065  1476.142    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.273  1469.869 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.524  1471.393    mopshub_board_v1_i/clk_wiz_s1/inst/clk_uart_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081  1471.474 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout6_buf/O
                         net (fo=187, routed)         1.379  1472.853    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/clk_uart
    SLICE_X75Y123        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y123        FDRE (Prop_fdre_C_Q)         0.348  1473.201 r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rptr_reg[2]/Q
                         net (fo=1, routed)           1.093  1474.294    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_r2w/D[2]
    SLICE_X75Y122        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_r2w/wq1_rptr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                   1475.000  1475.000 r  
    R4                                                0.000  1475.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000  1475.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.819  1475.819 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004  1476.823    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399  1470.423 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452  1471.876    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077  1471.953 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       1.275  1473.228    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_r2w/clk_40
    SLICE_X75Y122        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_r2w/wq1_rptr_reg[2]/C
                         clock pessimism              0.227  1473.455    
                         clock uncertainty           -0.229  1473.226    
    SLICE_X75Y122        FDRE (Setup_fdre_C_D)       -0.164  1473.062    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_r2w/wq1_rptr_reg[2]
  -------------------------------------------------------------------
                         required time                       1473.062    
                         arrival time                       -1474.293    
  -------------------------------------------------------------------
                         slack                                 -1.231    

Slack (VIOLATED) :        -1.230ns  (required time - arrival time)
  Source:                 mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rptr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@43.359ns period=86.719ns})
  Destination:            mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_r2w/wq1_rptr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v1_clk_wiz_s1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.781ns  (clk_40_mopshub_board_v1_clk_wiz_s1_0 rise@1475.000ns - clk_uart_mopshub_board_v1_clk_wiz_s1_0 rise@1474.219ns)
  Data Path Delay:        1.427ns  (logic 0.348ns (24.392%)  route 1.079ns (75.608%))
  Logic Levels:           0  
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.769ns = ( 1473.230 - 1475.000 ) 
    Source Clock Delay      (SCD):    -1.362ns = ( 1472.857 - 1474.219 ) 
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                   1474.219  1474.219 r  
    R4                                                0.000  1474.219 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000  1474.219    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.858  1475.077 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065  1476.142    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.273  1469.869 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.524  1471.393    mopshub_board_v1_i/clk_wiz_s1/inst/clk_uart_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081  1471.474 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout6_buf/O
                         net (fo=187, routed)         1.383  1472.857    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/clk_uart
    SLICE_X77Y119        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rptr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y119        FDRE (Prop_fdre_C_Q)         0.348  1473.205 r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rptr_reg[5]/Q
                         net (fo=1, routed)           1.079  1474.284    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_r2w/D[5]
    SLICE_X75Y119        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_r2w/wq1_rptr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                   1475.000  1475.000 r  
    R4                                                0.000  1475.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000  1475.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.819  1475.819 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004  1476.823    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399  1470.423 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452  1471.876    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077  1471.953 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       1.278  1473.231    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_r2w/clk_40
    SLICE_X75Y119        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_r2w/wq1_rptr_reg[5]/C
                         clock pessimism              0.227  1473.458    
                         clock uncertainty           -0.229  1473.229    
    SLICE_X75Y119        FDRE (Setup_fdre_C_D)       -0.176  1473.053    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_r2w/wq1_rptr_reg[5]
  -------------------------------------------------------------------
                         required time                       1473.053    
                         arrival time                       -1474.283    
  -------------------------------------------------------------------
                         slack                                 -1.230    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@43.359ns period=86.719ns})
  Destination:            mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_w2r/rq1_wptr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v1_clk_wiz_s1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns - clk_uart_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        0.678ns  (logic 0.141ns (20.790%)  route 0.537ns (79.210%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.013ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.722ns
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.540    -1.740 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.531    -1.209    mopshub_board_v1_i/clk_wiz_s1/inst/clk_uart_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout6_buf/O
                         net (fo=187, routed)         0.569    -0.614    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/clk_uart
    SLICE_X73Y119        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y119        FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wptr_reg[1]/Q
                         net (fo=1, routed)           0.537     0.064    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_w2r/rq1_wptr_reg[15]_0[1]
    SLICE_X73Y116        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_w2r/rq1_wptr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.871    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.462 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.883    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.854 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       0.841    -1.013    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_w2r/clk_40
    SLICE_X73Y116        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_w2r/rq1_wptr_reg[1]/C
                         clock pessimism              0.722    -0.291    
                         clock uncertainty            0.229    -0.063    
    SLICE_X73Y116        FDRE (Hold_fdre_C_D)         0.070     0.007    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_w2r/rq1_wptr_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.007    
                         arrival time                           0.064    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wptr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@43.359ns period=86.719ns})
  Destination:            mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_w2r/rq1_wptr_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v1_clk_wiz_s1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns - clk_uart_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        0.668ns  (logic 0.164ns (24.542%)  route 0.504ns (75.458%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.016ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.722ns
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.540    -1.740 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.531    -1.209    mopshub_board_v1_i/clk_wiz_s1/inst/clk_uart_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout6_buf/O
                         net (fo=187, routed)         0.569    -0.614    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/clk_uart
    SLICE_X76Y115        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wptr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y115        FDRE (Prop_fdre_C_Q)         0.164    -0.450 r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wptr_reg[15]/Q
                         net (fo=1, routed)           0.504     0.054    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_w2r/rq1_wptr_reg[15]_0[15]
    SLICE_X77Y115        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_w2r/rq1_wptr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.871    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.462 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.883    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.854 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       0.838    -1.016    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_w2r/clk_40
    SLICE_X77Y115        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_w2r/rq1_wptr_reg[15]/C
                         clock pessimism              0.722    -0.294    
                         clock uncertainty            0.229    -0.066    
    SLICE_X77Y115        FDRE (Hold_fdre_C_D)         0.061    -0.005    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_w2r/rq1_wptr_reg[15]
  -------------------------------------------------------------------
                         required time                          0.005    
                         arrival time                           0.054    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@43.359ns period=86.719ns})
  Destination:            mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_w2r/rq1_wptr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v1_clk_wiz_s1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns - clk_uart_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        0.633ns  (logic 0.128ns (20.224%)  route 0.505ns (79.776%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.013ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.722ns
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.540    -1.740 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.531    -1.209    mopshub_board_v1_i/clk_wiz_s1/inst/clk_uart_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout6_buf/O
                         net (fo=187, routed)         0.569    -0.614    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/clk_uart
    SLICE_X73Y119        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y119        FDRE (Prop_fdre_C_Q)         0.128    -0.486 r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wptr_reg[2]/Q
                         net (fo=1, routed)           0.505     0.019    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_w2r/rq1_wptr_reg[15]_0[2]
    SLICE_X73Y116        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_w2r/rq1_wptr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.871    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.462 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.883    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.854 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       0.841    -1.013    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_w2r/clk_40
    SLICE_X73Y116        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_w2r/rq1_wptr_reg[2]/C
                         clock pessimism              0.722    -0.291    
                         clock uncertainty            0.229    -0.063    
    SLICE_X73Y116        FDRE (Hold_fdre_C_D)         0.018    -0.045    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_w2r/rq1_wptr_reg[2]
  -------------------------------------------------------------------
                         required time                          0.045    
                         arrival time                           0.019    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_transmitter0/r_Tx_Done_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@43.359ns period=86.719ns})
  Destination:            mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/dbg_uart_sm0/FSM_onehot_current_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v1_clk_wiz_s1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns - clk_uart_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        0.705ns  (logic 0.226ns (32.067%)  route 0.479ns (67.933%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.028ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.722ns
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.540    -1.740 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.531    -1.209    mopshub_board_v1_i/clk_wiz_s1/inst/clk_uart_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout6_buf/O
                         net (fo=187, routed)         0.557    -0.626    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_transmitter0/clk_uart
    SLICE_X78Y129        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_transmitter0/r_Tx_Done_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y129        FDRE (Prop_fdre_C_Q)         0.128    -0.498 f  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_transmitter0/r_Tx_Done_reg_replica/Q
                         net (fo=3, routed)           0.479    -0.019    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/dbg_uart_sm0/w_tx_done_repN_alias
    SLICE_X79Y129        LUT4 (Prop_lut4_I0_O)        0.098     0.079 r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/dbg_uart_sm0/FSM_onehot_current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.079    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/dbg_uart_sm0/FSM_onehot_current_state[0]_i_1_n_0
    SLICE_X79Y129        FDSE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/dbg_uart_sm0/FSM_onehot_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.871    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.462 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.883    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.854 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       0.826    -1.028    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/dbg_uart_sm0/clk_40
    SLICE_X79Y129        FDSE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/dbg_uart_sm0/FSM_onehot_current_state_reg[0]/C
                         clock pessimism              0.722    -0.306    
                         clock uncertainty            0.229    -0.078    
    SLICE_X79Y129        FDSE (Hold_fdse_C_D)         0.092     0.014    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/dbg_uart_sm0/FSM_onehot_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.014    
                         arrival time                           0.079    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rempty_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@43.359ns period=86.719ns})
  Destination:            mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/dbg_uart_sm0/csm_timer_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v1_clk_wiz_s1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns - clk_uart_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        0.723ns  (logic 0.231ns (31.943%)  route 0.492ns (68.057%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.030ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.722ns
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.540    -1.740 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.531    -1.209    mopshub_board_v1_i/clk_wiz_s1/inst/clk_uart_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout6_buf/O
                         net (fo=187, routed)         0.559    -0.624    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/clk_uart
    SLICE_X85Y118        FDSE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rempty_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y118        FDSE (Prop_fdse_C_Q)         0.141    -0.483 r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rempty_reg/Q
                         net (fo=9, routed)           0.235    -0.248    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/dbg_uart_sm0/tx_fifo_empty
    SLICE_X85Y119        LUT2 (Prop_lut2_I1_O)        0.045    -0.203 f  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/dbg_uart_sm0/csm_timer[3]_i_2__1/O
                         net (fo=1, routed)           0.257     0.054    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/dbg_uart_sm0/csm_to_ST_wait
    SLICE_X86Y121        LUT6 (Prop_lut6_I5_O)        0.045     0.099 r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/dbg_uart_sm0/csm_timer[3]_i_1__9/O
                         net (fo=1, routed)           0.000     0.099    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/dbg_uart_sm0/csm_timer[3]_i_1__9_n_0
    SLICE_X86Y121        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/dbg_uart_sm0/csm_timer_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.871    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.462 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.883    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.854 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       0.824    -1.030    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/dbg_uart_sm0/clk_40
    SLICE_X86Y121        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/dbg_uart_sm0/csm_timer_reg[3]/C
                         clock pessimism              0.722    -0.308    
                         clock uncertainty            0.229    -0.080    
    SLICE_X86Y121        FDRE (Hold_fdre_C_D)         0.092     0.012    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/dbg_uart_sm0/csm_timer_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.012    
                         arrival time                           0.099    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rempty_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@43.359ns period=86.719ns})
  Destination:            mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/dbg_uart_sm0/csm_timer_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v1_clk_wiz_s1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns - clk_uart_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        0.729ns  (logic 0.186ns (25.527%)  route 0.543ns (74.473%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.028ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.722ns
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.540    -1.740 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.531    -1.209    mopshub_board_v1_i/clk_wiz_s1/inst/clk_uart_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout6_buf/O
                         net (fo=187, routed)         0.559    -0.624    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/clk_uart
    SLICE_X85Y118        FDSE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rempty_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y118        FDSE (Prop_fdse_C_Q)         0.141    -0.483 f  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rempty_reg/Q
                         net (fo=9, routed)           0.543     0.059    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/dbg_uart_sm0/tx_fifo_empty
    SLICE_X85Y119        LUT6 (Prop_lut6_I1_O)        0.045     0.104 r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/dbg_uart_sm0/csm_timer[2]_i_1__2/O
                         net (fo=1, routed)           0.000     0.104    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/dbg_uart_sm0/csm_next_timer[2]
    SLICE_X85Y119        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/dbg_uart_sm0/csm_timer_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.871    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.462 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.883    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.854 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       0.826    -1.028    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/dbg_uart_sm0/clk_40
    SLICE_X85Y119        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/dbg_uart_sm0/csm_timer_reg[2]/C
                         clock pessimism              0.722    -0.306    
                         clock uncertainty            0.229    -0.078    
    SLICE_X85Y119        FDRE (Hold_fdre_C_D)         0.092     0.014    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/dbg_uart_sm0/csm_timer_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.014    
                         arrival time                           0.104    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wptr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@43.359ns period=86.719ns})
  Destination:            mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_w2r/rq1_wptr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v1_clk_wiz_s1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns - clk_uart_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        0.659ns  (logic 0.128ns (19.433%)  route 0.531ns (80.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.013ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.722ns
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.540    -1.740 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.531    -1.209    mopshub_board_v1_i/clk_wiz_s1/inst/clk_uart_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout6_buf/O
                         net (fo=187, routed)         0.569    -0.614    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/clk_uart
    SLICE_X73Y119        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wptr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y119        FDRE (Prop_fdre_C_Q)         0.128    -0.486 r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wptr_reg[5]/Q
                         net (fo=1, routed)           0.531     0.044    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_w2r/rq1_wptr_reg[15]_0[5]
    SLICE_X73Y116        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_w2r/rq1_wptr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.871    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.462 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.883    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.854 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       0.841    -1.013    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_w2r/clk_40
    SLICE_X73Y116        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_w2r/rq1_wptr_reg[5]/C
                         clock pessimism              0.722    -0.291    
                         clock uncertainty            0.229    -0.063    
    SLICE_X73Y116        FDRE (Hold_fdre_C_D)         0.017    -0.046    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_w2r/rq1_wptr_reg[5]
  -------------------------------------------------------------------
                         required time                          0.046    
                         arrival time                           0.044    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@43.359ns period=86.719ns})
  Destination:            mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_r2w/wq1_rptr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v1_clk_wiz_s1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns - clk_uart_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        0.661ns  (logic 0.128ns (19.371%)  route 0.533ns (80.629%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.022ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.722ns
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.540    -1.740 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.531    -1.209    mopshub_board_v1_i/clk_wiz_s1/inst/clk_uart_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout6_buf/O
                         net (fo=187, routed)         0.563    -0.620    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/clk_uart
    SLICE_X75Y123        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y123        FDRE (Prop_fdre_C_Q)         0.128    -0.492 r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rptr_reg[2]/Q
                         net (fo=1, routed)           0.533     0.041    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_r2w/D[2]
    SLICE_X75Y122        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_r2w/wq1_rptr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.871    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.462 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.883    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.854 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       0.832    -1.022    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_r2w/clk_40
    SLICE_X75Y122        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_r2w/wq1_rptr_reg[2]/C
                         clock pessimism              0.722    -0.300    
                         clock uncertainty            0.229    -0.072    
    SLICE_X75Y122        FDRE (Hold_fdre_C_D)         0.022    -0.050    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_r2w/wq1_rptr_reg[2]
  -------------------------------------------------------------------
                         required time                          0.050    
                         arrival time                           0.041    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@43.359ns period=86.719ns})
  Destination:            mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_w2r/rq1_wptr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v1_clk_wiz_s1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns - clk_uart_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        0.649ns  (logic 0.128ns (19.714%)  route 0.521ns (80.286%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.019ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.722ns
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.540    -1.740 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.531    -1.209    mopshub_board_v1_i/clk_wiz_s1/inst/clk_uart_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout6_buf/O
                         net (fo=187, routed)         0.569    -0.614    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/clk_uart
    SLICE_X75Y117        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y117        FDRE (Prop_fdre_C_Q)         0.128    -0.486 r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wptr_reg[0]/Q
                         net (fo=1, routed)           0.521     0.035    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_w2r/rq1_wptr_reg[15]_0[0]
    SLICE_X74Y119        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_w2r/rq1_wptr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.871    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.462 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.883    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.854 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       0.835    -1.019    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_w2r/clk_40
    SLICE_X74Y119        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_w2r/rq1_wptr_reg[0]/C
                         clock pessimism              0.722    -0.297    
                         clock uncertainty            0.229    -0.069    
    SLICE_X74Y119        FDRE (Hold_fdre_C_D)         0.009    -0.060    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_w2r/rq1_wptr_reg[0]
  -------------------------------------------------------------------
                         required time                          0.060    
                         arrival time                           0.035    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_transmitter0/r_Tx_Done_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@43.359ns period=86.719ns})
  Destination:            mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/dbg_uart_sm0/FSM_onehot_current_state_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v1_clk_wiz_s1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns - clk_uart_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        0.754ns  (logic 0.229ns (30.373%)  route 0.525ns (69.627%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.028ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.722ns
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.540    -1.740 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.531    -1.209    mopshub_board_v1_i/clk_wiz_s1/inst/clk_uart_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout6_buf/O
                         net (fo=187, routed)         0.557    -0.626    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_transmitter0/clk_uart
    SLICE_X78Y129        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_transmitter0/r_Tx_Done_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y129        FDRE (Prop_fdre_C_Q)         0.128    -0.498 r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_transmitter0/r_Tx_Done_reg_replica/Q
                         net (fo=3, routed)           0.525     0.027    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/dbg_uart_sm0/w_tx_done_repN_alias
    SLICE_X79Y129        LUT3 (Prop_lut3_I1_O)        0.101     0.128 r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/dbg_uart_sm0/FSM_onehot_current_state[6]_i_1/O
                         net (fo=1, routed)           0.000     0.128    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/dbg_uart_sm0/FSM_onehot_current_state[6]_i_1_n_0
    SLICE_X79Y129        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/dbg_uart_sm0/FSM_onehot_current_state_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.871    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.462 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.883    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.854 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       0.826    -1.028    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/dbg_uart_sm0/clk_40
    SLICE_X79Y129        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/dbg_uart_sm0/FSM_onehot_current_state_reg[6]/C
                         clock pessimism              0.722    -0.306    
                         clock uncertainty            0.229    -0.078    
    SLICE_X79Y129        FDRE (Hold_fdre_C_D)         0.107     0.029    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/dbg_uart_sm0/FSM_onehot_current_state_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.029    
                         arrival time                           0.128    
  -------------------------------------------------------------------
                         slack                                  0.099    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  clk_100_mopshub_board_v1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       31.850ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.850ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_mopshub_board_v1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_mopshub_board_v1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.071ns  (logic 0.433ns (40.425%)  route 0.638ns (59.575%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y101                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X10Y101        FDCE (Prop_fdce_C_Q)         0.433     0.433 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.638     1.071    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X13Y100        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X13Y100        FDCE (Setup_fdce_C_D)       -0.079    32.921    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.921    
                         arrival time                          -1.071    
  -------------------------------------------------------------------
                         slack                                 31.850    

Slack (MET) :             31.938ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_mopshub_board_v1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_mopshub_board_v1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.853ns  (logic 0.348ns (40.777%)  route 0.505ns (59.223%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y100                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X1Y100         FDCE (Prop_fdce_C_Q)         0.348     0.348 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.505     0.853    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X3Y100         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X3Y100         FDCE (Setup_fdce_C_D)       -0.209    32.791    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.791    
                         arrival time                          -0.853    
  -------------------------------------------------------------------
                         slack                                 31.938    

Slack (MET) :             32.058ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_mopshub_board_v1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_mopshub_board_v1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.869ns  (logic 0.379ns (43.613%)  route 0.490ns (56.387%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y100                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X1Y100         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.490     0.869    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X3Y99          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X3Y99          FDCE (Setup_fdce_C_D)       -0.073    32.927    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.927    
                         arrival time                          -0.869    
  -------------------------------------------------------------------
                         slack                                 32.058    

Slack (MET) :             32.082ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_mopshub_board_v1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_mopshub_board_v1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.758ns  (logic 0.398ns (52.534%)  route 0.360ns (47.466%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y101                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X10Y101        FDCE (Prop_fdce_C_Q)         0.398     0.398 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.360     0.758    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X10Y100        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X10Y100        FDCE (Setup_fdce_C_D)       -0.160    32.840    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.840    
                         arrival time                          -0.758    
  -------------------------------------------------------------------
                         slack                                 32.082    

Slack (MET) :             32.085ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_mopshub_board_v1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_mopshub_board_v1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.840ns  (logic 0.379ns (45.134%)  route 0.461ns (54.866%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y100                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X1Y100         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.461     0.840    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X3Y99          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X3Y99          FDCE (Setup_fdce_C_D)       -0.075    32.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.925    
                         arrival time                          -0.840    
  -------------------------------------------------------------------
                         slack                                 32.085    

Slack (MET) :             32.104ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_mopshub_board_v1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_mopshub_board_v1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.823ns  (logic 0.379ns (46.036%)  route 0.444ns (53.964%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y100                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X1Y100         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.444     0.823    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X3Y100         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X3Y100         FDCE (Setup_fdce_C_D)       -0.073    32.927    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.927    
                         arrival time                          -0.823    
  -------------------------------------------------------------------
                         slack                                 32.104    

Slack (MET) :             32.123ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_mopshub_board_v1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_mopshub_board_v1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.848ns  (logic 0.379ns (44.715%)  route 0.469ns (55.285%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y100                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X11Y100        FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.469     0.848    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X10Y100        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X10Y100        FDCE (Setup_fdce_C_D)       -0.029    32.971    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.971    
                         arrival time                          -0.848    
  -------------------------------------------------------------------
                         slack                                 32.123    

Slack (MET) :             32.155ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_mopshub_board_v1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_mopshub_board_v1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.814ns  (logic 0.433ns (53.178%)  route 0.381ns (46.822%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y101                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X10Y101        FDCE (Prop_fdce_C_Q)         0.433     0.433 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.381     0.814    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X10Y100        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X10Y100        FDCE (Setup_fdce_C_D)       -0.031    32.969    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.969    
                         arrival time                          -0.814    
  -------------------------------------------------------------------
                         slack                                 32.155    





---------------------------------------------------------------------------------------------------
From Clock:  clk_40_mopshub_board_v1_clk_wiz_s1_0
  To Clock:  clk_elink_mopshub_board_v1_clk_wiz_s1_0

Setup :            0  Failing Endpoints,  Worst Slack       19.430ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.135ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.430ns  (required time - arrival time)
  Source:                 mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_6/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v1_i/selectio_wiz_0/inst/pins[0].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_elink_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_elink_mopshub_board_v1_clk_wiz_s1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_elink_mopshub_board_v1_clk_wiz_s1_0 rise@25.000ns - clk_40_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        4.829ns  (logic 0.433ns (8.966%)  route 4.396ns (91.034%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.601ns = ( 23.399 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.348ns
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.858     0.858 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.923    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.350 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.826    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -2.745 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       1.397    -1.348    mopshub_board_v1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X96Y153        FDRE                                         r  mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y153        FDRE (Prop_fdre_C_Q)         0.433    -0.915 r  mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_6/Q
                         net (fo=93, routed)          4.396     3.482    mopshub_board_v1_i/selectio_wiz_0/inst/mb_reset_repN_6_alias
    ILOGIC_X1Y106        ISERDESE2                                    r  mopshub_board_v1_i/selectio_wiz_0/inst/pins[0].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000    25.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.819    25.819 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    26.823    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.399    20.423 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.452    21.876    mopshub_board_v1_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    21.953 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout5_buf/O
                         net (fo=535, routed)         1.446    23.399    mopshub_board_v1_i/selectio_wiz_0/inst/clk_div_in
    ILOGIC_X1Y106        ISERDESE2                                    r  mopshub_board_v1_i/selectio_wiz_0/inst/pins[0].iserdese2_master/CLKDIV
                         clock pessimism              0.227    23.626    
                         clock uncertainty           -0.208    23.418    
    ILOGIC_X1Y106        ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.506    22.912    mopshub_board_v1_i/selectio_wiz_0/inst/pins[0].iserdese2_master
  -------------------------------------------------------------------
                         required time                         22.912    
                         arrival time                          -3.482    
  -------------------------------------------------------------------
                         slack                                 19.430    

Slack (MET) :             19.572ns  (required time - arrival time)
  Source:                 mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_6/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v1_i/selectio_wiz_2/inst/pins[0].oserdese2_master/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_elink_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_elink_mopshub_board_v1_clk_wiz_s1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_elink_mopshub_board_v1_clk_wiz_s1_0 rise@25.000ns - clk_40_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        4.657ns  (logic 0.433ns (9.299%)  route 4.224ns (90.701%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.622ns = ( 23.378 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.348ns
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.858     0.858 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.923    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.350 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.826    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -2.745 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       1.397    -1.348    mopshub_board_v1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X96Y153        FDRE                                         r  mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y153        FDRE (Prop_fdre_C_Q)         0.433    -0.915 r  mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_6/Q
                         net (fo=93, routed)          4.224     3.309    mopshub_board_v1_i/selectio_wiz_2/inst/mb_reset_repN_6_alias
    OLOGIC_X1Y110        OSERDESE2                                    r  mopshub_board_v1_i/selectio_wiz_2/inst/pins[0].oserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000    25.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.819    25.819 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    26.823    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.399    20.423 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.452    21.876    mopshub_board_v1_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    21.953 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout5_buf/O
                         net (fo=535, routed)         1.426    23.378    mopshub_board_v1_i/selectio_wiz_2/inst/clk_div_in
    OLOGIC_X1Y110        OSERDESE2                                    r  mopshub_board_v1_i/selectio_wiz_2/inst/pins[0].oserdese2_master/CLKDIV
                         clock pessimism              0.227    23.605    
                         clock uncertainty           -0.208    23.397    
    OLOGIC_X1Y110        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    22.881    mopshub_board_v1_i/selectio_wiz_2/inst/pins[0].oserdese2_master
  -------------------------------------------------------------------
                         required time                         22.881    
                         arrival time                          -3.309    
  -------------------------------------------------------------------
                         slack                                 19.572    

Slack (MET) :             20.011ns  (required time - arrival time)
  Source:                 mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_9/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/dec_8b10b_mopshub0/disp_err_r_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_elink_mopshub_board_v1_clk_wiz_s1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_elink_mopshub_board_v1_clk_wiz_s1_0 rise@25.000ns - clk_40_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        4.182ns  (logic 0.433ns (10.354%)  route 3.749ns (89.646%))
  Logic Levels:           0  
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.754ns = ( 23.246 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.351ns
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.858     0.858 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.923    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.350 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.826    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -2.745 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       1.394    -1.351    mopshub_board_v1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X64Y131        FDRE                                         r  mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y131        FDRE (Prop_fdre_C_Q)         0.433    -0.918 r  mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_9/Q
                         net (fo=228, routed)         3.749     2.831    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/dec_8b10b_mopshub0/mb_reset_repN_9_alias
    SLICE_X60Y116        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/dec_8b10b_mopshub0/disp_err_r_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000    25.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.819    25.819 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    26.823    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.399    20.423 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.452    21.876    mopshub_board_v1_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    21.953 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout5_buf/O
                         net (fo=535, routed)         1.293    23.246    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/dec_8b10b_mopshub0/clk_elink
    SLICE_X60Y116        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/dec_8b10b_mopshub0/disp_err_r_reg/C
                         clock pessimism              0.227    23.473    
                         clock uncertainty           -0.208    23.265    
    SLICE_X60Y116        FDRE (Setup_fdre_C_R)       -0.423    22.842    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/dec_8b10b_mopshub0/disp_err_r_reg
  -------------------------------------------------------------------
                         required time                         22.842    
                         arrival time                          -2.831    
  -------------------------------------------------------------------
                         slack                                 20.011    

Slack (MET) :             20.182ns  (required time - arrival time)
  Source:                 mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_9/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/dec8b_data_r_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_elink_mopshub_board_v1_clk_wiz_s1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_elink_mopshub_board_v1_clk_wiz_s1_0 rise@25.000ns - clk_40_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        4.013ns  (logic 0.433ns (10.790%)  route 3.580ns (89.210%))
  Logic Levels:           0  
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.752ns = ( 23.248 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.351ns
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.858     0.858 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.923    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.350 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.826    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -2.745 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       1.394    -1.351    mopshub_board_v1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X64Y131        FDRE                                         r  mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y131        FDRE (Prop_fdre_C_Q)         0.433    -0.918 r  mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_9/Q
                         net (fo=228, routed)         3.580     2.662    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/mb_reset_repN_9_alias
    SLICE_X56Y116        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/dec8b_data_r_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000    25.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.819    25.819 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    26.823    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.399    20.423 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.452    21.876    mopshub_board_v1_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    21.953 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout5_buf/O
                         net (fo=535, routed)         1.295    23.248    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/clk_elink
    SLICE_X56Y116        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/dec8b_data_r_reg[0]/C
                         clock pessimism              0.227    23.475    
                         clock uncertainty           -0.208    23.267    
    SLICE_X56Y116        FDRE (Setup_fdre_C_R)       -0.423    22.844    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/dec8b_data_r_reg[0]
  -------------------------------------------------------------------
                         required time                         22.844    
                         arrival time                          -2.662    
  -------------------------------------------------------------------
                         slack                                 20.182    

Slack (MET) :             20.182ns  (required time - arrival time)
  Source:                 mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_9/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/dec8b_data_r_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_elink_mopshub_board_v1_clk_wiz_s1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_elink_mopshub_board_v1_clk_wiz_s1_0 rise@25.000ns - clk_40_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        4.013ns  (logic 0.433ns (10.790%)  route 3.580ns (89.210%))
  Logic Levels:           0  
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.752ns = ( 23.248 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.351ns
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.858     0.858 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.923    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.350 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.826    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -2.745 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       1.394    -1.351    mopshub_board_v1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X64Y131        FDRE                                         r  mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y131        FDRE (Prop_fdre_C_Q)         0.433    -0.918 r  mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_9/Q
                         net (fo=228, routed)         3.580     2.662    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/mb_reset_repN_9_alias
    SLICE_X56Y116        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/dec8b_data_r_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000    25.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.819    25.819 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    26.823    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.399    20.423 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.452    21.876    mopshub_board_v1_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    21.953 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout5_buf/O
                         net (fo=535, routed)         1.295    23.248    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/clk_elink
    SLICE_X56Y116        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/dec8b_data_r_reg[2]/C
                         clock pessimism              0.227    23.475    
                         clock uncertainty           -0.208    23.267    
    SLICE_X56Y116        FDRE (Setup_fdre_C_R)       -0.423    22.844    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/dec8b_data_r_reg[2]
  -------------------------------------------------------------------
                         required time                         22.844    
                         arrival time                          -2.662    
  -------------------------------------------------------------------
                         slack                                 20.182    

Slack (MET) :             20.182ns  (required time - arrival time)
  Source:                 mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_9/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/dec8b_data_r_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_elink_mopshub_board_v1_clk_wiz_s1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_elink_mopshub_board_v1_clk_wiz_s1_0 rise@25.000ns - clk_40_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        4.013ns  (logic 0.433ns (10.790%)  route 3.580ns (89.210%))
  Logic Levels:           0  
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.752ns = ( 23.248 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.351ns
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.858     0.858 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.923    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.350 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.826    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -2.745 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       1.394    -1.351    mopshub_board_v1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X64Y131        FDRE                                         r  mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y131        FDRE (Prop_fdre_C_Q)         0.433    -0.918 r  mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_9/Q
                         net (fo=228, routed)         3.580     2.662    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/mb_reset_repN_9_alias
    SLICE_X56Y116        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/dec8b_data_r_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000    25.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.819    25.819 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    26.823    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.399    20.423 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.452    21.876    mopshub_board_v1_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    21.953 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout5_buf/O
                         net (fo=535, routed)         1.295    23.248    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/clk_elink
    SLICE_X56Y116        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/dec8b_data_r_reg[3]/C
                         clock pessimism              0.227    23.475    
                         clock uncertainty           -0.208    23.267    
    SLICE_X56Y116        FDRE (Setup_fdre_C_R)       -0.423    22.844    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/dec8b_data_r_reg[3]
  -------------------------------------------------------------------
                         required time                         22.844    
                         arrival time                          -2.662    
  -------------------------------------------------------------------
                         slack                                 20.182    

Slack (MET) :             20.182ns  (required time - arrival time)
  Source:                 mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_9/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/dec8b_data_r_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_elink_mopshub_board_v1_clk_wiz_s1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_elink_mopshub_board_v1_clk_wiz_s1_0 rise@25.000ns - clk_40_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        4.013ns  (logic 0.433ns (10.790%)  route 3.580ns (89.210%))
  Logic Levels:           0  
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.752ns = ( 23.248 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.351ns
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.858     0.858 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.923    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.350 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.826    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -2.745 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       1.394    -1.351    mopshub_board_v1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X64Y131        FDRE                                         r  mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y131        FDRE (Prop_fdre_C_Q)         0.433    -0.918 r  mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_9/Q
                         net (fo=228, routed)         3.580     2.662    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/mb_reset_repN_9_alias
    SLICE_X56Y116        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/dec8b_data_r_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000    25.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.819    25.819 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    26.823    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.399    20.423 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.452    21.876    mopshub_board_v1_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    21.953 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout5_buf/O
                         net (fo=535, routed)         1.295    23.248    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/clk_elink
    SLICE_X56Y116        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/dec8b_data_r_reg[4]/C
                         clock pessimism              0.227    23.475    
                         clock uncertainty           -0.208    23.267    
    SLICE_X56Y116        FDRE (Setup_fdre_C_R)       -0.423    22.844    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/dec8b_data_r_reg[4]
  -------------------------------------------------------------------
                         required time                         22.844    
                         arrival time                          -2.662    
  -------------------------------------------------------------------
                         slack                                 20.182    

Slack (MET) :             20.249ns  (required time - arrival time)
  Source:                 mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_9/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/dec8b_data_r_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_elink_mopshub_board_v1_clk_wiz_s1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_elink_mopshub_board_v1_clk_wiz_s1_0 rise@25.000ns - clk_40_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        4.016ns  (logic 0.433ns (10.781%)  route 3.583ns (89.219%))
  Logic Levels:           0  
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.753ns = ( 23.247 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.351ns
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.858     0.858 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.923    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.350 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.826    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -2.745 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       1.394    -1.351    mopshub_board_v1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X64Y131        FDRE                                         r  mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y131        FDRE (Prop_fdre_C_Q)         0.433    -0.918 r  mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_9/Q
                         net (fo=228, routed)         3.583     2.665    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/mb_reset_repN_9_alias
    SLICE_X57Y117        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/dec8b_data_r_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000    25.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.819    25.819 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    26.823    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.399    20.423 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.452    21.876    mopshub_board_v1_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    21.953 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout5_buf/O
                         net (fo=535, routed)         1.294    23.247    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/clk_elink
    SLICE_X57Y117        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/dec8b_data_r_reg[1]/C
                         clock pessimism              0.227    23.474    
                         clock uncertainty           -0.208    23.266    
    SLICE_X57Y117        FDRE (Setup_fdre_C_R)       -0.352    22.914    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/dec8b_data_r_reg[1]
  -------------------------------------------------------------------
                         required time                         22.914    
                         arrival time                          -2.665    
  -------------------------------------------------------------------
                         slack                                 20.249    

Slack (MET) :             20.253ns  (required time - arrival time)
  Source:                 mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_9/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/ISKcode_r_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_elink_mopshub_board_v1_clk_wiz_s1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_elink_mopshub_board_v1_clk_wiz_s1_0 rise@25.000ns - clk_40_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        4.013ns  (logic 0.433ns (10.790%)  route 3.580ns (89.210%))
  Logic Levels:           0  
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.752ns = ( 23.248 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.351ns
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.858     0.858 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.923    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.350 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.826    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -2.745 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       1.394    -1.351    mopshub_board_v1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X64Y131        FDRE                                         r  mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y131        FDRE (Prop_fdre_C_Q)         0.433    -0.918 r  mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_9/Q
                         net (fo=228, routed)         3.580     2.662    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/mb_reset_repN_9_alias
    SLICE_X57Y116        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/ISKcode_r_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000    25.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.819    25.819 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    26.823    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.399    20.423 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.452    21.876    mopshub_board_v1_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    21.953 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout5_buf/O
                         net (fo=535, routed)         1.295    23.248    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/clk_elink
    SLICE_X57Y116        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/ISKcode_r_reg[0]/C
                         clock pessimism              0.227    23.475    
                         clock uncertainty           -0.208    23.267    
    SLICE_X57Y116        FDRE (Setup_fdre_C_R)       -0.352    22.915    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/ISKcode_r_reg[0]
  -------------------------------------------------------------------
                         required time                         22.915    
                         arrival time                          -2.662    
  -------------------------------------------------------------------
                         slack                                 20.253    

Slack (MET) :             20.253ns  (required time - arrival time)
  Source:                 mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_9/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/ISKcode_r_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_elink_mopshub_board_v1_clk_wiz_s1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_elink_mopshub_board_v1_clk_wiz_s1_0 rise@25.000ns - clk_40_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        4.013ns  (logic 0.433ns (10.790%)  route 3.580ns (89.210%))
  Logic Levels:           0  
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.752ns = ( 23.248 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.351ns
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.858     0.858 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.923    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.350 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.826    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -2.745 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       1.394    -1.351    mopshub_board_v1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X64Y131        FDRE                                         r  mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y131        FDRE (Prop_fdre_C_Q)         0.433    -0.918 r  mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_9/Q
                         net (fo=228, routed)         3.580     2.662    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/mb_reset_repN_9_alias
    SLICE_X57Y116        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/ISKcode_r_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000    25.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.819    25.819 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    26.823    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.399    20.423 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.452    21.876    mopshub_board_v1_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    21.953 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout5_buf/O
                         net (fo=535, routed)         1.295    23.248    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/clk_elink
    SLICE_X57Y116        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/ISKcode_r_reg[1]/C
                         clock pessimism              0.227    23.475    
                         clock uncertainty           -0.208    23.267    
    SLICE_X57Y116        FDRE (Setup_fdre_C_R)       -0.352    22.915    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/ISKcode_r_reg[1]
  -------------------------------------------------------------------
                         required time                         22.915    
                         arrival time                          -2.662    
  -------------------------------------------------------------------
                         slack                                 20.253    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/rptr_empty/rptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_r2w/wq1_rptr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_elink_mopshub_board_v1_clk_wiz_s1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_elink_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns - clk_40_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        0.669ns  (logic 0.128ns (19.122%)  route 0.541ns (80.878%))
  Logic Levels:           0  
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.997ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.722ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.740 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.209    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       0.616    -0.567    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/rptr_empty/clk_40
    SLICE_X41Y105        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/rptr_empty/rptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y105        FDRE (Prop_fdre_C_Q)         0.128    -0.439 r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/rptr_empty/rptr_reg[3]/Q
                         net (fo=1, routed)           0.541     0.102    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_r2w/D[3]
    SLICE_X42Y104        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_r2w/wq1_rptr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.871    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.332    -2.462 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.579    -1.883    mopshub_board_v1_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.854 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout5_buf/O
                         net (fo=535, routed)         0.857    -0.997    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_r2w/clk_elink
    SLICE_X42Y104        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_r2w/wq1_rptr_reg[3]/C
                         clock pessimism              0.722    -0.275    
                         clock uncertainty            0.208    -0.067    
    SLICE_X42Y104        FDRE (Hold_fdre_C_D)         0.035    -0.032    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_r2w/wq1_rptr_reg[3]
  -------------------------------------------------------------------
                         required time                          0.032    
                         arrival time                           0.102    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/rptr_empty/rptr_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_r2w/wq1_rptr_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_elink_mopshub_board_v1_clk_wiz_s1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_elink_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns - clk_40_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        0.729ns  (logic 0.164ns (22.494%)  route 0.565ns (77.506%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.997ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.722ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.740 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.209    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       0.585    -0.598    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/rptr_empty/clk_40
    SLICE_X42Y108        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/rptr_empty/rptr_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y108        FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/rptr_empty/rptr_reg[18]/Q
                         net (fo=1, routed)           0.565     0.131    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_r2w/D[18]
    SLICE_X43Y106        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_r2w/wq1_rptr_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.871    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.332    -2.462 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.579    -1.883    mopshub_board_v1_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.854 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout5_buf/O
                         net (fo=535, routed)         0.857    -0.997    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_r2w/clk_elink
    SLICE_X43Y106        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_r2w/wq1_rptr_reg[18]/C
                         clock pessimism              0.722    -0.275    
                         clock uncertainty            0.208    -0.067    
    SLICE_X43Y106        FDRE (Hold_fdre_C_D)         0.061    -0.006    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_r2w/wq1_rptr_reg[18]
  -------------------------------------------------------------------
                         required time                          0.006    
                         arrival time                           0.131    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/rptr_empty/rptr_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_r2w/wq1_rptr_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_elink_mopshub_board_v1_clk_wiz_s1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_elink_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns - clk_40_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        0.664ns  (logic 0.148ns (22.276%)  route 0.516ns (77.724%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.999ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.722ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.740 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.209    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       0.585    -0.598    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/rptr_empty/clk_40
    SLICE_X46Y108        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/rptr_empty/rptr_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y108        FDRE (Prop_fdre_C_Q)         0.148    -0.450 r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/rptr_empty/rptr_reg[17]/Q
                         net (fo=1, routed)           0.516     0.066    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_r2w/D[17]
    SLICE_X47Y108        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_r2w/wq1_rptr_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.871    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.332    -2.462 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.579    -1.883    mopshub_board_v1_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.854 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout5_buf/O
                         net (fo=535, routed)         0.855    -0.999    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_r2w/clk_elink
    SLICE_X47Y108        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_r2w/wq1_rptr_reg[17]/C
                         clock pessimism              0.722    -0.277    
                         clock uncertainty            0.208    -0.069    
    SLICE_X47Y108        FDRE (Hold_fdre_C_D)        -0.006    -0.075    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_r2w/wq1_rptr_reg[17]
  -------------------------------------------------------------------
                         required time                          0.075    
                         arrival time                           0.066    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/wptr_full/wptr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/sync_w2r/rq1_wptr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_elink_mopshub_board_v1_clk_wiz_s1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_elink_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns - clk_40_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        0.810ns  (logic 0.141ns (17.402%)  route 0.669ns (82.598%))
  Logic Levels:           0  
  Clock Path Skew:        0.392ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.927ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.722ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.740 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.209    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       0.586    -0.597    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/wptr_full/clk_40
    SLICE_X57Y101        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/wptr_full/wptr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/wptr_full/wptr_reg[12]/Q
                         net (fo=1, routed)           0.669     0.213    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/sync_w2r/rq1_wptr_reg[18]_0[12]
    SLICE_X54Y99         FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/sync_w2r/rq1_wptr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.871    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.332    -2.462 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.579    -1.883    mopshub_board_v1_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.854 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout5_buf/O
                         net (fo=535, routed)         0.927    -0.927    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/sync_w2r/clk_elink
    SLICE_X54Y99         FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/sync_w2r/rq1_wptr_reg[12]/C
                         clock pessimism              0.722    -0.205    
                         clock uncertainty            0.208     0.003    
    SLICE_X54Y99         FDRE (Hold_fdre_C_D)         0.061     0.064    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/sync_w2r/rq1_wptr_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.213    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/wptr_full/wptr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/sync_w2r/rq1_wptr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_elink_mopshub_board_v1_clk_wiz_s1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_elink_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns - clk_40_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.128ns (18.448%)  route 0.566ns (81.552%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.929ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.722ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.740 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.209    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       0.650    -0.533    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/wptr_full/clk_40
    SLICE_X59Y98         FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/wptr_full/wptr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y98         FDRE (Prop_fdre_C_Q)         0.128    -0.405 r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/wptr_full/wptr_reg[5]/Q
                         net (fo=1, routed)           0.566     0.161    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/sync_w2r/rq1_wptr_reg[18]_0[5]
    SLICE_X58Y98         FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/sync_w2r/rq1_wptr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.871    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.332    -2.462 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.579    -1.883    mopshub_board_v1_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.854 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout5_buf/O
                         net (fo=535, routed)         0.925    -0.929    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/sync_w2r/clk_elink
    SLICE_X58Y98         FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/sync_w2r/rq1_wptr_reg[5]/C
                         clock pessimism              0.722    -0.207    
                         clock uncertainty            0.208     0.001    
    SLICE_X58Y98         FDRE (Hold_fdre_C_D)         0.008     0.009    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/sync_w2r/rq1_wptr_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.009    
                         arrival time                           0.161    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/wptr_full/wptr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/sync_w2r/rq1_wptr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_elink_mopshub_board_v1_clk_wiz_s1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_elink_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns - clk_40_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.128ns (18.442%)  route 0.566ns (81.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.929ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.722ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.740 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.209    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       0.652    -0.531    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/wptr_full/clk_40
    SLICE_X57Y99         FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/wptr_full/wptr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y99         FDRE (Prop_fdre_C_Q)         0.128    -0.403 r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/wptr_full/wptr_reg[7]/Q
                         net (fo=1, routed)           0.566     0.163    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/sync_w2r/rq1_wptr_reg[18]_0[7]
    SLICE_X58Y99         FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/sync_w2r/rq1_wptr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.871    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.332    -2.462 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.579    -1.883    mopshub_board_v1_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.854 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout5_buf/O
                         net (fo=535, routed)         0.925    -0.929    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/sync_w2r/clk_elink
    SLICE_X58Y99         FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/sync_w2r/rq1_wptr_reg[7]/C
                         clock pessimism              0.722    -0.207    
                         clock uncertainty            0.208     0.001    
    SLICE_X58Y99         FDRE (Hold_fdre_C_D)         0.010     0.011    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/sync_w2r/rq1_wptr_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.011    
                         arrival time                           0.163    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/rptr_empty/rptr_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_r2w/wq1_rptr_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_elink_mopshub_board_v1_clk_wiz_s1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_elink_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns - clk_40_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        0.752ns  (logic 0.164ns (21.800%)  route 0.588ns (78.200%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.999ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.722ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.740 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.209    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       0.585    -0.598    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/rptr_empty/clk_40
    SLICE_X46Y108        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/rptr_empty/rptr_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y108        FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/rptr_empty/rptr_reg[16]/Q
                         net (fo=1, routed)           0.588     0.154    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_r2w/D[16]
    SLICE_X47Y108        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_r2w/wq1_rptr_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.871    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.332    -2.462 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.579    -1.883    mopshub_board_v1_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.854 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout5_buf/O
                         net (fo=535, routed)         0.855    -0.999    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_r2w/clk_elink
    SLICE_X47Y108        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_r2w/wq1_rptr_reg[16]/C
                         clock pessimism              0.722    -0.277    
                         clock uncertainty            0.208    -0.069    
    SLICE_X47Y108        FDRE (Hold_fdre_C_D)         0.070     0.001    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_r2w/wq1_rptr_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.001    
                         arrival time                           0.154    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/rptr_empty/rptr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_r2w/wq1_rptr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_elink_mopshub_board_v1_clk_wiz_s1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_elink_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns - clk_40_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        0.679ns  (logic 0.148ns (21.812%)  route 0.531ns (78.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.998ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.722ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.740 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.209    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       0.585    -0.598    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/rptr_empty/clk_40
    SLICE_X46Y107        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/rptr_empty/rptr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y107        FDRE (Prop_fdre_C_Q)         0.148    -0.450 r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/rptr_empty/rptr_reg[11]/Q
                         net (fo=1, routed)           0.531     0.080    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_r2w/D[11]
    SLICE_X47Y106        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_r2w/wq1_rptr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.871    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.332    -2.462 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.579    -1.883    mopshub_board_v1_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.854 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout5_buf/O
                         net (fo=535, routed)         0.856    -0.998    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_r2w/clk_elink
    SLICE_X47Y106        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_r2w/wq1_rptr_reg[11]/C
                         clock pessimism              0.722    -0.276    
                         clock uncertainty            0.208    -0.068    
    SLICE_X47Y106        FDRE (Hold_fdre_C_D)        -0.006    -0.074    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_r2w/wq1_rptr_reg[11]
  -------------------------------------------------------------------
                         required time                          0.074    
                         arrival time                           0.080    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/rptr_empty/rptr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_r2w/wq1_rptr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_elink_mopshub_board_v1_clk_wiz_s1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_elink_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns - clk_40_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        0.732ns  (logic 0.141ns (19.256%)  route 0.591ns (80.744%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.998ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.722ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.740 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.209    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       0.585    -0.598    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/rptr_empty/clk_40
    SLICE_X43Y108        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/rptr_empty/rptr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y108        FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/rptr_empty/rptr_reg[6]/Q
                         net (fo=1, routed)           0.591     0.134    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_r2w/D[6]
    SLICE_X47Y106        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_r2w/wq1_rptr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.871    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.332    -2.462 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.579    -1.883    mopshub_board_v1_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.854 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout5_buf/O
                         net (fo=535, routed)         0.856    -0.998    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_r2w/clk_elink
    SLICE_X47Y106        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_r2w/wq1_rptr_reg[6]/C
                         clock pessimism              0.722    -0.276    
                         clock uncertainty            0.208    -0.068    
    SLICE_X47Y106        FDRE (Hold_fdre_C_D)         0.047    -0.021    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_r2w/wq1_rptr_reg[6]
  -------------------------------------------------------------------
                         required time                          0.021    
                         arrival time                           0.134    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/wptr_full/wptr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/sync_w2r/rq1_wptr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_elink_mopshub_board_v1_clk_wiz_s1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_elink_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns - clk_40_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        0.744ns  (logic 0.141ns (18.944%)  route 0.603ns (81.057%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.999ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.722ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.740 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.209    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       0.586    -0.597    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/wptr_full/clk_40
    SLICE_X57Y100        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/wptr_full/wptr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/wptr_full/wptr_reg[10]/Q
                         net (fo=1, routed)           0.603     0.147    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/sync_w2r/rq1_wptr_reg[18]_0[10]
    SLICE_X58Y101        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/sync_w2r/rq1_wptr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.871    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.332    -2.462 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.579    -1.883    mopshub_board_v1_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.854 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout5_buf/O
                         net (fo=535, routed)         0.855    -0.999    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/sync_w2r/clk_elink
    SLICE_X58Y101        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/sync_w2r/rq1_wptr_reg[10]/C
                         clock pessimism              0.722    -0.277    
                         clock uncertainty            0.208    -0.069    
    SLICE_X58Y101        FDRE (Hold_fdre_C_D)         0.061    -0.008    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/sync_w2r/rq1_wptr_reg[10]
  -------------------------------------------------------------------
                         required time                          0.008    
                         arrival time                           0.147    
  -------------------------------------------------------------------
                         slack                                  0.156    





---------------------------------------------------------------------------------------------------
From Clock:  clk_40_mopshub_board_v1_clk_wiz_s1_0
  To Clock:  clk_uart_mopshub_board_v1_clk_wiz_s1_0

Setup :          203  Failing Endpoints,  Worst Slack       -2.533ns,  Total Violation     -301.515ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.063ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.533ns  (required time - arrival time)
  Source:                 mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_20/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/mem_reg_0_6/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@43.359ns period=86.719ns})
  Path Group:             clk_uart_mopshub_board_v1_clk_wiz_s1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.781ns  (clk_uart_mopshub_board_v1_clk_wiz_s1_0 rise@1300.781ns - clk_40_mopshub_board_v1_clk_wiz_s1_0 rise@1300.000ns)
  Data Path Delay:        2.456ns  (logic 0.484ns (19.709%)  route 1.972ns (80.291%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns = ( 1299.206 - 1300.781 ) 
    Source Clock Delay      (SCD):    -1.359ns = ( 1298.641 - 1300.000 ) 
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                   1300.000  1300.000 r  
    R4                                                0.000  1300.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000  1300.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.858  1300.858 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065  1301.923    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273  1295.651 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524  1297.174    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081  1297.255 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       1.386  1298.641    mopshub_board_v1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X79Y100        FDRE                                         r  mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_20/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y100        FDRE (Prop_fdre_C_Q)         0.379  1299.020 f  mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_20/Q
                         net (fo=4, routed)           0.806  1299.826    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/mb_reset_repN_20_alias
    SLICE_X79Y98         LUT2 (Prop_lut2_I0_O)        0.105  1299.931 r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/mem_reg_0_6_i_1__0/O
                         net (fo=1, routed)           1.166  1301.097    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/p_1_in[6]
    RAMB36_X3Y19         RAMB36E1                                     r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/mem_reg_0_6/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                   1300.781  1300.781 r  
    R4                                                0.000  1300.781 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000  1300.781    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.819  1301.600 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004  1302.604    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.399  1296.204 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.452  1297.657    mopshub_board_v1_i/clk_wiz_s1/inst/clk_uart_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077  1297.734 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout6_buf/O
                         net (fo=187, routed)         1.472  1299.206    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/clk_uart
    RAMB36_X3Y19         RAMB36E1                                     r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/mem_reg_0_6/CLKARDCLK
                         clock pessimism              0.227  1299.433    
                         clock uncertainty           -0.229  1299.204    
    RAMB36_X3Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.641  1298.563    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/mem_reg_0_6
  -------------------------------------------------------------------
                         required time                       1298.563    
                         arrival time                       -1301.097    
  -------------------------------------------------------------------
                         slack                                 -2.533    

Slack (VIOLATED) :        -2.505ns  (required time - arrival time)
  Source:                 mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/mem_reg_0_1/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@43.359ns period=86.719ns})
  Path Group:             clk_uart_mopshub_board_v1_clk_wiz_s1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.781ns  (clk_uart_mopshub_board_v1_clk_wiz_s1_0 rise@1300.781ns - clk_40_mopshub_board_v1_clk_wiz_s1_0 rise@1300.000ns)
  Data Path Delay:        2.270ns  (logic 0.484ns (21.322%)  route 1.786ns (78.678%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.713ns = ( 1299.068 - 1300.781 ) 
    Source Clock Delay      (SCD):    -1.339ns = ( 1298.661 - 1300.000 ) 
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                   1300.000  1300.000 r  
    R4                                                0.000  1300.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000  1300.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.858  1300.858 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065  1301.923    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273  1295.651 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524  1297.174    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081  1297.255 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       1.406  1298.661    mopshub_board_v1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X63Y101        FDRE                                         r  mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y101        FDRE (Prop_fdre_C_Q)         0.379  1299.040 f  mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_1/Q
                         net (fo=99, routed)          0.944  1299.984    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/mb_reset_repN_1_alias
    SLICE_X62Y101        LUT2 (Prop_lut2_I0_O)        0.105  1300.089 r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/mem_reg_0_1_i_1__0/O
                         net (fo=1, routed)           0.842  1300.931    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/p_1_in[1]
    RAMB36_X3Y20         RAMB36E1                                     r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/mem_reg_0_1/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                   1300.781  1300.781 r  
    R4                                                0.000  1300.781 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000  1300.781    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.819  1301.600 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004  1302.604    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.399  1296.204 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.452  1297.657    mopshub_board_v1_i/clk_wiz_s1/inst/clk_uart_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077  1297.734 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout6_buf/O
                         net (fo=187, routed)         1.334  1299.068    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/clk_uart
    RAMB36_X3Y20         RAMB36E1                                     r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/mem_reg_0_1/CLKARDCLK
                         clock pessimism              0.227  1299.296    
                         clock uncertainty           -0.229  1299.067    
    RAMB36_X3Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.641  1298.426    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/mem_reg_0_1
  -------------------------------------------------------------------
                         required time                       1298.426    
                         arrival time                       -1300.931    
  -------------------------------------------------------------------
                         slack                                 -2.505    

Slack (VIOLATED) :        -2.502ns  (required time - arrival time)
  Source:                 mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_23/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/mem_reg_0_2/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@43.359ns period=86.719ns})
  Path Group:             clk_uart_mopshub_board_v1_clk_wiz_s1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.781ns  (clk_uart_mopshub_board_v1_clk_wiz_s1_0 rise@1300.781ns - clk_40_mopshub_board_v1_clk_wiz_s1_0 rise@1300.000ns)
  Data Path Delay:        2.270ns  (logic 0.484ns (21.321%)  route 1.786ns (78.679%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.588ns = ( 1299.194 - 1300.781 ) 
    Source Clock Delay      (SCD):    -1.217ns = ( 1298.783 - 1300.000 ) 
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                   1300.000  1300.000 r  
    R4                                                0.000  1300.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000  1300.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.858  1300.858 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065  1301.923    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273  1295.651 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524  1297.174    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081  1297.255 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       1.528  1298.783    mopshub_board_v1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X78Y91         FDRE                                         r  mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_23/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y91         FDRE (Prop_fdre_C_Q)         0.379  1299.162 f  mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_23/Q
                         net (fo=1, routed)           0.889  1300.051    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/mb_reset_repN_23_alias
    SLICE_X79Y91         LUT2 (Prop_lut2_I0_O)        0.105  1300.156 r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/mem_reg_0_2_i_1__1/O
                         net (fo=1, routed)           0.897  1301.053    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/p_1_in[2]
    RAMB36_X4Y18         RAMB36E1                                     r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/mem_reg_0_2/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                   1300.781  1300.781 r  
    R4                                                0.000  1300.781 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000  1300.781    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.819  1301.600 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004  1302.604    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.399  1296.204 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.452  1297.657    mopshub_board_v1_i/clk_wiz_s1/inst/clk_uart_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077  1297.734 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout6_buf/O
                         net (fo=187, routed)         1.460  1299.194    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/clk_uart
    RAMB36_X4Y18         RAMB36E1                                     r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/mem_reg_0_2/CLKARDCLK
                         clock pessimism              0.227  1299.421    
                         clock uncertainty           -0.229  1299.192    
    RAMB36_X4Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.641  1298.551    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/mem_reg_0_2
  -------------------------------------------------------------------
                         required time                       1298.551    
                         arrival time                       -1301.053    
  -------------------------------------------------------------------
                         slack                                 -2.502    

Slack (VIOLATED) :        -2.502ns  (required time - arrival time)
  Source:                 mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_21/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/mem_reg_0_3/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@43.359ns period=86.719ns})
  Path Group:             clk_uart_mopshub_board_v1_clk_wiz_s1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.781ns  (clk_uart_mopshub_board_v1_clk_wiz_s1_0 rise@1300.781ns - clk_40_mopshub_board_v1_clk_wiz_s1_0 rise@1300.000ns)
  Data Path Delay:        2.270ns  (logic 0.484ns (21.321%)  route 1.786ns (78.679%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.591ns = ( 1299.191 - 1300.781 ) 
    Source Clock Delay      (SCD):    -1.220ns = ( 1298.780 - 1300.000 ) 
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                   1300.000  1300.000 r  
    R4                                                0.000  1300.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000  1300.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.858  1300.858 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065  1301.923    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273  1295.651 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524  1297.174    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081  1297.255 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       1.525  1298.780    mopshub_board_v1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X78Y86         FDRE                                         r  mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_21/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y86         FDRE (Prop_fdre_C_Q)         0.379  1299.159 f  mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_21/Q
                         net (fo=1, routed)           0.889  1300.048    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/mb_reset_repN_21_alias
    SLICE_X79Y86         LUT2 (Prop_lut2_I0_O)        0.105  1300.153 r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/mem_reg_0_3_i_1__1/O
                         net (fo=1, routed)           0.897  1301.050    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/p_1_in[3]
    RAMB36_X4Y17         RAMB36E1                                     r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/mem_reg_0_3/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                   1300.781  1300.781 r  
    R4                                                0.000  1300.781 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000  1300.781    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.819  1301.600 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004  1302.604    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.399  1296.204 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.452  1297.657    mopshub_board_v1_i/clk_wiz_s1/inst/clk_uart_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077  1297.734 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout6_buf/O
                         net (fo=187, routed)         1.457  1299.191    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/clk_uart
    RAMB36_X4Y17         RAMB36E1                                     r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/mem_reg_0_3/CLKARDCLK
                         clock pessimism              0.227  1299.418    
                         clock uncertainty           -0.229  1299.189    
    RAMB36_X4Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.641  1298.548    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/mem_reg_0_3
  -------------------------------------------------------------------
                         required time                       1298.548    
                         arrival time                       -1301.050    
  -------------------------------------------------------------------
                         slack                                 -2.502    

Slack (VIOLATED) :        -2.468ns  (required time - arrival time)
  Source:                 mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_11/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/mem_reg_0_5/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@43.359ns period=86.719ns})
  Path Group:             clk_uart_mopshub_board_v1_clk_wiz_s1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.781ns  (clk_uart_mopshub_board_v1_clk_wiz_s1_0 rise@1300.781ns - clk_40_mopshub_board_v1_clk_wiz_s1_0 rise@1300.000ns)
  Data Path Delay:        2.241ns  (logic 0.484ns (21.595%)  route 1.757ns (78.405%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.725ns = ( 1299.057 - 1300.781 ) 
    Source Clock Delay      (SCD):    -1.359ns = ( 1298.641 - 1300.000 ) 
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                   1300.000  1300.000 r  
    R4                                                0.000  1300.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000  1300.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.858  1300.858 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065  1301.923    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273  1295.651 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524  1297.174    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081  1297.255 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       1.386  1298.641    mopshub_board_v1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X78Y102        FDRE                                         r  mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y102        FDRE (Prop_fdre_C_Q)         0.379  1299.020 f  mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_11/Q
                         net (fo=1, routed)           0.797  1299.817    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/mb_reset_repN_11_alias
    SLICE_X79Y102        LUT2 (Prop_lut2_I0_O)        0.105  1299.922 r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/mem_reg_0_5_i_1__1/O
                         net (fo=1, routed)           0.961  1300.882    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/p_1_in[5]
    RAMB36_X4Y20         RAMB36E1                                     r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/mem_reg_0_5/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                   1300.781  1300.781 r  
    R4                                                0.000  1300.781 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000  1300.781    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.819  1301.600 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004  1302.604    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.399  1296.204 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.452  1297.657    mopshub_board_v1_i/clk_wiz_s1/inst/clk_uart_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077  1297.734 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout6_buf/O
                         net (fo=187, routed)         1.322  1299.057    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/clk_uart
    RAMB36_X4Y20         RAMB36E1                                     r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/mem_reg_0_5/CLKARDCLK
                         clock pessimism              0.227  1299.284    
                         clock uncertainty           -0.229  1299.055    
    RAMB36_X4Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.641  1298.414    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/mem_reg_0_5
  -------------------------------------------------------------------
                         required time                       1298.414    
                         arrival time                       -1300.882    
  -------------------------------------------------------------------
                         slack                                 -2.468    

Slack (VIOLATED) :        -2.454ns  (required time - arrival time)
  Source:                 mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_12/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/mem_reg_0_4/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@43.359ns period=86.719ns})
  Path Group:             clk_uart_mopshub_board_v1_clk_wiz_s1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.781ns  (clk_uart_mopshub_board_v1_clk_wiz_s1_0 rise@1300.781ns - clk_40_mopshub_board_v1_clk_wiz_s1_0 rise@1300.000ns)
  Data Path Delay:        2.227ns  (logic 0.484ns (21.729%)  route 1.743ns (78.271%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.726ns = ( 1299.055 - 1300.781 ) 
    Source Clock Delay      (SCD):    -1.360ns = ( 1298.640 - 1300.000 ) 
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                   1300.000  1300.000 r  
    R4                                                0.000  1300.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000  1300.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.858  1300.858 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065  1301.923    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273  1295.651 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524  1297.174    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081  1297.255 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       1.385  1298.640    mopshub_board_v1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X77Y117        FDRE                                         r  mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y117        FDRE (Prop_fdre_C_Q)         0.379  1299.019 f  mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_12/Q
                         net (fo=29, routed)          0.741  1299.760    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/mb_reset_repN_12_alias
    SLICE_X75Y116        LUT2 (Prop_lut2_I0_O)        0.105  1299.865 r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/mem_reg_0_4_i_1__1/O
                         net (fo=1, routed)           1.003  1300.867    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/p_1_in[4]
    RAMB36_X4Y21         RAMB36E1                                     r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/mem_reg_0_4/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                   1300.781  1300.781 r  
    R4                                                0.000  1300.781 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000  1300.781    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.819  1301.600 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004  1302.604    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.399  1296.204 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.452  1297.657    mopshub_board_v1_i/clk_wiz_s1/inst/clk_uart_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077  1297.734 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout6_buf/O
                         net (fo=187, routed)         1.321  1299.056    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/clk_uart
    RAMB36_X4Y21         RAMB36E1                                     r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/mem_reg_0_4/CLKARDCLK
                         clock pessimism              0.227  1299.283    
                         clock uncertainty           -0.229  1299.054    
    RAMB36_X4Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.641  1298.413    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/mem_reg_0_4
  -------------------------------------------------------------------
                         required time                       1298.413    
                         arrival time                       -1300.867    
  -------------------------------------------------------------------
                         slack                                 -2.454    

Slack (VIOLATED) :        -2.453ns  (required time - arrival time)
  Source:                 mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/mem_reg_0_0/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@43.359ns period=86.719ns})
  Path Group:             clk_uart_mopshub_board_v1_clk_wiz_s1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.781ns  (clk_uart_mopshub_board_v1_clk_wiz_s1_0 rise@1300.781ns - clk_40_mopshub_board_v1_clk_wiz_s1_0 rise@1300.000ns)
  Data Path Delay:        2.343ns  (logic 0.484ns (20.656%)  route 1.859ns (79.344%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.588ns = ( 1299.194 - 1300.781 ) 
    Source Clock Delay      (SCD):    -1.339ns = ( 1298.661 - 1300.000 ) 
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                   1300.000  1300.000 r  
    R4                                                0.000  1300.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000  1300.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.858  1300.858 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065  1301.923    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273  1295.651 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524  1297.174    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081  1297.255 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       1.406  1298.661    mopshub_board_v1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X63Y101        FDRE                                         r  mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y101        FDRE (Prop_fdre_C_Q)         0.379  1299.040 f  mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_1/Q
                         net (fo=99, routed)          0.922  1299.962    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/mb_reset_repN_1_alias
    SLICE_X62Y96         LUT2 (Prop_lut2_I0_O)        0.105  1300.067 r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/mem_reg_0_0_i_3__1/O
                         net (fo=1, routed)           0.937  1301.004    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/p_1_in[0]
    RAMB36_X4Y19         RAMB36E1                                     r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/mem_reg_0_0/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                   1300.781  1300.781 r  
    R4                                                0.000  1300.781 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000  1300.781    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.819  1301.600 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004  1302.604    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.399  1296.204 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.452  1297.657    mopshub_board_v1_i/clk_wiz_s1/inst/clk_uart_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077  1297.734 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout6_buf/O
                         net (fo=187, routed)         1.460  1299.194    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/clk_uart
    RAMB36_X4Y19         RAMB36E1                                     r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/mem_reg_0_0/CLKARDCLK
                         clock pessimism              0.227  1299.421    
                         clock uncertainty           -0.229  1299.192    
    RAMB36_X4Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.641  1298.551    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/mem_reg_0_0
  -------------------------------------------------------------------
                         required time                       1298.551    
                         arrival time                       -1301.004    
  -------------------------------------------------------------------
                         slack                                 -2.453    

Slack (VIOLATED) :        -2.359ns  (required time - arrival time)
  Source:                 mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_19/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/mem_reg_0_7/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@43.359ns period=86.719ns})
  Path Group:             clk_uart_mopshub_board_v1_clk_wiz_s1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.781ns  (clk_uart_mopshub_board_v1_clk_wiz_s1_0 rise@1300.781ns - clk_40_mopshub_board_v1_clk_wiz_s1_0 rise@1300.000ns)
  Data Path Delay:        2.132ns  (logic 0.538ns (25.232%)  route 1.594ns (74.768%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.729ns = ( 1299.052 - 1300.781 ) 
    Source Clock Delay      (SCD):    -1.363ns = ( 1298.637 - 1300.000 ) 
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                   1300.000  1300.000 r  
    R4                                                0.000  1300.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000  1300.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.858  1300.858 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065  1301.923    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273  1295.651 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524  1297.174    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081  1297.255 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       1.382  1298.637    mopshub_board_v1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X80Y111        FDRE                                         r  mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_19/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y111        FDRE (Prop_fdre_C_Q)         0.433  1299.070 f  mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_19/Q
                         net (fo=2, routed)           0.638  1299.708    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/mb_reset_repN_19_alias
    SLICE_X81Y111        LUT2 (Prop_lut2_I0_O)        0.105  1299.813 r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/mem_reg_0_7_i_1__1/O
                         net (fo=1, routed)           0.956  1300.769    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/p_1_in[7]
    RAMB36_X4Y22         RAMB36E1                                     r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/mem_reg_0_7/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                   1300.781  1300.781 r  
    R4                                                0.000  1300.781 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000  1300.781    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.819  1301.600 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004  1302.604    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.399  1296.204 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.452  1297.657    mopshub_board_v1_i/clk_wiz_s1/inst/clk_uart_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077  1297.734 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout6_buf/O
                         net (fo=187, routed)         1.318  1299.052    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/clk_uart
    RAMB36_X4Y22         RAMB36E1                                     r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/mem_reg_0_7/CLKARDCLK
                         clock pessimism              0.227  1299.280    
                         clock uncertainty           -0.229  1299.051    
    RAMB36_X4Y22         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.641  1298.410    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/mem_reg_0_7
  -------------------------------------------------------------------
                         required time                       1298.410    
                         arrival time                       -1300.769    
  -------------------------------------------------------------------
                         slack                                 -2.359    

Slack (VIOLATED) :        -2.008ns  (required time - arrival time)
  Source:                 mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/fifomem/mem_reg_0_2/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@43.359ns period=86.719ns})
  Path Group:             clk_uart_mopshub_board_v1_clk_wiz_s1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.781ns  (clk_uart_mopshub_board_v1_clk_wiz_s1_0 rise@1300.781ns - clk_40_mopshub_board_v1_clk_wiz_s1_0 rise@1300.000ns)
  Data Path Delay:        2.034ns  (logic 0.484ns (23.800%)  route 1.550ns (76.200%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.736ns = ( 1299.045 - 1300.781 ) 
    Source Clock Delay      (SCD):    -1.369ns = ( 1298.631 - 1300.000 ) 
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                   1300.000  1300.000 r  
    R4                                                0.000  1300.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000  1300.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.858  1300.858 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065  1301.923    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273  1295.651 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524  1297.174    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081  1297.255 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       1.376  1298.631    mopshub_board_v1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X78Y132        FDRE                                         r  mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y132        FDRE (Prop_fdre_C_Q)         0.379  1299.010 r  mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_3/Q
                         net (fo=86, routed)          0.631  1299.641    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/mb_reset_repN_3_alias
    SLICE_X79Y132        LUT2 (Prop_lut2_I0_O)        0.105  1299.746 r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/mem_reg_0_0_i_2__1/O
                         net (fo=8, routed)           0.918  1300.665    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/fifomem/mem_reg_0_7_0
    RAMB36_X4Y23         RAMB36E1                                     r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/fifomem/mem_reg_0_2/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                   1300.781  1300.781 r  
    R4                                                0.000  1300.781 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000  1300.781    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.819  1301.600 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004  1302.604    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.399  1296.204 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.452  1297.657    mopshub_board_v1_i/clk_wiz_s1/inst/clk_uart_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077  1297.734 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout6_buf/O
                         net (fo=187, routed)         1.311  1299.045    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/fifomem/clk_uart
    RAMB36_X4Y23         RAMB36E1                                     r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/fifomem/mem_reg_0_2/CLKBWRCLK
                         clock pessimism              0.227  1299.272    
                         clock uncertainty           -0.229  1299.043    
    RAMB36_X4Y23         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.387  1298.656    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/fifomem/mem_reg_0_2
  -------------------------------------------------------------------
                         required time                       1298.656    
                         arrival time                       -1300.665    
  -------------------------------------------------------------------
                         slack                                 -2.008    

Slack (VIOLATED) :        -1.967ns  (required time - arrival time)
  Source:                 mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_17/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/mem_reg_0_4/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@43.359ns period=86.719ns})
  Path Group:             clk_uart_mopshub_board_v1_clk_wiz_s1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.781ns  (clk_uart_mopshub_board_v1_clk_wiz_s1_0 rise@1300.781ns - clk_40_mopshub_board_v1_clk_wiz_s1_0 rise@1300.000ns)
  Data Path Delay:        1.993ns  (logic 0.484ns (24.281%)  route 1.509ns (75.719%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.726ns = ( 1299.055 - 1300.781 ) 
    Source Clock Delay      (SCD):    -1.359ns = ( 1298.641 - 1300.000 ) 
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                   1300.000  1300.000 r  
    R4                                                0.000  1300.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000  1300.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.858  1300.858 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065  1301.923    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273  1295.651 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524  1297.174    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081  1297.255 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       1.386  1298.641    mopshub_board_v1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X79Y105        FDRE                                         r  mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_17/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y105        FDRE (Prop_fdre_C_Q)         0.379  1299.020 r  mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_17/Q
                         net (fo=2, routed)           0.670  1299.690    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/mb_reset_repN_17_alias
    SLICE_X78Y106        LUT3 (Prop_lut3_I0_O)        0.105  1299.795 r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/mem_reg_0_0_i_1__2_replica_2/O
                         net (fo=1, routed)           0.839  1300.634    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/WEA[0]_repN_2_alias
    RAMB36_X4Y21         RAMB36E1                                     r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/mem_reg_0_4/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                   1300.781  1300.781 r  
    R4                                                0.000  1300.781 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000  1300.781    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.819  1301.600 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004  1302.604    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.399  1296.204 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.452  1297.657    mopshub_board_v1_i/clk_wiz_s1/inst/clk_uart_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077  1297.734 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout6_buf/O
                         net (fo=187, routed)         1.321  1299.056    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/clk_uart
    RAMB36_X4Y21         RAMB36E1                                     r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/mem_reg_0_4/CLKARDCLK
                         clock pessimism              0.227  1299.283    
                         clock uncertainty           -0.229  1299.054    
    RAMB36_X4Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387  1298.667    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/mem_reg_0_4
  -------------------------------------------------------------------
                         required time                       1298.667    
                         arrival time                       -1300.634    
  -------------------------------------------------------------------
                         slack                                 -1.967    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/wptr_full/wptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_w2r/rq1_wptr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@43.359ns period=86.719ns})
  Path Group:             clk_uart_mopshub_board_v1_clk_wiz_s1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns - clk_40_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        0.666ns  (logic 0.141ns (21.164%)  route 0.525ns (78.836%))
  Logic Levels:           0  
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.015ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.722ns
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.740 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.209    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       0.561    -0.622    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/wptr_full/clk_40
    SLICE_X83Y115        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/wptr_full/wptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y115        FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/wptr_full/wptr_reg[0]/Q
                         net (fo=1, routed)           0.525     0.044    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_w2r/Q[0]
    SLICE_X77Y113        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_w2r/rq1_wptr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.871    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.332    -2.462 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.579    -1.883    mopshub_board_v1_i/clk_wiz_s1/inst/clk_uart_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.854 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout6_buf/O
                         net (fo=187, routed)         0.839    -1.015    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_w2r/clk_uart
    SLICE_X77Y113        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_w2r/rq1_wptr_reg[0]/C
                         clock pessimism              0.722    -0.293    
                         clock uncertainty            0.229    -0.065    
    SLICE_X77Y113        FDRE (Hold_fdre_C_D)         0.046    -0.019    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_w2r/rq1_wptr_reg[0]
  -------------------------------------------------------------------
                         required time                          0.019    
                         arrival time                           0.044    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/wptr_full/wptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_w2r/rq1_wptr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@43.359ns period=86.719ns})
  Path Group:             clk_uart_mopshub_board_v1_clk_wiz_s1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns - clk_40_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.128ns (20.001%)  route 0.512ns (79.999%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.015ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.722ns
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.740 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.209    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       0.569    -0.614    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/wptr_full/clk_40
    SLICE_X77Y114        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/wptr_full/wptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y114        FDRE (Prop_fdre_C_Q)         0.128    -0.486 r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/wptr_full/wptr_reg[2]/Q
                         net (fo=1, routed)           0.512     0.026    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_w2r/Q[2]
    SLICE_X77Y113        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_w2r/rq1_wptr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.871    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.332    -2.462 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.579    -1.883    mopshub_board_v1_i/clk_wiz_s1/inst/clk_uart_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.854 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout6_buf/O
                         net (fo=187, routed)         0.839    -1.015    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_w2r/clk_uart
    SLICE_X77Y113        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_w2r/rq1_wptr_reg[2]/C
                         clock pessimism              0.722    -0.293    
                         clock uncertainty            0.229    -0.065    
    SLICE_X77Y113        FDRE (Hold_fdre_C_D)         0.021    -0.044    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_w2r/rq1_wptr_reg[2]
  -------------------------------------------------------------------
                         required time                          0.044    
                         arrival time                           0.026    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_15/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_r2w/wq1_rptr_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@43.359ns period=86.719ns})
  Path Group:             clk_uart_mopshub_board_v1_clk_wiz_s1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns - clk_40_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        0.598ns  (logic 0.141ns (23.575%)  route 0.457ns (76.425%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.024ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.722ns
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.740 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.209    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       0.567    -0.616    mopshub_board_v1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X77Y117        FDRE                                         r  mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_15/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y117        FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_15/Q
                         net (fo=18, routed)          0.457    -0.018    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_r2w/mb_reset_repN_15_alias
    SLICE_X75Y123        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_r2w/wq1_rptr_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.871    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.332    -2.462 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.579    -1.883    mopshub_board_v1_i/clk_wiz_s1/inst/clk_uart_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.854 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout6_buf/O
                         net (fo=187, routed)         0.830    -1.024    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_r2w/clk_uart
    SLICE_X75Y123        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_r2w/wq1_rptr_reg[10]/C
                         clock pessimism              0.722    -0.302    
                         clock uncertainty            0.229    -0.074    
    SLICE_X75Y123        FDRE (Hold_fdre_C_R)        -0.018    -0.092    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_r2w/wq1_rptr_reg[10]
  -------------------------------------------------------------------
                         required time                          0.092    
                         arrival time                          -0.018    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_15/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_r2w/wq1_rptr_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@43.359ns period=86.719ns})
  Path Group:             clk_uart_mopshub_board_v1_clk_wiz_s1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns - clk_40_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        0.598ns  (logic 0.141ns (23.575%)  route 0.457ns (76.425%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.024ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.722ns
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.740 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.209    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       0.567    -0.616    mopshub_board_v1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X77Y117        FDRE                                         r  mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_15/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y117        FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_15/Q
                         net (fo=18, routed)          0.457    -0.018    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_r2w/mb_reset_repN_15_alias
    SLICE_X75Y123        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_r2w/wq1_rptr_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.871    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.332    -2.462 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.579    -1.883    mopshub_board_v1_i/clk_wiz_s1/inst/clk_uart_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.854 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout6_buf/O
                         net (fo=187, routed)         0.830    -1.024    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_r2w/clk_uart
    SLICE_X75Y123        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_r2w/wq1_rptr_reg[11]/C
                         clock pessimism              0.722    -0.302    
                         clock uncertainty            0.229    -0.074    
    SLICE_X75Y123        FDRE (Hold_fdre_C_R)        -0.018    -0.092    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_r2w/wq1_rptr_reg[11]
  -------------------------------------------------------------------
                         required time                          0.092    
                         arrival time                          -0.018    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_15/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_r2w/wq1_rptr_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@43.359ns period=86.719ns})
  Path Group:             clk_uart_mopshub_board_v1_clk_wiz_s1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns - clk_40_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        0.598ns  (logic 0.141ns (23.575%)  route 0.457ns (76.425%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.024ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.722ns
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.740 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.209    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       0.567    -0.616    mopshub_board_v1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X77Y117        FDRE                                         r  mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_15/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y117        FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_15/Q
                         net (fo=18, routed)          0.457    -0.018    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_r2w/mb_reset_repN_15_alias
    SLICE_X75Y123        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_r2w/wq1_rptr_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.871    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.332    -2.462 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.579    -1.883    mopshub_board_v1_i/clk_wiz_s1/inst/clk_uart_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.854 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout6_buf/O
                         net (fo=187, routed)         0.830    -1.024    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_r2w/clk_uart
    SLICE_X75Y123        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_r2w/wq1_rptr_reg[15]/C
                         clock pessimism              0.722    -0.302    
                         clock uncertainty            0.229    -0.074    
    SLICE_X75Y123        FDRE (Hold_fdre_C_R)        -0.018    -0.092    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_r2w/wq1_rptr_reg[15]
  -------------------------------------------------------------------
                         required time                          0.092    
                         arrival time                          -0.018    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_15/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_r2w/wq1_rptr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@43.359ns period=86.719ns})
  Path Group:             clk_uart_mopshub_board_v1_clk_wiz_s1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns - clk_40_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        0.598ns  (logic 0.141ns (23.575%)  route 0.457ns (76.425%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.024ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.722ns
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.740 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.209    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       0.567    -0.616    mopshub_board_v1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X77Y117        FDRE                                         r  mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_15/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y117        FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_15/Q
                         net (fo=18, routed)          0.457    -0.018    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_r2w/mb_reset_repN_15_alias
    SLICE_X75Y123        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_r2w/wq1_rptr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.871    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.332    -2.462 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.579    -1.883    mopshub_board_v1_i/clk_wiz_s1/inst/clk_uart_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.854 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout6_buf/O
                         net (fo=187, routed)         0.830    -1.024    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_r2w/clk_uart
    SLICE_X75Y123        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_r2w/wq1_rptr_reg[1]/C
                         clock pessimism              0.722    -0.302    
                         clock uncertainty            0.229    -0.074    
    SLICE_X75Y123        FDRE (Hold_fdre_C_R)        -0.018    -0.092    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_r2w/wq1_rptr_reg[1]
  -------------------------------------------------------------------
                         required time                          0.092    
                         arrival time                          -0.018    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_15/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_r2w/wq2_rptr_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@43.359ns period=86.719ns})
  Path Group:             clk_uart_mopshub_board_v1_clk_wiz_s1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns - clk_40_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        0.598ns  (logic 0.141ns (23.575%)  route 0.457ns (76.425%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.024ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.722ns
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.740 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.209    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       0.567    -0.616    mopshub_board_v1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X77Y117        FDRE                                         r  mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_15/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y117        FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_15/Q
                         net (fo=18, routed)          0.457    -0.018    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_r2w/mb_reset_repN_15_alias
    SLICE_X75Y123        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_r2w/wq2_rptr_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.871    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.332    -2.462 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.579    -1.883    mopshub_board_v1_i/clk_wiz_s1/inst/clk_uart_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.854 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout6_buf/O
                         net (fo=187, routed)         0.830    -1.024    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_r2w/clk_uart
    SLICE_X75Y123        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_r2w/wq2_rptr_reg[10]/C
                         clock pessimism              0.722    -0.302    
                         clock uncertainty            0.229    -0.074    
    SLICE_X75Y123        FDRE (Hold_fdre_C_R)        -0.018    -0.092    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_r2w/wq2_rptr_reg[10]
  -------------------------------------------------------------------
                         required time                          0.092    
                         arrival time                          -0.018    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_15/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rptr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@43.359ns period=86.719ns})
  Path Group:             clk_uart_mopshub_board_v1_clk_wiz_s1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns - clk_40_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        0.598ns  (logic 0.141ns (23.575%)  route 0.457ns (76.425%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.024ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.722ns
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.740 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.209    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       0.567    -0.616    mopshub_board_v1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X77Y117        FDRE                                         r  mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_15/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y117        FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_15/Q
                         net (fo=18, routed)          0.457    -0.018    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/mb_reset_repN_15_alias
    SLICE_X75Y123        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rptr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.871    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.332    -2.462 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.579    -1.883    mopshub_board_v1_i/clk_wiz_s1/inst/clk_uart_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.854 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout6_buf/O
                         net (fo=187, routed)         0.830    -1.024    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/clk_uart
    SLICE_X75Y123        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rptr_reg[1]/C
                         clock pessimism              0.722    -0.302    
                         clock uncertainty            0.229    -0.074    
    SLICE_X75Y123        FDRE (Hold_fdre_C_R)        -0.018    -0.092    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rptr_reg[1]
  -------------------------------------------------------------------
                         required time                          0.092    
                         arrival time                          -0.018    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_15/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rptr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@43.359ns period=86.719ns})
  Path Group:             clk_uart_mopshub_board_v1_clk_wiz_s1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns - clk_40_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        0.598ns  (logic 0.141ns (23.575%)  route 0.457ns (76.425%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.024ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.722ns
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.740 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.209    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       0.567    -0.616    mopshub_board_v1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X77Y117        FDRE                                         r  mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_15/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y117        FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_15/Q
                         net (fo=18, routed)          0.457    -0.018    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/mb_reset_repN_15_alias
    SLICE_X75Y123        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rptr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.871    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.332    -2.462 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.579    -1.883    mopshub_board_v1_i/clk_wiz_s1/inst/clk_uart_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.854 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout6_buf/O
                         net (fo=187, routed)         0.830    -1.024    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/clk_uart
    SLICE_X75Y123        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rptr_reg[2]/C
                         clock pessimism              0.722    -0.302    
                         clock uncertainty            0.229    -0.074    
    SLICE_X75Y123        FDRE (Hold_fdre_C_R)        -0.018    -0.092    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rptr_reg[2]
  -------------------------------------------------------------------
                         required time                          0.092    
                         arrival time                          -0.018    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_15/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_w2r/rq2_wptr_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@43.359ns period=86.719ns})
  Path Group:             clk_uart_mopshub_board_v1_clk_wiz_s1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns - clk_40_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        0.598ns  (logic 0.141ns (23.575%)  route 0.457ns (76.425%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.024ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.722ns
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.740 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.209    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       0.567    -0.616    mopshub_board_v1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X77Y117        FDRE                                         r  mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_15/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y117        FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_15/Q
                         net (fo=18, routed)          0.457    -0.018    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_w2r/mb_reset_repN_15_alias
    SLICE_X75Y123        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_w2r/rq2_wptr_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.871    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.332    -2.462 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.579    -1.883    mopshub_board_v1_i/clk_wiz_s1/inst/clk_uart_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.854 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout6_buf/O
                         net (fo=187, routed)         0.830    -1.024    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_w2r/clk_uart
    SLICE_X75Y123        FDRE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_w2r/rq2_wptr_reg[9]/C
                         clock pessimism              0.722    -0.302    
                         clock uncertainty            0.229    -0.074    
    SLICE_X75Y123        FDRE (Hold_fdre_C_R)        -0.018    -0.092    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_w2r/rq2_wptr_reg[9]
  -------------------------------------------------------------------
                         required time                          0.092    
                         arrival time                          -0.018    
  -------------------------------------------------------------------
                         slack                                  0.074    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100_mopshub_board_v1_clk_wiz_0_0
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack        9.017ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.017ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_mopshub_board_v1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.781ns  (logic 0.398ns (50.964%)  route 0.383ns (49.036%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y100                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X10Y100        FDCE (Prop_fdce_C_Q)         0.398     0.398 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.383     0.781    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X11Y99         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X11Y99         FDCE (Setup_fdce_C_D)       -0.202     9.798    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          9.798    
                         arrival time                          -0.781    
  -------------------------------------------------------------------
                         slack                                  9.017    

Slack (MET) :             9.039ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_mopshub_board_v1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.888ns  (logic 0.433ns (48.783%)  route 0.455ns (51.217%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y100                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X10Y100        FDCE (Prop_fdce_C_Q)         0.433     0.433 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.455     0.888    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X11Y100        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X11Y100        FDCE (Setup_fdce_C_D)       -0.073     9.927    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.927    
                         arrival time                          -0.888    
  -------------------------------------------------------------------
                         slack                                  9.039    

Slack (MET) :             9.074ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_mopshub_board_v1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.851ns  (logic 0.379ns (44.512%)  route 0.472ns (55.488%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y100                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X13Y100        FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.472     0.851    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X11Y100        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X11Y100        FDCE (Setup_fdce_C_D)       -0.075     9.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.925    
                         arrival time                          -0.851    
  -------------------------------------------------------------------
                         slack                                  9.074    

Slack (MET) :             9.098ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_mopshub_board_v1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.869ns  (logic 0.379ns (43.596%)  route 0.490ns (56.404%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X4Y99          FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.490     0.869    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X2Y101         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X2Y101         FDCE (Setup_fdce_C_D)       -0.033     9.967    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.967    
                         arrival time                          -0.869    
  -------------------------------------------------------------------
                         slack                                  9.098    

Slack (MET) :             9.101ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_mopshub_board_v1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.689ns  (logic 0.348ns (50.539%)  route 0.341ns (49.461%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X3Y100         FDCE (Prop_fdce_C_Q)         0.348     0.348 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.341     0.689    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X1Y100         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X1Y100         FDCE (Setup_fdce_C_D)       -0.210     9.790    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          9.790    
                         arrival time                          -0.689    
  -------------------------------------------------------------------
                         slack                                  9.101    

Slack (MET) :             9.112ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_mopshub_board_v1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.722ns  (logic 0.348ns (48.200%)  route 0.374ns (51.800%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X4Y99          FDCE (Prop_fdce_C_Q)         0.348     0.348 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.374     0.722    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X2Y101         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X2Y101         FDCE (Setup_fdce_C_D)       -0.166     9.834    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.834    
                         arrival time                          -0.722    
  -------------------------------------------------------------------
                         slack                                  9.112    

Slack (MET) :             9.172ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_mopshub_board_v1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.753ns  (logic 0.379ns (50.315%)  route 0.374ns (49.685%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y100                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X13Y100        FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.374     0.753    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X11Y99         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X11Y99         FDCE (Setup_fdce_C_D)       -0.075     9.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          9.925    
                         arrival time                          -0.753    
  -------------------------------------------------------------------
                         slack                                  9.172    

Slack (MET) :             9.214ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_mopshub_board_v1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.755ns  (logic 0.379ns (50.182%)  route 0.376ns (49.818%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X3Y100         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.376     0.755    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X2Y101         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X2Y101         FDCE (Setup_fdce_C_D)       -0.031     9.969    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          9.969    
                         arrival time                          -0.755    
  -------------------------------------------------------------------
                         slack                                  9.214    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_100_mopshub_board_v1_clk_wiz_0_0
  To Clock:  clk_100_mopshub_board_v1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        7.391ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.218ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.391ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_mopshub_board_v1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[4]/CLR
                            (recovery check against rising-edge clock clk_100_mopshub_board_v1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_mopshub_board_v1_clk_wiz_0_0 rise@10.000ns - clk_100_mopshub_board_v1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.142ns  (logic 0.433ns (20.218%)  route 1.709ns (79.782%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.361ns = ( 12.361 - 10.000 ) 
    Source Clock Delay      (SCD):    3.006ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_mopshub_board_v1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.858     0.858 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.923    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.350 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.826    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -2.745 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       1.804    -0.941    mopshub_board_v1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    -0.864 r  mopshub_board_v1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290     1.426    mopshub_board_v1_i/clk_wiz_0/inst/clk_100_mopshub_board_v1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.507 r  mopshub_board_v1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2400, routed)        1.499     3.006    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X20Y103        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y103        FDRE (Prop_fdre_C_Q)         0.433     3.439 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.709     5.148    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X15Y100        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_mopshub_board_v1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.819    10.819 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.823    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399     5.423 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     6.876    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     6.953 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       1.687     8.640    mopshub_board_v1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.713 r  mopshub_board_v1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    10.893    mopshub_board_v1_i/clk_wiz_0/inst/clk_100_mopshub_board_v1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    10.970 r  mopshub_board_v1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2400, routed)        1.391    12.361    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X15Y100        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[4]/C
                         clock pessimism              0.603    12.964    
                         clock uncertainty           -0.094    12.870    
    SLICE_X15Y100        FDCE (Recov_fdce_C_CLR)     -0.331    12.539    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[4]
  -------------------------------------------------------------------
                         required time                         12.539    
                         arrival time                          -5.148    
  -------------------------------------------------------------------
                         slack                                  7.391    

Slack (MET) :             7.391ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_mopshub_board_v1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[5]/CLR
                            (recovery check against rising-edge clock clk_100_mopshub_board_v1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_mopshub_board_v1_clk_wiz_0_0 rise@10.000ns - clk_100_mopshub_board_v1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.142ns  (logic 0.433ns (20.218%)  route 1.709ns (79.782%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.361ns = ( 12.361 - 10.000 ) 
    Source Clock Delay      (SCD):    3.006ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_mopshub_board_v1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.858     0.858 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.923    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.350 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.826    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -2.745 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       1.804    -0.941    mopshub_board_v1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    -0.864 r  mopshub_board_v1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290     1.426    mopshub_board_v1_i/clk_wiz_0/inst/clk_100_mopshub_board_v1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.507 r  mopshub_board_v1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2400, routed)        1.499     3.006    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X20Y103        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y103        FDRE (Prop_fdre_C_Q)         0.433     3.439 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.709     5.148    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X15Y100        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_mopshub_board_v1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.819    10.819 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.823    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399     5.423 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     6.876    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     6.953 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       1.687     8.640    mopshub_board_v1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.713 r  mopshub_board_v1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    10.893    mopshub_board_v1_i/clk_wiz_0/inst/clk_100_mopshub_board_v1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    10.970 r  mopshub_board_v1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2400, routed)        1.391    12.361    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X15Y100        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[5]/C
                         clock pessimism              0.603    12.964    
                         clock uncertainty           -0.094    12.870    
    SLICE_X15Y100        FDCE (Recov_fdce_C_CLR)     -0.331    12.539    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[5]
  -------------------------------------------------------------------
                         required time                         12.539    
                         arrival time                          -5.148    
  -------------------------------------------------------------------
                         slack                                  7.391    

Slack (MET) :             7.391ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_mopshub_board_v1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[8]/CLR
                            (recovery check against rising-edge clock clk_100_mopshub_board_v1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_mopshub_board_v1_clk_wiz_0_0 rise@10.000ns - clk_100_mopshub_board_v1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.142ns  (logic 0.433ns (20.218%)  route 1.709ns (79.782%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.361ns = ( 12.361 - 10.000 ) 
    Source Clock Delay      (SCD):    3.006ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_mopshub_board_v1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.858     0.858 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.923    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.350 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.826    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -2.745 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       1.804    -0.941    mopshub_board_v1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    -0.864 r  mopshub_board_v1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290     1.426    mopshub_board_v1_i/clk_wiz_0/inst/clk_100_mopshub_board_v1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.507 r  mopshub_board_v1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2400, routed)        1.499     3.006    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X20Y103        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y103        FDRE (Prop_fdre_C_Q)         0.433     3.439 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.709     5.148    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X15Y100        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_mopshub_board_v1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.819    10.819 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.823    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399     5.423 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     6.876    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     6.953 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       1.687     8.640    mopshub_board_v1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.713 r  mopshub_board_v1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    10.893    mopshub_board_v1_i/clk_wiz_0/inst/clk_100_mopshub_board_v1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    10.970 r  mopshub_board_v1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2400, routed)        1.391    12.361    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X15Y100        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[8]/C
                         clock pessimism              0.603    12.964    
                         clock uncertainty           -0.094    12.870    
    SLICE_X15Y100        FDCE (Recov_fdce_C_CLR)     -0.331    12.539    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[8]
  -------------------------------------------------------------------
                         required time                         12.539    
                         arrival time                          -5.148    
  -------------------------------------------------------------------
                         slack                                  7.391    

Slack (MET) :             7.430ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_mopshub_board_v1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[13]/CLR
                            (recovery check against rising-edge clock clk_100_mopshub_board_v1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_mopshub_board_v1_clk_wiz_0_0 rise@10.000ns - clk_100_mopshub_board_v1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.142ns  (logic 0.433ns (20.218%)  route 1.709ns (79.782%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.361ns = ( 12.361 - 10.000 ) 
    Source Clock Delay      (SCD):    3.006ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_mopshub_board_v1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.858     0.858 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.923    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.350 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.826    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -2.745 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       1.804    -0.941    mopshub_board_v1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    -0.864 r  mopshub_board_v1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290     1.426    mopshub_board_v1_i/clk_wiz_0/inst/clk_100_mopshub_board_v1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.507 r  mopshub_board_v1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2400, routed)        1.499     3.006    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X20Y103        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y103        FDRE (Prop_fdre_C_Q)         0.433     3.439 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.709     5.148    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X14Y100        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_mopshub_board_v1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.819    10.819 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.823    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399     5.423 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     6.876    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     6.953 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       1.687     8.640    mopshub_board_v1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.713 r  mopshub_board_v1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    10.893    mopshub_board_v1_i/clk_wiz_0/inst/clk_100_mopshub_board_v1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    10.970 r  mopshub_board_v1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2400, routed)        1.391    12.361    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X14Y100        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[13]/C
                         clock pessimism              0.603    12.964    
                         clock uncertainty           -0.094    12.870    
    SLICE_X14Y100        FDCE (Recov_fdce_C_CLR)     -0.292    12.578    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[13]
  -------------------------------------------------------------------
                         required time                         12.578    
                         arrival time                          -5.148    
  -------------------------------------------------------------------
                         slack                                  7.430    

Slack (MET) :             7.464ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_mopshub_board_v1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[12]/CLR
                            (recovery check against rising-edge clock clk_100_mopshub_board_v1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_mopshub_board_v1_clk_wiz_0_0 rise@10.000ns - clk_100_mopshub_board_v1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.142ns  (logic 0.433ns (20.218%)  route 1.709ns (79.782%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.361ns = ( 12.361 - 10.000 ) 
    Source Clock Delay      (SCD):    3.006ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_mopshub_board_v1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.858     0.858 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.923    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.350 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.826    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -2.745 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       1.804    -0.941    mopshub_board_v1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    -0.864 r  mopshub_board_v1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290     1.426    mopshub_board_v1_i/clk_wiz_0/inst/clk_100_mopshub_board_v1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.507 r  mopshub_board_v1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2400, routed)        1.499     3.006    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X20Y103        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y103        FDRE (Prop_fdre_C_Q)         0.433     3.439 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.709     5.148    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X14Y100        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_mopshub_board_v1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.819    10.819 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.823    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399     5.423 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     6.876    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     6.953 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       1.687     8.640    mopshub_board_v1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.713 r  mopshub_board_v1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    10.893    mopshub_board_v1_i/clk_wiz_0/inst/clk_100_mopshub_board_v1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    10.970 r  mopshub_board_v1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2400, routed)        1.391    12.361    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X14Y100        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[12]/C
                         clock pessimism              0.603    12.964    
                         clock uncertainty           -0.094    12.870    
    SLICE_X14Y100        FDCE (Recov_fdce_C_CLR)     -0.258    12.612    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[12]
  -------------------------------------------------------------------
                         required time                         12.612    
                         arrival time                          -5.148    
  -------------------------------------------------------------------
                         slack                                  7.464    

Slack (MET) :             7.464ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_mopshub_board_v1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]/CLR
                            (recovery check against rising-edge clock clk_100_mopshub_board_v1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_mopshub_board_v1_clk_wiz_0_0 rise@10.000ns - clk_100_mopshub_board_v1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.142ns  (logic 0.433ns (20.218%)  route 1.709ns (79.782%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.361ns = ( 12.361 - 10.000 ) 
    Source Clock Delay      (SCD):    3.006ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_mopshub_board_v1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.858     0.858 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.923    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.350 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.826    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -2.745 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       1.804    -0.941    mopshub_board_v1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    -0.864 r  mopshub_board_v1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290     1.426    mopshub_board_v1_i/clk_wiz_0/inst/clk_100_mopshub_board_v1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.507 r  mopshub_board_v1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2400, routed)        1.499     3.006    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X20Y103        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y103        FDRE (Prop_fdre_C_Q)         0.433     3.439 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.709     5.148    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X14Y100        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_mopshub_board_v1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.819    10.819 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.823    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399     5.423 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     6.876    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     6.953 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       1.687     8.640    mopshub_board_v1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.713 r  mopshub_board_v1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    10.893    mopshub_board_v1_i/clk_wiz_0/inst/clk_100_mopshub_board_v1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    10.970 r  mopshub_board_v1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2400, routed)        1.391    12.361    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X14Y100        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]/C
                         clock pessimism              0.603    12.964    
                         clock uncertainty           -0.094    12.870    
    SLICE_X14Y100        FDCE (Recov_fdce_C_CLR)     -0.258    12.612    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]
  -------------------------------------------------------------------
                         required time                         12.612    
                         arrival time                          -5.148    
  -------------------------------------------------------------------
                         slack                                  7.464    

Slack (MET) :             7.731ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_mopshub_board_v1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_100_mopshub_board_v1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_mopshub_board_v1_clk_wiz_0_0 rise@10.000ns - clk_100_mopshub_board_v1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.841ns  (logic 0.630ns (34.225%)  route 1.211ns (65.775%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.500ns = ( 12.500 - 10.000 ) 
    Source Clock Delay      (SCD):    3.152ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_mopshub_board_v1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.858     0.858 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.923    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.350 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.826    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -2.745 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       1.804    -0.941    mopshub_board_v1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    -0.864 r  mopshub_board_v1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290     1.426    mopshub_board_v1_i/clk_wiz_0/inst/clk_100_mopshub_board_v1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.507 r  mopshub_board_v1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2400, routed)        1.645     3.152    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X12Y97         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y97         FDRE (Prop_fdre_C_Q)         0.398     3.550 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.691     4.241    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X12Y97         LUT2 (Prop_lut2_I1_O)        0.232     4.473 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.520     4.993    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X11Y98         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_mopshub_board_v1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.819    10.819 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.823    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399     5.423 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     6.876    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     6.953 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       1.687     8.640    mopshub_board_v1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.713 r  mopshub_board_v1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    10.893    mopshub_board_v1_i/clk_wiz_0/inst/clk_100_mopshub_board_v1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    10.970 r  mopshub_board_v1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2400, routed)        1.530    12.500    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X11Y98         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.610    13.110    
                         clock uncertainty           -0.094    13.016    
    SLICE_X11Y98         FDPE (Recov_fdpe_C_PRE)     -0.292    12.724    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.724    
                         arrival time                          -4.993    
  -------------------------------------------------------------------
                         slack                                  7.731    

Slack (MET) :             7.731ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_mopshub_board_v1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_100_mopshub_board_v1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_mopshub_board_v1_clk_wiz_0_0 rise@10.000ns - clk_100_mopshub_board_v1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.841ns  (logic 0.630ns (34.225%)  route 1.211ns (65.775%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.500ns = ( 12.500 - 10.000 ) 
    Source Clock Delay      (SCD):    3.152ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_mopshub_board_v1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.858     0.858 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.923    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.350 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.826    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -2.745 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       1.804    -0.941    mopshub_board_v1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    -0.864 r  mopshub_board_v1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290     1.426    mopshub_board_v1_i/clk_wiz_0/inst/clk_100_mopshub_board_v1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.507 r  mopshub_board_v1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2400, routed)        1.645     3.152    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X12Y97         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y97         FDRE (Prop_fdre_C_Q)         0.398     3.550 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.691     4.241    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X12Y97         LUT2 (Prop_lut2_I1_O)        0.232     4.473 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.520     4.993    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X11Y98         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_mopshub_board_v1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.819    10.819 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.823    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399     5.423 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     6.876    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     6.953 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       1.687     8.640    mopshub_board_v1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.713 r  mopshub_board_v1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    10.893    mopshub_board_v1_i/clk_wiz_0/inst/clk_100_mopshub_board_v1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    10.970 r  mopshub_board_v1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2400, routed)        1.530    12.500    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X11Y98         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.610    13.110    
                         clock uncertainty           -0.094    13.016    
    SLICE_X11Y98         FDPE (Recov_fdpe_C_PRE)     -0.292    12.724    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         12.724    
                         arrival time                          -4.993    
  -------------------------------------------------------------------
                         slack                                  7.731    

Slack (MET) :             7.738ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_mopshub_board_v1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_100_mopshub_board_v1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_mopshub_board_v1_clk_wiz_0_0 rise@10.000ns - clk_100_mopshub_board_v1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.848ns  (logic 0.630ns (34.090%)  route 1.218ns (65.910%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.498ns = ( 12.498 - 10.000 ) 
    Source Clock Delay      (SCD):    3.152ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_mopshub_board_v1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.858     0.858 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.923    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.350 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.826    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -2.745 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       1.804    -0.941    mopshub_board_v1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    -0.864 r  mopshub_board_v1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290     1.426    mopshub_board_v1_i/clk_wiz_0/inst/clk_100_mopshub_board_v1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.507 r  mopshub_board_v1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2400, routed)        1.645     3.152    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X12Y97         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y97         FDRE (Prop_fdre_C_Q)         0.398     3.550 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.691     4.241    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X12Y97         LUT2 (Prop_lut2_I1_O)        0.232     4.473 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.527     5.000    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X14Y98         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_mopshub_board_v1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.819    10.819 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.823    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399     5.423 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     6.876    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     6.953 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       1.687     8.640    mopshub_board_v1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.713 r  mopshub_board_v1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    10.893    mopshub_board_v1_i/clk_wiz_0/inst/clk_100_mopshub_board_v1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    10.970 r  mopshub_board_v1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2400, routed)        1.528    12.498    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X14Y98         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.626    13.124    
                         clock uncertainty           -0.094    13.030    
    SLICE_X14Y98         FDPE (Recov_fdpe_C_PRE)     -0.292    12.738    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         12.738    
                         arrival time                          -5.000    
  -------------------------------------------------------------------
                         slack                                  7.738    

Slack (MET) :             7.798ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_mopshub_board_v1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_100_mopshub_board_v1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_mopshub_board_v1_clk_wiz_0_0 rise@10.000ns - clk_100_mopshub_board_v1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.788ns  (logic 0.590ns (33.003%)  route 1.198ns (66.997%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.568ns = ( 12.568 - 10.000 ) 
    Source Clock Delay      (SCD):    3.220ns
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_mopshub_board_v1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.858     0.858 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.923    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.350 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.826    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -2.745 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       1.804    -0.941    mopshub_board_v1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    -0.864 r  mopshub_board_v1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290     1.426    mopshub_board_v1_i/clk_wiz_0/inst/clk_100_mopshub_board_v1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.507 r  mopshub_board_v1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2400, routed)        1.713     3.220    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X3Y97          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y97          FDRE (Prop_fdre_C_Q)         0.348     3.568 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.685     4.253    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X3Y97          LUT2 (Prop_lut2_I1_O)        0.242     4.495 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.513     5.008    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X3Y98          FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_mopshub_board_v1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.819    10.819 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.823    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399     5.423 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     6.876    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     6.953 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       1.687     8.640    mopshub_board_v1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.713 r  mopshub_board_v1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    10.893    mopshub_board_v1_i/clk_wiz_0/inst/clk_100_mopshub_board_v1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    10.970 r  mopshub_board_v1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2400, routed)        1.598    12.568    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X3Y98          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.624    13.192    
                         clock uncertainty           -0.094    13.098    
    SLICE_X3Y98          FDPE (Recov_fdpe_C_PRE)     -0.292    12.806    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.806    
                         arrival time                          -5.008    
  -------------------------------------------------------------------
                         slack                                  7.798    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_100_mopshub_board_v1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_100_mopshub_board_v1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_mopshub_board_v1_clk_wiz_0_0 rise@0.000ns - clk_100_mopshub_board_v1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.135%)  route 0.210ns (59.865%))
  Logic Levels:           0  
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.138ns
    Source Clock Delay      (SCD):    1.244ns
    Clock Pessimism Removal (CPR):    -0.306ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_mopshub_board_v1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.740 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.209    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       0.745    -0.438    mopshub_board_v1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.388 r  mopshub_board_v1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     0.524    mopshub_board_v1_i/clk_wiz_0/inst/clk_100_mopshub_board_v1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.550 r  mopshub_board_v1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2400, routed)        0.694     1.244    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X11Y98         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y98         FDPE (Prop_fdpe_C_Q)         0.141     1.385 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.210     1.595    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X10Y100        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_mopshub_board_v1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.871    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.462 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.883    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.854 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       1.022    -0.832    mopshub_board_v1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.779 r  mopshub_board_v1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     0.210    mopshub_board_v1_i/clk_wiz_0/inst/clk_100_mopshub_board_v1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.239 r  mopshub_board_v1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2400, routed)        0.900     1.138    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X10Y100        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism              0.306     1.444    
    SLICE_X10Y100        FDCE (Remov_fdce_C_CLR)     -0.067     1.377    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.377    
                         arrival time                           1.595    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_100_mopshub_board_v1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_100_mopshub_board_v1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_mopshub_board_v1_clk_wiz_0_0 rise@0.000ns - clk_100_mopshub_board_v1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.135%)  route 0.210ns (59.865%))
  Logic Levels:           0  
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.138ns
    Source Clock Delay      (SCD):    1.244ns
    Clock Pessimism Removal (CPR):    -0.306ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_mopshub_board_v1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.740 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.209    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       0.745    -0.438    mopshub_board_v1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.388 r  mopshub_board_v1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     0.524    mopshub_board_v1_i/clk_wiz_0/inst/clk_100_mopshub_board_v1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.550 r  mopshub_board_v1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2400, routed)        0.694     1.244    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X11Y98         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y98         FDPE (Prop_fdpe_C_Q)         0.141     1.385 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.210     1.595    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X10Y100        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_mopshub_board_v1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.871    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.462 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.883    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.854 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       1.022    -0.832    mopshub_board_v1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.779 r  mopshub_board_v1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     0.210    mopshub_board_v1_i/clk_wiz_0/inst/clk_100_mopshub_board_v1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.239 r  mopshub_board_v1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2400, routed)        0.900     1.138    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X10Y100        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism              0.306     1.444    
    SLICE_X10Y100        FDCE (Remov_fdce_C_CLR)     -0.067     1.377    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.377    
                         arrival time                           1.595    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_100_mopshub_board_v1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_100_mopshub_board_v1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_mopshub_board_v1_clk_wiz_0_0 rise@0.000ns - clk_100_mopshub_board_v1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.135%)  route 0.210ns (59.865%))
  Logic Levels:           0  
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.138ns
    Source Clock Delay      (SCD):    1.244ns
    Clock Pessimism Removal (CPR):    -0.306ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_mopshub_board_v1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.740 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.209    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       0.745    -0.438    mopshub_board_v1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.388 r  mopshub_board_v1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     0.524    mopshub_board_v1_i/clk_wiz_0/inst/clk_100_mopshub_board_v1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.550 r  mopshub_board_v1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2400, routed)        0.694     1.244    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X11Y98         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y98         FDPE (Prop_fdpe_C_Q)         0.141     1.385 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.210     1.595    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X10Y100        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_mopshub_board_v1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.871    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.462 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.883    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.854 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       1.022    -0.832    mopshub_board_v1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.779 r  mopshub_board_v1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     0.210    mopshub_board_v1_i/clk_wiz_0/inst/clk_100_mopshub_board_v1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.239 r  mopshub_board_v1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2400, routed)        0.900     1.138    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X10Y100        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.306     1.444    
    SLICE_X10Y100        FDCE (Remov_fdce_C_CLR)     -0.067     1.377    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.377    
                         arrival time                           1.595    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_100_mopshub_board_v1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_100_mopshub_board_v1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_mopshub_board_v1_clk_wiz_0_0 rise@0.000ns - clk_100_mopshub_board_v1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.135%)  route 0.210ns (59.865%))
  Logic Levels:           0  
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.138ns
    Source Clock Delay      (SCD):    1.244ns
    Clock Pessimism Removal (CPR):    -0.306ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_mopshub_board_v1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.740 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.209    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       0.745    -0.438    mopshub_board_v1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.388 r  mopshub_board_v1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     0.524    mopshub_board_v1_i/clk_wiz_0/inst/clk_100_mopshub_board_v1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.550 r  mopshub_board_v1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2400, routed)        0.694     1.244    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X11Y98         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y98         FDPE (Prop_fdpe_C_Q)         0.141     1.385 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.210     1.595    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X10Y100        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_mopshub_board_v1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.871    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.462 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.883    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.854 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       1.022    -0.832    mopshub_board_v1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.779 r  mopshub_board_v1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     0.210    mopshub_board_v1_i/clk_wiz_0/inst/clk_100_mopshub_board_v1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.239 r  mopshub_board_v1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2400, routed)        0.900     1.138    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X10Y100        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism              0.306     1.444    
    SLICE_X10Y100        FDCE (Remov_fdce_C_CLR)     -0.067     1.377    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.377    
                         arrival time                           1.595    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_100_mopshub_board_v1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_100_mopshub_board_v1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_mopshub_board_v1_clk_wiz_0_0 rise@0.000ns - clk_100_mopshub_board_v1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.135%)  route 0.210ns (59.865%))
  Logic Levels:           0  
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.138ns
    Source Clock Delay      (SCD):    1.244ns
    Clock Pessimism Removal (CPR):    -0.306ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_mopshub_board_v1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.740 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.209    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       0.745    -0.438    mopshub_board_v1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.388 r  mopshub_board_v1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     0.524    mopshub_board_v1_i/clk_wiz_0/inst/clk_100_mopshub_board_v1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.550 r  mopshub_board_v1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2400, routed)        0.694     1.244    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X11Y98         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y98         FDPE (Prop_fdpe_C_Q)         0.141     1.385 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.210     1.595    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X10Y100        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_mopshub_board_v1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.871    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.462 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.883    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.854 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       1.022    -0.832    mopshub_board_v1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.779 r  mopshub_board_v1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     0.210    mopshub_board_v1_i/clk_wiz_0/inst/clk_100_mopshub_board_v1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.239 r  mopshub_board_v1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2400, routed)        0.900     1.138    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X10Y100        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism              0.306     1.444    
    SLICE_X10Y100        FDCE (Remov_fdce_C_CLR)     -0.067     1.377    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.377    
                         arrival time                           1.595    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_100_mopshub_board_v1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_100_mopshub_board_v1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_mopshub_board_v1_clk_wiz_0_0 rise@0.000ns - clk_100_mopshub_board_v1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.135%)  route 0.210ns (59.865%))
  Logic Levels:           0  
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.138ns
    Source Clock Delay      (SCD):    1.244ns
    Clock Pessimism Removal (CPR):    -0.306ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_mopshub_board_v1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.740 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.209    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       0.745    -0.438    mopshub_board_v1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.388 r  mopshub_board_v1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     0.524    mopshub_board_v1_i/clk_wiz_0/inst/clk_100_mopshub_board_v1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.550 r  mopshub_board_v1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2400, routed)        0.694     1.244    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X11Y98         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y98         FDPE (Prop_fdpe_C_Q)         0.141     1.385 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.210     1.595    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X10Y100        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_mopshub_board_v1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.871    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.462 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.883    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.854 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       1.022    -0.832    mopshub_board_v1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.779 r  mopshub_board_v1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     0.210    mopshub_board_v1_i/clk_wiz_0/inst/clk_100_mopshub_board_v1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.239 r  mopshub_board_v1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2400, routed)        0.900     1.138    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X10Y100        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.306     1.444    
    SLICE_X10Y100        FDCE (Remov_fdce_C_CLR)     -0.067     1.377    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.377    
                         arrival time                           1.595    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_100_mopshub_board_v1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
                            (removal check against rising-edge clock clk_100_mopshub_board_v1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_mopshub_board_v1_clk_wiz_0_0 rise@0.000ns - clk_100_mopshub_board_v1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.135%)  route 0.210ns (59.865%))
  Logic Levels:           0  
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.138ns
    Source Clock Delay      (SCD):    1.244ns
    Clock Pessimism Removal (CPR):    -0.306ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_mopshub_board_v1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.740 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.209    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       0.745    -0.438    mopshub_board_v1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.388 r  mopshub_board_v1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     0.524    mopshub_board_v1_i/clk_wiz_0/inst/clk_100_mopshub_board_v1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.550 r  mopshub_board_v1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2400, routed)        0.694     1.244    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X11Y98         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y98         FDPE (Prop_fdpe_C_Q)         0.141     1.385 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.210     1.595    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X10Y100        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_mopshub_board_v1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.871    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.462 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.883    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.854 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       1.022    -0.832    mopshub_board_v1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.779 r  mopshub_board_v1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     0.210    mopshub_board_v1_i/clk_wiz_0/inst/clk_100_mopshub_board_v1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.239 r  mopshub_board_v1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2400, routed)        0.900     1.138    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X10Y100        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                         clock pessimism              0.306     1.444    
    SLICE_X10Y100        FDCE (Remov_fdce_C_CLR)     -0.067     1.377    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.377    
                         arrival time                           1.595    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_100_mopshub_board_v1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
                            (removal check against rising-edge clock clk_100_mopshub_board_v1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_mopshub_board_v1_clk_wiz_0_0 rise@0.000ns - clk_100_mopshub_board_v1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.135%)  route 0.210ns (59.865%))
  Logic Levels:           0  
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.138ns
    Source Clock Delay      (SCD):    1.244ns
    Clock Pessimism Removal (CPR):    -0.306ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_mopshub_board_v1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.740 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.209    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       0.745    -0.438    mopshub_board_v1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.388 r  mopshub_board_v1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     0.524    mopshub_board_v1_i/clk_wiz_0/inst/clk_100_mopshub_board_v1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.550 r  mopshub_board_v1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2400, routed)        0.694     1.244    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X11Y98         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y98         FDPE (Prop_fdpe_C_Q)         0.141     1.385 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.210     1.595    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X10Y100        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_mopshub_board_v1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.871    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.462 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.883    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.854 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       1.022    -0.832    mopshub_board_v1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.779 r  mopshub_board_v1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     0.210    mopshub_board_v1_i/clk_wiz_0/inst/clk_100_mopshub_board_v1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.239 r  mopshub_board_v1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2400, routed)        0.900     1.138    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X10Y100        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                         clock pessimism              0.306     1.444    
    SLICE_X10Y100        FDCE (Remov_fdce_C_CLR)     -0.067     1.377    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.377    
                         arrival time                           1.595    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_100_mopshub_board_v1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock clk_100_mopshub_board_v1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_mopshub_board_v1_clk_wiz_0_0 rise@0.000ns - clk_100_mopshub_board_v1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.472%)  route 0.235ns (62.528%))
  Logic Levels:           0  
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.167ns
    Source Clock Delay      (SCD):    1.274ns
    Clock Pessimism Removal (CPR):    -0.306ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_mopshub_board_v1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.740 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.209    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       0.745    -0.438    mopshub_board_v1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.388 r  mopshub_board_v1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     0.524    mopshub_board_v1_i/clk_wiz_0/inst/clk_100_mopshub_board_v1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.550 r  mopshub_board_v1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2400, routed)        0.724     1.274    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X3Y98          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y98          FDPE (Prop_fdpe_C_Q)         0.141     1.415 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.235     1.650    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X4Y100         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_mopshub_board_v1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.871    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.462 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.883    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.854 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       1.022    -0.832    mopshub_board_v1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.779 r  mopshub_board_v1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     0.210    mopshub_board_v1_i/clk_wiz_0/inst/clk_100_mopshub_board_v1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.239 r  mopshub_board_v1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2400, routed)        0.929     1.167    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X4Y100         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism              0.306     1.473    
    SLICE_X4Y100         FDCE (Remov_fdce_C_CLR)     -0.092     1.381    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.381    
                         arrival time                           1.650    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_100_mopshub_board_v1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock clk_100_mopshub_board_v1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_mopshub_board_v1_clk_wiz_0_0 rise@0.000ns - clk_100_mopshub_board_v1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.472%)  route 0.235ns (62.528%))
  Logic Levels:           0  
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.167ns
    Source Clock Delay      (SCD):    1.274ns
    Clock Pessimism Removal (CPR):    -0.306ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_mopshub_board_v1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.740 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.209    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       0.745    -0.438    mopshub_board_v1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.388 r  mopshub_board_v1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     0.524    mopshub_board_v1_i/clk_wiz_0/inst/clk_100_mopshub_board_v1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.550 r  mopshub_board_v1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2400, routed)        0.724     1.274    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X3Y98          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y98          FDPE (Prop_fdpe_C_Q)         0.141     1.415 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.235     1.650    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X4Y100         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_mopshub_board_v1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.871    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.462 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.883    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.854 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       1.022    -0.832    mopshub_board_v1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.779 r  mopshub_board_v1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     0.210    mopshub_board_v1_i/clk_wiz_0/inst/clk_100_mopshub_board_v1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.239 r  mopshub_board_v1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2400, routed)        0.929     1.167    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X4Y100         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism              0.306     1.473    
    SLICE_X4Y100         FDCE (Remov_fdce_C_CLR)     -0.092     1.381    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.381    
                         arrival time                           1.650    
  -------------------------------------------------------------------
                         slack                                  0.269    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_40_mopshub_board_v1_clk_wiz_s1_0
  To Clock:  clk_40_mopshub_board_v1_clk_wiz_s1_0

Setup :            0  Failing Endpoints,  Worst Slack       18.035ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.395ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.035ns  (required time - arrival time)
  Source:                 mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_6/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[3]/CLR
                            (recovery check against rising-edge clock clk_40_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_mopshub_board_v1_clk_wiz_s1_0 rise@25.000ns - clk_40_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        6.573ns  (logic 0.538ns (8.185%)  route 6.035ns (91.815%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.689ns = ( 23.311 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.348ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.858     0.858 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.923    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.350 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.826    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -2.745 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       1.397    -1.348    mopshub_board_v1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X96Y153        FDRE                                         r  mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y153        FDRE (Prop_fdre_C_Q)         0.433    -0.915 f  mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_6/Q
                         net (fo=93, routed)          4.293     3.378    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/LogicalLinkControl/llc_fsm_2/mb_reset_repN_6_alias
    SLICE_X124Y189       LUT6 (Prop_lut6_I0_O)        0.105     3.483 f  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/LogicalLinkControl/llc_fsm_2/FSM_sequential_current_state[7]_i_3__9/O
                         net (fo=125, routed)         1.742     5.225    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[2]_rep_10
    SLICE_X141Y187       FDCE                                         f  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000    25.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.819    25.819 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    26.823    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    20.423 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452    21.876    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    21.953 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       1.358    23.311    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/MediumAccessControl/fsm/clk_40
    SLICE_X141Y187       FDCE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[3]/C
                         clock pessimism              0.369    23.679    
                         clock uncertainty           -0.088    23.591    
    SLICE_X141Y187       FDCE (Recov_fdce_C_CLR)     -0.331    23.260    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[3]
  -------------------------------------------------------------------
                         required time                         23.260    
                         arrival time                          -5.225    
  -------------------------------------------------------------------
                         slack                                 18.035    

Slack (MET) :             18.035ns  (required time - arrival time)
  Source:                 mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_6/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[3]_rep/CLR
                            (recovery check against rising-edge clock clk_40_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_mopshub_board_v1_clk_wiz_s1_0 rise@25.000ns - clk_40_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        6.573ns  (logic 0.538ns (8.185%)  route 6.035ns (91.815%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.689ns = ( 23.311 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.348ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.858     0.858 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.923    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.350 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.826    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -2.745 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       1.397    -1.348    mopshub_board_v1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X96Y153        FDRE                                         r  mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y153        FDRE (Prop_fdre_C_Q)         0.433    -0.915 f  mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_6/Q
                         net (fo=93, routed)          4.293     3.378    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/LogicalLinkControl/llc_fsm_2/mb_reset_repN_6_alias
    SLICE_X124Y189       LUT6 (Prop_lut6_I0_O)        0.105     3.483 f  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/LogicalLinkControl/llc_fsm_2/FSM_sequential_current_state[7]_i_3__9/O
                         net (fo=125, routed)         1.742     5.225    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[2]_rep_10
    SLICE_X141Y187       FDCE                                         f  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[3]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000    25.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.819    25.819 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    26.823    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    20.423 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452    21.876    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    21.953 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       1.358    23.311    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/MediumAccessControl/fsm/clk_40
    SLICE_X141Y187       FDCE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[3]_rep/C
                         clock pessimism              0.369    23.679    
                         clock uncertainty           -0.088    23.591    
    SLICE_X141Y187       FDCE (Recov_fdce_C_CLR)     -0.331    23.260    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[3]_rep
  -------------------------------------------------------------------
                         required time                         23.260    
                         arrival time                          -5.225    
  -------------------------------------------------------------------
                         slack                                 18.035    

Slack (MET) :             18.035ns  (required time - arrival time)
  Source:                 mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_6/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[3]_rep__0/CLR
                            (recovery check against rising-edge clock clk_40_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_mopshub_board_v1_clk_wiz_s1_0 rise@25.000ns - clk_40_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        6.573ns  (logic 0.538ns (8.185%)  route 6.035ns (91.815%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.689ns = ( 23.311 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.348ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.858     0.858 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.923    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.350 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.826    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -2.745 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       1.397    -1.348    mopshub_board_v1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X96Y153        FDRE                                         r  mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y153        FDRE (Prop_fdre_C_Q)         0.433    -0.915 f  mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_6/Q
                         net (fo=93, routed)          4.293     3.378    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/LogicalLinkControl/llc_fsm_2/mb_reset_repN_6_alias
    SLICE_X124Y189       LUT6 (Prop_lut6_I0_O)        0.105     3.483 f  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/LogicalLinkControl/llc_fsm_2/FSM_sequential_current_state[7]_i_3__9/O
                         net (fo=125, routed)         1.742     5.225    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[2]_rep_10
    SLICE_X141Y187       FDCE                                         f  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[3]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000    25.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.819    25.819 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    26.823    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    20.423 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452    21.876    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    21.953 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       1.358    23.311    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/MediumAccessControl/fsm/clk_40
    SLICE_X141Y187       FDCE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[3]_rep__0/C
                         clock pessimism              0.369    23.679    
                         clock uncertainty           -0.088    23.591    
    SLICE_X141Y187       FDCE (Recov_fdce_C_CLR)     -0.331    23.260    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[3]_rep__0
  -------------------------------------------------------------------
                         required time                         23.260    
                         arrival time                          -5.225    
  -------------------------------------------------------------------
                         slack                                 18.035    

Slack (MET) :             18.279ns  (required time - arrival time)
  Source:                 mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_6/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[6]/CLR
                            (recovery check against rising-edge clock clk_40_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_mopshub_board_v1_clk_wiz_s1_0 rise@25.000ns - clk_40_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        6.397ns  (logic 0.538ns (8.410%)  route 5.859ns (91.590%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.694ns = ( 23.306 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.348ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.858     0.858 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.923    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.350 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.826    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -2.745 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       1.397    -1.348    mopshub_board_v1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X96Y153        FDRE                                         r  mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y153        FDRE (Prop_fdre_C_Q)         0.433    -0.915 f  mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_6/Q
                         net (fo=93, routed)          4.293     3.378    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/LogicalLinkControl/llc_fsm_2/mb_reset_repN_6_alias
    SLICE_X124Y189       LUT6 (Prop_lut6_I0_O)        0.105     3.483 f  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/LogicalLinkControl/llc_fsm_2/FSM_sequential_current_state[7]_i_3__9/O
                         net (fo=125, routed)         1.566     5.050    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[2]_rep_10
    SLICE_X140Y181       FDCE                                         f  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000    25.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.819    25.819 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    26.823    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    20.423 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452    21.876    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    21.953 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       1.353    23.306    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/MediumAccessControl/fsm/clk_40
    SLICE_X140Y181       FDCE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[6]/C
                         clock pessimism              0.369    23.674    
                         clock uncertainty           -0.088    23.586    
    SLICE_X140Y181       FDCE (Recov_fdce_C_CLR)     -0.258    23.328    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[6]
  -------------------------------------------------------------------
                         required time                         23.328    
                         arrival time                          -5.050    
  -------------------------------------------------------------------
                         slack                                 18.279    

Slack (MET) :             18.286ns  (required time - arrival time)
  Source:                 mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_6/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[5]/CLR
                            (recovery check against rising-edge clock clk_40_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_mopshub_board_v1_clk_wiz_s1_0 rise@25.000ns - clk_40_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        6.268ns  (logic 0.538ns (8.583%)  route 5.730ns (91.417%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.743ns = ( 23.257 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.348ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.858     0.858 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.923    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.350 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.826    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -2.745 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       1.397    -1.348    mopshub_board_v1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X96Y153        FDRE                                         r  mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y153        FDRE (Prop_fdre_C_Q)         0.433    -0.915 f  mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_6/Q
                         net (fo=93, routed)          4.293     3.378    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/LogicalLinkControl/llc_fsm_2/mb_reset_repN_6_alias
    SLICE_X124Y189       LUT6 (Prop_lut6_I0_O)        0.105     3.483 f  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/LogicalLinkControl/llc_fsm_2/FSM_sequential_current_state[7]_i_3__9/O
                         net (fo=125, routed)         1.437     4.920    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[2]_rep_10
    SLICE_X138Y187       FDCE                                         f  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000    25.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.819    25.819 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    26.823    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    20.423 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452    21.876    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    21.953 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       1.304    23.257    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/MediumAccessControl/fsm/clk_40
    SLICE_X138Y187       FDCE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[5]/C
                         clock pessimism              0.369    23.625    
                         clock uncertainty           -0.088    23.537    
    SLICE_X138Y187       FDCE (Recov_fdce_C_CLR)     -0.331    23.206    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[5]
  -------------------------------------------------------------------
                         required time                         23.206    
                         arrival time                          -4.920    
  -------------------------------------------------------------------
                         slack                                 18.286    

Slack (MET) :             18.364ns  (required time - arrival time)
  Source:                 mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_6/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_40_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_mopshub_board_v1_clk_wiz_s1_0 rise@25.000ns - clk_40_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        6.187ns  (logic 0.538ns (8.695%)  route 5.649ns (91.305%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.746ns = ( 23.254 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.348ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.858     0.858 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.923    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.350 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.826    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -2.745 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       1.397    -1.348    mopshub_board_v1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X96Y153        FDRE                                         r  mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y153        FDRE (Prop_fdre_C_Q)         0.433    -0.915 f  mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_6/Q
                         net (fo=93, routed)          4.293     3.378    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/LogicalLinkControl/llc_fsm_2/mb_reset_repN_6_alias
    SLICE_X124Y189       LUT6 (Prop_lut6_I0_O)        0.105     3.483 f  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/LogicalLinkControl/llc_fsm_2/FSM_sequential_current_state[7]_i_3__9/O
                         net (fo=125, routed)         1.357     4.840    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[2]_rep_10
    SLICE_X139Y184       FDCE                                         f  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000    25.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.819    25.819 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    26.823    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    20.423 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452    21.876    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    21.953 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       1.301    23.254    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/MediumAccessControl/fsm/clk_40
    SLICE_X139Y184       FDCE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[2]/C
                         clock pessimism              0.369    23.622    
                         clock uncertainty           -0.088    23.534    
    SLICE_X139Y184       FDCE (Recov_fdce_C_CLR)     -0.331    23.203    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         23.203    
                         arrival time                          -4.840    
  -------------------------------------------------------------------
                         slack                                 18.364    

Slack (MET) :             18.364ns  (required time - arrival time)
  Source:                 mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_6/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[2]_rep/CLR
                            (recovery check against rising-edge clock clk_40_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_mopshub_board_v1_clk_wiz_s1_0 rise@25.000ns - clk_40_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        6.187ns  (logic 0.538ns (8.695%)  route 5.649ns (91.305%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.746ns = ( 23.254 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.348ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.858     0.858 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.923    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.350 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.826    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -2.745 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       1.397    -1.348    mopshub_board_v1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X96Y153        FDRE                                         r  mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y153        FDRE (Prop_fdre_C_Q)         0.433    -0.915 f  mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_6/Q
                         net (fo=93, routed)          4.293     3.378    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/LogicalLinkControl/llc_fsm_2/mb_reset_repN_6_alias
    SLICE_X124Y189       LUT6 (Prop_lut6_I0_O)        0.105     3.483 f  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/LogicalLinkControl/llc_fsm_2/FSM_sequential_current_state[7]_i_3__9/O
                         net (fo=125, routed)         1.357     4.840    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[2]_rep_10
    SLICE_X139Y184       FDCE                                         f  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[2]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000    25.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.819    25.819 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    26.823    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    20.423 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452    21.876    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    21.953 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       1.301    23.254    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/MediumAccessControl/fsm/clk_40
    SLICE_X139Y184       FDCE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[2]_rep/C
                         clock pessimism              0.369    23.622    
                         clock uncertainty           -0.088    23.534    
    SLICE_X139Y184       FDCE (Recov_fdce_C_CLR)     -0.331    23.203    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[2]_rep
  -------------------------------------------------------------------
                         required time                         23.203    
                         arrival time                          -4.840    
  -------------------------------------------------------------------
                         slack                                 18.364    

Slack (MET) :             18.593ns  (required time - arrival time)
  Source:                 mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_6/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[4]/CLR
                            (recovery check against rising-edge clock clk_40_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_mopshub_board_v1_clk_wiz_s1_0 rise@25.000ns - clk_40_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        5.957ns  (logic 0.538ns (9.032%)  route 5.419ns (90.968%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.747ns = ( 23.253 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.348ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.858     0.858 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.923    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.350 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.826    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -2.745 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       1.397    -1.348    mopshub_board_v1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X96Y153        FDRE                                         r  mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y153        FDRE (Prop_fdre_C_Q)         0.433    -0.915 f  mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_6/Q
                         net (fo=93, routed)          4.293     3.378    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/LogicalLinkControl/llc_fsm_2/mb_reset_repN_6_alias
    SLICE_X124Y189       LUT6 (Prop_lut6_I0_O)        0.105     3.483 f  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/LogicalLinkControl/llc_fsm_2/FSM_sequential_current_state[7]_i_3__9/O
                         net (fo=125, routed)         1.126     4.609    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[2]_rep_10
    SLICE_X137Y182       FDCE                                         f  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000    25.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.819    25.819 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    26.823    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    20.423 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452    21.876    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    21.953 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       1.300    23.253    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/MediumAccessControl/fsm/clk_40
    SLICE_X137Y182       FDCE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[4]/C
                         clock pessimism              0.369    23.621    
                         clock uncertainty           -0.088    23.533    
    SLICE_X137Y182       FDCE (Recov_fdce_C_CLR)     -0.331    23.202    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[4]
  -------------------------------------------------------------------
                         required time                         23.202    
                         arrival time                          -4.609    
  -------------------------------------------------------------------
                         slack                                 18.593    

Slack (MET) :             18.630ns  (required time - arrival time)
  Source:                 mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_6/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_40_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_mopshub_board_v1_clk_wiz_s1_0 rise@25.000ns - clk_40_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        5.920ns  (logic 0.538ns (9.088%)  route 5.382ns (90.912%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.747ns = ( 23.253 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.348ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.858     0.858 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.923    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.350 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.826    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -2.745 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       1.397    -1.348    mopshub_board_v1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X96Y153        FDRE                                         r  mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y153        FDRE (Prop_fdre_C_Q)         0.433    -0.915 f  mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_6/Q
                         net (fo=93, routed)          4.293     3.378    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/LogicalLinkControl/llc_fsm_2/mb_reset_repN_6_alias
    SLICE_X124Y189       LUT6 (Prop_lut6_I0_O)        0.105     3.483 f  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/LogicalLinkControl/llc_fsm_2/FSM_sequential_current_state[7]_i_3__9/O
                         net (fo=125, routed)         1.089     4.572    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[2]_rep_10
    SLICE_X133Y184       FDCE                                         f  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000    25.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.819    25.819 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    26.823    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    20.423 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452    21.876    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    21.953 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       1.300    23.253    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/MediumAccessControl/fsm/clk_40
    SLICE_X133Y184       FDCE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[0]/C
                         clock pessimism              0.369    23.621    
                         clock uncertainty           -0.088    23.533    
    SLICE_X133Y184       FDCE (Recov_fdce_C_CLR)     -0.331    23.202    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         23.202    
                         arrival time                          -4.572    
  -------------------------------------------------------------------
                         slack                                 18.630    

Slack (MET) :             18.630ns  (required time - arrival time)
  Source:                 mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_6/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[0]_rep/CLR
                            (recovery check against rising-edge clock clk_40_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_mopshub_board_v1_clk_wiz_s1_0 rise@25.000ns - clk_40_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        5.920ns  (logic 0.538ns (9.088%)  route 5.382ns (90.912%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.747ns = ( 23.253 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.348ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.858     0.858 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.923    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.350 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.826    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -2.745 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       1.397    -1.348    mopshub_board_v1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X96Y153        FDRE                                         r  mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y153        FDRE (Prop_fdre_C_Q)         0.433    -0.915 f  mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_6/Q
                         net (fo=93, routed)          4.293     3.378    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/LogicalLinkControl/llc_fsm_2/mb_reset_repN_6_alias
    SLICE_X124Y189       LUT6 (Prop_lut6_I0_O)        0.105     3.483 f  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/LogicalLinkControl/llc_fsm_2/FSM_sequential_current_state[7]_i_3__9/O
                         net (fo=125, routed)         1.089     4.572    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[2]_rep_10
    SLICE_X133Y184       FDCE                                         f  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[0]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000    25.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.819    25.819 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    26.823    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    20.423 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452    21.876    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    21.953 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       1.300    23.253    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/MediumAccessControl/fsm/clk_40
    SLICE_X133Y184       FDCE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[0]_rep/C
                         clock pessimism              0.369    23.621    
                         clock uncertainty           -0.088    23.533    
    SLICE_X133Y184       FDCE (Recov_fdce_C_CLR)     -0.331    23.202    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[0]_rep
  -------------------------------------------------------------------
                         required time                         23.202    
                         arrival time                          -4.572    
  -------------------------------------------------------------------
                         slack                                 18.630    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.395ns  (arrival time - required time)
  Source:                 mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_9/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/spi_core0/spi_interface_monitor0/spi_master0/o_RX_Byte_reg[1]/CLR
                            (removal check against rising-edge clock clk_40_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns - clk_40_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.164ns (45.007%)  route 0.200ns (54.993%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.011ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.437ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.740 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.209    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       0.573    -0.610    mopshub_board_v1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X64Y131        FDRE                                         r  mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y131        FDRE (Prop_fdre_C_Q)         0.164    -0.446 f  mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_9/Q
                         net (fo=228, routed)         0.200    -0.246    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/spi_core0/spi_interface_monitor0/spi_master0/mb_reset_repN_9_alias
    SLICE_X62Y131        FDCE                                         f  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/spi_core0/spi_interface_monitor0/spi_master0/o_RX_Byte_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.871    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.462 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.883    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.854 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       0.843    -1.011    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/spi_core0/spi_interface_monitor0/spi_master0/clk_40
    SLICE_X62Y131        FDCE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/spi_core0/spi_interface_monitor0/spi_master0/o_RX_Byte_reg[1]/C
                         clock pessimism              0.437    -0.574    
    SLICE_X62Y131        FDCE (Remov_fdce_C_CLR)     -0.067    -0.641    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/spi_core0/spi_interface_monitor0/spi_master0/o_RX_Byte_reg[1]
  -------------------------------------------------------------------
                         required time                          0.641    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.395    

Slack (MET) :             0.395ns  (arrival time - required time)
  Source:                 mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_9/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/spi_core0/spi_interface_monitor0/spi_master0/o_RX_Byte_reg[3]/CLR
                            (removal check against rising-edge clock clk_40_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns - clk_40_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.164ns (45.007%)  route 0.200ns (54.993%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.011ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.437ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.740 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.209    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       0.573    -0.610    mopshub_board_v1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X64Y131        FDRE                                         r  mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y131        FDRE (Prop_fdre_C_Q)         0.164    -0.446 f  mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_9/Q
                         net (fo=228, routed)         0.200    -0.246    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/spi_core0/spi_interface_monitor0/spi_master0/mb_reset_repN_9_alias
    SLICE_X62Y131        FDCE                                         f  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/spi_core0/spi_interface_monitor0/spi_master0/o_RX_Byte_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.871    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.462 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.883    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.854 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       0.843    -1.011    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/spi_core0/spi_interface_monitor0/spi_master0/clk_40
    SLICE_X62Y131        FDCE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/spi_core0/spi_interface_monitor0/spi_master0/o_RX_Byte_reg[3]/C
                         clock pessimism              0.437    -0.574    
    SLICE_X62Y131        FDCE (Remov_fdce_C_CLR)     -0.067    -0.641    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/spi_core0/spi_interface_monitor0/spi_master0/o_RX_Byte_reg[3]
  -------------------------------------------------------------------
                         required time                          0.641    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.395    

Slack (MET) :             0.395ns  (arrival time - required time)
  Source:                 mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_9/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/spi_core0/spi_interface_monitor0/spi_master0/o_RX_Byte_reg[4]/CLR
                            (removal check against rising-edge clock clk_40_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns - clk_40_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.164ns (45.007%)  route 0.200ns (54.993%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.011ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.437ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.740 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.209    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       0.573    -0.610    mopshub_board_v1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X64Y131        FDRE                                         r  mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y131        FDRE (Prop_fdre_C_Q)         0.164    -0.446 f  mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_9/Q
                         net (fo=228, routed)         0.200    -0.246    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/spi_core0/spi_interface_monitor0/spi_master0/mb_reset_repN_9_alias
    SLICE_X62Y131        FDCE                                         f  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/spi_core0/spi_interface_monitor0/spi_master0/o_RX_Byte_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.871    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.462 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.883    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.854 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       0.843    -1.011    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/spi_core0/spi_interface_monitor0/spi_master0/clk_40
    SLICE_X62Y131        FDCE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/spi_core0/spi_interface_monitor0/spi_master0/o_RX_Byte_reg[4]/C
                         clock pessimism              0.437    -0.574    
    SLICE_X62Y131        FDCE (Remov_fdce_C_CLR)     -0.067    -0.641    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/spi_core0/spi_interface_monitor0/spi_master0/o_RX_Byte_reg[4]
  -------------------------------------------------------------------
                         required time                          0.641    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.395    

Slack (MET) :             0.395ns  (arrival time - required time)
  Source:                 mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_9/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/spi_core0/spi_interface_monitor0/spi_master0/o_RX_Byte_reg[6]/CLR
                            (removal check against rising-edge clock clk_40_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns - clk_40_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.164ns (45.007%)  route 0.200ns (54.993%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.011ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.437ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.740 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.209    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       0.573    -0.610    mopshub_board_v1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X64Y131        FDRE                                         r  mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y131        FDRE (Prop_fdre_C_Q)         0.164    -0.446 f  mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_9/Q
                         net (fo=228, routed)         0.200    -0.246    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/spi_core0/spi_interface_monitor0/spi_master0/mb_reset_repN_9_alias
    SLICE_X62Y131        FDCE                                         f  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/spi_core0/spi_interface_monitor0/spi_master0/o_RX_Byte_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.871    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.462 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.883    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.854 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       0.843    -1.011    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/spi_core0/spi_interface_monitor0/spi_master0/clk_40
    SLICE_X62Y131        FDCE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/spi_core0/spi_interface_monitor0/spi_master0/o_RX_Byte_reg[6]/C
                         clock pessimism              0.437    -0.574    
    SLICE_X62Y131        FDCE (Remov_fdce_C_CLR)     -0.067    -0.641    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/spi_core0/spi_interface_monitor0/spi_master0/o_RX_Byte_reg[6]
  -------------------------------------------------------------------
                         required time                          0.641    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.395    

Slack (MET) :             0.453ns  (arrival time - required time)
  Source:                 mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/bridge_controller0/osc_trim_SM0/current_state_reg[3]/CLR
                            (removal check against rising-edge clock clk_40_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns - clk_40_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.141ns (32.927%)  route 0.287ns (67.073%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.018ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.437ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.740 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.209    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       0.560    -0.623    mopshub_board_v1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X78Y132        FDRE                                         r  mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y132        FDRE (Prop_fdre_C_Q)         0.141    -0.482 f  mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_3/Q
                         net (fo=86, routed)          0.287    -0.195    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/bridge_controller0/osc_trim_SM0/mb_reset_repN_3_alias
    SLICE_X76Y132        FDCE                                         f  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/bridge_controller0/osc_trim_SM0/current_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.871    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.462 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.883    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.854 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       0.836    -1.018    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/bridge_controller0/osc_trim_SM0/clk_40
    SLICE_X76Y132        FDCE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/bridge_controller0/osc_trim_SM0/current_state_reg[3]/C
                         clock pessimism              0.437    -0.581    
    SLICE_X76Y132        FDCE (Remov_fdce_C_CLR)     -0.067    -0.648    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/bridge_controller0/osc_trim_SM0/current_state_reg[3]
  -------------------------------------------------------------------
                         required time                          0.648    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.453    

Slack (MET) :             0.453ns  (arrival time - required time)
  Source:                 mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/bridge_controller0/osc_trim_SM0/current_state_reg[4]/CLR
                            (removal check against rising-edge clock clk_40_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns - clk_40_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.141ns (32.927%)  route 0.287ns (67.073%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.018ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.437ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.740 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.209    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       0.560    -0.623    mopshub_board_v1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X78Y132        FDRE                                         r  mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y132        FDRE (Prop_fdre_C_Q)         0.141    -0.482 f  mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_3/Q
                         net (fo=86, routed)          0.287    -0.195    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/bridge_controller0/osc_trim_SM0/mb_reset_repN_3_alias
    SLICE_X76Y132        FDCE                                         f  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/bridge_controller0/osc_trim_SM0/current_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.871    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.462 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.883    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.854 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       0.836    -1.018    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/bridge_controller0/osc_trim_SM0/clk_40
    SLICE_X76Y132        FDCE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/bridge_controller0/osc_trim_SM0/current_state_reg[4]/C
                         clock pessimism              0.437    -0.581    
    SLICE_X76Y132        FDCE (Remov_fdce_C_CLR)     -0.067    -0.648    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/bridge_controller0/osc_trim_SM0/current_state_reg[4]
  -------------------------------------------------------------------
                         required time                          0.648    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.453    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_9/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/spi_core0/spi_interface_monitor0/spi_master0/o_RX_Byte_reg[0]/CLR
                            (removal check against rising-edge clock clk_40_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns - clk_40_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.164ns (37.843%)  route 0.269ns (62.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.010ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.437ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.740 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.209    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       0.573    -0.610    mopshub_board_v1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X64Y131        FDRE                                         r  mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y131        FDRE (Prop_fdre_C_Q)         0.164    -0.446 f  mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_9/Q
                         net (fo=228, routed)         0.269    -0.177    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/spi_core0/spi_interface_monitor0/spi_master0/mb_reset_repN_9_alias
    SLICE_X62Y132        FDCE                                         f  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/spi_core0/spi_interface_monitor0/spi_master0/o_RX_Byte_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.871    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.462 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.883    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.854 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       0.844    -1.010    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/spi_core0/spi_interface_monitor0/spi_master0/clk_40
    SLICE_X62Y132        FDCE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/spi_core0/spi_interface_monitor0/spi_master0/o_RX_Byte_reg[0]/C
                         clock pessimism              0.437    -0.573    
    SLICE_X62Y132        FDCE (Remov_fdce_C_CLR)     -0.067    -0.640    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/spi_core0/spi_interface_monitor0/spi_master0/o_RX_Byte_reg[0]
  -------------------------------------------------------------------
                         required time                          0.640    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_9/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/spi_core0/spi_interface_monitor0/spi_master0/o_RX_Byte_reg[2]/CLR
                            (removal check against rising-edge clock clk_40_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns - clk_40_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.164ns (37.843%)  route 0.269ns (62.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.010ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.437ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.740 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.209    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       0.573    -0.610    mopshub_board_v1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X64Y131        FDRE                                         r  mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y131        FDRE (Prop_fdre_C_Q)         0.164    -0.446 f  mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_9/Q
                         net (fo=228, routed)         0.269    -0.177    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/spi_core0/spi_interface_monitor0/spi_master0/mb_reset_repN_9_alias
    SLICE_X62Y132        FDCE                                         f  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/spi_core0/spi_interface_monitor0/spi_master0/o_RX_Byte_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.871    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.462 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.883    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.854 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       0.844    -1.010    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/spi_core0/spi_interface_monitor0/spi_master0/clk_40
    SLICE_X62Y132        FDCE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/spi_core0/spi_interface_monitor0/spi_master0/o_RX_Byte_reg[2]/C
                         clock pessimism              0.437    -0.573    
    SLICE_X62Y132        FDCE (Remov_fdce_C_CLR)     -0.067    -0.640    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/spi_core0/spi_interface_monitor0/spi_master0/o_RX_Byte_reg[2]
  -------------------------------------------------------------------
                         required time                          0.640    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_9/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/spi_core0/spi_interface_monitor0/spi_master0/o_RX_Byte_reg[5]/CLR
                            (removal check against rising-edge clock clk_40_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns - clk_40_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.164ns (37.843%)  route 0.269ns (62.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.010ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.437ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.740 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.209    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       0.573    -0.610    mopshub_board_v1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X64Y131        FDRE                                         r  mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y131        FDRE (Prop_fdre_C_Q)         0.164    -0.446 f  mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_9/Q
                         net (fo=228, routed)         0.269    -0.177    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/spi_core0/spi_interface_monitor0/spi_master0/mb_reset_repN_9_alias
    SLICE_X62Y132        FDCE                                         f  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/spi_core0/spi_interface_monitor0/spi_master0/o_RX_Byte_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.871    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.462 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.883    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.854 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       0.844    -1.010    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/spi_core0/spi_interface_monitor0/spi_master0/clk_40
    SLICE_X62Y132        FDCE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/spi_core0/spi_interface_monitor0/spi_master0/o_RX_Byte_reg[5]/C
                         clock pessimism              0.437    -0.573    
    SLICE_X62Y132        FDCE (Remov_fdce_C_CLR)     -0.067    -0.640    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/spi_core0/spi_interface_monitor0/spi_master0/o_RX_Byte_reg[5]
  -------------------------------------------------------------------
                         required time                          0.640    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_9/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/spi_core0/spi_interface_monitor0/spi_master0/o_RX_Byte_reg[7]/CLR
                            (removal check against rising-edge clock clk_40_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns - clk_40_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.164ns (37.843%)  route 0.269ns (62.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.010ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.437ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.740 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.209    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       0.573    -0.610    mopshub_board_v1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X64Y131        FDRE                                         r  mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y131        FDRE (Prop_fdre_C_Q)         0.164    -0.446 f  mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_9/Q
                         net (fo=228, routed)         0.269    -0.177    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/spi_core0/spi_interface_monitor0/spi_master0/mb_reset_repN_9_alias
    SLICE_X62Y132        FDCE                                         f  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/spi_core0/spi_interface_monitor0/spi_master0/o_RX_Byte_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.871    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.462 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.883    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.854 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       0.844    -1.010    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/spi_core0/spi_interface_monitor0/spi_master0/clk_40
    SLICE_X62Y132        FDCE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/spi_core0/spi_interface_monitor0/spi_master0/o_RX_Byte_reg[7]/C
                         clock pessimism              0.437    -0.573    
    SLICE_X62Y132        FDCE (Remov_fdce_C_CLR)     -0.067    -0.640    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/spi_core0/spi_interface_monitor0/spi_master0/o_RX_Byte_reg[7]
  -------------------------------------------------------------------
                         required time                          0.640    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.463    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_40_mopshub_board_v1_clk_wiz_s1_0
  To Clock:  clk_elink_mopshub_board_v1_clk_wiz_s1_0

Setup :            0  Failing Endpoints,  Worst Slack       22.296ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.545ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22.296ns  (required time - arrival time)
  Source:                 mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_elink_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_elink_mopshub_board_v1_clk_wiz_s1_0 rise@25.000ns - clk_40_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        1.983ns  (logic 0.379ns (19.117%)  route 1.604ns (80.883%))
  Logic Levels:           0  
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.748ns = ( 23.252 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.339ns
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.858     0.858 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.923    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.350 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.826    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -2.745 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       1.406    -1.339    mopshub_board_v1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X63Y101        FDRE                                         r  mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y101        FDRE (Prop_fdre_C_Q)         0.379    -0.960 f  mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_1/Q
                         net (fo=99, routed)          1.604     0.643    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/mb_reset_repN_1_alias
    SLICE_X58Y104        FDCE                                         f  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000    25.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.819    25.819 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    26.823    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.399    20.423 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.452    21.876    mopshub_board_v1_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    21.953 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout5_buf/O
                         net (fo=535, routed)         1.299    23.252    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/clk_elink
    SLICE_X58Y104        FDCE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[0]/C
                         clock pessimism              0.227    23.479    
                         clock uncertainty           -0.208    23.271    
    SLICE_X58Y104        FDCE (Recov_fdce_C_CLR)     -0.331    22.940    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[0]
  -------------------------------------------------------------------
                         required time                         22.940    
                         arrival time                          -0.643    
  -------------------------------------------------------------------
                         slack                                 22.296    

Slack (MET) :             22.296ns  (required time - arrival time)
  Source:                 mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[1]/CLR
                            (recovery check against rising-edge clock clk_elink_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_elink_mopshub_board_v1_clk_wiz_s1_0 rise@25.000ns - clk_40_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        1.983ns  (logic 0.379ns (19.117%)  route 1.604ns (80.883%))
  Logic Levels:           0  
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.748ns = ( 23.252 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.339ns
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.858     0.858 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.923    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.350 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.826    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -2.745 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       1.406    -1.339    mopshub_board_v1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X63Y101        FDRE                                         r  mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y101        FDRE (Prop_fdre_C_Q)         0.379    -0.960 f  mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_1/Q
                         net (fo=99, routed)          1.604     0.643    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/mb_reset_repN_1_alias
    SLICE_X58Y104        FDCE                                         f  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000    25.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.819    25.819 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    26.823    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.399    20.423 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.452    21.876    mopshub_board_v1_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    21.953 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout5_buf/O
                         net (fo=535, routed)         1.299    23.252    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/clk_elink
    SLICE_X58Y104        FDCE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[1]/C
                         clock pessimism              0.227    23.479    
                         clock uncertainty           -0.208    23.271    
    SLICE_X58Y104        FDCE (Recov_fdce_C_CLR)     -0.331    22.940    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[1]
  -------------------------------------------------------------------
                         required time                         22.940    
                         arrival time                          -0.643    
  -------------------------------------------------------------------
                         slack                                 22.296    

Slack (MET) :             22.296ns  (required time - arrival time)
  Source:                 mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[3]/CLR
                            (recovery check against rising-edge clock clk_elink_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_elink_mopshub_board_v1_clk_wiz_s1_0 rise@25.000ns - clk_40_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        1.983ns  (logic 0.379ns (19.117%)  route 1.604ns (80.883%))
  Logic Levels:           0  
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.748ns = ( 23.252 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.339ns
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.858     0.858 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.923    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.350 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.826    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -2.745 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       1.406    -1.339    mopshub_board_v1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X63Y101        FDRE                                         r  mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y101        FDRE (Prop_fdre_C_Q)         0.379    -0.960 f  mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_1/Q
                         net (fo=99, routed)          1.604     0.643    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/mb_reset_repN_1_alias
    SLICE_X58Y104        FDCE                                         f  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000    25.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.819    25.819 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    26.823    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.399    20.423 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.452    21.876    mopshub_board_v1_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    21.953 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout5_buf/O
                         net (fo=535, routed)         1.299    23.252    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/clk_elink
    SLICE_X58Y104        FDCE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[3]/C
                         clock pessimism              0.227    23.479    
                         clock uncertainty           -0.208    23.271    
    SLICE_X58Y104        FDCE (Recov_fdce_C_CLR)     -0.331    22.940    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[3]
  -------------------------------------------------------------------
                         required time                         22.940    
                         arrival time                          -0.643    
  -------------------------------------------------------------------
                         slack                                 22.296    

Slack (MET) :             22.300ns  (required time - arrival time)
  Source:                 mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[2]/CLR
                            (recovery check against rising-edge clock clk_elink_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_elink_mopshub_board_v1_clk_wiz_s1_0 rise@25.000ns - clk_40_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        1.979ns  (logic 0.379ns (19.153%)  route 1.600ns (80.847%))
  Logic Levels:           0  
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.748ns = ( 23.252 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.339ns
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.858     0.858 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.923    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.350 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.826    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -2.745 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       1.406    -1.339    mopshub_board_v1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X63Y101        FDRE                                         r  mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y101        FDRE (Prop_fdre_C_Q)         0.379    -0.960 f  mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_1/Q
                         net (fo=99, routed)          1.600     0.640    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/mb_reset_repN_1_alias
    SLICE_X59Y104        FDCE                                         f  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000    25.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.819    25.819 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    26.823    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.399    20.423 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.452    21.876    mopshub_board_v1_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    21.953 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout5_buf/O
                         net (fo=535, routed)         1.299    23.252    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/clk_elink
    SLICE_X59Y104        FDCE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[2]/C
                         clock pessimism              0.227    23.479    
                         clock uncertainty           -0.208    23.271    
    SLICE_X59Y104        FDCE (Recov_fdce_C_CLR)     -0.331    22.940    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[2]
  -------------------------------------------------------------------
                         required time                         22.940    
                         arrival time                          -0.640    
  -------------------------------------------------------------------
                         slack                                 22.300    

Slack (MET) :             22.300ns  (required time - arrival time)
  Source:                 mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[4]/CLR
                            (recovery check against rising-edge clock clk_elink_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_elink_mopshub_board_v1_clk_wiz_s1_0 rise@25.000ns - clk_40_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        1.979ns  (logic 0.379ns (19.153%)  route 1.600ns (80.847%))
  Logic Levels:           0  
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.748ns = ( 23.252 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.339ns
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.858     0.858 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.923    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.350 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.826    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -2.745 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       1.406    -1.339    mopshub_board_v1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X63Y101        FDRE                                         r  mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y101        FDRE (Prop_fdre_C_Q)         0.379    -0.960 f  mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_1/Q
                         net (fo=99, routed)          1.600     0.640    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/mb_reset_repN_1_alias
    SLICE_X59Y104        FDCE                                         f  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000    25.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.819    25.819 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    26.823    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.399    20.423 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.452    21.876    mopshub_board_v1_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    21.953 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout5_buf/O
                         net (fo=535, routed)         1.299    23.252    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/clk_elink
    SLICE_X59Y104        FDCE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[4]/C
                         clock pessimism              0.227    23.479    
                         clock uncertainty           -0.208    23.271    
    SLICE_X59Y104        FDCE (Recov_fdce_C_CLR)     -0.331    22.940    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[4]
  -------------------------------------------------------------------
                         required time                         22.940    
                         arrival time                          -0.640    
  -------------------------------------------------------------------
                         slack                                 22.300    

Slack (MET) :             22.300ns  (required time - arrival time)
  Source:                 mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[9]/CLR
                            (recovery check against rising-edge clock clk_elink_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_elink_mopshub_board_v1_clk_wiz_s1_0 rise@25.000ns - clk_40_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        1.979ns  (logic 0.379ns (19.153%)  route 1.600ns (80.847%))
  Logic Levels:           0  
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.748ns = ( 23.252 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.339ns
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.858     0.858 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.923    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.350 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.826    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -2.745 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       1.406    -1.339    mopshub_board_v1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X63Y101        FDRE                                         r  mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y101        FDRE (Prop_fdre_C_Q)         0.379    -0.960 f  mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_1/Q
                         net (fo=99, routed)          1.600     0.640    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/mb_reset_repN_1_alias
    SLICE_X59Y104        FDCE                                         f  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000    25.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.819    25.819 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    26.823    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.399    20.423 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.452    21.876    mopshub_board_v1_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    21.953 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout5_buf/O
                         net (fo=535, routed)         1.299    23.252    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/clk_elink
    SLICE_X59Y104        FDCE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[9]/C
                         clock pessimism              0.227    23.479    
                         clock uncertainty           -0.208    23.271    
    SLICE_X59Y104        FDCE (Recov_fdce_C_CLR)     -0.331    22.940    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[9]
  -------------------------------------------------------------------
                         required time                         22.940    
                         arrival time                          -0.640    
  -------------------------------------------------------------------
                         slack                                 22.300    

Slack (MET) :             22.300ns  (required time - arrival time)
  Source:                 mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dispin_reg/CLR
                            (recovery check against rising-edge clock clk_elink_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_elink_mopshub_board_v1_clk_wiz_s1_0 rise@25.000ns - clk_40_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        1.979ns  (logic 0.379ns (19.153%)  route 1.600ns (80.847%))
  Logic Levels:           0  
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.748ns = ( 23.252 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.339ns
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.858     0.858 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.923    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.350 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.826    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -2.745 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       1.406    -1.339    mopshub_board_v1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X63Y101        FDRE                                         r  mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y101        FDRE (Prop_fdre_C_Q)         0.379    -0.960 f  mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_1/Q
                         net (fo=99, routed)          1.600     0.640    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/mb_reset_repN_1_alias
    SLICE_X59Y104        FDCE                                         f  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dispin_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000    25.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.819    25.819 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    26.823    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.399    20.423 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.452    21.876    mopshub_board_v1_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    21.953 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout5_buf/O
                         net (fo=535, routed)         1.299    23.252    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/clk_elink
    SLICE_X59Y104        FDCE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dispin_reg/C
                         clock pessimism              0.227    23.479    
                         clock uncertainty           -0.208    23.271    
    SLICE_X59Y104        FDCE (Recov_fdce_C_CLR)     -0.331    22.940    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dispin_reg
  -------------------------------------------------------------------
                         required time                         22.940    
                         arrival time                          -0.640    
  -------------------------------------------------------------------
                         slack                                 22.300    

Slack (MET) :             22.399ns  (required time - arrival time)
  Source:                 mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[5]/CLR
                            (recovery check against rising-edge clock clk_elink_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_elink_mopshub_board_v1_clk_wiz_s1_0 rise@25.000ns - clk_40_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        1.953ns  (logic 0.379ns (19.405%)  route 1.574ns (80.595%))
  Logic Levels:           0  
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.748ns = ( 23.252 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.339ns
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.858     0.858 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.923    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.350 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.826    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -2.745 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       1.406    -1.339    mopshub_board_v1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X63Y101        FDRE                                         r  mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y101        FDRE (Prop_fdre_C_Q)         0.379    -0.960 f  mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_1/Q
                         net (fo=99, routed)          1.574     0.614    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/mb_reset_repN_1_alias
    SLICE_X60Y104        FDCE                                         f  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000    25.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.819    25.819 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    26.823    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.399    20.423 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.452    21.876    mopshub_board_v1_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    21.953 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout5_buf/O
                         net (fo=535, routed)         1.299    23.252    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/clk_elink
    SLICE_X60Y104        FDCE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[5]/C
                         clock pessimism              0.227    23.479    
                         clock uncertainty           -0.208    23.271    
    SLICE_X60Y104        FDCE (Recov_fdce_C_CLR)     -0.258    23.013    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[5]
  -------------------------------------------------------------------
                         required time                         23.013    
                         arrival time                          -0.614    
  -------------------------------------------------------------------
                         slack                                 22.399    

Slack (MET) :             22.424ns  (required time - arrival time)
  Source:                 mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[6]/CLR
                            (recovery check against rising-edge clock clk_elink_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_elink_mopshub_board_v1_clk_wiz_s1_0 rise@25.000ns - clk_40_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        1.855ns  (logic 0.379ns (20.430%)  route 1.476ns (79.570%))
  Logic Levels:           0  
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.748ns = ( 23.252 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.339ns
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.858     0.858 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.923    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.350 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.826    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -2.745 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       1.406    -1.339    mopshub_board_v1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X63Y101        FDRE                                         r  mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y101        FDRE (Prop_fdre_C_Q)         0.379    -0.960 f  mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_1/Q
                         net (fo=99, routed)          1.476     0.516    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/mb_reset_repN_1_alias
    SLICE_X59Y103        FDCE                                         f  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000    25.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.819    25.819 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    26.823    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.399    20.423 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.452    21.876    mopshub_board_v1_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    21.953 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout5_buf/O
                         net (fo=535, routed)         1.299    23.252    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/clk_elink
    SLICE_X59Y103        FDCE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[6]/C
                         clock pessimism              0.227    23.479    
                         clock uncertainty           -0.208    23.271    
    SLICE_X59Y103        FDCE (Recov_fdce_C_CLR)     -0.331    22.940    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[6]
  -------------------------------------------------------------------
                         required time                         22.940    
                         arrival time                          -0.516    
  -------------------------------------------------------------------
                         slack                                 22.424    

Slack (MET) :             22.424ns  (required time - arrival time)
  Source:                 mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[7]/CLR
                            (recovery check against rising-edge clock clk_elink_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_elink_mopshub_board_v1_clk_wiz_s1_0 rise@25.000ns - clk_40_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        1.855ns  (logic 0.379ns (20.430%)  route 1.476ns (79.570%))
  Logic Levels:           0  
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.748ns = ( 23.252 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.339ns
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.858     0.858 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.923    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.350 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.826    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -2.745 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       1.406    -1.339    mopshub_board_v1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X63Y101        FDRE                                         r  mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y101        FDRE (Prop_fdre_C_Q)         0.379    -0.960 f  mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_1/Q
                         net (fo=99, routed)          1.476     0.516    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/mb_reset_repN_1_alias
    SLICE_X59Y103        FDCE                                         f  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000    25.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.819    25.819 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    26.823    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.399    20.423 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.452    21.876    mopshub_board_v1_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    21.953 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout5_buf/O
                         net (fo=535, routed)         1.299    23.252    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/clk_elink
    SLICE_X59Y103        FDCE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[7]/C
                         clock pessimism              0.227    23.479    
                         clock uncertainty           -0.208    23.271    
    SLICE_X59Y103        FDCE (Recov_fdce_C_CLR)     -0.331    22.940    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[7]
  -------------------------------------------------------------------
                         required time                         22.940    
                         arrival time                          -0.516    
  -------------------------------------------------------------------
                         slack                                 22.424    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.545ns  (arrival time - required time)
  Source:                 mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[5]/CLR
                            (removal check against rising-edge clock clk_elink_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_elink_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns - clk_40_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        1.009ns  (logic 0.141ns (13.973%)  route 0.868ns (86.027%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.000ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.722ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.740 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.209    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       0.582    -0.601    mopshub_board_v1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X63Y101        FDRE                                         r  mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.460 f  mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_1/Q
                         net (fo=99, routed)          0.868     0.408    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/mb_reset_repN_1_alias
    SLICE_X60Y104        FDCE                                         f  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.871    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.332    -2.462 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.579    -1.883    mopshub_board_v1_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.854 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout5_buf/O
                         net (fo=535, routed)         0.854    -1.000    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/clk_elink
    SLICE_X60Y104        FDCE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[5]/C
                         clock pessimism              0.722    -0.278    
                         clock uncertainty            0.208    -0.070    
    SLICE_X60Y104        FDCE (Remov_fdce_C_CLR)     -0.067    -0.137    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[5]
  -------------------------------------------------------------------
                         required time                          0.137    
                         arrival time                           0.408    
  -------------------------------------------------------------------
                         slack                                  0.545    

Slack (MET) :             0.551ns  (arrival time - required time)
  Source:                 mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[6]/CLR
                            (removal check against rising-edge clock clk_elink_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_elink_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns - clk_40_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        0.990ns  (logic 0.141ns (14.241%)  route 0.849ns (85.759%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.000ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.722ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.740 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.209    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       0.582    -0.601    mopshub_board_v1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X63Y101        FDRE                                         r  mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.460 f  mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_1/Q
                         net (fo=99, routed)          0.849     0.389    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/mb_reset_repN_1_alias
    SLICE_X59Y103        FDCE                                         f  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.871    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.332    -2.462 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.579    -1.883    mopshub_board_v1_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.854 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout5_buf/O
                         net (fo=535, routed)         0.854    -1.000    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/clk_elink
    SLICE_X59Y103        FDCE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[6]/C
                         clock pessimism              0.722    -0.278    
                         clock uncertainty            0.208    -0.070    
    SLICE_X59Y103        FDCE (Remov_fdce_C_CLR)     -0.092    -0.162    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[6]
  -------------------------------------------------------------------
                         required time                          0.162    
                         arrival time                           0.389    
  -------------------------------------------------------------------
                         slack                                  0.551    

Slack (MET) :             0.551ns  (arrival time - required time)
  Source:                 mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[7]/CLR
                            (removal check against rising-edge clock clk_elink_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_elink_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns - clk_40_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        0.990ns  (logic 0.141ns (14.241%)  route 0.849ns (85.759%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.000ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.722ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.740 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.209    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       0.582    -0.601    mopshub_board_v1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X63Y101        FDRE                                         r  mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.460 f  mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_1/Q
                         net (fo=99, routed)          0.849     0.389    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/mb_reset_repN_1_alias
    SLICE_X59Y103        FDCE                                         f  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.871    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.332    -2.462 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.579    -1.883    mopshub_board_v1_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.854 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout5_buf/O
                         net (fo=535, routed)         0.854    -1.000    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/clk_elink
    SLICE_X59Y103        FDCE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[7]/C
                         clock pessimism              0.722    -0.278    
                         clock uncertainty            0.208    -0.070    
    SLICE_X59Y103        FDCE (Remov_fdce_C_CLR)     -0.092    -0.162    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[7]
  -------------------------------------------------------------------
                         required time                          0.162    
                         arrival time                           0.389    
  -------------------------------------------------------------------
                         slack                                  0.551    

Slack (MET) :             0.551ns  (arrival time - required time)
  Source:                 mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[8]/CLR
                            (removal check against rising-edge clock clk_elink_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_elink_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns - clk_40_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        0.990ns  (logic 0.141ns (14.241%)  route 0.849ns (85.759%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.000ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.722ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.740 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.209    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       0.582    -0.601    mopshub_board_v1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X63Y101        FDRE                                         r  mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.460 f  mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_1/Q
                         net (fo=99, routed)          0.849     0.389    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/mb_reset_repN_1_alias
    SLICE_X59Y103        FDCE                                         f  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.871    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.332    -2.462 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.579    -1.883    mopshub_board_v1_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.854 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout5_buf/O
                         net (fo=535, routed)         0.854    -1.000    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/clk_elink
    SLICE_X59Y103        FDCE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[8]/C
                         clock pessimism              0.722    -0.278    
                         clock uncertainty            0.208    -0.070    
    SLICE_X59Y103        FDCE (Remov_fdce_C_CLR)     -0.092    -0.162    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[8]
  -------------------------------------------------------------------
                         required time                          0.162    
                         arrival time                           0.389    
  -------------------------------------------------------------------
                         slack                                  0.551    

Slack (MET) :             0.619ns  (arrival time - required time)
  Source:                 mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[2]/CLR
                            (removal check against rising-edge clock clk_elink_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_elink_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns - clk_40_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.141ns (13.330%)  route 0.917ns (86.670%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.000ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.722ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.740 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.209    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       0.582    -0.601    mopshub_board_v1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X63Y101        FDRE                                         r  mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.460 f  mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_1/Q
                         net (fo=99, routed)          0.917     0.457    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/mb_reset_repN_1_alias
    SLICE_X59Y104        FDCE                                         f  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.871    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.332    -2.462 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.579    -1.883    mopshub_board_v1_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.854 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout5_buf/O
                         net (fo=535, routed)         0.854    -1.000    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/clk_elink
    SLICE_X59Y104        FDCE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[2]/C
                         clock pessimism              0.722    -0.278    
                         clock uncertainty            0.208    -0.070    
    SLICE_X59Y104        FDCE (Remov_fdce_C_CLR)     -0.092    -0.162    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[2]
  -------------------------------------------------------------------
                         required time                          0.162    
                         arrival time                           0.457    
  -------------------------------------------------------------------
                         slack                                  0.619    

Slack (MET) :             0.619ns  (arrival time - required time)
  Source:                 mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[4]/CLR
                            (removal check against rising-edge clock clk_elink_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_elink_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns - clk_40_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.141ns (13.330%)  route 0.917ns (86.670%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.000ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.722ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.740 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.209    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       0.582    -0.601    mopshub_board_v1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X63Y101        FDRE                                         r  mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.460 f  mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_1/Q
                         net (fo=99, routed)          0.917     0.457    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/mb_reset_repN_1_alias
    SLICE_X59Y104        FDCE                                         f  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.871    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.332    -2.462 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.579    -1.883    mopshub_board_v1_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.854 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout5_buf/O
                         net (fo=535, routed)         0.854    -1.000    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/clk_elink
    SLICE_X59Y104        FDCE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[4]/C
                         clock pessimism              0.722    -0.278    
                         clock uncertainty            0.208    -0.070    
    SLICE_X59Y104        FDCE (Remov_fdce_C_CLR)     -0.092    -0.162    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[4]
  -------------------------------------------------------------------
                         required time                          0.162    
                         arrival time                           0.457    
  -------------------------------------------------------------------
                         slack                                  0.619    

Slack (MET) :             0.619ns  (arrival time - required time)
  Source:                 mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[9]/CLR
                            (removal check against rising-edge clock clk_elink_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_elink_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns - clk_40_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.141ns (13.330%)  route 0.917ns (86.670%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.000ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.722ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.740 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.209    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       0.582    -0.601    mopshub_board_v1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X63Y101        FDRE                                         r  mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.460 f  mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_1/Q
                         net (fo=99, routed)          0.917     0.457    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/mb_reset_repN_1_alias
    SLICE_X59Y104        FDCE                                         f  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.871    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.332    -2.462 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.579    -1.883    mopshub_board_v1_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.854 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout5_buf/O
                         net (fo=535, routed)         0.854    -1.000    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/clk_elink
    SLICE_X59Y104        FDCE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[9]/C
                         clock pessimism              0.722    -0.278    
                         clock uncertainty            0.208    -0.070    
    SLICE_X59Y104        FDCE (Remov_fdce_C_CLR)     -0.092    -0.162    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[9]
  -------------------------------------------------------------------
                         required time                          0.162    
                         arrival time                           0.457    
  -------------------------------------------------------------------
                         slack                                  0.619    

Slack (MET) :             0.619ns  (arrival time - required time)
  Source:                 mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dispin_reg/CLR
                            (removal check against rising-edge clock clk_elink_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_elink_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns - clk_40_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.141ns (13.330%)  route 0.917ns (86.670%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.000ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.722ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.740 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.209    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       0.582    -0.601    mopshub_board_v1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X63Y101        FDRE                                         r  mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.460 f  mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_1/Q
                         net (fo=99, routed)          0.917     0.457    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/mb_reset_repN_1_alias
    SLICE_X59Y104        FDCE                                         f  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dispin_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.871    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.332    -2.462 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.579    -1.883    mopshub_board_v1_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.854 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout5_buf/O
                         net (fo=535, routed)         0.854    -1.000    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/clk_elink
    SLICE_X59Y104        FDCE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dispin_reg/C
                         clock pessimism              0.722    -0.278    
                         clock uncertainty            0.208    -0.070    
    SLICE_X59Y104        FDCE (Remov_fdce_C_CLR)     -0.092    -0.162    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dispin_reg
  -------------------------------------------------------------------
                         required time                          0.162    
                         arrival time                           0.457    
  -------------------------------------------------------------------
                         slack                                  0.619    

Slack (MET) :             0.623ns  (arrival time - required time)
  Source:                 mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[0]/CLR
                            (removal check against rising-edge clock clk_elink_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_elink_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns - clk_40_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        1.062ns  (logic 0.141ns (13.283%)  route 0.921ns (86.717%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.000ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.722ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.740 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.209    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       0.582    -0.601    mopshub_board_v1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X63Y101        FDRE                                         r  mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.460 f  mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_1/Q
                         net (fo=99, routed)          0.921     0.460    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/mb_reset_repN_1_alias
    SLICE_X58Y104        FDCE                                         f  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.871    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.332    -2.462 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.579    -1.883    mopshub_board_v1_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.854 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout5_buf/O
                         net (fo=535, routed)         0.854    -1.000    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/clk_elink
    SLICE_X58Y104        FDCE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[0]/C
                         clock pessimism              0.722    -0.278    
                         clock uncertainty            0.208    -0.070    
    SLICE_X58Y104        FDCE (Remov_fdce_C_CLR)     -0.092    -0.162    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.162    
                         arrival time                           0.460    
  -------------------------------------------------------------------
                         slack                                  0.623    

Slack (MET) :             0.623ns  (arrival time - required time)
  Source:                 mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[1]/CLR
                            (removal check against rising-edge clock clk_elink_mopshub_board_v1_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_elink_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns - clk_40_mopshub_board_v1_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        1.062ns  (logic 0.141ns (13.283%)  route 0.921ns (86.717%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.000ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.722ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.740 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.209    mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=12701, routed)       0.582    -0.601    mopshub_board_v1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X63Y101        FDRE                                         r  mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.460 f  mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_1/Q
                         net (fo=99, routed)          0.921     0.460    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/mb_reset_repN_1_alias
    SLICE_X58Y104        FDCE                                         f  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v1_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.871    mopshub_board_v1_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v1_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.332    -2.462 r  mopshub_board_v1_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.579    -1.883    mopshub_board_v1_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v1_clk_wiz_s1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.854 r  mopshub_board_v1_i/clk_wiz_s1/inst/clkout5_buf/O
                         net (fo=535, routed)         0.854    -1.000    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/clk_elink
    SLICE_X58Y104        FDCE                                         r  mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[1]/C
                         clock pessimism              0.722    -0.278    
                         clock uncertainty            0.208    -0.070    
    SLICE_X58Y104        FDCE (Remov_fdce_C_CLR)     -0.092    -0.162    mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[1]
  -------------------------------------------------------------------
                         required time                          0.162    
                         arrival time                           0.460    
  -------------------------------------------------------------------
                         slack                                  0.623    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       29.727ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.244ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.727ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.868ns  (logic 0.877ns (30.574%)  route 1.991ns (69.426%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.850ns = ( 36.850 - 33.000 ) 
    Source Clock Delay      (SCD):    4.304ns
    Clock Pessimism Removal (CPR):    0.416ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.586     2.586    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.081     2.667 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.637     4.304    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X26Y94         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y94         FDRE (Prop_fdre_C_Q)         0.379     4.683 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.698     5.381    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X26Y94         LUT6 (Prop_lut6_I3_O)        0.105     5.486 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.468     5.953    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X27Y95         LUT4 (Prop_lut4_I3_O)        0.126     6.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.241     6.320    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X24Y95         LUT1 (Prop_lut1_I0_O)        0.267     6.587 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.585     7.172    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X23Y96         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.247    35.247    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077    35.324 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.526    36.850    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X23Y96         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.416    37.266    
                         clock uncertainty           -0.035    37.231    
    SLICE_X23Y96         FDCE (Recov_fdce_C_CLR)     -0.331    36.900    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         36.900    
                         arrival time                          -7.172    
  -------------------------------------------------------------------
                         slack                                 29.727    

Slack (MET) :             29.800ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.868ns  (logic 0.877ns (30.574%)  route 1.991ns (69.426%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.850ns = ( 36.850 - 33.000 ) 
    Source Clock Delay      (SCD):    4.304ns
    Clock Pessimism Removal (CPR):    0.416ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.586     2.586    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.081     2.667 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.637     4.304    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X26Y94         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y94         FDRE (Prop_fdre_C_Q)         0.379     4.683 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.698     5.381    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X26Y94         LUT6 (Prop_lut6_I3_O)        0.105     5.486 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.468     5.953    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X27Y95         LUT4 (Prop_lut4_I3_O)        0.126     6.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.241     6.320    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X24Y95         LUT1 (Prop_lut1_I0_O)        0.267     6.587 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.585     7.172    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X22Y96         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.247    35.247    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077    35.324 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.526    36.850    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X22Y96         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.416    37.266    
                         clock uncertainty           -0.035    37.231    
    SLICE_X22Y96         FDCE (Recov_fdce_C_CLR)     -0.258    36.973    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         36.973    
                         arrival time                          -7.172    
  -------------------------------------------------------------------
                         slack                                 29.800    

Slack (MET) :             29.800ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.868ns  (logic 0.877ns (30.574%)  route 1.991ns (69.426%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.850ns = ( 36.850 - 33.000 ) 
    Source Clock Delay      (SCD):    4.304ns
    Clock Pessimism Removal (CPR):    0.416ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.586     2.586    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.081     2.667 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.637     4.304    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X26Y94         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y94         FDRE (Prop_fdre_C_Q)         0.379     4.683 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.698     5.381    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X26Y94         LUT6 (Prop_lut6_I3_O)        0.105     5.486 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.468     5.953    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X27Y95         LUT4 (Prop_lut4_I3_O)        0.126     6.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.241     6.320    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X24Y95         LUT1 (Prop_lut1_I0_O)        0.267     6.587 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.585     7.172    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X22Y96         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.247    35.247    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077    35.324 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.526    36.850    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X22Y96         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.416    37.266    
                         clock uncertainty           -0.035    37.231    
    SLICE_X22Y96         FDCE (Recov_fdce_C_CLR)     -0.258    36.973    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         36.973    
                         arrival time                          -7.172    
  -------------------------------------------------------------------
                         slack                                 29.800    

Slack (MET) :             29.800ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.868ns  (logic 0.877ns (30.574%)  route 1.991ns (69.426%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.850ns = ( 36.850 - 33.000 ) 
    Source Clock Delay      (SCD):    4.304ns
    Clock Pessimism Removal (CPR):    0.416ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.586     2.586    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.081     2.667 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.637     4.304    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X26Y94         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y94         FDRE (Prop_fdre_C_Q)         0.379     4.683 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.698     5.381    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X26Y94         LUT6 (Prop_lut6_I3_O)        0.105     5.486 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.468     5.953    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X27Y95         LUT4 (Prop_lut4_I3_O)        0.126     6.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.241     6.320    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X24Y95         LUT1 (Prop_lut1_I0_O)        0.267     6.587 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.585     7.172    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X22Y96         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.247    35.247    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077    35.324 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.526    36.850    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X22Y96         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.416    37.266    
                         clock uncertainty           -0.035    37.231    
    SLICE_X22Y96         FDCE (Recov_fdce_C_CLR)     -0.258    36.973    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         36.973    
                         arrival time                          -7.172    
  -------------------------------------------------------------------
                         slack                                 29.800    

Slack (MET) :             29.800ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.868ns  (logic 0.877ns (30.574%)  route 1.991ns (69.426%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.850ns = ( 36.850 - 33.000 ) 
    Source Clock Delay      (SCD):    4.304ns
    Clock Pessimism Removal (CPR):    0.416ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.586     2.586    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.081     2.667 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.637     4.304    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X26Y94         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y94         FDRE (Prop_fdre_C_Q)         0.379     4.683 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.698     5.381    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X26Y94         LUT6 (Prop_lut6_I3_O)        0.105     5.486 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.468     5.953    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X27Y95         LUT4 (Prop_lut4_I3_O)        0.126     6.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.241     6.320    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X24Y95         LUT1 (Prop_lut1_I0_O)        0.267     6.587 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.585     7.172    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X22Y96         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.247    35.247    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077    35.324 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.526    36.850    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X22Y96         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.416    37.266    
                         clock uncertainty           -0.035    37.231    
    SLICE_X22Y96         FDCE (Recov_fdce_C_CLR)     -0.258    36.973    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         36.973    
                         arrival time                          -7.172    
  -------------------------------------------------------------------
                         slack                                 29.800    

Slack (MET) :             29.851ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.784ns  (logic 0.877ns (31.501%)  route 1.907ns (68.499%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.850ns = ( 36.850 - 33.000 ) 
    Source Clock Delay      (SCD):    4.304ns
    Clock Pessimism Removal (CPR):    0.416ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.586     2.586    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.081     2.667 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.637     4.304    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X26Y94         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y94         FDRE (Prop_fdre_C_Q)         0.379     4.683 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.698     5.381    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X26Y94         LUT6 (Prop_lut6_I3_O)        0.105     5.486 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.468     5.953    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X27Y95         LUT4 (Prop_lut4_I3_O)        0.126     6.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.241     6.320    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X24Y95         LUT1 (Prop_lut1_I0_O)        0.267     6.587 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.501     7.088    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X22Y95         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.247    35.247    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077    35.324 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.526    36.850    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X22Y95         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.416    37.266    
                         clock uncertainty           -0.035    37.231    
    SLICE_X22Y95         FDCE (Recov_fdce_C_CLR)     -0.292    36.939    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         36.939    
                         arrival time                          -7.088    
  -------------------------------------------------------------------
                         slack                                 29.851    

Slack (MET) :             29.885ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.784ns  (logic 0.877ns (31.501%)  route 1.907ns (68.499%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.850ns = ( 36.850 - 33.000 ) 
    Source Clock Delay      (SCD):    4.304ns
    Clock Pessimism Removal (CPR):    0.416ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.586     2.586    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.081     2.667 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.637     4.304    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X26Y94         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y94         FDRE (Prop_fdre_C_Q)         0.379     4.683 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.698     5.381    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X26Y94         LUT6 (Prop_lut6_I3_O)        0.105     5.486 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.468     5.953    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X27Y95         LUT4 (Prop_lut4_I3_O)        0.126     6.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.241     6.320    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X24Y95         LUT1 (Prop_lut1_I0_O)        0.267     6.587 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.501     7.088    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X22Y95         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.247    35.247    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077    35.324 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.526    36.850    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X22Y95         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.416    37.266    
                         clock uncertainty           -0.035    37.231    
    SLICE_X22Y95         FDCE (Recov_fdce_C_CLR)     -0.258    36.973    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         36.973    
                         arrival time                          -7.088    
  -------------------------------------------------------------------
                         slack                                 29.885    

Slack (MET) :             29.885ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.784ns  (logic 0.877ns (31.501%)  route 1.907ns (68.499%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.850ns = ( 36.850 - 33.000 ) 
    Source Clock Delay      (SCD):    4.304ns
    Clock Pessimism Removal (CPR):    0.416ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.586     2.586    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.081     2.667 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.637     4.304    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X26Y94         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y94         FDRE (Prop_fdre_C_Q)         0.379     4.683 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.698     5.381    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X26Y94         LUT6 (Prop_lut6_I3_O)        0.105     5.486 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.468     5.953    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X27Y95         LUT4 (Prop_lut4_I3_O)        0.126     6.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.241     6.320    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X24Y95         LUT1 (Prop_lut1_I0_O)        0.267     6.587 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.501     7.088    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X22Y95         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.247    35.247    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077    35.324 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.526    36.850    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X22Y95         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.416    37.266    
                         clock uncertainty           -0.035    37.231    
    SLICE_X22Y95         FDCE (Recov_fdce_C_CLR)     -0.258    36.973    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         36.973    
                         arrival time                          -7.088    
  -------------------------------------------------------------------
                         slack                                 29.885    

Slack (MET) :             29.885ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.784ns  (logic 0.877ns (31.501%)  route 1.907ns (68.499%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.850ns = ( 36.850 - 33.000 ) 
    Source Clock Delay      (SCD):    4.304ns
    Clock Pessimism Removal (CPR):    0.416ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.586     2.586    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.081     2.667 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.637     4.304    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X26Y94         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y94         FDRE (Prop_fdre_C_Q)         0.379     4.683 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.698     5.381    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X26Y94         LUT6 (Prop_lut6_I3_O)        0.105     5.486 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.468     5.953    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X27Y95         LUT4 (Prop_lut4_I3_O)        0.126     6.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.241     6.320    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X24Y95         LUT1 (Prop_lut1_I0_O)        0.267     6.587 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.501     7.088    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X22Y95         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.247    35.247    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077    35.324 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.526    36.850    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X22Y95         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.416    37.266    
                         clock uncertainty           -0.035    37.231    
    SLICE_X22Y95         FDCE (Recov_fdce_C_CLR)     -0.258    36.973    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         36.973    
                         arrival time                          -7.088    
  -------------------------------------------------------------------
                         slack                                 29.885    

Slack (MET) :             29.885ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.784ns  (logic 0.877ns (31.501%)  route 1.907ns (68.499%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.850ns = ( 36.850 - 33.000 ) 
    Source Clock Delay      (SCD):    4.304ns
    Clock Pessimism Removal (CPR):    0.416ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.586     2.586    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.081     2.667 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.637     4.304    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X26Y94         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y94         FDRE (Prop_fdre_C_Q)         0.379     4.683 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.698     5.381    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X26Y94         LUT6 (Prop_lut6_I3_O)        0.105     5.486 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.468     5.953    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X27Y95         LUT4 (Prop_lut4_I3_O)        0.126     6.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.241     6.320    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X24Y95         LUT1 (Prop_lut1_I0_O)        0.267     6.587 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.501     7.088    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X22Y95         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.247    35.247    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077    35.324 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.526    36.850    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X22Y95         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.416    37.266    
                         clock uncertainty           -0.035    37.231    
    SLICE_X22Y95         FDCE (Recov_fdce_C_CLR)     -0.258    36.973    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         36.973    
                         arrival time                          -7.088    
  -------------------------------------------------------------------
                         slack                                 29.885    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.957%)  route 0.212ns (60.043%))
  Logic Levels:           0  
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.544ns
    Source Clock Delay      (SCD):    2.152ns
    Clock Pessimism Removal (CPR):    0.191ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.402     1.402    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.428 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.724     2.152    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X0Y97          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDPE (Prop_fdpe_C_Q)         0.141     2.293 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.212     2.505    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X1Y102         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.585     1.585    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.614 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.930     2.544    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X1Y102         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.191     2.353    
    SLICE_X1Y102         FDCE (Remov_fdce_C_CLR)     -0.092     2.261    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.261    
                         arrival time                           2.505    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.957%)  route 0.212ns (60.043%))
  Logic Levels:           0  
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.544ns
    Source Clock Delay      (SCD):    2.152ns
    Clock Pessimism Removal (CPR):    0.191ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.402     1.402    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.428 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.724     2.152    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X0Y97          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDPE (Prop_fdpe_C_Q)         0.141     2.293 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.212     2.505    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X1Y102         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.585     1.585    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.614 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.930     2.544    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X1Y102         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.191     2.353    
    SLICE_X1Y102         FDCE (Remov_fdce_C_CLR)     -0.092     2.261    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.261    
                         arrival time                           2.505    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.957%)  route 0.212ns (60.043%))
  Logic Levels:           0  
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.544ns
    Source Clock Delay      (SCD):    2.152ns
    Clock Pessimism Removal (CPR):    0.191ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.402     1.402    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.428 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.724     2.152    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X0Y97          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDPE (Prop_fdpe_C_Q)         0.141     2.293 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.212     2.505    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X1Y102         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.585     1.585    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.614 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.930     2.544    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X1Y102         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism             -0.191     2.353    
    SLICE_X1Y102         FDCE (Remov_fdce_C_CLR)     -0.092     2.261    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.261    
                         arrival time                           2.505    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.957%)  route 0.212ns (60.043%))
  Logic Levels:           0  
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.544ns
    Source Clock Delay      (SCD):    2.152ns
    Clock Pessimism Removal (CPR):    0.191ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.402     1.402    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.428 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.724     2.152    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X0Y97          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDPE (Prop_fdpe_C_Q)         0.141     2.293 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.212     2.505    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X1Y102         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.585     1.585    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.614 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.930     2.544    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X1Y102         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism             -0.191     2.353    
    SLICE_X1Y102         FDCE (Remov_fdce_C_CLR)     -0.092     2.261    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.261    
                         arrival time                           2.505    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.957%)  route 0.212ns (60.043%))
  Logic Levels:           0  
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.544ns
    Source Clock Delay      (SCD):    2.152ns
    Clock Pessimism Removal (CPR):    0.191ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.402     1.402    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.428 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.724     2.152    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X0Y97          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDPE (Prop_fdpe_C_Q)         0.141     2.293 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.212     2.505    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X1Y102         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.585     1.585    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.614 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.930     2.544    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X1Y102         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism             -0.191     2.353    
    SLICE_X1Y102         FDCE (Remov_fdce_C_CLR)     -0.092     2.261    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.261    
                         arrival time                           2.505    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.957%)  route 0.212ns (60.043%))
  Logic Levels:           0  
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.544ns
    Source Clock Delay      (SCD):    2.152ns
    Clock Pessimism Removal (CPR):    0.191ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.402     1.402    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.428 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.724     2.152    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X0Y97          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDPE (Prop_fdpe_C_Q)         0.141     2.293 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.212     2.505    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X1Y102         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.585     1.585    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.614 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.930     2.544    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X1Y102         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism             -0.191     2.353    
    SLICE_X1Y102         FDCE (Remov_fdce_C_CLR)     -0.092     2.261    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.261    
                         arrival time                           2.505    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.957%)  route 0.212ns (60.043%))
  Logic Levels:           0  
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.544ns
    Source Clock Delay      (SCD):    2.152ns
    Clock Pessimism Removal (CPR):    0.191ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.402     1.402    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.428 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.724     2.152    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X0Y97          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDPE (Prop_fdpe_C_Q)         0.141     2.293 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.212     2.505    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X1Y102         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.585     1.585    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.614 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.930     2.544    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X1Y102         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism             -0.191     2.353    
    SLICE_X1Y102         FDCE (Remov_fdce_C_CLR)     -0.092     2.261    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.261    
                         arrival time                           2.505    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.957%)  route 0.212ns (60.043%))
  Logic Levels:           0  
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.544ns
    Source Clock Delay      (SCD):    2.152ns
    Clock Pessimism Removal (CPR):    0.191ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.402     1.402    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.428 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.724     2.152    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X0Y97          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDPE (Prop_fdpe_C_Q)         0.141     2.293 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.212     2.505    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X1Y102         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.585     1.585    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.614 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.930     2.544    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X1Y102         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism             -0.191     2.353    
    SLICE_X1Y102         FDPE (Remov_fdpe_C_PRE)     -0.095     2.258    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.258    
                         arrival time                           2.505    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.489%)  route 0.216ns (60.511%))
  Logic Levels:           0  
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.544ns
    Source Clock Delay      (SCD):    2.152ns
    Clock Pessimism Removal (CPR):    0.191ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.402     1.402    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.428 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.724     2.152    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X0Y97          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDPE (Prop_fdpe_C_Q)         0.141     2.293 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.216     2.509    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X1Y100         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.585     1.585    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.614 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.930     2.544    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X1Y100         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.191     2.353    
    SLICE_X1Y100         FDCE (Remov_fdce_C_CLR)     -0.092     2.261    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.261    
                         arrival time                           2.509    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.489%)  route 0.216ns (60.511%))
  Logic Levels:           0  
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.544ns
    Source Clock Delay      (SCD):    2.152ns
    Clock Pessimism Removal (CPR):    0.191ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.402     1.402    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.428 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.724     2.152    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X0Y97          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDPE (Prop_fdpe_C_Q)         0.141     2.293 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.216     2.509    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X1Y100         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.585     1.585    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.614 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.930     2.544    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X1Y100         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.191     2.353    
    SLICE_X1Y100         FDCE (Remov_fdce_C_CLR)     -0.092     2.261    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.261    
                         arrival time                           2.509    
  -------------------------------------------------------------------
                         slack                                  0.249    





