# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do q_6_10_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/czhe/Documents/fpga_proj/q_6_10 {C:/Users/czhe/Documents/fpga_proj/q_6_10/q_6_10.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:46:08 on Nov 06,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/czhe/Documents/fpga_proj/q_6_10" C:/Users/czhe/Documents/fpga_proj/q_6_10/q_6_10.v 
# -- Compiling module q_6_10
# -- Compiling module d_ff
# -- Compiling module shift_reg
# 
# Top level modules:
# 	q_6_10
# End time: 10:46:08 on Nov 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vlog -reportprogress 300 -work work C:/Users/czhe/Documents/fpga_proj/q_6_10/q_6_10_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:46:14 on Nov 06,2019
# vlog -reportprogress 300 -work work C:/Users/czhe/Documents/fpga_proj/q_6_10/q_6_10_tb.v 
# -- Compiling module q_6_10_tb
# 
# Top level modules:
# 	q_6_10_tb
# End time: 10:46:14 on Nov 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.q_6_10_tb
# vsim work.q_6_10_tb 
# Start time: 10:46:20 on Nov 06,2019
# Loading work.q_6_10_tb
# Loading work.q_6_10
# Loading work.d_ff
# Loading work.shift_reg
add wave -position insertpoint  \
sim:/q_6_10_tb/rstn \
sim:/q_6_10_tb/clk \
sim:/q_6_10_tb/shift \
sim:/q_6_10_tb/load \
sim:/q_6_10_tb/SI \
sim:/q_6_10_tb/I \
sim:/q_6_10_tb/y
run
restart
run
vlog -work work C:/Users/czhe/Documents/fpga_proj/q_6_10/q_6_10_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:47:12 on Nov 06,2019
# vlog -reportprogress 300 -work work C:/Users/czhe/Documents/fpga_proj/q_6_10/q_6_10_tb.v 
# -- Compiling module q_6_10_tb
# 
# Top level modules:
# 	q_6_10_tb
# End time: 10:47:12 on Nov 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.q_6_10_tb
run
# ** Note: $finish    : C:/Users/czhe/Documents/fpga_proj/q_6_10/q_6_10_tb.v(30)
#    Time: 210 ps  Iteration: 0  Instance: /q_6_10_tb
# 1
# Break in Module q_6_10_tb at C:/Users/czhe/Documents/fpga_proj/q_6_10/q_6_10_tb.v line 30
vlog -vlog01compat -work work +incdir+C:/Users/czhe/Documents/fpga_proj/q_6_10 C:/Users/czhe/Documents/fpga_proj/q_6_10/q_6_10.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:48:39 on Nov 06,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/czhe/Documents/fpga_proj/q_6_10" C:/Users/czhe/Documents/fpga_proj/q_6_10/q_6_10.v 
# -- Compiling module q_6_10
# -- Compiling module d_ff
# -- Compiling module shift_reg
# 
# Top level modules:
# 	q_6_10
# End time: 10:48:39 on Nov 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+C:/Users/czhe/Documents/fpga_proj/q_6_10 C:/Users/czhe/Documents/fpga_proj/q_6_10/q_6_10.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:48:39 on Nov 06,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/czhe/Documents/fpga_proj/q_6_10" C:/Users/czhe/Documents/fpga_proj/q_6_10/q_6_10.v 
# -- Compiling module q_6_10
# -- Compiling module d_ff
# -- Compiling module shift_reg
# 
# Top level modules:
# 	q_6_10
# End time: 10:48:39 on Nov 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work C:/Users/czhe/Documents/fpga_proj/q_6_10/q_6_10_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:48:40 on Nov 06,2019
# vlog -reportprogress 300 -work work C:/Users/czhe/Documents/fpga_proj/q_6_10/q_6_10_tb.v 
# -- Compiling module q_6_10_tb
# 
# Top level modules:
# 	q_6_10_tb
# End time: 10:48:40 on Nov 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+C:/Users/czhe/Documents/fpga_proj/q_6_10 C:/Users/czhe/Documents/fpga_proj/q_6_10/q_6_10.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:48:40 on Nov 06,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/czhe/Documents/fpga_proj/q_6_10" C:/Users/czhe/Documents/fpga_proj/q_6_10/q_6_10.v 
# -- Compiling module q_6_10
# -- Compiling module d_ff
# -- Compiling module shift_reg
# 
# Top level modules:
# 	q_6_10
# End time: 10:48:40 on Nov 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.d_ff work.q_6_10 work.q_6_10_tb work.shift_reg
# End time: 10:48:46 on Nov 06,2019, Elapsed time: 0:02:26
# Errors: 0, Warnings: 0
# vsim work.d_ff work.q_6_10 work.q_6_10_tb work.shift_reg 
# Start time: 10:48:46 on Nov 06,2019
# Loading work.d_ff
# Loading work.q_6_10
# Loading work.shift_reg
# Loading work.q_6_10_tb
vlog -work work C:/Users/czhe/Documents/fpga_proj/q_6_10/q_6_10_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:49:02 on Nov 06,2019
# vlog -reportprogress 300 -work work C:/Users/czhe/Documents/fpga_proj/q_6_10/q_6_10_tb.v 
# -- Compiling module q_6_10_tb
# 
# Top level modules:
# 	q_6_10_tb
# End time: 10:49:02 on Nov 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.q_6_10_tb
# End time: 10:49:06 on Nov 06,2019, Elapsed time: 0:00:20
# Errors: 0, Warnings: 0
# vsim work.q_6_10_tb 
# Start time: 10:49:06 on Nov 06,2019
# Loading work.q_6_10_tb
# Loading work.q_6_10
# Loading work.d_ff
# Loading work.shift_reg
add wave -position insertpoint  \
sim:/q_6_10_tb/rstn \
sim:/q_6_10_tb/clk \
sim:/q_6_10_tb/shift \
sim:/q_6_10_tb/load \
sim:/q_6_10_tb/SI \
sim:/q_6_10_tb/I \
sim:/q_6_10_tb/A \
sim:/q_6_10_tb/y
run
# ** Note: $finish    : C:/Users/czhe/Documents/fpga_proj/q_6_10/q_6_10_tb.v(31)
#    Time: 210 ps  Iteration: 0  Instance: /q_6_10_tb
# 1
# Break in Module q_6_10_tb at C:/Users/czhe/Documents/fpga_proj/q_6_10/q_6_10_tb.v line 31
# End time: 10:50:54 on Nov 06,2019, Elapsed time: 0:01:48
# Errors: 0, Warnings: 0
