{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1692003012991 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1692003012991 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 14 17:50:12 2023 " "Processing started: Mon Aug 14 17:50:12 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1692003012991 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1692003012991 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1692003012991 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1692003013223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/summer_vacation_2023/022_uart_cal_project/src/rtl/alu/delay.v 1 1 " "Found 1 design units, including 1 entities, in source file /summer_vacation_2023/022_uart_cal_project/src/rtl/alu/delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 delay " "Found entity 1: delay" {  } { { "../src/rtl/ALU/delay.v" "" { Text "D:/summer_vacation_2023/022_UART_CAL_PROJECT/src/rtl/ALU/delay.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1692003013260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1692003013260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/summer_vacation_2023/022_uart_cal_project/src/rtl/top.v 1 1 " "Found 1 design units, including 1 entities, in source file /summer_vacation_2023/022_uart_cal_project/src/rtl/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "../src/rtl/top.v" "" { Text "D:/summer_vacation_2023/022_UART_CAL_PROJECT/src/rtl/top.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1692003013260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1692003013260 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "uart_valid UART_VALID encorder.v(10) " "Verilog HDL Declaration information at encorder.v(10): object \"uart_valid\" differs only in case from object \"UART_VALID\" in the same scope" {  } { { "../src/rtl/PARSER/encorder.v" "" { Text "D:/summer_vacation_2023/022_UART_CAL_PROJECT/src/rtl/PARSER/encorder.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1692003013260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/summer_vacation_2023/022_uart_cal_project/src/rtl/parser/encorder.v 1 1 " "Found 1 design units, including 1 entities, in source file /summer_vacation_2023/022_uart_cal_project/src/rtl/parser/encorder.v" { { "Info" "ISGN_ENTITY_NAME" "1 encorder " "Found entity 1: encorder" {  } { { "../src/rtl/PARSER/encorder.v" "" { Text "D:/summer_vacation_2023/022_UART_CAL_PROJECT/src/rtl/PARSER/encorder.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1692003013260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1692003013260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/summer_vacation_2023/022_uart_cal_project/src/rtl/parser/decorder.v 1 1 " "Found 1 design units, including 1 entities, in source file /summer_vacation_2023/022_uart_cal_project/src/rtl/parser/decorder.v" { { "Info" "ISGN_ENTITY_NAME" "1 decorder " "Found entity 1: decorder" {  } { { "../src/rtl/PARSER/decorder.v" "" { Text "D:/summer_vacation_2023/022_UART_CAL_PROJECT/src/rtl/PARSER/decorder.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1692003013260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1692003013260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/summer_vacation_2023/022_uart_cal_project/src/rtl/uart/uart.v 1 1 " "Found 1 design units, including 1 entities, in source file /summer_vacation_2023/022_uart_cal_project/src/rtl/uart/uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart " "Found entity 1: uart" {  } { { "../src/rtl/UART/uart.v" "" { Text "D:/summer_vacation_2023/022_UART_CAL_PROJECT/src/rtl/UART/uart.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1692003013260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1692003013260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/summer_vacation_2023/022_uart_cal_project/src/rtl/uart/tx.v 1 1 " "Found 1 design units, including 1 entities, in source file /summer_vacation_2023/022_uart_cal_project/src/rtl/uart/tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx " "Found entity 1: tx" {  } { { "../src/rtl/UART/tx.v" "" { Text "D:/summer_vacation_2023/022_UART_CAL_PROJECT/src/rtl/UART/tx.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1692003013260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1692003013260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/summer_vacation_2023/022_uart_cal_project/src/rtl/uart/rx.v 1 1 " "Found 1 design units, including 1 entities, in source file /summer_vacation_2023/022_uart_cal_project/src/rtl/uart/rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 rx " "Found entity 1: rx" {  } { { "../src/rtl/UART/rx.v" "" { Text "D:/summer_vacation_2023/022_UART_CAL_PROJECT/src/rtl/UART/rx.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1692003013260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1692003013260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/summer_vacation_2023/022_uart_cal_project/src/rtl/uart/gen_en.v 1 1 " "Found 1 design units, including 1 entities, in source file /summer_vacation_2023/022_uart_cal_project/src/rtl/uart/gen_en.v" { { "Info" "ISGN_ENTITY_NAME" "1 gen_en " "Found entity 1: gen_en" {  } { { "../src/rtl/UART/gen_en.v" "" { Text "D:/summer_vacation_2023/022_UART_CAL_PROJECT/src/rtl/UART/gen_en.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1692003013260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1692003013260 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Q q mul_u.v(7) " "Verilog HDL Declaration information at mul_u.v(7): object \"Q\" differs only in case from object \"q\" in the same scope" {  } { { "../src/rtl/ALU/mul_u.v" "" { Text "D:/summer_vacation_2023/022_UART_CAL_PROJECT/src/rtl/ALU/mul_u.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1692003013276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/summer_vacation_2023/022_uart_cal_project/src/rtl/alu/mul_u.v 1 1 " "Found 1 design units, including 1 entities, in source file /summer_vacation_2023/022_uart_cal_project/src/rtl/alu/mul_u.v" { { "Info" "ISGN_ENTITY_NAME" "1 mul_u " "Found entity 1: mul_u" {  } { { "../src/rtl/ALU/mul_u.v" "" { Text "D:/summer_vacation_2023/022_UART_CAL_PROJECT/src/rtl/ALU/mul_u.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1692003013276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1692003013276 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Q q mul_s.v(7) " "Verilog HDL Declaration information at mul_s.v(7): object \"Q\" differs only in case from object \"q\" in the same scope" {  } { { "../src/rtl/ALU/mul_s.v" "" { Text "D:/summer_vacation_2023/022_UART_CAL_PROJECT/src/rtl/ALU/mul_s.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1692003013276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/summer_vacation_2023/022_uart_cal_project/src/rtl/alu/mul_s.v 1 1 " "Found 1 design units, including 1 entities, in source file /summer_vacation_2023/022_uart_cal_project/src/rtl/alu/mul_s.v" { { "Info" "ISGN_ENTITY_NAME" "1 mul_s " "Found entity 1: mul_s" {  } { { "../src/rtl/ALU/mul_s.v" "" { Text "D:/summer_vacation_2023/022_UART_CAL_PROJECT/src/rtl/ALU/mul_s.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1692003013276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1692003013276 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Q q divider_u.v(7) " "Verilog HDL Declaration information at divider_u.v(7): object \"Q\" differs only in case from object \"q\" in the same scope" {  } { { "../src/rtl/ALU/divider_u.v" "" { Text "D:/summer_vacation_2023/022_UART_CAL_PROJECT/src/rtl/ALU/divider_u.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1692003013276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/summer_vacation_2023/022_uart_cal_project/src/rtl/alu/divider_u.v 1 1 " "Found 1 design units, including 1 entities, in source file /summer_vacation_2023/022_uart_cal_project/src/rtl/alu/divider_u.v" { { "Info" "ISGN_ENTITY_NAME" "1 divider_u " "Found entity 1: divider_u" {  } { { "../src/rtl/ALU/divider_u.v" "" { Text "D:/summer_vacation_2023/022_UART_CAL_PROJECT/src/rtl/ALU/divider_u.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1692003013276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1692003013276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/summer_vacation_2023/022_uart_cal_project/src/rtl/alu/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /summer_vacation_2023/022_uart_cal_project/src/rtl/alu/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../src/rtl/ALU/alu.v" "" { Text "D:/summer_vacation_2023/022_UART_CAL_PROJECT/src/rtl/ALU/alu.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1692003013276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1692003013276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/summer_vacation_2023/022_uart_cal_project/src/rtl/alu/cla/full_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file /summer_vacation_2023/022_uart_cal_project/src/rtl/alu/cla/full_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "../src/rtl/ALU/CLA/full_adder.v" "" { Text "D:/summer_vacation_2023/022_UART_CAL_PROJECT/src/rtl/ALU/CLA/full_adder.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1692003013276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1692003013276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/summer_vacation_2023/022_uart_cal_project/src/rtl/alu/cla/cla_unit_4bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /summer_vacation_2023/022_uart_cal_project/src/rtl/alu/cla/cla_unit_4bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 cla_unit_4bit " "Found entity 1: cla_unit_4bit" {  } { { "../src/rtl/ALU/CLA/cla_unit_4bit.v" "" { Text "D:/summer_vacation_2023/022_UART_CAL_PROJECT/src/rtl/ALU/CLA/cla_unit_4bit.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1692003013276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1692003013276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/summer_vacation_2023/022_uart_cal_project/src/rtl/alu/cla/cla_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /summer_vacation_2023/022_uart_cal_project/src/rtl/alu/cla/cla_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 cla_32bit " "Found entity 1: cla_32bit" {  } { { "../src/rtl/ALU/CLA/cla_32bit.v" "" { Text "D:/summer_vacation_2023/022_UART_CAL_PROJECT/src/rtl/ALU/CLA/cla_32bit.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1692003013276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1692003013276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/summer_vacation_2023/022_uart_cal_project/src/rtl/alu/cla/cla_16bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /summer_vacation_2023/022_uart_cal_project/src/rtl/alu/cla/cla_16bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 cla_16bit " "Found entity 1: cla_16bit" {  } { { "../src/rtl/ALU/CLA/cla_16bit.v" "" { Text "D:/summer_vacation_2023/022_UART_CAL_PROJECT/src/rtl/ALU/CLA/cla_16bit.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1692003013276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1692003013276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/summer_vacation_2023/022_uart_cal_project/src/rtl/alu/cla/cla_8bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /summer_vacation_2023/022_uart_cal_project/src/rtl/alu/cla/cla_8bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 cla_8bit " "Found entity 1: cla_8bit" {  } { { "../src/rtl/ALU/CLA/cla_8bit.v" "" { Text "D:/summer_vacation_2023/022_UART_CAL_PROJECT/src/rtl/ALU/CLA/cla_8bit.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1692003013276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1692003013276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/summer_vacation_2023/022_uart_cal_project/src/rtl/alu/cla/cla_4bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /summer_vacation_2023/022_uart_cal_project/src/rtl/alu/cla/cla_4bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 cla_4bit " "Found entity 1: cla_4bit" {  } { { "../src/rtl/ALU/CLA/cla_4bit.v" "" { Text "D:/summer_vacation_2023/022_UART_CAL_PROJECT/src/rtl/ALU/CLA/cla_4bit.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1692003013276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1692003013276 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1692003013314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart uart:dut_uart " "Elaborating entity \"uart\" for hierarchy \"uart:dut_uart\"" {  } { { "../src/rtl/top.v" "dut_uart" { Text "D:/summer_vacation_2023/022_UART_CAL_PROJECT/src/rtl/top.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1692003013319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gen_en uart:dut_uart\|gen_en:dut_gen_en " "Elaborating entity \"gen_en\" for hierarchy \"uart:dut_uart\|gen_en:dut_gen_en\"" {  } { { "../src/rtl/UART/uart.v" "dut_gen_en" { Text "D:/summer_vacation_2023/022_UART_CAL_PROJECT/src/rtl/UART/uart.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1692003013320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx uart:dut_uart\|rx:dut_rx " "Elaborating entity \"rx\" for hierarchy \"uart:dut_uart\|rx:dut_rx\"" {  } { { "../src/rtl/UART/uart.v" "dut_rx" { Text "D:/summer_vacation_2023/022_UART_CAL_PROJECT/src/rtl/UART/uart.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1692003013320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx uart:dut_uart\|tx:dut_tx " "Elaborating entity \"tx\" for hierarchy \"uart:dut_uart\|tx:dut_tx\"" {  } { { "../src/rtl/UART/uart.v" "dut_tx" { Text "D:/summer_vacation_2023/022_UART_CAL_PROJECT/src/rtl/UART/uart.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1692003013320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decorder decorder:d1 " "Elaborating entity \"decorder\" for hierarchy \"decorder:d1\"" {  } { { "../src/rtl/top.v" "d1" { Text "D:/summer_vacation_2023/022_UART_CAL_PROJECT/src/rtl/top.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1692003013320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:dut_alu " "Elaborating entity \"alu\" for hierarchy \"alu:dut_alu\"" {  } { { "../src/rtl/top.v" "dut_alu" { Text "D:/summer_vacation_2023/022_UART_CAL_PROJECT/src/rtl/top.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1692003013320 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "res_d_s alu.v(34) " "Verilog HDL warning at alu.v(34): object res_d_s used but never assigned" {  } { { "../src/rtl/ALU/alu.v" "" { Text "D:/summer_vacation_2023/022_UART_CAL_PROJECT/src/rtl/ALU/alu.v" 34 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1692003013320 "|top|alu:dut_alu"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "done_d_s alu.v(45) " "Verilog HDL warning at alu.v(45): object done_d_s used but never assigned" {  } { { "../src/rtl/ALU/alu.v" "" { Text "D:/summer_vacation_2023/022_UART_CAL_PROJECT/src/rtl/ALU/alu.v" 45 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1692003013320 "|top|alu:dut_alu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "src1_not alu.v(81) " "Verilog HDL or VHDL warning at alu.v(81): object \"src1_not\" assigned a value but never read" {  } { { "../src/rtl/ALU/alu.v" "" { Text "D:/summer_vacation_2023/022_UART_CAL_PROJECT/src/rtl/ALU/alu.v" 81 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1692003013320 "|top|alu:dut_alu"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "res_d_s 0 alu.v(34) " "Net \"res_d_s\" at alu.v(34) has no driver or initial value, using a default initial value '0'" {  } { { "../src/rtl/ALU/alu.v" "" { Text "D:/summer_vacation_2023/022_UART_CAL_PROJECT/src/rtl/ALU/alu.v" 34 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1692003013320 "|top|alu:dut_alu"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "done_d_s 0 alu.v(45) " "Net \"done_d_s\" at alu.v(45) has no driver or initial value, using a default initial value '0'" {  } { { "../src/rtl/ALU/alu.v" "" { Text "D:/summer_vacation_2023/022_UART_CAL_PROJECT/src/rtl/ALU/alu.v" 45 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1692003013320 "|top|alu:dut_alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divider_u alu:dut_alu\|divider_u:dut_divider_u " "Elaborating entity \"divider_u\" for hierarchy \"alu:dut_alu\|divider_u:dut_divider_u\"" {  } { { "../src/rtl/ALU/alu.v" "dut_divider_u" { Text "D:/summer_vacation_2023/022_UART_CAL_PROJECT/src/rtl/ALU/alu.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1692003013320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mul_s alu:dut_alu\|mul_s:dut_mul_s " "Elaborating entity \"mul_s\" for hierarchy \"alu:dut_alu\|mul_s:dut_mul_s\"" {  } { { "../src/rtl/ALU/alu.v" "dut_mul_s" { Text "D:/summer_vacation_2023/022_UART_CAL_PROJECT/src/rtl/ALU/alu.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1692003013320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mul_u alu:dut_alu\|mul_u:dut_mul_u " "Elaborating entity \"mul_u\" for hierarchy \"alu:dut_alu\|mul_u:dut_mul_u\"" {  } { { "../src/rtl/ALU/alu.v" "dut_mul_u" { Text "D:/summer_vacation_2023/022_UART_CAL_PROJECT/src/rtl/ALU/alu.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1692003013336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "delay alu:dut_alu\|delay:dut_delay " "Elaborating entity \"delay\" for hierarchy \"alu:dut_alu\|delay:dut_delay\"" {  } { { "../src/rtl/ALU/alu.v" "dut_delay" { Text "D:/summer_vacation_2023/022_UART_CAL_PROJECT/src/rtl/ALU/alu.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1692003013336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cla_32bit alu:dut_alu\|cla_32bit:dut_cla_32bit_a_u " "Elaborating entity \"cla_32bit\" for hierarchy \"alu:dut_alu\|cla_32bit:dut_cla_32bit_a_u\"" {  } { { "../src/rtl/ALU/alu.v" "dut_cla_32bit_a_u" { Text "D:/summer_vacation_2023/022_UART_CAL_PROJECT/src/rtl/ALU/alu.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1692003013336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cla_16bit alu:dut_alu\|cla_32bit:dut_cla_32bit_a_u\|cla_16bit:CLA00 " "Elaborating entity \"cla_16bit\" for hierarchy \"alu:dut_alu\|cla_32bit:dut_cla_32bit_a_u\|cla_16bit:CLA00\"" {  } { { "../src/rtl/ALU/CLA/cla_32bit.v" "CLA00" { Text "D:/summer_vacation_2023/022_UART_CAL_PROJECT/src/rtl/ALU/CLA/cla_32bit.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1692003013336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cla_8bit alu:dut_alu\|cla_32bit:dut_cla_32bit_a_u\|cla_16bit:CLA00\|cla_8bit:CLA00 " "Elaborating entity \"cla_8bit\" for hierarchy \"alu:dut_alu\|cla_32bit:dut_cla_32bit_a_u\|cla_16bit:CLA00\|cla_8bit:CLA00\"" {  } { { "../src/rtl/ALU/CLA/cla_16bit.v" "CLA00" { Text "D:/summer_vacation_2023/022_UART_CAL_PROJECT/src/rtl/ALU/CLA/cla_16bit.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1692003013336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cla_4bit alu:dut_alu\|cla_32bit:dut_cla_32bit_a_u\|cla_16bit:CLA00\|cla_8bit:CLA00\|cla_4bit:CLA00 " "Elaborating entity \"cla_4bit\" for hierarchy \"alu:dut_alu\|cla_32bit:dut_cla_32bit_a_u\|cla_16bit:CLA00\|cla_8bit:CLA00\|cla_4bit:CLA00\"" {  } { { "../src/rtl/ALU/CLA/cla_8bit.v" "CLA00" { Text "D:/summer_vacation_2023/022_UART_CAL_PROJECT/src/rtl/ALU/CLA/cla_8bit.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1692003013336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cla_unit_4bit alu:dut_alu\|cla_32bit:dut_cla_32bit_a_u\|cla_16bit:CLA00\|cla_8bit:CLA00\|cla_4bit:CLA00\|cla_unit_4bit:CLA " "Elaborating entity \"cla_unit_4bit\" for hierarchy \"alu:dut_alu\|cla_32bit:dut_cla_32bit_a_u\|cla_16bit:CLA00\|cla_8bit:CLA00\|cla_4bit:CLA00\|cla_unit_4bit:CLA\"" {  } { { "../src/rtl/ALU/CLA/cla_4bit.v" "CLA" { Text "D:/summer_vacation_2023/022_UART_CAL_PROJECT/src/rtl/ALU/CLA/cla_4bit.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1692003013336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder alu:dut_alu\|cla_32bit:dut_cla_32bit_a_u\|cla_16bit:CLA00\|cla_8bit:CLA00\|cla_4bit:CLA00\|full_adder:f00 " "Elaborating entity \"full_adder\" for hierarchy \"alu:dut_alu\|cla_32bit:dut_cla_32bit_a_u\|cla_16bit:CLA00\|cla_8bit:CLA00\|cla_4bit:CLA00\|full_adder:f00\"" {  } { { "../src/rtl/ALU/CLA/cla_4bit.v" "f00" { Text "D:/summer_vacation_2023/022_UART_CAL_PROJECT/src/rtl/ALU/CLA/cla_4bit.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1692003013336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "encorder encorder:dut_encorder " "Elaborating entity \"encorder\" for hierarchy \"encorder:dut_encorder\"" {  } { { "../src/rtl/top.v" "dut_encorder" { Text "D:/summer_vacation_2023/022_UART_CAL_PROJECT/src/rtl/top.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1692003013520 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../src/rtl/UART/tx.v" "" { Text "D:/summer_vacation_2023/022_UART_CAL_PROJECT/src/rtl/UART/tx.v" 9 -1 0 } } { "../src/rtl/PARSER/encorder.v" "" { Text "D:/summer_vacation_2023/022_UART_CAL_PROJECT/src/rtl/PARSER/encorder.v" 136 -1 0 } } { "../src/rtl/PARSER/encorder.v" "" { Text "D:/summer_vacation_2023/022_UART_CAL_PROJECT/src/rtl/PARSER/encorder.v" 152 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1692003014453 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1692003014453 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1692003014824 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "9 " "9 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1692003015162 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/summer_vacation_2023/022_UART_CAL_PROJECT/FPGA/output_files/top.map.smsg " "Generated suppressed messages file D:/summer_vacation_2023/022_UART_CAL_PROJECT/FPGA/output_files/top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1692003015238 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1692003015377 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1692003015377 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "839 " "Implemented 839 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1692003015509 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1692003015509 ""} { "Info" "ICUT_CUT_TM_LCELLS" "835 " "Implemented 835 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1692003015509 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1692003015509 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4645 " "Peak virtual memory: 4645 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1692003015542 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 14 17:50:15 2023 " "Processing ended: Mon Aug 14 17:50:15 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1692003015542 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1692003015542 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1692003015542 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1692003015542 ""}
