<h1 align="center" style="border: none">Pipeline-ARM-Processor</h1>

## Overview
A semester-long design of pipeline arm processer using RISC instruction set.

## Prerequisites
 - [Verilog](https://www.xilinx.com/)

## Authors
 - [Sotheanith Sok](https://github.com/sotheanith-sok)

## Course
 - [CECS 341 - Computer Architecture and Organization](http://catalog.csulb.edu/preview_course_nopop.php?catoid=5&coid=39992)
