|LCM_VGA
VGA_CLK <= VIDEO_PLL:inst6.c1
CLOCK_27 => VIDEO_PLL:inst6.inclk0
VGA_HS <= VGA_LCD_Driver:inst.VGA_HSYNC
KEY[0] => VGA_LCD_Driver:inst.RESET_N
KEY[0] => oscilloscope:inst7.rst_n
KEY[0] => trigger:inst3.rst_n
KEY[0] => trigger:inst4.rst_n
KEY[0] => compressor:inst5.rst_n
KEY[0] => compressor:inst8.rst_n
KEY[0] => LCD_TEST:inst10.iRST_N
CLOCK_50 => my_pll:inst1.inclk0
CLOCK_50 => LCD_TEST:inst10.iCLK
GPIO_0[0] <> GPIO_0_TEMP[0]
GPIO_0[1] <> GPIO_0_TEMP[1]
GPIO_0[2] <> GPIO_0_TEMP[2]
GPIO_0[3] <> GPIO_0_TEMP[3]
GPIO_0[4] <> GPIO_0_TEMP[4]
GPIO_0[5] <> GPIO_0_TEMP[5]
GPIO_0[6] <> GPIO_0_TEMP[6]
GPIO_0[7] <> GPIO_0_TEMP[7]
GPIO_0[8] <> GPIO_0_TEMP[8]
GPIO_0[9] <> GPIO_0_TEMP[9]
GPIO_0[10] <> GPIO_0_TEMP[10]
GPIO_0[11] <> GPIO_0_TEMP[11]
GPIO_0[12] <> GPIO_0_TEMP[12]
GPIO_0[13] <> GPIO_0_TEMP[13]
GPIO_0[14] <> GPIO_0_TEMP[14]
GPIO_0[15] <> GPIO_0_TEMP[15]
GPIO_0[16] <> GPIO_0_TEMP[16]
GPIO_0[17] <> GPIO_0_TEMP[17]
GPIO_0[18] <> GPIO_0_TEMP[18]
GPIO_0[19] <> GPIO_0_TEMP[19]
GPIO_0[20] <> GPIO_0_TEMP[20]
GPIO_0[21] <> GPIO_0_TEMP[21]
GPIO_0[22] <> GPIO_0_TEMP[22]
GPIO_0[23] <> GPIO_0_TEMP[23]
GPIO_0[24] <> GPIO_0_TEMP[24]
GPIO_0[25] <> GPIO_0_TEMP[25]
GPIO_0[26] <> GPIO_0_TEMP[26]
GPIO_0[27] <> GPIO_0_TEMP[27]
GPIO_0[28] <> GPIO_0_TEMP[28]
GPIO_0[29] <> GPIO_0_TEMP[29]
GPIO_0[30] <> GPIO_0_TEMP[30]
GPIO_0[31] <> GPIO_0_TEMP[31]
GPIO_0[32] <> GPIO_0_TEMP[32]
GPIO_0[33] <> GPIO_0_TEMP[33]
GPIO_0[34] <> GPIO_0_TEMP[34]
GPIO_0[35] <> GPIO_0_TEMP[35]
GPIO_1[0] <> GPIO_1_TEMP[0]
GPIO_1[1] <> GPIO_1_TEMP[1]
GPIO_1[2] <> GPIO_1_TEMP[2]
GPIO_1[3] <> GPIO_1_TEMP[3]
GPIO_1[4] <> GPIO_1_TEMP[4]
GPIO_1[5] <> GPIO_1_TEMP[5]
GPIO_1[6] <> GPIO_1_TEMP[6]
GPIO_1[7] <> GPIO_1_TEMP[7]
GPIO_1[8] <> GPIO_1_TEMP[8]
GPIO_1[9] <> GPIO_1_TEMP[9]
GPIO_1[10] <> GPIO_1_TEMP[10]
GPIO_1[11] <> GPIO_1_TEMP[11]
GPIO_1[12] <> GPIO_1_TEMP[12]
GPIO_1[13] <> GPIO_1_TEMP[13]
GPIO_1[14] <> GPIO_1_TEMP[14]
GPIO_1[15] <> GPIO_1_TEMP[15]
GPIO_1[16] <> GPIO_1_TEMP[16]
GPIO_1[17] <> GPIO_1_TEMP[17]
GPIO_1[18] <> GPIO_1_TEMP[18]
GPIO_1[19] <> GPIO_1_TEMP[19]
GPIO_1[20] <> GPIO_1_TEMP[20]
GPIO_1[21] <> GPIO_1_TEMP[21]
GPIO_1[22] <> GPIO_1_TEMP[22]
GPIO_1[23] <> GPIO_1_TEMP[23]
GPIO_1[24] <> GPIO_1_TEMP[24]
GPIO_1[25] <> GPIO_1_TEMP[25]
GPIO_1[26] <> GPIO_1_TEMP[26]
GPIO_1[27] <> GPIO_1_TEMP[27]
GPIO_1[28] <> GPIO_1_TEMP[28]
GPIO_1[29] <> GPIO_1_TEMP[29]
GPIO_1[30] <> GPIO_1_TEMP[30]
GPIO_1[31] <> GPIO_1_TEMP[31]
GPIO_1[32] <> GPIO_1_TEMP[32]
GPIO_1[33] <> GPIO_1_TEMP[33]
GPIO_1[34] <> GPIO_1_TEMP[34]
GPIO_1[35] <> GPIO_1_TEMP[35]
LEDG[0] <= EXT_CLOCK.DB_MAX_OUTPUT_PORT_TYPE
LEDG[1] <= <GND>
LEDG[2] <= <GND>
LEDG[3] <= <GND>
LEDG[4] <= <GND>
LEDG[5] <= <GND>
LEDG[6] <= <GND>
LEDG[7] <= <GND>
EXT_CLOCK => LEDG[0].DATAIN
EXT_CLOCK => trigger:inst3.trigger_ext
EXT_CLOCK => trigger:inst4.trigger_ext
SW[0] => compressor:inst5.sel_lines[0]
SW[0] => LCD_TEST:inst10.A_Sel_Y[0]
SW[0] => LEDR[0].DATAIN
SW[1] => compressor:inst5.sel_lines[1]
SW[1] => LCD_TEST:inst10.A_Sel_Y[1]
SW[1] => LEDR[1].DATAIN
SW[2] => compressor:inst5.sel_lines[2]
SW[2] => LCD_TEST:inst10.A_Sel_Y[2]
SW[2] => LEDR[2].DATAIN
SW[3] => compressor:inst8.sel_lines[0]
SW[3] => LCD_TEST:inst10.B_Sel_Y[0]
SW[3] => LEDR[3].DATAIN
SW[4] => compressor:inst8.sel_lines[1]
SW[4] => LCD_TEST:inst10.B_Sel_Y[1]
SW[4] => LEDR[4].DATAIN
SW[5] => compressor:inst8.sel_lines[2]
SW[5] => LCD_TEST:inst10.B_Sel_Y[2]
SW[5] => LEDR[5].DATAIN
SW[6] => oscilloscope:inst7.downsample_sel_second[0]
SW[6] => LCD_TEST:inst10.A_Sel_X[0]
SW[6] => LEDR[6].DATAIN
SW[7] => oscilloscope:inst7.downsample_sel_second[1]
SW[7] => LCD_TEST:inst10.A_Sel_X[1]
SW[7] => LEDR[7].DATAIN
SW[8] => oscilloscope:inst7.downsample_sel_second[2]
SW[8] => LCD_TEST:inst10.A_Sel_X[2]
SW[8] => LEDR[8].DATAIN
SW[9] => oscilloscope:inst7.downsample_sel[0]
SW[9] => LCD_TEST:inst10.B_Sel_X[0]
SW[9] => LEDR[9].DATAIN
SW[10] => oscilloscope:inst7.downsample_sel[1]
SW[10] => LCD_TEST:inst10.B_Sel_X[1]
SW[10] => LEDR[10].DATAIN
SW[11] => oscilloscope:inst7.downsample_sel[2]
SW[11] => LCD_TEST:inst10.B_Sel_X[2]
SW[11] => LEDR[11].DATAIN
SW[12] => compressor:inst5.offset_sel[0]
SW[12] => LEDR[12].DATAIN
SW[13] => compressor:inst5.offset_sel[1]
SW[13] => LEDR[13].DATAIN
SW[14] => compressor:inst8.offset_sel[0]
SW[14] => LEDR[14].DATAIN
SW[15] => compressor:inst8.offset_sel[1]
SW[15] => LEDR[15].DATAIN
SW[16] => trigger:inst4.trigger_sel
SW[16] => LEDR[16].DATAIN
SW[17] => trigger:inst3.trigger_sel
SW[17] => LEDR[17].DATAIN
VGA_VS <= VGA_LCD_Driver:inst.VGA_VSYNC
VGA_BLANK <= VGA_LCD_Driver:inst.VGA_BLANK
VGA_SYNC <= VGA_LCD_Driver:inst.VGA_SYNC
LCD_ON <= <VCC>
LCD_BLON <= <VCC>
LCD_RW <= LCD_TEST:inst10.LCD_RW
LCD_EN <= LCD_TEST:inst10.LCD_EN
LCD_RS <= LCD_TEST:inst10.LCD_RS
LCD_DATA[0] <> LCD_TEST:inst10.LCD_DATA[0]
LCD_DATA[1] <> LCD_TEST:inst10.LCD_DATA[1]
LCD_DATA[2] <> LCD_TEST:inst10.LCD_DATA[2]
LCD_DATA[3] <> LCD_TEST:inst10.LCD_DATA[3]
LCD_DATA[4] <> LCD_TEST:inst10.LCD_DATA[4]
LCD_DATA[5] <> LCD_TEST:inst10.LCD_DATA[5]
LCD_DATA[6] <> LCD_TEST:inst10.LCD_DATA[6]
LCD_DATA[7] <> LCD_TEST:inst10.LCD_DATA[7]
LEDR[0] <= SW[0].DB_MAX_OUTPUT_PORT_TYPE
LEDR[1] <= SW[1].DB_MAX_OUTPUT_PORT_TYPE
LEDR[2] <= SW[2].DB_MAX_OUTPUT_PORT_TYPE
LEDR[3] <= SW[3].DB_MAX_OUTPUT_PORT_TYPE
LEDR[4] <= SW[4].DB_MAX_OUTPUT_PORT_TYPE
LEDR[5] <= SW[5].DB_MAX_OUTPUT_PORT_TYPE
LEDR[6] <= SW[6].DB_MAX_OUTPUT_PORT_TYPE
LEDR[7] <= SW[7].DB_MAX_OUTPUT_PORT_TYPE
LEDR[8] <= SW[8].DB_MAX_OUTPUT_PORT_TYPE
LEDR[9] <= SW[9].DB_MAX_OUTPUT_PORT_TYPE
LEDR[10] <= SW[10].DB_MAX_OUTPUT_PORT_TYPE
LEDR[11] <= SW[11].DB_MAX_OUTPUT_PORT_TYPE
LEDR[12] <= SW[12].DB_MAX_OUTPUT_PORT_TYPE
LEDR[13] <= SW[13].DB_MAX_OUTPUT_PORT_TYPE
LEDR[14] <= SW[14].DB_MAX_OUTPUT_PORT_TYPE
LEDR[15] <= SW[15].DB_MAX_OUTPUT_PORT_TYPE
LEDR[16] <= SW[16].DB_MAX_OUTPUT_PORT_TYPE
LEDR[17] <= SW[17].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[0] <= VGA_LCD_Driver:inst.VGA_B[0]
VGA_B[1] <= VGA_LCD_Driver:inst.VGA_B[1]
VGA_B[2] <= VGA_LCD_Driver:inst.VGA_B[2]
VGA_B[3] <= VGA_LCD_Driver:inst.VGA_B[3]
VGA_B[4] <= VGA_LCD_Driver:inst.VGA_B[4]
VGA_B[5] <= VGA_LCD_Driver:inst.VGA_B[5]
VGA_B[6] <= VGA_LCD_Driver:inst.VGA_B[6]
VGA_B[7] <= VGA_LCD_Driver:inst.VGA_B[7]
VGA_B[8] <= VGA_LCD_Driver:inst.VGA_B[8]
VGA_B[9] <= VGA_LCD_Driver:inst.VGA_B[9]
VGA_G[0] <= VGA_LCD_Driver:inst.VGA_G[0]
VGA_G[1] <= VGA_LCD_Driver:inst.VGA_G[1]
VGA_G[2] <= VGA_LCD_Driver:inst.VGA_G[2]
VGA_G[3] <= VGA_LCD_Driver:inst.VGA_G[3]
VGA_G[4] <= VGA_LCD_Driver:inst.VGA_G[4]
VGA_G[5] <= VGA_LCD_Driver:inst.VGA_G[5]
VGA_G[6] <= VGA_LCD_Driver:inst.VGA_G[6]
VGA_G[7] <= VGA_LCD_Driver:inst.VGA_G[7]
VGA_G[8] <= VGA_LCD_Driver:inst.VGA_G[8]
VGA_G[9] <= VGA_LCD_Driver:inst.VGA_G[9]
VGA_R[0] <= VGA_LCD_Driver:inst.VGA_R[0]
VGA_R[1] <= VGA_LCD_Driver:inst.VGA_R[1]
VGA_R[2] <= VGA_LCD_Driver:inst.VGA_R[2]
VGA_R[3] <= VGA_LCD_Driver:inst.VGA_R[3]
VGA_R[4] <= VGA_LCD_Driver:inst.VGA_R[4]
VGA_R[5] <= VGA_LCD_Driver:inst.VGA_R[5]
VGA_R[6] <= VGA_LCD_Driver:inst.VGA_R[6]
VGA_R[7] <= VGA_LCD_Driver:inst.VGA_R[7]
VGA_R[8] <= VGA_LCD_Driver:inst.VGA_R[8]
VGA_R[9] <= VGA_LCD_Driver:inst.VGA_R[9]


|LCM_VGA|VIDEO_PLL:inst6
inclk0 => sub_wire4[0].IN1
c0 <= altpll:altpll_component.clk
c1 <= altpll:altpll_component.clk


|LCM_VGA|VIDEO_PLL:inst6|altpll:altpll_component
inclk[0] => pll.CLK
inclk[1] => ~NO_FANOUT~
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= <GND>
clk[3] <= <GND>
clk[4] <= <GND>
clk[5] <= <GND>
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= sclkout1.DB_MAX_OUTPUT_PORT_TYPE
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|LCM_VGA|VGA_LCD_Driver:inst
CLOCK_25 => CLOCK_25.IN4
RESET_N => RESET_N.IN1
X[0] => WRITE_PIXEL_ADDRESS[0].DATAA
X[1] => WRITE_PIXEL_ADDRESS[1].DATAA
X[2] => WRITE_PIXEL_ADDRESS[2].DATAA
X[3] => WRITE_PIXEL_ADDRESS[3].DATAA
X[4] => WRITE_PIXEL_ADDRESS[4].DATAA
X[5] => Add1.IN20
X[6] => Add1.IN19
X[7] => Add1.IN18
Y[0] => Add0.IN16
Y[0] => Add1.IN22
Y[1] => Add0.IN15
Y[1] => Add1.IN21
Y[2] => Add0.IN13
Y[2] => Add0.IN14
Y[3] => Add0.IN11
Y[3] => Add0.IN12
Y[4] => Add0.IN9
Y[4] => Add0.IN10
Y[5] => Add0.IN7
Y[5] => Add0.IN8
Y[6] => Add0.IN5
Y[6] => Add0.IN6
Y[7] => Add0.IN3
Y[7] => Add0.IN4
WR => WR.IN1
RGB[0] => RGB[0].IN1
RGB[1] => RGB[1].IN1
RGB[2] => RGB[2].IN1
RGB[3] => RGB[3].IN1
RGB[4] => RGB[4].IN1
RGB[5] => RGB[5].IN1
RGB[6] => RGB[6].IN1
RGB[7] => RGB[7].IN1
RGB[8] => RGB[8].IN1
RGB[9] => RGB[9].IN1
RGB[10] => RGB[10].IN1
RGB[11] => RGB[11].IN1
VGA_HSYNC <= VGA_HSYNC~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_VSYNC <= VGA_VSYNC~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_BLANK <= VGA_BLANK~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_SYNC <= <VCC>
VGA_R[0] <= VGA_R[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[1] <= VGA_R[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[2] <= VGA_R[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[3] <= VGA_R[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[4] <= VGA_R[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[5] <= VGA_R[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[6] <= VGA_R[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[7] <= VGA_R[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[8] <= VGA_R[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[9] <= VGA_R[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[0] <= VGA_G[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[1] <= VGA_G[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[2] <= VGA_G[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[3] <= VGA_G[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[4] <= VGA_G[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[5] <= VGA_G[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[6] <= VGA_G[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[7] <= VGA_G[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[8] <= VGA_G[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[9] <= VGA_G[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[0] <= VGA_B[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[1] <= VGA_B[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[2] <= VGA_B[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[3] <= VGA_B[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[4] <= VGA_B[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[5] <= VGA_B[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[6] <= VGA_B[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[7] <= VGA_B[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[8] <= VGA_B[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[9] <= VGA_B[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LCD_HSYNC <= LCD_HSYNC~reg0.DB_MAX_OUTPUT_PORT_TYPE
LCD_VSYNC <= LCD_VSYNC~reg0.DB_MAX_OUTPUT_PORT_TYPE
LCD_DATA[0] <= LCD_DATA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LCD_DATA[1] <= LCD_DATA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LCD_DATA[2] <= LCD_DATA[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LCD_DATA[3] <= LCD_DATA[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LCD_DATA[4] <= LCD_DATA[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LCD_DATA[5] <= LCD_DATA[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LCD_DATA[6] <= LCD_DATA[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LCD_DATA[7] <= LCD_DATA[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LCD_SCLK <= I2S_LCD_Config:u4.I2S_SCLK
LCD_SDAT <= I2S_LCD_Config:u4.I2S_SDAT
LCD_SCEN <= I2S_LCD_Config:u4.I2S_SCEN
LCD_GRST <= RESET_N.DB_MAX_OUTPUT_PORT_TYPE
LCD_SHDB <= <VCC>


|LCM_VGA|VGA_LCD_Driver:inst|screen_buffer:SB
address_a[0] => address_a[0].IN1
address_a[1] => address_a[1].IN1
address_a[2] => address_a[2].IN1
address_a[3] => address_a[3].IN1
address_a[4] => address_a[4].IN1
address_a[5] => address_a[5].IN1
address_a[6] => address_a[6].IN1
address_a[7] => address_a[7].IN1
address_a[8] => address_a[8].IN1
address_a[9] => address_a[9].IN1
address_a[10] => address_a[10].IN1
address_a[11] => address_a[11].IN1
address_a[12] => address_a[12].IN1
address_a[13] => address_a[13].IN1
address_a[14] => address_a[14].IN1
address_b[0] => address_b[0].IN1
address_b[1] => address_b[1].IN1
address_b[2] => address_b[2].IN1
address_b[3] => address_b[3].IN1
address_b[4] => address_b[4].IN1
address_b[5] => address_b[5].IN1
address_b[6] => address_b[6].IN1
address_b[7] => address_b[7].IN1
address_b[8] => address_b[8].IN1
address_b[9] => address_b[9].IN1
address_b[10] => address_b[10].IN1
address_b[11] => address_b[11].IN1
address_b[12] => address_b[12].IN1
address_b[13] => address_b[13].IN1
address_b[14] => address_b[14].IN1
clock_a => clock_a.IN1
clock_b => clock_b.IN1
data_a[0] => data_a[0].IN1
data_a[1] => data_a[1].IN1
data_a[2] => data_a[2].IN1
data_a[3] => data_a[3].IN1
data_a[4] => data_a[4].IN1
data_a[5] => data_a[5].IN1
data_a[6] => data_a[6].IN1
data_a[7] => data_a[7].IN1
data_a[8] => data_a[8].IN1
data_a[9] => data_a[9].IN1
data_a[10] => data_a[10].IN1
data_a[11] => data_a[11].IN1
data_b[0] => data_b[0].IN1
data_b[1] => data_b[1].IN1
data_b[2] => data_b[2].IN1
data_b[3] => data_b[3].IN1
data_b[4] => data_b[4].IN1
data_b[5] => data_b[5].IN1
data_b[6] => data_b[6].IN1
data_b[7] => data_b[7].IN1
data_b[8] => data_b[8].IN1
data_b[9] => data_b[9].IN1
data_b[10] => data_b[10].IN1
data_b[11] => data_b[11].IN1
wren_a => wren_a.IN1
wren_b => wren_b.IN1
q_a[0] <= altsyncram:altsyncram_component.q_a
q_a[1] <= altsyncram:altsyncram_component.q_a
q_a[2] <= altsyncram:altsyncram_component.q_a
q_a[3] <= altsyncram:altsyncram_component.q_a
q_a[4] <= altsyncram:altsyncram_component.q_a
q_a[5] <= altsyncram:altsyncram_component.q_a
q_a[6] <= altsyncram:altsyncram_component.q_a
q_a[7] <= altsyncram:altsyncram_component.q_a
q_a[8] <= altsyncram:altsyncram_component.q_a
q_a[9] <= altsyncram:altsyncram_component.q_a
q_a[10] <= altsyncram:altsyncram_component.q_a
q_a[11] <= altsyncram:altsyncram_component.q_a
q_b[0] <= altsyncram:altsyncram_component.q_b
q_b[1] <= altsyncram:altsyncram_component.q_b
q_b[2] <= altsyncram:altsyncram_component.q_b
q_b[3] <= altsyncram:altsyncram_component.q_b
q_b[4] <= altsyncram:altsyncram_component.q_b
q_b[5] <= altsyncram:altsyncram_component.q_b
q_b[6] <= altsyncram:altsyncram_component.q_b
q_b[7] <= altsyncram:altsyncram_component.q_b
q_b[8] <= altsyncram:altsyncram_component.q_b
q_b[9] <= altsyncram:altsyncram_component.q_b
q_b[10] <= altsyncram:altsyncram_component.q_b
q_b[11] <= altsyncram:altsyncram_component.q_b


|LCM_VGA|VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component
wren_a => altsyncram_5ca2:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_5ca2:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_5ca2:auto_generated.data_a[0]
data_a[1] => altsyncram_5ca2:auto_generated.data_a[1]
data_a[2] => altsyncram_5ca2:auto_generated.data_a[2]
data_a[3] => altsyncram_5ca2:auto_generated.data_a[3]
data_a[4] => altsyncram_5ca2:auto_generated.data_a[4]
data_a[5] => altsyncram_5ca2:auto_generated.data_a[5]
data_a[6] => altsyncram_5ca2:auto_generated.data_a[6]
data_a[7] => altsyncram_5ca2:auto_generated.data_a[7]
data_a[8] => altsyncram_5ca2:auto_generated.data_a[8]
data_a[9] => altsyncram_5ca2:auto_generated.data_a[9]
data_a[10] => altsyncram_5ca2:auto_generated.data_a[10]
data_a[11] => altsyncram_5ca2:auto_generated.data_a[11]
data_b[0] => altsyncram_5ca2:auto_generated.data_b[0]
data_b[1] => altsyncram_5ca2:auto_generated.data_b[1]
data_b[2] => altsyncram_5ca2:auto_generated.data_b[2]
data_b[3] => altsyncram_5ca2:auto_generated.data_b[3]
data_b[4] => altsyncram_5ca2:auto_generated.data_b[4]
data_b[5] => altsyncram_5ca2:auto_generated.data_b[5]
data_b[6] => altsyncram_5ca2:auto_generated.data_b[6]
data_b[7] => altsyncram_5ca2:auto_generated.data_b[7]
data_b[8] => altsyncram_5ca2:auto_generated.data_b[8]
data_b[9] => altsyncram_5ca2:auto_generated.data_b[9]
data_b[10] => altsyncram_5ca2:auto_generated.data_b[10]
data_b[11] => altsyncram_5ca2:auto_generated.data_b[11]
address_a[0] => altsyncram_5ca2:auto_generated.address_a[0]
address_a[1] => altsyncram_5ca2:auto_generated.address_a[1]
address_a[2] => altsyncram_5ca2:auto_generated.address_a[2]
address_a[3] => altsyncram_5ca2:auto_generated.address_a[3]
address_a[4] => altsyncram_5ca2:auto_generated.address_a[4]
address_a[5] => altsyncram_5ca2:auto_generated.address_a[5]
address_a[6] => altsyncram_5ca2:auto_generated.address_a[6]
address_a[7] => altsyncram_5ca2:auto_generated.address_a[7]
address_a[8] => altsyncram_5ca2:auto_generated.address_a[8]
address_a[9] => altsyncram_5ca2:auto_generated.address_a[9]
address_a[10] => altsyncram_5ca2:auto_generated.address_a[10]
address_a[11] => altsyncram_5ca2:auto_generated.address_a[11]
address_a[12] => altsyncram_5ca2:auto_generated.address_a[12]
address_a[13] => altsyncram_5ca2:auto_generated.address_a[13]
address_a[14] => altsyncram_5ca2:auto_generated.address_a[14]
address_b[0] => altsyncram_5ca2:auto_generated.address_b[0]
address_b[1] => altsyncram_5ca2:auto_generated.address_b[1]
address_b[2] => altsyncram_5ca2:auto_generated.address_b[2]
address_b[3] => altsyncram_5ca2:auto_generated.address_b[3]
address_b[4] => altsyncram_5ca2:auto_generated.address_b[4]
address_b[5] => altsyncram_5ca2:auto_generated.address_b[5]
address_b[6] => altsyncram_5ca2:auto_generated.address_b[6]
address_b[7] => altsyncram_5ca2:auto_generated.address_b[7]
address_b[8] => altsyncram_5ca2:auto_generated.address_b[8]
address_b[9] => altsyncram_5ca2:auto_generated.address_b[9]
address_b[10] => altsyncram_5ca2:auto_generated.address_b[10]
address_b[11] => altsyncram_5ca2:auto_generated.address_b[11]
address_b[12] => altsyncram_5ca2:auto_generated.address_b[12]
address_b[13] => altsyncram_5ca2:auto_generated.address_b[13]
address_b[14] => altsyncram_5ca2:auto_generated.address_b[14]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_5ca2:auto_generated.clock0
clock1 => altsyncram_5ca2:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_5ca2:auto_generated.q_a[0]
q_a[1] <= altsyncram_5ca2:auto_generated.q_a[1]
q_a[2] <= altsyncram_5ca2:auto_generated.q_a[2]
q_a[3] <= altsyncram_5ca2:auto_generated.q_a[3]
q_a[4] <= altsyncram_5ca2:auto_generated.q_a[4]
q_a[5] <= altsyncram_5ca2:auto_generated.q_a[5]
q_a[6] <= altsyncram_5ca2:auto_generated.q_a[6]
q_a[7] <= altsyncram_5ca2:auto_generated.q_a[7]
q_a[8] <= altsyncram_5ca2:auto_generated.q_a[8]
q_a[9] <= altsyncram_5ca2:auto_generated.q_a[9]
q_a[10] <= altsyncram_5ca2:auto_generated.q_a[10]
q_a[11] <= altsyncram_5ca2:auto_generated.q_a[11]
q_b[0] <= altsyncram_5ca2:auto_generated.q_b[0]
q_b[1] <= altsyncram_5ca2:auto_generated.q_b[1]
q_b[2] <= altsyncram_5ca2:auto_generated.q_b[2]
q_b[3] <= altsyncram_5ca2:auto_generated.q_b[3]
q_b[4] <= altsyncram_5ca2:auto_generated.q_b[4]
q_b[5] <= altsyncram_5ca2:auto_generated.q_b[5]
q_b[6] <= altsyncram_5ca2:auto_generated.q_b[6]
q_b[7] <= altsyncram_5ca2:auto_generated.q_b[7]
q_b[8] <= altsyncram_5ca2:auto_generated.q_b[8]
q_b[9] <= altsyncram_5ca2:auto_generated.q_b[9]
q_b[10] <= altsyncram_5ca2:auto_generated.q_b[10]
q_b[11] <= altsyncram_5ca2:auto_generated.q_b[11]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|LCM_VGA|VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[0] => ram_block1a40.PORTAADDR
address_a[0] => ram_block1a41.PORTAADDR
address_a[0] => ram_block1a42.PORTAADDR
address_a[0] => ram_block1a43.PORTAADDR
address_a[0] => ram_block1a44.PORTAADDR
address_a[0] => ram_block1a45.PORTAADDR
address_a[0] => ram_block1a46.PORTAADDR
address_a[0] => ram_block1a47.PORTAADDR
address_a[0] => ram_block1a48.PORTAADDR
address_a[0] => ram_block1a49.PORTAADDR
address_a[0] => ram_block1a50.PORTAADDR
address_a[0] => ram_block1a51.PORTAADDR
address_a[0] => ram_block1a52.PORTAADDR
address_a[0] => ram_block1a53.PORTAADDR
address_a[0] => ram_block1a54.PORTAADDR
address_a[0] => ram_block1a55.PORTAADDR
address_a[0] => ram_block1a56.PORTAADDR
address_a[0] => ram_block1a57.PORTAADDR
address_a[0] => ram_block1a58.PORTAADDR
address_a[0] => ram_block1a59.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[1] => ram_block1a40.PORTAADDR1
address_a[1] => ram_block1a41.PORTAADDR1
address_a[1] => ram_block1a42.PORTAADDR1
address_a[1] => ram_block1a43.PORTAADDR1
address_a[1] => ram_block1a44.PORTAADDR1
address_a[1] => ram_block1a45.PORTAADDR1
address_a[1] => ram_block1a46.PORTAADDR1
address_a[1] => ram_block1a47.PORTAADDR1
address_a[1] => ram_block1a48.PORTAADDR1
address_a[1] => ram_block1a49.PORTAADDR1
address_a[1] => ram_block1a50.PORTAADDR1
address_a[1] => ram_block1a51.PORTAADDR1
address_a[1] => ram_block1a52.PORTAADDR1
address_a[1] => ram_block1a53.PORTAADDR1
address_a[1] => ram_block1a54.PORTAADDR1
address_a[1] => ram_block1a55.PORTAADDR1
address_a[1] => ram_block1a56.PORTAADDR1
address_a[1] => ram_block1a57.PORTAADDR1
address_a[1] => ram_block1a58.PORTAADDR1
address_a[1] => ram_block1a59.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[2] => ram_block1a40.PORTAADDR2
address_a[2] => ram_block1a41.PORTAADDR2
address_a[2] => ram_block1a42.PORTAADDR2
address_a[2] => ram_block1a43.PORTAADDR2
address_a[2] => ram_block1a44.PORTAADDR2
address_a[2] => ram_block1a45.PORTAADDR2
address_a[2] => ram_block1a46.PORTAADDR2
address_a[2] => ram_block1a47.PORTAADDR2
address_a[2] => ram_block1a48.PORTAADDR2
address_a[2] => ram_block1a49.PORTAADDR2
address_a[2] => ram_block1a50.PORTAADDR2
address_a[2] => ram_block1a51.PORTAADDR2
address_a[2] => ram_block1a52.PORTAADDR2
address_a[2] => ram_block1a53.PORTAADDR2
address_a[2] => ram_block1a54.PORTAADDR2
address_a[2] => ram_block1a55.PORTAADDR2
address_a[2] => ram_block1a56.PORTAADDR2
address_a[2] => ram_block1a57.PORTAADDR2
address_a[2] => ram_block1a58.PORTAADDR2
address_a[2] => ram_block1a59.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[3] => ram_block1a40.PORTAADDR3
address_a[3] => ram_block1a41.PORTAADDR3
address_a[3] => ram_block1a42.PORTAADDR3
address_a[3] => ram_block1a43.PORTAADDR3
address_a[3] => ram_block1a44.PORTAADDR3
address_a[3] => ram_block1a45.PORTAADDR3
address_a[3] => ram_block1a46.PORTAADDR3
address_a[3] => ram_block1a47.PORTAADDR3
address_a[3] => ram_block1a48.PORTAADDR3
address_a[3] => ram_block1a49.PORTAADDR3
address_a[3] => ram_block1a50.PORTAADDR3
address_a[3] => ram_block1a51.PORTAADDR3
address_a[3] => ram_block1a52.PORTAADDR3
address_a[3] => ram_block1a53.PORTAADDR3
address_a[3] => ram_block1a54.PORTAADDR3
address_a[3] => ram_block1a55.PORTAADDR3
address_a[3] => ram_block1a56.PORTAADDR3
address_a[3] => ram_block1a57.PORTAADDR3
address_a[3] => ram_block1a58.PORTAADDR3
address_a[3] => ram_block1a59.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_a[4] => ram_block1a37.PORTAADDR4
address_a[4] => ram_block1a38.PORTAADDR4
address_a[4] => ram_block1a39.PORTAADDR4
address_a[4] => ram_block1a40.PORTAADDR4
address_a[4] => ram_block1a41.PORTAADDR4
address_a[4] => ram_block1a42.PORTAADDR4
address_a[4] => ram_block1a43.PORTAADDR4
address_a[4] => ram_block1a44.PORTAADDR4
address_a[4] => ram_block1a45.PORTAADDR4
address_a[4] => ram_block1a46.PORTAADDR4
address_a[4] => ram_block1a47.PORTAADDR4
address_a[4] => ram_block1a48.PORTAADDR4
address_a[4] => ram_block1a49.PORTAADDR4
address_a[4] => ram_block1a50.PORTAADDR4
address_a[4] => ram_block1a51.PORTAADDR4
address_a[4] => ram_block1a52.PORTAADDR4
address_a[4] => ram_block1a53.PORTAADDR4
address_a[4] => ram_block1a54.PORTAADDR4
address_a[4] => ram_block1a55.PORTAADDR4
address_a[4] => ram_block1a56.PORTAADDR4
address_a[4] => ram_block1a57.PORTAADDR4
address_a[4] => ram_block1a58.PORTAADDR4
address_a[4] => ram_block1a59.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[5] => ram_block1a36.PORTAADDR5
address_a[5] => ram_block1a37.PORTAADDR5
address_a[5] => ram_block1a38.PORTAADDR5
address_a[5] => ram_block1a39.PORTAADDR5
address_a[5] => ram_block1a40.PORTAADDR5
address_a[5] => ram_block1a41.PORTAADDR5
address_a[5] => ram_block1a42.PORTAADDR5
address_a[5] => ram_block1a43.PORTAADDR5
address_a[5] => ram_block1a44.PORTAADDR5
address_a[5] => ram_block1a45.PORTAADDR5
address_a[5] => ram_block1a46.PORTAADDR5
address_a[5] => ram_block1a47.PORTAADDR5
address_a[5] => ram_block1a48.PORTAADDR5
address_a[5] => ram_block1a49.PORTAADDR5
address_a[5] => ram_block1a50.PORTAADDR5
address_a[5] => ram_block1a51.PORTAADDR5
address_a[5] => ram_block1a52.PORTAADDR5
address_a[5] => ram_block1a53.PORTAADDR5
address_a[5] => ram_block1a54.PORTAADDR5
address_a[5] => ram_block1a55.PORTAADDR5
address_a[5] => ram_block1a56.PORTAADDR5
address_a[5] => ram_block1a57.PORTAADDR5
address_a[5] => ram_block1a58.PORTAADDR5
address_a[5] => ram_block1a59.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[6] => ram_block1a36.PORTAADDR6
address_a[6] => ram_block1a37.PORTAADDR6
address_a[6] => ram_block1a38.PORTAADDR6
address_a[6] => ram_block1a39.PORTAADDR6
address_a[6] => ram_block1a40.PORTAADDR6
address_a[6] => ram_block1a41.PORTAADDR6
address_a[6] => ram_block1a42.PORTAADDR6
address_a[6] => ram_block1a43.PORTAADDR6
address_a[6] => ram_block1a44.PORTAADDR6
address_a[6] => ram_block1a45.PORTAADDR6
address_a[6] => ram_block1a46.PORTAADDR6
address_a[6] => ram_block1a47.PORTAADDR6
address_a[6] => ram_block1a48.PORTAADDR6
address_a[6] => ram_block1a49.PORTAADDR6
address_a[6] => ram_block1a50.PORTAADDR6
address_a[6] => ram_block1a51.PORTAADDR6
address_a[6] => ram_block1a52.PORTAADDR6
address_a[6] => ram_block1a53.PORTAADDR6
address_a[6] => ram_block1a54.PORTAADDR6
address_a[6] => ram_block1a55.PORTAADDR6
address_a[6] => ram_block1a56.PORTAADDR6
address_a[6] => ram_block1a57.PORTAADDR6
address_a[6] => ram_block1a58.PORTAADDR6
address_a[6] => ram_block1a59.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_a[7] => ram_block1a36.PORTAADDR7
address_a[7] => ram_block1a37.PORTAADDR7
address_a[7] => ram_block1a38.PORTAADDR7
address_a[7] => ram_block1a39.PORTAADDR7
address_a[7] => ram_block1a40.PORTAADDR7
address_a[7] => ram_block1a41.PORTAADDR7
address_a[7] => ram_block1a42.PORTAADDR7
address_a[7] => ram_block1a43.PORTAADDR7
address_a[7] => ram_block1a44.PORTAADDR7
address_a[7] => ram_block1a45.PORTAADDR7
address_a[7] => ram_block1a46.PORTAADDR7
address_a[7] => ram_block1a47.PORTAADDR7
address_a[7] => ram_block1a48.PORTAADDR7
address_a[7] => ram_block1a49.PORTAADDR7
address_a[7] => ram_block1a50.PORTAADDR7
address_a[7] => ram_block1a51.PORTAADDR7
address_a[7] => ram_block1a52.PORTAADDR7
address_a[7] => ram_block1a53.PORTAADDR7
address_a[7] => ram_block1a54.PORTAADDR7
address_a[7] => ram_block1a55.PORTAADDR7
address_a[7] => ram_block1a56.PORTAADDR7
address_a[7] => ram_block1a57.PORTAADDR7
address_a[7] => ram_block1a58.PORTAADDR7
address_a[7] => ram_block1a59.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[8] => ram_block1a32.PORTAADDR8
address_a[8] => ram_block1a33.PORTAADDR8
address_a[8] => ram_block1a34.PORTAADDR8
address_a[8] => ram_block1a35.PORTAADDR8
address_a[8] => ram_block1a36.PORTAADDR8
address_a[8] => ram_block1a37.PORTAADDR8
address_a[8] => ram_block1a38.PORTAADDR8
address_a[8] => ram_block1a39.PORTAADDR8
address_a[8] => ram_block1a40.PORTAADDR8
address_a[8] => ram_block1a41.PORTAADDR8
address_a[8] => ram_block1a42.PORTAADDR8
address_a[8] => ram_block1a43.PORTAADDR8
address_a[8] => ram_block1a44.PORTAADDR8
address_a[8] => ram_block1a45.PORTAADDR8
address_a[8] => ram_block1a46.PORTAADDR8
address_a[8] => ram_block1a47.PORTAADDR8
address_a[8] => ram_block1a48.PORTAADDR8
address_a[8] => ram_block1a49.PORTAADDR8
address_a[8] => ram_block1a50.PORTAADDR8
address_a[8] => ram_block1a51.PORTAADDR8
address_a[8] => ram_block1a52.PORTAADDR8
address_a[8] => ram_block1a53.PORTAADDR8
address_a[8] => ram_block1a54.PORTAADDR8
address_a[8] => ram_block1a55.PORTAADDR8
address_a[8] => ram_block1a56.PORTAADDR8
address_a[8] => ram_block1a57.PORTAADDR8
address_a[8] => ram_block1a58.PORTAADDR8
address_a[8] => ram_block1a59.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[9] => ram_block1a32.PORTAADDR9
address_a[9] => ram_block1a33.PORTAADDR9
address_a[9] => ram_block1a34.PORTAADDR9
address_a[9] => ram_block1a35.PORTAADDR9
address_a[9] => ram_block1a36.PORTAADDR9
address_a[9] => ram_block1a37.PORTAADDR9
address_a[9] => ram_block1a38.PORTAADDR9
address_a[9] => ram_block1a39.PORTAADDR9
address_a[9] => ram_block1a40.PORTAADDR9
address_a[9] => ram_block1a41.PORTAADDR9
address_a[9] => ram_block1a42.PORTAADDR9
address_a[9] => ram_block1a43.PORTAADDR9
address_a[9] => ram_block1a44.PORTAADDR9
address_a[9] => ram_block1a45.PORTAADDR9
address_a[9] => ram_block1a46.PORTAADDR9
address_a[9] => ram_block1a47.PORTAADDR9
address_a[9] => ram_block1a48.PORTAADDR9
address_a[9] => ram_block1a49.PORTAADDR9
address_a[9] => ram_block1a50.PORTAADDR9
address_a[9] => ram_block1a51.PORTAADDR9
address_a[9] => ram_block1a52.PORTAADDR9
address_a[9] => ram_block1a53.PORTAADDR9
address_a[9] => ram_block1a54.PORTAADDR9
address_a[9] => ram_block1a55.PORTAADDR9
address_a[9] => ram_block1a56.PORTAADDR9
address_a[9] => ram_block1a57.PORTAADDR9
address_a[9] => ram_block1a58.PORTAADDR9
address_a[9] => ram_block1a59.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[10] => ram_block1a32.PORTAADDR10
address_a[10] => ram_block1a33.PORTAADDR10
address_a[10] => ram_block1a34.PORTAADDR10
address_a[10] => ram_block1a35.PORTAADDR10
address_a[10] => ram_block1a36.PORTAADDR10
address_a[10] => ram_block1a37.PORTAADDR10
address_a[10] => ram_block1a38.PORTAADDR10
address_a[10] => ram_block1a39.PORTAADDR10
address_a[10] => ram_block1a40.PORTAADDR10
address_a[10] => ram_block1a41.PORTAADDR10
address_a[10] => ram_block1a42.PORTAADDR10
address_a[10] => ram_block1a43.PORTAADDR10
address_a[10] => ram_block1a44.PORTAADDR10
address_a[10] => ram_block1a45.PORTAADDR10
address_a[10] => ram_block1a46.PORTAADDR10
address_a[10] => ram_block1a47.PORTAADDR10
address_a[10] => ram_block1a48.PORTAADDR10
address_a[10] => ram_block1a49.PORTAADDR10
address_a[10] => ram_block1a50.PORTAADDR10
address_a[10] => ram_block1a51.PORTAADDR10
address_a[10] => ram_block1a52.PORTAADDR10
address_a[10] => ram_block1a53.PORTAADDR10
address_a[10] => ram_block1a54.PORTAADDR10
address_a[10] => ram_block1a55.PORTAADDR10
address_a[10] => ram_block1a56.PORTAADDR10
address_a[10] => ram_block1a57.PORTAADDR10
address_a[10] => ram_block1a58.PORTAADDR10
address_a[10] => ram_block1a59.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
address_a[11] => ram_block1a32.PORTAADDR11
address_a[11] => ram_block1a33.PORTAADDR11
address_a[11] => ram_block1a34.PORTAADDR11
address_a[11] => ram_block1a35.PORTAADDR11
address_a[11] => ram_block1a36.PORTAADDR11
address_a[11] => ram_block1a37.PORTAADDR11
address_a[11] => ram_block1a38.PORTAADDR11
address_a[11] => ram_block1a39.PORTAADDR11
address_a[11] => ram_block1a40.PORTAADDR11
address_a[11] => ram_block1a41.PORTAADDR11
address_a[11] => ram_block1a42.PORTAADDR11
address_a[11] => ram_block1a43.PORTAADDR11
address_a[11] => ram_block1a44.PORTAADDR11
address_a[11] => ram_block1a45.PORTAADDR11
address_a[11] => ram_block1a46.PORTAADDR11
address_a[11] => ram_block1a47.PORTAADDR11
address_a[11] => ram_block1a48.PORTAADDR11
address_a[11] => ram_block1a49.PORTAADDR11
address_a[11] => ram_block1a50.PORTAADDR11
address_a[11] => ram_block1a51.PORTAADDR11
address_a[11] => ram_block1a52.PORTAADDR11
address_a[11] => ram_block1a53.PORTAADDR11
address_a[11] => ram_block1a54.PORTAADDR11
address_a[11] => ram_block1a55.PORTAADDR11
address_a[11] => ram_block1a56.PORTAADDR11
address_a[11] => ram_block1a57.PORTAADDR11
address_a[11] => ram_block1a58.PORTAADDR11
address_a[11] => ram_block1a59.PORTAADDR11
address_a[12] => address_reg_a[0].DATAIN
address_a[12] => decode_6oa:decode2.data[0]
address_a[12] => decode_6oa:decode_a.data[0]
address_a[13] => address_reg_a[1].DATAIN
address_a[13] => decode_6oa:decode2.data[1]
address_a[13] => decode_6oa:decode_a.data[1]
address_a[14] => address_reg_a[2].DATAIN
address_a[14] => decode_6oa:decode2.data[2]
address_a[14] => decode_6oa:decode_a.data[2]
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[0] => ram_block1a36.PORTBADDR
address_b[0] => ram_block1a37.PORTBADDR
address_b[0] => ram_block1a38.PORTBADDR
address_b[0] => ram_block1a39.PORTBADDR
address_b[0] => ram_block1a40.PORTBADDR
address_b[0] => ram_block1a41.PORTBADDR
address_b[0] => ram_block1a42.PORTBADDR
address_b[0] => ram_block1a43.PORTBADDR
address_b[0] => ram_block1a44.PORTBADDR
address_b[0] => ram_block1a45.PORTBADDR
address_b[0] => ram_block1a46.PORTBADDR
address_b[0] => ram_block1a47.PORTBADDR
address_b[0] => ram_block1a48.PORTBADDR
address_b[0] => ram_block1a49.PORTBADDR
address_b[0] => ram_block1a50.PORTBADDR
address_b[0] => ram_block1a51.PORTBADDR
address_b[0] => ram_block1a52.PORTBADDR
address_b[0] => ram_block1a53.PORTBADDR
address_b[0] => ram_block1a54.PORTBADDR
address_b[0] => ram_block1a55.PORTBADDR
address_b[0] => ram_block1a56.PORTBADDR
address_b[0] => ram_block1a57.PORTBADDR
address_b[0] => ram_block1a58.PORTBADDR
address_b[0] => ram_block1a59.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[1] => ram_block1a35.PORTBADDR1
address_b[1] => ram_block1a36.PORTBADDR1
address_b[1] => ram_block1a37.PORTBADDR1
address_b[1] => ram_block1a38.PORTBADDR1
address_b[1] => ram_block1a39.PORTBADDR1
address_b[1] => ram_block1a40.PORTBADDR1
address_b[1] => ram_block1a41.PORTBADDR1
address_b[1] => ram_block1a42.PORTBADDR1
address_b[1] => ram_block1a43.PORTBADDR1
address_b[1] => ram_block1a44.PORTBADDR1
address_b[1] => ram_block1a45.PORTBADDR1
address_b[1] => ram_block1a46.PORTBADDR1
address_b[1] => ram_block1a47.PORTBADDR1
address_b[1] => ram_block1a48.PORTBADDR1
address_b[1] => ram_block1a49.PORTBADDR1
address_b[1] => ram_block1a50.PORTBADDR1
address_b[1] => ram_block1a51.PORTBADDR1
address_b[1] => ram_block1a52.PORTBADDR1
address_b[1] => ram_block1a53.PORTBADDR1
address_b[1] => ram_block1a54.PORTBADDR1
address_b[1] => ram_block1a55.PORTBADDR1
address_b[1] => ram_block1a56.PORTBADDR1
address_b[1] => ram_block1a57.PORTBADDR1
address_b[1] => ram_block1a58.PORTBADDR1
address_b[1] => ram_block1a59.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
address_b[2] => ram_block1a34.PORTBADDR2
address_b[2] => ram_block1a35.PORTBADDR2
address_b[2] => ram_block1a36.PORTBADDR2
address_b[2] => ram_block1a37.PORTBADDR2
address_b[2] => ram_block1a38.PORTBADDR2
address_b[2] => ram_block1a39.PORTBADDR2
address_b[2] => ram_block1a40.PORTBADDR2
address_b[2] => ram_block1a41.PORTBADDR2
address_b[2] => ram_block1a42.PORTBADDR2
address_b[2] => ram_block1a43.PORTBADDR2
address_b[2] => ram_block1a44.PORTBADDR2
address_b[2] => ram_block1a45.PORTBADDR2
address_b[2] => ram_block1a46.PORTBADDR2
address_b[2] => ram_block1a47.PORTBADDR2
address_b[2] => ram_block1a48.PORTBADDR2
address_b[2] => ram_block1a49.PORTBADDR2
address_b[2] => ram_block1a50.PORTBADDR2
address_b[2] => ram_block1a51.PORTBADDR2
address_b[2] => ram_block1a52.PORTBADDR2
address_b[2] => ram_block1a53.PORTBADDR2
address_b[2] => ram_block1a54.PORTBADDR2
address_b[2] => ram_block1a55.PORTBADDR2
address_b[2] => ram_block1a56.PORTBADDR2
address_b[2] => ram_block1a57.PORTBADDR2
address_b[2] => ram_block1a58.PORTBADDR2
address_b[2] => ram_block1a59.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[3] => ram_block1a32.PORTBADDR3
address_b[3] => ram_block1a33.PORTBADDR3
address_b[3] => ram_block1a34.PORTBADDR3
address_b[3] => ram_block1a35.PORTBADDR3
address_b[3] => ram_block1a36.PORTBADDR3
address_b[3] => ram_block1a37.PORTBADDR3
address_b[3] => ram_block1a38.PORTBADDR3
address_b[3] => ram_block1a39.PORTBADDR3
address_b[3] => ram_block1a40.PORTBADDR3
address_b[3] => ram_block1a41.PORTBADDR3
address_b[3] => ram_block1a42.PORTBADDR3
address_b[3] => ram_block1a43.PORTBADDR3
address_b[3] => ram_block1a44.PORTBADDR3
address_b[3] => ram_block1a45.PORTBADDR3
address_b[3] => ram_block1a46.PORTBADDR3
address_b[3] => ram_block1a47.PORTBADDR3
address_b[3] => ram_block1a48.PORTBADDR3
address_b[3] => ram_block1a49.PORTBADDR3
address_b[3] => ram_block1a50.PORTBADDR3
address_b[3] => ram_block1a51.PORTBADDR3
address_b[3] => ram_block1a52.PORTBADDR3
address_b[3] => ram_block1a53.PORTBADDR3
address_b[3] => ram_block1a54.PORTBADDR3
address_b[3] => ram_block1a55.PORTBADDR3
address_b[3] => ram_block1a56.PORTBADDR3
address_b[3] => ram_block1a57.PORTBADDR3
address_b[3] => ram_block1a58.PORTBADDR3
address_b[3] => ram_block1a59.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[4] => ram_block1a32.PORTBADDR4
address_b[4] => ram_block1a33.PORTBADDR4
address_b[4] => ram_block1a34.PORTBADDR4
address_b[4] => ram_block1a35.PORTBADDR4
address_b[4] => ram_block1a36.PORTBADDR4
address_b[4] => ram_block1a37.PORTBADDR4
address_b[4] => ram_block1a38.PORTBADDR4
address_b[4] => ram_block1a39.PORTBADDR4
address_b[4] => ram_block1a40.PORTBADDR4
address_b[4] => ram_block1a41.PORTBADDR4
address_b[4] => ram_block1a42.PORTBADDR4
address_b[4] => ram_block1a43.PORTBADDR4
address_b[4] => ram_block1a44.PORTBADDR4
address_b[4] => ram_block1a45.PORTBADDR4
address_b[4] => ram_block1a46.PORTBADDR4
address_b[4] => ram_block1a47.PORTBADDR4
address_b[4] => ram_block1a48.PORTBADDR4
address_b[4] => ram_block1a49.PORTBADDR4
address_b[4] => ram_block1a50.PORTBADDR4
address_b[4] => ram_block1a51.PORTBADDR4
address_b[4] => ram_block1a52.PORTBADDR4
address_b[4] => ram_block1a53.PORTBADDR4
address_b[4] => ram_block1a54.PORTBADDR4
address_b[4] => ram_block1a55.PORTBADDR4
address_b[4] => ram_block1a56.PORTBADDR4
address_b[4] => ram_block1a57.PORTBADDR4
address_b[4] => ram_block1a58.PORTBADDR4
address_b[4] => ram_block1a59.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[5] => ram_block1a32.PORTBADDR5
address_b[5] => ram_block1a33.PORTBADDR5
address_b[5] => ram_block1a34.PORTBADDR5
address_b[5] => ram_block1a35.PORTBADDR5
address_b[5] => ram_block1a36.PORTBADDR5
address_b[5] => ram_block1a37.PORTBADDR5
address_b[5] => ram_block1a38.PORTBADDR5
address_b[5] => ram_block1a39.PORTBADDR5
address_b[5] => ram_block1a40.PORTBADDR5
address_b[5] => ram_block1a41.PORTBADDR5
address_b[5] => ram_block1a42.PORTBADDR5
address_b[5] => ram_block1a43.PORTBADDR5
address_b[5] => ram_block1a44.PORTBADDR5
address_b[5] => ram_block1a45.PORTBADDR5
address_b[5] => ram_block1a46.PORTBADDR5
address_b[5] => ram_block1a47.PORTBADDR5
address_b[5] => ram_block1a48.PORTBADDR5
address_b[5] => ram_block1a49.PORTBADDR5
address_b[5] => ram_block1a50.PORTBADDR5
address_b[5] => ram_block1a51.PORTBADDR5
address_b[5] => ram_block1a52.PORTBADDR5
address_b[5] => ram_block1a53.PORTBADDR5
address_b[5] => ram_block1a54.PORTBADDR5
address_b[5] => ram_block1a55.PORTBADDR5
address_b[5] => ram_block1a56.PORTBADDR5
address_b[5] => ram_block1a57.PORTBADDR5
address_b[5] => ram_block1a58.PORTBADDR5
address_b[5] => ram_block1a59.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[6] => ram_block1a32.PORTBADDR6
address_b[6] => ram_block1a33.PORTBADDR6
address_b[6] => ram_block1a34.PORTBADDR6
address_b[6] => ram_block1a35.PORTBADDR6
address_b[6] => ram_block1a36.PORTBADDR6
address_b[6] => ram_block1a37.PORTBADDR6
address_b[6] => ram_block1a38.PORTBADDR6
address_b[6] => ram_block1a39.PORTBADDR6
address_b[6] => ram_block1a40.PORTBADDR6
address_b[6] => ram_block1a41.PORTBADDR6
address_b[6] => ram_block1a42.PORTBADDR6
address_b[6] => ram_block1a43.PORTBADDR6
address_b[6] => ram_block1a44.PORTBADDR6
address_b[6] => ram_block1a45.PORTBADDR6
address_b[6] => ram_block1a46.PORTBADDR6
address_b[6] => ram_block1a47.PORTBADDR6
address_b[6] => ram_block1a48.PORTBADDR6
address_b[6] => ram_block1a49.PORTBADDR6
address_b[6] => ram_block1a50.PORTBADDR6
address_b[6] => ram_block1a51.PORTBADDR6
address_b[6] => ram_block1a52.PORTBADDR6
address_b[6] => ram_block1a53.PORTBADDR6
address_b[6] => ram_block1a54.PORTBADDR6
address_b[6] => ram_block1a55.PORTBADDR6
address_b[6] => ram_block1a56.PORTBADDR6
address_b[6] => ram_block1a57.PORTBADDR6
address_b[6] => ram_block1a58.PORTBADDR6
address_b[6] => ram_block1a59.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
address_b[7] => ram_block1a32.PORTBADDR7
address_b[7] => ram_block1a33.PORTBADDR7
address_b[7] => ram_block1a34.PORTBADDR7
address_b[7] => ram_block1a35.PORTBADDR7
address_b[7] => ram_block1a36.PORTBADDR7
address_b[7] => ram_block1a37.PORTBADDR7
address_b[7] => ram_block1a38.PORTBADDR7
address_b[7] => ram_block1a39.PORTBADDR7
address_b[7] => ram_block1a40.PORTBADDR7
address_b[7] => ram_block1a41.PORTBADDR7
address_b[7] => ram_block1a42.PORTBADDR7
address_b[7] => ram_block1a43.PORTBADDR7
address_b[7] => ram_block1a44.PORTBADDR7
address_b[7] => ram_block1a45.PORTBADDR7
address_b[7] => ram_block1a46.PORTBADDR7
address_b[7] => ram_block1a47.PORTBADDR7
address_b[7] => ram_block1a48.PORTBADDR7
address_b[7] => ram_block1a49.PORTBADDR7
address_b[7] => ram_block1a50.PORTBADDR7
address_b[7] => ram_block1a51.PORTBADDR7
address_b[7] => ram_block1a52.PORTBADDR7
address_b[7] => ram_block1a53.PORTBADDR7
address_b[7] => ram_block1a54.PORTBADDR7
address_b[7] => ram_block1a55.PORTBADDR7
address_b[7] => ram_block1a56.PORTBADDR7
address_b[7] => ram_block1a57.PORTBADDR7
address_b[7] => ram_block1a58.PORTBADDR7
address_b[7] => ram_block1a59.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[8] => ram_block1a18.PORTBADDR8
address_b[8] => ram_block1a19.PORTBADDR8
address_b[8] => ram_block1a20.PORTBADDR8
address_b[8] => ram_block1a21.PORTBADDR8
address_b[8] => ram_block1a22.PORTBADDR8
address_b[8] => ram_block1a23.PORTBADDR8
address_b[8] => ram_block1a24.PORTBADDR8
address_b[8] => ram_block1a25.PORTBADDR8
address_b[8] => ram_block1a26.PORTBADDR8
address_b[8] => ram_block1a27.PORTBADDR8
address_b[8] => ram_block1a28.PORTBADDR8
address_b[8] => ram_block1a29.PORTBADDR8
address_b[8] => ram_block1a30.PORTBADDR8
address_b[8] => ram_block1a31.PORTBADDR8
address_b[8] => ram_block1a32.PORTBADDR8
address_b[8] => ram_block1a33.PORTBADDR8
address_b[8] => ram_block1a34.PORTBADDR8
address_b[8] => ram_block1a35.PORTBADDR8
address_b[8] => ram_block1a36.PORTBADDR8
address_b[8] => ram_block1a37.PORTBADDR8
address_b[8] => ram_block1a38.PORTBADDR8
address_b[8] => ram_block1a39.PORTBADDR8
address_b[8] => ram_block1a40.PORTBADDR8
address_b[8] => ram_block1a41.PORTBADDR8
address_b[8] => ram_block1a42.PORTBADDR8
address_b[8] => ram_block1a43.PORTBADDR8
address_b[8] => ram_block1a44.PORTBADDR8
address_b[8] => ram_block1a45.PORTBADDR8
address_b[8] => ram_block1a46.PORTBADDR8
address_b[8] => ram_block1a47.PORTBADDR8
address_b[8] => ram_block1a48.PORTBADDR8
address_b[8] => ram_block1a49.PORTBADDR8
address_b[8] => ram_block1a50.PORTBADDR8
address_b[8] => ram_block1a51.PORTBADDR8
address_b[8] => ram_block1a52.PORTBADDR8
address_b[8] => ram_block1a53.PORTBADDR8
address_b[8] => ram_block1a54.PORTBADDR8
address_b[8] => ram_block1a55.PORTBADDR8
address_b[8] => ram_block1a56.PORTBADDR8
address_b[8] => ram_block1a57.PORTBADDR8
address_b[8] => ram_block1a58.PORTBADDR8
address_b[8] => ram_block1a59.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[9] => ram_block1a16.PORTBADDR9
address_b[9] => ram_block1a17.PORTBADDR9
address_b[9] => ram_block1a18.PORTBADDR9
address_b[9] => ram_block1a19.PORTBADDR9
address_b[9] => ram_block1a20.PORTBADDR9
address_b[9] => ram_block1a21.PORTBADDR9
address_b[9] => ram_block1a22.PORTBADDR9
address_b[9] => ram_block1a23.PORTBADDR9
address_b[9] => ram_block1a24.PORTBADDR9
address_b[9] => ram_block1a25.PORTBADDR9
address_b[9] => ram_block1a26.PORTBADDR9
address_b[9] => ram_block1a27.PORTBADDR9
address_b[9] => ram_block1a28.PORTBADDR9
address_b[9] => ram_block1a29.PORTBADDR9
address_b[9] => ram_block1a30.PORTBADDR9
address_b[9] => ram_block1a31.PORTBADDR9
address_b[9] => ram_block1a32.PORTBADDR9
address_b[9] => ram_block1a33.PORTBADDR9
address_b[9] => ram_block1a34.PORTBADDR9
address_b[9] => ram_block1a35.PORTBADDR9
address_b[9] => ram_block1a36.PORTBADDR9
address_b[9] => ram_block1a37.PORTBADDR9
address_b[9] => ram_block1a38.PORTBADDR9
address_b[9] => ram_block1a39.PORTBADDR9
address_b[9] => ram_block1a40.PORTBADDR9
address_b[9] => ram_block1a41.PORTBADDR9
address_b[9] => ram_block1a42.PORTBADDR9
address_b[9] => ram_block1a43.PORTBADDR9
address_b[9] => ram_block1a44.PORTBADDR9
address_b[9] => ram_block1a45.PORTBADDR9
address_b[9] => ram_block1a46.PORTBADDR9
address_b[9] => ram_block1a47.PORTBADDR9
address_b[9] => ram_block1a48.PORTBADDR9
address_b[9] => ram_block1a49.PORTBADDR9
address_b[9] => ram_block1a50.PORTBADDR9
address_b[9] => ram_block1a51.PORTBADDR9
address_b[9] => ram_block1a52.PORTBADDR9
address_b[9] => ram_block1a53.PORTBADDR9
address_b[9] => ram_block1a54.PORTBADDR9
address_b[9] => ram_block1a55.PORTBADDR9
address_b[9] => ram_block1a56.PORTBADDR9
address_b[9] => ram_block1a57.PORTBADDR9
address_b[9] => ram_block1a58.PORTBADDR9
address_b[9] => ram_block1a59.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[10] => ram_block1a8.PORTBADDR10
address_b[10] => ram_block1a9.PORTBADDR10
address_b[10] => ram_block1a10.PORTBADDR10
address_b[10] => ram_block1a11.PORTBADDR10
address_b[10] => ram_block1a12.PORTBADDR10
address_b[10] => ram_block1a13.PORTBADDR10
address_b[10] => ram_block1a14.PORTBADDR10
address_b[10] => ram_block1a15.PORTBADDR10
address_b[10] => ram_block1a16.PORTBADDR10
address_b[10] => ram_block1a17.PORTBADDR10
address_b[10] => ram_block1a18.PORTBADDR10
address_b[10] => ram_block1a19.PORTBADDR10
address_b[10] => ram_block1a20.PORTBADDR10
address_b[10] => ram_block1a21.PORTBADDR10
address_b[10] => ram_block1a22.PORTBADDR10
address_b[10] => ram_block1a23.PORTBADDR10
address_b[10] => ram_block1a24.PORTBADDR10
address_b[10] => ram_block1a25.PORTBADDR10
address_b[10] => ram_block1a26.PORTBADDR10
address_b[10] => ram_block1a27.PORTBADDR10
address_b[10] => ram_block1a28.PORTBADDR10
address_b[10] => ram_block1a29.PORTBADDR10
address_b[10] => ram_block1a30.PORTBADDR10
address_b[10] => ram_block1a31.PORTBADDR10
address_b[10] => ram_block1a32.PORTBADDR10
address_b[10] => ram_block1a33.PORTBADDR10
address_b[10] => ram_block1a34.PORTBADDR10
address_b[10] => ram_block1a35.PORTBADDR10
address_b[10] => ram_block1a36.PORTBADDR10
address_b[10] => ram_block1a37.PORTBADDR10
address_b[10] => ram_block1a38.PORTBADDR10
address_b[10] => ram_block1a39.PORTBADDR10
address_b[10] => ram_block1a40.PORTBADDR10
address_b[10] => ram_block1a41.PORTBADDR10
address_b[10] => ram_block1a42.PORTBADDR10
address_b[10] => ram_block1a43.PORTBADDR10
address_b[10] => ram_block1a44.PORTBADDR10
address_b[10] => ram_block1a45.PORTBADDR10
address_b[10] => ram_block1a46.PORTBADDR10
address_b[10] => ram_block1a47.PORTBADDR10
address_b[10] => ram_block1a48.PORTBADDR10
address_b[10] => ram_block1a49.PORTBADDR10
address_b[10] => ram_block1a50.PORTBADDR10
address_b[10] => ram_block1a51.PORTBADDR10
address_b[10] => ram_block1a52.PORTBADDR10
address_b[10] => ram_block1a53.PORTBADDR10
address_b[10] => ram_block1a54.PORTBADDR10
address_b[10] => ram_block1a55.PORTBADDR10
address_b[10] => ram_block1a56.PORTBADDR10
address_b[10] => ram_block1a57.PORTBADDR10
address_b[10] => ram_block1a58.PORTBADDR10
address_b[10] => ram_block1a59.PORTBADDR10
address_b[11] => ram_block1a0.PORTBADDR11
address_b[11] => ram_block1a1.PORTBADDR11
address_b[11] => ram_block1a2.PORTBADDR11
address_b[11] => ram_block1a3.PORTBADDR11
address_b[11] => ram_block1a4.PORTBADDR11
address_b[11] => ram_block1a5.PORTBADDR11
address_b[11] => ram_block1a6.PORTBADDR11
address_b[11] => ram_block1a7.PORTBADDR11
address_b[11] => ram_block1a8.PORTBADDR11
address_b[11] => ram_block1a9.PORTBADDR11
address_b[11] => ram_block1a10.PORTBADDR11
address_b[11] => ram_block1a11.PORTBADDR11
address_b[11] => ram_block1a12.PORTBADDR11
address_b[11] => ram_block1a13.PORTBADDR11
address_b[11] => ram_block1a14.PORTBADDR11
address_b[11] => ram_block1a15.PORTBADDR11
address_b[11] => ram_block1a16.PORTBADDR11
address_b[11] => ram_block1a17.PORTBADDR11
address_b[11] => ram_block1a18.PORTBADDR11
address_b[11] => ram_block1a19.PORTBADDR11
address_b[11] => ram_block1a20.PORTBADDR11
address_b[11] => ram_block1a21.PORTBADDR11
address_b[11] => ram_block1a22.PORTBADDR11
address_b[11] => ram_block1a23.PORTBADDR11
address_b[11] => ram_block1a24.PORTBADDR11
address_b[11] => ram_block1a25.PORTBADDR11
address_b[11] => ram_block1a26.PORTBADDR11
address_b[11] => ram_block1a27.PORTBADDR11
address_b[11] => ram_block1a28.PORTBADDR11
address_b[11] => ram_block1a29.PORTBADDR11
address_b[11] => ram_block1a30.PORTBADDR11
address_b[11] => ram_block1a31.PORTBADDR11
address_b[11] => ram_block1a32.PORTBADDR11
address_b[11] => ram_block1a33.PORTBADDR11
address_b[11] => ram_block1a34.PORTBADDR11
address_b[11] => ram_block1a35.PORTBADDR11
address_b[11] => ram_block1a36.PORTBADDR11
address_b[11] => ram_block1a37.PORTBADDR11
address_b[11] => ram_block1a38.PORTBADDR11
address_b[11] => ram_block1a39.PORTBADDR11
address_b[11] => ram_block1a40.PORTBADDR11
address_b[11] => ram_block1a41.PORTBADDR11
address_b[11] => ram_block1a42.PORTBADDR11
address_b[11] => ram_block1a43.PORTBADDR11
address_b[11] => ram_block1a44.PORTBADDR11
address_b[11] => ram_block1a45.PORTBADDR11
address_b[11] => ram_block1a46.PORTBADDR11
address_b[11] => ram_block1a47.PORTBADDR11
address_b[11] => ram_block1a48.PORTBADDR11
address_b[11] => ram_block1a49.PORTBADDR11
address_b[11] => ram_block1a50.PORTBADDR11
address_b[11] => ram_block1a51.PORTBADDR11
address_b[11] => ram_block1a52.PORTBADDR11
address_b[11] => ram_block1a53.PORTBADDR11
address_b[11] => ram_block1a54.PORTBADDR11
address_b[11] => ram_block1a55.PORTBADDR11
address_b[11] => ram_block1a56.PORTBADDR11
address_b[11] => ram_block1a57.PORTBADDR11
address_b[11] => ram_block1a58.PORTBADDR11
address_b[11] => ram_block1a59.PORTBADDR11
address_b[12] => address_reg_b[0].DATAIN
address_b[12] => decode_6oa:decode3.data[0]
address_b[12] => decode_6oa:decode_b.data[0]
address_b[13] => address_reg_b[1].DATAIN
address_b[13] => decode_6oa:decode3.data[1]
address_b[13] => decode_6oa:decode_b.data[1]
address_b[14] => address_reg_b[2].DATAIN
address_b[14] => decode_6oa:decode3.data[2]
address_b[14] => decode_6oa:decode_b.data[2]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a40.CLK0
clock0 => ram_block1a41.CLK0
clock0 => ram_block1a42.CLK0
clock0 => ram_block1a43.CLK0
clock0 => ram_block1a44.CLK0
clock0 => ram_block1a45.CLK0
clock0 => ram_block1a46.CLK0
clock0 => ram_block1a47.CLK0
clock0 => ram_block1a48.CLK0
clock0 => ram_block1a49.CLK0
clock0 => ram_block1a50.CLK0
clock0 => ram_block1a51.CLK0
clock0 => ram_block1a52.CLK0
clock0 => ram_block1a53.CLK0
clock0 => ram_block1a54.CLK0
clock0 => ram_block1a55.CLK0
clock0 => ram_block1a56.CLK0
clock0 => ram_block1a57.CLK0
clock0 => ram_block1a58.CLK0
clock0 => ram_block1a59.CLK0
clock0 => address_reg_a[2].CLK
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
clock0 => out_address_reg_a[2].CLK
clock0 => out_address_reg_a[1].CLK
clock0 => out_address_reg_a[0].CLK
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
clock1 => ram_block1a32.CLK1
clock1 => ram_block1a33.CLK1
clock1 => ram_block1a34.CLK1
clock1 => ram_block1a35.CLK1
clock1 => ram_block1a36.CLK1
clock1 => ram_block1a37.CLK1
clock1 => ram_block1a38.CLK1
clock1 => ram_block1a39.CLK1
clock1 => ram_block1a40.CLK1
clock1 => ram_block1a41.CLK1
clock1 => ram_block1a42.CLK1
clock1 => ram_block1a43.CLK1
clock1 => ram_block1a44.CLK1
clock1 => ram_block1a45.CLK1
clock1 => ram_block1a46.CLK1
clock1 => ram_block1a47.CLK1
clock1 => ram_block1a48.CLK1
clock1 => ram_block1a49.CLK1
clock1 => ram_block1a50.CLK1
clock1 => ram_block1a51.CLK1
clock1 => ram_block1a52.CLK1
clock1 => ram_block1a53.CLK1
clock1 => ram_block1a54.CLK1
clock1 => ram_block1a55.CLK1
clock1 => ram_block1a56.CLK1
clock1 => ram_block1a57.CLK1
clock1 => ram_block1a58.CLK1
clock1 => ram_block1a59.CLK1
clock1 => address_reg_b[2].CLK
clock1 => address_reg_b[1].CLK
clock1 => address_reg_b[0].CLK
clock1 => out_address_reg_b[2].CLK
clock1 => out_address_reg_b[1].CLK
clock1 => out_address_reg_b[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a12.PORTADATAIN
data_a[0] => ram_block1a24.PORTADATAIN
data_a[0] => ram_block1a36.PORTADATAIN
data_a[0] => ram_block1a48.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a13.PORTADATAIN
data_a[1] => ram_block1a25.PORTADATAIN
data_a[1] => ram_block1a37.PORTADATAIN
data_a[1] => ram_block1a49.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a14.PORTADATAIN
data_a[2] => ram_block1a26.PORTADATAIN
data_a[2] => ram_block1a38.PORTADATAIN
data_a[2] => ram_block1a50.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[3] => ram_block1a15.PORTADATAIN
data_a[3] => ram_block1a27.PORTADATAIN
data_a[3] => ram_block1a39.PORTADATAIN
data_a[3] => ram_block1a51.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[4] => ram_block1a16.PORTADATAIN
data_a[4] => ram_block1a28.PORTADATAIN
data_a[4] => ram_block1a40.PORTADATAIN
data_a[4] => ram_block1a52.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[5] => ram_block1a17.PORTADATAIN
data_a[5] => ram_block1a29.PORTADATAIN
data_a[5] => ram_block1a41.PORTADATAIN
data_a[5] => ram_block1a53.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[6] => ram_block1a18.PORTADATAIN
data_a[6] => ram_block1a30.PORTADATAIN
data_a[6] => ram_block1a42.PORTADATAIN
data_a[6] => ram_block1a54.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[7] => ram_block1a19.PORTADATAIN
data_a[7] => ram_block1a31.PORTADATAIN
data_a[7] => ram_block1a43.PORTADATAIN
data_a[7] => ram_block1a55.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[8] => ram_block1a20.PORTADATAIN
data_a[8] => ram_block1a32.PORTADATAIN
data_a[8] => ram_block1a44.PORTADATAIN
data_a[8] => ram_block1a56.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[9] => ram_block1a21.PORTADATAIN
data_a[9] => ram_block1a33.PORTADATAIN
data_a[9] => ram_block1a45.PORTADATAIN
data_a[9] => ram_block1a57.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[10] => ram_block1a22.PORTADATAIN
data_a[10] => ram_block1a34.PORTADATAIN
data_a[10] => ram_block1a46.PORTADATAIN
data_a[10] => ram_block1a58.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[11] => ram_block1a23.PORTADATAIN
data_a[11] => ram_block1a35.PORTADATAIN
data_a[11] => ram_block1a47.PORTADATAIN
data_a[11] => ram_block1a59.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[0] => ram_block1a12.PORTBDATAIN
data_b[0] => ram_block1a24.PORTBDATAIN
data_b[0] => ram_block1a36.PORTBDATAIN
data_b[0] => ram_block1a48.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[1] => ram_block1a13.PORTBDATAIN
data_b[1] => ram_block1a25.PORTBDATAIN
data_b[1] => ram_block1a37.PORTBDATAIN
data_b[1] => ram_block1a49.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[2] => ram_block1a14.PORTBDATAIN
data_b[2] => ram_block1a26.PORTBDATAIN
data_b[2] => ram_block1a38.PORTBDATAIN
data_b[2] => ram_block1a50.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[3] => ram_block1a15.PORTBDATAIN
data_b[3] => ram_block1a27.PORTBDATAIN
data_b[3] => ram_block1a39.PORTBDATAIN
data_b[3] => ram_block1a51.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[4] => ram_block1a16.PORTBDATAIN
data_b[4] => ram_block1a28.PORTBDATAIN
data_b[4] => ram_block1a40.PORTBDATAIN
data_b[4] => ram_block1a52.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[5] => ram_block1a17.PORTBDATAIN
data_b[5] => ram_block1a29.PORTBDATAIN
data_b[5] => ram_block1a41.PORTBDATAIN
data_b[5] => ram_block1a53.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[6] => ram_block1a18.PORTBDATAIN
data_b[6] => ram_block1a30.PORTBDATAIN
data_b[6] => ram_block1a42.PORTBDATAIN
data_b[6] => ram_block1a54.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[7] => ram_block1a19.PORTBDATAIN
data_b[7] => ram_block1a31.PORTBDATAIN
data_b[7] => ram_block1a43.PORTBDATAIN
data_b[7] => ram_block1a55.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[8] => ram_block1a20.PORTBDATAIN
data_b[8] => ram_block1a32.PORTBDATAIN
data_b[8] => ram_block1a44.PORTBDATAIN
data_b[8] => ram_block1a56.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
data_b[9] => ram_block1a21.PORTBDATAIN
data_b[9] => ram_block1a33.PORTBDATAIN
data_b[9] => ram_block1a45.PORTBDATAIN
data_b[9] => ram_block1a57.PORTBDATAIN
data_b[10] => ram_block1a10.PORTBDATAIN
data_b[10] => ram_block1a22.PORTBDATAIN
data_b[10] => ram_block1a34.PORTBDATAIN
data_b[10] => ram_block1a46.PORTBDATAIN
data_b[10] => ram_block1a58.PORTBDATAIN
data_b[11] => ram_block1a11.PORTBDATAIN
data_b[11] => ram_block1a23.PORTBDATAIN
data_b[11] => ram_block1a35.PORTBDATAIN
data_b[11] => ram_block1a47.PORTBDATAIN
data_b[11] => ram_block1a59.PORTBDATAIN
q_a[0] <= mux_1kb:mux4.result[0]
q_a[1] <= mux_1kb:mux4.result[1]
q_a[2] <= mux_1kb:mux4.result[2]
q_a[3] <= mux_1kb:mux4.result[3]
q_a[4] <= mux_1kb:mux4.result[4]
q_a[5] <= mux_1kb:mux4.result[5]
q_a[6] <= mux_1kb:mux4.result[6]
q_a[7] <= mux_1kb:mux4.result[7]
q_a[8] <= mux_1kb:mux4.result[8]
q_a[9] <= mux_1kb:mux4.result[9]
q_a[10] <= mux_1kb:mux4.result[10]
q_a[11] <= mux_1kb:mux4.result[11]
q_b[0] <= mux_1kb:mux5.result[0]
q_b[1] <= mux_1kb:mux5.result[1]
q_b[2] <= mux_1kb:mux5.result[2]
q_b[3] <= mux_1kb:mux5.result[3]
q_b[4] <= mux_1kb:mux5.result[4]
q_b[5] <= mux_1kb:mux5.result[5]
q_b[6] <= mux_1kb:mux5.result[6]
q_b[7] <= mux_1kb:mux5.result[7]
q_b[8] <= mux_1kb:mux5.result[8]
q_b[9] <= mux_1kb:mux5.result[9]
q_b[10] <= mux_1kb:mux5.result[10]
q_b[11] <= mux_1kb:mux5.result[11]
wren_a => decode_6oa:decode2.enable
wren_b => decode_6oa:decode3.enable


|LCM_VGA|VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|decode_6oa:decode2
data[0] => w_anode793w[1].IN0
data[0] => w_anode810w[1].IN1
data[0] => w_anode820w[1].IN0
data[0] => w_anode830w[1].IN1
data[0] => w_anode840w[1].IN0
data[0] => w_anode850w[1].IN1
data[0] => w_anode860w[1].IN0
data[0] => w_anode870w[1].IN1
data[1] => w_anode793w[2].IN0
data[1] => w_anode810w[2].IN0
data[1] => w_anode820w[2].IN1
data[1] => w_anode830w[2].IN1
data[1] => w_anode840w[2].IN0
data[1] => w_anode850w[2].IN0
data[1] => w_anode860w[2].IN1
data[1] => w_anode870w[2].IN1
data[2] => w_anode793w[3].IN0
data[2] => w_anode810w[3].IN0
data[2] => w_anode820w[3].IN0
data[2] => w_anode830w[3].IN0
data[2] => w_anode840w[3].IN1
data[2] => w_anode850w[3].IN1
data[2] => w_anode860w[3].IN1
data[2] => w_anode870w[3].IN1
enable => w_anode793w[1].IN0
enable => w_anode810w[1].IN0
enable => w_anode820w[1].IN0
enable => w_anode830w[1].IN0
enable => w_anode840w[1].IN0
enable => w_anode850w[1].IN0
enable => w_anode860w[1].IN0
enable => w_anode870w[1].IN0
eq[0] <= w_anode793w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode810w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode820w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode830w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode840w[3].DB_MAX_OUTPUT_PORT_TYPE


|LCM_VGA|VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|decode_6oa:decode3
data[0] => w_anode793w[1].IN0
data[0] => w_anode810w[1].IN1
data[0] => w_anode820w[1].IN0
data[0] => w_anode830w[1].IN1
data[0] => w_anode840w[1].IN0
data[0] => w_anode850w[1].IN1
data[0] => w_anode860w[1].IN0
data[0] => w_anode870w[1].IN1
data[1] => w_anode793w[2].IN0
data[1] => w_anode810w[2].IN0
data[1] => w_anode820w[2].IN1
data[1] => w_anode830w[2].IN1
data[1] => w_anode840w[2].IN0
data[1] => w_anode850w[2].IN0
data[1] => w_anode860w[2].IN1
data[1] => w_anode870w[2].IN1
data[2] => w_anode793w[3].IN0
data[2] => w_anode810w[3].IN0
data[2] => w_anode820w[3].IN0
data[2] => w_anode830w[3].IN0
data[2] => w_anode840w[3].IN1
data[2] => w_anode850w[3].IN1
data[2] => w_anode860w[3].IN1
data[2] => w_anode870w[3].IN1
enable => w_anode793w[1].IN0
enable => w_anode810w[1].IN0
enable => w_anode820w[1].IN0
enable => w_anode830w[1].IN0
enable => w_anode840w[1].IN0
enable => w_anode850w[1].IN0
enable => w_anode860w[1].IN0
enable => w_anode870w[1].IN0
eq[0] <= w_anode793w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode810w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode820w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode830w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode840w[3].DB_MAX_OUTPUT_PORT_TYPE


|LCM_VGA|VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|decode_6oa:decode_a
data[0] => w_anode793w[1].IN0
data[0] => w_anode810w[1].IN1
data[0] => w_anode820w[1].IN0
data[0] => w_anode830w[1].IN1
data[0] => w_anode840w[1].IN0
data[0] => w_anode850w[1].IN1
data[0] => w_anode860w[1].IN0
data[0] => w_anode870w[1].IN1
data[1] => w_anode793w[2].IN0
data[1] => w_anode810w[2].IN0
data[1] => w_anode820w[2].IN1
data[1] => w_anode830w[2].IN1
data[1] => w_anode840w[2].IN0
data[1] => w_anode850w[2].IN0
data[1] => w_anode860w[2].IN1
data[1] => w_anode870w[2].IN1
data[2] => w_anode793w[3].IN0
data[2] => w_anode810w[3].IN0
data[2] => w_anode820w[3].IN0
data[2] => w_anode830w[3].IN0
data[2] => w_anode840w[3].IN1
data[2] => w_anode850w[3].IN1
data[2] => w_anode860w[3].IN1
data[2] => w_anode870w[3].IN1
enable => w_anode793w[1].IN0
enable => w_anode810w[1].IN0
enable => w_anode820w[1].IN0
enable => w_anode830w[1].IN0
enable => w_anode840w[1].IN0
enable => w_anode850w[1].IN0
enable => w_anode860w[1].IN0
enable => w_anode870w[1].IN0
eq[0] <= w_anode793w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode810w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode820w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode830w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode840w[3].DB_MAX_OUTPUT_PORT_TYPE


|LCM_VGA|VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|decode_6oa:decode_b
data[0] => w_anode793w[1].IN0
data[0] => w_anode810w[1].IN1
data[0] => w_anode820w[1].IN0
data[0] => w_anode830w[1].IN1
data[0] => w_anode840w[1].IN0
data[0] => w_anode850w[1].IN1
data[0] => w_anode860w[1].IN0
data[0] => w_anode870w[1].IN1
data[1] => w_anode793w[2].IN0
data[1] => w_anode810w[2].IN0
data[1] => w_anode820w[2].IN1
data[1] => w_anode830w[2].IN1
data[1] => w_anode840w[2].IN0
data[1] => w_anode850w[2].IN0
data[1] => w_anode860w[2].IN1
data[1] => w_anode870w[2].IN1
data[2] => w_anode793w[3].IN0
data[2] => w_anode810w[3].IN0
data[2] => w_anode820w[3].IN0
data[2] => w_anode830w[3].IN0
data[2] => w_anode840w[3].IN1
data[2] => w_anode850w[3].IN1
data[2] => w_anode860w[3].IN1
data[2] => w_anode870w[3].IN1
enable => w_anode793w[1].IN0
enable => w_anode810w[1].IN0
enable => w_anode820w[1].IN0
enable => w_anode830w[1].IN0
enable => w_anode840w[1].IN0
enable => w_anode850w[1].IN0
enable => w_anode860w[1].IN0
enable => w_anode870w[1].IN0
eq[0] <= w_anode793w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode810w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode820w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode830w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode840w[3].DB_MAX_OUTPUT_PORT_TYPE


|LCM_VGA|VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|mux_1kb:mux4
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
data[10] => _.IN1
data[11] => _.IN1
data[12] => _.IN1
data[13] => _.IN1
data[14] => _.IN1
data[15] => _.IN1
data[16] => _.IN1
data[17] => _.IN1
data[18] => _.IN1
data[19] => _.IN1
data[20] => _.IN1
data[21] => _.IN1
data[22] => _.IN1
data[23] => _.IN1
data[24] => _.IN1
data[25] => _.IN1
data[26] => _.IN1
data[27] => _.IN1
data[28] => _.IN1
data[29] => _.IN1
data[30] => _.IN1
data[31] => _.IN1
data[32] => _.IN1
data[33] => _.IN1
data[34] => _.IN1
data[35] => _.IN1
data[36] => _.IN1
data[37] => _.IN1
data[38] => _.IN1
data[39] => _.IN1
data[40] => _.IN1
data[41] => _.IN1
data[42] => _.IN1
data[43] => _.IN1
data[44] => _.IN1
data[45] => _.IN1
data[46] => _.IN1
data[47] => _.IN1
data[48] => muxlut_result0w.IN0
data[49] => muxlut_result1w.IN0
data[50] => muxlut_result2w.IN0
data[51] => muxlut_result3w.IN0
data[52] => muxlut_result4w.IN0
data[53] => muxlut_result5w.IN0
data[54] => muxlut_result6w.IN0
data[55] => muxlut_result7w.IN0
data[56] => muxlut_result8w.IN0
data[57] => muxlut_result9w.IN0
data[58] => muxlut_result10w.IN0
data[59] => muxlut_result11w.IN0
result[0] <= muxlut_result0w.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= muxlut_result1w.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= muxlut_result2w.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= muxlut_result3w.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= muxlut_result4w.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= muxlut_result5w.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= muxlut_result6w.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= muxlut_result7w.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= muxlut_result8w.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= muxlut_result9w.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= muxlut_result10w.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= muxlut_result11w.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[2] => _.IN0
sel[2] => muxlut_result2w.IN1
sel[2] => _.IN0
sel[2] => muxlut_result3w.IN1
sel[2] => _.IN0
sel[2] => muxlut_result4w.IN1
sel[2] => _.IN0
sel[2] => muxlut_result5w.IN1
sel[2] => _.IN0
sel[2] => muxlut_result6w.IN1
sel[2] => _.IN0
sel[2] => muxlut_result7w.IN1
sel[2] => _.IN0
sel[2] => muxlut_result8w.IN1
sel[2] => _.IN0
sel[2] => muxlut_result9w.IN1
sel[2] => _.IN0
sel[2] => muxlut_result10w.IN1
sel[2] => _.IN0
sel[2] => muxlut_result11w.IN1
sel[2] => _.IN0
sel[2] => muxlut_result0w.IN1
sel[2] => _.IN0
sel[2] => muxlut_result1w.IN1


|LCM_VGA|VGA_LCD_Driver:inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_5ca2:auto_generated|mux_1kb:mux5
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
data[10] => _.IN1
data[11] => _.IN1
data[12] => _.IN1
data[13] => _.IN1
data[14] => _.IN1
data[15] => _.IN1
data[16] => _.IN1
data[17] => _.IN1
data[18] => _.IN1
data[19] => _.IN1
data[20] => _.IN1
data[21] => _.IN1
data[22] => _.IN1
data[23] => _.IN1
data[24] => _.IN1
data[25] => _.IN1
data[26] => _.IN1
data[27] => _.IN1
data[28] => _.IN1
data[29] => _.IN1
data[30] => _.IN1
data[31] => _.IN1
data[32] => _.IN1
data[33] => _.IN1
data[34] => _.IN1
data[35] => _.IN1
data[36] => _.IN1
data[37] => _.IN1
data[38] => _.IN1
data[39] => _.IN1
data[40] => _.IN1
data[41] => _.IN1
data[42] => _.IN1
data[43] => _.IN1
data[44] => _.IN1
data[45] => _.IN1
data[46] => _.IN1
data[47] => _.IN1
data[48] => muxlut_result0w.IN0
data[49] => muxlut_result1w.IN0
data[50] => muxlut_result2w.IN0
data[51] => muxlut_result3w.IN0
data[52] => muxlut_result4w.IN0
data[53] => muxlut_result5w.IN0
data[54] => muxlut_result6w.IN0
data[55] => muxlut_result7w.IN0
data[56] => muxlut_result8w.IN0
data[57] => muxlut_result9w.IN0
data[58] => muxlut_result10w.IN0
data[59] => muxlut_result11w.IN0
result[0] <= muxlut_result0w.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= muxlut_result1w.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= muxlut_result2w.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= muxlut_result3w.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= muxlut_result4w.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= muxlut_result5w.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= muxlut_result6w.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= muxlut_result7w.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= muxlut_result8w.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= muxlut_result9w.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= muxlut_result10w.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= muxlut_result11w.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[2] => _.IN0
sel[2] => muxlut_result2w.IN1
sel[2] => _.IN0
sel[2] => muxlut_result3w.IN1
sel[2] => _.IN0
sel[2] => muxlut_result4w.IN1
sel[2] => _.IN0
sel[2] => muxlut_result5w.IN1
sel[2] => _.IN0
sel[2] => muxlut_result6w.IN1
sel[2] => _.IN0
sel[2] => muxlut_result7w.IN1
sel[2] => _.IN0
sel[2] => muxlut_result8w.IN1
sel[2] => _.IN0
sel[2] => muxlut_result9w.IN1
sel[2] => _.IN0
sel[2] => muxlut_result10w.IN1
sel[2] => _.IN0
sel[2] => muxlut_result11w.IN1
sel[2] => _.IN0
sel[2] => muxlut_result0w.IN1
sel[2] => _.IN0
sel[2] => muxlut_result1w.IN1


|LCM_VGA|VGA_LCD_Driver:inst|line_buffer:LB
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b
q[10] <= altsyncram:altsyncram_component.q_b
q[11] <= altsyncram:altsyncram_component.q_b


|LCM_VGA|VGA_LCD_Driver:inst|line_buffer:LB|altsyncram:altsyncram_component
wren_a => altsyncram_r8o1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_r8o1:auto_generated.data_a[0]
data_a[1] => altsyncram_r8o1:auto_generated.data_a[1]
data_a[2] => altsyncram_r8o1:auto_generated.data_a[2]
data_a[3] => altsyncram_r8o1:auto_generated.data_a[3]
data_a[4] => altsyncram_r8o1:auto_generated.data_a[4]
data_a[5] => altsyncram_r8o1:auto_generated.data_a[5]
data_a[6] => altsyncram_r8o1:auto_generated.data_a[6]
data_a[7] => altsyncram_r8o1:auto_generated.data_a[7]
data_a[8] => altsyncram_r8o1:auto_generated.data_a[8]
data_a[9] => altsyncram_r8o1:auto_generated.data_a[9]
data_a[10] => altsyncram_r8o1:auto_generated.data_a[10]
data_a[11] => altsyncram_r8o1:auto_generated.data_a[11]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
address_a[0] => altsyncram_r8o1:auto_generated.address_a[0]
address_a[1] => altsyncram_r8o1:auto_generated.address_a[1]
address_a[2] => altsyncram_r8o1:auto_generated.address_a[2]
address_a[3] => altsyncram_r8o1:auto_generated.address_a[3]
address_a[4] => altsyncram_r8o1:auto_generated.address_a[4]
address_a[5] => altsyncram_r8o1:auto_generated.address_a[5]
address_a[6] => altsyncram_r8o1:auto_generated.address_a[6]
address_a[7] => altsyncram_r8o1:auto_generated.address_a[7]
address_b[0] => altsyncram_r8o1:auto_generated.address_b[0]
address_b[1] => altsyncram_r8o1:auto_generated.address_b[1]
address_b[2] => altsyncram_r8o1:auto_generated.address_b[2]
address_b[3] => altsyncram_r8o1:auto_generated.address_b[3]
address_b[4] => altsyncram_r8o1:auto_generated.address_b[4]
address_b[5] => altsyncram_r8o1:auto_generated.address_b[5]
address_b[6] => altsyncram_r8o1:auto_generated.address_b[6]
address_b[7] => altsyncram_r8o1:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_r8o1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_b[0] <= altsyncram_r8o1:auto_generated.q_b[0]
q_b[1] <= altsyncram_r8o1:auto_generated.q_b[1]
q_b[2] <= altsyncram_r8o1:auto_generated.q_b[2]
q_b[3] <= altsyncram_r8o1:auto_generated.q_b[3]
q_b[4] <= altsyncram_r8o1:auto_generated.q_b[4]
q_b[5] <= altsyncram_r8o1:auto_generated.q_b[5]
q_b[6] <= altsyncram_r8o1:auto_generated.q_b[6]
q_b[7] <= altsyncram_r8o1:auto_generated.q_b[7]
q_b[8] <= altsyncram_r8o1:auto_generated.q_b[8]
q_b[9] <= altsyncram_r8o1:auto_generated.q_b[9]
q_b[10] <= altsyncram_r8o1:auto_generated.q_b[10]
q_b[11] <= altsyncram_r8o1:auto_generated.q_b[11]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|LCM_VGA|VGA_LCD_Driver:inst|line_buffer:LB|altsyncram:altsyncram_component|altsyncram_r8o1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE


|LCM_VGA|VGA_LCD_Driver:inst|I2S_LCD_Config:u4
iCLK => iCLK.IN1
iRST_N => iRST_N.IN1
I2S_SCLK <= I2S_Controller:u0.I2S_CLK
I2S_SDAT <> I2S_Controller:u0.I2S_DATA
I2S_SCEN <= I2S_Controller:u0.I2S_EN


|LCM_VGA|VGA_LCD_Driver:inst|I2S_LCD_Config:u4|I2S_Controller:u0
iCLK => mI2S_CLK_DIV[0].CLK
iCLK => mI2S_CLK_DIV[1].CLK
iCLK => mI2S_CLK_DIV[2].CLK
iCLK => mI2S_CLK_DIV[3].CLK
iCLK => mI2S_CLK_DIV[4].CLK
iCLK => mI2S_CLK_DIV[5].CLK
iCLK => mI2S_CLK_DIV[6].CLK
iCLK => mI2S_CLK_DIV[7].CLK
iCLK => mI2S_CLK_DIV[8].CLK
iCLK => mI2S_CLK_DIV[9].CLK
iCLK => mI2S_CLK_DIV[10].CLK
iCLK => mI2S_CLK_DIV[11].CLK
iCLK => mI2S_CLK_DIV[12].CLK
iCLK => mI2S_CLK_DIV[13].CLK
iCLK => mI2S_CLK_DIV[14].CLK
iCLK => mI2S_CLK_DIV[15].CLK
iCLK => mI2S_CLK.CLK
iRST => mI2S_CLK_DIV[0].ACLR
iRST => mI2S_CLK_DIV[1].ACLR
iRST => mI2S_CLK_DIV[2].ACLR
iRST => mI2S_CLK_DIV[3].ACLR
iRST => mI2S_CLK_DIV[4].ACLR
iRST => mI2S_CLK_DIV[5].ACLR
iRST => mI2S_CLK_DIV[6].ACLR
iRST => mI2S_CLK_DIV[7].ACLR
iRST => mI2S_CLK_DIV[8].ACLR
iRST => mI2S_CLK_DIV[9].ACLR
iRST => mI2S_CLK_DIV[10].ACLR
iRST => mI2S_CLK_DIV[11].ACLR
iRST => mI2S_CLK_DIV[12].ACLR
iRST => mI2S_CLK_DIV[13].ACLR
iRST => mI2S_CLK_DIV[14].ACLR
iRST => mI2S_CLK_DIV[15].ACLR
iRST => mI2S_CLK.ACLR
iRST => mST[0].ACLR
iRST => mST[1].ACLR
iRST => mST[2].ACLR
iRST => mST[3].ACLR
iRST => mST[4].ACLR
iRST => mACK.ACLR
iRST => mSDATA~en.ACLR
iRST => mSCLK.ACLR
iRST => mSEN.PRESET
iDATA[0] => Mux0.IN4
iDATA[1] => Mux0.IN5
iDATA[2] => Mux0.IN6
iDATA[3] => Mux0.IN7
iDATA[4] => Mux0.IN8
iDATA[5] => Mux0.IN9
iDATA[6] => Mux0.IN10
iDATA[7] => Mux0.IN11
iDATA[8] => Mux0.IN12
iDATA[9] => Mux0.IN13
iDATA[10] => Mux0.IN14
iDATA[11] => Mux0.IN15
iDATA[12] => Mux0.IN16
iDATA[13] => Mux0.IN17
iDATA[14] => Mux0.IN18
iDATA[15] => Mux0.IN19
iSTR => mST.OUTPUTSELECT
iSTR => mST.OUTPUTSELECT
iSTR => mST.OUTPUTSELECT
iSTR => mST.OUTPUTSELECT
iSTR => mST.OUTPUTSELECT
iSTR => mSEN.OUTPUTSELECT
iSTR => mSCLK.OUTPUTSELECT
iSTR => mACK.OUTPUTSELECT
iSTR => mSDATA.IN1
iSTR => mSDATA~en.DATAIN
oACK <= mACK.DB_MAX_OUTPUT_PORT_TYPE
oRDY <= Equal3.DB_MAX_OUTPUT_PORT_TYPE
oCLK <= mI2S_CLK.DB_MAX_OUTPUT_PORT_TYPE
I2S_EN <= mSEN.DB_MAX_OUTPUT_PORT_TYPE
I2S_DATA <> I2S_DATA
I2S_CLK <= I2S_CLK.DB_MAX_OUTPUT_PORT_TYPE


|LCM_VGA|oscilloscope:inst7
clk_25 => second_channel.CLK
clk_25 => RGB[0]~reg0.CLK
clk_25 => RGB[1]~reg0.CLK
clk_25 => RGB[2]~reg0.CLK
clk_25 => RGB[3]~reg0.CLK
clk_25 => RGB[4]~reg0.CLK
clk_25 => RGB[5]~reg0.CLK
clk_25 => RGB[6]~reg0.CLK
clk_25 => RGB[7]~reg0.CLK
clk_25 => RGB[8]~reg0.CLK
clk_25 => RGB[9]~reg0.CLK
clk_25 => RGB[10]~reg0.CLK
clk_25 => RGB[11]~reg0.CLK
clk_25 => out_x[0]~reg0.CLK
clk_25 => out_x[1]~reg0.CLK
clk_25 => out_x[2]~reg0.CLK
clk_25 => out_x[3]~reg0.CLK
clk_25 => out_x[4]~reg0.CLK
clk_25 => out_x[5]~reg0.CLK
clk_25 => out_x[6]~reg0.CLK
clk_25 => out_x[7]~reg0.CLK
clk_25 => out_y[0]~reg0.CLK
clk_25 => out_y[1]~reg0.CLK
clk_25 => out_y[2]~reg0.CLK
clk_25 => out_y[3]~reg0.CLK
clk_25 => out_y[4]~reg0.CLK
clk_25 => out_y[5]~reg0.CLK
clk_25 => out_y[6]~reg0.CLK
clk_25 => out_y[7]~reg0.CLK
clk_25 => write_en~reg0.CLK
clk_25 => read_addr[0].CLK
clk_25 => read_addr[1].CLK
clk_25 => read_addr[2].CLK
clk_25 => read_addr[3].CLK
clk_25 => read_addr[4].CLK
clk_25 => read_addr[5].CLK
clk_25 => read_addr[6].CLK
clk_25 => read_addr[7].CLK
clk_25 => state~3.DATAIN
clk_62_5 => ram_y.we_a.CLK
clk_62_5 => ram_y.waddr_a[7].CLK
clk_62_5 => ram_y.waddr_a[6].CLK
clk_62_5 => ram_y.waddr_a[5].CLK
clk_62_5 => ram_y.waddr_a[4].CLK
clk_62_5 => ram_y.waddr_a[3].CLK
clk_62_5 => ram_y.waddr_a[2].CLK
clk_62_5 => ram_y.waddr_a[1].CLK
clk_62_5 => ram_y.waddr_a[0].CLK
clk_62_5 => ram_y.data_a[7].CLK
clk_62_5 => ram_y.data_a[6].CLK
clk_62_5 => ram_y.data_a[5].CLK
clk_62_5 => ram_y.data_a[4].CLK
clk_62_5 => ram_y.data_a[3].CLK
clk_62_5 => ram_y.data_a[2].CLK
clk_62_5 => ram_y.data_a[1].CLK
clk_62_5 => ram_y.data_a[0].CLK
clk_62_5 => ram_y2.we_a.CLK
clk_62_5 => ram_y2.waddr_a[7].CLK
clk_62_5 => ram_y2.waddr_a[6].CLK
clk_62_5 => ram_y2.waddr_a[5].CLK
clk_62_5 => ram_y2.waddr_a[4].CLK
clk_62_5 => ram_y2.waddr_a[3].CLK
clk_62_5 => ram_y2.waddr_a[2].CLK
clk_62_5 => ram_y2.waddr_a[1].CLK
clk_62_5 => ram_y2.waddr_a[0].CLK
clk_62_5 => ram_y2.data_a[7].CLK
clk_62_5 => ram_y2.data_a[6].CLK
clk_62_5 => ram_y2.data_a[5].CLK
clk_62_5 => ram_y2.data_a[4].CLK
clk_62_5 => ram_y2.data_a[3].CLK
clk_62_5 => ram_y2.data_a[2].CLK
clk_62_5 => ram_y2.data_a[1].CLK
clk_62_5 => ram_y2.data_a[0].CLK
clk_62_5 => downsample_counter_second[0].CLK
clk_62_5 => downsample_counter_second[1].CLK
clk_62_5 => downsample_counter_second[2].CLK
clk_62_5 => downsample_counter[0].CLK
clk_62_5 => downsample_counter[1].CLK
clk_62_5 => downsample_counter[2].CLK
clk_62_5 => buffer_full.CLK
clk_62_5 => write_addr[0].CLK
clk_62_5 => write_addr[1].CLK
clk_62_5 => write_addr[2].CLK
clk_62_5 => write_addr[3].CLK
clk_62_5 => write_addr[4].CLK
clk_62_5 => write_addr[5].CLK
clk_62_5 => write_addr[6].CLK
clk_62_5 => write_addr[7].CLK
clk_62_5 => ram_y.CLK0
clk_62_5 => ram_y2.CLK0
rst_n => read_addr.OUTPUTSELECT
rst_n => read_addr.OUTPUTSELECT
rst_n => read_addr.OUTPUTSELECT
rst_n => read_addr.OUTPUTSELECT
rst_n => read_addr.OUTPUTSELECT
rst_n => read_addr.OUTPUTSELECT
rst_n => read_addr.OUTPUTSELECT
rst_n => read_addr.OUTPUTSELECT
rst_n => write_en.OUTPUTSELECT
rst_n => out_y.OUTPUTSELECT
rst_n => out_y.OUTPUTSELECT
rst_n => out_y.OUTPUTSELECT
rst_n => out_y.OUTPUTSELECT
rst_n => out_y.OUTPUTSELECT
rst_n => out_y.OUTPUTSELECT
rst_n => out_y.OUTPUTSELECT
rst_n => out_y.OUTPUTSELECT
rst_n => out_x.OUTPUTSELECT
rst_n => out_x.OUTPUTSELECT
rst_n => out_x.OUTPUTSELECT
rst_n => out_x.OUTPUTSELECT
rst_n => out_x.OUTPUTSELECT
rst_n => out_x.OUTPUTSELECT
rst_n => out_x.OUTPUTSELECT
rst_n => out_x.OUTPUTSELECT
rst_n => state.OUTPUTSELECT
rst_n => state.OUTPUTSELECT
rst_n => state.OUTPUTSELECT
rst_n => state.OUTPUTSELECT
rst_n => write_addr.OUTPUTSELECT
rst_n => write_addr.OUTPUTSELECT
rst_n => write_addr.OUTPUTSELECT
rst_n => write_addr.OUTPUTSELECT
rst_n => write_addr.OUTPUTSELECT
rst_n => write_addr.OUTPUTSELECT
rst_n => write_addr.OUTPUTSELECT
rst_n => write_addr.OUTPUTSELECT
rst_n => buffer_full.OUTPUTSELECT
rst_n => downsample_counter.OUTPUTSELECT
rst_n => downsample_counter.OUTPUTSELECT
rst_n => downsample_counter.OUTPUTSELECT
rst_n => downsample_counter_second.OUTPUTSELECT
rst_n => downsample_counter_second.OUTPUTSELECT
rst_n => downsample_counter_second.OUTPUTSELECT
rst_n => ram_y.OUTPUTSELECT
rst_n => ram_y2.OUTPUTSELECT
rst_n => RGB[6]~reg0.ENA
rst_n => RGB[5]~reg0.ENA
rst_n => RGB[7]~reg0.ENA
rst_n => RGB[4]~reg0.ENA
rst_n => RGB[3]~reg0.ENA
rst_n => RGB[2]~reg0.ENA
rst_n => RGB[1]~reg0.ENA
rst_n => RGB[0]~reg0.ENA
rst_n => second_channel.ENA
rst_n => RGB[8]~reg0.ENA
rst_n => RGB[9]~reg0.ENA
rst_n => RGB[10]~reg0.ENA
rst_n => RGB[11]~reg0.ENA
in_y[0] => ram_y.DATAA
in_y[1] => ram_y.DATAA
in_y[2] => ram_y.DATAA
in_y[3] => ram_y.DATAA
in_y[4] => ram_y.DATAA
in_y[5] => ram_y.DATAA
in_y[6] => ram_y.DATAA
in_y[7] => ram_y.OUTPUTSELECT
in_y[7] => ram_y.OUTPUTSELECT
in_y[7] => ram_y.OUTPUTSELECT
in_y[7] => ram_y.OUTPUTSELECT
in_y[7] => ram_y.OUTPUTSELECT
in_y[7] => ram_y.OUTPUTSELECT
in_y[7] => ram_y.OUTPUTSELECT
in_y[7] => ram_y.data_a[7].DATAIN
in_y[7] => ram_y.DATAIN7
in_y2[0] => ram_y2.DATAA
in_y2[1] => ram_y2.DATAA
in_y2[2] => ram_y2.DATAA
in_y2[3] => ram_y2.DATAA
in_y2[4] => ram_y2.DATAA
in_y2[5] => ram_y2.DATAA
in_y2[6] => ram_y2.DATAA
in_y2[7] => ram_y2.OUTPUTSELECT
in_y2[7] => ram_y2.OUTPUTSELECT
in_y2[7] => ram_y2.OUTPUTSELECT
in_y2[7] => ram_y2.OUTPUTSELECT
in_y2[7] => ram_y2.OUTPUTSELECT
in_y2[7] => ram_y2.OUTPUTSELECT
in_y2[7] => ram_y2.OUTPUTSELECT
in_y2[7] => ram_y2.data_a[7].DATAIN
in_y2[7] => ram_y2.DATAIN7
trigger => state.OUTPUTSELECT
trigger => state.OUTPUTSELECT
trigger => second_channel.OUTPUTSELECT
trigger_second => second_channel.OUTPUTSELECT
trigger_second => state.DATAA
trigger_second => state.DATAA
downsample_sel[0] => Equal3.IN2
downsample_sel[1] => Equal3.IN1
downsample_sel[2] => Equal3.IN0
downsample_sel_second[0] => Equal4.IN2
downsample_sel_second[1] => Equal4.IN1
downsample_sel_second[2] => Equal4.IN0
out_x[0] <= out_x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[1] <= out_x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[2] <= out_x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[3] <= out_x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[4] <= out_x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[5] <= out_x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[6] <= out_x[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[7] <= out_x[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[0] <= out_y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[1] <= out_y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[2] <= out_y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[3] <= out_y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[4] <= out_y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[5] <= out_y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[6] <= out_y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[7] <= out_y[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_en <= write_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
RGB[0] <= RGB[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RGB[1] <= RGB[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RGB[2] <= RGB[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RGB[3] <= RGB[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RGB[4] <= RGB[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RGB[5] <= RGB[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RGB[6] <= RGB[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RGB[7] <= RGB[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RGB[8] <= RGB[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RGB[9] <= RGB[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RGB[10] <= RGB[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RGB[11] <= RGB[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|LCM_VGA|my_pll:inst1
areset => areset.IN1
inclk0 => sub_wire5[0].IN1
c0 <= altpll:altpll_component.clk
c1 <= altpll:altpll_component.clk
locked <= altpll:altpll_component.locked


|LCM_VGA|my_pll:inst1|altpll:altpll_component
inclk[0] => pll.CLK
inclk[1] => ~NO_FANOUT~
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => pll.ARESET
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= <GND>
clk[3] <= <GND>
clk[4] <= <GND>
clk[5] <= <GND>
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= pll.LOCKED
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= sclkout1.DB_MAX_OUTPUT_PORT_TYPE
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|LCM_VGA|trigger:inst3
clk_25 => trigger_ext_prev.CLK
clk_25 => trigger_flag_ext.CLK
clk_25 => trigger_flag.CLK
clk_62_5 => trigger_counter[0].CLK
clk_62_5 => trigger_counter[1].CLK
clk_62_5 => trigger_counter[2].CLK
clk_62_5 => trigger_counter[3].CLK
clk_62_5 => trigger_counter[4].CLK
clk_62_5 => trigger_temp[0].CLK
clk_62_5 => trigger_temp[1].CLK
clk_62_5 => trigger_temp[2].CLK
clk_62_5 => trigger_temp[3].CLK
rst_n => trigger_temp.OUTPUTSELECT
rst_n => trigger_temp.OUTPUTSELECT
rst_n => trigger_temp.OUTPUTSELECT
rst_n => trigger_counter.OUTPUTSELECT
rst_n => trigger_counter.OUTPUTSELECT
rst_n => trigger_counter.OUTPUTSELECT
rst_n => trigger_counter.OUTPUTSELECT
rst_n => trigger_counter.OUTPUTSELECT
rst_n => trigger_flag.OUTPUTSELECT
rst_n => trigger_ext_prev.ENA
rst_n => trigger_flag_ext.ENA
trigger => ~NO_FANOUT~
trigger_ext => always1.IN1
trigger_ext => trigger_ext_prev.DATAA
trigger_sel => trigger_out.OUTPUTSELECT
trigger_out <= trigger_out.DB_MAX_OUTPUT_PORT_TYPE


|LCM_VGA|dsp:inst2
GPIO_0_TEMP[0] <> <UNC>
GPIO_0_TEMP[2] <> <UNC>
GPIO_0_TEMP[16] <> GPIO_0_TEMP[16]
GPIO_0_TEMP[18] <> GPIO_0_TEMP[18]
GPIO_0_TEMP[32] <> <VCC>
GPIO_0_TEMP[33] <> <GND>
GPIO_0_TEMP[34] <> <UNC>
GPIO_0_TEMP[35] <> <GND>
GPIO_1_TEMP[0] <> <UNC>
GPIO_1_TEMP[1] <> <UNC>
GPIO_1_TEMP[2] <> <UNC>
GPIO_1_TEMP[3] <> <UNC>
GPIO_1_TEMP[4] <> <UNC>
GPIO_1_TEMP[5] <> <UNC>
GPIO_1_TEMP[6] <> <UNC>
GPIO_1_TEMP[7] <> <UNC>
GPIO_1_TEMP[8] <> <UNC>
GPIO_1_TEMP[9] <> <UNC>
GPIO_1_TEMP[10] <> <UNC>
GPIO_1_TEMP[11] <> <UNC>
GPIO_1_TEMP[12] <> <UNC>
GPIO_1_TEMP[13] <> <UNC>
GPIO_1_TEMP[14] <> <UNC>
GPIO_1_TEMP[15] <> <UNC>
GPIO_1_TEMP[16] <> GPIO_1_TEMP[16]
GPIO_1_TEMP[17] <> GPIO_1_TEMP[17]
GPIO_1_TEMP[18] <> GPIO_1_TEMP[18]
GPIO_1_TEMP[19] <> GPIO_1_TEMP[19]
GPIO_1_TEMP[20] <> <UNC>
GPIO_1_TEMP[21] <> GPIO_1_TEMP[21]
GPIO_1_TEMP[22] <> GPIO_1_TEMP[22]
GPIO_1_TEMP[23] <> GPIO_1_TEMP[23]
GPIO_1_TEMP[24] <> GPIO_1_TEMP[24]
GPIO_1_TEMP[25] <> GPIO_1_TEMP[25]
GPIO_1_TEMP[26] <> GPIO_1_TEMP[26]
GPIO_1_TEMP[27] <> GPIO_1_TEMP[27]
GPIO_1_TEMP[28] <> GPIO_1_TEMP[28]
GPIO_1_TEMP[29] <> GPIO_1_TEMP[29]
GPIO_1_TEMP[30] <> GPIO_1_TEMP[30]
GPIO_1_TEMP[31] <> GPIO_1_TEMP[31]
GPIO_1_TEMP[32] <> GPIO_1_TEMP[32]
GPIO_1_TEMP[33] <> GPIO_1_TEMP[33]
GPIO_1_TEMP[34] <> GPIO_1_TEMP[34]
GPIO_1_TEMP[35] <> <VCC>
adc_b[0] <= adc_b[0].DB_MAX_OUTPUT_PORT_TYPE
adc_b[1] <= adc_b[1].DB_MAX_OUTPUT_PORT_TYPE
adc_b[2] <= adc_b[2].DB_MAX_OUTPUT_PORT_TYPE
adc_b[3] <= adc_b[3].DB_MAX_OUTPUT_PORT_TYPE
adc_b[4] <= adc_b[4].DB_MAX_OUTPUT_PORT_TYPE
adc_b[5] <= adc_b[5].DB_MAX_OUTPUT_PORT_TYPE
adc_b[6] <= adc_b[6].DB_MAX_OUTPUT_PORT_TYPE
adc_b[7] <= adc_b[7].DB_MAX_OUTPUT_PORT_TYPE
adc_b[8] <= adc_b[8].DB_MAX_OUTPUT_PORT_TYPE
adc_b[9] <= adc_b[9].DB_MAX_OUTPUT_PORT_TYPE
adc_b[10] <= adc_b[10].DB_MAX_OUTPUT_PORT_TYPE
adc_b[11] <= adc_b[11].DB_MAX_OUTPUT_PORT_TYPE
adc_b[12] <= adc_b[12].DB_MAX_OUTPUT_PORT_TYPE
adc_b[13] <= adc_b[13].DB_MAX_OUTPUT_PORT_TYPE
adc_a[0] <= adc_a[0].DB_MAX_OUTPUT_PORT_TYPE
adc_a[1] <= adc_a[1].DB_MAX_OUTPUT_PORT_TYPE
adc_a[2] <= adc_a[2].DB_MAX_OUTPUT_PORT_TYPE
adc_a[3] <= adc_a[3].DB_MAX_OUTPUT_PORT_TYPE
adc_a[4] <= adc_a[4].DB_MAX_OUTPUT_PORT_TYPE
adc_a[5] <= adc_a[5].DB_MAX_OUTPUT_PORT_TYPE
adc_a[6] <= adc_a[6].DB_MAX_OUTPUT_PORT_TYPE
adc_a[7] <= adc_a[7].DB_MAX_OUTPUT_PORT_TYPE
adc_a[8] <= adc_a[8].DB_MAX_OUTPUT_PORT_TYPE
adc_a[9] <= adc_a[9].DB_MAX_OUTPUT_PORT_TYPE
adc_a[10] <= adc_a[10].DB_MAX_OUTPUT_PORT_TYPE
adc_a[11] <= adc_a[11].DB_MAX_OUTPUT_PORT_TYPE
adc_a[12] <= adc_a[12].DB_MAX_OUTPUT_PORT_TYPE
adc_a[13] <= adc_a[13].DB_MAX_OUTPUT_PORT_TYPE
dac_b[0] => GPIO_1_TEMP[32].DATAIN
dac_b[1] => GPIO_1_TEMP[30].DATAIN
dac_b[2] => GPIO_1_TEMP[33].DATAIN
dac_b[3] => GPIO_1_TEMP[31].DATAIN
dac_b[4] => GPIO_1_TEMP[28].DATAIN
dac_b[5] => GPIO_1_TEMP[26].DATAIN
dac_b[6] => GPIO_1_TEMP[29].DATAIN
dac_b[7] => GPIO_1_TEMP[27].DATAIN
dac_b[8] => GPIO_1_TEMP[25].DATAIN
dac_b[9] => GPIO_1_TEMP[23].DATAIN
dac_b[10] => GPIO_1_TEMP[24].DATAIN
dac_b[11] => GPIO_1_TEMP[22].DATAIN
dac_b[12] => GPIO_1_TEMP[21].DATAIN
dac_b[13] => GPIO_1_TEMP[19].DATAIN
CLK_DAC => GPIO_1_TEMP[34].DATAIN
CLK_DAC => GPIO_1_TEMP[17].DATAIN
CLK_DAC => GPIO_1_TEMP[18].DATAIN
CLK_DAC => GPIO_1_TEMP[16].DATAIN
CLK_ADC => GPIO_0_TEMP[18].DATAIN
CLK_ADC => GPIO_0_TEMP[16].DATAIN


|LCM_VGA|trigger:inst4
clk_25 => trigger_ext_prev.CLK
clk_25 => trigger_flag_ext.CLK
clk_25 => trigger_flag.CLK
clk_62_5 => trigger_counter[0].CLK
clk_62_5 => trigger_counter[1].CLK
clk_62_5 => trigger_counter[2].CLK
clk_62_5 => trigger_counter[3].CLK
clk_62_5 => trigger_counter[4].CLK
clk_62_5 => trigger_temp[0].CLK
clk_62_5 => trigger_temp[1].CLK
clk_62_5 => trigger_temp[2].CLK
clk_62_5 => trigger_temp[3].CLK
rst_n => trigger_temp.OUTPUTSELECT
rst_n => trigger_temp.OUTPUTSELECT
rst_n => trigger_temp.OUTPUTSELECT
rst_n => trigger_counter.OUTPUTSELECT
rst_n => trigger_counter.OUTPUTSELECT
rst_n => trigger_counter.OUTPUTSELECT
rst_n => trigger_counter.OUTPUTSELECT
rst_n => trigger_counter.OUTPUTSELECT
rst_n => trigger_flag.OUTPUTSELECT
rst_n => trigger_ext_prev.ENA
rst_n => trigger_flag_ext.ENA
trigger => ~NO_FANOUT~
trigger_ext => always1.IN1
trigger_ext => trigger_ext_prev.DATAA
trigger_sel => trigger_out.OUTPUTSELECT
trigger_out <= trigger_out.DB_MAX_OUTPUT_PORT_TYPE


|LCM_VGA|compressor:inst5
clk => temp_y2[0].CLK
clk => temp_y2[1].CLK
clk => temp_y2[2].CLK
clk => temp_y2[3].CLK
clk => temp_y2[4].CLK
clk => temp_y2[5].CLK
clk => temp_y2[6].CLK
clk => temp_y2[7].CLK
clk => temp_y[0].CLK
clk => temp_y[1].CLK
clk => temp_y[2].CLK
clk => temp_y[3].CLK
clk => temp_y[4].CLK
clk => temp_y[5].CLK
clk => temp_y[6].CLK
clk => temp_y[7].CLK
clk => temp_y[8].CLK
clk => temp_y[9].CLK
clk => temp_y[10].CLK
clk => temp_y[11].CLK
clk => temp_y[12].CLK
clk => temp_y[13].CLK
rst_n => temp_y.OUTPUTSELECT
rst_n => temp_y.OUTPUTSELECT
rst_n => temp_y.OUTPUTSELECT
rst_n => temp_y.OUTPUTSELECT
rst_n => temp_y.OUTPUTSELECT
rst_n => temp_y.OUTPUTSELECT
rst_n => temp_y.OUTPUTSELECT
rst_n => temp_y.OUTPUTSELECT
rst_n => temp_y.OUTPUTSELECT
rst_n => temp_y.OUTPUTSELECT
rst_n => temp_y2[7].ENA
rst_n => temp_y2[6].ENA
rst_n => temp_y2[5].ENA
rst_n => temp_y2[4].ENA
rst_n => temp_y2[3].ENA
rst_n => temp_y2[2].ENA
rst_n => temp_y2[1].ENA
rst_n => temp_y2[0].ENA
in_y[0] => ~NO_FANOUT~
in_y[1] => ~NO_FANOUT~
in_y[2] => ~NO_FANOUT~
in_y[3] => ~NO_FANOUT~
in_y[4] => Mux8.IN7
in_y[5] => Mux7.IN7
in_y[5] => Mux8.IN6
in_y[6] => Mux6.IN7
in_y[6] => Mux7.IN6
in_y[6] => Mux8.IN5
in_y[7] => Mux5.IN7
in_y[7] => Mux6.IN6
in_y[7] => Mux7.IN5
in_y[7] => Mux8.IN3
in_y[7] => Mux8.IN4
in_y[8] => Mux4.IN7
in_y[8] => Mux5.IN6
in_y[8] => Mux6.IN5
in_y[8] => Mux7.IN3
in_y[8] => Mux7.IN4
in_y[8] => Mux8.IN2
in_y[9] => Mux3.IN7
in_y[9] => Mux4.IN6
in_y[9] => Mux5.IN5
in_y[9] => Mux6.IN3
in_y[9] => Mux6.IN4
in_y[9] => Mux7.IN2
in_y[9] => Mux8.IN1
in_y[10] => Mux2.IN7
in_y[10] => Mux3.IN6
in_y[10] => Mux4.IN5
in_y[10] => Mux5.IN3
in_y[10] => Mux5.IN4
in_y[10] => Mux6.IN2
in_y[10] => Mux7.IN1
in_y[10] => Mux8.IN0
in_y[11] => Mux1.IN7
in_y[11] => Mux2.IN6
in_y[11] => Mux3.IN5
in_y[11] => Mux4.IN3
in_y[11] => Mux4.IN4
in_y[11] => Mux5.IN2
in_y[11] => Mux6.IN1
in_y[11] => Mux7.IN0
in_y[12] => Mux0.IN7
in_y[12] => Mux1.IN6
in_y[12] => Mux2.IN5
in_y[12] => Mux3.IN3
in_y[12] => Mux3.IN4
in_y[12] => Mux4.IN2
in_y[12] => Mux5.IN1
in_y[12] => Mux6.IN0
in_y[13] => temp_y.DATAB
in_y[13] => Mux0.IN6
in_y[13] => Mux1.IN5
in_y[13] => Mux2.IN3
in_y[13] => Mux2.IN4
in_y[13] => Mux3.IN2
in_y[13] => Mux4.IN1
in_y[13] => Mux5.IN0
sel_lines[0] => Decoder0.IN2
sel_lines[0] => Mux0.IN10
sel_lines[0] => Mux1.IN10
sel_lines[0] => Mux2.IN10
sel_lines[0] => Mux3.IN10
sel_lines[0] => Mux4.IN10
sel_lines[0] => Mux5.IN10
sel_lines[0] => Mux6.IN10
sel_lines[0] => Mux7.IN10
sel_lines[0] => Mux8.IN10
sel_lines[0] => Mux9.IN10
sel_lines[0] => Mux10.IN10
sel_lines[0] => Mux11.IN10
sel_lines[0] => Mux12.IN10
sel_lines[0] => Mux13.IN10
sel_lines[0] => Mux14.IN10
sel_lines[0] => Mux15.IN10
sel_lines[0] => Mux16.IN10
sel_lines[1] => Decoder0.IN1
sel_lines[1] => Mux0.IN9
sel_lines[1] => Mux1.IN9
sel_lines[1] => Mux2.IN9
sel_lines[1] => Mux3.IN9
sel_lines[1] => Mux4.IN9
sel_lines[1] => Mux5.IN9
sel_lines[1] => Mux6.IN9
sel_lines[1] => Mux7.IN9
sel_lines[1] => Mux8.IN9
sel_lines[1] => Mux9.IN9
sel_lines[1] => Mux10.IN9
sel_lines[1] => Mux11.IN9
sel_lines[1] => Mux12.IN9
sel_lines[1] => Mux13.IN9
sel_lines[1] => Mux14.IN9
sel_lines[1] => Mux15.IN9
sel_lines[1] => Mux16.IN9
sel_lines[2] => Decoder0.IN0
sel_lines[2] => Mux0.IN8
sel_lines[2] => Mux1.IN8
sel_lines[2] => Mux2.IN8
sel_lines[2] => Mux3.IN8
sel_lines[2] => Mux4.IN8
sel_lines[2] => Mux5.IN8
sel_lines[2] => Mux6.IN8
sel_lines[2] => Mux7.IN8
sel_lines[2] => Mux8.IN8
sel_lines[2] => Mux9.IN8
sel_lines[2] => Mux10.IN8
sel_lines[2] => Mux11.IN8
sel_lines[2] => Mux12.IN8
sel_lines[2] => Mux13.IN8
sel_lines[2] => Mux14.IN8
sel_lines[2] => Mux15.IN8
sel_lines[2] => Mux16.IN8
offset_sel[0] => Decoder1.IN1
offset_sel[0] => Add0.IN64
offset_sel[0] => Add2.IN64
offset_sel[0] => Add4.IN64
offset_sel[0] => Add6.IN64
offset_sel[0] => Add8.IN64
offset_sel[0] => Add10.IN64
offset_sel[0] => Add12.IN64
offset_sel[0] => Add14.IN64
offset_sel[1] => Decoder1.IN0
offset_sel[1] => Add0.IN61
offset_sel[1] => Add2.IN61
offset_sel[1] => Add4.IN61
offset_sel[1] => Add6.IN61
offset_sel[1] => Add8.IN61
offset_sel[1] => Add10.IN61
offset_sel[1] => Add12.IN61
offset_sel[1] => Add14.IN61
offset_sel[1] => Add0.IN63
offset_sel[1] => Add2.IN63
offset_sel[1] => Add4.IN63
offset_sel[1] => Add6.IN63
offset_sel[1] => Add8.IN63
offset_sel[1] => Add10.IN63
offset_sel[1] => Add12.IN63
offset_sel[1] => Add14.IN63
out_y[0] <= temp_y2[0].DB_MAX_OUTPUT_PORT_TYPE
out_y[1] <= temp_y2[1].DB_MAX_OUTPUT_PORT_TYPE
out_y[2] <= temp_y2[2].DB_MAX_OUTPUT_PORT_TYPE
out_y[3] <= temp_y2[3].DB_MAX_OUTPUT_PORT_TYPE
out_y[4] <= temp_y2[4].DB_MAX_OUTPUT_PORT_TYPE
out_y[5] <= temp_y2[5].DB_MAX_OUTPUT_PORT_TYPE
out_y[6] <= temp_y2[6].DB_MAX_OUTPUT_PORT_TYPE
out_y[7] <= temp_y2[7].DB_MAX_OUTPUT_PORT_TYPE


|LCM_VGA|compressor:inst8
clk => temp_y2[0].CLK
clk => temp_y2[1].CLK
clk => temp_y2[2].CLK
clk => temp_y2[3].CLK
clk => temp_y2[4].CLK
clk => temp_y2[5].CLK
clk => temp_y2[6].CLK
clk => temp_y2[7].CLK
clk => temp_y[0].CLK
clk => temp_y[1].CLK
clk => temp_y[2].CLK
clk => temp_y[3].CLK
clk => temp_y[4].CLK
clk => temp_y[5].CLK
clk => temp_y[6].CLK
clk => temp_y[7].CLK
clk => temp_y[8].CLK
clk => temp_y[9].CLK
clk => temp_y[10].CLK
clk => temp_y[11].CLK
clk => temp_y[12].CLK
clk => temp_y[13].CLK
rst_n => temp_y.OUTPUTSELECT
rst_n => temp_y.OUTPUTSELECT
rst_n => temp_y.OUTPUTSELECT
rst_n => temp_y.OUTPUTSELECT
rst_n => temp_y.OUTPUTSELECT
rst_n => temp_y.OUTPUTSELECT
rst_n => temp_y.OUTPUTSELECT
rst_n => temp_y.OUTPUTSELECT
rst_n => temp_y.OUTPUTSELECT
rst_n => temp_y.OUTPUTSELECT
rst_n => temp_y2[7].ENA
rst_n => temp_y2[6].ENA
rst_n => temp_y2[5].ENA
rst_n => temp_y2[4].ENA
rst_n => temp_y2[3].ENA
rst_n => temp_y2[2].ENA
rst_n => temp_y2[1].ENA
rst_n => temp_y2[0].ENA
in_y[0] => ~NO_FANOUT~
in_y[1] => ~NO_FANOUT~
in_y[2] => ~NO_FANOUT~
in_y[3] => ~NO_FANOUT~
in_y[4] => Mux8.IN7
in_y[5] => Mux7.IN7
in_y[5] => Mux8.IN6
in_y[6] => Mux6.IN7
in_y[6] => Mux7.IN6
in_y[6] => Mux8.IN5
in_y[7] => Mux5.IN7
in_y[7] => Mux6.IN6
in_y[7] => Mux7.IN5
in_y[7] => Mux8.IN3
in_y[7] => Mux8.IN4
in_y[8] => Mux4.IN7
in_y[8] => Mux5.IN6
in_y[8] => Mux6.IN5
in_y[8] => Mux7.IN3
in_y[8] => Mux7.IN4
in_y[8] => Mux8.IN2
in_y[9] => Mux3.IN7
in_y[9] => Mux4.IN6
in_y[9] => Mux5.IN5
in_y[9] => Mux6.IN3
in_y[9] => Mux6.IN4
in_y[9] => Mux7.IN2
in_y[9] => Mux8.IN1
in_y[10] => Mux2.IN7
in_y[10] => Mux3.IN6
in_y[10] => Mux4.IN5
in_y[10] => Mux5.IN3
in_y[10] => Mux5.IN4
in_y[10] => Mux6.IN2
in_y[10] => Mux7.IN1
in_y[10] => Mux8.IN0
in_y[11] => Mux1.IN7
in_y[11] => Mux2.IN6
in_y[11] => Mux3.IN5
in_y[11] => Mux4.IN3
in_y[11] => Mux4.IN4
in_y[11] => Mux5.IN2
in_y[11] => Mux6.IN1
in_y[11] => Mux7.IN0
in_y[12] => Mux0.IN7
in_y[12] => Mux1.IN6
in_y[12] => Mux2.IN5
in_y[12] => Mux3.IN3
in_y[12] => Mux3.IN4
in_y[12] => Mux4.IN2
in_y[12] => Mux5.IN1
in_y[12] => Mux6.IN0
in_y[13] => temp_y.DATAB
in_y[13] => Mux0.IN6
in_y[13] => Mux1.IN5
in_y[13] => Mux2.IN3
in_y[13] => Mux2.IN4
in_y[13] => Mux3.IN2
in_y[13] => Mux4.IN1
in_y[13] => Mux5.IN0
sel_lines[0] => Decoder0.IN2
sel_lines[0] => Mux0.IN10
sel_lines[0] => Mux1.IN10
sel_lines[0] => Mux2.IN10
sel_lines[0] => Mux3.IN10
sel_lines[0] => Mux4.IN10
sel_lines[0] => Mux5.IN10
sel_lines[0] => Mux6.IN10
sel_lines[0] => Mux7.IN10
sel_lines[0] => Mux8.IN10
sel_lines[0] => Mux9.IN10
sel_lines[0] => Mux10.IN10
sel_lines[0] => Mux11.IN10
sel_lines[0] => Mux12.IN10
sel_lines[0] => Mux13.IN10
sel_lines[0] => Mux14.IN10
sel_lines[0] => Mux15.IN10
sel_lines[0] => Mux16.IN10
sel_lines[1] => Decoder0.IN1
sel_lines[1] => Mux0.IN9
sel_lines[1] => Mux1.IN9
sel_lines[1] => Mux2.IN9
sel_lines[1] => Mux3.IN9
sel_lines[1] => Mux4.IN9
sel_lines[1] => Mux5.IN9
sel_lines[1] => Mux6.IN9
sel_lines[1] => Mux7.IN9
sel_lines[1] => Mux8.IN9
sel_lines[1] => Mux9.IN9
sel_lines[1] => Mux10.IN9
sel_lines[1] => Mux11.IN9
sel_lines[1] => Mux12.IN9
sel_lines[1] => Mux13.IN9
sel_lines[1] => Mux14.IN9
sel_lines[1] => Mux15.IN9
sel_lines[1] => Mux16.IN9
sel_lines[2] => Decoder0.IN0
sel_lines[2] => Mux0.IN8
sel_lines[2] => Mux1.IN8
sel_lines[2] => Mux2.IN8
sel_lines[2] => Mux3.IN8
sel_lines[2] => Mux4.IN8
sel_lines[2] => Mux5.IN8
sel_lines[2] => Mux6.IN8
sel_lines[2] => Mux7.IN8
sel_lines[2] => Mux8.IN8
sel_lines[2] => Mux9.IN8
sel_lines[2] => Mux10.IN8
sel_lines[2] => Mux11.IN8
sel_lines[2] => Mux12.IN8
sel_lines[2] => Mux13.IN8
sel_lines[2] => Mux14.IN8
sel_lines[2] => Mux15.IN8
sel_lines[2] => Mux16.IN8
offset_sel[0] => Decoder1.IN1
offset_sel[0] => Add0.IN64
offset_sel[0] => Add2.IN64
offset_sel[0] => Add4.IN64
offset_sel[0] => Add6.IN64
offset_sel[0] => Add8.IN64
offset_sel[0] => Add10.IN64
offset_sel[0] => Add12.IN64
offset_sel[0] => Add14.IN64
offset_sel[1] => Decoder1.IN0
offset_sel[1] => Add0.IN61
offset_sel[1] => Add2.IN61
offset_sel[1] => Add4.IN61
offset_sel[1] => Add6.IN61
offset_sel[1] => Add8.IN61
offset_sel[1] => Add10.IN61
offset_sel[1] => Add12.IN61
offset_sel[1] => Add14.IN61
offset_sel[1] => Add0.IN63
offset_sel[1] => Add2.IN63
offset_sel[1] => Add4.IN63
offset_sel[1] => Add6.IN63
offset_sel[1] => Add8.IN63
offset_sel[1] => Add10.IN63
offset_sel[1] => Add12.IN63
offset_sel[1] => Add14.IN63
out_y[0] <= temp_y2[0].DB_MAX_OUTPUT_PORT_TYPE
out_y[1] <= temp_y2[1].DB_MAX_OUTPUT_PORT_TYPE
out_y[2] <= temp_y2[2].DB_MAX_OUTPUT_PORT_TYPE
out_y[3] <= temp_y2[3].DB_MAX_OUTPUT_PORT_TYPE
out_y[4] <= temp_y2[4].DB_MAX_OUTPUT_PORT_TYPE
out_y[5] <= temp_y2[5].DB_MAX_OUTPUT_PORT_TYPE
out_y[6] <= temp_y2[6].DB_MAX_OUTPUT_PORT_TYPE
out_y[7] <= temp_y2[7].DB_MAX_OUTPUT_PORT_TYPE


|LCM_VGA|LCD_TEST:inst10
iCLK => iCLK.IN1
iRST_N => iRST_N.IN1
LCD_DATA[0] <= LCD_Controller:u0.LCD_DATA
LCD_DATA[1] <= LCD_Controller:u0.LCD_DATA
LCD_DATA[2] <= LCD_Controller:u0.LCD_DATA
LCD_DATA[3] <= LCD_Controller:u0.LCD_DATA
LCD_DATA[4] <= LCD_Controller:u0.LCD_DATA
LCD_DATA[5] <= LCD_Controller:u0.LCD_DATA
LCD_DATA[6] <= LCD_Controller:u0.LCD_DATA
LCD_DATA[7] <= LCD_Controller:u0.LCD_DATA
LCD_RW <= LCD_Controller:u0.LCD_RW
LCD_EN <= LCD_Controller:u0.LCD_EN
LCD_RS <= LCD_Controller:u0.LCD_RS
A_Sel_Y[0] => Equal1.IN2
A_Sel_Y[0] => Decoder0.IN1
A_Sel_Y[0] => Decoder1.IN1
A_Sel_Y[0] => Decoder2.IN2
A_Sel_Y[0] => A_Sel_Y_temp[0].DATAIN
A_Sel_Y[1] => Equal1.IN1
A_Sel_Y[1] => Decoder0.IN0
A_Sel_Y[1] => Decoder2.IN1
A_Sel_Y[1] => A_Sel_Y_temp[1].DATAIN
A_Sel_Y[2] => Equal1.IN0
A_Sel_Y[2] => Decoder1.IN0
A_Sel_Y[2] => Decoder2.IN0
A_Sel_Y[2] => A_Sel_Y_temp[2].DATAIN
A_Sel_X[0] => Equal0.IN2
A_Sel_X[0] => Decoder3.IN2
A_Sel_X[0] => A_Sel_X_temp[0].DATAIN
A_Sel_X[1] => Equal0.IN1
A_Sel_X[1] => Decoder3.IN1
A_Sel_X[1] => A_Sel_X_temp[1].DATAIN
A_Sel_X[2] => Equal0.IN0
A_Sel_X[2] => Decoder3.IN0
A_Sel_X[2] => A_Sel_X_temp[2].DATAIN
B_Sel_Y[0] => Equal3.IN2
B_Sel_Y[0] => Decoder4.IN1
B_Sel_Y[0] => Decoder5.IN1
B_Sel_Y[0] => Decoder6.IN2
B_Sel_Y[0] => B_Sel_Y_temp[0].DATAIN
B_Sel_Y[1] => Equal3.IN1
B_Sel_Y[1] => Decoder4.IN0
B_Sel_Y[1] => Decoder6.IN1
B_Sel_Y[1] => B_Sel_Y_temp[1].DATAIN
B_Sel_Y[2] => Equal3.IN0
B_Sel_Y[2] => Decoder5.IN0
B_Sel_Y[2] => Decoder6.IN0
B_Sel_Y[2] => B_Sel_Y_temp[2].DATAIN
B_Sel_X[0] => Equal2.IN2
B_Sel_X[0] => Decoder7.IN2
B_Sel_X[0] => B_Sel_X_temp[0].DATAIN
B_Sel_X[1] => Equal2.IN1
B_Sel_X[1] => Decoder7.IN1
B_Sel_X[1] => B_Sel_X_temp[1].DATAIN
B_Sel_X[2] => Equal2.IN0
B_Sel_X[2] => Decoder7.IN0
B_Sel_X[2] => B_Sel_X_temp[2].DATAIN


|LCM_VGA|LCD_TEST:inst10|LCD_Controller:u0
iDATA[0] => LCD_DATA[0].DATAIN
iDATA[1] => LCD_DATA[1].DATAIN
iDATA[2] => LCD_DATA[2].DATAIN
iDATA[3] => LCD_DATA[3].DATAIN
iDATA[4] => LCD_DATA[4].DATAIN
iDATA[5] => LCD_DATA[5].DATAIN
iDATA[6] => LCD_DATA[6].DATAIN
iDATA[7] => LCD_DATA[7].DATAIN
iRS => LCD_RS.DATAIN
iStart => preStart.DATAIN
iStart => Equal0.IN0
oDone <= oDone~reg0.DB_MAX_OUTPUT_PORT_TYPE
iCLK => Cont[0].CLK
iCLK => Cont[1].CLK
iCLK => Cont[2].CLK
iCLK => Cont[3].CLK
iCLK => Cont[4].CLK
iCLK => mStart.CLK
iCLK => preStart.CLK
iCLK => LCD_EN~reg0.CLK
iCLK => oDone~reg0.CLK
iCLK => ST~5.DATAIN
iRST_N => Cont[0].ACLR
iRST_N => Cont[1].ACLR
iRST_N => Cont[2].ACLR
iRST_N => Cont[3].ACLR
iRST_N => Cont[4].ACLR
iRST_N => mStart.ACLR
iRST_N => preStart.ACLR
iRST_N => LCD_EN~reg0.ACLR
iRST_N => oDone~reg0.ACLR
iRST_N => ST~7.DATAIN
LCD_DATA[0] <= iDATA[0].DB_MAX_OUTPUT_PORT_TYPE
LCD_DATA[1] <= iDATA[1].DB_MAX_OUTPUT_PORT_TYPE
LCD_DATA[2] <= iDATA[2].DB_MAX_OUTPUT_PORT_TYPE
LCD_DATA[3] <= iDATA[3].DB_MAX_OUTPUT_PORT_TYPE
LCD_DATA[4] <= iDATA[4].DB_MAX_OUTPUT_PORT_TYPE
LCD_DATA[5] <= iDATA[5].DB_MAX_OUTPUT_PORT_TYPE
LCD_DATA[6] <= iDATA[6].DB_MAX_OUTPUT_PORT_TYPE
LCD_DATA[7] <= iDATA[7].DB_MAX_OUTPUT_PORT_TYPE
LCD_RW <= <GND>
LCD_EN <= LCD_EN~reg0.DB_MAX_OUTPUT_PORT_TYPE
LCD_RS <= iRS.DB_MAX_OUTPUT_PORT_TYPE


