{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1684923140901 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1684923140901 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 24 19:12:20 2023 " "Processing started: Wed May 24 19:12:20 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1684923140901 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1684923140901 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top_level_KMC -c top_level_KMC " "Command: quartus_map --read_settings_files=on --write_settings_files=off top_level_KMC -c top_level_KMC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1684923140902 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1684923141408 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "const binary_constant.v(7) " "Verilog HDL Declaration warning at binary_constant.v(7): \"const\" is SystemVerilog-2005 keyword" {  } { { "binary_constant.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/binary_constant.v" 7 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Quartus II" 0 -1 1684923141474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binary_constant.v 1 1 " "Found 1 design units, including 1 entities, in source file binary_constant.v" { { "Info" "ISGN_ENTITY_NAME" "1 binary_constant " "Found entity 1: binary_constant" {  } { { "binary_constant.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/binary_constant.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684923141476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684923141476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project 2/top_level_kmc.bdf 1 1 " "Found 1 design units, including 1 entities, in source file project 2/top_level_kmc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 top_level_KMC " "Found entity 1: top_level_KMC" {  } { { "project 2/top_level_KMC.bdf" "" { Schematic "E:/University/3-1/ComputerArchitecture/Project2/project 2/top_level_KMC.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684923141480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684923141480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project 2/reg_file.v 1 1 " "Found 1 design units, including 1 entities, in source file project 2/reg_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "project 2/reg_file.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/reg_file.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684923141484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684923141484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project 2/pc.v 1 1 " "Found 1 design units, including 1 entities, in source file project 2/pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "project 2/PC.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/PC.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684923141489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684923141489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project 2/mem32.v 1 1 " "Found 1 design units, including 1 entities, in source file project 2/mem32.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem32 " "Found entity 1: mem32" {  } { { "project 2/mem32.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/mem32.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684923141497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684923141497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project 2/imm_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file project 2/imm_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 imm_gen " "Found entity 1: imm_gen" {  } { { "project 2/imm_gen.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/imm_gen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684923141501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684923141501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project 2/control_single.v 1 1 " "Found 1 design units, including 1 entities, in source file project 2/control_single.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_single " "Found entity 1: control_single" {  } { { "project 2/control_single.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/control_single.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684923141506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684923141506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project 2/alu_ctl.v 1 1 " "Found 1 design units, including 1 entities, in source file project 2/alu_ctl.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_ctl " "Found entity 1: alu_ctl" {  } { { "project 2/alu_ctl.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/alu_ctl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684923141510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684923141510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project 2/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file project 2/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "project 2/alu.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684923141515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684923141515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 1 1 " "Found 1 design units, including 1 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684923141521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684923141521 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_level_KMC " "Elaborating entity \"top_level_KMC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1684923141597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:inst22 " "Elaborating entity \"alu\" for hierarchy \"alu:inst22\"" {  } { { "project 2/top_level_KMC.bdf" "inst22" { Schematic "E:/University/3-1/ComputerArchitecture/Project2/project 2/top_level_KMC.bdf" { { -200 808 968 -104 "inst22" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684923141627 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "result alu.v(32) " "Verilog HDL Always Construct warning at alu.v(32): variable \"result\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "project 2/alu.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/alu.v" 32 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1684923141631 "|top_level_KMC|alu:inst22"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "result alu.v(35) " "Verilog HDL Always Construct warning at alu.v(35): variable \"result\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "project 2/alu.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/alu.v" 35 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1684923141631 "|top_level_KMC|alu:inst22"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "result alu.v(20) " "Verilog HDL Always Construct warning at alu.v(20): inferring latch(es) for variable \"result\", which holds its previous value in one or more paths through the always construct" {  } { { "project 2/alu.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/alu.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1684923141631 "|top_level_KMC|alu:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[0\] alu.v(20) " "Inferred latch for \"result\[0\]\" at alu.v(20)" {  } { { "project 2/alu.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684923141631 "|top_level_KMC|alu:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[1\] alu.v(20) " "Inferred latch for \"result\[1\]\" at alu.v(20)" {  } { { "project 2/alu.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684923141631 "|top_level_KMC|alu:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[2\] alu.v(20) " "Inferred latch for \"result\[2\]\" at alu.v(20)" {  } { { "project 2/alu.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684923141631 "|top_level_KMC|alu:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[3\] alu.v(20) " "Inferred latch for \"result\[3\]\" at alu.v(20)" {  } { { "project 2/alu.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684923141631 "|top_level_KMC|alu:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[4\] alu.v(20) " "Inferred latch for \"result\[4\]\" at alu.v(20)" {  } { { "project 2/alu.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684923141631 "|top_level_KMC|alu:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[5\] alu.v(20) " "Inferred latch for \"result\[5\]\" at alu.v(20)" {  } { { "project 2/alu.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684923141631 "|top_level_KMC|alu:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[6\] alu.v(20) " "Inferred latch for \"result\[6\]\" at alu.v(20)" {  } { { "project 2/alu.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684923141631 "|top_level_KMC|alu:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[7\] alu.v(20) " "Inferred latch for \"result\[7\]\" at alu.v(20)" {  } { { "project 2/alu.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684923141631 "|top_level_KMC|alu:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[8\] alu.v(20) " "Inferred latch for \"result\[8\]\" at alu.v(20)" {  } { { "project 2/alu.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684923141631 "|top_level_KMC|alu:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[9\] alu.v(20) " "Inferred latch for \"result\[9\]\" at alu.v(20)" {  } { { "project 2/alu.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684923141631 "|top_level_KMC|alu:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[10\] alu.v(20) " "Inferred latch for \"result\[10\]\" at alu.v(20)" {  } { { "project 2/alu.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684923141631 "|top_level_KMC|alu:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[11\] alu.v(20) " "Inferred latch for \"result\[11\]\" at alu.v(20)" {  } { { "project 2/alu.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684923141632 "|top_level_KMC|alu:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[12\] alu.v(20) " "Inferred latch for \"result\[12\]\" at alu.v(20)" {  } { { "project 2/alu.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684923141632 "|top_level_KMC|alu:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[13\] alu.v(20) " "Inferred latch for \"result\[13\]\" at alu.v(20)" {  } { { "project 2/alu.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684923141632 "|top_level_KMC|alu:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[14\] alu.v(20) " "Inferred latch for \"result\[14\]\" at alu.v(20)" {  } { { "project 2/alu.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684923141632 "|top_level_KMC|alu:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[15\] alu.v(20) " "Inferred latch for \"result\[15\]\" at alu.v(20)" {  } { { "project 2/alu.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684923141632 "|top_level_KMC|alu:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[16\] alu.v(20) " "Inferred latch for \"result\[16\]\" at alu.v(20)" {  } { { "project 2/alu.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684923141632 "|top_level_KMC|alu:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[17\] alu.v(20) " "Inferred latch for \"result\[17\]\" at alu.v(20)" {  } { { "project 2/alu.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684923141632 "|top_level_KMC|alu:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[18\] alu.v(20) " "Inferred latch for \"result\[18\]\" at alu.v(20)" {  } { { "project 2/alu.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684923141632 "|top_level_KMC|alu:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[19\] alu.v(20) " "Inferred latch for \"result\[19\]\" at alu.v(20)" {  } { { "project 2/alu.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684923141632 "|top_level_KMC|alu:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[20\] alu.v(20) " "Inferred latch for \"result\[20\]\" at alu.v(20)" {  } { { "project 2/alu.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684923141632 "|top_level_KMC|alu:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[21\] alu.v(20) " "Inferred latch for \"result\[21\]\" at alu.v(20)" {  } { { "project 2/alu.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684923141632 "|top_level_KMC|alu:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[22\] alu.v(20) " "Inferred latch for \"result\[22\]\" at alu.v(20)" {  } { { "project 2/alu.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684923141632 "|top_level_KMC|alu:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[23\] alu.v(20) " "Inferred latch for \"result\[23\]\" at alu.v(20)" {  } { { "project 2/alu.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684923141632 "|top_level_KMC|alu:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[24\] alu.v(20) " "Inferred latch for \"result\[24\]\" at alu.v(20)" {  } { { "project 2/alu.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684923141633 "|top_level_KMC|alu:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[25\] alu.v(20) " "Inferred latch for \"result\[25\]\" at alu.v(20)" {  } { { "project 2/alu.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684923141633 "|top_level_KMC|alu:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[26\] alu.v(20) " "Inferred latch for \"result\[26\]\" at alu.v(20)" {  } { { "project 2/alu.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684923141633 "|top_level_KMC|alu:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[27\] alu.v(20) " "Inferred latch for \"result\[27\]\" at alu.v(20)" {  } { { "project 2/alu.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684923141633 "|top_level_KMC|alu:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[28\] alu.v(20) " "Inferred latch for \"result\[28\]\" at alu.v(20)" {  } { { "project 2/alu.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684923141633 "|top_level_KMC|alu:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[29\] alu.v(20) " "Inferred latch for \"result\[29\]\" at alu.v(20)" {  } { { "project 2/alu.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684923141633 "|top_level_KMC|alu:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[30\] alu.v(20) " "Inferred latch for \"result\[30\]\" at alu.v(20)" {  } { { "project 2/alu.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684923141633 "|top_level_KMC|alu:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[31\] alu.v(20) " "Inferred latch for \"result\[31\]\" at alu.v(20)" {  } { { "project 2/alu.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684923141633 "|top_level_KMC|alu:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[32\] alu.v(20) " "Inferred latch for \"result\[32\]\" at alu.v(20)" {  } { { "project 2/alu.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684923141633 "|top_level_KMC|alu:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[33\] alu.v(20) " "Inferred latch for \"result\[33\]\" at alu.v(20)" {  } { { "project 2/alu.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684923141633 "|top_level_KMC|alu:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[34\] alu.v(20) " "Inferred latch for \"result\[34\]\" at alu.v(20)" {  } { { "project 2/alu.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684923141633 "|top_level_KMC|alu:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[35\] alu.v(20) " "Inferred latch for \"result\[35\]\" at alu.v(20)" {  } { { "project 2/alu.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684923141633 "|top_level_KMC|alu:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[36\] alu.v(20) " "Inferred latch for \"result\[36\]\" at alu.v(20)" {  } { { "project 2/alu.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684923141633 "|top_level_KMC|alu:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[37\] alu.v(20) " "Inferred latch for \"result\[37\]\" at alu.v(20)" {  } { { "project 2/alu.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684923141633 "|top_level_KMC|alu:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[38\] alu.v(20) " "Inferred latch for \"result\[38\]\" at alu.v(20)" {  } { { "project 2/alu.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684923141633 "|top_level_KMC|alu:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[39\] alu.v(20) " "Inferred latch for \"result\[39\]\" at alu.v(20)" {  } { { "project 2/alu.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684923141633 "|top_level_KMC|alu:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[40\] alu.v(20) " "Inferred latch for \"result\[40\]\" at alu.v(20)" {  } { { "project 2/alu.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684923141634 "|top_level_KMC|alu:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[41\] alu.v(20) " "Inferred latch for \"result\[41\]\" at alu.v(20)" {  } { { "project 2/alu.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684923141634 "|top_level_KMC|alu:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[42\] alu.v(20) " "Inferred latch for \"result\[42\]\" at alu.v(20)" {  } { { "project 2/alu.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684923141634 "|top_level_KMC|alu:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[43\] alu.v(20) " "Inferred latch for \"result\[43\]\" at alu.v(20)" {  } { { "project 2/alu.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684923141634 "|top_level_KMC|alu:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[44\] alu.v(20) " "Inferred latch for \"result\[44\]\" at alu.v(20)" {  } { { "project 2/alu.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684923141634 "|top_level_KMC|alu:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[45\] alu.v(20) " "Inferred latch for \"result\[45\]\" at alu.v(20)" {  } { { "project 2/alu.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684923141634 "|top_level_KMC|alu:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[46\] alu.v(20) " "Inferred latch for \"result\[46\]\" at alu.v(20)" {  } { { "project 2/alu.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684923141634 "|top_level_KMC|alu:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[47\] alu.v(20) " "Inferred latch for \"result\[47\]\" at alu.v(20)" {  } { { "project 2/alu.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684923141634 "|top_level_KMC|alu:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[48\] alu.v(20) " "Inferred latch for \"result\[48\]\" at alu.v(20)" {  } { { "project 2/alu.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684923141634 "|top_level_KMC|alu:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[49\] alu.v(20) " "Inferred latch for \"result\[49\]\" at alu.v(20)" {  } { { "project 2/alu.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684923141634 "|top_level_KMC|alu:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[50\] alu.v(20) " "Inferred latch for \"result\[50\]\" at alu.v(20)" {  } { { "project 2/alu.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684923141634 "|top_level_KMC|alu:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[51\] alu.v(20) " "Inferred latch for \"result\[51\]\" at alu.v(20)" {  } { { "project 2/alu.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684923141634 "|top_level_KMC|alu:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[52\] alu.v(20) " "Inferred latch for \"result\[52\]\" at alu.v(20)" {  } { { "project 2/alu.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684923141634 "|top_level_KMC|alu:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[53\] alu.v(20) " "Inferred latch for \"result\[53\]\" at alu.v(20)" {  } { { "project 2/alu.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684923141634 "|top_level_KMC|alu:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[54\] alu.v(20) " "Inferred latch for \"result\[54\]\" at alu.v(20)" {  } { { "project 2/alu.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684923141635 "|top_level_KMC|alu:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[55\] alu.v(20) " "Inferred latch for \"result\[55\]\" at alu.v(20)" {  } { { "project 2/alu.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684923141635 "|top_level_KMC|alu:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[56\] alu.v(20) " "Inferred latch for \"result\[56\]\" at alu.v(20)" {  } { { "project 2/alu.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684923141635 "|top_level_KMC|alu:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[57\] alu.v(20) " "Inferred latch for \"result\[57\]\" at alu.v(20)" {  } { { "project 2/alu.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684923141635 "|top_level_KMC|alu:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[58\] alu.v(20) " "Inferred latch for \"result\[58\]\" at alu.v(20)" {  } { { "project 2/alu.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684923141635 "|top_level_KMC|alu:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[59\] alu.v(20) " "Inferred latch for \"result\[59\]\" at alu.v(20)" {  } { { "project 2/alu.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684923141635 "|top_level_KMC|alu:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[60\] alu.v(20) " "Inferred latch for \"result\[60\]\" at alu.v(20)" {  } { { "project 2/alu.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684923141635 "|top_level_KMC|alu:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[61\] alu.v(20) " "Inferred latch for \"result\[61\]\" at alu.v(20)" {  } { { "project 2/alu.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684923141635 "|top_level_KMC|alu:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[62\] alu.v(20) " "Inferred latch for \"result\[62\]\" at alu.v(20)" {  } { { "project 2/alu.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684923141635 "|top_level_KMC|alu:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[63\] alu.v(20) " "Inferred latch for \"result\[63\]\" at alu.v(20)" {  } { { "project 2/alu.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684923141635 "|top_level_KMC|alu:inst22"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_ctl alu_ctl:inst5 " "Elaborating entity \"alu_ctl\" for hierarchy \"alu_ctl:inst5\"" {  } { { "project 2/top_level_KMC.bdf" "inst5" { Schematic "E:/University/3-1/ComputerArchitecture/Project2/project 2/top_level_KMC.bdf" { { -384 728 936 -288 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684923141637 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUOperation alu_ctl.v(34) " "Verilog HDL Always Construct warning at alu_ctl.v(34): inferring latch(es) for variable \"ALUOperation\", which holds its previous value in one or more paths through the always construct" {  } { { "project 2/alu_ctl.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/alu_ctl.v" 34 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1684923141638 "|top_level_KMC|alu_ctl:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOperation\[0\] alu_ctl.v(34) " "Inferred latch for \"ALUOperation\[0\]\" at alu_ctl.v(34)" {  } { { "project 2/alu_ctl.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/alu_ctl.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684923141638 "|top_level_KMC|alu_ctl:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOperation\[1\] alu_ctl.v(34) " "Inferred latch for \"ALUOperation\[1\]\" at alu_ctl.v(34)" {  } { { "project 2/alu_ctl.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/alu_ctl.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684923141638 "|top_level_KMC|alu_ctl:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOperation\[2\] alu_ctl.v(34) " "Inferred latch for \"ALUOperation\[2\]\" at alu_ctl.v(34)" {  } { { "project 2/alu_ctl.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/alu_ctl.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684923141638 "|top_level_KMC|alu_ctl:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOperation\[3\] alu_ctl.v(34) " "Inferred latch for \"ALUOperation\[3\]\" at alu_ctl.v(34)" {  } { { "project 2/alu_ctl.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/alu_ctl.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684923141638 "|top_level_KMC|alu_ctl:inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_single control_single:inst " "Elaborating entity \"control_single\" for hierarchy \"control_single:inst\"" {  } { { "project 2/top_level_KMC.bdf" "inst" { Schematic "E:/University/3-1/ComputerArchitecture/Project2/project 2/top_level_KMC.bdf" { { -504 280 456 -344 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684923141640 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "control_single.v(17) " "Verilog HDL Case Statement warning at control_single.v(17): incomplete case statement has no default case item" {  } { { "project 2/control_single.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/control_single.v" 17 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1684923141641 "|top_level_KMC|control_single:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUSrc control_single.v(15) " "Verilog HDL Always Construct warning at control_single.v(15): inferring latch(es) for variable \"ALUSrc\", which holds its previous value in one or more paths through the always construct" {  } { { "project 2/control_single.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/control_single.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1684923141641 "|top_level_KMC|control_single:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MemtoReg control_single.v(15) " "Verilog HDL Always Construct warning at control_single.v(15): inferring latch(es) for variable \"MemtoReg\", which holds its previous value in one or more paths through the always construct" {  } { { "project 2/control_single.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/control_single.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1684923141641 "|top_level_KMC|control_single:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RegWrite control_single.v(15) " "Verilog HDL Always Construct warning at control_single.v(15): inferring latch(es) for variable \"RegWrite\", which holds its previous value in one or more paths through the always construct" {  } { { "project 2/control_single.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/control_single.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1684923141641 "|top_level_KMC|control_single:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MemRead control_single.v(15) " "Verilog HDL Always Construct warning at control_single.v(15): inferring latch(es) for variable \"MemRead\", which holds its previous value in one or more paths through the always construct" {  } { { "project 2/control_single.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/control_single.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1684923141641 "|top_level_KMC|control_single:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MemWrite control_single.v(15) " "Verilog HDL Always Construct warning at control_single.v(15): inferring latch(es) for variable \"MemWrite\", which holds its previous value in one or more paths through the always construct" {  } { { "project 2/control_single.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/control_single.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1684923141641 "|top_level_KMC|control_single:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Branch control_single.v(15) " "Verilog HDL Always Construct warning at control_single.v(15): inferring latch(es) for variable \"Branch\", which holds its previous value in one or more paths through the always construct" {  } { { "project 2/control_single.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/control_single.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1684923141641 "|top_level_KMC|control_single:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUOp control_single.v(15) " "Verilog HDL Always Construct warning at control_single.v(15): inferring latch(es) for variable \"ALUOp\", which holds its previous value in one or more paths through the always construct" {  } { { "project 2/control_single.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/control_single.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1684923141642 "|top_level_KMC|control_single:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOp\[0\] control_single.v(15) " "Inferred latch for \"ALUOp\[0\]\" at control_single.v(15)" {  } { { "project 2/control_single.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/control_single.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684923141642 "|top_level_KMC|control_single:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOp\[1\] control_single.v(15) " "Inferred latch for \"ALUOp\[1\]\" at control_single.v(15)" {  } { { "project 2/control_single.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/control_single.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684923141642 "|top_level_KMC|control_single:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Branch control_single.v(15) " "Inferred latch for \"Branch\" at control_single.v(15)" {  } { { "project 2/control_single.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/control_single.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684923141642 "|top_level_KMC|control_single:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemWrite control_single.v(15) " "Inferred latch for \"MemWrite\" at control_single.v(15)" {  } { { "project 2/control_single.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/control_single.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684923141642 "|top_level_KMC|control_single:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemRead control_single.v(15) " "Inferred latch for \"MemRead\" at control_single.v(15)" {  } { { "project 2/control_single.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/control_single.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684923141642 "|top_level_KMC|control_single:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegWrite control_single.v(15) " "Inferred latch for \"RegWrite\" at control_single.v(15)" {  } { { "project 2/control_single.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/control_single.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684923141642 "|top_level_KMC|control_single:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemtoReg control_single.v(15) " "Inferred latch for \"MemtoReg\" at control_single.v(15)" {  } { { "project 2/control_single.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/control_single.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684923141642 "|top_level_KMC|control_single:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUSrc control_single.v(15) " "Inferred latch for \"ALUSrc\" at control_single.v(15)" {  } { { "project 2/control_single.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/control_single.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684923141642 "|top_level_KMC|control_single:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_file reg_file:inst13 " "Elaborating entity \"reg_file\" for hierarchy \"reg_file:inst13\"" {  } { { "project 2/top_level_KMC.bdf" "inst13" { Schematic "E:/University/3-1/ComputerArchitecture/Project2/project 2/top_level_KMC.bdf" { { -232 312 472 -72 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684923141644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX BUSMUX:inst3 " "Elaborating entity \"BUSMUX\" for hierarchy \"BUSMUX:inst3\"" {  } { { "project 2/top_level_KMC.bdf" "inst3" { Schematic "E:/University/3-1/ComputerArchitecture/Project2/project 2/top_level_KMC.bdf" { { 168 296 408 256 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684923141673 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BUSMUX:inst3 " "Elaborated megafunction instantiation \"BUSMUX:inst3\"" {  } { { "project 2/top_level_KMC.bdf" "" { Schematic "E:/University/3-1/ComputerArchitecture/Project2/project 2/top_level_KMC.bdf" { { 168 296 408 256 "inst3" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1684923141674 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BUSMUX:inst3 " "Instantiated megafunction \"BUSMUX:inst3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 64 " "Parameter \"WIDTH\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684923141675 ""}  } { { "project 2/top_level_KMC.bdf" "" { Schematic "E:/University/3-1/ComputerArchitecture/Project2/project 2/top_level_KMC.bdf" { { 168 296 408 256 "inst3" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1684923141675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux BUSMUX:inst3\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"BUSMUX:inst3\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/altera/13.1/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684923141716 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "BUSMUX:inst3\|lpm_mux:\$00000 BUSMUX:inst3 " "Elaborated megafunction instantiation \"BUSMUX:inst3\|lpm_mux:\$00000\", which is child of megafunction instantiation \"BUSMUX:inst3\"" {  } { { "busmux.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } } { "project 2/top_level_KMC.bdf" "" { Schematic "E:/University/3-1/ComputerArchitecture/Project2/project 2/top_level_KMC.bdf" { { 168 296 408 256 "inst3" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684923141719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_0tc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_0tc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_0tc " "Found entity 1: mux_0tc" {  } { { "db/mux_0tc.tdf" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/db/mux_0tc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684923141782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684923141782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_0tc BUSMUX:inst3\|lpm_mux:\$00000\|mux_0tc:auto_generated " "Elaborating entity \"mux_0tc\" for hierarchy \"BUSMUX:inst3\|lpm_mux:\$00000\|mux_0tc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684923141782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem32 mem32:inst15 " "Elaborating entity \"mem32\" for hierarchy \"mem32:inst15\"" {  } { { "project 2/top_level_KMC.bdf" "inst15" { Schematic "E:/University/3-1/ComputerArchitecture/Project2/project 2/top_level_KMC.bdf" { { -232 1168 1368 -104 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684923141795 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "address mem32.v(21) " "Verilog HDL Always Construct warning at mem32.v(21): variable \"address\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "project 2/mem32.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/mem32.v" 21 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1684923141797 "|top_level_KMC|mem32:inst15"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imm_gen imm_gen:inst14 " "Elaborating entity \"imm_gen\" for hierarchy \"imm_gen:inst14\"" {  } { { "project 2/top_level_KMC.bdf" "inst14" { Schematic "E:/University/3-1/ComputerArchitecture/Project2/project 2/top_level_KMC.bdf" { { 8 304 512 104 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684923141804 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "52 51 imm_gen.v(33) " "Verilog HDL assignment warning at imm_gen.v(33): truncated value with size 52 to match size of target (51)" {  } { { "project 2/imm_gen.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/imm_gen.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1684923141806 "|top_level_KMC|imm_gen:inst14"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "imm_gen.v(11) " "Verilog HDL Case Statement warning at imm_gen.v(11): incomplete case statement has no default case item" {  } { { "project 2/imm_gen.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/imm_gen.v" 11 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1684923141806 "|top_level_KMC|imm_gen:inst14"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "output_64 imm_gen.v(9) " "Verilog HDL Always Construct warning at imm_gen.v(9): inferring latch(es) for variable \"output_64\", which holds its previous value in one or more paths through the always construct" {  } { { "project 2/imm_gen.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/imm_gen.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1684923141806 "|top_level_KMC|imm_gen:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_64\[0\] imm_gen.v(9) " "Inferred latch for \"output_64\[0\]\" at imm_gen.v(9)" {  } { { "project 2/imm_gen.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/imm_gen.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684923141806 "|top_level_KMC|imm_gen:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_64\[1\] imm_gen.v(9) " "Inferred latch for \"output_64\[1\]\" at imm_gen.v(9)" {  } { { "project 2/imm_gen.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/imm_gen.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684923141806 "|top_level_KMC|imm_gen:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_64\[2\] imm_gen.v(9) " "Inferred latch for \"output_64\[2\]\" at imm_gen.v(9)" {  } { { "project 2/imm_gen.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/imm_gen.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684923141806 "|top_level_KMC|imm_gen:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_64\[3\] imm_gen.v(9) " "Inferred latch for \"output_64\[3\]\" at imm_gen.v(9)" {  } { { "project 2/imm_gen.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/imm_gen.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684923141806 "|top_level_KMC|imm_gen:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_64\[4\] imm_gen.v(9) " "Inferred latch for \"output_64\[4\]\" at imm_gen.v(9)" {  } { { "project 2/imm_gen.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/imm_gen.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684923141807 "|top_level_KMC|imm_gen:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_64\[5\] imm_gen.v(9) " "Inferred latch for \"output_64\[5\]\" at imm_gen.v(9)" {  } { { "project 2/imm_gen.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/imm_gen.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684923141807 "|top_level_KMC|imm_gen:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_64\[6\] imm_gen.v(9) " "Inferred latch for \"output_64\[6\]\" at imm_gen.v(9)" {  } { { "project 2/imm_gen.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/imm_gen.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684923141807 "|top_level_KMC|imm_gen:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_64\[7\] imm_gen.v(9) " "Inferred latch for \"output_64\[7\]\" at imm_gen.v(9)" {  } { { "project 2/imm_gen.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/imm_gen.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684923141807 "|top_level_KMC|imm_gen:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_64\[8\] imm_gen.v(9) " "Inferred latch for \"output_64\[8\]\" at imm_gen.v(9)" {  } { { "project 2/imm_gen.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/imm_gen.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684923141807 "|top_level_KMC|imm_gen:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_64\[9\] imm_gen.v(9) " "Inferred latch for \"output_64\[9\]\" at imm_gen.v(9)" {  } { { "project 2/imm_gen.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/imm_gen.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684923141807 "|top_level_KMC|imm_gen:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_64\[10\] imm_gen.v(9) " "Inferred latch for \"output_64\[10\]\" at imm_gen.v(9)" {  } { { "project 2/imm_gen.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/imm_gen.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684923141807 "|top_level_KMC|imm_gen:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_64\[11\] imm_gen.v(9) " "Inferred latch for \"output_64\[11\]\" at imm_gen.v(9)" {  } { { "project 2/imm_gen.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/imm_gen.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684923141807 "|top_level_KMC|imm_gen:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_64\[12\] imm_gen.v(9) " "Inferred latch for \"output_64\[12\]\" at imm_gen.v(9)" {  } { { "project 2/imm_gen.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/imm_gen.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684923141807 "|top_level_KMC|imm_gen:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_64\[13\] imm_gen.v(9) " "Inferred latch for \"output_64\[13\]\" at imm_gen.v(9)" {  } { { "project 2/imm_gen.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/imm_gen.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684923141807 "|top_level_KMC|imm_gen:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_64\[14\] imm_gen.v(9) " "Inferred latch for \"output_64\[14\]\" at imm_gen.v(9)" {  } { { "project 2/imm_gen.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/imm_gen.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684923141807 "|top_level_KMC|imm_gen:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_64\[15\] imm_gen.v(9) " "Inferred latch for \"output_64\[15\]\" at imm_gen.v(9)" {  } { { "project 2/imm_gen.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/imm_gen.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684923141807 "|top_level_KMC|imm_gen:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_64\[16\] imm_gen.v(9) " "Inferred latch for \"output_64\[16\]\" at imm_gen.v(9)" {  } { { "project 2/imm_gen.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/imm_gen.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684923141808 "|top_level_KMC|imm_gen:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_64\[17\] imm_gen.v(9) " "Inferred latch for \"output_64\[17\]\" at imm_gen.v(9)" {  } { { "project 2/imm_gen.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/imm_gen.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684923141808 "|top_level_KMC|imm_gen:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_64\[18\] imm_gen.v(9) " "Inferred latch for \"output_64\[18\]\" at imm_gen.v(9)" {  } { { "project 2/imm_gen.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/imm_gen.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684923141808 "|top_level_KMC|imm_gen:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_64\[19\] imm_gen.v(9) " "Inferred latch for \"output_64\[19\]\" at imm_gen.v(9)" {  } { { "project 2/imm_gen.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/imm_gen.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684923141808 "|top_level_KMC|imm_gen:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_64\[20\] imm_gen.v(9) " "Inferred latch for \"output_64\[20\]\" at imm_gen.v(9)" {  } { { "project 2/imm_gen.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/imm_gen.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684923141808 "|top_level_KMC|imm_gen:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_64\[21\] imm_gen.v(9) " "Inferred latch for \"output_64\[21\]\" at imm_gen.v(9)" {  } { { "project 2/imm_gen.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/imm_gen.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684923141808 "|top_level_KMC|imm_gen:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_64\[22\] imm_gen.v(9) " "Inferred latch for \"output_64\[22\]\" at imm_gen.v(9)" {  } { { "project 2/imm_gen.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/imm_gen.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684923141808 "|top_level_KMC|imm_gen:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_64\[23\] imm_gen.v(9) " "Inferred latch for \"output_64\[23\]\" at imm_gen.v(9)" {  } { { "project 2/imm_gen.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/imm_gen.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684923141808 "|top_level_KMC|imm_gen:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_64\[24\] imm_gen.v(9) " "Inferred latch for \"output_64\[24\]\" at imm_gen.v(9)" {  } { { "project 2/imm_gen.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/imm_gen.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684923141808 "|top_level_KMC|imm_gen:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_64\[25\] imm_gen.v(9) " "Inferred latch for \"output_64\[25\]\" at imm_gen.v(9)" {  } { { "project 2/imm_gen.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/imm_gen.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684923141808 "|top_level_KMC|imm_gen:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_64\[26\] imm_gen.v(9) " "Inferred latch for \"output_64\[26\]\" at imm_gen.v(9)" {  } { { "project 2/imm_gen.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/imm_gen.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684923141808 "|top_level_KMC|imm_gen:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_64\[27\] imm_gen.v(9) " "Inferred latch for \"output_64\[27\]\" at imm_gen.v(9)" {  } { { "project 2/imm_gen.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/imm_gen.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684923141808 "|top_level_KMC|imm_gen:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_64\[28\] imm_gen.v(9) " "Inferred latch for \"output_64\[28\]\" at imm_gen.v(9)" {  } { { "project 2/imm_gen.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/imm_gen.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684923141808 "|top_level_KMC|imm_gen:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_64\[29\] imm_gen.v(9) " "Inferred latch for \"output_64\[29\]\" at imm_gen.v(9)" {  } { { "project 2/imm_gen.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/imm_gen.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684923141808 "|top_level_KMC|imm_gen:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_64\[30\] imm_gen.v(9) " "Inferred latch for \"output_64\[30\]\" at imm_gen.v(9)" {  } { { "project 2/imm_gen.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/imm_gen.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684923141809 "|top_level_KMC|imm_gen:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_64\[31\] imm_gen.v(9) " "Inferred latch for \"output_64\[31\]\" at imm_gen.v(9)" {  } { { "project 2/imm_gen.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/imm_gen.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684923141809 "|top_level_KMC|imm_gen:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_64\[32\] imm_gen.v(9) " "Inferred latch for \"output_64\[32\]\" at imm_gen.v(9)" {  } { { "project 2/imm_gen.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/imm_gen.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684923141809 "|top_level_KMC|imm_gen:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_64\[33\] imm_gen.v(9) " "Inferred latch for \"output_64\[33\]\" at imm_gen.v(9)" {  } { { "project 2/imm_gen.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/imm_gen.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684923141809 "|top_level_KMC|imm_gen:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_64\[34\] imm_gen.v(9) " "Inferred latch for \"output_64\[34\]\" at imm_gen.v(9)" {  } { { "project 2/imm_gen.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/imm_gen.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684923141809 "|top_level_KMC|imm_gen:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_64\[35\] imm_gen.v(9) " "Inferred latch for \"output_64\[35\]\" at imm_gen.v(9)" {  } { { "project 2/imm_gen.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/imm_gen.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684923141809 "|top_level_KMC|imm_gen:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_64\[36\] imm_gen.v(9) " "Inferred latch for \"output_64\[36\]\" at imm_gen.v(9)" {  } { { "project 2/imm_gen.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/imm_gen.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684923141809 "|top_level_KMC|imm_gen:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_64\[37\] imm_gen.v(9) " "Inferred latch for \"output_64\[37\]\" at imm_gen.v(9)" {  } { { "project 2/imm_gen.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/imm_gen.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684923141809 "|top_level_KMC|imm_gen:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_64\[38\] imm_gen.v(9) " "Inferred latch for \"output_64\[38\]\" at imm_gen.v(9)" {  } { { "project 2/imm_gen.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/imm_gen.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684923141809 "|top_level_KMC|imm_gen:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_64\[39\] imm_gen.v(9) " "Inferred latch for \"output_64\[39\]\" at imm_gen.v(9)" {  } { { "project 2/imm_gen.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/imm_gen.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684923141809 "|top_level_KMC|imm_gen:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_64\[40\] imm_gen.v(9) " "Inferred latch for \"output_64\[40\]\" at imm_gen.v(9)" {  } { { "project 2/imm_gen.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/imm_gen.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684923141809 "|top_level_KMC|imm_gen:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_64\[41\] imm_gen.v(9) " "Inferred latch for \"output_64\[41\]\" at imm_gen.v(9)" {  } { { "project 2/imm_gen.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/imm_gen.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684923141810 "|top_level_KMC|imm_gen:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_64\[42\] imm_gen.v(9) " "Inferred latch for \"output_64\[42\]\" at imm_gen.v(9)" {  } { { "project 2/imm_gen.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/imm_gen.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684923141810 "|top_level_KMC|imm_gen:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_64\[43\] imm_gen.v(9) " "Inferred latch for \"output_64\[43\]\" at imm_gen.v(9)" {  } { { "project 2/imm_gen.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/imm_gen.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684923141810 "|top_level_KMC|imm_gen:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_64\[44\] imm_gen.v(9) " "Inferred latch for \"output_64\[44\]\" at imm_gen.v(9)" {  } { { "project 2/imm_gen.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/imm_gen.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684923141810 "|top_level_KMC|imm_gen:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_64\[45\] imm_gen.v(9) " "Inferred latch for \"output_64\[45\]\" at imm_gen.v(9)" {  } { { "project 2/imm_gen.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/imm_gen.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684923141810 "|top_level_KMC|imm_gen:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_64\[46\] imm_gen.v(9) " "Inferred latch for \"output_64\[46\]\" at imm_gen.v(9)" {  } { { "project 2/imm_gen.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/imm_gen.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684923141810 "|top_level_KMC|imm_gen:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_64\[47\] imm_gen.v(9) " "Inferred latch for \"output_64\[47\]\" at imm_gen.v(9)" {  } { { "project 2/imm_gen.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/imm_gen.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684923141810 "|top_level_KMC|imm_gen:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_64\[48\] imm_gen.v(9) " "Inferred latch for \"output_64\[48\]\" at imm_gen.v(9)" {  } { { "project 2/imm_gen.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/imm_gen.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684923141810 "|top_level_KMC|imm_gen:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_64\[49\] imm_gen.v(9) " "Inferred latch for \"output_64\[49\]\" at imm_gen.v(9)" {  } { { "project 2/imm_gen.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/imm_gen.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684923141810 "|top_level_KMC|imm_gen:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_64\[50\] imm_gen.v(9) " "Inferred latch for \"output_64\[50\]\" at imm_gen.v(9)" {  } { { "project 2/imm_gen.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/imm_gen.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684923141810 "|top_level_KMC|imm_gen:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_64\[51\] imm_gen.v(9) " "Inferred latch for \"output_64\[51\]\" at imm_gen.v(9)" {  } { { "project 2/imm_gen.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/imm_gen.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684923141810 "|top_level_KMC|imm_gen:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_64\[52\] imm_gen.v(9) " "Inferred latch for \"output_64\[52\]\" at imm_gen.v(9)" {  } { { "project 2/imm_gen.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/imm_gen.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684923141810 "|top_level_KMC|imm_gen:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_64\[53\] imm_gen.v(9) " "Inferred latch for \"output_64\[53\]\" at imm_gen.v(9)" {  } { { "project 2/imm_gen.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/imm_gen.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684923141811 "|top_level_KMC|imm_gen:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_64\[54\] imm_gen.v(9) " "Inferred latch for \"output_64\[54\]\" at imm_gen.v(9)" {  } { { "project 2/imm_gen.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/imm_gen.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684923141811 "|top_level_KMC|imm_gen:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_64\[55\] imm_gen.v(9) " "Inferred latch for \"output_64\[55\]\" at imm_gen.v(9)" {  } { { "project 2/imm_gen.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/imm_gen.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684923141811 "|top_level_KMC|imm_gen:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_64\[56\] imm_gen.v(9) " "Inferred latch for \"output_64\[56\]\" at imm_gen.v(9)" {  } { { "project 2/imm_gen.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/imm_gen.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684923141811 "|top_level_KMC|imm_gen:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_64\[57\] imm_gen.v(9) " "Inferred latch for \"output_64\[57\]\" at imm_gen.v(9)" {  } { { "project 2/imm_gen.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/imm_gen.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684923141811 "|top_level_KMC|imm_gen:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_64\[58\] imm_gen.v(9) " "Inferred latch for \"output_64\[58\]\" at imm_gen.v(9)" {  } { { "project 2/imm_gen.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/imm_gen.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684923141811 "|top_level_KMC|imm_gen:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_64\[59\] imm_gen.v(9) " "Inferred latch for \"output_64\[59\]\" at imm_gen.v(9)" {  } { { "project 2/imm_gen.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/imm_gen.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684923141811 "|top_level_KMC|imm_gen:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_64\[60\] imm_gen.v(9) " "Inferred latch for \"output_64\[60\]\" at imm_gen.v(9)" {  } { { "project 2/imm_gen.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/imm_gen.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684923141811 "|top_level_KMC|imm_gen:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_64\[61\] imm_gen.v(9) " "Inferred latch for \"output_64\[61\]\" at imm_gen.v(9)" {  } { { "project 2/imm_gen.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/imm_gen.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684923141811 "|top_level_KMC|imm_gen:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_64\[62\] imm_gen.v(9) " "Inferred latch for \"output_64\[62\]\" at imm_gen.v(9)" {  } { { "project 2/imm_gen.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/imm_gen.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684923141811 "|top_level_KMC|imm_gen:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_64\[63\] imm_gen.v(9) " "Inferred latch for \"output_64\[63\]\" at imm_gen.v(9)" {  } { { "project 2/imm_gen.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/imm_gen.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684923141811 "|top_level_KMC|imm_gen:inst14"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:inst21 " "Elaborating entity \"PC\" for hierarchy \"PC:inst21\"" {  } { { "project 2/top_level_KMC.bdf" "inst21" { Schematic "E:/University/3-1/ComputerArchitecture/Project2/project 2/top_level_KMC.bdf" { { -640 272 480 -544 "inst21" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684923141813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder adder:inst6 " "Elaborating entity \"adder\" for hierarchy \"adder:inst6\"" {  } { { "project 2/top_level_KMC.bdf" "inst6" { Schematic "E:/University/3-1/ComputerArchitecture/Project2/project 2/top_level_KMC.bdf" { { -624 848 1072 -544 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684923141821 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "offset adder.v(11) " "Verilog HDL Always Construct warning at adder.v(11): variable \"offset\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "adder.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/adder.v" 11 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1684923141822 "|top_level_KMC|adder:inst6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binary_constant binary_constant:inst8 " "Elaborating entity \"binary_constant\" for hierarchy \"binary_constant:inst8\"" {  } { { "project 2/top_level_KMC.bdf" "inst8" { Schematic "E:/University/3-1/ComputerArchitecture/Project2/project 2/top_level_KMC.bdf" { { -576 560 720 -496 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684923141823 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "reg_file:inst13\|ARRAY_rtl_0 " "Inferred dual-clock RAM node \"reg_file:inst13\|ARRAY_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Quartus II" 0 -1 1684923142351 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "reg_file:inst13\|ARRAY_rtl_1 " "Inferred dual-clock RAM node \"reg_file:inst13\|ARRAY_rtl_1\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Quartus II" 0 -1 1684923142351 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "mem32:inst15\|mem_array " "RAM logic \"mem32:inst15\|mem_array\" is uninferred due to asynchronous read logic" {  } { { "project 2/mem32.v" "mem_array" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/mem32.v" 10 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1684923142352 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1684923142352 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "E:/University/3-1/ComputerArchitecture/Project2/db/top_level_KMC.ram0_mem32_70ac2f9.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"E:/University/3-1/ComputerArchitecture/Project2/db/top_level_KMC.ram0_mem32_70ac2f9.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Quartus II" 0 -1 1684923142514 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "reg_file:inst13\|ARRAY_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"reg_file:inst13\|ARRAY_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1684923143104 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 64 " "Parameter WIDTH_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1684923143104 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1684923143104 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1684923143104 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 64 " "Parameter WIDTH_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1684923143104 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1684923143104 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1684923143104 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1684923143104 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1684923143104 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1684923143104 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1684923143104 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1684923143104 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1684923143104 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1684923143104 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1684923143104 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "reg_file:inst13\|ARRAY_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"reg_file:inst13\|ARRAY_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1684923143104 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 64 " "Parameter WIDTH_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1684923143104 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1684923143104 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1684923143104 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 64 " "Parameter WIDTH_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1684923143104 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1684923143104 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1684923143104 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1684923143104 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1684923143104 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1684923143104 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1684923143104 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1684923143104 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1684923143104 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1684923143104 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1684923143104 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1684923143104 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "reg_file:inst13\|altsyncram:ARRAY_rtl_0 " "Elaborated megafunction instantiation \"reg_file:inst13\|altsyncram:ARRAY_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1684923143182 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "reg_file:inst13\|altsyncram:ARRAY_rtl_0 " "Instantiated megafunction \"reg_file:inst13\|altsyncram:ARRAY_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684923143182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 64 " "Parameter \"WIDTH_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684923143182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684923143182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684923143182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 64 " "Parameter \"WIDTH_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684923143182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684923143182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684923143182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684923143182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684923143182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684923143182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684923143182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684923143182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684923143182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684923143182 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1684923143182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_a0d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_a0d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_a0d1 " "Found entity 1: altsyncram_a0d1" {  } { { "db/altsyncram_a0d1.tdf" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/db/altsyncram_a0d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684923143262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684923143262 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "imm_gen:inst14\|output_64\[12\] imm_gen:inst14\|output_64\[63\] " "Duplicate LATCH primitive \"imm_gen:inst14\|output_64\[12\]\" merged with LATCH primitive \"imm_gen:inst14\|output_64\[63\]\"" {  } { { "project 2/imm_gen.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/imm_gen.v" 9 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684923143929 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "imm_gen:inst14\|output_64\[13\] imm_gen:inst14\|output_64\[63\] " "Duplicate LATCH primitive \"imm_gen:inst14\|output_64\[13\]\" merged with LATCH primitive \"imm_gen:inst14\|output_64\[63\]\"" {  } { { "project 2/imm_gen.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/imm_gen.v" 9 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684923143929 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "imm_gen:inst14\|output_64\[14\] imm_gen:inst14\|output_64\[63\] " "Duplicate LATCH primitive \"imm_gen:inst14\|output_64\[14\]\" merged with LATCH primitive \"imm_gen:inst14\|output_64\[63\]\"" {  } { { "project 2/imm_gen.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/imm_gen.v" 9 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684923143929 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "imm_gen:inst14\|output_64\[15\] imm_gen:inst14\|output_64\[63\] " "Duplicate LATCH primitive \"imm_gen:inst14\|output_64\[15\]\" merged with LATCH primitive \"imm_gen:inst14\|output_64\[63\]\"" {  } { { "project 2/imm_gen.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/imm_gen.v" 9 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684923143929 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "imm_gen:inst14\|output_64\[16\] imm_gen:inst14\|output_64\[63\] " "Duplicate LATCH primitive \"imm_gen:inst14\|output_64\[16\]\" merged with LATCH primitive \"imm_gen:inst14\|output_64\[63\]\"" {  } { { "project 2/imm_gen.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/imm_gen.v" 9 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684923143929 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "imm_gen:inst14\|output_64\[17\] imm_gen:inst14\|output_64\[63\] " "Duplicate LATCH primitive \"imm_gen:inst14\|output_64\[17\]\" merged with LATCH primitive \"imm_gen:inst14\|output_64\[63\]\"" {  } { { "project 2/imm_gen.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/imm_gen.v" 9 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684923143929 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "imm_gen:inst14\|output_64\[18\] imm_gen:inst14\|output_64\[63\] " "Duplicate LATCH primitive \"imm_gen:inst14\|output_64\[18\]\" merged with LATCH primitive \"imm_gen:inst14\|output_64\[63\]\"" {  } { { "project 2/imm_gen.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/imm_gen.v" 9 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684923143929 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "imm_gen:inst14\|output_64\[19\] imm_gen:inst14\|output_64\[63\] " "Duplicate LATCH primitive \"imm_gen:inst14\|output_64\[19\]\" merged with LATCH primitive \"imm_gen:inst14\|output_64\[63\]\"" {  } { { "project 2/imm_gen.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/imm_gen.v" 9 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684923143929 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "imm_gen:inst14\|output_64\[20\] imm_gen:inst14\|output_64\[63\] " "Duplicate LATCH primitive \"imm_gen:inst14\|output_64\[20\]\" merged with LATCH primitive \"imm_gen:inst14\|output_64\[63\]\"" {  } { { "project 2/imm_gen.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/imm_gen.v" 9 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684923143929 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "imm_gen:inst14\|output_64\[21\] imm_gen:inst14\|output_64\[63\] " "Duplicate LATCH primitive \"imm_gen:inst14\|output_64\[21\]\" merged with LATCH primitive \"imm_gen:inst14\|output_64\[63\]\"" {  } { { "project 2/imm_gen.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/imm_gen.v" 9 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684923143929 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "imm_gen:inst14\|output_64\[22\] imm_gen:inst14\|output_64\[63\] " "Duplicate LATCH primitive \"imm_gen:inst14\|output_64\[22\]\" merged with LATCH primitive \"imm_gen:inst14\|output_64\[63\]\"" {  } { { "project 2/imm_gen.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/imm_gen.v" 9 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684923143929 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "imm_gen:inst14\|output_64\[23\] imm_gen:inst14\|output_64\[63\] " "Duplicate LATCH primitive \"imm_gen:inst14\|output_64\[23\]\" merged with LATCH primitive \"imm_gen:inst14\|output_64\[63\]\"" {  } { { "project 2/imm_gen.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/imm_gen.v" 9 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684923143929 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "imm_gen:inst14\|output_64\[24\] imm_gen:inst14\|output_64\[63\] " "Duplicate LATCH primitive \"imm_gen:inst14\|output_64\[24\]\" merged with LATCH primitive \"imm_gen:inst14\|output_64\[63\]\"" {  } { { "project 2/imm_gen.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/imm_gen.v" 9 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684923143929 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "imm_gen:inst14\|output_64\[25\] imm_gen:inst14\|output_64\[63\] " "Duplicate LATCH primitive \"imm_gen:inst14\|output_64\[25\]\" merged with LATCH primitive \"imm_gen:inst14\|output_64\[63\]\"" {  } { { "project 2/imm_gen.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/imm_gen.v" 9 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684923143929 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "imm_gen:inst14\|output_64\[26\] imm_gen:inst14\|output_64\[63\] " "Duplicate LATCH primitive \"imm_gen:inst14\|output_64\[26\]\" merged with LATCH primitive \"imm_gen:inst14\|output_64\[63\]\"" {  } { { "project 2/imm_gen.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/imm_gen.v" 9 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684923143929 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "imm_gen:inst14\|output_64\[27\] imm_gen:inst14\|output_64\[63\] " "Duplicate LATCH primitive \"imm_gen:inst14\|output_64\[27\]\" merged with LATCH primitive \"imm_gen:inst14\|output_64\[63\]\"" {  } { { "project 2/imm_gen.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/imm_gen.v" 9 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684923143929 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "imm_gen:inst14\|output_64\[28\] imm_gen:inst14\|output_64\[63\] " "Duplicate LATCH primitive \"imm_gen:inst14\|output_64\[28\]\" merged with LATCH primitive \"imm_gen:inst14\|output_64\[63\]\"" {  } { { "project 2/imm_gen.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/imm_gen.v" 9 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684923143929 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "imm_gen:inst14\|output_64\[29\] imm_gen:inst14\|output_64\[63\] " "Duplicate LATCH primitive \"imm_gen:inst14\|output_64\[29\]\" merged with LATCH primitive \"imm_gen:inst14\|output_64\[63\]\"" {  } { { "project 2/imm_gen.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/imm_gen.v" 9 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684923143929 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "imm_gen:inst14\|output_64\[30\] imm_gen:inst14\|output_64\[63\] " "Duplicate LATCH primitive \"imm_gen:inst14\|output_64\[30\]\" merged with LATCH primitive \"imm_gen:inst14\|output_64\[63\]\"" {  } { { "project 2/imm_gen.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/imm_gen.v" 9 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684923143929 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "imm_gen:inst14\|output_64\[31\] imm_gen:inst14\|output_64\[63\] " "Duplicate LATCH primitive \"imm_gen:inst14\|output_64\[31\]\" merged with LATCH primitive \"imm_gen:inst14\|output_64\[63\]\"" {  } { { "project 2/imm_gen.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/imm_gen.v" 9 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684923143929 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "imm_gen:inst14\|output_64\[32\] imm_gen:inst14\|output_64\[63\] " "Duplicate LATCH primitive \"imm_gen:inst14\|output_64\[32\]\" merged with LATCH primitive \"imm_gen:inst14\|output_64\[63\]\"" {  } { { "project 2/imm_gen.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/imm_gen.v" 9 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684923143929 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "imm_gen:inst14\|output_64\[33\] imm_gen:inst14\|output_64\[63\] " "Duplicate LATCH primitive \"imm_gen:inst14\|output_64\[33\]\" merged with LATCH primitive \"imm_gen:inst14\|output_64\[63\]\"" {  } { { "project 2/imm_gen.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/imm_gen.v" 9 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684923143929 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "imm_gen:inst14\|output_64\[34\] imm_gen:inst14\|output_64\[63\] " "Duplicate LATCH primitive \"imm_gen:inst14\|output_64\[34\]\" merged with LATCH primitive \"imm_gen:inst14\|output_64\[63\]\"" {  } { { "project 2/imm_gen.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/imm_gen.v" 9 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684923143929 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "imm_gen:inst14\|output_64\[35\] imm_gen:inst14\|output_64\[63\] " "Duplicate LATCH primitive \"imm_gen:inst14\|output_64\[35\]\" merged with LATCH primitive \"imm_gen:inst14\|output_64\[63\]\"" {  } { { "project 2/imm_gen.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/imm_gen.v" 9 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684923143929 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "imm_gen:inst14\|output_64\[36\] imm_gen:inst14\|output_64\[63\] " "Duplicate LATCH primitive \"imm_gen:inst14\|output_64\[36\]\" merged with LATCH primitive \"imm_gen:inst14\|output_64\[63\]\"" {  } { { "project 2/imm_gen.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/imm_gen.v" 9 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684923143929 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "imm_gen:inst14\|output_64\[37\] imm_gen:inst14\|output_64\[63\] " "Duplicate LATCH primitive \"imm_gen:inst14\|output_64\[37\]\" merged with LATCH primitive \"imm_gen:inst14\|output_64\[63\]\"" {  } { { "project 2/imm_gen.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/imm_gen.v" 9 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684923143929 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "imm_gen:inst14\|output_64\[38\] imm_gen:inst14\|output_64\[63\] " "Duplicate LATCH primitive \"imm_gen:inst14\|output_64\[38\]\" merged with LATCH primitive \"imm_gen:inst14\|output_64\[63\]\"" {  } { { "project 2/imm_gen.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/imm_gen.v" 9 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684923143929 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "imm_gen:inst14\|output_64\[39\] imm_gen:inst14\|output_64\[63\] " "Duplicate LATCH primitive \"imm_gen:inst14\|output_64\[39\]\" merged with LATCH primitive \"imm_gen:inst14\|output_64\[63\]\"" {  } { { "project 2/imm_gen.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/imm_gen.v" 9 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684923143929 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "imm_gen:inst14\|output_64\[40\] imm_gen:inst14\|output_64\[63\] " "Duplicate LATCH primitive \"imm_gen:inst14\|output_64\[40\]\" merged with LATCH primitive \"imm_gen:inst14\|output_64\[63\]\"" {  } { { "project 2/imm_gen.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/imm_gen.v" 9 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684923143929 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "imm_gen:inst14\|output_64\[41\] imm_gen:inst14\|output_64\[63\] " "Duplicate LATCH primitive \"imm_gen:inst14\|output_64\[41\]\" merged with LATCH primitive \"imm_gen:inst14\|output_64\[63\]\"" {  } { { "project 2/imm_gen.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/imm_gen.v" 9 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684923143929 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "imm_gen:inst14\|output_64\[42\] imm_gen:inst14\|output_64\[63\] " "Duplicate LATCH primitive \"imm_gen:inst14\|output_64\[42\]\" merged with LATCH primitive \"imm_gen:inst14\|output_64\[63\]\"" {  } { { "project 2/imm_gen.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/imm_gen.v" 9 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684923143929 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "imm_gen:inst14\|output_64\[43\] imm_gen:inst14\|output_64\[63\] " "Duplicate LATCH primitive \"imm_gen:inst14\|output_64\[43\]\" merged with LATCH primitive \"imm_gen:inst14\|output_64\[63\]\"" {  } { { "project 2/imm_gen.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/imm_gen.v" 9 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684923143929 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "imm_gen:inst14\|output_64\[44\] imm_gen:inst14\|output_64\[63\] " "Duplicate LATCH primitive \"imm_gen:inst14\|output_64\[44\]\" merged with LATCH primitive \"imm_gen:inst14\|output_64\[63\]\"" {  } { { "project 2/imm_gen.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/imm_gen.v" 9 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684923143929 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "imm_gen:inst14\|output_64\[45\] imm_gen:inst14\|output_64\[63\] " "Duplicate LATCH primitive \"imm_gen:inst14\|output_64\[45\]\" merged with LATCH primitive \"imm_gen:inst14\|output_64\[63\]\"" {  } { { "project 2/imm_gen.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/imm_gen.v" 9 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684923143929 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "imm_gen:inst14\|output_64\[46\] imm_gen:inst14\|output_64\[63\] " "Duplicate LATCH primitive \"imm_gen:inst14\|output_64\[46\]\" merged with LATCH primitive \"imm_gen:inst14\|output_64\[63\]\"" {  } { { "project 2/imm_gen.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/imm_gen.v" 9 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684923143929 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "imm_gen:inst14\|output_64\[47\] imm_gen:inst14\|output_64\[63\] " "Duplicate LATCH primitive \"imm_gen:inst14\|output_64\[47\]\" merged with LATCH primitive \"imm_gen:inst14\|output_64\[63\]\"" {  } { { "project 2/imm_gen.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/imm_gen.v" 9 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684923143929 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "imm_gen:inst14\|output_64\[48\] imm_gen:inst14\|output_64\[63\] " "Duplicate LATCH primitive \"imm_gen:inst14\|output_64\[48\]\" merged with LATCH primitive \"imm_gen:inst14\|output_64\[63\]\"" {  } { { "project 2/imm_gen.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/imm_gen.v" 9 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684923143929 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "imm_gen:inst14\|output_64\[49\] imm_gen:inst14\|output_64\[63\] " "Duplicate LATCH primitive \"imm_gen:inst14\|output_64\[49\]\" merged with LATCH primitive \"imm_gen:inst14\|output_64\[63\]\"" {  } { { "project 2/imm_gen.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/imm_gen.v" 9 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684923143929 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "imm_gen:inst14\|output_64\[50\] imm_gen:inst14\|output_64\[63\] " "Duplicate LATCH primitive \"imm_gen:inst14\|output_64\[50\]\" merged with LATCH primitive \"imm_gen:inst14\|output_64\[63\]\"" {  } { { "project 2/imm_gen.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/imm_gen.v" 9 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684923143929 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "imm_gen:inst14\|output_64\[51\] imm_gen:inst14\|output_64\[63\] " "Duplicate LATCH primitive \"imm_gen:inst14\|output_64\[51\]\" merged with LATCH primitive \"imm_gen:inst14\|output_64\[63\]\"" {  } { { "project 2/imm_gen.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/imm_gen.v" 9 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684923143929 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "imm_gen:inst14\|output_64\[52\] imm_gen:inst14\|output_64\[63\] " "Duplicate LATCH primitive \"imm_gen:inst14\|output_64\[52\]\" merged with LATCH primitive \"imm_gen:inst14\|output_64\[63\]\"" {  } { { "project 2/imm_gen.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/imm_gen.v" 9 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684923143929 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "imm_gen:inst14\|output_64\[53\] imm_gen:inst14\|output_64\[63\] " "Duplicate LATCH primitive \"imm_gen:inst14\|output_64\[53\]\" merged with LATCH primitive \"imm_gen:inst14\|output_64\[63\]\"" {  } { { "project 2/imm_gen.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/imm_gen.v" 9 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684923143929 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "imm_gen:inst14\|output_64\[54\] imm_gen:inst14\|output_64\[63\] " "Duplicate LATCH primitive \"imm_gen:inst14\|output_64\[54\]\" merged with LATCH primitive \"imm_gen:inst14\|output_64\[63\]\"" {  } { { "project 2/imm_gen.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/imm_gen.v" 9 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684923143929 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "imm_gen:inst14\|output_64\[55\] imm_gen:inst14\|output_64\[63\] " "Duplicate LATCH primitive \"imm_gen:inst14\|output_64\[55\]\" merged with LATCH primitive \"imm_gen:inst14\|output_64\[63\]\"" {  } { { "project 2/imm_gen.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/imm_gen.v" 9 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684923143929 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "imm_gen:inst14\|output_64\[56\] imm_gen:inst14\|output_64\[63\] " "Duplicate LATCH primitive \"imm_gen:inst14\|output_64\[56\]\" merged with LATCH primitive \"imm_gen:inst14\|output_64\[63\]\"" {  } { { "project 2/imm_gen.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/imm_gen.v" 9 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684923143929 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "imm_gen:inst14\|output_64\[57\] imm_gen:inst14\|output_64\[63\] " "Duplicate LATCH primitive \"imm_gen:inst14\|output_64\[57\]\" merged with LATCH primitive \"imm_gen:inst14\|output_64\[63\]\"" {  } { { "project 2/imm_gen.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/imm_gen.v" 9 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684923143929 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "imm_gen:inst14\|output_64\[58\] imm_gen:inst14\|output_64\[63\] " "Duplicate LATCH primitive \"imm_gen:inst14\|output_64\[58\]\" merged with LATCH primitive \"imm_gen:inst14\|output_64\[63\]\"" {  } { { "project 2/imm_gen.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/imm_gen.v" 9 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684923143929 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "imm_gen:inst14\|output_64\[59\] imm_gen:inst14\|output_64\[63\] " "Duplicate LATCH primitive \"imm_gen:inst14\|output_64\[59\]\" merged with LATCH primitive \"imm_gen:inst14\|output_64\[63\]\"" {  } { { "project 2/imm_gen.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/imm_gen.v" 9 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684923143929 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "imm_gen:inst14\|output_64\[60\] imm_gen:inst14\|output_64\[63\] " "Duplicate LATCH primitive \"imm_gen:inst14\|output_64\[60\]\" merged with LATCH primitive \"imm_gen:inst14\|output_64\[63\]\"" {  } { { "project 2/imm_gen.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/imm_gen.v" 9 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684923143929 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "imm_gen:inst14\|output_64\[61\] imm_gen:inst14\|output_64\[63\] " "Duplicate LATCH primitive \"imm_gen:inst14\|output_64\[61\]\" merged with LATCH primitive \"imm_gen:inst14\|output_64\[63\]\"" {  } { { "project 2/imm_gen.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/imm_gen.v" 9 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684923143929 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "imm_gen:inst14\|output_64\[62\] imm_gen:inst14\|output_64\[63\] " "Duplicate LATCH primitive \"imm_gen:inst14\|output_64\[62\]\" merged with LATCH primitive \"imm_gen:inst14\|output_64\[63\]\"" {  } { { "project 2/imm_gen.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/imm_gen.v" 9 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684923143929 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1684923143929 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:inst22\|result\[63\] " "Latch alu:inst22\|result\[63\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_ctl:inst5\|ALUOperation\[1\] " "Ports D and ENA on the latch are fed by the same signal alu_ctl:inst5\|ALUOperation\[1\]" {  } { { "project 2/alu_ctl.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/alu_ctl.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1684923143939 ""}  } { { "project 2/alu.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/alu.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1684923143939 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:inst22\|result\[62\] " "Latch alu:inst22\|result\[62\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_ctl:inst5\|ALUOperation\[1\] " "Ports D and ENA on the latch are fed by the same signal alu_ctl:inst5\|ALUOperation\[1\]" {  } { { "project 2/alu_ctl.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/alu_ctl.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1684923143939 ""}  } { { "project 2/alu.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/alu.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1684923143939 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:inst22\|result\[61\] " "Latch alu:inst22\|result\[61\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_ctl:inst5\|ALUOperation\[1\] " "Ports D and ENA on the latch are fed by the same signal alu_ctl:inst5\|ALUOperation\[1\]" {  } { { "project 2/alu_ctl.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/alu_ctl.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1684923143939 ""}  } { { "project 2/alu.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/alu.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1684923143939 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:inst22\|result\[60\] " "Latch alu:inst22\|result\[60\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_ctl:inst5\|ALUOperation\[1\] " "Ports D and ENA on the latch are fed by the same signal alu_ctl:inst5\|ALUOperation\[1\]" {  } { { "project 2/alu_ctl.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/alu_ctl.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1684923143939 ""}  } { { "project 2/alu.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/alu.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1684923143939 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:inst22\|result\[59\] " "Latch alu:inst22\|result\[59\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_ctl:inst5\|ALUOperation\[1\] " "Ports D and ENA on the latch are fed by the same signal alu_ctl:inst5\|ALUOperation\[1\]" {  } { { "project 2/alu_ctl.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/alu_ctl.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1684923143939 ""}  } { { "project 2/alu.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/alu.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1684923143939 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:inst22\|result\[58\] " "Latch alu:inst22\|result\[58\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_ctl:inst5\|ALUOperation\[1\] " "Ports D and ENA on the latch are fed by the same signal alu_ctl:inst5\|ALUOperation\[1\]" {  } { { "project 2/alu_ctl.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/alu_ctl.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1684923143940 ""}  } { { "project 2/alu.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/alu.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1684923143940 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:inst22\|result\[57\] " "Latch alu:inst22\|result\[57\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_ctl:inst5\|ALUOperation\[1\] " "Ports D and ENA on the latch are fed by the same signal alu_ctl:inst5\|ALUOperation\[1\]" {  } { { "project 2/alu_ctl.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/alu_ctl.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1684923143940 ""}  } { { "project 2/alu.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/alu.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1684923143940 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:inst22\|result\[56\] " "Latch alu:inst22\|result\[56\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_ctl:inst5\|ALUOperation\[1\] " "Ports D and ENA on the latch are fed by the same signal alu_ctl:inst5\|ALUOperation\[1\]" {  } { { "project 2/alu_ctl.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/alu_ctl.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1684923143940 ""}  } { { "project 2/alu.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/alu.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1684923143940 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:inst22\|result\[55\] " "Latch alu:inst22\|result\[55\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_ctl:inst5\|ALUOperation\[1\] " "Ports D and ENA on the latch are fed by the same signal alu_ctl:inst5\|ALUOperation\[1\]" {  } { { "project 2/alu_ctl.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/alu_ctl.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1684923143940 ""}  } { { "project 2/alu.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/alu.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1684923143940 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:inst22\|result\[54\] " "Latch alu:inst22\|result\[54\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_ctl:inst5\|ALUOperation\[1\] " "Ports D and ENA on the latch are fed by the same signal alu_ctl:inst5\|ALUOperation\[1\]" {  } { { "project 2/alu_ctl.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/alu_ctl.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1684923143940 ""}  } { { "project 2/alu.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/alu.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1684923143940 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:inst22\|result\[53\] " "Latch alu:inst22\|result\[53\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_ctl:inst5\|ALUOperation\[1\] " "Ports D and ENA on the latch are fed by the same signal alu_ctl:inst5\|ALUOperation\[1\]" {  } { { "project 2/alu_ctl.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/alu_ctl.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1684923143941 ""}  } { { "project 2/alu.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/alu.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1684923143941 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:inst22\|result\[52\] " "Latch alu:inst22\|result\[52\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_ctl:inst5\|ALUOperation\[1\] " "Ports D and ENA on the latch are fed by the same signal alu_ctl:inst5\|ALUOperation\[1\]" {  } { { "project 2/alu_ctl.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/alu_ctl.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1684923143941 ""}  } { { "project 2/alu.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/alu.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1684923143941 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:inst22\|result\[51\] " "Latch alu:inst22\|result\[51\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_ctl:inst5\|ALUOperation\[1\] " "Ports D and ENA on the latch are fed by the same signal alu_ctl:inst5\|ALUOperation\[1\]" {  } { { "project 2/alu_ctl.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/alu_ctl.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1684923143941 ""}  } { { "project 2/alu.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/alu.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1684923143941 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:inst22\|result\[50\] " "Latch alu:inst22\|result\[50\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_ctl:inst5\|ALUOperation\[1\] " "Ports D and ENA on the latch are fed by the same signal alu_ctl:inst5\|ALUOperation\[1\]" {  } { { "project 2/alu_ctl.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/alu_ctl.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1684923143941 ""}  } { { "project 2/alu.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/alu.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1684923143941 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:inst22\|result\[49\] " "Latch alu:inst22\|result\[49\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_ctl:inst5\|ALUOperation\[1\] " "Ports D and ENA on the latch are fed by the same signal alu_ctl:inst5\|ALUOperation\[1\]" {  } { { "project 2/alu_ctl.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/alu_ctl.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1684923143941 ""}  } { { "project 2/alu.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/alu.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1684923143941 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:inst22\|result\[48\] " "Latch alu:inst22\|result\[48\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_ctl:inst5\|ALUOperation\[1\] " "Ports D and ENA on the latch are fed by the same signal alu_ctl:inst5\|ALUOperation\[1\]" {  } { { "project 2/alu_ctl.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/alu_ctl.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1684923143942 ""}  } { { "project 2/alu.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/alu.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1684923143942 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:inst22\|result\[47\] " "Latch alu:inst22\|result\[47\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_ctl:inst5\|ALUOperation\[1\] " "Ports D and ENA on the latch are fed by the same signal alu_ctl:inst5\|ALUOperation\[1\]" {  } { { "project 2/alu_ctl.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/alu_ctl.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1684923143942 ""}  } { { "project 2/alu.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/alu.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1684923143942 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:inst22\|result\[46\] " "Latch alu:inst22\|result\[46\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_ctl:inst5\|ALUOperation\[1\] " "Ports D and ENA on the latch are fed by the same signal alu_ctl:inst5\|ALUOperation\[1\]" {  } { { "project 2/alu_ctl.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/alu_ctl.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1684923143942 ""}  } { { "project 2/alu.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/alu.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1684923143942 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:inst22\|result\[45\] " "Latch alu:inst22\|result\[45\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_ctl:inst5\|ALUOperation\[1\] " "Ports D and ENA on the latch are fed by the same signal alu_ctl:inst5\|ALUOperation\[1\]" {  } { { "project 2/alu_ctl.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/alu_ctl.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1684923143942 ""}  } { { "project 2/alu.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/alu.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1684923143942 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:inst22\|result\[44\] " "Latch alu:inst22\|result\[44\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_ctl:inst5\|ALUOperation\[1\] " "Ports D and ENA on the latch are fed by the same signal alu_ctl:inst5\|ALUOperation\[1\]" {  } { { "project 2/alu_ctl.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/alu_ctl.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1684923143942 ""}  } { { "project 2/alu.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/alu.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1684923143942 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:inst22\|result\[43\] " "Latch alu:inst22\|result\[43\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_ctl:inst5\|ALUOperation\[1\] " "Ports D and ENA on the latch are fed by the same signal alu_ctl:inst5\|ALUOperation\[1\]" {  } { { "project 2/alu_ctl.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/alu_ctl.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1684923143943 ""}  } { { "project 2/alu.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/alu.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1684923143943 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:inst22\|result\[42\] " "Latch alu:inst22\|result\[42\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_ctl:inst5\|ALUOperation\[1\] " "Ports D and ENA on the latch are fed by the same signal alu_ctl:inst5\|ALUOperation\[1\]" {  } { { "project 2/alu_ctl.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/alu_ctl.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1684923143943 ""}  } { { "project 2/alu.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/alu.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1684923143943 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:inst22\|result\[41\] " "Latch alu:inst22\|result\[41\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_ctl:inst5\|ALUOperation\[1\] " "Ports D and ENA on the latch are fed by the same signal alu_ctl:inst5\|ALUOperation\[1\]" {  } { { "project 2/alu_ctl.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/alu_ctl.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1684923143943 ""}  } { { "project 2/alu.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/alu.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1684923143943 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:inst22\|result\[40\] " "Latch alu:inst22\|result\[40\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_ctl:inst5\|ALUOperation\[1\] " "Ports D and ENA on the latch are fed by the same signal alu_ctl:inst5\|ALUOperation\[1\]" {  } { { "project 2/alu_ctl.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/alu_ctl.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1684923143943 ""}  } { { "project 2/alu.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/alu.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1684923143943 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:inst22\|result\[39\] " "Latch alu:inst22\|result\[39\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_ctl:inst5\|ALUOperation\[1\] " "Ports D and ENA on the latch are fed by the same signal alu_ctl:inst5\|ALUOperation\[1\]" {  } { { "project 2/alu_ctl.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/alu_ctl.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1684923143943 ""}  } { { "project 2/alu.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/alu.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1684923143943 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:inst22\|result\[38\] " "Latch alu:inst22\|result\[38\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_ctl:inst5\|ALUOperation\[1\] " "Ports D and ENA on the latch are fed by the same signal alu_ctl:inst5\|ALUOperation\[1\]" {  } { { "project 2/alu_ctl.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/alu_ctl.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1684923143944 ""}  } { { "project 2/alu.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/alu.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1684923143944 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:inst22\|result\[37\] " "Latch alu:inst22\|result\[37\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_ctl:inst5\|ALUOperation\[1\] " "Ports D and ENA on the latch are fed by the same signal alu_ctl:inst5\|ALUOperation\[1\]" {  } { { "project 2/alu_ctl.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/alu_ctl.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1684923143944 ""}  } { { "project 2/alu.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/alu.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1684923143944 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:inst22\|result\[36\] " "Latch alu:inst22\|result\[36\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_ctl:inst5\|ALUOperation\[1\] " "Ports D and ENA on the latch are fed by the same signal alu_ctl:inst5\|ALUOperation\[1\]" {  } { { "project 2/alu_ctl.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/alu_ctl.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1684923143944 ""}  } { { "project 2/alu.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/alu.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1684923143944 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:inst22\|result\[35\] " "Latch alu:inst22\|result\[35\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_ctl:inst5\|ALUOperation\[1\] " "Ports D and ENA on the latch are fed by the same signal alu_ctl:inst5\|ALUOperation\[1\]" {  } { { "project 2/alu_ctl.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/alu_ctl.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1684923143944 ""}  } { { "project 2/alu.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/alu.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1684923143944 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:inst22\|result\[34\] " "Latch alu:inst22\|result\[34\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_ctl:inst5\|ALUOperation\[1\] " "Ports D and ENA on the latch are fed by the same signal alu_ctl:inst5\|ALUOperation\[1\]" {  } { { "project 2/alu_ctl.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/alu_ctl.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1684923143944 ""}  } { { "project 2/alu.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/alu.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1684923143944 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:inst22\|result\[33\] " "Latch alu:inst22\|result\[33\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_ctl:inst5\|ALUOperation\[1\] " "Ports D and ENA on the latch are fed by the same signal alu_ctl:inst5\|ALUOperation\[1\]" {  } { { "project 2/alu_ctl.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/alu_ctl.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1684923143944 ""}  } { { "project 2/alu.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/alu.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1684923143944 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:inst22\|result\[32\] " "Latch alu:inst22\|result\[32\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_ctl:inst5\|ALUOperation\[1\] " "Ports D and ENA on the latch are fed by the same signal alu_ctl:inst5\|ALUOperation\[1\]" {  } { { "project 2/alu_ctl.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/alu_ctl.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1684923143945 ""}  } { { "project 2/alu.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/alu.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1684923143945 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:inst22\|result\[31\] " "Latch alu:inst22\|result\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_ctl:inst5\|ALUOperation\[1\] " "Ports D and ENA on the latch are fed by the same signal alu_ctl:inst5\|ALUOperation\[1\]" {  } { { "project 2/alu_ctl.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/alu_ctl.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1684923143945 ""}  } { { "project 2/alu.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/alu.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1684923143945 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:inst22\|result\[30\] " "Latch alu:inst22\|result\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_ctl:inst5\|ALUOperation\[1\] " "Ports D and ENA on the latch are fed by the same signal alu_ctl:inst5\|ALUOperation\[1\]" {  } { { "project 2/alu_ctl.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/alu_ctl.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1684923143945 ""}  } { { "project 2/alu.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/alu.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1684923143945 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:inst22\|result\[29\] " "Latch alu:inst22\|result\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_ctl:inst5\|ALUOperation\[1\] " "Ports D and ENA on the latch are fed by the same signal alu_ctl:inst5\|ALUOperation\[1\]" {  } { { "project 2/alu_ctl.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/alu_ctl.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1684923143945 ""}  } { { "project 2/alu.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/alu.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1684923143945 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:inst22\|result\[28\] " "Latch alu:inst22\|result\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_ctl:inst5\|ALUOperation\[1\] " "Ports D and ENA on the latch are fed by the same signal alu_ctl:inst5\|ALUOperation\[1\]" {  } { { "project 2/alu_ctl.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/alu_ctl.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1684923143945 ""}  } { { "project 2/alu.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/alu.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1684923143945 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:inst22\|result\[27\] " "Latch alu:inst22\|result\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_ctl:inst5\|ALUOperation\[1\] " "Ports D and ENA on the latch are fed by the same signal alu_ctl:inst5\|ALUOperation\[1\]" {  } { { "project 2/alu_ctl.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/alu_ctl.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1684923143946 ""}  } { { "project 2/alu.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/alu.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1684923143946 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:inst22\|result\[26\] " "Latch alu:inst22\|result\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_ctl:inst5\|ALUOperation\[1\] " "Ports D and ENA on the latch are fed by the same signal alu_ctl:inst5\|ALUOperation\[1\]" {  } { { "project 2/alu_ctl.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/alu_ctl.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1684923143946 ""}  } { { "project 2/alu.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/alu.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1684923143946 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:inst22\|result\[25\] " "Latch alu:inst22\|result\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_ctl:inst5\|ALUOperation\[1\] " "Ports D and ENA on the latch are fed by the same signal alu_ctl:inst5\|ALUOperation\[1\]" {  } { { "project 2/alu_ctl.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/alu_ctl.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1684923143946 ""}  } { { "project 2/alu.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/alu.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1684923143946 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:inst22\|result\[24\] " "Latch alu:inst22\|result\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_ctl:inst5\|ALUOperation\[1\] " "Ports D and ENA on the latch are fed by the same signal alu_ctl:inst5\|ALUOperation\[1\]" {  } { { "project 2/alu_ctl.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/alu_ctl.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1684923143946 ""}  } { { "project 2/alu.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/alu.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1684923143946 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:inst22\|result\[23\] " "Latch alu:inst22\|result\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_ctl:inst5\|ALUOperation\[1\] " "Ports D and ENA on the latch are fed by the same signal alu_ctl:inst5\|ALUOperation\[1\]" {  } { { "project 2/alu_ctl.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/alu_ctl.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1684923143946 ""}  } { { "project 2/alu.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/alu.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1684923143946 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:inst22\|result\[22\] " "Latch alu:inst22\|result\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_ctl:inst5\|ALUOperation\[1\] " "Ports D and ENA on the latch are fed by the same signal alu_ctl:inst5\|ALUOperation\[1\]" {  } { { "project 2/alu_ctl.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/alu_ctl.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1684923143946 ""}  } { { "project 2/alu.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/alu.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1684923143946 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:inst22\|result\[21\] " "Latch alu:inst22\|result\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_ctl:inst5\|ALUOperation\[1\] " "Ports D and ENA on the latch are fed by the same signal alu_ctl:inst5\|ALUOperation\[1\]" {  } { { "project 2/alu_ctl.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/alu_ctl.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1684923143947 ""}  } { { "project 2/alu.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/alu.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1684923143947 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:inst22\|result\[20\] " "Latch alu:inst22\|result\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_ctl:inst5\|ALUOperation\[1\] " "Ports D and ENA on the latch are fed by the same signal alu_ctl:inst5\|ALUOperation\[1\]" {  } { { "project 2/alu_ctl.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/alu_ctl.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1684923143947 ""}  } { { "project 2/alu.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/alu.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1684923143947 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:inst22\|result\[19\] " "Latch alu:inst22\|result\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_ctl:inst5\|ALUOperation\[1\] " "Ports D and ENA on the latch are fed by the same signal alu_ctl:inst5\|ALUOperation\[1\]" {  } { { "project 2/alu_ctl.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/alu_ctl.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1684923143947 ""}  } { { "project 2/alu.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/alu.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1684923143947 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:inst22\|result\[18\] " "Latch alu:inst22\|result\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_ctl:inst5\|ALUOperation\[1\] " "Ports D and ENA on the latch are fed by the same signal alu_ctl:inst5\|ALUOperation\[1\]" {  } { { "project 2/alu_ctl.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/alu_ctl.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1684923143947 ""}  } { { "project 2/alu.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/alu.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1684923143947 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:inst22\|result\[17\] " "Latch alu:inst22\|result\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_ctl:inst5\|ALUOperation\[1\] " "Ports D and ENA on the latch are fed by the same signal alu_ctl:inst5\|ALUOperation\[1\]" {  } { { "project 2/alu_ctl.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/alu_ctl.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1684923143947 ""}  } { { "project 2/alu.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/alu.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1684923143947 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:inst22\|result\[16\] " "Latch alu:inst22\|result\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_ctl:inst5\|ALUOperation\[1\] " "Ports D and ENA on the latch are fed by the same signal alu_ctl:inst5\|ALUOperation\[1\]" {  } { { "project 2/alu_ctl.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/alu_ctl.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1684923143948 ""}  } { { "project 2/alu.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/alu.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1684923143948 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:inst22\|result\[15\] " "Latch alu:inst22\|result\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_ctl:inst5\|ALUOperation\[1\] " "Ports D and ENA on the latch are fed by the same signal alu_ctl:inst5\|ALUOperation\[1\]" {  } { { "project 2/alu_ctl.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/alu_ctl.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1684923143948 ""}  } { { "project 2/alu.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/alu.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1684923143948 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:inst22\|result\[14\] " "Latch alu:inst22\|result\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_ctl:inst5\|ALUOperation\[1\] " "Ports D and ENA on the latch are fed by the same signal alu_ctl:inst5\|ALUOperation\[1\]" {  } { { "project 2/alu_ctl.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/alu_ctl.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1684923143948 ""}  } { { "project 2/alu.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/alu.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1684923143948 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:inst22\|result\[13\] " "Latch alu:inst22\|result\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_ctl:inst5\|ALUOperation\[1\] " "Ports D and ENA on the latch are fed by the same signal alu_ctl:inst5\|ALUOperation\[1\]" {  } { { "project 2/alu_ctl.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/alu_ctl.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1684923143948 ""}  } { { "project 2/alu.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/alu.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1684923143948 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:inst22\|result\[12\] " "Latch alu:inst22\|result\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_ctl:inst5\|ALUOperation\[1\] " "Ports D and ENA on the latch are fed by the same signal alu_ctl:inst5\|ALUOperation\[1\]" {  } { { "project 2/alu_ctl.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/alu_ctl.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1684923143948 ""}  } { { "project 2/alu.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/alu.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1684923143948 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:inst22\|result\[11\] " "Latch alu:inst22\|result\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_ctl:inst5\|ALUOperation\[1\] " "Ports D and ENA on the latch are fed by the same signal alu_ctl:inst5\|ALUOperation\[1\]" {  } { { "project 2/alu_ctl.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/alu_ctl.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1684923143949 ""}  } { { "project 2/alu.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/alu.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1684923143949 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:inst22\|result\[10\] " "Latch alu:inst22\|result\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_ctl:inst5\|ALUOperation\[1\] " "Ports D and ENA on the latch are fed by the same signal alu_ctl:inst5\|ALUOperation\[1\]" {  } { { "project 2/alu_ctl.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/alu_ctl.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1684923143949 ""}  } { { "project 2/alu.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/alu.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1684923143949 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:inst22\|result\[9\] " "Latch alu:inst22\|result\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_ctl:inst5\|ALUOperation\[1\] " "Ports D and ENA on the latch are fed by the same signal alu_ctl:inst5\|ALUOperation\[1\]" {  } { { "project 2/alu_ctl.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/alu_ctl.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1684923143949 ""}  } { { "project 2/alu.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/alu.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1684923143949 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:inst22\|result\[8\] " "Latch alu:inst22\|result\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_ctl:inst5\|ALUOperation\[1\] " "Ports D and ENA on the latch are fed by the same signal alu_ctl:inst5\|ALUOperation\[1\]" {  } { { "project 2/alu_ctl.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/alu_ctl.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1684923143949 ""}  } { { "project 2/alu.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/alu.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1684923143949 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:inst22\|result\[7\] " "Latch alu:inst22\|result\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_ctl:inst5\|ALUOperation\[1\] " "Ports D and ENA on the latch are fed by the same signal alu_ctl:inst5\|ALUOperation\[1\]" {  } { { "project 2/alu_ctl.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/alu_ctl.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1684923143949 ""}  } { { "project 2/alu.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/alu.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1684923143949 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:inst22\|result\[6\] " "Latch alu:inst22\|result\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_ctl:inst5\|ALUOperation\[1\] " "Ports D and ENA on the latch are fed by the same signal alu_ctl:inst5\|ALUOperation\[1\]" {  } { { "project 2/alu_ctl.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/alu_ctl.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1684923143950 ""}  } { { "project 2/alu.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/alu.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1684923143950 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:inst22\|result\[5\] " "Latch alu:inst22\|result\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_ctl:inst5\|ALUOperation\[1\] " "Ports D and ENA on the latch are fed by the same signal alu_ctl:inst5\|ALUOperation\[1\]" {  } { { "project 2/alu_ctl.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/alu_ctl.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1684923143952 ""}  } { { "project 2/alu.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/alu.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1684923143952 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:inst22\|result\[4\] " "Latch alu:inst22\|result\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_ctl:inst5\|ALUOperation\[1\] " "Ports D and ENA on the latch are fed by the same signal alu_ctl:inst5\|ALUOperation\[1\]" {  } { { "project 2/alu_ctl.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/alu_ctl.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1684923143952 ""}  } { { "project 2/alu.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/alu.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1684923143952 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:inst22\|result\[3\] " "Latch alu:inst22\|result\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_ctl:inst5\|ALUOperation\[1\] " "Ports D and ENA on the latch are fed by the same signal alu_ctl:inst5\|ALUOperation\[1\]" {  } { { "project 2/alu_ctl.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/alu_ctl.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1684923143952 ""}  } { { "project 2/alu.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/alu.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1684923143952 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:inst22\|result\[2\] " "Latch alu:inst22\|result\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_ctl:inst5\|ALUOperation\[1\] " "Ports D and ENA on the latch are fed by the same signal alu_ctl:inst5\|ALUOperation\[1\]" {  } { { "project 2/alu_ctl.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/alu_ctl.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1684923143952 ""}  } { { "project 2/alu.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/alu.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1684923143952 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:inst22\|result\[1\] " "Latch alu:inst22\|result\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_ctl:inst5\|ALUOperation\[1\] " "Ports D and ENA on the latch are fed by the same signal alu_ctl:inst5\|ALUOperation\[1\]" {  } { { "project 2/alu_ctl.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/alu_ctl.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1684923143952 ""}  } { { "project 2/alu.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/alu.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1684923143952 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:inst22\|result\[0\] " "Latch alu:inst22\|result\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_ctl:inst5\|ALUOperation\[1\] " "Ports D and ENA on the latch are fed by the same signal alu_ctl:inst5\|ALUOperation\[1\]" {  } { { "project 2/alu_ctl.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/alu_ctl.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1684923143952 ""}  } { { "project 2/alu.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/alu.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1684923143952 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_single:inst\|MemtoReg " "Latch control_single:inst\|MemtoReg has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA INSTRUCTION\[6\] " "Ports D and ENA on the latch are fed by the same signal INSTRUCTION\[6\]" {  } { { "project 2/top_level_KMC.bdf" "" { Schematic "E:/University/3-1/ComputerArchitecture/Project2/project 2/top_level_KMC.bdf" { { -344 -280 -88 -328 "INSTRUCTION\[31..0\]" "" } { -352 -24 216 -336 "INSTRUCTION\[31..0\]" "" } { -168 -30 312 -152 "INSTRUCTION\[24..20\]" "" } { -152 -30 312 -136 "INSTRUCTION\[11..7\]" "" } { -184 -30 312 -168 "INSTRUCTION\[19..15\]" "" } { -352 216 728 -336 "INSTRUCTION\[30\]" "" } { -320 216 739 -292 "INSTRUCTION\[14..12\]" "" } { 24 -24 304 40 "INSTRUCTION\[31..0\]" "" } { -488 186 287 -472 "INSTRUCTION\[6..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1684923143953 ""}  } { { "project 2/control_single.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/control_single.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1684923143953 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_single:inst\|ALUSrc " "Latch control_single:inst\|ALUSrc has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA INSTRUCTION\[6\] " "Ports D and ENA on the latch are fed by the same signal INSTRUCTION\[6\]" {  } { { "project 2/top_level_KMC.bdf" "" { Schematic "E:/University/3-1/ComputerArchitecture/Project2/project 2/top_level_KMC.bdf" { { -344 -280 -88 -328 "INSTRUCTION\[31..0\]" "" } { -352 -24 216 -336 "INSTRUCTION\[31..0\]" "" } { -168 -30 312 -152 "INSTRUCTION\[24..20\]" "" } { -152 -30 312 -136 "INSTRUCTION\[11..7\]" "" } { -184 -30 312 -168 "INSTRUCTION\[19..15\]" "" } { -352 216 728 -336 "INSTRUCTION\[30\]" "" } { -320 216 739 -292 "INSTRUCTION\[14..12\]" "" } { 24 -24 304 40 "INSTRUCTION\[31..0\]" "" } { -488 186 287 -472 "INSTRUCTION\[6..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1684923143953 ""}  } { { "project 2/control_single.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/control_single.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1684923143953 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu_ctl:inst5\|ALUOperation\[1\] " "Latch alu_ctl:inst5\|ALUOperation\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_single:inst\|ALUOp\[1\] " "Ports D and ENA on the latch are fed by the same signal control_single:inst\|ALUOp\[1\]" {  } { { "project 2/control_single.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/control_single.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1684923143953 ""}  } { { "project 2/alu_ctl.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/alu_ctl.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1684923143953 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu_ctl:inst5\|ALUOperation\[2\] " "Latch alu_ctl:inst5\|ALUOperation\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_single:inst\|ALUOp\[0\] " "Ports D and ENA on the latch are fed by the same signal control_single:inst\|ALUOp\[0\]" {  } { { "project 2/control_single.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/control_single.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1684923143953 ""}  } { { "project 2/alu_ctl.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/alu_ctl.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1684923143953 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu_ctl:inst5\|ALUOperation\[0\] " "Latch alu_ctl:inst5\|ALUOperation\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_single:inst\|ALUOp\[1\] " "Ports D and ENA on the latch are fed by the same signal control_single:inst\|ALUOp\[1\]" {  } { { "project 2/control_single.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/control_single.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1684923143954 ""}  } { { "project 2/alu_ctl.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/alu_ctl.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1684923143954 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "imm_gen:inst14\|output_64\[11\] " "Latch imm_gen:inst14\|output_64\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA INSTRUCTION\[6\] " "Ports D and ENA on the latch are fed by the same signal INSTRUCTION\[6\]" {  } { { "project 2/top_level_KMC.bdf" "" { Schematic "E:/University/3-1/ComputerArchitecture/Project2/project 2/top_level_KMC.bdf" { { -344 -280 -88 -328 "INSTRUCTION\[31..0\]" "" } { -352 -24 216 -336 "INSTRUCTION\[31..0\]" "" } { -168 -30 312 -152 "INSTRUCTION\[24..20\]" "" } { -152 -30 312 -136 "INSTRUCTION\[11..7\]" "" } { -184 -30 312 -168 "INSTRUCTION\[19..15\]" "" } { -352 216 728 -336 "INSTRUCTION\[30\]" "" } { -320 216 739 -292 "INSTRUCTION\[14..12\]" "" } { 24 -24 304 40 "INSTRUCTION\[31..0\]" "" } { -488 186 287 -472 "INSTRUCTION\[6..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1684923143954 ""}  } { { "project 2/imm_gen.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/imm_gen.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1684923143954 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "imm_gen:inst14\|output_64\[4\] " "Latch imm_gen:inst14\|output_64\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA INSTRUCTION\[6\] " "Ports D and ENA on the latch are fed by the same signal INSTRUCTION\[6\]" {  } { { "project 2/top_level_KMC.bdf" "" { Schematic "E:/University/3-1/ComputerArchitecture/Project2/project 2/top_level_KMC.bdf" { { -344 -280 -88 -328 "INSTRUCTION\[31..0\]" "" } { -352 -24 216 -336 "INSTRUCTION\[31..0\]" "" } { -168 -30 312 -152 "INSTRUCTION\[24..20\]" "" } { -152 -30 312 -136 "INSTRUCTION\[11..7\]" "" } { -184 -30 312 -168 "INSTRUCTION\[19..15\]" "" } { -352 216 728 -336 "INSTRUCTION\[30\]" "" } { -320 216 739 -292 "INSTRUCTION\[14..12\]" "" } { 24 -24 304 40 "INSTRUCTION\[31..0\]" "" } { -488 186 287 -472 "INSTRUCTION\[6..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1684923143954 ""}  } { { "project 2/imm_gen.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/imm_gen.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1684923143954 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "imm_gen:inst14\|output_64\[3\] " "Latch imm_gen:inst14\|output_64\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA INSTRUCTION\[6\] " "Ports D and ENA on the latch are fed by the same signal INSTRUCTION\[6\]" {  } { { "project 2/top_level_KMC.bdf" "" { Schematic "E:/University/3-1/ComputerArchitecture/Project2/project 2/top_level_KMC.bdf" { { -344 -280 -88 -328 "INSTRUCTION\[31..0\]" "" } { -352 -24 216 -336 "INSTRUCTION\[31..0\]" "" } { -168 -30 312 -152 "INSTRUCTION\[24..20\]" "" } { -152 -30 312 -136 "INSTRUCTION\[11..7\]" "" } { -184 -30 312 -168 "INSTRUCTION\[19..15\]" "" } { -352 216 728 -336 "INSTRUCTION\[30\]" "" } { -320 216 739 -292 "INSTRUCTION\[14..12\]" "" } { 24 -24 304 40 "INSTRUCTION\[31..0\]" "" } { -488 186 287 -472 "INSTRUCTION\[6..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1684923143954 ""}  } { { "project 2/imm_gen.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/imm_gen.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1684923143954 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "imm_gen:inst14\|output_64\[2\] " "Latch imm_gen:inst14\|output_64\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA INSTRUCTION\[6\] " "Ports D and ENA on the latch are fed by the same signal INSTRUCTION\[6\]" {  } { { "project 2/top_level_KMC.bdf" "" { Schematic "E:/University/3-1/ComputerArchitecture/Project2/project 2/top_level_KMC.bdf" { { -344 -280 -88 -328 "INSTRUCTION\[31..0\]" "" } { -352 -24 216 -336 "INSTRUCTION\[31..0\]" "" } { -168 -30 312 -152 "INSTRUCTION\[24..20\]" "" } { -152 -30 312 -136 "INSTRUCTION\[11..7\]" "" } { -184 -30 312 -168 "INSTRUCTION\[19..15\]" "" } { -352 216 728 -336 "INSTRUCTION\[30\]" "" } { -320 216 739 -292 "INSTRUCTION\[14..12\]" "" } { 24 -24 304 40 "INSTRUCTION\[31..0\]" "" } { -488 186 287 -472 "INSTRUCTION\[6..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1684923143955 ""}  } { { "project 2/imm_gen.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/imm_gen.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1684923143955 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "imm_gen:inst14\|output_64\[1\] " "Latch imm_gen:inst14\|output_64\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA INSTRUCTION\[6\] " "Ports D and ENA on the latch are fed by the same signal INSTRUCTION\[6\]" {  } { { "project 2/top_level_KMC.bdf" "" { Schematic "E:/University/3-1/ComputerArchitecture/Project2/project 2/top_level_KMC.bdf" { { -344 -280 -88 -328 "INSTRUCTION\[31..0\]" "" } { -352 -24 216 -336 "INSTRUCTION\[31..0\]" "" } { -168 -30 312 -152 "INSTRUCTION\[24..20\]" "" } { -152 -30 312 -136 "INSTRUCTION\[11..7\]" "" } { -184 -30 312 -168 "INSTRUCTION\[19..15\]" "" } { -352 216 728 -336 "INSTRUCTION\[30\]" "" } { -320 216 739 -292 "INSTRUCTION\[14..12\]" "" } { 24 -24 304 40 "INSTRUCTION\[31..0\]" "" } { -488 186 287 -472 "INSTRUCTION\[6..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1684923143955 ""}  } { { "project 2/imm_gen.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/imm_gen.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1684923143955 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "imm_gen:inst14\|output_64\[0\] " "Latch imm_gen:inst14\|output_64\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA INSTRUCTION\[6\] " "Ports D and ENA on the latch are fed by the same signal INSTRUCTION\[6\]" {  } { { "project 2/top_level_KMC.bdf" "" { Schematic "E:/University/3-1/ComputerArchitecture/Project2/project 2/top_level_KMC.bdf" { { -344 -280 -88 -328 "INSTRUCTION\[31..0\]" "" } { -352 -24 216 -336 "INSTRUCTION\[31..0\]" "" } { -168 -30 312 -152 "INSTRUCTION\[24..20\]" "" } { -152 -30 312 -136 "INSTRUCTION\[11..7\]" "" } { -184 -30 312 -168 "INSTRUCTION\[19..15\]" "" } { -352 216 728 -336 "INSTRUCTION\[30\]" "" } { -320 216 739 -292 "INSTRUCTION\[14..12\]" "" } { 24 -24 304 40 "INSTRUCTION\[31..0\]" "" } { -488 186 287 -472 "INSTRUCTION\[6..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1684923143955 ""}  } { { "project 2/imm_gen.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/imm_gen.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1684923143955 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_single:inst\|Branch " "Latch control_single:inst\|Branch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA INSTRUCTION\[6\] " "Ports D and ENA on the latch are fed by the same signal INSTRUCTION\[6\]" {  } { { "project 2/top_level_KMC.bdf" "" { Schematic "E:/University/3-1/ComputerArchitecture/Project2/project 2/top_level_KMC.bdf" { { -344 -280 -88 -328 "INSTRUCTION\[31..0\]" "" } { -352 -24 216 -336 "INSTRUCTION\[31..0\]" "" } { -168 -30 312 -152 "INSTRUCTION\[24..20\]" "" } { -152 -30 312 -136 "INSTRUCTION\[11..7\]" "" } { -184 -30 312 -168 "INSTRUCTION\[19..15\]" "" } { -352 216 728 -336 "INSTRUCTION\[30\]" "" } { -320 216 739 -292 "INSTRUCTION\[14..12\]" "" } { 24 -24 304 40 "INSTRUCTION\[31..0\]" "" } { -488 186 287 -472 "INSTRUCTION\[6..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1684923143956 ""}  } { { "project 2/control_single.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/control_single.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1684923143956 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_single:inst\|RegWrite " "Latch control_single:inst\|RegWrite has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA INSTRUCTION\[6\] " "Ports D and ENA on the latch are fed by the same signal INSTRUCTION\[6\]" {  } { { "project 2/top_level_KMC.bdf" "" { Schematic "E:/University/3-1/ComputerArchitecture/Project2/project 2/top_level_KMC.bdf" { { -344 -280 -88 -328 "INSTRUCTION\[31..0\]" "" } { -352 -24 216 -336 "INSTRUCTION\[31..0\]" "" } { -168 -30 312 -152 "INSTRUCTION\[24..20\]" "" } { -152 -30 312 -136 "INSTRUCTION\[11..7\]" "" } { -184 -30 312 -168 "INSTRUCTION\[19..15\]" "" } { -352 216 728 -336 "INSTRUCTION\[30\]" "" } { -320 216 739 -292 "INSTRUCTION\[14..12\]" "" } { 24 -24 304 40 "INSTRUCTION\[31..0\]" "" } { -488 186 287 -472 "INSTRUCTION\[6..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1684923143958 ""}  } { { "project 2/control_single.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/control_single.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1684923143958 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_single:inst\|MemWrite " "Latch control_single:inst\|MemWrite has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA INSTRUCTION\[6\] " "Ports D and ENA on the latch are fed by the same signal INSTRUCTION\[6\]" {  } { { "project 2/top_level_KMC.bdf" "" { Schematic "E:/University/3-1/ComputerArchitecture/Project2/project 2/top_level_KMC.bdf" { { -344 -280 -88 -328 "INSTRUCTION\[31..0\]" "" } { -352 -24 216 -336 "INSTRUCTION\[31..0\]" "" } { -168 -30 312 -152 "INSTRUCTION\[24..20\]" "" } { -152 -30 312 -136 "INSTRUCTION\[11..7\]" "" } { -184 -30 312 -168 "INSTRUCTION\[19..15\]" "" } { -352 216 728 -336 "INSTRUCTION\[30\]" "" } { -320 216 739 -292 "INSTRUCTION\[14..12\]" "" } { 24 -24 304 40 "INSTRUCTION\[31..0\]" "" } { -488 186 287 -472 "INSTRUCTION\[6..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1684923143958 ""}  } { { "project 2/control_single.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/control_single.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1684923143958 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_single:inst\|ALUOp\[1\] " "Latch control_single:inst\|ALUOp\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA INSTRUCTION\[6\] " "Ports D and ENA on the latch are fed by the same signal INSTRUCTION\[6\]" {  } { { "project 2/top_level_KMC.bdf" "" { Schematic "E:/University/3-1/ComputerArchitecture/Project2/project 2/top_level_KMC.bdf" { { -344 -280 -88 -328 "INSTRUCTION\[31..0\]" "" } { -352 -24 216 -336 "INSTRUCTION\[31..0\]" "" } { -168 -30 312 -152 "INSTRUCTION\[24..20\]" "" } { -152 -30 312 -136 "INSTRUCTION\[11..7\]" "" } { -184 -30 312 -168 "INSTRUCTION\[19..15\]" "" } { -352 216 728 -336 "INSTRUCTION\[30\]" "" } { -320 216 739 -292 "INSTRUCTION\[14..12\]" "" } { 24 -24 304 40 "INSTRUCTION\[31..0\]" "" } { -488 186 287 -472 "INSTRUCTION\[6..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1684923143958 ""}  } { { "project 2/control_single.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/control_single.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1684923143958 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_single:inst\|ALUOp\[0\] " "Latch control_single:inst\|ALUOp\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA INSTRUCTION\[6\] " "Ports D and ENA on the latch are fed by the same signal INSTRUCTION\[6\]" {  } { { "project 2/top_level_KMC.bdf" "" { Schematic "E:/University/3-1/ComputerArchitecture/Project2/project 2/top_level_KMC.bdf" { { -344 -280 -88 -328 "INSTRUCTION\[31..0\]" "" } { -352 -24 216 -336 "INSTRUCTION\[31..0\]" "" } { -168 -30 312 -152 "INSTRUCTION\[24..20\]" "" } { -152 -30 312 -136 "INSTRUCTION\[11..7\]" "" } { -184 -30 312 -168 "INSTRUCTION\[19..15\]" "" } { -352 216 728 -336 "INSTRUCTION\[30\]" "" } { -320 216 739 -292 "INSTRUCTION\[14..12\]" "" } { 24 -24 304 40 "INSTRUCTION\[31..0\]" "" } { -488 186 287 -472 "INSTRUCTION\[6..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1684923143959 ""}  } { { "project 2/control_single.v" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/project 2/control_single.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1684923143959 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1684923145276 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "reg_file:inst13\|altsyncram:ARRAY_rtl_1\|altsyncram_a0d1:auto_generated\|ALTSYNCRAM 1 " "Removed 1 MSB VCC or GND address nodes from RAM block \"reg_file:inst13\|altsyncram:ARRAY_rtl_1\|altsyncram_a0d1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_a0d1.tdf" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/db/altsyncram_a0d1.tdf" 1928 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "project 2/top_level_KMC.bdf" "" { Schematic "E:/University/3-1/ComputerArchitecture/Project2/project 2/top_level_KMC.bdf" { { -232 312 472 -72 "inst13" "" } } } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Quartus II" 0 -1 1684923146969 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "reg_file:inst13\|altsyncram:ARRAY_rtl_0\|altsyncram_a0d1:auto_generated\|ALTSYNCRAM 1 " "Removed 1 MSB VCC or GND address nodes from RAM block \"reg_file:inst13\|altsyncram:ARRAY_rtl_0\|altsyncram_a0d1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_a0d1.tdf" "" { Text "E:/University/3-1/ComputerArchitecture/Project2/db/altsyncram_a0d1.tdf" 1928 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "project 2/top_level_KMC.bdf" "" { Schematic "E:/University/3-1/ComputerArchitecture/Project2/project 2/top_level_KMC.bdf" { { -232 312 472 -72 "inst13" "" } } } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Quartus II" 0 -1 1684923146970 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1684923147656 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1684923147656 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8277 " "Implemented 8277 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "98 " "Implemented 98 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1684923148460 ""} { "Info" "ICUT_CUT_TM_OPINS" "320 " "Implemented 320 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1684923148460 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7731 " "Implemented 7731 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1684923148460 ""} { "Info" "ICUT_CUT_TM_RAMS" "128 " "Implemented 128 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1684923148460 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1684923148460 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 181 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 181 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4716 " "Peak virtual memory: 4716 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1684923148570 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 24 19:12:28 2023 " "Processing ended: Wed May 24 19:12:28 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1684923148570 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1684923148570 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1684923148570 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1684923148570 ""}
