
build/debug/MPU_Firmware.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000089a8  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000014c  08008c48  08008c48  00009c48  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008d94  08008d94  0000a15c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08008d94  08008d94  00009d94  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008d9c  08008d9c  0000a15c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008d9c  08008d9c  00009d9c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008da0  08008da0  00009da0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000015c  20000000  08008da4  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002230  2000015c  08008f00  0000a15c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000238c  08008f00  0000a38c  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  0000a15c  2**0
                  CONTENTS, READONLY
 12 .comment      00000039  00000000  00000000  0000a18a  2**0
                  CONTENTS, READONLY
 13 .debug_info   0002e194  00000000  00000000  0000a1c3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00004e63  00000000  00000000  00038357  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001d78  00000000  00000000  0003d1c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001737  00000000  00000000  0003ef38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000222ea  00000000  00000000  0004066f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0000a810  00000000  00000000  00062959  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_frame  00004bdc  00000000  00000000  0006d16c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_loclists 000163f0  00000000  00000000  00071d48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000183  00000000  00000000  00088138  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <memchr>:
 80002a0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002a4:	2a10      	cmp	r2, #16
 80002a6:	db2b      	blt.n	8000300 <memchr+0x60>
 80002a8:	f010 0f07 	tst.w	r0, #7
 80002ac:	d008      	beq.n	80002c0 <memchr+0x20>
 80002ae:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002b2:	3a01      	subs	r2, #1
 80002b4:	428b      	cmp	r3, r1
 80002b6:	d02d      	beq.n	8000314 <memchr+0x74>
 80002b8:	f010 0f07 	tst.w	r0, #7
 80002bc:	b342      	cbz	r2, 8000310 <memchr+0x70>
 80002be:	d1f6      	bne.n	80002ae <memchr+0xe>
 80002c0:	b4f0      	push	{r4, r5, r6, r7}
 80002c2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80002c6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80002ca:	f022 0407 	bic.w	r4, r2, #7
 80002ce:	f07f 0700 	mvns.w	r7, #0
 80002d2:	2300      	movs	r3, #0
 80002d4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80002d8:	3c08      	subs	r4, #8
 80002da:	ea85 0501 	eor.w	r5, r5, r1
 80002de:	ea86 0601 	eor.w	r6, r6, r1
 80002e2:	fa85 f547 	uadd8	r5, r5, r7
 80002e6:	faa3 f587 	sel	r5, r3, r7
 80002ea:	fa86 f647 	uadd8	r6, r6, r7
 80002ee:	faa5 f687 	sel	r6, r5, r7
 80002f2:	b98e      	cbnz	r6, 8000318 <memchr+0x78>
 80002f4:	d1ee      	bne.n	80002d4 <memchr+0x34>
 80002f6:	bcf0      	pop	{r4, r5, r6, r7}
 80002f8:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002fc:	f002 0207 	and.w	r2, r2, #7
 8000300:	b132      	cbz	r2, 8000310 <memchr+0x70>
 8000302:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000306:	3a01      	subs	r2, #1
 8000308:	ea83 0301 	eor.w	r3, r3, r1
 800030c:	b113      	cbz	r3, 8000314 <memchr+0x74>
 800030e:	d1f8      	bne.n	8000302 <memchr+0x62>
 8000310:	2000      	movs	r0, #0
 8000312:	4770      	bx	lr
 8000314:	3801      	subs	r0, #1
 8000316:	4770      	bx	lr
 8000318:	2d00      	cmp	r5, #0
 800031a:	bf06      	itte	eq
 800031c:	4635      	moveq	r5, r6
 800031e:	3803      	subeq	r0, #3
 8000320:	3807      	subne	r0, #7
 8000322:	f015 0f01 	tst.w	r5, #1
 8000326:	d107      	bne.n	8000338 <memchr+0x98>
 8000328:	3001      	adds	r0, #1
 800032a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800032e:	bf02      	ittt	eq
 8000330:	3001      	addeq	r0, #1
 8000332:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000336:	3001      	addeq	r0, #1
 8000338:	bcf0      	pop	{r4, r5, r6, r7}
 800033a:	3801      	subs	r0, #1
 800033c:	4770      	bx	lr
 800033e:	bf00      	nop

08000340 <__aeabi_uldivmod>:
 8000340:	b953      	cbnz	r3, 8000358 <__aeabi_uldivmod+0x18>
 8000342:	b94a      	cbnz	r2, 8000358 <__aeabi_uldivmod+0x18>
 8000344:	2900      	cmp	r1, #0
 8000346:	bf08      	it	eq
 8000348:	2800      	cmpeq	r0, #0
 800034a:	bf1c      	itt	ne
 800034c:	f04f 31ff 	movne.w	r1, #4294967295
 8000350:	f04f 30ff 	movne.w	r0, #4294967295
 8000354:	f000 b80c 	b.w	8000370 <__aeabi_idiv0>
 8000358:	f1ad 0c08 	sub.w	ip, sp, #8
 800035c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000360:	f008 faea 	bl	8008938 <__udivmoddi4>
 8000364:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000368:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800036c:	b004      	add	sp, #16
 800036e:	4770      	bx	lr

08000370 <__aeabi_idiv0>:
 8000370:	4770      	bx	lr
 8000372:	bf00      	nop

08000374 <__do_global_dtors_aux>:
 8000374:	b510      	push	{r4, lr}
 8000376:	4c05      	ldr	r4, [pc, #20]	@ (800038c <__do_global_dtors_aux+0x18>)
 8000378:	7823      	ldrb	r3, [r4, #0]
 800037a:	b933      	cbnz	r3, 800038a <__do_global_dtors_aux+0x16>
 800037c:	4b04      	ldr	r3, [pc, #16]	@ (8000390 <__do_global_dtors_aux+0x1c>)
 800037e:	b113      	cbz	r3, 8000386 <__do_global_dtors_aux+0x12>
 8000380:	4804      	ldr	r0, [pc, #16]	@ (8000394 <__do_global_dtors_aux+0x20>)
 8000382:	f3af 8000 	nop.w
 8000386:	2301      	movs	r3, #1
 8000388:	7023      	strb	r3, [r4, #0]
 800038a:	bd10      	pop	{r4, pc}
 800038c:	2000015c 	.word	0x2000015c
 8000390:	00000000 	.word	0x00000000
 8000394:	08008c30 	.word	0x08008c30

08000398 <frame_dummy>:
 8000398:	b508      	push	{r3, lr}
 800039a:	4b03      	ldr	r3, [pc, #12]	@ (80003a8 <frame_dummy+0x10>)
 800039c:	b11b      	cbz	r3, 80003a6 <frame_dummy+0xe>
 800039e:	4903      	ldr	r1, [pc, #12]	@ (80003ac <frame_dummy+0x14>)
 80003a0:	4803      	ldr	r0, [pc, #12]	@ (80003b0 <frame_dummy+0x18>)
 80003a2:	f3af 8000 	nop.w
 80003a6:	bd08      	pop	{r3, pc}
 80003a8:	00000000 	.word	0x00000000
 80003ac:	20000160 	.word	0x20000160
 80003b0:	08008c30 	.word	0x08008c30

080003b4 <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 80003b4:	b530      	push	{r4, r5, lr}
 80003b6:	b085      	sub	sp, #20
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 80003b8:	2400      	movs	r4, #0
 80003ba:	9400      	str	r4, [sp, #0]
 80003bc:	9401      	str	r4, [sp, #4]
 80003be:	9402      	str	r4, [sp, #8]
 80003c0:	9403      	str	r4, [sp, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 80003c2:	f000 fc59 	bl	8000c78 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 80003c6:	2301      	movs	r3, #1
 80003c8:	f88d 3000 	strb.w	r3, [sp]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 80003cc:	f88d 4001 	strb.w	r4, [sp, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 80003d0:	9401      	str	r4, [sp, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 80003d2:	221f      	movs	r2, #31
 80003d4:	f88d 2008 	strb.w	r2, [sp, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 80003d8:	2287      	movs	r2, #135	@ 0x87
 80003da:	f88d 2009 	strb.w	r2, [sp, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 80003de:	f88d 400a 	strb.w	r4, [sp, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 80003e2:	f88d 400b 	strb.w	r4, [sp, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 80003e6:	f88d 300c 	strb.w	r3, [sp, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 80003ea:	f88d 300d 	strb.w	r3, [sp, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 80003ee:	f88d 400e 	strb.w	r4, [sp, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 80003f2:	f88d 400f 	strb.w	r4, [sp, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 80003f6:	4668      	mov	r0, sp
 80003f8:	f000 fc5c 	bl	8000cb4 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 80003fc:	2004      	movs	r0, #4
 80003fe:	f000 fc49 	bl	8000c94 <HAL_MPU_Enable>

}
 8000402:	b005      	add	sp, #20
 8000404:	bd30      	pop	{r4, r5, pc}
	...

08000408 <MX_GPIO_Init>:
{
 8000408:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800040c:	b08c      	sub	sp, #48	@ 0x30
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800040e:	ad07      	add	r5, sp, #28
 8000410:	2400      	movs	r4, #0
 8000412:	9407      	str	r4, [sp, #28]
 8000414:	9408      	str	r4, [sp, #32]
 8000416:	9409      	str	r4, [sp, #36]	@ 0x24
 8000418:	940a      	str	r4, [sp, #40]	@ 0x28
 800041a:	940b      	str	r4, [sp, #44]	@ 0x2c
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800041c:	4b52      	ldr	r3, [pc, #328]	@ (8000568 <MX_GPIO_Init+0x160>)
 800041e:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8000422:	f042 0210 	orr.w	r2, r2, #16
 8000426:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 800042a:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 800042e:	f002 0210 	and.w	r2, r2, #16
 8000432:	9201      	str	r2, [sp, #4]
 8000434:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000436:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 800043a:	f042 0204 	orr.w	r2, r2, #4
 800043e:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 8000442:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8000446:	f002 0204 	and.w	r2, r2, #4
 800044a:	9202      	str	r2, [sp, #8]
 800044c:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800044e:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8000452:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8000456:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 800045a:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 800045e:	f002 0280 	and.w	r2, r2, #128	@ 0x80
 8000462:	9203      	str	r2, [sp, #12]
 8000464:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000466:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 800046a:	f042 0201 	orr.w	r2, r2, #1
 800046e:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 8000472:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8000476:	f002 0201 	and.w	r2, r2, #1
 800047a:	9204      	str	r2, [sp, #16]
 800047c:	9a04      	ldr	r2, [sp, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800047e:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8000482:	f042 0202 	orr.w	r2, r2, #2
 8000486:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 800048a:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 800048e:	f002 0202 	and.w	r2, r2, #2
 8000492:	9205      	str	r2, [sp, #20]
 8000494:	9a05      	ldr	r2, [sp, #20]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000496:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 800049a:	f042 0208 	orr.w	r2, r2, #8
 800049e:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 80004a2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80004a6:	f003 0308 	and.w	r3, r3, #8
 80004aa:	9306      	str	r3, [sp, #24]
 80004ac:	9b06      	ldr	r3, [sp, #24]
  HAL_GPIO_WritePin(TPU_SELECT_GPIO_Port, TPU_SELECT_Pin, GPIO_PIN_RESET);
 80004ae:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8000570 <MX_GPIO_Init+0x168>
 80004b2:	4622      	mov	r2, r4
 80004b4:	2110      	movs	r1, #16
 80004b6:	4650      	mov	r0, sl
 80004b8:	f000 ff6c 	bl	8001394 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, MAG_CS_Pin|MPU_R_Pin|MPU_G_Pin|MPU_B_Pin
 80004bc:	4f2b      	ldr	r7, [pc, #172]	@ (800056c <MX_GPIO_Init+0x164>)
 80004be:	4622      	mov	r2, r4
 80004c0:	f247 2102 	movw	r1, #29186	@ 0x7202
 80004c4:	4638      	mov	r0, r7
 80004c6:	f000 ff65 	bl	8001394 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOE, IMU1_INT_Pin|IMU1_CS_Pin|IMU2_INT_Pin, GPIO_PIN_RESET);
 80004ca:	f8df 80a8 	ldr.w	r8, [pc, #168]	@ 8000574 <MX_GPIO_Init+0x16c>
 80004ce:	4622      	mov	r2, r4
 80004d0:	f44f 51e0 	mov.w	r1, #7168	@ 0x1c00
 80004d4:	4640      	mov	r0, r8
 80004d6:	f000 ff5d 	bl	8001394 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOD, MPU_CAN_S_Pin|BMP_CS_Pin|BMP_INT_Pin|ICP_CS_Pin
 80004da:	f8df 909c 	ldr.w	r9, [pc, #156]	@ 8000578 <MX_GPIO_Init+0x170>
 80004de:	4622      	mov	r2, r4
 80004e0:	217c      	movs	r1, #124	@ 0x7c
 80004e2:	4648      	mov	r0, r9
 80004e4:	f000 ff56 	bl	8001394 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = TPU_SELECT_Pin;
 80004e8:	2310      	movs	r3, #16
 80004ea:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80004ec:	2601      	movs	r6, #1
 80004ee:	9608      	str	r6, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004f0:	9409      	str	r4, [sp, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80004f2:	940a      	str	r4, [sp, #40]	@ 0x28
  HAL_GPIO_Init(TPU_SELECT_GPIO_Port, &GPIO_InitStruct);
 80004f4:	4629      	mov	r1, r5
 80004f6:	4650      	mov	r0, sl
 80004f8:	f000 fe3c 	bl	8001174 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = MAG_CS_Pin|MPU_B_Pin|SPU_SELECT_Pin;
 80004fc:	f244 2302 	movw	r3, #16898	@ 0x4202
 8000500:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000502:	9608      	str	r6, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000504:	9409      	str	r4, [sp, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000506:	940a      	str	r4, [sp, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000508:	4629      	mov	r1, r5
 800050a:	4638      	mov	r0, r7
 800050c:	f000 fe32 	bl	8001174 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = IMU1_INT_Pin|IMU1_CS_Pin|IMU2_INT_Pin;
 8000510:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 8000514:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000516:	9608      	str	r6, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000518:	9409      	str	r4, [sp, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800051a:	940a      	str	r4, [sp, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800051c:	4629      	mov	r1, r5
 800051e:	4640      	mov	r0, r8
 8000520:	f000 fe28 	bl	8001174 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = IMU2_CS_Pin|IMU3_INT_Pin|IMU3_CS_Pin;
 8000524:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 8000528:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800052a:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800052e:	9308      	str	r3, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000530:	9409      	str	r4, [sp, #36]	@ 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000532:	4629      	mov	r1, r5
 8000534:	4640      	mov	r0, r8
 8000536:	f000 fe1d 	bl	8001174 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = MPU_R_Pin|MPU_G_Pin;
 800053a:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 800053e:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8000540:	2311      	movs	r3, #17
 8000542:	9308      	str	r3, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000544:	9409      	str	r4, [sp, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000546:	940a      	str	r4, [sp, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000548:	4629      	mov	r1, r5
 800054a:	4638      	mov	r0, r7
 800054c:	f000 fe12 	bl	8001174 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = MPU_CAN_S_Pin|BMP_CS_Pin|BMP_INT_Pin|ICP_CS_Pin
 8000550:	237c      	movs	r3, #124	@ 0x7c
 8000552:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000554:	9608      	str	r6, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000556:	9409      	str	r4, [sp, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000558:	940a      	str	r4, [sp, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800055a:	4629      	mov	r1, r5
 800055c:	4648      	mov	r0, r9
 800055e:	f000 fe09 	bl	8001174 <HAL_GPIO_Init>
}
 8000562:	b00c      	add	sp, #48	@ 0x30
 8000564:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000568:	58024400 	.word	0x58024400
 800056c:	58020400 	.word	0x58020400
 8000570:	58020800 	.word	0x58020800
 8000574:	58021000 	.word	0x58021000
 8000578:	58020c00 	.word	0x58020c00

0800057c <Error_Handler>:
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800057c:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800057e:	e7fe      	b.n	800057e <Error_Handler+0x2>

08000580 <MX_SPI1_Init>:
{
 8000580:	b508      	push	{r3, lr}
  hspi1.Instance = SPI1;
 8000582:	4813      	ldr	r0, [pc, #76]	@ (80005d0 <MX_SPI1_Init+0x50>)
 8000584:	4b13      	ldr	r3, [pc, #76]	@ (80005d4 <MX_SPI1_Init+0x54>)
 8000586:	6003      	str	r3, [r0, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000588:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800058c:	6043      	str	r3, [r0, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800058e:	2300      	movs	r3, #0
 8000590:	6083      	str	r3, [r0, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
 8000592:	2203      	movs	r2, #3
 8000594:	60c2      	str	r2, [r0, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000596:	6103      	str	r3, [r0, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000598:	6143      	str	r3, [r0, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800059a:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 800059e:	6182      	str	r2, [r0, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80005a0:	61c3      	str	r3, [r0, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80005a2:	6203      	str	r3, [r0, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80005a4:	6243      	str	r3, [r0, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80005a6:	6283      	str	r3, [r0, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 0x0;
 80005a8:	62c3      	str	r3, [r0, #44]	@ 0x2c
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80005aa:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80005ae:	6342      	str	r2, [r0, #52]	@ 0x34
  hspi1.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 80005b0:	6383      	str	r3, [r0, #56]	@ 0x38
  hspi1.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 80005b2:	63c3      	str	r3, [r0, #60]	@ 0x3c
  hspi1.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 80005b4:	6403      	str	r3, [r0, #64]	@ 0x40
  hspi1.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 80005b6:	6443      	str	r3, [r0, #68]	@ 0x44
  hspi1.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 80005b8:	6483      	str	r3, [r0, #72]	@ 0x48
  hspi1.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 80005ba:	64c3      	str	r3, [r0, #76]	@ 0x4c
  hspi1.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 80005bc:	6503      	str	r3, [r0, #80]	@ 0x50
  hspi1.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 80005be:	6543      	str	r3, [r0, #84]	@ 0x54
  hspi1.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 80005c0:	6583      	str	r3, [r0, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80005c2:	f003 fec9 	bl	8004358 <HAL_SPI_Init>
 80005c6:	b900      	cbnz	r0, 80005ca <MX_SPI1_Init+0x4a>
}
 80005c8:	bd08      	pop	{r3, pc}
    Error_Handler();
 80005ca:	f7ff ffd7 	bl	800057c <Error_Handler>
 80005ce:	bf00      	nop
 80005d0:	2000052c 	.word	0x2000052c
 80005d4:	40013000 	.word	0x40013000

080005d8 <MX_SPI3_Init>:
{
 80005d8:	b508      	push	{r3, lr}
  hspi3.Instance = SPI3;
 80005da:	4813      	ldr	r0, [pc, #76]	@ (8000628 <MX_SPI3_Init+0x50>)
 80005dc:	4b13      	ldr	r3, [pc, #76]	@ (800062c <MX_SPI3_Init+0x54>)
 80005de:	6003      	str	r3, [r0, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 80005e0:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80005e4:	6043      	str	r3, [r0, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 80005e6:	2300      	movs	r3, #0
 80005e8:	6083      	str	r3, [r0, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_4BIT;
 80005ea:	2203      	movs	r2, #3
 80005ec:	60c2      	str	r2, [r0, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 80005ee:	6103      	str	r3, [r0, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 80005f0:	6143      	str	r3, [r0, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 80005f2:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 80005f6:	6182      	str	r2, [r0, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80005f8:	61c3      	str	r3, [r0, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80005fa:	6203      	str	r3, [r0, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 80005fc:	6243      	str	r3, [r0, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80005fe:	6283      	str	r3, [r0, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 0x0;
 8000600:	62c3      	str	r3, [r0, #44]	@ 0x2c
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000602:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000606:	6342      	str	r2, [r0, #52]	@ 0x34
  hspi3.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8000608:	6383      	str	r3, [r0, #56]	@ 0x38
  hspi3.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 800060a:	63c3      	str	r3, [r0, #60]	@ 0x3c
  hspi3.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 800060c:	6403      	str	r3, [r0, #64]	@ 0x40
  hspi3.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 800060e:	6443      	str	r3, [r0, #68]	@ 0x44
  hspi3.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8000610:	6483      	str	r3, [r0, #72]	@ 0x48
  hspi3.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8000612:	64c3      	str	r3, [r0, #76]	@ 0x4c
  hspi3.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8000614:	6503      	str	r3, [r0, #80]	@ 0x50
  hspi3.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8000616:	6543      	str	r3, [r0, #84]	@ 0x54
  hspi3.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8000618:	6583      	str	r3, [r0, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 800061a:	f003 fe9d 	bl	8004358 <HAL_SPI_Init>
 800061e:	b900      	cbnz	r0, 8000622 <MX_SPI3_Init+0x4a>
}
 8000620:	bd08      	pop	{r3, pc}
    Error_Handler();
 8000622:	f7ff ffab 	bl	800057c <Error_Handler>
 8000626:	bf00      	nop
 8000628:	200004a4 	.word	0x200004a4
 800062c:	40003c00 	.word	0x40003c00

08000630 <MX_SPI4_Init>:
{
 8000630:	b508      	push	{r3, lr}
  hspi4.Instance = SPI4;
 8000632:	4813      	ldr	r0, [pc, #76]	@ (8000680 <MX_SPI4_Init+0x50>)
 8000634:	4b13      	ldr	r3, [pc, #76]	@ (8000684 <MX_SPI4_Init+0x54>)
 8000636:	6003      	str	r3, [r0, #0]
  hspi4.Init.Mode = SPI_MODE_MASTER;
 8000638:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800063c:	6043      	str	r3, [r0, #4]
  hspi4.Init.Direction = SPI_DIRECTION_2LINES;
 800063e:	2300      	movs	r3, #0
 8000640:	6083      	str	r3, [r0, #8]
  hspi4.Init.DataSize = SPI_DATASIZE_4BIT;
 8000642:	2203      	movs	r2, #3
 8000644:	60c2      	str	r2, [r0, #12]
  hspi4.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000646:	6103      	str	r3, [r0, #16]
  hspi4.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000648:	6143      	str	r3, [r0, #20]
  hspi4.Init.NSS = SPI_NSS_SOFT;
 800064a:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 800064e:	6182      	str	r2, [r0, #24]
  hspi4.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000650:	61c3      	str	r3, [r0, #28]
  hspi4.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000652:	6203      	str	r3, [r0, #32]
  hspi4.Init.TIMode = SPI_TIMODE_DISABLE;
 8000654:	6243      	str	r3, [r0, #36]	@ 0x24
  hspi4.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000656:	6283      	str	r3, [r0, #40]	@ 0x28
  hspi4.Init.CRCPolynomial = 0x0;
 8000658:	62c3      	str	r3, [r0, #44]	@ 0x2c
  hspi4.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800065a:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800065e:	6342      	str	r2, [r0, #52]	@ 0x34
  hspi4.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8000660:	6383      	str	r3, [r0, #56]	@ 0x38
  hspi4.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8000662:	63c3      	str	r3, [r0, #60]	@ 0x3c
  hspi4.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8000664:	6403      	str	r3, [r0, #64]	@ 0x40
  hspi4.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8000666:	6443      	str	r3, [r0, #68]	@ 0x44
  hspi4.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8000668:	6483      	str	r3, [r0, #72]	@ 0x48
  hspi4.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 800066a:	64c3      	str	r3, [r0, #76]	@ 0x4c
  hspi4.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 800066c:	6503      	str	r3, [r0, #80]	@ 0x50
  hspi4.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 800066e:	6543      	str	r3, [r0, #84]	@ 0x54
  hspi4.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8000670:	6583      	str	r3, [r0, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi4) != HAL_OK)
 8000672:	f003 fe71 	bl	8004358 <HAL_SPI_Init>
 8000676:	b900      	cbnz	r0, 800067a <MX_SPI4_Init+0x4a>
}
 8000678:	bd08      	pop	{r3, pc}
    Error_Handler();
 800067a:	f7ff ff7f 	bl	800057c <Error_Handler>
 800067e:	bf00      	nop
 8000680:	2000041c 	.word	0x2000041c
 8000684:	40013400 	.word	0x40013400

08000688 <MX_SPI6_Init>:
{
 8000688:	b508      	push	{r3, lr}
  hspi6.Instance = SPI6;
 800068a:	4813      	ldr	r0, [pc, #76]	@ (80006d8 <MX_SPI6_Init+0x50>)
 800068c:	4b13      	ldr	r3, [pc, #76]	@ (80006dc <MX_SPI6_Init+0x54>)
 800068e:	6003      	str	r3, [r0, #0]
  hspi6.Init.Mode = SPI_MODE_MASTER;
 8000690:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8000694:	6043      	str	r3, [r0, #4]
  hspi6.Init.Direction = SPI_DIRECTION_2LINES;
 8000696:	2300      	movs	r3, #0
 8000698:	6083      	str	r3, [r0, #8]
  hspi6.Init.DataSize = SPI_DATASIZE_4BIT;
 800069a:	2203      	movs	r2, #3
 800069c:	60c2      	str	r2, [r0, #12]
  hspi6.Init.CLKPolarity = SPI_POLARITY_LOW;
 800069e:	6103      	str	r3, [r0, #16]
  hspi6.Init.CLKPhase = SPI_PHASE_1EDGE;
 80006a0:	6143      	str	r3, [r0, #20]
  hspi6.Init.NSS = SPI_NSS_SOFT;
 80006a2:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 80006a6:	6182      	str	r2, [r0, #24]
  hspi6.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80006a8:	61c3      	str	r3, [r0, #28]
  hspi6.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80006aa:	6203      	str	r3, [r0, #32]
  hspi6.Init.TIMode = SPI_TIMODE_DISABLE;
 80006ac:	6243      	str	r3, [r0, #36]	@ 0x24
  hspi6.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80006ae:	6283      	str	r3, [r0, #40]	@ 0x28
  hspi6.Init.CRCPolynomial = 0x0;
 80006b0:	62c3      	str	r3, [r0, #44]	@ 0x2c
  hspi6.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80006b2:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80006b6:	6342      	str	r2, [r0, #52]	@ 0x34
  hspi6.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 80006b8:	6383      	str	r3, [r0, #56]	@ 0x38
  hspi6.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 80006ba:	63c3      	str	r3, [r0, #60]	@ 0x3c
  hspi6.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 80006bc:	6403      	str	r3, [r0, #64]	@ 0x40
  hspi6.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 80006be:	6443      	str	r3, [r0, #68]	@ 0x44
  hspi6.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 80006c0:	6483      	str	r3, [r0, #72]	@ 0x48
  hspi6.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 80006c2:	64c3      	str	r3, [r0, #76]	@ 0x4c
  hspi6.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 80006c4:	6503      	str	r3, [r0, #80]	@ 0x50
  hspi6.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 80006c6:	6543      	str	r3, [r0, #84]	@ 0x54
  hspi6.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 80006c8:	6583      	str	r3, [r0, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi6) != HAL_OK)
 80006ca:	f003 fe45 	bl	8004358 <HAL_SPI_Init>
 80006ce:	b900      	cbnz	r0, 80006d2 <MX_SPI6_Init+0x4a>
}
 80006d0:	bd08      	pop	{r3, pc}
    Error_Handler();
 80006d2:	f7ff ff53 	bl	800057c <Error_Handler>
 80006d6:	bf00      	nop
 80006d8:	20000394 	.word	0x20000394
 80006dc:	58001400 	.word	0x58001400

080006e0 <MX_UART8_Init>:
{
 80006e0:	b508      	push	{r3, lr}
  huart8.Instance = UART8;
 80006e2:	4816      	ldr	r0, [pc, #88]	@ (800073c <MX_UART8_Init+0x5c>)
 80006e4:	4b16      	ldr	r3, [pc, #88]	@ (8000740 <MX_UART8_Init+0x60>)
 80006e6:	6003      	str	r3, [r0, #0]
  huart8.Init.BaudRate = 115200;
 80006e8:	f44f 33e1 	mov.w	r3, #115200	@ 0x1c200
 80006ec:	6043      	str	r3, [r0, #4]
  huart8.Init.WordLength = UART_WORDLENGTH_8B;
 80006ee:	2100      	movs	r1, #0
 80006f0:	6081      	str	r1, [r0, #8]
  huart8.Init.StopBits = UART_STOPBITS_1;
 80006f2:	60c1      	str	r1, [r0, #12]
  huart8.Init.Parity = UART_PARITY_NONE;
 80006f4:	6101      	str	r1, [r0, #16]
  huart8.Init.Mode = UART_MODE_TX_RX;
 80006f6:	230c      	movs	r3, #12
 80006f8:	6143      	str	r3, [r0, #20]
  huart8.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80006fa:	6181      	str	r1, [r0, #24]
  huart8.Init.OverSampling = UART_OVERSAMPLING_16;
 80006fc:	61c1      	str	r1, [r0, #28]
  huart8.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80006fe:	6201      	str	r1, [r0, #32]
  huart8.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000700:	6241      	str	r1, [r0, #36]	@ 0x24
  huart8.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000702:	6281      	str	r1, [r0, #40]	@ 0x28
  if (HAL_MultiProcessor_Init(&huart8, 0, UART_WAKEUPMETHOD_IDLELINE) != HAL_OK)
 8000704:	460a      	mov	r2, r1
 8000706:	f004 fee1 	bl	80054cc <HAL_MultiProcessor_Init>
 800070a:	b970      	cbnz	r0, 800072a <MX_UART8_Init+0x4a>
  if (HAL_UARTEx_SetTxFifoThreshold(&huart8, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800070c:	2100      	movs	r1, #0
 800070e:	480b      	ldr	r0, [pc, #44]	@ (800073c <MX_UART8_Init+0x5c>)
 8000710:	f004 ff69 	bl	80055e6 <HAL_UARTEx_SetTxFifoThreshold>
 8000714:	b958      	cbnz	r0, 800072e <MX_UART8_Init+0x4e>
  if (HAL_UARTEx_SetRxFifoThreshold(&huart8, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000716:	2100      	movs	r1, #0
 8000718:	4808      	ldr	r0, [pc, #32]	@ (800073c <MX_UART8_Init+0x5c>)
 800071a:	f004 ff89 	bl	8005630 <HAL_UARTEx_SetRxFifoThreshold>
 800071e:	b940      	cbnz	r0, 8000732 <MX_UART8_Init+0x52>
  if (HAL_UARTEx_DisableFifoMode(&huart8) != HAL_OK)
 8000720:	4806      	ldr	r0, [pc, #24]	@ (800073c <MX_UART8_Init+0x5c>)
 8000722:	f004 ff41 	bl	80055a8 <HAL_UARTEx_DisableFifoMode>
 8000726:	b930      	cbnz	r0, 8000736 <MX_UART8_Init+0x56>
}
 8000728:	bd08      	pop	{r3, pc}
    Error_Handler();
 800072a:	f7ff ff27 	bl	800057c <Error_Handler>
    Error_Handler();
 800072e:	f7ff ff25 	bl	800057c <Error_Handler>
    Error_Handler();
 8000732:	f7ff ff23 	bl	800057c <Error_Handler>
    Error_Handler();
 8000736:	f7ff ff21 	bl	800057c <Error_Handler>
 800073a:	bf00      	nop
 800073c:	20000220 	.word	0x20000220
 8000740:	40007c00 	.word	0x40007c00

08000744 <MX_WWDG1_Init>:
{
 8000744:	b508      	push	{r3, lr}
  hwwdg1.Instance = WWDG1;
 8000746:	4807      	ldr	r0, [pc, #28]	@ (8000764 <MX_WWDG1_Init+0x20>)
 8000748:	4b07      	ldr	r3, [pc, #28]	@ (8000768 <MX_WWDG1_Init+0x24>)
 800074a:	6003      	str	r3, [r0, #0]
  hwwdg1.Init.Prescaler = WWDG_PRESCALER_1;
 800074c:	2300      	movs	r3, #0
 800074e:	6043      	str	r3, [r0, #4]
  hwwdg1.Init.Window = 64;
 8000750:	2240      	movs	r2, #64	@ 0x40
 8000752:	6082      	str	r2, [r0, #8]
  hwwdg1.Init.Counter = 64;
 8000754:	60c2      	str	r2, [r0, #12]
  hwwdg1.Init.EWIMode = WWDG_EWI_DISABLE;
 8000756:	6103      	str	r3, [r0, #16]
  if (HAL_WWDG_Init(&hwwdg1) != HAL_OK)
 8000758:	f004 ff8f 	bl	800567a <HAL_WWDG_Init>
 800075c:	b900      	cbnz	r0, 8000760 <MX_WWDG1_Init+0x1c>
}
 800075e:	bd08      	pop	{r3, pc}
    Error_Handler();
 8000760:	f7ff ff0c 	bl	800057c <Error_Handler>
 8000764:	20000178 	.word	0x20000178
 8000768:	50003000 	.word	0x50003000

0800076c <MX_UART4_Init>:
{
 800076c:	b508      	push	{r3, lr}
  huart4.Instance = UART4;
 800076e:	4816      	ldr	r0, [pc, #88]	@ (80007c8 <MX_UART4_Init+0x5c>)
 8000770:	4b16      	ldr	r3, [pc, #88]	@ (80007cc <MX_UART4_Init+0x60>)
 8000772:	6003      	str	r3, [r0, #0]
  huart4.Init.BaudRate = 115200;
 8000774:	f44f 33e1 	mov.w	r3, #115200	@ 0x1c200
 8000778:	6043      	str	r3, [r0, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 800077a:	2100      	movs	r1, #0
 800077c:	6081      	str	r1, [r0, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 800077e:	60c1      	str	r1, [r0, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8000780:	6101      	str	r1, [r0, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8000782:	230c      	movs	r3, #12
 8000784:	6143      	str	r3, [r0, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000786:	6181      	str	r1, [r0, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8000788:	61c1      	str	r1, [r0, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800078a:	6201      	str	r1, [r0, #32]
  huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800078c:	6241      	str	r1, [r0, #36]	@ 0x24
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800078e:	6281      	str	r1, [r0, #40]	@ 0x28
  if (HAL_MultiProcessor_Init(&huart4, 0, UART_WAKEUPMETHOD_IDLELINE) != HAL_OK)
 8000790:	460a      	mov	r2, r1
 8000792:	f004 fe9b 	bl	80054cc <HAL_MultiProcessor_Init>
 8000796:	b970      	cbnz	r0, 80007b6 <MX_UART4_Init+0x4a>
  if (HAL_UARTEx_SetTxFifoThreshold(&huart4, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000798:	2100      	movs	r1, #0
 800079a:	480b      	ldr	r0, [pc, #44]	@ (80007c8 <MX_UART4_Init+0x5c>)
 800079c:	f004 ff23 	bl	80055e6 <HAL_UARTEx_SetTxFifoThreshold>
 80007a0:	b958      	cbnz	r0, 80007ba <MX_UART4_Init+0x4e>
  if (HAL_UARTEx_SetRxFifoThreshold(&huart4, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80007a2:	2100      	movs	r1, #0
 80007a4:	4808      	ldr	r0, [pc, #32]	@ (80007c8 <MX_UART4_Init+0x5c>)
 80007a6:	f004 ff43 	bl	8005630 <HAL_UARTEx_SetRxFifoThreshold>
 80007aa:	b940      	cbnz	r0, 80007be <MX_UART4_Init+0x52>
  if (HAL_UARTEx_DisableFifoMode(&huart4) != HAL_OK)
 80007ac:	4806      	ldr	r0, [pc, #24]	@ (80007c8 <MX_UART4_Init+0x5c>)
 80007ae:	f004 fefb 	bl	80055a8 <HAL_UARTEx_DisableFifoMode>
 80007b2:	b930      	cbnz	r0, 80007c2 <MX_UART4_Init+0x56>
}
 80007b4:	bd08      	pop	{r3, pc}
    Error_Handler();
 80007b6:	f7ff fee1 	bl	800057c <Error_Handler>
    Error_Handler();
 80007ba:	f7ff fedf 	bl	800057c <Error_Handler>
    Error_Handler();
 80007be:	f7ff fedd 	bl	800057c <Error_Handler>
    Error_Handler();
 80007c2:	f7ff fedb 	bl	800057c <Error_Handler>
 80007c6:	bf00      	nop
 80007c8:	200002b4 	.word	0x200002b4
 80007cc:	40004c00 	.word	0x40004c00

080007d0 <MX_FDCAN1_Init>:
{
 80007d0:	b508      	push	{r3, lr}
  hfdcan1.Instance = FDCAN1;
 80007d2:	4814      	ldr	r0, [pc, #80]	@ (8000824 <MX_FDCAN1_Init+0x54>)
 80007d4:	4b14      	ldr	r3, [pc, #80]	@ (8000828 <MX_FDCAN1_Init+0x58>)
 80007d6:	6003      	str	r3, [r0, #0]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 80007d8:	2300      	movs	r3, #0
 80007da:	6083      	str	r3, [r0, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 80007dc:	60c3      	str	r3, [r0, #12]
  hfdcan1.Init.AutoRetransmission = DISABLE;
 80007de:	7403      	strb	r3, [r0, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 80007e0:	7443      	strb	r3, [r0, #17]
  hfdcan1.Init.ProtocolException = DISABLE;
 80007e2:	7483      	strb	r3, [r0, #18]
  hfdcan1.Init.NominalPrescaler = 16;
 80007e4:	2210      	movs	r2, #16
 80007e6:	6142      	str	r2, [r0, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 1;
 80007e8:	2201      	movs	r2, #1
 80007ea:	6182      	str	r2, [r0, #24]
  hfdcan1.Init.NominalTimeSeg1 = 1;
 80007ec:	61c2      	str	r2, [r0, #28]
  hfdcan1.Init.NominalTimeSeg2 = 1;
 80007ee:	6202      	str	r2, [r0, #32]
  hfdcan1.Init.DataPrescaler = 1;
 80007f0:	6242      	str	r2, [r0, #36]	@ 0x24
  hfdcan1.Init.DataSyncJumpWidth = 1;
 80007f2:	6282      	str	r2, [r0, #40]	@ 0x28
  hfdcan1.Init.DataTimeSeg1 = 1;
 80007f4:	62c2      	str	r2, [r0, #44]	@ 0x2c
  hfdcan1.Init.DataTimeSeg2 = 1;
 80007f6:	6302      	str	r2, [r0, #48]	@ 0x30
  hfdcan1.Init.MessageRAMOffset = 0;
 80007f8:	6343      	str	r3, [r0, #52]	@ 0x34
  hfdcan1.Init.StdFiltersNbr = 0;
 80007fa:	6383      	str	r3, [r0, #56]	@ 0x38
  hfdcan1.Init.ExtFiltersNbr = 0;
 80007fc:	63c3      	str	r3, [r0, #60]	@ 0x3c
  hfdcan1.Init.RxFifo0ElmtsNbr = 0;
 80007fe:	6403      	str	r3, [r0, #64]	@ 0x40
  hfdcan1.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_8;
 8000800:	2204      	movs	r2, #4
 8000802:	6442      	str	r2, [r0, #68]	@ 0x44
  hfdcan1.Init.RxFifo1ElmtsNbr = 0;
 8000804:	6483      	str	r3, [r0, #72]	@ 0x48
  hfdcan1.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_8;
 8000806:	64c2      	str	r2, [r0, #76]	@ 0x4c
  hfdcan1.Init.RxBuffersNbr = 0;
 8000808:	6503      	str	r3, [r0, #80]	@ 0x50
  hfdcan1.Init.RxBufferSize = FDCAN_DATA_BYTES_8;
 800080a:	6542      	str	r2, [r0, #84]	@ 0x54
  hfdcan1.Init.TxEventsNbr = 0;
 800080c:	6583      	str	r3, [r0, #88]	@ 0x58
  hfdcan1.Init.TxBuffersNbr = 0;
 800080e:	65c3      	str	r3, [r0, #92]	@ 0x5c
  hfdcan1.Init.TxFifoQueueElmtsNbr = 0;
 8000810:	6603      	str	r3, [r0, #96]	@ 0x60
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8000812:	6643      	str	r3, [r0, #100]	@ 0x64
  hfdcan1.Init.TxElmtSize = FDCAN_DATA_BYTES_8;
 8000814:	6682      	str	r2, [r0, #104]	@ 0x68
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 8000816:	f000 fb63 	bl	8000ee0 <HAL_FDCAN_Init>
 800081a:	b900      	cbnz	r0, 800081e <MX_FDCAN1_Init+0x4e>
}
 800081c:	bd08      	pop	{r3, pc}
    Error_Handler();
 800081e:	f7ff fead 	bl	800057c <Error_Handler>
 8000822:	bf00      	nop
 8000824:	200005b4 	.word	0x200005b4
 8000828:	4000a000 	.word	0x4000a000

0800082c <MX_USART1_UART_Init>:
{
 800082c:	b508      	push	{r3, lr}
  huart1.Instance = USART1;
 800082e:	4815      	ldr	r0, [pc, #84]	@ (8000884 <MX_USART1_UART_Init+0x58>)
 8000830:	4b15      	ldr	r3, [pc, #84]	@ (8000888 <MX_USART1_UART_Init+0x5c>)
 8000832:	6003      	str	r3, [r0, #0]
  huart1.Init.BaudRate = 115200;
 8000834:	f44f 33e1 	mov.w	r3, #115200	@ 0x1c200
 8000838:	6043      	str	r3, [r0, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800083a:	2300      	movs	r3, #0
 800083c:	6083      	str	r3, [r0, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800083e:	60c3      	str	r3, [r0, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000840:	6103      	str	r3, [r0, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000842:	220c      	movs	r2, #12
 8000844:	6142      	str	r2, [r0, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000846:	6183      	str	r3, [r0, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000848:	61c3      	str	r3, [r0, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800084a:	6203      	str	r3, [r0, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800084c:	6243      	str	r3, [r0, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800084e:	6283      	str	r3, [r0, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000850:	f004 fe09 	bl	8005466 <HAL_UART_Init>
 8000854:	b970      	cbnz	r0, 8000874 <MX_USART1_UART_Init+0x48>
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000856:	2100      	movs	r1, #0
 8000858:	480a      	ldr	r0, [pc, #40]	@ (8000884 <MX_USART1_UART_Init+0x58>)
 800085a:	f004 fec4 	bl	80055e6 <HAL_UARTEx_SetTxFifoThreshold>
 800085e:	b958      	cbnz	r0, 8000878 <MX_USART1_UART_Init+0x4c>
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000860:	2100      	movs	r1, #0
 8000862:	4808      	ldr	r0, [pc, #32]	@ (8000884 <MX_USART1_UART_Init+0x58>)
 8000864:	f004 fee4 	bl	8005630 <HAL_UARTEx_SetRxFifoThreshold>
 8000868:	b940      	cbnz	r0, 800087c <MX_USART1_UART_Init+0x50>
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 800086a:	4806      	ldr	r0, [pc, #24]	@ (8000884 <MX_USART1_UART_Init+0x58>)
 800086c:	f004 fe9c 	bl	80055a8 <HAL_UARTEx_DisableFifoMode>
 8000870:	b930      	cbnz	r0, 8000880 <MX_USART1_UART_Init+0x54>
}
 8000872:	bd08      	pop	{r3, pc}
    Error_Handler();
 8000874:	f7ff fe82 	bl	800057c <Error_Handler>
    Error_Handler();
 8000878:	f7ff fe80 	bl	800057c <Error_Handler>
    Error_Handler();
 800087c:	f7ff fe7e 	bl	800057c <Error_Handler>
    Error_Handler();
 8000880:	f7ff fe7c 	bl	800057c <Error_Handler>
 8000884:	2000018c 	.word	0x2000018c
 8000888:	40011000 	.word	0x40011000

0800088c <MX_TIM1_Init>:
{
 800088c:	b510      	push	{r4, lr}
 800088e:	b096      	sub	sp, #88	@ 0x58
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000890:	2400      	movs	r4, #0
 8000892:	9413      	str	r4, [sp, #76]	@ 0x4c
 8000894:	9414      	str	r4, [sp, #80]	@ 0x50
 8000896:	9415      	str	r4, [sp, #84]	@ 0x54
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000898:	940c      	str	r4, [sp, #48]	@ 0x30
 800089a:	940d      	str	r4, [sp, #52]	@ 0x34
 800089c:	940e      	str	r4, [sp, #56]	@ 0x38
 800089e:	940f      	str	r4, [sp, #60]	@ 0x3c
 80008a0:	9410      	str	r4, [sp, #64]	@ 0x40
 80008a2:	9411      	str	r4, [sp, #68]	@ 0x44
 80008a4:	9412      	str	r4, [sp, #72]	@ 0x48
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80008a6:	222c      	movs	r2, #44	@ 0x2c
 80008a8:	4621      	mov	r1, r4
 80008aa:	a801      	add	r0, sp, #4
 80008ac:	f007 f9f2 	bl	8007c94 <memset>
  htim1.Instance = TIM1;
 80008b0:	4824      	ldr	r0, [pc, #144]	@ (8000944 <MX_TIM1_Init+0xb8>)
 80008b2:	4b25      	ldr	r3, [pc, #148]	@ (8000948 <MX_TIM1_Init+0xbc>)
 80008b4:	6003      	str	r3, [r0, #0]
  htim1.Init.Prescaler = 0;
 80008b6:	6044      	str	r4, [r0, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80008b8:	6084      	str	r4, [r0, #8]
  htim1.Init.Period = 65535;
 80008ba:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80008be:	60c3      	str	r3, [r0, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80008c0:	6104      	str	r4, [r0, #16]
  htim1.Init.RepetitionCounter = 0;
 80008c2:	6144      	str	r4, [r0, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80008c4:	6184      	str	r4, [r0, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80008c6:	f003 ffdb 	bl	8004880 <HAL_TIM_PWM_Init>
 80008ca:	2800      	cmp	r0, #0
 80008cc:	d131      	bne.n	8000932 <MX_TIM1_Init+0xa6>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80008ce:	2300      	movs	r3, #0
 80008d0:	9313      	str	r3, [sp, #76]	@ 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80008d2:	9314      	str	r3, [sp, #80]	@ 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80008d4:	9315      	str	r3, [sp, #84]	@ 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80008d6:	a913      	add	r1, sp, #76	@ 0x4c
 80008d8:	481a      	ldr	r0, [pc, #104]	@ (8000944 <MX_TIM1_Init+0xb8>)
 80008da:	f004 f8e9 	bl	8004ab0 <HAL_TIMEx_MasterConfigSynchronization>
 80008de:	2800      	cmp	r0, #0
 80008e0:	d129      	bne.n	8000936 <MX_TIM1_Init+0xaa>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80008e2:	2360      	movs	r3, #96	@ 0x60
 80008e4:	930c      	str	r3, [sp, #48]	@ 0x30
  sConfigOC.Pulse = 0;
 80008e6:	2200      	movs	r2, #0
 80008e8:	920d      	str	r2, [sp, #52]	@ 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80008ea:	920e      	str	r2, [sp, #56]	@ 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80008ec:	920f      	str	r2, [sp, #60]	@ 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80008ee:	9210      	str	r2, [sp, #64]	@ 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80008f0:	9211      	str	r2, [sp, #68]	@ 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80008f2:	9212      	str	r2, [sp, #72]	@ 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80008f4:	a90c      	add	r1, sp, #48	@ 0x30
 80008f6:	4813      	ldr	r0, [pc, #76]	@ (8000944 <MX_TIM1_Init+0xb8>)
 80008f8:	f004 f83c 	bl	8004974 <HAL_TIM_PWM_ConfigChannel>
 80008fc:	b9e8      	cbnz	r0, 800093a <MX_TIM1_Init+0xae>
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80008fe:	2300      	movs	r3, #0
 8000900:	9301      	str	r3, [sp, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000902:	9302      	str	r3, [sp, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000904:	9303      	str	r3, [sp, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8000906:	9304      	str	r3, [sp, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000908:	9305      	str	r3, [sp, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800090a:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800090e:	9206      	str	r2, [sp, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8000910:	9307      	str	r3, [sp, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8000912:	9308      	str	r3, [sp, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8000914:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8000918:	9209      	str	r2, [sp, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 800091a:	930a      	str	r3, [sp, #40]	@ 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800091c:	930b      	str	r3, [sp, #44]	@ 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800091e:	a901      	add	r1, sp, #4
 8000920:	4808      	ldr	r0, [pc, #32]	@ (8000944 <MX_TIM1_Init+0xb8>)
 8000922:	f004 f915 	bl	8004b50 <HAL_TIMEx_ConfigBreakDeadTime>
 8000926:	b950      	cbnz	r0, 800093e <MX_TIM1_Init+0xb2>
  HAL_TIM_MspPostInit(&htim1);
 8000928:	4806      	ldr	r0, [pc, #24]	@ (8000944 <MX_TIM1_Init+0xb8>)
 800092a:	f000 fefd 	bl	8001728 <HAL_TIM_MspPostInit>
}
 800092e:	b016      	add	sp, #88	@ 0x58
 8000930:	bd10      	pop	{r4, pc}
    Error_Handler();
 8000932:	f7ff fe23 	bl	800057c <Error_Handler>
    Error_Handler();
 8000936:	f7ff fe21 	bl	800057c <Error_Handler>
    Error_Handler();
 800093a:	f7ff fe1f 	bl	800057c <Error_Handler>
    Error_Handler();
 800093e:	f7ff fe1d 	bl	800057c <Error_Handler>
 8000942:	bf00      	nop
 8000944:	20000348 	.word	0x20000348
 8000948:	40010000 	.word	0x40010000

0800094c <SystemClock_Config>:
{
 800094c:	b500      	push	{lr}
 800094e:	b09d      	sub	sp, #116	@ 0x74
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000950:	224c      	movs	r2, #76	@ 0x4c
 8000952:	2100      	movs	r1, #0
 8000954:	a809      	add	r0, sp, #36	@ 0x24
 8000956:	f007 f99d 	bl	8007c94 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800095a:	2220      	movs	r2, #32
 800095c:	2100      	movs	r1, #0
 800095e:	a801      	add	r0, sp, #4
 8000960:	f007 f998 	bl	8007c94 <memset>
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8000964:	2002      	movs	r0, #2
 8000966:	f001 fe59 	bl	800261c <HAL_PWREx_ConfigSupply>
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 800096a:	2300      	movs	r3, #0
 800096c:	9300      	str	r3, [sp, #0]
 800096e:	4b27      	ldr	r3, [pc, #156]	@ (8000a0c <SystemClock_Config+0xc0>)
 8000970:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000972:	f022 0201 	bic.w	r2, r2, #1
 8000976:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000978:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800097a:	f003 0301 	and.w	r3, r3, #1
 800097e:	9300      	str	r3, [sp, #0]
 8000980:	4a23      	ldr	r2, [pc, #140]	@ (8000a10 <SystemClock_Config+0xc4>)
 8000982:	6993      	ldr	r3, [r2, #24]
 8000984:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000988:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800098c:	6193      	str	r3, [r2, #24]
 800098e:	6993      	ldr	r3, [r2, #24]
 8000990:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000994:	9300      	str	r3, [sp, #0]
 8000996:	9b00      	ldr	r3, [sp, #0]
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000998:	4b1d      	ldr	r3, [pc, #116]	@ (8000a10 <SystemClock_Config+0xc4>)
 800099a:	699b      	ldr	r3, [r3, #24]
 800099c:	f413 5f00 	tst.w	r3, #8192	@ 0x2000
 80009a0:	d0fa      	beq.n	8000998 <SystemClock_Config+0x4c>
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSI;
 80009a2:	2322      	movs	r3, #34	@ 0x22
 80009a4:	9309      	str	r3, [sp, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 80009a6:	2301      	movs	r3, #1
 80009a8:	930c      	str	r3, [sp, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80009aa:	2240      	movs	r2, #64	@ 0x40
 80009ac:	920d      	str	r2, [sp, #52]	@ 0x34
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 80009ae:	930f      	str	r3, [sp, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80009b0:	2302      	movs	r3, #2
 80009b2:	9312      	str	r3, [sp, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80009b4:	2200      	movs	r2, #0
 80009b6:	9213      	str	r2, [sp, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80009b8:	2104      	movs	r1, #4
 80009ba:	9114      	str	r1, [sp, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 10;
 80009bc:	210a      	movs	r1, #10
 80009be:	9115      	str	r1, [sp, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 80009c0:	9316      	str	r3, [sp, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 18;
 80009c2:	2112      	movs	r1, #18
 80009c4:	9117      	str	r1, [sp, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 80009c6:	9318      	str	r3, [sp, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 80009c8:	210c      	movs	r1, #12
 80009ca:	9119      	str	r1, [sp, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOMEDIUM;
 80009cc:	931a      	str	r3, [sp, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 80009ce:	921b      	str	r2, [sp, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80009d0:	a809      	add	r0, sp, #36	@ 0x24
 80009d2:	f001 fe55 	bl	8002680 <HAL_RCC_OscConfig>
 80009d6:	b9a8      	cbnz	r0, 8000a04 <SystemClock_Config+0xb8>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80009d8:	233f      	movs	r3, #63	@ 0x3f
 80009da:	9301      	str	r3, [sp, #4]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80009dc:	2303      	movs	r3, #3
 80009de:	9302      	str	r3, [sp, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 80009e0:	2300      	movs	r3, #0
 80009e2:	9303      	str	r3, [sp, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 80009e4:	9304      	str	r3, [sp, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 80009e6:	9305      	str	r3, [sp, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 80009e8:	2340      	movs	r3, #64	@ 0x40
 80009ea:	9306      	str	r3, [sp, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 80009ec:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80009f0:	9207      	str	r2, [sp, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 80009f2:	9308      	str	r3, [sp, #32]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80009f4:	2101      	movs	r1, #1
 80009f6:	a801      	add	r0, sp, #4
 80009f8:	f002 fa96 	bl	8002f28 <HAL_RCC_ClockConfig>
 80009fc:	b920      	cbnz	r0, 8000a08 <SystemClock_Config+0xbc>
}
 80009fe:	b01d      	add	sp, #116	@ 0x74
 8000a00:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8000a04:	f7ff fdba 	bl	800057c <Error_Handler>
    Error_Handler();
 8000a08:	f7ff fdb8 	bl	800057c <Error_Handler>
 8000a0c:	58000400 	.word	0x58000400
 8000a10:	58024800 	.word	0x58024800

08000a14 <main>:
{
 8000a14:	b500      	push	{lr}
 8000a16:	b087      	sub	sp, #28
  MPU_Config();
 8000a18:	f7ff fccc 	bl	80003b4 <MPU_Config>
  HAL_Init();
 8000a1c:	f000 f858 	bl	8000ad0 <HAL_Init>
  SystemClock_Config();
 8000a20:	f7ff ff94 	bl	800094c <SystemClock_Config>
  MX_GPIO_Init();
 8000a24:	f7ff fcf0 	bl	8000408 <MX_GPIO_Init>
  MX_SPI1_Init();
 8000a28:	f7ff fdaa 	bl	8000580 <MX_SPI1_Init>
  MX_SPI3_Init();
 8000a2c:	f7ff fdd4 	bl	80005d8 <MX_SPI3_Init>
  MX_SPI4_Init();
 8000a30:	f7ff fdfe 	bl	8000630 <MX_SPI4_Init>
  MX_SPI6_Init();
 8000a34:	f7ff fe28 	bl	8000688 <MX_SPI6_Init>
  MX_UART8_Init();
 8000a38:	f7ff fe52 	bl	80006e0 <MX_UART8_Init>
  MX_WWDG1_Init();
 8000a3c:	f7ff fe82 	bl	8000744 <MX_WWDG1_Init>
  MX_UART4_Init();
 8000a40:	f7ff fe94 	bl	800076c <MX_UART4_Init>
  MX_FDCAN1_Init();
 8000a44:	f7ff fec4 	bl	80007d0 <MX_FDCAN1_Init>
  MX_USART1_UART_Init();
 8000a48:	f7ff fef0 	bl	800082c <MX_USART1_UART_Init>
  MX_TIM1_Init();
 8000a4c:	f7ff ff1e 	bl	800088c <MX_TIM1_Init>
  MX_USB_DEVICE_Init();
 8000a50:	f005 fcd0 	bl	80063f4 <MX_USB_DEVICE_Init>
  MX_USB_DEVICE_Init();
 8000a54:	f005 fcce 	bl	80063f4 <MX_USB_DEVICE_Init>
  HAL_Delay(2000);
 8000a58:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8000a5c:	f000 f878 	bl	8000b50 <HAL_Delay>
  uint8_t cdc_message[] = "MPU Initialized\r\n";
 8000a60:	f10d 0c04 	add.w	ip, sp, #4
 8000a64:	4c05      	ldr	r4, [pc, #20]	@ (8000a7c <main+0x68>)
 8000a66:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000a68:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8000a6c:	6823      	ldr	r3, [r4, #0]
 8000a6e:	f8ac 3000 	strh.w	r3, [ip]
  CDC_Transmit_FS(cdc_message, sizeof(cdc_message) - 1);
 8000a72:	2111      	movs	r1, #17
 8000a74:	a801      	add	r0, sp, #4
 8000a76:	f005 ff8d 	bl	8006994 <CDC_Transmit_FS>
  while (1)
 8000a7a:	e7f1      	b.n	8000a60 <main+0x4c>
 8000a7c:	08008c94 	.word	0x08008c94

08000a80 <HAL_InitTick>:
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8000a80:	4b10      	ldr	r3, [pc, #64]	@ (8000ac4 <HAL_InitTick+0x44>)
 8000a82:	781b      	ldrb	r3, [r3, #0]
 8000a84:	b90b      	cbnz	r3, 8000a8a <HAL_InitTick+0xa>
  {
    return HAL_ERROR;
 8000a86:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 8000a88:	4770      	bx	lr
{
 8000a8a:	b510      	push	{r4, lr}
 8000a8c:	4604      	mov	r4, r0
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8000a8e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000a92:	fbb0 f3f3 	udiv	r3, r0, r3
 8000a96:	4a0c      	ldr	r2, [pc, #48]	@ (8000ac8 <HAL_InitTick+0x48>)
 8000a98:	6810      	ldr	r0, [r2, #0]
 8000a9a:	fbb0 f0f3 	udiv	r0, r0, r3
 8000a9e:	f000 f8d7 	bl	8000c50 <HAL_SYSTICK_Config>
 8000aa2:	b968      	cbnz	r0, 8000ac0 <HAL_InitTick+0x40>
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000aa4:	2c0f      	cmp	r4, #15
 8000aa6:	d901      	bls.n	8000aac <HAL_InitTick+0x2c>
    return HAL_ERROR;
 8000aa8:	2001      	movs	r0, #1
 8000aaa:	e00a      	b.n	8000ac2 <HAL_InitTick+0x42>
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000aac:	2200      	movs	r2, #0
 8000aae:	4621      	mov	r1, r4
 8000ab0:	f04f 30ff 	mov.w	r0, #4294967295
 8000ab4:	f000 f8b8 	bl	8000c28 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000ab8:	4b04      	ldr	r3, [pc, #16]	@ (8000acc <HAL_InitTick+0x4c>)
 8000aba:	601c      	str	r4, [r3, #0]
  return HAL_OK;
 8000abc:	2000      	movs	r0, #0
 8000abe:	e000      	b.n	8000ac2 <HAL_InitTick+0x42>
      return HAL_ERROR;
 8000ac0:	2001      	movs	r0, #1
}
 8000ac2:	bd10      	pop	{r4, pc}
 8000ac4:	20000000 	.word	0x20000000
 8000ac8:	2000000c 	.word	0x2000000c
 8000acc:	20000004 	.word	0x20000004

08000ad0 <HAL_Init>:
{
 8000ad0:	b510      	push	{r4, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000ad2:	2003      	movs	r0, #3
 8000ad4:	f000 f896 	bl	8000c04 <HAL_NVIC_SetPriorityGrouping>
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8000ad8:	f002 f92a 	bl	8002d30 <HAL_RCC_GetSysClockFreq>
 8000adc:	490f      	ldr	r1, [pc, #60]	@ (8000b1c <HAL_Init+0x4c>)
 8000ade:	698b      	ldr	r3, [r1, #24]
 8000ae0:	f3c3 2303 	ubfx	r3, r3, #8, #4
 8000ae4:	4a0e      	ldr	r2, [pc, #56]	@ (8000b20 <HAL_Init+0x50>)
 8000ae6:	5cd3      	ldrb	r3, [r2, r3]
 8000ae8:	f003 031f 	and.w	r3, r3, #31
 8000aec:	40d8      	lsrs	r0, r3
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8000aee:	698b      	ldr	r3, [r1, #24]
 8000af0:	f003 030f 	and.w	r3, r3, #15
 8000af4:	5cd3      	ldrb	r3, [r2, r3]
 8000af6:	f003 031f 	and.w	r3, r3, #31
 8000afa:	fa20 f303 	lsr.w	r3, r0, r3
 8000afe:	4a09      	ldr	r2, [pc, #36]	@ (8000b24 <HAL_Init+0x54>)
 8000b00:	6013      	str	r3, [r2, #0]
  SystemCoreClock = common_system_clock;
 8000b02:	4b09      	ldr	r3, [pc, #36]	@ (8000b28 <HAL_Init+0x58>)
 8000b04:	6018      	str	r0, [r3, #0]
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000b06:	200f      	movs	r0, #15
 8000b08:	f7ff ffba 	bl	8000a80 <HAL_InitTick>
 8000b0c:	b110      	cbz	r0, 8000b14 <HAL_Init+0x44>
    return HAL_ERROR;
 8000b0e:	2401      	movs	r4, #1
}
 8000b10:	4620      	mov	r0, r4
 8000b12:	bd10      	pop	{r4, pc}
 8000b14:	4604      	mov	r4, r0
  HAL_MspInit();
 8000b16:	f000 fc43 	bl	80013a0 <HAL_MspInit>
  return HAL_OK;
 8000b1a:	e7f9      	b.n	8000b10 <HAL_Init+0x40>
 8000b1c:	58024400 	.word	0x58024400
 8000b20:	08008d50 	.word	0x08008d50
 8000b24:	20000008 	.word	0x20000008
 8000b28:	2000000c 	.word	0x2000000c

08000b2c <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += (uint32_t)uwTickFreq;
 8000b2c:	4b03      	ldr	r3, [pc, #12]	@ (8000b3c <HAL_IncTick+0x10>)
 8000b2e:	781b      	ldrb	r3, [r3, #0]
 8000b30:	4a03      	ldr	r2, [pc, #12]	@ (8000b40 <HAL_IncTick+0x14>)
 8000b32:	6811      	ldr	r1, [r2, #0]
 8000b34:	440b      	add	r3, r1
 8000b36:	6013      	str	r3, [r2, #0]
}
 8000b38:	4770      	bx	lr
 8000b3a:	bf00      	nop
 8000b3c:	20000000 	.word	0x20000000
 8000b40:	20000654 	.word	0x20000654

08000b44 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000b44:	4b01      	ldr	r3, [pc, #4]	@ (8000b4c <HAL_GetTick+0x8>)
 8000b46:	6818      	ldr	r0, [r3, #0]
}
 8000b48:	4770      	bx	lr
 8000b4a:	bf00      	nop
 8000b4c:	20000654 	.word	0x20000654

08000b50 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000b50:	b538      	push	{r3, r4, r5, lr}
 8000b52:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8000b54:	f7ff fff6 	bl	8000b44 <HAL_GetTick>
 8000b58:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000b5a:	f1b4 3fff 	cmp.w	r4, #4294967295
 8000b5e:	d002      	beq.n	8000b66 <HAL_Delay+0x16>
  {
    wait += (uint32_t)(uwTickFreq);
 8000b60:	4b04      	ldr	r3, [pc, #16]	@ (8000b74 <HAL_Delay+0x24>)
 8000b62:	781b      	ldrb	r3, [r3, #0]
 8000b64:	441c      	add	r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000b66:	f7ff ffed 	bl	8000b44 <HAL_GetTick>
 8000b6a:	1b40      	subs	r0, r0, r5
 8000b6c:	42a0      	cmp	r0, r4
 8000b6e:	d3fa      	bcc.n	8000b66 <HAL_Delay+0x16>
  {
  }
}
 8000b70:	bd38      	pop	{r3, r4, r5, pc}
 8000b72:	bf00      	nop
 8000b74:	20000000 	.word	0x20000000

08000b78 <HAL_GetREVID>:
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
   return((DBGMCU->IDCODE) >> 16);
 8000b78:	4b01      	ldr	r3, [pc, #4]	@ (8000b80 <HAL_GetREVID+0x8>)
 8000b7a:	6818      	ldr	r0, [r3, #0]
}
 8000b7c:	0c00      	lsrs	r0, r0, #16
 8000b7e:	4770      	bx	lr
 8000b80:	5c001000 	.word	0x5c001000

08000b84 <__NVIC_EnableIRQ>:
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
 8000b84:	2800      	cmp	r0, #0
 8000b86:	db07      	blt.n	8000b98 <__NVIC_EnableIRQ+0x14>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000b88:	f000 021f 	and.w	r2, r0, #31
 8000b8c:	0940      	lsrs	r0, r0, #5
 8000b8e:	2301      	movs	r3, #1
 8000b90:	4093      	lsls	r3, r2
 8000b92:	4a02      	ldr	r2, [pc, #8]	@ (8000b9c <__NVIC_EnableIRQ+0x18>)
 8000b94:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000b98:	4770      	bx	lr
 8000b9a:	bf00      	nop
 8000b9c:	e000e100 	.word	0xe000e100

08000ba0 <__NVIC_SetPriority>:
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
 8000ba0:	2800      	cmp	r0, #0
 8000ba2:	db04      	blt.n	8000bae <__NVIC_SetPriority+0xe>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ba4:	0109      	lsls	r1, r1, #4
 8000ba6:	b2c9      	uxtb	r1, r1
 8000ba8:	4b04      	ldr	r3, [pc, #16]	@ (8000bbc <__NVIC_SetPriority+0x1c>)
 8000baa:	5419      	strb	r1, [r3, r0]
 8000bac:	4770      	bx	lr
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000bae:	f000 000f 	and.w	r0, r0, #15
 8000bb2:	0109      	lsls	r1, r1, #4
 8000bb4:	b2c9      	uxtb	r1, r1
 8000bb6:	4b02      	ldr	r3, [pc, #8]	@ (8000bc0 <__NVIC_SetPriority+0x20>)
 8000bb8:	5419      	strb	r1, [r3, r0]
  }
}
 8000bba:	4770      	bx	lr
 8000bbc:	e000e400 	.word	0xe000e400
 8000bc0:	e000ed14 	.word	0xe000ed14

08000bc4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000bc4:	b500      	push	{lr}
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000bc6:	f000 0007 	and.w	r0, r0, #7
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000bca:	f1c0 0c07 	rsb	ip, r0, #7
 8000bce:	f1bc 0f04 	cmp.w	ip, #4
 8000bd2:	bf28      	it	cs
 8000bd4:	f04f 0c04 	movcs.w	ip, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000bd8:	1d03      	adds	r3, r0, #4
 8000bda:	2b06      	cmp	r3, #6
 8000bdc:	d90f      	bls.n	8000bfe <NVIC_EncodePriority+0x3a>
 8000bde:	1ec3      	subs	r3, r0, #3

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000be0:	f04f 3eff 	mov.w	lr, #4294967295
 8000be4:	fa0e f00c 	lsl.w	r0, lr, ip
 8000be8:	ea21 0100 	bic.w	r1, r1, r0
 8000bec:	4099      	lsls	r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000bee:	fa0e fe03 	lsl.w	lr, lr, r3
 8000bf2:	ea22 020e 	bic.w	r2, r2, lr
         );
}
 8000bf6:	ea41 0002 	orr.w	r0, r1, r2
 8000bfa:	f85d fb04 	ldr.w	pc, [sp], #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000bfe:	2300      	movs	r3, #0
 8000c00:	e7ee      	b.n	8000be0 <NVIC_EncodePriority+0x1c>
	...

08000c04 <HAL_NVIC_SetPriorityGrouping>:
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000c04:	4906      	ldr	r1, [pc, #24]	@ (8000c20 <HAL_NVIC_SetPriorityGrouping+0x1c>)
 8000c06:	68cb      	ldr	r3, [r1, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000c08:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8000c0c:	041b      	lsls	r3, r3, #16
 8000c0e:	0c1b      	lsrs	r3, r3, #16
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000c10:	0200      	lsls	r0, r0, #8
 8000c12:	f400 60e0 	and.w	r0, r0, #1792	@ 0x700
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000c16:	4303      	orrs	r3, r0
  reg_value  =  (reg_value                                   |
 8000c18:	4a02      	ldr	r2, [pc, #8]	@ (8000c24 <HAL_NVIC_SetPriorityGrouping+0x20>)
 8000c1a:	431a      	orrs	r2, r3
  SCB->AIRCR =  reg_value;
 8000c1c:	60ca      	str	r2, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8000c1e:	4770      	bx	lr
 8000c20:	e000ed00 	.word	0xe000ed00
 8000c24:	05fa0000 	.word	0x05fa0000

08000c28 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000c28:	b510      	push	{r4, lr}
 8000c2a:	4604      	mov	r4, r0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000c2c:	4b05      	ldr	r3, [pc, #20]	@ (8000c44 <HAL_NVIC_SetPriority+0x1c>)
 8000c2e:	68d8      	ldr	r0, [r3, #12]
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000c30:	f3c0 2002 	ubfx	r0, r0, #8, #3
 8000c34:	f7ff ffc6 	bl	8000bc4 <NVIC_EncodePriority>
 8000c38:	4601      	mov	r1, r0
 8000c3a:	4620      	mov	r0, r4
 8000c3c:	f7ff ffb0 	bl	8000ba0 <__NVIC_SetPriority>
}
 8000c40:	bd10      	pop	{r4, pc}
 8000c42:	bf00      	nop
 8000c44:	e000ed00 	.word	0xe000ed00

08000c48 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000c48:	b508      	push	{r3, lr}
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000c4a:	f7ff ff9b 	bl	8000b84 <__NVIC_EnableIRQ>
}
 8000c4e:	bd08      	pop	{r3, pc}

08000c50 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000c50:	3801      	subs	r0, #1
 8000c52:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000c56:	d20b      	bcs.n	8000c70 <HAL_SYSTICK_Config+0x20>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000c58:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8000c5c:	6158      	str	r0, [r3, #20]
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c5e:	4a05      	ldr	r2, [pc, #20]	@ (8000c74 <HAL_SYSTICK_Config+0x24>)
 8000c60:	21f0      	movs	r1, #240	@ 0xf0
 8000c62:	f882 1023 	strb.w	r1, [r2, #35]	@ 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000c66:	2000      	movs	r0, #0
 8000c68:	6198      	str	r0, [r3, #24]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000c6a:	2207      	movs	r2, #7
 8000c6c:	611a      	str	r2, [r3, #16]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000c6e:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8000c70:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8000c72:	4770      	bx	lr
 8000c74:	e000ed00 	.word	0xe000ed00

08000c78 <HAL_MPU_Disable>:
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8000c78:	f3bf 8f5f 	dmb	sy
{
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8000c7c:	4b04      	ldr	r3, [pc, #16]	@ (8000c90 <HAL_MPU_Disable+0x18>)
 8000c7e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8000c80:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8000c84:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8000c86:	2200      	movs	r2, #0
 8000c88:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
}
 8000c8c:	4770      	bx	lr
 8000c8e:	bf00      	nop
 8000c90:	e000ed00 	.word	0xe000ed00

08000c94 <HAL_MPU_Enable>:
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8000c94:	f040 0001 	orr.w	r0, r0, #1
 8000c98:	4b05      	ldr	r3, [pc, #20]	@ (8000cb0 <HAL_MPU_Enable+0x1c>)
 8000c9a:	f8c3 0094 	str.w	r0, [r3, #148]	@ 0x94

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8000c9e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8000ca0:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8000ca4:	625a      	str	r2, [r3, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8000ca6:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8000caa:	f3bf 8f6f 	isb	sy

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8000cae:	4770      	bx	lr
 8000cb0:	e000ed00 	.word	0xe000ed00

08000cb4 <HAL_MPU_ConfigRegion>:
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8000cb4:	7843      	ldrb	r3, [r0, #1]
 8000cb6:	4a14      	ldr	r2, [pc, #80]	@ (8000d08 <HAL_MPU_ConfigRegion+0x54>)
 8000cb8:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8000cbc:	f8d2 30a0 	ldr.w	r3, [r2, #160]	@ 0xa0
 8000cc0:	f023 0301 	bic.w	r3, r3, #1
 8000cc4:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8000cc8:	6843      	ldr	r3, [r0, #4]
 8000cca:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8000cce:	7b01      	ldrb	r1, [r0, #12]
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8000cd0:	7ac3      	ldrb	r3, [r0, #11]
 8000cd2:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8000cd4:	ea43 7301 	orr.w	r3, r3, r1, lsl #28
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8000cd8:	7a81      	ldrb	r1, [r0, #10]
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8000cda:	ea43 43c1 	orr.w	r3, r3, r1, lsl #19
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8000cde:	7b41      	ldrb	r1, [r0, #13]
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8000ce0:	ea43 4381 	orr.w	r3, r3, r1, lsl #18
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8000ce4:	7b81      	ldrb	r1, [r0, #14]
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8000ce6:	ea43 4341 	orr.w	r3, r3, r1, lsl #17
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8000cea:	7bc1      	ldrb	r1, [r0, #15]
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8000cec:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8000cf0:	7a41      	ldrb	r1, [r0, #9]
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8000cf2:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8000cf6:	7a01      	ldrb	r1, [r0, #8]
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8000cf8:	ea43 0341 	orr.w	r3, r3, r1, lsl #1
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8000cfc:	7801      	ldrb	r1, [r0, #0]
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8000cfe:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8000d00:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0
}
 8000d04:	4770      	bx	lr
 8000d06:	bf00      	nop
 8000d08:	e000ed00 	.word	0xe000ed00

08000d0c <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
 */
static HAL_StatusTypeDef FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 8000d0c:	b430      	push	{r4, r5}
  uint32_t RAMcounter;
  uint32_t StartAddress;

  StartAddress = hfdcan->Init.MessageRAMOffset;
 8000d0e:	6b41      	ldr	r1, [r0, #52]	@ 0x34

  /* Standard filter list start address */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_FLSSA, (StartAddress << FDCAN_SIDFC_FLSSA_Pos));
 8000d10:	6804      	ldr	r4, [r0, #0]
 8000d12:	f8d4 3084 	ldr.w	r3, [r4, #132]	@ 0x84
 8000d16:	4a6f      	ldr	r2, [pc, #444]	@ (8000ed4 <FDCAN_CalcultateRamBlockAddresses+0x1c8>)
 8000d18:	4013      	ands	r3, r2
 8000d1a:	ea43 0381 	orr.w	r3, r3, r1, lsl #2
 8000d1e:	f8c4 3084 	str.w	r3, [r4, #132]	@ 0x84

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_SIDFC_LSS_Pos));
 8000d22:	6804      	ldr	r4, [r0, #0]
 8000d24:	f8d4 3084 	ldr.w	r3, [r4, #132]	@ 0x84
 8000d28:	f423 037f 	bic.w	r3, r3, #16711680	@ 0xff0000
 8000d2c:	6b85      	ldr	r5, [r0, #56]	@ 0x38
 8000d2e:	ea43 4305 	orr.w	r3, r3, r5, lsl #16
 8000d32:	f8c4 3084 	str.w	r3, [r4, #132]	@ 0x84

  /* Extended filter list start address */
  StartAddress += hfdcan->Init.StdFiltersNbr;
 8000d36:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 8000d38:	440b      	add	r3, r1
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_FLESA, (StartAddress << FDCAN_XIDFC_FLESA_Pos));
 8000d3a:	6804      	ldr	r4, [r0, #0]
 8000d3c:	f8d4 1088 	ldr.w	r1, [r4, #136]	@ 0x88
 8000d40:	4011      	ands	r1, r2
 8000d42:	ea41 0183 	orr.w	r1, r1, r3, lsl #2
 8000d46:	f8c4 1088 	str.w	r1, [r4, #136]	@ 0x88

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_XIDFC_LSE_Pos));
 8000d4a:	6804      	ldr	r4, [r0, #0]
 8000d4c:	f8d4 1088 	ldr.w	r1, [r4, #136]	@ 0x88
 8000d50:	f421 01fe 	bic.w	r1, r1, #8323072	@ 0x7f0000
 8000d54:	6bc5      	ldr	r5, [r0, #60]	@ 0x3c
 8000d56:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000d5a:	f8c4 1088 	str.w	r1, [r4, #136]	@ 0x88

  /* Rx FIFO 0 start address */
  StartAddress += (hfdcan->Init.ExtFiltersNbr * 2U);
 8000d5e:	6bc1      	ldr	r1, [r0, #60]	@ 0x3c
 8000d60:	eb03 0341 	add.w	r3, r3, r1, lsl #1
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0SA, (StartAddress << FDCAN_RXF0C_F0SA_Pos));
 8000d64:	6804      	ldr	r4, [r0, #0]
 8000d66:	f8d4 10a0 	ldr.w	r1, [r4, #160]	@ 0xa0
 8000d6a:	4011      	ands	r1, r2
 8000d6c:	ea41 0183 	orr.w	r1, r1, r3, lsl #2
 8000d70:	f8c4 10a0 	str.w	r1, [r4, #160]	@ 0xa0

  /* Rx FIFO 0 elements number */
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0S, (hfdcan->Init.RxFifo0ElmtsNbr << FDCAN_RXF0C_F0S_Pos));
 8000d74:	6804      	ldr	r4, [r0, #0]
 8000d76:	f8d4 10a0 	ldr.w	r1, [r4, #160]	@ 0xa0
 8000d7a:	f421 01fe 	bic.w	r1, r1, #8323072	@ 0x7f0000
 8000d7e:	6c05      	ldr	r5, [r0, #64]	@ 0x40
 8000d80:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000d84:	f8c4 10a0 	str.w	r1, [r4, #160]	@ 0xa0

  /* Rx FIFO 1 start address */
  StartAddress += (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize);
 8000d88:	6c01      	ldr	r1, [r0, #64]	@ 0x40
 8000d8a:	6c44      	ldr	r4, [r0, #68]	@ 0x44
 8000d8c:	fb04 3301 	mla	r3, r4, r1, r3
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1SA, (StartAddress << FDCAN_RXF1C_F1SA_Pos));
 8000d90:	6804      	ldr	r4, [r0, #0]
 8000d92:	f8d4 10b0 	ldr.w	r1, [r4, #176]	@ 0xb0
 8000d96:	4011      	ands	r1, r2
 8000d98:	ea41 0183 	orr.w	r1, r1, r3, lsl #2
 8000d9c:	f8c4 10b0 	str.w	r1, [r4, #176]	@ 0xb0

  /* Rx FIFO 1 elements number */
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1S, (hfdcan->Init.RxFifo1ElmtsNbr << FDCAN_RXF1C_F1S_Pos));
 8000da0:	6804      	ldr	r4, [r0, #0]
 8000da2:	f8d4 10b0 	ldr.w	r1, [r4, #176]	@ 0xb0
 8000da6:	f421 01fe 	bic.w	r1, r1, #8323072	@ 0x7f0000
 8000daa:	6c85      	ldr	r5, [r0, #72]	@ 0x48
 8000dac:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000db0:	f8c4 10b0 	str.w	r1, [r4, #176]	@ 0xb0

  /* Rx buffer list start address */
  StartAddress += (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize);
 8000db4:	6c81      	ldr	r1, [r0, #72]	@ 0x48
 8000db6:	6cc4      	ldr	r4, [r0, #76]	@ 0x4c
 8000db8:	fb04 3301 	mla	r3, r4, r1, r3
  MODIFY_REG(hfdcan->Instance->RXBC, FDCAN_RXBC_RBSA, (StartAddress << FDCAN_RXBC_RBSA_Pos));
 8000dbc:	6804      	ldr	r4, [r0, #0]
 8000dbe:	f8d4 10ac 	ldr.w	r1, [r4, #172]	@ 0xac
 8000dc2:	4011      	ands	r1, r2
 8000dc4:	ea41 0183 	orr.w	r1, r1, r3, lsl #2
 8000dc8:	f8c4 10ac 	str.w	r1, [r4, #172]	@ 0xac

  /* Tx event FIFO start address */
  StartAddress += (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize);
 8000dcc:	6d01      	ldr	r1, [r0, #80]	@ 0x50
 8000dce:	6d44      	ldr	r4, [r0, #84]	@ 0x54
 8000dd0:	fb04 3301 	mla	r3, r4, r1, r3
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFSA, (StartAddress << FDCAN_TXEFC_EFSA_Pos));
 8000dd4:	6804      	ldr	r4, [r0, #0]
 8000dd6:	f8d4 10f0 	ldr.w	r1, [r4, #240]	@ 0xf0
 8000dda:	4011      	ands	r1, r2
 8000ddc:	ea41 0183 	orr.w	r1, r1, r3, lsl #2
 8000de0:	f8c4 10f0 	str.w	r1, [r4, #240]	@ 0xf0

  /* Tx event FIFO elements number */
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFS, (hfdcan->Init.TxEventsNbr << FDCAN_TXEFC_EFS_Pos));
 8000de4:	6804      	ldr	r4, [r0, #0]
 8000de6:	f8d4 10f0 	ldr.w	r1, [r4, #240]	@ 0xf0
 8000dea:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
 8000dee:	6d85      	ldr	r5, [r0, #88]	@ 0x58
 8000df0:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000df4:	f8c4 10f0 	str.w	r1, [r4, #240]	@ 0xf0

  /* Tx buffer list start address */
  StartAddress += (hfdcan->Init.TxEventsNbr * 2U);
 8000df8:	6d81      	ldr	r1, [r0, #88]	@ 0x58
 8000dfa:	eb03 0341 	add.w	r3, r3, r1, lsl #1
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TBSA, (StartAddress << FDCAN_TXBC_TBSA_Pos));
 8000dfe:	6804      	ldr	r4, [r0, #0]
 8000e00:	f8d4 10c0 	ldr.w	r1, [r4, #192]	@ 0xc0
 8000e04:	400a      	ands	r2, r1
 8000e06:	ea42 0383 	orr.w	r3, r2, r3, lsl #2
 8000e0a:	f8c4 30c0 	str.w	r3, [r4, #192]	@ 0xc0

  /* Dedicated Tx buffers number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_NDTB, (hfdcan->Init.TxBuffersNbr << FDCAN_TXBC_NDTB_Pos));
 8000e0e:	6802      	ldr	r2, [r0, #0]
 8000e10:	f8d2 30c0 	ldr.w	r3, [r2, #192]	@ 0xc0
 8000e14:	f423 137c 	bic.w	r3, r3, #4128768	@ 0x3f0000
 8000e18:	6dc1      	ldr	r1, [r0, #92]	@ 0x5c
 8000e1a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e1e:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0

  /* Tx FIFO/queue elements number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TFQS, (hfdcan->Init.TxFifoQueueElmtsNbr << FDCAN_TXBC_TFQS_Pos));
 8000e22:	6802      	ldr	r2, [r0, #0]
 8000e24:	f8d2 30c0 	ldr.w	r3, [r2, #192]	@ 0xc0
 8000e28:	f023 537c 	bic.w	r3, r3, #1056964608	@ 0x3f000000
 8000e2c:	6e01      	ldr	r1, [r0, #96]	@ 0x60
 8000e2e:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 8000e32:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0

  hfdcan->msgRam.StandardFilterSA = SRAMCAN_BASE + (hfdcan->Init.MessageRAMOffset * 4U);
 8000e36:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 8000e38:	4a27      	ldr	r2, [pc, #156]	@ (8000ed8 <FDCAN_CalcultateRamBlockAddresses+0x1cc>)
 8000e3a:	441a      	add	r2, r3
 8000e3c:	0092      	lsls	r2, r2, #2
 8000e3e:	66c2      	str	r2, [r0, #108]	@ 0x6c
  hfdcan->msgRam.ExtendedFilterSA = hfdcan->msgRam.StandardFilterSA + (hfdcan->Init.StdFiltersNbr * 4U);
 8000e40:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 8000e42:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8000e46:	6703      	str	r3, [r0, #112]	@ 0x70
  hfdcan->msgRam.RxFIFO0SA = hfdcan->msgRam.ExtendedFilterSA + (hfdcan->Init.ExtFiltersNbr * 2U * 4U);
 8000e48:	6bc1      	ldr	r1, [r0, #60]	@ 0x3c
 8000e4a:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 8000e4e:	6743      	str	r3, [r0, #116]	@ 0x74
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
                             (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize * 4U);
 8000e50:	6c01      	ldr	r1, [r0, #64]	@ 0x40
 8000e52:	6c44      	ldr	r4, [r0, #68]	@ 0x44
 8000e54:	fb04 f101 	mul.w	r1, r4, r1
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 8000e58:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 8000e5c:	6783      	str	r3, [r0, #120]	@ 0x78
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
                              (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize * 4U);
 8000e5e:	6c81      	ldr	r1, [r0, #72]	@ 0x48
 8000e60:	6cc4      	ldr	r4, [r0, #76]	@ 0x4c
 8000e62:	fb04 f101 	mul.w	r1, r4, r1
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 8000e66:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 8000e6a:	67c3      	str	r3, [r0, #124]	@ 0x7c
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
                                 (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize * 4U);
 8000e6c:	6d01      	ldr	r1, [r0, #80]	@ 0x50
 8000e6e:	6d44      	ldr	r4, [r0, #84]	@ 0x54
 8000e70:	fb04 f101 	mul.w	r1, r4, r1
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 8000e74:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 8000e78:	f8c0 3080 	str.w	r3, [r0, #128]	@ 0x80
  hfdcan->msgRam.TxBufferSA = hfdcan->msgRam.TxEventFIFOSA + (hfdcan->Init.TxEventsNbr * 2U * 4U);
 8000e7c:	6d81      	ldr	r1, [r0, #88]	@ 0x58
 8000e7e:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 8000e82:	f8c0 3084 	str.w	r3, [r0, #132]	@ 0x84
  hfdcan->msgRam.TxFIFOQSA = hfdcan->msgRam.TxBufferSA + (hfdcan->Init.TxBuffersNbr * hfdcan->Init.TxElmtSize * 4U);
 8000e86:	6e81      	ldr	r1, [r0, #104]	@ 0x68
 8000e88:	6dc4      	ldr	r4, [r0, #92]	@ 0x5c
 8000e8a:	fb01 fc04 	mul.w	ip, r1, r4
 8000e8e:	eb03 038c 	add.w	r3, r3, ip, lsl #2
 8000e92:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88

  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
                              (hfdcan->Init.TxFifoQueueElmtsNbr * hfdcan->Init.TxElmtSize * 4U);
 8000e96:	6e04      	ldr	r4, [r0, #96]	@ 0x60
 8000e98:	fb04 f101 	mul.w	r1, r4, r1
  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 8000e9c:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 8000ea0:	f8c0 3090 	str.w	r3, [r0, #144]	@ 0x90

  if (hfdcan->msgRam.EndAddress > FDCAN_MESSAGE_RAM_END_ADDRESS) /* Last address of the Message RAM */
 8000ea4:	490d      	ldr	r1, [pc, #52]	@ (8000edc <FDCAN_CalcultateRamBlockAddresses+0x1d0>)
 8000ea6:	428b      	cmp	r3, r1
 8000ea8:	d90d      	bls.n	8000ec6 <FDCAN_CalcultateRamBlockAddresses+0x1ba>
  {
    /* Update error code.
       Message RAM overflow */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8000eaa:	f8d0 309c 	ldr.w	r3, [r0, #156]	@ 0x9c
 8000eae:	f043 0320 	orr.w	r3, r3, #32
 8000eb2:	f8c0 309c 	str.w	r3, [r0, #156]	@ 0x9c

    /* Change FDCAN state */
    hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8000eb6:	2303      	movs	r3, #3
 8000eb8:	f880 3098 	strb.w	r3, [r0, #152]	@ 0x98

    return HAL_ERROR;
 8000ebc:	2001      	movs	r0, #1
 8000ebe:	e007      	b.n	8000ed0 <FDCAN_CalcultateRamBlockAddresses+0x1c4>
  else
  {
    /* Flush the allocated Message RAM area */
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
    {
      *(uint32_t *)(RAMcounter) = 0x00000000;
 8000ec0:	2300      	movs	r3, #0
 8000ec2:	f842 3b04 	str.w	r3, [r2], #4
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 8000ec6:	f8d0 3090 	ldr.w	r3, [r0, #144]	@ 0x90
 8000eca:	4293      	cmp	r3, r2
 8000ecc:	d8f8      	bhi.n	8000ec0 <FDCAN_CalcultateRamBlockAddresses+0x1b4>
    }
  }

  /* Return function status */
  return HAL_OK;
 8000ece:	2000      	movs	r0, #0
}
 8000ed0:	bc30      	pop	{r4, r5}
 8000ed2:	4770      	bx	lr
 8000ed4:	ffff0003 	.word	0xffff0003
 8000ed8:	10002b00 	.word	0x10002b00
 8000edc:	4000d3fc 	.word	0x4000d3fc

08000ee0 <HAL_FDCAN_Init>:
{
 8000ee0:	b530      	push	{r4, r5, lr}
 8000ee2:	b095      	sub	sp, #84	@ 0x54
 8000ee4:	4604      	mov	r4, r0
  const uint32_t CvtEltSize[] = {0, 0, 0, 0, 0, 1, 2, 3, 4, 0, 5, 0, 0, 0, 6, 0, 0, 0, 7};
 8000ee6:	224c      	movs	r2, #76	@ 0x4c
 8000ee8:	49a0      	ldr	r1, [pc, #640]	@ (800116c <HAL_FDCAN_Init+0x28c>)
 8000eea:	a801      	add	r0, sp, #4
 8000eec:	f006 ff4d 	bl	8007d8a <memcpy>
  if (hfdcan == NULL)
 8000ef0:	2c00      	cmp	r4, #0
 8000ef2:	f000 8138 	beq.w	8001166 <HAL_FDCAN_Init+0x286>
  if (hfdcan->Instance == FDCAN1)
 8000ef6:	6823      	ldr	r3, [r4, #0]
 8000ef8:	4a9d      	ldr	r2, [pc, #628]	@ (8001170 <HAL_FDCAN_Init+0x290>)
 8000efa:	4293      	cmp	r3, r2
 8000efc:	d020      	beq.n	8000f40 <HAL_FDCAN_Init+0x60>
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 8000efe:	f894 3098 	ldrb.w	r3, [r4, #152]	@ 0x98
 8000f02:	b30b      	cbz	r3, 8000f48 <HAL_FDCAN_Init+0x68>
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8000f04:	6822      	ldr	r2, [r4, #0]
 8000f06:	6993      	ldr	r3, [r2, #24]
 8000f08:	f023 0310 	bic.w	r3, r3, #16
 8000f0c:	6193      	str	r3, [r2, #24]
  tickstart = HAL_GetTick();
 8000f0e:	f7ff fe19 	bl	8000b44 <HAL_GetTick>
 8000f12:	4605      	mov	r5, r0
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8000f14:	6823      	ldr	r3, [r4, #0]
 8000f16:	699a      	ldr	r2, [r3, #24]
 8000f18:	f012 0f08 	tst.w	r2, #8
 8000f1c:	d01a      	beq.n	8000f54 <HAL_FDCAN_Init+0x74>
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8000f1e:	f7ff fe11 	bl	8000b44 <HAL_GetTick>
 8000f22:	1b43      	subs	r3, r0, r5
 8000f24:	2b0a      	cmp	r3, #10
 8000f26:	d9f5      	bls.n	8000f14 <HAL_FDCAN_Init+0x34>
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8000f28:	f8d4 309c 	ldr.w	r3, [r4, #156]	@ 0x9c
 8000f2c:	f043 0301 	orr.w	r3, r3, #1
 8000f30:	f8c4 309c 	str.w	r3, [r4, #156]	@ 0x9c
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8000f34:	2303      	movs	r3, #3
 8000f36:	f884 3098 	strb.w	r3, [r4, #152]	@ 0x98
      return HAL_ERROR;
 8000f3a:	2001      	movs	r0, #1
}
 8000f3c:	b015      	add	sp, #84	@ 0x54
 8000f3e:	bd30      	pop	{r4, r5, pc}
    hfdcan->ttcan = (TTCAN_TypeDef *)((uint32_t)hfdcan->Instance + 0x100U);
 8000f40:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8000f44:	6063      	str	r3, [r4, #4]
 8000f46:	e7da      	b.n	8000efe <HAL_FDCAN_Init+0x1e>
    hfdcan->Lock = HAL_UNLOCKED;
 8000f48:	f884 3099 	strb.w	r3, [r4, #153]	@ 0x99
    HAL_FDCAN_MspInit(hfdcan);
 8000f4c:	4620      	mov	r0, r4
 8000f4e:	f000 fa39 	bl	80013c4 <HAL_FDCAN_MspInit>
 8000f52:	e7d7      	b.n	8000f04 <HAL_FDCAN_Init+0x24>
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8000f54:	699a      	ldr	r2, [r3, #24]
 8000f56:	f042 0201 	orr.w	r2, r2, #1
 8000f5a:	619a      	str	r2, [r3, #24]
  tickstart = HAL_GetTick();
 8000f5c:	f7ff fdf2 	bl	8000b44 <HAL_GetTick>
 8000f60:	4605      	mov	r5, r0
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8000f62:	6823      	ldr	r3, [r4, #0]
 8000f64:	699a      	ldr	r2, [r3, #24]
 8000f66:	f012 0f01 	tst.w	r2, #1
 8000f6a:	d10f      	bne.n	8000f8c <HAL_FDCAN_Init+0xac>
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8000f6c:	f7ff fdea 	bl	8000b44 <HAL_GetTick>
 8000f70:	1b40      	subs	r0, r0, r5
 8000f72:	280a      	cmp	r0, #10
 8000f74:	d9f5      	bls.n	8000f62 <HAL_FDCAN_Init+0x82>
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8000f76:	f8d4 309c 	ldr.w	r3, [r4, #156]	@ 0x9c
 8000f7a:	f043 0301 	orr.w	r3, r3, #1
 8000f7e:	f8c4 309c 	str.w	r3, [r4, #156]	@ 0x9c
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8000f82:	2303      	movs	r3, #3
 8000f84:	f884 3098 	strb.w	r3, [r4, #152]	@ 0x98
      return HAL_ERROR;
 8000f88:	2001      	movs	r0, #1
 8000f8a:	e7d7      	b.n	8000f3c <HAL_FDCAN_Init+0x5c>
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8000f8c:	699a      	ldr	r2, [r3, #24]
 8000f8e:	f042 0202 	orr.w	r2, r2, #2
 8000f92:	619a      	str	r2, [r3, #24]
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 8000f94:	7c23      	ldrb	r3, [r4, #16]
 8000f96:	2b01      	cmp	r3, #1
 8000f98:	d040      	beq.n	800101c <HAL_FDCAN_Init+0x13c>
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8000f9a:	6822      	ldr	r2, [r4, #0]
 8000f9c:	6993      	ldr	r3, [r2, #24]
 8000f9e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000fa2:	6193      	str	r3, [r2, #24]
  if (hfdcan->Init.TransmitPause == ENABLE)
 8000fa4:	7c63      	ldrb	r3, [r4, #17]
 8000fa6:	2b01      	cmp	r3, #1
 8000fa8:	d03e      	beq.n	8001028 <HAL_FDCAN_Init+0x148>
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8000faa:	6822      	ldr	r2, [r4, #0]
 8000fac:	6993      	ldr	r3, [r2, #24]
 8000fae:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8000fb2:	6193      	str	r3, [r2, #24]
  if (hfdcan->Init.ProtocolException == ENABLE)
 8000fb4:	7ca3      	ldrb	r3, [r4, #18]
 8000fb6:	2b01      	cmp	r3, #1
 8000fb8:	d03c      	beq.n	8001034 <HAL_FDCAN_Init+0x154>
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8000fba:	6822      	ldr	r2, [r4, #0]
 8000fbc:	6993      	ldr	r3, [r2, #24]
 8000fbe:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000fc2:	6193      	str	r3, [r2, #24]
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 8000fc4:	6822      	ldr	r2, [r4, #0]
 8000fc6:	6993      	ldr	r3, [r2, #24]
 8000fc8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8000fcc:	68a1      	ldr	r1, [r4, #8]
 8000fce:	430b      	orrs	r3, r1
 8000fd0:	6193      	str	r3, [r2, #24]
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 8000fd2:	6822      	ldr	r2, [r4, #0]
 8000fd4:	6993      	ldr	r3, [r2, #24]
 8000fd6:	f023 03a4 	bic.w	r3, r3, #164	@ 0xa4
 8000fda:	6193      	str	r3, [r2, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8000fdc:	6822      	ldr	r2, [r4, #0]
 8000fde:	6913      	ldr	r3, [r2, #16]
 8000fe0:	f023 0310 	bic.w	r3, r3, #16
 8000fe4:	6113      	str	r3, [r2, #16]
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8000fe6:	68e3      	ldr	r3, [r4, #12]
 8000fe8:	2b01      	cmp	r3, #1
 8000fea:	d029      	beq.n	8001040 <HAL_FDCAN_Init+0x160>
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 8000fec:	2b00      	cmp	r3, #0
 8000fee:	d02c      	beq.n	800104a <HAL_FDCAN_Init+0x16a>
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 8000ff0:	2b02      	cmp	r3, #2
 8000ff2:	f000 809b 	beq.w	800112c <HAL_FDCAN_Init+0x24c>
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 8000ff6:	6822      	ldr	r2, [r4, #0]
 8000ff8:	6993      	ldr	r3, [r2, #24]
 8000ffa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000ffe:	6193      	str	r3, [r2, #24]
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8001000:	6822      	ldr	r2, [r4, #0]
 8001002:	6913      	ldr	r3, [r2, #16]
 8001004:	f043 0310 	orr.w	r3, r3, #16
 8001008:	6113      	str	r3, [r2, #16]
      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 800100a:	68e3      	ldr	r3, [r4, #12]
 800100c:	2b03      	cmp	r3, #3
 800100e:	d11c      	bne.n	800104a <HAL_FDCAN_Init+0x16a>
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8001010:	6822      	ldr	r2, [r4, #0]
 8001012:	6993      	ldr	r3, [r2, #24]
 8001014:	f043 0320 	orr.w	r3, r3, #32
 8001018:	6193      	str	r3, [r2, #24]
 800101a:	e016      	b.n	800104a <HAL_FDCAN_Init+0x16a>
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 800101c:	6822      	ldr	r2, [r4, #0]
 800101e:	6993      	ldr	r3, [r2, #24]
 8001020:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8001024:	6193      	str	r3, [r2, #24]
 8001026:	e7bd      	b.n	8000fa4 <HAL_FDCAN_Init+0xc4>
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8001028:	6822      	ldr	r2, [r4, #0]
 800102a:	6993      	ldr	r3, [r2, #24]
 800102c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001030:	6193      	str	r3, [r2, #24]
 8001032:	e7bf      	b.n	8000fb4 <HAL_FDCAN_Init+0xd4>
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8001034:	6822      	ldr	r2, [r4, #0]
 8001036:	6993      	ldr	r3, [r2, #24]
 8001038:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800103c:	6193      	str	r3, [r2, #24]
 800103e:	e7c1      	b.n	8000fc4 <HAL_FDCAN_Init+0xe4>
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 8001040:	6822      	ldr	r2, [r4, #0]
 8001042:	6993      	ldr	r3, [r2, #24]
 8001044:	f043 0304 	orr.w	r3, r3, #4
 8001048:	6193      	str	r3, [r2, #24]
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800104a:	69a3      	ldr	r3, [r4, #24]
 800104c:	1e5a      	subs	r2, r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 800104e:	69e3      	ldr	r3, [r4, #28]
 8001050:	3b01      	subs	r3, #1
 8001052:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8001054:	ea43 6342 	orr.w	r3, r3, r2, lsl #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8001058:	6a22      	ldr	r2, [r4, #32]
 800105a:	3a01      	subs	r2, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 800105c:	4313      	orrs	r3, r2
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 800105e:	6962      	ldr	r2, [r4, #20]
 8001060:	3a01      	subs	r2, #1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8001062:	6821      	ldr	r1, [r4, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8001064:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8001068:	61cb      	str	r3, [r1, #28]
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 800106a:	68a3      	ldr	r3, [r4, #8]
 800106c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8001070:	d062      	beq.n	8001138 <HAL_FDCAN_Init+0x258>
  if (hfdcan->Init.TxFifoQueueElmtsNbr > 0U)
 8001072:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 8001074:	b133      	cbz	r3, 8001084 <HAL_FDCAN_Init+0x1a4>
    SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 8001076:	6822      	ldr	r2, [r4, #0]
 8001078:	f8d2 30c0 	ldr.w	r3, [r2, #192]	@ 0xc0
 800107c:	6e61      	ldr	r1, [r4, #100]	@ 0x64
 800107e:	430b      	orrs	r3, r1
 8001080:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
  if ((hfdcan->Init.TxBuffersNbr + hfdcan->Init.TxFifoQueueElmtsNbr) > 0U)
 8001084:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8001086:	6e22      	ldr	r2, [r4, #96]	@ 0x60
 8001088:	42d3      	cmn	r3, r2
 800108a:	d00d      	beq.n	80010a8 <HAL_FDCAN_Init+0x1c8>
    MODIFY_REG(hfdcan->Instance->TXESC, FDCAN_TXESC_TBDS, CvtEltSize[hfdcan->Init.TxElmtSize]);
 800108c:	6821      	ldr	r1, [r4, #0]
 800108e:	f8d1 30c8 	ldr.w	r3, [r1, #200]	@ 0xc8
 8001092:	f023 0307 	bic.w	r3, r3, #7
 8001096:	6ea2      	ldr	r2, [r4, #104]	@ 0x68
 8001098:	a814      	add	r0, sp, #80	@ 0x50
 800109a:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 800109e:	f852 2c4c 	ldr.w	r2, [r2, #-76]
 80010a2:	4313      	orrs	r3, r2
 80010a4:	f8c1 30c8 	str.w	r3, [r1, #200]	@ 0xc8
  if (hfdcan->Init.RxFifo0ElmtsNbr > 0U)
 80010a8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80010aa:	b16b      	cbz	r3, 80010c8 <HAL_FDCAN_Init+0x1e8>
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F0DS,
 80010ac:	6821      	ldr	r1, [r4, #0]
 80010ae:	f8d1 30bc 	ldr.w	r3, [r1, #188]	@ 0xbc
 80010b2:	f023 0307 	bic.w	r3, r3, #7
 80010b6:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 80010b8:	a814      	add	r0, sp, #80	@ 0x50
 80010ba:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 80010be:	f852 2c4c 	ldr.w	r2, [r2, #-76]
 80010c2:	4313      	orrs	r3, r2
 80010c4:	f8c1 30bc 	str.w	r3, [r1, #188]	@ 0xbc
  if (hfdcan->Init.RxFifo1ElmtsNbr > 0U)
 80010c8:	6ca3      	ldr	r3, [r4, #72]	@ 0x48
 80010ca:	b173      	cbz	r3, 80010ea <HAL_FDCAN_Init+0x20a>
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F1DS,
 80010cc:	6821      	ldr	r1, [r4, #0]
 80010ce:	f8d1 30bc 	ldr.w	r3, [r1, #188]	@ 0xbc
 80010d2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80010d6:	6ce2      	ldr	r2, [r4, #76]	@ 0x4c
 80010d8:	a814      	add	r0, sp, #80	@ 0x50
 80010da:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 80010de:	f852 2c4c 	ldr.w	r2, [r2, #-76]
 80010e2:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
 80010e6:	f8c1 30bc 	str.w	r3, [r1, #188]	@ 0xbc
  if (hfdcan->Init.RxBuffersNbr > 0U)
 80010ea:	6d23      	ldr	r3, [r4, #80]	@ 0x50
 80010ec:	b173      	cbz	r3, 800110c <HAL_FDCAN_Init+0x22c>
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_RBDS,
 80010ee:	6821      	ldr	r1, [r4, #0]
 80010f0:	f8d1 30bc 	ldr.w	r3, [r1, #188]	@ 0xbc
 80010f4:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 80010f8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80010fa:	a814      	add	r0, sp, #80	@ 0x50
 80010fc:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 8001100:	f852 2c4c 	ldr.w	r2, [r2, #-76]
 8001104:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8001108:	f8c1 30bc 	str.w	r3, [r1, #188]	@ 0xbc
  if (hfdcan->Instance == FDCAN1)
 800110c:	6822      	ldr	r2, [r4, #0]
 800110e:	4b18      	ldr	r3, [pc, #96]	@ (8001170 <HAL_FDCAN_Init+0x290>)
 8001110:	429a      	cmp	r2, r3
 8001112:	d022      	beq.n	800115a <HAL_FDCAN_Init+0x27a>
  hfdcan->LatestTxFifoQRequest = 0U;
 8001114:	2300      	movs	r3, #0
 8001116:	f8c4 3094 	str.w	r3, [r4, #148]	@ 0x94
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 800111a:	f8c4 309c 	str.w	r3, [r4, #156]	@ 0x9c
  hfdcan->State = HAL_FDCAN_STATE_READY;
 800111e:	2301      	movs	r3, #1
 8001120:	f884 3098 	strb.w	r3, [r4, #152]	@ 0x98
  status = FDCAN_CalcultateRamBlockAddresses(hfdcan);
 8001124:	4620      	mov	r0, r4
 8001126:	f7ff fdf1 	bl	8000d0c <FDCAN_CalcultateRamBlockAddresses>
  return status;
 800112a:	e707      	b.n	8000f3c <HAL_FDCAN_Init+0x5c>
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 800112c:	6822      	ldr	r2, [r4, #0]
 800112e:	6993      	ldr	r3, [r2, #24]
 8001130:	f043 0320 	orr.w	r3, r3, #32
 8001134:	6193      	str	r3, [r2, #24]
 8001136:	e788      	b.n	800104a <HAL_FDCAN_Init+0x16a>
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8001138:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 800113a:	3b01      	subs	r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 800113c:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 800113e:	3a01      	subs	r2, #1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8001140:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8001144:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 8001146:	3a01      	subs	r2, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8001148:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 800114c:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 800114e:	3a01      	subs	r2, #1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8001150:	6821      	ldr	r1, [r4, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8001152:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8001156:	60cb      	str	r3, [r1, #12]
 8001158:	e78b      	b.n	8001072 <HAL_FDCAN_Init+0x192>
    CLEAR_BIT(hfdcan->ttcan->TTOCF, FDCAN_TTOCF_OM);
 800115a:	6862      	ldr	r2, [r4, #4]
 800115c:	6893      	ldr	r3, [r2, #8]
 800115e:	f023 0303 	bic.w	r3, r3, #3
 8001162:	6093      	str	r3, [r2, #8]
 8001164:	e7d6      	b.n	8001114 <HAL_FDCAN_Init+0x234>
    return HAL_ERROR;
 8001166:	2001      	movs	r0, #1
 8001168:	e6e8      	b.n	8000f3c <HAL_FDCAN_Init+0x5c>
 800116a:	bf00      	nop
 800116c:	08008c48 	.word	0x08008c48
 8001170:	4000a000 	.word	0x4000a000

08001174 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8001174:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001176:	b083      	sub	sp, #12
  uint32_t position = 0x00U;
 8001178:	2300      	movs	r3, #0
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800117a:	e06b      	b.n	8001254 <HAL_GPIO_Init+0xe0>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800117c:	6885      	ldr	r5, [r0, #8]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800117e:	005e      	lsls	r6, r3, #1
 8001180:	2403      	movs	r4, #3
 8001182:	40b4      	lsls	r4, r6
 8001184:	ea25 0504 	bic.w	r5, r5, r4
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001188:	68cc      	ldr	r4, [r1, #12]
 800118a:	40b4      	lsls	r4, r6
 800118c:	432c      	orrs	r4, r5
        GPIOx->OSPEEDR = temp;
 800118e:	6084      	str	r4, [r0, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001190:	6845      	ldr	r5, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001192:	ea25 050c 	bic.w	r5, r5, ip
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001196:	684c      	ldr	r4, [r1, #4]
 8001198:	f3c4 1400 	ubfx	r4, r4, #4, #1
 800119c:	409c      	lsls	r4, r3
 800119e:	432c      	orrs	r4, r5
        GPIOx->OTYPER = temp;
 80011a0:	6044      	str	r4, [r0, #4]
 80011a2:	e069      	b.n	8001278 <HAL_GPIO_Init+0x104>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80011a4:	08dd      	lsrs	r5, r3, #3
 80011a6:	3508      	adds	r5, #8
 80011a8:	f850 4025 	ldr.w	r4, [r0, r5, lsl #2]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80011ac:	f003 0c07 	and.w	ip, r3, #7
 80011b0:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 80011b4:	f04f 0e0f 	mov.w	lr, #15
 80011b8:	fa0e fe0c 	lsl.w	lr, lr, ip
 80011bc:	ea24 0e0e 	bic.w	lr, r4, lr
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80011c0:	690c      	ldr	r4, [r1, #16]
 80011c2:	fa04 f40c 	lsl.w	r4, r4, ip
 80011c6:	ea44 040e 	orr.w	r4, r4, lr
        GPIOx->AFR[position >> 3U] = temp;
 80011ca:	f840 4025 	str.w	r4, [r0, r5, lsl #2]
 80011ce:	e06b      	b.n	80012a8 <HAL_GPIO_Init+0x134>
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();

        temp = SYSCFG->EXTICR[position >> 2U];
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80011d0:	2409      	movs	r4, #9
 80011d2:	e000      	b.n	80011d6 <HAL_GPIO_Init+0x62>
 80011d4:	2400      	movs	r4, #0
 80011d6:	fa04 f40e 	lsl.w	r4, r4, lr
 80011da:	432c      	orrs	r4, r5
        SYSCFG->EXTICR[position >> 2U] = temp;
 80011dc:	f10c 0c02 	add.w	ip, ip, #2
 80011e0:	4d69      	ldr	r5, [pc, #420]	@ (8001388 <HAL_GPIO_Init+0x214>)
 80011e2:	f845 402c 	str.w	r4, [r5, ip, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80011e6:	f04f 44b0 	mov.w	r4, #1476395008	@ 0x58000000
 80011ea:	6825      	ldr	r5, [r4, #0]
        temp &= ~(iocurrent);
 80011ec:	43d4      	mvns	r4, r2
 80011ee:	ea25 0602 	bic.w	r6, r5, r2
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80011f2:	684f      	ldr	r7, [r1, #4]
 80011f4:	f417 1f80 	tst.w	r7, #1048576	@ 0x100000
 80011f8:	d001      	beq.n	80011fe <HAL_GPIO_Init+0x8a>
        {
          temp |= iocurrent;
 80011fa:	ea42 0605 	orr.w	r6, r2, r5
        }
        EXTI->RTSR1 = temp;
 80011fe:	f04f 45b0 	mov.w	r5, #1476395008	@ 0x58000000
 8001202:	602e      	str	r6, [r5, #0]

        temp = EXTI->FTSR1;
 8001204:	686d      	ldr	r5, [r5, #4]
        temp &= ~(iocurrent);
 8001206:	ea04 0605 	and.w	r6, r4, r5
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800120a:	684f      	ldr	r7, [r1, #4]
 800120c:	f417 1f00 	tst.w	r7, #2097152	@ 0x200000
 8001210:	d001      	beq.n	8001216 <HAL_GPIO_Init+0xa2>
        {
          temp |= iocurrent;
 8001212:	ea42 0605 	orr.w	r6, r2, r5
        }
        EXTI->FTSR1 = temp;
 8001216:	f04f 45b0 	mov.w	r5, #1476395008	@ 0x58000000
 800121a:	606e      	str	r6, [r5, #4]

        temp = EXTI_CurrentCPU->EMR1;
 800121c:	f8d5 5084 	ldr.w	r5, [r5, #132]	@ 0x84
        temp &= ~(iocurrent);
 8001220:	ea04 0605 	and.w	r6, r4, r5
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001224:	684f      	ldr	r7, [r1, #4]
 8001226:	f417 3f00 	tst.w	r7, #131072	@ 0x20000
 800122a:	d001      	beq.n	8001230 <HAL_GPIO_Init+0xbc>
        {
          temp |= iocurrent;
 800122c:	ea42 0605 	orr.w	r6, r2, r5
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8001230:	f04f 45b0 	mov.w	r5, #1476395008	@ 0x58000000
 8001234:	f8c5 6084 	str.w	r6, [r5, #132]	@ 0x84

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8001238:	f8d5 5080 	ldr.w	r5, [r5, #128]	@ 0x80
        temp &= ~(iocurrent);
 800123c:	402c      	ands	r4, r5
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800123e:	684e      	ldr	r6, [r1, #4]
 8001240:	f416 3f80 	tst.w	r6, #65536	@ 0x10000
 8001244:	d001      	beq.n	800124a <HAL_GPIO_Init+0xd6>
        {
          temp |= iocurrent;
 8001246:	ea42 0405 	orr.w	r4, r2, r5
        }
        EXTI_CurrentCPU->IMR1 = temp;
 800124a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800124e:	f8c2 4080 	str.w	r4, [r2, #128]	@ 0x80
      }
    }

    position++;
 8001252:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8001254:	680a      	ldr	r2, [r1, #0]
 8001256:	fa32 f403 	lsrs.w	r4, r2, r3
 800125a:	f000 8092 	beq.w	8001382 <HAL_GPIO_Init+0x20e>
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800125e:	f04f 0c01 	mov.w	ip, #1
 8001262:	fa0c fc03 	lsl.w	ip, ip, r3
    if (iocurrent != 0x00U)
 8001266:	ea1c 0202 	ands.w	r2, ip, r2
 800126a:	d0f2      	beq.n	8001252 <HAL_GPIO_Init+0xde>
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800126c:	684c      	ldr	r4, [r1, #4]
 800126e:	f004 0403 	and.w	r4, r4, #3
 8001272:	3c01      	subs	r4, #1
 8001274:	2c01      	cmp	r4, #1
 8001276:	d981      	bls.n	800117c <HAL_GPIO_Init+0x8>
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001278:	684c      	ldr	r4, [r1, #4]
 800127a:	f004 0403 	and.w	r4, r4, #3
 800127e:	2c03      	cmp	r4, #3
 8001280:	d00c      	beq.n	800129c <HAL_GPIO_Init+0x128>
      temp = GPIOx->PUPDR;
 8001282:	68c4      	ldr	r4, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001284:	005d      	lsls	r5, r3, #1
 8001286:	f04f 0c03 	mov.w	ip, #3
 800128a:	fa0c fc05 	lsl.w	ip, ip, r5
 800128e:	ea24 0c0c 	bic.w	ip, r4, ip
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001292:	688c      	ldr	r4, [r1, #8]
 8001294:	40ac      	lsls	r4, r5
 8001296:	ea44 040c 	orr.w	r4, r4, ip
      GPIOx->PUPDR = temp;
 800129a:	60c4      	str	r4, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800129c:	684c      	ldr	r4, [r1, #4]
 800129e:	f004 0403 	and.w	r4, r4, #3
 80012a2:	2c02      	cmp	r4, #2
 80012a4:	f43f af7e 	beq.w	80011a4 <HAL_GPIO_Init+0x30>
      temp = GPIOx->MODER;
 80012a8:	6804      	ldr	r4, [r0, #0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80012aa:	ea4f 0e43 	mov.w	lr, r3, lsl #1
 80012ae:	f04f 0c03 	mov.w	ip, #3
 80012b2:	fa0c fc0e 	lsl.w	ip, ip, lr
 80012b6:	ea24 0c0c 	bic.w	ip, r4, ip
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80012ba:	684c      	ldr	r4, [r1, #4]
 80012bc:	f004 0403 	and.w	r4, r4, #3
 80012c0:	fa04 f40e 	lsl.w	r4, r4, lr
 80012c4:	ea44 040c 	orr.w	r4, r4, ip
      GPIOx->MODER = temp;
 80012c8:	6004      	str	r4, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80012ca:	684c      	ldr	r4, [r1, #4]
 80012cc:	f414 3f40 	tst.w	r4, #196608	@ 0x30000
 80012d0:	d0bf      	beq.n	8001252 <HAL_GPIO_Init+0xde>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80012d2:	4c2e      	ldr	r4, [pc, #184]	@ (800138c <HAL_GPIO_Init+0x218>)
 80012d4:	f8d4 50f4 	ldr.w	r5, [r4, #244]	@ 0xf4
 80012d8:	f045 0502 	orr.w	r5, r5, #2
 80012dc:	f8c4 50f4 	str.w	r5, [r4, #244]	@ 0xf4
 80012e0:	f8d4 40f4 	ldr.w	r4, [r4, #244]	@ 0xf4
 80012e4:	f004 0402 	and.w	r4, r4, #2
 80012e8:	9401      	str	r4, [sp, #4]
 80012ea:	9c01      	ldr	r4, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2U];
 80012ec:	ea4f 0c93 	mov.w	ip, r3, lsr #2
 80012f0:	f10c 0502 	add.w	r5, ip, #2
 80012f4:	4c24      	ldr	r4, [pc, #144]	@ (8001388 <HAL_GPIO_Init+0x214>)
 80012f6:	f854 5025 	ldr.w	r5, [r4, r5, lsl #2]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80012fa:	f003 0e03 	and.w	lr, r3, #3
 80012fe:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 8001302:	240f      	movs	r4, #15
 8001304:	fa04 f40e 	lsl.w	r4, r4, lr
 8001308:	ea25 0504 	bic.w	r5, r5, r4
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800130c:	4c20      	ldr	r4, [pc, #128]	@ (8001390 <HAL_GPIO_Init+0x21c>)
 800130e:	42a0      	cmp	r0, r4
 8001310:	f43f af60 	beq.w	80011d4 <HAL_GPIO_Init+0x60>
 8001314:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 8001318:	42a0      	cmp	r0, r4
 800131a:	d022      	beq.n	8001362 <HAL_GPIO_Init+0x1ee>
 800131c:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 8001320:	42a0      	cmp	r0, r4
 8001322:	d020      	beq.n	8001366 <HAL_GPIO_Init+0x1f2>
 8001324:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 8001328:	42a0      	cmp	r0, r4
 800132a:	d01e      	beq.n	800136a <HAL_GPIO_Init+0x1f6>
 800132c:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 8001330:	42a0      	cmp	r0, r4
 8001332:	d01c      	beq.n	800136e <HAL_GPIO_Init+0x1fa>
 8001334:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 8001338:	42a0      	cmp	r0, r4
 800133a:	d01a      	beq.n	8001372 <HAL_GPIO_Init+0x1fe>
 800133c:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 8001340:	42a0      	cmp	r0, r4
 8001342:	d018      	beq.n	8001376 <HAL_GPIO_Init+0x202>
 8001344:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 8001348:	42a0      	cmp	r0, r4
 800134a:	d016      	beq.n	800137a <HAL_GPIO_Init+0x206>
 800134c:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 8001350:	42a0      	cmp	r0, r4
 8001352:	d014      	beq.n	800137e <HAL_GPIO_Init+0x20a>
 8001354:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 8001358:	42a0      	cmp	r0, r4
 800135a:	f43f af39 	beq.w	80011d0 <HAL_GPIO_Init+0x5c>
 800135e:	240a      	movs	r4, #10
 8001360:	e739      	b.n	80011d6 <HAL_GPIO_Init+0x62>
 8001362:	2401      	movs	r4, #1
 8001364:	e737      	b.n	80011d6 <HAL_GPIO_Init+0x62>
 8001366:	2402      	movs	r4, #2
 8001368:	e735      	b.n	80011d6 <HAL_GPIO_Init+0x62>
 800136a:	2403      	movs	r4, #3
 800136c:	e733      	b.n	80011d6 <HAL_GPIO_Init+0x62>
 800136e:	2404      	movs	r4, #4
 8001370:	e731      	b.n	80011d6 <HAL_GPIO_Init+0x62>
 8001372:	2405      	movs	r4, #5
 8001374:	e72f      	b.n	80011d6 <HAL_GPIO_Init+0x62>
 8001376:	2406      	movs	r4, #6
 8001378:	e72d      	b.n	80011d6 <HAL_GPIO_Init+0x62>
 800137a:	2407      	movs	r4, #7
 800137c:	e72b      	b.n	80011d6 <HAL_GPIO_Init+0x62>
 800137e:	2408      	movs	r4, #8
 8001380:	e729      	b.n	80011d6 <HAL_GPIO_Init+0x62>
  }
}
 8001382:	b003      	add	sp, #12
 8001384:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001386:	bf00      	nop
 8001388:	58000400 	.word	0x58000400
 800138c:	58024400 	.word	0x58024400
 8001390:	58020000 	.word	0x58020000

08001394 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001394:	b10a      	cbz	r2, 800139a <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001396:	6181      	str	r1, [r0, #24]
 8001398:	4770      	bx	lr
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 800139a:	0409      	lsls	r1, r1, #16
 800139c:	6181      	str	r1, [r0, #24]
  }
}
 800139e:	4770      	bx	lr

080013a0 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80013a0:	b082      	sub	sp, #8

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80013a2:	4b07      	ldr	r3, [pc, #28]	@ (80013c0 <HAL_MspInit+0x20>)
 80013a4:	f8d3 20f4 	ldr.w	r2, [r3, #244]	@ 0xf4
 80013a8:	f042 0202 	orr.w	r2, r2, #2
 80013ac:	f8c3 20f4 	str.w	r2, [r3, #244]	@ 0xf4
 80013b0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80013b4:	f003 0302 	and.w	r3, r3, #2
 80013b8:	9301      	str	r3, [sp, #4]
 80013ba:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80013bc:	b002      	add	sp, #8
 80013be:	4770      	bx	lr
 80013c0:	58024400 	.word	0x58024400

080013c4 <HAL_FDCAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hfdcan: FDCAN handle pointer
  * @retval None
  */
void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* hfdcan)
{
 80013c4:	b510      	push	{r4, lr}
 80013c6:	b0b8      	sub	sp, #224	@ 0xe0
 80013c8:	4604      	mov	r4, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013ca:	2100      	movs	r1, #0
 80013cc:	9133      	str	r1, [sp, #204]	@ 0xcc
 80013ce:	9134      	str	r1, [sp, #208]	@ 0xd0
 80013d0:	9135      	str	r1, [sp, #212]	@ 0xd4
 80013d2:	9136      	str	r1, [sp, #216]	@ 0xd8
 80013d4:	9137      	str	r1, [sp, #220]	@ 0xdc
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80013d6:	22c0      	movs	r2, #192	@ 0xc0
 80013d8:	a802      	add	r0, sp, #8
 80013da:	f006 fc5b 	bl	8007c94 <memset>
  if(hfdcan->Instance==FDCAN1)
 80013de:	6822      	ldr	r2, [r4, #0]
 80013e0:	4b1d      	ldr	r3, [pc, #116]	@ (8001458 <HAL_FDCAN_MspInit+0x94>)
 80013e2:	429a      	cmp	r2, r3
 80013e4:	d001      	beq.n	80013ea <HAL_FDCAN_MspInit+0x26>

    /* USER CODE END FDCAN1_MspInit 1 */

  }

}
 80013e6:	b038      	add	sp, #224	@ 0xe0
 80013e8:	bd10      	pop	{r4, pc}
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 80013ea:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80013ee:	2300      	movs	r3, #0
 80013f0:	e9cd 2302 	strd	r2, r3, [sp, #8]
    PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL;
 80013f4:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 80013f8:	931e      	str	r3, [sp, #120]	@ 0x78
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80013fa:	a802      	add	r0, sp, #8
 80013fc:	f002 f82c 	bl	8003458 <HAL_RCCEx_PeriphCLKConfig>
 8001400:	bb30      	cbnz	r0, 8001450 <HAL_FDCAN_MspInit+0x8c>
    __HAL_RCC_FDCAN_CLK_ENABLE();
 8001402:	4b16      	ldr	r3, [pc, #88]	@ (800145c <HAL_FDCAN_MspInit+0x98>)
 8001404:	f8d3 20ec 	ldr.w	r2, [r3, #236]	@ 0xec
 8001408:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800140c:	f8c3 20ec 	str.w	r2, [r3, #236]	@ 0xec
 8001410:	f8d3 20ec 	ldr.w	r2, [r3, #236]	@ 0xec
 8001414:	f402 7280 	and.w	r2, r2, #256	@ 0x100
 8001418:	9200      	str	r2, [sp, #0]
 800141a:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800141c:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8001420:	f042 0208 	orr.w	r2, r2, #8
 8001424:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 8001428:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800142c:	f003 0308 	and.w	r3, r3, #8
 8001430:	9301      	str	r3, [sp, #4]
 8001432:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = MPU_CAN_RX_Pin|MPU_CAN_TX_Pin;
 8001434:	2303      	movs	r3, #3
 8001436:	9333      	str	r3, [sp, #204]	@ 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001438:	2302      	movs	r3, #2
 800143a:	9334      	str	r3, [sp, #208]	@ 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800143c:	2300      	movs	r3, #0
 800143e:	9335      	str	r3, [sp, #212]	@ 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001440:	9336      	str	r3, [sp, #216]	@ 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 8001442:	2309      	movs	r3, #9
 8001444:	9337      	str	r3, [sp, #220]	@ 0xdc
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001446:	a933      	add	r1, sp, #204	@ 0xcc
 8001448:	4805      	ldr	r0, [pc, #20]	@ (8001460 <HAL_FDCAN_MspInit+0x9c>)
 800144a:	f7ff fe93 	bl	8001174 <HAL_GPIO_Init>
}
 800144e:	e7ca      	b.n	80013e6 <HAL_FDCAN_MspInit+0x22>
      Error_Handler();
 8001450:	f7ff f894 	bl	800057c <Error_Handler>
 8001454:	e7d5      	b.n	8001402 <HAL_FDCAN_MspInit+0x3e>
 8001456:	bf00      	nop
 8001458:	4000a000 	.word	0x4000a000
 800145c:	58024400 	.word	0x58024400
 8001460:	58020c00 	.word	0x58020c00

08001464 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001464:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001466:	b0c3      	sub	sp, #268	@ 0x10c
 8001468:	4604      	mov	r4, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800146a:	2100      	movs	r1, #0
 800146c:	913d      	str	r1, [sp, #244]	@ 0xf4
 800146e:	913e      	str	r1, [sp, #248]	@ 0xf8
 8001470:	913f      	str	r1, [sp, #252]	@ 0xfc
 8001472:	9140      	str	r1, [sp, #256]	@ 0x100
 8001474:	9141      	str	r1, [sp, #260]	@ 0x104
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001476:	22c0      	movs	r2, #192	@ 0xc0
 8001478:	a80c      	add	r0, sp, #48	@ 0x30
 800147a:	f006 fc0b 	bl	8007c94 <memset>
  if(hspi->Instance==SPI1)
 800147e:	6823      	ldr	r3, [r4, #0]
 8001480:	4a92      	ldr	r2, [pc, #584]	@ (80016cc <HAL_SPI_MspInit+0x268>)
 8001482:	4293      	cmp	r3, r2
 8001484:	d00c      	beq.n	80014a0 <HAL_SPI_MspInit+0x3c>

    /* USER CODE BEGIN SPI1_MspInit 1 */

    /* USER CODE END SPI1_MspInit 1 */
  }
  else if(hspi->Instance==SPI3)
 8001486:	4a92      	ldr	r2, [pc, #584]	@ (80016d0 <HAL_SPI_MspInit+0x26c>)
 8001488:	4293      	cmp	r3, r2
 800148a:	d054      	beq.n	8001536 <HAL_SPI_MspInit+0xd2>

    /* USER CODE BEGIN SPI3_MspInit 1 */

    /* USER CODE END SPI3_MspInit 1 */
  }
  else if(hspi->Instance==SPI4)
 800148c:	4a91      	ldr	r2, [pc, #580]	@ (80016d4 <HAL_SPI_MspInit+0x270>)
 800148e:	4293      	cmp	r3, r2
 8001490:	f000 809e 	beq.w	80015d0 <HAL_SPI_MspInit+0x16c>

    /* USER CODE BEGIN SPI4_MspInit 1 */

    /* USER CODE END SPI4_MspInit 1 */
  }
  else if(hspi->Instance==SPI6)
 8001494:	4a90      	ldr	r2, [pc, #576]	@ (80016d8 <HAL_SPI_MspInit+0x274>)
 8001496:	4293      	cmp	r3, r2
 8001498:	f000 80cd 	beq.w	8001636 <HAL_SPI_MspInit+0x1d2>
    /* USER CODE BEGIN SPI6_MspInit 1 */

    /* USER CODE END SPI6_MspInit 1 */
  }

}
 800149c:	b043      	add	sp, #268	@ 0x10c
 800149e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI1;
 80014a0:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80014a4:	2300      	movs	r3, #0
 80014a6:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80014aa:	a80c      	add	r0, sp, #48	@ 0x30
 80014ac:	f001 ffd4 	bl	8003458 <HAL_RCCEx_PeriphCLKConfig>
 80014b0:	2800      	cmp	r0, #0
 80014b2:	d13d      	bne.n	8001530 <HAL_SPI_MspInit+0xcc>
    __HAL_RCC_SPI1_CLK_ENABLE();
 80014b4:	4b89      	ldr	r3, [pc, #548]	@ (80016dc <HAL_SPI_MspInit+0x278>)
 80014b6:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 80014ba:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80014be:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0
 80014c2:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 80014c6:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 80014ca:	9201      	str	r2, [sp, #4]
 80014cc:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80014ce:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 80014d2:	f042 0201 	orr.w	r2, r2, #1
 80014d6:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 80014da:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 80014de:	f002 0201 	and.w	r2, r2, #1
 80014e2:	9202      	str	r2, [sp, #8]
 80014e4:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80014e6:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 80014ea:	f042 0208 	orr.w	r2, r2, #8
 80014ee:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 80014f2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80014f6:	f003 0308 	and.w	r3, r3, #8
 80014fa:	9303      	str	r3, [sp, #12]
 80014fc:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Pin = IMU_SCK_Pin|IMU_MISO_Pin;
 80014fe:	2360      	movs	r3, #96	@ 0x60
 8001500:	933d      	str	r3, [sp, #244]	@ 0xf4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001502:	2702      	movs	r7, #2
 8001504:	973e      	str	r7, [sp, #248]	@ 0xf8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001506:	2400      	movs	r4, #0
 8001508:	943f      	str	r4, [sp, #252]	@ 0xfc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800150a:	9440      	str	r4, [sp, #256]	@ 0x100
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800150c:	2605      	movs	r6, #5
 800150e:	9641      	str	r6, [sp, #260]	@ 0x104
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001510:	ad3d      	add	r5, sp, #244	@ 0xf4
 8001512:	4629      	mov	r1, r5
 8001514:	4872      	ldr	r0, [pc, #456]	@ (80016e0 <HAL_SPI_MspInit+0x27c>)
 8001516:	f7ff fe2d 	bl	8001174 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = IMU_MOSI_Pin;
 800151a:	2380      	movs	r3, #128	@ 0x80
 800151c:	933d      	str	r3, [sp, #244]	@ 0xf4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800151e:	973e      	str	r7, [sp, #248]	@ 0xf8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001520:	943f      	str	r4, [sp, #252]	@ 0xfc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001522:	9440      	str	r4, [sp, #256]	@ 0x100
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001524:	9641      	str	r6, [sp, #260]	@ 0x104
    HAL_GPIO_Init(IMU_MOSI_GPIO_Port, &GPIO_InitStruct);
 8001526:	4629      	mov	r1, r5
 8001528:	486e      	ldr	r0, [pc, #440]	@ (80016e4 <HAL_SPI_MspInit+0x280>)
 800152a:	f7ff fe23 	bl	8001174 <HAL_GPIO_Init>
 800152e:	e7b5      	b.n	800149c <HAL_SPI_MspInit+0x38>
      Error_Handler();
 8001530:	f7ff f824 	bl	800057c <Error_Handler>
 8001534:	e7be      	b.n	80014b4 <HAL_SPI_MspInit+0x50>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI3;
 8001536:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800153a:	2300      	movs	r3, #0
 800153c:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001540:	a80c      	add	r0, sp, #48	@ 0x30
 8001542:	f001 ff89 	bl	8003458 <HAL_RCCEx_PeriphCLKConfig>
 8001546:	2800      	cmp	r0, #0
 8001548:	d13f      	bne.n	80015ca <HAL_SPI_MspInit+0x166>
    __HAL_RCC_SPI3_CLK_ENABLE();
 800154a:	4b64      	ldr	r3, [pc, #400]	@ (80016dc <HAL_SPI_MspInit+0x278>)
 800154c:	f8d3 20e8 	ldr.w	r2, [r3, #232]	@ 0xe8
 8001550:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8001554:	f8c3 20e8 	str.w	r2, [r3, #232]	@ 0xe8
 8001558:	f8d3 20e8 	ldr.w	r2, [r3, #232]	@ 0xe8
 800155c:	f402 4200 	and.w	r2, r2, #32768	@ 0x8000
 8001560:	9204      	str	r2, [sp, #16]
 8001562:	9a04      	ldr	r2, [sp, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001564:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8001568:	f042 0202 	orr.w	r2, r2, #2
 800156c:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 8001570:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8001574:	f002 0202 	and.w	r2, r2, #2
 8001578:	9205      	str	r2, [sp, #20]
 800157a:	9a05      	ldr	r2, [sp, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800157c:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8001580:	f042 0204 	orr.w	r2, r2, #4
 8001584:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 8001588:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800158c:	f003 0304 	and.w	r3, r3, #4
 8001590:	9306      	str	r3, [sp, #24]
 8001592:	9b06      	ldr	r3, [sp, #24]
    GPIO_InitStruct.Pin = MAG_MOSI_Pin;
 8001594:	2304      	movs	r3, #4
 8001596:	933d      	str	r3, [sp, #244]	@ 0xf4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001598:	2602      	movs	r6, #2
 800159a:	963e      	str	r6, [sp, #248]	@ 0xf8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800159c:	2400      	movs	r4, #0
 800159e:	943f      	str	r4, [sp, #252]	@ 0xfc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015a0:	9440      	str	r4, [sp, #256]	@ 0x100
    GPIO_InitStruct.Alternate = GPIO_AF7_SPI3;
 80015a2:	2307      	movs	r3, #7
 80015a4:	9341      	str	r3, [sp, #260]	@ 0x104
    HAL_GPIO_Init(MAG_MOSI_GPIO_Port, &GPIO_InitStruct);
 80015a6:	ad3d      	add	r5, sp, #244	@ 0xf4
 80015a8:	4629      	mov	r1, r5
 80015aa:	484f      	ldr	r0, [pc, #316]	@ (80016e8 <HAL_SPI_MspInit+0x284>)
 80015ac:	f7ff fde2 	bl	8001174 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = MAG_SCK_Pin|MAG_MISO_Pin;
 80015b0:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 80015b4:	933d      	str	r3, [sp, #244]	@ 0xf4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015b6:	963e      	str	r6, [sp, #248]	@ 0xf8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015b8:	943f      	str	r4, [sp, #252]	@ 0xfc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015ba:	9440      	str	r4, [sp, #256]	@ 0x100
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80015bc:	2306      	movs	r3, #6
 80015be:	9341      	str	r3, [sp, #260]	@ 0x104
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80015c0:	4629      	mov	r1, r5
 80015c2:	484a      	ldr	r0, [pc, #296]	@ (80016ec <HAL_SPI_MspInit+0x288>)
 80015c4:	f7ff fdd6 	bl	8001174 <HAL_GPIO_Init>
 80015c8:	e768      	b.n	800149c <HAL_SPI_MspInit+0x38>
      Error_Handler();
 80015ca:	f7fe ffd7 	bl	800057c <Error_Handler>
 80015ce:	e7bc      	b.n	800154a <HAL_SPI_MspInit+0xe6>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI4;
 80015d0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80015d4:	2300      	movs	r3, #0
 80015d6:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80015da:	a80c      	add	r0, sp, #48	@ 0x30
 80015dc:	f001 ff3c 	bl	8003458 <HAL_RCCEx_PeriphCLKConfig>
 80015e0:	bb30      	cbnz	r0, 8001630 <HAL_SPI_MspInit+0x1cc>
    __HAL_RCC_SPI4_CLK_ENABLE();
 80015e2:	4b3e      	ldr	r3, [pc, #248]	@ (80016dc <HAL_SPI_MspInit+0x278>)
 80015e4:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 80015e8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80015ec:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0
 80015f0:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 80015f4:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 80015f8:	9207      	str	r2, [sp, #28]
 80015fa:	9a07      	ldr	r2, [sp, #28]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 80015fc:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8001600:	f042 0210 	orr.w	r2, r2, #16
 8001604:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 8001608:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800160c:	f003 0310 	and.w	r3, r3, #16
 8001610:	9308      	str	r3, [sp, #32]
 8001612:	9b08      	ldr	r3, [sp, #32]
    GPIO_InitStruct.Pin = BAR_SCK_Pin|BAR_MISO_Pin|BAR_MOSI_Pin;
 8001614:	2364      	movs	r3, #100	@ 0x64
 8001616:	933d      	str	r3, [sp, #244]	@ 0xf4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001618:	2302      	movs	r3, #2
 800161a:	933e      	str	r3, [sp, #248]	@ 0xf8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800161c:	2300      	movs	r3, #0
 800161e:	933f      	str	r3, [sp, #252]	@ 0xfc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001620:	9340      	str	r3, [sp, #256]	@ 0x100
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 8001622:	2305      	movs	r3, #5
 8001624:	9341      	str	r3, [sp, #260]	@ 0x104
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001626:	a93d      	add	r1, sp, #244	@ 0xf4
 8001628:	4831      	ldr	r0, [pc, #196]	@ (80016f0 <HAL_SPI_MspInit+0x28c>)
 800162a:	f7ff fda3 	bl	8001174 <HAL_GPIO_Init>
 800162e:	e735      	b.n	800149c <HAL_SPI_MspInit+0x38>
      Error_Handler();
 8001630:	f7fe ffa4 	bl	800057c <Error_Handler>
 8001634:	e7d5      	b.n	80015e2 <HAL_SPI_MspInit+0x17e>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI6;
 8001636:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800163a:	2300      	movs	r3, #0
 800163c:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001640:	a80c      	add	r0, sp, #48	@ 0x30
 8001642:	f001 ff09 	bl	8003458 <HAL_RCCEx_PeriphCLKConfig>
 8001646:	2800      	cmp	r0, #0
 8001648:	d13d      	bne.n	80016c6 <HAL_SPI_MspInit+0x262>
    __HAL_RCC_SPI6_CLK_ENABLE();
 800164a:	4b24      	ldr	r3, [pc, #144]	@ (80016dc <HAL_SPI_MspInit+0x278>)
 800164c:	f8d3 20f4 	ldr.w	r2, [r3, #244]	@ 0xf4
 8001650:	f042 0220 	orr.w	r2, r2, #32
 8001654:	f8c3 20f4 	str.w	r2, [r3, #244]	@ 0xf4
 8001658:	f8d3 20f4 	ldr.w	r2, [r3, #244]	@ 0xf4
 800165c:	f002 0220 	and.w	r2, r2, #32
 8001660:	9209      	str	r2, [sp, #36]	@ 0x24
 8001662:	9a09      	ldr	r2, [sp, #36]	@ 0x24
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001664:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8001668:	f042 0201 	orr.w	r2, r2, #1
 800166c:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 8001670:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8001674:	f002 0201 	and.w	r2, r2, #1
 8001678:	920a      	str	r2, [sp, #40]	@ 0x28
 800167a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800167c:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8001680:	f042 0202 	orr.w	r2, r2, #2
 8001684:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 8001688:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800168c:	f003 0302 	and.w	r3, r3, #2
 8001690:	930b      	str	r3, [sp, #44]	@ 0x2c
 8001692:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
    GPIO_InitStruct.Pin = MCU_MOSI_Pin;
 8001694:	2380      	movs	r3, #128	@ 0x80
 8001696:	933d      	str	r3, [sp, #244]	@ 0xf4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001698:	2702      	movs	r7, #2
 800169a:	973e      	str	r7, [sp, #248]	@ 0xf8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800169c:	2400      	movs	r4, #0
 800169e:	943f      	str	r4, [sp, #252]	@ 0xfc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016a0:	9440      	str	r4, [sp, #256]	@ 0x100
    GPIO_InitStruct.Alternate = GPIO_AF8_SPI6;
 80016a2:	2608      	movs	r6, #8
 80016a4:	9641      	str	r6, [sp, #260]	@ 0x104
    HAL_GPIO_Init(MCU_MOSI_GPIO_Port, &GPIO_InitStruct);
 80016a6:	ad3d      	add	r5, sp, #244	@ 0xf4
 80016a8:	4629      	mov	r1, r5
 80016aa:	480d      	ldr	r0, [pc, #52]	@ (80016e0 <HAL_SPI_MspInit+0x27c>)
 80016ac:	f7ff fd62 	bl	8001174 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = MCU_SCK_Pin|MCU_MISO_Pin;
 80016b0:	2318      	movs	r3, #24
 80016b2:	933d      	str	r3, [sp, #244]	@ 0xf4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016b4:	973e      	str	r7, [sp, #248]	@ 0xf8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016b6:	943f      	str	r4, [sp, #252]	@ 0xfc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016b8:	9440      	str	r4, [sp, #256]	@ 0x100
    GPIO_InitStruct.Alternate = GPIO_AF8_SPI6;
 80016ba:	9641      	str	r6, [sp, #260]	@ 0x104
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80016bc:	4629      	mov	r1, r5
 80016be:	480a      	ldr	r0, [pc, #40]	@ (80016e8 <HAL_SPI_MspInit+0x284>)
 80016c0:	f7ff fd58 	bl	8001174 <HAL_GPIO_Init>
}
 80016c4:	e6ea      	b.n	800149c <HAL_SPI_MspInit+0x38>
      Error_Handler();
 80016c6:	f7fe ff59 	bl	800057c <Error_Handler>
 80016ca:	e7be      	b.n	800164a <HAL_SPI_MspInit+0x1e6>
 80016cc:	40013000 	.word	0x40013000
 80016d0:	40003c00 	.word	0x40003c00
 80016d4:	40013400 	.word	0x40013400
 80016d8:	58001400 	.word	0x58001400
 80016dc:	58024400 	.word	0x58024400
 80016e0:	58020000 	.word	0x58020000
 80016e4:	58020c00 	.word	0x58020c00
 80016e8:	58020400 	.word	0x58020400
 80016ec:	58020800 	.word	0x58020800
 80016f0:	58021000 	.word	0x58021000

080016f4 <HAL_TIM_PWM_MspInit>:
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
  if(htim_pwm->Instance==TIM1)
 80016f4:	6802      	ldr	r2, [r0, #0]
 80016f6:	4b0a      	ldr	r3, [pc, #40]	@ (8001720 <HAL_TIM_PWM_MspInit+0x2c>)
 80016f8:	429a      	cmp	r2, r3
 80016fa:	d000      	beq.n	80016fe <HAL_TIM_PWM_MspInit+0xa>
 80016fc:	4770      	bx	lr
{
 80016fe:	b082      	sub	sp, #8
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001700:	4b08      	ldr	r3, [pc, #32]	@ (8001724 <HAL_TIM_PWM_MspInit+0x30>)
 8001702:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 8001706:	f042 0201 	orr.w	r2, r2, #1
 800170a:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0
 800170e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001712:	f003 0301 	and.w	r3, r3, #1
 8001716:	9301      	str	r3, [sp, #4]
 8001718:	9b01      	ldr	r3, [sp, #4]

    /* USER CODE END TIM1_MspInit 1 */

  }

}
 800171a:	b002      	add	sp, #8
 800171c:	4770      	bx	lr
 800171e:	bf00      	nop
 8001720:	40010000 	.word	0x40010000
 8001724:	58024400 	.word	0x58024400

08001728 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001728:	b500      	push	{lr}
 800172a:	b087      	sub	sp, #28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800172c:	2300      	movs	r3, #0
 800172e:	9301      	str	r3, [sp, #4]
 8001730:	9302      	str	r3, [sp, #8]
 8001732:	9303      	str	r3, [sp, #12]
 8001734:	9304      	str	r3, [sp, #16]
 8001736:	9305      	str	r3, [sp, #20]
  if(htim->Instance==TIM1)
 8001738:	6802      	ldr	r2, [r0, #0]
 800173a:	4b0f      	ldr	r3, [pc, #60]	@ (8001778 <HAL_TIM_MspPostInit+0x50>)
 800173c:	429a      	cmp	r2, r3
 800173e:	d002      	beq.n	8001746 <HAL_TIM_MspPostInit+0x1e>
    /* USER CODE BEGIN TIM1_MspPostInit 1 */

    /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8001740:	b007      	add	sp, #28
 8001742:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001746:	4b0d      	ldr	r3, [pc, #52]	@ (800177c <HAL_TIM_MspPostInit+0x54>)
 8001748:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 800174c:	f042 0210 	orr.w	r2, r2, #16
 8001750:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 8001754:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001758:	f003 0310 	and.w	r3, r3, #16
 800175c:	9300      	str	r3, [sp, #0]
 800175e:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = IMU_FSYNC_Pin;
 8001760:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001764:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001766:	2302      	movs	r3, #2
 8001768:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 800176a:	2301      	movs	r3, #1
 800176c:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(IMU_FSYNC_GPIO_Port, &GPIO_InitStruct);
 800176e:	a901      	add	r1, sp, #4
 8001770:	4803      	ldr	r0, [pc, #12]	@ (8001780 <HAL_TIM_MspPostInit+0x58>)
 8001772:	f7ff fcff 	bl	8001174 <HAL_GPIO_Init>
}
 8001776:	e7e3      	b.n	8001740 <HAL_TIM_MspPostInit+0x18>
 8001778:	40010000 	.word	0x40010000
 800177c:	58024400 	.word	0x58024400
 8001780:	58021000 	.word	0x58021000

08001784 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001784:	b510      	push	{r4, lr}
 8001786:	b0bc      	sub	sp, #240	@ 0xf0
 8001788:	4604      	mov	r4, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800178a:	2100      	movs	r1, #0
 800178c:	9137      	str	r1, [sp, #220]	@ 0xdc
 800178e:	9138      	str	r1, [sp, #224]	@ 0xe0
 8001790:	9139      	str	r1, [sp, #228]	@ 0xe4
 8001792:	913a      	str	r1, [sp, #232]	@ 0xe8
 8001794:	913b      	str	r1, [sp, #236]	@ 0xec
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001796:	22c0      	movs	r2, #192	@ 0xc0
 8001798:	a806      	add	r0, sp, #24
 800179a:	f006 fa7b 	bl	8007c94 <memset>
  if(huart->Instance==UART4)
 800179e:	6823      	ldr	r3, [r4, #0]
 80017a0:	4a50      	ldr	r2, [pc, #320]	@ (80018e4 <HAL_UART_MspInit+0x160>)
 80017a2:	4293      	cmp	r3, r2
 80017a4:	d007      	beq.n	80017b6 <HAL_UART_MspInit+0x32>

    /* USER CODE BEGIN UART4_MspInit 1 */

    /* USER CODE END UART4_MspInit 1 */
  }
  else if(huart->Instance==UART8)
 80017a6:	4a50      	ldr	r2, [pc, #320]	@ (80018e8 <HAL_UART_MspInit+0x164>)
 80017a8:	4293      	cmp	r3, r2
 80017aa:	d036      	beq.n	800181a <HAL_UART_MspInit+0x96>

    /* USER CODE BEGIN UART8_MspInit 1 */

    /* USER CODE END UART8_MspInit 1 */
  }
  else if(huart->Instance==USART1)
 80017ac:	4a4f      	ldr	r2, [pc, #316]	@ (80018ec <HAL_UART_MspInit+0x168>)
 80017ae:	4293      	cmp	r3, r2
 80017b0:	d065      	beq.n	800187e <HAL_UART_MspInit+0xfa>
    /* USER CODE BEGIN USART1_MspInit 1 */

    /* USER CODE END USART1_MspInit 1 */
  }

}
 80017b2:	b03c      	add	sp, #240	@ 0xf0
 80017b4:	bd10      	pop	{r4, pc}
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 80017b6:	2202      	movs	r2, #2
 80017b8:	2300      	movs	r3, #0
 80017ba:	e9cd 2306 	strd	r2, r3, [sp, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80017be:	a806      	add	r0, sp, #24
 80017c0:	f001 fe4a 	bl	8003458 <HAL_RCCEx_PeriphCLKConfig>
 80017c4:	bb30      	cbnz	r0, 8001814 <HAL_UART_MspInit+0x90>
    __HAL_RCC_UART4_CLK_ENABLE();
 80017c6:	4b4a      	ldr	r3, [pc, #296]	@ (80018f0 <HAL_UART_MspInit+0x16c>)
 80017c8:	f8d3 20e8 	ldr.w	r2, [r3, #232]	@ 0xe8
 80017cc:	f442 2200 	orr.w	r2, r2, #524288	@ 0x80000
 80017d0:	f8c3 20e8 	str.w	r2, [r3, #232]	@ 0xe8
 80017d4:	f8d3 20e8 	ldr.w	r2, [r3, #232]	@ 0xe8
 80017d8:	f402 2200 	and.w	r2, r2, #524288	@ 0x80000
 80017dc:	9200      	str	r2, [sp, #0]
 80017de:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80017e0:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 80017e4:	f042 0201 	orr.w	r2, r2, #1
 80017e8:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 80017ec:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80017f0:	f003 0301 	and.w	r3, r3, #1
 80017f4:	9301      	str	r3, [sp, #4]
 80017f6:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = TPU_TX_Pin|TPU_RX_Pin;
 80017f8:	2303      	movs	r3, #3
 80017fa:	9337      	str	r3, [sp, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80017fc:	2312      	movs	r3, #18
 80017fe:	9338      	str	r3, [sp, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001800:	2300      	movs	r3, #0
 8001802:	9339      	str	r3, [sp, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001804:	933a      	str	r3, [sp, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8001806:	2308      	movs	r3, #8
 8001808:	933b      	str	r3, [sp, #236]	@ 0xec
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800180a:	a937      	add	r1, sp, #220	@ 0xdc
 800180c:	4839      	ldr	r0, [pc, #228]	@ (80018f4 <HAL_UART_MspInit+0x170>)
 800180e:	f7ff fcb1 	bl	8001174 <HAL_GPIO_Init>
 8001812:	e7ce      	b.n	80017b2 <HAL_UART_MspInit+0x2e>
      Error_Handler();
 8001814:	f7fe feb2 	bl	800057c <Error_Handler>
 8001818:	e7d5      	b.n	80017c6 <HAL_UART_MspInit+0x42>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART8;
 800181a:	2202      	movs	r2, #2
 800181c:	2300      	movs	r3, #0
 800181e:	e9cd 2306 	strd	r2, r3, [sp, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001822:	a806      	add	r0, sp, #24
 8001824:	f001 fe18 	bl	8003458 <HAL_RCCEx_PeriphCLKConfig>
 8001828:	bb30      	cbnz	r0, 8001878 <HAL_UART_MspInit+0xf4>
    __HAL_RCC_UART8_CLK_ENABLE();
 800182a:	4b31      	ldr	r3, [pc, #196]	@ (80018f0 <HAL_UART_MspInit+0x16c>)
 800182c:	f8d3 20e8 	ldr.w	r2, [r3, #232]	@ 0xe8
 8001830:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8001834:	f8c3 20e8 	str.w	r2, [r3, #232]	@ 0xe8
 8001838:	f8d3 20e8 	ldr.w	r2, [r3, #232]	@ 0xe8
 800183c:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 8001840:	9202      	str	r2, [sp, #8]
 8001842:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001844:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8001848:	f042 0210 	orr.w	r2, r2, #16
 800184c:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 8001850:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001854:	f003 0310 	and.w	r3, r3, #16
 8001858:	9303      	str	r3, [sp, #12]
 800185a:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Pin = SPU_RX_Pin|SPU_TX_Pin;
 800185c:	2303      	movs	r3, #3
 800185e:	9337      	str	r3, [sp, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001860:	2312      	movs	r3, #18
 8001862:	9338      	str	r3, [sp, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001864:	2300      	movs	r3, #0
 8001866:	9339      	str	r3, [sp, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001868:	933a      	str	r3, [sp, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF8_UART8;
 800186a:	2308      	movs	r3, #8
 800186c:	933b      	str	r3, [sp, #236]	@ 0xec
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800186e:	a937      	add	r1, sp, #220	@ 0xdc
 8001870:	4821      	ldr	r0, [pc, #132]	@ (80018f8 <HAL_UART_MspInit+0x174>)
 8001872:	f7ff fc7f 	bl	8001174 <HAL_GPIO_Init>
 8001876:	e79c      	b.n	80017b2 <HAL_UART_MspInit+0x2e>
      Error_Handler();
 8001878:	f7fe fe80 	bl	800057c <Error_Handler>
 800187c:	e7d5      	b.n	800182a <HAL_UART_MspInit+0xa6>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 800187e:	2201      	movs	r2, #1
 8001880:	2300      	movs	r3, #0
 8001882:	e9cd 2306 	strd	r2, r3, [sp, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001886:	a806      	add	r0, sp, #24
 8001888:	f001 fde6 	bl	8003458 <HAL_RCCEx_PeriphCLKConfig>
 800188c:	bb38      	cbnz	r0, 80018de <HAL_UART_MspInit+0x15a>
    __HAL_RCC_USART1_CLK_ENABLE();
 800188e:	4b18      	ldr	r3, [pc, #96]	@ (80018f0 <HAL_UART_MspInit+0x16c>)
 8001890:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 8001894:	f042 0210 	orr.w	r2, r2, #16
 8001898:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0
 800189c:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 80018a0:	f002 0210 	and.w	r2, r2, #16
 80018a4:	9204      	str	r2, [sp, #16]
 80018a6:	9a04      	ldr	r2, [sp, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80018a8:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 80018ac:	f042 0201 	orr.w	r2, r2, #1
 80018b0:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 80018b4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80018b8:	f003 0301 	and.w	r3, r3, #1
 80018bc:	9305      	str	r3, [sp, #20]
 80018be:	9b05      	ldr	r3, [sp, #20]
    GPIO_InitStruct.Pin = MPU_TX_EX_Pin|MPU_RX_EX_Pin;
 80018c0:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 80018c4:	9337      	str	r3, [sp, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018c6:	2302      	movs	r3, #2
 80018c8:	9338      	str	r3, [sp, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018ca:	2300      	movs	r3, #0
 80018cc:	9339      	str	r3, [sp, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018ce:	933a      	str	r3, [sp, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80018d0:	2307      	movs	r3, #7
 80018d2:	933b      	str	r3, [sp, #236]	@ 0xec
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018d4:	a937      	add	r1, sp, #220	@ 0xdc
 80018d6:	4807      	ldr	r0, [pc, #28]	@ (80018f4 <HAL_UART_MspInit+0x170>)
 80018d8:	f7ff fc4c 	bl	8001174 <HAL_GPIO_Init>
}
 80018dc:	e769      	b.n	80017b2 <HAL_UART_MspInit+0x2e>
      Error_Handler();
 80018de:	f7fe fe4d 	bl	800057c <Error_Handler>
 80018e2:	e7d4      	b.n	800188e <HAL_UART_MspInit+0x10a>
 80018e4:	40004c00 	.word	0x40004c00
 80018e8:	40007c00 	.word	0x40007c00
 80018ec:	40011000 	.word	0x40011000
 80018f0:	58024400 	.word	0x58024400
 80018f4:	58020000 	.word	0x58020000
 80018f8:	58021000 	.word	0x58021000

080018fc <HAL_WWDG_MspInit>:
  * @param hwwdg: WWDG handle pointer
  * @retval None
  */
void HAL_WWDG_MspInit(WWDG_HandleTypeDef* hwwdg)
{
  if(hwwdg->Instance==WWDG1)
 80018fc:	6802      	ldr	r2, [r0, #0]
 80018fe:	4b0c      	ldr	r3, [pc, #48]	@ (8001930 <HAL_WWDG_MspInit+0x34>)
 8001900:	429a      	cmp	r2, r3
 8001902:	d000      	beq.n	8001906 <HAL_WWDG_MspInit+0xa>
 8001904:	4770      	bx	lr
{
 8001906:	b500      	push	{lr}
 8001908:	b083      	sub	sp, #12
  {
    /* USER CODE BEGIN WWDG1_MspInit 0 */

    /* USER CODE END WWDG1_MspInit 0 */
    /* Peripheral clock enable */
    HAL_RCCEx_WWDGxSysResetConfig(RCC_WWDG1);
 800190a:	2001      	movs	r0, #1
 800190c:	f002 fd12 	bl	8004334 <HAL_RCCEx_WWDGxSysResetConfig>
    __HAL_RCC_WWDG1_CLK_ENABLE();
 8001910:	4b08      	ldr	r3, [pc, #32]	@ (8001934 <HAL_WWDG_MspInit+0x38>)
 8001912:	f8d3 20e4 	ldr.w	r2, [r3, #228]	@ 0xe4
 8001916:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800191a:	f8c3 20e4 	str.w	r2, [r3, #228]	@ 0xe4
 800191e:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8001922:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001926:	9301      	str	r3, [sp, #4]
 8001928:	9b01      	ldr	r3, [sp, #4]

    /* USER CODE END WWDG1_MspInit 1 */

  }

}
 800192a:	b003      	add	sp, #12
 800192c:	f85d fb04 	ldr.w	pc, [sp], #4
 8001930:	50003000 	.word	0x50003000
 8001934:	58024400 	.word	0x58024400

08001938 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8001938:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800193c:	b083      	sub	sp, #12
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800193e:	f8d0 8000 	ldr.w	r8, [r0]
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];

  if (ep->xfer_count > ep->xfer_len)
 8001942:	eb01 03c1 	add.w	r3, r1, r1, lsl #3
 8001946:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 800194a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800194c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800194e:	429a      	cmp	r2, r3
 8001950:	d854      	bhi.n	80019fc <PCD_WriteEmptyTxFifo+0xc4>
 8001952:	4607      	mov	r7, r0
 8001954:	460c      	mov	r4, r1
  {
    return HAL_ERROR;
  }

  len = ep->xfer_len - ep->xfer_count;
 8001956:	1a9b      	subs	r3, r3, r2

  if (len > ep->maxpacket)
 8001958:	eb01 02c1 	add.w	r2, r1, r1, lsl #3
 800195c:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 8001960:	69d2      	ldr	r2, [r2, #28]
 8001962:	429a      	cmp	r2, r3
 8001964:	d300      	bcc.n	8001968 <PCD_WriteEmptyTxFifo+0x30>
  len = ep->xfer_len - ep->xfer_count;
 8001966:	461a      	mov	r2, r3
  {
    len = ep->maxpacket;
  }

  len32b = (len + 3U) / 4U;
 8001968:	f102 0903 	add.w	r9, r2, #3
 800196c:	ea4f 0999 	mov.w	r9, r9, lsr #2

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8001970:	e015      	b.n	800199e <PCD_WriteEmptyTxFifo+0x66>

    if (len > ep->maxpacket)
    {
      len = ep->maxpacket;
    }
    len32b = (len + 3U) / 4U;
 8001972:	f106 0903 	add.w	r9, r6, #3
 8001976:	ea4f 0999 	mov.w	r9, r9, lsr #2

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
                          (uint8_t)hpcd->Init.dma_enable);
 800197a:	79bb      	ldrb	r3, [r7, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800197c:	eb04 05c4 	add.w	r5, r4, r4, lsl #3
 8001980:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 8001984:	6a29      	ldr	r1, [r5, #32]
 8001986:	9300      	str	r3, [sp, #0]
 8001988:	b2b3      	uxth	r3, r6
 800198a:	b2e2      	uxtb	r2, r4
 800198c:	4640      	mov	r0, r8
 800198e:	f004 f9d8 	bl	8005d42 <USB_WritePacket>

    ep->xfer_buff  += len;
 8001992:	6a2b      	ldr	r3, [r5, #32]
 8001994:	4433      	add	r3, r6
 8001996:	622b      	str	r3, [r5, #32]
    ep->xfer_count += len;
 8001998:	6aab      	ldr	r3, [r5, #40]	@ 0x28
 800199a:	4433      	add	r3, r6
 800199c:	62ab      	str	r3, [r5, #40]	@ 0x28
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800199e:	eb08 1344 	add.w	r3, r8, r4, lsl #5
 80019a2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80019a6:	699b      	ldr	r3, [r3, #24]
 80019a8:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80019aa:	454b      	cmp	r3, r9
 80019ac:	d312      	bcc.n	80019d4 <PCD_WriteEmptyTxFifo+0x9c>
 80019ae:	eb04 03c4 	add.w	r3, r4, r4, lsl #3
 80019b2:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 80019b6:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80019b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80019ba:	429a      	cmp	r2, r3
 80019bc:	d20a      	bcs.n	80019d4 <PCD_WriteEmptyTxFifo+0x9c>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80019be:	b14b      	cbz	r3, 80019d4 <PCD_WriteEmptyTxFifo+0x9c>
    len = ep->xfer_len - ep->xfer_count;
 80019c0:	1a9b      	subs	r3, r3, r2
    if (len > ep->maxpacket)
 80019c2:	eb04 02c4 	add.w	r2, r4, r4, lsl #3
 80019c6:	eb07 0282 	add.w	r2, r7, r2, lsl #2
 80019ca:	69d6      	ldr	r6, [r2, #28]
 80019cc:	429e      	cmp	r6, r3
 80019ce:	d3d0      	bcc.n	8001972 <PCD_WriteEmptyTxFifo+0x3a>
    len = ep->xfer_len - ep->xfer_count;
 80019d0:	461e      	mov	r6, r3
 80019d2:	e7ce      	b.n	8001972 <PCD_WriteEmptyTxFifo+0x3a>
  }

  if (ep->xfer_len <= ep->xfer_count)
 80019d4:	eb04 03c4 	add.w	r3, r4, r4, lsl #3
 80019d8:	eb07 0783 	add.w	r7, r7, r3, lsl #2
 80019dc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80019de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80019e0:	429a      	cmp	r2, r3
 80019e2:	d80f      	bhi.n	8001a04 <PCD_WriteEmptyTxFifo+0xcc>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80019e4:	f004 040f 	and.w	r4, r4, #15
 80019e8:	2201      	movs	r2, #1
 80019ea:	40a2      	lsls	r2, r4
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80019ec:	f8d8 3834 	ldr.w	r3, [r8, #2100]	@ 0x834
 80019f0:	ea23 0302 	bic.w	r3, r3, r2
 80019f4:	f8c8 3834 	str.w	r3, [r8, #2100]	@ 0x834
  }

  return HAL_OK;
 80019f8:	2000      	movs	r0, #0
 80019fa:	e000      	b.n	80019fe <PCD_WriteEmptyTxFifo+0xc6>
    return HAL_ERROR;
 80019fc:	2001      	movs	r0, #1
}
 80019fe:	b003      	add	sp, #12
 8001a00:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  return HAL_OK;
 8001a04:	2000      	movs	r0, #0
 8001a06:	e7fa      	b.n	80019fe <PCD_WriteEmptyTxFifo+0xc6>

08001a08 <HAL_PCD_Init>:
{
 8001a08:	b530      	push	{r4, r5, lr}
 8001a0a:	b083      	sub	sp, #12
  if (hpcd == NULL)
 8001a0c:	2800      	cmp	r0, #0
 8001a0e:	d07a      	beq.n	8001b06 <HAL_PCD_Init+0xfe>
 8001a10:	4604      	mov	r4, r0
  if (hpcd->State == HAL_PCD_STATE_RESET)
 8001a12:	f890 3495 	ldrb.w	r3, [r0, #1173]	@ 0x495
 8001a16:	b1ab      	cbz	r3, 8001a44 <HAL_PCD_Init+0x3c>
  hpcd->State = HAL_PCD_STATE_BUSY;
 8001a18:	2303      	movs	r3, #3
 8001a1a:	f884 3495 	strb.w	r3, [r4, #1173]	@ 0x495
  __HAL_PCD_DISABLE(hpcd);
 8001a1e:	6820      	ldr	r0, [r4, #0]
 8001a20:	f003 ff44 	bl	80058ac <USB_DisableGlobalInt>
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001a24:	7c23      	ldrb	r3, [r4, #16]
 8001a26:	f88d 3000 	strb.w	r3, [sp]
 8001a2a:	1d23      	adds	r3, r4, #4
 8001a2c:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001a2e:	6820      	ldr	r0, [r4, #0]
 8001a30:	f003 fe72 	bl	8005718 <USB_CoreInit>
 8001a34:	b158      	cbz	r0, 8001a4e <HAL_PCD_Init+0x46>
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001a36:	2302      	movs	r3, #2
 8001a38:	f884 3495 	strb.w	r3, [r4, #1173]	@ 0x495
    return HAL_ERROR;
 8001a3c:	2501      	movs	r5, #1
}
 8001a3e:	4628      	mov	r0, r5
 8001a40:	b003      	add	sp, #12
 8001a42:	bd30      	pop	{r4, r5, pc}
    hpcd->Lock = HAL_UNLOCKED;
 8001a44:	f880 3494 	strb.w	r3, [r0, #1172]	@ 0x494
    HAL_PCD_MspInit(hpcd);
 8001a48:	f004 ffba 	bl	80069c0 <HAL_PCD_MspInit>
 8001a4c:	e7e4      	b.n	8001a18 <HAL_PCD_Init+0x10>
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8001a4e:	2100      	movs	r1, #0
 8001a50:	6820      	ldr	r0, [r4, #0]
 8001a52:	f004 fb8c 	bl	800616e <USB_SetCurrentMode>
 8001a56:	4602      	mov	r2, r0
 8001a58:	b9b8      	cbnz	r0, 8001a8a <HAL_PCD_Init+0x82>
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001a5a:	4603      	mov	r3, r0
 8001a5c:	7920      	ldrb	r0, [r4, #4]
 8001a5e:	4298      	cmp	r0, r3
 8001a60:	d918      	bls.n	8001a94 <HAL_PCD_Init+0x8c>
    hpcd->IN_ep[i].is_in = 1U;
 8001a62:	eb03 01c3 	add.w	r1, r3, r3, lsl #3
 8001a66:	eb04 0181 	add.w	r1, r4, r1, lsl #2
 8001a6a:	2001      	movs	r0, #1
 8001a6c:	7548      	strb	r0, [r1, #21]
    hpcd->IN_ep[i].num = i;
 8001a6e:	750b      	strb	r3, [r1, #20]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8001a70:	85cb      	strh	r3, [r1, #46]	@ 0x2e
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8001a72:	2000      	movs	r0, #0
 8001a74:	7608      	strb	r0, [r1, #24]
    hpcd->IN_ep[i].maxpacket = 0U;
 8001a76:	61c8      	str	r0, [r1, #28]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8001a78:	6208      	str	r0, [r1, #32]
    hpcd->IN_ep[i].xfer_len = 0U;
 8001a7a:	eb03 01c3 	add.w	r1, r3, r3, lsl #3
 8001a7e:	eb04 0181 	add.w	r1, r4, r1, lsl #2
 8001a82:	6248      	str	r0, [r1, #36]	@ 0x24
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001a84:	3301      	adds	r3, #1
 8001a86:	b2db      	uxtb	r3, r3
 8001a88:	e7e8      	b.n	8001a5c <HAL_PCD_Init+0x54>
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001a8a:	2302      	movs	r3, #2
 8001a8c:	f884 3495 	strb.w	r3, [r4, #1173]	@ 0x495
    return HAL_ERROR;
 8001a90:	2501      	movs	r5, #1
 8001a92:	e7d4      	b.n	8001a3e <HAL_PCD_Init+0x36>
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001a94:	4290      	cmp	r0, r2
 8001a96:	d917      	bls.n	8001ac8 <HAL_PCD_Init+0xc0>
    hpcd->OUT_ep[i].is_in = 0U;
 8001a98:	eb02 03c2 	add.w	r3, r2, r2, lsl #3
 8001a9c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8001aa0:	2100      	movs	r1, #0
 8001aa2:	f883 1255 	strb.w	r1, [r3, #597]	@ 0x255
    hpcd->OUT_ep[i].num = i;
 8001aa6:	f883 2254 	strb.w	r2, [r3, #596]	@ 0x254
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8001aaa:	f883 1258 	strb.w	r1, [r3, #600]	@ 0x258
    hpcd->OUT_ep[i].maxpacket = 0U;
 8001aae:	f8c3 125c 	str.w	r1, [r3, #604]	@ 0x25c
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8001ab2:	f8c3 1260 	str.w	r1, [r3, #608]	@ 0x260
    hpcd->OUT_ep[i].xfer_len = 0U;
 8001ab6:	eb02 03c2 	add.w	r3, r2, r2, lsl #3
 8001aba:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8001abe:	f8c3 1264 	str.w	r1, [r3, #612]	@ 0x264
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001ac2:	3201      	adds	r2, #1
 8001ac4:	b2d2      	uxtb	r2, r2
 8001ac6:	e7e5      	b.n	8001a94 <HAL_PCD_Init+0x8c>
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001ac8:	7c23      	ldrb	r3, [r4, #16]
 8001aca:	f88d 3000 	strb.w	r3, [sp]
 8001ace:	1d23      	adds	r3, r4, #4
 8001ad0:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001ad2:	6820      	ldr	r0, [r4, #0]
 8001ad4:	f003 ff40 	bl	8005958 <USB_DevInit>
 8001ad8:	4605      	mov	r5, r0
 8001ada:	b958      	cbnz	r0, 8001af4 <HAL_PCD_Init+0xec>
  hpcd->USB_Address = 0U;
 8001adc:	2300      	movs	r3, #0
 8001ade:	7463      	strb	r3, [r4, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8001ae0:	2301      	movs	r3, #1
 8001ae2:	f884 3495 	strb.w	r3, [r4, #1173]	@ 0x495
  if (hpcd->Init.lpm_enable == 1U)
 8001ae6:	7b23      	ldrb	r3, [r4, #12]
 8001ae8:	2b01      	cmp	r3, #1
 8001aea:	d008      	beq.n	8001afe <HAL_PCD_Init+0xf6>
  (void)USB_DevDisconnect(hpcd->Instance);
 8001aec:	6820      	ldr	r0, [r4, #0]
 8001aee:	f004 fafd 	bl	80060ec <USB_DevDisconnect>
  return HAL_OK;
 8001af2:	e7a4      	b.n	8001a3e <HAL_PCD_Init+0x36>
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001af4:	2302      	movs	r3, #2
 8001af6:	f884 3495 	strb.w	r3, [r4, #1173]	@ 0x495
    return HAL_ERROR;
 8001afa:	2501      	movs	r5, #1
 8001afc:	e79f      	b.n	8001a3e <HAL_PCD_Init+0x36>
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8001afe:	4620      	mov	r0, r4
 8001b00:	f000 fd76 	bl	80025f0 <HAL_PCDEx_ActivateLPM>
 8001b04:	e7f2      	b.n	8001aec <HAL_PCD_Init+0xe4>
    return HAL_ERROR;
 8001b06:	2501      	movs	r5, #1
 8001b08:	e799      	b.n	8001a3e <HAL_PCD_Init+0x36>

08001b0a <HAL_PCD_Start>:
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8001b0a:	6803      	ldr	r3, [r0, #0]
  __HAL_LOCK(hpcd);
 8001b0c:	f890 2494 	ldrb.w	r2, [r0, #1172]	@ 0x494
 8001b10:	2a01      	cmp	r2, #1
 8001b12:	d01a      	beq.n	8001b4a <HAL_PCD_Start+0x40>
{
 8001b14:	b510      	push	{r4, lr}
 8001b16:	4604      	mov	r4, r0
  __HAL_LOCK(hpcd);
 8001b18:	2201      	movs	r2, #1
 8001b1a:	f880 2494 	strb.w	r2, [r0, #1172]	@ 0x494
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8001b1e:	68da      	ldr	r2, [r3, #12]
 8001b20:	f012 0f40 	tst.w	r2, #64	@ 0x40
 8001b24:	d002      	beq.n	8001b2c <HAL_PCD_Start+0x22>
      (hpcd->Init.battery_charging_enable == 1U))
 8001b26:	7b42      	ldrb	r2, [r0, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8001b28:	2a01      	cmp	r2, #1
 8001b2a:	d009      	beq.n	8001b40 <HAL_PCD_Start+0x36>
  __HAL_PCD_ENABLE(hpcd);
 8001b2c:	6820      	ldr	r0, [r4, #0]
 8001b2e:	f003 feb7 	bl	80058a0 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8001b32:	6820      	ldr	r0, [r4, #0]
 8001b34:	f004 facc 	bl	80060d0 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8001b38:	2000      	movs	r0, #0
 8001b3a:	f884 0494 	strb.w	r0, [r4, #1172]	@ 0x494
}
 8001b3e:	bd10      	pop	{r4, pc}
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8001b40:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8001b42:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8001b46:	639a      	str	r2, [r3, #56]	@ 0x38
 8001b48:	e7f0      	b.n	8001b2c <HAL_PCD_Start+0x22>
  __HAL_LOCK(hpcd);
 8001b4a:	2002      	movs	r0, #2
}
 8001b4c:	4770      	bx	lr
	...

08001b50 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8001b50:	b570      	push	{r4, r5, r6, lr}
 8001b52:	4604      	mov	r4, r0
 8001b54:	460d      	mov	r5, r1
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8001b56:	6800      	ldr	r0, [r0, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8001b58:	6c06      	ldr	r6, [r0, #64]	@ 0x40
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8001b5a:	eb00 1341 	add.w	r3, r0, r1, lsl #5
 8001b5e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001b62:	689a      	ldr	r2, [r3, #8]

  if (hpcd->Init.dma_enable == 1U)
 8001b64:	79a1      	ldrb	r1, [r4, #6]
 8001b66:	2901      	cmp	r1, #1
 8001b68:	d011      	beq.n	8001b8e <PCD_EP_OutXfrComplete_int+0x3e>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8001b6a:	4938      	ldr	r1, [pc, #224]	@ (8001c4c <PCD_EP_OutXfrComplete_int+0xfc>)
 8001b6c:	428e      	cmp	r6, r1
 8001b6e:	d056      	beq.n	8001c1e <PCD_EP_OutXfrComplete_int+0xce>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8001b70:	b93d      	cbnz	r5, 8001b82 <PCD_EP_OutXfrComplete_int+0x32>
 8001b72:	eb05 03c5 	add.w	r3, r5, r5, lsl #3
 8001b76:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8001b7a:	f8d3 3264 	ldr.w	r3, [r3, #612]	@ 0x264
 8001b7e:	2b00      	cmp	r3, #0
 8001b80:	d05e      	beq.n	8001c40 <PCD_EP_OutXfrComplete_int+0xf0>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8001b82:	b2e9      	uxtb	r1, r5
 8001b84:	4620      	mov	r0, r4
 8001b86:	f004 ff7d 	bl	8006a84 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
}
 8001b8a:	2000      	movs	r0, #0
 8001b8c:	bd70      	pop	{r4, r5, r6, pc}
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8001b8e:	f012 0f08 	tst.w	r2, #8
 8001b92:	d009      	beq.n	8001ba8 <PCD_EP_OutXfrComplete_int+0x58>
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8001b94:	492e      	ldr	r1, [pc, #184]	@ (8001c50 <PCD_EP_OutXfrComplete_int+0x100>)
 8001b96:	428e      	cmp	r6, r1
 8001b98:	d9f7      	bls.n	8001b8a <PCD_EP_OutXfrComplete_int+0x3a>
 8001b9a:	f412 4f00 	tst.w	r2, #32768	@ 0x8000
 8001b9e:	d0f4      	beq.n	8001b8a <PCD_EP_OutXfrComplete_int+0x3a>
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8001ba0:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8001ba4:	609a      	str	r2, [r3, #8]
 8001ba6:	e7f0      	b.n	8001b8a <PCD_EP_OutXfrComplete_int+0x3a>
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8001ba8:	f012 0f20 	tst.w	r2, #32
 8001bac:	d002      	beq.n	8001bb4 <PCD_EP_OutXfrComplete_int+0x64>
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8001bae:	2220      	movs	r2, #32
 8001bb0:	609a      	str	r2, [r3, #8]
 8001bb2:	e7ea      	b.n	8001b8a <PCD_EP_OutXfrComplete_int+0x3a>
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8001bb4:	f012 0f28 	tst.w	r2, #40	@ 0x28
 8001bb8:	d1e7      	bne.n	8001b8a <PCD_EP_OutXfrComplete_int+0x3a>
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8001bba:	4925      	ldr	r1, [pc, #148]	@ (8001c50 <PCD_EP_OutXfrComplete_int+0x100>)
 8001bbc:	428e      	cmp	r6, r1
 8001bbe:	d906      	bls.n	8001bce <PCD_EP_OutXfrComplete_int+0x7e>
 8001bc0:	f412 4f00 	tst.w	r2, #32768	@ 0x8000
 8001bc4:	d003      	beq.n	8001bce <PCD_EP_OutXfrComplete_int+0x7e>
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8001bc6:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8001bca:	609a      	str	r2, [r3, #8]
 8001bcc:	e7dd      	b.n	8001b8a <PCD_EP_OutXfrComplete_int+0x3a>
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8001bce:	eb05 02c5 	add.w	r2, r5, r5, lsl #3
 8001bd2:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8001bd6:	f8d2 1274 	ldr.w	r1, [r2, #628]	@ 0x274
 8001bda:	691b      	ldr	r3, [r3, #16]
 8001bdc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001be0:	1acb      	subs	r3, r1, r3
 8001be2:	f8c2 3268 	str.w	r3, [r2, #616]	@ 0x268
        if (epnum == 0U)
 8001be6:	b97d      	cbnz	r5, 8001c08 <PCD_EP_OutXfrComplete_int+0xb8>
          if (ep->xfer_len == 0U)
 8001be8:	eb05 02c5 	add.w	r2, r5, r5, lsl #3
 8001bec:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8001bf0:	f8d2 2264 	ldr.w	r2, [r2, #612]	@ 0x264
 8001bf4:	b16a      	cbz	r2, 8001c12 <PCD_EP_OutXfrComplete_int+0xc2>
            ep->xfer_buff += ep->xfer_count;
 8001bf6:	eb05 02c5 	add.w	r2, r5, r5, lsl #3
 8001bfa:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8001bfe:	f8d2 1260 	ldr.w	r1, [r2, #608]	@ 0x260
 8001c02:	4419      	add	r1, r3
 8001c04:	f8c2 1260 	str.w	r1, [r2, #608]	@ 0x260
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8001c08:	b2e9      	uxtb	r1, r5
 8001c0a:	4620      	mov	r0, r4
 8001c0c:	f004 ff3a 	bl	8006a84 <HAL_PCD_DataOutStageCallback>
 8001c10:	e7bb      	b.n	8001b8a <PCD_EP_OutXfrComplete_int+0x3a>
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8001c12:	f204 429c 	addw	r2, r4, #1180	@ 0x49c
 8001c16:	2101      	movs	r1, #1
 8001c18:	f004 fae8 	bl	80061ec <USB_EP0_OutStart>
 8001c1c:	e7f4      	b.n	8001c08 <PCD_EP_OutXfrComplete_int+0xb8>
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8001c1e:	f412 4f00 	tst.w	r2, #32768	@ 0x8000
 8001c22:	d003      	beq.n	8001c2c <PCD_EP_OutXfrComplete_int+0xdc>
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8001c24:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8001c28:	609a      	str	r2, [r3, #8]
 8001c2a:	e7ae      	b.n	8001b8a <PCD_EP_OutXfrComplete_int+0x3a>
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8001c2c:	f012 0f20 	tst.w	r2, #32
 8001c30:	d001      	beq.n	8001c36 <PCD_EP_OutXfrComplete_int+0xe6>
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8001c32:	2220      	movs	r2, #32
 8001c34:	609a      	str	r2, [r3, #8]
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8001c36:	b2e9      	uxtb	r1, r5
 8001c38:	4620      	mov	r0, r4
 8001c3a:	f004 ff23 	bl	8006a84 <HAL_PCD_DataOutStageCallback>
 8001c3e:	e7a4      	b.n	8001b8a <PCD_EP_OutXfrComplete_int+0x3a>
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8001c40:	f204 429c 	addw	r2, r4, #1180	@ 0x49c
 8001c44:	2100      	movs	r1, #0
 8001c46:	f004 fad1 	bl	80061ec <USB_EP0_OutStart>
 8001c4a:	e79a      	b.n	8001b82 <PCD_EP_OutXfrComplete_int+0x32>
 8001c4c:	4f54310a 	.word	0x4f54310a
 8001c50:	4f54300a 	.word	0x4f54300a

08001c54 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8001c54:	b538      	push	{r3, r4, r5, lr}
 8001c56:	4604      	mov	r4, r0
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8001c58:	6803      	ldr	r3, [r0, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8001c5a:	6c1d      	ldr	r5, [r3, #64]	@ 0x40
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8001c5c:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 8001c60:	f8d3 1b08 	ldr.w	r1, [r3, #2824]	@ 0xb08

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8001c64:	4a0e      	ldr	r2, [pc, #56]	@ (8001ca0 <PCD_EP_OutSetupPacket_int+0x4c>)
 8001c66:	4295      	cmp	r5, r2
 8001c68:	d907      	bls.n	8001c7a <PCD_EP_OutSetupPacket_int+0x26>
 8001c6a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001c6e:	f411 4f00 	tst.w	r1, #32768	@ 0x8000
 8001c72:	d002      	beq.n	8001c7a <PCD_EP_OutSetupPacket_int+0x26>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8001c74:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8001c78:	609a      	str	r2, [r3, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8001c7a:	4620      	mov	r0, r4
 8001c7c:	f004 fefa 	bl	8006a74 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8001c80:	4b07      	ldr	r3, [pc, #28]	@ (8001ca0 <PCD_EP_OutSetupPacket_int+0x4c>)
 8001c82:	429d      	cmp	r5, r3
 8001c84:	d902      	bls.n	8001c8c <PCD_EP_OutSetupPacket_int+0x38>
 8001c86:	79a3      	ldrb	r3, [r4, #6]
 8001c88:	2b01      	cmp	r3, #1
 8001c8a:	d001      	beq.n	8001c90 <PCD_EP_OutSetupPacket_int+0x3c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
  }

  return HAL_OK;
}
 8001c8c:	2000      	movs	r0, #0
 8001c8e:	bd38      	pop	{r3, r4, r5, pc}
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8001c90:	f204 429c 	addw	r2, r4, #1180	@ 0x49c
 8001c94:	2101      	movs	r1, #1
 8001c96:	6820      	ldr	r0, [r4, #0]
 8001c98:	f004 faa8 	bl	80061ec <USB_EP0_OutStart>
 8001c9c:	e7f6      	b.n	8001c8c <PCD_EP_OutSetupPacket_int+0x38>
 8001c9e:	bf00      	nop
 8001ca0:	4f54300a 	.word	0x4f54300a

08001ca4 <HAL_PCD_SetAddress>:
  __HAL_LOCK(hpcd);
 8001ca4:	f890 3494 	ldrb.w	r3, [r0, #1172]	@ 0x494
 8001ca8:	2b01      	cmp	r3, #1
 8001caa:	d00c      	beq.n	8001cc6 <HAL_PCD_SetAddress+0x22>
{
 8001cac:	b510      	push	{r4, lr}
 8001cae:	4604      	mov	r4, r0
  __HAL_LOCK(hpcd);
 8001cb0:	2301      	movs	r3, #1
 8001cb2:	f880 3494 	strb.w	r3, [r0, #1172]	@ 0x494
  hpcd->USB_Address = address;
 8001cb6:	7441      	strb	r1, [r0, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8001cb8:	6800      	ldr	r0, [r0, #0]
 8001cba:	f004 f9f9 	bl	80060b0 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8001cbe:	2000      	movs	r0, #0
 8001cc0:	f884 0494 	strb.w	r0, [r4, #1172]	@ 0x494
}
 8001cc4:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hpcd);
 8001cc6:	2002      	movs	r0, #2
}
 8001cc8:	4770      	bx	lr

08001cca <HAL_PCD_EP_Open>:
{
 8001cca:	b538      	push	{r3, r4, r5, lr}
 8001ccc:	4605      	mov	r5, r0
 8001cce:	468c      	mov	ip, r1
  if ((ep_addr & 0x80U) == 0x80U)
 8001cd0:	f011 0f80 	tst.w	r1, #128	@ 0x80
 8001cd4:	d12b      	bne.n	8001d2e <HAL_PCD_EP_Open+0x64>
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001cd6:	f001 0e0f 	and.w	lr, r1, #15
 8001cda:	eb0e 04ce 	add.w	r4, lr, lr, lsl #3
 8001cde:	00a4      	lsls	r4, r4, #2
 8001ce0:	f504 7414 	add.w	r4, r4, #592	@ 0x250
 8001ce4:	4404      	add	r4, r0
 8001ce6:	1d21      	adds	r1, r4, #4
    ep->is_in = 0U;
 8001ce8:	eb0e 0ece 	add.w	lr, lr, lr, lsl #3
 8001cec:	eb00 0e8e 	add.w	lr, r0, lr, lsl #2
 8001cf0:	2000      	movs	r0, #0
 8001cf2:	f88e 0255 	strb.w	r0, [lr, #597]	@ 0x255
  ep->num = ep_addr & EP_ADDR_MSK;
 8001cf6:	f00c 0c0f 	and.w	ip, ip, #15
 8001cfa:	f881 c000 	strb.w	ip, [r1]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8001cfe:	f3c2 020a 	ubfx	r2, r2, #0, #11
 8001d02:	608a      	str	r2, [r1, #8]
  ep->type = ep_type;
 8001d04:	710b      	strb	r3, [r1, #4]
  if (ep->is_in != 0U)
 8001d06:	784a      	ldrb	r2, [r1, #1]
 8001d08:	b10a      	cbz	r2, 8001d0e <HAL_PCD_EP_Open+0x44>
    ep->tx_fifo_num = ep->num;
 8001d0a:	f8a1 c01a 	strh.w	ip, [r1, #26]
  if (ep_type == EP_TYPE_BULK)
 8001d0e:	2b02      	cmp	r3, #2
 8001d10:	d01c      	beq.n	8001d4c <HAL_PCD_EP_Open+0x82>
  __HAL_LOCK(hpcd);
 8001d12:	f895 3494 	ldrb.w	r3, [r5, #1172]	@ 0x494
 8001d16:	2b01      	cmp	r3, #1
 8001d18:	d01b      	beq.n	8001d52 <HAL_PCD_EP_Open+0x88>
 8001d1a:	2301      	movs	r3, #1
 8001d1c:	f885 3494 	strb.w	r3, [r5, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8001d20:	6828      	ldr	r0, [r5, #0]
 8001d22:	f003 fef3 	bl	8005b0c <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8001d26:	2000      	movs	r0, #0
 8001d28:	f885 0494 	strb.w	r0, [r5, #1172]	@ 0x494
}
 8001d2c:	bd38      	pop	{r3, r4, r5, pc}
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001d2e:	f001 000f 	and.w	r0, r1, #15
 8001d32:	eb00 01c0 	add.w	r1, r0, r0, lsl #3
 8001d36:	0089      	lsls	r1, r1, #2
 8001d38:	3110      	adds	r1, #16
 8001d3a:	4429      	add	r1, r5
 8001d3c:	3104      	adds	r1, #4
    ep->is_in = 1U;
 8001d3e:	eb00 00c0 	add.w	r0, r0, r0, lsl #3
 8001d42:	eb05 0080 	add.w	r0, r5, r0, lsl #2
 8001d46:	2401      	movs	r4, #1
 8001d48:	7544      	strb	r4, [r0, #21]
 8001d4a:	e7d4      	b.n	8001cf6 <HAL_PCD_EP_Open+0x2c>
    ep->data_pid_start = 0U;
 8001d4c:	2300      	movs	r3, #0
 8001d4e:	714b      	strb	r3, [r1, #5]
 8001d50:	e7df      	b.n	8001d12 <HAL_PCD_EP_Open+0x48>
  __HAL_LOCK(hpcd);
 8001d52:	2002      	movs	r0, #2
 8001d54:	e7ea      	b.n	8001d2c <HAL_PCD_EP_Open+0x62>

08001d56 <HAL_PCD_EP_Close>:
{
 8001d56:	b510      	push	{r4, lr}
 8001d58:	4604      	mov	r4, r0
 8001d5a:	460a      	mov	r2, r1
  if ((ep_addr & 0x80U) == 0x80U)
 8001d5c:	f011 0f80 	tst.w	r1, #128	@ 0x80
 8001d60:	d120      	bne.n	8001da4 <HAL_PCD_EP_Close+0x4e>
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001d62:	f001 000f 	and.w	r0, r1, #15
 8001d66:	eb00 03c0 	add.w	r3, r0, r0, lsl #3
 8001d6a:	009b      	lsls	r3, r3, #2
 8001d6c:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8001d70:	4423      	add	r3, r4
 8001d72:	1d19      	adds	r1, r3, #4
    ep->is_in = 0U;
 8001d74:	eb00 00c0 	add.w	r0, r0, r0, lsl #3
 8001d78:	eb04 0080 	add.w	r0, r4, r0, lsl #2
 8001d7c:	2300      	movs	r3, #0
 8001d7e:	f880 3255 	strb.w	r3, [r0, #597]	@ 0x255
  ep->num = ep_addr & EP_ADDR_MSK;
 8001d82:	f002 020f 	and.w	r2, r2, #15
 8001d86:	700a      	strb	r2, [r1, #0]
  __HAL_LOCK(hpcd);
 8001d88:	f894 3494 	ldrb.w	r3, [r4, #1172]	@ 0x494
 8001d8c:	2b01      	cmp	r3, #1
 8001d8e:	d018      	beq.n	8001dc2 <HAL_PCD_EP_Close+0x6c>
 8001d90:	2301      	movs	r3, #1
 8001d92:	f884 3494 	strb.w	r3, [r4, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8001d96:	6820      	ldr	r0, [r4, #0]
 8001d98:	f003 ff04 	bl	8005ba4 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8001d9c:	2000      	movs	r0, #0
 8001d9e:	f884 0494 	strb.w	r0, [r4, #1172]	@ 0x494
}
 8001da2:	bd10      	pop	{r4, pc}
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001da4:	f001 000f 	and.w	r0, r1, #15
 8001da8:	eb00 03c0 	add.w	r3, r0, r0, lsl #3
 8001dac:	009b      	lsls	r3, r3, #2
 8001dae:	3310      	adds	r3, #16
 8001db0:	4423      	add	r3, r4
 8001db2:	1d19      	adds	r1, r3, #4
    ep->is_in = 1U;
 8001db4:	eb00 00c0 	add.w	r0, r0, r0, lsl #3
 8001db8:	eb04 0080 	add.w	r0, r4, r0, lsl #2
 8001dbc:	2301      	movs	r3, #1
 8001dbe:	7543      	strb	r3, [r0, #21]
 8001dc0:	e7df      	b.n	8001d82 <HAL_PCD_EP_Close+0x2c>
  __HAL_LOCK(hpcd);
 8001dc2:	2002      	movs	r0, #2
 8001dc4:	e7ed      	b.n	8001da2 <HAL_PCD_EP_Close+0x4c>

08001dc6 <HAL_PCD_EP_Receive>:
{
 8001dc6:	b510      	push	{r4, lr}
 8001dc8:	4614      	mov	r4, r2
  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001dca:	f001 0c0f 	and.w	ip, r1, #15
 8001dce:	eb0c 01cc 	add.w	r1, ip, ip, lsl #3
 8001dd2:	0089      	lsls	r1, r1, #2
 8001dd4:	f501 7114 	add.w	r1, r1, #592	@ 0x250
 8001dd8:	4401      	add	r1, r0
 8001dda:	3104      	adds	r1, #4
  ep->xfer_buff = pBuf;
 8001ddc:	eb0c 0ecc 	add.w	lr, ip, ip, lsl #3
 8001de0:	eb00 0e8e 	add.w	lr, r0, lr, lsl #2
 8001de4:	f8ce 2260 	str.w	r2, [lr, #608]	@ 0x260
  ep->xfer_len = len;
 8001de8:	f8ce 3264 	str.w	r3, [lr, #612]	@ 0x264
  ep->xfer_count = 0U;
 8001dec:	2300      	movs	r3, #0
 8001dee:	f8ce 3268 	str.w	r3, [lr, #616]	@ 0x268
  ep->is_in = 0U;
 8001df2:	f88e 3255 	strb.w	r3, [lr, #597]	@ 0x255
  ep->num = ep_addr & EP_ADDR_MSK;
 8001df6:	f88e c254 	strb.w	ip, [lr, #596]	@ 0x254
  if (hpcd->Init.dma_enable == 1U)
 8001dfa:	7982      	ldrb	r2, [r0, #6]
 8001dfc:	2a01      	cmp	r2, #1
 8001dfe:	d004      	beq.n	8001e0a <HAL_PCD_EP_Receive+0x44>
  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8001e00:	6800      	ldr	r0, [r0, #0]
 8001e02:	f003 ffb5 	bl	8005d70 <USB_EPStartXfer>
}
 8001e06:	2000      	movs	r0, #0
 8001e08:	bd10      	pop	{r4, pc}
    ep->dma_addr = (uint32_t)pBuf;
 8001e0a:	f8ce 4270 	str.w	r4, [lr, #624]	@ 0x270
 8001e0e:	e7f7      	b.n	8001e00 <HAL_PCD_EP_Receive+0x3a>

08001e10 <HAL_PCD_EP_GetRxCount>:
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8001e10:	f001 010f 	and.w	r1, r1, #15
 8001e14:	eb01 01c1 	add.w	r1, r1, r1, lsl #3
 8001e18:	eb00 0081 	add.w	r0, r0, r1, lsl #2
}
 8001e1c:	f8d0 0268 	ldr.w	r0, [r0, #616]	@ 0x268
 8001e20:	4770      	bx	lr

08001e22 <HAL_PCD_EP_Transmit>:
{
 8001e22:	b510      	push	{r4, lr}
 8001e24:	4614      	mov	r4, r2
  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001e26:	f001 0c0f 	and.w	ip, r1, #15
 8001e2a:	eb0c 01cc 	add.w	r1, ip, ip, lsl #3
 8001e2e:	0089      	lsls	r1, r1, #2
 8001e30:	3110      	adds	r1, #16
 8001e32:	4401      	add	r1, r0
 8001e34:	3104      	adds	r1, #4
  ep->xfer_buff = pBuf;
 8001e36:	eb0c 0ecc 	add.w	lr, ip, ip, lsl #3
 8001e3a:	eb00 0e8e 	add.w	lr, r0, lr, lsl #2
 8001e3e:	f8ce 2020 	str.w	r2, [lr, #32]
  ep->xfer_len = len;
 8001e42:	f8ce 3024 	str.w	r3, [lr, #36]	@ 0x24
  ep->xfer_count = 0U;
 8001e46:	2300      	movs	r3, #0
 8001e48:	f8ce 3028 	str.w	r3, [lr, #40]	@ 0x28
  ep->is_in = 1U;
 8001e4c:	2301      	movs	r3, #1
 8001e4e:	f88e 3015 	strb.w	r3, [lr, #21]
  ep->num = ep_addr & EP_ADDR_MSK;
 8001e52:	f88e c014 	strb.w	ip, [lr, #20]
  if (hpcd->Init.dma_enable == 1U)
 8001e56:	7982      	ldrb	r2, [r0, #6]
 8001e58:	429a      	cmp	r2, r3
 8001e5a:	d004      	beq.n	8001e66 <HAL_PCD_EP_Transmit+0x44>
  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8001e5c:	6800      	ldr	r0, [r0, #0]
 8001e5e:	f003 ff87 	bl	8005d70 <USB_EPStartXfer>
}
 8001e62:	2000      	movs	r0, #0
 8001e64:	bd10      	pop	{r4, pc}
    ep->dma_addr = (uint32_t)pBuf;
 8001e66:	f8ce 4030 	str.w	r4, [lr, #48]	@ 0x30
 8001e6a:	e7f7      	b.n	8001e5c <HAL_PCD_EP_Transmit+0x3a>

08001e6c <HAL_PCD_EP_SetStall>:
{
 8001e6c:	b538      	push	{r3, r4, r5, lr}
  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8001e6e:	f001 050f 	and.w	r5, r1, #15
 8001e72:	7902      	ldrb	r2, [r0, #4]
 8001e74:	42aa      	cmp	r2, r5
 8001e76:	d338      	bcc.n	8001eea <HAL_PCD_EP_SetStall+0x7e>
 8001e78:	4604      	mov	r4, r0
 8001e7a:	460b      	mov	r3, r1
  if ((0x80U & ep_addr) == 0x80U)
 8001e7c:	f011 0f80 	tst.w	r1, #128	@ 0x80
 8001e80:	d11f      	bne.n	8001ec2 <HAL_PCD_EP_SetStall+0x56>
    ep = &hpcd->OUT_ep[ep_addr];
 8001e82:	eb01 01c1 	add.w	r1, r1, r1, lsl #3
 8001e86:	0089      	lsls	r1, r1, #2
 8001e88:	f501 7114 	add.w	r1, r1, #592	@ 0x250
 8001e8c:	4401      	add	r1, r0
 8001e8e:	3104      	adds	r1, #4
    ep->is_in = 0U;
 8001e90:	eb03 03c3 	add.w	r3, r3, r3, lsl #3
 8001e94:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 8001e98:	2200      	movs	r2, #0
 8001e9a:	f883 2255 	strb.w	r2, [r3, #597]	@ 0x255
  ep->is_stall = 1U;
 8001e9e:	2301      	movs	r3, #1
 8001ea0:	708b      	strb	r3, [r1, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8001ea2:	700d      	strb	r5, [r1, #0]
  __HAL_LOCK(hpcd);
 8001ea4:	f894 3494 	ldrb.w	r3, [r4, #1172]	@ 0x494
 8001ea8:	2b01      	cmp	r3, #1
 8001eaa:	d020      	beq.n	8001eee <HAL_PCD_EP_SetStall+0x82>
 8001eac:	2301      	movs	r3, #1
 8001eae:	f884 3494 	strb.w	r3, [r4, #1172]	@ 0x494
  (void)USB_EPSetStall(hpcd->Instance, ep);
 8001eb2:	6820      	ldr	r0, [r4, #0]
 8001eb4:	f004 f8a1 	bl	8005ffa <USB_EPSetStall>
  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8001eb8:	b185      	cbz	r5, 8001edc <HAL_PCD_EP_SetStall+0x70>
  __HAL_UNLOCK(hpcd);
 8001eba:	2000      	movs	r0, #0
 8001ebc:	f884 0494 	strb.w	r0, [r4, #1172]	@ 0x494
}
 8001ec0:	bd38      	pop	{r3, r4, r5, pc}
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001ec2:	eb05 01c5 	add.w	r1, r5, r5, lsl #3
 8001ec6:	0089      	lsls	r1, r1, #2
 8001ec8:	3110      	adds	r1, #16
 8001eca:	4401      	add	r1, r0
 8001ecc:	3104      	adds	r1, #4
    ep->is_in = 1U;
 8001ece:	eb05 03c5 	add.w	r3, r5, r5, lsl #3
 8001ed2:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 8001ed6:	2201      	movs	r2, #1
 8001ed8:	755a      	strb	r2, [r3, #21]
 8001eda:	e7e0      	b.n	8001e9e <HAL_PCD_EP_SetStall+0x32>
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8001edc:	f204 429c 	addw	r2, r4, #1180	@ 0x49c
 8001ee0:	79a1      	ldrb	r1, [r4, #6]
 8001ee2:	6820      	ldr	r0, [r4, #0]
 8001ee4:	f004 f982 	bl	80061ec <USB_EP0_OutStart>
 8001ee8:	e7e7      	b.n	8001eba <HAL_PCD_EP_SetStall+0x4e>
    return HAL_ERROR;
 8001eea:	2001      	movs	r0, #1
 8001eec:	e7e8      	b.n	8001ec0 <HAL_PCD_EP_SetStall+0x54>
  __HAL_LOCK(hpcd);
 8001eee:	2002      	movs	r0, #2
 8001ef0:	e7e6      	b.n	8001ec0 <HAL_PCD_EP_SetStall+0x54>

08001ef2 <HAL_PCD_EP_ClrStall>:
  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8001ef2:	f001 030f 	and.w	r3, r1, #15
 8001ef6:	7902      	ldrb	r2, [r0, #4]
 8001ef8:	429a      	cmp	r2, r3
 8001efa:	d330      	bcc.n	8001f5e <HAL_PCD_EP_ClrStall+0x6c>
{
 8001efc:	b510      	push	{r4, lr}
 8001efe:	4604      	mov	r4, r0
  if ((0x80U & ep_addr) == 0x80U)
 8001f00:	f011 0f80 	tst.w	r1, #128	@ 0x80
 8001f04:	d11e      	bne.n	8001f44 <HAL_PCD_EP_ClrStall+0x52>
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001f06:	eb03 01c3 	add.w	r1, r3, r3, lsl #3
 8001f0a:	0089      	lsls	r1, r1, #2
 8001f0c:	f501 7114 	add.w	r1, r1, #592	@ 0x250
 8001f10:	4401      	add	r1, r0
 8001f12:	3104      	adds	r1, #4
    ep->is_in = 0U;
 8001f14:	eb03 02c3 	add.w	r2, r3, r3, lsl #3
 8001f18:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 8001f1c:	2000      	movs	r0, #0
 8001f1e:	f882 0255 	strb.w	r0, [r2, #597]	@ 0x255
  ep->is_stall = 0U;
 8001f22:	2200      	movs	r2, #0
 8001f24:	708a      	strb	r2, [r1, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8001f26:	700b      	strb	r3, [r1, #0]
  __HAL_LOCK(hpcd);
 8001f28:	f894 3494 	ldrb.w	r3, [r4, #1172]	@ 0x494
 8001f2c:	2b01      	cmp	r3, #1
 8001f2e:	d018      	beq.n	8001f62 <HAL_PCD_EP_ClrStall+0x70>
 8001f30:	2301      	movs	r3, #1
 8001f32:	f884 3494 	strb.w	r3, [r4, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8001f36:	6820      	ldr	r0, [r4, #0]
 8001f38:	f004 f88c 	bl	8006054 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8001f3c:	2000      	movs	r0, #0
 8001f3e:	f884 0494 	strb.w	r0, [r4, #1172]	@ 0x494
}
 8001f42:	bd10      	pop	{r4, pc}
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001f44:	eb03 01c3 	add.w	r1, r3, r3, lsl #3
 8001f48:	0089      	lsls	r1, r1, #2
 8001f4a:	3110      	adds	r1, #16
 8001f4c:	4401      	add	r1, r0
 8001f4e:	3104      	adds	r1, #4
    ep->is_in = 1U;
 8001f50:	eb03 02c3 	add.w	r2, r3, r3, lsl #3
 8001f54:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 8001f58:	2001      	movs	r0, #1
 8001f5a:	7550      	strb	r0, [r2, #21]
 8001f5c:	e7e1      	b.n	8001f22 <HAL_PCD_EP_ClrStall+0x30>
    return HAL_ERROR;
 8001f5e:	2001      	movs	r0, #1
}
 8001f60:	4770      	bx	lr
  __HAL_LOCK(hpcd);
 8001f62:	2002      	movs	r0, #2
 8001f64:	e7ed      	b.n	8001f42 <HAL_PCD_EP_ClrStall+0x50>

08001f66 <HAL_PCD_EP_Abort>:
{
 8001f66:	b508      	push	{r3, lr}
  if ((0x80U & ep_addr) == 0x80U)
 8001f68:	f011 0f80 	tst.w	r1, #128	@ 0x80
 8001f6c:	d10c      	bne.n	8001f88 <HAL_PCD_EP_Abort+0x22>
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001f6e:	f001 010f 	and.w	r1, r1, #15
 8001f72:	eb01 01c1 	add.w	r1, r1, r1, lsl #3
 8001f76:	0089      	lsls	r1, r1, #2
 8001f78:	f501 7114 	add.w	r1, r1, #592	@ 0x250
 8001f7c:	4401      	add	r1, r0
 8001f7e:	3104      	adds	r1, #4
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8001f80:	6800      	ldr	r0, [r0, #0]
 8001f82:	f003 fe7f 	bl	8005c84 <USB_EPStopXfer>
}
 8001f86:	bd08      	pop	{r3, pc}
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001f88:	f001 010f 	and.w	r1, r1, #15
 8001f8c:	eb01 01c1 	add.w	r1, r1, r1, lsl #3
 8001f90:	0089      	lsls	r1, r1, #2
 8001f92:	3110      	adds	r1, #16
 8001f94:	4401      	add	r1, r0
 8001f96:	3104      	adds	r1, #4
 8001f98:	e7f2      	b.n	8001f80 <HAL_PCD_EP_Abort+0x1a>

08001f9a <HAL_PCD_IRQHandler>:
{
 8001f9a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001f9e:	b083      	sub	sp, #12
 8001fa0:	4604      	mov	r4, r0
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8001fa2:	6805      	ldr	r5, [r0, #0]
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8001fa4:	4628      	mov	r0, r5
 8001fa6:	f004 f8de 	bl	8006166 <USB_GetMode>
 8001faa:	b110      	cbz	r0, 8001fb2 <HAL_PCD_IRQHandler+0x18>
}
 8001fac:	b003      	add	sp, #12
 8001fae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001fb2:	4606      	mov	r6, r0
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8001fb4:	6820      	ldr	r0, [r4, #0]
 8001fb6:	f004 f8a7 	bl	8006108 <USB_ReadInterrupts>
 8001fba:	2800      	cmp	r0, #0
 8001fbc:	d0f6      	beq.n	8001fac <HAL_PCD_IRQHandler+0x12>
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8001fbe:	f505 6700 	add.w	r7, r5, #2048	@ 0x800
 8001fc2:	68bb      	ldr	r3, [r7, #8]
 8001fc4:	f3c3 230d 	ubfx	r3, r3, #8, #14
 8001fc8:	f8c4 34d4 	str.w	r3, [r4, #1236]	@ 0x4d4
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8001fcc:	6820      	ldr	r0, [r4, #0]
 8001fce:	f004 f89b 	bl	8006108 <USB_ReadInterrupts>
 8001fd2:	f010 0f02 	tst.w	r0, #2
 8001fd6:	d004      	beq.n	8001fe2 <HAL_PCD_IRQHandler+0x48>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8001fd8:	6822      	ldr	r2, [r4, #0]
 8001fda:	6953      	ldr	r3, [r2, #20]
 8001fdc:	f003 0302 	and.w	r3, r3, #2
 8001fe0:	6153      	str	r3, [r2, #20]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8001fe2:	6820      	ldr	r0, [r4, #0]
 8001fe4:	f004 f890 	bl	8006108 <USB_ReadInterrupts>
 8001fe8:	f010 0f10 	tst.w	r0, #16
 8001fec:	d016      	beq.n	800201c <HAL_PCD_IRQHandler+0x82>
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8001fee:	6822      	ldr	r2, [r4, #0]
 8001ff0:	6993      	ldr	r3, [r2, #24]
 8001ff2:	f023 0310 	bic.w	r3, r3, #16
 8001ff6:	6193      	str	r3, [r2, #24]
      RegVal = USBx->GRXSTSP;
 8001ff8:	f8d5 8020 	ldr.w	r8, [r5, #32]
      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8001ffc:	f008 090f 	and.w	r9, r8, #15
      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8002000:	f408 13f0 	and.w	r3, r8, #1966080	@ 0x1e0000
 8002004:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8002008:	d06a      	beq.n	80020e0 <HAL_PCD_IRQHandler+0x146>
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 800200a:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 800200e:	f000 808d 	beq.w	800212c <HAL_PCD_IRQHandler+0x192>
      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8002012:	6822      	ldr	r2, [r4, #0]
 8002014:	6993      	ldr	r3, [r2, #24]
 8002016:	f043 0310 	orr.w	r3, r3, #16
 800201a:	6193      	str	r3, [r2, #24]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 800201c:	6820      	ldr	r0, [r4, #0]
 800201e:	f004 f873 	bl	8006108 <USB_ReadInterrupts>
 8002022:	f410 2f00 	tst.w	r0, #524288	@ 0x80000
 8002026:	f040 8093 	bne.w	8002150 <HAL_PCD_IRQHandler+0x1b6>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 800202a:	6820      	ldr	r0, [r4, #0]
 800202c:	f004 f86c 	bl	8006108 <USB_ReadInterrupts>
 8002030:	f410 2f80 	tst.w	r0, #262144	@ 0x40000
 8002034:	f040 80fc 	bne.w	8002230 <HAL_PCD_IRQHandler+0x296>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8002038:	6820      	ldr	r0, [r4, #0]
 800203a:	f004 f865 	bl	8006108 <USB_ReadInterrupts>
 800203e:	2800      	cmp	r0, #0
 8002040:	f2c0 817d 	blt.w	800233e <HAL_PCD_IRQHandler+0x3a4>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8002044:	6820      	ldr	r0, [r4, #0]
 8002046:	f004 f85f 	bl	8006108 <USB_ReadInterrupts>
 800204a:	f410 6f00 	tst.w	r0, #2048	@ 0x800
 800204e:	d009      	beq.n	8002064 <HAL_PCD_IRQHandler+0xca>
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8002050:	68bb      	ldr	r3, [r7, #8]
 8002052:	f013 0f01 	tst.w	r3, #1
 8002056:	f040 818a 	bne.w	800236e <HAL_PCD_IRQHandler+0x3d4>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 800205a:	6822      	ldr	r2, [r4, #0]
 800205c:	6953      	ldr	r3, [r2, #20]
 800205e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002062:	6153      	str	r3, [r2, #20]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 8002064:	6820      	ldr	r0, [r4, #0]
 8002066:	f004 f84f 	bl	8006108 <USB_ReadInterrupts>
 800206a:	f010 6f00 	tst.w	r0, #134217728	@ 0x8000000
 800206e:	d015      	beq.n	800209c <HAL_PCD_IRQHandler+0x102>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 8002070:	6822      	ldr	r2, [r4, #0]
 8002072:	6953      	ldr	r3, [r2, #20]
 8002074:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002078:	6153      	str	r3, [r2, #20]
      if (hpcd->LPM_State == LPM_L0)
 800207a:	f894 34cc 	ldrb.w	r3, [r4, #1228]	@ 0x4cc
 800207e:	2b00      	cmp	r3, #0
 8002080:	f040 8179 	bne.w	8002376 <HAL_PCD_IRQHandler+0x3dc>
        hpcd->LPM_State = LPM_L1;
 8002084:	2101      	movs	r1, #1
 8002086:	f884 14cc 	strb.w	r1, [r4, #1228]	@ 0x4cc
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 800208a:	6823      	ldr	r3, [r4, #0]
 800208c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800208e:	f3c3 0383 	ubfx	r3, r3, #2, #4
 8002092:	f8c4 34d0 	str.w	r3, [r4, #1232]	@ 0x4d0
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8002096:	4620      	mov	r0, r4
 8002098:	f000 fabe 	bl	8002618 <HAL_PCDEx_LPM_Callback>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 800209c:	6820      	ldr	r0, [r4, #0]
 800209e:	f004 f833 	bl	8006108 <USB_ReadInterrupts>
 80020a2:	f410 5f80 	tst.w	r0, #4096	@ 0x1000
 80020a6:	f040 816a 	bne.w	800237e <HAL_PCD_IRQHandler+0x3e4>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 80020aa:	6820      	ldr	r0, [r4, #0]
 80020ac:	f004 f82c 	bl	8006108 <USB_ReadInterrupts>
 80020b0:	f410 5f00 	tst.w	r0, #8192	@ 0x2000
 80020b4:	f040 81b6 	bne.w	8002424 <HAL_PCD_IRQHandler+0x48a>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 80020b8:	6820      	ldr	r0, [r4, #0]
 80020ba:	f004 f825 	bl	8006108 <USB_ReadInterrupts>
 80020be:	f010 0f08 	tst.w	r0, #8
 80020c2:	f040 81c7 	bne.w	8002454 <HAL_PCD_IRQHandler+0x4ba>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 80020c6:	6820      	ldr	r0, [r4, #0]
 80020c8:	f004 f81e 	bl	8006108 <USB_ReadInterrupts>
 80020cc:	f010 0f80 	tst.w	r0, #128	@ 0x80
 80020d0:	f000 81da 	beq.w	8002488 <HAL_PCD_IRQHandler+0x4ee>
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 80020d4:	69ab      	ldr	r3, [r5, #24]
 80020d6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80020da:	61ab      	str	r3, [r5, #24]
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80020dc:	2601      	movs	r6, #1
 80020de:	e1c3      	b.n	8002468 <HAL_PCD_IRQHandler+0x4ce>
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 80020e0:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 80020e4:	ea18 0f03 	tst.w	r8, r3
 80020e8:	d093      	beq.n	8002012 <HAL_PCD_IRQHandler+0x78>
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 80020ea:	ea4f 1a18 	mov.w	sl, r8, lsr #4
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80020ee:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80020f2:	9301      	str	r3, [sp, #4]
 80020f4:	eb09 0bc9 	add.w	fp, r9, r9, lsl #3
 80020f8:	eb04 0b8b 	add.w	fp, r4, fp, lsl #2
 80020fc:	f3c8 120a 	ubfx	r2, r8, #4, #11
 8002100:	f8db 1260 	ldr.w	r1, [fp, #608]	@ 0x260
 8002104:	4628      	mov	r0, r5
 8002106:	f003 ff55 	bl	8005fb4 <USB_ReadPacket>
          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800210a:	f8db 3260 	ldr.w	r3, [fp, #608]	@ 0x260
 800210e:	f3ca 0a0a 	ubfx	sl, sl, #0, #11
 8002112:	4453      	add	r3, sl
 8002114:	f8cb 3260 	str.w	r3, [fp, #608]	@ 0x260
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8002118:	f8db 3268 	ldr.w	r3, [fp, #616]	@ 0x268
 800211c:	9a01      	ldr	r2, [sp, #4]
 800211e:	444a      	add	r2, r9
 8002120:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8002124:	4453      	add	r3, sl
 8002126:	f8c2 3268 	str.w	r3, [r2, #616]	@ 0x268
 800212a:	e772      	b.n	8002012 <HAL_PCD_IRQHandler+0x78>
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 800212c:	2208      	movs	r2, #8
 800212e:	f204 419c 	addw	r1, r4, #1180	@ 0x49c
 8002132:	4628      	mov	r0, r5
 8002134:	f003 ff3e 	bl	8005fb4 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8002138:	eb09 03c9 	add.w	r3, r9, r9, lsl #3
 800213c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8002140:	f8d3 2268 	ldr.w	r2, [r3, #616]	@ 0x268
 8002144:	f3c8 180a 	ubfx	r8, r8, #4, #11
 8002148:	4442      	add	r2, r8
 800214a:	f8c3 2268 	str.w	r2, [r3, #616]	@ 0x268
 800214e:	e760      	b.n	8002012 <HAL_PCD_IRQHandler+0x78>
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8002150:	6820      	ldr	r0, [r4, #0]
 8002152:	f003 ffdd 	bl	8006110 <USB_ReadDevAllOutEpInterrupt>
 8002156:	4680      	mov	r8, r0
      epnum = 0U;
 8002158:	46b1      	mov	r9, r6
      while (ep_intr != 0U)
 800215a:	e035      	b.n	80021c8 <HAL_PCD_IRQHandler+0x22e>
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 800215c:	eb05 1349 	add.w	r3, r5, r9, lsl #5
 8002160:	2201      	movs	r2, #1
 8002162:	f8c3 2b08 	str.w	r2, [r3, #2824]	@ 0xb08
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8002166:	4649      	mov	r1, r9
 8002168:	4620      	mov	r0, r4
 800216a:	f7ff fcf1 	bl	8001b50 <PCD_EP_OutXfrComplete_int>
 800216e:	e03c      	b.n	80021ea <HAL_PCD_IRQHandler+0x250>
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8002170:	eb05 1349 	add.w	r3, r5, r9, lsl #5
 8002174:	2208      	movs	r2, #8
 8002176:	f8c3 2b08 	str.w	r2, [r3, #2824]	@ 0xb08
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 800217a:	4649      	mov	r1, r9
 800217c:	4620      	mov	r0, r4
 800217e:	f7ff fd69 	bl	8001c54 <PCD_EP_OutSetupPacket_int>
 8002182:	e035      	b.n	80021f0 <HAL_PCD_IRQHandler+0x256>
            if (ep->is_iso_incomplete == 1U)
 8002184:	eb09 03c9 	add.w	r3, r9, r9, lsl #3
 8002188:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800218c:	f893 3257 	ldrb.w	r3, [r3, #599]	@ 0x257
 8002190:	2b01      	cmp	r3, #1
 8002192:	d041      	beq.n	8002218 <HAL_PCD_IRQHandler+0x27e>
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8002194:	eb05 1349 	add.w	r3, r5, r9, lsl #5
 8002198:	2202      	movs	r2, #2
 800219a:	f8c3 2b08 	str.w	r2, [r3, #2824]	@ 0xb08
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800219e:	f01a 0f20 	tst.w	sl, #32
 80021a2:	d004      	beq.n	80021ae <HAL_PCD_IRQHandler+0x214>
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80021a4:	eb05 1349 	add.w	r3, r5, r9, lsl #5
 80021a8:	2220      	movs	r2, #32
 80021aa:	f8c3 2b08 	str.w	r2, [r3, #2824]	@ 0xb08
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 80021ae:	f41a 5f00 	tst.w	sl, #8192	@ 0x2000
 80021b2:	d005      	beq.n	80021c0 <HAL_PCD_IRQHandler+0x226>
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 80021b4:	eb05 1349 	add.w	r3, r5, r9, lsl #5
 80021b8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80021bc:	f8c3 2b08 	str.w	r2, [r3, #2824]	@ 0xb08
        epnum++;
 80021c0:	f109 0901 	add.w	r9, r9, #1
        ep_intr >>= 1U;
 80021c4:	ea4f 0858 	mov.w	r8, r8, lsr #1
      while (ep_intr != 0U)
 80021c8:	f1b8 0f00 	cmp.w	r8, #0
 80021cc:	f43f af2d 	beq.w	800202a <HAL_PCD_IRQHandler+0x90>
        if ((ep_intr & 0x1U) != 0U)
 80021d0:	f018 0f01 	tst.w	r8, #1
 80021d4:	d0f4      	beq.n	80021c0 <HAL_PCD_IRQHandler+0x226>
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80021d6:	fa5f fb89 	uxtb.w	fp, r9
 80021da:	4659      	mov	r1, fp
 80021dc:	6820      	ldr	r0, [r4, #0]
 80021de:	f003 ffa7 	bl	8006130 <USB_ReadDevOutEPInterrupt>
 80021e2:	4682      	mov	sl, r0
          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 80021e4:	f010 0f01 	tst.w	r0, #1
 80021e8:	d1b8      	bne.n	800215c <HAL_PCD_IRQHandler+0x1c2>
          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 80021ea:	f01a 0f08 	tst.w	sl, #8
 80021ee:	d1bf      	bne.n	8002170 <HAL_PCD_IRQHandler+0x1d6>
          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 80021f0:	f01a 0f10 	tst.w	sl, #16
 80021f4:	d004      	beq.n	8002200 <HAL_PCD_IRQHandler+0x266>
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 80021f6:	eb05 1349 	add.w	r3, r5, r9, lsl #5
 80021fa:	2210      	movs	r2, #16
 80021fc:	f8c3 2b08 	str.w	r2, [r3, #2824]	@ 0xb08
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8002200:	f01a 0f02 	tst.w	sl, #2
 8002204:	d0cb      	beq.n	800219e <HAL_PCD_IRQHandler+0x204>
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8002206:	696b      	ldr	r3, [r5, #20]
 8002208:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800220c:	d0ba      	beq.n	8002184 <HAL_PCD_IRQHandler+0x1ea>
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002214:	607b      	str	r3, [r7, #4]
 8002216:	e7b5      	b.n	8002184 <HAL_PCD_IRQHandler+0x1ea>
              ep->is_iso_incomplete = 0U;
 8002218:	eb09 03c9 	add.w	r3, r9, r9, lsl #3
 800221c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8002220:	2200      	movs	r2, #0
 8002222:	f883 2257 	strb.w	r2, [r3, #599]	@ 0x257
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8002226:	4659      	mov	r1, fp
 8002228:	4620      	mov	r0, r4
 800222a:	f004 fc7b 	bl	8006b24 <HAL_PCD_ISOOUTIncompleteCallback>
 800222e:	e7b1      	b.n	8002194 <HAL_PCD_IRQHandler+0x1fa>
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8002230:	6820      	ldr	r0, [r4, #0]
 8002232:	f003 ff75 	bl	8006120 <USB_ReadDevAllInEpInterrupt>
 8002236:	4680      	mov	r8, r0
      epnum = 0U;
 8002238:	46b1      	mov	r9, r6
      while (ep_intr != 0U)
 800223a:	e025      	b.n	8002288 <HAL_PCD_IRQHandler+0x2ee>
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 800223c:	4659      	mov	r1, fp
 800223e:	4620      	mov	r0, r4
 8002240:	f004 fc2c 	bl	8006a9c <HAL_PCD_DataInStageCallback>
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8002244:	f01a 0f08 	tst.w	sl, #8
 8002248:	d004      	beq.n	8002254 <HAL_PCD_IRQHandler+0x2ba>
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 800224a:	eb05 1349 	add.w	r3, r5, r9, lsl #5
 800224e:	2208      	movs	r2, #8
 8002250:	f8c3 2908 	str.w	r2, [r3, #2312]	@ 0x908
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8002254:	f01a 0f10 	tst.w	sl, #16
 8002258:	d004      	beq.n	8002264 <HAL_PCD_IRQHandler+0x2ca>
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 800225a:	eb05 1349 	add.w	r3, r5, r9, lsl #5
 800225e:	2210      	movs	r2, #16
 8002260:	f8c3 2908 	str.w	r2, [r3, #2312]	@ 0x908
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8002264:	f01a 0f40 	tst.w	sl, #64	@ 0x40
 8002268:	d004      	beq.n	8002274 <HAL_PCD_IRQHandler+0x2da>
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 800226a:	eb05 1349 	add.w	r3, r5, r9, lsl #5
 800226e:	2240      	movs	r2, #64	@ 0x40
 8002270:	f8c3 2908 	str.w	r2, [r3, #2312]	@ 0x908
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8002274:	f01a 0f02 	tst.w	sl, #2
 8002278:	d140      	bne.n	80022fc <HAL_PCD_IRQHandler+0x362>
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 800227a:	f01a 0f80 	tst.w	sl, #128	@ 0x80
 800227e:	d159      	bne.n	8002334 <HAL_PCD_IRQHandler+0x39a>
        epnum++;
 8002280:	f109 0901 	add.w	r9, r9, #1
        ep_intr >>= 1U;
 8002284:	ea4f 0858 	mov.w	r8, r8, lsr #1
      while (ep_intr != 0U)
 8002288:	f1b8 0f00 	cmp.w	r8, #0
 800228c:	f43f aed4 	beq.w	8002038 <HAL_PCD_IRQHandler+0x9e>
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8002290:	f018 0f01 	tst.w	r8, #1
 8002294:	d0f4      	beq.n	8002280 <HAL_PCD_IRQHandler+0x2e6>
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8002296:	fa5f fb89 	uxtb.w	fp, r9
 800229a:	4659      	mov	r1, fp
 800229c:	6820      	ldr	r0, [r4, #0]
 800229e:	f003 ff50 	bl	8006142 <USB_ReadDevInEPInterrupt>
 80022a2:	4682      	mov	sl, r0
          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 80022a4:	f010 0f01 	tst.w	r0, #1
 80022a8:	d0cc      	beq.n	8002244 <HAL_PCD_IRQHandler+0x2aa>
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80022aa:	f009 020f 	and.w	r2, r9, #15
 80022ae:	2101      	movs	r1, #1
 80022b0:	fa01 f202 	lsl.w	r2, r1, r2
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80022b4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80022b6:	ea23 0302 	bic.w	r3, r3, r2
 80022ba:	637b      	str	r3, [r7, #52]	@ 0x34
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 80022bc:	eb05 1349 	add.w	r3, r5, r9, lsl #5
 80022c0:	f8c3 1908 	str.w	r1, [r3, #2312]	@ 0x908
            if (hpcd->Init.dma_enable == 1U)
 80022c4:	79a3      	ldrb	r3, [r4, #6]
 80022c6:	428b      	cmp	r3, r1
 80022c8:	d1b8      	bne.n	800223c <HAL_PCD_IRQHandler+0x2a2>
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 80022ca:	eb09 03c9 	add.w	r3, r9, r9, lsl #3
 80022ce:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80022d2:	6a1a      	ldr	r2, [r3, #32]
 80022d4:	69d9      	ldr	r1, [r3, #28]
 80022d6:	440a      	add	r2, r1
 80022d8:	621a      	str	r2, [r3, #32]
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 80022da:	f1b9 0f00 	cmp.w	r9, #0
 80022de:	d1ad      	bne.n	800223c <HAL_PCD_IRQHandler+0x2a2>
 80022e0:	eb09 03c9 	add.w	r3, r9, r9, lsl #3
 80022e4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80022e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	d1a6      	bne.n	800223c <HAL_PCD_IRQHandler+0x2a2>
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80022ee:	f204 429c 	addw	r2, r4, #1180	@ 0x49c
 80022f2:	2101      	movs	r1, #1
 80022f4:	6820      	ldr	r0, [r4, #0]
 80022f6:	f003 ff79 	bl	80061ec <USB_EP0_OutStart>
 80022fa:	e79f      	b.n	800223c <HAL_PCD_IRQHandler+0x2a2>
            (void)USB_FlushTxFifo(USBx, epnum);
 80022fc:	4649      	mov	r1, r9
 80022fe:	4628      	mov	r0, r5
 8002300:	f003 fada 	bl	80058b8 <USB_FlushTxFifo>
            if (ep->is_iso_incomplete == 1U)
 8002304:	eb09 03c9 	add.w	r3, r9, r9, lsl #3
 8002308:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800230c:	7ddb      	ldrb	r3, [r3, #23]
 800230e:	2b01      	cmp	r3, #1
 8002310:	d005      	beq.n	800231e <HAL_PCD_IRQHandler+0x384>
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8002312:	eb05 1349 	add.w	r3, r5, r9, lsl #5
 8002316:	2202      	movs	r2, #2
 8002318:	f8c3 2908 	str.w	r2, [r3, #2312]	@ 0x908
 800231c:	e7ad      	b.n	800227a <HAL_PCD_IRQHandler+0x2e0>
              ep->is_iso_incomplete = 0U;
 800231e:	eb09 03c9 	add.w	r3, r9, r9, lsl #3
 8002322:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8002326:	2200      	movs	r2, #0
 8002328:	75da      	strb	r2, [r3, #23]
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 800232a:	4659      	mov	r1, fp
 800232c:	4620      	mov	r0, r4
 800232e:	f004 fbff 	bl	8006b30 <HAL_PCD_ISOINIncompleteCallback>
 8002332:	e7ee      	b.n	8002312 <HAL_PCD_IRQHandler+0x378>
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8002334:	4649      	mov	r1, r9
 8002336:	4620      	mov	r0, r4
 8002338:	f7ff fafe 	bl	8001938 <PCD_WriteEmptyTxFifo>
 800233c:	e7a0      	b.n	8002280 <HAL_PCD_IRQHandler+0x2e6>
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	f023 0301 	bic.w	r3, r3, #1
 8002344:	607b      	str	r3, [r7, #4]
      if (hpcd->LPM_State == LPM_L1)
 8002346:	f894 34cc 	ldrb.w	r3, [r4, #1228]	@ 0x4cc
 800234a:	2b01      	cmp	r3, #1
 800234c:	d008      	beq.n	8002360 <HAL_PCD_IRQHandler+0x3c6>
        HAL_PCD_ResumeCallback(hpcd);
 800234e:	4620      	mov	r0, r4
 8002350:	f004 fbe2 	bl	8006b18 <HAL_PCD_ResumeCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8002354:	6822      	ldr	r2, [r4, #0]
 8002356:	6953      	ldr	r3, [r2, #20]
 8002358:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800235c:	6153      	str	r3, [r2, #20]
 800235e:	e671      	b.n	8002044 <HAL_PCD_IRQHandler+0xaa>
        hpcd->LPM_State = LPM_L0;
 8002360:	2100      	movs	r1, #0
 8002362:	f884 14cc 	strb.w	r1, [r4, #1228]	@ 0x4cc
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8002366:	4620      	mov	r0, r4
 8002368:	f000 f956 	bl	8002618 <HAL_PCDEx_LPM_Callback>
 800236c:	e7f2      	b.n	8002354 <HAL_PCD_IRQHandler+0x3ba>
        HAL_PCD_SuspendCallback(hpcd);
 800236e:	4620      	mov	r0, r4
 8002370:	f004 fbba 	bl	8006ae8 <HAL_PCD_SuspendCallback>
 8002374:	e671      	b.n	800205a <HAL_PCD_IRQHandler+0xc0>
        HAL_PCD_SuspendCallback(hpcd);
 8002376:	4620      	mov	r0, r4
 8002378:	f004 fbb6 	bl	8006ae8 <HAL_PCD_SuspendCallback>
 800237c:	e68e      	b.n	800209c <HAL_PCD_IRQHandler+0x102>
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	f023 0301 	bic.w	r3, r3, #1
 8002384:	607b      	str	r3, [r7, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8002386:	2110      	movs	r1, #16
 8002388:	6820      	ldr	r0, [r4, #0]
 800238a:	f003 fa95 	bl	80058b8 <USB_FlushTxFifo>
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800238e:	e01a      	b.n	80023c6 <HAL_PCD_IRQHandler+0x42c>
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8002390:	eb05 1346 	add.w	r3, r5, r6, lsl #5
 8002394:	f64f 317f 	movw	r1, #64383	@ 0xfb7f
 8002398:	f8c3 1908 	str.w	r1, [r3, #2312]	@ 0x908
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800239c:	f8d3 2900 	ldr.w	r2, [r3, #2304]	@ 0x900
 80023a0:	f422 1200 	bic.w	r2, r2, #2097152	@ 0x200000
 80023a4:	f8c3 2900 	str.w	r2, [r3, #2304]	@ 0x900
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 80023a8:	f8c3 1b08 	str.w	r1, [r3, #2824]	@ 0xb08
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80023ac:	f8d3 2b00 	ldr.w	r2, [r3, #2816]	@ 0xb00
 80023b0:	f422 1200 	bic.w	r2, r2, #2097152	@ 0x200000
 80023b4:	f8c3 2b00 	str.w	r2, [r3, #2816]	@ 0xb00
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80023b8:	f8d3 2b00 	ldr.w	r2, [r3, #2816]	@ 0xb00
 80023bc:	f042 6200 	orr.w	r2, r2, #134217728	@ 0x8000000
 80023c0:	f8c3 2b00 	str.w	r2, [r3, #2816]	@ 0xb00
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80023c4:	3601      	adds	r6, #1
 80023c6:	7923      	ldrb	r3, [r4, #4]
 80023c8:	42b3      	cmp	r3, r6
 80023ca:	d8e1      	bhi.n	8002390 <HAL_PCD_IRQHandler+0x3f6>
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 80023cc:	69fb      	ldr	r3, [r7, #28]
 80023ce:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 80023d2:	61fb      	str	r3, [r7, #28]
      if (hpcd->Init.use_dedicated_ep1 != 0U)
 80023d4:	7be3      	ldrb	r3, [r4, #15]
 80023d6:	b1db      	cbz	r3, 8002410 <HAL_PCD_IRQHandler+0x476>
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 80023d8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80023dc:	f043 030b 	orr.w	r3, r3, #11
 80023e0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 80023e4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80023e6:	f043 030b 	orr.w	r3, r3, #11
 80023ea:	647b      	str	r3, [r7, #68]	@ 0x44
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 80023ec:	f8d5 3800 	ldr.w	r3, [r5, #2048]	@ 0x800
 80023f0:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 80023f4:	f8c5 3800 	str.w	r3, [r5, #2048]	@ 0x800
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80023f8:	f204 429c 	addw	r2, r4, #1180	@ 0x49c
 80023fc:	79a1      	ldrb	r1, [r4, #6]
 80023fe:	6820      	ldr	r0, [r4, #0]
 8002400:	f003 fef4 	bl	80061ec <USB_EP0_OutStart>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8002404:	6822      	ldr	r2, [r4, #0]
 8002406:	6953      	ldr	r3, [r2, #20]
 8002408:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800240c:	6153      	str	r3, [r2, #20]
 800240e:	e64c      	b.n	80020aa <HAL_PCD_IRQHandler+0x110>
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8002410:	697a      	ldr	r2, [r7, #20]
 8002412:	f242 032b 	movw	r3, #8235	@ 0x202b
 8002416:	4313      	orrs	r3, r2
 8002418:	617b      	str	r3, [r7, #20]
        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 800241a:	693b      	ldr	r3, [r7, #16]
 800241c:	f043 030b 	orr.w	r3, r3, #11
 8002420:	613b      	str	r3, [r7, #16]
 8002422:	e7e3      	b.n	80023ec <HAL_PCD_IRQHandler+0x452>
      (void)USB_ActivateSetup(hpcd->Instance);
 8002424:	6820      	ldr	r0, [r4, #0]
 8002426:	f003 fed3 	bl	80061d0 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 800242a:	6820      	ldr	r0, [r4, #0]
 800242c:	f003 fb5c 	bl	8005ae8 <USB_GetDevSpeed>
 8002430:	71e0      	strb	r0, [r4, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8002432:	6826      	ldr	r6, [r4, #0]
 8002434:	f000 fec2 	bl	80031bc <HAL_RCC_GetHCLKFreq>
 8002438:	4601      	mov	r1, r0
 800243a:	79e2      	ldrb	r2, [r4, #7]
 800243c:	4630      	mov	r0, r6
 800243e:	f003 f9bd 	bl	80057bc <USB_SetTurnaroundTime>
      HAL_PCD_ResetCallback(hpcd);
 8002442:	4620      	mov	r0, r4
 8002444:	f004 fb3b 	bl	8006abe <HAL_PCD_ResetCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8002448:	6822      	ldr	r2, [r4, #0]
 800244a:	6953      	ldr	r3, [r2, #20]
 800244c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002450:	6153      	str	r3, [r2, #20]
 8002452:	e631      	b.n	80020b8 <HAL_PCD_IRQHandler+0x11e>
      HAL_PCD_SOFCallback(hpcd);
 8002454:	4620      	mov	r0, r4
 8002456:	f004 fb2c 	bl	8006ab2 <HAL_PCD_SOFCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 800245a:	6822      	ldr	r2, [r4, #0]
 800245c:	6953      	ldr	r3, [r2, #20]
 800245e:	f003 0308 	and.w	r3, r3, #8
 8002462:	6153      	str	r3, [r2, #20]
 8002464:	e62f      	b.n	80020c6 <HAL_PCD_IRQHandler+0x12c>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002466:	3601      	adds	r6, #1
 8002468:	7923      	ldrb	r3, [r4, #4]
 800246a:	42b3      	cmp	r3, r6
 800246c:	d90c      	bls.n	8002488 <HAL_PCD_IRQHandler+0x4ee>
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 800246e:	eb06 03c6 	add.w	r3, r6, r6, lsl #3
 8002472:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8002476:	f893 3257 	ldrb.w	r3, [r3, #599]	@ 0x257
 800247a:	2b01      	cmp	r3, #1
 800247c:	d1f3      	bne.n	8002466 <HAL_PCD_IRQHandler+0x4cc>
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 800247e:	b2f1      	uxtb	r1, r6
 8002480:	4620      	mov	r0, r4
 8002482:	f7ff fd70 	bl	8001f66 <HAL_PCD_EP_Abort>
 8002486:	e7ee      	b.n	8002466 <HAL_PCD_IRQHandler+0x4cc>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8002488:	6820      	ldr	r0, [r4, #0]
 800248a:	f003 fe3d 	bl	8006108 <USB_ReadInterrupts>
 800248e:	f410 1f80 	tst.w	r0, #1048576	@ 0x100000
 8002492:	d125      	bne.n	80024e0 <HAL_PCD_IRQHandler+0x546>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8002494:	6820      	ldr	r0, [r4, #0]
 8002496:	f003 fe37 	bl	8006108 <USB_ReadInterrupts>
 800249a:	f410 1f00 	tst.w	r0, #2097152	@ 0x200000
 800249e:	d058      	beq.n	8002552 <HAL_PCD_IRQHandler+0x5b8>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80024a0:	2301      	movs	r3, #1
 80024a2:	e026      	b.n	80024f2 <HAL_PCD_IRQHandler+0x558>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80024a4:	3601      	adds	r6, #1
 80024a6:	7923      	ldrb	r3, [r4, #4]
 80024a8:	42b3      	cmp	r3, r6
 80024aa:	d91b      	bls.n	80024e4 <HAL_PCD_IRQHandler+0x54a>
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 80024ac:	eb05 1346 	add.w	r3, r5, r6, lsl #5
 80024b0:	f8d3 2900 	ldr.w	r2, [r3, #2304]	@ 0x900
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 80024b4:	eb06 03c6 	add.w	r3, r6, r6, lsl #3
 80024b8:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80024bc:	7e1b      	ldrb	r3, [r3, #24]
 80024be:	2b01      	cmp	r3, #1
 80024c0:	d1f0      	bne.n	80024a4 <HAL_PCD_IRQHandler+0x50a>
 80024c2:	2a00      	cmp	r2, #0
 80024c4:	daee      	bge.n	80024a4 <HAL_PCD_IRQHandler+0x50a>
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 80024c6:	eb06 03c6 	add.w	r3, r6, r6, lsl #3
 80024ca:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80024ce:	2201      	movs	r2, #1
 80024d0:	75da      	strb	r2, [r3, #23]
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 80024d2:	f066 017f 	orn	r1, r6, #127	@ 0x7f
 80024d6:	b2c9      	uxtb	r1, r1
 80024d8:	4620      	mov	r0, r4
 80024da:	f7ff fd44 	bl	8001f66 <HAL_PCD_EP_Abort>
 80024de:	e7e1      	b.n	80024a4 <HAL_PCD_IRQHandler+0x50a>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80024e0:	2601      	movs	r6, #1
 80024e2:	e7e0      	b.n	80024a6 <HAL_PCD_IRQHandler+0x50c>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 80024e4:	6822      	ldr	r2, [r4, #0]
 80024e6:	6953      	ldr	r3, [r2, #20]
 80024e8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80024ec:	6153      	str	r3, [r2, #20]
 80024ee:	e7d1      	b.n	8002494 <HAL_PCD_IRQHandler+0x4fa>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80024f0:	3301      	adds	r3, #1
 80024f2:	7922      	ldrb	r2, [r4, #4]
 80024f4:	429a      	cmp	r2, r3
 80024f6:	d927      	bls.n	8002548 <HAL_PCD_IRQHandler+0x5ae>
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 80024f8:	eb05 1243 	add.w	r2, r5, r3, lsl #5
 80024fc:	f8d2 1b00 	ldr.w	r1, [r2, #2816]	@ 0xb00
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8002500:	eb03 02c3 	add.w	r2, r3, r3, lsl #3
 8002504:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8002508:	f892 2258 	ldrb.w	r2, [r2, #600]	@ 0x258
 800250c:	2a01      	cmp	r2, #1
 800250e:	d1ef      	bne.n	80024f0 <HAL_PCD_IRQHandler+0x556>
 8002510:	2900      	cmp	r1, #0
 8002512:	daed      	bge.n	80024f0 <HAL_PCD_IRQHandler+0x556>
            (((RegVal & (0x1U << 16)) >> 16U) == (hpcd->FrameNumber & 0x1U)))
 8002514:	f8d4 24d4 	ldr.w	r2, [r4, #1236]	@ 0x4d4
 8002518:	ea82 4211 	eor.w	r2, r2, r1, lsr #16
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 800251c:	f012 0f01 	tst.w	r2, #1
 8002520:	d1e6      	bne.n	80024f0 <HAL_PCD_IRQHandler+0x556>
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8002522:	eb03 02c3 	add.w	r2, r3, r3, lsl #3
 8002526:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800252a:	2101      	movs	r1, #1
 800252c:	f882 1257 	strb.w	r1, [r2, #599]	@ 0x257
          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8002530:	69aa      	ldr	r2, [r5, #24]
 8002532:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8002536:	61aa      	str	r2, [r5, #24]
          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8002538:	696a      	ldr	r2, [r5, #20]
 800253a:	f012 0f80 	tst.w	r2, #128	@ 0x80
 800253e:	d1d7      	bne.n	80024f0 <HAL_PCD_IRQHandler+0x556>
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002546:	607b      	str	r3, [r7, #4]
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8002548:	6822      	ldr	r2, [r4, #0]
 800254a:	6953      	ldr	r3, [r2, #20]
 800254c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002550:	6153      	str	r3, [r2, #20]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8002552:	6820      	ldr	r0, [r4, #0]
 8002554:	f003 fdd8 	bl	8006108 <USB_ReadInterrupts>
 8002558:	f010 4f80 	tst.w	r0, #1073741824	@ 0x40000000
 800255c:	d110      	bne.n	8002580 <HAL_PCD_IRQHandler+0x5e6>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 800255e:	6820      	ldr	r0, [r4, #0]
 8002560:	f003 fdd2 	bl	8006108 <USB_ReadInterrupts>
 8002564:	f010 0f04 	tst.w	r0, #4
 8002568:	f43f ad20 	beq.w	8001fac <HAL_PCD_IRQHandler+0x12>
      RegVal = hpcd->Instance->GOTGINT;
 800256c:	6823      	ldr	r3, [r4, #0]
 800256e:	685d      	ldr	r5, [r3, #4]
      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8002570:	f015 0f04 	tst.w	r5, #4
 8002574:	d10d      	bne.n	8002592 <HAL_PCD_IRQHandler+0x5f8>
      hpcd->Instance->GOTGINT |= RegVal;
 8002576:	6822      	ldr	r2, [r4, #0]
 8002578:	6853      	ldr	r3, [r2, #4]
 800257a:	432b      	orrs	r3, r5
 800257c:	6053      	str	r3, [r2, #4]
 800257e:	e515      	b.n	8001fac <HAL_PCD_IRQHandler+0x12>
      HAL_PCD_ConnectCallback(hpcd);
 8002580:	4620      	mov	r0, r4
 8002582:	f004 fadb 	bl	8006b3c <HAL_PCD_ConnectCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8002586:	6822      	ldr	r2, [r4, #0]
 8002588:	6953      	ldr	r3, [r2, #20]
 800258a:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800258e:	6153      	str	r3, [r2, #20]
 8002590:	e7e5      	b.n	800255e <HAL_PCD_IRQHandler+0x5c4>
        HAL_PCD_DisconnectCallback(hpcd);
 8002592:	4620      	mov	r0, r4
 8002594:	f004 fad8 	bl	8006b48 <HAL_PCD_DisconnectCallback>
 8002598:	e7ed      	b.n	8002576 <HAL_PCD_IRQHandler+0x5dc>

0800259a <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 800259a:	b410      	push	{r4}
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 800259c:	6804      	ldr	r4, [r0, #0]
 800259e:	6a60      	ldr	r0, [r4, #36]	@ 0x24

  if (fifo == 0U)
 80025a0:	b931      	cbnz	r1, 80025b0 <HAL_PCDEx_SetTxFiFo+0x16>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 80025a2:	ea40 4002 	orr.w	r0, r0, r2, lsl #16
 80025a6:	62a0      	str	r0, [r4, #40]	@ 0x28
    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
  }

  return HAL_OK;
}
 80025a8:	2000      	movs	r0, #0
 80025aa:	f85d 4b04 	ldr.w	r4, [sp], #4
 80025ae:	4770      	bx	lr
 80025b0:	468c      	mov	ip, r1
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 80025b2:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 80025b4:	eb00 4013 	add.w	r0, r0, r3, lsr #16
    for (i = 0U; i < (fifo - 1U); i++)
 80025b8:	2300      	movs	r3, #0
 80025ba:	e008      	b.n	80025ce <HAL_PCDEx_SetTxFiFo+0x34>
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 80025bc:	f103 0140 	add.w	r1, r3, #64	@ 0x40
 80025c0:	eb04 0181 	add.w	r1, r4, r1, lsl #2
 80025c4:	6849      	ldr	r1, [r1, #4]
 80025c6:	eb00 4011 	add.w	r0, r0, r1, lsr #16
    for (i = 0U; i < (fifo - 1U); i++)
 80025ca:	3301      	adds	r3, #1
 80025cc:	b2db      	uxtb	r3, r3
 80025ce:	f10c 31ff 	add.w	r1, ip, #4294967295
 80025d2:	428b      	cmp	r3, r1
 80025d4:	d3f2      	bcc.n	80025bc <HAL_PCDEx_SetTxFiFo+0x22>
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 80025d6:	ea40 4002 	orr.w	r0, r0, r2, lsl #16
 80025da:	f10c 013f 	add.w	r1, ip, #63	@ 0x3f
 80025de:	eb04 0481 	add.w	r4, r4, r1, lsl #2
 80025e2:	6060      	str	r0, [r4, #4]
 80025e4:	e7e0      	b.n	80025a8 <HAL_PCDEx_SetTxFiFo+0xe>

080025e6 <HAL_PCDEx_SetRxFiFo>:
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
  hpcd->Instance->GRXFSIZ = size;
 80025e6:	6803      	ldr	r3, [r0, #0]
 80025e8:	6259      	str	r1, [r3, #36]	@ 0x24

  return HAL_OK;
}
 80025ea:	2000      	movs	r0, #0
 80025ec:	4770      	bx	lr
	...

080025f0 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 80025f0:	4603      	mov	r3, r0
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80025f2:	6802      	ldr	r2, [r0, #0]

  hpcd->lpm_active = 1U;
 80025f4:	2101      	movs	r1, #1
 80025f6:	f8c0 14d8 	str.w	r1, [r0, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 80025fa:	2000      	movs	r0, #0
 80025fc:	f883 04cc 	strb.w	r0, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8002600:	6993      	ldr	r3, [r2, #24]
 8002602:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8002606:	6193      	str	r3, [r2, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8002608:	6d51      	ldr	r1, [r2, #84]	@ 0x54
 800260a:	4b02      	ldr	r3, [pc, #8]	@ (8002614 <HAL_PCDEx_ActivateLPM+0x24>)
 800260c:	430b      	orrs	r3, r1
 800260e:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
}
 8002610:	4770      	bx	lr
 8002612:	bf00      	nop
 8002614:	10000003 	.word	0x10000003

08002618 <HAL_PCDEx_LPM_Callback>:
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8002618:	4770      	bx	lr
	...

0800261c <HAL_PWREx_ConfigSupply>:
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 800261c:	4b13      	ldr	r3, [pc, #76]	@ (800266c <HAL_PWREx_ConfigSupply+0x50>)
 800261e:	68db      	ldr	r3, [r3, #12]
 8002620:	f013 0f04 	tst.w	r3, #4
 8002624:	d107      	bne.n	8002636 <HAL_PWREx_ConfigSupply+0x1a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8002626:	4b11      	ldr	r3, [pc, #68]	@ (800266c <HAL_PWREx_ConfigSupply+0x50>)
 8002628:	68db      	ldr	r3, [r3, #12]
 800262a:	f003 0307 	and.w	r3, r3, #7
 800262e:	4283      	cmp	r3, r0
 8002630:	d01a      	beq.n	8002668 <HAL_PWREx_ConfigSupply+0x4c>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8002632:	2001      	movs	r0, #1
 8002634:	4770      	bx	lr
{
 8002636:	b510      	push	{r4, lr}
      return HAL_OK;
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8002638:	4a0c      	ldr	r2, [pc, #48]	@ (800266c <HAL_PWREx_ConfigSupply+0x50>)
 800263a:	68d3      	ldr	r3, [r2, #12]
 800263c:	f023 0307 	bic.w	r3, r3, #7
 8002640:	4303      	orrs	r3, r0
 8002642:	60d3      	str	r3, [r2, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8002644:	f7fe fa7e 	bl	8000b44 <HAL_GetTick>
 8002648:	4604      	mov	r4, r0

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800264a:	4b08      	ldr	r3, [pc, #32]	@ (800266c <HAL_PWREx_ConfigSupply+0x50>)
 800264c:	685b      	ldr	r3, [r3, #4]
 800264e:	f413 5f00 	tst.w	r3, #8192	@ 0x2000
 8002652:	d107      	bne.n	8002664 <HAL_PWREx_ConfigSupply+0x48>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8002654:	f7fe fa76 	bl	8000b44 <HAL_GetTick>
 8002658:	1b00      	subs	r0, r0, r4
 800265a:	f5b0 7f7a 	cmp.w	r0, #1000	@ 0x3e8
 800265e:	d9f4      	bls.n	800264a <HAL_PWREx_ConfigSupply+0x2e>
    {
      return HAL_ERROR;
 8002660:	2001      	movs	r0, #1
 8002662:	e000      	b.n	8002666 <HAL_PWREx_ConfigSupply+0x4a>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8002664:	2000      	movs	r0, #0
}
 8002666:	bd10      	pop	{r4, pc}
      return HAL_OK;
 8002668:	2000      	movs	r0, #0
}
 800266a:	4770      	bx	lr
 800266c:	58024800 	.word	0x58024800

08002670 <HAL_PWREx_EnableUSBVoltageDetector>:
  * @retval None.
  */
void HAL_PWREx_EnableUSBVoltageDetector (void)
{
  /* Enable the USB voltage detector */
  SET_BIT (PWR->CR3, PWR_CR3_USB33DEN);
 8002670:	4a02      	ldr	r2, [pc, #8]	@ (800267c <HAL_PWREx_EnableUSBVoltageDetector+0xc>)
 8002672:	68d3      	ldr	r3, [r2, #12]
 8002674:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002678:	60d3      	str	r3, [r2, #12]
}
 800267a:	4770      	bx	lr
 800267c:	58024800 	.word	0x58024800

08002680 <HAL_RCC_OscConfig>:
{
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002680:	2800      	cmp	r0, #0
 8002682:	f000 8339 	beq.w	8002cf8 <HAL_RCC_OscConfig+0x678>
{
 8002686:	b538      	push	{r3, r4, r5, lr}
 8002688:	4604      	mov	r4, r0
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800268a:	6803      	ldr	r3, [r0, #0]
 800268c:	f013 0f01 	tst.w	r3, #1
 8002690:	d025      	beq.n	80026de <HAL_RCC_OscConfig+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002692:	4a94      	ldr	r2, [pc, #592]	@ (80028e4 <HAL_RCC_OscConfig+0x264>)
 8002694:	6913      	ldr	r3, [r2, #16]
 8002696:	f003 0338 	and.w	r3, r3, #56	@ 0x38
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800269a:	6a92      	ldr	r2, [r2, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 800269c:	2b10      	cmp	r3, #16
 800269e:	d015      	beq.n	80026cc <HAL_RCC_OscConfig+0x4c>
 80026a0:	2b18      	cmp	r3, #24
 80026a2:	d00f      	beq.n	80026c4 <HAL_RCC_OscConfig+0x44>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80026a4:	6863      	ldr	r3, [r4, #4]
 80026a6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80026aa:	d03f      	beq.n	800272c <HAL_RCC_OscConfig+0xac>
 80026ac:	2b00      	cmp	r3, #0
 80026ae:	d153      	bne.n	8002758 <HAL_RCC_OscConfig+0xd8>
 80026b0:	4b8c      	ldr	r3, [pc, #560]	@ (80028e4 <HAL_RCC_OscConfig+0x264>)
 80026b2:	681a      	ldr	r2, [r3, #0]
 80026b4:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 80026b8:	601a      	str	r2, [r3, #0]
 80026ba:	681a      	ldr	r2, [r3, #0]
 80026bc:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80026c0:	601a      	str	r2, [r3, #0]
 80026c2:	e038      	b.n	8002736 <HAL_RCC_OscConfig+0xb6>
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 80026c4:	f002 0203 	and.w	r2, r2, #3
 80026c8:	2a02      	cmp	r2, #2
 80026ca:	d1eb      	bne.n	80026a4 <HAL_RCC_OscConfig+0x24>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80026cc:	4b85      	ldr	r3, [pc, #532]	@ (80028e4 <HAL_RCC_OscConfig+0x264>)
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 80026d4:	d003      	beq.n	80026de <HAL_RCC_OscConfig+0x5e>
 80026d6:	6863      	ldr	r3, [r4, #4]
 80026d8:	2b00      	cmp	r3, #0
 80026da:	f000 830f 	beq.w	8002cfc <HAL_RCC_OscConfig+0x67c>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80026de:	6823      	ldr	r3, [r4, #0]
 80026e0:	f013 0f02 	tst.w	r3, #2
 80026e4:	f000 80a1 	beq.w	800282a <HAL_RCC_OscConfig+0x1aa>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80026e8:	4a7e      	ldr	r2, [pc, #504]	@ (80028e4 <HAL_RCC_OscConfig+0x264>)
 80026ea:	6913      	ldr	r3, [r2, #16]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80026ec:	6a92      	ldr	r2, [r2, #40]	@ 0x28
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 80026ee:	f013 0338 	ands.w	r3, r3, #56	@ 0x38
 80026f2:	d05a      	beq.n	80027aa <HAL_RCC_OscConfig+0x12a>
 80026f4:	2b18      	cmp	r3, #24
 80026f6:	d055      	beq.n	80027a4 <HAL_RCC_OscConfig+0x124>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80026f8:	68e3      	ldr	r3, [r4, #12]
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	f000 80de 	beq.w	80028bc <HAL_RCC_OscConfig+0x23c>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8002700:	4978      	ldr	r1, [pc, #480]	@ (80028e4 <HAL_RCC_OscConfig+0x264>)
 8002702:	680a      	ldr	r2, [r1, #0]
 8002704:	f022 0219 	bic.w	r2, r2, #25
 8002708:	4313      	orrs	r3, r2
 800270a:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800270c:	f7fe fa1a 	bl	8000b44 <HAL_GetTick>
 8002710:	4605      	mov	r5, r0

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002712:	4b74      	ldr	r3, [pc, #464]	@ (80028e4 <HAL_RCC_OscConfig+0x264>)
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	f013 0f04 	tst.w	r3, #4
 800271a:	f040 80ad 	bne.w	8002878 <HAL_RCC_OscConfig+0x1f8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800271e:	f7fe fa11 	bl	8000b44 <HAL_GetTick>
 8002722:	1b40      	subs	r0, r0, r5
 8002724:	2802      	cmp	r0, #2
 8002726:	d9f4      	bls.n	8002712 <HAL_RCC_OscConfig+0x92>
          {
            return HAL_TIMEOUT;
 8002728:	2003      	movs	r0, #3
 800272a:	e2ee      	b.n	8002d0a <HAL_RCC_OscConfig+0x68a>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800272c:	4a6d      	ldr	r2, [pc, #436]	@ (80028e4 <HAL_RCC_OscConfig+0x264>)
 800272e:	6813      	ldr	r3, [r2, #0]
 8002730:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002734:	6013      	str	r3, [r2, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002736:	6863      	ldr	r3, [r4, #4]
 8002738:	b32b      	cbz	r3, 8002786 <HAL_RCC_OscConfig+0x106>
        tickstart = HAL_GetTick();
 800273a:	f7fe fa03 	bl	8000b44 <HAL_GetTick>
 800273e:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002740:	4b68      	ldr	r3, [pc, #416]	@ (80028e4 <HAL_RCC_OscConfig+0x264>)
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 8002748:	d1c9      	bne.n	80026de <HAL_RCC_OscConfig+0x5e>
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800274a:	f7fe f9fb 	bl	8000b44 <HAL_GetTick>
 800274e:	1b40      	subs	r0, r0, r5
 8002750:	2864      	cmp	r0, #100	@ 0x64
 8002752:	d9f5      	bls.n	8002740 <HAL_RCC_OscConfig+0xc0>
            return HAL_TIMEOUT;
 8002754:	2003      	movs	r0, #3
 8002756:	e2d8      	b.n	8002d0a <HAL_RCC_OscConfig+0x68a>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002758:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800275c:	d009      	beq.n	8002772 <HAL_RCC_OscConfig+0xf2>
 800275e:	4b61      	ldr	r3, [pc, #388]	@ (80028e4 <HAL_RCC_OscConfig+0x264>)
 8002760:	681a      	ldr	r2, [r3, #0]
 8002762:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8002766:	601a      	str	r2, [r3, #0]
 8002768:	681a      	ldr	r2, [r3, #0]
 800276a:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 800276e:	601a      	str	r2, [r3, #0]
 8002770:	e7e1      	b.n	8002736 <HAL_RCC_OscConfig+0xb6>
 8002772:	4b5c      	ldr	r3, [pc, #368]	@ (80028e4 <HAL_RCC_OscConfig+0x264>)
 8002774:	681a      	ldr	r2, [r3, #0]
 8002776:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 800277a:	601a      	str	r2, [r3, #0]
 800277c:	681a      	ldr	r2, [r3, #0]
 800277e:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8002782:	601a      	str	r2, [r3, #0]
 8002784:	e7d7      	b.n	8002736 <HAL_RCC_OscConfig+0xb6>
        tickstart = HAL_GetTick();
 8002786:	f7fe f9dd 	bl	8000b44 <HAL_GetTick>
 800278a:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800278c:	4b55      	ldr	r3, [pc, #340]	@ (80028e4 <HAL_RCC_OscConfig+0x264>)
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 8002794:	d0a3      	beq.n	80026de <HAL_RCC_OscConfig+0x5e>
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002796:	f7fe f9d5 	bl	8000b44 <HAL_GetTick>
 800279a:	1b40      	subs	r0, r0, r5
 800279c:	2864      	cmp	r0, #100	@ 0x64
 800279e:	d9f5      	bls.n	800278c <HAL_RCC_OscConfig+0x10c>
            return HAL_TIMEOUT;
 80027a0:	2003      	movs	r0, #3
 80027a2:	e2b2      	b.n	8002d0a <HAL_RCC_OscConfig+0x68a>
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 80027a4:	f012 0f03 	tst.w	r2, #3
 80027a8:	d1a6      	bne.n	80026f8 <HAL_RCC_OscConfig+0x78>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80027aa:	4b4e      	ldr	r3, [pc, #312]	@ (80028e4 <HAL_RCC_OscConfig+0x264>)
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	f013 0f04 	tst.w	r3, #4
 80027b2:	d003      	beq.n	80027bc <HAL_RCC_OscConfig+0x13c>
 80027b4:	68e3      	ldr	r3, [r4, #12]
 80027b6:	2b00      	cmp	r3, #0
 80027b8:	f000 82a2 	beq.w	8002d00 <HAL_RCC_OscConfig+0x680>
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80027bc:	4a49      	ldr	r2, [pc, #292]	@ (80028e4 <HAL_RCC_OscConfig+0x264>)
 80027be:	6813      	ldr	r3, [r2, #0]
 80027c0:	f023 0319 	bic.w	r3, r3, #25
 80027c4:	68e1      	ldr	r1, [r4, #12]
 80027c6:	430b      	orrs	r3, r1
 80027c8:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 80027ca:	f7fe f9bb 	bl	8000b44 <HAL_GetTick>
 80027ce:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80027d0:	4b44      	ldr	r3, [pc, #272]	@ (80028e4 <HAL_RCC_OscConfig+0x264>)
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	f013 0f04 	tst.w	r3, #4
 80027d8:	d106      	bne.n	80027e8 <HAL_RCC_OscConfig+0x168>
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80027da:	f7fe f9b3 	bl	8000b44 <HAL_GetTick>
 80027de:	1b40      	subs	r0, r0, r5
 80027e0:	2802      	cmp	r0, #2
 80027e2:	d9f5      	bls.n	80027d0 <HAL_RCC_OscConfig+0x150>
            return HAL_TIMEOUT;
 80027e4:	2003      	movs	r0, #3
 80027e6:	e290      	b.n	8002d0a <HAL_RCC_OscConfig+0x68a>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80027e8:	f7fe f9c6 	bl	8000b78 <HAL_GetREVID>
 80027ec:	f241 0303 	movw	r3, #4099	@ 0x1003
 80027f0:	4298      	cmp	r0, r3
 80027f2:	d812      	bhi.n	800281a <HAL_RCC_OscConfig+0x19a>
 80027f4:	6922      	ldr	r2, [r4, #16]
 80027f6:	2a40      	cmp	r2, #64	@ 0x40
 80027f8:	d007      	beq.n	800280a <HAL_RCC_OscConfig+0x18a>
 80027fa:	493a      	ldr	r1, [pc, #232]	@ (80028e4 <HAL_RCC_OscConfig+0x264>)
 80027fc:	684b      	ldr	r3, [r1, #4]
 80027fe:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8002802:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
 8002806:	604b      	str	r3, [r1, #4]
 8002808:	e00f      	b.n	800282a <HAL_RCC_OscConfig+0x1aa>
 800280a:	4a36      	ldr	r2, [pc, #216]	@ (80028e4 <HAL_RCC_OscConfig+0x264>)
 800280c:	6853      	ldr	r3, [r2, #4]
 800280e:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8002812:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002816:	6053      	str	r3, [r2, #4]
 8002818:	e007      	b.n	800282a <HAL_RCC_OscConfig+0x1aa>
 800281a:	4a32      	ldr	r2, [pc, #200]	@ (80028e4 <HAL_RCC_OscConfig+0x264>)
 800281c:	6853      	ldr	r3, [r2, #4]
 800281e:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 8002822:	6921      	ldr	r1, [r4, #16]
 8002824:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 8002828:	6053      	str	r3, [r2, #4]
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 800282a:	6823      	ldr	r3, [r4, #0]
 800282c:	f013 0f10 	tst.w	r3, #16
 8002830:	f000 8088 	beq.w	8002944 <HAL_RCC_OscConfig+0x2c4>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002834:	4a2b      	ldr	r2, [pc, #172]	@ (80028e4 <HAL_RCC_OscConfig+0x264>)
 8002836:	6913      	ldr	r3, [r2, #16]
 8002838:	f003 0338 	and.w	r3, r3, #56	@ 0x38
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800283c:	6a92      	ldr	r2, [r2, #40]	@ 0x28
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 800283e:	2b08      	cmp	r3, #8
 8002840:	d056      	beq.n	80028f0 <HAL_RCC_OscConfig+0x270>
 8002842:	2b18      	cmp	r3, #24
 8002844:	d050      	beq.n	80028e8 <HAL_RCC_OscConfig+0x268>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8002846:	69e3      	ldr	r3, [r4, #28]
 8002848:	2b00      	cmp	r3, #0
 800284a:	f000 80b8 	beq.w	80029be <HAL_RCC_OscConfig+0x33e>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 800284e:	4a25      	ldr	r2, [pc, #148]	@ (80028e4 <HAL_RCC_OscConfig+0x264>)
 8002850:	6813      	ldr	r3, [r2, #0]
 8002852:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002856:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002858:	f7fe f974 	bl	8000b44 <HAL_GetTick>
 800285c:	4605      	mov	r5, r0

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800285e:	4b21      	ldr	r3, [pc, #132]	@ (80028e4 <HAL_RCC_OscConfig+0x264>)
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	f413 7f80 	tst.w	r3, #256	@ 0x100
 8002866:	f040 8088 	bne.w	800297a <HAL_RCC_OscConfig+0x2fa>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800286a:	f7fe f96b 	bl	8000b44 <HAL_GetTick>
 800286e:	1b40      	subs	r0, r0, r5
 8002870:	2802      	cmp	r0, #2
 8002872:	d9f4      	bls.n	800285e <HAL_RCC_OscConfig+0x1de>
          {
            return HAL_TIMEOUT;
 8002874:	2003      	movs	r0, #3
 8002876:	e248      	b.n	8002d0a <HAL_RCC_OscConfig+0x68a>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002878:	f7fe f97e 	bl	8000b78 <HAL_GetREVID>
 800287c:	f241 0303 	movw	r3, #4099	@ 0x1003
 8002880:	4298      	cmp	r0, r3
 8002882:	d812      	bhi.n	80028aa <HAL_RCC_OscConfig+0x22a>
 8002884:	6922      	ldr	r2, [r4, #16]
 8002886:	2a40      	cmp	r2, #64	@ 0x40
 8002888:	d007      	beq.n	800289a <HAL_RCC_OscConfig+0x21a>
 800288a:	4916      	ldr	r1, [pc, #88]	@ (80028e4 <HAL_RCC_OscConfig+0x264>)
 800288c:	684b      	ldr	r3, [r1, #4]
 800288e:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8002892:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
 8002896:	604b      	str	r3, [r1, #4]
 8002898:	e7c7      	b.n	800282a <HAL_RCC_OscConfig+0x1aa>
 800289a:	4a12      	ldr	r2, [pc, #72]	@ (80028e4 <HAL_RCC_OscConfig+0x264>)
 800289c:	6853      	ldr	r3, [r2, #4]
 800289e:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 80028a2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80028a6:	6053      	str	r3, [r2, #4]
 80028a8:	e7bf      	b.n	800282a <HAL_RCC_OscConfig+0x1aa>
 80028aa:	4a0e      	ldr	r2, [pc, #56]	@ (80028e4 <HAL_RCC_OscConfig+0x264>)
 80028ac:	6853      	ldr	r3, [r2, #4]
 80028ae:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 80028b2:	6921      	ldr	r1, [r4, #16]
 80028b4:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 80028b8:	6053      	str	r3, [r2, #4]
 80028ba:	e7b6      	b.n	800282a <HAL_RCC_OscConfig+0x1aa>
        __HAL_RCC_HSI_DISABLE();
 80028bc:	4a09      	ldr	r2, [pc, #36]	@ (80028e4 <HAL_RCC_OscConfig+0x264>)
 80028be:	6813      	ldr	r3, [r2, #0]
 80028c0:	f023 0301 	bic.w	r3, r3, #1
 80028c4:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 80028c6:	f7fe f93d 	bl	8000b44 <HAL_GetTick>
 80028ca:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80028cc:	4b05      	ldr	r3, [pc, #20]	@ (80028e4 <HAL_RCC_OscConfig+0x264>)
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	f013 0f04 	tst.w	r3, #4
 80028d4:	d0a9      	beq.n	800282a <HAL_RCC_OscConfig+0x1aa>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80028d6:	f7fe f935 	bl	8000b44 <HAL_GetTick>
 80028da:	1b40      	subs	r0, r0, r5
 80028dc:	2802      	cmp	r0, #2
 80028de:	d9f5      	bls.n	80028cc <HAL_RCC_OscConfig+0x24c>
            return HAL_TIMEOUT;
 80028e0:	2003      	movs	r0, #3
 80028e2:	e212      	b.n	8002d0a <HAL_RCC_OscConfig+0x68a>
 80028e4:	58024400 	.word	0x58024400
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 80028e8:	f002 0203 	and.w	r2, r2, #3
 80028ec:	2a01      	cmp	r2, #1
 80028ee:	d1aa      	bne.n	8002846 <HAL_RCC_OscConfig+0x1c6>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80028f0:	4ba1      	ldr	r3, [pc, #644]	@ (8002b78 <HAL_RCC_OscConfig+0x4f8>)
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	f413 7f80 	tst.w	r3, #256	@ 0x100
 80028f8:	d003      	beq.n	8002902 <HAL_RCC_OscConfig+0x282>
 80028fa:	69e3      	ldr	r3, [r4, #28]
 80028fc:	2b80      	cmp	r3, #128	@ 0x80
 80028fe:	f040 8201 	bne.w	8002d04 <HAL_RCC_OscConfig+0x684>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002902:	f7fe f939 	bl	8000b78 <HAL_GetREVID>
 8002906:	f241 0303 	movw	r3, #4099	@ 0x1003
 800290a:	4298      	cmp	r0, r3
 800290c:	d812      	bhi.n	8002934 <HAL_RCC_OscConfig+0x2b4>
 800290e:	6a22      	ldr	r2, [r4, #32]
 8002910:	2a20      	cmp	r2, #32
 8002912:	d007      	beq.n	8002924 <HAL_RCC_OscConfig+0x2a4>
 8002914:	4998      	ldr	r1, [pc, #608]	@ (8002b78 <HAL_RCC_OscConfig+0x4f8>)
 8002916:	684b      	ldr	r3, [r1, #4]
 8002918:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 800291c:	ea43 6382 	orr.w	r3, r3, r2, lsl #26
 8002920:	604b      	str	r3, [r1, #4]
 8002922:	e00f      	b.n	8002944 <HAL_RCC_OscConfig+0x2c4>
 8002924:	4a94      	ldr	r2, [pc, #592]	@ (8002b78 <HAL_RCC_OscConfig+0x4f8>)
 8002926:	6853      	ldr	r3, [r2, #4]
 8002928:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 800292c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8002930:	6053      	str	r3, [r2, #4]
 8002932:	e007      	b.n	8002944 <HAL_RCC_OscConfig+0x2c4>
 8002934:	4a90      	ldr	r2, [pc, #576]	@ (8002b78 <HAL_RCC_OscConfig+0x4f8>)
 8002936:	68d3      	ldr	r3, [r2, #12]
 8002938:	f023 537c 	bic.w	r3, r3, #1056964608	@ 0x3f000000
 800293c:	6a21      	ldr	r1, [r4, #32]
 800293e:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 8002942:	60d3      	str	r3, [r2, #12]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002944:	6823      	ldr	r3, [r4, #0]
 8002946:	f013 0f08 	tst.w	r3, #8
 800294a:	d060      	beq.n	8002a0e <HAL_RCC_OscConfig+0x38e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800294c:	6963      	ldr	r3, [r4, #20]
 800294e:	2b00      	cmp	r3, #0
 8002950:	d049      	beq.n	80029e6 <HAL_RCC_OscConfig+0x366>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002952:	4a89      	ldr	r2, [pc, #548]	@ (8002b78 <HAL_RCC_OscConfig+0x4f8>)
 8002954:	6f53      	ldr	r3, [r2, #116]	@ 0x74
 8002956:	f043 0301 	orr.w	r3, r3, #1
 800295a:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800295c:	f7fe f8f2 	bl	8000b44 <HAL_GetTick>
 8002960:	4605      	mov	r5, r0

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002962:	4b85      	ldr	r3, [pc, #532]	@ (8002b78 <HAL_RCC_OscConfig+0x4f8>)
 8002964:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002966:	f013 0f02 	tst.w	r3, #2
 800296a:	d150      	bne.n	8002a0e <HAL_RCC_OscConfig+0x38e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800296c:	f7fe f8ea 	bl	8000b44 <HAL_GetTick>
 8002970:	1b40      	subs	r0, r0, r5
 8002972:	2802      	cmp	r0, #2
 8002974:	d9f5      	bls.n	8002962 <HAL_RCC_OscConfig+0x2e2>
        {
          return HAL_TIMEOUT;
 8002976:	2003      	movs	r0, #3
 8002978:	e1c7      	b.n	8002d0a <HAL_RCC_OscConfig+0x68a>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800297a:	f7fe f8fd 	bl	8000b78 <HAL_GetREVID>
 800297e:	f241 0303 	movw	r3, #4099	@ 0x1003
 8002982:	4298      	cmp	r0, r3
 8002984:	d812      	bhi.n	80029ac <HAL_RCC_OscConfig+0x32c>
 8002986:	6a22      	ldr	r2, [r4, #32]
 8002988:	2a20      	cmp	r2, #32
 800298a:	d007      	beq.n	800299c <HAL_RCC_OscConfig+0x31c>
 800298c:	497a      	ldr	r1, [pc, #488]	@ (8002b78 <HAL_RCC_OscConfig+0x4f8>)
 800298e:	684b      	ldr	r3, [r1, #4]
 8002990:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8002994:	ea43 6382 	orr.w	r3, r3, r2, lsl #26
 8002998:	604b      	str	r3, [r1, #4]
 800299a:	e7d3      	b.n	8002944 <HAL_RCC_OscConfig+0x2c4>
 800299c:	4a76      	ldr	r2, [pc, #472]	@ (8002b78 <HAL_RCC_OscConfig+0x4f8>)
 800299e:	6853      	ldr	r3, [r2, #4]
 80029a0:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 80029a4:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80029a8:	6053      	str	r3, [r2, #4]
 80029aa:	e7cb      	b.n	8002944 <HAL_RCC_OscConfig+0x2c4>
 80029ac:	4a72      	ldr	r2, [pc, #456]	@ (8002b78 <HAL_RCC_OscConfig+0x4f8>)
 80029ae:	68d3      	ldr	r3, [r2, #12]
 80029b0:	f023 537c 	bic.w	r3, r3, #1056964608	@ 0x3f000000
 80029b4:	6a21      	ldr	r1, [r4, #32]
 80029b6:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 80029ba:	60d3      	str	r3, [r2, #12]
 80029bc:	e7c2      	b.n	8002944 <HAL_RCC_OscConfig+0x2c4>
        __HAL_RCC_CSI_DISABLE();
 80029be:	4a6e      	ldr	r2, [pc, #440]	@ (8002b78 <HAL_RCC_OscConfig+0x4f8>)
 80029c0:	6813      	ldr	r3, [r2, #0]
 80029c2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80029c6:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 80029c8:	f7fe f8bc 	bl	8000b44 <HAL_GetTick>
 80029cc:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80029ce:	4b6a      	ldr	r3, [pc, #424]	@ (8002b78 <HAL_RCC_OscConfig+0x4f8>)
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	f413 7f80 	tst.w	r3, #256	@ 0x100
 80029d6:	d0b5      	beq.n	8002944 <HAL_RCC_OscConfig+0x2c4>
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 80029d8:	f7fe f8b4 	bl	8000b44 <HAL_GetTick>
 80029dc:	1b40      	subs	r0, r0, r5
 80029de:	2802      	cmp	r0, #2
 80029e0:	d9f5      	bls.n	80029ce <HAL_RCC_OscConfig+0x34e>
            return HAL_TIMEOUT;
 80029e2:	2003      	movs	r0, #3
 80029e4:	e191      	b.n	8002d0a <HAL_RCC_OscConfig+0x68a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80029e6:	4a64      	ldr	r2, [pc, #400]	@ (8002b78 <HAL_RCC_OscConfig+0x4f8>)
 80029e8:	6f53      	ldr	r3, [r2, #116]	@ 0x74
 80029ea:	f023 0301 	bic.w	r3, r3, #1
 80029ee:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80029f0:	f7fe f8a8 	bl	8000b44 <HAL_GetTick>
 80029f4:	4605      	mov	r5, r0

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80029f6:	4b60      	ldr	r3, [pc, #384]	@ (8002b78 <HAL_RCC_OscConfig+0x4f8>)
 80029f8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80029fa:	f013 0f02 	tst.w	r3, #2
 80029fe:	d006      	beq.n	8002a0e <HAL_RCC_OscConfig+0x38e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002a00:	f7fe f8a0 	bl	8000b44 <HAL_GetTick>
 8002a04:	1b40      	subs	r0, r0, r5
 8002a06:	2802      	cmp	r0, #2
 8002a08:	d9f5      	bls.n	80029f6 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8002a0a:	2003      	movs	r0, #3
 8002a0c:	e17d      	b.n	8002d0a <HAL_RCC_OscConfig+0x68a>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002a0e:	6823      	ldr	r3, [r4, #0]
 8002a10:	f013 0f20 	tst.w	r3, #32
 8002a14:	d029      	beq.n	8002a6a <HAL_RCC_OscConfig+0x3ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8002a16:	69a3      	ldr	r3, [r4, #24]
 8002a18:	b19b      	cbz	r3, 8002a42 <HAL_RCC_OscConfig+0x3c2>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002a1a:	4a57      	ldr	r2, [pc, #348]	@ (8002b78 <HAL_RCC_OscConfig+0x4f8>)
 8002a1c:	6813      	ldr	r3, [r2, #0]
 8002a1e:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002a22:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8002a24:	f7fe f88e 	bl	8000b44 <HAL_GetTick>
 8002a28:	4605      	mov	r5, r0

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8002a2a:	4b53      	ldr	r3, [pc, #332]	@ (8002b78 <HAL_RCC_OscConfig+0x4f8>)
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	f413 5f00 	tst.w	r3, #8192	@ 0x2000
 8002a32:	d11a      	bne.n	8002a6a <HAL_RCC_OscConfig+0x3ea>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002a34:	f7fe f886 	bl	8000b44 <HAL_GetTick>
 8002a38:	1b40      	subs	r0, r0, r5
 8002a3a:	2802      	cmp	r0, #2
 8002a3c:	d9f5      	bls.n	8002a2a <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8002a3e:	2003      	movs	r0, #3
 8002a40:	e163      	b.n	8002d0a <HAL_RCC_OscConfig+0x68a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002a42:	4a4d      	ldr	r2, [pc, #308]	@ (8002b78 <HAL_RCC_OscConfig+0x4f8>)
 8002a44:	6813      	ldr	r3, [r2, #0]
 8002a46:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8002a4a:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8002a4c:	f7fe f87a 	bl	8000b44 <HAL_GetTick>
 8002a50:	4605      	mov	r5, r0

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8002a52:	4b49      	ldr	r3, [pc, #292]	@ (8002b78 <HAL_RCC_OscConfig+0x4f8>)
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	f413 5f00 	tst.w	r3, #8192	@ 0x2000
 8002a5a:	d006      	beq.n	8002a6a <HAL_RCC_OscConfig+0x3ea>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002a5c:	f7fe f872 	bl	8000b44 <HAL_GetTick>
 8002a60:	1b40      	subs	r0, r0, r5
 8002a62:	2802      	cmp	r0, #2
 8002a64:	d9f5      	bls.n	8002a52 <HAL_RCC_OscConfig+0x3d2>
        {
          return HAL_TIMEOUT;
 8002a66:	2003      	movs	r0, #3
 8002a68:	e14f      	b.n	8002d0a <HAL_RCC_OscConfig+0x68a>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002a6a:	6823      	ldr	r3, [r4, #0]
 8002a6c:	f013 0f04 	tst.w	r3, #4
 8002a70:	d121      	bne.n	8002ab6 <HAL_RCC_OscConfig+0x436>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002a72:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	f000 8147 	beq.w	8002d08 <HAL_RCC_OscConfig+0x688>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8002a7a:	4a3f      	ldr	r2, [pc, #252]	@ (8002b78 <HAL_RCC_OscConfig+0x4f8>)
 8002a7c:	6912      	ldr	r2, [r2, #16]
 8002a7e:	f002 0238 	and.w	r2, r2, #56	@ 0x38
 8002a82:	2a18      	cmp	r2, #24
 8002a84:	f000 80ee 	beq.w	8002c64 <HAL_RCC_OscConfig+0x5e4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002a88:	2b02      	cmp	r3, #2
 8002a8a:	d079      	beq.n	8002b80 <HAL_RCC_OscConfig+0x500>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002a8c:	4a3a      	ldr	r2, [pc, #232]	@ (8002b78 <HAL_RCC_OscConfig+0x4f8>)
 8002a8e:	6813      	ldr	r3, [r2, #0]
 8002a90:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002a94:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a96:	f7fe f855 	bl	8000b44 <HAL_GetTick>
 8002a9a:	4604      	mov	r4, r0

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002a9c:	4b36      	ldr	r3, [pc, #216]	@ (8002b78 <HAL_RCC_OscConfig+0x4f8>)
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 8002aa4:	f000 80dc 	beq.w	8002c60 <HAL_RCC_OscConfig+0x5e0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002aa8:	f7fe f84c 	bl	8000b44 <HAL_GetTick>
 8002aac:	1b00      	subs	r0, r0, r4
 8002aae:	2802      	cmp	r0, #2
 8002ab0:	d9f4      	bls.n	8002a9c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002ab2:	2003      	movs	r0, #3
 8002ab4:	e129      	b.n	8002d0a <HAL_RCC_OscConfig+0x68a>
    PWR->CR1 |= PWR_CR1_DBP;
 8002ab6:	4a31      	ldr	r2, [pc, #196]	@ (8002b7c <HAL_RCC_OscConfig+0x4fc>)
 8002ab8:	6813      	ldr	r3, [r2, #0]
 8002aba:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002abe:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 8002ac0:	f7fe f840 	bl	8000b44 <HAL_GetTick>
 8002ac4:	4605      	mov	r5, r0
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002ac6:	4b2d      	ldr	r3, [pc, #180]	@ (8002b7c <HAL_RCC_OscConfig+0x4fc>)
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	f413 7f80 	tst.w	r3, #256	@ 0x100
 8002ace:	d106      	bne.n	8002ade <HAL_RCC_OscConfig+0x45e>
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002ad0:	f7fe f838 	bl	8000b44 <HAL_GetTick>
 8002ad4:	1b40      	subs	r0, r0, r5
 8002ad6:	2864      	cmp	r0, #100	@ 0x64
 8002ad8:	d9f5      	bls.n	8002ac6 <HAL_RCC_OscConfig+0x446>
        return HAL_TIMEOUT;
 8002ada:	2003      	movs	r0, #3
 8002adc:	e115      	b.n	8002d0a <HAL_RCC_OscConfig+0x68a>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002ade:	68a3      	ldr	r3, [r4, #8]
 8002ae0:	2b01      	cmp	r3, #1
 8002ae2:	d00a      	beq.n	8002afa <HAL_RCC_OscConfig+0x47a>
 8002ae4:	bb0b      	cbnz	r3, 8002b2a <HAL_RCC_OscConfig+0x4aa>
 8002ae6:	4b24      	ldr	r3, [pc, #144]	@ (8002b78 <HAL_RCC_OscConfig+0x4f8>)
 8002ae8:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8002aea:	f022 0201 	bic.w	r2, r2, #1
 8002aee:	671a      	str	r2, [r3, #112]	@ 0x70
 8002af0:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8002af2:	f022 0204 	bic.w	r2, r2, #4
 8002af6:	671a      	str	r2, [r3, #112]	@ 0x70
 8002af8:	e004      	b.n	8002b04 <HAL_RCC_OscConfig+0x484>
 8002afa:	4a1f      	ldr	r2, [pc, #124]	@ (8002b78 <HAL_RCC_OscConfig+0x4f8>)
 8002afc:	6f13      	ldr	r3, [r2, #112]	@ 0x70
 8002afe:	f043 0301 	orr.w	r3, r3, #1
 8002b02:	6713      	str	r3, [r2, #112]	@ 0x70
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002b04:	68a3      	ldr	r3, [r4, #8]
 8002b06:	b333      	cbz	r3, 8002b56 <HAL_RCC_OscConfig+0x4d6>
      tickstart = HAL_GetTick();
 8002b08:	f7fe f81c 	bl	8000b44 <HAL_GetTick>
 8002b0c:	4605      	mov	r5, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002b0e:	4b1a      	ldr	r3, [pc, #104]	@ (8002b78 <HAL_RCC_OscConfig+0x4f8>)
 8002b10:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002b12:	f013 0f02 	tst.w	r3, #2
 8002b16:	d1ac      	bne.n	8002a72 <HAL_RCC_OscConfig+0x3f2>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002b18:	f7fe f814 	bl	8000b44 <HAL_GetTick>
 8002b1c:	1b40      	subs	r0, r0, r5
 8002b1e:	f241 3388 	movw	r3, #5000	@ 0x1388
 8002b22:	4298      	cmp	r0, r3
 8002b24:	d9f3      	bls.n	8002b0e <HAL_RCC_OscConfig+0x48e>
          return HAL_TIMEOUT;
 8002b26:	2003      	movs	r0, #3
 8002b28:	e0ef      	b.n	8002d0a <HAL_RCC_OscConfig+0x68a>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002b2a:	2b05      	cmp	r3, #5
 8002b2c:	d009      	beq.n	8002b42 <HAL_RCC_OscConfig+0x4c2>
 8002b2e:	4b12      	ldr	r3, [pc, #72]	@ (8002b78 <HAL_RCC_OscConfig+0x4f8>)
 8002b30:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8002b32:	f022 0201 	bic.w	r2, r2, #1
 8002b36:	671a      	str	r2, [r3, #112]	@ 0x70
 8002b38:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8002b3a:	f022 0204 	bic.w	r2, r2, #4
 8002b3e:	671a      	str	r2, [r3, #112]	@ 0x70
 8002b40:	e7e0      	b.n	8002b04 <HAL_RCC_OscConfig+0x484>
 8002b42:	4b0d      	ldr	r3, [pc, #52]	@ (8002b78 <HAL_RCC_OscConfig+0x4f8>)
 8002b44:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8002b46:	f042 0204 	orr.w	r2, r2, #4
 8002b4a:	671a      	str	r2, [r3, #112]	@ 0x70
 8002b4c:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8002b4e:	f042 0201 	orr.w	r2, r2, #1
 8002b52:	671a      	str	r2, [r3, #112]	@ 0x70
 8002b54:	e7d6      	b.n	8002b04 <HAL_RCC_OscConfig+0x484>
      tickstart = HAL_GetTick();
 8002b56:	f7fd fff5 	bl	8000b44 <HAL_GetTick>
 8002b5a:	4605      	mov	r5, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002b5c:	4b06      	ldr	r3, [pc, #24]	@ (8002b78 <HAL_RCC_OscConfig+0x4f8>)
 8002b5e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002b60:	f013 0f02 	tst.w	r3, #2
 8002b64:	d085      	beq.n	8002a72 <HAL_RCC_OscConfig+0x3f2>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002b66:	f7fd ffed 	bl	8000b44 <HAL_GetTick>
 8002b6a:	1b40      	subs	r0, r0, r5
 8002b6c:	f241 3388 	movw	r3, #5000	@ 0x1388
 8002b70:	4298      	cmp	r0, r3
 8002b72:	d9f3      	bls.n	8002b5c <HAL_RCC_OscConfig+0x4dc>
          return HAL_TIMEOUT;
 8002b74:	2003      	movs	r0, #3
 8002b76:	e0c8      	b.n	8002d0a <HAL_RCC_OscConfig+0x68a>
 8002b78:	58024400 	.word	0x58024400
 8002b7c:	58024800 	.word	0x58024800
        __HAL_RCC_PLL_DISABLE();
 8002b80:	4a69      	ldr	r2, [pc, #420]	@ (8002d28 <HAL_RCC_OscConfig+0x6a8>)
 8002b82:	6813      	ldr	r3, [r2, #0]
 8002b84:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002b88:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8002b8a:	f7fd ffdb 	bl	8000b44 <HAL_GetTick>
 8002b8e:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002b90:	4b65      	ldr	r3, [pc, #404]	@ (8002d28 <HAL_RCC_OscConfig+0x6a8>)
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 8002b98:	d006      	beq.n	8002ba8 <HAL_RCC_OscConfig+0x528>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002b9a:	f7fd ffd3 	bl	8000b44 <HAL_GetTick>
 8002b9e:	1b40      	subs	r0, r0, r5
 8002ba0:	2802      	cmp	r0, #2
 8002ba2:	d9f5      	bls.n	8002b90 <HAL_RCC_OscConfig+0x510>
            return HAL_TIMEOUT;
 8002ba4:	2003      	movs	r0, #3
 8002ba6:	e0b0      	b.n	8002d0a <HAL_RCC_OscConfig+0x68a>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002ba8:	4b5f      	ldr	r3, [pc, #380]	@ (8002d28 <HAL_RCC_OscConfig+0x6a8>)
 8002baa:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 8002bac:	4a5f      	ldr	r2, [pc, #380]	@ (8002d2c <HAL_RCC_OscConfig+0x6ac>)
 8002bae:	400a      	ands	r2, r1
 8002bb0:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 8002bb2:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
 8002bb4:	ea41 1100 	orr.w	r1, r1, r0, lsl #4
 8002bb8:	430a      	orrs	r2, r1
 8002bba:	629a      	str	r2, [r3, #40]	@ 0x28
 8002bbc:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 8002bbe:	3a01      	subs	r2, #1
 8002bc0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002bc4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8002bc6:	3901      	subs	r1, #1
 8002bc8:	0249      	lsls	r1, r1, #9
 8002bca:	b289      	uxth	r1, r1
 8002bcc:	430a      	orrs	r2, r1
 8002bce:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8002bd0:	3901      	subs	r1, #1
 8002bd2:	0409      	lsls	r1, r1, #16
 8002bd4:	f401 01fe 	and.w	r1, r1, #8323072	@ 0x7f0000
 8002bd8:	430a      	orrs	r2, r1
 8002bda:	6be1      	ldr	r1, [r4, #60]	@ 0x3c
 8002bdc:	3901      	subs	r1, #1
 8002bde:	0609      	lsls	r1, r1, #24
 8002be0:	f001 41fe 	and.w	r1, r1, #2130706432	@ 0x7f000000
 8002be4:	430a      	orrs	r2, r1
 8002be6:	631a      	str	r2, [r3, #48]	@ 0x30
        __HAL_RCC_PLLFRACN_DISABLE();
 8002be8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002bea:	f022 0201 	bic.w	r2, r2, #1
 8002bee:	62da      	str	r2, [r3, #44]	@ 0x2c
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8002bf0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002bf2:	f36f 02cf 	bfc	r2, #3, #13
 8002bf6:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8002bf8:	ea42 02c1 	orr.w	r2, r2, r1, lsl #3
 8002bfc:	635a      	str	r2, [r3, #52]	@ 0x34
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8002bfe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002c00:	f022 020c 	bic.w	r2, r2, #12
 8002c04:	6c21      	ldr	r1, [r4, #64]	@ 0x40
 8002c06:	430a      	orrs	r2, r1
 8002c08:	62da      	str	r2, [r3, #44]	@ 0x2c
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8002c0a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002c0c:	f022 0202 	bic.w	r2, r2, #2
 8002c10:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8002c12:	430a      	orrs	r2, r1
 8002c14:	62da      	str	r2, [r3, #44]	@ 0x2c
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8002c16:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002c18:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8002c1c:	62da      	str	r2, [r3, #44]	@ 0x2c
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002c1e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002c20:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 8002c24:	62da      	str	r2, [r3, #44]	@ 0x2c
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8002c26:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002c28:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 8002c2c:	62da      	str	r2, [r3, #44]	@ 0x2c
        __HAL_RCC_PLLFRACN_ENABLE();
 8002c2e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002c30:	f042 0201 	orr.w	r2, r2, #1
 8002c34:	62da      	str	r2, [r3, #44]	@ 0x2c
        __HAL_RCC_PLL_ENABLE();
 8002c36:	681a      	ldr	r2, [r3, #0]
 8002c38:	f042 7280 	orr.w	r2, r2, #16777216	@ 0x1000000
 8002c3c:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8002c3e:	f7fd ff81 	bl	8000b44 <HAL_GetTick>
 8002c42:	4604      	mov	r4, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002c44:	4b38      	ldr	r3, [pc, #224]	@ (8002d28 <HAL_RCC_OscConfig+0x6a8>)
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 8002c4c:	d106      	bne.n	8002c5c <HAL_RCC_OscConfig+0x5dc>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002c4e:	f7fd ff79 	bl	8000b44 <HAL_GetTick>
 8002c52:	1b00      	subs	r0, r0, r4
 8002c54:	2802      	cmp	r0, #2
 8002c56:	d9f5      	bls.n	8002c44 <HAL_RCC_OscConfig+0x5c4>
            return HAL_TIMEOUT;
 8002c58:	2003      	movs	r0, #3
 8002c5a:	e056      	b.n	8002d0a <HAL_RCC_OscConfig+0x68a>
          __HAL_RCC_PLLFRACN_ENABLE();
        }
      }
    }
  }
  return HAL_OK;
 8002c5c:	2000      	movs	r0, #0
 8002c5e:	e054      	b.n	8002d0a <HAL_RCC_OscConfig+0x68a>
 8002c60:	2000      	movs	r0, #0
 8002c62:	e052      	b.n	8002d0a <HAL_RCC_OscConfig+0x68a>
      temp1_pllckcfg = RCC->PLLCKSELR;
 8002c64:	4a30      	ldr	r2, [pc, #192]	@ (8002d28 <HAL_RCC_OscConfig+0x6a8>)
 8002c66:	6a91      	ldr	r1, [r2, #40]	@ 0x28
      temp2_pllckcfg = RCC->PLL1DIVR;
 8002c68:	6b10      	ldr	r0, [r2, #48]	@ 0x30
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002c6a:	2b01      	cmp	r3, #1
 8002c6c:	d04e      	beq.n	8002d0c <HAL_RCC_OscConfig+0x68c>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002c6e:	f001 0303 	and.w	r3, r1, #3
 8002c72:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002c74:	4293      	cmp	r3, r2
 8002c76:	d14b      	bne.n	8002d10 <HAL_RCC_OscConfig+0x690>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8002c78:	f3c1 1105 	ubfx	r1, r1, #4, #6
 8002c7c:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002c7e:	4299      	cmp	r1, r3
 8002c80:	d148      	bne.n	8002d14 <HAL_RCC_OscConfig+0x694>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8002c82:	f3c0 0208 	ubfx	r2, r0, #0, #9
 8002c86:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8002c88:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8002c8a:	429a      	cmp	r2, r3
 8002c8c:	d144      	bne.n	8002d18 <HAL_RCC_OscConfig+0x698>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8002c8e:	f3c0 2246 	ubfx	r2, r0, #9, #7
 8002c92:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8002c94:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8002c96:	429a      	cmp	r2, r3
 8002c98:	d140      	bne.n	8002d1c <HAL_RCC_OscConfig+0x69c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8002c9a:	f3c0 4206 	ubfx	r2, r0, #16, #7
 8002c9e:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8002ca0:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8002ca2:	429a      	cmp	r2, r3
 8002ca4:	d13c      	bne.n	8002d20 <HAL_RCC_OscConfig+0x6a0>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8002ca6:	f3c0 6006 	ubfx	r0, r0, #24, #7
 8002caa:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8002cac:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8002cae:	4298      	cmp	r0, r3
 8002cb0:	d138      	bne.n	8002d24 <HAL_RCC_OscConfig+0x6a4>
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8002cb2:	4b1d      	ldr	r3, [pc, #116]	@ (8002d28 <HAL_RCC_OscConfig+0x6a8>)
 8002cb4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002cb6:	f3c3 03cc 	ubfx	r3, r3, #3, #13
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8002cba:	6ca2      	ldr	r2, [r4, #72]	@ 0x48
 8002cbc:	429a      	cmp	r2, r3
 8002cbe:	d101      	bne.n	8002cc4 <HAL_RCC_OscConfig+0x644>
  return HAL_OK;
 8002cc0:	2000      	movs	r0, #0
 8002cc2:	e022      	b.n	8002d0a <HAL_RCC_OscConfig+0x68a>
          __HAL_RCC_PLLFRACN_DISABLE();
 8002cc4:	4a18      	ldr	r2, [pc, #96]	@ (8002d28 <HAL_RCC_OscConfig+0x6a8>)
 8002cc6:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8002cc8:	f023 0301 	bic.w	r3, r3, #1
 8002ccc:	62d3      	str	r3, [r2, #44]	@ 0x2c
          tickstart = HAL_GetTick();
 8002cce:	f7fd ff39 	bl	8000b44 <HAL_GetTick>
 8002cd2:	4605      	mov	r5, r0
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8002cd4:	f7fd ff36 	bl	8000b44 <HAL_GetTick>
 8002cd8:	42a8      	cmp	r0, r5
 8002cda:	d0fb      	beq.n	8002cd4 <HAL_RCC_OscConfig+0x654>
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8002cdc:	4a12      	ldr	r2, [pc, #72]	@ (8002d28 <HAL_RCC_OscConfig+0x6a8>)
 8002cde:	6b53      	ldr	r3, [r2, #52]	@ 0x34
 8002ce0:	f36f 03cf 	bfc	r3, #3, #13
 8002ce4:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8002ce6:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8002cea:	6353      	str	r3, [r2, #52]	@ 0x34
          __HAL_RCC_PLLFRACN_ENABLE();
 8002cec:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8002cee:	f043 0301 	orr.w	r3, r3, #1
 8002cf2:	62d3      	str	r3, [r2, #44]	@ 0x2c
  return HAL_OK;
 8002cf4:	2000      	movs	r0, #0
 8002cf6:	e008      	b.n	8002d0a <HAL_RCC_OscConfig+0x68a>
    return HAL_ERROR;
 8002cf8:	2001      	movs	r0, #1
}
 8002cfa:	4770      	bx	lr
        return HAL_ERROR;
 8002cfc:	2001      	movs	r0, #1
 8002cfe:	e004      	b.n	8002d0a <HAL_RCC_OscConfig+0x68a>
        return HAL_ERROR;
 8002d00:	2001      	movs	r0, #1
 8002d02:	e002      	b.n	8002d0a <HAL_RCC_OscConfig+0x68a>
        return HAL_ERROR;
 8002d04:	2001      	movs	r0, #1
 8002d06:	e000      	b.n	8002d0a <HAL_RCC_OscConfig+0x68a>
  return HAL_OK;
 8002d08:	2000      	movs	r0, #0
}
 8002d0a:	bd38      	pop	{r3, r4, r5, pc}
        return HAL_ERROR;
 8002d0c:	2001      	movs	r0, #1
 8002d0e:	e7fc      	b.n	8002d0a <HAL_RCC_OscConfig+0x68a>
 8002d10:	2001      	movs	r0, #1
 8002d12:	e7fa      	b.n	8002d0a <HAL_RCC_OscConfig+0x68a>
 8002d14:	2001      	movs	r0, #1
 8002d16:	e7f8      	b.n	8002d0a <HAL_RCC_OscConfig+0x68a>
 8002d18:	2001      	movs	r0, #1
 8002d1a:	e7f6      	b.n	8002d0a <HAL_RCC_OscConfig+0x68a>
 8002d1c:	2001      	movs	r0, #1
 8002d1e:	e7f4      	b.n	8002d0a <HAL_RCC_OscConfig+0x68a>
 8002d20:	2001      	movs	r0, #1
 8002d22:	e7f2      	b.n	8002d0a <HAL_RCC_OscConfig+0x68a>
 8002d24:	2001      	movs	r0, #1
 8002d26:	e7f0      	b.n	8002d0a <HAL_RCC_OscConfig+0x68a>
 8002d28:	58024400 	.word	0x58024400
 8002d2c:	fffffc0c 	.word	0xfffffc0c

08002d30 <HAL_RCC_GetSysClockFreq>:
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002d30:	4b75      	ldr	r3, [pc, #468]	@ (8002f08 <HAL_RCC_GetSysClockFreq+0x1d8>)
 8002d32:	691b      	ldr	r3, [r3, #16]
 8002d34:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002d38:	2b10      	cmp	r3, #16
 8002d3a:	f000 80de 	beq.w	8002efa <HAL_RCC_GetSysClockFreq+0x1ca>
 8002d3e:	2b18      	cmp	r3, #24
 8002d40:	d00f      	beq.n	8002d62 <HAL_RCC_GetSysClockFreq+0x32>
 8002d42:	2b00      	cmp	r3, #0
 8002d44:	f040 80db 	bne.w	8002efe <HAL_RCC_GetSysClockFreq+0x1ce>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002d48:	4b6f      	ldr	r3, [pc, #444]	@ (8002f08 <HAL_RCC_GetSysClockFreq+0x1d8>)
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	f013 0f20 	tst.w	r3, #32
 8002d50:	f000 80d7 	beq.w	8002f02 <HAL_RCC_GetSysClockFreq+0x1d2>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8002d54:	4b6c      	ldr	r3, [pc, #432]	@ (8002f08 <HAL_RCC_GetSysClockFreq+0x1d8>)
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8002d5c:	486b      	ldr	r0, [pc, #428]	@ (8002f0c <HAL_RCC_GetSysClockFreq+0x1dc>)
 8002d5e:	40d8      	lsrs	r0, r3
 8002d60:	4770      	bx	lr
{
 8002d62:	b410      	push	{r4}
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8002d64:	4b68      	ldr	r3, [pc, #416]	@ (8002f08 <HAL_RCC_GetSysClockFreq+0x1d8>)
 8002d66:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002d68:	f002 0203 	and.w	r2, r2, #3
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8002d6c:	6a9c      	ldr	r4, [r3, #40]	@ 0x28
 8002d6e:	f3c4 1005 	ubfx	r0, r4, #4, #6
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8002d72:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002d74:	f001 0101 	and.w	r1, r1, #1
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8002d78:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002d7a:	f3c3 03cc 	ubfx	r3, r3, #3, #13
 8002d7e:	fb01 f303 	mul.w	r3, r1, r3
 8002d82:	ee07 3a90 	vmov	s15, r3
 8002d86:	eef8 7a67 	vcvt.f32.u32	s15, s15

      if (pllm != 0U)
 8002d8a:	f414 7f7c 	tst.w	r4, #1008	@ 0x3f0
 8002d8e:	d077      	beq.n	8002e80 <HAL_RCC_GetSysClockFreq+0x150>
      {
        switch (pllsource)
 8002d90:	2a01      	cmp	r2, #1
 8002d92:	d04a      	beq.n	8002e2a <HAL_RCC_GetSysClockFreq+0xfa>
 8002d94:	2a02      	cmp	r2, #2
 8002d96:	d076      	beq.n	8002e86 <HAL_RCC_GetSysClockFreq+0x156>
 8002d98:	2a00      	cmp	r2, #0
 8002d9a:	f040 8091 	bne.w	8002ec0 <HAL_RCC_GetSysClockFreq+0x190>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002d9e:	4b5a      	ldr	r3, [pc, #360]	@ (8002f08 <HAL_RCC_GetSysClockFreq+0x1d8>)
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	f013 0f20 	tst.w	r3, #32
 8002da6:	d023      	beq.n	8002df0 <HAL_RCC_GetSysClockFreq+0xc0>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8002da8:	4957      	ldr	r1, [pc, #348]	@ (8002f08 <HAL_RCC_GetSysClockFreq+0x1d8>)
 8002daa:	680a      	ldr	r2, [r1, #0]
 8002dac:	f3c2 02c1 	ubfx	r2, r2, #3, #2
 8002db0:	4b56      	ldr	r3, [pc, #344]	@ (8002f0c <HAL_RCC_GetSysClockFreq+0x1dc>)
 8002db2:	40d3      	lsrs	r3, r2
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002db4:	ee07 3a10 	vmov	s14, r3
 8002db8:	eef8 6a47 	vcvt.f32.u32	s13, s14
 8002dbc:	ee07 0a10 	vmov	s14, r0
 8002dc0:	eeb8 6a47 	vcvt.f32.u32	s12, s14
 8002dc4:	ee86 7a86 	vdiv.f32	s14, s13, s12
 8002dc8:	6b0b      	ldr	r3, [r1, #48]	@ 0x30
 8002dca:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002dce:	ee06 3a90 	vmov	s13, r3
 8002dd2:	eef8 6a66 	vcvt.f32.u32	s13, s13
 8002dd6:	ed9f 6a4e 	vldr	s12, [pc, #312]	@ 8002f10 <HAL_RCC_GetSysClockFreq+0x1e0>
 8002dda:	ee67 7a86 	vmul.f32	s15, s15, s12
 8002dde:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002de2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002de6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002dea:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002dee:	e038      	b.n	8002e62 <HAL_RCC_GetSysClockFreq+0x132>
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002df0:	ee07 0a10 	vmov	s14, r0
 8002df4:	eef8 6a47 	vcvt.f32.u32	s13, s14
 8002df8:	ed9f 6a46 	vldr	s12, [pc, #280]	@ 8002f14 <HAL_RCC_GetSysClockFreq+0x1e4>
 8002dfc:	ee86 7a26 	vdiv.f32	s14, s12, s13
 8002e00:	4b41      	ldr	r3, [pc, #260]	@ (8002f08 <HAL_RCC_GetSysClockFreq+0x1d8>)
 8002e02:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e04:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002e08:	ee06 3a90 	vmov	s13, r3
 8002e0c:	eef8 6a66 	vcvt.f32.u32	s13, s13
 8002e10:	ed9f 6a3f 	vldr	s12, [pc, #252]	@ 8002f10 <HAL_RCC_GetSysClockFreq+0x1e0>
 8002e14:	ee67 7a86 	vmul.f32	s15, s15, s12
 8002e18:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002e1c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002e20:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002e24:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002e28:	e01b      	b.n	8002e62 <HAL_RCC_GetSysClockFreq+0x132>
            }
            break;

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002e2a:	ee07 0a10 	vmov	s14, r0
 8002e2e:	eef8 6a47 	vcvt.f32.u32	s13, s14
 8002e32:	ed9f 6a39 	vldr	s12, [pc, #228]	@ 8002f18 <HAL_RCC_GetSysClockFreq+0x1e8>
 8002e36:	ee86 7a26 	vdiv.f32	s14, s12, s13
 8002e3a:	4b33      	ldr	r3, [pc, #204]	@ (8002f08 <HAL_RCC_GetSysClockFreq+0x1d8>)
 8002e3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e3e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002e42:	ee06 3a90 	vmov	s13, r3
 8002e46:	eef8 6a66 	vcvt.f32.u32	s13, s13
 8002e4a:	ed9f 6a31 	vldr	s12, [pc, #196]	@ 8002f10 <HAL_RCC_GetSysClockFreq+0x1e0>
 8002e4e:	ee67 7a86 	vmul.f32	s15, s15, s12
 8002e52:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002e56:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002e5a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002e5e:	ee27 7a27 	vmul.f32	s14, s14, s15

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            break;
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8002e62:	4b29      	ldr	r3, [pc, #164]	@ (8002f08 <HAL_RCC_GetSysClockFreq+0x1d8>)
 8002e64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e66:	f3c3 2346 	ubfx	r3, r3, #9, #7
 8002e6a:	3301      	adds	r3, #1
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8002e6c:	ee07 3a90 	vmov	s15, r3
 8002e70:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002e74:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8002e78:	eefc 7ae6 	vcvt.u32.f32	s15, s13
 8002e7c:	ee17 0a90 	vmov	r0, s15
      sysclockfreq = CSI_VALUE;
      break;
  }

  return sysclockfreq;
}
 8002e80:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002e84:	4770      	bx	lr
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002e86:	ee07 0a10 	vmov	s14, r0
 8002e8a:	eef8 6a47 	vcvt.f32.u32	s13, s14
 8002e8e:	ed9f 6a23 	vldr	s12, [pc, #140]	@ 8002f1c <HAL_RCC_GetSysClockFreq+0x1ec>
 8002e92:	ee86 7a26 	vdiv.f32	s14, s12, s13
 8002e96:	4b1c      	ldr	r3, [pc, #112]	@ (8002f08 <HAL_RCC_GetSysClockFreq+0x1d8>)
 8002e98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e9a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002e9e:	ee06 3a90 	vmov	s13, r3
 8002ea2:	eef8 6a66 	vcvt.f32.u32	s13, s13
 8002ea6:	ed9f 6a1a 	vldr	s12, [pc, #104]	@ 8002f10 <HAL_RCC_GetSysClockFreq+0x1e0>
 8002eaa:	ee67 7a86 	vmul.f32	s15, s15, s12
 8002eae:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002eb2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002eb6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002eba:	ee27 7a27 	vmul.f32	s14, s14, s15
            break;
 8002ebe:	e7d0      	b.n	8002e62 <HAL_RCC_GetSysClockFreq+0x132>
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002ec0:	ee07 0a10 	vmov	s14, r0
 8002ec4:	eef8 6a47 	vcvt.f32.u32	s13, s14
 8002ec8:	ed9f 6a13 	vldr	s12, [pc, #76]	@ 8002f18 <HAL_RCC_GetSysClockFreq+0x1e8>
 8002ecc:	ee86 7a26 	vdiv.f32	s14, s12, s13
 8002ed0:	4b0d      	ldr	r3, [pc, #52]	@ (8002f08 <HAL_RCC_GetSysClockFreq+0x1d8>)
 8002ed2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ed4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002ed8:	ee06 3a90 	vmov	s13, r3
 8002edc:	eef8 6a66 	vcvt.f32.u32	s13, s13
 8002ee0:	ed9f 6a0b 	vldr	s12, [pc, #44]	@ 8002f10 <HAL_RCC_GetSysClockFreq+0x1e0>
 8002ee4:	ee67 7a86 	vmul.f32	s15, s15, s12
 8002ee8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002eec:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002ef0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002ef4:	ee27 7a27 	vmul.f32	s14, s14, s15
            break;
 8002ef8:	e7b3      	b.n	8002e62 <HAL_RCC_GetSysClockFreq+0x132>
      sysclockfreq = HSE_VALUE;
 8002efa:	4809      	ldr	r0, [pc, #36]	@ (8002f20 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8002efc:	4770      	bx	lr
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002efe:	4809      	ldr	r0, [pc, #36]	@ (8002f24 <HAL_RCC_GetSysClockFreq+0x1f4>)
 8002f00:	4770      	bx	lr
        sysclockfreq = (uint32_t) HSI_VALUE;
 8002f02:	4802      	ldr	r0, [pc, #8]	@ (8002f0c <HAL_RCC_GetSysClockFreq+0x1dc>)
}
 8002f04:	4770      	bx	lr
 8002f06:	bf00      	nop
 8002f08:	58024400 	.word	0x58024400
 8002f0c:	03d09000 	.word	0x03d09000
 8002f10:	39000000 	.word	0x39000000
 8002f14:	4c742400 	.word	0x4c742400
 8002f18:	4a742400 	.word	0x4a742400
 8002f1c:	4bbebc20 	.word	0x4bbebc20
 8002f20:	017d7840 	.word	0x017d7840
 8002f24:	003d0900 	.word	0x003d0900

08002f28 <HAL_RCC_ClockConfig>:
  if (RCC_ClkInitStruct == NULL)
 8002f28:	2800      	cmp	r0, #0
 8002f2a:	f000 8132 	beq.w	8003192 <HAL_RCC_ClockConfig+0x26a>
{
 8002f2e:	b570      	push	{r4, r5, r6, lr}
 8002f30:	460d      	mov	r5, r1
 8002f32:	4604      	mov	r4, r0
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002f34:	4b9b      	ldr	r3, [pc, #620]	@ (80031a4 <HAL_RCC_ClockConfig+0x27c>)
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	f003 030f 	and.w	r3, r3, #15
 8002f3c:	428b      	cmp	r3, r1
 8002f3e:	d20b      	bcs.n	8002f58 <HAL_RCC_ClockConfig+0x30>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002f40:	4a98      	ldr	r2, [pc, #608]	@ (80031a4 <HAL_RCC_ClockConfig+0x27c>)
 8002f42:	6813      	ldr	r3, [r2, #0]
 8002f44:	f023 030f 	bic.w	r3, r3, #15
 8002f48:	430b      	orrs	r3, r1
 8002f4a:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002f4c:	6813      	ldr	r3, [r2, #0]
 8002f4e:	f003 030f 	and.w	r3, r3, #15
 8002f52:	428b      	cmp	r3, r1
 8002f54:	f040 811f 	bne.w	8003196 <HAL_RCC_ClockConfig+0x26e>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8002f58:	6823      	ldr	r3, [r4, #0]
 8002f5a:	f013 0f04 	tst.w	r3, #4
 8002f5e:	d00c      	beq.n	8002f7a <HAL_RCC_ClockConfig+0x52>
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8002f60:	6922      	ldr	r2, [r4, #16]
 8002f62:	4b91      	ldr	r3, [pc, #580]	@ (80031a8 <HAL_RCC_ClockConfig+0x280>)
 8002f64:	699b      	ldr	r3, [r3, #24]
 8002f66:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002f6a:	429a      	cmp	r2, r3
 8002f6c:	d905      	bls.n	8002f7a <HAL_RCC_ClockConfig+0x52>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8002f6e:	498e      	ldr	r1, [pc, #568]	@ (80031a8 <HAL_RCC_ClockConfig+0x280>)
 8002f70:	698b      	ldr	r3, [r1, #24]
 8002f72:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002f76:	431a      	orrs	r2, r3
 8002f78:	618a      	str	r2, [r1, #24]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002f7a:	6823      	ldr	r3, [r4, #0]
 8002f7c:	f013 0f08 	tst.w	r3, #8
 8002f80:	d00c      	beq.n	8002f9c <HAL_RCC_ClockConfig+0x74>
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8002f82:	6962      	ldr	r2, [r4, #20]
 8002f84:	4b88      	ldr	r3, [pc, #544]	@ (80031a8 <HAL_RCC_ClockConfig+0x280>)
 8002f86:	69db      	ldr	r3, [r3, #28]
 8002f88:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002f8c:	429a      	cmp	r2, r3
 8002f8e:	d905      	bls.n	8002f9c <HAL_RCC_ClockConfig+0x74>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8002f90:	4985      	ldr	r1, [pc, #532]	@ (80031a8 <HAL_RCC_ClockConfig+0x280>)
 8002f92:	69cb      	ldr	r3, [r1, #28]
 8002f94:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002f98:	431a      	orrs	r2, r3
 8002f9a:	61ca      	str	r2, [r1, #28]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002f9c:	6823      	ldr	r3, [r4, #0]
 8002f9e:	f013 0f10 	tst.w	r3, #16
 8002fa2:	d00c      	beq.n	8002fbe <HAL_RCC_ClockConfig+0x96>
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8002fa4:	69a2      	ldr	r2, [r4, #24]
 8002fa6:	4b80      	ldr	r3, [pc, #512]	@ (80031a8 <HAL_RCC_ClockConfig+0x280>)
 8002fa8:	69db      	ldr	r3, [r3, #28]
 8002faa:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8002fae:	429a      	cmp	r2, r3
 8002fb0:	d905      	bls.n	8002fbe <HAL_RCC_ClockConfig+0x96>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8002fb2:	497d      	ldr	r1, [pc, #500]	@ (80031a8 <HAL_RCC_ClockConfig+0x280>)
 8002fb4:	69cb      	ldr	r3, [r1, #28]
 8002fb6:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8002fba:	431a      	orrs	r2, r3
 8002fbc:	61ca      	str	r2, [r1, #28]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8002fbe:	6823      	ldr	r3, [r4, #0]
 8002fc0:	f013 0f20 	tst.w	r3, #32
 8002fc4:	d00c      	beq.n	8002fe0 <HAL_RCC_ClockConfig+0xb8>
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8002fc6:	69e2      	ldr	r2, [r4, #28]
 8002fc8:	4b77      	ldr	r3, [pc, #476]	@ (80031a8 <HAL_RCC_ClockConfig+0x280>)
 8002fca:	6a1b      	ldr	r3, [r3, #32]
 8002fcc:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002fd0:	429a      	cmp	r2, r3
 8002fd2:	d905      	bls.n	8002fe0 <HAL_RCC_ClockConfig+0xb8>
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8002fd4:	4974      	ldr	r1, [pc, #464]	@ (80031a8 <HAL_RCC_ClockConfig+0x280>)
 8002fd6:	6a0b      	ldr	r3, [r1, #32]
 8002fd8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002fdc:	431a      	orrs	r2, r3
 8002fde:	620a      	str	r2, [r1, #32]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002fe0:	6823      	ldr	r3, [r4, #0]
 8002fe2:	f013 0f02 	tst.w	r3, #2
 8002fe6:	d00c      	beq.n	8003002 <HAL_RCC_ClockConfig+0xda>
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8002fe8:	68e2      	ldr	r2, [r4, #12]
 8002fea:	4b6f      	ldr	r3, [pc, #444]	@ (80031a8 <HAL_RCC_ClockConfig+0x280>)
 8002fec:	699b      	ldr	r3, [r3, #24]
 8002fee:	f003 030f 	and.w	r3, r3, #15
 8002ff2:	429a      	cmp	r2, r3
 8002ff4:	d905      	bls.n	8003002 <HAL_RCC_ClockConfig+0xda>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002ff6:	496c      	ldr	r1, [pc, #432]	@ (80031a8 <HAL_RCC_ClockConfig+0x280>)
 8002ff8:	698b      	ldr	r3, [r1, #24]
 8002ffa:	f023 030f 	bic.w	r3, r3, #15
 8002ffe:	431a      	orrs	r2, r3
 8003000:	618a      	str	r2, [r1, #24]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003002:	6823      	ldr	r3, [r4, #0]
 8003004:	f013 0f01 	tst.w	r3, #1
 8003008:	d041      	beq.n	800308e <HAL_RCC_ClockConfig+0x166>
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 800300a:	4a67      	ldr	r2, [pc, #412]	@ (80031a8 <HAL_RCC_ClockConfig+0x280>)
 800300c:	6993      	ldr	r3, [r2, #24]
 800300e:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8003012:	68a1      	ldr	r1, [r4, #8]
 8003014:	430b      	orrs	r3, r1
 8003016:	6193      	str	r3, [r2, #24]
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003018:	6863      	ldr	r3, [r4, #4]
 800301a:	2b02      	cmp	r3, #2
 800301c:	d00a      	beq.n	8003034 <HAL_RCC_ClockConfig+0x10c>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800301e:	2b03      	cmp	r3, #3
 8003020:	d027      	beq.n	8003072 <HAL_RCC_ClockConfig+0x14a>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8003022:	2b01      	cmp	r3, #1
 8003024:	d02c      	beq.n	8003080 <HAL_RCC_ClockConfig+0x158>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003026:	4a60      	ldr	r2, [pc, #384]	@ (80031a8 <HAL_RCC_ClockConfig+0x280>)
 8003028:	6812      	ldr	r2, [r2, #0]
 800302a:	f012 0f04 	tst.w	r2, #4
 800302e:	d106      	bne.n	800303e <HAL_RCC_ClockConfig+0x116>
        return HAL_ERROR;
 8003030:	2001      	movs	r0, #1
 8003032:	e0ad      	b.n	8003190 <HAL_RCC_ClockConfig+0x268>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003034:	6812      	ldr	r2, [r2, #0]
 8003036:	f412 3f00 	tst.w	r2, #131072	@ 0x20000
 800303a:	f000 80ae 	beq.w	800319a <HAL_RCC_ClockConfig+0x272>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800303e:	495a      	ldr	r1, [pc, #360]	@ (80031a8 <HAL_RCC_ClockConfig+0x280>)
 8003040:	690a      	ldr	r2, [r1, #16]
 8003042:	f022 0207 	bic.w	r2, r2, #7
 8003046:	4313      	orrs	r3, r2
 8003048:	610b      	str	r3, [r1, #16]
    tickstart = HAL_GetTick();
 800304a:	f7fd fd7b 	bl	8000b44 <HAL_GetTick>
 800304e:	4606      	mov	r6, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003050:	4b55      	ldr	r3, [pc, #340]	@ (80031a8 <HAL_RCC_ClockConfig+0x280>)
 8003052:	691b      	ldr	r3, [r3, #16]
 8003054:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003058:	6862      	ldr	r2, [r4, #4]
 800305a:	ebb3 0fc2 	cmp.w	r3, r2, lsl #3
 800305e:	d016      	beq.n	800308e <HAL_RCC_ClockConfig+0x166>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003060:	f7fd fd70 	bl	8000b44 <HAL_GetTick>
 8003064:	1b80      	subs	r0, r0, r6
 8003066:	f241 3388 	movw	r3, #5000	@ 0x1388
 800306a:	4298      	cmp	r0, r3
 800306c:	d9f0      	bls.n	8003050 <HAL_RCC_ClockConfig+0x128>
        return HAL_TIMEOUT;
 800306e:	2003      	movs	r0, #3
 8003070:	e08e      	b.n	8003190 <HAL_RCC_ClockConfig+0x268>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003072:	4a4d      	ldr	r2, [pc, #308]	@ (80031a8 <HAL_RCC_ClockConfig+0x280>)
 8003074:	6812      	ldr	r2, [r2, #0]
 8003076:	f012 7f00 	tst.w	r2, #33554432	@ 0x2000000
 800307a:	d1e0      	bne.n	800303e <HAL_RCC_ClockConfig+0x116>
        return HAL_ERROR;
 800307c:	2001      	movs	r0, #1
 800307e:	e087      	b.n	8003190 <HAL_RCC_ClockConfig+0x268>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8003080:	4a49      	ldr	r2, [pc, #292]	@ (80031a8 <HAL_RCC_ClockConfig+0x280>)
 8003082:	6812      	ldr	r2, [r2, #0]
 8003084:	f412 7f80 	tst.w	r2, #256	@ 0x100
 8003088:	d1d9      	bne.n	800303e <HAL_RCC_ClockConfig+0x116>
        return HAL_ERROR;
 800308a:	2001      	movs	r0, #1
 800308c:	e080      	b.n	8003190 <HAL_RCC_ClockConfig+0x268>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800308e:	6823      	ldr	r3, [r4, #0]
 8003090:	f013 0f02 	tst.w	r3, #2
 8003094:	d00c      	beq.n	80030b0 <HAL_RCC_ClockConfig+0x188>
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8003096:	68e2      	ldr	r2, [r4, #12]
 8003098:	4b43      	ldr	r3, [pc, #268]	@ (80031a8 <HAL_RCC_ClockConfig+0x280>)
 800309a:	699b      	ldr	r3, [r3, #24]
 800309c:	f003 030f 	and.w	r3, r3, #15
 80030a0:	429a      	cmp	r2, r3
 80030a2:	d205      	bcs.n	80030b0 <HAL_RCC_ClockConfig+0x188>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80030a4:	4940      	ldr	r1, [pc, #256]	@ (80031a8 <HAL_RCC_ClockConfig+0x280>)
 80030a6:	698b      	ldr	r3, [r1, #24]
 80030a8:	f023 030f 	bic.w	r3, r3, #15
 80030ac:	431a      	orrs	r2, r3
 80030ae:	618a      	str	r2, [r1, #24]
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80030b0:	4b3c      	ldr	r3, [pc, #240]	@ (80031a4 <HAL_RCC_ClockConfig+0x27c>)
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	f003 030f 	and.w	r3, r3, #15
 80030b8:	42ab      	cmp	r3, r5
 80030ba:	d90a      	bls.n	80030d2 <HAL_RCC_ClockConfig+0x1aa>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80030bc:	4a39      	ldr	r2, [pc, #228]	@ (80031a4 <HAL_RCC_ClockConfig+0x27c>)
 80030be:	6813      	ldr	r3, [r2, #0]
 80030c0:	f023 030f 	bic.w	r3, r3, #15
 80030c4:	432b      	orrs	r3, r5
 80030c6:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80030c8:	6813      	ldr	r3, [r2, #0]
 80030ca:	f003 030f 	and.w	r3, r3, #15
 80030ce:	42ab      	cmp	r3, r5
 80030d0:	d165      	bne.n	800319e <HAL_RCC_ClockConfig+0x276>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80030d2:	6823      	ldr	r3, [r4, #0]
 80030d4:	f013 0f04 	tst.w	r3, #4
 80030d8:	d00c      	beq.n	80030f4 <HAL_RCC_ClockConfig+0x1cc>
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80030da:	6922      	ldr	r2, [r4, #16]
 80030dc:	4b32      	ldr	r3, [pc, #200]	@ (80031a8 <HAL_RCC_ClockConfig+0x280>)
 80030de:	699b      	ldr	r3, [r3, #24]
 80030e0:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80030e4:	429a      	cmp	r2, r3
 80030e6:	d205      	bcs.n	80030f4 <HAL_RCC_ClockConfig+0x1cc>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80030e8:	492f      	ldr	r1, [pc, #188]	@ (80031a8 <HAL_RCC_ClockConfig+0x280>)
 80030ea:	698b      	ldr	r3, [r1, #24]
 80030ec:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80030f0:	431a      	orrs	r2, r3
 80030f2:	618a      	str	r2, [r1, #24]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80030f4:	6823      	ldr	r3, [r4, #0]
 80030f6:	f013 0f08 	tst.w	r3, #8
 80030fa:	d00c      	beq.n	8003116 <HAL_RCC_ClockConfig+0x1ee>
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80030fc:	6962      	ldr	r2, [r4, #20]
 80030fe:	4b2a      	ldr	r3, [pc, #168]	@ (80031a8 <HAL_RCC_ClockConfig+0x280>)
 8003100:	69db      	ldr	r3, [r3, #28]
 8003102:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003106:	429a      	cmp	r2, r3
 8003108:	d205      	bcs.n	8003116 <HAL_RCC_ClockConfig+0x1ee>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800310a:	4927      	ldr	r1, [pc, #156]	@ (80031a8 <HAL_RCC_ClockConfig+0x280>)
 800310c:	69cb      	ldr	r3, [r1, #28]
 800310e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003112:	431a      	orrs	r2, r3
 8003114:	61ca      	str	r2, [r1, #28]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003116:	6823      	ldr	r3, [r4, #0]
 8003118:	f013 0f10 	tst.w	r3, #16
 800311c:	d00c      	beq.n	8003138 <HAL_RCC_ClockConfig+0x210>
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800311e:	69a2      	ldr	r2, [r4, #24]
 8003120:	4b21      	ldr	r3, [pc, #132]	@ (80031a8 <HAL_RCC_ClockConfig+0x280>)
 8003122:	69db      	ldr	r3, [r3, #28]
 8003124:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8003128:	429a      	cmp	r2, r3
 800312a:	d205      	bcs.n	8003138 <HAL_RCC_ClockConfig+0x210>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800312c:	491e      	ldr	r1, [pc, #120]	@ (80031a8 <HAL_RCC_ClockConfig+0x280>)
 800312e:	69cb      	ldr	r3, [r1, #28]
 8003130:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8003134:	431a      	orrs	r2, r3
 8003136:	61ca      	str	r2, [r1, #28]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8003138:	6823      	ldr	r3, [r4, #0]
 800313a:	f013 0f20 	tst.w	r3, #32
 800313e:	d00c      	beq.n	800315a <HAL_RCC_ClockConfig+0x232>
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8003140:	69e2      	ldr	r2, [r4, #28]
 8003142:	4b19      	ldr	r3, [pc, #100]	@ (80031a8 <HAL_RCC_ClockConfig+0x280>)
 8003144:	6a1b      	ldr	r3, [r3, #32]
 8003146:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800314a:	429a      	cmp	r2, r3
 800314c:	d205      	bcs.n	800315a <HAL_RCC_ClockConfig+0x232>
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800314e:	4916      	ldr	r1, [pc, #88]	@ (80031a8 <HAL_RCC_ClockConfig+0x280>)
 8003150:	6a0b      	ldr	r3, [r1, #32]
 8003152:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003156:	431a      	orrs	r2, r3
 8003158:	620a      	str	r2, [r1, #32]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800315a:	f7ff fde9 	bl	8002d30 <HAL_RCC_GetSysClockFreq>
 800315e:	4912      	ldr	r1, [pc, #72]	@ (80031a8 <HAL_RCC_ClockConfig+0x280>)
 8003160:	698b      	ldr	r3, [r1, #24]
 8003162:	f3c3 2303 	ubfx	r3, r3, #8, #4
 8003166:	4a11      	ldr	r2, [pc, #68]	@ (80031ac <HAL_RCC_ClockConfig+0x284>)
 8003168:	5cd3      	ldrb	r3, [r2, r3]
 800316a:	f003 031f 	and.w	r3, r3, #31
 800316e:	40d8      	lsrs	r0, r3
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8003170:	698b      	ldr	r3, [r1, #24]
 8003172:	f003 030f 	and.w	r3, r3, #15
 8003176:	5cd3      	ldrb	r3, [r2, r3]
 8003178:	f003 031f 	and.w	r3, r3, #31
 800317c:	fa20 f303 	lsr.w	r3, r0, r3
 8003180:	4a0b      	ldr	r2, [pc, #44]	@ (80031b0 <HAL_RCC_ClockConfig+0x288>)
 8003182:	6013      	str	r3, [r2, #0]
  SystemCoreClock = common_system_clock;
 8003184:	4b0b      	ldr	r3, [pc, #44]	@ (80031b4 <HAL_RCC_ClockConfig+0x28c>)
 8003186:	6018      	str	r0, [r3, #0]
  halstatus = HAL_InitTick(uwTickPrio);
 8003188:	4b0b      	ldr	r3, [pc, #44]	@ (80031b8 <HAL_RCC_ClockConfig+0x290>)
 800318a:	6818      	ldr	r0, [r3, #0]
 800318c:	f7fd fc78 	bl	8000a80 <HAL_InitTick>
}
 8003190:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 8003192:	2001      	movs	r0, #1
}
 8003194:	4770      	bx	lr
      return HAL_ERROR;
 8003196:	2001      	movs	r0, #1
 8003198:	e7fa      	b.n	8003190 <HAL_RCC_ClockConfig+0x268>
        return HAL_ERROR;
 800319a:	2001      	movs	r0, #1
 800319c:	e7f8      	b.n	8003190 <HAL_RCC_ClockConfig+0x268>
      return HAL_ERROR;
 800319e:	2001      	movs	r0, #1
 80031a0:	e7f6      	b.n	8003190 <HAL_RCC_ClockConfig+0x268>
 80031a2:	bf00      	nop
 80031a4:	52002000 	.word	0x52002000
 80031a8:	58024400 	.word	0x58024400
 80031ac:	08008d50 	.word	0x08008d50
 80031b0:	20000008 	.word	0x20000008
 80031b4:	2000000c 	.word	0x2000000c
 80031b8:	20000004 	.word	0x20000004

080031bc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80031bc:	b508      	push	{r3, lr}
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 80031be:	f7ff fdb7 	bl	8002d30 <HAL_RCC_GetSysClockFreq>
 80031c2:	4a0b      	ldr	r2, [pc, #44]	@ (80031f0 <HAL_RCC_GetHCLKFreq+0x34>)
 80031c4:	6993      	ldr	r3, [r2, #24]
 80031c6:	f3c3 2303 	ubfx	r3, r3, #8, #4
 80031ca:	490a      	ldr	r1, [pc, #40]	@ (80031f4 <HAL_RCC_GetHCLKFreq+0x38>)
 80031cc:	5ccb      	ldrb	r3, [r1, r3]
 80031ce:	f003 031f 	and.w	r3, r3, #31
 80031d2:	fa20 f303 	lsr.w	r3, r0, r3
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80031d6:	6992      	ldr	r2, [r2, #24]
 80031d8:	f002 020f 	and.w	r2, r2, #15
 80031dc:	5c88      	ldrb	r0, [r1, r2]
 80031de:	f000 001f 	and.w	r0, r0, #31
 80031e2:	fa23 f000 	lsr.w	r0, r3, r0
 80031e6:	4a04      	ldr	r2, [pc, #16]	@ (80031f8 <HAL_RCC_GetHCLKFreq+0x3c>)
 80031e8:	6010      	str	r0, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80031ea:	4a04      	ldr	r2, [pc, #16]	@ (80031fc <HAL_RCC_GetHCLKFreq+0x40>)
 80031ec:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
}
 80031ee:	bd08      	pop	{r3, pc}
 80031f0:	58024400 	.word	0x58024400
 80031f4:	08008d50 	.word	0x08008d50
 80031f8:	20000008 	.word	0x20000008
 80031fc:	2000000c 	.word	0x2000000c

08003200 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003200:	b508      	push	{r3, lr}
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8003202:	f7ff ffdb 	bl	80031bc <HAL_RCC_GetHCLKFreq>
 8003206:	4b05      	ldr	r3, [pc, #20]	@ (800321c <HAL_RCC_GetPCLK1Freq+0x1c>)
 8003208:	69db      	ldr	r3, [r3, #28]
 800320a:	f3c3 1302 	ubfx	r3, r3, #4, #3
 800320e:	4a04      	ldr	r2, [pc, #16]	@ (8003220 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003210:	5cd3      	ldrb	r3, [r2, r3]
 8003212:	f003 031f 	and.w	r3, r3, #31
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8003216:	40d8      	lsrs	r0, r3
 8003218:	bd08      	pop	{r3, pc}
 800321a:	bf00      	nop
 800321c:	58024400 	.word	0x58024400
 8003220:	08008d50 	.word	0x08008d50

08003224 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003224:	b508      	push	{r3, lr}
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8003226:	f7ff ffc9 	bl	80031bc <HAL_RCC_GetHCLKFreq>
 800322a:	4b05      	ldr	r3, [pc, #20]	@ (8003240 <HAL_RCC_GetPCLK2Freq+0x1c>)
 800322c:	69db      	ldr	r3, [r3, #28]
 800322e:	f3c3 2302 	ubfx	r3, r3, #8, #3
 8003232:	4a04      	ldr	r2, [pc, #16]	@ (8003244 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003234:	5cd3      	ldrb	r3, [r2, r3]
 8003236:	f003 031f 	and.w	r3, r3, #31
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 800323a:	40d8      	lsrs	r0, r3
 800323c:	bd08      	pop	{r3, pc}
 800323e:	bf00      	nop
 8003240:	58024400 	.word	0x58024400
 8003244:	08008d50 	.word	0x08008d50

08003248 <RCCEx_PLL2_Config>:
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8003248:	4b40      	ldr	r3, [pc, #256]	@ (800334c <RCCEx_PLL2_Config+0x104>)
 800324a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800324c:	f003 0303 	and.w	r3, r3, #3
 8003250:	2b03      	cmp	r3, #3
 8003252:	d079      	beq.n	8003348 <RCCEx_PLL2_Config+0x100>
{
 8003254:	b570      	push	{r4, r5, r6, lr}
 8003256:	4605      	mov	r5, r0
 8003258:	460e      	mov	r6, r1


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800325a:	4a3c      	ldr	r2, [pc, #240]	@ (800334c <RCCEx_PLL2_Config+0x104>)
 800325c:	6813      	ldr	r3, [r2, #0]
 800325e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8003262:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003264:	f7fd fc6e 	bl	8000b44 <HAL_GetTick>
 8003268:	4604      	mov	r4, r0

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800326a:	4b38      	ldr	r3, [pc, #224]	@ (800334c <RCCEx_PLL2_Config+0x104>)
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	f013 6f00 	tst.w	r3, #134217728	@ 0x8000000
 8003272:	d006      	beq.n	8003282 <RCCEx_PLL2_Config+0x3a>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8003274:	f7fd fc66 	bl	8000b44 <HAL_GetTick>
 8003278:	1b03      	subs	r3, r0, r4
 800327a:	2b02      	cmp	r3, #2
 800327c:	d9f5      	bls.n	800326a <RCCEx_PLL2_Config+0x22>
      {
        return HAL_TIMEOUT;
 800327e:	2003      	movs	r0, #3

  }


  return status;
}
 8003280:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8003282:	4b32      	ldr	r3, [pc, #200]	@ (800334c <RCCEx_PLL2_Config+0x104>)
 8003284:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003286:	f422 327c 	bic.w	r2, r2, #258048	@ 0x3f000
 800328a:	6829      	ldr	r1, [r5, #0]
 800328c:	ea42 3201 	orr.w	r2, r2, r1, lsl #12
 8003290:	629a      	str	r2, [r3, #40]	@ 0x28
 8003292:	686a      	ldr	r2, [r5, #4]
 8003294:	3a01      	subs	r2, #1
 8003296:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800329a:	68a9      	ldr	r1, [r5, #8]
 800329c:	3901      	subs	r1, #1
 800329e:	0249      	lsls	r1, r1, #9
 80032a0:	b289      	uxth	r1, r1
 80032a2:	430a      	orrs	r2, r1
 80032a4:	68e9      	ldr	r1, [r5, #12]
 80032a6:	3901      	subs	r1, #1
 80032a8:	0409      	lsls	r1, r1, #16
 80032aa:	f401 01fe 	and.w	r1, r1, #8323072	@ 0x7f0000
 80032ae:	430a      	orrs	r2, r1
 80032b0:	6929      	ldr	r1, [r5, #16]
 80032b2:	3901      	subs	r1, #1
 80032b4:	0609      	lsls	r1, r1, #24
 80032b6:	f001 41fe 	and.w	r1, r1, #2130706432	@ 0x7f000000
 80032ba:	430a      	orrs	r2, r1
 80032bc:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 80032be:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80032c0:	f022 02c0 	bic.w	r2, r2, #192	@ 0xc0
 80032c4:	6969      	ldr	r1, [r5, #20]
 80032c6:	430a      	orrs	r2, r1
 80032c8:	62da      	str	r2, [r3, #44]	@ 0x2c
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 80032ca:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80032cc:	f022 0220 	bic.w	r2, r2, #32
 80032d0:	69a9      	ldr	r1, [r5, #24]
 80032d2:	430a      	orrs	r2, r1
 80032d4:	62da      	str	r2, [r3, #44]	@ 0x2c
    __HAL_RCC_PLL2FRACN_DISABLE();
 80032d6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80032d8:	f022 0210 	bic.w	r2, r2, #16
 80032dc:	62da      	str	r2, [r3, #44]	@ 0x2c
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 80032de:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80032e0:	f36f 02cf 	bfc	r2, #3, #13
 80032e4:	69e9      	ldr	r1, [r5, #28]
 80032e6:	ea42 02c1 	orr.w	r2, r2, r1, lsl #3
 80032ea:	63da      	str	r2, [r3, #60]	@ 0x3c
    __HAL_RCC_PLL2FRACN_ENABLE();
 80032ec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80032ee:	f042 0210 	orr.w	r2, r2, #16
 80032f2:	62da      	str	r2, [r3, #44]	@ 0x2c
    if (Divider == DIVIDER_P_UPDATE)
 80032f4:	b9c6      	cbnz	r6, 8003328 <RCCEx_PLL2_Config+0xe0>
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 80032f6:	461a      	mov	r2, r3
 80032f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80032fa:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80032fe:	62d3      	str	r3, [r2, #44]	@ 0x2c
    __HAL_RCC_PLL2_ENABLE();
 8003300:	4a12      	ldr	r2, [pc, #72]	@ (800334c <RCCEx_PLL2_Config+0x104>)
 8003302:	6813      	ldr	r3, [r2, #0]
 8003304:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8003308:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 800330a:	f7fd fc1b 	bl	8000b44 <HAL_GetTick>
 800330e:	4604      	mov	r4, r0
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8003310:	4b0e      	ldr	r3, [pc, #56]	@ (800334c <RCCEx_PLL2_Config+0x104>)
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	f013 6f00 	tst.w	r3, #134217728	@ 0x8000000
 8003318:	d114      	bne.n	8003344 <RCCEx_PLL2_Config+0xfc>
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800331a:	f7fd fc13 	bl	8000b44 <HAL_GetTick>
 800331e:	1b00      	subs	r0, r0, r4
 8003320:	2802      	cmp	r0, #2
 8003322:	d9f5      	bls.n	8003310 <RCCEx_PLL2_Config+0xc8>
        return HAL_TIMEOUT;
 8003324:	2003      	movs	r0, #3
 8003326:	e7ab      	b.n	8003280 <RCCEx_PLL2_Config+0x38>
    else if (Divider == DIVIDER_Q_UPDATE)
 8003328:	2e01      	cmp	r6, #1
 800332a:	d005      	beq.n	8003338 <RCCEx_PLL2_Config+0xf0>
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800332c:	4a07      	ldr	r2, [pc, #28]	@ (800334c <RCCEx_PLL2_Config+0x104>)
 800332e:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8003330:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8003334:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8003336:	e7e3      	b.n	8003300 <RCCEx_PLL2_Config+0xb8>
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8003338:	4a04      	ldr	r2, [pc, #16]	@ (800334c <RCCEx_PLL2_Config+0x104>)
 800333a:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 800333c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003340:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8003342:	e7dd      	b.n	8003300 <RCCEx_PLL2_Config+0xb8>
  return status;
 8003344:	2000      	movs	r0, #0
 8003346:	e79b      	b.n	8003280 <RCCEx_PLL2_Config+0x38>
    return HAL_ERROR;
 8003348:	2001      	movs	r0, #1
}
 800334a:	4770      	bx	lr
 800334c:	58024400 	.word	0x58024400

08003350 <RCCEx_PLL3_Config>:
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8003350:	4b40      	ldr	r3, [pc, #256]	@ (8003454 <RCCEx_PLL3_Config+0x104>)
 8003352:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003354:	f003 0303 	and.w	r3, r3, #3
 8003358:	2b03      	cmp	r3, #3
 800335a:	d079      	beq.n	8003450 <RCCEx_PLL3_Config+0x100>
{
 800335c:	b570      	push	{r4, r5, r6, lr}
 800335e:	4605      	mov	r5, r0
 8003360:	460e      	mov	r6, r1


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8003362:	4a3c      	ldr	r2, [pc, #240]	@ (8003454 <RCCEx_PLL3_Config+0x104>)
 8003364:	6813      	ldr	r3, [r2, #0]
 8003366:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800336a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800336c:	f7fd fbea 	bl	8000b44 <HAL_GetTick>
 8003370:	4604      	mov	r4, r0
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8003372:	4b38      	ldr	r3, [pc, #224]	@ (8003454 <RCCEx_PLL3_Config+0x104>)
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	f013 5f00 	tst.w	r3, #536870912	@ 0x20000000
 800337a:	d006      	beq.n	800338a <RCCEx_PLL3_Config+0x3a>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800337c:	f7fd fbe2 	bl	8000b44 <HAL_GetTick>
 8003380:	1b03      	subs	r3, r0, r4
 8003382:	2b02      	cmp	r3, #2
 8003384:	d9f5      	bls.n	8003372 <RCCEx_PLL3_Config+0x22>
      {
        return HAL_TIMEOUT;
 8003386:	2003      	movs	r0, #3

  }


  return status;
}
 8003388:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 800338a:	4b32      	ldr	r3, [pc, #200]	@ (8003454 <RCCEx_PLL3_Config+0x104>)
 800338c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800338e:	f022 727c 	bic.w	r2, r2, #66060288	@ 0x3f00000
 8003392:	6829      	ldr	r1, [r5, #0]
 8003394:	ea42 5201 	orr.w	r2, r2, r1, lsl #20
 8003398:	629a      	str	r2, [r3, #40]	@ 0x28
 800339a:	686a      	ldr	r2, [r5, #4]
 800339c:	3a01      	subs	r2, #1
 800339e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80033a2:	68a9      	ldr	r1, [r5, #8]
 80033a4:	3901      	subs	r1, #1
 80033a6:	0249      	lsls	r1, r1, #9
 80033a8:	b289      	uxth	r1, r1
 80033aa:	430a      	orrs	r2, r1
 80033ac:	68e9      	ldr	r1, [r5, #12]
 80033ae:	3901      	subs	r1, #1
 80033b0:	0409      	lsls	r1, r1, #16
 80033b2:	f401 01fe 	and.w	r1, r1, #8323072	@ 0x7f0000
 80033b6:	430a      	orrs	r2, r1
 80033b8:	6929      	ldr	r1, [r5, #16]
 80033ba:	3901      	subs	r1, #1
 80033bc:	0609      	lsls	r1, r1, #24
 80033be:	f001 41fe 	and.w	r1, r1, #2130706432	@ 0x7f000000
 80033c2:	430a      	orrs	r2, r1
 80033c4:	641a      	str	r2, [r3, #64]	@ 0x40
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 80033c6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80033c8:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 80033cc:	6969      	ldr	r1, [r5, #20]
 80033ce:	430a      	orrs	r2, r1
 80033d0:	62da      	str	r2, [r3, #44]	@ 0x2c
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 80033d2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80033d4:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 80033d8:	69a9      	ldr	r1, [r5, #24]
 80033da:	430a      	orrs	r2, r1
 80033dc:	62da      	str	r2, [r3, #44]	@ 0x2c
    __HAL_RCC_PLL3FRACN_DISABLE();
 80033de:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80033e0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80033e4:	62da      	str	r2, [r3, #44]	@ 0x2c
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 80033e6:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80033e8:	f36f 02cf 	bfc	r2, #3, #13
 80033ec:	69e9      	ldr	r1, [r5, #28]
 80033ee:	ea42 02c1 	orr.w	r2, r2, r1, lsl #3
 80033f2:	645a      	str	r2, [r3, #68]	@ 0x44
    __HAL_RCC_PLL3FRACN_ENABLE();
 80033f4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80033f6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80033fa:	62da      	str	r2, [r3, #44]	@ 0x2c
    if (Divider == DIVIDER_P_UPDATE)
 80033fc:	b9c6      	cbnz	r6, 8003430 <RCCEx_PLL3_Config+0xe0>
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 80033fe:	461a      	mov	r2, r3
 8003400:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003402:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8003406:	62d3      	str	r3, [r2, #44]	@ 0x2c
    __HAL_RCC_PLL3_ENABLE();
 8003408:	4a12      	ldr	r2, [pc, #72]	@ (8003454 <RCCEx_PLL3_Config+0x104>)
 800340a:	6813      	ldr	r3, [r2, #0]
 800340c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003410:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 8003412:	f7fd fb97 	bl	8000b44 <HAL_GetTick>
 8003416:	4604      	mov	r4, r0
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8003418:	4b0e      	ldr	r3, [pc, #56]	@ (8003454 <RCCEx_PLL3_Config+0x104>)
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	f013 5f00 	tst.w	r3, #536870912	@ 0x20000000
 8003420:	d114      	bne.n	800344c <RCCEx_PLL3_Config+0xfc>
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8003422:	f7fd fb8f 	bl	8000b44 <HAL_GetTick>
 8003426:	1b00      	subs	r0, r0, r4
 8003428:	2802      	cmp	r0, #2
 800342a:	d9f5      	bls.n	8003418 <RCCEx_PLL3_Config+0xc8>
        return HAL_TIMEOUT;
 800342c:	2003      	movs	r0, #3
 800342e:	e7ab      	b.n	8003388 <RCCEx_PLL3_Config+0x38>
    else if (Divider == DIVIDER_Q_UPDATE)
 8003430:	2e01      	cmp	r6, #1
 8003432:	d005      	beq.n	8003440 <RCCEx_PLL3_Config+0xf0>
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8003434:	4a07      	ldr	r2, [pc, #28]	@ (8003454 <RCCEx_PLL3_Config+0x104>)
 8003436:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8003438:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800343c:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800343e:	e7e3      	b.n	8003408 <RCCEx_PLL3_Config+0xb8>
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8003440:	4a04      	ldr	r2, [pc, #16]	@ (8003454 <RCCEx_PLL3_Config+0x104>)
 8003442:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8003444:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8003448:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800344a:	e7dd      	b.n	8003408 <RCCEx_PLL3_Config+0xb8>
  return status;
 800344c:	2000      	movs	r0, #0
 800344e:	e79b      	b.n	8003388 <RCCEx_PLL3_Config+0x38>
    return HAL_ERROR;
 8003450:	2001      	movs	r0, #1
}
 8003452:	4770      	bx	lr
 8003454:	58024400 	.word	0x58024400

08003458 <HAL_RCCEx_PeriphCLKConfig>:
{
 8003458:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800345a:	4604      	mov	r4, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800345c:	6803      	ldr	r3, [r0, #0]
 800345e:	f013 6f00 	tst.w	r3, #134217728	@ 0x8000000
 8003462:	d030      	beq.n	80034c6 <HAL_RCCEx_PeriphCLKConfig+0x6e>
    switch (PeriphClkInit->SpdifrxClockSelection)
 8003464:	6e83      	ldr	r3, [r0, #104]	@ 0x68
 8003466:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800346a:	d026      	beq.n	80034ba <HAL_RCCEx_PeriphCLKConfig+0x62>
 800346c:	d80e      	bhi.n	800348c <HAL_RCCEx_PeriphCLKConfig+0x34>
 800346e:	b1ab      	cbz	r3, 800349c <HAL_RCCEx_PeriphCLKConfig+0x44>
 8003470:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003474:	d107      	bne.n	8003486 <HAL_RCCEx_PeriphCLKConfig+0x2e>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003476:	2102      	movs	r1, #2
 8003478:	3008      	adds	r0, #8
 800347a:	f7ff fee5 	bl	8003248 <RCCEx_PLL2_Config>
 800347e:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 8003480:	b195      	cbz	r5, 80034a8 <HAL_RCCEx_PeriphCLKConfig+0x50>
      status = ret;
 8003482:	462e      	mov	r6, r5
 8003484:	e021      	b.n	80034ca <HAL_RCCEx_PeriphCLKConfig+0x72>
    switch (PeriphClkInit->SpdifrxClockSelection)
 8003486:	2601      	movs	r6, #1
 8003488:	4635      	mov	r5, r6
 800348a:	e01e      	b.n	80034ca <HAL_RCCEx_PeriphCLKConfig+0x72>
 800348c:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8003490:	d101      	bne.n	8003496 <HAL_RCCEx_PeriphCLKConfig+0x3e>
 8003492:	2500      	movs	r5, #0
 8003494:	e008      	b.n	80034a8 <HAL_RCCEx_PeriphCLKConfig+0x50>
 8003496:	2601      	movs	r6, #1
 8003498:	4635      	mov	r5, r6
 800349a:	e016      	b.n	80034ca <HAL_RCCEx_PeriphCLKConfig+0x72>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800349c:	4a9a      	ldr	r2, [pc, #616]	@ (8003708 <HAL_RCCEx_PeriphCLKConfig+0x2b0>)
 800349e:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 80034a0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80034a4:	62d3      	str	r3, [r2, #44]	@ 0x2c
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80034a6:	2500      	movs	r5, #0
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 80034a8:	4a97      	ldr	r2, [pc, #604]	@ (8003708 <HAL_RCCEx_PeriphCLKConfig+0x2b0>)
 80034aa:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 80034ac:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 80034b0:	6ea1      	ldr	r1, [r4, #104]	@ 0x68
 80034b2:	430b      	orrs	r3, r1
 80034b4:	6513      	str	r3, [r2, #80]	@ 0x50
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80034b6:	2600      	movs	r6, #0
 80034b8:	e007      	b.n	80034ca <HAL_RCCEx_PeriphCLKConfig+0x72>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80034ba:	2102      	movs	r1, #2
 80034bc:	3028      	adds	r0, #40	@ 0x28
 80034be:	f7ff ff47 	bl	8003350 <RCCEx_PLL3_Config>
 80034c2:	4605      	mov	r5, r0
        break;
 80034c4:	e7dc      	b.n	8003480 <HAL_RCCEx_PeriphCLKConfig+0x28>
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80034c6:	2600      	movs	r6, #0
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80034c8:	4635      	mov	r5, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80034ca:	6823      	ldr	r3, [r4, #0]
 80034cc:	f413 7f80 	tst.w	r3, #256	@ 0x100
 80034d0:	d014      	beq.n	80034fc <HAL_RCCEx_PeriphCLKConfig+0xa4>
    switch (PeriphClkInit->Sai1ClockSelection)
 80034d2:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80034d4:	2b04      	cmp	r3, #4
 80034d6:	d831      	bhi.n	800353c <HAL_RCCEx_PeriphCLKConfig+0xe4>
 80034d8:	e8df f003 	tbb	[pc, r3]
 80034dc:	08292203 	.word	0x08292203
 80034e0:	08          	.byte	0x08
 80034e1:	00          	.byte	0x00
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80034e2:	4a89      	ldr	r2, [pc, #548]	@ (8003708 <HAL_RCCEx_PeriphCLKConfig+0x2b0>)
 80034e4:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 80034e6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80034ea:	62d3      	str	r3, [r2, #44]	@ 0x2c
    if (ret == HAL_OK)
 80034ec:	bb4d      	cbnz	r5, 8003542 <HAL_RCCEx_PeriphCLKConfig+0xea>
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80034ee:	4a86      	ldr	r2, [pc, #536]	@ (8003708 <HAL_RCCEx_PeriphCLKConfig+0x2b0>)
 80034f0:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 80034f2:	f023 0307 	bic.w	r3, r3, #7
 80034f6:	6da1      	ldr	r1, [r4, #88]	@ 0x58
 80034f8:	430b      	orrs	r3, r1
 80034fa:	6513      	str	r3, [r2, #80]	@ 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 80034fc:	6823      	ldr	r3, [r4, #0]
 80034fe:	f413 7f00 	tst.w	r3, #512	@ 0x200
 8003502:	d03f      	beq.n	8003584 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    switch (PeriphClkInit->Sai23ClockSelection)
 8003504:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8003506:	2b80      	cmp	r3, #128	@ 0x80
 8003508:	d02e      	beq.n	8003568 <HAL_RCCEx_PeriphCLKConfig+0x110>
 800350a:	d81f      	bhi.n	800354c <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800350c:	b333      	cbz	r3, 800355c <HAL_RCCEx_PeriphCLKConfig+0x104>
 800350e:	2b40      	cmp	r3, #64	@ 0x40
 8003510:	d119      	bne.n	8003546 <HAL_RCCEx_PeriphCLKConfig+0xee>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003512:	2100      	movs	r1, #0
 8003514:	f104 0008 	add.w	r0, r4, #8
 8003518:	f7ff fe96 	bl	8003248 <RCCEx_PLL2_Config>
 800351c:	4605      	mov	r5, r0
        break;
 800351e:	e029      	b.n	8003574 <HAL_RCCEx_PeriphCLKConfig+0x11c>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003520:	2100      	movs	r1, #0
 8003522:	f104 0008 	add.w	r0, r4, #8
 8003526:	f7ff fe8f 	bl	8003248 <RCCEx_PLL2_Config>
 800352a:	4605      	mov	r5, r0
        break;
 800352c:	e7de      	b.n	80034ec <HAL_RCCEx_PeriphCLKConfig+0x94>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800352e:	2100      	movs	r1, #0
 8003530:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8003534:	f7ff ff0c 	bl	8003350 <RCCEx_PLL3_Config>
 8003538:	4605      	mov	r5, r0
        break;
 800353a:	e7d7      	b.n	80034ec <HAL_RCCEx_PeriphCLKConfig+0x94>
    switch (PeriphClkInit->Sai1ClockSelection)
 800353c:	2601      	movs	r6, #1
 800353e:	4635      	mov	r5, r6
 8003540:	e7dc      	b.n	80034fc <HAL_RCCEx_PeriphCLKConfig+0xa4>
      status = ret;
 8003542:	462e      	mov	r6, r5
 8003544:	e7da      	b.n	80034fc <HAL_RCCEx_PeriphCLKConfig+0xa4>
    switch (PeriphClkInit->Sai23ClockSelection)
 8003546:	2601      	movs	r6, #1
 8003548:	4635      	mov	r5, r6
 800354a:	e01b      	b.n	8003584 <HAL_RCCEx_PeriphCLKConfig+0x12c>
 800354c:	2bc0      	cmp	r3, #192	@ 0xc0
 800354e:	d011      	beq.n	8003574 <HAL_RCCEx_PeriphCLKConfig+0x11c>
 8003550:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003554:	d00e      	beq.n	8003574 <HAL_RCCEx_PeriphCLKConfig+0x11c>
 8003556:	2601      	movs	r6, #1
 8003558:	4635      	mov	r5, r6
 800355a:	e013      	b.n	8003584 <HAL_RCCEx_PeriphCLKConfig+0x12c>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800355c:	4a6a      	ldr	r2, [pc, #424]	@ (8003708 <HAL_RCCEx_PeriphCLKConfig+0x2b0>)
 800355e:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8003560:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003564:	62d3      	str	r3, [r2, #44]	@ 0x2c
        break;
 8003566:	e005      	b.n	8003574 <HAL_RCCEx_PeriphCLKConfig+0x11c>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003568:	2100      	movs	r1, #0
 800356a:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 800356e:	f7ff feef 	bl	8003350 <RCCEx_PLL3_Config>
 8003572:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 8003574:	b9dd      	cbnz	r5, 80035ae <HAL_RCCEx_PeriphCLKConfig+0x156>
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8003576:	4a64      	ldr	r2, [pc, #400]	@ (8003708 <HAL_RCCEx_PeriphCLKConfig+0x2b0>)
 8003578:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 800357a:	f423 73e0 	bic.w	r3, r3, #448	@ 0x1c0
 800357e:	6de1      	ldr	r1, [r4, #92]	@ 0x5c
 8003580:	430b      	orrs	r3, r1
 8003582:	6513      	str	r3, [r2, #80]	@ 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8003584:	6823      	ldr	r3, [r4, #0]
 8003586:	f413 6f80 	tst.w	r3, #1024	@ 0x400
 800358a:	d033      	beq.n	80035f4 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    switch (PeriphClkInit->Sai4AClockSelection)
 800358c:	f8d4 30a8 	ldr.w	r3, [r4, #168]	@ 0xa8
 8003590:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003594:	d01f      	beq.n	80035d6 <HAL_RCCEx_PeriphCLKConfig+0x17e>
 8003596:	d80f      	bhi.n	80035b8 <HAL_RCCEx_PeriphCLKConfig+0x160>
 8003598:	b1bb      	cbz	r3, 80035ca <HAL_RCCEx_PeriphCLKConfig+0x172>
 800359a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800359e:	d108      	bne.n	80035b2 <HAL_RCCEx_PeriphCLKConfig+0x15a>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80035a0:	2100      	movs	r1, #0
 80035a2:	f104 0008 	add.w	r0, r4, #8
 80035a6:	f7ff fe4f 	bl	8003248 <RCCEx_PLL2_Config>
 80035aa:	4605      	mov	r5, r0
        break;
 80035ac:	e019      	b.n	80035e2 <HAL_RCCEx_PeriphCLKConfig+0x18a>
      status = ret;
 80035ae:	462e      	mov	r6, r5
 80035b0:	e7e8      	b.n	8003584 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    switch (PeriphClkInit->Sai4AClockSelection)
 80035b2:	2601      	movs	r6, #1
 80035b4:	4635      	mov	r5, r6
 80035b6:	e01d      	b.n	80035f4 <HAL_RCCEx_PeriphCLKConfig+0x19c>
 80035b8:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80035bc:	d011      	beq.n	80035e2 <HAL_RCCEx_PeriphCLKConfig+0x18a>
 80035be:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80035c2:	d00e      	beq.n	80035e2 <HAL_RCCEx_PeriphCLKConfig+0x18a>
 80035c4:	2601      	movs	r6, #1
 80035c6:	4635      	mov	r5, r6
 80035c8:	e014      	b.n	80035f4 <HAL_RCCEx_PeriphCLKConfig+0x19c>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80035ca:	4a4f      	ldr	r2, [pc, #316]	@ (8003708 <HAL_RCCEx_PeriphCLKConfig+0x2b0>)
 80035cc:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 80035ce:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80035d2:	62d3      	str	r3, [r2, #44]	@ 0x2c
        break;
 80035d4:	e005      	b.n	80035e2 <HAL_RCCEx_PeriphCLKConfig+0x18a>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80035d6:	2100      	movs	r1, #0
 80035d8:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 80035dc:	f7ff feb8 	bl	8003350 <RCCEx_PLL3_Config>
 80035e0:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 80035e2:	b9e5      	cbnz	r5, 800361e <HAL_RCCEx_PeriphCLKConfig+0x1c6>
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 80035e4:	4a48      	ldr	r2, [pc, #288]	@ (8003708 <HAL_RCCEx_PeriphCLKConfig+0x2b0>)
 80035e6:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 80035e8:	f423 0360 	bic.w	r3, r3, #14680064	@ 0xe00000
 80035ec:	f8d4 10a8 	ldr.w	r1, [r4, #168]	@ 0xa8
 80035f0:	430b      	orrs	r3, r1
 80035f2:	6593      	str	r3, [r2, #88]	@ 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 80035f4:	6823      	ldr	r3, [r4, #0]
 80035f6:	f413 6f00 	tst.w	r3, #2048	@ 0x800
 80035fa:	d034      	beq.n	8003666 <HAL_RCCEx_PeriphCLKConfig+0x20e>
    switch (PeriphClkInit->Sai4BClockSelection)
 80035fc:	f8d4 30ac 	ldr.w	r3, [r4, #172]	@ 0xac
 8003600:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003604:	d01f      	beq.n	8003646 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 8003606:	d80f      	bhi.n	8003628 <HAL_RCCEx_PeriphCLKConfig+0x1d0>
 8003608:	b1bb      	cbz	r3, 800363a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800360a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800360e:	d108      	bne.n	8003622 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003610:	2100      	movs	r1, #0
 8003612:	f104 0008 	add.w	r0, r4, #8
 8003616:	f7ff fe17 	bl	8003248 <RCCEx_PLL2_Config>
 800361a:	4605      	mov	r5, r0
        break;
 800361c:	e019      	b.n	8003652 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
      status = ret;
 800361e:	462e      	mov	r6, r5
 8003620:	e7e8      	b.n	80035f4 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    switch (PeriphClkInit->Sai4BClockSelection)
 8003622:	2601      	movs	r6, #1
 8003624:	4635      	mov	r5, r6
 8003626:	e01e      	b.n	8003666 <HAL_RCCEx_PeriphCLKConfig+0x20e>
 8003628:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800362c:	d011      	beq.n	8003652 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 800362e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003632:	d00e      	beq.n	8003652 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8003634:	2601      	movs	r6, #1
 8003636:	4635      	mov	r5, r6
 8003638:	e015      	b.n	8003666 <HAL_RCCEx_PeriphCLKConfig+0x20e>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800363a:	4a33      	ldr	r2, [pc, #204]	@ (8003708 <HAL_RCCEx_PeriphCLKConfig+0x2b0>)
 800363c:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 800363e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003642:	62d3      	str	r3, [r2, #44]	@ 0x2c
        break;
 8003644:	e005      	b.n	8003652 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003646:	2100      	movs	r1, #0
 8003648:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 800364c:	f7ff fe80 	bl	8003350 <RCCEx_PLL3_Config>
 8003650:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 8003652:	2d00      	cmp	r5, #0
 8003654:	d133      	bne.n	80036be <HAL_RCCEx_PeriphCLKConfig+0x266>
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8003656:	4a2c      	ldr	r2, [pc, #176]	@ (8003708 <HAL_RCCEx_PeriphCLKConfig+0x2b0>)
 8003658:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 800365a:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 800365e:	f8d4 10ac 	ldr.w	r1, [r4, #172]	@ 0xac
 8003662:	430b      	orrs	r3, r1
 8003664:	6593      	str	r3, [r2, #88]	@ 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8003666:	6823      	ldr	r3, [r4, #0]
 8003668:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 800366c:	d013      	beq.n	8003696 <HAL_RCCEx_PeriphCLKConfig+0x23e>
    switch (PeriphClkInit->QspiClockSelection)
 800366e:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 8003670:	2b20      	cmp	r3, #32
 8003672:	d02e      	beq.n	80036d2 <HAL_RCCEx_PeriphCLKConfig+0x27a>
 8003674:	d828      	bhi.n	80036c8 <HAL_RCCEx_PeriphCLKConfig+0x270>
 8003676:	b133      	cbz	r3, 8003686 <HAL_RCCEx_PeriphCLKConfig+0x22e>
 8003678:	2b10      	cmp	r3, #16
 800367a:	d122      	bne.n	80036c2 <HAL_RCCEx_PeriphCLKConfig+0x26a>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800367c:	4a22      	ldr	r2, [pc, #136]	@ (8003708 <HAL_RCCEx_PeriphCLKConfig+0x2b0>)
 800367e:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8003680:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003684:	62d3      	str	r3, [r2, #44]	@ 0x2c
    if (ret == HAL_OK)
 8003686:	bb5d      	cbnz	r5, 80036e0 <HAL_RCCEx_PeriphCLKConfig+0x288>
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8003688:	4a1f      	ldr	r2, [pc, #124]	@ (8003708 <HAL_RCCEx_PeriphCLKConfig+0x2b0>)
 800368a:	6cd3      	ldr	r3, [r2, #76]	@ 0x4c
 800368c:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8003690:	6ce1      	ldr	r1, [r4, #76]	@ 0x4c
 8003692:	430b      	orrs	r3, r1
 8003694:	64d3      	str	r3, [r2, #76]	@ 0x4c
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8003696:	6823      	ldr	r3, [r4, #0]
 8003698:	f413 5f80 	tst.w	r3, #4096	@ 0x1000
 800369c:	d046      	beq.n	800372c <HAL_RCCEx_PeriphCLKConfig+0x2d4>
    switch (PeriphClkInit->Spi123ClockSelection)
 800369e:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 80036a0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80036a4:	d032      	beq.n	800370c <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 80036a6:	d820      	bhi.n	80036ea <HAL_RCCEx_PeriphCLKConfig+0x292>
 80036a8:	b343      	cbz	r3, 80036fc <HAL_RCCEx_PeriphCLKConfig+0x2a4>
 80036aa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80036ae:	d119      	bne.n	80036e4 <HAL_RCCEx_PeriphCLKConfig+0x28c>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80036b0:	2100      	movs	r1, #0
 80036b2:	f104 0008 	add.w	r0, r4, #8
 80036b6:	f7ff fdc7 	bl	8003248 <RCCEx_PLL2_Config>
 80036ba:	4605      	mov	r5, r0
        break;
 80036bc:	e02c      	b.n	8003718 <HAL_RCCEx_PeriphCLKConfig+0x2c0>
      status = ret;
 80036be:	462e      	mov	r6, r5
 80036c0:	e7d1      	b.n	8003666 <HAL_RCCEx_PeriphCLKConfig+0x20e>
    switch (PeriphClkInit->QspiClockSelection)
 80036c2:	2601      	movs	r6, #1
 80036c4:	4635      	mov	r5, r6
 80036c6:	e7e6      	b.n	8003696 <HAL_RCCEx_PeriphCLKConfig+0x23e>
 80036c8:	2b30      	cmp	r3, #48	@ 0x30
 80036ca:	d0dc      	beq.n	8003686 <HAL_RCCEx_PeriphCLKConfig+0x22e>
 80036cc:	2601      	movs	r6, #1
 80036ce:	4635      	mov	r5, r6
 80036d0:	e7e1      	b.n	8003696 <HAL_RCCEx_PeriphCLKConfig+0x23e>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80036d2:	2102      	movs	r1, #2
 80036d4:	f104 0008 	add.w	r0, r4, #8
 80036d8:	f7ff fdb6 	bl	8003248 <RCCEx_PLL2_Config>
 80036dc:	4605      	mov	r5, r0
        break;
 80036de:	e7d2      	b.n	8003686 <HAL_RCCEx_PeriphCLKConfig+0x22e>
      status = ret;
 80036e0:	462e      	mov	r6, r5
 80036e2:	e7d8      	b.n	8003696 <HAL_RCCEx_PeriphCLKConfig+0x23e>
    switch (PeriphClkInit->Spi123ClockSelection)
 80036e4:	2601      	movs	r6, #1
 80036e6:	4635      	mov	r5, r6
 80036e8:	e020      	b.n	800372c <HAL_RCCEx_PeriphCLKConfig+0x2d4>
 80036ea:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80036ee:	d013      	beq.n	8003718 <HAL_RCCEx_PeriphCLKConfig+0x2c0>
 80036f0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80036f4:	d010      	beq.n	8003718 <HAL_RCCEx_PeriphCLKConfig+0x2c0>
 80036f6:	2601      	movs	r6, #1
 80036f8:	4635      	mov	r5, r6
 80036fa:	e017      	b.n	800372c <HAL_RCCEx_PeriphCLKConfig+0x2d4>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80036fc:	4a02      	ldr	r2, [pc, #8]	@ (8003708 <HAL_RCCEx_PeriphCLKConfig+0x2b0>)
 80036fe:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8003700:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003704:	62d3      	str	r3, [r2, #44]	@ 0x2c
        break;
 8003706:	e007      	b.n	8003718 <HAL_RCCEx_PeriphCLKConfig+0x2c0>
 8003708:	58024400 	.word	0x58024400
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800370c:	2100      	movs	r1, #0
 800370e:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8003712:	f7ff fe1d 	bl	8003350 <RCCEx_PLL3_Config>
 8003716:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 8003718:	b93d      	cbnz	r5, 800372a <HAL_RCCEx_PeriphCLKConfig+0x2d2>
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 800371a:	4a70      	ldr	r2, [pc, #448]	@ (80038dc <HAL_RCCEx_PeriphCLKConfig+0x484>)
 800371c:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 800371e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003722:	6e21      	ldr	r1, [r4, #96]	@ 0x60
 8003724:	430b      	orrs	r3, r1
 8003726:	6513      	str	r3, [r2, #80]	@ 0x50
 8003728:	e000      	b.n	800372c <HAL_RCCEx_PeriphCLKConfig+0x2d4>
      status = ret;
 800372a:	462e      	mov	r6, r5
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800372c:	6823      	ldr	r3, [r4, #0]
 800372e:	f413 5f00 	tst.w	r3, #8192	@ 0x2000
 8003732:	d017      	beq.n	8003764 <HAL_RCCEx_PeriphCLKConfig+0x30c>
    switch (PeriphClkInit->Spi45ClockSelection)
 8003734:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8003736:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800373a:	d04f      	beq.n	80037dc <HAL_RCCEx_PeriphCLKConfig+0x384>
 800373c:	d842      	bhi.n	80037c4 <HAL_RCCEx_PeriphCLKConfig+0x36c>
 800373e:	b143      	cbz	r3, 8003752 <HAL_RCCEx_PeriphCLKConfig+0x2fa>
 8003740:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003744:	d13b      	bne.n	80037be <HAL_RCCEx_PeriphCLKConfig+0x366>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003746:	2101      	movs	r1, #1
 8003748:	f104 0008 	add.w	r0, r4, #8
 800374c:	f7ff fd7c 	bl	8003248 <RCCEx_PLL2_Config>
 8003750:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 8003752:	2d00      	cmp	r5, #0
 8003754:	d149      	bne.n	80037ea <HAL_RCCEx_PeriphCLKConfig+0x392>
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8003756:	4a61      	ldr	r2, [pc, #388]	@ (80038dc <HAL_RCCEx_PeriphCLKConfig+0x484>)
 8003758:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 800375a:	f423 23e0 	bic.w	r3, r3, #458752	@ 0x70000
 800375e:	6e61      	ldr	r1, [r4, #100]	@ 0x64
 8003760:	430b      	orrs	r3, r1
 8003762:	6513      	str	r3, [r2, #80]	@ 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8003764:	6823      	ldr	r3, [r4, #0]
 8003766:	f413 4f80 	tst.w	r3, #16384	@ 0x4000
 800376a:	d019      	beq.n	80037a0 <HAL_RCCEx_PeriphCLKConfig+0x348>
    switch (PeriphClkInit->Spi6ClockSelection)
 800376c:	f8d4 30b0 	ldr.w	r3, [r4, #176]	@ 0xb0
 8003770:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003774:	d04a      	beq.n	800380c <HAL_RCCEx_PeriphCLKConfig+0x3b4>
 8003776:	d83d      	bhi.n	80037f4 <HAL_RCCEx_PeriphCLKConfig+0x39c>
 8003778:	b143      	cbz	r3, 800378c <HAL_RCCEx_PeriphCLKConfig+0x334>
 800377a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800377e:	d136      	bne.n	80037ee <HAL_RCCEx_PeriphCLKConfig+0x396>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003780:	2101      	movs	r1, #1
 8003782:	f104 0008 	add.w	r0, r4, #8
 8003786:	f7ff fd5f 	bl	8003248 <RCCEx_PLL2_Config>
 800378a:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 800378c:	2d00      	cmp	r5, #0
 800378e:	d144      	bne.n	800381a <HAL_RCCEx_PeriphCLKConfig+0x3c2>
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8003790:	4a52      	ldr	r2, [pc, #328]	@ (80038dc <HAL_RCCEx_PeriphCLKConfig+0x484>)
 8003792:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 8003794:	f023 43e0 	bic.w	r3, r3, #1879048192	@ 0x70000000
 8003798:	f8d4 10b0 	ldr.w	r1, [r4, #176]	@ 0xb0
 800379c:	430b      	orrs	r3, r1
 800379e:	6593      	str	r3, [r2, #88]	@ 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80037a0:	6823      	ldr	r3, [r4, #0]
 80037a2:	f413 4f00 	tst.w	r3, #32768	@ 0x8000
 80037a6:	d047      	beq.n	8003838 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
    switch (PeriphClkInit->FdcanClockSelection)
 80037a8:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 80037aa:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80037ae:	d036      	beq.n	800381e <HAL_RCCEx_PeriphCLKConfig+0x3c6>
 80037b0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80037b4:	d04b      	beq.n	800384e <HAL_RCCEx_PeriphCLKConfig+0x3f6>
 80037b6:	b3bb      	cbz	r3, 8003828 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
 80037b8:	2601      	movs	r6, #1
 80037ba:	4635      	mov	r5, r6
 80037bc:	e03c      	b.n	8003838 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
    switch (PeriphClkInit->Spi45ClockSelection)
 80037be:	2601      	movs	r6, #1
 80037c0:	4635      	mov	r5, r6
 80037c2:	e7cf      	b.n	8003764 <HAL_RCCEx_PeriphCLKConfig+0x30c>
 80037c4:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80037c8:	d0c3      	beq.n	8003752 <HAL_RCCEx_PeriphCLKConfig+0x2fa>
 80037ca:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80037ce:	d0c0      	beq.n	8003752 <HAL_RCCEx_PeriphCLKConfig+0x2fa>
 80037d0:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80037d4:	d0bd      	beq.n	8003752 <HAL_RCCEx_PeriphCLKConfig+0x2fa>
 80037d6:	2601      	movs	r6, #1
 80037d8:	4635      	mov	r5, r6
 80037da:	e7c3      	b.n	8003764 <HAL_RCCEx_PeriphCLKConfig+0x30c>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80037dc:	2101      	movs	r1, #1
 80037de:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 80037e2:	f7ff fdb5 	bl	8003350 <RCCEx_PLL3_Config>
 80037e6:	4605      	mov	r5, r0
        break;
 80037e8:	e7b3      	b.n	8003752 <HAL_RCCEx_PeriphCLKConfig+0x2fa>
      status = ret;
 80037ea:	462e      	mov	r6, r5
 80037ec:	e7ba      	b.n	8003764 <HAL_RCCEx_PeriphCLKConfig+0x30c>
    switch (PeriphClkInit->Spi6ClockSelection)
 80037ee:	2601      	movs	r6, #1
 80037f0:	4635      	mov	r5, r6
 80037f2:	e7d5      	b.n	80037a0 <HAL_RCCEx_PeriphCLKConfig+0x348>
 80037f4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80037f8:	d0c8      	beq.n	800378c <HAL_RCCEx_PeriphCLKConfig+0x334>
 80037fa:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80037fe:	d0c5      	beq.n	800378c <HAL_RCCEx_PeriphCLKConfig+0x334>
 8003800:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8003804:	d0c2      	beq.n	800378c <HAL_RCCEx_PeriphCLKConfig+0x334>
 8003806:	2601      	movs	r6, #1
 8003808:	4635      	mov	r5, r6
 800380a:	e7c9      	b.n	80037a0 <HAL_RCCEx_PeriphCLKConfig+0x348>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800380c:	2101      	movs	r1, #1
 800380e:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8003812:	f7ff fd9d 	bl	8003350 <RCCEx_PLL3_Config>
 8003816:	4605      	mov	r5, r0
        break;
 8003818:	e7b8      	b.n	800378c <HAL_RCCEx_PeriphCLKConfig+0x334>
      status = ret;
 800381a:	462e      	mov	r6, r5
 800381c:	e7c0      	b.n	80037a0 <HAL_RCCEx_PeriphCLKConfig+0x348>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800381e:	4a2f      	ldr	r2, [pc, #188]	@ (80038dc <HAL_RCCEx_PeriphCLKConfig+0x484>)
 8003820:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8003822:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003826:	62d3      	str	r3, [r2, #44]	@ 0x2c
    if (ret == HAL_OK)
 8003828:	b9c5      	cbnz	r5, 800385c <HAL_RCCEx_PeriphCLKConfig+0x404>
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800382a:	4a2c      	ldr	r2, [pc, #176]	@ (80038dc <HAL_RCCEx_PeriphCLKConfig+0x484>)
 800382c:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 800382e:	f023 5340 	bic.w	r3, r3, #805306368	@ 0x30000000
 8003832:	6f21      	ldr	r1, [r4, #112]	@ 0x70
 8003834:	430b      	orrs	r3, r1
 8003836:	6513      	str	r3, [r2, #80]	@ 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8003838:	6823      	ldr	r3, [r4, #0]
 800383a:	f013 7f80 	tst.w	r3, #16777216	@ 0x1000000
 800383e:	d01c      	beq.n	800387a <HAL_RCCEx_PeriphCLKConfig+0x422>
    switch (PeriphClkInit->FmcClockSelection)
 8003840:	6ca3      	ldr	r3, [r4, #72]	@ 0x48
 8003842:	2b03      	cmp	r3, #3
 8003844:	d844      	bhi.n	80038d0 <HAL_RCCEx_PeriphCLKConfig+0x478>
 8003846:	e8df f003 	tbb	[pc, r3]
 800384a:	0b10      	.short	0x0b10
 800384c:	103c      	.short	0x103c
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800384e:	2101      	movs	r1, #1
 8003850:	f104 0008 	add.w	r0, r4, #8
 8003854:	f7ff fcf8 	bl	8003248 <RCCEx_PLL2_Config>
 8003858:	4605      	mov	r5, r0
        break;
 800385a:	e7e5      	b.n	8003828 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
      status = ret;
 800385c:	462e      	mov	r6, r5
 800385e:	e7eb      	b.n	8003838 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003860:	4a1e      	ldr	r2, [pc, #120]	@ (80038dc <HAL_RCCEx_PeriphCLKConfig+0x484>)
 8003862:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8003864:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003868:	62d3      	str	r3, [r2, #44]	@ 0x2c
    if (ret == HAL_OK)
 800386a:	bba5      	cbnz	r5, 80038d6 <HAL_RCCEx_PeriphCLKConfig+0x47e>
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 800386c:	4a1b      	ldr	r2, [pc, #108]	@ (80038dc <HAL_RCCEx_PeriphCLKConfig+0x484>)
 800386e:	6cd3      	ldr	r3, [r2, #76]	@ 0x4c
 8003870:	f023 0303 	bic.w	r3, r3, #3
 8003874:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8003876:	430b      	orrs	r3, r1
 8003878:	64d3      	str	r3, [r2, #76]	@ 0x4c
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800387a:	6823      	ldr	r3, [r4, #0]
 800387c:	f413 0f80 	tst.w	r3, #4194304	@ 0x400000
 8003880:	d12e      	bne.n	80038e0 <HAL_RCCEx_PeriphCLKConfig+0x488>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8003882:	6823      	ldr	r3, [r4, #0]
 8003884:	f013 0f01 	tst.w	r3, #1
 8003888:	f000 80a6 	beq.w	80039d8 <HAL_RCCEx_PeriphCLKConfig+0x580>
    switch (PeriphClkInit->Usart16ClockSelection)
 800388c:	6fe3      	ldr	r3, [r4, #124]	@ 0x7c
 800388e:	2b28      	cmp	r3, #40	@ 0x28
 8003890:	f200 80a0 	bhi.w	80039d4 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 8003894:	e8df f003 	tbb	[pc, r3]
 8003898:	9e9e9e8e 	.word	0x9e9e9e8e
 800389c:	9e9e9e9e 	.word	0x9e9e9e9e
 80038a0:	9e9e9e88 	.word	0x9e9e9e88
 80038a4:	9e9e9e9e 	.word	0x9e9e9e9e
 80038a8:	9e9e9e97 	.word	0x9e9e9e97
 80038ac:	9e9e9e9e 	.word	0x9e9e9e9e
 80038b0:	9e9e9e8e 	.word	0x9e9e9e8e
 80038b4:	9e9e9e9e 	.word	0x9e9e9e9e
 80038b8:	9e9e9e8e 	.word	0x9e9e9e8e
 80038bc:	9e9e9e9e 	.word	0x9e9e9e9e
 80038c0:	8e          	.byte	0x8e
 80038c1:	00          	.byte	0x00
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80038c2:	2102      	movs	r1, #2
 80038c4:	f104 0008 	add.w	r0, r4, #8
 80038c8:	f7ff fcbe 	bl	8003248 <RCCEx_PLL2_Config>
 80038cc:	4605      	mov	r5, r0
        break;
 80038ce:	e7cc      	b.n	800386a <HAL_RCCEx_PeriphCLKConfig+0x412>
    switch (PeriphClkInit->FmcClockSelection)
 80038d0:	2601      	movs	r6, #1
 80038d2:	4635      	mov	r5, r6
 80038d4:	e7d1      	b.n	800387a <HAL_RCCEx_PeriphCLKConfig+0x422>
      status = ret;
 80038d6:	462e      	mov	r6, r5
 80038d8:	e7cf      	b.n	800387a <HAL_RCCEx_PeriphCLKConfig+0x422>
 80038da:	bf00      	nop
 80038dc:	58024400 	.word	0x58024400
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80038e0:	4a5a      	ldr	r2, [pc, #360]	@ (8003a4c <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 80038e2:	6813      	ldr	r3, [r2, #0]
 80038e4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80038e8:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 80038ea:	f7fd f92b 	bl	8000b44 <HAL_GetTick>
 80038ee:	4607      	mov	r7, r0
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80038f0:	4b56      	ldr	r3, [pc, #344]	@ (8003a4c <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	f413 7f80 	tst.w	r3, #256	@ 0x100
 80038f8:	d105      	bne.n	8003906 <HAL_RCCEx_PeriphCLKConfig+0x4ae>
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80038fa:	f7fd f923 	bl	8000b44 <HAL_GetTick>
 80038fe:	1bc0      	subs	r0, r0, r7
 8003900:	2864      	cmp	r0, #100	@ 0x64
 8003902:	d9f5      	bls.n	80038f0 <HAL_RCCEx_PeriphCLKConfig+0x498>
        ret = HAL_TIMEOUT;
 8003904:	2503      	movs	r5, #3
    if (ret == HAL_OK)
 8003906:	2d00      	cmp	r5, #0
 8003908:	d14a      	bne.n	80039a0 <HAL_RCCEx_PeriphCLKConfig+0x548>
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 800390a:	4b51      	ldr	r3, [pc, #324]	@ (8003a50 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800390c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800390e:	f8d4 20b4 	ldr.w	r2, [r4, #180]	@ 0xb4
 8003912:	4053      	eors	r3, r2
 8003914:	f413 7f40 	tst.w	r3, #768	@ 0x300
 8003918:	d00c      	beq.n	8003934 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800391a:	4b4d      	ldr	r3, [pc, #308]	@ (8003a50 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800391c:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800391e:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
        __HAL_RCC_BACKUPRESET_FORCE();
 8003922:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8003924:	f441 3180 	orr.w	r1, r1, #65536	@ 0x10000
 8003928:	6719      	str	r1, [r3, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 800392a:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 800392c:	f421 3180 	bic.w	r1, r1, #65536	@ 0x10000
 8003930:	6719      	str	r1, [r3, #112]	@ 0x70
        RCC->BDCR = tmpreg;
 8003932:	671a      	str	r2, [r3, #112]	@ 0x70
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8003934:	f8d4 30b4 	ldr.w	r3, [r4, #180]	@ 0xb4
 8003938:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800393c:	d015      	beq.n	800396a <HAL_RCCEx_PeriphCLKConfig+0x512>
      if (ret == HAL_OK)
 800393e:	bb8d      	cbnz	r5, 80039a4 <HAL_RCCEx_PeriphCLKConfig+0x54c>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003940:	f8d4 30b4 	ldr.w	r3, [r4, #180]	@ 0xb4
 8003944:	f403 7240 	and.w	r2, r3, #768	@ 0x300
 8003948:	f5b2 7f40 	cmp.w	r2, #768	@ 0x300
 800394c:	d01e      	beq.n	800398c <HAL_RCCEx_PeriphCLKConfig+0x534>
 800394e:	4a40      	ldr	r2, [pc, #256]	@ (8003a50 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8003950:	6913      	ldr	r3, [r2, #16]
 8003952:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8003956:	6113      	str	r3, [r2, #16]
 8003958:	493d      	ldr	r1, [pc, #244]	@ (8003a50 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800395a:	6f0b      	ldr	r3, [r1, #112]	@ 0x70
 800395c:	f8d4 20b4 	ldr.w	r2, [r4, #180]	@ 0xb4
 8003960:	f3c2 020b 	ubfx	r2, r2, #0, #12
 8003964:	4313      	orrs	r3, r2
 8003966:	670b      	str	r3, [r1, #112]	@ 0x70
 8003968:	e78b      	b.n	8003882 <HAL_RCCEx_PeriphCLKConfig+0x42a>
        tickstart = HAL_GetTick();
 800396a:	f7fd f8eb 	bl	8000b44 <HAL_GetTick>
 800396e:	4607      	mov	r7, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003970:	4b37      	ldr	r3, [pc, #220]	@ (8003a50 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8003972:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003974:	f013 0f02 	tst.w	r3, #2
 8003978:	d1e1      	bne.n	800393e <HAL_RCCEx_PeriphCLKConfig+0x4e6>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800397a:	f7fd f8e3 	bl	8000b44 <HAL_GetTick>
 800397e:	1bc0      	subs	r0, r0, r7
 8003980:	f241 3388 	movw	r3, #5000	@ 0x1388
 8003984:	4298      	cmp	r0, r3
 8003986:	d9f3      	bls.n	8003970 <HAL_RCCEx_PeriphCLKConfig+0x518>
            ret = HAL_TIMEOUT;
 8003988:	2503      	movs	r5, #3
 800398a:	e7d8      	b.n	800393e <HAL_RCCEx_PeriphCLKConfig+0x4e6>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800398c:	4830      	ldr	r0, [pc, #192]	@ (8003a50 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800398e:	6902      	ldr	r2, [r0, #16]
 8003990:	f422 527c 	bic.w	r2, r2, #16128	@ 0x3f00
 8003994:	492f      	ldr	r1, [pc, #188]	@ (8003a54 <HAL_RCCEx_PeriphCLKConfig+0x5fc>)
 8003996:	ea01 1313 	and.w	r3, r1, r3, lsr #4
 800399a:	4313      	orrs	r3, r2
 800399c:	6103      	str	r3, [r0, #16]
 800399e:	e7db      	b.n	8003958 <HAL_RCCEx_PeriphCLKConfig+0x500>
      status = ret;
 80039a0:	462e      	mov	r6, r5
 80039a2:	e76e      	b.n	8003882 <HAL_RCCEx_PeriphCLKConfig+0x42a>
        status = ret;
 80039a4:	462e      	mov	r6, r5
 80039a6:	e76c      	b.n	8003882 <HAL_RCCEx_PeriphCLKConfig+0x42a>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80039a8:	2101      	movs	r1, #1
 80039aa:	f104 0008 	add.w	r0, r4, #8
 80039ae:	f7ff fc4b 	bl	8003248 <RCCEx_PLL2_Config>
 80039b2:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 80039b4:	b9e5      	cbnz	r5, 80039f0 <HAL_RCCEx_PeriphCLKConfig+0x598>
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 80039b6:	4a26      	ldr	r2, [pc, #152]	@ (8003a50 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80039b8:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 80039ba:	f023 0338 	bic.w	r3, r3, #56	@ 0x38
 80039be:	6fe1      	ldr	r1, [r4, #124]	@ 0x7c
 80039c0:	430b      	orrs	r3, r1
 80039c2:	6553      	str	r3, [r2, #84]	@ 0x54
 80039c4:	e008      	b.n	80039d8 <HAL_RCCEx_PeriphCLKConfig+0x580>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80039c6:	2101      	movs	r1, #1
 80039c8:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 80039cc:	f7ff fcc0 	bl	8003350 <RCCEx_PLL3_Config>
 80039d0:	4605      	mov	r5, r0
        break;
 80039d2:	e7ef      	b.n	80039b4 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    switch (PeriphClkInit->Usart16ClockSelection)
 80039d4:	2601      	movs	r6, #1
 80039d6:	4635      	mov	r5, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 80039d8:	6823      	ldr	r3, [r4, #0]
 80039da:	f013 0f02 	tst.w	r3, #2
 80039de:	d017      	beq.n	8003a10 <HAL_RCCEx_PeriphCLKConfig+0x5b8>
    switch (PeriphClkInit->Usart234578ClockSelection)
 80039e0:	6fa3      	ldr	r3, [r4, #120]	@ 0x78
 80039e2:	2b05      	cmp	r3, #5
 80039e4:	d82c      	bhi.n	8003a40 <HAL_RCCEx_PeriphCLKConfig+0x5e8>
 80039e6:	e8df f003 	tbb	[pc, r3]
 80039ea:	050b      	.short	0x050b
 80039ec:	0b0b0b24 	.word	0x0b0b0b24
      status = ret;
 80039f0:	462e      	mov	r6, r5
 80039f2:	e7f1      	b.n	80039d8 <HAL_RCCEx_PeriphCLKConfig+0x580>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80039f4:	2101      	movs	r1, #1
 80039f6:	f104 0008 	add.w	r0, r4, #8
 80039fa:	f7ff fc25 	bl	8003248 <RCCEx_PLL2_Config>
 80039fe:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 8003a00:	bb0d      	cbnz	r5, 8003a46 <HAL_RCCEx_PeriphCLKConfig+0x5ee>
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8003a02:	4a13      	ldr	r2, [pc, #76]	@ (8003a50 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8003a04:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 8003a06:	f023 0307 	bic.w	r3, r3, #7
 8003a0a:	6fa1      	ldr	r1, [r4, #120]	@ 0x78
 8003a0c:	430b      	orrs	r3, r1
 8003a0e:	6553      	str	r3, [r2, #84]	@ 0x54
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003a10:	6823      	ldr	r3, [r4, #0]
 8003a12:	f013 0f04 	tst.w	r3, #4
 8003a16:	d030      	beq.n	8003a7a <HAL_RCCEx_PeriphCLKConfig+0x622>
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8003a18:	f8d4 3094 	ldr.w	r3, [r4, #148]	@ 0x94
 8003a1c:	2b05      	cmp	r3, #5
 8003a1e:	f200 810f 	bhi.w	8003c40 <HAL_RCCEx_PeriphCLKConfig+0x7e8>
 8003a22:	e8df f013 	tbh	[pc, r3, lsl #1]
 8003a26:	001f      	.short	0x001f
 8003a28:	01060019 	.word	0x01060019
 8003a2c:	001f001f 	.word	0x001f001f
 8003a30:	001f      	.short	0x001f
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003a32:	2101      	movs	r1, #1
 8003a34:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8003a38:	f7ff fc8a 	bl	8003350 <RCCEx_PLL3_Config>
 8003a3c:	4605      	mov	r5, r0
        break;
 8003a3e:	e7df      	b.n	8003a00 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
    switch (PeriphClkInit->Usart234578ClockSelection)
 8003a40:	2601      	movs	r6, #1
 8003a42:	4635      	mov	r5, r6
 8003a44:	e7e4      	b.n	8003a10 <HAL_RCCEx_PeriphCLKConfig+0x5b8>
      status = ret;
 8003a46:	462e      	mov	r6, r5
 8003a48:	e7e2      	b.n	8003a10 <HAL_RCCEx_PeriphCLKConfig+0x5b8>
 8003a4a:	bf00      	nop
 8003a4c:	58024800 	.word	0x58024800
 8003a50:	58024400 	.word	0x58024400
 8003a54:	00ffffcf 	.word	0x00ffffcf
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003a58:	2101      	movs	r1, #1
 8003a5a:	f104 0008 	add.w	r0, r4, #8
 8003a5e:	f7ff fbf3 	bl	8003248 <RCCEx_PLL2_Config>
 8003a62:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 8003a64:	2d00      	cmp	r5, #0
 8003a66:	f040 80ee 	bne.w	8003c46 <HAL_RCCEx_PeriphCLKConfig+0x7ee>
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003a6a:	4ab6      	ldr	r2, [pc, #728]	@ (8003d44 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8003a6c:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 8003a6e:	f023 0307 	bic.w	r3, r3, #7
 8003a72:	f8d4 1094 	ldr.w	r1, [r4, #148]	@ 0x94
 8003a76:	430b      	orrs	r3, r1
 8003a78:	6593      	str	r3, [r2, #88]	@ 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8003a7a:	6823      	ldr	r3, [r4, #0]
 8003a7c:	f013 0f20 	tst.w	r3, #32
 8003a80:	d01d      	beq.n	8003abe <HAL_RCCEx_PeriphCLKConfig+0x666>
    switch (PeriphClkInit->Lptim1ClockSelection)
 8003a82:	f8d4 3090 	ldr.w	r3, [r4, #144]	@ 0x90
 8003a86:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003a8a:	f000 80f0 	beq.w	8003c6e <HAL_RCCEx_PeriphCLKConfig+0x816>
 8003a8e:	f200 80df 	bhi.w	8003c50 <HAL_RCCEx_PeriphCLKConfig+0x7f8>
 8003a92:	b14b      	cbz	r3, 8003aa8 <HAL_RCCEx_PeriphCLKConfig+0x650>
 8003a94:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003a98:	f040 80d7 	bne.w	8003c4a <HAL_RCCEx_PeriphCLKConfig+0x7f2>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003a9c:	2100      	movs	r1, #0
 8003a9e:	f104 0008 	add.w	r0, r4, #8
 8003aa2:	f7ff fbd1 	bl	8003248 <RCCEx_PLL2_Config>
 8003aa6:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 8003aa8:	2d00      	cmp	r5, #0
 8003aaa:	f040 80e7 	bne.w	8003c7c <HAL_RCCEx_PeriphCLKConfig+0x824>
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003aae:	4aa5      	ldr	r2, [pc, #660]	@ (8003d44 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8003ab0:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 8003ab2:	f023 43e0 	bic.w	r3, r3, #1879048192	@ 0x70000000
 8003ab6:	f8d4 1090 	ldr.w	r1, [r4, #144]	@ 0x90
 8003aba:	430b      	orrs	r3, r1
 8003abc:	6553      	str	r3, [r2, #84]	@ 0x54
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8003abe:	6823      	ldr	r3, [r4, #0]
 8003ac0:	f013 0f40 	tst.w	r3, #64	@ 0x40
 8003ac4:	d01d      	beq.n	8003b02 <HAL_RCCEx_PeriphCLKConfig+0x6aa>
    switch (PeriphClkInit->Lptim2ClockSelection)
 8003ac6:	f8d4 309c 	ldr.w	r3, [r4, #156]	@ 0x9c
 8003aca:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003ace:	f000 80e9 	beq.w	8003ca4 <HAL_RCCEx_PeriphCLKConfig+0x84c>
 8003ad2:	f200 80d8 	bhi.w	8003c86 <HAL_RCCEx_PeriphCLKConfig+0x82e>
 8003ad6:	b14b      	cbz	r3, 8003aec <HAL_RCCEx_PeriphCLKConfig+0x694>
 8003ad8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003adc:	f040 80d0 	bne.w	8003c80 <HAL_RCCEx_PeriphCLKConfig+0x828>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003ae0:	2100      	movs	r1, #0
 8003ae2:	f104 0008 	add.w	r0, r4, #8
 8003ae6:	f7ff fbaf 	bl	8003248 <RCCEx_PLL2_Config>
 8003aea:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 8003aec:	2d00      	cmp	r5, #0
 8003aee:	f040 80e0 	bne.w	8003cb2 <HAL_RCCEx_PeriphCLKConfig+0x85a>
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003af2:	4a94      	ldr	r2, [pc, #592]	@ (8003d44 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8003af4:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 8003af6:	f423 53e0 	bic.w	r3, r3, #7168	@ 0x1c00
 8003afa:	f8d4 109c 	ldr.w	r1, [r4, #156]	@ 0x9c
 8003afe:	430b      	orrs	r3, r1
 8003b00:	6593      	str	r3, [r2, #88]	@ 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8003b02:	6823      	ldr	r3, [r4, #0]
 8003b04:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8003b08:	d01d      	beq.n	8003b46 <HAL_RCCEx_PeriphCLKConfig+0x6ee>
    switch (PeriphClkInit->Lptim345ClockSelection)
 8003b0a:	f8d4 30a0 	ldr.w	r3, [r4, #160]	@ 0xa0
 8003b0e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003b12:	f000 80e2 	beq.w	8003cda <HAL_RCCEx_PeriphCLKConfig+0x882>
 8003b16:	f200 80d1 	bhi.w	8003cbc <HAL_RCCEx_PeriphCLKConfig+0x864>
 8003b1a:	b14b      	cbz	r3, 8003b30 <HAL_RCCEx_PeriphCLKConfig+0x6d8>
 8003b1c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003b20:	f040 80c9 	bne.w	8003cb6 <HAL_RCCEx_PeriphCLKConfig+0x85e>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003b24:	2100      	movs	r1, #0
 8003b26:	f104 0008 	add.w	r0, r4, #8
 8003b2a:	f7ff fb8d 	bl	8003248 <RCCEx_PLL2_Config>
 8003b2e:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 8003b30:	2d00      	cmp	r5, #0
 8003b32:	f040 80d9 	bne.w	8003ce8 <HAL_RCCEx_PeriphCLKConfig+0x890>
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8003b36:	4a83      	ldr	r2, [pc, #524]	@ (8003d44 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8003b38:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 8003b3a:	f423 4360 	bic.w	r3, r3, #57344	@ 0xe000
 8003b3e:	f8d4 10a0 	ldr.w	r1, [r4, #160]	@ 0xa0
 8003b42:	430b      	orrs	r3, r1
 8003b44:	6593      	str	r3, [r2, #88]	@ 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8003b46:	6823      	ldr	r3, [r4, #0]
 8003b48:	f013 0f08 	tst.w	r3, #8
 8003b4c:	d00d      	beq.n	8003b6a <HAL_RCCEx_PeriphCLKConfig+0x712>
    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 8003b4e:	f8d4 3084 	ldr.w	r3, [r4, #132]	@ 0x84
 8003b52:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003b56:	f000 80c9 	beq.w	8003cec <HAL_RCCEx_PeriphCLKConfig+0x894>
    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8003b5a:	4a7a      	ldr	r2, [pc, #488]	@ (8003d44 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8003b5c:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 8003b5e:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8003b62:	f8d4 1084 	ldr.w	r1, [r4, #132]	@ 0x84
 8003b66:	430b      	orrs	r3, r1
 8003b68:	6553      	str	r3, [r2, #84]	@ 0x54
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8003b6a:	6823      	ldr	r3, [r4, #0]
 8003b6c:	f013 0f10 	tst.w	r3, #16
 8003b70:	d00d      	beq.n	8003b8e <HAL_RCCEx_PeriphCLKConfig+0x736>
    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8003b72:	f8d4 3098 	ldr.w	r3, [r4, #152]	@ 0x98
 8003b76:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003b7a:	f000 80c1 	beq.w	8003d00 <HAL_RCCEx_PeriphCLKConfig+0x8a8>
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8003b7e:	4a71      	ldr	r2, [pc, #452]	@ (8003d44 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8003b80:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 8003b82:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003b86:	f8d4 1098 	ldr.w	r1, [r4, #152]	@ 0x98
 8003b8a:	430b      	orrs	r3, r1
 8003b8c:	6593      	str	r3, [r2, #88]	@ 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003b8e:	6823      	ldr	r3, [r4, #0]
 8003b90:	f413 2f00 	tst.w	r3, #524288	@ 0x80000
 8003b94:	d01c      	beq.n	8003bd0 <HAL_RCCEx_PeriphCLKConfig+0x778>
    switch (PeriphClkInit->AdcClockSelection)
 8003b96:	f8d4 30a4 	ldr.w	r3, [r4, #164]	@ 0xa4
 8003b9a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003b9e:	f000 80b9 	beq.w	8003d14 <HAL_RCCEx_PeriphCLKConfig+0x8bc>
 8003ba2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003ba6:	d008      	beq.n	8003bba <HAL_RCCEx_PeriphCLKConfig+0x762>
 8003ba8:	2b00      	cmp	r3, #0
 8003baa:	f040 80ba 	bne.w	8003d22 <HAL_RCCEx_PeriphCLKConfig+0x8ca>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003bae:	2100      	movs	r1, #0
 8003bb0:	f104 0008 	add.w	r0, r4, #8
 8003bb4:	f7ff fb48 	bl	8003248 <RCCEx_PLL2_Config>
 8003bb8:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 8003bba:	2d00      	cmp	r5, #0
 8003bbc:	f040 80b4 	bne.w	8003d28 <HAL_RCCEx_PeriphCLKConfig+0x8d0>
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003bc0:	4a60      	ldr	r2, [pc, #384]	@ (8003d44 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8003bc2:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 8003bc4:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 8003bc8:	f8d4 10a4 	ldr.w	r1, [r4, #164]	@ 0xa4
 8003bcc:	430b      	orrs	r3, r1
 8003bce:	6593      	str	r3, [r2, #88]	@ 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003bd0:	6823      	ldr	r3, [r4, #0]
 8003bd2:	f413 2f80 	tst.w	r3, #262144	@ 0x40000
 8003bd6:	d01c      	beq.n	8003c12 <HAL_RCCEx_PeriphCLKConfig+0x7ba>
    switch (PeriphClkInit->UsbClockSelection)
 8003bd8:	f8d4 3088 	ldr.w	r3, [r4, #136]	@ 0x88
 8003bdc:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003be0:	f000 80a4 	beq.w	8003d2c <HAL_RCCEx_PeriphCLKConfig+0x8d4>
 8003be4:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8003be8:	d008      	beq.n	8003bfc <HAL_RCCEx_PeriphCLKConfig+0x7a4>
 8003bea:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003bee:	f040 80a4 	bne.w	8003d3a <HAL_RCCEx_PeriphCLKConfig+0x8e2>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003bf2:	4a54      	ldr	r2, [pc, #336]	@ (8003d44 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8003bf4:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8003bf6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003bfa:	62d3      	str	r3, [r2, #44]	@ 0x2c
    if (ret == HAL_OK)
 8003bfc:	2d00      	cmp	r5, #0
 8003bfe:	f040 809f 	bne.w	8003d40 <HAL_RCCEx_PeriphCLKConfig+0x8e8>
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003c02:	4a50      	ldr	r2, [pc, #320]	@ (8003d44 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8003c04:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 8003c06:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8003c0a:	f8d4 1088 	ldr.w	r1, [r4, #136]	@ 0x88
 8003c0e:	430b      	orrs	r3, r1
 8003c10:	6553      	str	r3, [r2, #84]	@ 0x54
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8003c12:	6823      	ldr	r3, [r4, #0]
 8003c14:	f413 3f80 	tst.w	r3, #65536	@ 0x10000
 8003c18:	f000 80ac 	beq.w	8003d74 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    switch (PeriphClkInit->SdmmcClockSelection)
 8003c1c:	6d23      	ldr	r3, [r4, #80]	@ 0x50
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	f000 8092 	beq.w	8003d48 <HAL_RCCEx_PeriphCLKConfig+0x8f0>
 8003c24:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003c28:	f000 809c 	beq.w	8003d64 <HAL_RCCEx_PeriphCLKConfig+0x90c>
 8003c2c:	2601      	movs	r6, #1
 8003c2e:	4635      	mov	r5, r6
 8003c30:	e0a0      	b.n	8003d74 <HAL_RCCEx_PeriphCLKConfig+0x91c>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003c32:	2101      	movs	r1, #1
 8003c34:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8003c38:	f7ff fb8a 	bl	8003350 <RCCEx_PLL3_Config>
 8003c3c:	4605      	mov	r5, r0
        break;
 8003c3e:	e711      	b.n	8003a64 <HAL_RCCEx_PeriphCLKConfig+0x60c>
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8003c40:	2601      	movs	r6, #1
 8003c42:	4635      	mov	r5, r6
 8003c44:	e719      	b.n	8003a7a <HAL_RCCEx_PeriphCLKConfig+0x622>
      status = ret;
 8003c46:	462e      	mov	r6, r5
 8003c48:	e717      	b.n	8003a7a <HAL_RCCEx_PeriphCLKConfig+0x622>
    switch (PeriphClkInit->Lptim1ClockSelection)
 8003c4a:	2601      	movs	r6, #1
 8003c4c:	4635      	mov	r5, r6
 8003c4e:	e736      	b.n	8003abe <HAL_RCCEx_PeriphCLKConfig+0x666>
 8003c50:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003c54:	f43f af28 	beq.w	8003aa8 <HAL_RCCEx_PeriphCLKConfig+0x650>
 8003c58:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003c5c:	f43f af24 	beq.w	8003aa8 <HAL_RCCEx_PeriphCLKConfig+0x650>
 8003c60:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8003c64:	f43f af20 	beq.w	8003aa8 <HAL_RCCEx_PeriphCLKConfig+0x650>
 8003c68:	2601      	movs	r6, #1
 8003c6a:	4635      	mov	r5, r6
 8003c6c:	e727      	b.n	8003abe <HAL_RCCEx_PeriphCLKConfig+0x666>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003c6e:	2102      	movs	r1, #2
 8003c70:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8003c74:	f7ff fb6c 	bl	8003350 <RCCEx_PLL3_Config>
 8003c78:	4605      	mov	r5, r0
        break;
 8003c7a:	e715      	b.n	8003aa8 <HAL_RCCEx_PeriphCLKConfig+0x650>
      status = ret;
 8003c7c:	462e      	mov	r6, r5
 8003c7e:	e71e      	b.n	8003abe <HAL_RCCEx_PeriphCLKConfig+0x666>
    switch (PeriphClkInit->Lptim2ClockSelection)
 8003c80:	2601      	movs	r6, #1
 8003c82:	4635      	mov	r5, r6
 8003c84:	e73d      	b.n	8003b02 <HAL_RCCEx_PeriphCLKConfig+0x6aa>
 8003c86:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003c8a:	f43f af2f 	beq.w	8003aec <HAL_RCCEx_PeriphCLKConfig+0x694>
 8003c8e:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8003c92:	f43f af2b 	beq.w	8003aec <HAL_RCCEx_PeriphCLKConfig+0x694>
 8003c96:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003c9a:	f43f af27 	beq.w	8003aec <HAL_RCCEx_PeriphCLKConfig+0x694>
 8003c9e:	2601      	movs	r6, #1
 8003ca0:	4635      	mov	r5, r6
 8003ca2:	e72e      	b.n	8003b02 <HAL_RCCEx_PeriphCLKConfig+0x6aa>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003ca4:	2102      	movs	r1, #2
 8003ca6:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8003caa:	f7ff fb51 	bl	8003350 <RCCEx_PLL3_Config>
 8003cae:	4605      	mov	r5, r0
        break;
 8003cb0:	e71c      	b.n	8003aec <HAL_RCCEx_PeriphCLKConfig+0x694>
      status = ret;
 8003cb2:	462e      	mov	r6, r5
 8003cb4:	e725      	b.n	8003b02 <HAL_RCCEx_PeriphCLKConfig+0x6aa>
    switch (PeriphClkInit->Lptim345ClockSelection)
 8003cb6:	2601      	movs	r6, #1
 8003cb8:	4635      	mov	r5, r6
 8003cba:	e744      	b.n	8003b46 <HAL_RCCEx_PeriphCLKConfig+0x6ee>
 8003cbc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003cc0:	f43f af36 	beq.w	8003b30 <HAL_RCCEx_PeriphCLKConfig+0x6d8>
 8003cc4:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8003cc8:	f43f af32 	beq.w	8003b30 <HAL_RCCEx_PeriphCLKConfig+0x6d8>
 8003ccc:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8003cd0:	f43f af2e 	beq.w	8003b30 <HAL_RCCEx_PeriphCLKConfig+0x6d8>
 8003cd4:	2601      	movs	r6, #1
 8003cd6:	4635      	mov	r5, r6
 8003cd8:	e735      	b.n	8003b46 <HAL_RCCEx_PeriphCLKConfig+0x6ee>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003cda:	2102      	movs	r1, #2
 8003cdc:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8003ce0:	f7ff fb36 	bl	8003350 <RCCEx_PLL3_Config>
 8003ce4:	4605      	mov	r5, r0
        break;
 8003ce6:	e723      	b.n	8003b30 <HAL_RCCEx_PeriphCLKConfig+0x6d8>
      status = ret;
 8003ce8:	462e      	mov	r6, r5
 8003cea:	e72c      	b.n	8003b46 <HAL_RCCEx_PeriphCLKConfig+0x6ee>
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8003cec:	2102      	movs	r1, #2
 8003cee:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8003cf2:	f7ff fb2d 	bl	8003350 <RCCEx_PLL3_Config>
 8003cf6:	2800      	cmp	r0, #0
 8003cf8:	f43f af2f 	beq.w	8003b5a <HAL_RCCEx_PeriphCLKConfig+0x702>
        status = HAL_ERROR;
 8003cfc:	2601      	movs	r6, #1
 8003cfe:	e72c      	b.n	8003b5a <HAL_RCCEx_PeriphCLKConfig+0x702>
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8003d00:	2102      	movs	r1, #2
 8003d02:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8003d06:	f7ff fb23 	bl	8003350 <RCCEx_PLL3_Config>
 8003d0a:	2800      	cmp	r0, #0
 8003d0c:	f43f af37 	beq.w	8003b7e <HAL_RCCEx_PeriphCLKConfig+0x726>
        status = HAL_ERROR;
 8003d10:	2601      	movs	r6, #1
 8003d12:	e734      	b.n	8003b7e <HAL_RCCEx_PeriphCLKConfig+0x726>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003d14:	2102      	movs	r1, #2
 8003d16:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8003d1a:	f7ff fb19 	bl	8003350 <RCCEx_PLL3_Config>
 8003d1e:	4605      	mov	r5, r0
        break;
 8003d20:	e74b      	b.n	8003bba <HAL_RCCEx_PeriphCLKConfig+0x762>
    switch (PeriphClkInit->AdcClockSelection)
 8003d22:	2601      	movs	r6, #1
 8003d24:	4635      	mov	r5, r6
 8003d26:	e753      	b.n	8003bd0 <HAL_RCCEx_PeriphCLKConfig+0x778>
      status = ret;
 8003d28:	462e      	mov	r6, r5
 8003d2a:	e751      	b.n	8003bd0 <HAL_RCCEx_PeriphCLKConfig+0x778>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003d2c:	2101      	movs	r1, #1
 8003d2e:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8003d32:	f7ff fb0d 	bl	8003350 <RCCEx_PLL3_Config>
 8003d36:	4605      	mov	r5, r0
        break;
 8003d38:	e760      	b.n	8003bfc <HAL_RCCEx_PeriphCLKConfig+0x7a4>
    switch (PeriphClkInit->UsbClockSelection)
 8003d3a:	2601      	movs	r6, #1
 8003d3c:	4635      	mov	r5, r6
 8003d3e:	e768      	b.n	8003c12 <HAL_RCCEx_PeriphCLKConfig+0x7ba>
      status = ret;
 8003d40:	462e      	mov	r6, r5
 8003d42:	e766      	b.n	8003c12 <HAL_RCCEx_PeriphCLKConfig+0x7ba>
 8003d44:	58024400 	.word	0x58024400
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003d48:	4a70      	ldr	r2, [pc, #448]	@ (8003f0c <HAL_RCCEx_PeriphCLKConfig+0xab4>)
 8003d4a:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8003d4c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003d50:	62d3      	str	r3, [r2, #44]	@ 0x2c
    if (ret == HAL_OK)
 8003d52:	b975      	cbnz	r5, 8003d72 <HAL_RCCEx_PeriphCLKConfig+0x91a>
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8003d54:	4a6d      	ldr	r2, [pc, #436]	@ (8003f0c <HAL_RCCEx_PeriphCLKConfig+0xab4>)
 8003d56:	6cd3      	ldr	r3, [r2, #76]	@ 0x4c
 8003d58:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003d5c:	6d21      	ldr	r1, [r4, #80]	@ 0x50
 8003d5e:	430b      	orrs	r3, r1
 8003d60:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003d62:	e007      	b.n	8003d74 <HAL_RCCEx_PeriphCLKConfig+0x91c>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003d64:	2102      	movs	r1, #2
 8003d66:	f104 0008 	add.w	r0, r4, #8
 8003d6a:	f7ff fa6d 	bl	8003248 <RCCEx_PLL2_Config>
 8003d6e:	4605      	mov	r5, r0
        break;
 8003d70:	e7ef      	b.n	8003d52 <HAL_RCCEx_PeriphCLKConfig+0x8fa>
      status = ret;
 8003d72:	462e      	mov	r6, r5
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8003d74:	6823      	ldr	r3, [r4, #0]
 8003d76:	f013 5f00 	tst.w	r3, #536870912	@ 0x20000000
 8003d7a:	d111      	bne.n	8003da0 <HAL_RCCEx_PeriphCLKConfig+0x948>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8003d7c:	6823      	ldr	r3, [r4, #0]
 8003d7e:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 8003d82:	d028      	beq.n	8003dd6 <HAL_RCCEx_PeriphCLKConfig+0x97e>
    switch (PeriphClkInit->RngClockSelection)
 8003d84:	f8d4 3080 	ldr.w	r3, [r4, #128]	@ 0x80
 8003d88:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003d8c:	d014      	beq.n	8003db8 <HAL_RCCEx_PeriphCLKConfig+0x960>
 8003d8e:	d910      	bls.n	8003db2 <HAL_RCCEx_PeriphCLKConfig+0x95a>
 8003d90:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003d94:	d015      	beq.n	8003dc2 <HAL_RCCEx_PeriphCLKConfig+0x96a>
 8003d96:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003d9a:	d012      	beq.n	8003dc2 <HAL_RCCEx_PeriphCLKConfig+0x96a>
 8003d9c:	2601      	movs	r6, #1
 8003d9e:	e01a      	b.n	8003dd6 <HAL_RCCEx_PeriphCLKConfig+0x97e>
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8003da0:	2102      	movs	r1, #2
 8003da2:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8003da6:	f7ff fad3 	bl	8003350 <RCCEx_PLL3_Config>
 8003daa:	2800      	cmp	r0, #0
 8003dac:	d0e6      	beq.n	8003d7c <HAL_RCCEx_PeriphCLKConfig+0x924>
      status = HAL_ERROR;
 8003dae:	2601      	movs	r6, #1
 8003db0:	e7e4      	b.n	8003d7c <HAL_RCCEx_PeriphCLKConfig+0x924>
    switch (PeriphClkInit->RngClockSelection)
 8003db2:	b133      	cbz	r3, 8003dc2 <HAL_RCCEx_PeriphCLKConfig+0x96a>
 8003db4:	2601      	movs	r6, #1
 8003db6:	e00e      	b.n	8003dd6 <HAL_RCCEx_PeriphCLKConfig+0x97e>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003db8:	4a54      	ldr	r2, [pc, #336]	@ (8003f0c <HAL_RCCEx_PeriphCLKConfig+0xab4>)
 8003dba:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8003dbc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003dc0:	62d3      	str	r3, [r2, #44]	@ 0x2c
    if (ret == HAL_OK)
 8003dc2:	2d00      	cmp	r5, #0
 8003dc4:	d169      	bne.n	8003e9a <HAL_RCCEx_PeriphCLKConfig+0xa42>
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003dc6:	4a51      	ldr	r2, [pc, #324]	@ (8003f0c <HAL_RCCEx_PeriphCLKConfig+0xab4>)
 8003dc8:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 8003dca:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003dce:	f8d4 1080 	ldr.w	r1, [r4, #128]	@ 0x80
 8003dd2:	430b      	orrs	r3, r1
 8003dd4:	6553      	str	r3, [r2, #84]	@ 0x54
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8003dd6:	6823      	ldr	r3, [r4, #0]
 8003dd8:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8003ddc:	d006      	beq.n	8003dec <HAL_RCCEx_PeriphCLKConfig+0x994>
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8003dde:	4a4b      	ldr	r2, [pc, #300]	@ (8003f0c <HAL_RCCEx_PeriphCLKConfig+0xab4>)
 8003de0:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 8003de2:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003de6:	6f61      	ldr	r1, [r4, #116]	@ 0x74
 8003de8:	430b      	orrs	r3, r1
 8003dea:	6513      	str	r3, [r2, #80]	@ 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8003dec:	6823      	ldr	r3, [r4, #0]
 8003dee:	f013 5f80 	tst.w	r3, #268435456	@ 0x10000000
 8003df2:	d007      	beq.n	8003e04 <HAL_RCCEx_PeriphCLKConfig+0x9ac>
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8003df4:	4a45      	ldr	r2, [pc, #276]	@ (8003f0c <HAL_RCCEx_PeriphCLKConfig+0xab4>)
 8003df6:	6913      	ldr	r3, [r2, #16]
 8003df8:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003dfc:	f8d4 10b8 	ldr.w	r1, [r4, #184]	@ 0xb8
 8003e00:	430b      	orrs	r3, r1
 8003e02:	6113      	str	r3, [r2, #16]
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003e04:	6823      	ldr	r3, [r4, #0]
 8003e06:	f413 1f00 	tst.w	r3, #2097152	@ 0x200000
 8003e0a:	d006      	beq.n	8003e1a <HAL_RCCEx_PeriphCLKConfig+0x9c2>
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003e0c:	4a3f      	ldr	r2, [pc, #252]	@ (8003f0c <HAL_RCCEx_PeriphCLKConfig+0xab4>)
 8003e0e:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 8003e10:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003e14:	6ee1      	ldr	r1, [r4, #108]	@ 0x6c
 8003e16:	430b      	orrs	r3, r1
 8003e18:	6513      	str	r3, [r2, #80]	@ 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8003e1a:	6823      	ldr	r3, [r4, #0]
 8003e1c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8003e20:	d009      	beq.n	8003e36 <HAL_RCCEx_PeriphCLKConfig+0x9de>
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8003e22:	4b3a      	ldr	r3, [pc, #232]	@ (8003f0c <HAL_RCCEx_PeriphCLKConfig+0xab4>)
 8003e24:	691a      	ldr	r2, [r3, #16]
 8003e26:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003e2a:	611a      	str	r2, [r3, #16]
 8003e2c:	691a      	ldr	r2, [r3, #16]
 8003e2e:	f8d4 10bc 	ldr.w	r1, [r4, #188]	@ 0xbc
 8003e32:	430a      	orrs	r2, r1
 8003e34:	611a      	str	r2, [r3, #16]
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8003e36:	6823      	ldr	r3, [r4, #0]
 8003e38:	2b00      	cmp	r3, #0
 8003e3a:	da06      	bge.n	8003e4a <HAL_RCCEx_PeriphCLKConfig+0x9f2>
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8003e3c:	4a33      	ldr	r2, [pc, #204]	@ (8003f0c <HAL_RCCEx_PeriphCLKConfig+0xab4>)
 8003e3e:	6cd3      	ldr	r3, [r2, #76]	@ 0x4c
 8003e40:	f023 5340 	bic.w	r3, r3, #805306368	@ 0x30000000
 8003e44:	6d61      	ldr	r1, [r4, #84]	@ 0x54
 8003e46:	430b      	orrs	r3, r1
 8003e48:	64d3      	str	r3, [r2, #76]	@ 0x4c
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8003e4a:	6823      	ldr	r3, [r4, #0]
 8003e4c:	f413 0f00 	tst.w	r3, #8388608	@ 0x800000
 8003e50:	d007      	beq.n	8003e62 <HAL_RCCEx_PeriphCLKConfig+0xa0a>
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8003e52:	4a2e      	ldr	r2, [pc, #184]	@ (8003f0c <HAL_RCCEx_PeriphCLKConfig+0xab4>)
 8003e54:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 8003e56:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 8003e5a:	f8d4 108c 	ldr.w	r1, [r4, #140]	@ 0x8c
 8003e5e:	430b      	orrs	r3, r1
 8003e60:	6553      	str	r3, [r2, #84]	@ 0x54
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8003e62:	6863      	ldr	r3, [r4, #4]
 8003e64:	f013 0f01 	tst.w	r3, #1
 8003e68:	d119      	bne.n	8003e9e <HAL_RCCEx_PeriphCLKConfig+0xa46>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8003e6a:	6863      	ldr	r3, [r4, #4]
 8003e6c:	f013 0f02 	tst.w	r3, #2
 8003e70:	d11e      	bne.n	8003eb0 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8003e72:	6863      	ldr	r3, [r4, #4]
 8003e74:	f013 0f04 	tst.w	r3, #4
 8003e78:	d123      	bne.n	8003ec2 <HAL_RCCEx_PeriphCLKConfig+0xa6a>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8003e7a:	6863      	ldr	r3, [r4, #4]
 8003e7c:	f013 0f08 	tst.w	r3, #8
 8003e80:	d128      	bne.n	8003ed4 <HAL_RCCEx_PeriphCLKConfig+0xa7c>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8003e82:	6863      	ldr	r3, [r4, #4]
 8003e84:	f013 0f10 	tst.w	r3, #16
 8003e88:	d12d      	bne.n	8003ee6 <HAL_RCCEx_PeriphCLKConfig+0xa8e>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8003e8a:	6863      	ldr	r3, [r4, #4]
 8003e8c:	f013 0f20 	tst.w	r3, #32
 8003e90:	d132      	bne.n	8003ef8 <HAL_RCCEx_PeriphCLKConfig+0xaa0>
  if (status == HAL_OK)
 8003e92:	b106      	cbz	r6, 8003e96 <HAL_RCCEx_PeriphCLKConfig+0xa3e>
  return HAL_ERROR;
 8003e94:	2601      	movs	r6, #1
}
 8003e96:	4630      	mov	r0, r6
 8003e98:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      status = ret;
 8003e9a:	462e      	mov	r6, r5
 8003e9c:	e79b      	b.n	8003dd6 <HAL_RCCEx_PeriphCLKConfig+0x97e>
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003e9e:	2100      	movs	r1, #0
 8003ea0:	f104 0008 	add.w	r0, r4, #8
 8003ea4:	f7ff f9d0 	bl	8003248 <RCCEx_PLL2_Config>
    if (ret == HAL_OK)
 8003ea8:	2800      	cmp	r0, #0
 8003eaa:	d0de      	beq.n	8003e6a <HAL_RCCEx_PeriphCLKConfig+0xa12>
      status = ret;
 8003eac:	4606      	mov	r6, r0
 8003eae:	e7dc      	b.n	8003e6a <HAL_RCCEx_PeriphCLKConfig+0xa12>
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003eb0:	2101      	movs	r1, #1
 8003eb2:	f104 0008 	add.w	r0, r4, #8
 8003eb6:	f7ff f9c7 	bl	8003248 <RCCEx_PLL2_Config>
    if (ret == HAL_OK)
 8003eba:	2800      	cmp	r0, #0
 8003ebc:	d0d9      	beq.n	8003e72 <HAL_RCCEx_PeriphCLKConfig+0xa1a>
      status = ret;
 8003ebe:	4606      	mov	r6, r0
 8003ec0:	e7d7      	b.n	8003e72 <HAL_RCCEx_PeriphCLKConfig+0xa1a>
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003ec2:	2102      	movs	r1, #2
 8003ec4:	f104 0008 	add.w	r0, r4, #8
 8003ec8:	f7ff f9be 	bl	8003248 <RCCEx_PLL2_Config>
    if (ret == HAL_OK)
 8003ecc:	2800      	cmp	r0, #0
 8003ece:	d0d4      	beq.n	8003e7a <HAL_RCCEx_PeriphCLKConfig+0xa22>
      status = ret;
 8003ed0:	4606      	mov	r6, r0
 8003ed2:	e7d2      	b.n	8003e7a <HAL_RCCEx_PeriphCLKConfig+0xa22>
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003ed4:	2100      	movs	r1, #0
 8003ed6:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8003eda:	f7ff fa39 	bl	8003350 <RCCEx_PLL3_Config>
    if (ret == HAL_OK)
 8003ede:	2800      	cmp	r0, #0
 8003ee0:	d0cf      	beq.n	8003e82 <HAL_RCCEx_PeriphCLKConfig+0xa2a>
      status = ret;
 8003ee2:	4606      	mov	r6, r0
 8003ee4:	e7cd      	b.n	8003e82 <HAL_RCCEx_PeriphCLKConfig+0xa2a>
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003ee6:	2101      	movs	r1, #1
 8003ee8:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8003eec:	f7ff fa30 	bl	8003350 <RCCEx_PLL3_Config>
    if (ret == HAL_OK)
 8003ef0:	2800      	cmp	r0, #0
 8003ef2:	d0ca      	beq.n	8003e8a <HAL_RCCEx_PeriphCLKConfig+0xa32>
      status = ret;
 8003ef4:	4606      	mov	r6, r0
 8003ef6:	e7c8      	b.n	8003e8a <HAL_RCCEx_PeriphCLKConfig+0xa32>
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003ef8:	2102      	movs	r1, #2
 8003efa:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8003efe:	f7ff fa27 	bl	8003350 <RCCEx_PLL3_Config>
    if (ret == HAL_OK)
 8003f02:	2800      	cmp	r0, #0
 8003f04:	d0c5      	beq.n	8003e92 <HAL_RCCEx_PeriphCLKConfig+0xa3a>
  return HAL_ERROR;
 8003f06:	2601      	movs	r6, #1
 8003f08:	e7c5      	b.n	8003e96 <HAL_RCCEx_PeriphCLKConfig+0xa3e>
 8003f0a:	bf00      	nop
 8003f0c:	58024400 	.word	0x58024400

08003f10 <HAL_RCCEx_GetD3PCLK1Freq>:
{
 8003f10:	b508      	push	{r3, lr}
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8003f12:	f7ff f953 	bl	80031bc <HAL_RCC_GetHCLKFreq>
 8003f16:	4b05      	ldr	r3, [pc, #20]	@ (8003f2c <HAL_RCCEx_GetD3PCLK1Freq+0x1c>)
 8003f18:	6a1b      	ldr	r3, [r3, #32]
 8003f1a:	f3c3 1302 	ubfx	r3, r3, #4, #3
 8003f1e:	4a04      	ldr	r2, [pc, #16]	@ (8003f30 <HAL_RCCEx_GetD3PCLK1Freq+0x20>)
 8003f20:	5cd3      	ldrb	r3, [r2, r3]
 8003f22:	f003 031f 	and.w	r3, r3, #31
}
 8003f26:	40d8      	lsrs	r0, r3
 8003f28:	bd08      	pop	{r3, pc}
 8003f2a:	bf00      	nop
 8003f2c:	58024400 	.word	0x58024400
 8003f30:	08008d50 	.word	0x08008d50

08003f34 <HAL_RCCEx_GetPLL2ClockFreq>:
{
 8003f34:	b410      	push	{r4}
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8003f36:	4b79      	ldr	r3, [pc, #484]	@ (800411c <HAL_RCCEx_GetPLL2ClockFreq+0x1e8>)
 8003f38:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8003f3a:	6a9c      	ldr	r4, [r3, #40]	@ 0x28
 8003f3c:	f3c4 3c05 	ubfx	ip, r4, #12, #6
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8003f40:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003f42:	f3c1 1100 	ubfx	r1, r1, #4, #1
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8003f46:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003f48:	f3c3 03cc 	ubfx	r3, r3, #3, #13
 8003f4c:	fb01 f303 	mul.w	r3, r1, r3
  if (pll2m != 0U)
 8003f50:	f414 3f7c 	tst.w	r4, #258048	@ 0x3f000
 8003f54:	f000 80dd 	beq.w	8004112 <HAL_RCCEx_GetPLL2ClockFreq+0x1de>
 8003f58:	f002 0203 	and.w	r2, r2, #3
 8003f5c:	ee07 3a90 	vmov	s15, r3
 8003f60:	eef8 7a67 	vcvt.f32.u32	s15, s15
    switch (pllsource)
 8003f64:	2a01      	cmp	r2, #1
 8003f66:	d04b      	beq.n	8004000 <HAL_RCCEx_GetPLL2ClockFreq+0xcc>
 8003f68:	2a02      	cmp	r2, #2
 8003f6a:	f000 8098 	beq.w	800409e <HAL_RCCEx_GetPLL2ClockFreq+0x16a>
 8003f6e:	2a00      	cmp	r2, #0
 8003f70:	f040 80b2 	bne.w	80040d8 <HAL_RCCEx_GetPLL2ClockFreq+0x1a4>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003f74:	4b69      	ldr	r3, [pc, #420]	@ (800411c <HAL_RCCEx_GetPLL2ClockFreq+0x1e8>)
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	f013 0f20 	tst.w	r3, #32
 8003f7c:	d023      	beq.n	8003fc6 <HAL_RCCEx_GetPLL2ClockFreq+0x92>
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8003f7e:	4967      	ldr	r1, [pc, #412]	@ (800411c <HAL_RCCEx_GetPLL2ClockFreq+0x1e8>)
 8003f80:	680a      	ldr	r2, [r1, #0]
 8003f82:	f3c2 02c1 	ubfx	r2, r2, #3, #2
 8003f86:	4b66      	ldr	r3, [pc, #408]	@ (8004120 <HAL_RCCEx_GetPLL2ClockFreq+0x1ec>)
 8003f88:	40d3      	lsrs	r3, r2
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8003f8a:	ee07 3a10 	vmov	s14, r3
 8003f8e:	eef8 6a47 	vcvt.f32.u32	s13, s14
 8003f92:	ee07 ca10 	vmov	s14, ip
 8003f96:	eeb8 6a47 	vcvt.f32.u32	s12, s14
 8003f9a:	ee86 7a86 	vdiv.f32	s14, s13, s12
 8003f9e:	6b8b      	ldr	r3, [r1, #56]	@ 0x38
 8003fa0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003fa4:	ee06 3a90 	vmov	s13, r3
 8003fa8:	eef8 6a66 	vcvt.f32.u32	s13, s13
 8003fac:	ed9f 6a5d 	vldr	s12, [pc, #372]	@ 8004124 <HAL_RCCEx_GetPLL2ClockFreq+0x1f0>
 8003fb0:	ee67 7a86 	vmul.f32	s15, s15, s12
 8003fb4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003fb8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003fbc:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003fc0:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003fc4:	e038      	b.n	8004038 <HAL_RCCEx_GetPLL2ClockFreq+0x104>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8003fc6:	ee07 ca10 	vmov	s14, ip
 8003fca:	eef8 6a47 	vcvt.f32.u32	s13, s14
 8003fce:	ed9f 6a56 	vldr	s12, [pc, #344]	@ 8004128 <HAL_RCCEx_GetPLL2ClockFreq+0x1f4>
 8003fd2:	ee86 7a26 	vdiv.f32	s14, s12, s13
 8003fd6:	4b51      	ldr	r3, [pc, #324]	@ (800411c <HAL_RCCEx_GetPLL2ClockFreq+0x1e8>)
 8003fd8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003fda:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003fde:	ee06 3a90 	vmov	s13, r3
 8003fe2:	eef8 6a66 	vcvt.f32.u32	s13, s13
 8003fe6:	ed9f 6a4f 	vldr	s12, [pc, #316]	@ 8004124 <HAL_RCCEx_GetPLL2ClockFreq+0x1f0>
 8003fea:	ee67 7a86 	vmul.f32	s15, s15, s12
 8003fee:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003ff2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003ff6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003ffa:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003ffe:	e01b      	b.n	8004038 <HAL_RCCEx_GetPLL2ClockFreq+0x104>
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8004000:	ee07 ca10 	vmov	s14, ip
 8004004:	eef8 6a47 	vcvt.f32.u32	s13, s14
 8004008:	ed9f 6a48 	vldr	s12, [pc, #288]	@ 800412c <HAL_RCCEx_GetPLL2ClockFreq+0x1f8>
 800400c:	ee86 7a26 	vdiv.f32	s14, s12, s13
 8004010:	4b42      	ldr	r3, [pc, #264]	@ (800411c <HAL_RCCEx_GetPLL2ClockFreq+0x1e8>)
 8004012:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004014:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004018:	ee06 3a90 	vmov	s13, r3
 800401c:	eef8 6a66 	vcvt.f32.u32	s13, s13
 8004020:	ed9f 6a40 	vldr	s12, [pc, #256]	@ 8004124 <HAL_RCCEx_GetPLL2ClockFreq+0x1f0>
 8004024:	ee67 7a86 	vmul.f32	s15, s15, s12
 8004028:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800402c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004030:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004034:	ee27 7a27 	vmul.f32	s14, s14, s15
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8004038:	4a38      	ldr	r2, [pc, #224]	@ (800411c <HAL_RCCEx_GetPLL2ClockFreq+0x1e8>)
 800403a:	6b93      	ldr	r3, [r2, #56]	@ 0x38
 800403c:	f3c3 2346 	ubfx	r3, r3, #9, #7
 8004040:	ee07 3a90 	vmov	s15, r3
 8004044:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004048:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800404c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004050:	ee87 6a27 	vdiv.f32	s12, s14, s15
 8004054:	eebc 6ac6 	vcvt.u32.f32	s12, s12
 8004058:	ed80 6a00 	vstr	s12, [r0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 800405c:	6b93      	ldr	r3, [r2, #56]	@ 0x38
 800405e:	f3c3 4306 	ubfx	r3, r3, #16, #7
 8004062:	ee07 3a90 	vmov	s15, r3
 8004066:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800406a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800406e:	ee87 6a27 	vdiv.f32	s12, s14, s15
 8004072:	eebc 6ac6 	vcvt.u32.f32	s12, s12
 8004076:	ed80 6a01 	vstr	s12, [r0, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 800407a:	6b93      	ldr	r3, [r2, #56]	@ 0x38
 800407c:	f3c3 6306 	ubfx	r3, r3, #24, #7
 8004080:	ee07 3a90 	vmov	s15, r3
 8004084:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004088:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800408c:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8004090:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 8004094:	edc0 6a02 	vstr	s13, [r0, #8]
}
 8004098:	f85d 4b04 	ldr.w	r4, [sp], #4
 800409c:	4770      	bx	lr
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800409e:	ee07 ca10 	vmov	s14, ip
 80040a2:	eef8 6a47 	vcvt.f32.u32	s13, s14
 80040a6:	ed9f 6a22 	vldr	s12, [pc, #136]	@ 8004130 <HAL_RCCEx_GetPLL2ClockFreq+0x1fc>
 80040aa:	ee86 7a26 	vdiv.f32	s14, s12, s13
 80040ae:	4b1b      	ldr	r3, [pc, #108]	@ (800411c <HAL_RCCEx_GetPLL2ClockFreq+0x1e8>)
 80040b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80040b2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80040b6:	ee06 3a90 	vmov	s13, r3
 80040ba:	eef8 6a66 	vcvt.f32.u32	s13, s13
 80040be:	ed9f 6a19 	vldr	s12, [pc, #100]	@ 8004124 <HAL_RCCEx_GetPLL2ClockFreq+0x1f0>
 80040c2:	ee67 7a86 	vmul.f32	s15, s15, s12
 80040c6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80040ca:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80040ce:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80040d2:	ee27 7a27 	vmul.f32	s14, s14, s15
        break;
 80040d6:	e7af      	b.n	8004038 <HAL_RCCEx_GetPLL2ClockFreq+0x104>
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80040d8:	ee07 ca10 	vmov	s14, ip
 80040dc:	eef8 6a47 	vcvt.f32.u32	s13, s14
 80040e0:	ed9f 6a12 	vldr	s12, [pc, #72]	@ 800412c <HAL_RCCEx_GetPLL2ClockFreq+0x1f8>
 80040e4:	ee86 7a26 	vdiv.f32	s14, s12, s13
 80040e8:	4b0c      	ldr	r3, [pc, #48]	@ (800411c <HAL_RCCEx_GetPLL2ClockFreq+0x1e8>)
 80040ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80040ec:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80040f0:	ee06 3a90 	vmov	s13, r3
 80040f4:	eef8 6a66 	vcvt.f32.u32	s13, s13
 80040f8:	ed9f 6a0a 	vldr	s12, [pc, #40]	@ 8004124 <HAL_RCCEx_GetPLL2ClockFreq+0x1f0>
 80040fc:	ee67 7a86 	vmul.f32	s15, s15, s12
 8004100:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004104:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004108:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800410c:	ee27 7a27 	vmul.f32	s14, s14, s15
        break;
 8004110:	e792      	b.n	8004038 <HAL_RCCEx_GetPLL2ClockFreq+0x104>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8004112:	2300      	movs	r3, #0
 8004114:	6003      	str	r3, [r0, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8004116:	6043      	str	r3, [r0, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8004118:	6083      	str	r3, [r0, #8]
}
 800411a:	e7bd      	b.n	8004098 <HAL_RCCEx_GetPLL2ClockFreq+0x164>
 800411c:	58024400 	.word	0x58024400
 8004120:	03d09000 	.word	0x03d09000
 8004124:	39000000 	.word	0x39000000
 8004128:	4c742400 	.word	0x4c742400
 800412c:	4a742400 	.word	0x4a742400
 8004130:	4bbebc20 	.word	0x4bbebc20

08004134 <HAL_RCCEx_GetPLL3ClockFreq>:
{
 8004134:	b410      	push	{r4}
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8004136:	4b79      	ldr	r3, [pc, #484]	@ (800431c <HAL_RCCEx_GetPLL3ClockFreq+0x1e8>)
 8004138:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 800413a:	6a9c      	ldr	r4, [r3, #40]	@ 0x28
 800413c:	f3c4 5c05 	ubfx	ip, r4, #20, #6
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8004140:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8004142:	f3c1 2100 	ubfx	r1, r1, #8, #1
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8004146:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004148:	f3c3 03cc 	ubfx	r3, r3, #3, #13
 800414c:	fb01 f303 	mul.w	r3, r1, r3
  if (pll3m != 0U)
 8004150:	f014 7f7c 	tst.w	r4, #66060288	@ 0x3f00000
 8004154:	f000 80dd 	beq.w	8004312 <HAL_RCCEx_GetPLL3ClockFreq+0x1de>
 8004158:	f002 0203 	and.w	r2, r2, #3
 800415c:	ee07 3a90 	vmov	s15, r3
 8004160:	eef8 7a67 	vcvt.f32.u32	s15, s15
    switch (pllsource)
 8004164:	2a01      	cmp	r2, #1
 8004166:	d04b      	beq.n	8004200 <HAL_RCCEx_GetPLL3ClockFreq+0xcc>
 8004168:	2a02      	cmp	r2, #2
 800416a:	f000 8098 	beq.w	800429e <HAL_RCCEx_GetPLL3ClockFreq+0x16a>
 800416e:	2a00      	cmp	r2, #0
 8004170:	f040 80b2 	bne.w	80042d8 <HAL_RCCEx_GetPLL3ClockFreq+0x1a4>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004174:	4b69      	ldr	r3, [pc, #420]	@ (800431c <HAL_RCCEx_GetPLL3ClockFreq+0x1e8>)
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	f013 0f20 	tst.w	r3, #32
 800417c:	d023      	beq.n	80041c6 <HAL_RCCEx_GetPLL3ClockFreq+0x92>
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800417e:	4967      	ldr	r1, [pc, #412]	@ (800431c <HAL_RCCEx_GetPLL3ClockFreq+0x1e8>)
 8004180:	680a      	ldr	r2, [r1, #0]
 8004182:	f3c2 02c1 	ubfx	r2, r2, #3, #2
 8004186:	4b66      	ldr	r3, [pc, #408]	@ (8004320 <HAL_RCCEx_GetPLL3ClockFreq+0x1ec>)
 8004188:	40d3      	lsrs	r3, r2
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800418a:	ee07 3a10 	vmov	s14, r3
 800418e:	eef8 6a47 	vcvt.f32.u32	s13, s14
 8004192:	ee07 ca10 	vmov	s14, ip
 8004196:	eeb8 6a47 	vcvt.f32.u32	s12, s14
 800419a:	ee86 7a86 	vdiv.f32	s14, s13, s12
 800419e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80041a0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80041a4:	ee06 3a90 	vmov	s13, r3
 80041a8:	eef8 6a66 	vcvt.f32.u32	s13, s13
 80041ac:	ed9f 6a5d 	vldr	s12, [pc, #372]	@ 8004324 <HAL_RCCEx_GetPLL3ClockFreq+0x1f0>
 80041b0:	ee67 7a86 	vmul.f32	s15, s15, s12
 80041b4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80041b8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80041bc:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80041c0:	ee27 7a27 	vmul.f32	s14, s14, s15
 80041c4:	e038      	b.n	8004238 <HAL_RCCEx_GetPLL3ClockFreq+0x104>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80041c6:	ee07 ca10 	vmov	s14, ip
 80041ca:	eef8 6a47 	vcvt.f32.u32	s13, s14
 80041ce:	ed9f 6a56 	vldr	s12, [pc, #344]	@ 8004328 <HAL_RCCEx_GetPLL3ClockFreq+0x1f4>
 80041d2:	ee86 7a26 	vdiv.f32	s14, s12, s13
 80041d6:	4b51      	ldr	r3, [pc, #324]	@ (800431c <HAL_RCCEx_GetPLL3ClockFreq+0x1e8>)
 80041d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041da:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80041de:	ee06 3a90 	vmov	s13, r3
 80041e2:	eef8 6a66 	vcvt.f32.u32	s13, s13
 80041e6:	ed9f 6a4f 	vldr	s12, [pc, #316]	@ 8004324 <HAL_RCCEx_GetPLL3ClockFreq+0x1f0>
 80041ea:	ee67 7a86 	vmul.f32	s15, s15, s12
 80041ee:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80041f2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80041f6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80041fa:	ee27 7a27 	vmul.f32	s14, s14, s15
 80041fe:	e01b      	b.n	8004238 <HAL_RCCEx_GetPLL3ClockFreq+0x104>
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8004200:	ee07 ca10 	vmov	s14, ip
 8004204:	eef8 6a47 	vcvt.f32.u32	s13, s14
 8004208:	ed9f 6a48 	vldr	s12, [pc, #288]	@ 800432c <HAL_RCCEx_GetPLL3ClockFreq+0x1f8>
 800420c:	ee86 7a26 	vdiv.f32	s14, s12, s13
 8004210:	4b42      	ldr	r3, [pc, #264]	@ (800431c <HAL_RCCEx_GetPLL3ClockFreq+0x1e8>)
 8004212:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004214:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004218:	ee06 3a90 	vmov	s13, r3
 800421c:	eef8 6a66 	vcvt.f32.u32	s13, s13
 8004220:	ed9f 6a40 	vldr	s12, [pc, #256]	@ 8004324 <HAL_RCCEx_GetPLL3ClockFreq+0x1f0>
 8004224:	ee67 7a86 	vmul.f32	s15, s15, s12
 8004228:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800422c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004230:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004234:	ee27 7a27 	vmul.f32	s14, s14, s15
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8004238:	4a38      	ldr	r2, [pc, #224]	@ (800431c <HAL_RCCEx_GetPLL3ClockFreq+0x1e8>)
 800423a:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 800423c:	f3c3 2346 	ubfx	r3, r3, #9, #7
 8004240:	ee07 3a90 	vmov	s15, r3
 8004244:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004248:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800424c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004250:	ee87 6a27 	vdiv.f32	s12, s14, s15
 8004254:	eebc 6ac6 	vcvt.u32.f32	s12, s12
 8004258:	ed80 6a00 	vstr	s12, [r0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 800425c:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 800425e:	f3c3 4306 	ubfx	r3, r3, #16, #7
 8004262:	ee07 3a90 	vmov	s15, r3
 8004266:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800426a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800426e:	ee87 6a27 	vdiv.f32	s12, s14, s15
 8004272:	eebc 6ac6 	vcvt.u32.f32	s12, s12
 8004276:	ed80 6a01 	vstr	s12, [r0, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 800427a:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 800427c:	f3c3 6306 	ubfx	r3, r3, #24, #7
 8004280:	ee07 3a90 	vmov	s15, r3
 8004284:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004288:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800428c:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8004290:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 8004294:	edc0 6a02 	vstr	s13, [r0, #8]
}
 8004298:	f85d 4b04 	ldr.w	r4, [sp], #4
 800429c:	4770      	bx	lr
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800429e:	ee07 ca10 	vmov	s14, ip
 80042a2:	eef8 6a47 	vcvt.f32.u32	s13, s14
 80042a6:	ed9f 6a22 	vldr	s12, [pc, #136]	@ 8004330 <HAL_RCCEx_GetPLL3ClockFreq+0x1fc>
 80042aa:	ee86 7a26 	vdiv.f32	s14, s12, s13
 80042ae:	4b1b      	ldr	r3, [pc, #108]	@ (800431c <HAL_RCCEx_GetPLL3ClockFreq+0x1e8>)
 80042b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042b2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80042b6:	ee06 3a90 	vmov	s13, r3
 80042ba:	eef8 6a66 	vcvt.f32.u32	s13, s13
 80042be:	ed9f 6a19 	vldr	s12, [pc, #100]	@ 8004324 <HAL_RCCEx_GetPLL3ClockFreq+0x1f0>
 80042c2:	ee67 7a86 	vmul.f32	s15, s15, s12
 80042c6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80042ca:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80042ce:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80042d2:	ee27 7a27 	vmul.f32	s14, s14, s15
        break;
 80042d6:	e7af      	b.n	8004238 <HAL_RCCEx_GetPLL3ClockFreq+0x104>
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80042d8:	ee07 ca10 	vmov	s14, ip
 80042dc:	eef8 6a47 	vcvt.f32.u32	s13, s14
 80042e0:	ed9f 6a12 	vldr	s12, [pc, #72]	@ 800432c <HAL_RCCEx_GetPLL3ClockFreq+0x1f8>
 80042e4:	ee86 7a26 	vdiv.f32	s14, s12, s13
 80042e8:	4b0c      	ldr	r3, [pc, #48]	@ (800431c <HAL_RCCEx_GetPLL3ClockFreq+0x1e8>)
 80042ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042ec:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80042f0:	ee06 3a90 	vmov	s13, r3
 80042f4:	eef8 6a66 	vcvt.f32.u32	s13, s13
 80042f8:	ed9f 6a0a 	vldr	s12, [pc, #40]	@ 8004324 <HAL_RCCEx_GetPLL3ClockFreq+0x1f0>
 80042fc:	ee67 7a86 	vmul.f32	s15, s15, s12
 8004300:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004304:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004308:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800430c:	ee27 7a27 	vmul.f32	s14, s14, s15
        break;
 8004310:	e792      	b.n	8004238 <HAL_RCCEx_GetPLL3ClockFreq+0x104>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8004312:	2300      	movs	r3, #0
 8004314:	6003      	str	r3, [r0, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8004316:	6043      	str	r3, [r0, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8004318:	6083      	str	r3, [r0, #8]
}
 800431a:	e7bd      	b.n	8004298 <HAL_RCCEx_GetPLL3ClockFreq+0x164>
 800431c:	58024400 	.word	0x58024400
 8004320:	03d09000 	.word	0x03d09000
 8004324:	39000000 	.word	0x39000000
 8004328:	4c742400 	.word	0x4c742400
 800432c:	4a742400 	.word	0x4a742400
 8004330:	4bbebc20 	.word	0x4bbebc20

08004334 <HAL_RCCEx_WWDGxSysResetConfig>:
  SET_BIT(RCC->GCR, RCC_WWDGx) ;
 8004334:	4a03      	ldr	r2, [pc, #12]	@ (8004344 <HAL_RCCEx_WWDGxSysResetConfig+0x10>)
 8004336:	f8d2 30a0 	ldr.w	r3, [r2, #160]	@ 0xa0
 800433a:	4303      	orrs	r3, r0
 800433c:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0
}
 8004340:	4770      	bx	lr
 8004342:	bf00      	nop
 8004344:	58024400 	.word	0x58024400

08004348 <SPI_GetPacketSize>:
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 8004348:	6bc3      	ldr	r3, [r0, #60]	@ 0x3c
 800434a:	095b      	lsrs	r3, r3, #5
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 800434c:	68c0      	ldr	r0, [r0, #12]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 800434e:	3008      	adds	r0, #8
 8004350:	08c0      	lsrs	r0, r0, #3

  return data_size * fifo_threashold;
}
 8004352:	fb03 0000 	mla	r0, r3, r0, r0
 8004356:	4770      	bx	lr

08004358 <HAL_SPI_Init>:
  if (hspi == NULL)
 8004358:	2800      	cmp	r0, #0
 800435a:	f000 80b7 	beq.w	80044cc <HAL_SPI_Init+0x174>
{
 800435e:	b570      	push	{r4, r5, r6, lr}
 8004360:	4604      	mov	r4, r0
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004362:	2300      	movs	r3, #0
 8004364:	6283      	str	r3, [r0, #40]	@ 0x28
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 8004366:	6805      	ldr	r5, [r0, #0]
 8004368:	4b5c      	ldr	r3, [pc, #368]	@ (80044dc <HAL_SPI_Init+0x184>)
 800436a:	4e5d      	ldr	r6, [pc, #372]	@ (80044e0 <HAL_SPI_Init+0x188>)
 800436c:	429d      	cmp	r5, r3
 800436e:	bf18      	it	ne
 8004370:	42b5      	cmpne	r5, r6
 8004372:	bf14      	ite	ne
 8004374:	2601      	movne	r6, #1
 8004376:	2600      	moveq	r6, #0
 8004378:	d007      	beq.n	800438a <HAL_SPI_Init+0x32>
 800437a:	f5a3 4374 	sub.w	r3, r3, #62464	@ 0xf400
 800437e:	429d      	cmp	r5, r3
 8004380:	d003      	beq.n	800438a <HAL_SPI_Init+0x32>
 8004382:	68c3      	ldr	r3, [r0, #12]
 8004384:	2b0f      	cmp	r3, #15
 8004386:	f200 80a3 	bhi.w	80044d0 <HAL_SPI_Init+0x178>
  packet_length = SPI_GetPacketSize(hspi);
 800438a:	4620      	mov	r0, r4
 800438c:	f7ff ffdc 	bl	8004348 <SPI_GetPacketSize>
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 8004390:	b12e      	cbz	r6, 800439e <HAL_SPI_Init+0x46>
 8004392:	4b54      	ldr	r3, [pc, #336]	@ (80044e4 <HAL_SPI_Init+0x18c>)
 8004394:	429d      	cmp	r5, r3
 8004396:	d002      	beq.n	800439e <HAL_SPI_Init+0x46>
 8004398:	2808      	cmp	r0, #8
 800439a:	f200 809b 	bhi.w	80044d4 <HAL_SPI_Init+0x17c>
 800439e:	4a4f      	ldr	r2, [pc, #316]	@ (80044dc <HAL_SPI_Init+0x184>)
 80043a0:	4b4f      	ldr	r3, [pc, #316]	@ (80044e0 <HAL_SPI_Init+0x188>)
 80043a2:	429d      	cmp	r5, r3
 80043a4:	bf18      	it	ne
 80043a6:	4295      	cmpne	r5, r2
 80043a8:	d003      	beq.n	80043b2 <HAL_SPI_Init+0x5a>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 80043aa:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80043ae:	429d      	cmp	r5, r3
 80043b0:	d102      	bne.n	80043b8 <HAL_SPI_Init+0x60>
 80043b2:	2810      	cmp	r0, #16
 80043b4:	f200 8090 	bhi.w	80044d8 <HAL_SPI_Init+0x180>
  if (hspi->State == HAL_SPI_STATE_RESET)
 80043b8:	f894 3081 	ldrb.w	r3, [r4, #129]	@ 0x81
 80043bc:	b1f3      	cbz	r3, 80043fc <HAL_SPI_Init+0xa4>
  hspi->State = HAL_SPI_STATE_BUSY;
 80043be:	2302      	movs	r3, #2
 80043c0:	f884 3081 	strb.w	r3, [r4, #129]	@ 0x81
  __HAL_SPI_DISABLE(hspi);
 80043c4:	6822      	ldr	r2, [r4, #0]
 80043c6:	6813      	ldr	r3, [r2, #0]
 80043c8:	f023 0301 	bic.w	r3, r3, #1
 80043cc:	6013      	str	r3, [r2, #0]
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 80043ce:	6823      	ldr	r3, [r4, #0]
 80043d0:	689a      	ldr	r2, [r3, #8]
 80043d2:	f402 12f8 	and.w	r2, r2, #2031616	@ 0x1f0000
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 80043d6:	69a1      	ldr	r1, [r4, #24]
 80043d8:	f1b1 6f80 	cmp.w	r1, #67108864	@ 0x4000000
 80043dc:	d014      	beq.n	8004408 <HAL_SPI_Init+0xb0>
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 80043de:	6863      	ldr	r3, [r4, #4]
 80043e0:	f413 0f80 	tst.w	r3, #4194304	@ 0x400000
 80043e4:	d023      	beq.n	800442e <HAL_SPI_Init+0xd6>
 80043e6:	68e3      	ldr	r3, [r4, #12]
 80043e8:	2b06      	cmp	r3, #6
 80043ea:	d920      	bls.n	800442e <HAL_SPI_Init+0xd6>
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 80043ec:	6821      	ldr	r1, [r4, #0]
 80043ee:	680b      	ldr	r3, [r1, #0]
 80043f0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80043f4:	6d20      	ldr	r0, [r4, #80]	@ 0x50
 80043f6:	4303      	orrs	r3, r0
 80043f8:	600b      	str	r3, [r1, #0]
 80043fa:	e01d      	b.n	8004438 <HAL_SPI_Init+0xe0>
    hspi->Lock = HAL_UNLOCKED;
 80043fc:	f884 3080 	strb.w	r3, [r4, #128]	@ 0x80
    HAL_SPI_MspInit(hspi);
 8004400:	4620      	mov	r0, r4
 8004402:	f7fd f82f 	bl	8001464 <HAL_SPI_MspInit>
 8004406:	e7da      	b.n	80043be <HAL_SPI_Init+0x66>
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8004408:	6861      	ldr	r1, [r4, #4]
 800440a:	f5b1 0f80 	cmp.w	r1, #4194304	@ 0x400000
 800440e:	d006      	beq.n	800441e <HAL_SPI_Init+0xc6>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8004410:	2900      	cmp	r1, #0
 8004412:	d1e4      	bne.n	80043de <HAL_SPI_Init+0x86>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 8004414:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8004416:	f1b1 5f80 	cmp.w	r1, #268435456	@ 0x10000000
 800441a:	d1e0      	bne.n	80043de <HAL_SPI_Init+0x86>
 800441c:	e002      	b.n	8004424 <HAL_SPI_Init+0xcc>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800441e:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8004420:	2800      	cmp	r0, #0
 8004422:	d1f5      	bne.n	8004410 <HAL_SPI_Init+0xb8>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 8004424:	6819      	ldr	r1, [r3, #0]
 8004426:	f441 5180 	orr.w	r1, r1, #4096	@ 0x1000
 800442a:	6019      	str	r1, [r3, #0]
 800442c:	e7d7      	b.n	80043de <HAL_SPI_Init+0x86>
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 800442e:	6821      	ldr	r1, [r4, #0]
 8004430:	680b      	ldr	r3, [r1, #0]
 8004432:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004436:	600b      	str	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 8004438:	69e3      	ldr	r3, [r4, #28]
 800443a:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 800443c:	430b      	orrs	r3, r1
 800443e:	4313      	orrs	r3, r2
 8004440:	6be2      	ldr	r2, [r4, #60]	@ 0x3c
 8004442:	4313      	orrs	r3, r2
 8004444:	68e1      	ldr	r1, [r4, #12]
 8004446:	6822      	ldr	r2, [r4, #0]
 8004448:	430b      	orrs	r3, r1
 800444a:	6093      	str	r3, [r2, #8]
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 800444c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800444e:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8004450:	4313      	orrs	r3, r2
 8004452:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 8004454:	4313      	orrs	r3, r2
 8004456:	69a2      	ldr	r2, [r4, #24]
 8004458:	4313      	orrs	r3, r2
 800445a:	6922      	ldr	r2, [r4, #16]
 800445c:	4313      	orrs	r3, r2
 800445e:	6962      	ldr	r2, [r4, #20]
 8004460:	4313      	orrs	r3, r2
 8004462:	6a22      	ldr	r2, [r4, #32]
 8004464:	4313      	orrs	r3, r2
 8004466:	6862      	ldr	r2, [r4, #4]
 8004468:	4313      	orrs	r3, r2
 800446a:	6ce2      	ldr	r2, [r4, #76]	@ 0x4c
 800446c:	4313      	orrs	r3, r2
 800446e:	68a2      	ldr	r2, [r4, #8]
 8004470:	4313      	orrs	r3, r2
 8004472:	6ca2      	ldr	r2, [r4, #72]	@ 0x48
 8004474:	4313      	orrs	r3, r2
 8004476:	6da1      	ldr	r1, [r4, #88]	@ 0x58
 8004478:	6822      	ldr	r2, [r4, #0]
 800447a:	430b      	orrs	r3, r1
 800447c:	60d3      	str	r3, [r2, #12]
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 800447e:	6863      	ldr	r3, [r4, #4]
 8004480:	b96b      	cbnz	r3, 800449e <HAL_SPI_Init+0x146>
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 8004482:	6822      	ldr	r2, [r4, #0]
 8004484:	6893      	ldr	r3, [r2, #8]
 8004486:	f423 53c0 	bic.w	r3, r3, #6144	@ 0x1800
 800448a:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800448e:	6093      	str	r3, [r2, #8]
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 8004490:	6822      	ldr	r2, [r4, #0]
 8004492:	6893      	ldr	r3, [r2, #8]
 8004494:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004498:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800449c:	6093      	str	r3, [r2, #8]
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800449e:	6822      	ldr	r2, [r4, #0]
 80044a0:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 80044a2:	f023 0301 	bic.w	r3, r3, #1
 80044a6:	6513      	str	r3, [r2, #80]	@ 0x50
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 80044a8:	6863      	ldr	r3, [r4, #4]
 80044aa:	f413 0f80 	tst.w	r3, #4194304	@ 0x400000
 80044ae:	d006      	beq.n	80044be <HAL_SPI_Init+0x166>
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 80044b0:	6822      	ldr	r2, [r4, #0]
 80044b2:	68d3      	ldr	r3, [r2, #12]
 80044b4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80044b8:	6d61      	ldr	r1, [r4, #84]	@ 0x54
 80044ba:	430b      	orrs	r3, r1
 80044bc:	60d3      	str	r3, [r2, #12]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80044be:	2000      	movs	r0, #0
 80044c0:	f8c4 0084 	str.w	r0, [r4, #132]	@ 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 80044c4:	2301      	movs	r3, #1
 80044c6:	f884 3081 	strb.w	r3, [r4, #129]	@ 0x81
}
 80044ca:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 80044cc:	2001      	movs	r0, #1
}
 80044ce:	4770      	bx	lr
    return HAL_ERROR;
 80044d0:	2001      	movs	r0, #1
 80044d2:	e7fa      	b.n	80044ca <HAL_SPI_Init+0x172>
    return HAL_ERROR;
 80044d4:	2001      	movs	r0, #1
 80044d6:	e7f8      	b.n	80044ca <HAL_SPI_Init+0x172>
 80044d8:	2001      	movs	r0, #1
 80044da:	e7f6      	b.n	80044ca <HAL_SPI_Init+0x172>
 80044dc:	40013000 	.word	0x40013000
 80044e0:	40003800 	.word	0x40003800
 80044e4:	40003c00 	.word	0x40003c00

080044e8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80044e8:	b4f0      	push	{r4, r5, r6, r7}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80044ea:	6a02      	ldr	r2, [r0, #32]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80044ec:	6a03      	ldr	r3, [r0, #32]
 80044ee:	f023 0301 	bic.w	r3, r3, #1
 80044f2:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80044f4:	6846      	ldr	r6, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80044f6:	6984      	ldr	r4, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80044f8:	4b1e      	ldr	r3, [pc, #120]	@ (8004574 <TIM_OC1_SetConfig+0x8c>)
 80044fa:	4023      	ands	r3, r4
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80044fc:	680d      	ldr	r5, [r1, #0]
 80044fe:	431d      	orrs	r5, r3

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004500:	f022 0202 	bic.w	r2, r2, #2
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004504:	688b      	ldr	r3, [r1, #8]
 8004506:	4313      	orrs	r3, r2

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004508:	4a1b      	ldr	r2, [pc, #108]	@ (8004578 <TIM_OC1_SetConfig+0x90>)
 800450a:	4c1c      	ldr	r4, [pc, #112]	@ (800457c <TIM_OC1_SetConfig+0x94>)
 800450c:	42a0      	cmp	r0, r4
 800450e:	bf18      	it	ne
 8004510:	4290      	cmpne	r0, r2
 8004512:	bf0c      	ite	eq
 8004514:	2201      	moveq	r2, #1
 8004516:	2200      	movne	r2, #0
 8004518:	d00c      	beq.n	8004534 <TIM_OC1_SetConfig+0x4c>
 800451a:	f504 4480 	add.w	r4, r4, #16384	@ 0x4000
 800451e:	42a0      	cmp	r0, r4
 8004520:	bf14      	ite	ne
 8004522:	2400      	movne	r4, #0
 8004524:	2401      	moveq	r4, #1
 8004526:	4f16      	ldr	r7, [pc, #88]	@ (8004580 <TIM_OC1_SetConfig+0x98>)
 8004528:	42b8      	cmp	r0, r7
 800452a:	d003      	beq.n	8004534 <TIM_OC1_SetConfig+0x4c>
 800452c:	b914      	cbnz	r4, 8004534 <TIM_OC1_SetConfig+0x4c>
 800452e:	4c15      	ldr	r4, [pc, #84]	@ (8004584 <TIM_OC1_SetConfig+0x9c>)
 8004530:	42a0      	cmp	r0, r4
 8004532:	d105      	bne.n	8004540 <TIM_OC1_SetConfig+0x58>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004534:	f023 0308 	bic.w	r3, r3, #8
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004538:	68cc      	ldr	r4, [r1, #12]
 800453a:	4323      	orrs	r3, r4
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800453c:	f023 0304 	bic.w	r3, r3, #4
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004540:	b95a      	cbnz	r2, 800455a <TIM_OC1_SetConfig+0x72>
 8004542:	4a11      	ldr	r2, [pc, #68]	@ (8004588 <TIM_OC1_SetConfig+0xa0>)
 8004544:	4290      	cmp	r0, r2
 8004546:	bf14      	ite	ne
 8004548:	2200      	movne	r2, #0
 800454a:	2201      	moveq	r2, #1
 800454c:	4c0c      	ldr	r4, [pc, #48]	@ (8004580 <TIM_OC1_SetConfig+0x98>)
 800454e:	42a0      	cmp	r0, r4
 8004550:	d003      	beq.n	800455a <TIM_OC1_SetConfig+0x72>
 8004552:	b912      	cbnz	r2, 800455a <TIM_OC1_SetConfig+0x72>
 8004554:	4a0b      	ldr	r2, [pc, #44]	@ (8004584 <TIM_OC1_SetConfig+0x9c>)
 8004556:	4290      	cmp	r0, r2
 8004558:	d105      	bne.n	8004566 <TIM_OC1_SetConfig+0x7e>
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800455a:	f426 7640 	bic.w	r6, r6, #768	@ 0x300
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800455e:	694a      	ldr	r2, [r1, #20]
 8004560:	4332      	orrs	r2, r6
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004562:	698e      	ldr	r6, [r1, #24]
 8004564:	4316      	orrs	r6, r2
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004566:	6046      	str	r6, [r0, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004568:	6185      	str	r5, [r0, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800456a:	684a      	ldr	r2, [r1, #4]
 800456c:	6342      	str	r2, [r0, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800456e:	6203      	str	r3, [r0, #32]
}
 8004570:	bcf0      	pop	{r4, r5, r6, r7}
 8004572:	4770      	bx	lr
 8004574:	fffeff8c 	.word	0xfffeff8c
 8004578:	40010000 	.word	0x40010000
 800457c:	40010400 	.word	0x40010400
 8004580:	40014000 	.word	0x40014000
 8004584:	40014800 	.word	0x40014800
 8004588:	40014400 	.word	0x40014400

0800458c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800458c:	b470      	push	{r4, r5, r6}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800458e:	6a03      	ldr	r3, [r0, #32]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004590:	6a02      	ldr	r2, [r0, #32]
 8004592:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004596:	6202      	str	r2, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004598:	6845      	ldr	r5, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800459a:	69c4      	ldr	r4, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800459c:	4a1a      	ldr	r2, [pc, #104]	@ (8004608 <TIM_OC3_SetConfig+0x7c>)
 800459e:	4022      	ands	r2, r4
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80045a0:	680e      	ldr	r6, [r1, #0]
 80045a2:	4316      	orrs	r6, r2

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80045a4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80045a8:	688a      	ldr	r2, [r1, #8]
 80045aa:	ea43 2302 	orr.w	r3, r3, r2, lsl #8

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80045ae:	4a17      	ldr	r2, [pc, #92]	@ (800460c <TIM_OC3_SetConfig+0x80>)
 80045b0:	4c17      	ldr	r4, [pc, #92]	@ (8004610 <TIM_OC3_SetConfig+0x84>)
 80045b2:	42a0      	cmp	r0, r4
 80045b4:	bf18      	it	ne
 80045b6:	4290      	cmpne	r0, r2
 80045b8:	bf0c      	ite	eq
 80045ba:	2201      	moveq	r2, #1
 80045bc:	2200      	movne	r2, #0
 80045be:	d106      	bne.n	80045ce <TIM_OC3_SetConfig+0x42>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80045c0:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80045c4:	68cc      	ldr	r4, [r1, #12]
 80045c6:	ea43 2304 	orr.w	r3, r3, r4, lsl #8
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80045ca:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80045ce:	b95a      	cbnz	r2, 80045e8 <TIM_OC3_SetConfig+0x5c>
 80045d0:	4a10      	ldr	r2, [pc, #64]	@ (8004614 <TIM_OC3_SetConfig+0x88>)
 80045d2:	4290      	cmp	r0, r2
 80045d4:	bf14      	ite	ne
 80045d6:	2200      	movne	r2, #0
 80045d8:	2201      	moveq	r2, #1
 80045da:	4c0f      	ldr	r4, [pc, #60]	@ (8004618 <TIM_OC3_SetConfig+0x8c>)
 80045dc:	42a0      	cmp	r0, r4
 80045de:	d003      	beq.n	80045e8 <TIM_OC3_SetConfig+0x5c>
 80045e0:	b912      	cbnz	r2, 80045e8 <TIM_OC3_SetConfig+0x5c>
 80045e2:	4a0e      	ldr	r2, [pc, #56]	@ (800461c <TIM_OC3_SetConfig+0x90>)
 80045e4:	4290      	cmp	r0, r2
 80045e6:	d107      	bne.n	80045f8 <TIM_OC3_SetConfig+0x6c>
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80045e8:	f425 5240 	bic.w	r2, r5, #12288	@ 0x3000
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80045ec:	694c      	ldr	r4, [r1, #20]
 80045ee:	ea42 1204 	orr.w	r2, r2, r4, lsl #4
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80045f2:	698c      	ldr	r4, [r1, #24]
 80045f4:	ea42 1504 	orr.w	r5, r2, r4, lsl #4
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80045f8:	6045      	str	r5, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80045fa:	61c6      	str	r6, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80045fc:	684a      	ldr	r2, [r1, #4]
 80045fe:	63c2      	str	r2, [r0, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004600:	6203      	str	r3, [r0, #32]
}
 8004602:	bc70      	pop	{r4, r5, r6}
 8004604:	4770      	bx	lr
 8004606:	bf00      	nop
 8004608:	fffeff8c 	.word	0xfffeff8c
 800460c:	40010000 	.word	0x40010000
 8004610:	40010400 	.word	0x40010400
 8004614:	40014400 	.word	0x40014400
 8004618:	40014000 	.word	0x40014000
 800461c:	40014800 	.word	0x40014800

08004620 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004620:	b470      	push	{r4, r5, r6}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004622:	6a03      	ldr	r3, [r0, #32]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004624:	6a02      	ldr	r2, [r0, #32]
 8004626:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800462a:	6202      	str	r2, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800462c:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800462e:	69c5      	ldr	r5, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004630:	4a14      	ldr	r2, [pc, #80]	@ (8004684 <TIM_OC4_SetConfig+0x64>)
 8004632:	402a      	ands	r2, r5

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004634:	680d      	ldr	r5, [r1, #0]
 8004636:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800463a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800463e:	688d      	ldr	r5, [r1, #8]
 8004640:	ea43 3305 	orr.w	r3, r3, r5, lsl #12

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004644:	4e10      	ldr	r6, [pc, #64]	@ (8004688 <TIM_OC4_SetConfig+0x68>)
 8004646:	4d11      	ldr	r5, [pc, #68]	@ (800468c <TIM_OC4_SetConfig+0x6c>)
 8004648:	42a8      	cmp	r0, r5
 800464a:	bf18      	it	ne
 800464c:	42b0      	cmpne	r0, r6
 800464e:	d00d      	beq.n	800466c <TIM_OC4_SetConfig+0x4c>
 8004650:	f505 4580 	add.w	r5, r5, #16384	@ 0x4000
 8004654:	42a8      	cmp	r0, r5
 8004656:	bf14      	ite	ne
 8004658:	2500      	movne	r5, #0
 800465a:	2501      	moveq	r5, #1
 800465c:	f506 4680 	add.w	r6, r6, #16384	@ 0x4000
 8004660:	42b0      	cmp	r0, r6
 8004662:	d003      	beq.n	800466c <TIM_OC4_SetConfig+0x4c>
 8004664:	b915      	cbnz	r5, 800466c <TIM_OC4_SetConfig+0x4c>
 8004666:	4d0a      	ldr	r5, [pc, #40]	@ (8004690 <TIM_OC4_SetConfig+0x70>)
 8004668:	42a8      	cmp	r0, r5
 800466a:	d104      	bne.n	8004676 <TIM_OC4_SetConfig+0x56>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800466c:	f424 4480 	bic.w	r4, r4, #16384	@ 0x4000

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004670:	694d      	ldr	r5, [r1, #20]
 8004672:	ea44 1485 	orr.w	r4, r4, r5, lsl #6
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004676:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004678:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800467a:	684a      	ldr	r2, [r1, #4]
 800467c:	6402      	str	r2, [r0, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800467e:	6203      	str	r3, [r0, #32]
}
 8004680:	bc70      	pop	{r4, r5, r6}
 8004682:	4770      	bx	lr
 8004684:	feff8cff 	.word	0xfeff8cff
 8004688:	40010000 	.word	0x40010000
 800468c:	40010400 	.word	0x40010400
 8004690:	40014800 	.word	0x40014800

08004694 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8004694:	b470      	push	{r4, r5, r6}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004696:	6a03      	ldr	r3, [r0, #32]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8004698:	6a02      	ldr	r2, [r0, #32]
 800469a:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 800469e:	6202      	str	r2, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80046a0:	6842      	ldr	r2, [r0, #4]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80046a2:	6d45      	ldr	r5, [r0, #84]	@ 0x54

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80046a4:	4e14      	ldr	r6, [pc, #80]	@ (80046f8 <TIM_OC5_SetConfig+0x64>)
 80046a6:	402e      	ands	r6, r5
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80046a8:	680d      	ldr	r5, [r1, #0]
 80046aa:	432e      	orrs	r6, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80046ac:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80046b0:	688c      	ldr	r4, [r1, #8]
 80046b2:	ea43 4304 	orr.w	r3, r3, r4, lsl #16

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80046b6:	4d11      	ldr	r5, [pc, #68]	@ (80046fc <TIM_OC5_SetConfig+0x68>)
 80046b8:	4c11      	ldr	r4, [pc, #68]	@ (8004700 <TIM_OC5_SetConfig+0x6c>)
 80046ba:	42a0      	cmp	r0, r4
 80046bc:	bf18      	it	ne
 80046be:	42a8      	cmpne	r0, r5
 80046c0:	d00d      	beq.n	80046de <TIM_OC5_SetConfig+0x4a>
 80046c2:	f504 4480 	add.w	r4, r4, #16384	@ 0x4000
 80046c6:	42a0      	cmp	r0, r4
 80046c8:	bf14      	ite	ne
 80046ca:	2400      	movne	r4, #0
 80046cc:	2401      	moveq	r4, #1
 80046ce:	f505 4580 	add.w	r5, r5, #16384	@ 0x4000
 80046d2:	42a8      	cmp	r0, r5
 80046d4:	d003      	beq.n	80046de <TIM_OC5_SetConfig+0x4a>
 80046d6:	b914      	cbnz	r4, 80046de <TIM_OC5_SetConfig+0x4a>
 80046d8:	4c0a      	ldr	r4, [pc, #40]	@ (8004704 <TIM_OC5_SetConfig+0x70>)
 80046da:	42a0      	cmp	r0, r4
 80046dc:	d104      	bne.n	80046e8 <TIM_OC5_SetConfig+0x54>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80046de:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80046e2:	694c      	ldr	r4, [r1, #20]
 80046e4:	ea42 2204 	orr.w	r2, r2, r4, lsl #8
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80046e8:	6042      	str	r2, [r0, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80046ea:	6546      	str	r6, [r0, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80046ec:	684a      	ldr	r2, [r1, #4]
 80046ee:	6582      	str	r2, [r0, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80046f0:	6203      	str	r3, [r0, #32]
}
 80046f2:	bc70      	pop	{r4, r5, r6}
 80046f4:	4770      	bx	lr
 80046f6:	bf00      	nop
 80046f8:	fffeff8f 	.word	0xfffeff8f
 80046fc:	40010000 	.word	0x40010000
 8004700:	40010400 	.word	0x40010400
 8004704:	40014800 	.word	0x40014800

08004708 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8004708:	b470      	push	{r4, r5, r6}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800470a:	6a03      	ldr	r3, [r0, #32]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800470c:	6a02      	ldr	r2, [r0, #32]
 800470e:	f422 1280 	bic.w	r2, r2, #1048576	@ 0x100000
 8004712:	6202      	str	r2, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004714:	6844      	ldr	r4, [r0, #4]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8004716:	6d45      	ldr	r5, [r0, #84]	@ 0x54

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8004718:	4a14      	ldr	r2, [pc, #80]	@ (800476c <TIM_OC6_SetConfig+0x64>)
 800471a:	402a      	ands	r2, r5
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800471c:	680d      	ldr	r5, [r1, #0]
 800471e:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8004722:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8004726:	688d      	ldr	r5, [r1, #8]
 8004728:	ea43 5305 	orr.w	r3, r3, r5, lsl #20

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800472c:	4e10      	ldr	r6, [pc, #64]	@ (8004770 <TIM_OC6_SetConfig+0x68>)
 800472e:	4d11      	ldr	r5, [pc, #68]	@ (8004774 <TIM_OC6_SetConfig+0x6c>)
 8004730:	42a8      	cmp	r0, r5
 8004732:	bf18      	it	ne
 8004734:	42b0      	cmpne	r0, r6
 8004736:	d00d      	beq.n	8004754 <TIM_OC6_SetConfig+0x4c>
 8004738:	f505 4580 	add.w	r5, r5, #16384	@ 0x4000
 800473c:	42a8      	cmp	r0, r5
 800473e:	bf14      	ite	ne
 8004740:	2500      	movne	r5, #0
 8004742:	2501      	moveq	r5, #1
 8004744:	f506 4680 	add.w	r6, r6, #16384	@ 0x4000
 8004748:	42b0      	cmp	r0, r6
 800474a:	d003      	beq.n	8004754 <TIM_OC6_SetConfig+0x4c>
 800474c:	b915      	cbnz	r5, 8004754 <TIM_OC6_SetConfig+0x4c>
 800474e:	4d0a      	ldr	r5, [pc, #40]	@ (8004778 <TIM_OC6_SetConfig+0x70>)
 8004750:	42a8      	cmp	r0, r5
 8004752:	d104      	bne.n	800475e <TIM_OC6_SetConfig+0x56>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8004754:	f424 2480 	bic.w	r4, r4, #262144	@ 0x40000
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8004758:	694d      	ldr	r5, [r1, #20]
 800475a:	ea44 2485 	orr.w	r4, r4, r5, lsl #10
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800475e:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8004760:	6542      	str	r2, [r0, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8004762:	684a      	ldr	r2, [r1, #4]
 8004764:	65c2      	str	r2, [r0, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004766:	6203      	str	r3, [r0, #32]
}
 8004768:	bc70      	pop	{r4, r5, r6}
 800476a:	4770      	bx	lr
 800476c:	feff8fff 	.word	0xfeff8fff
 8004770:	40010000 	.word	0x40010000
 8004774:	40010400 	.word	0x40010400
 8004778:	40014800 	.word	0x40014800

0800477c <TIM_Base_SetConfig>:
{
 800477c:	b470      	push	{r4, r5, r6}
  tmpcr1 = TIMx->CR1;
 800477e:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004780:	4a39      	ldr	r2, [pc, #228]	@ (8004868 <TIM_Base_SetConfig+0xec>)
 8004782:	4290      	cmp	r0, r2
 8004784:	bf14      	ite	ne
 8004786:	2200      	movne	r2, #0
 8004788:	2201      	moveq	r2, #1
 800478a:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
 800478e:	bf14      	ite	ne
 8004790:	4614      	movne	r4, r2
 8004792:	f042 0401 	orreq.w	r4, r2, #1
 8004796:	b9ac      	cbnz	r4, 80047c4 <TIM_Base_SetConfig+0x48>
 8004798:	4d34      	ldr	r5, [pc, #208]	@ (800486c <TIM_Base_SetConfig+0xf0>)
 800479a:	42a8      	cmp	r0, r5
 800479c:	bf14      	ite	ne
 800479e:	2500      	movne	r5, #0
 80047a0:	2501      	moveq	r5, #1
 80047a2:	4e33      	ldr	r6, [pc, #204]	@ (8004870 <TIM_Base_SetConfig+0xf4>)
 80047a4:	42b0      	cmp	r0, r6
 80047a6:	d00d      	beq.n	80047c4 <TIM_Base_SetConfig+0x48>
 80047a8:	b965      	cbnz	r5, 80047c4 <TIM_Base_SetConfig+0x48>
 80047aa:	f105 4580 	add.w	r5, r5, #1073741824	@ 0x40000000
 80047ae:	f505 3582 	add.w	r5, r5, #66560	@ 0x10400
 80047b2:	42a8      	cmp	r0, r5
 80047b4:	bf14      	ite	ne
 80047b6:	2500      	movne	r5, #0
 80047b8:	2501      	moveq	r5, #1
 80047ba:	f506 6600 	add.w	r6, r6, #2048	@ 0x800
 80047be:	42b0      	cmp	r0, r6
 80047c0:	d000      	beq.n	80047c4 <TIM_Base_SetConfig+0x48>
 80047c2:	b11d      	cbz	r5, 80047cc <TIM_Base_SetConfig+0x50>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80047c4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 80047c8:	684d      	ldr	r5, [r1, #4]
 80047ca:	432b      	orrs	r3, r5
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80047cc:	bb14      	cbnz	r4, 8004814 <TIM_Base_SetConfig+0x98>
 80047ce:	4c27      	ldr	r4, [pc, #156]	@ (800486c <TIM_Base_SetConfig+0xf0>)
 80047d0:	42a0      	cmp	r0, r4
 80047d2:	bf14      	ite	ne
 80047d4:	2400      	movne	r4, #0
 80047d6:	2401      	moveq	r4, #1
 80047d8:	4d25      	ldr	r5, [pc, #148]	@ (8004870 <TIM_Base_SetConfig+0xf4>)
 80047da:	42a8      	cmp	r0, r5
 80047dc:	d01a      	beq.n	8004814 <TIM_Base_SetConfig+0x98>
 80047de:	b9cc      	cbnz	r4, 8004814 <TIM_Base_SetConfig+0x98>
 80047e0:	f104 4480 	add.w	r4, r4, #1073741824	@ 0x40000000
 80047e4:	f504 3482 	add.w	r4, r4, #66560	@ 0x10400
 80047e8:	42a0      	cmp	r0, r4
 80047ea:	bf14      	ite	ne
 80047ec:	2400      	movne	r4, #0
 80047ee:	2401      	moveq	r4, #1
 80047f0:	f505 6500 	add.w	r5, r5, #2048	@ 0x800
 80047f4:	42a8      	cmp	r0, r5
 80047f6:	d00d      	beq.n	8004814 <TIM_Base_SetConfig+0x98>
 80047f8:	b964      	cbnz	r4, 8004814 <TIM_Base_SetConfig+0x98>
 80047fa:	4c1e      	ldr	r4, [pc, #120]	@ (8004874 <TIM_Base_SetConfig+0xf8>)
 80047fc:	42a0      	cmp	r0, r4
 80047fe:	bf14      	ite	ne
 8004800:	2400      	movne	r4, #0
 8004802:	2401      	moveq	r4, #1
 8004804:	f505 359a 	add.w	r5, r5, #78848	@ 0x13400
 8004808:	42a8      	cmp	r0, r5
 800480a:	d003      	beq.n	8004814 <TIM_Base_SetConfig+0x98>
 800480c:	b914      	cbnz	r4, 8004814 <TIM_Base_SetConfig+0x98>
 800480e:	4c1a      	ldr	r4, [pc, #104]	@ (8004878 <TIM_Base_SetConfig+0xfc>)
 8004810:	42a0      	cmp	r0, r4
 8004812:	d103      	bne.n	800481c <TIM_Base_SetConfig+0xa0>
    tmpcr1 &= ~TIM_CR1_CKD;
 8004814:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004818:	68cc      	ldr	r4, [r1, #12]
 800481a:	4323      	orrs	r3, r4
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800481c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004820:	694c      	ldr	r4, [r1, #20]
 8004822:	4323      	orrs	r3, r4
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004824:	688c      	ldr	r4, [r1, #8]
 8004826:	62c4      	str	r4, [r0, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8004828:	680c      	ldr	r4, [r1, #0]
 800482a:	6284      	str	r4, [r0, #40]	@ 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800482c:	4c13      	ldr	r4, [pc, #76]	@ (800487c <TIM_Base_SetConfig+0x100>)
 800482e:	42a0      	cmp	r0, r4
 8004830:	bf08      	it	eq
 8004832:	f042 0201 	orreq.w	r2, r2, #1
 8004836:	b962      	cbnz	r2, 8004852 <TIM_Base_SetConfig+0xd6>
 8004838:	4a0e      	ldr	r2, [pc, #56]	@ (8004874 <TIM_Base_SetConfig+0xf8>)
 800483a:	4290      	cmp	r0, r2
 800483c:	bf14      	ite	ne
 800483e:	2200      	movne	r2, #0
 8004840:	2201      	moveq	r2, #1
 8004842:	f504 5470 	add.w	r4, r4, #15360	@ 0x3c00
 8004846:	42a0      	cmp	r0, r4
 8004848:	d003      	beq.n	8004852 <TIM_Base_SetConfig+0xd6>
 800484a:	b912      	cbnz	r2, 8004852 <TIM_Base_SetConfig+0xd6>
 800484c:	4a0a      	ldr	r2, [pc, #40]	@ (8004878 <TIM_Base_SetConfig+0xfc>)
 800484e:	4290      	cmp	r0, r2
 8004850:	d101      	bne.n	8004856 <TIM_Base_SetConfig+0xda>
    TIMx->RCR = Structure->RepetitionCounter;
 8004852:	690a      	ldr	r2, [r1, #16]
 8004854:	6302      	str	r2, [r0, #48]	@ 0x30
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8004856:	6802      	ldr	r2, [r0, #0]
 8004858:	f042 0204 	orr.w	r2, r2, #4
 800485c:	6002      	str	r2, [r0, #0]
  TIMx->EGR = TIM_EGR_UG;
 800485e:	2201      	movs	r2, #1
 8004860:	6142      	str	r2, [r0, #20]
  TIMx->CR1 = tmpcr1;
 8004862:	6003      	str	r3, [r0, #0]
}
 8004864:	bc70      	pop	{r4, r5, r6}
 8004866:	4770      	bx	lr
 8004868:	40010000 	.word	0x40010000
 800486c:	40000800 	.word	0x40000800
 8004870:	40000400 	.word	0x40000400
 8004874:	40014400 	.word	0x40014400
 8004878:	40014800 	.word	0x40014800
 800487c:	40010400 	.word	0x40010400

08004880 <HAL_TIM_PWM_Init>:
  if (htim == NULL)
 8004880:	b360      	cbz	r0, 80048dc <HAL_TIM_PWM_Init+0x5c>
{
 8004882:	b510      	push	{r4, lr}
 8004884:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 8004886:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 800488a:	b313      	cbz	r3, 80048d2 <HAL_TIM_PWM_Init+0x52>
  htim->State = HAL_TIM_STATE_BUSY;
 800488c:	2302      	movs	r3, #2
 800488e:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004892:	4621      	mov	r1, r4
 8004894:	f851 0b04 	ldr.w	r0, [r1], #4
 8004898:	f7ff ff70 	bl	800477c <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800489c:	2301      	movs	r3, #1
 800489e:	f884 3048 	strb.w	r3, [r4, #72]	@ 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80048a2:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 80048a6:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 80048aa:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 80048ae:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
 80048b2:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80048b6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80048ba:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 80048be:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
 80048c2:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
 80048c6:	f884 3047 	strb.w	r3, [r4, #71]	@ 0x47
  htim->State = HAL_TIM_STATE_READY;
 80048ca:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  return HAL_OK;
 80048ce:	2000      	movs	r0, #0
}
 80048d0:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 80048d2:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
    HAL_TIM_PWM_MspInit(htim);
 80048d6:	f7fc ff0d 	bl	80016f4 <HAL_TIM_PWM_MspInit>
 80048da:	e7d7      	b.n	800488c <HAL_TIM_PWM_Init+0xc>
    return HAL_ERROR;
 80048dc:	2001      	movs	r0, #1
}
 80048de:	4770      	bx	lr

080048e0 <TIM_OC2_SetConfig>:
{
 80048e0:	b470      	push	{r4, r5, r6}
  tmpccer = TIMx->CCER;
 80048e2:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80048e4:	6a02      	ldr	r2, [r0, #32]
 80048e6:	f022 0210 	bic.w	r2, r2, #16
 80048ea:	6202      	str	r2, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 80048ec:	6845      	ldr	r5, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 80048ee:	6984      	ldr	r4, [r0, #24]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80048f0:	4e1a      	ldr	r6, [pc, #104]	@ (800495c <TIM_OC2_SetConfig+0x7c>)
 80048f2:	4026      	ands	r6, r4
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80048f4:	680c      	ldr	r4, [r1, #0]
 80048f6:	ea46 2604 	orr.w	r6, r6, r4, lsl #8
  tmpccer &= ~TIM_CCER_CC2P;
 80048fa:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80048fe:	688a      	ldr	r2, [r1, #8]
 8004900:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004904:	4a16      	ldr	r2, [pc, #88]	@ (8004960 <TIM_OC2_SetConfig+0x80>)
 8004906:	4c17      	ldr	r4, [pc, #92]	@ (8004964 <TIM_OC2_SetConfig+0x84>)
 8004908:	42a0      	cmp	r0, r4
 800490a:	bf18      	it	ne
 800490c:	4290      	cmpne	r0, r2
 800490e:	bf0c      	ite	eq
 8004910:	2201      	moveq	r2, #1
 8004912:	2200      	movne	r2, #0
 8004914:	d106      	bne.n	8004924 <TIM_OC2_SetConfig+0x44>
    tmpccer &= ~TIM_CCER_CC2NP;
 8004916:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800491a:	68cc      	ldr	r4, [r1, #12]
 800491c:	ea43 1304 	orr.w	r3, r3, r4, lsl #4
    tmpccer &= ~TIM_CCER_CC2NE;
 8004920:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004924:	b95a      	cbnz	r2, 800493e <TIM_OC2_SetConfig+0x5e>
 8004926:	4a10      	ldr	r2, [pc, #64]	@ (8004968 <TIM_OC2_SetConfig+0x88>)
 8004928:	4290      	cmp	r0, r2
 800492a:	bf14      	ite	ne
 800492c:	2200      	movne	r2, #0
 800492e:	2201      	moveq	r2, #1
 8004930:	4c0e      	ldr	r4, [pc, #56]	@ (800496c <TIM_OC2_SetConfig+0x8c>)
 8004932:	42a0      	cmp	r0, r4
 8004934:	d003      	beq.n	800493e <TIM_OC2_SetConfig+0x5e>
 8004936:	b912      	cbnz	r2, 800493e <TIM_OC2_SetConfig+0x5e>
 8004938:	4a0d      	ldr	r2, [pc, #52]	@ (8004970 <TIM_OC2_SetConfig+0x90>)
 800493a:	4290      	cmp	r0, r2
 800493c:	d107      	bne.n	800494e <TIM_OC2_SetConfig+0x6e>
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800493e:	f425 6c40 	bic.w	ip, r5, #3072	@ 0xc00
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004942:	694a      	ldr	r2, [r1, #20]
 8004944:	ea4c 0c82 	orr.w	ip, ip, r2, lsl #2
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004948:	698a      	ldr	r2, [r1, #24]
 800494a:	ea4c 0582 	orr.w	r5, ip, r2, lsl #2
  TIMx->CR2 = tmpcr2;
 800494e:	6045      	str	r5, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 8004950:	6186      	str	r6, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 8004952:	684a      	ldr	r2, [r1, #4]
 8004954:	6382      	str	r2, [r0, #56]	@ 0x38
  TIMx->CCER = tmpccer;
 8004956:	6203      	str	r3, [r0, #32]
}
 8004958:	bc70      	pop	{r4, r5, r6}
 800495a:	4770      	bx	lr
 800495c:	feff8cff 	.word	0xfeff8cff
 8004960:	40010000 	.word	0x40010000
 8004964:	40010400 	.word	0x40010400
 8004968:	40014400 	.word	0x40014400
 800496c:	40014000 	.word	0x40014000
 8004970:	40014800 	.word	0x40014800

08004974 <HAL_TIM_PWM_ConfigChannel>:
{
 8004974:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 8004976:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 800497a:	2b01      	cmp	r3, #1
 800497c:	f000 8095 	beq.w	8004aaa <HAL_TIM_PWM_ConfigChannel+0x136>
 8004980:	4604      	mov	r4, r0
 8004982:	460d      	mov	r5, r1
 8004984:	2301      	movs	r3, #1
 8004986:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
  switch (Channel)
 800498a:	2a14      	cmp	r2, #20
 800498c:	f200 8088 	bhi.w	8004aa0 <HAL_TIM_PWM_ConfigChannel+0x12c>
 8004990:	e8df f002 	tbb	[pc, r2]
 8004994:	8686860b 	.word	0x8686860b
 8004998:	8686861f 	.word	0x8686861f
 800499c:	86868634 	.word	0x86868634
 80049a0:	86868648 	.word	0x86868648
 80049a4:	8686865d 	.word	0x8686865d
 80049a8:	71          	.byte	0x71
 80049a9:	00          	.byte	0x00
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80049aa:	6800      	ldr	r0, [r0, #0]
 80049ac:	f7ff fd9c 	bl	80044e8 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80049b0:	6822      	ldr	r2, [r4, #0]
 80049b2:	6993      	ldr	r3, [r2, #24]
 80049b4:	f043 0308 	orr.w	r3, r3, #8
 80049b8:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80049ba:	6822      	ldr	r2, [r4, #0]
 80049bc:	6993      	ldr	r3, [r2, #24]
 80049be:	f023 0304 	bic.w	r3, r3, #4
 80049c2:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80049c4:	6822      	ldr	r2, [r4, #0]
 80049c6:	6993      	ldr	r3, [r2, #24]
 80049c8:	6929      	ldr	r1, [r5, #16]
 80049ca:	430b      	orrs	r3, r1
 80049cc:	6193      	str	r3, [r2, #24]
  HAL_StatusTypeDef status = HAL_OK;
 80049ce:	2000      	movs	r0, #0
      break;
 80049d0:	e067      	b.n	8004aa2 <HAL_TIM_PWM_ConfigChannel+0x12e>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80049d2:	6800      	ldr	r0, [r0, #0]
 80049d4:	f7ff ff84 	bl	80048e0 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80049d8:	6822      	ldr	r2, [r4, #0]
 80049da:	6993      	ldr	r3, [r2, #24]
 80049dc:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80049e0:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80049e2:	6822      	ldr	r2, [r4, #0]
 80049e4:	6993      	ldr	r3, [r2, #24]
 80049e6:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80049ea:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80049ec:	6822      	ldr	r2, [r4, #0]
 80049ee:	6993      	ldr	r3, [r2, #24]
 80049f0:	6929      	ldr	r1, [r5, #16]
 80049f2:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80049f6:	6193      	str	r3, [r2, #24]
  HAL_StatusTypeDef status = HAL_OK;
 80049f8:	2000      	movs	r0, #0
      break;
 80049fa:	e052      	b.n	8004aa2 <HAL_TIM_PWM_ConfigChannel+0x12e>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80049fc:	6800      	ldr	r0, [r0, #0]
 80049fe:	f7ff fdc5 	bl	800458c <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004a02:	6822      	ldr	r2, [r4, #0]
 8004a04:	69d3      	ldr	r3, [r2, #28]
 8004a06:	f043 0308 	orr.w	r3, r3, #8
 8004a0a:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004a0c:	6822      	ldr	r2, [r4, #0]
 8004a0e:	69d3      	ldr	r3, [r2, #28]
 8004a10:	f023 0304 	bic.w	r3, r3, #4
 8004a14:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004a16:	6822      	ldr	r2, [r4, #0]
 8004a18:	69d3      	ldr	r3, [r2, #28]
 8004a1a:	6929      	ldr	r1, [r5, #16]
 8004a1c:	430b      	orrs	r3, r1
 8004a1e:	61d3      	str	r3, [r2, #28]
  HAL_StatusTypeDef status = HAL_OK;
 8004a20:	2000      	movs	r0, #0
      break;
 8004a22:	e03e      	b.n	8004aa2 <HAL_TIM_PWM_ConfigChannel+0x12e>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004a24:	6800      	ldr	r0, [r0, #0]
 8004a26:	f7ff fdfb 	bl	8004620 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004a2a:	6822      	ldr	r2, [r4, #0]
 8004a2c:	69d3      	ldr	r3, [r2, #28]
 8004a2e:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8004a32:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004a34:	6822      	ldr	r2, [r4, #0]
 8004a36:	69d3      	ldr	r3, [r2, #28]
 8004a38:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004a3c:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004a3e:	6822      	ldr	r2, [r4, #0]
 8004a40:	69d3      	ldr	r3, [r2, #28]
 8004a42:	6929      	ldr	r1, [r5, #16]
 8004a44:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8004a48:	61d3      	str	r3, [r2, #28]
  HAL_StatusTypeDef status = HAL_OK;
 8004a4a:	2000      	movs	r0, #0
      break;
 8004a4c:	e029      	b.n	8004aa2 <HAL_TIM_PWM_ConfigChannel+0x12e>
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8004a4e:	6800      	ldr	r0, [r0, #0]
 8004a50:	f7ff fe20 	bl	8004694 <TIM_OC5_SetConfig>
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8004a54:	6822      	ldr	r2, [r4, #0]
 8004a56:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 8004a58:	f043 0308 	orr.w	r3, r3, #8
 8004a5c:	6553      	str	r3, [r2, #84]	@ 0x54
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8004a5e:	6822      	ldr	r2, [r4, #0]
 8004a60:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 8004a62:	f023 0304 	bic.w	r3, r3, #4
 8004a66:	6553      	str	r3, [r2, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8004a68:	6822      	ldr	r2, [r4, #0]
 8004a6a:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 8004a6c:	6929      	ldr	r1, [r5, #16]
 8004a6e:	430b      	orrs	r3, r1
 8004a70:	6553      	str	r3, [r2, #84]	@ 0x54
  HAL_StatusTypeDef status = HAL_OK;
 8004a72:	2000      	movs	r0, #0
      break;
 8004a74:	e015      	b.n	8004aa2 <HAL_TIM_PWM_ConfigChannel+0x12e>
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8004a76:	6800      	ldr	r0, [r0, #0]
 8004a78:	f7ff fe46 	bl	8004708 <TIM_OC6_SetConfig>
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8004a7c:	6822      	ldr	r2, [r4, #0]
 8004a7e:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 8004a80:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8004a84:	6553      	str	r3, [r2, #84]	@ 0x54
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8004a86:	6822      	ldr	r2, [r4, #0]
 8004a88:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 8004a8a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004a8e:	6553      	str	r3, [r2, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8004a90:	6822      	ldr	r2, [r4, #0]
 8004a92:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 8004a94:	6929      	ldr	r1, [r5, #16]
 8004a96:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8004a9a:	6553      	str	r3, [r2, #84]	@ 0x54
  HAL_StatusTypeDef status = HAL_OK;
 8004a9c:	2000      	movs	r0, #0
      break;
 8004a9e:	e000      	b.n	8004aa2 <HAL_TIM_PWM_ConfigChannel+0x12e>
  switch (Channel)
 8004aa0:	2001      	movs	r0, #1
  __HAL_UNLOCK(htim);
 8004aa2:	2300      	movs	r3, #0
 8004aa4:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
}
 8004aa8:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(htim);
 8004aaa:	2002      	movs	r0, #2
 8004aac:	e7fc      	b.n	8004aa8 <HAL_TIM_PWM_ConfigChannel+0x134>
	...

08004ab0 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004ab0:	f890 203c 	ldrb.w	r2, [r0, #60]	@ 0x3c
 8004ab4:	2a01      	cmp	r2, #1
 8004ab6:	d045      	beq.n	8004b44 <HAL_TIMEx_MasterConfigSynchronization+0x94>
{
 8004ab8:	b470      	push	{r4, r5, r6}
 8004aba:	4603      	mov	r3, r0
  __HAL_LOCK(htim);
 8004abc:	2201      	movs	r2, #1
 8004abe:	f880 203c 	strb.w	r2, [r0, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004ac2:	2202      	movs	r2, #2
 8004ac4:	f880 203d 	strb.w	r2, [r0, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004ac8:	6802      	ldr	r2, [r0, #0]
 8004aca:	6850      	ldr	r0, [r2, #4]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004acc:	6894      	ldr	r4, [r2, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004ace:	4e1e      	ldr	r6, [pc, #120]	@ (8004b48 <HAL_TIMEx_MasterConfigSynchronization+0x98>)
 8004ad0:	4d1e      	ldr	r5, [pc, #120]	@ (8004b4c <HAL_TIMEx_MasterConfigSynchronization+0x9c>)
 8004ad2:	42aa      	cmp	r2, r5
 8004ad4:	bf18      	it	ne
 8004ad6:	42b2      	cmpne	r2, r6
 8004ad8:	d103      	bne.n	8004ae2 <HAL_TIMEx_MasterConfigSynchronization+0x32>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8004ada:	f420 0070 	bic.w	r0, r0, #15728640	@ 0xf00000
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8004ade:	684d      	ldr	r5, [r1, #4]
 8004ae0:	4328      	orrs	r0, r5
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004ae2:	f020 0070 	bic.w	r0, r0, #112	@ 0x70
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004ae6:	680d      	ldr	r5, [r1, #0]
 8004ae8:	4328      	orrs	r0, r5

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004aea:	6050      	str	r0, [r2, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004aec:	681a      	ldr	r2, [r3, #0]
 8004aee:	4816      	ldr	r0, [pc, #88]	@ (8004b48 <HAL_TIMEx_MasterConfigSynchronization+0x98>)
 8004af0:	f1b2 4f80 	cmp.w	r2, #1073741824	@ 0x40000000
 8004af4:	bf18      	it	ne
 8004af6:	4282      	cmpne	r2, r0
 8004af8:	d017      	beq.n	8004b2a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004afa:	f5a0 407c 	sub.w	r0, r0, #64512	@ 0xfc00
 8004afe:	4282      	cmp	r2, r0
 8004b00:	d013      	beq.n	8004b2a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004b02:	f500 6080 	add.w	r0, r0, #1024	@ 0x400
 8004b06:	4282      	cmp	r2, r0
 8004b08:	d00f      	beq.n	8004b2a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004b0a:	f500 6080 	add.w	r0, r0, #1024	@ 0x400
 8004b0e:	4282      	cmp	r2, r0
 8004b10:	d00b      	beq.n	8004b2a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004b12:	f500 4078 	add.w	r0, r0, #63488	@ 0xf800
 8004b16:	4282      	cmp	r2, r0
 8004b18:	d007      	beq.n	8004b2a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004b1a:	f5a0 406c 	sub.w	r0, r0, #60416	@ 0xec00
 8004b1e:	4282      	cmp	r2, r0
 8004b20:	d003      	beq.n	8004b2a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004b22:	f500 3094 	add.w	r0, r0, #75776	@ 0x12800
 8004b26:	4282      	cmp	r2, r0
 8004b28:	d104      	bne.n	8004b34 <HAL_TIMEx_MasterConfigSynchronization+0x84>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004b2a:	f024 0480 	bic.w	r4, r4, #128	@ 0x80
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004b2e:	6889      	ldr	r1, [r1, #8]
 8004b30:	4321      	orrs	r1, r4

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004b32:	6091      	str	r1, [r2, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004b34:	2201      	movs	r2, #1
 8004b36:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004b3a:	2000      	movs	r0, #0
 8004b3c:	f883 003c 	strb.w	r0, [r3, #60]	@ 0x3c

  return HAL_OK;
}
 8004b40:	bc70      	pop	{r4, r5, r6}
 8004b42:	4770      	bx	lr
  __HAL_LOCK(htim);
 8004b44:	2002      	movs	r0, #2
}
 8004b46:	4770      	bx	lr
 8004b48:	40010000 	.word	0x40010000
 8004b4c:	40010400 	.word	0x40010400

08004b50 <HAL_TIMEx_ConfigBreakDeadTime>:
#if defined(TIM_BDTR_BKBID)
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));
#endif /* TIM_BDTR_BKBID */

  /* Check input state */
  __HAL_LOCK(htim);
 8004b50:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 8004b54:	2b01      	cmp	r3, #1
 8004b56:	d03c      	beq.n	8004bd2 <HAL_TIMEx_ConfigBreakDeadTime+0x82>
{
 8004b58:	b430      	push	{r4, r5}
 8004b5a:	4602      	mov	r2, r0
  __HAL_LOCK(htim);
 8004b5c:	2301      	movs	r3, #1
 8004b5e:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8004b62:	68cb      	ldr	r3, [r1, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8004b64:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004b68:	6888      	ldr	r0, [r1, #8]
 8004b6a:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8004b6c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004b70:	6848      	ldr	r0, [r1, #4]
 8004b72:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8004b74:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004b78:	6808      	ldr	r0, [r1, #0]
 8004b7a:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8004b7c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004b80:	6908      	ldr	r0, [r1, #16]
 8004b82:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8004b84:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004b88:	6948      	ldr	r0, [r1, #20]
 8004b8a:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8004b8c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004b90:	6a88      	ldr	r0, [r1, #40]	@ 0x28
 8004b92:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8004b94:	f423 2370 	bic.w	r3, r3, #983040	@ 0xf0000
 8004b98:	6988      	ldr	r0, [r1, #24]
 8004b9a:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
#if defined(TIM_BDTR_BKBID)
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
#endif /* TIM_BDTR_BKBID */

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8004b9e:	6810      	ldr	r0, [r2, #0]
 8004ba0:	4d0d      	ldr	r5, [pc, #52]	@ (8004bd8 <HAL_TIMEx_ConfigBreakDeadTime+0x88>)
 8004ba2:	4c0e      	ldr	r4, [pc, #56]	@ (8004bdc <HAL_TIMEx_ConfigBreakDeadTime+0x8c>)
 8004ba4:	42a0      	cmp	r0, r4
 8004ba6:	bf18      	it	ne
 8004ba8:	42a8      	cmpne	r0, r5
 8004baa:	d10c      	bne.n	8004bc6 <HAL_TIMEx_ConfigBreakDeadTime+0x76>
#if defined(TIM_BDTR_BKBID)
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));
#endif /* TIM_BDTR_BKBID */

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8004bac:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8004bb0:	6a4c      	ldr	r4, [r1, #36]	@ 0x24
 8004bb2:	ea43 5304 	orr.w	r3, r3, r4, lsl #20
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8004bb6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004bba:	69cc      	ldr	r4, [r1, #28]
 8004bbc:	4323      	orrs	r3, r4
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8004bbe:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8004bc2:	6a09      	ldr	r1, [r1, #32]
 8004bc4:	430b      	orrs	r3, r1
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
#endif /* TIM_BDTR_BKBID */
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8004bc6:	6443      	str	r3, [r0, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8004bc8:	2000      	movs	r0, #0
 8004bca:	f882 003c 	strb.w	r0, [r2, #60]	@ 0x3c

  return HAL_OK;
}
 8004bce:	bc30      	pop	{r4, r5}
 8004bd0:	4770      	bx	lr
  __HAL_LOCK(htim);
 8004bd2:	2002      	movs	r0, #2
}
 8004bd4:	4770      	bx	lr
 8004bd6:	bf00      	nop
 8004bd8:	40010000 	.word	0x40010000
 8004bdc:	40010400 	.word	0x40010400

08004be0 <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8004be0:	6802      	ldr	r2, [r0, #0]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004be2:	e852 3f00 	ldrex	r3, [r2]
 8004be6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004bea:	e842 3100 	strex	r1, r3, [r2]
 8004bee:	2900      	cmp	r1, #0
 8004bf0:	d1f6      	bne.n	8004be0 <UART_EndRxTransfer>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8004bf2:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004bf4:	f102 0308 	add.w	r3, r2, #8
 8004bf8:	e853 1f00 	ldrex	r1, [r3]
 8004bfc:	4b0d      	ldr	r3, [pc, #52]	@ (8004c34 <UART_EndRxTransfer+0x54>)
 8004bfe:	400b      	ands	r3, r1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c00:	3208      	adds	r2, #8
 8004c02:	e842 3100 	strex	r1, r3, [r2]
 8004c06:	2900      	cmp	r1, #0
 8004c08:	d1f3      	bne.n	8004bf2 <UART_EndRxTransfer+0x12>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004c0a:	6ec3      	ldr	r3, [r0, #108]	@ 0x6c
 8004c0c:	2b01      	cmp	r3, #1
 8004c0e:	d006      	beq.n	8004c1e <UART_EndRxTransfer+0x3e>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004c10:	2320      	movs	r3, #32
 8004c12:	f8c0 308c 	str.w	r3, [r0, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004c16:	2300      	movs	r3, #0
 8004c18:	66c3      	str	r3, [r0, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004c1a:	6743      	str	r3, [r0, #116]	@ 0x74
}
 8004c1c:	4770      	bx	lr
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004c1e:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c20:	e852 3f00 	ldrex	r3, [r2]
 8004c24:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c28:	e842 3100 	strex	r1, r3, [r2]
 8004c2c:	2900      	cmp	r1, #0
 8004c2e:	d1f6      	bne.n	8004c1e <UART_EndRxTransfer+0x3e>
 8004c30:	e7ee      	b.n	8004c10 <UART_EndRxTransfer+0x30>
 8004c32:	bf00      	nop
 8004c34:	effffffe 	.word	0xeffffffe

08004c38 <UART_SetConfig>:
{
 8004c38:	b570      	push	{r4, r5, r6, lr}
 8004c3a:	b086      	sub	sp, #24
 8004c3c:	4604      	mov	r4, r0
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004c3e:	6883      	ldr	r3, [r0, #8]
 8004c40:	6902      	ldr	r2, [r0, #16]
 8004c42:	4313      	orrs	r3, r2
 8004c44:	6942      	ldr	r2, [r0, #20]
 8004c46:	4313      	orrs	r3, r2
 8004c48:	69c2      	ldr	r2, [r0, #28]
 8004c4a:	4313      	orrs	r3, r2
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004c4c:	6801      	ldr	r1, [r0, #0]
 8004c4e:	6808      	ldr	r0, [r1, #0]
 8004c50:	4a88      	ldr	r2, [pc, #544]	@ (8004e74 <UART_SetConfig+0x23c>)
 8004c52:	4002      	ands	r2, r0
 8004c54:	431a      	orrs	r2, r3
 8004c56:	600a      	str	r2, [r1, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004c58:	6822      	ldr	r2, [r4, #0]
 8004c5a:	6853      	ldr	r3, [r2, #4]
 8004c5c:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8004c60:	68e1      	ldr	r1, [r4, #12]
 8004c62:	430b      	orrs	r3, r1
 8004c64:	6053      	str	r3, [r2, #4]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004c66:	69a1      	ldr	r1, [r4, #24]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004c68:	6822      	ldr	r2, [r4, #0]
 8004c6a:	4b83      	ldr	r3, [pc, #524]	@ (8004e78 <UART_SetConfig+0x240>)
 8004c6c:	429a      	cmp	r2, r3
 8004c6e:	d001      	beq.n	8004c74 <UART_SetConfig+0x3c>
    tmpreg |= huart->Init.OneBitSampling;
 8004c70:	6a23      	ldr	r3, [r4, #32]
 8004c72:	4319      	orrs	r1, r3
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004c74:	6890      	ldr	r0, [r2, #8]
 8004c76:	4b81      	ldr	r3, [pc, #516]	@ (8004e7c <UART_SetConfig+0x244>)
 8004c78:	4003      	ands	r3, r0
 8004c7a:	430b      	orrs	r3, r1
 8004c7c:	6093      	str	r3, [r2, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8004c7e:	6822      	ldr	r2, [r4, #0]
 8004c80:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8004c82:	f023 030f 	bic.w	r3, r3, #15
 8004c86:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8004c88:	430b      	orrs	r3, r1
 8004c8a:	62d3      	str	r3, [r2, #44]	@ 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004c8c:	6823      	ldr	r3, [r4, #0]
 8004c8e:	4a7c      	ldr	r2, [pc, #496]	@ (8004e80 <UART_SetConfig+0x248>)
 8004c90:	4293      	cmp	r3, r2
 8004c92:	d021      	beq.n	8004cd8 <UART_SetConfig+0xa0>
 8004c94:	4a7b      	ldr	r2, [pc, #492]	@ (8004e84 <UART_SetConfig+0x24c>)
 8004c96:	4293      	cmp	r3, r2
 8004c98:	f000 808c 	beq.w	8004db4 <UART_SetConfig+0x17c>
 8004c9c:	4a7a      	ldr	r2, [pc, #488]	@ (8004e88 <UART_SetConfig+0x250>)
 8004c9e:	4293      	cmp	r3, r2
 8004ca0:	f000 80a2 	beq.w	8004de8 <UART_SetConfig+0x1b0>
 8004ca4:	4a79      	ldr	r2, [pc, #484]	@ (8004e8c <UART_SetConfig+0x254>)
 8004ca6:	4293      	cmp	r3, r2
 8004ca8:	f000 80b5 	beq.w	8004e16 <UART_SetConfig+0x1de>
 8004cac:	4a78      	ldr	r2, [pc, #480]	@ (8004e90 <UART_SetConfig+0x258>)
 8004cae:	4293      	cmp	r3, r2
 8004cb0:	f000 80c8 	beq.w	8004e44 <UART_SetConfig+0x20c>
 8004cb4:	4a77      	ldr	r2, [pc, #476]	@ (8004e94 <UART_SetConfig+0x25c>)
 8004cb6:	4293      	cmp	r3, r2
 8004cb8:	f000 80f4 	beq.w	8004ea4 <UART_SetConfig+0x26c>
 8004cbc:	4a76      	ldr	r2, [pc, #472]	@ (8004e98 <UART_SetConfig+0x260>)
 8004cbe:	4293      	cmp	r3, r2
 8004cc0:	f000 8119 	beq.w	8004ef6 <UART_SetConfig+0x2be>
 8004cc4:	4a75      	ldr	r2, [pc, #468]	@ (8004e9c <UART_SetConfig+0x264>)
 8004cc6:	4293      	cmp	r3, r2
 8004cc8:	f000 812c 	beq.w	8004f24 <UART_SetConfig+0x2ec>
 8004ccc:	4a6a      	ldr	r2, [pc, #424]	@ (8004e78 <UART_SetConfig+0x240>)
 8004cce:	4293      	cmp	r3, r2
 8004cd0:	f000 813f 	beq.w	8004f52 <UART_SetConfig+0x31a>
 8004cd4:	2280      	movs	r2, #128	@ 0x80
 8004cd6:	e03b      	b.n	8004d50 <UART_SetConfig+0x118>
 8004cd8:	4a71      	ldr	r2, [pc, #452]	@ (8004ea0 <UART_SetConfig+0x268>)
 8004cda:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8004cdc:	f002 0238 	and.w	r2, r2, #56	@ 0x38
 8004ce0:	2a28      	cmp	r2, #40	@ 0x28
 8004ce2:	d834      	bhi.n	8004d4e <UART_SetConfig+0x116>
 8004ce4:	e8df f012 	tbh	[pc, r2, lsl #1]
 8004ce8:	00330029 	.word	0x00330029
 8004cec:	00330033 	.word	0x00330033
 8004cf0:	00330033 	.word	0x00330033
 8004cf4:	00330033 	.word	0x00330033
 8004cf8:	0033014d 	.word	0x0033014d
 8004cfc:	00330033 	.word	0x00330033
 8004d00:	00330033 	.word	0x00330033
 8004d04:	00330033 	.word	0x00330033
 8004d08:	0033002b 	.word	0x0033002b
 8004d0c:	00330033 	.word	0x00330033
 8004d10:	00330033 	.word	0x00330033
 8004d14:	00330033 	.word	0x00330033
 8004d18:	0033002d 	.word	0x0033002d
 8004d1c:	00330033 	.word	0x00330033
 8004d20:	00330033 	.word	0x00330033
 8004d24:	00330033 	.word	0x00330033
 8004d28:	0033002f 	.word	0x0033002f
 8004d2c:	00330033 	.word	0x00330033
 8004d30:	00330033 	.word	0x00330033
 8004d34:	00330033 	.word	0x00330033
 8004d38:	0031      	.short	0x0031
 8004d3a:	2201      	movs	r2, #1
 8004d3c:	e008      	b.n	8004d50 <UART_SetConfig+0x118>
 8004d3e:	2208      	movs	r2, #8
 8004d40:	e006      	b.n	8004d50 <UART_SetConfig+0x118>
 8004d42:	2210      	movs	r2, #16
 8004d44:	e004      	b.n	8004d50 <UART_SetConfig+0x118>
 8004d46:	2220      	movs	r2, #32
 8004d48:	e002      	b.n	8004d50 <UART_SetConfig+0x118>
 8004d4a:	2240      	movs	r2, #64	@ 0x40
 8004d4c:	e000      	b.n	8004d50 <UART_SetConfig+0x118>
 8004d4e:	2280      	movs	r2, #128	@ 0x80
  if (UART_INSTANCE_LOWPOWER(huart))
 8004d50:	4949      	ldr	r1, [pc, #292]	@ (8004e78 <UART_SetConfig+0x240>)
 8004d52:	428b      	cmp	r3, r1
 8004d54:	f000 8127 	beq.w	8004fa6 <UART_SetConfig+0x36e>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004d58:	69e0      	ldr	r0, [r4, #28]
 8004d5a:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 8004d5e:	f000 81a7 	beq.w	80050b0 <UART_SetConfig+0x478>
    switch (clocksource)
 8004d62:	2a20      	cmp	r2, #32
 8004d64:	f200 81ff 	bhi.w	8005166 <UART_SetConfig+0x52e>
 8004d68:	2a20      	cmp	r2, #32
 8004d6a:	f200 8249 	bhi.w	8005200 <UART_SetConfig+0x5c8>
 8004d6e:	e8df f012 	tbh	[pc, r2, lsl #1]
 8004d72:	0216      	.short	0x0216
 8004d74:	0247021c 	.word	0x0247021c
 8004d78:	021f0247 	.word	0x021f0247
 8004d7c:	02470247 	.word	0x02470247
 8004d80:	02240247 	.word	0x02240247
 8004d84:	02470247 	.word	0x02470247
 8004d88:	02470247 	.word	0x02470247
 8004d8c:	02470247 	.word	0x02470247
 8004d90:	02290247 	.word	0x02290247
 8004d94:	02470247 	.word	0x02470247
 8004d98:	02470247 	.word	0x02470247
 8004d9c:	02470247 	.word	0x02470247
 8004da0:	02470247 	.word	0x02470247
 8004da4:	02470247 	.word	0x02470247
 8004da8:	02470247 	.word	0x02470247
 8004dac:	02470247 	.word	0x02470247
 8004db0:	02350247 	.word	0x02350247
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004db4:	4a3a      	ldr	r2, [pc, #232]	@ (8004ea0 <UART_SetConfig+0x268>)
 8004db6:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8004db8:	f002 0207 	and.w	r2, r2, #7
 8004dbc:	2a05      	cmp	r2, #5
 8004dbe:	d811      	bhi.n	8004de4 <UART_SetConfig+0x1ac>
 8004dc0:	e8df f012 	tbh	[pc, r2, lsl #1]
 8004dc4:	00e10006 	.word	0x00e10006
 8004dc8:	000a0008 	.word	0x000a0008
 8004dcc:	000e000c 	.word	0x000e000c
 8004dd0:	2200      	movs	r2, #0
 8004dd2:	e7bd      	b.n	8004d50 <UART_SetConfig+0x118>
 8004dd4:	2208      	movs	r2, #8
 8004dd6:	e7bb      	b.n	8004d50 <UART_SetConfig+0x118>
 8004dd8:	2210      	movs	r2, #16
 8004dda:	e7b9      	b.n	8004d50 <UART_SetConfig+0x118>
 8004ddc:	2220      	movs	r2, #32
 8004dde:	e7b7      	b.n	8004d50 <UART_SetConfig+0x118>
 8004de0:	2240      	movs	r2, #64	@ 0x40
 8004de2:	e7b5      	b.n	8004d50 <UART_SetConfig+0x118>
 8004de4:	2280      	movs	r2, #128	@ 0x80
 8004de6:	e7b3      	b.n	8004d50 <UART_SetConfig+0x118>
 8004de8:	4a2d      	ldr	r2, [pc, #180]	@ (8004ea0 <UART_SetConfig+0x268>)
 8004dea:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8004dec:	f002 0207 	and.w	r2, r2, #7
 8004df0:	2a05      	cmp	r2, #5
 8004df2:	d80e      	bhi.n	8004e12 <UART_SetConfig+0x1da>
 8004df4:	e8df f002 	tbb	[pc, r2]
 8004df8:	0705c903 	.word	0x0705c903
 8004dfc:	0b09      	.short	0x0b09
 8004dfe:	2200      	movs	r2, #0
 8004e00:	e7a6      	b.n	8004d50 <UART_SetConfig+0x118>
 8004e02:	2208      	movs	r2, #8
 8004e04:	e7a4      	b.n	8004d50 <UART_SetConfig+0x118>
 8004e06:	2210      	movs	r2, #16
 8004e08:	e7a2      	b.n	8004d50 <UART_SetConfig+0x118>
 8004e0a:	2220      	movs	r2, #32
 8004e0c:	e7a0      	b.n	8004d50 <UART_SetConfig+0x118>
 8004e0e:	2240      	movs	r2, #64	@ 0x40
 8004e10:	e79e      	b.n	8004d50 <UART_SetConfig+0x118>
 8004e12:	2280      	movs	r2, #128	@ 0x80
 8004e14:	e79c      	b.n	8004d50 <UART_SetConfig+0x118>
 8004e16:	4a22      	ldr	r2, [pc, #136]	@ (8004ea0 <UART_SetConfig+0x268>)
 8004e18:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8004e1a:	f002 0207 	and.w	r2, r2, #7
 8004e1e:	2a05      	cmp	r2, #5
 8004e20:	d80e      	bhi.n	8004e40 <UART_SetConfig+0x208>
 8004e22:	e8df f002 	tbb	[pc, r2]
 8004e26:	b403      	.short	0xb403
 8004e28:	0b090705 	.word	0x0b090705
 8004e2c:	2200      	movs	r2, #0
 8004e2e:	e78f      	b.n	8004d50 <UART_SetConfig+0x118>
 8004e30:	2208      	movs	r2, #8
 8004e32:	e78d      	b.n	8004d50 <UART_SetConfig+0x118>
 8004e34:	2210      	movs	r2, #16
 8004e36:	e78b      	b.n	8004d50 <UART_SetConfig+0x118>
 8004e38:	2220      	movs	r2, #32
 8004e3a:	e789      	b.n	8004d50 <UART_SetConfig+0x118>
 8004e3c:	2240      	movs	r2, #64	@ 0x40
 8004e3e:	e787      	b.n	8004d50 <UART_SetConfig+0x118>
 8004e40:	2280      	movs	r2, #128	@ 0x80
 8004e42:	e785      	b.n	8004d50 <UART_SetConfig+0x118>
 8004e44:	4a16      	ldr	r2, [pc, #88]	@ (8004ea0 <UART_SetConfig+0x268>)
 8004e46:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8004e48:	f002 0207 	and.w	r2, r2, #7
 8004e4c:	2a05      	cmp	r2, #5
 8004e4e:	d80e      	bhi.n	8004e6e <UART_SetConfig+0x236>
 8004e50:	e8df f002 	tbb	[pc, r2]
 8004e54:	07059f03 	.word	0x07059f03
 8004e58:	0b09      	.short	0x0b09
 8004e5a:	2200      	movs	r2, #0
 8004e5c:	e778      	b.n	8004d50 <UART_SetConfig+0x118>
 8004e5e:	2208      	movs	r2, #8
 8004e60:	e776      	b.n	8004d50 <UART_SetConfig+0x118>
 8004e62:	2210      	movs	r2, #16
 8004e64:	e774      	b.n	8004d50 <UART_SetConfig+0x118>
 8004e66:	2220      	movs	r2, #32
 8004e68:	e772      	b.n	8004d50 <UART_SetConfig+0x118>
 8004e6a:	2240      	movs	r2, #64	@ 0x40
 8004e6c:	e770      	b.n	8004d50 <UART_SetConfig+0x118>
 8004e6e:	2280      	movs	r2, #128	@ 0x80
 8004e70:	e76e      	b.n	8004d50 <UART_SetConfig+0x118>
 8004e72:	bf00      	nop
 8004e74:	cfff69f3 	.word	0xcfff69f3
 8004e78:	58000c00 	.word	0x58000c00
 8004e7c:	11fff4ff 	.word	0x11fff4ff
 8004e80:	40011000 	.word	0x40011000
 8004e84:	40004400 	.word	0x40004400
 8004e88:	40004800 	.word	0x40004800
 8004e8c:	40004c00 	.word	0x40004c00
 8004e90:	40005000 	.word	0x40005000
 8004e94:	40011400 	.word	0x40011400
 8004e98:	40007800 	.word	0x40007800
 8004e9c:	40007c00 	.word	0x40007c00
 8004ea0:	58024400 	.word	0x58024400
 8004ea4:	4a7d      	ldr	r2, [pc, #500]	@ (800509c <UART_SetConfig+0x464>)
 8004ea6:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8004ea8:	f002 0238 	and.w	r2, r2, #56	@ 0x38
 8004eac:	2a28      	cmp	r2, #40	@ 0x28
 8004eae:	d820      	bhi.n	8004ef2 <UART_SetConfig+0x2ba>
 8004eb0:	e8df f002 	tbb	[pc, r2]
 8004eb4:	1f1f1f15 	.word	0x1f1f1f15
 8004eb8:	1f1f1f1f 	.word	0x1f1f1f1f
 8004ebc:	1f1f1f71 	.word	0x1f1f1f71
 8004ec0:	1f1f1f1f 	.word	0x1f1f1f1f
 8004ec4:	1f1f1f17 	.word	0x1f1f1f17
 8004ec8:	1f1f1f1f 	.word	0x1f1f1f1f
 8004ecc:	1f1f1f19 	.word	0x1f1f1f19
 8004ed0:	1f1f1f1f 	.word	0x1f1f1f1f
 8004ed4:	1f1f1f1b 	.word	0x1f1f1f1b
 8004ed8:	1f1f1f1f 	.word	0x1f1f1f1f
 8004edc:	1d          	.byte	0x1d
 8004edd:	00          	.byte	0x00
 8004ede:	2201      	movs	r2, #1
 8004ee0:	e736      	b.n	8004d50 <UART_SetConfig+0x118>
 8004ee2:	2208      	movs	r2, #8
 8004ee4:	e734      	b.n	8004d50 <UART_SetConfig+0x118>
 8004ee6:	2210      	movs	r2, #16
 8004ee8:	e732      	b.n	8004d50 <UART_SetConfig+0x118>
 8004eea:	2220      	movs	r2, #32
 8004eec:	e730      	b.n	8004d50 <UART_SetConfig+0x118>
 8004eee:	2240      	movs	r2, #64	@ 0x40
 8004ef0:	e72e      	b.n	8004d50 <UART_SetConfig+0x118>
 8004ef2:	2280      	movs	r2, #128	@ 0x80
 8004ef4:	e72c      	b.n	8004d50 <UART_SetConfig+0x118>
 8004ef6:	4a69      	ldr	r2, [pc, #420]	@ (800509c <UART_SetConfig+0x464>)
 8004ef8:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8004efa:	f002 0207 	and.w	r2, r2, #7
 8004efe:	2a05      	cmp	r2, #5
 8004f00:	d80e      	bhi.n	8004f20 <UART_SetConfig+0x2e8>
 8004f02:	e8df f002 	tbb	[pc, r2]
 8004f06:	4a03      	.short	0x4a03
 8004f08:	0b090705 	.word	0x0b090705
 8004f0c:	2200      	movs	r2, #0
 8004f0e:	e71f      	b.n	8004d50 <UART_SetConfig+0x118>
 8004f10:	2208      	movs	r2, #8
 8004f12:	e71d      	b.n	8004d50 <UART_SetConfig+0x118>
 8004f14:	2210      	movs	r2, #16
 8004f16:	e71b      	b.n	8004d50 <UART_SetConfig+0x118>
 8004f18:	2220      	movs	r2, #32
 8004f1a:	e719      	b.n	8004d50 <UART_SetConfig+0x118>
 8004f1c:	2240      	movs	r2, #64	@ 0x40
 8004f1e:	e717      	b.n	8004d50 <UART_SetConfig+0x118>
 8004f20:	2280      	movs	r2, #128	@ 0x80
 8004f22:	e715      	b.n	8004d50 <UART_SetConfig+0x118>
 8004f24:	4a5d      	ldr	r2, [pc, #372]	@ (800509c <UART_SetConfig+0x464>)
 8004f26:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8004f28:	f002 0207 	and.w	r2, r2, #7
 8004f2c:	2a05      	cmp	r2, #5
 8004f2e:	d80e      	bhi.n	8004f4e <UART_SetConfig+0x316>
 8004f30:	e8df f002 	tbb	[pc, r2]
 8004f34:	07053503 	.word	0x07053503
 8004f38:	0b09      	.short	0x0b09
 8004f3a:	2200      	movs	r2, #0
 8004f3c:	e708      	b.n	8004d50 <UART_SetConfig+0x118>
 8004f3e:	2208      	movs	r2, #8
 8004f40:	e706      	b.n	8004d50 <UART_SetConfig+0x118>
 8004f42:	2210      	movs	r2, #16
 8004f44:	e704      	b.n	8004d50 <UART_SetConfig+0x118>
 8004f46:	2220      	movs	r2, #32
 8004f48:	e702      	b.n	8004d50 <UART_SetConfig+0x118>
 8004f4a:	2240      	movs	r2, #64	@ 0x40
 8004f4c:	e700      	b.n	8004d50 <UART_SetConfig+0x118>
 8004f4e:	2280      	movs	r2, #128	@ 0x80
 8004f50:	e6fe      	b.n	8004d50 <UART_SetConfig+0x118>
 8004f52:	f502 320e 	add.w	r2, r2, #145408	@ 0x23800
 8004f56:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 8004f58:	f002 0207 	and.w	r2, r2, #7
 8004f5c:	2a05      	cmp	r2, #5
 8004f5e:	d80e      	bhi.n	8004f7e <UART_SetConfig+0x346>
 8004f60:	e8df f002 	tbb	[pc, r2]
 8004f64:	07051f03 	.word	0x07051f03
 8004f68:	0b09      	.short	0x0b09
 8004f6a:	2202      	movs	r2, #2
 8004f6c:	e6f0      	b.n	8004d50 <UART_SetConfig+0x118>
 8004f6e:	2208      	movs	r2, #8
 8004f70:	e6ee      	b.n	8004d50 <UART_SetConfig+0x118>
 8004f72:	2210      	movs	r2, #16
 8004f74:	e6ec      	b.n	8004d50 <UART_SetConfig+0x118>
 8004f76:	2220      	movs	r2, #32
 8004f78:	e6ea      	b.n	8004d50 <UART_SetConfig+0x118>
 8004f7a:	2240      	movs	r2, #64	@ 0x40
 8004f7c:	e6e8      	b.n	8004d50 <UART_SetConfig+0x118>
 8004f7e:	2280      	movs	r2, #128	@ 0x80
 8004f80:	e6e6      	b.n	8004d50 <UART_SetConfig+0x118>
 8004f82:	2204      	movs	r2, #4
 8004f84:	e6e4      	b.n	8004d50 <UART_SetConfig+0x118>
 8004f86:	2204      	movs	r2, #4
 8004f88:	e6e2      	b.n	8004d50 <UART_SetConfig+0x118>
 8004f8a:	2204      	movs	r2, #4
 8004f8c:	e6e0      	b.n	8004d50 <UART_SetConfig+0x118>
 8004f8e:	2204      	movs	r2, #4
 8004f90:	e6de      	b.n	8004d50 <UART_SetConfig+0x118>
 8004f92:	2204      	movs	r2, #4
 8004f94:	e6dc      	b.n	8004d50 <UART_SetConfig+0x118>
 8004f96:	2204      	movs	r2, #4
 8004f98:	e6da      	b.n	8004d50 <UART_SetConfig+0x118>
 8004f9a:	2204      	movs	r2, #4
 8004f9c:	e6d8      	b.n	8004d50 <UART_SetConfig+0x118>
 8004f9e:	2204      	movs	r2, #4
 8004fa0:	e6d6      	b.n	8004d50 <UART_SetConfig+0x118>
 8004fa2:	2204      	movs	r2, #4
 8004fa4:	e6d4      	b.n	8004d50 <UART_SetConfig+0x118>
    switch (clocksource)
 8004fa6:	2a20      	cmp	r2, #32
 8004fa8:	d827      	bhi.n	8004ffa <UART_SetConfig+0x3c2>
 8004faa:	2a02      	cmp	r2, #2
 8004fac:	f0c0 811a 	bcc.w	80051e4 <UART_SetConfig+0x5ac>
 8004fb0:	3a02      	subs	r2, #2
 8004fb2:	2a1e      	cmp	r2, #30
 8004fb4:	f200 8118 	bhi.w	80051e8 <UART_SetConfig+0x5b0>
 8004fb8:	e8df f012 	tbh	[pc, r2, lsl #1]
 8004fbc:	01160050 	.word	0x01160050
 8004fc0:	01160056 	.word	0x01160056
 8004fc4:	01160116 	.word	0x01160116
 8004fc8:	0116005b 	.word	0x0116005b
 8004fcc:	01160116 	.word	0x01160116
 8004fd0:	01160116 	.word	0x01160116
 8004fd4:	01160116 	.word	0x01160116
 8004fd8:	01160060 	.word	0x01160060
 8004fdc:	01160116 	.word	0x01160116
 8004fe0:	01160116 	.word	0x01160116
 8004fe4:	01160116 	.word	0x01160116
 8004fe8:	01160116 	.word	0x01160116
 8004fec:	01160116 	.word	0x01160116
 8004ff0:	01160116 	.word	0x01160116
 8004ff4:	01160116 	.word	0x01160116
 8004ff8:	006c      	.short	0x006c
 8004ffa:	2a40      	cmp	r2, #64	@ 0x40
 8004ffc:	d12c      	bne.n	8005058 <UART_SetConfig+0x420>
        pclk = (uint32_t) LSE_VALUE;
 8004ffe:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8005002:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8005004:	4b26      	ldr	r3, [pc, #152]	@ (80050a0 <UART_SetConfig+0x468>)
 8005006:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
 800500a:	fbb0 f3f2 	udiv	r3, r0, r2
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800500e:	6865      	ldr	r5, [r4, #4]
 8005010:	eb05 0145 	add.w	r1, r5, r5, lsl #1
 8005014:	4299      	cmp	r1, r3
 8005016:	f200 80e9 	bhi.w	80051ec <UART_SetConfig+0x5b4>
 800501a:	ebb3 3f05 	cmp.w	r3, r5, lsl #12
 800501e:	f200 80e7 	bhi.w	80051f0 <UART_SetConfig+0x5b8>
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005022:	2600      	movs	r6, #0
 8005024:	4633      	mov	r3, r6
 8005026:	4631      	mov	r1, r6
 8005028:	f7fb f98a 	bl	8000340 <__aeabi_uldivmod>
 800502c:	0209      	lsls	r1, r1, #8
 800502e:	ea41 6110 	orr.w	r1, r1, r0, lsr #24
 8005032:	0200      	lsls	r0, r0, #8
 8005034:	086b      	lsrs	r3, r5, #1
 8005036:	18c0      	adds	r0, r0, r3
 8005038:	462a      	mov	r2, r5
 800503a:	4633      	mov	r3, r6
 800503c:	f141 0100 	adc.w	r1, r1, #0
 8005040:	f7fb f97e 	bl	8000340 <__aeabi_uldivmod>
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005044:	f5a0 7240 	sub.w	r2, r0, #768	@ 0x300
 8005048:	4b16      	ldr	r3, [pc, #88]	@ (80050a4 <UART_SetConfig+0x46c>)
 800504a:	429a      	cmp	r2, r3
 800504c:	f200 80d2 	bhi.w	80051f4 <UART_SetConfig+0x5bc>
          huart->Instance->BRR = usartdiv;
 8005050:	6823      	ldr	r3, [r4, #0]
 8005052:	60d8      	str	r0, [r3, #12]
 8005054:	4630      	mov	r0, r6
 8005056:	e0d4      	b.n	8005202 <UART_SetConfig+0x5ca>
    switch (clocksource)
 8005058:	2001      	movs	r0, #1
 800505a:	e0d2      	b.n	8005202 <UART_SetConfig+0x5ca>
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 800505c:	f7fe ff58 	bl	8003f10 <HAL_RCCEx_GetD3PCLK1Freq>
    if (pclk != 0U)
 8005060:	2800      	cmp	r0, #0
 8005062:	d1ce      	bne.n	8005002 <UART_SetConfig+0x3ca>
 8005064:	2000      	movs	r0, #0
 8005066:	e0cc      	b.n	8005202 <UART_SetConfig+0x5ca>
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005068:	a803      	add	r0, sp, #12
 800506a:	f7fe ff63 	bl	8003f34 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800506e:	9804      	ldr	r0, [sp, #16]
        break;
 8005070:	e7f6      	b.n	8005060 <UART_SetConfig+0x428>
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005072:	4668      	mov	r0, sp
 8005074:	f7ff f85e 	bl	8004134 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8005078:	9801      	ldr	r0, [sp, #4]
        break;
 800507a:	e7f1      	b.n	8005060 <UART_SetConfig+0x428>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800507c:	4b07      	ldr	r3, [pc, #28]	@ (800509c <UART_SetConfig+0x464>)
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	f013 0f20 	tst.w	r3, #32
 8005084:	d008      	beq.n	8005098 <UART_SetConfig+0x460>
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8005086:	4b05      	ldr	r3, [pc, #20]	@ (800509c <UART_SetConfig+0x464>)
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800508e:	4806      	ldr	r0, [pc, #24]	@ (80050a8 <UART_SetConfig+0x470>)
 8005090:	40d8      	lsrs	r0, r3
    if (pclk != 0U)
 8005092:	e7b6      	b.n	8005002 <UART_SetConfig+0x3ca>
    switch (clocksource)
 8005094:	4805      	ldr	r0, [pc, #20]	@ (80050ac <UART_SetConfig+0x474>)
 8005096:	e7b4      	b.n	8005002 <UART_SetConfig+0x3ca>
          pclk = (uint32_t) HSI_VALUE;
 8005098:	4803      	ldr	r0, [pc, #12]	@ (80050a8 <UART_SetConfig+0x470>)
 800509a:	e7b2      	b.n	8005002 <UART_SetConfig+0x3ca>
 800509c:	58024400 	.word	0x58024400
 80050a0:	08008d28 	.word	0x08008d28
 80050a4:	000ffcff 	.word	0x000ffcff
 80050a8:	03d09000 	.word	0x03d09000
 80050ac:	003d0900 	.word	0x003d0900
    switch (clocksource)
 80050b0:	2a20      	cmp	r2, #32
 80050b2:	d815      	bhi.n	80050e0 <UART_SetConfig+0x4a8>
 80050b4:	2a20      	cmp	r2, #32
 80050b6:	f200 809f 	bhi.w	80051f8 <UART_SetConfig+0x5c0>
 80050ba:	e8df f002 	tbb	[pc, r2]
 80050be:	3731      	.short	0x3731
 80050c0:	9d3a9d9d 	.word	0x9d3a9d9d
 80050c4:	9d3f9d9d 	.word	0x9d3f9d9d
 80050c8:	9d9d9d9d 	.word	0x9d9d9d9d
 80050cc:	9d449d9d 	.word	0x9d449d9d
 80050d0:	9d9d9d9d 	.word	0x9d9d9d9d
 80050d4:	9d9d9d9d 	.word	0x9d9d9d9d
 80050d8:	9d9d9d9d 	.word	0x9d9d9d9d
 80050dc:	9d9d      	.short	0x9d9d
 80050de:	50          	.byte	0x50
 80050df:	00          	.byte	0x00
 80050e0:	2a40      	cmp	r2, #64	@ 0x40
 80050e2:	d11b      	bne.n	800511c <UART_SetConfig+0x4e4>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80050e4:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 80050e6:	4b4d      	ldr	r3, [pc, #308]	@ (800521c <UART_SetConfig+0x5e4>)
 80050e8:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80050ec:	fbb0 f0f3 	udiv	r0, r0, r3
 80050f0:	6862      	ldr	r2, [r4, #4]
 80050f2:	0853      	lsrs	r3, r2, #1
 80050f4:	eb03 0340 	add.w	r3, r3, r0, lsl #1
 80050f8:	fbb3 f3f2 	udiv	r3, r3, r2
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80050fc:	f1a3 0110 	sub.w	r1, r3, #16
 8005100:	f64f 72ef 	movw	r2, #65519	@ 0xffef
 8005104:	4291      	cmp	r1, r2
 8005106:	d879      	bhi.n	80051fc <UART_SetConfig+0x5c4>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005108:	b29a      	uxth	r2, r3
 800510a:	f022 020f 	bic.w	r2, r2, #15
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800510e:	f3c3 0342 	ubfx	r3, r3, #1, #3
 8005112:	4313      	orrs	r3, r2
        huart->Instance->BRR = brrtemp;
 8005114:	6822      	ldr	r2, [r4, #0]
 8005116:	60d3      	str	r3, [r2, #12]
 8005118:	2000      	movs	r0, #0
 800511a:	e072      	b.n	8005202 <UART_SetConfig+0x5ca>
    switch (clocksource)
 800511c:	2001      	movs	r0, #1
 800511e:	e070      	b.n	8005202 <UART_SetConfig+0x5ca>
        pclk = HAL_RCC_GetPCLK1Freq();
 8005120:	f7fe f86e 	bl	8003200 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 8005124:	2800      	cmp	r0, #0
 8005126:	d1dd      	bne.n	80050e4 <UART_SetConfig+0x4ac>
 8005128:	2000      	movs	r0, #0
 800512a:	e06a      	b.n	8005202 <UART_SetConfig+0x5ca>
        pclk = HAL_RCC_GetPCLK2Freq();
 800512c:	f7fe f87a 	bl	8003224 <HAL_RCC_GetPCLK2Freq>
        break;
 8005130:	e7f8      	b.n	8005124 <UART_SetConfig+0x4ec>
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005132:	a803      	add	r0, sp, #12
 8005134:	f7fe fefe 	bl	8003f34 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8005138:	9804      	ldr	r0, [sp, #16]
        break;
 800513a:	e7f3      	b.n	8005124 <UART_SetConfig+0x4ec>
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800513c:	4668      	mov	r0, sp
 800513e:	f7fe fff9 	bl	8004134 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8005142:	9801      	ldr	r0, [sp, #4]
        break;
 8005144:	e7ee      	b.n	8005124 <UART_SetConfig+0x4ec>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005146:	4b36      	ldr	r3, [pc, #216]	@ (8005220 <UART_SetConfig+0x5e8>)
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	f013 0f20 	tst.w	r3, #32
 800514e:	d008      	beq.n	8005162 <UART_SetConfig+0x52a>
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8005150:	4b33      	ldr	r3, [pc, #204]	@ (8005220 <UART_SetConfig+0x5e8>)
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8005158:	4832      	ldr	r0, [pc, #200]	@ (8005224 <UART_SetConfig+0x5ec>)
 800515a:	40d8      	lsrs	r0, r3
    if (pclk != 0U)
 800515c:	e7c2      	b.n	80050e4 <UART_SetConfig+0x4ac>
    switch (clocksource)
 800515e:	4832      	ldr	r0, [pc, #200]	@ (8005228 <UART_SetConfig+0x5f0>)
 8005160:	e7c0      	b.n	80050e4 <UART_SetConfig+0x4ac>
          pclk = (uint32_t) HSI_VALUE;
 8005162:	4830      	ldr	r0, [pc, #192]	@ (8005224 <UART_SetConfig+0x5ec>)
 8005164:	e7be      	b.n	80050e4 <UART_SetConfig+0x4ac>
    switch (clocksource)
 8005166:	2a40      	cmp	r2, #64	@ 0x40
 8005168:	d117      	bne.n	800519a <UART_SetConfig+0x562>
        pclk = (uint32_t) LSE_VALUE;
 800516a:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800516e:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8005170:	4b2a      	ldr	r3, [pc, #168]	@ (800521c <UART_SetConfig+0x5e4>)
 8005172:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8005176:	fbb0 f0f3 	udiv	r0, r0, r3
 800517a:	6863      	ldr	r3, [r4, #4]
 800517c:	eb00 0053 	add.w	r0, r0, r3, lsr #1
 8005180:	fbb0 f0f3 	udiv	r0, r0, r3
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005184:	f1a0 0210 	sub.w	r2, r0, #16
 8005188:	f64f 73ef 	movw	r3, #65519	@ 0xffef
 800518c:	429a      	cmp	r2, r3
 800518e:	d842      	bhi.n	8005216 <UART_SetConfig+0x5de>
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005190:	6823      	ldr	r3, [r4, #0]
 8005192:	b280      	uxth	r0, r0
 8005194:	60d8      	str	r0, [r3, #12]
 8005196:	2000      	movs	r0, #0
 8005198:	e033      	b.n	8005202 <UART_SetConfig+0x5ca>
    switch (clocksource)
 800519a:	2001      	movs	r0, #1
 800519c:	e031      	b.n	8005202 <UART_SetConfig+0x5ca>
        pclk = HAL_RCC_GetPCLK1Freq();
 800519e:	f7fe f82f 	bl	8003200 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 80051a2:	2800      	cmp	r0, #0
 80051a4:	d1e3      	bne.n	800516e <UART_SetConfig+0x536>
 80051a6:	2000      	movs	r0, #0
 80051a8:	e02b      	b.n	8005202 <UART_SetConfig+0x5ca>
        pclk = HAL_RCC_GetPCLK2Freq();
 80051aa:	f7fe f83b 	bl	8003224 <HAL_RCC_GetPCLK2Freq>
        break;
 80051ae:	e7f8      	b.n	80051a2 <UART_SetConfig+0x56a>
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80051b0:	a803      	add	r0, sp, #12
 80051b2:	f7fe febf 	bl	8003f34 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80051b6:	9804      	ldr	r0, [sp, #16]
        break;
 80051b8:	e7f3      	b.n	80051a2 <UART_SetConfig+0x56a>
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80051ba:	4668      	mov	r0, sp
 80051bc:	f7fe ffba 	bl	8004134 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80051c0:	9801      	ldr	r0, [sp, #4]
        break;
 80051c2:	e7ee      	b.n	80051a2 <UART_SetConfig+0x56a>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80051c4:	4b16      	ldr	r3, [pc, #88]	@ (8005220 <UART_SetConfig+0x5e8>)
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	f013 0f20 	tst.w	r3, #32
 80051cc:	d008      	beq.n	80051e0 <UART_SetConfig+0x5a8>
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80051ce:	4b14      	ldr	r3, [pc, #80]	@ (8005220 <UART_SetConfig+0x5e8>)
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 80051d6:	4813      	ldr	r0, [pc, #76]	@ (8005224 <UART_SetConfig+0x5ec>)
 80051d8:	40d8      	lsrs	r0, r3
    if (pclk != 0U)
 80051da:	e7c8      	b.n	800516e <UART_SetConfig+0x536>
    switch (clocksource)
 80051dc:	4812      	ldr	r0, [pc, #72]	@ (8005228 <UART_SetConfig+0x5f0>)
 80051de:	e7c6      	b.n	800516e <UART_SetConfig+0x536>
          pclk = (uint32_t) HSI_VALUE;
 80051e0:	4810      	ldr	r0, [pc, #64]	@ (8005224 <UART_SetConfig+0x5ec>)
 80051e2:	e7c4      	b.n	800516e <UART_SetConfig+0x536>
    switch (clocksource)
 80051e4:	2001      	movs	r0, #1
 80051e6:	e00c      	b.n	8005202 <UART_SetConfig+0x5ca>
 80051e8:	2001      	movs	r0, #1
 80051ea:	e00a      	b.n	8005202 <UART_SetConfig+0x5ca>
        ret = HAL_ERROR;
 80051ec:	2001      	movs	r0, #1
 80051ee:	e008      	b.n	8005202 <UART_SetConfig+0x5ca>
 80051f0:	2001      	movs	r0, #1
 80051f2:	e006      	b.n	8005202 <UART_SetConfig+0x5ca>
          ret = HAL_ERROR;
 80051f4:	2001      	movs	r0, #1
 80051f6:	e004      	b.n	8005202 <UART_SetConfig+0x5ca>
    switch (clocksource)
 80051f8:	2001      	movs	r0, #1
 80051fa:	e002      	b.n	8005202 <UART_SetConfig+0x5ca>
        ret = HAL_ERROR;
 80051fc:	2001      	movs	r0, #1
 80051fe:	e000      	b.n	8005202 <UART_SetConfig+0x5ca>
    switch (clocksource)
 8005200:	2001      	movs	r0, #1
  huart->NbTxDataToProcess = 1;
 8005202:	2301      	movs	r3, #1
 8005204:	f8a4 306a 	strh.w	r3, [r4, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8005208:	f8a4 3068 	strh.w	r3, [r4, #104]	@ 0x68
  huart->RxISR = NULL;
 800520c:	2300      	movs	r3, #0
 800520e:	6763      	str	r3, [r4, #116]	@ 0x74
  huart->TxISR = NULL;
 8005210:	67a3      	str	r3, [r4, #120]	@ 0x78
}
 8005212:	b006      	add	sp, #24
 8005214:	bd70      	pop	{r4, r5, r6, pc}
        ret = HAL_ERROR;
 8005216:	2001      	movs	r0, #1
 8005218:	e7f3      	b.n	8005202 <UART_SetConfig+0x5ca>
 800521a:	bf00      	nop
 800521c:	08008d28 	.word	0x08008d28
 8005220:	58024400 	.word	0x58024400
 8005224:	03d09000 	.word	0x03d09000
 8005228:	003d0900 	.word	0x003d0900

0800522c <UART_AdvFeatureConfig>:
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800522c:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 800522e:	f013 0f08 	tst.w	r3, #8
 8005232:	d006      	beq.n	8005242 <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005234:	6802      	ldr	r2, [r0, #0]
 8005236:	6853      	ldr	r3, [r2, #4]
 8005238:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800523c:	6b81      	ldr	r1, [r0, #56]	@ 0x38
 800523e:	430b      	orrs	r3, r1
 8005240:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005242:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8005244:	f013 0f01 	tst.w	r3, #1
 8005248:	d006      	beq.n	8005258 <UART_AdvFeatureConfig+0x2c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800524a:	6802      	ldr	r2, [r0, #0]
 800524c:	6853      	ldr	r3, [r2, #4]
 800524e:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8005252:	6ac1      	ldr	r1, [r0, #44]	@ 0x2c
 8005254:	430b      	orrs	r3, r1
 8005256:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005258:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 800525a:	f013 0f02 	tst.w	r3, #2
 800525e:	d006      	beq.n	800526e <UART_AdvFeatureConfig+0x42>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005260:	6802      	ldr	r2, [r0, #0]
 8005262:	6853      	ldr	r3, [r2, #4]
 8005264:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005268:	6b01      	ldr	r1, [r0, #48]	@ 0x30
 800526a:	430b      	orrs	r3, r1
 800526c:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800526e:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8005270:	f013 0f04 	tst.w	r3, #4
 8005274:	d006      	beq.n	8005284 <UART_AdvFeatureConfig+0x58>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005276:	6802      	ldr	r2, [r0, #0]
 8005278:	6853      	ldr	r3, [r2, #4]
 800527a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800527e:	6b41      	ldr	r1, [r0, #52]	@ 0x34
 8005280:	430b      	orrs	r3, r1
 8005282:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005284:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8005286:	f013 0f10 	tst.w	r3, #16
 800528a:	d006      	beq.n	800529a <UART_AdvFeatureConfig+0x6e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800528c:	6802      	ldr	r2, [r0, #0]
 800528e:	6893      	ldr	r3, [r2, #8]
 8005290:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005294:	6bc1      	ldr	r1, [r0, #60]	@ 0x3c
 8005296:	430b      	orrs	r3, r1
 8005298:	6093      	str	r3, [r2, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800529a:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 800529c:	f013 0f20 	tst.w	r3, #32
 80052a0:	d006      	beq.n	80052b0 <UART_AdvFeatureConfig+0x84>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80052a2:	6802      	ldr	r2, [r0, #0]
 80052a4:	6893      	ldr	r3, [r2, #8]
 80052a6:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80052aa:	6c01      	ldr	r1, [r0, #64]	@ 0x40
 80052ac:	430b      	orrs	r3, r1
 80052ae:	6093      	str	r3, [r2, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80052b0:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 80052b2:	f013 0f40 	tst.w	r3, #64	@ 0x40
 80052b6:	d00a      	beq.n	80052ce <UART_AdvFeatureConfig+0xa2>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80052b8:	6802      	ldr	r2, [r0, #0]
 80052ba:	6853      	ldr	r3, [r2, #4]
 80052bc:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80052c0:	6c41      	ldr	r1, [r0, #68]	@ 0x44
 80052c2:	430b      	orrs	r3, r1
 80052c4:	6053      	str	r3, [r2, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80052c6:	6c43      	ldr	r3, [r0, #68]	@ 0x44
 80052c8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80052cc:	d00b      	beq.n	80052e6 <UART_AdvFeatureConfig+0xba>
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80052ce:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 80052d0:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80052d4:	d006      	beq.n	80052e4 <UART_AdvFeatureConfig+0xb8>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80052d6:	6802      	ldr	r2, [r0, #0]
 80052d8:	6853      	ldr	r3, [r2, #4]
 80052da:	f423 2300 	bic.w	r3, r3, #524288	@ 0x80000
 80052de:	6cc1      	ldr	r1, [r0, #76]	@ 0x4c
 80052e0:	430b      	orrs	r3, r1
 80052e2:	6053      	str	r3, [r2, #4]
}
 80052e4:	4770      	bx	lr
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80052e6:	6802      	ldr	r2, [r0, #0]
 80052e8:	6853      	ldr	r3, [r2, #4]
 80052ea:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 80052ee:	6c81      	ldr	r1, [r0, #72]	@ 0x48
 80052f0:	430b      	orrs	r3, r1
 80052f2:	6053      	str	r3, [r2, #4]
 80052f4:	e7eb      	b.n	80052ce <UART_AdvFeatureConfig+0xa2>

080052f6 <UART_WaitOnFlagUntilTimeout>:
{
 80052f6:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80052fa:	4605      	mov	r5, r0
 80052fc:	460e      	mov	r6, r1
 80052fe:	4617      	mov	r7, r2
 8005300:	4699      	mov	r9, r3
 8005302:	f8dd 8020 	ldr.w	r8, [sp, #32]
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005306:	682b      	ldr	r3, [r5, #0]
 8005308:	69dc      	ldr	r4, [r3, #28]
 800530a:	ea36 0404 	bics.w	r4, r6, r4
 800530e:	bf0c      	ite	eq
 8005310:	2401      	moveq	r4, #1
 8005312:	2400      	movne	r4, #0
 8005314:	42bc      	cmp	r4, r7
 8005316:	d13a      	bne.n	800538e <UART_WaitOnFlagUntilTimeout+0x98>
    if (Timeout != HAL_MAX_DELAY)
 8005318:	f1b8 3fff 	cmp.w	r8, #4294967295
 800531c:	d0f3      	beq.n	8005306 <UART_WaitOnFlagUntilTimeout+0x10>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800531e:	f7fb fc11 	bl	8000b44 <HAL_GetTick>
 8005322:	eba0 0009 	sub.w	r0, r0, r9
 8005326:	4540      	cmp	r0, r8
 8005328:	d834      	bhi.n	8005394 <UART_WaitOnFlagUntilTimeout+0x9e>
 800532a:	f1b8 0f00 	cmp.w	r8, #0
 800532e:	d033      	beq.n	8005398 <UART_WaitOnFlagUntilTimeout+0xa2>
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005330:	682b      	ldr	r3, [r5, #0]
 8005332:	681a      	ldr	r2, [r3, #0]
 8005334:	f012 0f04 	tst.w	r2, #4
 8005338:	d0e5      	beq.n	8005306 <UART_WaitOnFlagUntilTimeout+0x10>
 800533a:	f1b6 0240 	subs.w	r2, r6, #64	@ 0x40
 800533e:	bf18      	it	ne
 8005340:	2201      	movne	r2, #1
 8005342:	2e80      	cmp	r6, #128	@ 0x80
 8005344:	d0df      	beq.n	8005306 <UART_WaitOnFlagUntilTimeout+0x10>
 8005346:	2a00      	cmp	r2, #0
 8005348:	d0dd      	beq.n	8005306 <UART_WaitOnFlagUntilTimeout+0x10>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800534a:	69da      	ldr	r2, [r3, #28]
 800534c:	f012 0f08 	tst.w	r2, #8
 8005350:	d111      	bne.n	8005376 <UART_WaitOnFlagUntilTimeout+0x80>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005352:	69da      	ldr	r2, [r3, #28]
 8005354:	f412 6f00 	tst.w	r2, #2048	@ 0x800
 8005358:	d0d5      	beq.n	8005306 <UART_WaitOnFlagUntilTimeout+0x10>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800535a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800535e:	621a      	str	r2, [r3, #32]
          UART_EndRxTransfer(huart);
 8005360:	4628      	mov	r0, r5
 8005362:	f7ff fc3d 	bl	8004be0 <UART_EndRxTransfer>
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005366:	2320      	movs	r3, #32
 8005368:	f8c5 3090 	str.w	r3, [r5, #144]	@ 0x90
          __HAL_UNLOCK(huart);
 800536c:	2300      	movs	r3, #0
 800536e:	f885 3084 	strb.w	r3, [r5, #132]	@ 0x84
          return HAL_TIMEOUT;
 8005372:	2003      	movs	r0, #3
 8005374:	e00c      	b.n	8005390 <UART_WaitOnFlagUntilTimeout+0x9a>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005376:	2408      	movs	r4, #8
 8005378:	621c      	str	r4, [r3, #32]
          UART_EndRxTransfer(huart);
 800537a:	4628      	mov	r0, r5
 800537c:	f7ff fc30 	bl	8004be0 <UART_EndRxTransfer>
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005380:	f8c5 4090 	str.w	r4, [r5, #144]	@ 0x90
          __HAL_UNLOCK(huart);
 8005384:	2300      	movs	r3, #0
 8005386:	f885 3084 	strb.w	r3, [r5, #132]	@ 0x84
          return HAL_ERROR;
 800538a:	2001      	movs	r0, #1
 800538c:	e000      	b.n	8005390 <UART_WaitOnFlagUntilTimeout+0x9a>
  return HAL_OK;
 800538e:	2000      	movs	r0, #0
}
 8005390:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        return HAL_TIMEOUT;
 8005394:	2003      	movs	r0, #3
 8005396:	e7fb      	b.n	8005390 <UART_WaitOnFlagUntilTimeout+0x9a>
 8005398:	2003      	movs	r0, #3
 800539a:	e7f9      	b.n	8005390 <UART_WaitOnFlagUntilTimeout+0x9a>

0800539c <UART_CheckIdleState>:
{
 800539c:	b530      	push	{r4, r5, lr}
 800539e:	b083      	sub	sp, #12
 80053a0:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80053a2:	2300      	movs	r3, #0
 80053a4:	f8c0 3090 	str.w	r3, [r0, #144]	@ 0x90
  tickstart = HAL_GetTick();
 80053a8:	f7fb fbcc 	bl	8000b44 <HAL_GetTick>
 80053ac:	4605      	mov	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80053ae:	6822      	ldr	r2, [r4, #0]
 80053b0:	6812      	ldr	r2, [r2, #0]
 80053b2:	f012 0f08 	tst.w	r2, #8
 80053b6:	d110      	bne.n	80053da <UART_CheckIdleState+0x3e>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80053b8:	6823      	ldr	r3, [r4, #0]
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	f013 0f04 	tst.w	r3, #4
 80053c0:	d128      	bne.n	8005414 <UART_CheckIdleState+0x78>
  huart->gState = HAL_UART_STATE_READY;
 80053c2:	2320      	movs	r3, #32
 80053c4:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 80053c8:	f8c4 308c 	str.w	r3, [r4, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80053cc:	2000      	movs	r0, #0
 80053ce:	66e0      	str	r0, [r4, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80053d0:	6720      	str	r0, [r4, #112]	@ 0x70
  __HAL_UNLOCK(huart);
 80053d2:	f884 0084 	strb.w	r0, [r4, #132]	@ 0x84
}
 80053d6:	b003      	add	sp, #12
 80053d8:	bd30      	pop	{r4, r5, pc}
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80053da:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80053de:	9300      	str	r3, [sp, #0]
 80053e0:	4603      	mov	r3, r0
 80053e2:	2200      	movs	r2, #0
 80053e4:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80053e8:	4620      	mov	r0, r4
 80053ea:	f7ff ff84 	bl	80052f6 <UART_WaitOnFlagUntilTimeout>
 80053ee:	2800      	cmp	r0, #0
 80053f0:	d0e2      	beq.n	80053b8 <UART_CheckIdleState+0x1c>
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80053f2:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80053f4:	e852 3f00 	ldrex	r3, [r2]
 80053f8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80053fc:	e842 3100 	strex	r1, r3, [r2]
 8005400:	2900      	cmp	r1, #0
 8005402:	d1f6      	bne.n	80053f2 <UART_CheckIdleState+0x56>
      huart->gState = HAL_UART_STATE_READY;
 8005404:	2320      	movs	r3, #32
 8005406:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
      __HAL_UNLOCK(huart);
 800540a:	2300      	movs	r3, #0
 800540c:	f884 3084 	strb.w	r3, [r4, #132]	@ 0x84
      return HAL_TIMEOUT;
 8005410:	2003      	movs	r0, #3
 8005412:	e7e0      	b.n	80053d6 <UART_CheckIdleState+0x3a>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005414:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005418:	9300      	str	r3, [sp, #0]
 800541a:	462b      	mov	r3, r5
 800541c:	2200      	movs	r2, #0
 800541e:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8005422:	4620      	mov	r0, r4
 8005424:	f7ff ff67 	bl	80052f6 <UART_WaitOnFlagUntilTimeout>
 8005428:	2800      	cmp	r0, #0
 800542a:	d0ca      	beq.n	80053c2 <UART_CheckIdleState+0x26>
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800542c:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800542e:	e852 3f00 	ldrex	r3, [r2]
 8005432:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005436:	e842 3100 	strex	r1, r3, [r2]
 800543a:	2900      	cmp	r1, #0
 800543c:	d1f6      	bne.n	800542c <UART_CheckIdleState+0x90>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800543e:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005440:	f102 0308 	add.w	r3, r2, #8
 8005444:	e853 3f00 	ldrex	r3, [r3]
 8005448:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800544c:	3208      	adds	r2, #8
 800544e:	e842 3100 	strex	r1, r3, [r2]
 8005452:	2900      	cmp	r1, #0
 8005454:	d1f3      	bne.n	800543e <UART_CheckIdleState+0xa2>
      huart->RxState = HAL_UART_STATE_READY;
 8005456:	2320      	movs	r3, #32
 8005458:	f8c4 308c 	str.w	r3, [r4, #140]	@ 0x8c
      __HAL_UNLOCK(huart);
 800545c:	2300      	movs	r3, #0
 800545e:	f884 3084 	strb.w	r3, [r4, #132]	@ 0x84
      return HAL_TIMEOUT;
 8005462:	2003      	movs	r0, #3
 8005464:	e7b7      	b.n	80053d6 <UART_CheckIdleState+0x3a>

08005466 <HAL_UART_Init>:
  if (huart == NULL)
 8005466:	b378      	cbz	r0, 80054c8 <HAL_UART_Init+0x62>
{
 8005468:	b510      	push	{r4, lr}
 800546a:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_RESET)
 800546c:	f8d0 3088 	ldr.w	r3, [r0, #136]	@ 0x88
 8005470:	b30b      	cbz	r3, 80054b6 <HAL_UART_Init+0x50>
  huart->gState = HAL_UART_STATE_BUSY;
 8005472:	2324      	movs	r3, #36	@ 0x24
 8005474:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
  __HAL_UART_DISABLE(huart);
 8005478:	6822      	ldr	r2, [r4, #0]
 800547a:	6813      	ldr	r3, [r2, #0]
 800547c:	f023 0301 	bic.w	r3, r3, #1
 8005480:	6013      	str	r3, [r2, #0]
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005482:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8005484:	b9e3      	cbnz	r3, 80054c0 <HAL_UART_Init+0x5a>
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005486:	4620      	mov	r0, r4
 8005488:	f7ff fbd6 	bl	8004c38 <UART_SetConfig>
 800548c:	2801      	cmp	r0, #1
 800548e:	d011      	beq.n	80054b4 <HAL_UART_Init+0x4e>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005490:	6822      	ldr	r2, [r4, #0]
 8005492:	6853      	ldr	r3, [r2, #4]
 8005494:	f423 4390 	bic.w	r3, r3, #18432	@ 0x4800
 8005498:	6053      	str	r3, [r2, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800549a:	6822      	ldr	r2, [r4, #0]
 800549c:	6893      	ldr	r3, [r2, #8]
 800549e:	f023 032a 	bic.w	r3, r3, #42	@ 0x2a
 80054a2:	6093      	str	r3, [r2, #8]
  __HAL_UART_ENABLE(huart);
 80054a4:	6822      	ldr	r2, [r4, #0]
 80054a6:	6813      	ldr	r3, [r2, #0]
 80054a8:	f043 0301 	orr.w	r3, r3, #1
 80054ac:	6013      	str	r3, [r2, #0]
  return (UART_CheckIdleState(huart));
 80054ae:	4620      	mov	r0, r4
 80054b0:	f7ff ff74 	bl	800539c <UART_CheckIdleState>
}
 80054b4:	bd10      	pop	{r4, pc}
    huart->Lock = HAL_UNLOCKED;
 80054b6:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
    HAL_UART_MspInit(huart);
 80054ba:	f7fc f963 	bl	8001784 <HAL_UART_MspInit>
 80054be:	e7d8      	b.n	8005472 <HAL_UART_Init+0xc>
    UART_AdvFeatureConfig(huart);
 80054c0:	4620      	mov	r0, r4
 80054c2:	f7ff feb3 	bl	800522c <UART_AdvFeatureConfig>
 80054c6:	e7de      	b.n	8005486 <HAL_UART_Init+0x20>
    return HAL_ERROR;
 80054c8:	2001      	movs	r0, #1
}
 80054ca:	4770      	bx	lr

080054cc <HAL_MultiProcessor_Init>:
  if (huart == NULL)
 80054cc:	2800      	cmp	r0, #0
 80054ce:	d042      	beq.n	8005556 <HAL_MultiProcessor_Init+0x8a>
{
 80054d0:	b570      	push	{r4, r5, r6, lr}
 80054d2:	460e      	mov	r6, r1
 80054d4:	4615      	mov	r5, r2
 80054d6:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_RESET)
 80054d8:	f8d0 3088 	ldr.w	r3, [r0, #136]	@ 0x88
 80054dc:	b353      	cbz	r3, 8005534 <HAL_MultiProcessor_Init+0x68>
  huart->gState = HAL_UART_STATE_BUSY;
 80054de:	2324      	movs	r3, #36	@ 0x24
 80054e0:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
  __HAL_UART_DISABLE(huart);
 80054e4:	6822      	ldr	r2, [r4, #0]
 80054e6:	6813      	ldr	r3, [r2, #0]
 80054e8:	f023 0301 	bic.w	r3, r3, #1
 80054ec:	6013      	str	r3, [r2, #0]
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80054ee:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 80054f0:	bb2b      	cbnz	r3, 800553e <HAL_MultiProcessor_Init+0x72>
  if (UART_SetConfig(huart) == HAL_ERROR)
 80054f2:	4620      	mov	r0, r4
 80054f4:	f7ff fba0 	bl	8004c38 <UART_SetConfig>
 80054f8:	2801      	cmp	r0, #1
 80054fa:	d01a      	beq.n	8005532 <HAL_MultiProcessor_Init+0x66>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80054fc:	6822      	ldr	r2, [r4, #0]
 80054fe:	6853      	ldr	r3, [r2, #4]
 8005500:	f423 4390 	bic.w	r3, r3, #18432	@ 0x4800
 8005504:	6053      	str	r3, [r2, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005506:	6822      	ldr	r2, [r4, #0]
 8005508:	6893      	ldr	r3, [r2, #8]
 800550a:	f023 032a 	bic.w	r3, r3, #42	@ 0x2a
 800550e:	6093      	str	r3, [r2, #8]
  if (WakeUpMethod == UART_WAKEUPMETHOD_ADDRESSMARK)
 8005510:	f5b5 6f00 	cmp.w	r5, #2048	@ 0x800
 8005514:	d017      	beq.n	8005546 <HAL_MultiProcessor_Init+0x7a>
  MODIFY_REG(huart->Instance->CR1, USART_CR1_WAKE, WakeUpMethod);
 8005516:	6822      	ldr	r2, [r4, #0]
 8005518:	6813      	ldr	r3, [r2, #0]
 800551a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800551e:	432b      	orrs	r3, r5
 8005520:	6013      	str	r3, [r2, #0]
  __HAL_UART_ENABLE(huart);
 8005522:	6822      	ldr	r2, [r4, #0]
 8005524:	6813      	ldr	r3, [r2, #0]
 8005526:	f043 0301 	orr.w	r3, r3, #1
 800552a:	6013      	str	r3, [r2, #0]
  return (UART_CheckIdleState(huart));
 800552c:	4620      	mov	r0, r4
 800552e:	f7ff ff35 	bl	800539c <UART_CheckIdleState>
}
 8005532:	bd70      	pop	{r4, r5, r6, pc}
    huart->Lock = HAL_UNLOCKED;
 8005534:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
    HAL_UART_MspInit(huart);
 8005538:	f7fc f924 	bl	8001784 <HAL_UART_MspInit>
 800553c:	e7cf      	b.n	80054de <HAL_MultiProcessor_Init+0x12>
    UART_AdvFeatureConfig(huart);
 800553e:	4620      	mov	r0, r4
 8005540:	f7ff fe74 	bl	800522c <UART_AdvFeatureConfig>
 8005544:	e7d5      	b.n	80054f2 <HAL_MultiProcessor_Init+0x26>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ADD, ((uint32_t)Address << UART_CR2_ADDRESS_LSB_POS));
 8005546:	6822      	ldr	r2, [r4, #0]
 8005548:	6853      	ldr	r3, [r2, #4]
 800554a:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 800554e:	ea43 6306 	orr.w	r3, r3, r6, lsl #24
 8005552:	6053      	str	r3, [r2, #4]
 8005554:	e7df      	b.n	8005516 <HAL_MultiProcessor_Init+0x4a>
    return HAL_ERROR;
 8005556:	2001      	movs	r0, #1
}
 8005558:	4770      	bx	lr
	...

0800555c <UARTEx_SetNbDataToProcess>:
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800555c:	6e43      	ldr	r3, [r0, #100]	@ 0x64
 800555e:	b92b      	cbnz	r3, 800556c <UARTEx_SetNbDataToProcess+0x10>
  {
    huart->NbTxDataToProcess = 1U;
 8005560:	2301      	movs	r3, #1
 8005562:	f8a0 306a 	strh.w	r3, [r0, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8005566:	f8a0 3068 	strh.w	r3, [r0, #104]	@ 0x68
 800556a:	4770      	bx	lr
{
 800556c:	b430      	push	{r4, r5}
  }
  else
  {
    rx_fifo_depth = RX_FIFO_DEPTH;
    tx_fifo_depth = TX_FIFO_DEPTH;
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800556e:	6803      	ldr	r3, [r0, #0]
 8005570:	689a      	ldr	r2, [r3, #8]
 8005572:	f3c2 6242 	ubfx	r2, r2, #25, #3
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8005576:	6899      	ldr	r1, [r3, #8]
 8005578:	0f49      	lsrs	r1, r1, #29
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800557a:	4d09      	ldr	r5, [pc, #36]	@ (80055a0 <UARTEx_SetNbDataToProcess+0x44>)
 800557c:	5c6b      	ldrb	r3, [r5, r1]
 800557e:	011b      	lsls	r3, r3, #4
                               (uint16_t)denominator[tx_fifo_threshold];
 8005580:	4c08      	ldr	r4, [pc, #32]	@ (80055a4 <UARTEx_SetNbDataToProcess+0x48>)
 8005582:	5c61      	ldrb	r1, [r4, r1]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8005584:	fb93 f3f1 	sdiv	r3, r3, r1
 8005588:	f8a0 306a 	strh.w	r3, [r0, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800558c:	5cab      	ldrb	r3, [r5, r2]
 800558e:	011b      	lsls	r3, r3, #4
                               (uint16_t)denominator[rx_fifo_threshold];
 8005590:	5ca2      	ldrb	r2, [r4, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8005592:	fb93 f3f2 	sdiv	r3, r3, r2
 8005596:	f8a0 3068 	strh.w	r3, [r0, #104]	@ 0x68
  }
}
 800559a:	bc30      	pop	{r4, r5}
 800559c:	4770      	bx	lr
 800559e:	bf00      	nop
 80055a0:	08008d48 	.word	0x08008d48
 80055a4:	08008d40 	.word	0x08008d40

080055a8 <HAL_UARTEx_DisableFifoMode>:
  __HAL_LOCK(huart);
 80055a8:	f890 3084 	ldrb.w	r3, [r0, #132]	@ 0x84
 80055ac:	2b01      	cmp	r3, #1
 80055ae:	d018      	beq.n	80055e2 <HAL_UARTEx_DisableFifoMode+0x3a>
 80055b0:	2301      	movs	r3, #1
 80055b2:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
  huart->gState = HAL_UART_STATE_BUSY;
 80055b6:	2324      	movs	r3, #36	@ 0x24
 80055b8:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80055bc:	6803      	ldr	r3, [r0, #0]
 80055be:	681a      	ldr	r2, [r3, #0]
  __HAL_UART_DISABLE(huart);
 80055c0:	6819      	ldr	r1, [r3, #0]
 80055c2:	f021 0101 	bic.w	r1, r1, #1
 80055c6:	6019      	str	r1, [r3, #0]
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80055c8:	f022 5200 	bic.w	r2, r2, #536870912	@ 0x20000000
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80055cc:	2300      	movs	r3, #0
 80055ce:	6643      	str	r3, [r0, #100]	@ 0x64
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80055d0:	6801      	ldr	r1, [r0, #0]
 80055d2:	600a      	str	r2, [r1, #0]
  huart->gState = HAL_UART_STATE_READY;
 80055d4:	2220      	movs	r2, #32
 80055d6:	f8c0 2088 	str.w	r2, [r0, #136]	@ 0x88
  __HAL_UNLOCK(huart);
 80055da:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
  return HAL_OK;
 80055de:	4618      	mov	r0, r3
 80055e0:	4770      	bx	lr
  __HAL_LOCK(huart);
 80055e2:	2002      	movs	r0, #2
}
 80055e4:	4770      	bx	lr

080055e6 <HAL_UARTEx_SetTxFifoThreshold>:
{
 80055e6:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(huart);
 80055e8:	f890 3084 	ldrb.w	r3, [r0, #132]	@ 0x84
 80055ec:	2b01      	cmp	r3, #1
 80055ee:	d01d      	beq.n	800562c <HAL_UARTEx_SetTxFifoThreshold+0x46>
 80055f0:	4604      	mov	r4, r0
 80055f2:	2301      	movs	r3, #1
 80055f4:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
  huart->gState = HAL_UART_STATE_BUSY;
 80055f8:	2324      	movs	r3, #36	@ 0x24
 80055fa:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80055fe:	6803      	ldr	r3, [r0, #0]
 8005600:	681d      	ldr	r5, [r3, #0]
  __HAL_UART_DISABLE(huart);
 8005602:	681a      	ldr	r2, [r3, #0]
 8005604:	f022 0201 	bic.w	r2, r2, #1
 8005608:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800560a:	6802      	ldr	r2, [r0, #0]
 800560c:	6893      	ldr	r3, [r2, #8]
 800560e:	f023 4360 	bic.w	r3, r3, #3758096384	@ 0xe0000000
 8005612:	4319      	orrs	r1, r3
 8005614:	6091      	str	r1, [r2, #8]
  UARTEx_SetNbDataToProcess(huart);
 8005616:	f7ff ffa1 	bl	800555c <UARTEx_SetNbDataToProcess>
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800561a:	6823      	ldr	r3, [r4, #0]
 800561c:	601d      	str	r5, [r3, #0]
  huart->gState = HAL_UART_STATE_READY;
 800561e:	2320      	movs	r3, #32
 8005620:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
  __HAL_UNLOCK(huart);
 8005624:	2000      	movs	r0, #0
 8005626:	f884 0084 	strb.w	r0, [r4, #132]	@ 0x84
}
 800562a:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(huart);
 800562c:	2002      	movs	r0, #2
 800562e:	e7fc      	b.n	800562a <HAL_UARTEx_SetTxFifoThreshold+0x44>

08005630 <HAL_UARTEx_SetRxFifoThreshold>:
{
 8005630:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(huart);
 8005632:	f890 3084 	ldrb.w	r3, [r0, #132]	@ 0x84
 8005636:	2b01      	cmp	r3, #1
 8005638:	d01d      	beq.n	8005676 <HAL_UARTEx_SetRxFifoThreshold+0x46>
 800563a:	4604      	mov	r4, r0
 800563c:	2301      	movs	r3, #1
 800563e:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
  huart->gState = HAL_UART_STATE_BUSY;
 8005642:	2324      	movs	r3, #36	@ 0x24
 8005644:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005648:	6803      	ldr	r3, [r0, #0]
 800564a:	681d      	ldr	r5, [r3, #0]
  __HAL_UART_DISABLE(huart);
 800564c:	681a      	ldr	r2, [r3, #0]
 800564e:	f022 0201 	bic.w	r2, r2, #1
 8005652:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8005654:	6802      	ldr	r2, [r0, #0]
 8005656:	6893      	ldr	r3, [r2, #8]
 8005658:	f023 6360 	bic.w	r3, r3, #234881024	@ 0xe000000
 800565c:	4319      	orrs	r1, r3
 800565e:	6091      	str	r1, [r2, #8]
  UARTEx_SetNbDataToProcess(huart);
 8005660:	f7ff ff7c 	bl	800555c <UARTEx_SetNbDataToProcess>
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005664:	6823      	ldr	r3, [r4, #0]
 8005666:	601d      	str	r5, [r3, #0]
  huart->gState = HAL_UART_STATE_READY;
 8005668:	2320      	movs	r3, #32
 800566a:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
  __HAL_UNLOCK(huart);
 800566e:	2000      	movs	r0, #0
 8005670:	f884 0084 	strb.w	r0, [r4, #132]	@ 0x84
}
 8005674:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(huart);
 8005676:	2002      	movs	r0, #2
 8005678:	e7fc      	b.n	8005674 <HAL_UARTEx_SetRxFifoThreshold+0x44>

0800567a <HAL_WWDG_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_WWDG_Init(WWDG_HandleTypeDef *hwwdg)
{
  /* Check the WWDG handle allocation */
  if (hwwdg == NULL)
 800567a:	b188      	cbz	r0, 80056a0 <HAL_WWDG_Init+0x26>
{
 800567c:	b510      	push	{r4, lr}
 800567e:	4604      	mov	r4, r0

  /* Init the low level hardware */
  hwwdg->MspInitCallback(hwwdg);
#else
  /* Init the low level hardware */
  HAL_WWDG_MspInit(hwwdg);
 8005680:	f7fc f93c 	bl	80018fc <HAL_WWDG_MspInit>
#endif /* USE_HAL_WWDG_REGISTER_CALLBACKS */

  /* Set WWDG Counter */
  WRITE_REG(hwwdg->Instance->CR, (WWDG_CR_WDGA | hwwdg->Init.Counter));
 8005684:	68e3      	ldr	r3, [r4, #12]
 8005686:	6822      	ldr	r2, [r4, #0]
 8005688:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800568c:	6013      	str	r3, [r2, #0]

  /* Set WWDG Prescaler and Window */
  WRITE_REG(hwwdg->Instance->CFR, (hwwdg->Init.EWIMode | hwwdg->Init.Prescaler | hwwdg->Init.Window));
 800568e:	6923      	ldr	r3, [r4, #16]
 8005690:	6862      	ldr	r2, [r4, #4]
 8005692:	4313      	orrs	r3, r2
 8005694:	68a1      	ldr	r1, [r4, #8]
 8005696:	6822      	ldr	r2, [r4, #0]
 8005698:	430b      	orrs	r3, r1
 800569a:	6053      	str	r3, [r2, #4]

  /* Return function status */
  return HAL_OK;
 800569c:	2000      	movs	r0, #0
}
 800569e:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 80056a0:	2001      	movs	r0, #1
}
 80056a2:	4770      	bx	lr

080056a4 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80056a4:	e7fe      	b.n	80056a4 <NMI_Handler>

080056a6 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80056a6:	e7fe      	b.n	80056a6 <HardFault_Handler>

080056a8 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80056a8:	e7fe      	b.n	80056a8 <MemManage_Handler>

080056aa <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80056aa:	e7fe      	b.n	80056aa <BusFault_Handler>

080056ac <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80056ac:	e7fe      	b.n	80056ac <UsageFault_Handler>

080056ae <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80056ae:	4770      	bx	lr

080056b0 <DebugMon_Handler>:

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80056b0:	4770      	bx	lr

080056b2 <PendSV_Handler>:

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80056b2:	4770      	bx	lr

080056b4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80056b4:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80056b6:	f7fb fa39 	bl	8000b2c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80056ba:	bd08      	pop	{r3, pc}

080056bc <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 80056bc:	b508      	push	{r3, lr}
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 80056be:	4802      	ldr	r0, [pc, #8]	@ (80056c8 <OTG_FS_IRQHandler+0xc>)
 80056c0:	f7fc fc6b 	bl	8001f9a <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 80056c4:	bd08      	pop	{r3, pc}
 80056c6:	bf00      	nop
 80056c8:	20001b58 	.word	0x20001b58

080056cc <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 80056cc:	b082      	sub	sp, #8
  __IO uint32_t count = 0U;
 80056ce:	2300      	movs	r3, #0
 80056d0:	9301      	str	r3, [sp, #4]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80056d2:	9b01      	ldr	r3, [sp, #4]
 80056d4:	3301      	adds	r3, #1
 80056d6:	9301      	str	r3, [sp, #4]

    if (count > HAL_USB_TIMEOUT)
 80056d8:	9b01      	ldr	r3, [sp, #4]
 80056da:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80056de:	d815      	bhi.n	800570c <USB_CoreReset+0x40>
    {
      return HAL_TIMEOUT;
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80056e0:	6903      	ldr	r3, [r0, #16]
 80056e2:	2b00      	cmp	r3, #0
 80056e4:	daf5      	bge.n	80056d2 <USB_CoreReset+0x6>

  /* Core Soft Reset */
  count = 0U;
 80056e6:	2300      	movs	r3, #0
 80056e8:	9301      	str	r3, [sp, #4]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 80056ea:	6903      	ldr	r3, [r0, #16]
 80056ec:	f043 0301 	orr.w	r3, r3, #1
 80056f0:	6103      	str	r3, [r0, #16]

  do
  {
    count++;
 80056f2:	9b01      	ldr	r3, [sp, #4]
 80056f4:	3301      	adds	r3, #1
 80056f6:	9301      	str	r3, [sp, #4]

    if (count > HAL_USB_TIMEOUT)
 80056f8:	9b01      	ldr	r3, [sp, #4]
 80056fa:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80056fe:	d808      	bhi.n	8005712 <USB_CoreReset+0x46>
    {
      return HAL_TIMEOUT;
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8005700:	6903      	ldr	r3, [r0, #16]
 8005702:	f013 0f01 	tst.w	r3, #1
 8005706:	d1f4      	bne.n	80056f2 <USB_CoreReset+0x26>

  return HAL_OK;
 8005708:	2000      	movs	r0, #0
 800570a:	e000      	b.n	800570e <USB_CoreReset+0x42>
      return HAL_TIMEOUT;
 800570c:	2003      	movs	r0, #3
}
 800570e:	b002      	add	sp, #8
 8005710:	4770      	bx	lr
      return HAL_TIMEOUT;
 8005712:	2003      	movs	r0, #3
 8005714:	e7fb      	b.n	800570e <USB_CoreReset+0x42>
	...

08005718 <USB_CoreInit>:
{
 8005718:	b084      	sub	sp, #16
 800571a:	b510      	push	{r4, lr}
 800571c:	4604      	mov	r4, r0
 800571e:	a803      	add	r0, sp, #12
 8005720:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8005724:	f89d 3011 	ldrb.w	r3, [sp, #17]
 8005728:	2b01      	cmp	r3, #1
 800572a:	d11f      	bne.n	800576c <USB_CoreInit+0x54>
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800572c:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 800572e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005732:	63a3      	str	r3, [r4, #56]	@ 0x38
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8005734:	68e2      	ldr	r2, [r4, #12]
 8005736:	4b1f      	ldr	r3, [pc, #124]	@ (80057b4 <USB_CoreInit+0x9c>)
 8005738:	4013      	ands	r3, r2
 800573a:	60e3      	str	r3, [r4, #12]
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800573c:	68e3      	ldr	r3, [r4, #12]
 800573e:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8005742:	60e3      	str	r3, [r4, #12]
    if (cfg.use_external_vbus == 1U)
 8005744:	f89d 3018 	ldrb.w	r3, [sp, #24]
 8005748:	2b01      	cmp	r3, #1
 800574a:	d00a      	beq.n	8005762 <USB_CoreInit+0x4a>
    ret = USB_CoreReset(USBx);
 800574c:	4620      	mov	r0, r4
 800574e:	f7ff ffbd 	bl	80056cc <USB_CoreReset>
  if (cfg.dma_enable == 1U)
 8005752:	f89d 300e 	ldrb.w	r3, [sp, #14]
 8005756:	2b01      	cmp	r3, #1
 8005758:	d01c      	beq.n	8005794 <USB_CoreInit+0x7c>
}
 800575a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800575e:	b004      	add	sp, #16
 8005760:	4770      	bx	lr
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8005762:	68e3      	ldr	r3, [r4, #12]
 8005764:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005768:	60e3      	str	r3, [r4, #12]
 800576a:	e7ef      	b.n	800574c <USB_CoreInit+0x34>
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800576c:	68e3      	ldr	r3, [r4, #12]
 800576e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005772:	60e3      	str	r3, [r4, #12]
    ret = USB_CoreReset(USBx);
 8005774:	4620      	mov	r0, r4
 8005776:	f7ff ffa9 	bl	80056cc <USB_CoreReset>
    if (cfg.battery_charging_enable == 0U)
 800577a:	f89d 3015 	ldrb.w	r3, [sp, #21]
 800577e:	b923      	cbnz	r3, 800578a <USB_CoreInit+0x72>
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8005780:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8005782:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005786:	63a3      	str	r3, [r4, #56]	@ 0x38
 8005788:	e7e3      	b.n	8005752 <USB_CoreInit+0x3a>
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800578a:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 800578c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005790:	63a3      	str	r3, [r4, #56]	@ 0x38
 8005792:	e7de      	b.n	8005752 <USB_CoreInit+0x3a>
    USBx->GDFIFOCFG &= ~(0xFFFFU << 16);
 8005794:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8005796:	b29b      	uxth	r3, r3
 8005798:	65e3      	str	r3, [r4, #92]	@ 0x5c
    USBx->GDFIFOCFG |= 0x3EEU << 16;
 800579a:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 800579c:	4b06      	ldr	r3, [pc, #24]	@ (80057b8 <USB_CoreInit+0xa0>)
 800579e:	4313      	orrs	r3, r2
 80057a0:	65e3      	str	r3, [r4, #92]	@ 0x5c
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 80057a2:	68a3      	ldr	r3, [r4, #8]
 80057a4:	f043 0306 	orr.w	r3, r3, #6
 80057a8:	60a3      	str	r3, [r4, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 80057aa:	68a3      	ldr	r3, [r4, #8]
 80057ac:	f043 0320 	orr.w	r3, r3, #32
 80057b0:	60a3      	str	r3, [r4, #8]
 80057b2:	e7d2      	b.n	800575a <USB_CoreInit+0x42>
 80057b4:	ffbdffbf 	.word	0xffbdffbf
 80057b8:	03ee0000 	.word	0x03ee0000

080057bc <USB_SetTurnaroundTime>:
  if (speed == USBD_FS_SPEED)
 80057bc:	2a02      	cmp	r2, #2
 80057be:	d00a      	beq.n	80057d6 <USB_SetTurnaroundTime+0x1a>
    UsbTrd = USBD_HS_TRDT_VALUE;
 80057c0:	2209      	movs	r2, #9
  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 80057c2:	68c3      	ldr	r3, [r0, #12]
 80057c4:	f423 5370 	bic.w	r3, r3, #15360	@ 0x3c00
 80057c8:	60c3      	str	r3, [r0, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 80057ca:	68c3      	ldr	r3, [r0, #12]
 80057cc:	ea43 2382 	orr.w	r3, r3, r2, lsl #10
 80057d0:	60c3      	str	r3, [r0, #12]
}
 80057d2:	2000      	movs	r0, #0
 80057d4:	4770      	bx	lr
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 80057d6:	4b20      	ldr	r3, [pc, #128]	@ (8005858 <USB_SetTurnaroundTime+0x9c>)
 80057d8:	440b      	add	r3, r1
 80057da:	4a20      	ldr	r2, [pc, #128]	@ (800585c <USB_SetTurnaroundTime+0xa0>)
 80057dc:	4293      	cmp	r3, r2
 80057de:	d929      	bls.n	8005834 <USB_SetTurnaroundTime+0x78>
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 80057e0:	4b1f      	ldr	r3, [pc, #124]	@ (8005860 <USB_SetTurnaroundTime+0xa4>)
 80057e2:	440b      	add	r3, r1
 80057e4:	4a1f      	ldr	r2, [pc, #124]	@ (8005864 <USB_SetTurnaroundTime+0xa8>)
 80057e6:	4293      	cmp	r3, r2
 80057e8:	d926      	bls.n	8005838 <USB_SetTurnaroundTime+0x7c>
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 80057ea:	4b1f      	ldr	r3, [pc, #124]	@ (8005868 <USB_SetTurnaroundTime+0xac>)
 80057ec:	440b      	add	r3, r1
 80057ee:	4a1f      	ldr	r2, [pc, #124]	@ (800586c <USB_SetTurnaroundTime+0xb0>)
 80057f0:	4293      	cmp	r3, r2
 80057f2:	d923      	bls.n	800583c <USB_SetTurnaroundTime+0x80>
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 80057f4:	4b1e      	ldr	r3, [pc, #120]	@ (8005870 <USB_SetTurnaroundTime+0xb4>)
 80057f6:	440b      	add	r3, r1
 80057f8:	4a1e      	ldr	r2, [pc, #120]	@ (8005874 <USB_SetTurnaroundTime+0xb8>)
 80057fa:	4293      	cmp	r3, r2
 80057fc:	d320      	bcc.n	8005840 <USB_SetTurnaroundTime+0x84>
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 80057fe:	4b1e      	ldr	r3, [pc, #120]	@ (8005878 <USB_SetTurnaroundTime+0xbc>)
 8005800:	440b      	add	r3, r1
 8005802:	4a1e      	ldr	r2, [pc, #120]	@ (800587c <USB_SetTurnaroundTime+0xc0>)
 8005804:	4293      	cmp	r3, r2
 8005806:	d91d      	bls.n	8005844 <USB_SetTurnaroundTime+0x88>
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8005808:	4b1d      	ldr	r3, [pc, #116]	@ (8005880 <USB_SetTurnaroundTime+0xc4>)
 800580a:	440b      	add	r3, r1
 800580c:	4a1d      	ldr	r2, [pc, #116]	@ (8005884 <USB_SetTurnaroundTime+0xc8>)
 800580e:	4293      	cmp	r3, r2
 8005810:	d31a      	bcc.n	8005848 <USB_SetTurnaroundTime+0x8c>
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8005812:	4b1d      	ldr	r3, [pc, #116]	@ (8005888 <USB_SetTurnaroundTime+0xcc>)
 8005814:	440b      	add	r3, r1
 8005816:	4a1d      	ldr	r2, [pc, #116]	@ (800588c <USB_SetTurnaroundTime+0xd0>)
 8005818:	4293      	cmp	r3, r2
 800581a:	d317      	bcc.n	800584c <USB_SetTurnaroundTime+0x90>
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800581c:	4b1c      	ldr	r3, [pc, #112]	@ (8005890 <USB_SetTurnaroundTime+0xd4>)
 800581e:	440b      	add	r3, r1
 8005820:	4a1c      	ldr	r2, [pc, #112]	@ (8005894 <USB_SetTurnaroundTime+0xd8>)
 8005822:	4293      	cmp	r3, r2
 8005824:	d314      	bcc.n	8005850 <USB_SetTurnaroundTime+0x94>
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8005826:	4b1c      	ldr	r3, [pc, #112]	@ (8005898 <USB_SetTurnaroundTime+0xdc>)
 8005828:	440b      	add	r3, r1
 800582a:	4a1c      	ldr	r2, [pc, #112]	@ (800589c <USB_SetTurnaroundTime+0xe0>)
 800582c:	4293      	cmp	r3, r2
 800582e:	d211      	bcs.n	8005854 <USB_SetTurnaroundTime+0x98>
      UsbTrd = 0x7U;
 8005830:	2207      	movs	r2, #7
 8005832:	e7c6      	b.n	80057c2 <USB_SetTurnaroundTime+0x6>
      UsbTrd = 0xFU;
 8005834:	220f      	movs	r2, #15
 8005836:	e7c4      	b.n	80057c2 <USB_SetTurnaroundTime+0x6>
      UsbTrd = 0xEU;
 8005838:	220e      	movs	r2, #14
 800583a:	e7c2      	b.n	80057c2 <USB_SetTurnaroundTime+0x6>
      UsbTrd = 0xDU;
 800583c:	220d      	movs	r2, #13
 800583e:	e7c0      	b.n	80057c2 <USB_SetTurnaroundTime+0x6>
      UsbTrd = 0xCU;
 8005840:	220c      	movs	r2, #12
 8005842:	e7be      	b.n	80057c2 <USB_SetTurnaroundTime+0x6>
      UsbTrd = 0xBU;
 8005844:	220b      	movs	r2, #11
 8005846:	e7bc      	b.n	80057c2 <USB_SetTurnaroundTime+0x6>
      UsbTrd = 0xAU;
 8005848:	220a      	movs	r2, #10
 800584a:	e7ba      	b.n	80057c2 <USB_SetTurnaroundTime+0x6>
      UsbTrd = 0x9U;
 800584c:	2209      	movs	r2, #9
 800584e:	e7b8      	b.n	80057c2 <USB_SetTurnaroundTime+0x6>
      UsbTrd = 0x8U;
 8005850:	2208      	movs	r2, #8
 8005852:	e7b6      	b.n	80057c2 <USB_SetTurnaroundTime+0x6>
      UsbTrd = 0x6U;
 8005854:	2206      	movs	r2, #6
 8005856:	e7b4      	b.n	80057c2 <USB_SetTurnaroundTime+0x6>
 8005858:	ff275340 	.word	0xff275340
 800585c:	000c34ff 	.word	0x000c34ff
 8005860:	ff1b1e40 	.word	0xff1b1e40
 8005864:	000f423f 	.word	0x000f423f
 8005868:	ff0bdc00 	.word	0xff0bdc00
 800586c:	00124f7f 	.word	0x00124f7f
 8005870:	fef98c80 	.word	0xfef98c80
 8005874:	0013d620 	.word	0x0013d620
 8005878:	fee5b660 	.word	0xfee5b660
 800587c:	0016e35f 	.word	0x0016e35f
 8005880:	feced300 	.word	0xfeced300
 8005884:	001b7740 	.word	0x001b7740
 8005888:	feb35bc0 	.word	0xfeb35bc0
 800588c:	002191c0 	.word	0x002191c0
 8005890:	fe91ca00 	.word	0xfe91ca00
 8005894:	00387520 	.word	0x00387520
 8005898:	fe5954e0 	.word	0xfe5954e0
 800589c:	00419ce0 	.word	0x00419ce0

080058a0 <USB_EnableGlobalInt>:
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 80058a0:	6883      	ldr	r3, [r0, #8]
 80058a2:	f043 0301 	orr.w	r3, r3, #1
 80058a6:	6083      	str	r3, [r0, #8]
}
 80058a8:	2000      	movs	r0, #0
 80058aa:	4770      	bx	lr

080058ac <USB_DisableGlobalInt>:
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80058ac:	6883      	ldr	r3, [r0, #8]
 80058ae:	f023 0301 	bic.w	r3, r3, #1
 80058b2:	6083      	str	r3, [r0, #8]
}
 80058b4:	2000      	movs	r0, #0
 80058b6:	4770      	bx	lr

080058b8 <USB_FlushTxFifo>:
{
 80058b8:	b082      	sub	sp, #8
  __IO uint32_t count = 0U;
 80058ba:	2300      	movs	r3, #0
 80058bc:	9301      	str	r3, [sp, #4]
    count++;
 80058be:	9b01      	ldr	r3, [sp, #4]
 80058c0:	3301      	adds	r3, #1
 80058c2:	9301      	str	r3, [sp, #4]
    if (count > HAL_USB_TIMEOUT)
 80058c4:	9b01      	ldr	r3, [sp, #4]
 80058c6:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80058ca:	d815      	bhi.n	80058f8 <USB_FlushTxFifo+0x40>
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80058cc:	6903      	ldr	r3, [r0, #16]
 80058ce:	2b00      	cmp	r3, #0
 80058d0:	daf5      	bge.n	80058be <USB_FlushTxFifo+0x6>
  count = 0U;
 80058d2:	2300      	movs	r3, #0
 80058d4:	9301      	str	r3, [sp, #4]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80058d6:	0189      	lsls	r1, r1, #6
 80058d8:	f041 0120 	orr.w	r1, r1, #32
 80058dc:	6101      	str	r1, [r0, #16]
    count++;
 80058de:	9b01      	ldr	r3, [sp, #4]
 80058e0:	3301      	adds	r3, #1
 80058e2:	9301      	str	r3, [sp, #4]
    if (count > HAL_USB_TIMEOUT)
 80058e4:	9b01      	ldr	r3, [sp, #4]
 80058e6:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80058ea:	d808      	bhi.n	80058fe <USB_FlushTxFifo+0x46>
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80058ec:	6903      	ldr	r3, [r0, #16]
 80058ee:	f013 0f20 	tst.w	r3, #32
 80058f2:	d1f4      	bne.n	80058de <USB_FlushTxFifo+0x26>
  return HAL_OK;
 80058f4:	2000      	movs	r0, #0
 80058f6:	e000      	b.n	80058fa <USB_FlushTxFifo+0x42>
      return HAL_TIMEOUT;
 80058f8:	2003      	movs	r0, #3
}
 80058fa:	b002      	add	sp, #8
 80058fc:	4770      	bx	lr
      return HAL_TIMEOUT;
 80058fe:	2003      	movs	r0, #3
 8005900:	e7fb      	b.n	80058fa <USB_FlushTxFifo+0x42>

08005902 <USB_FlushRxFifo>:
{
 8005902:	b082      	sub	sp, #8
  __IO uint32_t count = 0U;
 8005904:	2300      	movs	r3, #0
 8005906:	9301      	str	r3, [sp, #4]
    count++;
 8005908:	9b01      	ldr	r3, [sp, #4]
 800590a:	3301      	adds	r3, #1
 800590c:	9301      	str	r3, [sp, #4]
    if (count > HAL_USB_TIMEOUT)
 800590e:	9b01      	ldr	r3, [sp, #4]
 8005910:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005914:	d813      	bhi.n	800593e <USB_FlushRxFifo+0x3c>
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005916:	6903      	ldr	r3, [r0, #16]
 8005918:	2b00      	cmp	r3, #0
 800591a:	daf5      	bge.n	8005908 <USB_FlushRxFifo+0x6>
  count = 0U;
 800591c:	2300      	movs	r3, #0
 800591e:	9301      	str	r3, [sp, #4]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8005920:	2310      	movs	r3, #16
 8005922:	6103      	str	r3, [r0, #16]
    count++;
 8005924:	9b01      	ldr	r3, [sp, #4]
 8005926:	3301      	adds	r3, #1
 8005928:	9301      	str	r3, [sp, #4]
    if (count > HAL_USB_TIMEOUT)
 800592a:	9b01      	ldr	r3, [sp, #4]
 800592c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005930:	d808      	bhi.n	8005944 <USB_FlushRxFifo+0x42>
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8005932:	6903      	ldr	r3, [r0, #16]
 8005934:	f013 0f10 	tst.w	r3, #16
 8005938:	d1f4      	bne.n	8005924 <USB_FlushRxFifo+0x22>
  return HAL_OK;
 800593a:	2000      	movs	r0, #0
 800593c:	e000      	b.n	8005940 <USB_FlushRxFifo+0x3e>
      return HAL_TIMEOUT;
 800593e:	2003      	movs	r0, #3
}
 8005940:	b002      	add	sp, #8
 8005942:	4770      	bx	lr
      return HAL_TIMEOUT;
 8005944:	2003      	movs	r0, #3
 8005946:	e7fb      	b.n	8005940 <USB_FlushRxFifo+0x3e>

08005948 <USB_SetDevSpeed>:
  USBx_DEVICE->DCFG |= speed;
 8005948:	f8d0 3800 	ldr.w	r3, [r0, #2048]	@ 0x800
 800594c:	4319      	orrs	r1, r3
 800594e:	f8c0 1800 	str.w	r1, [r0, #2048]	@ 0x800
}
 8005952:	2000      	movs	r0, #0
 8005954:	4770      	bx	lr
	...

08005958 <USB_DevInit>:
{
 8005958:	b084      	sub	sp, #16
 800595a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800595c:	4604      	mov	r4, r0
 800595e:	a807      	add	r0, sp, #28
 8005960:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  for (i = 0U; i < 15U; i++)
 8005964:	2300      	movs	r3, #0
 8005966:	e006      	b.n	8005976 <USB_DevInit+0x1e>
    USBx->DIEPTXF[i] = 0U;
 8005968:	f103 0240 	add.w	r2, r3, #64	@ 0x40
 800596c:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8005970:	2100      	movs	r1, #0
 8005972:	6051      	str	r1, [r2, #4]
  for (i = 0U; i < 15U; i++)
 8005974:	3301      	adds	r3, #1
 8005976:	2b0e      	cmp	r3, #14
 8005978:	d9f6      	bls.n	8005968 <USB_DevInit+0x10>
  if (cfg.vbus_sensing_enable == 0U)
 800597a:	f89d 6026 	ldrb.w	r6, [sp, #38]	@ 0x26
 800597e:	bb06      	cbnz	r6, 80059c2 <USB_DevInit+0x6a>
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8005980:	f8d4 3804 	ldr.w	r3, [r4, #2052]	@ 0x804
 8005984:	f043 0302 	orr.w	r3, r3, #2
 8005988:	f8c4 3804 	str.w	r3, [r4, #2052]	@ 0x804
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 800598c:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 800598e:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8005992:	63a3      	str	r3, [r4, #56]	@ 0x38
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8005994:	6823      	ldr	r3, [r4, #0]
 8005996:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800599a:	6023      	str	r3, [r4, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 800599c:	6823      	ldr	r3, [r4, #0]
 800599e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80059a2:	6023      	str	r3, [r4, #0]
  USBx_PCGCCTL = 0U;
 80059a4:	2300      	movs	r3, #0
 80059a6:	f8c4 3e00 	str.w	r3, [r4, #3584]	@ 0xe00
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80059aa:	f89d 3021 	ldrb.w	r3, [sp, #33]	@ 0x21
 80059ae:	2b01      	cmp	r3, #1
 80059b0:	d111      	bne.n	80059d6 <USB_DevInit+0x7e>
    if (cfg.speed == USBD_HS_SPEED)
 80059b2:	f89d 301f 	ldrb.w	r3, [sp, #31]
 80059b6:	b94b      	cbnz	r3, 80059cc <USB_DevInit+0x74>
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 80059b8:	2100      	movs	r1, #0
 80059ba:	4620      	mov	r0, r4
 80059bc:	f7ff ffc4 	bl	8005948 <USB_SetDevSpeed>
 80059c0:	e00d      	b.n	80059de <USB_DevInit+0x86>
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 80059c2:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 80059c4:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80059c8:	63a3      	str	r3, [r4, #56]	@ 0x38
 80059ca:	e7eb      	b.n	80059a4 <USB_DevInit+0x4c>
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 80059cc:	2101      	movs	r1, #1
 80059ce:	4620      	mov	r0, r4
 80059d0:	f7ff ffba 	bl	8005948 <USB_SetDevSpeed>
 80059d4:	e003      	b.n	80059de <USB_DevInit+0x86>
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 80059d6:	2103      	movs	r1, #3
 80059d8:	4620      	mov	r0, r4
 80059da:	f7ff ffb5 	bl	8005948 <USB_SetDevSpeed>
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80059de:	2110      	movs	r1, #16
 80059e0:	4620      	mov	r0, r4
 80059e2:	f7ff ff69 	bl	80058b8 <USB_FlushTxFifo>
 80059e6:	4605      	mov	r5, r0
 80059e8:	b100      	cbz	r0, 80059ec <USB_DevInit+0x94>
    ret = HAL_ERROR;
 80059ea:	2501      	movs	r5, #1
  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80059ec:	4620      	mov	r0, r4
 80059ee:	f7ff ff88 	bl	8005902 <USB_FlushRxFifo>
 80059f2:	b100      	cbz	r0, 80059f6 <USB_DevInit+0x9e>
    ret = HAL_ERROR;
 80059f4:	2501      	movs	r5, #1
  USBx_DEVICE->DIEPMSK = 0U;
 80059f6:	f504 6c00 	add.w	ip, r4, #2048	@ 0x800
 80059fa:	2300      	movs	r3, #0
 80059fc:	f8cc 3010 	str.w	r3, [ip, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8005a00:	f8cc 3014 	str.w	r3, [ip, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8005a04:	f8cc 301c 	str.w	r3, [ip, #28]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005a08:	e00d      	b.n	8005a26 <USB_DevInit+0xce>
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8005a0a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8005a0e:	f8c2 0900 	str.w	r0, [r2, #2304]	@ 0x900
 8005a12:	e002      	b.n	8005a1a <USB_DevInit+0xc2>
      USBx_INEP(i)->DIEPCTL = 0U;
 8005a14:	2000      	movs	r0, #0
 8005a16:	f8c2 0900 	str.w	r0, [r2, #2304]	@ 0x900
    USBx_INEP(i)->DIEPTSIZ = 0U;
 8005a1a:	2200      	movs	r2, #0
 8005a1c:	610a      	str	r2, [r1, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8005a1e:	f64f 327f 	movw	r2, #64383	@ 0xfb7f
 8005a22:	608a      	str	r2, [r1, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005a24:	3301      	adds	r3, #1
 8005a26:	f89d 101c 	ldrb.w	r1, [sp, #28]
 8005a2a:	4299      	cmp	r1, r3
 8005a2c:	d90e      	bls.n	8005a4c <USB_DevInit+0xf4>
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8005a2e:	eb04 1243 	add.w	r2, r4, r3, lsl #5
 8005a32:	f502 6110 	add.w	r1, r2, #2304	@ 0x900
 8005a36:	f8d2 0900 	ldr.w	r0, [r2, #2304]	@ 0x900
 8005a3a:	2800      	cmp	r0, #0
 8005a3c:	daea      	bge.n	8005a14 <USB_DevInit+0xbc>
      if (i == 0U)
 8005a3e:	2b00      	cmp	r3, #0
 8005a40:	d1e3      	bne.n	8005a0a <USB_DevInit+0xb2>
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8005a42:	f04f 6000 	mov.w	r0, #134217728	@ 0x8000000
 8005a46:	f8c2 0900 	str.w	r0, [r2, #2304]	@ 0x900
 8005a4a:	e7e6      	b.n	8005a1a <USB_DevInit+0xc2>
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005a4c:	2300      	movs	r3, #0
 8005a4e:	e00a      	b.n	8005a66 <USB_DevInit+0x10e>
      if (i == 0U)
 8005a50:	b1bb      	cbz	r3, 8005a82 <USB_DevInit+0x12a>
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8005a52:	f04f 4790 	mov.w	r7, #1207959552	@ 0x48000000
 8005a56:	f8c2 7b00 	str.w	r7, [r2, #2816]	@ 0xb00
    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8005a5a:	2200      	movs	r2, #0
 8005a5c:	6102      	str	r2, [r0, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8005a5e:	f64f 327f 	movw	r2, #64383	@ 0xfb7f
 8005a62:	6082      	str	r2, [r0, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005a64:	3301      	adds	r3, #1
 8005a66:	4299      	cmp	r1, r3
 8005a68:	d910      	bls.n	8005a8c <USB_DevInit+0x134>
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8005a6a:	eb04 1243 	add.w	r2, r4, r3, lsl #5
 8005a6e:	f502 6030 	add.w	r0, r2, #2816	@ 0xb00
 8005a72:	f8d2 7b00 	ldr.w	r7, [r2, #2816]	@ 0xb00
 8005a76:	2f00      	cmp	r7, #0
 8005a78:	dbea      	blt.n	8005a50 <USB_DevInit+0xf8>
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8005a7a:	2700      	movs	r7, #0
 8005a7c:	f8c2 7b00 	str.w	r7, [r2, #2816]	@ 0xb00
 8005a80:	e7eb      	b.n	8005a5a <USB_DevInit+0x102>
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8005a82:	f04f 6700 	mov.w	r7, #134217728	@ 0x8000000
 8005a86:	f8c2 7b00 	str.w	r7, [r2, #2816]	@ 0xb00
 8005a8a:	e7e6      	b.n	8005a5a <USB_DevInit+0x102>
  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8005a8c:	f8dc 3010 	ldr.w	r3, [ip, #16]
 8005a90:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005a94:	f8cc 3010 	str.w	r3, [ip, #16]
  USBx->GINTMSK = 0U;
 8005a98:	2300      	movs	r3, #0
 8005a9a:	61a3      	str	r3, [r4, #24]
  USBx->GINTSTS = 0xBFFFFFFFU;
 8005a9c:	f06f 4380 	mvn.w	r3, #1073741824	@ 0x40000000
 8005aa0:	6163      	str	r3, [r4, #20]
  if (cfg.dma_enable == 0U)
 8005aa2:	f89d 301e 	ldrb.w	r3, [sp, #30]
 8005aa6:	b91b      	cbnz	r3, 8005ab0 <USB_DevInit+0x158>
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8005aa8:	69a3      	ldr	r3, [r4, #24]
 8005aaa:	f043 0310 	orr.w	r3, r3, #16
 8005aae:	61a3      	str	r3, [r4, #24]
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8005ab0:	69a2      	ldr	r2, [r4, #24]
 8005ab2:	4b0b      	ldr	r3, [pc, #44]	@ (8005ae0 <USB_DevInit+0x188>)
 8005ab4:	4313      	orrs	r3, r2
 8005ab6:	61a3      	str	r3, [r4, #24]
  if (cfg.Sof_enable != 0U)
 8005ab8:	f89d 3022 	ldrb.w	r3, [sp, #34]	@ 0x22
 8005abc:	b11b      	cbz	r3, 8005ac6 <USB_DevInit+0x16e>
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8005abe:	69a3      	ldr	r3, [r4, #24]
 8005ac0:	f043 0308 	orr.w	r3, r3, #8
 8005ac4:	61a3      	str	r3, [r4, #24]
  if (cfg.vbus_sensing_enable == 1U)
 8005ac6:	2e01      	cmp	r6, #1
 8005ac8:	d004      	beq.n	8005ad4 <USB_DevInit+0x17c>
}
 8005aca:	4628      	mov	r0, r5
 8005acc:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8005ad0:	b004      	add	sp, #16
 8005ad2:	4770      	bx	lr
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8005ad4:	69a2      	ldr	r2, [r4, #24]
 8005ad6:	4b03      	ldr	r3, [pc, #12]	@ (8005ae4 <USB_DevInit+0x18c>)
 8005ad8:	4313      	orrs	r3, r2
 8005ada:	61a3      	str	r3, [r4, #24]
 8005adc:	e7f5      	b.n	8005aca <USB_DevInit+0x172>
 8005ade:	bf00      	nop
 8005ae0:	803c3800 	.word	0x803c3800
 8005ae4:	40000004 	.word	0x40000004

08005ae8 <USB_GetDevSpeed>:
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8005ae8:	f8d0 3808 	ldr.w	r3, [r0, #2056]	@ 0x808
 8005aec:	f003 0306 	and.w	r3, r3, #6
  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8005af0:	2b02      	cmp	r3, #2
 8005af2:	d004      	beq.n	8005afe <USB_GetDevSpeed+0x16>
 8005af4:	2b06      	cmp	r3, #6
 8005af6:	d004      	beq.n	8005b02 <USB_GetDevSpeed+0x1a>
 8005af8:	b92b      	cbnz	r3, 8005b06 <USB_GetDevSpeed+0x1e>
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8005afa:	2000      	movs	r0, #0
 8005afc:	4770      	bx	lr
 8005afe:	2002      	movs	r0, #2
 8005b00:	4770      	bx	lr
 8005b02:	2002      	movs	r0, #2
 8005b04:	4770      	bx	lr
 8005b06:	200f      	movs	r0, #15
}
 8005b08:	4770      	bx	lr
	...

08005b0c <USB_ActivateEndpoint>:
{
 8005b0c:	b510      	push	{r4, lr}
  uint32_t epnum = (uint32_t)ep->num;
 8005b0e:	f891 c000 	ldrb.w	ip, [r1]
  if (ep->is_in == 1U)
 8005b12:	784b      	ldrb	r3, [r1, #1]
 8005b14:	2b01      	cmp	r3, #1
 8005b16:	d021      	beq.n	8005b5c <USB_ActivateEndpoint+0x50>
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8005b18:	f500 6e00 	add.w	lr, r0, #2048	@ 0x800
 8005b1c:	f8d0 381c 	ldr.w	r3, [r0, #2076]	@ 0x81c
 8005b20:	f00c 040f 	and.w	r4, ip, #15
 8005b24:	2201      	movs	r2, #1
 8005b26:	40a2      	lsls	r2, r4
 8005b28:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005b2c:	f8c0 381c 	str.w	r3, [r0, #2076]	@ 0x81c
    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8005b30:	eb00 104c 	add.w	r0, r0, ip, lsl #5
 8005b34:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	@ 0xb00
 8005b38:	f413 4f00 	tst.w	r3, #32768	@ 0x8000
 8005b3c:	d10c      	bne.n	8005b58 <USB_ActivateEndpoint+0x4c>
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8005b3e:	f8d0 2b00 	ldr.w	r2, [r0, #2816]	@ 0xb00
 8005b42:	688b      	ldr	r3, [r1, #8]
 8005b44:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8005b48:	7909      	ldrb	r1, [r1, #4]
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8005b4a:	ea43 4381 	orr.w	r3, r3, r1, lsl #18
 8005b4e:	431a      	orrs	r2, r3
 8005b50:	4b13      	ldr	r3, [pc, #76]	@ (8005ba0 <USB_ActivateEndpoint+0x94>)
 8005b52:	4313      	orrs	r3, r2
 8005b54:	f8c0 3b00 	str.w	r3, [r0, #2816]	@ 0xb00
}
 8005b58:	2000      	movs	r0, #0
 8005b5a:	bd10      	pop	{r4, pc}
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8005b5c:	f8d0 281c 	ldr.w	r2, [r0, #2076]	@ 0x81c
 8005b60:	f00c 0e0f 	and.w	lr, ip, #15
 8005b64:	fa03 f30e 	lsl.w	r3, r3, lr
 8005b68:	b29b      	uxth	r3, r3
 8005b6a:	4313      	orrs	r3, r2
 8005b6c:	f8c0 381c 	str.w	r3, [r0, #2076]	@ 0x81c
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8005b70:	eb00 104c 	add.w	r0, r0, ip, lsl #5
 8005b74:	f8d0 3900 	ldr.w	r3, [r0, #2304]	@ 0x900
 8005b78:	f413 4f00 	tst.w	r3, #32768	@ 0x8000
 8005b7c:	d1ec      	bne.n	8005b58 <USB_ActivateEndpoint+0x4c>
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8005b7e:	f8d0 2900 	ldr.w	r2, [r0, #2304]	@ 0x900
 8005b82:	688b      	ldr	r3, [r1, #8]
 8005b84:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8005b88:	7909      	ldrb	r1, [r1, #4]
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8005b8a:	ea43 4381 	orr.w	r3, r3, r1, lsl #18
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8005b8e:	ea43 538c 	orr.w	r3, r3, ip, lsl #22
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8005b92:	431a      	orrs	r2, r3
 8005b94:	4b02      	ldr	r3, [pc, #8]	@ (8005ba0 <USB_ActivateEndpoint+0x94>)
 8005b96:	4313      	orrs	r3, r2
 8005b98:	f8c0 3900 	str.w	r3, [r0, #2304]	@ 0x900
 8005b9c:	e7dc      	b.n	8005b58 <USB_ActivateEndpoint+0x4c>
 8005b9e:	bf00      	nop
 8005ba0:	10008000 	.word	0x10008000

08005ba4 <USB_DeactivateEndpoint>:
{
 8005ba4:	b430      	push	{r4, r5}
  uint32_t epnum = (uint32_t)ep->num;
 8005ba6:	780b      	ldrb	r3, [r1, #0]
  if (ep->is_in == 1U)
 8005ba8:	784a      	ldrb	r2, [r1, #1]
 8005baa:	2a01      	cmp	r2, #1
 8005bac:	d026      	beq.n	8005bfc <USB_DeactivateEndpoint+0x58>
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8005bae:	eb00 1343 	add.w	r3, r0, r3, lsl #5
 8005bb2:	f8d3 2b00 	ldr.w	r2, [r3, #2816]	@ 0xb00
 8005bb6:	2a00      	cmp	r2, #0
 8005bb8:	db52      	blt.n	8005c60 <USB_DeactivateEndpoint+0xbc>
    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8005bba:	f8d0 483c 	ldr.w	r4, [r0, #2108]	@ 0x83c
 8005bbe:	780a      	ldrb	r2, [r1, #0]
 8005bc0:	f002 020f 	and.w	r2, r2, #15
 8005bc4:	f04f 0c01 	mov.w	ip, #1
 8005bc8:	fa0c f202 	lsl.w	r2, ip, r2
 8005bcc:	ea24 4202 	bic.w	r2, r4, r2, lsl #16
 8005bd0:	f8c0 283c 	str.w	r2, [r0, #2108]	@ 0x83c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8005bd4:	f8d0 281c 	ldr.w	r2, [r0, #2076]	@ 0x81c
 8005bd8:	7809      	ldrb	r1, [r1, #0]
 8005bda:	f001 010f 	and.w	r1, r1, #15
 8005bde:	fa0c fc01 	lsl.w	ip, ip, r1
 8005be2:	ea22 420c 	bic.w	r2, r2, ip, lsl #16
 8005be6:	f8c0 281c 	str.w	r2, [r0, #2076]	@ 0x81c
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8005bea:	f8d3 1b00 	ldr.w	r1, [r3, #2816]	@ 0xb00
 8005bee:	4a23      	ldr	r2, [pc, #140]	@ (8005c7c <USB_DeactivateEndpoint+0xd8>)
 8005bf0:	400a      	ands	r2, r1
 8005bf2:	f8c3 2b00 	str.w	r2, [r3, #2816]	@ 0xb00
}
 8005bf6:	2000      	movs	r0, #0
 8005bf8:	bc30      	pop	{r4, r5}
 8005bfa:	4770      	bx	lr
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8005bfc:	eb00 1343 	add.w	r3, r0, r3, lsl #5
 8005c00:	f8d3 2900 	ldr.w	r2, [r3, #2304]	@ 0x900
 8005c04:	2a00      	cmp	r2, #0
 8005c06:	db1e      	blt.n	8005c46 <USB_DeactivateEndpoint+0xa2>
    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8005c08:	f8d0 583c 	ldr.w	r5, [r0, #2108]	@ 0x83c
 8005c0c:	780a      	ldrb	r2, [r1, #0]
 8005c0e:	f002 020f 	and.w	r2, r2, #15
 8005c12:	2401      	movs	r4, #1
 8005c14:	fa04 f202 	lsl.w	r2, r4, r2
 8005c18:	b292      	uxth	r2, r2
 8005c1a:	ea25 0202 	bic.w	r2, r5, r2
 8005c1e:	f8c0 283c 	str.w	r2, [r0, #2108]	@ 0x83c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8005c22:	f8d0 281c 	ldr.w	r2, [r0, #2076]	@ 0x81c
 8005c26:	7809      	ldrb	r1, [r1, #0]
 8005c28:	f001 010f 	and.w	r1, r1, #15
 8005c2c:	408c      	lsls	r4, r1
 8005c2e:	b2a4      	uxth	r4, r4
 8005c30:	ea22 0204 	bic.w	r2, r2, r4
 8005c34:	f8c0 281c 	str.w	r2, [r0, #2076]	@ 0x81c
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8005c38:	f8d3 1900 	ldr.w	r1, [r3, #2304]	@ 0x900
 8005c3c:	4a10      	ldr	r2, [pc, #64]	@ (8005c80 <USB_DeactivateEndpoint+0xdc>)
 8005c3e:	400a      	ands	r2, r1
 8005c40:	f8c3 2900 	str.w	r2, [r3, #2304]	@ 0x900
 8005c44:	e7d7      	b.n	8005bf6 <USB_DeactivateEndpoint+0x52>
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8005c46:	f8d3 2900 	ldr.w	r2, [r3, #2304]	@ 0x900
 8005c4a:	f042 6200 	orr.w	r2, r2, #134217728	@ 0x8000000
 8005c4e:	f8c3 2900 	str.w	r2, [r3, #2304]	@ 0x900
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8005c52:	f8d3 2900 	ldr.w	r2, [r3, #2304]	@ 0x900
 8005c56:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8005c5a:	f8c3 2900 	str.w	r2, [r3, #2304]	@ 0x900
 8005c5e:	e7d3      	b.n	8005c08 <USB_DeactivateEndpoint+0x64>
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8005c60:	f8d3 2b00 	ldr.w	r2, [r3, #2816]	@ 0xb00
 8005c64:	f042 6200 	orr.w	r2, r2, #134217728	@ 0x8000000
 8005c68:	f8c3 2b00 	str.w	r2, [r3, #2816]	@ 0xb00
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8005c6c:	f8d3 2b00 	ldr.w	r2, [r3, #2816]	@ 0xb00
 8005c70:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8005c74:	f8c3 2b00 	str.w	r2, [r3, #2816]	@ 0xb00
 8005c78:	e79f      	b.n	8005bba <USB_DeactivateEndpoint+0x16>
 8005c7a:	bf00      	nop
 8005c7c:	eff37800 	.word	0xeff37800
 8005c80:	ec337800 	.word	0xec337800

08005c84 <USB_EPStopXfer>:
{
 8005c84:	b410      	push	{r4}
 8005c86:	b083      	sub	sp, #12
 8005c88:	4602      	mov	r2, r0
  __IO uint32_t count = 0U;
 8005c8a:	2300      	movs	r3, #0
 8005c8c:	9301      	str	r3, [sp, #4]
  if (ep->is_in == 1U)
 8005c8e:	7848      	ldrb	r0, [r1, #1]
 8005c90:	2801      	cmp	r0, #1
 8005c92:	d00b      	beq.n	8005cac <USB_EPStopXfer+0x28>
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8005c94:	780b      	ldrb	r3, [r1, #0]
 8005c96:	eb02 1343 	add.w	r3, r2, r3, lsl #5
 8005c9a:	f8d3 0b00 	ldr.w	r0, [r3, #2816]	@ 0xb00
 8005c9e:	2800      	cmp	r0, #0
 8005ca0:	db2d      	blt.n	8005cfe <USB_EPStopXfer+0x7a>
  HAL_StatusTypeDef ret = HAL_OK;
 8005ca2:	2000      	movs	r0, #0
}
 8005ca4:	b003      	add	sp, #12
 8005ca6:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005caa:	4770      	bx	lr
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8005cac:	780b      	ldrb	r3, [r1, #0]
 8005cae:	eb02 1343 	add.w	r3, r2, r3, lsl #5
 8005cb2:	f8d3 4900 	ldr.w	r4, [r3, #2304]	@ 0x900
 8005cb6:	2c00      	cmp	r4, #0
 8005cb8:	db01      	blt.n	8005cbe <USB_EPStopXfer+0x3a>
  HAL_StatusTypeDef ret = HAL_OK;
 8005cba:	2000      	movs	r0, #0
 8005cbc:	e7f2      	b.n	8005ca4 <USB_EPStopXfer+0x20>
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 8005cbe:	f8d3 4900 	ldr.w	r4, [r3, #2304]	@ 0x900
 8005cc2:	f044 6400 	orr.w	r4, r4, #134217728	@ 0x8000000
 8005cc6:	f8c3 4900 	str.w	r4, [r3, #2304]	@ 0x900
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8005cca:	780b      	ldrb	r3, [r1, #0]
 8005ccc:	eb02 1343 	add.w	r3, r2, r3, lsl #5
 8005cd0:	f8d3 4900 	ldr.w	r4, [r3, #2304]	@ 0x900
 8005cd4:	f044 4480 	orr.w	r4, r4, #1073741824	@ 0x40000000
 8005cd8:	f8c3 4900 	str.w	r4, [r3, #2304]	@ 0x900
        count++;
 8005cdc:	9b01      	ldr	r3, [sp, #4]
 8005cde:	3301      	adds	r3, #1
 8005ce0:	9301      	str	r3, [sp, #4]
        if (count > 10000U)
 8005ce2:	9c01      	ldr	r4, [sp, #4]
 8005ce4:	f242 7310 	movw	r3, #10000	@ 0x2710
 8005ce8:	429c      	cmp	r4, r3
 8005cea:	d8db      	bhi.n	8005ca4 <USB_EPStopXfer+0x20>
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8005cec:	780b      	ldrb	r3, [r1, #0]
 8005cee:	eb02 1343 	add.w	r3, r2, r3, lsl #5
 8005cf2:	f8d3 3900 	ldr.w	r3, [r3, #2304]	@ 0x900
 8005cf6:	2b00      	cmp	r3, #0
 8005cf8:	dbf0      	blt.n	8005cdc <USB_EPStopXfer+0x58>
  HAL_StatusTypeDef ret = HAL_OK;
 8005cfa:	2000      	movs	r0, #0
 8005cfc:	e7d2      	b.n	8005ca4 <USB_EPStopXfer+0x20>
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8005cfe:	f8d3 0b00 	ldr.w	r0, [r3, #2816]	@ 0xb00
 8005d02:	f040 6000 	orr.w	r0, r0, #134217728	@ 0x8000000
 8005d06:	f8c3 0b00 	str.w	r0, [r3, #2816]	@ 0xb00
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 8005d0a:	780b      	ldrb	r3, [r1, #0]
 8005d0c:	eb02 1343 	add.w	r3, r2, r3, lsl #5
 8005d10:	f8d3 0b00 	ldr.w	r0, [r3, #2816]	@ 0xb00
 8005d14:	f040 4080 	orr.w	r0, r0, #1073741824	@ 0x40000000
 8005d18:	f8c3 0b00 	str.w	r0, [r3, #2816]	@ 0xb00
        count++;
 8005d1c:	9b01      	ldr	r3, [sp, #4]
 8005d1e:	3301      	adds	r3, #1
 8005d20:	9301      	str	r3, [sp, #4]
        if (count > 10000U)
 8005d22:	9801      	ldr	r0, [sp, #4]
 8005d24:	f242 7310 	movw	r3, #10000	@ 0x2710
 8005d28:	4298      	cmp	r0, r3
 8005d2a:	d808      	bhi.n	8005d3e <USB_EPStopXfer+0xba>
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8005d2c:	780b      	ldrb	r3, [r1, #0]
 8005d2e:	eb02 1343 	add.w	r3, r2, r3, lsl #5
 8005d32:	f8d3 3b00 	ldr.w	r3, [r3, #2816]	@ 0xb00
 8005d36:	2b00      	cmp	r3, #0
 8005d38:	dbf0      	blt.n	8005d1c <USB_EPStopXfer+0x98>
  HAL_StatusTypeDef ret = HAL_OK;
 8005d3a:	2000      	movs	r0, #0
 8005d3c:	e7b2      	b.n	8005ca4 <USB_EPStopXfer+0x20>
          ret = HAL_ERROR;
 8005d3e:	2001      	movs	r0, #1
 8005d40:	e7b0      	b.n	8005ca4 <USB_EPStopXfer+0x20>

08005d42 <USB_WritePacket>:
{
 8005d42:	b510      	push	{r4, lr}
 8005d44:	f89d 4008 	ldrb.w	r4, [sp, #8]
  if (dma == 0U)
 8005d48:	b984      	cbnz	r4, 8005d6c <USB_WritePacket+0x2a>
    count32b = ((uint32_t)len + 3U) / 4U;
 8005d4a:	3303      	adds	r3, #3
 8005d4c:	ea4f 0e93 	mov.w	lr, r3, lsr #2
    for (i = 0U; i < count32b; i++)
 8005d50:	f04f 0c00 	mov.w	ip, #0
 8005d54:	e008      	b.n	8005d68 <USB_WritePacket+0x26>
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8005d56:	eb00 3302 	add.w	r3, r0, r2, lsl #12
 8005d5a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005d5e:	f851 4b04 	ldr.w	r4, [r1], #4
 8005d62:	601c      	str	r4, [r3, #0]
    for (i = 0U; i < count32b; i++)
 8005d64:	f10c 0c01 	add.w	ip, ip, #1
 8005d68:	45f4      	cmp	ip, lr
 8005d6a:	d3f4      	bcc.n	8005d56 <USB_WritePacket+0x14>
}
 8005d6c:	2000      	movs	r0, #0
 8005d6e:	bd10      	pop	{r4, pc}

08005d70 <USB_EPStartXfer>:
{
 8005d70:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005d72:	b083      	sub	sp, #12
  uint32_t epnum = (uint32_t)ep->num;
 8005d74:	780c      	ldrb	r4, [r1, #0]
  if (ep->is_in == 1U)
 8005d76:	784b      	ldrb	r3, [r1, #1]
 8005d78:	2b01      	cmp	r3, #1
 8005d7a:	d02d      	beq.n	8005dd8 <USB_EPStartXfer+0x68>
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8005d7c:	eb00 1c44 	add.w	ip, r0, r4, lsl #5
 8005d80:	f50c 6330 	add.w	r3, ip, #2816	@ 0xb00
 8005d84:	691d      	ldr	r5, [r3, #16]
 8005d86:	f36f 0512 	bfc	r5, #0, #19
 8005d8a:	611d      	str	r5, [r3, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8005d8c:	691d      	ldr	r5, [r3, #16]
 8005d8e:	f36f 45dc 	bfc	r5, #19, #10
 8005d92:	611d      	str	r5, [r3, #16]
    if (epnum == 0U)
 8005d94:	2c00      	cmp	r4, #0
 8005d96:	f040 80ce 	bne.w	8005f36 <USB_EPStartXfer+0x1c6>
      if (ep->xfer_len > 0U)
 8005d9a:	690c      	ldr	r4, [r1, #16]
 8005d9c:	b10c      	cbz	r4, 8005da2 <USB_EPStartXfer+0x32>
        ep->xfer_len = ep->maxpacket;
 8005d9e:	688c      	ldr	r4, [r1, #8]
 8005da0:	610c      	str	r4, [r1, #16]
      ep->xfer_size = ep->maxpacket;
 8005da2:	688c      	ldr	r4, [r1, #8]
 8005da4:	620c      	str	r4, [r1, #32]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 8005da6:	691d      	ldr	r5, [r3, #16]
 8005da8:	f3c4 0412 	ubfx	r4, r4, #0, #19
 8005dac:	432c      	orrs	r4, r5
 8005dae:	611c      	str	r4, [r3, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8005db0:	691c      	ldr	r4, [r3, #16]
 8005db2:	f444 2400 	orr.w	r4, r4, #524288	@ 0x80000
 8005db6:	611c      	str	r4, [r3, #16]
    if (dma == 1U)
 8005db8:	2a01      	cmp	r2, #1
 8005dba:	f000 80df 	beq.w	8005f7c <USB_EPStartXfer+0x20c>
    if (ep->type == EP_TYPE_ISOC)
 8005dbe:	790b      	ldrb	r3, [r1, #4]
 8005dc0:	2b01      	cmp	r3, #1
 8005dc2:	f000 80e1 	beq.w	8005f88 <USB_EPStartXfer+0x218>
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8005dc6:	f8dc 3b00 	ldr.w	r3, [ip, #2816]	@ 0xb00
 8005dca:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8005dce:	f8cc 3b00 	str.w	r3, [ip, #2816]	@ 0xb00
}
 8005dd2:	2000      	movs	r0, #0
 8005dd4:	b003      	add	sp, #12
 8005dd6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if (ep->xfer_len == 0U)
 8005dd8:	690b      	ldr	r3, [r1, #16]
 8005dda:	bb73      	cbnz	r3, 8005e3a <USB_EPStartXfer+0xca>
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8005ddc:	eb00 1344 	add.w	r3, r0, r4, lsl #5
 8005de0:	f8d3 5910 	ldr.w	r5, [r3, #2320]	@ 0x910
 8005de4:	f36f 45dc 	bfc	r5, #19, #10
 8005de8:	f8c3 5910 	str.w	r5, [r3, #2320]	@ 0x910
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8005dec:	f8d3 5910 	ldr.w	r5, [r3, #2320]	@ 0x910
 8005df0:	f445 2500 	orr.w	r5, r5, #524288	@ 0x80000
 8005df4:	f8c3 5910 	str.w	r5, [r3, #2320]	@ 0x910
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8005df8:	f8d3 5910 	ldr.w	r5, [r3, #2320]	@ 0x910
 8005dfc:	f36f 0512 	bfc	r5, #0, #19
 8005e00:	f8c3 5910 	str.w	r5, [r3, #2320]	@ 0x910
    if (dma == 1U)
 8005e04:	2a01      	cmp	r2, #1
 8005e06:	d054      	beq.n	8005eb2 <USB_EPStartXfer+0x142>
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8005e08:	eb00 1444 	add.w	r4, r0, r4, lsl #5
 8005e0c:	f8d4 3900 	ldr.w	r3, [r4, #2304]	@ 0x900
 8005e10:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8005e14:	f8c4 3900 	str.w	r3, [r4, #2304]	@ 0x900
      if (ep->type != EP_TYPE_ISOC)
 8005e18:	790b      	ldrb	r3, [r1, #4]
 8005e1a:	2b01      	cmp	r3, #1
 8005e1c:	d072      	beq.n	8005f04 <USB_EPStartXfer+0x194>
        if (ep->xfer_len > 0U)
 8005e1e:	690b      	ldr	r3, [r1, #16]
 8005e20:	2b00      	cmp	r3, #0
 8005e22:	d0d6      	beq.n	8005dd2 <USB_EPStartXfer+0x62>
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8005e24:	f8d0 3834 	ldr.w	r3, [r0, #2100]	@ 0x834
 8005e28:	7809      	ldrb	r1, [r1, #0]
 8005e2a:	f001 010f 	and.w	r1, r1, #15
 8005e2e:	2201      	movs	r2, #1
 8005e30:	408a      	lsls	r2, r1
 8005e32:	4313      	orrs	r3, r2
 8005e34:	f8c0 3834 	str.w	r3, [r0, #2100]	@ 0x834
 8005e38:	e7cb      	b.n	8005dd2 <USB_EPStartXfer+0x62>
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8005e3a:	eb00 1344 	add.w	r3, r0, r4, lsl #5
 8005e3e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005e42:	691d      	ldr	r5, [r3, #16]
 8005e44:	f36f 0512 	bfc	r5, #0, #19
 8005e48:	611d      	str	r5, [r3, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8005e4a:	691d      	ldr	r5, [r3, #16]
 8005e4c:	f36f 45dc 	bfc	r5, #19, #10
 8005e50:	611d      	str	r5, [r3, #16]
      if (epnum == 0U)
 8005e52:	b984      	cbnz	r4, 8005e76 <USB_EPStartXfer+0x106>
        if (ep->xfer_len > ep->maxpacket)
 8005e54:	690e      	ldr	r6, [r1, #16]
 8005e56:	688d      	ldr	r5, [r1, #8]
 8005e58:	42ae      	cmp	r6, r5
 8005e5a:	d900      	bls.n	8005e5e <USB_EPStartXfer+0xee>
          ep->xfer_len = ep->maxpacket;
 8005e5c:	610d      	str	r5, [r1, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8005e5e:	691d      	ldr	r5, [r3, #16]
 8005e60:	f445 2500 	orr.w	r5, r5, #524288	@ 0x80000
 8005e64:	611d      	str	r5, [r3, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8005e66:	691d      	ldr	r5, [r3, #16]
 8005e68:	690e      	ldr	r6, [r1, #16]
 8005e6a:	f3c6 0c12 	ubfx	ip, r6, #0, #19
 8005e6e:	ea45 050c 	orr.w	r5, r5, ip
 8005e72:	611d      	str	r5, [r3, #16]
 8005e74:	e7c6      	b.n	8005e04 <USB_EPStartXfer+0x94>
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8005e76:	690d      	ldr	r5, [r1, #16]
 8005e78:	688e      	ldr	r6, [r1, #8]
 8005e7a:	4435      	add	r5, r6
 8005e7c:	3d01      	subs	r5, #1
 8005e7e:	fbb5 f5f6 	udiv	r5, r5, r6
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19));
 8005e82:	691e      	ldr	r6, [r3, #16]
 8005e84:	fa1f fc85 	uxth.w	ip, r5
 8005e88:	4f49      	ldr	r7, [pc, #292]	@ (8005fb0 <USB_EPStartXfer+0x240>)
 8005e8a:	ea07 45c5 	and.w	r5, r7, r5, lsl #19
 8005e8e:	4335      	orrs	r5, r6
 8005e90:	611d      	str	r5, [r3, #16]
        if (ep->type == EP_TYPE_ISOC)
 8005e92:	790d      	ldrb	r5, [r1, #4]
 8005e94:	2d01      	cmp	r5, #1
 8005e96:	d1e6      	bne.n	8005e66 <USB_EPStartXfer+0xf6>
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8005e98:	691d      	ldr	r5, [r3, #16]
 8005e9a:	f025 45c0 	bic.w	r5, r5, #1610612736	@ 0x60000000
 8005e9e:	611d      	str	r5, [r3, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & ((uint32_t)pktcnt << 29));
 8005ea0:	691d      	ldr	r5, [r3, #16]
 8005ea2:	ea4f 7c4c 	mov.w	ip, ip, lsl #29
 8005ea6:	f00c 4cc0 	and.w	ip, ip, #1610612736	@ 0x60000000
 8005eaa:	ea45 050c 	orr.w	r5, r5, ip
 8005eae:	611d      	str	r5, [r3, #16]
 8005eb0:	e7d9      	b.n	8005e66 <USB_EPStartXfer+0xf6>
      if ((uint32_t)ep->dma_addr != 0U)
 8005eb2:	69cb      	ldr	r3, [r1, #28]
 8005eb4:	b11b      	cbz	r3, 8005ebe <USB_EPStartXfer+0x14e>
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8005eb6:	eb00 1244 	add.w	r2, r0, r4, lsl #5
 8005eba:	f8c2 3914 	str.w	r3, [r2, #2324]	@ 0x914
      if (ep->type == EP_TYPE_ISOC)
 8005ebe:	790b      	ldrb	r3, [r1, #4]
 8005ec0:	2b01      	cmp	r3, #1
 8005ec2:	d008      	beq.n	8005ed6 <USB_EPStartXfer+0x166>
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8005ec4:	eb00 1444 	add.w	r4, r0, r4, lsl #5
 8005ec8:	f8d4 3900 	ldr.w	r3, [r4, #2304]	@ 0x900
 8005ecc:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8005ed0:	f8c4 3900 	str.w	r3, [r4, #2304]	@ 0x900
 8005ed4:	e77d      	b.n	8005dd2 <USB_EPStartXfer+0x62>
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8005ed6:	f8d0 3808 	ldr.w	r3, [r0, #2056]	@ 0x808
 8005eda:	f413 7f80 	tst.w	r3, #256	@ 0x100
 8005ede:	d108      	bne.n	8005ef2 <USB_EPStartXfer+0x182>
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8005ee0:	eb00 1244 	add.w	r2, r0, r4, lsl #5
 8005ee4:	f8d2 3900 	ldr.w	r3, [r2, #2304]	@ 0x900
 8005ee8:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8005eec:	f8c2 3900 	str.w	r3, [r2, #2304]	@ 0x900
 8005ef0:	e7e8      	b.n	8005ec4 <USB_EPStartXfer+0x154>
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8005ef2:	eb00 1244 	add.w	r2, r0, r4, lsl #5
 8005ef6:	f8d2 3900 	ldr.w	r3, [r2, #2304]	@ 0x900
 8005efa:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005efe:	f8c2 3900 	str.w	r3, [r2, #2304]	@ 0x900
 8005f02:	e7df      	b.n	8005ec4 <USB_EPStartXfer+0x154>
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8005f04:	f8d0 3808 	ldr.w	r3, [r0, #2056]	@ 0x808
 8005f08:	f413 7f80 	tst.w	r3, #256	@ 0x100
 8005f0c:	d10c      	bne.n	8005f28 <USB_EPStartXfer+0x1b8>
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8005f0e:	f8d4 3900 	ldr.w	r3, [r4, #2304]	@ 0x900
 8005f12:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8005f16:	f8c4 3900 	str.w	r3, [r4, #2304]	@ 0x900
        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8005f1a:	9200      	str	r2, [sp, #0]
 8005f1c:	8a0b      	ldrh	r3, [r1, #16]
 8005f1e:	780a      	ldrb	r2, [r1, #0]
 8005f20:	68c9      	ldr	r1, [r1, #12]
 8005f22:	f7ff ff0e 	bl	8005d42 <USB_WritePacket>
 8005f26:	e754      	b.n	8005dd2 <USB_EPStartXfer+0x62>
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8005f28:	f8d4 3900 	ldr.w	r3, [r4, #2304]	@ 0x900
 8005f2c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005f30:	f8c4 3900 	str.w	r3, [r4, #2304]	@ 0x900
 8005f34:	e7f1      	b.n	8005f1a <USB_EPStartXfer+0x1aa>
      if (ep->xfer_len == 0U)
 8005f36:	690c      	ldr	r4, [r1, #16]
 8005f38:	b954      	cbnz	r4, 8005f50 <USB_EPStartXfer+0x1e0>
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8005f3a:	691c      	ldr	r4, [r3, #16]
 8005f3c:	688d      	ldr	r5, [r1, #8]
 8005f3e:	f3c5 0512 	ubfx	r5, r5, #0, #19
 8005f42:	432c      	orrs	r4, r5
 8005f44:	611c      	str	r4, [r3, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8005f46:	691c      	ldr	r4, [r3, #16]
 8005f48:	f444 2400 	orr.w	r4, r4, #524288	@ 0x80000
 8005f4c:	611c      	str	r4, [r3, #16]
 8005f4e:	e733      	b.n	8005db8 <USB_EPStartXfer+0x48>
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8005f50:	688d      	ldr	r5, [r1, #8]
 8005f52:	442c      	add	r4, r5
 8005f54:	3c01      	subs	r4, #1
 8005f56:	fbb4 f4f5 	udiv	r4, r4, r5
        ep->xfer_size = ep->maxpacket * pktcnt;
 8005f5a:	b2a4      	uxth	r4, r4
 8005f5c:	fb04 f505 	mul.w	r5, r4, r5
 8005f60:	620d      	str	r5, [r1, #32]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8005f62:	691d      	ldr	r5, [r3, #16]
 8005f64:	4e12      	ldr	r6, [pc, #72]	@ (8005fb0 <USB_EPStartXfer+0x240>)
 8005f66:	ea06 44c4 	and.w	r4, r6, r4, lsl #19
 8005f6a:	432c      	orrs	r4, r5
 8005f6c:	611c      	str	r4, [r3, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8005f6e:	691c      	ldr	r4, [r3, #16]
 8005f70:	6a0d      	ldr	r5, [r1, #32]
 8005f72:	f3c5 0512 	ubfx	r5, r5, #0, #19
 8005f76:	432c      	orrs	r4, r5
 8005f78:	611c      	str	r4, [r3, #16]
 8005f7a:	e71d      	b.n	8005db8 <USB_EPStartXfer+0x48>
      if ((uint32_t)ep->xfer_buff != 0U)
 8005f7c:	68ca      	ldr	r2, [r1, #12]
 8005f7e:	2a00      	cmp	r2, #0
 8005f80:	f43f af1d 	beq.w	8005dbe <USB_EPStartXfer+0x4e>
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8005f84:	615a      	str	r2, [r3, #20]
 8005f86:	e71a      	b.n	8005dbe <USB_EPStartXfer+0x4e>
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8005f88:	f8d0 3808 	ldr.w	r3, [r0, #2056]	@ 0x808
 8005f8c:	f413 7f80 	tst.w	r3, #256	@ 0x100
 8005f90:	d106      	bne.n	8005fa0 <USB_EPStartXfer+0x230>
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8005f92:	f8dc 3b00 	ldr.w	r3, [ip, #2816]	@ 0xb00
 8005f96:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8005f9a:	f8cc 3b00 	str.w	r3, [ip, #2816]	@ 0xb00
 8005f9e:	e712      	b.n	8005dc6 <USB_EPStartXfer+0x56>
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8005fa0:	f8dc 3b00 	ldr.w	r3, [ip, #2816]	@ 0xb00
 8005fa4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005fa8:	f8cc 3b00 	str.w	r3, [ip, #2816]	@ 0xb00
 8005fac:	e70b      	b.n	8005dc6 <USB_EPStartXfer+0x56>
 8005fae:	bf00      	nop
 8005fb0:	1ff80000 	.word	0x1ff80000

08005fb4 <USB_ReadPacket>:
{
 8005fb4:	b510      	push	{r4, lr}
 8005fb6:	4684      	mov	ip, r0
 8005fb8:	4608      	mov	r0, r1
  uint32_t count32b = (uint32_t)len >> 2U;
 8005fba:	ea4f 0e92 	mov.w	lr, r2, lsr #2
  uint16_t remaining_bytes = len % 4U;
 8005fbe:	f002 0203 	and.w	r2, r2, #3
  for (i = 0U; i < count32b; i++)
 8005fc2:	2300      	movs	r3, #0
 8005fc4:	e005      	b.n	8005fd2 <USB_ReadPacket+0x1e>
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8005fc6:	f50c 5180 	add.w	r1, ip, #4096	@ 0x1000
 8005fca:	6809      	ldr	r1, [r1, #0]
 8005fcc:	f840 1b04 	str.w	r1, [r0], #4
  for (i = 0U; i < count32b; i++)
 8005fd0:	3301      	adds	r3, #1
 8005fd2:	4573      	cmp	r3, lr
 8005fd4:	d3f7      	bcc.n	8005fc6 <USB_ReadPacket+0x12>
  if (remaining_bytes != 0U)
 8005fd6:	b17a      	cbz	r2, 8005ff8 <USB_ReadPacket+0x44>
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8005fd8:	f50c 5c80 	add.w	ip, ip, #4096	@ 0x1000
 8005fdc:	f8dc 4000 	ldr.w	r4, [ip]
    i = 0U;
 8005fe0:	2100      	movs	r1, #0
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8005fe2:	b2cb      	uxtb	r3, r1
 8005fe4:	00db      	lsls	r3, r3, #3
 8005fe6:	fa24 f303 	lsr.w	r3, r4, r3
 8005fea:	f800 3b01 	strb.w	r3, [r0], #1
      i++;
 8005fee:	3101      	adds	r1, #1
      remaining_bytes--;
 8005ff0:	3a01      	subs	r2, #1
 8005ff2:	b292      	uxth	r2, r2
    } while (remaining_bytes != 0U);
 8005ff4:	2a00      	cmp	r2, #0
 8005ff6:	d1f4      	bne.n	8005fe2 <USB_ReadPacket+0x2e>
}
 8005ff8:	bd10      	pop	{r4, pc}

08005ffa <USB_EPSetStall>:
  uint32_t epnum = (uint32_t)ep->num;
 8005ffa:	780b      	ldrb	r3, [r1, #0]
  if (ep->is_in == 1U)
 8005ffc:	784a      	ldrb	r2, [r1, #1]
 8005ffe:	2a01      	cmp	r2, #1
 8006000:	d014      	beq.n	800602c <USB_EPSetStall+0x32>
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8006002:	eb00 1043 	add.w	r0, r0, r3, lsl #5
 8006006:	f8d0 2b00 	ldr.w	r2, [r0, #2816]	@ 0xb00
 800600a:	2a00      	cmp	r2, #0
 800600c:	db06      	blt.n	800601c <USB_EPSetStall+0x22>
 800600e:	b12b      	cbz	r3, 800601c <USB_EPSetStall+0x22>
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8006010:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	@ 0xb00
 8006014:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8006018:	f8c0 3b00 	str.w	r3, [r0, #2816]	@ 0xb00
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800601c:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	@ 0xb00
 8006020:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8006024:	f8c0 3b00 	str.w	r3, [r0, #2816]	@ 0xb00
}
 8006028:	2000      	movs	r0, #0
 800602a:	4770      	bx	lr
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800602c:	eb00 1043 	add.w	r0, r0, r3, lsl #5
 8006030:	f8d0 2900 	ldr.w	r2, [r0, #2304]	@ 0x900
 8006034:	2a00      	cmp	r2, #0
 8006036:	db06      	blt.n	8006046 <USB_EPSetStall+0x4c>
 8006038:	b12b      	cbz	r3, 8006046 <USB_EPSetStall+0x4c>
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800603a:	f8d0 3900 	ldr.w	r3, [r0, #2304]	@ 0x900
 800603e:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8006042:	f8c0 3900 	str.w	r3, [r0, #2304]	@ 0x900
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8006046:	f8d0 3900 	ldr.w	r3, [r0, #2304]	@ 0x900
 800604a:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800604e:	f8c0 3900 	str.w	r3, [r0, #2304]	@ 0x900
 8006052:	e7e9      	b.n	8006028 <USB_EPSetStall+0x2e>

08006054 <USB_EPClearStall>:
  uint32_t epnum = (uint32_t)ep->num;
 8006054:	780b      	ldrb	r3, [r1, #0]
  if (ep->is_in == 1U)
 8006056:	784a      	ldrb	r2, [r1, #1]
 8006058:	2a01      	cmp	r2, #1
 800605a:	d00e      	beq.n	800607a <USB_EPClearStall+0x26>
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800605c:	eb00 1043 	add.w	r0, r0, r3, lsl #5
 8006060:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	@ 0xb00
 8006064:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8006068:	f8c0 3b00 	str.w	r3, [r0, #2816]	@ 0xb00
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800606c:	790b      	ldrb	r3, [r1, #4]
 800606e:	3b02      	subs	r3, #2
 8006070:	b2db      	uxtb	r3, r3
 8006072:	2b01      	cmp	r3, #1
 8006074:	d915      	bls.n	80060a2 <USB_EPClearStall+0x4e>
}
 8006076:	2000      	movs	r0, #0
 8006078:	4770      	bx	lr
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800607a:	eb00 1043 	add.w	r0, r0, r3, lsl #5
 800607e:	f8d0 3900 	ldr.w	r3, [r0, #2304]	@ 0x900
 8006082:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8006086:	f8c0 3900 	str.w	r3, [r0, #2304]	@ 0x900
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800608a:	790b      	ldrb	r3, [r1, #4]
 800608c:	3b02      	subs	r3, #2
 800608e:	b2db      	uxtb	r3, r3
 8006090:	2b01      	cmp	r3, #1
 8006092:	d8f0      	bhi.n	8006076 <USB_EPClearStall+0x22>
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8006094:	f8d0 3900 	ldr.w	r3, [r0, #2304]	@ 0x900
 8006098:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800609c:	f8c0 3900 	str.w	r3, [r0, #2304]	@ 0x900
 80060a0:	e7e9      	b.n	8006076 <USB_EPClearStall+0x22>
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 80060a2:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	@ 0xb00
 80060a6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80060aa:	f8c0 3b00 	str.w	r3, [r0, #2816]	@ 0xb00
 80060ae:	e7e2      	b.n	8006076 <USB_EPClearStall+0x22>

080060b0 <USB_SetDevAddress>:
  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 80060b0:	f8d0 3800 	ldr.w	r3, [r0, #2048]	@ 0x800
 80060b4:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 80060b8:	f8c0 3800 	str.w	r3, [r0, #2048]	@ 0x800
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 80060bc:	f8d0 3800 	ldr.w	r3, [r0, #2048]	@ 0x800
 80060c0:	0109      	lsls	r1, r1, #4
 80060c2:	f401 61fe 	and.w	r1, r1, #2032	@ 0x7f0
 80060c6:	430b      	orrs	r3, r1
 80060c8:	f8c0 3800 	str.w	r3, [r0, #2048]	@ 0x800
}
 80060cc:	2000      	movs	r0, #0
 80060ce:	4770      	bx	lr

080060d0 <USB_DevConnect>:
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80060d0:	f8d0 3e00 	ldr.w	r3, [r0, #3584]	@ 0xe00
 80060d4:	f023 0303 	bic.w	r3, r3, #3
 80060d8:	f8c0 3e00 	str.w	r3, [r0, #3584]	@ 0xe00
  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 80060dc:	f8d0 3804 	ldr.w	r3, [r0, #2052]	@ 0x804
 80060e0:	f023 0302 	bic.w	r3, r3, #2
 80060e4:	f8c0 3804 	str.w	r3, [r0, #2052]	@ 0x804
}
 80060e8:	2000      	movs	r0, #0
 80060ea:	4770      	bx	lr

080060ec <USB_DevDisconnect>:
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80060ec:	f8d0 3e00 	ldr.w	r3, [r0, #3584]	@ 0xe00
 80060f0:	f023 0303 	bic.w	r3, r3, #3
 80060f4:	f8c0 3e00 	str.w	r3, [r0, #3584]	@ 0xe00
  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80060f8:	f8d0 3804 	ldr.w	r3, [r0, #2052]	@ 0x804
 80060fc:	f043 0302 	orr.w	r3, r3, #2
 8006100:	f8c0 3804 	str.w	r3, [r0, #2052]	@ 0x804
}
 8006104:	2000      	movs	r0, #0
 8006106:	4770      	bx	lr

08006108 <USB_ReadInterrupts>:
  tmpreg = USBx->GINTSTS;
 8006108:	6942      	ldr	r2, [r0, #20]
  tmpreg &= USBx->GINTMSK;
 800610a:	6980      	ldr	r0, [r0, #24]
}
 800610c:	4010      	ands	r0, r2
 800610e:	4770      	bx	lr

08006110 <USB_ReadDevAllOutEpInterrupt>:
  tmpreg  = USBx_DEVICE->DAINT;
 8006110:	f8d0 3818 	ldr.w	r3, [r0, #2072]	@ 0x818
 8006114:	f500 6000 	add.w	r0, r0, #2048	@ 0x800
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8006118:	69c0      	ldr	r0, [r0, #28]
 800611a:	4018      	ands	r0, r3
}
 800611c:	0c00      	lsrs	r0, r0, #16
 800611e:	4770      	bx	lr

08006120 <USB_ReadDevAllInEpInterrupt>:
  tmpreg  = USBx_DEVICE->DAINT;
 8006120:	f8d0 3818 	ldr.w	r3, [r0, #2072]	@ 0x818
 8006124:	f500 6000 	add.w	r0, r0, #2048	@ 0x800
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8006128:	69c0      	ldr	r0, [r0, #28]
 800612a:	4018      	ands	r0, r3
}
 800612c:	b280      	uxth	r0, r0
 800612e:	4770      	bx	lr

08006130 <USB_ReadDevOutEPInterrupt>:
  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8006130:	eb00 1141 	add.w	r1, r0, r1, lsl #5
 8006134:	f8d1 2b08 	ldr.w	r2, [r1, #2824]	@ 0xb08
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8006138:	f500 6000 	add.w	r0, r0, #2048	@ 0x800
 800613c:	6940      	ldr	r0, [r0, #20]
}
 800613e:	4010      	ands	r0, r2
 8006140:	4770      	bx	lr

08006142 <USB_ReadDevInEPInterrupt>:
  msk = USBx_DEVICE->DIEPMSK;
 8006142:	f8d0 2810 	ldr.w	r2, [r0, #2064]	@ 0x810
  emp = USBx_DEVICE->DIEPEMPMSK;
 8006146:	f8d0 3834 	ldr.w	r3, [r0, #2100]	@ 0x834
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800614a:	f001 0c0f 	and.w	ip, r1, #15
 800614e:	fa23 f30c 	lsr.w	r3, r3, ip
 8006152:	01db      	lsls	r3, r3, #7
 8006154:	b2db      	uxtb	r3, r3
 8006156:	4313      	orrs	r3, r2
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8006158:	eb00 1041 	add.w	r0, r0, r1, lsl #5
 800615c:	f500 6010 	add.w	r0, r0, #2304	@ 0x900
 8006160:	6880      	ldr	r0, [r0, #8]
}
 8006162:	4018      	ands	r0, r3
 8006164:	4770      	bx	lr

08006166 <USB_GetMode>:
  return ((USBx->GINTSTS) & 0x1U);
 8006166:	6940      	ldr	r0, [r0, #20]
}
 8006168:	f000 0001 	and.w	r0, r0, #1
 800616c:	4770      	bx	lr

0800616e <USB_SetCurrentMode>:
{
 800616e:	b538      	push	{r3, r4, r5, lr}
 8006170:	4605      	mov	r5, r0
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8006172:	68c3      	ldr	r3, [r0, #12]
 8006174:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 8006178:	60c3      	str	r3, [r0, #12]
  if (mode == USB_HOST_MODE)
 800617a:	2901      	cmp	r1, #1
 800617c:	d013      	beq.n	80061a6 <USB_SetCurrentMode+0x38>
  else if (mode == USB_DEVICE_MODE)
 800617e:	bb19      	cbnz	r1, 80061c8 <USB_SetCurrentMode+0x5a>
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8006180:	68c3      	ldr	r3, [r0, #12]
 8006182:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006186:	60c3      	str	r3, [r0, #12]
  uint32_t ms = 0U;
 8006188:	2400      	movs	r4, #0
      HAL_Delay(10U);
 800618a:	200a      	movs	r0, #10
 800618c:	f7fa fce0 	bl	8000b50 <HAL_Delay>
      ms += 10U;
 8006190:	340a      	adds	r4, #10
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8006192:	4628      	mov	r0, r5
 8006194:	f7ff ffe7 	bl	8006166 <USB_GetMode>
 8006198:	b108      	cbz	r0, 800619e <USB_SetCurrentMode+0x30>
 800619a:	2cc7      	cmp	r4, #199	@ 0xc7
 800619c:	d9f5      	bls.n	800618a <USB_SetCurrentMode+0x1c>
  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 800619e:	2cc8      	cmp	r4, #200	@ 0xc8
 80061a0:	d014      	beq.n	80061cc <USB_SetCurrentMode+0x5e>
  return HAL_OK;
 80061a2:	2000      	movs	r0, #0
}
 80061a4:	bd38      	pop	{r3, r4, r5, pc}
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80061a6:	68c3      	ldr	r3, [r0, #12]
 80061a8:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80061ac:	60c3      	str	r3, [r0, #12]
  uint32_t ms = 0U;
 80061ae:	2400      	movs	r4, #0
      HAL_Delay(10U);
 80061b0:	200a      	movs	r0, #10
 80061b2:	f7fa fccd 	bl	8000b50 <HAL_Delay>
      ms += 10U;
 80061b6:	340a      	adds	r4, #10
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80061b8:	4628      	mov	r0, r5
 80061ba:	f7ff ffd4 	bl	8006166 <USB_GetMode>
 80061be:	2801      	cmp	r0, #1
 80061c0:	d0ed      	beq.n	800619e <USB_SetCurrentMode+0x30>
 80061c2:	2cc7      	cmp	r4, #199	@ 0xc7
 80061c4:	d9f4      	bls.n	80061b0 <USB_SetCurrentMode+0x42>
 80061c6:	e7ea      	b.n	800619e <USB_SetCurrentMode+0x30>
    return HAL_ERROR;
 80061c8:	2001      	movs	r0, #1
 80061ca:	e7eb      	b.n	80061a4 <USB_SetCurrentMode+0x36>
    return HAL_ERROR;
 80061cc:	2001      	movs	r0, #1
 80061ce:	e7e9      	b.n	80061a4 <USB_SetCurrentMode+0x36>

080061d0 <USB_ActivateSetup>:
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 80061d0:	f8d0 3900 	ldr.w	r3, [r0, #2304]	@ 0x900
 80061d4:	f36f 030a 	bfc	r3, #0, #11
 80061d8:	f8c0 3900 	str.w	r3, [r0, #2304]	@ 0x900
  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 80061dc:	f8d0 3804 	ldr.w	r3, [r0, #2052]	@ 0x804
 80061e0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80061e4:	f8c0 3804 	str.w	r3, [r0, #2052]	@ 0x804
}
 80061e8:	2000      	movs	r0, #0
 80061ea:	4770      	bx	lr

080061ec <USB_EP0_OutStart>:
{
 80061ec:	b410      	push	{r4}
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 80061ee:	6c04      	ldr	r4, [r0, #64]	@ 0x40
  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 80061f0:	4b15      	ldr	r3, [pc, #84]	@ (8006248 <USB_EP0_OutStart+0x5c>)
 80061f2:	429c      	cmp	r4, r3
 80061f4:	d903      	bls.n	80061fe <USB_EP0_OutStart+0x12>
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80061f6:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	@ 0xb00
 80061fa:	2b00      	cmp	r3, #0
 80061fc:	db16      	blt.n	800622c <USB_EP0_OutStart+0x40>
  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 80061fe:	2400      	movs	r4, #0
 8006200:	f8c0 4b10 	str.w	r4, [r0, #2832]	@ 0xb10
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8006204:	f8d0 4b10 	ldr.w	r4, [r0, #2832]	@ 0xb10
 8006208:	f444 2400 	orr.w	r4, r4, #524288	@ 0x80000
 800620c:	f8c0 4b10 	str.w	r4, [r0, #2832]	@ 0xb10
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8006210:	f8d0 4b10 	ldr.w	r4, [r0, #2832]	@ 0xb10
 8006214:	f044 0418 	orr.w	r4, r4, #24
 8006218:	f8c0 4b10 	str.w	r4, [r0, #2832]	@ 0xb10
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800621c:	f8d0 4b10 	ldr.w	r4, [r0, #2832]	@ 0xb10
 8006220:	f044 44c0 	orr.w	r4, r4, #1610612736	@ 0x60000000
 8006224:	f8c0 4b10 	str.w	r4, [r0, #2832]	@ 0xb10
  if (dma == 1U)
 8006228:	2901      	cmp	r1, #1
 800622a:	d003      	beq.n	8006234 <USB_EP0_OutStart+0x48>
}
 800622c:	2000      	movs	r0, #0
 800622e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006232:	4770      	bx	lr
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8006234:	f8c0 2b14 	str.w	r2, [r0, #2836]	@ 0xb14
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8006238:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	@ 0xb00
 800623c:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 8006240:	f8c0 3b00 	str.w	r3, [r0, #2816]	@ 0xb00
 8006244:	e7f2      	b.n	800622c <USB_EP0_OutStart+0x40>
 8006246:	bf00      	nop
 8006248:	4f54300a 	.word	0x4f54300a

0800624c <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800624c:	b570      	push	{r4, r5, r6, lr}
 800624e:	460c      	mov	r4, r1
 8006250:	4616      	mov	r6, r2
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8006252:	2500      	movs	r5, #0
 8006254:	e006      	b.n	8006264 <_read+0x18>
  {
    *ptr++ = __io_getchar();
 8006256:	f3af 8000 	nop.w
 800625a:	4621      	mov	r1, r4
 800625c:	f801 0b01 	strb.w	r0, [r1], #1
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8006260:	3501      	adds	r5, #1
    *ptr++ = __io_getchar();
 8006262:	460c      	mov	r4, r1
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8006264:	42b5      	cmp	r5, r6
 8006266:	dbf6      	blt.n	8006256 <_read+0xa>
  }

  return len;
}
 8006268:	4630      	mov	r0, r6
 800626a:	bd70      	pop	{r4, r5, r6, pc}

0800626c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800626c:	b570      	push	{r4, r5, r6, lr}
 800626e:	460c      	mov	r4, r1
 8006270:	4616      	mov	r6, r2
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8006272:	2500      	movs	r5, #0
 8006274:	e004      	b.n	8006280 <_write+0x14>
  {
    __io_putchar(*ptr++);
 8006276:	f814 0b01 	ldrb.w	r0, [r4], #1
 800627a:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800627e:	3501      	adds	r5, #1
 8006280:	42b5      	cmp	r5, r6
 8006282:	dbf8      	blt.n	8006276 <_write+0xa>
  }
  return len;
}
 8006284:	4630      	mov	r0, r6
 8006286:	bd70      	pop	{r4, r5, r6, pc}

08006288 <_close>:

int _close(int file)
{
  (void)file;
  return -1;
}
 8006288:	f04f 30ff 	mov.w	r0, #4294967295
 800628c:	4770      	bx	lr

0800628e <_fstat>:


int _fstat(int file, struct stat *st)
{
  (void)file;
  st->st_mode = S_IFCHR;
 800628e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8006292:	604b      	str	r3, [r1, #4]
  return 0;
}
 8006294:	2000      	movs	r0, #0
 8006296:	4770      	bx	lr

08006298 <_isatty>:

int _isatty(int file)
{
  (void)file;
  return 1;
}
 8006298:	2001      	movs	r0, #1
 800629a:	4770      	bx	lr

0800629c <_lseek>:
{
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
}
 800629c:	2000      	movs	r0, #0
 800629e:	4770      	bx	lr

080062a0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80062a0:	b510      	push	{r4, lr}
 80062a2:	4603      	mov	r3, r0
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80062a4:	4a0c      	ldr	r2, [pc, #48]	@ (80062d8 <_sbrk+0x38>)
 80062a6:	490d      	ldr	r1, [pc, #52]	@ (80062dc <_sbrk+0x3c>)
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80062a8:	480d      	ldr	r0, [pc, #52]	@ (80062e0 <_sbrk+0x40>)
 80062aa:	6800      	ldr	r0, [r0, #0]
 80062ac:	b140      	cbz	r0, 80062c0 <_sbrk+0x20>
  {
    __sbrk_heap_end = &_end;
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80062ae:	480c      	ldr	r0, [pc, #48]	@ (80062e0 <_sbrk+0x40>)
 80062b0:	6800      	ldr	r0, [r0, #0]
 80062b2:	4403      	add	r3, r0
 80062b4:	1a52      	subs	r2, r2, r1
 80062b6:	4293      	cmp	r3, r2
 80062b8:	d806      	bhi.n	80062c8 <_sbrk+0x28>
    errno = ENOMEM;
    return (void *)-1;
  }

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;
 80062ba:	4a09      	ldr	r2, [pc, #36]	@ (80062e0 <_sbrk+0x40>)
 80062bc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
}
 80062be:	bd10      	pop	{r4, pc}
    __sbrk_heap_end = &_end;
 80062c0:	4807      	ldr	r0, [pc, #28]	@ (80062e0 <_sbrk+0x40>)
 80062c2:	4c08      	ldr	r4, [pc, #32]	@ (80062e4 <_sbrk+0x44>)
 80062c4:	6004      	str	r4, [r0, #0]
 80062c6:	e7f2      	b.n	80062ae <_sbrk+0xe>
    errno = ENOMEM;
 80062c8:	f001 fd32 	bl	8007d30 <__errno>
 80062cc:	230c      	movs	r3, #12
 80062ce:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 80062d0:	f04f 30ff 	mov.w	r0, #4294967295
 80062d4:	e7f3      	b.n	80062be <_sbrk+0x1e>
 80062d6:	bf00      	nop
 80062d8:	20020000 	.word	0x20020000
 80062dc:	00000400 	.word	0x00000400
 80062e0:	20000658 	.word	0x20000658
 80062e4:	20002390 	.word	0x20002390

080062e8 <SystemInit>:
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80062e8:	4a31      	ldr	r2, [pc, #196]	@ (80063b0 <SystemInit+0xc8>)
 80062ea:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 80062ee:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80062f2:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80062f6:	4b2f      	ldr	r3, [pc, #188]	@ (80063b4 <SystemInit+0xcc>)
 80062f8:	681b      	ldr	r3, [r3, #0]
 80062fa:	f003 030f 	and.w	r3, r3, #15
 80062fe:	2b06      	cmp	r3, #6
 8006300:	d806      	bhi.n	8006310 <SystemInit+0x28>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8006302:	4a2c      	ldr	r2, [pc, #176]	@ (80063b4 <SystemInit+0xcc>)
 8006304:	6813      	ldr	r3, [r2, #0]
 8006306:	f023 030f 	bic.w	r3, r3, #15
 800630a:	f043 0307 	orr.w	r3, r3, #7
 800630e:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8006310:	4b29      	ldr	r3, [pc, #164]	@ (80063b8 <SystemInit+0xd0>)
 8006312:	681a      	ldr	r2, [r3, #0]
 8006314:	f042 0201 	orr.w	r2, r2, #1
 8006318:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 800631a:	2200      	movs	r2, #0
 800631c:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 800631e:	6819      	ldr	r1, [r3, #0]
 8006320:	4a26      	ldr	r2, [pc, #152]	@ (80063bc <SystemInit+0xd4>)
 8006322:	400a      	ands	r2, r1
 8006324:	601a      	str	r2, [r3, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8006326:	4b23      	ldr	r3, [pc, #140]	@ (80063b4 <SystemInit+0xcc>)
 8006328:	681b      	ldr	r3, [r3, #0]
 800632a:	f013 0f08 	tst.w	r3, #8
 800632e:	d006      	beq.n	800633e <SystemInit+0x56>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8006330:	4a20      	ldr	r2, [pc, #128]	@ (80063b4 <SystemInit+0xcc>)
 8006332:	6813      	ldr	r3, [r2, #0]
 8006334:	f023 030f 	bic.w	r3, r3, #15
 8006338:	f043 0307 	orr.w	r3, r3, #7
 800633c:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 800633e:	4b1e      	ldr	r3, [pc, #120]	@ (80063b8 <SystemInit+0xd0>)
 8006340:	2200      	movs	r2, #0
 8006342:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8006344:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8006346:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8006348:	491d      	ldr	r1, [pc, #116]	@ (80063c0 <SystemInit+0xd8>)
 800634a:	6299      	str	r1, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 800634c:	491d      	ldr	r1, [pc, #116]	@ (80063c4 <SystemInit+0xdc>)
 800634e:	62d9      	str	r1, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8006350:	491d      	ldr	r1, [pc, #116]	@ (80063c8 <SystemInit+0xe0>)
 8006352:	6319      	str	r1, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8006354:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8006356:	6399      	str	r1, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8006358:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 800635a:	6419      	str	r1, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 800635c:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800635e:	6819      	ldr	r1, [r3, #0]
 8006360:	f421 2180 	bic.w	r1, r1, #262144	@ 0x40000
 8006364:	6019      	str	r1, [r3, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8006366:	661a      	str	r2, [r3, #96]	@ 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8006368:	4b18      	ldr	r3, [pc, #96]	@ (80063cc <SystemInit+0xe4>)
 800636a:	681b      	ldr	r3, [r3, #0]
 800636c:	f36f 030f 	bfc	r3, #0, #16
 8006370:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006374:	d203      	bcs.n	800637e <SystemInit+0x96>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8006376:	4b16      	ldr	r3, [pc, #88]	@ (80063d0 <SystemInit+0xe8>)
 8006378:	2201      	movs	r2, #1
 800637a:	f8c3 2108 	str.w	r2, [r3, #264]	@ 0x108
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 800637e:	4b0e      	ldr	r3, [pc, #56]	@ (80063b8 <SystemInit+0xd0>)
 8006380:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8006384:	f413 5f80 	tst.w	r3, #4096	@ 0x1000
 8006388:	d110      	bne.n	80063ac <SystemInit+0xc4>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 800638a:	4b0b      	ldr	r3, [pc, #44]	@ (80063b8 <SystemInit+0xd0>)
 800638c:	f8d3 20d4 	ldr.w	r2, [r3, #212]	@ 0xd4
 8006390:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8006394:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8006398:	4a0e      	ldr	r2, [pc, #56]	@ (80063d4 <SystemInit+0xec>)
 800639a:	f243 01d2 	movw	r1, #12498	@ 0x30d2
 800639e:	6011      	str	r1, [r2, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 80063a0:	f8d3 20d4 	ldr.w	r2, [r3, #212]	@ 0xd4
 80063a4:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80063a8:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 80063ac:	4770      	bx	lr
 80063ae:	bf00      	nop
 80063b0:	e000ed00 	.word	0xe000ed00
 80063b4:	52002000 	.word	0x52002000
 80063b8:	58024400 	.word	0x58024400
 80063bc:	eaf6ed7f 	.word	0xeaf6ed7f
 80063c0:	02020200 	.word	0x02020200
 80063c4:	01ff0000 	.word	0x01ff0000
 80063c8:	01010280 	.word	0x01010280
 80063cc:	5c001000 	.word	0x5c001000
 80063d0:	51008000 	.word	0x51008000
 80063d4:	52004000 	.word	0x52004000

080063d8 <ExitRun0Mode>:
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 80063d8:	4a05      	ldr	r2, [pc, #20]	@ (80063f0 <ExitRun0Mode+0x18>)
 80063da:	68d3      	ldr	r3, [r2, #12]
 80063dc:	f043 0302 	orr.w	r3, r3, #2
 80063e0:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 80063e2:	4b03      	ldr	r3, [pc, #12]	@ (80063f0 <ExitRun0Mode+0x18>)
 80063e4:	685b      	ldr	r3, [r3, #4]
 80063e6:	f413 5f00 	tst.w	r3, #8192	@ 0x2000
 80063ea:	d0fa      	beq.n	80063e2 <ExitRun0Mode+0xa>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 80063ec:	4770      	bx	lr
 80063ee:	bf00      	nop
 80063f0:	58024800 	.word	0x58024800

080063f4 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 80063f4:	b508      	push	{r3, lr}
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 80063f6:	2200      	movs	r2, #0
 80063f8:	4910      	ldr	r1, [pc, #64]	@ (800643c <MX_USB_DEVICE_Init+0x48>)
 80063fa:	4811      	ldr	r0, [pc, #68]	@ (8006440 <MX_USB_DEVICE_Init+0x4c>)
 80063fc:	f000 fc4e 	bl	8006c9c <USBD_Init>
 8006400:	b980      	cbnz	r0, 8006424 <MX_USB_DEVICE_Init+0x30>
  {
    Error_Handler();
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8006402:	4910      	ldr	r1, [pc, #64]	@ (8006444 <MX_USB_DEVICE_Init+0x50>)
 8006404:	480e      	ldr	r0, [pc, #56]	@ (8006440 <MX_USB_DEVICE_Init+0x4c>)
 8006406:	f000 fc6d 	bl	8006ce4 <USBD_RegisterClass>
 800640a:	b970      	cbnz	r0, 800642a <MX_USB_DEVICE_Init+0x36>
  {
    Error_Handler();
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800640c:	490e      	ldr	r1, [pc, #56]	@ (8006448 <MX_USB_DEVICE_Init+0x54>)
 800640e:	480c      	ldr	r0, [pc, #48]	@ (8006440 <MX_USB_DEVICE_Init+0x4c>)
 8006410:	f000 fa3b 	bl	800688a <USBD_CDC_RegisterInterface>
 8006414:	b960      	cbnz	r0, 8006430 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8006416:	480a      	ldr	r0, [pc, #40]	@ (8006440 <MX_USB_DEVICE_Init+0x4c>)
 8006418:	f000 fc92 	bl	8006d40 <USBD_Start>
 800641c:	b958      	cbnz	r0, 8006436 <MX_USB_DEVICE_Init+0x42>
  {
    Error_Handler();
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */
  HAL_PWREx_EnableUSBVoltageDetector();
 800641e:	f7fc f927 	bl	8002670 <HAL_PWREx_EnableUSBVoltageDetector>

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8006422:	bd08      	pop	{r3, pc}
    Error_Handler();
 8006424:	f7fa f8aa 	bl	800057c <Error_Handler>
 8006428:	e7eb      	b.n	8006402 <MX_USB_DEVICE_Init+0xe>
    Error_Handler();
 800642a:	f7fa f8a7 	bl	800057c <Error_Handler>
 800642e:	e7ed      	b.n	800640c <MX_USB_DEVICE_Init+0x18>
    Error_Handler();
 8006430:	f7fa f8a4 	bl	800057c <Error_Handler>
 8006434:	e7ef      	b.n	8006416 <MX_USB_DEVICE_Init+0x22>
    Error_Handler();
 8006436:	f7fa f8a1 	bl	800057c <Error_Handler>
 800643a:	e7f0      	b.n	800641e <MX_USB_DEVICE_Init+0x2a>
 800643c:	200000e0 	.word	0x200000e0
 8006440:	2000065c 	.word	0x2000065c
 8006444:	20000054 	.word	0x20000054
 8006448:	20000098 	.word	0x20000098

0800644c <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800644c:	b510      	push	{r4, lr}
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800644e:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 8006452:	f103 02b0 	add.w	r2, r3, #176	@ 0xb0
 8006456:	f850 4022 	ldr.w	r4, [r0, r2, lsl #2]

  if (hcdc == NULL)
 800645a:	b18c      	cbz	r4, 8006480 <USBD_CDC_EP0_RxReady+0x34>
  {
    return (uint8_t)USBD_FAIL;
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800645c:	eb00 0082 	add.w	r0, r0, r2, lsl #2
 8006460:	6843      	ldr	r3, [r0, #4]
 8006462:	b17b      	cbz	r3, 8006484 <USBD_CDC_EP0_RxReady+0x38>
 8006464:	f894 0200 	ldrb.w	r0, [r4, #512]	@ 0x200
 8006468:	28ff      	cmp	r0, #255	@ 0xff
 800646a:	d00d      	beq.n	8006488 <USBD_CDC_EP0_RxReady+0x3c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800646c:	689b      	ldr	r3, [r3, #8]
 800646e:	f894 2201 	ldrb.w	r2, [r4, #513]	@ 0x201
 8006472:	4621      	mov	r1, r4
 8006474:	4798      	blx	r3
                                                                     (uint8_t *)hcdc->data,
                                                                     (uint16_t)hcdc->CmdLength);
    hcdc->CmdOpCode = 0xFFU;
 8006476:	23ff      	movs	r3, #255	@ 0xff
 8006478:	f884 3200 	strb.w	r3, [r4, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 800647c:	2000      	movs	r0, #0
}
 800647e:	bd10      	pop	{r4, pc}
    return (uint8_t)USBD_FAIL;
 8006480:	2003      	movs	r0, #3
 8006482:	e7fc      	b.n	800647e <USBD_CDC_EP0_RxReady+0x32>
  return (uint8_t)USBD_OK;
 8006484:	2000      	movs	r0, #0
 8006486:	e7fa      	b.n	800647e <USBD_CDC_EP0_RxReady+0x32>
 8006488:	2000      	movs	r0, #0
 800648a:	e7f8      	b.n	800647e <USBD_CDC_EP0_RxReady+0x32>

0800648c <USBD_CDC_GetDeviceQualifierDescriptor>:
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800648c:	230a      	movs	r3, #10
 800648e:	8003      	strh	r3, [r0, #0]

  return USBD_CDC_DeviceQualifierDesc;
}
 8006490:	4800      	ldr	r0, [pc, #0]	@ (8006494 <USBD_CDC_GetDeviceQualifierDescriptor+0x8>)
 8006492:	4770      	bx	lr
 8006494:	2000008c 	.word	0x2000008c

08006498 <USBD_CDC_GetOtherSpeedCfgDesc>:
{
 8006498:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800649a:	4606      	mov	r6, r0
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800649c:	4f0f      	ldr	r7, [pc, #60]	@ (80064dc <USBD_CDC_GetOtherSpeedCfgDesc+0x44>)
 800649e:	2182      	movs	r1, #130	@ 0x82
 80064a0:	4638      	mov	r0, r7
 80064a2:	f000 fe00 	bl	80070a6 <USBD_GetEpDesc>
 80064a6:	4605      	mov	r5, r0
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 80064a8:	2101      	movs	r1, #1
 80064aa:	4638      	mov	r0, r7
 80064ac:	f000 fdfb 	bl	80070a6 <USBD_GetEpDesc>
 80064b0:	4604      	mov	r4, r0
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 80064b2:	2181      	movs	r1, #129	@ 0x81
 80064b4:	4638      	mov	r0, r7
 80064b6:	f000 fdf6 	bl	80070a6 <USBD_GetEpDesc>
  if (pEpCmdDesc != NULL)
 80064ba:	b10d      	cbz	r5, 80064c0 <USBD_CDC_GetOtherSpeedCfgDesc+0x28>
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 80064bc:	2210      	movs	r2, #16
 80064be:	71aa      	strb	r2, [r5, #6]
  if (pEpOutDesc != NULL)
 80064c0:	b11c      	cbz	r4, 80064ca <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80064c2:	2240      	movs	r2, #64	@ 0x40
 80064c4:	7122      	strb	r2, [r4, #4]
 80064c6:	2200      	movs	r2, #0
 80064c8:	7162      	strb	r2, [r4, #5]
  if (pEpInDesc != NULL)
 80064ca:	b118      	cbz	r0, 80064d4 <USBD_CDC_GetOtherSpeedCfgDesc+0x3c>
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80064cc:	2240      	movs	r2, #64	@ 0x40
 80064ce:	7102      	strb	r2, [r0, #4]
 80064d0:	2200      	movs	r2, #0
 80064d2:	7142      	strb	r2, [r0, #5]
  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 80064d4:	2343      	movs	r3, #67	@ 0x43
 80064d6:	8033      	strh	r3, [r6, #0]
}
 80064d8:	4800      	ldr	r0, [pc, #0]	@ (80064dc <USBD_CDC_GetOtherSpeedCfgDesc+0x44>)
 80064da:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80064dc:	20000010 	.word	0x20000010

080064e0 <USBD_CDC_GetFSCfgDesc>:
{
 80064e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80064e2:	4606      	mov	r6, r0
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 80064e4:	4f0f      	ldr	r7, [pc, #60]	@ (8006524 <USBD_CDC_GetFSCfgDesc+0x44>)
 80064e6:	2182      	movs	r1, #130	@ 0x82
 80064e8:	4638      	mov	r0, r7
 80064ea:	f000 fddc 	bl	80070a6 <USBD_GetEpDesc>
 80064ee:	4605      	mov	r5, r0
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 80064f0:	2101      	movs	r1, #1
 80064f2:	4638      	mov	r0, r7
 80064f4:	f000 fdd7 	bl	80070a6 <USBD_GetEpDesc>
 80064f8:	4604      	mov	r4, r0
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 80064fa:	2181      	movs	r1, #129	@ 0x81
 80064fc:	4638      	mov	r0, r7
 80064fe:	f000 fdd2 	bl	80070a6 <USBD_GetEpDesc>
  if (pEpCmdDesc != NULL)
 8006502:	b10d      	cbz	r5, 8006508 <USBD_CDC_GetFSCfgDesc+0x28>
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8006504:	2210      	movs	r2, #16
 8006506:	71aa      	strb	r2, [r5, #6]
  if (pEpOutDesc != NULL)
 8006508:	b11c      	cbz	r4, 8006512 <USBD_CDC_GetFSCfgDesc+0x32>
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800650a:	2240      	movs	r2, #64	@ 0x40
 800650c:	7122      	strb	r2, [r4, #4]
 800650e:	2200      	movs	r2, #0
 8006510:	7162      	strb	r2, [r4, #5]
  if (pEpInDesc != NULL)
 8006512:	b118      	cbz	r0, 800651c <USBD_CDC_GetFSCfgDesc+0x3c>
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8006514:	2240      	movs	r2, #64	@ 0x40
 8006516:	7102      	strb	r2, [r0, #4]
 8006518:	2200      	movs	r2, #0
 800651a:	7142      	strb	r2, [r0, #5]
  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800651c:	2343      	movs	r3, #67	@ 0x43
 800651e:	8033      	strh	r3, [r6, #0]
}
 8006520:	4800      	ldr	r0, [pc, #0]	@ (8006524 <USBD_CDC_GetFSCfgDesc+0x44>)
 8006522:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006524:	20000010 	.word	0x20000010

08006528 <USBD_CDC_GetHSCfgDesc>:
{
 8006528:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800652a:	4606      	mov	r6, r0
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800652c:	4f0f      	ldr	r7, [pc, #60]	@ (800656c <USBD_CDC_GetHSCfgDesc+0x44>)
 800652e:	2182      	movs	r1, #130	@ 0x82
 8006530:	4638      	mov	r0, r7
 8006532:	f000 fdb8 	bl	80070a6 <USBD_GetEpDesc>
 8006536:	4605      	mov	r5, r0
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8006538:	2101      	movs	r1, #1
 800653a:	4638      	mov	r0, r7
 800653c:	f000 fdb3 	bl	80070a6 <USBD_GetEpDesc>
 8006540:	4604      	mov	r4, r0
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8006542:	2181      	movs	r1, #129	@ 0x81
 8006544:	4638      	mov	r0, r7
 8006546:	f000 fdae 	bl	80070a6 <USBD_GetEpDesc>
  if (pEpCmdDesc != NULL)
 800654a:	b10d      	cbz	r5, 8006550 <USBD_CDC_GetHSCfgDesc+0x28>
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 800654c:	2210      	movs	r2, #16
 800654e:	71aa      	strb	r2, [r5, #6]
  if (pEpOutDesc != NULL)
 8006550:	b11c      	cbz	r4, 800655a <USBD_CDC_GetHSCfgDesc+0x32>
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8006552:	2200      	movs	r2, #0
 8006554:	7122      	strb	r2, [r4, #4]
 8006556:	2202      	movs	r2, #2
 8006558:	7162      	strb	r2, [r4, #5]
  if (pEpInDesc != NULL)
 800655a:	b118      	cbz	r0, 8006564 <USBD_CDC_GetHSCfgDesc+0x3c>
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800655c:	2200      	movs	r2, #0
 800655e:	7102      	strb	r2, [r0, #4]
 8006560:	2202      	movs	r2, #2
 8006562:	7142      	strb	r2, [r0, #5]
  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8006564:	2343      	movs	r3, #67	@ 0x43
 8006566:	8033      	strh	r3, [r6, #0]
}
 8006568:	4800      	ldr	r0, [pc, #0]	@ (800656c <USBD_CDC_GetHSCfgDesc+0x44>)
 800656a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800656c:	20000010 	.word	0x20000010

08006570 <USBD_CDC_DataOut>:
{
 8006570:	b538      	push	{r3, r4, r5, lr}
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006572:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 8006576:	33b0      	adds	r3, #176	@ 0xb0
 8006578:	f850 5023 	ldr.w	r5, [r0, r3, lsl #2]
  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800657c:	b195      	cbz	r5, 80065a4 <USBD_CDC_DataOut+0x34>
 800657e:	4604      	mov	r4, r0
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8006580:	f000 fb34 	bl	8006bec <USBD_LL_GetRxDataSize>
 8006584:	f8c5 020c 	str.w	r0, [r5, #524]	@ 0x20c
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8006588:	f8d4 32d4 	ldr.w	r3, [r4, #724]	@ 0x2d4
 800658c:	33b0      	adds	r3, #176	@ 0xb0
 800658e:	eb04 0483 	add.w	r4, r4, r3, lsl #2
 8006592:	6863      	ldr	r3, [r4, #4]
 8006594:	68db      	ldr	r3, [r3, #12]
 8006596:	f505 7103 	add.w	r1, r5, #524	@ 0x20c
 800659a:	f8d5 0204 	ldr.w	r0, [r5, #516]	@ 0x204
 800659e:	4798      	blx	r3
  return (uint8_t)USBD_OK;
 80065a0:	2000      	movs	r0, #0
}
 80065a2:	bd38      	pop	{r3, r4, r5, pc}
    return (uint8_t)USBD_FAIL;
 80065a4:	2003      	movs	r0, #3
 80065a6:	e7fc      	b.n	80065a2 <USBD_CDC_DataOut+0x32>

080065a8 <USBD_CDC_DataIn>:
{
 80065a8:	b538      	push	{r3, r4, r5, lr}
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 80065aa:	f8d0 52c8 	ldr.w	r5, [r0, #712]	@ 0x2c8
  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 80065ae:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 80065b2:	33b0      	adds	r3, #176	@ 0xb0
 80065b4:	f850 4023 	ldr.w	r4, [r0, r3, lsl #2]
 80065b8:	b384      	cbz	r4, 800661c <USBD_CDC_DataIn+0x74>
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 80065ba:	f001 030f 	and.w	r3, r1, #15
 80065be:	eb03 0283 	add.w	r2, r3, r3, lsl #2
 80065c2:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 80065c6:	6992      	ldr	r2, [r2, #24]
 80065c8:	b14a      	cbz	r2, 80065de <USBD_CDC_DataIn+0x36>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 80065ca:	eb03 0cc3 	add.w	ip, r3, r3, lsl #3
 80065ce:	eb05 058c 	add.w	r5, r5, ip, lsl #2
 80065d2:	69ed      	ldr	r5, [r5, #28]
 80065d4:	fbb2 fcf5 	udiv	ip, r2, r5
 80065d8:	fb05 221c 	mls	r2, r5, ip, r2
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 80065dc:	b192      	cbz	r2, 8006604 <USBD_CDC_DataIn+0x5c>
    hcdc->TxState = 0U;
 80065de:	2300      	movs	r3, #0
 80065e0:	f8c4 3214 	str.w	r3, [r4, #532]	@ 0x214
    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 80065e4:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 80065e8:	33b0      	adds	r3, #176	@ 0xb0
 80065ea:	eb00 0083 	add.w	r0, r0, r3, lsl #2
 80065ee:	6843      	ldr	r3, [r0, #4]
 80065f0:	691b      	ldr	r3, [r3, #16]
 80065f2:	b1ab      	cbz	r3, 8006620 <USBD_CDC_DataIn+0x78>
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 80065f4:	460a      	mov	r2, r1
 80065f6:	f504 7104 	add.w	r1, r4, #528	@ 0x210
 80065fa:	f8d4 0208 	ldr.w	r0, [r4, #520]	@ 0x208
 80065fe:	4798      	blx	r3
  return (uint8_t)USBD_OK;
 8006600:	2000      	movs	r0, #0
}
 8006602:	bd38      	pop	{r3, r4, r5, pc}
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 8006604:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8006608:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 800660c:	2400      	movs	r4, #0
 800660e:	619c      	str	r4, [r3, #24]
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8006610:	4623      	mov	r3, r4
 8006612:	4622      	mov	r2, r4
 8006614:	f000 fb32 	bl	8006c7c <USBD_LL_Transmit>
  return (uint8_t)USBD_OK;
 8006618:	4620      	mov	r0, r4
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800661a:	e7f2      	b.n	8006602 <USBD_CDC_DataIn+0x5a>
    return (uint8_t)USBD_FAIL;
 800661c:	2003      	movs	r0, #3
 800661e:	e7f0      	b.n	8006602 <USBD_CDC_DataIn+0x5a>
  return (uint8_t)USBD_OK;
 8006620:	2000      	movs	r0, #0
 8006622:	e7ee      	b.n	8006602 <USBD_CDC_DataIn+0x5a>

08006624 <USBD_CDC_Setup>:
{
 8006624:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006626:	b083      	sub	sp, #12
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006628:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 800662c:	f103 02b0 	add.w	r2, r3, #176	@ 0xb0
 8006630:	f850 7022 	ldr.w	r7, [r0, r2, lsl #2]
  uint8_t ifalt = 0U;
 8006634:	2200      	movs	r2, #0
 8006636:	f88d 2007 	strb.w	r2, [sp, #7]
  uint16_t status_info = 0U;
 800663a:	f8ad 2004 	strh.w	r2, [sp, #4]
  if (hcdc == NULL)
 800663e:	2f00      	cmp	r7, #0
 8006640:	d078      	beq.n	8006734 <USBD_CDC_Setup+0x110>
 8006642:	4604      	mov	r4, r0
 8006644:	460d      	mov	r5, r1
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8006646:	7809      	ldrb	r1, [r1, #0]
 8006648:	f011 0660 	ands.w	r6, r1, #96	@ 0x60
 800664c:	d034      	beq.n	80066b8 <USBD_CDC_Setup+0x94>
 800664e:	2e20      	cmp	r6, #32
 8006650:	d169      	bne.n	8006726 <USBD_CDC_Setup+0x102>
      if (req->wLength != 0U)
 8006652:	88ea      	ldrh	r2, [r5, #6]
 8006654:	b32a      	cbz	r2, 80066a2 <USBD_CDC_Setup+0x7e>
        if ((req->bmRequest & 0x80U) != 0U)
 8006656:	f011 0f80 	tst.w	r1, #128	@ 0x80
 800665a:	d10e      	bne.n	800667a <USBD_CDC_Setup+0x56>
          hcdc->CmdOpCode = req->bRequest;
 800665c:	786b      	ldrb	r3, [r5, #1]
 800665e:	f887 3200 	strb.w	r3, [r7, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 8006662:	88ea      	ldrh	r2, [r5, #6]
 8006664:	2a3f      	cmp	r2, #63	@ 0x3f
 8006666:	d81a      	bhi.n	800669e <USBD_CDC_Setup+0x7a>
 8006668:	b2d2      	uxtb	r2, r2
 800666a:	f887 2201 	strb.w	r2, [r7, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 800666e:	4639      	mov	r1, r7
 8006670:	4620      	mov	r0, r4
 8006672:	f001 f994 	bl	800799e <USBD_CtlPrepareRx>
  USBD_StatusTypeDef ret = USBD_OK;
 8006676:	2600      	movs	r6, #0
 8006678:	e059      	b.n	800672e <USBD_CDC_Setup+0x10a>
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800667a:	33b0      	adds	r3, #176	@ 0xb0
 800667c:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 8006680:	685b      	ldr	r3, [r3, #4]
 8006682:	689b      	ldr	r3, [r3, #8]
 8006684:	4639      	mov	r1, r7
 8006686:	7868      	ldrb	r0, [r5, #1]
 8006688:	4798      	blx	r3
          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 800668a:	88ea      	ldrh	r2, [r5, #6]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 800668c:	2a07      	cmp	r2, #7
 800668e:	bf28      	it	cs
 8006690:	2207      	movcs	r2, #7
 8006692:	4639      	mov	r1, r7
 8006694:	4620      	mov	r0, r4
 8006696:	f001 f96d 	bl	8007974 <USBD_CtlSendData>
  USBD_StatusTypeDef ret = USBD_OK;
 800669a:	2600      	movs	r6, #0
 800669c:	e047      	b.n	800672e <USBD_CDC_Setup+0x10a>
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 800669e:	2240      	movs	r2, #64	@ 0x40
 80066a0:	e7e3      	b.n	800666a <USBD_CDC_Setup+0x46>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 80066a2:	33b0      	adds	r3, #176	@ 0xb0
 80066a4:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 80066a8:	685b      	ldr	r3, [r3, #4]
 80066aa:	689b      	ldr	r3, [r3, #8]
 80066ac:	2200      	movs	r2, #0
 80066ae:	4629      	mov	r1, r5
 80066b0:	7868      	ldrb	r0, [r5, #1]
 80066b2:	4798      	blx	r3
  USBD_StatusTypeDef ret = USBD_OK;
 80066b4:	2600      	movs	r6, #0
 80066b6:	e03a      	b.n	800672e <USBD_CDC_Setup+0x10a>
      switch (req->bRequest)
 80066b8:	786f      	ldrb	r7, [r5, #1]
 80066ba:	2f0b      	cmp	r7, #11
 80066bc:	d82e      	bhi.n	800671c <USBD_CDC_Setup+0xf8>
 80066be:	e8df f007 	tbb	[pc, r7]
 80066c2:	3606      	.short	0x3606
 80066c4:	2d2d2d2d 	.word	0x2d2d2d2d
 80066c8:	2d2d2d2d 	.word	0x2d2d2d2d
 80066cc:	2415      	.short	0x2415
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80066ce:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 80066d2:	2b03      	cmp	r3, #3
 80066d4:	d004      	beq.n	80066e0 <USBD_CDC_Setup+0xbc>
            USBD_CtlError(pdev, req);
 80066d6:	4629      	mov	r1, r5
 80066d8:	f000 fd22 	bl	8007120 <USBD_CtlError>
            ret = USBD_FAIL;
 80066dc:	2603      	movs	r6, #3
 80066de:	e026      	b.n	800672e <USBD_CDC_Setup+0x10a>
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 80066e0:	2202      	movs	r2, #2
 80066e2:	a901      	add	r1, sp, #4
 80066e4:	f001 f946 	bl	8007974 <USBD_CtlSendData>
  USBD_StatusTypeDef ret = USBD_OK;
 80066e8:	463e      	mov	r6, r7
 80066ea:	e020      	b.n	800672e <USBD_CDC_Setup+0x10a>
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80066ec:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 80066f0:	2b03      	cmp	r3, #3
 80066f2:	d004      	beq.n	80066fe <USBD_CDC_Setup+0xda>
            USBD_CtlError(pdev, req);
 80066f4:	4629      	mov	r1, r5
 80066f6:	f000 fd13 	bl	8007120 <USBD_CtlError>
            ret = USBD_FAIL;
 80066fa:	2603      	movs	r6, #3
 80066fc:	e017      	b.n	800672e <USBD_CDC_Setup+0x10a>
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 80066fe:	2201      	movs	r2, #1
 8006700:	f10d 0107 	add.w	r1, sp, #7
 8006704:	f001 f936 	bl	8007974 <USBD_CtlSendData>
 8006708:	e011      	b.n	800672e <USBD_CDC_Setup+0x10a>
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800670a:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 800670e:	2b03      	cmp	r3, #3
 8006710:	d00d      	beq.n	800672e <USBD_CDC_Setup+0x10a>
            USBD_CtlError(pdev, req);
 8006712:	4629      	mov	r1, r5
 8006714:	f000 fd04 	bl	8007120 <USBD_CtlError>
            ret = USBD_FAIL;
 8006718:	2603      	movs	r6, #3
 800671a:	e008      	b.n	800672e <USBD_CDC_Setup+0x10a>
          USBD_CtlError(pdev, req);
 800671c:	4629      	mov	r1, r5
 800671e:	f000 fcff 	bl	8007120 <USBD_CtlError>
          ret = USBD_FAIL;
 8006722:	2603      	movs	r6, #3
          break;
 8006724:	e003      	b.n	800672e <USBD_CDC_Setup+0x10a>
      USBD_CtlError(pdev, req);
 8006726:	4629      	mov	r1, r5
 8006728:	f000 fcfa 	bl	8007120 <USBD_CtlError>
      ret = USBD_FAIL;
 800672c:	2603      	movs	r6, #3
}
 800672e:	4630      	mov	r0, r6
 8006730:	b003      	add	sp, #12
 8006732:	bdf0      	pop	{r4, r5, r6, r7, pc}
    return (uint8_t)USBD_FAIL;
 8006734:	2603      	movs	r6, #3
 8006736:	e7fa      	b.n	800672e <USBD_CDC_Setup+0x10a>

08006738 <USBD_CDC_DeInit>:
{
 8006738:	b538      	push	{r3, r4, r5, lr}
 800673a:	4604      	mov	r4, r0
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 800673c:	2181      	movs	r1, #129	@ 0x81
 800673e:	f000 fa7d 	bl	8006c3c <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 8006742:	2500      	movs	r5, #0
 8006744:	8725      	strh	r5, [r4, #56]	@ 0x38
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 8006746:	2101      	movs	r1, #1
 8006748:	4620      	mov	r0, r4
 800674a:	f000 fa77 	bl	8006c3c <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 800674e:	f8a4 5178 	strh.w	r5, [r4, #376]	@ 0x178
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 8006752:	2182      	movs	r1, #130	@ 0x82
 8006754:	4620      	mov	r0, r4
 8006756:	f000 fa71 	bl	8006c3c <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 800675a:	f8a4 504c 	strh.w	r5, [r4, #76]	@ 0x4c
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 800675e:	f8a4 504e 	strh.w	r5, [r4, #78]	@ 0x4e
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 8006762:	f8d4 32d4 	ldr.w	r3, [r4, #724]	@ 0x2d4
 8006766:	f103 02b0 	add.w	r2, r3, #176	@ 0xb0
 800676a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800676e:	b19a      	cbz	r2, 8006798 <USBD_CDC_DeInit+0x60>
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 8006770:	33b0      	adds	r3, #176	@ 0xb0
 8006772:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8006776:	685b      	ldr	r3, [r3, #4]
 8006778:	685b      	ldr	r3, [r3, #4]
 800677a:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 800677c:	f8d4 32d4 	ldr.w	r3, [r4, #724]	@ 0x2d4
 8006780:	33b0      	adds	r3, #176	@ 0xb0
 8006782:	f854 0023 	ldr.w	r0, [r4, r3, lsl #2]
 8006786:	f000 fa3b 	bl	8006c00 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800678a:	f8d4 32d4 	ldr.w	r3, [r4, #724]	@ 0x2d4
 800678e:	33b0      	adds	r3, #176	@ 0xb0
 8006790:	f844 5023 	str.w	r5, [r4, r3, lsl #2]
    pdev->pClassData = NULL;
 8006794:	f8c4 52bc 	str.w	r5, [r4, #700]	@ 0x2bc
}
 8006798:	2000      	movs	r0, #0
 800679a:	bd38      	pop	{r3, r4, r5, pc}

0800679c <USBD_CDC_Init>:
{
 800679c:	b570      	push	{r4, r5, r6, lr}
 800679e:	4604      	mov	r4, r0
  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 80067a0:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 80067a4:	f000 fa28 	bl	8006bf8 <USBD_static_malloc>
  if (hcdc == NULL)
 80067a8:	2800      	cmp	r0, #0
 80067aa:	d049      	beq.n	8006840 <USBD_CDC_Init+0xa4>
 80067ac:	4605      	mov	r5, r0
  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 80067ae:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 80067b2:	2100      	movs	r1, #0
 80067b4:	f001 fa6e 	bl	8007c94 <memset>
  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 80067b8:	f8d4 32d4 	ldr.w	r3, [r4, #724]	@ 0x2d4
 80067bc:	33b0      	adds	r3, #176	@ 0xb0
 80067be:	f844 5023 	str.w	r5, [r4, r3, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 80067c2:	f8c4 52bc 	str.w	r5, [r4, #700]	@ 0x2bc
  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80067c6:	7c23      	ldrb	r3, [r4, #16]
 80067c8:	2b00      	cmp	r3, #0
 80067ca:	d141      	bne.n	8006850 <USBD_CDC_Init+0xb4>
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 80067cc:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80067d0:	2202      	movs	r2, #2
 80067d2:	2181      	movs	r1, #129	@ 0x81
 80067d4:	4620      	mov	r0, r4
 80067d6:	f000 fa26 	bl	8006c26 <USBD_LL_OpenEP>
    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 80067da:	2601      	movs	r6, #1
 80067dc:	8726      	strh	r6, [r4, #56]	@ 0x38
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 80067de:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80067e2:	2202      	movs	r2, #2
 80067e4:	4631      	mov	r1, r6
 80067e6:	4620      	mov	r0, r4
 80067e8:	f000 fa1d 	bl	8006c26 <USBD_LL_OpenEP>
    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 80067ec:	f8a4 6178 	strh.w	r6, [r4, #376]	@ 0x178
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 80067f0:	2310      	movs	r3, #16
 80067f2:	f8a4 304e 	strh.w	r3, [r4, #78]	@ 0x4e
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 80067f6:	2308      	movs	r3, #8
 80067f8:	2203      	movs	r2, #3
 80067fa:	2182      	movs	r1, #130	@ 0x82
 80067fc:	4620      	mov	r0, r4
 80067fe:	f000 fa12 	bl	8006c26 <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 8006802:	2301      	movs	r3, #1
 8006804:	f8a4 304c 	strh.w	r3, [r4, #76]	@ 0x4c
  hcdc->RxBuffer = NULL;
 8006808:	2600      	movs	r6, #0
 800680a:	f8c5 6204 	str.w	r6, [r5, #516]	@ 0x204
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 800680e:	f8d4 32d4 	ldr.w	r3, [r4, #724]	@ 0x2d4
 8006812:	33b0      	adds	r3, #176	@ 0xb0
 8006814:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8006818:	685b      	ldr	r3, [r3, #4]
 800681a:	681b      	ldr	r3, [r3, #0]
 800681c:	4798      	blx	r3
  hcdc->TxState = 0U;
 800681e:	f8c5 6214 	str.w	r6, [r5, #532]	@ 0x214
  hcdc->RxState = 0U;
 8006822:	f8c5 6218 	str.w	r6, [r5, #536]	@ 0x218
  if (hcdc->RxBuffer == NULL)
 8006826:	f8d5 2204 	ldr.w	r2, [r5, #516]	@ 0x204
 800682a:	b362      	cbz	r2, 8006886 <USBD_CDC_Init+0xea>
  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800682c:	7c25      	ldrb	r5, [r4, #16]
 800682e:	bb1d      	cbnz	r5, 8006878 <USBD_CDC_Init+0xdc>
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8006830:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8006834:	2101      	movs	r1, #1
 8006836:	4620      	mov	r0, r4
 8006838:	f000 fa28 	bl	8006c8c <USBD_LL_PrepareReceive>
}
 800683c:	4628      	mov	r0, r5
 800683e:	bd70      	pop	{r4, r5, r6, pc}
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8006840:	f8d4 32d4 	ldr.w	r3, [r4, #724]	@ 0x2d4
 8006844:	33b0      	adds	r3, #176	@ 0xb0
 8006846:	2200      	movs	r2, #0
 8006848:	f844 2023 	str.w	r2, [r4, r3, lsl #2]
    return (uint8_t)USBD_EMEM;
 800684c:	2502      	movs	r5, #2
 800684e:	e7f5      	b.n	800683c <USBD_CDC_Init+0xa0>
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8006850:	2340      	movs	r3, #64	@ 0x40
 8006852:	2202      	movs	r2, #2
 8006854:	2181      	movs	r1, #129	@ 0x81
 8006856:	4620      	mov	r0, r4
 8006858:	f000 f9e5 	bl	8006c26 <USBD_LL_OpenEP>
    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800685c:	2601      	movs	r6, #1
 800685e:	8726      	strh	r6, [r4, #56]	@ 0x38
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8006860:	2340      	movs	r3, #64	@ 0x40
 8006862:	2202      	movs	r2, #2
 8006864:	4631      	mov	r1, r6
 8006866:	4620      	mov	r0, r4
 8006868:	f000 f9dd 	bl	8006c26 <USBD_LL_OpenEP>
    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800686c:	f8a4 6178 	strh.w	r6, [r4, #376]	@ 0x178
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8006870:	2310      	movs	r3, #16
 8006872:	f8a4 304e 	strh.w	r3, [r4, #78]	@ 0x4e
 8006876:	e7be      	b.n	80067f6 <USBD_CDC_Init+0x5a>
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8006878:	2340      	movs	r3, #64	@ 0x40
 800687a:	2101      	movs	r1, #1
 800687c:	4620      	mov	r0, r4
 800687e:	f000 fa05 	bl	8006c8c <USBD_LL_PrepareReceive>
  return (uint8_t)USBD_OK;
 8006882:	2500      	movs	r5, #0
 8006884:	e7da      	b.n	800683c <USBD_CDC_Init+0xa0>
    return (uint8_t)USBD_EMEM;
 8006886:	2502      	movs	r5, #2
 8006888:	e7d8      	b.n	800683c <USBD_CDC_Init+0xa0>

0800688a <USBD_CDC_RegisterInterface>:
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
  if (fops == NULL)
 800688a:	b139      	cbz	r1, 800689c <USBD_CDC_RegisterInterface+0x12>
  {
    return (uint8_t)USBD_FAIL;
  }

  pdev->pUserData[pdev->classId] = fops;
 800688c:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 8006890:	33b0      	adds	r3, #176	@ 0xb0
 8006892:	eb00 0083 	add.w	r0, r0, r3, lsl #2
 8006896:	6041      	str	r1, [r0, #4]

  return (uint8_t)USBD_OK;
 8006898:	2000      	movs	r0, #0
 800689a:	4770      	bx	lr
    return (uint8_t)USBD_FAIL;
 800689c:	2003      	movs	r0, #3
}
 800689e:	4770      	bx	lr

080068a0 <USBD_CDC_SetTxBuffer>:
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80068a0:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 80068a4:	33b0      	adds	r3, #176	@ 0xb0
 80068a6:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 80068aa:	b12b      	cbz	r3, 80068b8 <USBD_CDC_SetTxBuffer+0x18>
  {
    return (uint8_t)USBD_FAIL;
  }

  hcdc->TxBuffer = pbuff;
 80068ac:	f8c3 1208 	str.w	r1, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 80068b0:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 80068b4:	2000      	movs	r0, #0
 80068b6:	4770      	bx	lr
    return (uint8_t)USBD_FAIL;
 80068b8:	2003      	movs	r0, #3
}
 80068ba:	4770      	bx	lr

080068bc <USBD_CDC_SetRxBuffer>:
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80068bc:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 80068c0:	33b0      	adds	r3, #176	@ 0xb0
 80068c2:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]

  if (hcdc == NULL)
 80068c6:	b11b      	cbz	r3, 80068d0 <USBD_CDC_SetRxBuffer+0x14>
  {
    return (uint8_t)USBD_FAIL;
  }

  hcdc->RxBuffer = pbuff;
 80068c8:	f8c3 1204 	str.w	r1, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 80068cc:	2000      	movs	r0, #0
 80068ce:	4770      	bx	lr
    return (uint8_t)USBD_FAIL;
 80068d0:	2003      	movs	r0, #3
}
 80068d2:	4770      	bx	lr

080068d4 <USBD_CDC_TransmitPacket>:
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev, uint8_t ClassId)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 80068d4:	b508      	push	{r3, lr}
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80068d6:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 80068da:	33b0      	adds	r3, #176	@ 0xb0
 80068dc:	f850 2023 	ldr.w	r2, [r0, r3, lsl #2]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, ClassId);
#endif  /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 80068e0:	b18a      	cbz	r2, 8006906 <USBD_CDC_TransmitPacket+0x32>
  {
    return (uint8_t)USBD_FAIL;
  }

  if (hcdc->TxState == 0U)
 80068e2:	f8d2 3214 	ldr.w	r3, [r2, #532]	@ 0x214
 80068e6:	b10b      	cbz	r3, 80068ec <USBD_CDC_TransmitPacket+0x18>
  USBD_StatusTypeDef ret = USBD_BUSY;
 80068e8:	2001      	movs	r0, #1

    ret = USBD_OK;
  }

  return (uint8_t)ret;
}
 80068ea:	bd08      	pop	{r3, pc}
    hcdc->TxState = 1U;
 80068ec:	2301      	movs	r3, #1
 80068ee:	f8c2 3214 	str.w	r3, [r2, #532]	@ 0x214
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 80068f2:	f8d2 3210 	ldr.w	r3, [r2, #528]	@ 0x210
 80068f6:	62c3      	str	r3, [r0, #44]	@ 0x2c
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 80068f8:	f8d2 2208 	ldr.w	r2, [r2, #520]	@ 0x208
 80068fc:	2181      	movs	r1, #129	@ 0x81
 80068fe:	f000 f9bd 	bl	8006c7c <USBD_LL_Transmit>
    ret = USBD_OK;
 8006902:	2000      	movs	r0, #0
 8006904:	e7f1      	b.n	80068ea <USBD_CDC_TransmitPacket+0x16>
    return (uint8_t)USBD_FAIL;
 8006906:	2003      	movs	r0, #3
 8006908:	e7ef      	b.n	80068ea <USBD_CDC_TransmitPacket+0x16>

0800690a <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800690a:	b510      	push	{r4, lr}
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800690c:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 8006910:	33b0      	adds	r3, #176	@ 0xb0
 8006912:	f850 2023 	ldr.w	r2, [r0, r3, lsl #2]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8006916:	b192      	cbz	r2, 800693e <USBD_CDC_ReceivePacket+0x34>
  {
    return (uint8_t)USBD_FAIL;
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006918:	7c04      	ldrb	r4, [r0, #16]
 800691a:	b944      	cbnz	r4, 800692e <USBD_CDC_ReceivePacket+0x24>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800691c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8006920:	f8d2 2204 	ldr.w	r2, [r2, #516]	@ 0x204
 8006924:	2101      	movs	r1, #1
 8006926:	f000 f9b1 	bl	8006c8c <USBD_LL_PrepareReceive>
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
}
 800692a:	4620      	mov	r0, r4
 800692c:	bd10      	pop	{r4, pc}
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800692e:	2340      	movs	r3, #64	@ 0x40
 8006930:	f8d2 2204 	ldr.w	r2, [r2, #516]	@ 0x204
 8006934:	2101      	movs	r1, #1
 8006936:	f000 f9a9 	bl	8006c8c <USBD_LL_PrepareReceive>
  return (uint8_t)USBD_OK;
 800693a:	2400      	movs	r4, #0
 800693c:	e7f5      	b.n	800692a <USBD_CDC_ReceivePacket+0x20>
    return (uint8_t)USBD_FAIL;
 800693e:	2403      	movs	r4, #3
 8006940:	e7f3      	b.n	800692a <USBD_CDC_ReceivePacket+0x20>

08006942 <CDC_DeInit_FS>:
static int8_t CDC_DeInit_FS(void)
{
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
  /* USER CODE END 4 */
}
 8006942:	2000      	movs	r0, #0
 8006944:	4770      	bx	lr

08006946 <CDC_Control_FS>:
    break;
  }

  return (USBD_OK);
  /* USER CODE END 5 */
}
 8006946:	2000      	movs	r0, #0
 8006948:	4770      	bx	lr

0800694a <CDC_TransmitCplt_FS>:
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
}
 800694a:	2000      	movs	r0, #0
 800694c:	4770      	bx	lr
	...

08006950 <CDC_Receive_FS>:
{
 8006950:	b510      	push	{r4, lr}
 8006952:	4601      	mov	r1, r0
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8006954:	4c04      	ldr	r4, [pc, #16]	@ (8006968 <CDC_Receive_FS+0x18>)
 8006956:	4620      	mov	r0, r4
 8006958:	f7ff ffb0 	bl	80068bc <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800695c:	4620      	mov	r0, r4
 800695e:	f7ff ffd4 	bl	800690a <USBD_CDC_ReceivePacket>
}
 8006962:	2000      	movs	r0, #0
 8006964:	bd10      	pop	{r4, pc}
 8006966:	bf00      	nop
 8006968:	2000065c 	.word	0x2000065c

0800696c <CDC_Init_FS>:
{
 800696c:	b510      	push	{r4, lr}
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800696e:	4c06      	ldr	r4, [pc, #24]	@ (8006988 <CDC_Init_FS+0x1c>)
 8006970:	2200      	movs	r2, #0
 8006972:	4906      	ldr	r1, [pc, #24]	@ (800698c <CDC_Init_FS+0x20>)
 8006974:	4620      	mov	r0, r4
 8006976:	f7ff ff93 	bl	80068a0 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800697a:	4905      	ldr	r1, [pc, #20]	@ (8006990 <CDC_Init_FS+0x24>)
 800697c:	4620      	mov	r0, r4
 800697e:	f7ff ff9d 	bl	80068bc <USBD_CDC_SetRxBuffer>
}
 8006982:	2000      	movs	r0, #0
 8006984:	bd10      	pop	{r4, pc}
 8006986:	bf00      	nop
 8006988:	2000065c 	.word	0x2000065c
 800698c:	20000938 	.word	0x20000938
 8006990:	20001138 	.word	0x20001138

08006994 <CDC_Transmit_FS>:
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 8006994:	4b09      	ldr	r3, [pc, #36]	@ (80069bc <CDC_Transmit_FS+0x28>)
 8006996:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
  if (hcdc->TxState != 0){
 800699a:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800699e:	b10b      	cbz	r3, 80069a4 <CDC_Transmit_FS+0x10>
    return USBD_BUSY;
 80069a0:	2001      	movs	r0, #1
}
 80069a2:	4770      	bx	lr
{
 80069a4:	b510      	push	{r4, lr}
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 80069a6:	4c05      	ldr	r4, [pc, #20]	@ (80069bc <CDC_Transmit_FS+0x28>)
 80069a8:	460a      	mov	r2, r1
 80069aa:	4601      	mov	r1, r0
 80069ac:	4620      	mov	r0, r4
 80069ae:	f7ff ff77 	bl	80068a0 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 80069b2:	4620      	mov	r0, r4
 80069b4:	f7ff ff8e 	bl	80068d4 <USBD_CDC_TransmitPacket>
}
 80069b8:	bd10      	pop	{r4, pc}
 80069ba:	bf00      	nop
 80069bc:	2000065c 	.word	0x2000065c

080069c0 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 80069c0:	b530      	push	{r4, r5, lr}
 80069c2:	b0b9      	sub	sp, #228	@ 0xe4
 80069c4:	4604      	mov	r4, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80069c6:	2100      	movs	r1, #0
 80069c8:	9133      	str	r1, [sp, #204]	@ 0xcc
 80069ca:	9134      	str	r1, [sp, #208]	@ 0xd0
 80069cc:	9135      	str	r1, [sp, #212]	@ 0xd4
 80069ce:	9136      	str	r1, [sp, #216]	@ 0xd8
 80069d0:	9137      	str	r1, [sp, #220]	@ 0xdc
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80069d2:	22c0      	movs	r2, #192	@ 0xc0
 80069d4:	a802      	add	r0, sp, #8
 80069d6:	f001 f95d 	bl	8007c94 <memset>
  if(pcdHandle->Instance==USB_OTG_FS)
 80069da:	6822      	ldr	r2, [r4, #0]
 80069dc:	4b22      	ldr	r3, [pc, #136]	@ (8006a68 <HAL_PCD_MspInit+0xa8>)
 80069de:	429a      	cmp	r2, r3
 80069e0:	d001      	beq.n	80069e6 <HAL_PCD_MspInit+0x26>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 80069e2:	b039      	add	sp, #228	@ 0xe4
 80069e4:	bd30      	pop	{r4, r5, pc}
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 80069e6:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 80069ea:	2300      	movs	r3, #0
 80069ec:	e9cd 2302 	strd	r2, r3, [sp, #8]
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 80069f0:	f44f 1340 	mov.w	r3, #3145728	@ 0x300000
 80069f4:	9324      	str	r3, [sp, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80069f6:	a802      	add	r0, sp, #8
 80069f8:	f7fc fd2e 	bl	8003458 <HAL_RCCEx_PeriphCLKConfig>
 80069fc:	bb88      	cbnz	r0, 8006a62 <HAL_PCD_MspInit+0xa2>
    HAL_PWREx_EnableUSBVoltageDetector();
 80069fe:	f7fb fe37 	bl	8002670 <HAL_PWREx_EnableUSBVoltageDetector>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006a02:	4c1a      	ldr	r4, [pc, #104]	@ (8006a6c <HAL_PCD_MspInit+0xac>)
 8006a04:	f8d4 30e0 	ldr.w	r3, [r4, #224]	@ 0xe0
 8006a08:	f043 0301 	orr.w	r3, r3, #1
 8006a0c:	f8c4 30e0 	str.w	r3, [r4, #224]	@ 0xe0
 8006a10:	f8d4 30e0 	ldr.w	r3, [r4, #224]	@ 0xe0
 8006a14:	f003 0301 	and.w	r3, r3, #1
 8006a18:	9300      	str	r3, [sp, #0]
 8006a1a:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8006a1c:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8006a20:	9333      	str	r3, [sp, #204]	@ 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006a22:	2302      	movs	r3, #2
 8006a24:	9334      	str	r3, [sp, #208]	@ 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006a26:	2500      	movs	r5, #0
 8006a28:	9535      	str	r5, [sp, #212]	@ 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006a2a:	9536      	str	r5, [sp, #216]	@ 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 8006a2c:	230a      	movs	r3, #10
 8006a2e:	9337      	str	r3, [sp, #220]	@ 0xdc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006a30:	a933      	add	r1, sp, #204	@ 0xcc
 8006a32:	480f      	ldr	r0, [pc, #60]	@ (8006a70 <HAL_PCD_MspInit+0xb0>)
 8006a34:	f7fa fb9e 	bl	8001174 <HAL_GPIO_Init>
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8006a38:	f8d4 30d8 	ldr.w	r3, [r4, #216]	@ 0xd8
 8006a3c:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8006a40:	f8c4 30d8 	str.w	r3, [r4, #216]	@ 0xd8
 8006a44:	f8d4 30d8 	ldr.w	r3, [r4, #216]	@ 0xd8
 8006a48:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006a4c:	9301      	str	r3, [sp, #4]
 8006a4e:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8006a50:	462a      	mov	r2, r5
 8006a52:	4629      	mov	r1, r5
 8006a54:	2065      	movs	r0, #101	@ 0x65
 8006a56:	f7fa f8e7 	bl	8000c28 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8006a5a:	2065      	movs	r0, #101	@ 0x65
 8006a5c:	f7fa f8f4 	bl	8000c48 <HAL_NVIC_EnableIRQ>
}
 8006a60:	e7bf      	b.n	80069e2 <HAL_PCD_MspInit+0x22>
      Error_Handler();
 8006a62:	f7f9 fd8b 	bl	800057c <Error_Handler>
 8006a66:	e7ca      	b.n	80069fe <HAL_PCD_MspInit+0x3e>
 8006a68:	40080000 	.word	0x40080000
 8006a6c:	58024400 	.word	0x58024400
 8006a70:	58020000 	.word	0x58020000

08006a74 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8006a74:	b508      	push	{r3, lr}
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8006a76:	f200 419c 	addw	r1, r0, #1180	@ 0x49c
 8006a7a:	f8d0 04e0 	ldr.w	r0, [r0, #1248]	@ 0x4e0
 8006a7e:	f000 f975 	bl	8006d6c <USBD_LL_SetupStage>
}
 8006a82:	bd08      	pop	{r3, pc}

08006a84 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8006a84:	b508      	push	{r3, lr}
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8006a86:	eb01 03c1 	add.w	r3, r1, r1, lsl #3
 8006a8a:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 8006a8e:	f8d3 2260 	ldr.w	r2, [r3, #608]	@ 0x260
 8006a92:	f8d0 04e0 	ldr.w	r0, [r0, #1248]	@ 0x4e0
 8006a96:	f000 fa36 	bl	8006f06 <USBD_LL_DataOutStage>
}
 8006a9a:	bd08      	pop	{r3, pc}

08006a9c <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8006a9c:	b508      	push	{r3, lr}
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8006a9e:	eb01 03c1 	add.w	r3, r1, r1, lsl #3
 8006aa2:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 8006aa6:	6a1a      	ldr	r2, [r3, #32]
 8006aa8:	f8d0 04e0 	ldr.w	r0, [r0, #1248]	@ 0x4e0
 8006aac:	f000 fa8b 	bl	8006fc6 <USBD_LL_DataInStage>
}
 8006ab0:	bd08      	pop	{r3, pc}

08006ab2 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8006ab2:	b508      	push	{r3, lr}
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8006ab4:	f8d0 04e0 	ldr.w	r0, [r0, #1248]	@ 0x4e0
 8006ab8:	f000 f9d3 	bl	8006e62 <USBD_LL_SOF>
}
 8006abc:	bd08      	pop	{r3, pc}

08006abe <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8006abe:	b510      	push	{r4, lr}
 8006ac0:	4604      	mov	r4, r0
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 8006ac2:	79c1      	ldrb	r1, [r0, #7]
 8006ac4:	b111      	cbz	r1, 8006acc <HAL_PCD_ResetCallback+0xe>
  {
    speed = USBD_SPEED_HIGH;
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 8006ac6:	2902      	cmp	r1, #2
 8006ac8:	d109      	bne.n	8006ade <HAL_PCD_ResetCallback+0x20>
  {
    speed = USBD_SPEED_FULL;
 8006aca:	2101      	movs	r1, #1
  else
  {
    Error_Handler();
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8006acc:	f8d4 04e0 	ldr.w	r0, [r4, #1248]	@ 0x4e0
 8006ad0:	f000 f9aa 	bl	8006e28 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8006ad4:	f8d4 04e0 	ldr.w	r0, [r4, #1248]	@ 0x4e0
 8006ad8:	f000 f974 	bl	8006dc4 <USBD_LL_Reset>
}
 8006adc:	bd10      	pop	{r4, pc}
    Error_Handler();
 8006ade:	f7f9 fd4d 	bl	800057c <Error_Handler>
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8006ae2:	2101      	movs	r1, #1
 8006ae4:	e7f2      	b.n	8006acc <HAL_PCD_ResetCallback+0xe>
	...

08006ae8 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8006ae8:	b510      	push	{r4, lr}
 8006aea:	4604      	mov	r4, r0
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8006aec:	f8d0 04e0 	ldr.w	r0, [r0, #1248]	@ 0x4e0
 8006af0:	f000 f99d 	bl	8006e2e <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8006af4:	6822      	ldr	r2, [r4, #0]
 8006af6:	f8d2 3e00 	ldr.w	r3, [r2, #3584]	@ 0xe00
 8006afa:	f043 0301 	orr.w	r3, r3, #1
 8006afe:	f8c2 3e00 	str.w	r3, [r2, #3584]	@ 0xe00
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8006b02:	7ae3      	ldrb	r3, [r4, #11]
 8006b04:	b123      	cbz	r3, 8006b10 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8006b06:	4a03      	ldr	r2, [pc, #12]	@ (8006b14 <HAL_PCD_SuspendCallback+0x2c>)
 8006b08:	6913      	ldr	r3, [r2, #16]
 8006b0a:	f043 0306 	orr.w	r3, r3, #6
 8006b0e:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8006b10:	bd10      	pop	{r4, pc}
 8006b12:	bf00      	nop
 8006b14:	e000ed00 	.word	0xe000ed00

08006b18 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8006b18:	b508      	push	{r3, lr}
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8006b1a:	f8d0 04e0 	ldr.w	r0, [r0, #1248]	@ 0x4e0
 8006b1e:	f000 f994 	bl	8006e4a <USBD_LL_Resume>
}
 8006b22:	bd08      	pop	{r3, pc}

08006b24 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8006b24:	b508      	push	{r3, lr}
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8006b26:	f8d0 04e0 	ldr.w	r0, [r0, #1248]	@ 0x4e0
 8006b2a:	f000 f9c0 	bl	8006eae <USBD_LL_IsoOUTIncomplete>
}
 8006b2e:	bd08      	pop	{r3, pc}

08006b30 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8006b30:	b508      	push	{r3, lr}
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8006b32:	f8d0 04e0 	ldr.w	r0, [r0, #1248]	@ 0x4e0
 8006b36:	f000 f9a4 	bl	8006e82 <USBD_LL_IsoINIncomplete>
}
 8006b3a:	bd08      	pop	{r3, pc}

08006b3c <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8006b3c:	b508      	push	{r3, lr}
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 8006b3e:	f8d0 04e0 	ldr.w	r0, [r0, #1248]	@ 0x4e0
 8006b42:	f000 f9ca 	bl	8006eda <USBD_LL_DevConnected>
}
 8006b46:	bd08      	pop	{r3, pc}

08006b48 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8006b48:	b508      	push	{r3, lr}
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 8006b4a:	f8d0 04e0 	ldr.w	r0, [r0, #1248]	@ 0x4e0
 8006b4e:	f000 f9c6 	bl	8006ede <USBD_LL_DevDisconnected>
}
 8006b52:	bd08      	pop	{r3, pc}

08006b54 <USBD_LL_Init>:
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 8006b54:	7802      	ldrb	r2, [r0, #0]
 8006b56:	b10a      	cbz	r2, 8006b5c <USBD_LL_Init+0x8>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
  /* USER CODE END TxRx_Configuration */
  }
  return USBD_OK;
}
 8006b58:	2000      	movs	r0, #0
 8006b5a:	4770      	bx	lr
{
 8006b5c:	b510      	push	{r4, lr}
 8006b5e:	4603      	mov	r3, r0
  hpcd_USB_OTG_FS.pData = pdev;
 8006b60:	4815      	ldr	r0, [pc, #84]	@ (8006bb8 <USBD_LL_Init+0x64>)
 8006b62:	f8c0 34e0 	str.w	r3, [r0, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 8006b66:	f8c3 02c8 	str.w	r0, [r3, #712]	@ 0x2c8
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8006b6a:	4b14      	ldr	r3, [pc, #80]	@ (8006bbc <USBD_LL_Init+0x68>)
 8006b6c:	6003      	str	r3, [r0, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 9;
 8006b6e:	2309      	movs	r3, #9
 8006b70:	7103      	strb	r3, [r0, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8006b72:	2202      	movs	r2, #2
 8006b74:	71c2      	strb	r2, [r0, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8006b76:	2300      	movs	r3, #0
 8006b78:	7183      	strb	r3, [r0, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8006b7a:	7242      	strb	r2, [r0, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8006b7c:	7283      	strb	r3, [r0, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8006b7e:	72c3      	strb	r3, [r0, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8006b80:	7303      	strb	r3, [r0, #12]
  hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 8006b82:	7343      	strb	r3, [r0, #13]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 8006b84:	7383      	strb	r3, [r0, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8006b86:	73c3      	strb	r3, [r0, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8006b88:	f7fa ff3e 	bl	8001a08 <HAL_PCD_Init>
 8006b8c:	b980      	cbnz	r0, 8006bb0 <USBD_LL_Init+0x5c>
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 8006b8e:	4c0a      	ldr	r4, [pc, #40]	@ (8006bb8 <USBD_LL_Init+0x64>)
 8006b90:	2180      	movs	r1, #128	@ 0x80
 8006b92:	4620      	mov	r0, r4
 8006b94:	f7fb fd27 	bl	80025e6 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 8006b98:	2240      	movs	r2, #64	@ 0x40
 8006b9a:	2100      	movs	r1, #0
 8006b9c:	4620      	mov	r0, r4
 8006b9e:	f7fb fcfc 	bl	800259a <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 8006ba2:	2280      	movs	r2, #128	@ 0x80
 8006ba4:	2101      	movs	r1, #1
 8006ba6:	4620      	mov	r0, r4
 8006ba8:	f7fb fcf7 	bl	800259a <HAL_PCDEx_SetTxFiFo>
}
 8006bac:	2000      	movs	r0, #0
 8006bae:	bd10      	pop	{r4, pc}
    Error_Handler( );
 8006bb0:	f7f9 fce4 	bl	800057c <Error_Handler>
 8006bb4:	e7eb      	b.n	8006b8e <USBD_LL_Init+0x3a>
 8006bb6:	bf00      	nop
 8006bb8:	20001b58 	.word	0x20001b58
 8006bbc:	40080000 	.word	0x40080000

08006bc0 <USBD_LL_IsStallEP>:
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8006bc0:	f8d0 32c8 	ldr.w	r3, [r0, #712]	@ 0x2c8

  if((ep_addr & 0x80) == 0x80)
 8006bc4:	f011 0f80 	tst.w	r1, #128	@ 0x80
 8006bc8:	d108      	bne.n	8006bdc <USBD_LL_IsStallEP+0x1c>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8006bca:	f001 017f 	and.w	r1, r1, #127	@ 0x7f
 8006bce:	eb01 01c1 	add.w	r1, r1, r1, lsl #3
 8006bd2:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 8006bd6:	f893 0256 	ldrb.w	r0, [r3, #598]	@ 0x256
  }
}
 8006bda:	4770      	bx	lr
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8006bdc:	f001 017f 	and.w	r1, r1, #127	@ 0x7f
 8006be0:	eb01 01c1 	add.w	r1, r1, r1, lsl #3
 8006be4:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 8006be8:	7d98      	ldrb	r0, [r3, #22]
 8006bea:	4770      	bx	lr

08006bec <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8006bec:	b508      	push	{r3, lr}
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8006bee:	f8d0 02c8 	ldr.w	r0, [r0, #712]	@ 0x2c8
 8006bf2:	f7fb f90d 	bl	8001e10 <HAL_PCD_EP_GetRxCount>
}
 8006bf6:	bd08      	pop	{r3, pc}

08006bf8 <USBD_static_malloc>:
void *USBD_static_malloc(uint32_t size)
{
  UNUSED(size);
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
}
 8006bf8:	4800      	ldr	r0, [pc, #0]	@ (8006bfc <USBD_static_malloc+0x4>)
 8006bfa:	4770      	bx	lr
 8006bfc:	20001938 	.word	0x20001938

08006c00 <USBD_static_free>:
  * @retval None
  */
void USBD_static_free(void *p)
{
  UNUSED(p);
}
 8006c00:	4770      	bx	lr

08006c02 <USBD_Get_USB_Status>:
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
  USBD_StatusTypeDef usb_status = USBD_OK;

  switch (hal_status)
 8006c02:	2803      	cmp	r0, #3
 8006c04:	d805      	bhi.n	8006c12 <USBD_Get_USB_Status+0x10>
 8006c06:	e8df f000 	tbb	[pc, r0]
 8006c0a:	0405      	.short	0x0405
 8006c0c:	0502      	.short	0x0502
    break;
    case HAL_ERROR :
      usb_status = USBD_FAIL;
    break;
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8006c0e:	2001      	movs	r0, #1
    break;
 8006c10:	4770      	bx	lr
      usb_status = USBD_FAIL;
 8006c12:	2003      	movs	r0, #3
    default :
      usb_status = USBD_FAIL;
    break;
  }
  return usb_status;
}
 8006c14:	4770      	bx	lr

08006c16 <USBD_LL_Start>:
{
 8006c16:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_Start(pdev->pData);
 8006c18:	f8d0 02c8 	ldr.w	r0, [r0, #712]	@ 0x2c8
 8006c1c:	f7fa ff75 	bl	8001b0a <HAL_PCD_Start>
  usb_status =  USBD_Get_USB_Status(hal_status);
 8006c20:	f7ff ffef 	bl	8006c02 <USBD_Get_USB_Status>
}
 8006c24:	bd08      	pop	{r3, pc}

08006c26 <USBD_LL_OpenEP>:
{
 8006c26:	b508      	push	{r3, lr}
 8006c28:	4694      	mov	ip, r2
 8006c2a:	461a      	mov	r2, r3
  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8006c2c:	4663      	mov	r3, ip
 8006c2e:	f8d0 02c8 	ldr.w	r0, [r0, #712]	@ 0x2c8
 8006c32:	f7fb f84a 	bl	8001cca <HAL_PCD_EP_Open>
  usb_status =  USBD_Get_USB_Status(hal_status);
 8006c36:	f7ff ffe4 	bl	8006c02 <USBD_Get_USB_Status>
}
 8006c3a:	bd08      	pop	{r3, pc}

08006c3c <USBD_LL_CloseEP>:
{
 8006c3c:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8006c3e:	f8d0 02c8 	ldr.w	r0, [r0, #712]	@ 0x2c8
 8006c42:	f7fb f888 	bl	8001d56 <HAL_PCD_EP_Close>
  usb_status =  USBD_Get_USB_Status(hal_status);
 8006c46:	f7ff ffdc 	bl	8006c02 <USBD_Get_USB_Status>
}
 8006c4a:	bd08      	pop	{r3, pc}

08006c4c <USBD_LL_StallEP>:
{
 8006c4c:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8006c4e:	f8d0 02c8 	ldr.w	r0, [r0, #712]	@ 0x2c8
 8006c52:	f7fb f90b 	bl	8001e6c <HAL_PCD_EP_SetStall>
  usb_status =  USBD_Get_USB_Status(hal_status);
 8006c56:	f7ff ffd4 	bl	8006c02 <USBD_Get_USB_Status>
}
 8006c5a:	bd08      	pop	{r3, pc}

08006c5c <USBD_LL_ClearStallEP>:
{
 8006c5c:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8006c5e:	f8d0 02c8 	ldr.w	r0, [r0, #712]	@ 0x2c8
 8006c62:	f7fb f946 	bl	8001ef2 <HAL_PCD_EP_ClrStall>
  usb_status =  USBD_Get_USB_Status(hal_status);
 8006c66:	f7ff ffcc 	bl	8006c02 <USBD_Get_USB_Status>
}
 8006c6a:	bd08      	pop	{r3, pc}

08006c6c <USBD_LL_SetUSBAddress>:
{
 8006c6c:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8006c6e:	f8d0 02c8 	ldr.w	r0, [r0, #712]	@ 0x2c8
 8006c72:	f7fb f817 	bl	8001ca4 <HAL_PCD_SetAddress>
  usb_status =  USBD_Get_USB_Status(hal_status);
 8006c76:	f7ff ffc4 	bl	8006c02 <USBD_Get_USB_Status>
}
 8006c7a:	bd08      	pop	{r3, pc}

08006c7c <USBD_LL_Transmit>:
{
 8006c7c:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8006c7e:	f8d0 02c8 	ldr.w	r0, [r0, #712]	@ 0x2c8
 8006c82:	f7fb f8ce 	bl	8001e22 <HAL_PCD_EP_Transmit>
  usb_status =  USBD_Get_USB_Status(hal_status);
 8006c86:	f7ff ffbc 	bl	8006c02 <USBD_Get_USB_Status>
}
 8006c8a:	bd08      	pop	{r3, pc}

08006c8c <USBD_LL_PrepareReceive>:
{
 8006c8c:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8006c8e:	f8d0 02c8 	ldr.w	r0, [r0, #712]	@ 0x2c8
 8006c92:	f7fb f898 	bl	8001dc6 <HAL_PCD_EP_Receive>
  usb_status =  USBD_Get_USB_Status(hal_status);
 8006c96:	f7ff ffb4 	bl	8006c02 <USBD_Get_USB_Status>
}
 8006c9a:	bd08      	pop	{r3, pc}

08006c9c <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8006c9c:	b508      	push	{r3, lr}
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8006c9e:	b190      	cbz	r0, 8006cc6 <USBD_Init+0x2a>
 8006ca0:	4603      	mov	r3, r0
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 8006ca2:	2000      	movs	r0, #0
 8006ca4:	f8c3 02b8 	str.w	r0, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 8006ca8:	f8c3 02c4 	str.w	r0, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 8006cac:	f8c3 02d0 	str.w	r0, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8006cb0:	b109      	cbz	r1, 8006cb6 <USBD_Init+0x1a>
  {
    pdev->pDesc = pdesc;
 8006cb2:	f8c3 12b4 	str.w	r1, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8006cb6:	2101      	movs	r1, #1
 8006cb8:	f883 129c 	strb.w	r1, [r3, #668]	@ 0x29c
  pdev->id = id;
 8006cbc:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8006cbe:	4618      	mov	r0, r3
 8006cc0:	f7ff ff48 	bl	8006b54 <USBD_LL_Init>

  return ret;
}
 8006cc4:	bd08      	pop	{r3, pc}
    USBD_ErrLog("Invalid Device handle");
 8006cc6:	4805      	ldr	r0, [pc, #20]	@ (8006cdc <USBD_Init+0x40>)
 8006cc8:	f000 ff86 	bl	8007bd8 <iprintf>
 8006ccc:	4804      	ldr	r0, [pc, #16]	@ (8006ce0 <USBD_Init+0x44>)
 8006cce:	f000 ff83 	bl	8007bd8 <iprintf>
 8006cd2:	200a      	movs	r0, #10
 8006cd4:	f000 ff92 	bl	8007bfc <putchar>
    return USBD_FAIL;
 8006cd8:	2003      	movs	r0, #3
 8006cda:	e7f3      	b.n	8006cc4 <USBD_Init+0x28>
 8006cdc:	08008ca8 	.word	0x08008ca8
 8006ce0:	08008cb0 	.word	0x08008cb0

08006ce4 <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8006ce4:	b510      	push	{r4, lr}
 8006ce6:	b082      	sub	sp, #8
  uint16_t len = 0U;
 8006ce8:	2300      	movs	r3, #0
 8006cea:	f8ad 3006 	strh.w	r3, [sp, #6]

  if (pclass == NULL)
 8006cee:	b1b9      	cbz	r1, 8006d20 <USBD_RegisterClass+0x3c>
 8006cf0:	4604      	mov	r4, r0
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 8006cf2:	f8c0 12b8 	str.w	r1, [r0, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 8006cf6:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 8006cfa:	6aca      	ldr	r2, [r1, #44]	@ 0x2c
 8006cfc:	b142      	cbz	r2, 8006d10 <USBD_RegisterClass+0x2c>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 8006cfe:	33ae      	adds	r3, #174	@ 0xae
 8006d00:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 8006d04:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d06:	f10d 0006 	add.w	r0, sp, #6
 8006d0a:	4798      	blx	r3
 8006d0c:	f8c4 02d0 	str.w	r0, [r4, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 8006d10:	f8d4 32d8 	ldr.w	r3, [r4, #728]	@ 0x2d8
 8006d14:	3301      	adds	r3, #1
 8006d16:	f8c4 32d8 	str.w	r3, [r4, #728]	@ 0x2d8

  return USBD_OK;
 8006d1a:	2000      	movs	r0, #0
}
 8006d1c:	b002      	add	sp, #8
 8006d1e:	bd10      	pop	{r4, pc}
    USBD_ErrLog("Invalid Class handle");
 8006d20:	4805      	ldr	r0, [pc, #20]	@ (8006d38 <USBD_RegisterClass+0x54>)
 8006d22:	f000 ff59 	bl	8007bd8 <iprintf>
 8006d26:	4805      	ldr	r0, [pc, #20]	@ (8006d3c <USBD_RegisterClass+0x58>)
 8006d28:	f000 ff56 	bl	8007bd8 <iprintf>
 8006d2c:	200a      	movs	r0, #10
 8006d2e:	f000 ff65 	bl	8007bfc <putchar>
    return USBD_FAIL;
 8006d32:	2003      	movs	r0, #3
 8006d34:	e7f2      	b.n	8006d1c <USBD_RegisterClass+0x38>
 8006d36:	bf00      	nop
 8006d38:	08008ca8 	.word	0x08008ca8
 8006d3c:	08008cc8 	.word	0x08008cc8

08006d40 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8006d40:	b508      	push	{r3, lr}
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8006d42:	f7ff ff68 	bl	8006c16 <USBD_LL_Start>
}
 8006d46:	bd08      	pop	{r3, pc}

08006d48 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8006d48:	b508      	push	{r3, lr}
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8006d4a:	f8d0 32b8 	ldr.w	r3, [r0, #696]	@ 0x2b8
 8006d4e:	b113      	cbz	r3, 8006d56 <USBD_SetClassConfig+0xe>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 8006d50:	681b      	ldr	r3, [r3, #0]
 8006d52:	4798      	blx	r3
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
}
 8006d54:	bd08      	pop	{r3, pc}
  USBD_StatusTypeDef ret = USBD_OK;
 8006d56:	2000      	movs	r0, #0
 8006d58:	e7fc      	b.n	8006d54 <USBD_SetClassConfig+0xc>

08006d5a <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8006d5a:	b508      	push	{r3, lr}
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 8006d5c:	f8d0 32b8 	ldr.w	r3, [r0, #696]	@ 0x2b8
 8006d60:	685b      	ldr	r3, [r3, #4]
 8006d62:	4798      	blx	r3
 8006d64:	b900      	cbnz	r0, 8006d68 <USBD_ClrClassConfig+0xe>
    ret = USBD_FAIL;
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
}
 8006d66:	bd08      	pop	{r3, pc}
    ret = USBD_FAIL;
 8006d68:	2003      	movs	r0, #3
 8006d6a:	e7fc      	b.n	8006d66 <USBD_ClrClassConfig+0xc>

08006d6c <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8006d6c:	b538      	push	{r3, r4, r5, lr}
 8006d6e:	4604      	mov	r4, r0
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8006d70:	f200 25aa 	addw	r5, r0, #682	@ 0x2aa
 8006d74:	4628      	mov	r0, r5
 8006d76:	f000 f9bf 	bl	80070f8 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8006d7a:	2301      	movs	r3, #1
 8006d7c:	f8c4 3294 	str.w	r3, [r4, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8006d80:	f8b4 32b0 	ldrh.w	r3, [r4, #688]	@ 0x2b0
 8006d84:	f8c4 3298 	str.w	r3, [r4, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8006d88:	f894 12aa 	ldrb.w	r1, [r4, #682]	@ 0x2aa
 8006d8c:	f001 031f 	and.w	r3, r1, #31
 8006d90:	2b01      	cmp	r3, #1
 8006d92:	d007      	beq.n	8006da4 <USBD_LL_SetupStage+0x38>
 8006d94:	2b02      	cmp	r3, #2
 8006d96:	d00a      	beq.n	8006dae <USBD_LL_SetupStage+0x42>
 8006d98:	b973      	cbnz	r3, 8006db8 <USBD_LL_SetupStage+0x4c>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8006d9a:	4629      	mov	r1, r5
 8006d9c:	4620      	mov	r0, r4
 8006d9e:	f000 fb91 	bl	80074c4 <USBD_StdDevReq>
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
      break;
  }

  return ret;
}
 8006da2:	bd38      	pop	{r3, r4, r5, pc}
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8006da4:	4629      	mov	r1, r5
 8006da6:	4620      	mov	r0, r4
 8006da8:	f000 fbc7 	bl	800753a <USBD_StdItfReq>
      break;
 8006dac:	e7f9      	b.n	8006da2 <USBD_LL_SetupStage+0x36>
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8006dae:	4629      	mov	r1, r5
 8006db0:	4620      	mov	r0, r4
 8006db2:	f000 fc04 	bl	80075be <USBD_StdEPReq>
      break;
 8006db6:	e7f4      	b.n	8006da2 <USBD_LL_SetupStage+0x36>
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8006db8:	f001 0180 	and.w	r1, r1, #128	@ 0x80
 8006dbc:	4620      	mov	r0, r4
 8006dbe:	f7ff ff45 	bl	8006c4c <USBD_LL_StallEP>
      break;
 8006dc2:	e7ee      	b.n	8006da2 <USBD_LL_SetupStage+0x36>

08006dc4 <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8006dc4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006dc6:	4604      	mov	r4, r0
  USBD_StatusTypeDef ret = USBD_OK;

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8006dc8:	2301      	movs	r3, #1
 8006dca:	f880 329c 	strb.w	r3, [r0, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8006dce:	2300      	movs	r3, #0
 8006dd0:	f8c0 3294 	str.w	r3, [r0, #660]	@ 0x294
  pdev->dev_config = 0U;
 8006dd4:	6043      	str	r3, [r0, #4]
  pdev->dev_remote_wakeup = 0U;
 8006dd6:	f8c0 32a4 	str.w	r3, [r0, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 8006dda:	f880 32a0 	strb.w	r3, [r0, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 8006dde:	f8d0 32b8 	ldr.w	r3, [r0, #696]	@ 0x2b8
 8006de2:	b1db      	cbz	r3, 8006e1c <USBD_LL_Reset+0x58>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 8006de4:	685b      	ldr	r3, [r3, #4]
 8006de6:	b1db      	cbz	r3, 8006e20 <USBD_LL_Reset+0x5c>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 8006de8:	2100      	movs	r1, #0
 8006dea:	4798      	blx	r3
 8006dec:	4607      	mov	r7, r0
 8006dee:	b9c8      	cbnz	r0, 8006e24 <USBD_LL_Reset+0x60>
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8006df0:	2340      	movs	r3, #64	@ 0x40
 8006df2:	2200      	movs	r2, #0
 8006df4:	4611      	mov	r1, r2
 8006df6:	4620      	mov	r0, r4
 8006df8:	f7ff ff15 	bl	8006c26 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8006dfc:	2601      	movs	r6, #1
 8006dfe:	f8a4 6164 	strh.w	r6, [r4, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8006e02:	2540      	movs	r5, #64	@ 0x40
 8006e04:	f8c4 5160 	str.w	r5, [r4, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8006e08:	462b      	mov	r3, r5
 8006e0a:	2200      	movs	r2, #0
 8006e0c:	2180      	movs	r1, #128	@ 0x80
 8006e0e:	4620      	mov	r0, r4
 8006e10:	f7ff ff09 	bl	8006c26 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8006e14:	84a6      	strh	r6, [r4, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8006e16:	6225      	str	r5, [r4, #32]

  return ret;
}
 8006e18:	4638      	mov	r0, r7
 8006e1a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  USBD_StatusTypeDef ret = USBD_OK;
 8006e1c:	2700      	movs	r7, #0
 8006e1e:	e7e7      	b.n	8006df0 <USBD_LL_Reset+0x2c>
 8006e20:	2700      	movs	r7, #0
 8006e22:	e7e5      	b.n	8006df0 <USBD_LL_Reset+0x2c>
        ret = USBD_FAIL;
 8006e24:	2703      	movs	r7, #3
 8006e26:	e7e3      	b.n	8006df0 <USBD_LL_Reset+0x2c>

08006e28 <USBD_LL_SetSpeed>:
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
  pdev->dev_speed = speed;
 8006e28:	7401      	strb	r1, [r0, #16]

  return USBD_OK;
}
 8006e2a:	2000      	movs	r0, #0
 8006e2c:	4770      	bx	lr

08006e2e <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 8006e2e:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 8006e32:	2b04      	cmp	r3, #4
 8006e34:	d004      	beq.n	8006e40 <USBD_LL_Suspend+0x12>
  {
    pdev->dev_old_state = pdev->dev_state;
 8006e36:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 8006e3a:	b2db      	uxtb	r3, r3
 8006e3c:	f880 329d 	strb.w	r3, [r0, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 8006e40:	2304      	movs	r3, #4
 8006e42:	f880 329c 	strb.w	r3, [r0, #668]	@ 0x29c

  return USBD_OK;
}
 8006e46:	2000      	movs	r0, #0
 8006e48:	4770      	bx	lr

08006e4a <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8006e4a:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 8006e4e:	2b04      	cmp	r3, #4
 8006e50:	d001      	beq.n	8006e56 <USBD_LL_Resume+0xc>
  {
    pdev->dev_state = pdev->dev_old_state;
  }

  return USBD_OK;
}
 8006e52:	2000      	movs	r0, #0
 8006e54:	4770      	bx	lr
    pdev->dev_state = pdev->dev_old_state;
 8006e56:	f890 329d 	ldrb.w	r3, [r0, #669]	@ 0x29d
 8006e5a:	b2db      	uxtb	r3, r3
 8006e5c:	f880 329c 	strb.w	r3, [r0, #668]	@ 0x29c
 8006e60:	e7f7      	b.n	8006e52 <USBD_LL_Resume+0x8>

08006e62 <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8006e62:	b508      	push	{r3, lr}
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006e64:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 8006e68:	2b03      	cmp	r3, #3
 8006e6a:	d001      	beq.n	8006e70 <USBD_LL_SOF+0xe>
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
}
 8006e6c:	2000      	movs	r0, #0
 8006e6e:	bd08      	pop	{r3, pc}
    if (pdev->pClass[0] != NULL)
 8006e70:	f8d0 32b8 	ldr.w	r3, [r0, #696]	@ 0x2b8
 8006e74:	2b00      	cmp	r3, #0
 8006e76:	d0f9      	beq.n	8006e6c <USBD_LL_SOF+0xa>
      if (pdev->pClass[0]->SOF != NULL)
 8006e78:	69db      	ldr	r3, [r3, #28]
 8006e7a:	2b00      	cmp	r3, #0
 8006e7c:	d0f6      	beq.n	8006e6c <USBD_LL_SOF+0xa>
        (void)pdev->pClass[0]->SOF(pdev);
 8006e7e:	4798      	blx	r3
 8006e80:	e7f4      	b.n	8006e6c <USBD_LL_SOF+0xa>

08006e82 <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8006e82:	b508      	push	{r3, lr}
  if (pdev->pClass[pdev->classId] == NULL)
 8006e84:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 8006e88:	33ae      	adds	r3, #174	@ 0xae
 8006e8a:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 8006e8e:	b153      	cbz	r3, 8006ea6 <USBD_LL_IsoINIncomplete+0x24>
  {
    return USBD_FAIL;
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006e90:	f890 229c 	ldrb.w	r2, [r0, #668]	@ 0x29c
 8006e94:	2a03      	cmp	r2, #3
 8006e96:	d001      	beq.n	8006e9c <USBD_LL_IsoINIncomplete+0x1a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
    }
  }

  return USBD_OK;
 8006e98:	2000      	movs	r0, #0
}
 8006e9a:	bd08      	pop	{r3, pc}
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 8006e9c:	6a1b      	ldr	r3, [r3, #32]
 8006e9e:	b123      	cbz	r3, 8006eaa <USBD_LL_IsoINIncomplete+0x28>
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 8006ea0:	4798      	blx	r3
  return USBD_OK;
 8006ea2:	2000      	movs	r0, #0
 8006ea4:	e7f9      	b.n	8006e9a <USBD_LL_IsoINIncomplete+0x18>
    return USBD_FAIL;
 8006ea6:	2003      	movs	r0, #3
 8006ea8:	e7f7      	b.n	8006e9a <USBD_LL_IsoINIncomplete+0x18>
  return USBD_OK;
 8006eaa:	2000      	movs	r0, #0
 8006eac:	e7f5      	b.n	8006e9a <USBD_LL_IsoINIncomplete+0x18>

08006eae <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 8006eae:	b508      	push	{r3, lr}
  if (pdev->pClass[pdev->classId] == NULL)
 8006eb0:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 8006eb4:	33ae      	adds	r3, #174	@ 0xae
 8006eb6:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 8006eba:	b153      	cbz	r3, 8006ed2 <USBD_LL_IsoOUTIncomplete+0x24>
  {
    return USBD_FAIL;
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006ebc:	f890 229c 	ldrb.w	r2, [r0, #668]	@ 0x29c
 8006ec0:	2a03      	cmp	r2, #3
 8006ec2:	d001      	beq.n	8006ec8 <USBD_LL_IsoOUTIncomplete+0x1a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
    }
  }

  return USBD_OK;
 8006ec4:	2000      	movs	r0, #0
}
 8006ec6:	bd08      	pop	{r3, pc}
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 8006ec8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006eca:	b123      	cbz	r3, 8006ed6 <USBD_LL_IsoOUTIncomplete+0x28>
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 8006ecc:	4798      	blx	r3
  return USBD_OK;
 8006ece:	2000      	movs	r0, #0
 8006ed0:	e7f9      	b.n	8006ec6 <USBD_LL_IsoOUTIncomplete+0x18>
    return USBD_FAIL;
 8006ed2:	2003      	movs	r0, #3
 8006ed4:	e7f7      	b.n	8006ec6 <USBD_LL_IsoOUTIncomplete+0x18>
  return USBD_OK;
 8006ed6:	2000      	movs	r0, #0
 8006ed8:	e7f5      	b.n	8006ec6 <USBD_LL_IsoOUTIncomplete+0x18>

08006eda <USBD_LL_DevConnected>:
{
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
}
 8006eda:	2000      	movs	r0, #0
 8006edc:	4770      	bx	lr

08006ede <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 8006ede:	b508      	push	{r3, lr}
  USBD_StatusTypeDef   ret = USBD_OK;

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8006ee0:	2301      	movs	r3, #1
 8006ee2:	f880 329c 	strb.w	r3, [r0, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8006ee6:	f8d0 32b8 	ldr.w	r3, [r0, #696]	@ 0x2b8
 8006eea:	b123      	cbz	r3, 8006ef6 <USBD_LL_DevDisconnected+0x18>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 8006eec:	685b      	ldr	r3, [r3, #4]
 8006eee:	7901      	ldrb	r1, [r0, #4]
 8006ef0:	4798      	blx	r3
 8006ef2:	b910      	cbnz	r0, 8006efa <USBD_LL_DevDisconnected+0x1c>
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
}
 8006ef4:	bd08      	pop	{r3, pc}
  USBD_StatusTypeDef   ret = USBD_OK;
 8006ef6:	2000      	movs	r0, #0
 8006ef8:	e7fc      	b.n	8006ef4 <USBD_LL_DevDisconnected+0x16>
      ret = USBD_FAIL;
 8006efa:	2003      	movs	r0, #3
 8006efc:	e7fa      	b.n	8006ef4 <USBD_LL_DevDisconnected+0x16>

08006efe <USBD_CoreFindIF>:
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
#endif /* USE_USBD_COMPOSITE */
}
 8006efe:	2000      	movs	r0, #0
 8006f00:	4770      	bx	lr

08006f02 <USBD_CoreFindEP>:
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
#endif /* USE_USBD_COMPOSITE */
}
 8006f02:	2000      	movs	r0, #0
 8006f04:	4770      	bx	lr

08006f06 <USBD_LL_DataOutStage>:
{
 8006f06:	b538      	push	{r3, r4, r5, lr}
 8006f08:	4604      	mov	r4, r0
  if (epnum == 0U)
 8006f0a:	460d      	mov	r5, r1
 8006f0c:	2900      	cmp	r1, #0
 8006f0e:	d141      	bne.n	8006f94 <USBD_LL_DataOutStage+0x8e>
 8006f10:	4613      	mov	r3, r2
    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8006f12:	f8d0 2294 	ldr.w	r2, [r0, #660]	@ 0x294
 8006f16:	2a03      	cmp	r2, #3
 8006f18:	d001      	beq.n	8006f1e <USBD_LL_DataOutStage+0x18>
  return USBD_OK;
 8006f1a:	4608      	mov	r0, r1
}
 8006f1c:	bd38      	pop	{r3, r4, r5, pc}
      if (pep->rem_length > pep->maxpacket)
 8006f1e:	f8d0 115c 	ldr.w	r1, [r0, #348]	@ 0x15c
 8006f22:	f8d0 2160 	ldr.w	r2, [r0, #352]	@ 0x160
 8006f26:	4291      	cmp	r1, r2
 8006f28:	d809      	bhi.n	8006f3e <USBD_LL_DataOutStage+0x38>
        switch (pdev->request.bmRequest & 0x1FU)
 8006f2a:	f890 32aa 	ldrb.w	r3, [r0, #682]	@ 0x2aa
 8006f2e:	f003 031f 	and.w	r3, r3, #31
 8006f32:	2b01      	cmp	r3, #1
 8006f34:	d00e      	beq.n	8006f54 <USBD_LL_DataOutStage+0x4e>
 8006f36:	2b02      	cmp	r3, #2
 8006f38:	d01a      	beq.n	8006f70 <USBD_LL_DataOutStage+0x6a>
 8006f3a:	4628      	mov	r0, r5
 8006f3c:	e00f      	b.n	8006f5e <USBD_LL_DataOutStage+0x58>
        pep->rem_length -= pep->maxpacket;
 8006f3e:	1a89      	subs	r1, r1, r2
 8006f40:	f8c0 115c 	str.w	r1, [r0, #348]	@ 0x15c
        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 8006f44:	428a      	cmp	r2, r1
 8006f46:	bf28      	it	cs
 8006f48:	460a      	movcs	r2, r1
 8006f4a:	4619      	mov	r1, r3
 8006f4c:	f000 fd36 	bl	80079bc <USBD_CtlContinueRx>
  return USBD_OK;
 8006f50:	4628      	mov	r0, r5
 8006f52:	e7e3      	b.n	8006f1c <USBD_LL_DataOutStage+0x16>
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 8006f54:	f890 12ae 	ldrb.w	r1, [r0, #686]	@ 0x2ae
 8006f58:	f7ff ffd1 	bl	8006efe <USBD_CoreFindIF>
        if (idx < USBD_MAX_SUPPORTED_CLASS)
 8006f5c:	b918      	cbnz	r0, 8006f66 <USBD_LL_DataOutStage+0x60>
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006f5e:	f894 329c 	ldrb.w	r3, [r4, #668]	@ 0x29c
 8006f62:	2b03      	cmp	r3, #3
 8006f64:	d009      	beq.n	8006f7a <USBD_LL_DataOutStage+0x74>
        (void)USBD_CtlSendStatus(pdev);
 8006f66:	4620      	mov	r0, r4
 8006f68:	f000 fd30 	bl	80079cc <USBD_CtlSendStatus>
  return USBD_OK;
 8006f6c:	4628      	mov	r0, r5
 8006f6e:	e7d5      	b.n	8006f1c <USBD_LL_DataOutStage+0x16>
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 8006f70:	f890 12ae 	ldrb.w	r1, [r0, #686]	@ 0x2ae
 8006f74:	f7ff ffc5 	bl	8006f02 <USBD_CoreFindEP>
            break;
 8006f78:	e7f0      	b.n	8006f5c <USBD_LL_DataOutStage+0x56>
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 8006f7a:	f100 03ae 	add.w	r3, r0, #174	@ 0xae
 8006f7e:	f854 3023 	ldr.w	r3, [r4, r3, lsl #2]
 8006f82:	691a      	ldr	r2, [r3, #16]
 8006f84:	2a00      	cmp	r2, #0
 8006f86:	d0ee      	beq.n	8006f66 <USBD_LL_DataOutStage+0x60>
              pdev->classId = idx;
 8006f88:	f8c4 02d4 	str.w	r0, [r4, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 8006f8c:	691b      	ldr	r3, [r3, #16]
 8006f8e:	4620      	mov	r0, r4
 8006f90:	4798      	blx	r3
 8006f92:	e7e8      	b.n	8006f66 <USBD_LL_DataOutStage+0x60>
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 8006f94:	f001 017f 	and.w	r1, r1, #127	@ 0x7f
 8006f98:	f7ff ffb3 	bl	8006f02 <USBD_CoreFindEP>
    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8006f9c:	b988      	cbnz	r0, 8006fc2 <USBD_LL_DataOutStage+0xbc>
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006f9e:	f894 329c 	ldrb.w	r3, [r4, #668]	@ 0x29c
 8006fa2:	2b03      	cmp	r3, #3
 8006fa4:	d1ba      	bne.n	8006f1c <USBD_LL_DataOutStage+0x16>
        if (pdev->pClass[idx]->DataOut != NULL)
 8006fa6:	f100 03ae 	add.w	r3, r0, #174	@ 0xae
 8006faa:	f854 3023 	ldr.w	r3, [r4, r3, lsl #2]
 8006fae:	699a      	ldr	r2, [r3, #24]
 8006fb0:	2a00      	cmp	r2, #0
 8006fb2:	d0b3      	beq.n	8006f1c <USBD_LL_DataOutStage+0x16>
          pdev->classId = idx;
 8006fb4:	f8c4 02d4 	str.w	r0, [r4, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 8006fb8:	699b      	ldr	r3, [r3, #24]
 8006fba:	4629      	mov	r1, r5
 8006fbc:	4620      	mov	r0, r4
 8006fbe:	4798      	blx	r3
      if (ret != USBD_OK)
 8006fc0:	e7ac      	b.n	8006f1c <USBD_LL_DataOutStage+0x16>
  return USBD_OK;
 8006fc2:	2000      	movs	r0, #0
 8006fc4:	e7aa      	b.n	8006f1c <USBD_LL_DataOutStage+0x16>

08006fc6 <USBD_LL_DataInStage>:
{
 8006fc6:	b538      	push	{r3, r4, r5, lr}
 8006fc8:	4604      	mov	r4, r0
  if (epnum == 0U)
 8006fca:	460d      	mov	r5, r1
 8006fcc:	2900      	cmp	r1, #0
 8006fce:	d14a      	bne.n	8007066 <USBD_LL_DataInStage+0xa0>
 8006fd0:	4613      	mov	r3, r2
    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8006fd2:	f8d0 2294 	ldr.w	r2, [r0, #660]	@ 0x294
 8006fd6:	2a02      	cmp	r2, #2
 8006fd8:	d007      	beq.n	8006fea <USBD_LL_DataInStage+0x24>
    if (pdev->dev_test_mode != 0U)
 8006fda:	f894 02a0 	ldrb.w	r0, [r4, #672]	@ 0x2a0
 8006fde:	b118      	cbz	r0, 8006fe8 <USBD_LL_DataInStage+0x22>
      pdev->dev_test_mode = 0U;
 8006fe0:	2300      	movs	r3, #0
 8006fe2:	f884 32a0 	strb.w	r3, [r4, #672]	@ 0x2a0
  return USBD_OK;
 8006fe6:	4628      	mov	r0, r5
}
 8006fe8:	bd38      	pop	{r3, r4, r5, pc}
      if (pep->rem_length > pep->maxpacket)
 8006fea:	69c2      	ldr	r2, [r0, #28]
 8006fec:	6a01      	ldr	r1, [r0, #32]
 8006fee:	428a      	cmp	r2, r1
 8006ff0:	d80d      	bhi.n	800700e <USBD_LL_DataInStage+0x48>
        if ((pep->maxpacket == pep->rem_length) &&
 8006ff2:	428a      	cmp	r2, r1
 8006ff4:	d017      	beq.n	8007026 <USBD_LL_DataInStage+0x60>
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006ff6:	f894 329c 	ldrb.w	r3, [r4, #668]	@ 0x29c
 8006ffa:	2b03      	cmp	r3, #3
 8006ffc:	d027      	beq.n	800704e <USBD_LL_DataInStage+0x88>
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8006ffe:	2180      	movs	r1, #128	@ 0x80
 8007000:	4620      	mov	r0, r4
 8007002:	f7ff fe23 	bl	8006c4c <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8007006:	4620      	mov	r0, r4
 8007008:	f000 fceb 	bl	80079e2 <USBD_CtlReceiveStatus>
 800700c:	e7e5      	b.n	8006fda <USBD_LL_DataInStage+0x14>
        pep->rem_length -= pep->maxpacket;
 800700e:	1a52      	subs	r2, r2, r1
 8007010:	61c2      	str	r2, [r0, #28]
        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 8007012:	4619      	mov	r1, r3
 8007014:	f000 fcbb 	bl	800798e <USBD_CtlContinueSendData>
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8007018:	2300      	movs	r3, #0
 800701a:	461a      	mov	r2, r3
 800701c:	4619      	mov	r1, r3
 800701e:	4620      	mov	r0, r4
 8007020:	f7ff fe34 	bl	8006c8c <USBD_LL_PrepareReceive>
 8007024:	e7d9      	b.n	8006fda <USBD_LL_DataInStage+0x14>
            (pep->total_length >= pep->maxpacket) &&
 8007026:	6983      	ldr	r3, [r0, #24]
        if ((pep->maxpacket == pep->rem_length) &&
 8007028:	4299      	cmp	r1, r3
 800702a:	d8e4      	bhi.n	8006ff6 <USBD_LL_DataInStage+0x30>
            (pep->total_length < pdev->ep0_data_len))
 800702c:	f8d0 2298 	ldr.w	r2, [r0, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 8007030:	4293      	cmp	r3, r2
 8007032:	d2e0      	bcs.n	8006ff6 <USBD_LL_DataInStage+0x30>
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8007034:	2200      	movs	r2, #0
 8007036:	4611      	mov	r1, r2
 8007038:	f000 fca9 	bl	800798e <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800703c:	2100      	movs	r1, #0
 800703e:	f8c4 1298 	str.w	r1, [r4, #664]	@ 0x298
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8007042:	460b      	mov	r3, r1
 8007044:	460a      	mov	r2, r1
 8007046:	4620      	mov	r0, r4
 8007048:	f7ff fe20 	bl	8006c8c <USBD_LL_PrepareReceive>
 800704c:	e7c5      	b.n	8006fda <USBD_LL_DataInStage+0x14>
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 800704e:	f8d4 32b8 	ldr.w	r3, [r4, #696]	@ 0x2b8
 8007052:	68da      	ldr	r2, [r3, #12]
 8007054:	2a00      	cmp	r2, #0
 8007056:	d0d2      	beq.n	8006ffe <USBD_LL_DataInStage+0x38>
              pdev->classId = 0U;
 8007058:	2200      	movs	r2, #0
 800705a:	f8c4 22d4 	str.w	r2, [r4, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 800705e:	68db      	ldr	r3, [r3, #12]
 8007060:	4620      	mov	r0, r4
 8007062:	4798      	blx	r3
 8007064:	e7cb      	b.n	8006ffe <USBD_LL_DataInStage+0x38>
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 8007066:	f041 0180 	orr.w	r1, r1, #128	@ 0x80
 800706a:	f7ff ff4a 	bl	8006f02 <USBD_CoreFindEP>
    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800706e:	b988      	cbnz	r0, 8007094 <USBD_LL_DataInStage+0xce>
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007070:	f894 329c 	ldrb.w	r3, [r4, #668]	@ 0x29c
 8007074:	2b03      	cmp	r3, #3
 8007076:	d1b7      	bne.n	8006fe8 <USBD_LL_DataInStage+0x22>
        if (pdev->pClass[idx]->DataIn != NULL)
 8007078:	f100 03ae 	add.w	r3, r0, #174	@ 0xae
 800707c:	f854 3023 	ldr.w	r3, [r4, r3, lsl #2]
 8007080:	695a      	ldr	r2, [r3, #20]
 8007082:	2a00      	cmp	r2, #0
 8007084:	d0b0      	beq.n	8006fe8 <USBD_LL_DataInStage+0x22>
          pdev->classId = idx;
 8007086:	f8c4 02d4 	str.w	r0, [r4, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 800708a:	695b      	ldr	r3, [r3, #20]
 800708c:	4629      	mov	r1, r5
 800708e:	4620      	mov	r0, r4
 8007090:	4798      	blx	r3
          if (ret != USBD_OK)
 8007092:	e7a9      	b.n	8006fe8 <USBD_LL_DataInStage+0x22>
  return USBD_OK;
 8007094:	2000      	movs	r0, #0
 8007096:	e7a7      	b.n	8006fe8 <USBD_LL_DataInStage+0x22>

08007098 <USBD_GetNextDesc>:
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;

  *ptr += pnext->bLength;
 8007098:	880b      	ldrh	r3, [r1, #0]
 800709a:	7802      	ldrb	r2, [r0, #0]
 800709c:	4413      	add	r3, r2
 800709e:	800b      	strh	r3, [r1, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 80070a0:	7803      	ldrb	r3, [r0, #0]

  return (pnext);
}
 80070a2:	4418      	add	r0, r3
 80070a4:	4770      	bx	lr

080070a6 <USBD_GetEpDesc>:
  if (desc->wTotalLength > desc->bLength)
 80070a6:	8842      	ldrh	r2, [r0, #2]
 80070a8:	7803      	ldrb	r3, [r0, #0]
 80070aa:	429a      	cmp	r2, r3
 80070ac:	d918      	bls.n	80070e0 <USBD_GetEpDesc+0x3a>
{
 80070ae:	b530      	push	{r4, r5, lr}
 80070b0:	b083      	sub	sp, #12
 80070b2:	4604      	mov	r4, r0
 80070b4:	460d      	mov	r5, r1
    ptr = desc->bLength;
 80070b6:	f8ad 3006 	strh.w	r3, [sp, #6]
    while (ptr < desc->wTotalLength)
 80070ba:	8863      	ldrh	r3, [r4, #2]
 80070bc:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 80070c0:	429a      	cmp	r2, r3
 80070c2:	d20a      	bcs.n	80070da <USBD_GetEpDesc+0x34>
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 80070c4:	f10d 0106 	add.w	r1, sp, #6
 80070c8:	f7ff ffe6 	bl	8007098 <USBD_GetNextDesc>
      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 80070cc:	7843      	ldrb	r3, [r0, #1]
 80070ce:	2b05      	cmp	r3, #5
 80070d0:	d1f3      	bne.n	80070ba <USBD_GetEpDesc+0x14>
        if (pEpDesc->bEndpointAddress == EpAddr)
 80070d2:	7883      	ldrb	r3, [r0, #2]
 80070d4:	42ab      	cmp	r3, r5
 80070d6:	d1f0      	bne.n	80070ba <USBD_GetEpDesc+0x14>
 80070d8:	e000      	b.n	80070dc <USBD_GetEpDesc+0x36>
 80070da:	2000      	movs	r0, #0
}
 80070dc:	b003      	add	sp, #12
 80070de:	bd30      	pop	{r4, r5, pc}
  USBD_EpDescTypeDef *pEpDesc = NULL;
 80070e0:	2000      	movs	r0, #0
}
 80070e2:	4770      	bx	lr

080070e4 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 80070e4:	4603      	mov	r3, r0
  uint8_t  len = 0U;
 80070e6:	2000      	movs	r0, #0
  uint8_t *pbuff = buf;

  while (*pbuff != (uint8_t)'\0')
 80070e8:	e002      	b.n	80070f0 <USBD_GetLen+0xc>
  {
    len++;
 80070ea:	3001      	adds	r0, #1
 80070ec:	b2c0      	uxtb	r0, r0
    pbuff++;
 80070ee:	3301      	adds	r3, #1
  while (*pbuff != (uint8_t)'\0')
 80070f0:	781a      	ldrb	r2, [r3, #0]
 80070f2:	2a00      	cmp	r2, #0
 80070f4:	d1f9      	bne.n	80070ea <USBD_GetLen+0x6>
  }

  return len;
}
 80070f6:	4770      	bx	lr

080070f8 <USBD_ParseSetupRequest>:
  req->bmRequest = *(uint8_t *)(pbuff);
 80070f8:	780b      	ldrb	r3, [r1, #0]
 80070fa:	7003      	strb	r3, [r0, #0]
  req->bRequest = *(uint8_t *)(pbuff);
 80070fc:	784b      	ldrb	r3, [r1, #1]
 80070fe:	7043      	strb	r3, [r0, #1]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;

  _Byte1 = *(uint8_t *)_pbuff;
 8007100:	788b      	ldrb	r3, [r1, #2]
  _pbuff++;
  _Byte2 = *(uint8_t *)_pbuff;
 8007102:	78ca      	ldrb	r2, [r1, #3]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8007104:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  req->wValue = SWAPBYTE(pbuff);
 8007108:	8043      	strh	r3, [r0, #2]
  _Byte1 = *(uint8_t *)_pbuff;
 800710a:	790b      	ldrb	r3, [r1, #4]
  _Byte2 = *(uint8_t *)_pbuff;
 800710c:	794a      	ldrb	r2, [r1, #5]
  _SwapVal = (_Byte2 << 8) | _Byte1;
 800710e:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  req->wIndex = SWAPBYTE(pbuff);
 8007112:	8083      	strh	r3, [r0, #4]
  _Byte1 = *(uint8_t *)_pbuff;
 8007114:	798b      	ldrb	r3, [r1, #6]
  _Byte2 = *(uint8_t *)_pbuff;
 8007116:	79ca      	ldrb	r2, [r1, #7]
  _SwapVal = (_Byte2 << 8) | _Byte1;
 8007118:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  req->wLength = SWAPBYTE(pbuff);
 800711c:	80c3      	strh	r3, [r0, #6]
}
 800711e:	4770      	bx	lr

08007120 <USBD_CtlError>:
{
 8007120:	b510      	push	{r4, lr}
 8007122:	4604      	mov	r4, r0
  (void)USBD_LL_StallEP(pdev, 0x80U);
 8007124:	2180      	movs	r1, #128	@ 0x80
 8007126:	f7ff fd91 	bl	8006c4c <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800712a:	2100      	movs	r1, #0
 800712c:	4620      	mov	r0, r4
 800712e:	f7ff fd8d 	bl	8006c4c <USBD_LL_StallEP>
}
 8007132:	bd10      	pop	{r4, pc}

08007134 <USBD_GetDescriptor>:
{
 8007134:	b530      	push	{r4, r5, lr}
 8007136:	b083      	sub	sp, #12
 8007138:	4605      	mov	r5, r0
 800713a:	460c      	mov	r4, r1
  uint16_t len = 0U;
 800713c:	2300      	movs	r3, #0
 800713e:	f8ad 3006 	strh.w	r3, [sp, #6]
  switch (req->wValue >> 8)
 8007142:	884a      	ldrh	r2, [r1, #2]
 8007144:	0a13      	lsrs	r3, r2, #8
 8007146:	3b01      	subs	r3, #1
 8007148:	2b0e      	cmp	r3, #14
 800714a:	f200 80bb 	bhi.w	80072c4 <USBD_GetDescriptor+0x190>
 800714e:	e8df f003 	tbb	[pc, r3]
 8007152:	2f15      	.short	0x2f15
 8007154:	9db9b943 	.word	0x9db9b943
 8007158:	b9b9b9aa 	.word	0xb9b9b9aa
 800715c:	b9b9b9b9 	.word	0xb9b9b9b9
 8007160:	08          	.byte	0x08
 8007161:	00          	.byte	0x00
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 8007162:	f8d0 32b4 	ldr.w	r3, [r0, #692]	@ 0x2b4
 8007166:	69db      	ldr	r3, [r3, #28]
 8007168:	b123      	cbz	r3, 8007174 <USBD_GetDescriptor+0x40>
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 800716a:	f10d 0106 	add.w	r1, sp, #6
 800716e:	7c00      	ldrb	r0, [r0, #16]
 8007170:	4798      	blx	r3
  if (err != 0U)
 8007172:	e00a      	b.n	800718a <USBD_GetDescriptor+0x56>
        USBD_CtlError(pdev, req);
 8007174:	4621      	mov	r1, r4
 8007176:	f7ff ffd3 	bl	8007120 <USBD_CtlError>
  if (err != 0U)
 800717a:	e0a6      	b.n	80072ca <USBD_GetDescriptor+0x196>
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800717c:	f8d0 32b4 	ldr.w	r3, [r0, #692]	@ 0x2b4
 8007180:	681b      	ldr	r3, [r3, #0]
 8007182:	f10d 0106 	add.w	r1, sp, #6
 8007186:	7c00      	ldrb	r0, [r0, #16]
 8007188:	4798      	blx	r3
  if (req->wLength != 0U)
 800718a:	88e2      	ldrh	r2, [r4, #6]
 800718c:	2a00      	cmp	r2, #0
 800718e:	f000 80a3 	beq.w	80072d8 <USBD_GetDescriptor+0x1a4>
    if (len != 0U)
 8007192:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 8007196:	2b00      	cmp	r3, #0
 8007198:	f000 8099 	beq.w	80072ce <USBD_GetDescriptor+0x19a>
      len = MIN(len, req->wLength);
 800719c:	429a      	cmp	r2, r3
 800719e:	bf28      	it	cs
 80071a0:	461a      	movcs	r2, r3
 80071a2:	f8ad 2006 	strh.w	r2, [sp, #6]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 80071a6:	4601      	mov	r1, r0
 80071a8:	4628      	mov	r0, r5
 80071aa:	f000 fbe3 	bl	8007974 <USBD_CtlSendData>
 80071ae:	e08c      	b.n	80072ca <USBD_GetDescriptor+0x196>
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80071b0:	7c03      	ldrb	r3, [r0, #16]
 80071b2:	b943      	cbnz	r3, 80071c6 <USBD_GetDescriptor+0x92>
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 80071b4:	f8d0 32b8 	ldr.w	r3, [r0, #696]	@ 0x2b8
 80071b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80071ba:	f10d 0006 	add.w	r0, sp, #6
 80071be:	4798      	blx	r3
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80071c0:	2302      	movs	r3, #2
 80071c2:	7043      	strb	r3, [r0, #1]
  if (err != 0U)
 80071c4:	e7e1      	b.n	800718a <USBD_GetDescriptor+0x56>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 80071c6:	f8d0 32b8 	ldr.w	r3, [r0, #696]	@ 0x2b8
 80071ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80071cc:	f10d 0006 	add.w	r0, sp, #6
 80071d0:	4798      	blx	r3
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80071d2:	2302      	movs	r3, #2
 80071d4:	7043      	strb	r3, [r0, #1]
  if (err != 0U)
 80071d6:	e7d8      	b.n	800718a <USBD_GetDescriptor+0x56>
      switch ((uint8_t)(req->wValue))
 80071d8:	b2d2      	uxtb	r2, r2
 80071da:	2a05      	cmp	r2, #5
 80071dc:	d852      	bhi.n	8007284 <USBD_GetDescriptor+0x150>
 80071de:	e8df f002 	tbb	[pc, r2]
 80071e2:	1003      	.short	0x1003
 80071e4:	44372a1d 	.word	0x44372a1d
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 80071e8:	f8d0 32b4 	ldr.w	r3, [r0, #692]	@ 0x2b4
 80071ec:	685b      	ldr	r3, [r3, #4]
 80071ee:	b123      	cbz	r3, 80071fa <USBD_GetDescriptor+0xc6>
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 80071f0:	f10d 0106 	add.w	r1, sp, #6
 80071f4:	7c00      	ldrb	r0, [r0, #16]
 80071f6:	4798      	blx	r3
  if (err != 0U)
 80071f8:	e7c7      	b.n	800718a <USBD_GetDescriptor+0x56>
            USBD_CtlError(pdev, req);
 80071fa:	4621      	mov	r1, r4
 80071fc:	f7ff ff90 	bl	8007120 <USBD_CtlError>
  if (err != 0U)
 8007200:	e063      	b.n	80072ca <USBD_GetDescriptor+0x196>
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8007202:	f8d0 32b4 	ldr.w	r3, [r0, #692]	@ 0x2b4
 8007206:	689b      	ldr	r3, [r3, #8]
 8007208:	b123      	cbz	r3, 8007214 <USBD_GetDescriptor+0xe0>
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800720a:	f10d 0106 	add.w	r1, sp, #6
 800720e:	7c00      	ldrb	r0, [r0, #16]
 8007210:	4798      	blx	r3
  if (err != 0U)
 8007212:	e7ba      	b.n	800718a <USBD_GetDescriptor+0x56>
            USBD_CtlError(pdev, req);
 8007214:	4621      	mov	r1, r4
 8007216:	f7ff ff83 	bl	8007120 <USBD_CtlError>
  if (err != 0U)
 800721a:	e056      	b.n	80072ca <USBD_GetDescriptor+0x196>
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800721c:	f8d0 32b4 	ldr.w	r3, [r0, #692]	@ 0x2b4
 8007220:	68db      	ldr	r3, [r3, #12]
 8007222:	b123      	cbz	r3, 800722e <USBD_GetDescriptor+0xfa>
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8007224:	f10d 0106 	add.w	r1, sp, #6
 8007228:	7c00      	ldrb	r0, [r0, #16]
 800722a:	4798      	blx	r3
  if (err != 0U)
 800722c:	e7ad      	b.n	800718a <USBD_GetDescriptor+0x56>
            USBD_CtlError(pdev, req);
 800722e:	4621      	mov	r1, r4
 8007230:	f7ff ff76 	bl	8007120 <USBD_CtlError>
  if (err != 0U)
 8007234:	e049      	b.n	80072ca <USBD_GetDescriptor+0x196>
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8007236:	f8d0 32b4 	ldr.w	r3, [r0, #692]	@ 0x2b4
 800723a:	691b      	ldr	r3, [r3, #16]
 800723c:	b123      	cbz	r3, 8007248 <USBD_GetDescriptor+0x114>
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800723e:	f10d 0106 	add.w	r1, sp, #6
 8007242:	7c00      	ldrb	r0, [r0, #16]
 8007244:	4798      	blx	r3
  if (err != 0U)
 8007246:	e7a0      	b.n	800718a <USBD_GetDescriptor+0x56>
            USBD_CtlError(pdev, req);
 8007248:	4621      	mov	r1, r4
 800724a:	f7ff ff69 	bl	8007120 <USBD_CtlError>
  if (err != 0U)
 800724e:	e03c      	b.n	80072ca <USBD_GetDescriptor+0x196>
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8007250:	f8d0 32b4 	ldr.w	r3, [r0, #692]	@ 0x2b4
 8007254:	695b      	ldr	r3, [r3, #20]
 8007256:	b123      	cbz	r3, 8007262 <USBD_GetDescriptor+0x12e>
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8007258:	f10d 0106 	add.w	r1, sp, #6
 800725c:	7c00      	ldrb	r0, [r0, #16]
 800725e:	4798      	blx	r3
  if (err != 0U)
 8007260:	e793      	b.n	800718a <USBD_GetDescriptor+0x56>
            USBD_CtlError(pdev, req);
 8007262:	4621      	mov	r1, r4
 8007264:	f7ff ff5c 	bl	8007120 <USBD_CtlError>
  if (err != 0U)
 8007268:	e02f      	b.n	80072ca <USBD_GetDescriptor+0x196>
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800726a:	f8d0 32b4 	ldr.w	r3, [r0, #692]	@ 0x2b4
 800726e:	699b      	ldr	r3, [r3, #24]
 8007270:	b123      	cbz	r3, 800727c <USBD_GetDescriptor+0x148>
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8007272:	f10d 0106 	add.w	r1, sp, #6
 8007276:	7c00      	ldrb	r0, [r0, #16]
 8007278:	4798      	blx	r3
  if (err != 0U)
 800727a:	e786      	b.n	800718a <USBD_GetDescriptor+0x56>
            USBD_CtlError(pdev, req);
 800727c:	4621      	mov	r1, r4
 800727e:	f7ff ff4f 	bl	8007120 <USBD_CtlError>
  if (err != 0U)
 8007282:	e022      	b.n	80072ca <USBD_GetDescriptor+0x196>
          USBD_CtlError(pdev, req);
 8007284:	4621      	mov	r1, r4
 8007286:	f7ff ff4b 	bl	8007120 <USBD_CtlError>
  if (err != 0U)
 800728a:	e01e      	b.n	80072ca <USBD_GetDescriptor+0x196>
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800728c:	7c03      	ldrb	r3, [r0, #16]
 800728e:	b933      	cbnz	r3, 800729e <USBD_GetDescriptor+0x16a>
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 8007290:	f8d0 32b8 	ldr.w	r3, [r0, #696]	@ 0x2b8
 8007294:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007296:	f10d 0006 	add.w	r0, sp, #6
 800729a:	4798      	blx	r3
  if (err != 0U)
 800729c:	e775      	b.n	800718a <USBD_GetDescriptor+0x56>
        USBD_CtlError(pdev, req);
 800729e:	4621      	mov	r1, r4
 80072a0:	f7ff ff3e 	bl	8007120 <USBD_CtlError>
  if (err != 0U)
 80072a4:	e011      	b.n	80072ca <USBD_GetDescriptor+0x196>
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80072a6:	7c03      	ldrb	r3, [r0, #16]
 80072a8:	b943      	cbnz	r3, 80072bc <USBD_GetDescriptor+0x188>
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 80072aa:	f8d0 32b8 	ldr.w	r3, [r0, #696]	@ 0x2b8
 80072ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80072b0:	f10d 0006 	add.w	r0, sp, #6
 80072b4:	4798      	blx	r3
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 80072b6:	2307      	movs	r3, #7
 80072b8:	7043      	strb	r3, [r0, #1]
  if (err != 0U)
 80072ba:	e766      	b.n	800718a <USBD_GetDescriptor+0x56>
        USBD_CtlError(pdev, req);
 80072bc:	4621      	mov	r1, r4
 80072be:	f7ff ff2f 	bl	8007120 <USBD_CtlError>
  if (err != 0U)
 80072c2:	e002      	b.n	80072ca <USBD_GetDescriptor+0x196>
      USBD_CtlError(pdev, req);
 80072c4:	4621      	mov	r1, r4
 80072c6:	f7ff ff2b 	bl	8007120 <USBD_CtlError>
}
 80072ca:	b003      	add	sp, #12
 80072cc:	bd30      	pop	{r4, r5, pc}
      USBD_CtlError(pdev, req);
 80072ce:	4621      	mov	r1, r4
 80072d0:	4628      	mov	r0, r5
 80072d2:	f7ff ff25 	bl	8007120 <USBD_CtlError>
 80072d6:	e7f8      	b.n	80072ca <USBD_GetDescriptor+0x196>
    (void)USBD_CtlSendStatus(pdev);
 80072d8:	4628      	mov	r0, r5
 80072da:	f000 fb77 	bl	80079cc <USBD_CtlSendStatus>
 80072de:	e7f4      	b.n	80072ca <USBD_GetDescriptor+0x196>

080072e0 <USBD_SetAddress>:
{
 80072e0:	b538      	push	{r3, r4, r5, lr}
 80072e2:	4604      	mov	r4, r0
  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 80072e4:	888b      	ldrh	r3, [r1, #4]
 80072e6:	b9f3      	cbnz	r3, 8007326 <USBD_SetAddress+0x46>
 80072e8:	88cb      	ldrh	r3, [r1, #6]
 80072ea:	b9e3      	cbnz	r3, 8007326 <USBD_SetAddress+0x46>
 80072ec:	884b      	ldrh	r3, [r1, #2]
 80072ee:	2b7f      	cmp	r3, #127	@ 0x7f
 80072f0:	d819      	bhi.n	8007326 <USBD_SetAddress+0x46>
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 80072f2:	f003 057f 	and.w	r5, r3, #127	@ 0x7f
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80072f6:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 80072fa:	2b03      	cmp	r3, #3
 80072fc:	d00c      	beq.n	8007318 <USBD_SetAddress+0x38>
      pdev->dev_address = dev_addr;
 80072fe:	f880 529e 	strb.w	r5, [r0, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8007302:	4629      	mov	r1, r5
 8007304:	f7ff fcb2 	bl	8006c6c <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 8007308:	4620      	mov	r0, r4
 800730a:	f000 fb5f 	bl	80079cc <USBD_CtlSendStatus>
      if (dev_addr != 0U)
 800730e:	b135      	cbz	r5, 800731e <USBD_SetAddress+0x3e>
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8007310:	2302      	movs	r3, #2
 8007312:	f884 329c 	strb.w	r3, [r4, #668]	@ 0x29c
 8007316:	e009      	b.n	800732c <USBD_SetAddress+0x4c>
      USBD_CtlError(pdev, req);
 8007318:	f7ff ff02 	bl	8007120 <USBD_CtlError>
 800731c:	e006      	b.n	800732c <USBD_SetAddress+0x4c>
        pdev->dev_state = USBD_STATE_DEFAULT;
 800731e:	2301      	movs	r3, #1
 8007320:	f884 329c 	strb.w	r3, [r4, #668]	@ 0x29c
 8007324:	e002      	b.n	800732c <USBD_SetAddress+0x4c>
    USBD_CtlError(pdev, req);
 8007326:	4620      	mov	r0, r4
 8007328:	f7ff fefa 	bl	8007120 <USBD_CtlError>
}
 800732c:	bd38      	pop	{r3, r4, r5, pc}
	...

08007330 <USBD_SetConfig>:
{
 8007330:	b570      	push	{r4, r5, r6, lr}
 8007332:	4604      	mov	r4, r0
 8007334:	460e      	mov	r6, r1
  cfgidx = (uint8_t)(req->wValue);
 8007336:	788d      	ldrb	r5, [r1, #2]
 8007338:	4b2f      	ldr	r3, [pc, #188]	@ (80073f8 <USBD_SetConfig+0xc8>)
 800733a:	701d      	strb	r5, [r3, #0]
  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800733c:	2d01      	cmp	r5, #1
 800733e:	d810      	bhi.n	8007362 <USBD_SetConfig+0x32>
  switch (pdev->dev_state)
 8007340:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 8007344:	b2da      	uxtb	r2, r3
 8007346:	2b02      	cmp	r3, #2
 8007348:	d00f      	beq.n	800736a <USBD_SetConfig+0x3a>
 800734a:	2a03      	cmp	r2, #3
 800734c:	d026      	beq.n	800739c <USBD_SetConfig+0x6c>
      USBD_CtlError(pdev, req);
 800734e:	f7ff fee7 	bl	8007120 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 8007352:	4b29      	ldr	r3, [pc, #164]	@ (80073f8 <USBD_SetConfig+0xc8>)
 8007354:	7819      	ldrb	r1, [r3, #0]
 8007356:	4620      	mov	r0, r4
 8007358:	f7ff fcff 	bl	8006d5a <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800735c:	2503      	movs	r5, #3
}
 800735e:	4628      	mov	r0, r5
 8007360:	bd70      	pop	{r4, r5, r6, pc}
    USBD_CtlError(pdev, req);
 8007362:	f7ff fedd 	bl	8007120 <USBD_CtlError>
    return USBD_FAIL;
 8007366:	2503      	movs	r5, #3
 8007368:	e7f9      	b.n	800735e <USBD_SetConfig+0x2e>
      if (cfgidx != 0U)
 800736a:	b1a5      	cbz	r5, 8007396 <USBD_SetConfig+0x66>
        pdev->dev_config = cfgidx;
 800736c:	6045      	str	r5, [r0, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800736e:	4629      	mov	r1, r5
 8007370:	f7ff fcea 	bl	8006d48 <USBD_SetClassConfig>
        if (ret != USBD_OK)
 8007374:	4605      	mov	r5, r0
 8007376:	b138      	cbz	r0, 8007388 <USBD_SetConfig+0x58>
          USBD_CtlError(pdev, req);
 8007378:	4631      	mov	r1, r6
 800737a:	4620      	mov	r0, r4
 800737c:	f7ff fed0 	bl	8007120 <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8007380:	2302      	movs	r3, #2
 8007382:	f884 329c 	strb.w	r3, [r4, #668]	@ 0x29c
 8007386:	e7ea      	b.n	800735e <USBD_SetConfig+0x2e>
          (void)USBD_CtlSendStatus(pdev);
 8007388:	4620      	mov	r0, r4
 800738a:	f000 fb1f 	bl	80079cc <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800738e:	2303      	movs	r3, #3
 8007390:	f884 329c 	strb.w	r3, [r4, #668]	@ 0x29c
 8007394:	e7e3      	b.n	800735e <USBD_SetConfig+0x2e>
        (void)USBD_CtlSendStatus(pdev);
 8007396:	f000 fb19 	bl	80079cc <USBD_CtlSendStatus>
 800739a:	e7e0      	b.n	800735e <USBD_SetConfig+0x2e>
      if (cfgidx == 0U)
 800739c:	b1cd      	cbz	r5, 80073d2 <USBD_SetConfig+0xa2>
      else if (cfgidx != pdev->dev_config)
 800739e:	6841      	ldr	r1, [r0, #4]
 80073a0:	428d      	cmp	r5, r1
 80073a2:	d025      	beq.n	80073f0 <USBD_SetConfig+0xc0>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 80073a4:	b2c9      	uxtb	r1, r1
 80073a6:	f7ff fcd8 	bl	8006d5a <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 80073aa:	4b13      	ldr	r3, [pc, #76]	@ (80073f8 <USBD_SetConfig+0xc8>)
 80073ac:	7819      	ldrb	r1, [r3, #0]
 80073ae:	6061      	str	r1, [r4, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 80073b0:	4620      	mov	r0, r4
 80073b2:	f7ff fcc9 	bl	8006d48 <USBD_SetClassConfig>
        if (ret != USBD_OK)
 80073b6:	4605      	mov	r5, r0
 80073b8:	b1b0      	cbz	r0, 80073e8 <USBD_SetConfig+0xb8>
          USBD_CtlError(pdev, req);
 80073ba:	4631      	mov	r1, r6
 80073bc:	4620      	mov	r0, r4
 80073be:	f7ff feaf 	bl	8007120 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 80073c2:	7921      	ldrb	r1, [r4, #4]
 80073c4:	4620      	mov	r0, r4
 80073c6:	f7ff fcc8 	bl	8006d5a <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 80073ca:	2302      	movs	r3, #2
 80073cc:	f884 329c 	strb.w	r3, [r4, #668]	@ 0x29c
 80073d0:	e7c5      	b.n	800735e <USBD_SetConfig+0x2e>
        pdev->dev_state = USBD_STATE_ADDRESSED;
 80073d2:	2302      	movs	r3, #2
 80073d4:	f880 329c 	strb.w	r3, [r0, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 80073d8:	6045      	str	r5, [r0, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 80073da:	4629      	mov	r1, r5
 80073dc:	f7ff fcbd 	bl	8006d5a <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 80073e0:	4620      	mov	r0, r4
 80073e2:	f000 faf3 	bl	80079cc <USBD_CtlSendStatus>
 80073e6:	e7ba      	b.n	800735e <USBD_SetConfig+0x2e>
          (void)USBD_CtlSendStatus(pdev);
 80073e8:	4620      	mov	r0, r4
 80073ea:	f000 faef 	bl	80079cc <USBD_CtlSendStatus>
 80073ee:	e7b6      	b.n	800735e <USBD_SetConfig+0x2e>
        (void)USBD_CtlSendStatus(pdev);
 80073f0:	f000 faec 	bl	80079cc <USBD_CtlSendStatus>
  USBD_StatusTypeDef ret = USBD_OK;
 80073f4:	2500      	movs	r5, #0
 80073f6:	e7b2      	b.n	800735e <USBD_SetConfig+0x2e>
 80073f8:	2000203c 	.word	0x2000203c

080073fc <USBD_GetConfig>:
{
 80073fc:	b508      	push	{r3, lr}
  if (req->wLength != 1U)
 80073fe:	88cb      	ldrh	r3, [r1, #6]
 8007400:	2b01      	cmp	r3, #1
 8007402:	d10b      	bne.n	800741c <USBD_GetConfig+0x20>
    switch (pdev->dev_state)
 8007404:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 8007408:	b2da      	uxtb	r2, r3
 800740a:	2b02      	cmp	r3, #2
 800740c:	d909      	bls.n	8007422 <USBD_GetConfig+0x26>
 800740e:	2a03      	cmp	r2, #3
 8007410:	d111      	bne.n	8007436 <USBD_GetConfig+0x3a>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8007412:	2201      	movs	r2, #1
 8007414:	1d01      	adds	r1, r0, #4
 8007416:	f000 faad 	bl	8007974 <USBD_CtlSendData>
        break;
 800741a:	e001      	b.n	8007420 <USBD_GetConfig+0x24>
    USBD_CtlError(pdev, req);
 800741c:	f7ff fe80 	bl	8007120 <USBD_CtlError>
}
 8007420:	bd08      	pop	{r3, pc}
    switch (pdev->dev_state)
 8007422:	b252      	sxtb	r2, r2
 8007424:	b13a      	cbz	r2, 8007436 <USBD_GetConfig+0x3a>
        pdev->dev_default_config = 0U;
 8007426:	4601      	mov	r1, r0
 8007428:	2300      	movs	r3, #0
 800742a:	f841 3f08 	str.w	r3, [r1, #8]!
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800742e:	2201      	movs	r2, #1
 8007430:	f000 faa0 	bl	8007974 <USBD_CtlSendData>
        break;
 8007434:	e7f4      	b.n	8007420 <USBD_GetConfig+0x24>
        USBD_CtlError(pdev, req);
 8007436:	f7ff fe73 	bl	8007120 <USBD_CtlError>
}
 800743a:	e7f1      	b.n	8007420 <USBD_GetConfig+0x24>

0800743c <USBD_GetStatus>:
{
 800743c:	b508      	push	{r3, lr}
  switch (pdev->dev_state)
 800743e:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 8007442:	3b01      	subs	r3, #1
 8007444:	2b02      	cmp	r3, #2
 8007446:	d812      	bhi.n	800746e <USBD_GetStatus+0x32>
      if (req->wLength != 0x2U)
 8007448:	88cb      	ldrh	r3, [r1, #6]
 800744a:	2b02      	cmp	r3, #2
 800744c:	d10c      	bne.n	8007468 <USBD_GetStatus+0x2c>
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800744e:	2301      	movs	r3, #1
 8007450:	60c3      	str	r3, [r0, #12]
      if (pdev->dev_remote_wakeup != 0U)
 8007452:	f8d0 32a4 	ldr.w	r3, [r0, #676]	@ 0x2a4
 8007456:	b10b      	cbz	r3, 800745c <USBD_GetStatus+0x20>
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8007458:	2303      	movs	r3, #3
 800745a:	60c3      	str	r3, [r0, #12]
      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800745c:	2202      	movs	r2, #2
 800745e:	f100 010c 	add.w	r1, r0, #12
 8007462:	f000 fa87 	bl	8007974 <USBD_CtlSendData>
}
 8007466:	bd08      	pop	{r3, pc}
        USBD_CtlError(pdev, req);
 8007468:	f7ff fe5a 	bl	8007120 <USBD_CtlError>
        break;
 800746c:	e7fb      	b.n	8007466 <USBD_GetStatus+0x2a>
      USBD_CtlError(pdev, req);
 800746e:	f7ff fe57 	bl	8007120 <USBD_CtlError>
}
 8007472:	e7f8      	b.n	8007466 <USBD_GetStatus+0x2a>

08007474 <USBD_SetFeature>:
{
 8007474:	b508      	push	{r3, lr}
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8007476:	884b      	ldrh	r3, [r1, #2]
 8007478:	2b01      	cmp	r3, #1
 800747a:	d004      	beq.n	8007486 <USBD_SetFeature+0x12>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 800747c:	2b02      	cmp	r3, #2
 800747e:	d007      	beq.n	8007490 <USBD_SetFeature+0x1c>
    USBD_CtlError(pdev, req);
 8007480:	f7ff fe4e 	bl	8007120 <USBD_CtlError>
}
 8007484:	bd08      	pop	{r3, pc}
    pdev->dev_remote_wakeup = 1U;
 8007486:	f8c0 32a4 	str.w	r3, [r0, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800748a:	f000 fa9f 	bl	80079cc <USBD_CtlSendStatus>
 800748e:	e7f9      	b.n	8007484 <USBD_SetFeature+0x10>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 8007490:	888b      	ldrh	r3, [r1, #4]
 8007492:	0a1b      	lsrs	r3, r3, #8
 8007494:	f880 32a0 	strb.w	r3, [r0, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 8007498:	f000 fa98 	bl	80079cc <USBD_CtlSendStatus>
 800749c:	e7f2      	b.n	8007484 <USBD_SetFeature+0x10>

0800749e <USBD_ClrFeature>:
{
 800749e:	b508      	push	{r3, lr}
  switch (pdev->dev_state)
 80074a0:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 80074a4:	3b01      	subs	r3, #1
 80074a6:	2b02      	cmp	r3, #2
 80074a8:	d809      	bhi.n	80074be <USBD_ClrFeature+0x20>
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80074aa:	884b      	ldrh	r3, [r1, #2]
 80074ac:	2b01      	cmp	r3, #1
 80074ae:	d000      	beq.n	80074b2 <USBD_ClrFeature+0x14>
}
 80074b0:	bd08      	pop	{r3, pc}
        pdev->dev_remote_wakeup = 0U;
 80074b2:	2300      	movs	r3, #0
 80074b4:	f8c0 32a4 	str.w	r3, [r0, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 80074b8:	f000 fa88 	bl	80079cc <USBD_CtlSendStatus>
 80074bc:	e7f8      	b.n	80074b0 <USBD_ClrFeature+0x12>
      USBD_CtlError(pdev, req);
 80074be:	f7ff fe2f 	bl	8007120 <USBD_CtlError>
}
 80074c2:	e7f5      	b.n	80074b0 <USBD_ClrFeature+0x12>

080074c4 <USBD_StdDevReq>:
{
 80074c4:	b538      	push	{r3, r4, r5, lr}
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80074c6:	780c      	ldrb	r4, [r1, #0]
 80074c8:	f004 0460 	and.w	r4, r4, #96	@ 0x60
 80074cc:	2c20      	cmp	r4, #32
 80074ce:	d006      	beq.n	80074de <USBD_StdDevReq+0x1a>
 80074d0:	2c40      	cmp	r4, #64	@ 0x40
 80074d2:	d004      	beq.n	80074de <USBD_StdDevReq+0x1a>
 80074d4:	b16c      	cbz	r4, 80074f2 <USBD_StdDevReq+0x2e>
      USBD_CtlError(pdev, req);
 80074d6:	f7ff fe23 	bl	8007120 <USBD_CtlError>
  USBD_StatusTypeDef ret = USBD_OK;
 80074da:	2400      	movs	r4, #0
      break;
 80074dc:	e007      	b.n	80074ee <USBD_StdDevReq+0x2a>
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 80074de:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 80074e2:	33ae      	adds	r3, #174	@ 0xae
 80074e4:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 80074e8:	689b      	ldr	r3, [r3, #8]
 80074ea:	4798      	blx	r3
 80074ec:	4604      	mov	r4, r0
}
 80074ee:	4620      	mov	r0, r4
 80074f0:	bd38      	pop	{r3, r4, r5, pc}
      switch (req->bRequest)
 80074f2:	784d      	ldrb	r5, [r1, #1]
 80074f4:	2d09      	cmp	r5, #9
 80074f6:	d81d      	bhi.n	8007534 <USBD_StdDevReq+0x70>
 80074f8:	e8df f005 	tbb	[pc, r5]
 80074fc:	161c1912 	.word	0x161c1912
 8007500:	1c05081c 	.word	0x1c05081c
 8007504:	0b0f      	.short	0x0b0f
          USBD_GetDescriptor(pdev, req);
 8007506:	f7ff fe15 	bl	8007134 <USBD_GetDescriptor>
          break;
 800750a:	e7f0      	b.n	80074ee <USBD_StdDevReq+0x2a>
          USBD_SetAddress(pdev, req);
 800750c:	f7ff fee8 	bl	80072e0 <USBD_SetAddress>
          break;
 8007510:	e7ed      	b.n	80074ee <USBD_StdDevReq+0x2a>
          ret = USBD_SetConfig(pdev, req);
 8007512:	f7ff ff0d 	bl	8007330 <USBD_SetConfig>
 8007516:	4604      	mov	r4, r0
          break;
 8007518:	e7e9      	b.n	80074ee <USBD_StdDevReq+0x2a>
          USBD_GetConfig(pdev, req);
 800751a:	f7ff ff6f 	bl	80073fc <USBD_GetConfig>
          break;
 800751e:	e7e6      	b.n	80074ee <USBD_StdDevReq+0x2a>
          USBD_GetStatus(pdev, req);
 8007520:	f7ff ff8c 	bl	800743c <USBD_GetStatus>
  USBD_StatusTypeDef ret = USBD_OK;
 8007524:	462c      	mov	r4, r5
          break;
 8007526:	e7e2      	b.n	80074ee <USBD_StdDevReq+0x2a>
          USBD_SetFeature(pdev, req);
 8007528:	f7ff ffa4 	bl	8007474 <USBD_SetFeature>
          break;
 800752c:	e7df      	b.n	80074ee <USBD_StdDevReq+0x2a>
          USBD_ClrFeature(pdev, req);
 800752e:	f7ff ffb6 	bl	800749e <USBD_ClrFeature>
          break;
 8007532:	e7dc      	b.n	80074ee <USBD_StdDevReq+0x2a>
          USBD_CtlError(pdev, req);
 8007534:	f7ff fdf4 	bl	8007120 <USBD_CtlError>
          break;
 8007538:	e7d9      	b.n	80074ee <USBD_StdDevReq+0x2a>

0800753a <USBD_StdItfReq>:
{
 800753a:	b570      	push	{r4, r5, r6, lr}
 800753c:	4605      	mov	r5, r0
 800753e:	460c      	mov	r4, r1
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007540:	780b      	ldrb	r3, [r1, #0]
 8007542:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8007546:	2b20      	cmp	r3, #32
 8007548:	d007      	beq.n	800755a <USBD_StdItfReq+0x20>
 800754a:	2b40      	cmp	r3, #64	@ 0x40
 800754c:	d005      	beq.n	800755a <USBD_StdItfReq+0x20>
 800754e:	b123      	cbz	r3, 800755a <USBD_StdItfReq+0x20>
      USBD_CtlError(pdev, req);
 8007550:	f7ff fde6 	bl	8007120 <USBD_CtlError>
  USBD_StatusTypeDef ret = USBD_OK;
 8007554:	2600      	movs	r6, #0
}
 8007556:	4630      	mov	r0, r6
 8007558:	bd70      	pop	{r4, r5, r6, pc}
      switch (pdev->dev_state)
 800755a:	f895 329c 	ldrb.w	r3, [r5, #668]	@ 0x29c
 800755e:	3b01      	subs	r3, #1
 8007560:	2b02      	cmp	r3, #2
 8007562:	d826      	bhi.n	80075b2 <USBD_StdItfReq+0x78>
          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8007564:	7921      	ldrb	r1, [r4, #4]
 8007566:	2901      	cmp	r1, #1
 8007568:	d905      	bls.n	8007576 <USBD_StdItfReq+0x3c>
            USBD_CtlError(pdev, req);
 800756a:	4621      	mov	r1, r4
 800756c:	4628      	mov	r0, r5
 800756e:	f7ff fdd7 	bl	8007120 <USBD_CtlError>
  USBD_StatusTypeDef ret = USBD_OK;
 8007572:	2600      	movs	r6, #0
 8007574:	e7ef      	b.n	8007556 <USBD_StdItfReq+0x1c>
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 8007576:	4628      	mov	r0, r5
 8007578:	f7ff fcc1 	bl	8006efe <USBD_CoreFindIF>
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800757c:	b968      	cbnz	r0, 800759a <USBD_StdItfReq+0x60>
              if (pdev->pClass[idx]->Setup != NULL)
 800757e:	f100 02ae 	add.w	r2, r0, #174	@ 0xae
 8007582:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
 8007586:	6891      	ldr	r1, [r2, #8]
 8007588:	b189      	cbz	r1, 80075ae <USBD_StdItfReq+0x74>
                pdev->classId = idx;
 800758a:	f8c5 02d4 	str.w	r0, [r5, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800758e:	6893      	ldr	r3, [r2, #8]
 8007590:	4621      	mov	r1, r4
 8007592:	4628      	mov	r0, r5
 8007594:	4798      	blx	r3
 8007596:	4606      	mov	r6, r0
 8007598:	e000      	b.n	800759c <USBD_StdItfReq+0x62>
              ret = USBD_FAIL;
 800759a:	2603      	movs	r6, #3
            if ((req->wLength == 0U) && (ret == USBD_OK))
 800759c:	88e3      	ldrh	r3, [r4, #6]
 800759e:	2b00      	cmp	r3, #0
 80075a0:	d1d9      	bne.n	8007556 <USBD_StdItfReq+0x1c>
 80075a2:	2e00      	cmp	r6, #0
 80075a4:	d1d7      	bne.n	8007556 <USBD_StdItfReq+0x1c>
              (void)USBD_CtlSendStatus(pdev);
 80075a6:	4628      	mov	r0, r5
 80075a8:	f000 fa10 	bl	80079cc <USBD_CtlSendStatus>
 80075ac:	e7d3      	b.n	8007556 <USBD_StdItfReq+0x1c>
                ret = USBD_FAIL;
 80075ae:	2603      	movs	r6, #3
 80075b0:	e7f4      	b.n	800759c <USBD_StdItfReq+0x62>
          USBD_CtlError(pdev, req);
 80075b2:	4621      	mov	r1, r4
 80075b4:	4628      	mov	r0, r5
 80075b6:	f7ff fdb3 	bl	8007120 <USBD_CtlError>
  USBD_StatusTypeDef ret = USBD_OK;
 80075ba:	2600      	movs	r6, #0
          break;
 80075bc:	e7cb      	b.n	8007556 <USBD_StdItfReq+0x1c>

080075be <USBD_StdEPReq>:
{
 80075be:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80075c2:	4606      	mov	r6, r0
 80075c4:	460d      	mov	r5, r1
  ep_addr = LOBYTE(req->wIndex);
 80075c6:	888b      	ldrh	r3, [r1, #4]
 80075c8:	b2df      	uxtb	r7, r3
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80075ca:	780c      	ldrb	r4, [r1, #0]
 80075cc:	f004 0460 	and.w	r4, r4, #96	@ 0x60
 80075d0:	2c20      	cmp	r4, #32
 80075d2:	d008      	beq.n	80075e6 <USBD_StdEPReq+0x28>
 80075d4:	2c40      	cmp	r4, #64	@ 0x40
 80075d6:	d006      	beq.n	80075e6 <USBD_StdEPReq+0x28>
 80075d8:	b1dc      	cbz	r4, 8007612 <USBD_StdEPReq+0x54>
      USBD_CtlError(pdev, req);
 80075da:	f7ff fda1 	bl	8007120 <USBD_CtlError>
  USBD_StatusTypeDef ret = USBD_OK;
 80075de:	2400      	movs	r4, #0
}
 80075e0:	4620      	mov	r0, r4
 80075e2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      idx = USBD_CoreFindEP(pdev, ep_addr);
 80075e6:	4639      	mov	r1, r7
 80075e8:	4630      	mov	r0, r6
 80075ea:	f7ff fc8a 	bl	8006f02 <USBD_CoreFindEP>
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80075ee:	4604      	mov	r4, r0
 80075f0:	2800      	cmp	r0, #0
 80075f2:	f040 80fd 	bne.w	80077f0 <USBD_StdEPReq+0x232>
        pdev->classId = idx;
 80075f6:	f8c6 02d4 	str.w	r0, [r6, #724]	@ 0x2d4
        if (pdev->pClass[idx]->Setup != NULL)
 80075fa:	f100 03ae 	add.w	r3, r0, #174	@ 0xae
 80075fe:	f856 3023 	ldr.w	r3, [r6, r3, lsl #2]
 8007602:	689b      	ldr	r3, [r3, #8]
 8007604:	2b00      	cmp	r3, #0
 8007606:	d0eb      	beq.n	80075e0 <USBD_StdEPReq+0x22>
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 8007608:	4629      	mov	r1, r5
 800760a:	4630      	mov	r0, r6
 800760c:	4798      	blx	r3
 800760e:	4604      	mov	r4, r0
 8007610:	e7e6      	b.n	80075e0 <USBD_StdEPReq+0x22>
      switch (req->bRequest)
 8007612:	f891 8001 	ldrb.w	r8, [r1, #1]
 8007616:	f1b8 0f01 	cmp.w	r8, #1
 800761a:	d031      	beq.n	8007680 <USBD_StdEPReq+0xc2>
 800761c:	f1b8 0f03 	cmp.w	r8, #3
 8007620:	d005      	beq.n	800762e <USBD_StdEPReq+0x70>
 8007622:	f1b8 0f00 	cmp.w	r8, #0
 8007626:	d066      	beq.n	80076f6 <USBD_StdEPReq+0x138>
          USBD_CtlError(pdev, req);
 8007628:	f7ff fd7a 	bl	8007120 <USBD_CtlError>
          break;
 800762c:	e7d8      	b.n	80075e0 <USBD_StdEPReq+0x22>
          switch (pdev->dev_state)
 800762e:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 8007632:	b2da      	uxtb	r2, r3
 8007634:	2b02      	cmp	r3, #2
 8007636:	d004      	beq.n	8007642 <USBD_StdEPReq+0x84>
 8007638:	2a03      	cmp	r2, #3
 800763a:	d011      	beq.n	8007660 <USBD_StdEPReq+0xa2>
              USBD_CtlError(pdev, req);
 800763c:	f7ff fd70 	bl	8007120 <USBD_CtlError>
              break;
 8007640:	e7ce      	b.n	80075e0 <USBD_StdEPReq+0x22>
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8007642:	2f00      	cmp	r7, #0
 8007644:	bf18      	it	ne
 8007646:	2f80      	cmpne	r7, #128	@ 0x80
 8007648:	d007      	beq.n	800765a <USBD_StdEPReq+0x9c>
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800764a:	4639      	mov	r1, r7
 800764c:	f7ff fafe 	bl	8006c4c <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8007650:	2180      	movs	r1, #128	@ 0x80
 8007652:	4630      	mov	r0, r6
 8007654:	f7ff fafa 	bl	8006c4c <USBD_LL_StallEP>
 8007658:	e7c2      	b.n	80075e0 <USBD_StdEPReq+0x22>
                USBD_CtlError(pdev, req);
 800765a:	f7ff fd61 	bl	8007120 <USBD_CtlError>
 800765e:	e7bf      	b.n	80075e0 <USBD_StdEPReq+0x22>
              if (req->wValue == USB_FEATURE_EP_HALT)
 8007660:	884b      	ldrh	r3, [r1, #2]
 8007662:	b92b      	cbnz	r3, 8007670 <USBD_StdEPReq+0xb2>
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8007664:	2f00      	cmp	r7, #0
 8007666:	bf18      	it	ne
 8007668:	2f80      	cmpne	r7, #128	@ 0x80
 800766a:	d001      	beq.n	8007670 <USBD_StdEPReq+0xb2>
 800766c:	88cb      	ldrh	r3, [r1, #6]
 800766e:	b11b      	cbz	r3, 8007678 <USBD_StdEPReq+0xba>
              (void)USBD_CtlSendStatus(pdev);
 8007670:	4630      	mov	r0, r6
 8007672:	f000 f9ab 	bl	80079cc <USBD_CtlSendStatus>
              break;
 8007676:	e7b3      	b.n	80075e0 <USBD_StdEPReq+0x22>
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8007678:	4639      	mov	r1, r7
 800767a:	f7ff fae7 	bl	8006c4c <USBD_LL_StallEP>
 800767e:	e7f7      	b.n	8007670 <USBD_StdEPReq+0xb2>
          switch (pdev->dev_state)
 8007680:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 8007684:	b2da      	uxtb	r2, r3
 8007686:	2b02      	cmp	r3, #2
 8007688:	d004      	beq.n	8007694 <USBD_StdEPReq+0xd6>
 800768a:	2a03      	cmp	r2, #3
 800768c:	d011      	beq.n	80076b2 <USBD_StdEPReq+0xf4>
              USBD_CtlError(pdev, req);
 800768e:	f7ff fd47 	bl	8007120 <USBD_CtlError>
              break;
 8007692:	e7a5      	b.n	80075e0 <USBD_StdEPReq+0x22>
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8007694:	2f00      	cmp	r7, #0
 8007696:	bf18      	it	ne
 8007698:	2f80      	cmpne	r7, #128	@ 0x80
 800769a:	d007      	beq.n	80076ac <USBD_StdEPReq+0xee>
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800769c:	4639      	mov	r1, r7
 800769e:	f7ff fad5 	bl	8006c4c <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 80076a2:	2180      	movs	r1, #128	@ 0x80
 80076a4:	4630      	mov	r0, r6
 80076a6:	f7ff fad1 	bl	8006c4c <USBD_LL_StallEP>
 80076aa:	e799      	b.n	80075e0 <USBD_StdEPReq+0x22>
                USBD_CtlError(pdev, req);
 80076ac:	f7ff fd38 	bl	8007120 <USBD_CtlError>
 80076b0:	e796      	b.n	80075e0 <USBD_StdEPReq+0x22>
              if (req->wValue == USB_FEATURE_EP_HALT)
 80076b2:	884b      	ldrh	r3, [r1, #2]
 80076b4:	2b00      	cmp	r3, #0
 80076b6:	d193      	bne.n	80075e0 <USBD_StdEPReq+0x22>
                if ((ep_addr & 0x7FU) != 0x00U)
 80076b8:	f017 0f7f 	tst.w	r7, #127	@ 0x7f
 80076bc:	d117      	bne.n	80076ee <USBD_StdEPReq+0x130>
                (void)USBD_CtlSendStatus(pdev);
 80076be:	4630      	mov	r0, r6
 80076c0:	f000 f984 	bl	80079cc <USBD_CtlSendStatus>
                idx = USBD_CoreFindEP(pdev, ep_addr);
 80076c4:	4639      	mov	r1, r7
 80076c6:	4630      	mov	r0, r6
 80076c8:	f7ff fc1b 	bl	8006f02 <USBD_CoreFindEP>
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80076cc:	2800      	cmp	r0, #0
 80076ce:	d187      	bne.n	80075e0 <USBD_StdEPReq+0x22>
                  pdev->classId = idx;
 80076d0:	f8c6 02d4 	str.w	r0, [r6, #724]	@ 0x2d4
                  if (pdev->pClass[idx]->Setup != NULL)
 80076d4:	f100 02ae 	add.w	r2, r0, #174	@ 0xae
 80076d8:	f856 2022 	ldr.w	r2, [r6, r2, lsl #2]
 80076dc:	6892      	ldr	r2, [r2, #8]
 80076de:	2a00      	cmp	r2, #0
 80076e0:	f000 8088 	beq.w	80077f4 <USBD_StdEPReq+0x236>
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 80076e4:	4629      	mov	r1, r5
 80076e6:	4630      	mov	r0, r6
 80076e8:	4790      	blx	r2
 80076ea:	4604      	mov	r4, r0
 80076ec:	e778      	b.n	80075e0 <USBD_StdEPReq+0x22>
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 80076ee:	4639      	mov	r1, r7
 80076f0:	f7ff fab4 	bl	8006c5c <USBD_LL_ClearStallEP>
 80076f4:	e7e3      	b.n	80076be <USBD_StdEPReq+0x100>
          switch (pdev->dev_state)
 80076f6:	f890 229c 	ldrb.w	r2, [r0, #668]	@ 0x29c
 80076fa:	b2d1      	uxtb	r1, r2
 80076fc:	2a02      	cmp	r2, #2
 80076fe:	d006      	beq.n	800770e <USBD_StdEPReq+0x150>
 8007700:	2903      	cmp	r1, #3
 8007702:	d02a      	beq.n	800775a <USBD_StdEPReq+0x19c>
              USBD_CtlError(pdev, req);
 8007704:	4629      	mov	r1, r5
 8007706:	f7ff fd0b 	bl	8007120 <USBD_CtlError>
  USBD_StatusTypeDef ret = USBD_OK;
 800770a:	4644      	mov	r4, r8
              break;
 800770c:	e768      	b.n	80075e0 <USBD_StdEPReq+0x22>
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800770e:	2f00      	cmp	r7, #0
 8007710:	bf18      	it	ne
 8007712:	2f80      	cmpne	r7, #128	@ 0x80
 8007714:	d113      	bne.n	800773e <USBD_StdEPReq+0x180>
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007716:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800771a:	d115      	bne.n	8007748 <USBD_StdEPReq+0x18a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800771c:	f007 077f 	and.w	r7, r7, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007720:	eb07 0787 	add.w	r7, r7, r7, lsl #2
 8007724:	00b9      	lsls	r1, r7, #2
 8007726:	f501 71a8 	add.w	r1, r1, #336	@ 0x150
 800772a:	4401      	add	r1, r0
 800772c:	3104      	adds	r1, #4
              pep->status = 0x0000U;
 800772e:	2300      	movs	r3, #0
 8007730:	600b      	str	r3, [r1, #0]
              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8007732:	2202      	movs	r2, #2
 8007734:	4630      	mov	r0, r6
 8007736:	f000 f91d 	bl	8007974 <USBD_CtlSendData>
  USBD_StatusTypeDef ret = USBD_OK;
 800773a:	4644      	mov	r4, r8
              break;
 800773c:	e750      	b.n	80075e0 <USBD_StdEPReq+0x22>
                USBD_CtlError(pdev, req);
 800773e:	4629      	mov	r1, r5
 8007740:	f7ff fcee 	bl	8007120 <USBD_CtlError>
  USBD_StatusTypeDef ret = USBD_OK;
 8007744:	4644      	mov	r4, r8
                break;
 8007746:	e74b      	b.n	80075e0 <USBD_StdEPReq+0x22>
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007748:	f007 077f 	and.w	r7, r7, #127	@ 0x7f
 800774c:	eb07 0787 	add.w	r7, r7, r7, lsl #2
 8007750:	00b9      	lsls	r1, r7, #2
 8007752:	3110      	adds	r1, #16
 8007754:	4401      	add	r1, r0
 8007756:	3104      	adds	r1, #4
 8007758:	e7e9      	b.n	800772e <USBD_StdEPReq+0x170>
              if ((ep_addr & 0x80U) == 0x80U)
 800775a:	b25b      	sxtb	r3, r3
 800775c:	2b00      	cmp	r3, #0
 800775e:	db20      	blt.n	80077a2 <USBD_StdEPReq+0x1e4>
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8007760:	f007 020f 	and.w	r2, r7, #15
 8007764:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8007768:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 800776c:	f8b2 2164 	ldrh.w	r2, [r2, #356]	@ 0x164
 8007770:	b32a      	cbz	r2, 80077be <USBD_StdEPReq+0x200>
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007772:	2b00      	cmp	r3, #0
 8007774:	db28      	blt.n	80077c8 <USBD_StdEPReq+0x20a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8007776:	f007 037f 	and.w	r3, r7, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800777a:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800777e:	009c      	lsls	r4, r3, #2
 8007780:	f504 74a8 	add.w	r4, r4, #336	@ 0x150
 8007784:	4434      	add	r4, r6
 8007786:	3404      	adds	r4, #4
              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8007788:	2f80      	cmp	r7, #128	@ 0x80
 800778a:	bf18      	it	ne
 800778c:	2f00      	cmpne	r7, #0
 800778e:	d124      	bne.n	80077da <USBD_StdEPReq+0x21c>
                pep->status = 0x0000U;
 8007790:	2300      	movs	r3, #0
 8007792:	6023      	str	r3, [r4, #0]
              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8007794:	2202      	movs	r2, #2
 8007796:	4621      	mov	r1, r4
 8007798:	4630      	mov	r0, r6
 800779a:	f000 f8eb 	bl	8007974 <USBD_CtlSendData>
  USBD_StatusTypeDef ret = USBD_OK;
 800779e:	4644      	mov	r4, r8
              break;
 80077a0:	e71e      	b.n	80075e0 <USBD_StdEPReq+0x22>
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 80077a2:	f007 020f 	and.w	r2, r7, #15
 80077a6:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 80077aa:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 80077ae:	8c92      	ldrh	r2, [r2, #36]	@ 0x24
 80077b0:	2a00      	cmp	r2, #0
 80077b2:	d1de      	bne.n	8007772 <USBD_StdEPReq+0x1b4>
                  USBD_CtlError(pdev, req);
 80077b4:	4629      	mov	r1, r5
 80077b6:	f7ff fcb3 	bl	8007120 <USBD_CtlError>
  USBD_StatusTypeDef ret = USBD_OK;
 80077ba:	4644      	mov	r4, r8
                  break;
 80077bc:	e710      	b.n	80075e0 <USBD_StdEPReq+0x22>
                  USBD_CtlError(pdev, req);
 80077be:	4629      	mov	r1, r5
 80077c0:	f7ff fcae 	bl	8007120 <USBD_CtlError>
  USBD_StatusTypeDef ret = USBD_OK;
 80077c4:	4644      	mov	r4, r8
                  break;
 80077c6:	e70b      	b.n	80075e0 <USBD_StdEPReq+0x22>
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80077c8:	f007 037f 	and.w	r3, r7, #127	@ 0x7f
 80077cc:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 80077d0:	009c      	lsls	r4, r3, #2
 80077d2:	3410      	adds	r4, #16
 80077d4:	4434      	add	r4, r6
 80077d6:	3404      	adds	r4, #4
 80077d8:	e7d6      	b.n	8007788 <USBD_StdEPReq+0x1ca>
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 80077da:	4639      	mov	r1, r7
 80077dc:	4630      	mov	r0, r6
 80077de:	f7ff f9ef 	bl	8006bc0 <USBD_LL_IsStallEP>
 80077e2:	b110      	cbz	r0, 80077ea <USBD_StdEPReq+0x22c>
                pep->status = 0x0001U;
 80077e4:	2301      	movs	r3, #1
 80077e6:	6023      	str	r3, [r4, #0]
 80077e8:	e7d4      	b.n	8007794 <USBD_StdEPReq+0x1d6>
                pep->status = 0x0000U;
 80077ea:	2300      	movs	r3, #0
 80077ec:	6023      	str	r3, [r4, #0]
 80077ee:	e7d1      	b.n	8007794 <USBD_StdEPReq+0x1d6>
  USBD_StatusTypeDef ret = USBD_OK;
 80077f0:	2400      	movs	r4, #0
 80077f2:	e6f5      	b.n	80075e0 <USBD_StdEPReq+0x22>
 80077f4:	4604      	mov	r4, r0
 80077f6:	e6f3      	b.n	80075e0 <USBD_StdEPReq+0x22>

080077f8 <USBD_GetString>:
  if (desc == NULL)
 80077f8:	b300      	cbz	r0, 800783c <USBD_GetString+0x44>
{
 80077fa:	b570      	push	{r4, r5, r6, lr}
 80077fc:	460d      	mov	r5, r1
 80077fe:	4616      	mov	r6, r2
 8007800:	4604      	mov	r4, r0
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 8007802:	f7ff fc6f 	bl	80070e4 <USBD_GetLen>
 8007806:	3001      	adds	r0, #1
 8007808:	0043      	lsls	r3, r0, #1
 800780a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800780e:	d806      	bhi.n	800781e <USBD_GetString+0x26>
 8007810:	b29b      	uxth	r3, r3
 8007812:	8033      	strh	r3, [r6, #0]
  unicode[idx] = *(uint8_t *)len;
 8007814:	702b      	strb	r3, [r5, #0]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8007816:	2303      	movs	r3, #3
 8007818:	706b      	strb	r3, [r5, #1]
  idx++;
 800781a:	2302      	movs	r3, #2
  while (*pdesc != (uint8_t)'\0')
 800781c:	e00a      	b.n	8007834 <USBD_GetString+0x3c>
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 800781e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8007822:	e7f6      	b.n	8007812 <USBD_GetString+0x1a>
    unicode[idx] = *pdesc;
 8007824:	54ea      	strb	r2, [r5, r3]
    pdesc++;
 8007826:	3401      	adds	r4, #1
    idx++;
 8007828:	1c5a      	adds	r2, r3, #1
 800782a:	b2d2      	uxtb	r2, r2
    unicode[idx] = 0U;
 800782c:	2100      	movs	r1, #0
 800782e:	54a9      	strb	r1, [r5, r2]
    idx++;
 8007830:	3302      	adds	r3, #2
 8007832:	b2db      	uxtb	r3, r3
  while (*pdesc != (uint8_t)'\0')
 8007834:	7822      	ldrb	r2, [r4, #0]
 8007836:	2a00      	cmp	r2, #0
 8007838:	d1f4      	bne.n	8007824 <USBD_GetString+0x2c>
}
 800783a:	bd70      	pop	{r4, r5, r6, pc}
 800783c:	4770      	bx	lr
	...

08007840 <USBD_FS_DeviceDescriptor>:
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8007840:	2312      	movs	r3, #18
 8007842:	800b      	strh	r3, [r1, #0]
  return USBD_FS_DeviceDesc;
}
 8007844:	4800      	ldr	r0, [pc, #0]	@ (8007848 <USBD_FS_DeviceDescriptor+0x8>)
 8007846:	4770      	bx	lr
 8007848:	200000cc 	.word	0x200000cc

0800784c <USBD_FS_LangIDStrDescriptor>:
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800784c:	2304      	movs	r3, #4
 800784e:	800b      	strh	r3, [r1, #0]
  return USBD_LangIDDesc;
}
 8007850:	4800      	ldr	r0, [pc, #0]	@ (8007854 <USBD_FS_LangIDStrDescriptor+0x8>)
 8007852:	4770      	bx	lr
 8007854:	200000c8 	.word	0x200000c8

08007858 <IntToUnicode>:
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
  uint8_t idx = 0;

  for (idx = 0; idx < len; idx++)
 8007858:	2300      	movs	r3, #0
 800785a:	4293      	cmp	r3, r2
 800785c:	d21e      	bcs.n	800789c <IntToUnicode+0x44>
{
 800785e:	b500      	push	{lr}
 8007860:	e010      	b.n	8007884 <IntToUnicode+0x2c>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8007862:	f10c 0c37 	add.w	ip, ip, #55	@ 0x37
 8007866:	f801 c013 	strb.w	ip, [r1, r3, lsl #1]
    }

    value = value << 4;
 800786a:	0100      	lsls	r0, r0, #4

    pbuf[2 * idx + 1] = 0;
 800786c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8007870:	f10c 0c01 	add.w	ip, ip, #1
 8007874:	f04f 0e00 	mov.w	lr, #0
 8007878:	f801 e00c 	strb.w	lr, [r1, ip]
  for (idx = 0; idx < len; idx++)
 800787c:	3301      	adds	r3, #1
 800787e:	b2db      	uxtb	r3, r3
 8007880:	4293      	cmp	r3, r2
 8007882:	d209      	bcs.n	8007898 <IntToUnicode+0x40>
    if (((value >> 28)) < 0xA)
 8007884:	ea4f 7c10 	mov.w	ip, r0, lsr #28
 8007888:	f1b0 4f20 	cmp.w	r0, #2684354560	@ 0xa0000000
 800788c:	d2e9      	bcs.n	8007862 <IntToUnicode+0xa>
      pbuf[2 * idx] = (value >> 28) + '0';
 800788e:	f10c 0c30 	add.w	ip, ip, #48	@ 0x30
 8007892:	f801 c013 	strb.w	ip, [r1, r3, lsl #1]
 8007896:	e7e8      	b.n	800786a <IntToUnicode+0x12>
  }
}
 8007898:	f85d fb04 	ldr.w	pc, [sp], #4
 800789c:	4770      	bx	lr
	...

080078a0 <Get_SerialNum>:
{
 80078a0:	b538      	push	{r3, r4, r5, lr}
  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 80078a2:	4b0b      	ldr	r3, [pc, #44]	@ (80078d0 <Get_SerialNum+0x30>)
 80078a4:	f8d3 0800 	ldr.w	r0, [r3, #2048]	@ 0x800
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 80078a8:	f8d3 4804 	ldr.w	r4, [r3, #2052]	@ 0x804
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 80078ac:	f8d3 3808 	ldr.w	r3, [r3, #2056]	@ 0x808
  if (deviceserial0 != 0)
 80078b0:	18c0      	adds	r0, r0, r3
 80078b2:	d100      	bne.n	80078b6 <Get_SerialNum+0x16>
}
 80078b4:	bd38      	pop	{r3, r4, r5, pc}
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 80078b6:	4d07      	ldr	r5, [pc, #28]	@ (80078d4 <Get_SerialNum+0x34>)
 80078b8:	2208      	movs	r2, #8
 80078ba:	4629      	mov	r1, r5
 80078bc:	f7ff ffcc 	bl	8007858 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 80078c0:	2204      	movs	r2, #4
 80078c2:	f105 0110 	add.w	r1, r5, #16
 80078c6:	4620      	mov	r0, r4
 80078c8:	f7ff ffc6 	bl	8007858 <IntToUnicode>
}
 80078cc:	e7f2      	b.n	80078b4 <Get_SerialNum+0x14>
 80078ce:	bf00      	nop
 80078d0:	1ff1e000 	.word	0x1ff1e000
 80078d4:	200000ae 	.word	0x200000ae

080078d8 <USBD_FS_SerialStrDescriptor>:
{
 80078d8:	b508      	push	{r3, lr}
  *length = USB_SIZ_STRING_SERIAL;
 80078da:	231a      	movs	r3, #26
 80078dc:	800b      	strh	r3, [r1, #0]
  Get_SerialNum();
 80078de:	f7ff ffdf 	bl	80078a0 <Get_SerialNum>
}
 80078e2:	4801      	ldr	r0, [pc, #4]	@ (80078e8 <USBD_FS_SerialStrDescriptor+0x10>)
 80078e4:	bd08      	pop	{r3, pc}
 80078e6:	bf00      	nop
 80078e8:	200000ac 	.word	0x200000ac

080078ec <USBD_FS_ProductStrDescriptor>:
{
 80078ec:	b508      	push	{r3, lr}
 80078ee:	460a      	mov	r2, r1
  if(speed == 0)
 80078f0:	b928      	cbnz	r0, 80078fe <USBD_FS_ProductStrDescriptor+0x12>
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 80078f2:	4905      	ldr	r1, [pc, #20]	@ (8007908 <USBD_FS_ProductStrDescriptor+0x1c>)
 80078f4:	4805      	ldr	r0, [pc, #20]	@ (800790c <USBD_FS_ProductStrDescriptor+0x20>)
 80078f6:	f7ff ff7f 	bl	80077f8 <USBD_GetString>
}
 80078fa:	4803      	ldr	r0, [pc, #12]	@ (8007908 <USBD_FS_ProductStrDescriptor+0x1c>)
 80078fc:	bd08      	pop	{r3, pc}
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 80078fe:	4902      	ldr	r1, [pc, #8]	@ (8007908 <USBD_FS_ProductStrDescriptor+0x1c>)
 8007900:	4802      	ldr	r0, [pc, #8]	@ (800790c <USBD_FS_ProductStrDescriptor+0x20>)
 8007902:	f7ff ff79 	bl	80077f8 <USBD_GetString>
 8007906:	e7f8      	b.n	80078fa <USBD_FS_ProductStrDescriptor+0xe>
 8007908:	20002040 	.word	0x20002040
 800790c:	08008ce0 	.word	0x08008ce0

08007910 <USBD_FS_ManufacturerStrDescriptor>:
{
 8007910:	b510      	push	{r4, lr}
 8007912:	460a      	mov	r2, r1
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8007914:	4c03      	ldr	r4, [pc, #12]	@ (8007924 <USBD_FS_ManufacturerStrDescriptor+0x14>)
 8007916:	4621      	mov	r1, r4
 8007918:	4803      	ldr	r0, [pc, #12]	@ (8007928 <USBD_FS_ManufacturerStrDescriptor+0x18>)
 800791a:	f7ff ff6d 	bl	80077f8 <USBD_GetString>
}
 800791e:	4620      	mov	r0, r4
 8007920:	bd10      	pop	{r4, pc}
 8007922:	bf00      	nop
 8007924:	20002040 	.word	0x20002040
 8007928:	08008cf8 	.word	0x08008cf8

0800792c <USBD_FS_ConfigStrDescriptor>:
{
 800792c:	b508      	push	{r3, lr}
 800792e:	460a      	mov	r2, r1
  if(speed == USBD_SPEED_HIGH)
 8007930:	b928      	cbnz	r0, 800793e <USBD_FS_ConfigStrDescriptor+0x12>
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8007932:	4905      	ldr	r1, [pc, #20]	@ (8007948 <USBD_FS_ConfigStrDescriptor+0x1c>)
 8007934:	4805      	ldr	r0, [pc, #20]	@ (800794c <USBD_FS_ConfigStrDescriptor+0x20>)
 8007936:	f7ff ff5f 	bl	80077f8 <USBD_GetString>
}
 800793a:	4803      	ldr	r0, [pc, #12]	@ (8007948 <USBD_FS_ConfigStrDescriptor+0x1c>)
 800793c:	bd08      	pop	{r3, pc}
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800793e:	4902      	ldr	r1, [pc, #8]	@ (8007948 <USBD_FS_ConfigStrDescriptor+0x1c>)
 8007940:	4802      	ldr	r0, [pc, #8]	@ (800794c <USBD_FS_ConfigStrDescriptor+0x20>)
 8007942:	f7ff ff59 	bl	80077f8 <USBD_GetString>
 8007946:	e7f8      	b.n	800793a <USBD_FS_ConfigStrDescriptor+0xe>
 8007948:	20002040 	.word	0x20002040
 800794c:	08008d0c 	.word	0x08008d0c

08007950 <USBD_FS_InterfaceStrDescriptor>:
{
 8007950:	b508      	push	{r3, lr}
 8007952:	460a      	mov	r2, r1
  if(speed == 0)
 8007954:	b928      	cbnz	r0, 8007962 <USBD_FS_InterfaceStrDescriptor+0x12>
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8007956:	4905      	ldr	r1, [pc, #20]	@ (800796c <USBD_FS_InterfaceStrDescriptor+0x1c>)
 8007958:	4805      	ldr	r0, [pc, #20]	@ (8007970 <USBD_FS_InterfaceStrDescriptor+0x20>)
 800795a:	f7ff ff4d 	bl	80077f8 <USBD_GetString>
}
 800795e:	4803      	ldr	r0, [pc, #12]	@ (800796c <USBD_FS_InterfaceStrDescriptor+0x1c>)
 8007960:	bd08      	pop	{r3, pc}
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8007962:	4902      	ldr	r1, [pc, #8]	@ (800796c <USBD_FS_InterfaceStrDescriptor+0x1c>)
 8007964:	4802      	ldr	r0, [pc, #8]	@ (8007970 <USBD_FS_InterfaceStrDescriptor+0x20>)
 8007966:	f7ff ff47 	bl	80077f8 <USBD_GetString>
 800796a:	e7f8      	b.n	800795e <USBD_FS_InterfaceStrDescriptor+0xe>
 800796c:	20002040 	.word	0x20002040
 8007970:	08008d18 	.word	0x08008d18

08007974 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8007974:	b508      	push	{r3, lr}
 8007976:	4613      	mov	r3, r2
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8007978:	2202      	movs	r2, #2
 800797a:	f8c0 2294 	str.w	r2, [r0, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800797e:	6183      	str	r3, [r0, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 8007980:	61c3      	str	r3, [r0, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8007982:	460a      	mov	r2, r1
 8007984:	2100      	movs	r1, #0
 8007986:	f7ff f979 	bl	8006c7c <USBD_LL_Transmit>

  return USBD_OK;
}
 800798a:	2000      	movs	r0, #0
 800798c:	bd08      	pop	{r3, pc}

0800798e <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800798e:	b508      	push	{r3, lr}
 8007990:	4613      	mov	r3, r2
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8007992:	460a      	mov	r2, r1
 8007994:	2100      	movs	r1, #0
 8007996:	f7ff f971 	bl	8006c7c <USBD_LL_Transmit>

  return USBD_OK;
}
 800799a:	2000      	movs	r0, #0
 800799c:	bd08      	pop	{r3, pc}

0800799e <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800799e:	b508      	push	{r3, lr}
 80079a0:	4613      	mov	r3, r2
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 80079a2:	2203      	movs	r2, #3
 80079a4:	f8c0 2294 	str.w	r2, [r0, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 80079a8:	f8c0 3158 	str.w	r3, [r0, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 80079ac:	f8c0 315c 	str.w	r3, [r0, #348]	@ 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 80079b0:	460a      	mov	r2, r1
 80079b2:	2100      	movs	r1, #0
 80079b4:	f7ff f96a 	bl	8006c8c <USBD_LL_PrepareReceive>

  return USBD_OK;
}
 80079b8:	2000      	movs	r0, #0
 80079ba:	bd08      	pop	{r3, pc}

080079bc <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 80079bc:	b508      	push	{r3, lr}
 80079be:	4613      	mov	r3, r2
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 80079c0:	460a      	mov	r2, r1
 80079c2:	2100      	movs	r1, #0
 80079c4:	f7ff f962 	bl	8006c8c <USBD_LL_PrepareReceive>

  return USBD_OK;
}
 80079c8:	2000      	movs	r0, #0
 80079ca:	bd08      	pop	{r3, pc}

080079cc <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 80079cc:	b508      	push	{r3, lr}
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 80079ce:	2204      	movs	r2, #4
 80079d0:	f8c0 2294 	str.w	r2, [r0, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 80079d4:	2300      	movs	r3, #0
 80079d6:	461a      	mov	r2, r3
 80079d8:	4619      	mov	r1, r3
 80079da:	f7ff f94f 	bl	8006c7c <USBD_LL_Transmit>

  return USBD_OK;
}
 80079de:	2000      	movs	r0, #0
 80079e0:	bd08      	pop	{r3, pc}

080079e2 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 80079e2:	b508      	push	{r3, lr}
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 80079e4:	2205      	movs	r2, #5
 80079e6:	f8c0 2294 	str.w	r2, [r0, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80079ea:	2300      	movs	r3, #0
 80079ec:	461a      	mov	r2, r3
 80079ee:	4619      	mov	r1, r3
 80079f0:	f7ff f94c 	bl	8006c8c <USBD_LL_PrepareReceive>

  return USBD_OK;
}
 80079f4:	2000      	movs	r0, #0
 80079f6:	bd08      	pop	{r3, pc}

080079f8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 80079f8:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8007a34 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 80079fc:	f7fe fcec 	bl	80063d8 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8007a00:	f7fe fc72 	bl	80062e8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8007a04:	480c      	ldr	r0, [pc, #48]	@ (8007a38 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8007a06:	490d      	ldr	r1, [pc, #52]	@ (8007a3c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8007a08:	4a0d      	ldr	r2, [pc, #52]	@ (8007a40 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8007a0a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8007a0c:	e002      	b.n	8007a14 <LoopCopyDataInit>

08007a0e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8007a0e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8007a10:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8007a12:	3304      	adds	r3, #4

08007a14 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8007a14:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8007a16:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8007a18:	d3f9      	bcc.n	8007a0e <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8007a1a:	4a0a      	ldr	r2, [pc, #40]	@ (8007a44 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8007a1c:	4c0a      	ldr	r4, [pc, #40]	@ (8007a48 <LoopFillZerobss+0x22>)
  movs r3, #0
 8007a1e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8007a20:	e001      	b.n	8007a26 <LoopFillZerobss>

08007a22 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8007a22:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8007a24:	3204      	adds	r2, #4

08007a26 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8007a26:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8007a28:	d3fb      	bcc.n	8007a22 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8007a2a:	f000 f987 	bl	8007d3c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8007a2e:	f7f8 fff1 	bl	8000a14 <main>
  bx  lr
 8007a32:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8007a34:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8007a38:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8007a3c:	2000015c 	.word	0x2000015c
  ldr r2, =_sidata
 8007a40:	08008da4 	.word	0x08008da4
  ldr r2, =_sbss
 8007a44:	2000015c 	.word	0x2000015c
  ldr r4, =_ebss
 8007a48:	2000238c 	.word	0x2000238c

08007a4c <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8007a4c:	e7fe      	b.n	8007a4c <ADC3_IRQHandler>
	...

08007a50 <std>:
 8007a50:	2300      	movs	r3, #0
 8007a52:	b510      	push	{r4, lr}
 8007a54:	4604      	mov	r4, r0
 8007a56:	e9c0 3300 	strd	r3, r3, [r0]
 8007a5a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007a5e:	6083      	str	r3, [r0, #8]
 8007a60:	8181      	strh	r1, [r0, #12]
 8007a62:	6643      	str	r3, [r0, #100]	@ 0x64
 8007a64:	81c2      	strh	r2, [r0, #14]
 8007a66:	6183      	str	r3, [r0, #24]
 8007a68:	4619      	mov	r1, r3
 8007a6a:	2208      	movs	r2, #8
 8007a6c:	305c      	adds	r0, #92	@ 0x5c
 8007a6e:	f000 f911 	bl	8007c94 <memset>
 8007a72:	4b0d      	ldr	r3, [pc, #52]	@ (8007aa8 <std+0x58>)
 8007a74:	6263      	str	r3, [r4, #36]	@ 0x24
 8007a76:	4b0d      	ldr	r3, [pc, #52]	@ (8007aac <std+0x5c>)
 8007a78:	62a3      	str	r3, [r4, #40]	@ 0x28
 8007a7a:	4b0d      	ldr	r3, [pc, #52]	@ (8007ab0 <std+0x60>)
 8007a7c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8007a7e:	4b0d      	ldr	r3, [pc, #52]	@ (8007ab4 <std+0x64>)
 8007a80:	6323      	str	r3, [r4, #48]	@ 0x30
 8007a82:	4b0d      	ldr	r3, [pc, #52]	@ (8007ab8 <std+0x68>)
 8007a84:	6224      	str	r4, [r4, #32]
 8007a86:	429c      	cmp	r4, r3
 8007a88:	d006      	beq.n	8007a98 <std+0x48>
 8007a8a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8007a8e:	4294      	cmp	r4, r2
 8007a90:	d002      	beq.n	8007a98 <std+0x48>
 8007a92:	33d0      	adds	r3, #208	@ 0xd0
 8007a94:	429c      	cmp	r4, r3
 8007a96:	d105      	bne.n	8007aa4 <std+0x54>
 8007a98:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8007a9c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007aa0:	f000 b970 	b.w	8007d84 <__retarget_lock_init_recursive>
 8007aa4:	bd10      	pop	{r4, pc}
 8007aa6:	bf00      	nop
 8007aa8:	08007c0d 	.word	0x08007c0d
 8007aac:	08007c2f 	.word	0x08007c2f
 8007ab0:	08007c67 	.word	0x08007c67
 8007ab4:	08007c8d 	.word	0x08007c8d
 8007ab8:	20002240 	.word	0x20002240

08007abc <stdio_exit_handler>:
 8007abc:	4a02      	ldr	r2, [pc, #8]	@ (8007ac8 <stdio_exit_handler+0xc>)
 8007abe:	4903      	ldr	r1, [pc, #12]	@ (8007acc <stdio_exit_handler+0x10>)
 8007ac0:	4803      	ldr	r0, [pc, #12]	@ (8007ad0 <stdio_exit_handler+0x14>)
 8007ac2:	f000 b86b 	b.w	8007b9c <_fwalk_sglue>
 8007ac6:	bf00      	nop
 8007ac8:	20000100 	.word	0x20000100
 8007acc:	0800863d 	.word	0x0800863d
 8007ad0:	20000110 	.word	0x20000110

08007ad4 <cleanup_stdio>:
 8007ad4:	6841      	ldr	r1, [r0, #4]
 8007ad6:	4b0c      	ldr	r3, [pc, #48]	@ (8007b08 <cleanup_stdio+0x34>)
 8007ad8:	4299      	cmp	r1, r3
 8007ada:	b510      	push	{r4, lr}
 8007adc:	4604      	mov	r4, r0
 8007ade:	d001      	beq.n	8007ae4 <cleanup_stdio+0x10>
 8007ae0:	f000 fdac 	bl	800863c <_fflush_r>
 8007ae4:	68a1      	ldr	r1, [r4, #8]
 8007ae6:	4b09      	ldr	r3, [pc, #36]	@ (8007b0c <cleanup_stdio+0x38>)
 8007ae8:	4299      	cmp	r1, r3
 8007aea:	d002      	beq.n	8007af2 <cleanup_stdio+0x1e>
 8007aec:	4620      	mov	r0, r4
 8007aee:	f000 fda5 	bl	800863c <_fflush_r>
 8007af2:	68e1      	ldr	r1, [r4, #12]
 8007af4:	4b06      	ldr	r3, [pc, #24]	@ (8007b10 <cleanup_stdio+0x3c>)
 8007af6:	4299      	cmp	r1, r3
 8007af8:	d004      	beq.n	8007b04 <cleanup_stdio+0x30>
 8007afa:	4620      	mov	r0, r4
 8007afc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007b00:	f000 bd9c 	b.w	800863c <_fflush_r>
 8007b04:	bd10      	pop	{r4, pc}
 8007b06:	bf00      	nop
 8007b08:	20002240 	.word	0x20002240
 8007b0c:	200022a8 	.word	0x200022a8
 8007b10:	20002310 	.word	0x20002310

08007b14 <global_stdio_init.part.0>:
 8007b14:	4b0c      	ldr	r3, [pc, #48]	@ (8007b48 <global_stdio_init.part.0+0x34>)
 8007b16:	4a0d      	ldr	r2, [pc, #52]	@ (8007b4c <global_stdio_init.part.0+0x38>)
 8007b18:	480d      	ldr	r0, [pc, #52]	@ (8007b50 <global_stdio_init.part.0+0x3c>)
 8007b1a:	b510      	push	{r4, lr}
 8007b1c:	2104      	movs	r1, #4
 8007b1e:	601a      	str	r2, [r3, #0]
 8007b20:	2200      	movs	r2, #0
 8007b22:	f7ff ff95 	bl	8007a50 <std>
 8007b26:	4b0a      	ldr	r3, [pc, #40]	@ (8007b50 <global_stdio_init.part.0+0x3c>)
 8007b28:	2201      	movs	r2, #1
 8007b2a:	461c      	mov	r4, r3
 8007b2c:	2109      	movs	r1, #9
 8007b2e:	f103 0068 	add.w	r0, r3, #104	@ 0x68
 8007b32:	f7ff ff8d 	bl	8007a50 <std>
 8007b36:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8007b3a:	2202      	movs	r2, #2
 8007b3c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007b40:	2112      	movs	r1, #18
 8007b42:	f7ff bf85 	b.w	8007a50 <std>
 8007b46:	bf00      	nop
 8007b48:	20002378 	.word	0x20002378
 8007b4c:	08007abd 	.word	0x08007abd
 8007b50:	20002240 	.word	0x20002240

08007b54 <__sfp_lock_acquire>:
 8007b54:	4801      	ldr	r0, [pc, #4]	@ (8007b5c <__sfp_lock_acquire+0x8>)
 8007b56:	f000 b916 	b.w	8007d86 <__retarget_lock_acquire_recursive>
 8007b5a:	bf00      	nop
 8007b5c:	20002381 	.word	0x20002381

08007b60 <__sfp_lock_release>:
 8007b60:	4801      	ldr	r0, [pc, #4]	@ (8007b68 <__sfp_lock_release+0x8>)
 8007b62:	f000 b911 	b.w	8007d88 <__retarget_lock_release_recursive>
 8007b66:	bf00      	nop
 8007b68:	20002381 	.word	0x20002381

08007b6c <__sinit>:
 8007b6c:	b510      	push	{r4, lr}
 8007b6e:	4604      	mov	r4, r0
 8007b70:	f7ff fff0 	bl	8007b54 <__sfp_lock_acquire>
 8007b74:	6a23      	ldr	r3, [r4, #32]
 8007b76:	b11b      	cbz	r3, 8007b80 <__sinit+0x14>
 8007b78:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007b7c:	f7ff bff0 	b.w	8007b60 <__sfp_lock_release>
 8007b80:	4b04      	ldr	r3, [pc, #16]	@ (8007b94 <__sinit+0x28>)
 8007b82:	6223      	str	r3, [r4, #32]
 8007b84:	4b04      	ldr	r3, [pc, #16]	@ (8007b98 <__sinit+0x2c>)
 8007b86:	681b      	ldr	r3, [r3, #0]
 8007b88:	2b00      	cmp	r3, #0
 8007b8a:	d1f5      	bne.n	8007b78 <__sinit+0xc>
 8007b8c:	f7ff ffc2 	bl	8007b14 <global_stdio_init.part.0>
 8007b90:	e7f2      	b.n	8007b78 <__sinit+0xc>
 8007b92:	bf00      	nop
 8007b94:	08007ad5 	.word	0x08007ad5
 8007b98:	20002378 	.word	0x20002378

08007b9c <_fwalk_sglue>:
 8007b9c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007ba0:	4607      	mov	r7, r0
 8007ba2:	4688      	mov	r8, r1
 8007ba4:	4614      	mov	r4, r2
 8007ba6:	2600      	movs	r6, #0
 8007ba8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007bac:	f1b9 0901 	subs.w	r9, r9, #1
 8007bb0:	d505      	bpl.n	8007bbe <_fwalk_sglue+0x22>
 8007bb2:	6824      	ldr	r4, [r4, #0]
 8007bb4:	2c00      	cmp	r4, #0
 8007bb6:	d1f7      	bne.n	8007ba8 <_fwalk_sglue+0xc>
 8007bb8:	4630      	mov	r0, r6
 8007bba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007bbe:	89ab      	ldrh	r3, [r5, #12]
 8007bc0:	2b01      	cmp	r3, #1
 8007bc2:	d907      	bls.n	8007bd4 <_fwalk_sglue+0x38>
 8007bc4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007bc8:	3301      	adds	r3, #1
 8007bca:	d003      	beq.n	8007bd4 <_fwalk_sglue+0x38>
 8007bcc:	4629      	mov	r1, r5
 8007bce:	4638      	mov	r0, r7
 8007bd0:	47c0      	blx	r8
 8007bd2:	4306      	orrs	r6, r0
 8007bd4:	3568      	adds	r5, #104	@ 0x68
 8007bd6:	e7e9      	b.n	8007bac <_fwalk_sglue+0x10>

08007bd8 <iprintf>:
 8007bd8:	b40f      	push	{r0, r1, r2, r3}
 8007bda:	b507      	push	{r0, r1, r2, lr}
 8007bdc:	4906      	ldr	r1, [pc, #24]	@ (8007bf8 <iprintf+0x20>)
 8007bde:	ab04      	add	r3, sp, #16
 8007be0:	6808      	ldr	r0, [r1, #0]
 8007be2:	f853 2b04 	ldr.w	r2, [r3], #4
 8007be6:	6881      	ldr	r1, [r0, #8]
 8007be8:	9301      	str	r3, [sp, #4]
 8007bea:	f000 f9ff 	bl	8007fec <_vfiprintf_r>
 8007bee:	b003      	add	sp, #12
 8007bf0:	f85d eb04 	ldr.w	lr, [sp], #4
 8007bf4:	b004      	add	sp, #16
 8007bf6:	4770      	bx	lr
 8007bf8:	2000010c 	.word	0x2000010c

08007bfc <putchar>:
 8007bfc:	4b02      	ldr	r3, [pc, #8]	@ (8007c08 <putchar+0xc>)
 8007bfe:	4601      	mov	r1, r0
 8007c00:	6818      	ldr	r0, [r3, #0]
 8007c02:	6882      	ldr	r2, [r0, #8]
 8007c04:	f000 bd42 	b.w	800868c <_putc_r>
 8007c08:	2000010c 	.word	0x2000010c

08007c0c <__sread>:
 8007c0c:	b510      	push	{r4, lr}
 8007c0e:	460c      	mov	r4, r1
 8007c10:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007c14:	f000 f868 	bl	8007ce8 <_read_r>
 8007c18:	2800      	cmp	r0, #0
 8007c1a:	bfab      	itete	ge
 8007c1c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8007c1e:	89a3      	ldrhlt	r3, [r4, #12]
 8007c20:	181b      	addge	r3, r3, r0
 8007c22:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8007c26:	bfac      	ite	ge
 8007c28:	6563      	strge	r3, [r4, #84]	@ 0x54
 8007c2a:	81a3      	strhlt	r3, [r4, #12]
 8007c2c:	bd10      	pop	{r4, pc}

08007c2e <__swrite>:
 8007c2e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007c32:	461f      	mov	r7, r3
 8007c34:	898b      	ldrh	r3, [r1, #12]
 8007c36:	05db      	lsls	r3, r3, #23
 8007c38:	4605      	mov	r5, r0
 8007c3a:	460c      	mov	r4, r1
 8007c3c:	4616      	mov	r6, r2
 8007c3e:	d505      	bpl.n	8007c4c <__swrite+0x1e>
 8007c40:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007c44:	2302      	movs	r3, #2
 8007c46:	2200      	movs	r2, #0
 8007c48:	f000 f83c 	bl	8007cc4 <_lseek_r>
 8007c4c:	89a3      	ldrh	r3, [r4, #12]
 8007c4e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007c52:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007c56:	81a3      	strh	r3, [r4, #12]
 8007c58:	4632      	mov	r2, r6
 8007c5a:	463b      	mov	r3, r7
 8007c5c:	4628      	mov	r0, r5
 8007c5e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007c62:	f000 b853 	b.w	8007d0c <_write_r>

08007c66 <__sseek>:
 8007c66:	b510      	push	{r4, lr}
 8007c68:	460c      	mov	r4, r1
 8007c6a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007c6e:	f000 f829 	bl	8007cc4 <_lseek_r>
 8007c72:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007c76:	1c42      	adds	r2, r0, #1
 8007c78:	bf0b      	itete	eq
 8007c7a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8007c7e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8007c82:	81a3      	strheq	r3, [r4, #12]
 8007c84:	81a3      	strhne	r3, [r4, #12]
 8007c86:	bf18      	it	ne
 8007c88:	6560      	strne	r0, [r4, #84]	@ 0x54
 8007c8a:	bd10      	pop	{r4, pc}

08007c8c <__sclose>:
 8007c8c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007c90:	f000 b808 	b.w	8007ca4 <_close_r>

08007c94 <memset>:
 8007c94:	4402      	add	r2, r0
 8007c96:	4603      	mov	r3, r0
 8007c98:	4293      	cmp	r3, r2
 8007c9a:	d100      	bne.n	8007c9e <memset+0xa>
 8007c9c:	4770      	bx	lr
 8007c9e:	f803 1b01 	strb.w	r1, [r3], #1
 8007ca2:	e7f9      	b.n	8007c98 <memset+0x4>

08007ca4 <_close_r>:
 8007ca4:	b538      	push	{r3, r4, r5, lr}
 8007ca6:	4d06      	ldr	r5, [pc, #24]	@ (8007cc0 <_close_r+0x1c>)
 8007ca8:	2300      	movs	r3, #0
 8007caa:	4604      	mov	r4, r0
 8007cac:	4608      	mov	r0, r1
 8007cae:	602b      	str	r3, [r5, #0]
 8007cb0:	f7fe faea 	bl	8006288 <_close>
 8007cb4:	1c43      	adds	r3, r0, #1
 8007cb6:	d102      	bne.n	8007cbe <_close_r+0x1a>
 8007cb8:	682b      	ldr	r3, [r5, #0]
 8007cba:	b103      	cbz	r3, 8007cbe <_close_r+0x1a>
 8007cbc:	6023      	str	r3, [r4, #0]
 8007cbe:	bd38      	pop	{r3, r4, r5, pc}
 8007cc0:	2000237c 	.word	0x2000237c

08007cc4 <_lseek_r>:
 8007cc4:	b538      	push	{r3, r4, r5, lr}
 8007cc6:	4d07      	ldr	r5, [pc, #28]	@ (8007ce4 <_lseek_r+0x20>)
 8007cc8:	4604      	mov	r4, r0
 8007cca:	4608      	mov	r0, r1
 8007ccc:	4611      	mov	r1, r2
 8007cce:	2200      	movs	r2, #0
 8007cd0:	602a      	str	r2, [r5, #0]
 8007cd2:	461a      	mov	r2, r3
 8007cd4:	f7fe fae2 	bl	800629c <_lseek>
 8007cd8:	1c43      	adds	r3, r0, #1
 8007cda:	d102      	bne.n	8007ce2 <_lseek_r+0x1e>
 8007cdc:	682b      	ldr	r3, [r5, #0]
 8007cde:	b103      	cbz	r3, 8007ce2 <_lseek_r+0x1e>
 8007ce0:	6023      	str	r3, [r4, #0]
 8007ce2:	bd38      	pop	{r3, r4, r5, pc}
 8007ce4:	2000237c 	.word	0x2000237c

08007ce8 <_read_r>:
 8007ce8:	b538      	push	{r3, r4, r5, lr}
 8007cea:	4d07      	ldr	r5, [pc, #28]	@ (8007d08 <_read_r+0x20>)
 8007cec:	4604      	mov	r4, r0
 8007cee:	4608      	mov	r0, r1
 8007cf0:	4611      	mov	r1, r2
 8007cf2:	2200      	movs	r2, #0
 8007cf4:	602a      	str	r2, [r5, #0]
 8007cf6:	461a      	mov	r2, r3
 8007cf8:	f7fe faa8 	bl	800624c <_read>
 8007cfc:	1c43      	adds	r3, r0, #1
 8007cfe:	d102      	bne.n	8007d06 <_read_r+0x1e>
 8007d00:	682b      	ldr	r3, [r5, #0]
 8007d02:	b103      	cbz	r3, 8007d06 <_read_r+0x1e>
 8007d04:	6023      	str	r3, [r4, #0]
 8007d06:	bd38      	pop	{r3, r4, r5, pc}
 8007d08:	2000237c 	.word	0x2000237c

08007d0c <_write_r>:
 8007d0c:	b538      	push	{r3, r4, r5, lr}
 8007d0e:	4d07      	ldr	r5, [pc, #28]	@ (8007d2c <_write_r+0x20>)
 8007d10:	4604      	mov	r4, r0
 8007d12:	4608      	mov	r0, r1
 8007d14:	4611      	mov	r1, r2
 8007d16:	2200      	movs	r2, #0
 8007d18:	602a      	str	r2, [r5, #0]
 8007d1a:	461a      	mov	r2, r3
 8007d1c:	f7fe faa6 	bl	800626c <_write>
 8007d20:	1c43      	adds	r3, r0, #1
 8007d22:	d102      	bne.n	8007d2a <_write_r+0x1e>
 8007d24:	682b      	ldr	r3, [r5, #0]
 8007d26:	b103      	cbz	r3, 8007d2a <_write_r+0x1e>
 8007d28:	6023      	str	r3, [r4, #0]
 8007d2a:	bd38      	pop	{r3, r4, r5, pc}
 8007d2c:	2000237c 	.word	0x2000237c

08007d30 <__errno>:
 8007d30:	4b01      	ldr	r3, [pc, #4]	@ (8007d38 <__errno+0x8>)
 8007d32:	6818      	ldr	r0, [r3, #0]
 8007d34:	4770      	bx	lr
 8007d36:	bf00      	nop
 8007d38:	2000010c 	.word	0x2000010c

08007d3c <__libc_init_array>:
 8007d3c:	b570      	push	{r4, r5, r6, lr}
 8007d3e:	4b0d      	ldr	r3, [pc, #52]	@ (8007d74 <__libc_init_array+0x38>)
 8007d40:	4d0d      	ldr	r5, [pc, #52]	@ (8007d78 <__libc_init_array+0x3c>)
 8007d42:	1b5b      	subs	r3, r3, r5
 8007d44:	109c      	asrs	r4, r3, #2
 8007d46:	2600      	movs	r6, #0
 8007d48:	42a6      	cmp	r6, r4
 8007d4a:	d109      	bne.n	8007d60 <__libc_init_array+0x24>
 8007d4c:	f000 ff70 	bl	8008c30 <_init>
 8007d50:	4d0a      	ldr	r5, [pc, #40]	@ (8007d7c <__libc_init_array+0x40>)
 8007d52:	4b0b      	ldr	r3, [pc, #44]	@ (8007d80 <__libc_init_array+0x44>)
 8007d54:	1b5b      	subs	r3, r3, r5
 8007d56:	109c      	asrs	r4, r3, #2
 8007d58:	2600      	movs	r6, #0
 8007d5a:	42a6      	cmp	r6, r4
 8007d5c:	d105      	bne.n	8007d6a <__libc_init_array+0x2e>
 8007d5e:	bd70      	pop	{r4, r5, r6, pc}
 8007d60:	f855 3b04 	ldr.w	r3, [r5], #4
 8007d64:	4798      	blx	r3
 8007d66:	3601      	adds	r6, #1
 8007d68:	e7ee      	b.n	8007d48 <__libc_init_array+0xc>
 8007d6a:	f855 3b04 	ldr.w	r3, [r5], #4
 8007d6e:	4798      	blx	r3
 8007d70:	3601      	adds	r6, #1
 8007d72:	e7f2      	b.n	8007d5a <__libc_init_array+0x1e>
 8007d74:	08008d9c 	.word	0x08008d9c
 8007d78:	08008d9c 	.word	0x08008d9c
 8007d7c:	08008d9c 	.word	0x08008d9c
 8007d80:	08008da0 	.word	0x08008da0

08007d84 <__retarget_lock_init_recursive>:
 8007d84:	4770      	bx	lr

08007d86 <__retarget_lock_acquire_recursive>:
 8007d86:	4770      	bx	lr

08007d88 <__retarget_lock_release_recursive>:
 8007d88:	4770      	bx	lr

08007d8a <memcpy>:
 8007d8a:	440a      	add	r2, r1
 8007d8c:	4291      	cmp	r1, r2
 8007d8e:	f100 33ff 	add.w	r3, r0, #4294967295
 8007d92:	d100      	bne.n	8007d96 <memcpy+0xc>
 8007d94:	4770      	bx	lr
 8007d96:	b510      	push	{r4, lr}
 8007d98:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007d9c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007da0:	4291      	cmp	r1, r2
 8007da2:	d1f9      	bne.n	8007d98 <memcpy+0xe>
 8007da4:	bd10      	pop	{r4, pc}
	...

08007da8 <_free_r>:
 8007da8:	b538      	push	{r3, r4, r5, lr}
 8007daa:	4605      	mov	r5, r0
 8007dac:	2900      	cmp	r1, #0
 8007dae:	d041      	beq.n	8007e34 <_free_r+0x8c>
 8007db0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007db4:	1f0c      	subs	r4, r1, #4
 8007db6:	2b00      	cmp	r3, #0
 8007db8:	bfb8      	it	lt
 8007dba:	18e4      	addlt	r4, r4, r3
 8007dbc:	f000 f8e0 	bl	8007f80 <__malloc_lock>
 8007dc0:	4a1d      	ldr	r2, [pc, #116]	@ (8007e38 <_free_r+0x90>)
 8007dc2:	6813      	ldr	r3, [r2, #0]
 8007dc4:	b933      	cbnz	r3, 8007dd4 <_free_r+0x2c>
 8007dc6:	6063      	str	r3, [r4, #4]
 8007dc8:	6014      	str	r4, [r2, #0]
 8007dca:	4628      	mov	r0, r5
 8007dcc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007dd0:	f000 b8dc 	b.w	8007f8c <__malloc_unlock>
 8007dd4:	42a3      	cmp	r3, r4
 8007dd6:	d908      	bls.n	8007dea <_free_r+0x42>
 8007dd8:	6820      	ldr	r0, [r4, #0]
 8007dda:	1821      	adds	r1, r4, r0
 8007ddc:	428b      	cmp	r3, r1
 8007dde:	bf01      	itttt	eq
 8007de0:	6819      	ldreq	r1, [r3, #0]
 8007de2:	685b      	ldreq	r3, [r3, #4]
 8007de4:	1809      	addeq	r1, r1, r0
 8007de6:	6021      	streq	r1, [r4, #0]
 8007de8:	e7ed      	b.n	8007dc6 <_free_r+0x1e>
 8007dea:	461a      	mov	r2, r3
 8007dec:	685b      	ldr	r3, [r3, #4]
 8007dee:	b10b      	cbz	r3, 8007df4 <_free_r+0x4c>
 8007df0:	42a3      	cmp	r3, r4
 8007df2:	d9fa      	bls.n	8007dea <_free_r+0x42>
 8007df4:	6811      	ldr	r1, [r2, #0]
 8007df6:	1850      	adds	r0, r2, r1
 8007df8:	42a0      	cmp	r0, r4
 8007dfa:	d10b      	bne.n	8007e14 <_free_r+0x6c>
 8007dfc:	6820      	ldr	r0, [r4, #0]
 8007dfe:	4401      	add	r1, r0
 8007e00:	1850      	adds	r0, r2, r1
 8007e02:	4283      	cmp	r3, r0
 8007e04:	6011      	str	r1, [r2, #0]
 8007e06:	d1e0      	bne.n	8007dca <_free_r+0x22>
 8007e08:	6818      	ldr	r0, [r3, #0]
 8007e0a:	685b      	ldr	r3, [r3, #4]
 8007e0c:	6053      	str	r3, [r2, #4]
 8007e0e:	4408      	add	r0, r1
 8007e10:	6010      	str	r0, [r2, #0]
 8007e12:	e7da      	b.n	8007dca <_free_r+0x22>
 8007e14:	d902      	bls.n	8007e1c <_free_r+0x74>
 8007e16:	230c      	movs	r3, #12
 8007e18:	602b      	str	r3, [r5, #0]
 8007e1a:	e7d6      	b.n	8007dca <_free_r+0x22>
 8007e1c:	6820      	ldr	r0, [r4, #0]
 8007e1e:	1821      	adds	r1, r4, r0
 8007e20:	428b      	cmp	r3, r1
 8007e22:	bf04      	itt	eq
 8007e24:	6819      	ldreq	r1, [r3, #0]
 8007e26:	685b      	ldreq	r3, [r3, #4]
 8007e28:	6063      	str	r3, [r4, #4]
 8007e2a:	bf04      	itt	eq
 8007e2c:	1809      	addeq	r1, r1, r0
 8007e2e:	6021      	streq	r1, [r4, #0]
 8007e30:	6054      	str	r4, [r2, #4]
 8007e32:	e7ca      	b.n	8007dca <_free_r+0x22>
 8007e34:	bd38      	pop	{r3, r4, r5, pc}
 8007e36:	bf00      	nop
 8007e38:	20002388 	.word	0x20002388

08007e3c <sbrk_aligned>:
 8007e3c:	b570      	push	{r4, r5, r6, lr}
 8007e3e:	4e0f      	ldr	r6, [pc, #60]	@ (8007e7c <sbrk_aligned+0x40>)
 8007e40:	460c      	mov	r4, r1
 8007e42:	6831      	ldr	r1, [r6, #0]
 8007e44:	4605      	mov	r5, r0
 8007e46:	b911      	cbnz	r1, 8007e4e <sbrk_aligned+0x12>
 8007e48:	f000 fce6 	bl	8008818 <_sbrk_r>
 8007e4c:	6030      	str	r0, [r6, #0]
 8007e4e:	4621      	mov	r1, r4
 8007e50:	4628      	mov	r0, r5
 8007e52:	f000 fce1 	bl	8008818 <_sbrk_r>
 8007e56:	1c43      	adds	r3, r0, #1
 8007e58:	d103      	bne.n	8007e62 <sbrk_aligned+0x26>
 8007e5a:	f04f 34ff 	mov.w	r4, #4294967295
 8007e5e:	4620      	mov	r0, r4
 8007e60:	bd70      	pop	{r4, r5, r6, pc}
 8007e62:	1cc4      	adds	r4, r0, #3
 8007e64:	f024 0403 	bic.w	r4, r4, #3
 8007e68:	42a0      	cmp	r0, r4
 8007e6a:	d0f8      	beq.n	8007e5e <sbrk_aligned+0x22>
 8007e6c:	1a21      	subs	r1, r4, r0
 8007e6e:	4628      	mov	r0, r5
 8007e70:	f000 fcd2 	bl	8008818 <_sbrk_r>
 8007e74:	3001      	adds	r0, #1
 8007e76:	d1f2      	bne.n	8007e5e <sbrk_aligned+0x22>
 8007e78:	e7ef      	b.n	8007e5a <sbrk_aligned+0x1e>
 8007e7a:	bf00      	nop
 8007e7c:	20002384 	.word	0x20002384

08007e80 <_malloc_r>:
 8007e80:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007e84:	1ccd      	adds	r5, r1, #3
 8007e86:	f025 0503 	bic.w	r5, r5, #3
 8007e8a:	3508      	adds	r5, #8
 8007e8c:	2d0c      	cmp	r5, #12
 8007e8e:	bf38      	it	cc
 8007e90:	250c      	movcc	r5, #12
 8007e92:	2d00      	cmp	r5, #0
 8007e94:	4606      	mov	r6, r0
 8007e96:	db01      	blt.n	8007e9c <_malloc_r+0x1c>
 8007e98:	42a9      	cmp	r1, r5
 8007e9a:	d904      	bls.n	8007ea6 <_malloc_r+0x26>
 8007e9c:	230c      	movs	r3, #12
 8007e9e:	6033      	str	r3, [r6, #0]
 8007ea0:	2000      	movs	r0, #0
 8007ea2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007ea6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8007f7c <_malloc_r+0xfc>
 8007eaa:	f000 f869 	bl	8007f80 <__malloc_lock>
 8007eae:	f8d8 3000 	ldr.w	r3, [r8]
 8007eb2:	461c      	mov	r4, r3
 8007eb4:	bb44      	cbnz	r4, 8007f08 <_malloc_r+0x88>
 8007eb6:	4629      	mov	r1, r5
 8007eb8:	4630      	mov	r0, r6
 8007eba:	f7ff ffbf 	bl	8007e3c <sbrk_aligned>
 8007ebe:	1c43      	adds	r3, r0, #1
 8007ec0:	4604      	mov	r4, r0
 8007ec2:	d158      	bne.n	8007f76 <_malloc_r+0xf6>
 8007ec4:	f8d8 4000 	ldr.w	r4, [r8]
 8007ec8:	4627      	mov	r7, r4
 8007eca:	2f00      	cmp	r7, #0
 8007ecc:	d143      	bne.n	8007f56 <_malloc_r+0xd6>
 8007ece:	2c00      	cmp	r4, #0
 8007ed0:	d04b      	beq.n	8007f6a <_malloc_r+0xea>
 8007ed2:	6823      	ldr	r3, [r4, #0]
 8007ed4:	4639      	mov	r1, r7
 8007ed6:	4630      	mov	r0, r6
 8007ed8:	eb04 0903 	add.w	r9, r4, r3
 8007edc:	f000 fc9c 	bl	8008818 <_sbrk_r>
 8007ee0:	4581      	cmp	r9, r0
 8007ee2:	d142      	bne.n	8007f6a <_malloc_r+0xea>
 8007ee4:	6821      	ldr	r1, [r4, #0]
 8007ee6:	1a6d      	subs	r5, r5, r1
 8007ee8:	4629      	mov	r1, r5
 8007eea:	4630      	mov	r0, r6
 8007eec:	f7ff ffa6 	bl	8007e3c <sbrk_aligned>
 8007ef0:	3001      	adds	r0, #1
 8007ef2:	d03a      	beq.n	8007f6a <_malloc_r+0xea>
 8007ef4:	6823      	ldr	r3, [r4, #0]
 8007ef6:	442b      	add	r3, r5
 8007ef8:	6023      	str	r3, [r4, #0]
 8007efa:	f8d8 3000 	ldr.w	r3, [r8]
 8007efe:	685a      	ldr	r2, [r3, #4]
 8007f00:	bb62      	cbnz	r2, 8007f5c <_malloc_r+0xdc>
 8007f02:	f8c8 7000 	str.w	r7, [r8]
 8007f06:	e00f      	b.n	8007f28 <_malloc_r+0xa8>
 8007f08:	6822      	ldr	r2, [r4, #0]
 8007f0a:	1b52      	subs	r2, r2, r5
 8007f0c:	d420      	bmi.n	8007f50 <_malloc_r+0xd0>
 8007f0e:	2a0b      	cmp	r2, #11
 8007f10:	d917      	bls.n	8007f42 <_malloc_r+0xc2>
 8007f12:	1961      	adds	r1, r4, r5
 8007f14:	42a3      	cmp	r3, r4
 8007f16:	6025      	str	r5, [r4, #0]
 8007f18:	bf18      	it	ne
 8007f1a:	6059      	strne	r1, [r3, #4]
 8007f1c:	6863      	ldr	r3, [r4, #4]
 8007f1e:	bf08      	it	eq
 8007f20:	f8c8 1000 	streq.w	r1, [r8]
 8007f24:	5162      	str	r2, [r4, r5]
 8007f26:	604b      	str	r3, [r1, #4]
 8007f28:	4630      	mov	r0, r6
 8007f2a:	f000 f82f 	bl	8007f8c <__malloc_unlock>
 8007f2e:	f104 000b 	add.w	r0, r4, #11
 8007f32:	1d23      	adds	r3, r4, #4
 8007f34:	f020 0007 	bic.w	r0, r0, #7
 8007f38:	1ac2      	subs	r2, r0, r3
 8007f3a:	bf1c      	itt	ne
 8007f3c:	1a1b      	subne	r3, r3, r0
 8007f3e:	50a3      	strne	r3, [r4, r2]
 8007f40:	e7af      	b.n	8007ea2 <_malloc_r+0x22>
 8007f42:	6862      	ldr	r2, [r4, #4]
 8007f44:	42a3      	cmp	r3, r4
 8007f46:	bf0c      	ite	eq
 8007f48:	f8c8 2000 	streq.w	r2, [r8]
 8007f4c:	605a      	strne	r2, [r3, #4]
 8007f4e:	e7eb      	b.n	8007f28 <_malloc_r+0xa8>
 8007f50:	4623      	mov	r3, r4
 8007f52:	6864      	ldr	r4, [r4, #4]
 8007f54:	e7ae      	b.n	8007eb4 <_malloc_r+0x34>
 8007f56:	463c      	mov	r4, r7
 8007f58:	687f      	ldr	r7, [r7, #4]
 8007f5a:	e7b6      	b.n	8007eca <_malloc_r+0x4a>
 8007f5c:	461a      	mov	r2, r3
 8007f5e:	685b      	ldr	r3, [r3, #4]
 8007f60:	42a3      	cmp	r3, r4
 8007f62:	d1fb      	bne.n	8007f5c <_malloc_r+0xdc>
 8007f64:	2300      	movs	r3, #0
 8007f66:	6053      	str	r3, [r2, #4]
 8007f68:	e7de      	b.n	8007f28 <_malloc_r+0xa8>
 8007f6a:	230c      	movs	r3, #12
 8007f6c:	6033      	str	r3, [r6, #0]
 8007f6e:	4630      	mov	r0, r6
 8007f70:	f000 f80c 	bl	8007f8c <__malloc_unlock>
 8007f74:	e794      	b.n	8007ea0 <_malloc_r+0x20>
 8007f76:	6005      	str	r5, [r0, #0]
 8007f78:	e7d6      	b.n	8007f28 <_malloc_r+0xa8>
 8007f7a:	bf00      	nop
 8007f7c:	20002388 	.word	0x20002388

08007f80 <__malloc_lock>:
 8007f80:	4801      	ldr	r0, [pc, #4]	@ (8007f88 <__malloc_lock+0x8>)
 8007f82:	f7ff bf00 	b.w	8007d86 <__retarget_lock_acquire_recursive>
 8007f86:	bf00      	nop
 8007f88:	20002380 	.word	0x20002380

08007f8c <__malloc_unlock>:
 8007f8c:	4801      	ldr	r0, [pc, #4]	@ (8007f94 <__malloc_unlock+0x8>)
 8007f8e:	f7ff befb 	b.w	8007d88 <__retarget_lock_release_recursive>
 8007f92:	bf00      	nop
 8007f94:	20002380 	.word	0x20002380

08007f98 <__sfputc_r>:
 8007f98:	6893      	ldr	r3, [r2, #8]
 8007f9a:	3b01      	subs	r3, #1
 8007f9c:	2b00      	cmp	r3, #0
 8007f9e:	b410      	push	{r4}
 8007fa0:	6093      	str	r3, [r2, #8]
 8007fa2:	da08      	bge.n	8007fb6 <__sfputc_r+0x1e>
 8007fa4:	6994      	ldr	r4, [r2, #24]
 8007fa6:	42a3      	cmp	r3, r4
 8007fa8:	db01      	blt.n	8007fae <__sfputc_r+0x16>
 8007faa:	290a      	cmp	r1, #10
 8007fac:	d103      	bne.n	8007fb6 <__sfputc_r+0x1e>
 8007fae:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007fb2:	f000 bb9f 	b.w	80086f4 <__swbuf_r>
 8007fb6:	6813      	ldr	r3, [r2, #0]
 8007fb8:	1c58      	adds	r0, r3, #1
 8007fba:	6010      	str	r0, [r2, #0]
 8007fbc:	7019      	strb	r1, [r3, #0]
 8007fbe:	4608      	mov	r0, r1
 8007fc0:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007fc4:	4770      	bx	lr

08007fc6 <__sfputs_r>:
 8007fc6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007fc8:	4606      	mov	r6, r0
 8007fca:	460f      	mov	r7, r1
 8007fcc:	4614      	mov	r4, r2
 8007fce:	18d5      	adds	r5, r2, r3
 8007fd0:	42ac      	cmp	r4, r5
 8007fd2:	d101      	bne.n	8007fd8 <__sfputs_r+0x12>
 8007fd4:	2000      	movs	r0, #0
 8007fd6:	e007      	b.n	8007fe8 <__sfputs_r+0x22>
 8007fd8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007fdc:	463a      	mov	r2, r7
 8007fde:	4630      	mov	r0, r6
 8007fe0:	f7ff ffda 	bl	8007f98 <__sfputc_r>
 8007fe4:	1c43      	adds	r3, r0, #1
 8007fe6:	d1f3      	bne.n	8007fd0 <__sfputs_r+0xa>
 8007fe8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08007fec <_vfiprintf_r>:
 8007fec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007ff0:	460d      	mov	r5, r1
 8007ff2:	b09d      	sub	sp, #116	@ 0x74
 8007ff4:	4614      	mov	r4, r2
 8007ff6:	4698      	mov	r8, r3
 8007ff8:	4606      	mov	r6, r0
 8007ffa:	b118      	cbz	r0, 8008004 <_vfiprintf_r+0x18>
 8007ffc:	6a03      	ldr	r3, [r0, #32]
 8007ffe:	b90b      	cbnz	r3, 8008004 <_vfiprintf_r+0x18>
 8008000:	f7ff fdb4 	bl	8007b6c <__sinit>
 8008004:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008006:	07d9      	lsls	r1, r3, #31
 8008008:	d405      	bmi.n	8008016 <_vfiprintf_r+0x2a>
 800800a:	89ab      	ldrh	r3, [r5, #12]
 800800c:	059a      	lsls	r2, r3, #22
 800800e:	d402      	bmi.n	8008016 <_vfiprintf_r+0x2a>
 8008010:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008012:	f7ff feb8 	bl	8007d86 <__retarget_lock_acquire_recursive>
 8008016:	89ab      	ldrh	r3, [r5, #12]
 8008018:	071b      	lsls	r3, r3, #28
 800801a:	d501      	bpl.n	8008020 <_vfiprintf_r+0x34>
 800801c:	692b      	ldr	r3, [r5, #16]
 800801e:	b99b      	cbnz	r3, 8008048 <_vfiprintf_r+0x5c>
 8008020:	4629      	mov	r1, r5
 8008022:	4630      	mov	r0, r6
 8008024:	f000 fba4 	bl	8008770 <__swsetup_r>
 8008028:	b170      	cbz	r0, 8008048 <_vfiprintf_r+0x5c>
 800802a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800802c:	07dc      	lsls	r4, r3, #31
 800802e:	d504      	bpl.n	800803a <_vfiprintf_r+0x4e>
 8008030:	f04f 30ff 	mov.w	r0, #4294967295
 8008034:	b01d      	add	sp, #116	@ 0x74
 8008036:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800803a:	89ab      	ldrh	r3, [r5, #12]
 800803c:	0598      	lsls	r0, r3, #22
 800803e:	d4f7      	bmi.n	8008030 <_vfiprintf_r+0x44>
 8008040:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008042:	f7ff fea1 	bl	8007d88 <__retarget_lock_release_recursive>
 8008046:	e7f3      	b.n	8008030 <_vfiprintf_r+0x44>
 8008048:	2300      	movs	r3, #0
 800804a:	9309      	str	r3, [sp, #36]	@ 0x24
 800804c:	2320      	movs	r3, #32
 800804e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008052:	f8cd 800c 	str.w	r8, [sp, #12]
 8008056:	2330      	movs	r3, #48	@ 0x30
 8008058:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8008208 <_vfiprintf_r+0x21c>
 800805c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008060:	f04f 0901 	mov.w	r9, #1
 8008064:	4623      	mov	r3, r4
 8008066:	469a      	mov	sl, r3
 8008068:	f813 2b01 	ldrb.w	r2, [r3], #1
 800806c:	b10a      	cbz	r2, 8008072 <_vfiprintf_r+0x86>
 800806e:	2a25      	cmp	r2, #37	@ 0x25
 8008070:	d1f9      	bne.n	8008066 <_vfiprintf_r+0x7a>
 8008072:	ebba 0b04 	subs.w	fp, sl, r4
 8008076:	d00b      	beq.n	8008090 <_vfiprintf_r+0xa4>
 8008078:	465b      	mov	r3, fp
 800807a:	4622      	mov	r2, r4
 800807c:	4629      	mov	r1, r5
 800807e:	4630      	mov	r0, r6
 8008080:	f7ff ffa1 	bl	8007fc6 <__sfputs_r>
 8008084:	3001      	adds	r0, #1
 8008086:	f000 80a7 	beq.w	80081d8 <_vfiprintf_r+0x1ec>
 800808a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800808c:	445a      	add	r2, fp
 800808e:	9209      	str	r2, [sp, #36]	@ 0x24
 8008090:	f89a 3000 	ldrb.w	r3, [sl]
 8008094:	2b00      	cmp	r3, #0
 8008096:	f000 809f 	beq.w	80081d8 <_vfiprintf_r+0x1ec>
 800809a:	2300      	movs	r3, #0
 800809c:	f04f 32ff 	mov.w	r2, #4294967295
 80080a0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80080a4:	f10a 0a01 	add.w	sl, sl, #1
 80080a8:	9304      	str	r3, [sp, #16]
 80080aa:	9307      	str	r3, [sp, #28]
 80080ac:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80080b0:	931a      	str	r3, [sp, #104]	@ 0x68
 80080b2:	4654      	mov	r4, sl
 80080b4:	2205      	movs	r2, #5
 80080b6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80080ba:	4853      	ldr	r0, [pc, #332]	@ (8008208 <_vfiprintf_r+0x21c>)
 80080bc:	f7f8 f8f0 	bl	80002a0 <memchr>
 80080c0:	9a04      	ldr	r2, [sp, #16]
 80080c2:	b9d8      	cbnz	r0, 80080fc <_vfiprintf_r+0x110>
 80080c4:	06d1      	lsls	r1, r2, #27
 80080c6:	bf44      	itt	mi
 80080c8:	2320      	movmi	r3, #32
 80080ca:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80080ce:	0713      	lsls	r3, r2, #28
 80080d0:	bf44      	itt	mi
 80080d2:	232b      	movmi	r3, #43	@ 0x2b
 80080d4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80080d8:	f89a 3000 	ldrb.w	r3, [sl]
 80080dc:	2b2a      	cmp	r3, #42	@ 0x2a
 80080de:	d015      	beq.n	800810c <_vfiprintf_r+0x120>
 80080e0:	9a07      	ldr	r2, [sp, #28]
 80080e2:	4654      	mov	r4, sl
 80080e4:	2000      	movs	r0, #0
 80080e6:	f04f 0c0a 	mov.w	ip, #10
 80080ea:	4621      	mov	r1, r4
 80080ec:	f811 3b01 	ldrb.w	r3, [r1], #1
 80080f0:	3b30      	subs	r3, #48	@ 0x30
 80080f2:	2b09      	cmp	r3, #9
 80080f4:	d94b      	bls.n	800818e <_vfiprintf_r+0x1a2>
 80080f6:	b1b0      	cbz	r0, 8008126 <_vfiprintf_r+0x13a>
 80080f8:	9207      	str	r2, [sp, #28]
 80080fa:	e014      	b.n	8008126 <_vfiprintf_r+0x13a>
 80080fc:	eba0 0308 	sub.w	r3, r0, r8
 8008100:	fa09 f303 	lsl.w	r3, r9, r3
 8008104:	4313      	orrs	r3, r2
 8008106:	9304      	str	r3, [sp, #16]
 8008108:	46a2      	mov	sl, r4
 800810a:	e7d2      	b.n	80080b2 <_vfiprintf_r+0xc6>
 800810c:	9b03      	ldr	r3, [sp, #12]
 800810e:	1d19      	adds	r1, r3, #4
 8008110:	681b      	ldr	r3, [r3, #0]
 8008112:	9103      	str	r1, [sp, #12]
 8008114:	2b00      	cmp	r3, #0
 8008116:	bfbb      	ittet	lt
 8008118:	425b      	neglt	r3, r3
 800811a:	f042 0202 	orrlt.w	r2, r2, #2
 800811e:	9307      	strge	r3, [sp, #28]
 8008120:	9307      	strlt	r3, [sp, #28]
 8008122:	bfb8      	it	lt
 8008124:	9204      	strlt	r2, [sp, #16]
 8008126:	7823      	ldrb	r3, [r4, #0]
 8008128:	2b2e      	cmp	r3, #46	@ 0x2e
 800812a:	d10a      	bne.n	8008142 <_vfiprintf_r+0x156>
 800812c:	7863      	ldrb	r3, [r4, #1]
 800812e:	2b2a      	cmp	r3, #42	@ 0x2a
 8008130:	d132      	bne.n	8008198 <_vfiprintf_r+0x1ac>
 8008132:	9b03      	ldr	r3, [sp, #12]
 8008134:	1d1a      	adds	r2, r3, #4
 8008136:	681b      	ldr	r3, [r3, #0]
 8008138:	9203      	str	r2, [sp, #12]
 800813a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800813e:	3402      	adds	r4, #2
 8008140:	9305      	str	r3, [sp, #20]
 8008142:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8008218 <_vfiprintf_r+0x22c>
 8008146:	7821      	ldrb	r1, [r4, #0]
 8008148:	2203      	movs	r2, #3
 800814a:	4650      	mov	r0, sl
 800814c:	f7f8 f8a8 	bl	80002a0 <memchr>
 8008150:	b138      	cbz	r0, 8008162 <_vfiprintf_r+0x176>
 8008152:	9b04      	ldr	r3, [sp, #16]
 8008154:	eba0 000a 	sub.w	r0, r0, sl
 8008158:	2240      	movs	r2, #64	@ 0x40
 800815a:	4082      	lsls	r2, r0
 800815c:	4313      	orrs	r3, r2
 800815e:	3401      	adds	r4, #1
 8008160:	9304      	str	r3, [sp, #16]
 8008162:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008166:	4829      	ldr	r0, [pc, #164]	@ (800820c <_vfiprintf_r+0x220>)
 8008168:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800816c:	2206      	movs	r2, #6
 800816e:	f7f8 f897 	bl	80002a0 <memchr>
 8008172:	2800      	cmp	r0, #0
 8008174:	d03f      	beq.n	80081f6 <_vfiprintf_r+0x20a>
 8008176:	4b26      	ldr	r3, [pc, #152]	@ (8008210 <_vfiprintf_r+0x224>)
 8008178:	bb1b      	cbnz	r3, 80081c2 <_vfiprintf_r+0x1d6>
 800817a:	9b03      	ldr	r3, [sp, #12]
 800817c:	3307      	adds	r3, #7
 800817e:	f023 0307 	bic.w	r3, r3, #7
 8008182:	3308      	adds	r3, #8
 8008184:	9303      	str	r3, [sp, #12]
 8008186:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008188:	443b      	add	r3, r7
 800818a:	9309      	str	r3, [sp, #36]	@ 0x24
 800818c:	e76a      	b.n	8008064 <_vfiprintf_r+0x78>
 800818e:	fb0c 3202 	mla	r2, ip, r2, r3
 8008192:	460c      	mov	r4, r1
 8008194:	2001      	movs	r0, #1
 8008196:	e7a8      	b.n	80080ea <_vfiprintf_r+0xfe>
 8008198:	2300      	movs	r3, #0
 800819a:	3401      	adds	r4, #1
 800819c:	9305      	str	r3, [sp, #20]
 800819e:	4619      	mov	r1, r3
 80081a0:	f04f 0c0a 	mov.w	ip, #10
 80081a4:	4620      	mov	r0, r4
 80081a6:	f810 2b01 	ldrb.w	r2, [r0], #1
 80081aa:	3a30      	subs	r2, #48	@ 0x30
 80081ac:	2a09      	cmp	r2, #9
 80081ae:	d903      	bls.n	80081b8 <_vfiprintf_r+0x1cc>
 80081b0:	2b00      	cmp	r3, #0
 80081b2:	d0c6      	beq.n	8008142 <_vfiprintf_r+0x156>
 80081b4:	9105      	str	r1, [sp, #20]
 80081b6:	e7c4      	b.n	8008142 <_vfiprintf_r+0x156>
 80081b8:	fb0c 2101 	mla	r1, ip, r1, r2
 80081bc:	4604      	mov	r4, r0
 80081be:	2301      	movs	r3, #1
 80081c0:	e7f0      	b.n	80081a4 <_vfiprintf_r+0x1b8>
 80081c2:	ab03      	add	r3, sp, #12
 80081c4:	9300      	str	r3, [sp, #0]
 80081c6:	462a      	mov	r2, r5
 80081c8:	4b12      	ldr	r3, [pc, #72]	@ (8008214 <_vfiprintf_r+0x228>)
 80081ca:	a904      	add	r1, sp, #16
 80081cc:	4630      	mov	r0, r6
 80081ce:	f3af 8000 	nop.w
 80081d2:	4607      	mov	r7, r0
 80081d4:	1c78      	adds	r0, r7, #1
 80081d6:	d1d6      	bne.n	8008186 <_vfiprintf_r+0x19a>
 80081d8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80081da:	07d9      	lsls	r1, r3, #31
 80081dc:	d405      	bmi.n	80081ea <_vfiprintf_r+0x1fe>
 80081de:	89ab      	ldrh	r3, [r5, #12]
 80081e0:	059a      	lsls	r2, r3, #22
 80081e2:	d402      	bmi.n	80081ea <_vfiprintf_r+0x1fe>
 80081e4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80081e6:	f7ff fdcf 	bl	8007d88 <__retarget_lock_release_recursive>
 80081ea:	89ab      	ldrh	r3, [r5, #12]
 80081ec:	065b      	lsls	r3, r3, #25
 80081ee:	f53f af1f 	bmi.w	8008030 <_vfiprintf_r+0x44>
 80081f2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80081f4:	e71e      	b.n	8008034 <_vfiprintf_r+0x48>
 80081f6:	ab03      	add	r3, sp, #12
 80081f8:	9300      	str	r3, [sp, #0]
 80081fa:	462a      	mov	r2, r5
 80081fc:	4b05      	ldr	r3, [pc, #20]	@ (8008214 <_vfiprintf_r+0x228>)
 80081fe:	a904      	add	r1, sp, #16
 8008200:	4630      	mov	r0, r6
 8008202:	f000 f879 	bl	80082f8 <_printf_i>
 8008206:	e7e4      	b.n	80081d2 <_vfiprintf_r+0x1e6>
 8008208:	08008d60 	.word	0x08008d60
 800820c:	08008d6a 	.word	0x08008d6a
 8008210:	00000000 	.word	0x00000000
 8008214:	08007fc7 	.word	0x08007fc7
 8008218:	08008d66 	.word	0x08008d66

0800821c <_printf_common>:
 800821c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008220:	4616      	mov	r6, r2
 8008222:	4698      	mov	r8, r3
 8008224:	688a      	ldr	r2, [r1, #8]
 8008226:	690b      	ldr	r3, [r1, #16]
 8008228:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800822c:	4293      	cmp	r3, r2
 800822e:	bfb8      	it	lt
 8008230:	4613      	movlt	r3, r2
 8008232:	6033      	str	r3, [r6, #0]
 8008234:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8008238:	4607      	mov	r7, r0
 800823a:	460c      	mov	r4, r1
 800823c:	b10a      	cbz	r2, 8008242 <_printf_common+0x26>
 800823e:	3301      	adds	r3, #1
 8008240:	6033      	str	r3, [r6, #0]
 8008242:	6823      	ldr	r3, [r4, #0]
 8008244:	0699      	lsls	r1, r3, #26
 8008246:	bf42      	ittt	mi
 8008248:	6833      	ldrmi	r3, [r6, #0]
 800824a:	3302      	addmi	r3, #2
 800824c:	6033      	strmi	r3, [r6, #0]
 800824e:	6825      	ldr	r5, [r4, #0]
 8008250:	f015 0506 	ands.w	r5, r5, #6
 8008254:	d106      	bne.n	8008264 <_printf_common+0x48>
 8008256:	f104 0a19 	add.w	sl, r4, #25
 800825a:	68e3      	ldr	r3, [r4, #12]
 800825c:	6832      	ldr	r2, [r6, #0]
 800825e:	1a9b      	subs	r3, r3, r2
 8008260:	42ab      	cmp	r3, r5
 8008262:	dc26      	bgt.n	80082b2 <_printf_common+0x96>
 8008264:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8008268:	6822      	ldr	r2, [r4, #0]
 800826a:	3b00      	subs	r3, #0
 800826c:	bf18      	it	ne
 800826e:	2301      	movne	r3, #1
 8008270:	0692      	lsls	r2, r2, #26
 8008272:	d42b      	bmi.n	80082cc <_printf_common+0xb0>
 8008274:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8008278:	4641      	mov	r1, r8
 800827a:	4638      	mov	r0, r7
 800827c:	47c8      	blx	r9
 800827e:	3001      	adds	r0, #1
 8008280:	d01e      	beq.n	80082c0 <_printf_common+0xa4>
 8008282:	6823      	ldr	r3, [r4, #0]
 8008284:	6922      	ldr	r2, [r4, #16]
 8008286:	f003 0306 	and.w	r3, r3, #6
 800828a:	2b04      	cmp	r3, #4
 800828c:	bf02      	ittt	eq
 800828e:	68e5      	ldreq	r5, [r4, #12]
 8008290:	6833      	ldreq	r3, [r6, #0]
 8008292:	1aed      	subeq	r5, r5, r3
 8008294:	68a3      	ldr	r3, [r4, #8]
 8008296:	bf0c      	ite	eq
 8008298:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800829c:	2500      	movne	r5, #0
 800829e:	4293      	cmp	r3, r2
 80082a0:	bfc4      	itt	gt
 80082a2:	1a9b      	subgt	r3, r3, r2
 80082a4:	18ed      	addgt	r5, r5, r3
 80082a6:	2600      	movs	r6, #0
 80082a8:	341a      	adds	r4, #26
 80082aa:	42b5      	cmp	r5, r6
 80082ac:	d11a      	bne.n	80082e4 <_printf_common+0xc8>
 80082ae:	2000      	movs	r0, #0
 80082b0:	e008      	b.n	80082c4 <_printf_common+0xa8>
 80082b2:	2301      	movs	r3, #1
 80082b4:	4652      	mov	r2, sl
 80082b6:	4641      	mov	r1, r8
 80082b8:	4638      	mov	r0, r7
 80082ba:	47c8      	blx	r9
 80082bc:	3001      	adds	r0, #1
 80082be:	d103      	bne.n	80082c8 <_printf_common+0xac>
 80082c0:	f04f 30ff 	mov.w	r0, #4294967295
 80082c4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80082c8:	3501      	adds	r5, #1
 80082ca:	e7c6      	b.n	800825a <_printf_common+0x3e>
 80082cc:	18e1      	adds	r1, r4, r3
 80082ce:	1c5a      	adds	r2, r3, #1
 80082d0:	2030      	movs	r0, #48	@ 0x30
 80082d2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80082d6:	4422      	add	r2, r4
 80082d8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80082dc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80082e0:	3302      	adds	r3, #2
 80082e2:	e7c7      	b.n	8008274 <_printf_common+0x58>
 80082e4:	2301      	movs	r3, #1
 80082e6:	4622      	mov	r2, r4
 80082e8:	4641      	mov	r1, r8
 80082ea:	4638      	mov	r0, r7
 80082ec:	47c8      	blx	r9
 80082ee:	3001      	adds	r0, #1
 80082f0:	d0e6      	beq.n	80082c0 <_printf_common+0xa4>
 80082f2:	3601      	adds	r6, #1
 80082f4:	e7d9      	b.n	80082aa <_printf_common+0x8e>
	...

080082f8 <_printf_i>:
 80082f8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80082fc:	7e0f      	ldrb	r7, [r1, #24]
 80082fe:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8008300:	2f78      	cmp	r7, #120	@ 0x78
 8008302:	4691      	mov	r9, r2
 8008304:	4680      	mov	r8, r0
 8008306:	460c      	mov	r4, r1
 8008308:	469a      	mov	sl, r3
 800830a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800830e:	d807      	bhi.n	8008320 <_printf_i+0x28>
 8008310:	2f62      	cmp	r7, #98	@ 0x62
 8008312:	d80a      	bhi.n	800832a <_printf_i+0x32>
 8008314:	2f00      	cmp	r7, #0
 8008316:	f000 80d2 	beq.w	80084be <_printf_i+0x1c6>
 800831a:	2f58      	cmp	r7, #88	@ 0x58
 800831c:	f000 80b7 	beq.w	800848e <_printf_i+0x196>
 8008320:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008324:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8008328:	e03a      	b.n	80083a0 <_printf_i+0xa8>
 800832a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800832e:	2b15      	cmp	r3, #21
 8008330:	d8f6      	bhi.n	8008320 <_printf_i+0x28>
 8008332:	a101      	add	r1, pc, #4	@ (adr r1, 8008338 <_printf_i+0x40>)
 8008334:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008338:	08008391 	.word	0x08008391
 800833c:	080083a5 	.word	0x080083a5
 8008340:	08008321 	.word	0x08008321
 8008344:	08008321 	.word	0x08008321
 8008348:	08008321 	.word	0x08008321
 800834c:	08008321 	.word	0x08008321
 8008350:	080083a5 	.word	0x080083a5
 8008354:	08008321 	.word	0x08008321
 8008358:	08008321 	.word	0x08008321
 800835c:	08008321 	.word	0x08008321
 8008360:	08008321 	.word	0x08008321
 8008364:	080084a5 	.word	0x080084a5
 8008368:	080083cf 	.word	0x080083cf
 800836c:	0800845b 	.word	0x0800845b
 8008370:	08008321 	.word	0x08008321
 8008374:	08008321 	.word	0x08008321
 8008378:	080084c7 	.word	0x080084c7
 800837c:	08008321 	.word	0x08008321
 8008380:	080083cf 	.word	0x080083cf
 8008384:	08008321 	.word	0x08008321
 8008388:	08008321 	.word	0x08008321
 800838c:	08008463 	.word	0x08008463
 8008390:	6833      	ldr	r3, [r6, #0]
 8008392:	1d1a      	adds	r2, r3, #4
 8008394:	681b      	ldr	r3, [r3, #0]
 8008396:	6032      	str	r2, [r6, #0]
 8008398:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800839c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80083a0:	2301      	movs	r3, #1
 80083a2:	e09d      	b.n	80084e0 <_printf_i+0x1e8>
 80083a4:	6833      	ldr	r3, [r6, #0]
 80083a6:	6820      	ldr	r0, [r4, #0]
 80083a8:	1d19      	adds	r1, r3, #4
 80083aa:	6031      	str	r1, [r6, #0]
 80083ac:	0606      	lsls	r6, r0, #24
 80083ae:	d501      	bpl.n	80083b4 <_printf_i+0xbc>
 80083b0:	681d      	ldr	r5, [r3, #0]
 80083b2:	e003      	b.n	80083bc <_printf_i+0xc4>
 80083b4:	0645      	lsls	r5, r0, #25
 80083b6:	d5fb      	bpl.n	80083b0 <_printf_i+0xb8>
 80083b8:	f9b3 5000 	ldrsh.w	r5, [r3]
 80083bc:	2d00      	cmp	r5, #0
 80083be:	da03      	bge.n	80083c8 <_printf_i+0xd0>
 80083c0:	232d      	movs	r3, #45	@ 0x2d
 80083c2:	426d      	negs	r5, r5
 80083c4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80083c8:	4859      	ldr	r0, [pc, #356]	@ (8008530 <_printf_i+0x238>)
 80083ca:	230a      	movs	r3, #10
 80083cc:	e010      	b.n	80083f0 <_printf_i+0xf8>
 80083ce:	6821      	ldr	r1, [r4, #0]
 80083d0:	6833      	ldr	r3, [r6, #0]
 80083d2:	0608      	lsls	r0, r1, #24
 80083d4:	f853 5b04 	ldr.w	r5, [r3], #4
 80083d8:	d402      	bmi.n	80083e0 <_printf_i+0xe8>
 80083da:	0649      	lsls	r1, r1, #25
 80083dc:	bf48      	it	mi
 80083de:	b2ad      	uxthmi	r5, r5
 80083e0:	2f6f      	cmp	r7, #111	@ 0x6f
 80083e2:	4853      	ldr	r0, [pc, #332]	@ (8008530 <_printf_i+0x238>)
 80083e4:	6033      	str	r3, [r6, #0]
 80083e6:	d159      	bne.n	800849c <_printf_i+0x1a4>
 80083e8:	2308      	movs	r3, #8
 80083ea:	2100      	movs	r1, #0
 80083ec:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80083f0:	6866      	ldr	r6, [r4, #4]
 80083f2:	60a6      	str	r6, [r4, #8]
 80083f4:	2e00      	cmp	r6, #0
 80083f6:	db05      	blt.n	8008404 <_printf_i+0x10c>
 80083f8:	6821      	ldr	r1, [r4, #0]
 80083fa:	432e      	orrs	r6, r5
 80083fc:	f021 0104 	bic.w	r1, r1, #4
 8008400:	6021      	str	r1, [r4, #0]
 8008402:	d04d      	beq.n	80084a0 <_printf_i+0x1a8>
 8008404:	4616      	mov	r6, r2
 8008406:	fbb5 f1f3 	udiv	r1, r5, r3
 800840a:	fb03 5711 	mls	r7, r3, r1, r5
 800840e:	5dc7      	ldrb	r7, [r0, r7]
 8008410:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8008414:	462f      	mov	r7, r5
 8008416:	42bb      	cmp	r3, r7
 8008418:	460d      	mov	r5, r1
 800841a:	d9f4      	bls.n	8008406 <_printf_i+0x10e>
 800841c:	2b08      	cmp	r3, #8
 800841e:	d10b      	bne.n	8008438 <_printf_i+0x140>
 8008420:	6823      	ldr	r3, [r4, #0]
 8008422:	07df      	lsls	r7, r3, #31
 8008424:	d508      	bpl.n	8008438 <_printf_i+0x140>
 8008426:	6923      	ldr	r3, [r4, #16]
 8008428:	6861      	ldr	r1, [r4, #4]
 800842a:	4299      	cmp	r1, r3
 800842c:	bfde      	ittt	le
 800842e:	2330      	movle	r3, #48	@ 0x30
 8008430:	f806 3c01 	strble.w	r3, [r6, #-1]
 8008434:	f106 36ff 	addle.w	r6, r6, #4294967295
 8008438:	1b92      	subs	r2, r2, r6
 800843a:	6122      	str	r2, [r4, #16]
 800843c:	f8cd a000 	str.w	sl, [sp]
 8008440:	464b      	mov	r3, r9
 8008442:	aa03      	add	r2, sp, #12
 8008444:	4621      	mov	r1, r4
 8008446:	4640      	mov	r0, r8
 8008448:	f7ff fee8 	bl	800821c <_printf_common>
 800844c:	3001      	adds	r0, #1
 800844e:	d14c      	bne.n	80084ea <_printf_i+0x1f2>
 8008450:	f04f 30ff 	mov.w	r0, #4294967295
 8008454:	b004      	add	sp, #16
 8008456:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800845a:	6823      	ldr	r3, [r4, #0]
 800845c:	f043 0320 	orr.w	r3, r3, #32
 8008460:	6023      	str	r3, [r4, #0]
 8008462:	4834      	ldr	r0, [pc, #208]	@ (8008534 <_printf_i+0x23c>)
 8008464:	2778      	movs	r7, #120	@ 0x78
 8008466:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800846a:	6823      	ldr	r3, [r4, #0]
 800846c:	6831      	ldr	r1, [r6, #0]
 800846e:	061f      	lsls	r7, r3, #24
 8008470:	f851 5b04 	ldr.w	r5, [r1], #4
 8008474:	d402      	bmi.n	800847c <_printf_i+0x184>
 8008476:	065f      	lsls	r7, r3, #25
 8008478:	bf48      	it	mi
 800847a:	b2ad      	uxthmi	r5, r5
 800847c:	6031      	str	r1, [r6, #0]
 800847e:	07d9      	lsls	r1, r3, #31
 8008480:	bf44      	itt	mi
 8008482:	f043 0320 	orrmi.w	r3, r3, #32
 8008486:	6023      	strmi	r3, [r4, #0]
 8008488:	b11d      	cbz	r5, 8008492 <_printf_i+0x19a>
 800848a:	2310      	movs	r3, #16
 800848c:	e7ad      	b.n	80083ea <_printf_i+0xf2>
 800848e:	4828      	ldr	r0, [pc, #160]	@ (8008530 <_printf_i+0x238>)
 8008490:	e7e9      	b.n	8008466 <_printf_i+0x16e>
 8008492:	6823      	ldr	r3, [r4, #0]
 8008494:	f023 0320 	bic.w	r3, r3, #32
 8008498:	6023      	str	r3, [r4, #0]
 800849a:	e7f6      	b.n	800848a <_printf_i+0x192>
 800849c:	230a      	movs	r3, #10
 800849e:	e7a4      	b.n	80083ea <_printf_i+0xf2>
 80084a0:	4616      	mov	r6, r2
 80084a2:	e7bb      	b.n	800841c <_printf_i+0x124>
 80084a4:	6833      	ldr	r3, [r6, #0]
 80084a6:	6825      	ldr	r5, [r4, #0]
 80084a8:	6961      	ldr	r1, [r4, #20]
 80084aa:	1d18      	adds	r0, r3, #4
 80084ac:	6030      	str	r0, [r6, #0]
 80084ae:	062e      	lsls	r6, r5, #24
 80084b0:	681b      	ldr	r3, [r3, #0]
 80084b2:	d501      	bpl.n	80084b8 <_printf_i+0x1c0>
 80084b4:	6019      	str	r1, [r3, #0]
 80084b6:	e002      	b.n	80084be <_printf_i+0x1c6>
 80084b8:	0668      	lsls	r0, r5, #25
 80084ba:	d5fb      	bpl.n	80084b4 <_printf_i+0x1bc>
 80084bc:	8019      	strh	r1, [r3, #0]
 80084be:	2300      	movs	r3, #0
 80084c0:	6123      	str	r3, [r4, #16]
 80084c2:	4616      	mov	r6, r2
 80084c4:	e7ba      	b.n	800843c <_printf_i+0x144>
 80084c6:	6833      	ldr	r3, [r6, #0]
 80084c8:	1d1a      	adds	r2, r3, #4
 80084ca:	6032      	str	r2, [r6, #0]
 80084cc:	681e      	ldr	r6, [r3, #0]
 80084ce:	6862      	ldr	r2, [r4, #4]
 80084d0:	2100      	movs	r1, #0
 80084d2:	4630      	mov	r0, r6
 80084d4:	f7f7 fee4 	bl	80002a0 <memchr>
 80084d8:	b108      	cbz	r0, 80084de <_printf_i+0x1e6>
 80084da:	1b80      	subs	r0, r0, r6
 80084dc:	6060      	str	r0, [r4, #4]
 80084de:	6863      	ldr	r3, [r4, #4]
 80084e0:	6123      	str	r3, [r4, #16]
 80084e2:	2300      	movs	r3, #0
 80084e4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80084e8:	e7a8      	b.n	800843c <_printf_i+0x144>
 80084ea:	6923      	ldr	r3, [r4, #16]
 80084ec:	4632      	mov	r2, r6
 80084ee:	4649      	mov	r1, r9
 80084f0:	4640      	mov	r0, r8
 80084f2:	47d0      	blx	sl
 80084f4:	3001      	adds	r0, #1
 80084f6:	d0ab      	beq.n	8008450 <_printf_i+0x158>
 80084f8:	6823      	ldr	r3, [r4, #0]
 80084fa:	079b      	lsls	r3, r3, #30
 80084fc:	d413      	bmi.n	8008526 <_printf_i+0x22e>
 80084fe:	68e0      	ldr	r0, [r4, #12]
 8008500:	9b03      	ldr	r3, [sp, #12]
 8008502:	4298      	cmp	r0, r3
 8008504:	bfb8      	it	lt
 8008506:	4618      	movlt	r0, r3
 8008508:	e7a4      	b.n	8008454 <_printf_i+0x15c>
 800850a:	2301      	movs	r3, #1
 800850c:	4632      	mov	r2, r6
 800850e:	4649      	mov	r1, r9
 8008510:	4640      	mov	r0, r8
 8008512:	47d0      	blx	sl
 8008514:	3001      	adds	r0, #1
 8008516:	d09b      	beq.n	8008450 <_printf_i+0x158>
 8008518:	3501      	adds	r5, #1
 800851a:	68e3      	ldr	r3, [r4, #12]
 800851c:	9903      	ldr	r1, [sp, #12]
 800851e:	1a5b      	subs	r3, r3, r1
 8008520:	42ab      	cmp	r3, r5
 8008522:	dcf2      	bgt.n	800850a <_printf_i+0x212>
 8008524:	e7eb      	b.n	80084fe <_printf_i+0x206>
 8008526:	2500      	movs	r5, #0
 8008528:	f104 0619 	add.w	r6, r4, #25
 800852c:	e7f5      	b.n	800851a <_printf_i+0x222>
 800852e:	bf00      	nop
 8008530:	08008d71 	.word	0x08008d71
 8008534:	08008d82 	.word	0x08008d82

08008538 <__sflush_r>:
 8008538:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800853c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008540:	0716      	lsls	r6, r2, #28
 8008542:	4605      	mov	r5, r0
 8008544:	460c      	mov	r4, r1
 8008546:	d451      	bmi.n	80085ec <__sflush_r+0xb4>
 8008548:	684b      	ldr	r3, [r1, #4]
 800854a:	2b00      	cmp	r3, #0
 800854c:	dc02      	bgt.n	8008554 <__sflush_r+0x1c>
 800854e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8008550:	2b00      	cmp	r3, #0
 8008552:	dd49      	ble.n	80085e8 <__sflush_r+0xb0>
 8008554:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008556:	2e00      	cmp	r6, #0
 8008558:	d046      	beq.n	80085e8 <__sflush_r+0xb0>
 800855a:	2300      	movs	r3, #0
 800855c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8008560:	682f      	ldr	r7, [r5, #0]
 8008562:	602b      	str	r3, [r5, #0]
 8008564:	d031      	beq.n	80085ca <__sflush_r+0x92>
 8008566:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8008568:	89a3      	ldrh	r3, [r4, #12]
 800856a:	0759      	lsls	r1, r3, #29
 800856c:	d505      	bpl.n	800857a <__sflush_r+0x42>
 800856e:	6863      	ldr	r3, [r4, #4]
 8008570:	1ad2      	subs	r2, r2, r3
 8008572:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8008574:	b10b      	cbz	r3, 800857a <__sflush_r+0x42>
 8008576:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8008578:	1ad2      	subs	r2, r2, r3
 800857a:	2300      	movs	r3, #0
 800857c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800857e:	6a21      	ldr	r1, [r4, #32]
 8008580:	4628      	mov	r0, r5
 8008582:	47b0      	blx	r6
 8008584:	1c42      	adds	r2, r0, #1
 8008586:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800858a:	d106      	bne.n	800859a <__sflush_r+0x62>
 800858c:	6829      	ldr	r1, [r5, #0]
 800858e:	291d      	cmp	r1, #29
 8008590:	d846      	bhi.n	8008620 <__sflush_r+0xe8>
 8008592:	4a29      	ldr	r2, [pc, #164]	@ (8008638 <__sflush_r+0x100>)
 8008594:	40ca      	lsrs	r2, r1
 8008596:	07d6      	lsls	r6, r2, #31
 8008598:	d542      	bpl.n	8008620 <__sflush_r+0xe8>
 800859a:	2200      	movs	r2, #0
 800859c:	6062      	str	r2, [r4, #4]
 800859e:	04d9      	lsls	r1, r3, #19
 80085a0:	6922      	ldr	r2, [r4, #16]
 80085a2:	6022      	str	r2, [r4, #0]
 80085a4:	d504      	bpl.n	80085b0 <__sflush_r+0x78>
 80085a6:	1c42      	adds	r2, r0, #1
 80085a8:	d101      	bne.n	80085ae <__sflush_r+0x76>
 80085aa:	682b      	ldr	r3, [r5, #0]
 80085ac:	b903      	cbnz	r3, 80085b0 <__sflush_r+0x78>
 80085ae:	6560      	str	r0, [r4, #84]	@ 0x54
 80085b0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80085b2:	602f      	str	r7, [r5, #0]
 80085b4:	b1c1      	cbz	r1, 80085e8 <__sflush_r+0xb0>
 80085b6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80085ba:	4299      	cmp	r1, r3
 80085bc:	d002      	beq.n	80085c4 <__sflush_r+0x8c>
 80085be:	4628      	mov	r0, r5
 80085c0:	f7ff fbf2 	bl	8007da8 <_free_r>
 80085c4:	2300      	movs	r3, #0
 80085c6:	6363      	str	r3, [r4, #52]	@ 0x34
 80085c8:	e00e      	b.n	80085e8 <__sflush_r+0xb0>
 80085ca:	6a21      	ldr	r1, [r4, #32]
 80085cc:	2301      	movs	r3, #1
 80085ce:	4628      	mov	r0, r5
 80085d0:	47b0      	blx	r6
 80085d2:	4602      	mov	r2, r0
 80085d4:	1c50      	adds	r0, r2, #1
 80085d6:	d1c7      	bne.n	8008568 <__sflush_r+0x30>
 80085d8:	682b      	ldr	r3, [r5, #0]
 80085da:	2b00      	cmp	r3, #0
 80085dc:	d0c4      	beq.n	8008568 <__sflush_r+0x30>
 80085de:	2b1d      	cmp	r3, #29
 80085e0:	d001      	beq.n	80085e6 <__sflush_r+0xae>
 80085e2:	2b16      	cmp	r3, #22
 80085e4:	d11a      	bne.n	800861c <__sflush_r+0xe4>
 80085e6:	602f      	str	r7, [r5, #0]
 80085e8:	2000      	movs	r0, #0
 80085ea:	e01e      	b.n	800862a <__sflush_r+0xf2>
 80085ec:	690f      	ldr	r7, [r1, #16]
 80085ee:	2f00      	cmp	r7, #0
 80085f0:	d0fa      	beq.n	80085e8 <__sflush_r+0xb0>
 80085f2:	0793      	lsls	r3, r2, #30
 80085f4:	680e      	ldr	r6, [r1, #0]
 80085f6:	bf08      	it	eq
 80085f8:	694b      	ldreq	r3, [r1, #20]
 80085fa:	600f      	str	r7, [r1, #0]
 80085fc:	bf18      	it	ne
 80085fe:	2300      	movne	r3, #0
 8008600:	eba6 0807 	sub.w	r8, r6, r7
 8008604:	608b      	str	r3, [r1, #8]
 8008606:	f1b8 0f00 	cmp.w	r8, #0
 800860a:	dded      	ble.n	80085e8 <__sflush_r+0xb0>
 800860c:	6a21      	ldr	r1, [r4, #32]
 800860e:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8008610:	4643      	mov	r3, r8
 8008612:	463a      	mov	r2, r7
 8008614:	4628      	mov	r0, r5
 8008616:	47b0      	blx	r6
 8008618:	2800      	cmp	r0, #0
 800861a:	dc08      	bgt.n	800862e <__sflush_r+0xf6>
 800861c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008620:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008624:	81a3      	strh	r3, [r4, #12]
 8008626:	f04f 30ff 	mov.w	r0, #4294967295
 800862a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800862e:	4407      	add	r7, r0
 8008630:	eba8 0800 	sub.w	r8, r8, r0
 8008634:	e7e7      	b.n	8008606 <__sflush_r+0xce>
 8008636:	bf00      	nop
 8008638:	20400001 	.word	0x20400001

0800863c <_fflush_r>:
 800863c:	b538      	push	{r3, r4, r5, lr}
 800863e:	690b      	ldr	r3, [r1, #16]
 8008640:	4605      	mov	r5, r0
 8008642:	460c      	mov	r4, r1
 8008644:	b913      	cbnz	r3, 800864c <_fflush_r+0x10>
 8008646:	2500      	movs	r5, #0
 8008648:	4628      	mov	r0, r5
 800864a:	bd38      	pop	{r3, r4, r5, pc}
 800864c:	b118      	cbz	r0, 8008656 <_fflush_r+0x1a>
 800864e:	6a03      	ldr	r3, [r0, #32]
 8008650:	b90b      	cbnz	r3, 8008656 <_fflush_r+0x1a>
 8008652:	f7ff fa8b 	bl	8007b6c <__sinit>
 8008656:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800865a:	2b00      	cmp	r3, #0
 800865c:	d0f3      	beq.n	8008646 <_fflush_r+0xa>
 800865e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8008660:	07d0      	lsls	r0, r2, #31
 8008662:	d404      	bmi.n	800866e <_fflush_r+0x32>
 8008664:	0599      	lsls	r1, r3, #22
 8008666:	d402      	bmi.n	800866e <_fflush_r+0x32>
 8008668:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800866a:	f7ff fb8c 	bl	8007d86 <__retarget_lock_acquire_recursive>
 800866e:	4628      	mov	r0, r5
 8008670:	4621      	mov	r1, r4
 8008672:	f7ff ff61 	bl	8008538 <__sflush_r>
 8008676:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008678:	07da      	lsls	r2, r3, #31
 800867a:	4605      	mov	r5, r0
 800867c:	d4e4      	bmi.n	8008648 <_fflush_r+0xc>
 800867e:	89a3      	ldrh	r3, [r4, #12]
 8008680:	059b      	lsls	r3, r3, #22
 8008682:	d4e1      	bmi.n	8008648 <_fflush_r+0xc>
 8008684:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008686:	f7ff fb7f 	bl	8007d88 <__retarget_lock_release_recursive>
 800868a:	e7dd      	b.n	8008648 <_fflush_r+0xc>

0800868c <_putc_r>:
 800868c:	b570      	push	{r4, r5, r6, lr}
 800868e:	460d      	mov	r5, r1
 8008690:	4614      	mov	r4, r2
 8008692:	4606      	mov	r6, r0
 8008694:	b118      	cbz	r0, 800869e <_putc_r+0x12>
 8008696:	6a03      	ldr	r3, [r0, #32]
 8008698:	b90b      	cbnz	r3, 800869e <_putc_r+0x12>
 800869a:	f7ff fa67 	bl	8007b6c <__sinit>
 800869e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80086a0:	07d8      	lsls	r0, r3, #31
 80086a2:	d405      	bmi.n	80086b0 <_putc_r+0x24>
 80086a4:	89a3      	ldrh	r3, [r4, #12]
 80086a6:	0599      	lsls	r1, r3, #22
 80086a8:	d402      	bmi.n	80086b0 <_putc_r+0x24>
 80086aa:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80086ac:	f7ff fb6b 	bl	8007d86 <__retarget_lock_acquire_recursive>
 80086b0:	68a3      	ldr	r3, [r4, #8]
 80086b2:	3b01      	subs	r3, #1
 80086b4:	2b00      	cmp	r3, #0
 80086b6:	60a3      	str	r3, [r4, #8]
 80086b8:	da05      	bge.n	80086c6 <_putc_r+0x3a>
 80086ba:	69a2      	ldr	r2, [r4, #24]
 80086bc:	4293      	cmp	r3, r2
 80086be:	db12      	blt.n	80086e6 <_putc_r+0x5a>
 80086c0:	b2eb      	uxtb	r3, r5
 80086c2:	2b0a      	cmp	r3, #10
 80086c4:	d00f      	beq.n	80086e6 <_putc_r+0x5a>
 80086c6:	6823      	ldr	r3, [r4, #0]
 80086c8:	1c5a      	adds	r2, r3, #1
 80086ca:	6022      	str	r2, [r4, #0]
 80086cc:	701d      	strb	r5, [r3, #0]
 80086ce:	b2ed      	uxtb	r5, r5
 80086d0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80086d2:	07da      	lsls	r2, r3, #31
 80086d4:	d405      	bmi.n	80086e2 <_putc_r+0x56>
 80086d6:	89a3      	ldrh	r3, [r4, #12]
 80086d8:	059b      	lsls	r3, r3, #22
 80086da:	d402      	bmi.n	80086e2 <_putc_r+0x56>
 80086dc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80086de:	f7ff fb53 	bl	8007d88 <__retarget_lock_release_recursive>
 80086e2:	4628      	mov	r0, r5
 80086e4:	bd70      	pop	{r4, r5, r6, pc}
 80086e6:	4629      	mov	r1, r5
 80086e8:	4622      	mov	r2, r4
 80086ea:	4630      	mov	r0, r6
 80086ec:	f000 f802 	bl	80086f4 <__swbuf_r>
 80086f0:	4605      	mov	r5, r0
 80086f2:	e7ed      	b.n	80086d0 <_putc_r+0x44>

080086f4 <__swbuf_r>:
 80086f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80086f6:	460e      	mov	r6, r1
 80086f8:	4614      	mov	r4, r2
 80086fa:	4605      	mov	r5, r0
 80086fc:	b118      	cbz	r0, 8008706 <__swbuf_r+0x12>
 80086fe:	6a03      	ldr	r3, [r0, #32]
 8008700:	b90b      	cbnz	r3, 8008706 <__swbuf_r+0x12>
 8008702:	f7ff fa33 	bl	8007b6c <__sinit>
 8008706:	69a3      	ldr	r3, [r4, #24]
 8008708:	60a3      	str	r3, [r4, #8]
 800870a:	89a3      	ldrh	r3, [r4, #12]
 800870c:	071a      	lsls	r2, r3, #28
 800870e:	d501      	bpl.n	8008714 <__swbuf_r+0x20>
 8008710:	6923      	ldr	r3, [r4, #16]
 8008712:	b943      	cbnz	r3, 8008726 <__swbuf_r+0x32>
 8008714:	4621      	mov	r1, r4
 8008716:	4628      	mov	r0, r5
 8008718:	f000 f82a 	bl	8008770 <__swsetup_r>
 800871c:	b118      	cbz	r0, 8008726 <__swbuf_r+0x32>
 800871e:	f04f 37ff 	mov.w	r7, #4294967295
 8008722:	4638      	mov	r0, r7
 8008724:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008726:	6823      	ldr	r3, [r4, #0]
 8008728:	6922      	ldr	r2, [r4, #16]
 800872a:	1a98      	subs	r0, r3, r2
 800872c:	6963      	ldr	r3, [r4, #20]
 800872e:	b2f6      	uxtb	r6, r6
 8008730:	4283      	cmp	r3, r0
 8008732:	4637      	mov	r7, r6
 8008734:	dc05      	bgt.n	8008742 <__swbuf_r+0x4e>
 8008736:	4621      	mov	r1, r4
 8008738:	4628      	mov	r0, r5
 800873a:	f7ff ff7f 	bl	800863c <_fflush_r>
 800873e:	2800      	cmp	r0, #0
 8008740:	d1ed      	bne.n	800871e <__swbuf_r+0x2a>
 8008742:	68a3      	ldr	r3, [r4, #8]
 8008744:	3b01      	subs	r3, #1
 8008746:	60a3      	str	r3, [r4, #8]
 8008748:	6823      	ldr	r3, [r4, #0]
 800874a:	1c5a      	adds	r2, r3, #1
 800874c:	6022      	str	r2, [r4, #0]
 800874e:	701e      	strb	r6, [r3, #0]
 8008750:	6962      	ldr	r2, [r4, #20]
 8008752:	1c43      	adds	r3, r0, #1
 8008754:	429a      	cmp	r2, r3
 8008756:	d004      	beq.n	8008762 <__swbuf_r+0x6e>
 8008758:	89a3      	ldrh	r3, [r4, #12]
 800875a:	07db      	lsls	r3, r3, #31
 800875c:	d5e1      	bpl.n	8008722 <__swbuf_r+0x2e>
 800875e:	2e0a      	cmp	r6, #10
 8008760:	d1df      	bne.n	8008722 <__swbuf_r+0x2e>
 8008762:	4621      	mov	r1, r4
 8008764:	4628      	mov	r0, r5
 8008766:	f7ff ff69 	bl	800863c <_fflush_r>
 800876a:	2800      	cmp	r0, #0
 800876c:	d0d9      	beq.n	8008722 <__swbuf_r+0x2e>
 800876e:	e7d6      	b.n	800871e <__swbuf_r+0x2a>

08008770 <__swsetup_r>:
 8008770:	b538      	push	{r3, r4, r5, lr}
 8008772:	4b28      	ldr	r3, [pc, #160]	@ (8008814 <__swsetup_r+0xa4>)
 8008774:	4605      	mov	r5, r0
 8008776:	6818      	ldr	r0, [r3, #0]
 8008778:	460c      	mov	r4, r1
 800877a:	b118      	cbz	r0, 8008784 <__swsetup_r+0x14>
 800877c:	6a03      	ldr	r3, [r0, #32]
 800877e:	b90b      	cbnz	r3, 8008784 <__swsetup_r+0x14>
 8008780:	f7ff f9f4 	bl	8007b6c <__sinit>
 8008784:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008788:	071a      	lsls	r2, r3, #28
 800878a:	d421      	bmi.n	80087d0 <__swsetup_r+0x60>
 800878c:	06d8      	lsls	r0, r3, #27
 800878e:	d407      	bmi.n	80087a0 <__swsetup_r+0x30>
 8008790:	2209      	movs	r2, #9
 8008792:	602a      	str	r2, [r5, #0]
 8008794:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008798:	81a3      	strh	r3, [r4, #12]
 800879a:	f04f 30ff 	mov.w	r0, #4294967295
 800879e:	e030      	b.n	8008802 <__swsetup_r+0x92>
 80087a0:	0759      	lsls	r1, r3, #29
 80087a2:	d512      	bpl.n	80087ca <__swsetup_r+0x5a>
 80087a4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80087a6:	b141      	cbz	r1, 80087ba <__swsetup_r+0x4a>
 80087a8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80087ac:	4299      	cmp	r1, r3
 80087ae:	d002      	beq.n	80087b6 <__swsetup_r+0x46>
 80087b0:	4628      	mov	r0, r5
 80087b2:	f7ff faf9 	bl	8007da8 <_free_r>
 80087b6:	2300      	movs	r3, #0
 80087b8:	6363      	str	r3, [r4, #52]	@ 0x34
 80087ba:	2200      	movs	r2, #0
 80087bc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80087c0:	6062      	str	r2, [r4, #4]
 80087c2:	6922      	ldr	r2, [r4, #16]
 80087c4:	6022      	str	r2, [r4, #0]
 80087c6:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80087ca:	f043 0308 	orr.w	r3, r3, #8
 80087ce:	81a3      	strh	r3, [r4, #12]
 80087d0:	6922      	ldr	r2, [r4, #16]
 80087d2:	b93a      	cbnz	r2, 80087e4 <__swsetup_r+0x74>
 80087d4:	059a      	lsls	r2, r3, #22
 80087d6:	d501      	bpl.n	80087dc <__swsetup_r+0x6c>
 80087d8:	0618      	lsls	r0, r3, #24
 80087da:	d503      	bpl.n	80087e4 <__swsetup_r+0x74>
 80087dc:	4621      	mov	r1, r4
 80087de:	4628      	mov	r0, r5
 80087e0:	f000 f84e 	bl	8008880 <__smakebuf_r>
 80087e4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80087e8:	f013 0201 	ands.w	r2, r3, #1
 80087ec:	d00a      	beq.n	8008804 <__swsetup_r+0x94>
 80087ee:	2200      	movs	r2, #0
 80087f0:	60a2      	str	r2, [r4, #8]
 80087f2:	6962      	ldr	r2, [r4, #20]
 80087f4:	4252      	negs	r2, r2
 80087f6:	61a2      	str	r2, [r4, #24]
 80087f8:	6922      	ldr	r2, [r4, #16]
 80087fa:	b942      	cbnz	r2, 800880e <__swsetup_r+0x9e>
 80087fc:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8008800:	d1c8      	bne.n	8008794 <__swsetup_r+0x24>
 8008802:	bd38      	pop	{r3, r4, r5, pc}
 8008804:	0799      	lsls	r1, r3, #30
 8008806:	bf58      	it	pl
 8008808:	6962      	ldrpl	r2, [r4, #20]
 800880a:	60a2      	str	r2, [r4, #8]
 800880c:	e7f4      	b.n	80087f8 <__swsetup_r+0x88>
 800880e:	2000      	movs	r0, #0
 8008810:	e7f7      	b.n	8008802 <__swsetup_r+0x92>
 8008812:	bf00      	nop
 8008814:	2000010c 	.word	0x2000010c

08008818 <_sbrk_r>:
 8008818:	b538      	push	{r3, r4, r5, lr}
 800881a:	4d06      	ldr	r5, [pc, #24]	@ (8008834 <_sbrk_r+0x1c>)
 800881c:	2300      	movs	r3, #0
 800881e:	4604      	mov	r4, r0
 8008820:	4608      	mov	r0, r1
 8008822:	602b      	str	r3, [r5, #0]
 8008824:	f7fd fd3c 	bl	80062a0 <_sbrk>
 8008828:	1c43      	adds	r3, r0, #1
 800882a:	d102      	bne.n	8008832 <_sbrk_r+0x1a>
 800882c:	682b      	ldr	r3, [r5, #0]
 800882e:	b103      	cbz	r3, 8008832 <_sbrk_r+0x1a>
 8008830:	6023      	str	r3, [r4, #0]
 8008832:	bd38      	pop	{r3, r4, r5, pc}
 8008834:	2000237c 	.word	0x2000237c

08008838 <__swhatbuf_r>:
 8008838:	b570      	push	{r4, r5, r6, lr}
 800883a:	460c      	mov	r4, r1
 800883c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008840:	2900      	cmp	r1, #0
 8008842:	b096      	sub	sp, #88	@ 0x58
 8008844:	4615      	mov	r5, r2
 8008846:	461e      	mov	r6, r3
 8008848:	da0a      	bge.n	8008860 <__swhatbuf_r+0x28>
 800884a:	89a1      	ldrh	r1, [r4, #12]
 800884c:	f011 0180 	ands.w	r1, r1, #128	@ 0x80
 8008850:	d113      	bne.n	800887a <__swhatbuf_r+0x42>
 8008852:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8008856:	2000      	movs	r0, #0
 8008858:	6031      	str	r1, [r6, #0]
 800885a:	602a      	str	r2, [r5, #0]
 800885c:	b016      	add	sp, #88	@ 0x58
 800885e:	bd70      	pop	{r4, r5, r6, pc}
 8008860:	466a      	mov	r2, sp
 8008862:	f000 f847 	bl	80088f4 <_fstat_r>
 8008866:	2800      	cmp	r0, #0
 8008868:	dbef      	blt.n	800884a <__swhatbuf_r+0x12>
 800886a:	9901      	ldr	r1, [sp, #4]
 800886c:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8008870:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8008874:	4259      	negs	r1, r3
 8008876:	4159      	adcs	r1, r3
 8008878:	e7eb      	b.n	8008852 <__swhatbuf_r+0x1a>
 800887a:	2100      	movs	r1, #0
 800887c:	2240      	movs	r2, #64	@ 0x40
 800887e:	e7ea      	b.n	8008856 <__swhatbuf_r+0x1e>

08008880 <__smakebuf_r>:
 8008880:	898b      	ldrh	r3, [r1, #12]
 8008882:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8008884:	079e      	lsls	r6, r3, #30
 8008886:	4605      	mov	r5, r0
 8008888:	460c      	mov	r4, r1
 800888a:	d507      	bpl.n	800889c <__smakebuf_r+0x1c>
 800888c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8008890:	6023      	str	r3, [r4, #0]
 8008892:	6123      	str	r3, [r4, #16]
 8008894:	2301      	movs	r3, #1
 8008896:	6163      	str	r3, [r4, #20]
 8008898:	b002      	add	sp, #8
 800889a:	bd70      	pop	{r4, r5, r6, pc}
 800889c:	ab01      	add	r3, sp, #4
 800889e:	466a      	mov	r2, sp
 80088a0:	f7ff ffca 	bl	8008838 <__swhatbuf_r>
 80088a4:	9e00      	ldr	r6, [sp, #0]
 80088a6:	4628      	mov	r0, r5
 80088a8:	4631      	mov	r1, r6
 80088aa:	f7ff fae9 	bl	8007e80 <_malloc_r>
 80088ae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80088b2:	b938      	cbnz	r0, 80088c4 <__smakebuf_r+0x44>
 80088b4:	059a      	lsls	r2, r3, #22
 80088b6:	d4ef      	bmi.n	8008898 <__smakebuf_r+0x18>
 80088b8:	f023 0303 	bic.w	r3, r3, #3
 80088bc:	f043 0302 	orr.w	r3, r3, #2
 80088c0:	81a3      	strh	r3, [r4, #12]
 80088c2:	e7e3      	b.n	800888c <__smakebuf_r+0xc>
 80088c4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80088c8:	81a3      	strh	r3, [r4, #12]
 80088ca:	9b01      	ldr	r3, [sp, #4]
 80088cc:	6020      	str	r0, [r4, #0]
 80088ce:	e9c4 0604 	strd	r0, r6, [r4, #16]
 80088d2:	2b00      	cmp	r3, #0
 80088d4:	d0e0      	beq.n	8008898 <__smakebuf_r+0x18>
 80088d6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80088da:	4628      	mov	r0, r5
 80088dc:	f000 f81c 	bl	8008918 <_isatty_r>
 80088e0:	2800      	cmp	r0, #0
 80088e2:	d0d9      	beq.n	8008898 <__smakebuf_r+0x18>
 80088e4:	89a3      	ldrh	r3, [r4, #12]
 80088e6:	f023 0303 	bic.w	r3, r3, #3
 80088ea:	f043 0301 	orr.w	r3, r3, #1
 80088ee:	81a3      	strh	r3, [r4, #12]
 80088f0:	e7d2      	b.n	8008898 <__smakebuf_r+0x18>
	...

080088f4 <_fstat_r>:
 80088f4:	b538      	push	{r3, r4, r5, lr}
 80088f6:	4d07      	ldr	r5, [pc, #28]	@ (8008914 <_fstat_r+0x20>)
 80088f8:	2300      	movs	r3, #0
 80088fa:	4604      	mov	r4, r0
 80088fc:	4608      	mov	r0, r1
 80088fe:	4611      	mov	r1, r2
 8008900:	602b      	str	r3, [r5, #0]
 8008902:	f7fd fcc4 	bl	800628e <_fstat>
 8008906:	1c43      	adds	r3, r0, #1
 8008908:	d102      	bne.n	8008910 <_fstat_r+0x1c>
 800890a:	682b      	ldr	r3, [r5, #0]
 800890c:	b103      	cbz	r3, 8008910 <_fstat_r+0x1c>
 800890e:	6023      	str	r3, [r4, #0]
 8008910:	bd38      	pop	{r3, r4, r5, pc}
 8008912:	bf00      	nop
 8008914:	2000237c 	.word	0x2000237c

08008918 <_isatty_r>:
 8008918:	b538      	push	{r3, r4, r5, lr}
 800891a:	4d06      	ldr	r5, [pc, #24]	@ (8008934 <_isatty_r+0x1c>)
 800891c:	2300      	movs	r3, #0
 800891e:	4604      	mov	r4, r0
 8008920:	4608      	mov	r0, r1
 8008922:	602b      	str	r3, [r5, #0]
 8008924:	f7fd fcb8 	bl	8006298 <_isatty>
 8008928:	1c43      	adds	r3, r0, #1
 800892a:	d102      	bne.n	8008932 <_isatty_r+0x1a>
 800892c:	682b      	ldr	r3, [r5, #0]
 800892e:	b103      	cbz	r3, 8008932 <_isatty_r+0x1a>
 8008930:	6023      	str	r3, [r4, #0]
 8008932:	bd38      	pop	{r3, r4, r5, pc}
 8008934:	2000237c 	.word	0x2000237c

08008938 <__udivmoddi4>:
 8008938:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800893c:	9d08      	ldr	r5, [sp, #32]
 800893e:	460f      	mov	r7, r1
 8008940:	4604      	mov	r4, r0
 8008942:	468c      	mov	ip, r1
 8008944:	2b00      	cmp	r3, #0
 8008946:	d148      	bne.n	80089da <__udivmoddi4+0xa2>
 8008948:	428a      	cmp	r2, r1
 800894a:	4616      	mov	r6, r2
 800894c:	d961      	bls.n	8008a12 <__udivmoddi4+0xda>
 800894e:	fab2 f382 	clz	r3, r2
 8008952:	b14b      	cbz	r3, 8008968 <__udivmoddi4+0x30>
 8008954:	f1c3 0220 	rsb	r2, r3, #32
 8008958:	fa01 fc03 	lsl.w	ip, r1, r3
 800895c:	fa20 f202 	lsr.w	r2, r0, r2
 8008960:	409e      	lsls	r6, r3
 8008962:	ea42 0c0c 	orr.w	ip, r2, ip
 8008966:	409c      	lsls	r4, r3
 8008968:	ea4f 4e16 	mov.w	lr, r6, lsr #16
 800896c:	b2b7      	uxth	r7, r6
 800896e:	fbbc f1fe 	udiv	r1, ip, lr
 8008972:	0c22      	lsrs	r2, r4, #16
 8008974:	fb0e cc11 	mls	ip, lr, r1, ip
 8008978:	ea42 420c 	orr.w	r2, r2, ip, lsl #16
 800897c:	fb01 f007 	mul.w	r0, r1, r7
 8008980:	4290      	cmp	r0, r2
 8008982:	d909      	bls.n	8008998 <__udivmoddi4+0x60>
 8008984:	18b2      	adds	r2, r6, r2
 8008986:	f101 3cff 	add.w	ip, r1, #4294967295
 800898a:	f080 80ee 	bcs.w	8008b6a <__udivmoddi4+0x232>
 800898e:	4290      	cmp	r0, r2
 8008990:	f240 80eb 	bls.w	8008b6a <__udivmoddi4+0x232>
 8008994:	3902      	subs	r1, #2
 8008996:	4432      	add	r2, r6
 8008998:	1a12      	subs	r2, r2, r0
 800899a:	b2a4      	uxth	r4, r4
 800899c:	fbb2 f0fe 	udiv	r0, r2, lr
 80089a0:	fb0e 2210 	mls	r2, lr, r0, r2
 80089a4:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80089a8:	fb00 f707 	mul.w	r7, r0, r7
 80089ac:	42a7      	cmp	r7, r4
 80089ae:	d909      	bls.n	80089c4 <__udivmoddi4+0x8c>
 80089b0:	1934      	adds	r4, r6, r4
 80089b2:	f100 32ff 	add.w	r2, r0, #4294967295
 80089b6:	f080 80da 	bcs.w	8008b6e <__udivmoddi4+0x236>
 80089ba:	42a7      	cmp	r7, r4
 80089bc:	f240 80d7 	bls.w	8008b6e <__udivmoddi4+0x236>
 80089c0:	4434      	add	r4, r6
 80089c2:	3802      	subs	r0, #2
 80089c4:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80089c8:	1be4      	subs	r4, r4, r7
 80089ca:	2100      	movs	r1, #0
 80089cc:	b11d      	cbz	r5, 80089d6 <__udivmoddi4+0x9e>
 80089ce:	40dc      	lsrs	r4, r3
 80089d0:	2300      	movs	r3, #0
 80089d2:	e9c5 4300 	strd	r4, r3, [r5]
 80089d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80089da:	428b      	cmp	r3, r1
 80089dc:	d906      	bls.n	80089ec <__udivmoddi4+0xb4>
 80089de:	b10d      	cbz	r5, 80089e4 <__udivmoddi4+0xac>
 80089e0:	e9c5 0100 	strd	r0, r1, [r5]
 80089e4:	2100      	movs	r1, #0
 80089e6:	4608      	mov	r0, r1
 80089e8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80089ec:	fab3 f183 	clz	r1, r3
 80089f0:	2900      	cmp	r1, #0
 80089f2:	d148      	bne.n	8008a86 <__udivmoddi4+0x14e>
 80089f4:	42bb      	cmp	r3, r7
 80089f6:	d302      	bcc.n	80089fe <__udivmoddi4+0xc6>
 80089f8:	4282      	cmp	r2, r0
 80089fa:	f200 8107 	bhi.w	8008c0c <__udivmoddi4+0x2d4>
 80089fe:	1a84      	subs	r4, r0, r2
 8008a00:	eb67 0203 	sbc.w	r2, r7, r3
 8008a04:	2001      	movs	r0, #1
 8008a06:	4694      	mov	ip, r2
 8008a08:	2d00      	cmp	r5, #0
 8008a0a:	d0e4      	beq.n	80089d6 <__udivmoddi4+0x9e>
 8008a0c:	e9c5 4c00 	strd	r4, ip, [r5]
 8008a10:	e7e1      	b.n	80089d6 <__udivmoddi4+0x9e>
 8008a12:	2a00      	cmp	r2, #0
 8008a14:	f000 8092 	beq.w	8008b3c <__udivmoddi4+0x204>
 8008a18:	fab2 f382 	clz	r3, r2
 8008a1c:	2b00      	cmp	r3, #0
 8008a1e:	f040 80a8 	bne.w	8008b72 <__udivmoddi4+0x23a>
 8008a22:	1a8a      	subs	r2, r1, r2
 8008a24:	ea4f 4e16 	mov.w	lr, r6, lsr #16
 8008a28:	fa1f fc86 	uxth.w	ip, r6
 8008a2c:	2101      	movs	r1, #1
 8008a2e:	0c20      	lsrs	r0, r4, #16
 8008a30:	fbb2 f7fe 	udiv	r7, r2, lr
 8008a34:	fb0e 2217 	mls	r2, lr, r7, r2
 8008a38:	ea40 4202 	orr.w	r2, r0, r2, lsl #16
 8008a3c:	fb0c f007 	mul.w	r0, ip, r7
 8008a40:	4290      	cmp	r0, r2
 8008a42:	d907      	bls.n	8008a54 <__udivmoddi4+0x11c>
 8008a44:	18b2      	adds	r2, r6, r2
 8008a46:	f107 38ff 	add.w	r8, r7, #4294967295
 8008a4a:	d202      	bcs.n	8008a52 <__udivmoddi4+0x11a>
 8008a4c:	4290      	cmp	r0, r2
 8008a4e:	f200 80e2 	bhi.w	8008c16 <__udivmoddi4+0x2de>
 8008a52:	4647      	mov	r7, r8
 8008a54:	1a12      	subs	r2, r2, r0
 8008a56:	b2a4      	uxth	r4, r4
 8008a58:	fbb2 f0fe 	udiv	r0, r2, lr
 8008a5c:	fb0e 2210 	mls	r2, lr, r0, r2
 8008a60:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8008a64:	fb0c fc00 	mul.w	ip, ip, r0
 8008a68:	45a4      	cmp	ip, r4
 8008a6a:	d907      	bls.n	8008a7c <__udivmoddi4+0x144>
 8008a6c:	1934      	adds	r4, r6, r4
 8008a6e:	f100 32ff 	add.w	r2, r0, #4294967295
 8008a72:	d202      	bcs.n	8008a7a <__udivmoddi4+0x142>
 8008a74:	45a4      	cmp	ip, r4
 8008a76:	f200 80cb 	bhi.w	8008c10 <__udivmoddi4+0x2d8>
 8008a7a:	4610      	mov	r0, r2
 8008a7c:	eba4 040c 	sub.w	r4, r4, ip
 8008a80:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8008a84:	e7a2      	b.n	80089cc <__udivmoddi4+0x94>
 8008a86:	f1c1 0620 	rsb	r6, r1, #32
 8008a8a:	408b      	lsls	r3, r1
 8008a8c:	fa22 fc06 	lsr.w	ip, r2, r6
 8008a90:	ea4c 0c03 	orr.w	ip, ip, r3
 8008a94:	fa07 f401 	lsl.w	r4, r7, r1
 8008a98:	fa20 f306 	lsr.w	r3, r0, r6
 8008a9c:	40f7      	lsrs	r7, r6
 8008a9e:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8008aa2:	4323      	orrs	r3, r4
 8008aa4:	fa00 f801 	lsl.w	r8, r0, r1
 8008aa8:	fa1f fe8c 	uxth.w	lr, ip
 8008aac:	fbb7 f0f9 	udiv	r0, r7, r9
 8008ab0:	0c1c      	lsrs	r4, r3, #16
 8008ab2:	fb09 7710 	mls	r7, r9, r0, r7
 8008ab6:	ea44 4407 	orr.w	r4, r4, r7, lsl #16
 8008aba:	fb00 f70e 	mul.w	r7, r0, lr
 8008abe:	42a7      	cmp	r7, r4
 8008ac0:	fa02 f201 	lsl.w	r2, r2, r1
 8008ac4:	d90a      	bls.n	8008adc <__udivmoddi4+0x1a4>
 8008ac6:	eb1c 0404 	adds.w	r4, ip, r4
 8008aca:	f100 3aff 	add.w	sl, r0, #4294967295
 8008ace:	f080 809b 	bcs.w	8008c08 <__udivmoddi4+0x2d0>
 8008ad2:	42a7      	cmp	r7, r4
 8008ad4:	f240 8098 	bls.w	8008c08 <__udivmoddi4+0x2d0>
 8008ad8:	3802      	subs	r0, #2
 8008ada:	4464      	add	r4, ip
 8008adc:	1be4      	subs	r4, r4, r7
 8008ade:	b29f      	uxth	r7, r3
 8008ae0:	fbb4 f3f9 	udiv	r3, r4, r9
 8008ae4:	fb09 4413 	mls	r4, r9, r3, r4
 8008ae8:	ea47 4404 	orr.w	r4, r7, r4, lsl #16
 8008aec:	fb03 fe0e 	mul.w	lr, r3, lr
 8008af0:	45a6      	cmp	lr, r4
 8008af2:	d909      	bls.n	8008b08 <__udivmoddi4+0x1d0>
 8008af4:	eb1c 0404 	adds.w	r4, ip, r4
 8008af8:	f103 37ff 	add.w	r7, r3, #4294967295
 8008afc:	f080 8082 	bcs.w	8008c04 <__udivmoddi4+0x2cc>
 8008b00:	45a6      	cmp	lr, r4
 8008b02:	d97f      	bls.n	8008c04 <__udivmoddi4+0x2cc>
 8008b04:	3b02      	subs	r3, #2
 8008b06:	4464      	add	r4, ip
 8008b08:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8008b0c:	eba4 040e 	sub.w	r4, r4, lr
 8008b10:	fba0 e702 	umull	lr, r7, r0, r2
 8008b14:	42bc      	cmp	r4, r7
 8008b16:	4673      	mov	r3, lr
 8008b18:	46b9      	mov	r9, r7
 8008b1a:	d363      	bcc.n	8008be4 <__udivmoddi4+0x2ac>
 8008b1c:	d060      	beq.n	8008be0 <__udivmoddi4+0x2a8>
 8008b1e:	b15d      	cbz	r5, 8008b38 <__udivmoddi4+0x200>
 8008b20:	ebb8 0203 	subs.w	r2, r8, r3
 8008b24:	eb64 0409 	sbc.w	r4, r4, r9
 8008b28:	fa04 f606 	lsl.w	r6, r4, r6
 8008b2c:	fa22 f301 	lsr.w	r3, r2, r1
 8008b30:	431e      	orrs	r6, r3
 8008b32:	40cc      	lsrs	r4, r1
 8008b34:	e9c5 6400 	strd	r6, r4, [r5]
 8008b38:	2100      	movs	r1, #0
 8008b3a:	e74c      	b.n	80089d6 <__udivmoddi4+0x9e>
 8008b3c:	0862      	lsrs	r2, r4, #1
 8008b3e:	0848      	lsrs	r0, r1, #1
 8008b40:	ea42 71c1 	orr.w	r1, r2, r1, lsl #31
 8008b44:	0c0b      	lsrs	r3, r1, #16
 8008b46:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8008b4a:	b28a      	uxth	r2, r1
 8008b4c:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8008b50:	fbb3 f1f6 	udiv	r1, r3, r6
 8008b54:	07e4      	lsls	r4, r4, #31
 8008b56:	46b4      	mov	ip, r6
 8008b58:	4637      	mov	r7, r6
 8008b5a:	46b6      	mov	lr, r6
 8008b5c:	231f      	movs	r3, #31
 8008b5e:	fbb0 f0f6 	udiv	r0, r0, r6
 8008b62:	1bd2      	subs	r2, r2, r7
 8008b64:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8008b68:	e761      	b.n	8008a2e <__udivmoddi4+0xf6>
 8008b6a:	4661      	mov	r1, ip
 8008b6c:	e714      	b.n	8008998 <__udivmoddi4+0x60>
 8008b6e:	4610      	mov	r0, r2
 8008b70:	e728      	b.n	80089c4 <__udivmoddi4+0x8c>
 8008b72:	f1c3 0120 	rsb	r1, r3, #32
 8008b76:	fa20 f201 	lsr.w	r2, r0, r1
 8008b7a:	409e      	lsls	r6, r3
 8008b7c:	fa27 f101 	lsr.w	r1, r7, r1
 8008b80:	409f      	lsls	r7, r3
 8008b82:	433a      	orrs	r2, r7
 8008b84:	ea4f 4e16 	mov.w	lr, r6, lsr #16
 8008b88:	fa1f fc86 	uxth.w	ip, r6
 8008b8c:	fbb1 f7fe 	udiv	r7, r1, lr
 8008b90:	fb0e 1017 	mls	r0, lr, r7, r1
 8008b94:	0c11      	lsrs	r1, r2, #16
 8008b96:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8008b9a:	fb07 f80c 	mul.w	r8, r7, ip
 8008b9e:	4588      	cmp	r8, r1
 8008ba0:	fa04 f403 	lsl.w	r4, r4, r3
 8008ba4:	d93a      	bls.n	8008c1c <__udivmoddi4+0x2e4>
 8008ba6:	1871      	adds	r1, r6, r1
 8008ba8:	f107 30ff 	add.w	r0, r7, #4294967295
 8008bac:	d201      	bcs.n	8008bb2 <__udivmoddi4+0x27a>
 8008bae:	4588      	cmp	r8, r1
 8008bb0:	d81f      	bhi.n	8008bf2 <__udivmoddi4+0x2ba>
 8008bb2:	eba1 0108 	sub.w	r1, r1, r8
 8008bb6:	fbb1 f8fe 	udiv	r8, r1, lr
 8008bba:	fb08 f70c 	mul.w	r7, r8, ip
 8008bbe:	fb0e 1118 	mls	r1, lr, r8, r1
 8008bc2:	b292      	uxth	r2, r2
 8008bc4:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8008bc8:	42ba      	cmp	r2, r7
 8008bca:	d22f      	bcs.n	8008c2c <__udivmoddi4+0x2f4>
 8008bcc:	18b2      	adds	r2, r6, r2
 8008bce:	f108 31ff 	add.w	r1, r8, #4294967295
 8008bd2:	d2c6      	bcs.n	8008b62 <__udivmoddi4+0x22a>
 8008bd4:	42ba      	cmp	r2, r7
 8008bd6:	d2c4      	bcs.n	8008b62 <__udivmoddi4+0x22a>
 8008bd8:	f1a8 0102 	sub.w	r1, r8, #2
 8008bdc:	4432      	add	r2, r6
 8008bde:	e7c0      	b.n	8008b62 <__udivmoddi4+0x22a>
 8008be0:	45f0      	cmp	r8, lr
 8008be2:	d29c      	bcs.n	8008b1e <__udivmoddi4+0x1e6>
 8008be4:	ebbe 0302 	subs.w	r3, lr, r2
 8008be8:	eb67 070c 	sbc.w	r7, r7, ip
 8008bec:	3801      	subs	r0, #1
 8008bee:	46b9      	mov	r9, r7
 8008bf0:	e795      	b.n	8008b1e <__udivmoddi4+0x1e6>
 8008bf2:	eba6 0808 	sub.w	r8, r6, r8
 8008bf6:	4441      	add	r1, r8
 8008bf8:	1eb8      	subs	r0, r7, #2
 8008bfa:	fbb1 f8fe 	udiv	r8, r1, lr
 8008bfe:	fb08 f70c 	mul.w	r7, r8, ip
 8008c02:	e7dc      	b.n	8008bbe <__udivmoddi4+0x286>
 8008c04:	463b      	mov	r3, r7
 8008c06:	e77f      	b.n	8008b08 <__udivmoddi4+0x1d0>
 8008c08:	4650      	mov	r0, sl
 8008c0a:	e767      	b.n	8008adc <__udivmoddi4+0x1a4>
 8008c0c:	4608      	mov	r0, r1
 8008c0e:	e6fb      	b.n	8008a08 <__udivmoddi4+0xd0>
 8008c10:	4434      	add	r4, r6
 8008c12:	3802      	subs	r0, #2
 8008c14:	e732      	b.n	8008a7c <__udivmoddi4+0x144>
 8008c16:	3f02      	subs	r7, #2
 8008c18:	4432      	add	r2, r6
 8008c1a:	e71b      	b.n	8008a54 <__udivmoddi4+0x11c>
 8008c1c:	eba1 0108 	sub.w	r1, r1, r8
 8008c20:	4638      	mov	r0, r7
 8008c22:	fbb1 f8fe 	udiv	r8, r1, lr
 8008c26:	fb08 f70c 	mul.w	r7, r8, ip
 8008c2a:	e7c8      	b.n	8008bbe <__udivmoddi4+0x286>
 8008c2c:	4641      	mov	r1, r8
 8008c2e:	e798      	b.n	8008b62 <__udivmoddi4+0x22a>

08008c30 <_init>:
 8008c30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008c32:	bf00      	nop
 8008c34:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008c36:	bc08      	pop	{r3}
 8008c38:	469e      	mov	lr, r3
 8008c3a:	4770      	bx	lr

08008c3c <_fini>:
 8008c3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008c3e:	bf00      	nop
 8008c40:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008c42:	bc08      	pop	{r3}
 8008c44:	469e      	mov	lr, r3
 8008c46:	4770      	bx	lr
