////////////////////////////////////////////////////////////////////////////////
// Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
////////////////////////////////////////////////////////////////////////////////
//   ____  ____ 
//  /   /\/   / 
// /___/  \  /    Vendor: Xilinx 
// \   \   \/     Version : 10.1
//  \   \         Application : sch2verilog
//  /   /         Filename : FA_1b.vf
// /___/   /\     Timestamp : 02/17/2026 19:49:47
// \   \  /  \ 
//  \___\/\___\ 
//
//Command: C:\Xilinx\10.1\ISE\bin\nt\unwrapped\sch2verilog.exe -intstyle ise -family virtex2p -w "C:/Documents and Settings/student/Desktop/ARM_Processor/FA_1b.sch" FA_1b.vf
//Design Name: FA_1b
//Device: virtex2p
//Purpose:
//    This verilog netlist is translated from an ECS schematic.It can be 
//    synthesized and simulated, but it should not be modified. 
//
`timescale 1ns / 1ps

module FA_1b(A, 
             B, 
             C, 
             CO, 
             S);

    input A;
    input B;
    input C;
   output CO;
   output S;
   
   wire XLXN_1;
   wire XLXN_15;
   wire XLXN_16;
   wire XLXN_17;
   
   XOR2 XLXI_1 (.I0(B), 
                .I1(A), 
                .O(XLXN_1));
   XOR2 XLXI_2 (.I0(C), 
                .I1(XLXN_1), 
                .O(S));
   AND2 XLXI_3 (.I0(B), 
                .I1(A), 
                .O(XLXN_15));
   AND2 XLXI_4 (.I0(C), 
                .I1(A), 
                .O(XLXN_16));
   AND2 XLXI_5 (.I0(C), 
                .I1(B), 
                .O(XLXN_17));
   OR3 XLXI_6 (.I0(XLXN_17), 
               .I1(XLXN_16), 
               .I2(XLXN_15), 
               .O(CO));
endmodule
