{"sha": "c749305900f8afab04948702e637579b2db2199a", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6Yzc0OTMwNTkwMGY4YWZhYjA0OTQ4NzAyZTYzNzU3OWIyZGIyMTk5YQ==", "commit": {"author": {"name": "Uros Bizjak", "email": "ubizjak@gmail.com", "date": "2018-09-12T15:04:41Z"}, "committer": {"name": "Uros Bizjak", "email": "uros@gcc.gnu.org", "date": "2018-09-12T15:04:41Z"}, "message": "i386.md (sqrt_extend<mode>xf3_i387): Remove.\n\n\t* config/i386/i386.md (sqrt_extend<mode>xf3_i387): Remove.\n\t(sqrt<mode>2): Extend operand 1 to XFmode and generate sqrtxf3 insn.\n\nFrom-SVN: r264243", "tree": {"sha": "237297d3ff4a98158163dac0c9039ab0661a0fa4", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/237297d3ff4a98158163dac0c9039ab0661a0fa4"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/c749305900f8afab04948702e637579b2db2199a", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/c749305900f8afab04948702e637579b2db2199a", "html_url": "https://github.com/Rust-GCC/gccrs/commit/c749305900f8afab04948702e637579b2db2199a", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/c749305900f8afab04948702e637579b2db2199a/comments", "author": {"login": "ubizjak", "id": 55479990, "node_id": "MDQ6VXNlcjU1NDc5OTkw", "avatar_url": "https://avatars.githubusercontent.com/u/55479990?v=4", "gravatar_id": "", "url": "https://api.github.com/users/ubizjak", "html_url": "https://github.com/ubizjak", "followers_url": "https://api.github.com/users/ubizjak/followers", "following_url": "https://api.github.com/users/ubizjak/following{/other_user}", "gists_url": "https://api.github.com/users/ubizjak/gists{/gist_id}", "starred_url": "https://api.github.com/users/ubizjak/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/ubizjak/subscriptions", "organizations_url": "https://api.github.com/users/ubizjak/orgs", "repos_url": "https://api.github.com/users/ubizjak/repos", "events_url": "https://api.github.com/users/ubizjak/events{/privacy}", "received_events_url": "https://api.github.com/users/ubizjak/received_events", "type": "User", "site_admin": false}, "committer": null, "parents": [{"sha": "b25508e0ccf79f4c7ebd5a80e6ed3fd4a13eec51", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/b25508e0ccf79f4c7ebd5a80e6ed3fd4a13eec51", "html_url": "https://github.com/Rust-GCC/gccrs/commit/b25508e0ccf79f4c7ebd5a80e6ed3fd4a13eec51"}], "stats": {"total": 23, "additions": 8, "deletions": 15}, "files": [{"sha": "122e0d2948e93adc7d224724bbe69cece1182c4d", "filename": "gcc/ChangeLog", "status": "modified", "additions": 5, "deletions": 0, "changes": 5, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/c749305900f8afab04948702e637579b2db2199a/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/c749305900f8afab04948702e637579b2db2199a/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=c749305900f8afab04948702e637579b2db2199a", "patch": "@@ -1,3 +1,8 @@\n+2018-09-12  Uros Bizjak  <ubizjak@gmail.com>\n+\n+\t* config/i386/i386.md (sqrt_extend<mode>xf3_i387): Remove.\n+\t(sqrt<mode>2): Extend operand 1 to XFmode and generate sqrtxf3 insn.\n+\n 2018-09-12  Richard Biener  <rguenther@suse.de>\n \n \tPR tree-optimization/87280"}, {"sha": "2ee0f20f44c62064e338f3f85593105a12a36402", "filename": "gcc/config/i386/i386.md", "status": "modified", "additions": 3, "deletions": 15, "changes": 18, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/c749305900f8afab04948702e637579b2db2199a/gcc%2Fconfig%2Fi386%2Fi386.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/c749305900f8afab04948702e637579b2db2199a/gcc%2Fconfig%2Fi386%2Fi386.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fi386%2Fi386.md?ref=c749305900f8afab04948702e637579b2db2199a", "patch": "@@ -15126,19 +15126,6 @@\n    (set_attr \"amdfam10_decode\" \"direct\")\n    (set_attr \"bdver1_decode\" \"direct\")])\n \n-(define_insn \"sqrt_extend<mode>xf2_i387\"\n-  [(set (match_operand:XF 0 \"register_operand\" \"=f\")\n-\t(sqrt:XF\n-\t  (float_extend:XF\n-\t    (match_operand:MODEF 1 \"register_operand\" \"0\"))))]\n-  \"TARGET_USE_FANCY_MATH_387\"\n-  \"fsqrt\"\n-  [(set_attr \"type\" \"fpspc\")\n-   (set_attr \"mode\" \"XF\")\n-   (set_attr \"athlon_decode\" \"direct\")\n-   (set_attr \"amdfam10_decode\" \"direct\")\n-   (set_attr \"bdver1_decode\" \"direct\")])\n-\n (define_insn \"*rsqrtsf2_sse\"\n   [(set (match_operand:SF 0 \"register_operand\" \"=x,x\")\n \t(unspec:SF [(match_operand:SF 1 \"nonimmediate_operand\" \"x,m\")]\n@@ -15201,9 +15188,10 @@\n   if (!(SSE_FLOAT_MODE_P (<MODE>mode) && TARGET_SSE_MATH))\n     {\n       rtx op0 = gen_reg_rtx (XFmode);\n-      rtx op1 = force_reg (<MODE>mode, operands[1]);\n+      rtx op1 = gen_reg_rtx (XFmode);\n \n-      emit_insn (gen_sqrt_extend<mode>xf2_i387 (op0, op1));\n+      emit_insn (gen_extend<mode>xf2 (op1, operands[1]));\n+      emit_insn (gen_sqrtxf2 (op0, op1));\n       emit_insn (gen_truncxf<mode>2_i387_noop_unspec (operands[0], op0));\n       DONE;\n    }"}]}