// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
// Date        : Sat Jul 30 21:40:34 2022
// Host        : 51-0460864-H1 running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim
//               e:/HLS_Projects/iris_hls/iris_hls_vivado/iris_hls_vivado.gen/sources_1/bd/design_2/ip/design_2_sw_compute_0_0/design_2_sw_compute_0_0_sim_netlist.v
// Design      : design_2_sw_compute_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg400-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "design_2_sw_compute_0_0,sw_compute,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "HLS" *) 
(* X_CORE_INFO = "sw_compute,Vivado 2022.1" *) (* hls_module = "yes" *) 
(* NotValidForBitStream *)
module design_2_sw_compute_0_0
   (s_axi_control_AWADDR,
    s_axi_control_AWVALID,
    s_axi_control_AWREADY,
    s_axi_control_WDATA,
    s_axi_control_WSTRB,
    s_axi_control_WVALID,
    s_axi_control_WREADY,
    s_axi_control_BRESP,
    s_axi_control_BVALID,
    s_axi_control_BREADY,
    s_axi_control_ARADDR,
    s_axi_control_ARVALID,
    s_axi_control_ARREADY,
    s_axi_control_RDATA,
    s_axi_control_RRESP,
    s_axi_control_RVALID,
    s_axi_control_RREADY,
    ap_clk,
    ap_rst_n,
    interrupt,
    m_axi_gmem_AWADDR,
    m_axi_gmem_AWLEN,
    m_axi_gmem_AWSIZE,
    m_axi_gmem_AWBURST,
    m_axi_gmem_AWLOCK,
    m_axi_gmem_AWREGION,
    m_axi_gmem_AWCACHE,
    m_axi_gmem_AWPROT,
    m_axi_gmem_AWQOS,
    m_axi_gmem_AWVALID,
    m_axi_gmem_AWREADY,
    m_axi_gmem_WDATA,
    m_axi_gmem_WSTRB,
    m_axi_gmem_WLAST,
    m_axi_gmem_WVALID,
    m_axi_gmem_WREADY,
    m_axi_gmem_BRESP,
    m_axi_gmem_BVALID,
    m_axi_gmem_BREADY,
    m_axi_gmem_ARADDR,
    m_axi_gmem_ARLEN,
    m_axi_gmem_ARSIZE,
    m_axi_gmem_ARBURST,
    m_axi_gmem_ARLOCK,
    m_axi_gmem_ARREGION,
    m_axi_gmem_ARCACHE,
    m_axi_gmem_ARPROT,
    m_axi_gmem_ARQOS,
    m_axi_gmem_ARVALID,
    m_axi_gmem_ARREADY,
    m_axi_gmem_RDATA,
    m_axi_gmem_RRESP,
    m_axi_gmem_RLAST,
    m_axi_gmem_RVALID,
    m_axi_gmem_RREADY);
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWADDR" *) input [5:0]s_axi_control_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWVALID" *) input s_axi_control_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWREADY" *) output s_axi_control_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WDATA" *) input [31:0]s_axi_control_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WSTRB" *) input [3:0]s_axi_control_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WVALID" *) input s_axi_control_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WREADY" *) output s_axi_control_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BRESP" *) output [1:0]s_axi_control_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BVALID" *) output s_axi_control_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BREADY" *) input s_axi_control_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARADDR" *) input [5:0]s_axi_control_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARVALID" *) input s_axi_control_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARREADY" *) output s_axi_control_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RDATA" *) output [31:0]s_axi_control_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RRESP" *) output [1:0]s_axi_control_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RVALID" *) output s_axi_control_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi_control, ADDR_WIDTH 6, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 100000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN design_2_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 4, NUM_WRITE_THREADS 4, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input s_axi_control_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_control:m_axi_gmem, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN design_2_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input ap_rst_n;
  (* X_INTERFACE_INFO = "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, PortWidth 1" *) output interrupt;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWADDR" *) output [63:0]m_axi_gmem_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWLEN" *) output [7:0]m_axi_gmem_AWLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWSIZE" *) output [2:0]m_axi_gmem_AWSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWBURST" *) output [1:0]m_axi_gmem_AWBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWLOCK" *) output [1:0]m_axi_gmem_AWLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWREGION" *) output [3:0]m_axi_gmem_AWREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWCACHE" *) output [3:0]m_axi_gmem_AWCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWPROT" *) output [2:0]m_axi_gmem_AWPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWQOS" *) output [3:0]m_axi_gmem_AWQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWVALID" *) output m_axi_gmem_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWREADY" *) input m_axi_gmem_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem WDATA" *) output [31:0]m_axi_gmem_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem WSTRB" *) output [3:0]m_axi_gmem_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem WLAST" *) output m_axi_gmem_WLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem WVALID" *) output m_axi_gmem_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem WREADY" *) input m_axi_gmem_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem BRESP" *) input [1:0]m_axi_gmem_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem BVALID" *) input m_axi_gmem_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem BREADY" *) output m_axi_gmem_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARADDR" *) output [63:0]m_axi_gmem_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARLEN" *) output [7:0]m_axi_gmem_ARLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARSIZE" *) output [2:0]m_axi_gmem_ARSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARBURST" *) output [1:0]m_axi_gmem_ARBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARLOCK" *) output [1:0]m_axi_gmem_ARLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARREGION" *) output [3:0]m_axi_gmem_ARREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARCACHE" *) output [3:0]m_axi_gmem_ARCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARPROT" *) output [2:0]m_axi_gmem_ARPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARQOS" *) output [3:0]m_axi_gmem_ARQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARVALID" *) output m_axi_gmem_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARREADY" *) input m_axi_gmem_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem RDATA" *) input [31:0]m_axi_gmem_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem RRESP" *) input [1:0]m_axi_gmem_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem RLAST" *) input m_axi_gmem_RLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem RVALID" *) input m_axi_gmem_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME m_axi_gmem, NUM_READ_OUTSTANDING 16, NUM_WRITE_OUTSTANDING 16, MAX_READ_BURST_LENGTH 16, MAX_WRITE_BURST_LENGTH 16, MAX_BURST_LENGTH 256, PROTOCOL AXI4, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 64, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, PHASE 0.0, CLK_DOMAIN design_2_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) output m_axi_gmem_RREADY;

  wire \<const0> ;
  wire \<const1> ;
  wire ap_clk;
  wire ap_rst_n;
  wire interrupt;
  wire [63:2]\^m_axi_gmem_ARADDR ;
  wire [3:0]\^m_axi_gmem_ARLEN ;
  wire m_axi_gmem_ARREADY;
  wire m_axi_gmem_ARVALID;
  wire [63:2]\^m_axi_gmem_AWADDR ;
  wire [3:0]\^m_axi_gmem_AWLEN ;
  wire m_axi_gmem_AWREADY;
  wire m_axi_gmem_AWVALID;
  wire m_axi_gmem_BREADY;
  wire m_axi_gmem_BVALID;
  wire [31:0]m_axi_gmem_RDATA;
  wire m_axi_gmem_RLAST;
  wire m_axi_gmem_RREADY;
  wire m_axi_gmem_RVALID;
  wire [31:0]m_axi_gmem_WDATA;
  wire m_axi_gmem_WLAST;
  wire m_axi_gmem_WREADY;
  wire [3:0]m_axi_gmem_WSTRB;
  wire m_axi_gmem_WVALID;
  wire [5:0]s_axi_control_ARADDR;
  wire s_axi_control_ARREADY;
  wire s_axi_control_ARVALID;
  wire [5:0]s_axi_control_AWADDR;
  wire s_axi_control_AWREADY;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire s_axi_control_WREADY;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire [1:0]NLW_inst_m_axi_gmem_ARADDR_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem_ARBURST_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem_ARCACHE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem_ARID_UNCONNECTED;
  wire [7:4]NLW_inst_m_axi_gmem_ARLEN_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem_ARLOCK_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_gmem_ARPROT_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem_ARQOS_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem_ARREGION_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_gmem_ARSIZE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem_ARUSER_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem_AWADDR_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem_AWBURST_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem_AWCACHE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem_AWID_UNCONNECTED;
  wire [7:4]NLW_inst_m_axi_gmem_AWLEN_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem_AWLOCK_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_gmem_AWPROT_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem_AWQOS_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem_AWREGION_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_gmem_AWSIZE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem_AWUSER_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem_WID_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem_WUSER_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_control_BRESP_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_control_RRESP_UNCONNECTED;

  assign m_axi_gmem_ARADDR[63:2] = \^m_axi_gmem_ARADDR [63:2];
  assign m_axi_gmem_ARADDR[1] = \<const0> ;
  assign m_axi_gmem_ARADDR[0] = \<const0> ;
  assign m_axi_gmem_ARBURST[1] = \<const0> ;
  assign m_axi_gmem_ARBURST[0] = \<const1> ;
  assign m_axi_gmem_ARCACHE[3] = \<const0> ;
  assign m_axi_gmem_ARCACHE[2] = \<const0> ;
  assign m_axi_gmem_ARCACHE[1] = \<const1> ;
  assign m_axi_gmem_ARCACHE[0] = \<const1> ;
  assign m_axi_gmem_ARLEN[7] = \<const0> ;
  assign m_axi_gmem_ARLEN[6] = \<const0> ;
  assign m_axi_gmem_ARLEN[5] = \<const0> ;
  assign m_axi_gmem_ARLEN[4] = \<const0> ;
  assign m_axi_gmem_ARLEN[3:0] = \^m_axi_gmem_ARLEN [3:0];
  assign m_axi_gmem_ARLOCK[1] = \<const0> ;
  assign m_axi_gmem_ARLOCK[0] = \<const0> ;
  assign m_axi_gmem_ARPROT[2] = \<const0> ;
  assign m_axi_gmem_ARPROT[1] = \<const0> ;
  assign m_axi_gmem_ARPROT[0] = \<const0> ;
  assign m_axi_gmem_ARQOS[3] = \<const0> ;
  assign m_axi_gmem_ARQOS[2] = \<const0> ;
  assign m_axi_gmem_ARQOS[1] = \<const0> ;
  assign m_axi_gmem_ARQOS[0] = \<const0> ;
  assign m_axi_gmem_ARREGION[3] = \<const0> ;
  assign m_axi_gmem_ARREGION[2] = \<const0> ;
  assign m_axi_gmem_ARREGION[1] = \<const0> ;
  assign m_axi_gmem_ARREGION[0] = \<const0> ;
  assign m_axi_gmem_ARSIZE[2] = \<const0> ;
  assign m_axi_gmem_ARSIZE[1] = \<const1> ;
  assign m_axi_gmem_ARSIZE[0] = \<const0> ;
  assign m_axi_gmem_AWADDR[63:2] = \^m_axi_gmem_AWADDR [63:2];
  assign m_axi_gmem_AWADDR[1] = \<const0> ;
  assign m_axi_gmem_AWADDR[0] = \<const0> ;
  assign m_axi_gmem_AWBURST[1] = \<const0> ;
  assign m_axi_gmem_AWBURST[0] = \<const1> ;
  assign m_axi_gmem_AWCACHE[3] = \<const0> ;
  assign m_axi_gmem_AWCACHE[2] = \<const0> ;
  assign m_axi_gmem_AWCACHE[1] = \<const1> ;
  assign m_axi_gmem_AWCACHE[0] = \<const1> ;
  assign m_axi_gmem_AWLEN[7] = \<const0> ;
  assign m_axi_gmem_AWLEN[6] = \<const0> ;
  assign m_axi_gmem_AWLEN[5] = \<const0> ;
  assign m_axi_gmem_AWLEN[4] = \<const0> ;
  assign m_axi_gmem_AWLEN[3:0] = \^m_axi_gmem_AWLEN [3:0];
  assign m_axi_gmem_AWLOCK[1] = \<const0> ;
  assign m_axi_gmem_AWLOCK[0] = \<const0> ;
  assign m_axi_gmem_AWPROT[2] = \<const0> ;
  assign m_axi_gmem_AWPROT[1] = \<const0> ;
  assign m_axi_gmem_AWPROT[0] = \<const0> ;
  assign m_axi_gmem_AWQOS[3] = \<const0> ;
  assign m_axi_gmem_AWQOS[2] = \<const0> ;
  assign m_axi_gmem_AWQOS[1] = \<const0> ;
  assign m_axi_gmem_AWQOS[0] = \<const0> ;
  assign m_axi_gmem_AWREGION[3] = \<const0> ;
  assign m_axi_gmem_AWREGION[2] = \<const0> ;
  assign m_axi_gmem_AWREGION[1] = \<const0> ;
  assign m_axi_gmem_AWREGION[0] = \<const0> ;
  assign m_axi_gmem_AWSIZE[2] = \<const0> ;
  assign m_axi_gmem_AWSIZE[1] = \<const1> ;
  assign m_axi_gmem_AWSIZE[0] = \<const0> ;
  assign s_axi_control_BRESP[1] = \<const0> ;
  assign s_axi_control_BRESP[0] = \<const0> ;
  assign s_axi_control_RRESP[1] = \<const0> ;
  assign s_axi_control_RRESP[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  (* C_M_AXI_DATA_WIDTH = "32" *) 
  (* C_M_AXI_GMEM_ADDR_WIDTH = "64" *) 
  (* C_M_AXI_GMEM_ARUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM_AWUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM_BUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM_CACHE_VALUE = "4'b0011" *) 
  (* C_M_AXI_GMEM_DATA_WIDTH = "32" *) 
  (* C_M_AXI_GMEM_ID_WIDTH = "1" *) 
  (* C_M_AXI_GMEM_PROT_VALUE = "3'b000" *) 
  (* C_M_AXI_GMEM_RUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM_USER_VALUE = "0" *) 
  (* C_M_AXI_GMEM_WSTRB_WIDTH = "4" *) 
  (* C_M_AXI_GMEM_WUSER_WIDTH = "1" *) 
  (* C_M_AXI_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_CONTROL_ADDR_WIDTH = "6" *) 
  (* C_S_AXI_CONTROL_DATA_WIDTH = "32" *) 
  (* C_S_AXI_CONTROL_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_DATA_WIDTH = "32" *) 
  (* C_S_AXI_WSTRB_WIDTH = "4" *) 
  (* SDX_KERNEL = "true" *) 
  (* SDX_KERNEL_SYNTH_INST = "inst" *) 
  (* SDX_KERNEL_TYPE = "hls" *) 
  (* ap_ST_fsm_state1 = "11'b00000000001" *) 
  (* ap_ST_fsm_state10 = "11'b01000000000" *) 
  (* ap_ST_fsm_state11 = "11'b10000000000" *) 
  (* ap_ST_fsm_state2 = "11'b00000000010" *) 
  (* ap_ST_fsm_state3 = "11'b00000000100" *) 
  (* ap_ST_fsm_state4 = "11'b00000001000" *) 
  (* ap_ST_fsm_state5 = "11'b00000010000" *) 
  (* ap_ST_fsm_state6 = "11'b00000100000" *) 
  (* ap_ST_fsm_state7 = "11'b00001000000" *) 
  (* ap_ST_fsm_state8 = "11'b00010000000" *) 
  (* ap_ST_fsm_state9 = "11'b00100000000" *) 
  design_2_sw_compute_0_0_sw_compute inst
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .interrupt(interrupt),
        .m_axi_gmem_ARADDR({\^m_axi_gmem_ARADDR ,NLW_inst_m_axi_gmem_ARADDR_UNCONNECTED[1:0]}),
        .m_axi_gmem_ARBURST(NLW_inst_m_axi_gmem_ARBURST_UNCONNECTED[1:0]),
        .m_axi_gmem_ARCACHE(NLW_inst_m_axi_gmem_ARCACHE_UNCONNECTED[3:0]),
        .m_axi_gmem_ARID(NLW_inst_m_axi_gmem_ARID_UNCONNECTED[0]),
        .m_axi_gmem_ARLEN({NLW_inst_m_axi_gmem_ARLEN_UNCONNECTED[7:4],\^m_axi_gmem_ARLEN }),
        .m_axi_gmem_ARLOCK(NLW_inst_m_axi_gmem_ARLOCK_UNCONNECTED[1:0]),
        .m_axi_gmem_ARPROT(NLW_inst_m_axi_gmem_ARPROT_UNCONNECTED[2:0]),
        .m_axi_gmem_ARQOS(NLW_inst_m_axi_gmem_ARQOS_UNCONNECTED[3:0]),
        .m_axi_gmem_ARREADY(m_axi_gmem_ARREADY),
        .m_axi_gmem_ARREGION(NLW_inst_m_axi_gmem_ARREGION_UNCONNECTED[3:0]),
        .m_axi_gmem_ARSIZE(NLW_inst_m_axi_gmem_ARSIZE_UNCONNECTED[2:0]),
        .m_axi_gmem_ARUSER(NLW_inst_m_axi_gmem_ARUSER_UNCONNECTED[0]),
        .m_axi_gmem_ARVALID(m_axi_gmem_ARVALID),
        .m_axi_gmem_AWADDR({\^m_axi_gmem_AWADDR ,NLW_inst_m_axi_gmem_AWADDR_UNCONNECTED[1:0]}),
        .m_axi_gmem_AWBURST(NLW_inst_m_axi_gmem_AWBURST_UNCONNECTED[1:0]),
        .m_axi_gmem_AWCACHE(NLW_inst_m_axi_gmem_AWCACHE_UNCONNECTED[3:0]),
        .m_axi_gmem_AWID(NLW_inst_m_axi_gmem_AWID_UNCONNECTED[0]),
        .m_axi_gmem_AWLEN({NLW_inst_m_axi_gmem_AWLEN_UNCONNECTED[7:4],\^m_axi_gmem_AWLEN }),
        .m_axi_gmem_AWLOCK(NLW_inst_m_axi_gmem_AWLOCK_UNCONNECTED[1:0]),
        .m_axi_gmem_AWPROT(NLW_inst_m_axi_gmem_AWPROT_UNCONNECTED[2:0]),
        .m_axi_gmem_AWQOS(NLW_inst_m_axi_gmem_AWQOS_UNCONNECTED[3:0]),
        .m_axi_gmem_AWREADY(m_axi_gmem_AWREADY),
        .m_axi_gmem_AWREGION(NLW_inst_m_axi_gmem_AWREGION_UNCONNECTED[3:0]),
        .m_axi_gmem_AWSIZE(NLW_inst_m_axi_gmem_AWSIZE_UNCONNECTED[2:0]),
        .m_axi_gmem_AWUSER(NLW_inst_m_axi_gmem_AWUSER_UNCONNECTED[0]),
        .m_axi_gmem_AWVALID(m_axi_gmem_AWVALID),
        .m_axi_gmem_BID(1'b0),
        .m_axi_gmem_BREADY(m_axi_gmem_BREADY),
        .m_axi_gmem_BRESP({1'b0,1'b0}),
        .m_axi_gmem_BUSER(1'b0),
        .m_axi_gmem_BVALID(m_axi_gmem_BVALID),
        .m_axi_gmem_RDATA(m_axi_gmem_RDATA),
        .m_axi_gmem_RID(1'b0),
        .m_axi_gmem_RLAST(m_axi_gmem_RLAST),
        .m_axi_gmem_RREADY(m_axi_gmem_RREADY),
        .m_axi_gmem_RRESP({1'b0,1'b0}),
        .m_axi_gmem_RUSER(1'b0),
        .m_axi_gmem_RVALID(m_axi_gmem_RVALID),
        .m_axi_gmem_WDATA(m_axi_gmem_WDATA),
        .m_axi_gmem_WID(NLW_inst_m_axi_gmem_WID_UNCONNECTED[0]),
        .m_axi_gmem_WLAST(m_axi_gmem_WLAST),
        .m_axi_gmem_WREADY(m_axi_gmem_WREADY),
        .m_axi_gmem_WSTRB(m_axi_gmem_WSTRB),
        .m_axi_gmem_WUSER(NLW_inst_m_axi_gmem_WUSER_UNCONNECTED[0]),
        .m_axi_gmem_WVALID(m_axi_gmem_WVALID),
        .s_axi_control_ARADDR(s_axi_control_ARADDR),
        .s_axi_control_ARREADY(s_axi_control_ARREADY),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_AWADDR(s_axi_control_AWADDR),
        .s_axi_control_AWREADY(s_axi_control_AWREADY),
        .s_axi_control_AWVALID(s_axi_control_AWVALID),
        .s_axi_control_BREADY(s_axi_control_BREADY),
        .s_axi_control_BRESP(NLW_inst_s_axi_control_BRESP_UNCONNECTED[1:0]),
        .s_axi_control_BVALID(s_axi_control_BVALID),
        .s_axi_control_RDATA(s_axi_control_RDATA),
        .s_axi_control_RREADY(s_axi_control_RREADY),
        .s_axi_control_RRESP(NLW_inst_s_axi_control_RRESP_UNCONNECTED[1:0]),
        .s_axi_control_RVALID(s_axi_control_RVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WREADY(s_axi_control_WREADY),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID));
endmodule

(* C_M_AXI_DATA_WIDTH = "32" *) (* C_M_AXI_GMEM_ADDR_WIDTH = "64" *) (* C_M_AXI_GMEM_ARUSER_WIDTH = "1" *) 
(* C_M_AXI_GMEM_AWUSER_WIDTH = "1" *) (* C_M_AXI_GMEM_BUSER_WIDTH = "1" *) (* C_M_AXI_GMEM_CACHE_VALUE = "4'b0011" *) 
(* C_M_AXI_GMEM_DATA_WIDTH = "32" *) (* C_M_AXI_GMEM_ID_WIDTH = "1" *) (* C_M_AXI_GMEM_PROT_VALUE = "3'b000" *) 
(* C_M_AXI_GMEM_RUSER_WIDTH = "1" *) (* C_M_AXI_GMEM_USER_VALUE = "0" *) (* C_M_AXI_GMEM_WSTRB_WIDTH = "4" *) 
(* C_M_AXI_GMEM_WUSER_WIDTH = "1" *) (* C_M_AXI_WSTRB_WIDTH = "4" *) (* C_S_AXI_CONTROL_ADDR_WIDTH = "6" *) 
(* C_S_AXI_CONTROL_DATA_WIDTH = "32" *) (* C_S_AXI_CONTROL_WSTRB_WIDTH = "4" *) (* C_S_AXI_DATA_WIDTH = "32" *) 
(* C_S_AXI_WSTRB_WIDTH = "4" *) (* ORIG_REF_NAME = "sw_compute" *) (* ap_ST_fsm_state1 = "11'b00000000001" *) 
(* ap_ST_fsm_state10 = "11'b01000000000" *) (* ap_ST_fsm_state11 = "11'b10000000000" *) (* ap_ST_fsm_state2 = "11'b00000000010" *) 
(* ap_ST_fsm_state3 = "11'b00000000100" *) (* ap_ST_fsm_state4 = "11'b00000001000" *) (* ap_ST_fsm_state5 = "11'b00000010000" *) 
(* ap_ST_fsm_state6 = "11'b00000100000" *) (* ap_ST_fsm_state7 = "11'b00001000000" *) (* ap_ST_fsm_state8 = "11'b00010000000" *) 
(* ap_ST_fsm_state9 = "11'b00100000000" *) (* hls_module = "yes" *) 
module design_2_sw_compute_0_0_sw_compute
   (ap_clk,
    ap_rst_n,
    m_axi_gmem_AWVALID,
    m_axi_gmem_AWREADY,
    m_axi_gmem_AWADDR,
    m_axi_gmem_AWID,
    m_axi_gmem_AWLEN,
    m_axi_gmem_AWSIZE,
    m_axi_gmem_AWBURST,
    m_axi_gmem_AWLOCK,
    m_axi_gmem_AWCACHE,
    m_axi_gmem_AWPROT,
    m_axi_gmem_AWQOS,
    m_axi_gmem_AWREGION,
    m_axi_gmem_AWUSER,
    m_axi_gmem_WVALID,
    m_axi_gmem_WREADY,
    m_axi_gmem_WDATA,
    m_axi_gmem_WSTRB,
    m_axi_gmem_WLAST,
    m_axi_gmem_WID,
    m_axi_gmem_WUSER,
    m_axi_gmem_ARVALID,
    m_axi_gmem_ARREADY,
    m_axi_gmem_ARADDR,
    m_axi_gmem_ARID,
    m_axi_gmem_ARLEN,
    m_axi_gmem_ARSIZE,
    m_axi_gmem_ARBURST,
    m_axi_gmem_ARLOCK,
    m_axi_gmem_ARCACHE,
    m_axi_gmem_ARPROT,
    m_axi_gmem_ARQOS,
    m_axi_gmem_ARREGION,
    m_axi_gmem_ARUSER,
    m_axi_gmem_RVALID,
    m_axi_gmem_RREADY,
    m_axi_gmem_RDATA,
    m_axi_gmem_RLAST,
    m_axi_gmem_RID,
    m_axi_gmem_RUSER,
    m_axi_gmem_RRESP,
    m_axi_gmem_BVALID,
    m_axi_gmem_BREADY,
    m_axi_gmem_BRESP,
    m_axi_gmem_BID,
    m_axi_gmem_BUSER,
    s_axi_control_AWVALID,
    s_axi_control_AWREADY,
    s_axi_control_AWADDR,
    s_axi_control_WVALID,
    s_axi_control_WREADY,
    s_axi_control_WDATA,
    s_axi_control_WSTRB,
    s_axi_control_ARVALID,
    s_axi_control_ARREADY,
    s_axi_control_ARADDR,
    s_axi_control_RVALID,
    s_axi_control_RREADY,
    s_axi_control_RDATA,
    s_axi_control_RRESP,
    s_axi_control_BVALID,
    s_axi_control_BREADY,
    s_axi_control_BRESP,
    interrupt);
  input ap_clk;
  input ap_rst_n;
  output m_axi_gmem_AWVALID;
  input m_axi_gmem_AWREADY;
  output [63:0]m_axi_gmem_AWADDR;
  output [0:0]m_axi_gmem_AWID;
  output [7:0]m_axi_gmem_AWLEN;
  output [2:0]m_axi_gmem_AWSIZE;
  output [1:0]m_axi_gmem_AWBURST;
  output [1:0]m_axi_gmem_AWLOCK;
  output [3:0]m_axi_gmem_AWCACHE;
  output [2:0]m_axi_gmem_AWPROT;
  output [3:0]m_axi_gmem_AWQOS;
  output [3:0]m_axi_gmem_AWREGION;
  output [0:0]m_axi_gmem_AWUSER;
  output m_axi_gmem_WVALID;
  input m_axi_gmem_WREADY;
  output [31:0]m_axi_gmem_WDATA;
  output [3:0]m_axi_gmem_WSTRB;
  output m_axi_gmem_WLAST;
  output [0:0]m_axi_gmem_WID;
  output [0:0]m_axi_gmem_WUSER;
  output m_axi_gmem_ARVALID;
  input m_axi_gmem_ARREADY;
  output [63:0]m_axi_gmem_ARADDR;
  output [0:0]m_axi_gmem_ARID;
  output [7:0]m_axi_gmem_ARLEN;
  output [2:0]m_axi_gmem_ARSIZE;
  output [1:0]m_axi_gmem_ARBURST;
  output [1:0]m_axi_gmem_ARLOCK;
  output [3:0]m_axi_gmem_ARCACHE;
  output [2:0]m_axi_gmem_ARPROT;
  output [3:0]m_axi_gmem_ARQOS;
  output [3:0]m_axi_gmem_ARREGION;
  output [0:0]m_axi_gmem_ARUSER;
  input m_axi_gmem_RVALID;
  output m_axi_gmem_RREADY;
  input [31:0]m_axi_gmem_RDATA;
  input m_axi_gmem_RLAST;
  input [0:0]m_axi_gmem_RID;
  input [0:0]m_axi_gmem_RUSER;
  input [1:0]m_axi_gmem_RRESP;
  input m_axi_gmem_BVALID;
  output m_axi_gmem_BREADY;
  input [1:0]m_axi_gmem_BRESP;
  input [0:0]m_axi_gmem_BID;
  input [0:0]m_axi_gmem_BUSER;
  input s_axi_control_AWVALID;
  output s_axi_control_AWREADY;
  input [5:0]s_axi_control_AWADDR;
  input s_axi_control_WVALID;
  output s_axi_control_WREADY;
  input [31:0]s_axi_control_WDATA;
  input [3:0]s_axi_control_WSTRB;
  input s_axi_control_ARVALID;
  output s_axi_control_ARREADY;
  input [5:0]s_axi_control_ARADDR;
  output s_axi_control_RVALID;
  input s_axi_control_RREADY;
  output [31:0]s_axi_control_RDATA;
  output [1:0]s_axi_control_RRESP;
  output s_axi_control_BVALID;
  input s_axi_control_BREADY;
  output [1:0]s_axi_control_BRESP;
  output interrupt;

  wire \<const0> ;
  wire acc_U_n_68;
  wire [4:0]acc_address1;
  wire acc_ce1;
  wire [31:0]acc_d0;
  wire [31:0]acc_q0;
  wire [31:0]acc_q1;
  wire acc_we0;
  wire acc_we1;
  wire ap_CS_fsm_pp0_stage0;
  wire ap_CS_fsm_state1;
  wire ap_CS_fsm_state10;
  wire ap_CS_fsm_state11;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state5;
  wire ap_CS_fsm_state6;
  wire ap_CS_fsm_state7;
  wire ap_CS_fsm_state8;
  wire ap_CS_fsm_state9;
  wire ap_CS_fsm_state9_1;
  wire [10:0]ap_NS_fsm;
  wire [0:0]ap_NS_fsm_0;
  wire ap_clk;
  wire ap_done;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire gmem_ARREADY;
  wire gmem_AWREADY;
  wire gmem_BVALID;
  wire [31:0]gmem_RDATA;
  wire gmem_RVALID;
  wire gmem_WREADY;
  wire [31:0]gmem_addr_read_reg_160;
  wire gmem_m_axi_U_n_113;
  wire gmem_m_axi_U_n_114;
  wire gmem_m_axi_U_n_116;
  wire [31:0]grp_fu_157_p0;
  wire [10:0]grp_fu_157_p1;
  wire [31:0]grp_fu_157_p2;
  wire grp_sw_compute_Pipeline_VITIS_LOOP_107_9_fu_108_ap_start_reg;
  wire [31:0]grp_sw_compute_Pipeline_VITIS_LOOP_107_9_fu_108_m_axi_gmem_WDATA;
  wire grp_sw_compute_Pipeline_VITIS_LOOP_107_9_fu_108_n_11;
  wire grp_sw_compute_Pipeline_VITIS_LOOP_107_9_fu_108_n_14;
  wire grp_sw_compute_Pipeline_VITIS_LOOP_107_9_fu_108_n_15;
  wire grp_sw_compute_Pipeline_VITIS_LOOP_75_1_fu_80_ap_start_reg;
  wire grp_sw_compute_Pipeline_VITIS_LOOP_75_1_fu_80_n_12;
  wire grp_sw_compute_Pipeline_VITIS_LOOP_75_1_fu_80_n_13;
  wire grp_sw_compute_Pipeline_VITIS_LOOP_75_1_fu_80_n_4;
  wire grp_sw_compute_Pipeline_VITIS_LOOP_75_1_fu_80_n_5;
  wire [31:0]grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_acc_d0;
  wire grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_ap_start_reg;
  wire grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_n_39;
  wire grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_n_42;
  wire grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_n_43;
  wire grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_n_44;
  wire grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_n_46;
  wire grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_n_47;
  wire grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_n_48;
  wire grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_n_49;
  wire grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_n_50;
  wire grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_n_51;
  wire grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_n_52;
  wire grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_n_53;
  wire [4:2]grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_w_address0;
  wire grp_sw_compute_Pipeline_VITIS_LOOP_89_5_fu_96_ap_start_reg;
  wire grp_sw_compute_Pipeline_VITIS_LOOP_89_5_fu_96_n_37;
  wire grp_sw_compute_Pipeline_VITIS_LOOP_89_5_fu_96_n_38;
  wire grp_sw_compute_Pipeline_VITIS_LOOP_89_5_fu_96_n_4;
  wire grp_sw_compute_Pipeline_VITIS_LOOP_89_5_fu_96_n_42;
  wire grp_sw_compute_Pipeline_VITIS_LOOP_89_5_fu_96_n_43;
  wire grp_sw_compute_Pipeline_VITIS_LOOP_89_5_fu_96_n_50;
  wire grp_sw_compute_Pipeline_VITIS_LOOP_89_5_fu_96_n_51;
  wire grp_sw_compute_Pipeline_VITIS_LOOP_89_5_fu_96_n_52;
  wire grp_sw_compute_Pipeline_VITIS_LOOP_89_5_fu_96_n_53;
  wire grp_sw_compute_Pipeline_VITIS_LOOP_89_5_fu_96_n_54;
  wire grp_sw_compute_Pipeline_VITIS_LOOP_89_5_fu_96_n_55;
  wire grp_sw_compute_Pipeline_VITIS_LOOP_89_5_fu_96_n_56;
  wire [6:6]grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_acc_address0;
  wire grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_acc_ce0;
  wire [31:0]grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_acc_d0;
  wire grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg;
  wire grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_n_10;
  wire grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_n_11;
  wire grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_n_12;
  wire grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_n_57;
  wire grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_n_58;
  wire grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_n_59;
  wire grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_n_60;
  wire grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_n_61;
  wire grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_n_62;
  wire grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_n_63;
  wire grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_n_64;
  wire grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_n_65;
  wire grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_n_66;
  wire grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_n_67;
  wire grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_n_68;
  wire grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_n_7;
  wire grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_n_8;
  wire grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_n_9;
  wire [6:0]i_3_reg_152_pp0_iter1_reg;
  wire [6:0]i_fu_64_reg;
  wire [63:2]im;
  wire interrupt;
  wire [2:0]k_cast_reg_656;
  wire \load_unit/buff_rdata/pop ;
  wire \load_unit/burst_ready ;
  wire \load_unit/fifo_rreq/push ;
  wire \load_unit/ready_for_outstanding ;
  wire [63:2]\^m_axi_gmem_ARADDR ;
  wire [3:0]\^m_axi_gmem_ARLEN ;
  wire m_axi_gmem_ARREADY;
  wire m_axi_gmem_ARVALID;
  wire [63:2]\^m_axi_gmem_AWADDR ;
  wire [3:0]\^m_axi_gmem_AWLEN ;
  wire m_axi_gmem_AWREADY;
  wire m_axi_gmem_AWVALID;
  wire m_axi_gmem_BREADY;
  wire m_axi_gmem_BVALID;
  wire [31:0]m_axi_gmem_RDATA;
  wire m_axi_gmem_RLAST;
  wire m_axi_gmem_RREADY;
  wire m_axi_gmem_RVALID;
  wire [31:0]m_axi_gmem_WDATA;
  wire m_axi_gmem_WLAST;
  wire m_axi_gmem_WREADY;
  wire [3:0]m_axi_gmem_WSTRB;
  wire m_axi_gmem_WVALID;
  wire [63:2]out_r;
  wire [31:0]reuse_select_reg_691;
  wire [5:0]s_axi_control_ARADDR;
  wire s_axi_control_ARREADY;
  wire s_axi_control_ARVALID;
  wire [5:0]s_axi_control_AWADDR;
  wire s_axi_control_AWREADY;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire s_axi_control_WREADY;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire \store_unit/fifo_wreq/push ;
  wire [61:0]trunc_ln108_1_reg_152;
  wire [61:0]trunc_ln76_1_reg_147;
  wire [0:0]trunc_ln79_fu_348_p1;
  wire w_ce0;
  wire [10:0]w_load_reg_696;
  wire [10:0]w_q0;

  assign m_axi_gmem_ARADDR[63:2] = \^m_axi_gmem_ARADDR [63:2];
  assign m_axi_gmem_ARADDR[1] = \<const0> ;
  assign m_axi_gmem_ARADDR[0] = \<const0> ;
  assign m_axi_gmem_ARBURST[1] = \<const0> ;
  assign m_axi_gmem_ARBURST[0] = \<const0> ;
  assign m_axi_gmem_ARCACHE[3] = \<const0> ;
  assign m_axi_gmem_ARCACHE[2] = \<const0> ;
  assign m_axi_gmem_ARCACHE[1] = \<const0> ;
  assign m_axi_gmem_ARCACHE[0] = \<const0> ;
  assign m_axi_gmem_ARID[0] = \<const0> ;
  assign m_axi_gmem_ARLEN[7] = \<const0> ;
  assign m_axi_gmem_ARLEN[6] = \<const0> ;
  assign m_axi_gmem_ARLEN[5] = \<const0> ;
  assign m_axi_gmem_ARLEN[4] = \<const0> ;
  assign m_axi_gmem_ARLEN[3:0] = \^m_axi_gmem_ARLEN [3:0];
  assign m_axi_gmem_ARLOCK[1] = \<const0> ;
  assign m_axi_gmem_ARLOCK[0] = \<const0> ;
  assign m_axi_gmem_ARPROT[2] = \<const0> ;
  assign m_axi_gmem_ARPROT[1] = \<const0> ;
  assign m_axi_gmem_ARPROT[0] = \<const0> ;
  assign m_axi_gmem_ARQOS[3] = \<const0> ;
  assign m_axi_gmem_ARQOS[2] = \<const0> ;
  assign m_axi_gmem_ARQOS[1] = \<const0> ;
  assign m_axi_gmem_ARQOS[0] = \<const0> ;
  assign m_axi_gmem_ARREGION[3] = \<const0> ;
  assign m_axi_gmem_ARREGION[2] = \<const0> ;
  assign m_axi_gmem_ARREGION[1] = \<const0> ;
  assign m_axi_gmem_ARREGION[0] = \<const0> ;
  assign m_axi_gmem_ARSIZE[2] = \<const0> ;
  assign m_axi_gmem_ARSIZE[1] = \<const0> ;
  assign m_axi_gmem_ARSIZE[0] = \<const0> ;
  assign m_axi_gmem_ARUSER[0] = \<const0> ;
  assign m_axi_gmem_AWADDR[63:2] = \^m_axi_gmem_AWADDR [63:2];
  assign m_axi_gmem_AWADDR[1] = \<const0> ;
  assign m_axi_gmem_AWADDR[0] = \<const0> ;
  assign m_axi_gmem_AWBURST[1] = \<const0> ;
  assign m_axi_gmem_AWBURST[0] = \<const0> ;
  assign m_axi_gmem_AWCACHE[3] = \<const0> ;
  assign m_axi_gmem_AWCACHE[2] = \<const0> ;
  assign m_axi_gmem_AWCACHE[1] = \<const0> ;
  assign m_axi_gmem_AWCACHE[0] = \<const0> ;
  assign m_axi_gmem_AWID[0] = \<const0> ;
  assign m_axi_gmem_AWLEN[7] = \<const0> ;
  assign m_axi_gmem_AWLEN[6] = \<const0> ;
  assign m_axi_gmem_AWLEN[5] = \<const0> ;
  assign m_axi_gmem_AWLEN[4] = \<const0> ;
  assign m_axi_gmem_AWLEN[3:0] = \^m_axi_gmem_AWLEN [3:0];
  assign m_axi_gmem_AWLOCK[1] = \<const0> ;
  assign m_axi_gmem_AWLOCK[0] = \<const0> ;
  assign m_axi_gmem_AWPROT[2] = \<const0> ;
  assign m_axi_gmem_AWPROT[1] = \<const0> ;
  assign m_axi_gmem_AWPROT[0] = \<const0> ;
  assign m_axi_gmem_AWQOS[3] = \<const0> ;
  assign m_axi_gmem_AWQOS[2] = \<const0> ;
  assign m_axi_gmem_AWQOS[1] = \<const0> ;
  assign m_axi_gmem_AWQOS[0] = \<const0> ;
  assign m_axi_gmem_AWREGION[3] = \<const0> ;
  assign m_axi_gmem_AWREGION[2] = \<const0> ;
  assign m_axi_gmem_AWREGION[1] = \<const0> ;
  assign m_axi_gmem_AWREGION[0] = \<const0> ;
  assign m_axi_gmem_AWSIZE[2] = \<const0> ;
  assign m_axi_gmem_AWSIZE[1] = \<const0> ;
  assign m_axi_gmem_AWSIZE[0] = \<const0> ;
  assign m_axi_gmem_AWUSER[0] = \<const0> ;
  assign m_axi_gmem_WID[0] = \<const0> ;
  assign m_axi_gmem_WUSER[0] = \<const0> ;
  assign s_axi_control_BRESP[1] = \<const0> ;
  assign s_axi_control_BRESP[0] = \<const0> ;
  assign s_axi_control_RRESP[1] = \<const0> ;
  assign s_axi_control_RRESP[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  design_2_sw_compute_0_0_sw_compute_acc_RAM_AUTO_1R1W acc_U
       (.ADDRARDADDR({grp_sw_compute_Pipeline_VITIS_LOOP_89_5_fu_96_n_42,grp_sw_compute_Pipeline_VITIS_LOOP_89_5_fu_96_n_43,acc_address1}),
        .ADDRBWRADDR({grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_n_39,grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_n_7,grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_n_8,grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_n_9,grp_sw_compute_Pipeline_VITIS_LOOP_89_5_fu_96_n_4,grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_n_10,grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_n_11}),
        .D(acc_q0),
        .DIBDI(acc_d0),
        .DOADO(acc_q1),
        .Q({ap_CS_fsm_state11,ap_CS_fsm_state9}),
        .WEA(acc_we1),
        .WEBWE(acc_we0),
        .acc_ce1(acc_ce1),
        .\ap_CS_fsm_reg[10] (acc_U_n_68),
        .ap_clk(ap_clk),
        .ram_reg_0(grp_sw_compute_Pipeline_VITIS_LOOP_107_9_fu_108_n_15));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(ap_CS_fsm_state1),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[10]),
        .Q(ap_CS_fsm_state11),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state4),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_state5),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_state6),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[6]),
        .Q(ap_CS_fsm_state7),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[7]),
        .Q(ap_CS_fsm_state8),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[8]),
        .Q(ap_CS_fsm_state9),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[9]),
        .Q(ap_CS_fsm_state10),
        .R(ap_rst_n_inv));
  design_2_sw_compute_0_0_sw_compute_control_s_axi control_s_axi_U
       (.D(ap_NS_fsm[1:0]),
        .\FSM_onehot_rstate_reg[1]_0 (s_axi_control_ARREADY),
        .\FSM_onehot_wstate_reg[1]_0 (s_axi_control_AWREADY),
        .\FSM_onehot_wstate_reg[2]_0 (s_axi_control_WREADY),
        .Q(ap_CS_fsm_state1),
        .SR(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_done(ap_done),
        .\int_im_reg[63]_0 (im),
        .\int_out_r_reg[63]_0 (out_r),
        .interrupt(interrupt),
        .s_axi_control_ARADDR(s_axi_control_ARADDR),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_AWADDR(s_axi_control_AWADDR),
        .s_axi_control_AWVALID(s_axi_control_AWVALID),
        .s_axi_control_BREADY(s_axi_control_BREADY),
        .s_axi_control_BVALID(s_axi_control_BVALID),
        .s_axi_control_RDATA(s_axi_control_RDATA),
        .s_axi_control_RREADY(s_axi_control_RREADY),
        .s_axi_control_RVALID(s_axi_control_RVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID));
  design_2_sw_compute_0_0_sw_compute_gmem_m_axi gmem_m_axi_U
       (.D({m_axi_gmem_RLAST,m_axi_gmem_RDATA}),
        .Q({ap_CS_fsm_state11,ap_CS_fsm_state10,ap_CS_fsm_state7,ap_CS_fsm_state5,ap_CS_fsm_state3,ap_CS_fsm_state2}),
        .SR(ap_rst_n_inv),
        .\ap_CS_fsm_reg[9] (gmem_m_axi_U_n_116),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2_reg(gmem_m_axi_U_n_114),
        .ap_rst_n(ap_rst_n),
        .\could_multi_bursts.ARVALID_Dummy_reg (m_axi_gmem_ARVALID),
        .\could_multi_bursts.arlen_buf_reg[3] (\^m_axi_gmem_ARLEN ),
        .\data_p1_reg[67] ({\^m_axi_gmem_AWLEN ,\^m_axi_gmem_AWADDR }),
        .dout({\load_unit/burst_ready ,gmem_RDATA}),
        .\dout_reg[36] ({m_axi_gmem_WLAST,m_axi_gmem_WSTRB,m_axi_gmem_WDATA}),
        .\dout_reg[61] (trunc_ln108_1_reg_152),
        .\dout_reg[61]_0 (trunc_ln76_1_reg_147),
        .dout_vld_reg(ap_NS_fsm_0),
        .dout_vld_reg_0({ap_CS_fsm_state9_1,grp_sw_compute_Pipeline_VITIS_LOOP_107_9_fu_108_n_14}),
        .dout_vld_reg_1(grp_sw_compute_Pipeline_VITIS_LOOP_75_1_fu_80_n_4),
        .dout_vld_reg_2(ap_CS_fsm_pp0_stage0),
        .empty_n_reg(gmem_m_axi_U_n_113),
        .gmem_ARREADY(gmem_ARREADY),
        .gmem_AWREADY(gmem_AWREADY),
        .gmem_BVALID(gmem_BVALID),
        .gmem_RVALID(gmem_RVALID),
        .gmem_WREADY(gmem_WREADY),
        .grp_sw_compute_Pipeline_VITIS_LOOP_107_9_fu_108_ap_start_reg(grp_sw_compute_Pipeline_VITIS_LOOP_107_9_fu_108_ap_start_reg),
        .m_axi_gmem_ARADDR(\^m_axi_gmem_ARADDR ),
        .m_axi_gmem_ARREADY(m_axi_gmem_ARREADY),
        .m_axi_gmem_AWREADY(m_axi_gmem_AWREADY),
        .m_axi_gmem_AWVALID(m_axi_gmem_AWVALID),
        .m_axi_gmem_BVALID(m_axi_gmem_BVALID),
        .m_axi_gmem_RVALID(m_axi_gmem_RVALID),
        .m_axi_gmem_WREADY(m_axi_gmem_WREADY),
        .m_axi_gmem_WVALID(m_axi_gmem_WVALID),
        .mem_reg(grp_sw_compute_Pipeline_VITIS_LOOP_107_9_fu_108_n_11),
        .mem_reg_0(grp_sw_compute_Pipeline_VITIS_LOOP_107_9_fu_108_m_axi_gmem_WDATA),
        .mem_reg_1(grp_sw_compute_Pipeline_VITIS_LOOP_75_1_fu_80_n_12),
        .pop(\load_unit/buff_rdata/pop ),
        .push(\store_unit/fifo_wreq/push ),
        .push_0(\load_unit/fifo_rreq/push ),
        .ram_reg(grp_sw_compute_Pipeline_VITIS_LOOP_75_1_fu_80_n_5),
        .ram_reg_0(grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_n_43),
        .ready_for_outstanding(\load_unit/ready_for_outstanding ),
        .s_ready_t_reg(m_axi_gmem_BREADY),
        .s_ready_t_reg_0(m_axi_gmem_RREADY));
  design_2_sw_compute_0_0_sw_compute_sw_compute_Pipeline_VITIS_LOOP_107_9 grp_sw_compute_Pipeline_VITIS_LOOP_107_9_fu_108
       (.D(ap_NS_fsm_0),
        .Q({ap_CS_fsm_state11,ap_CS_fsm_state10,ap_CS_fsm_state9}),
        .SR(ap_rst_n_inv),
        .\acc_load_4_reg_171_reg[31]_0 (grp_sw_compute_Pipeline_VITIS_LOOP_107_9_fu_108_m_axi_gmem_WDATA),
        .\acc_load_4_reg_171_reg[31]_1 (acc_q0),
        .\ap_CS_fsm_reg[6]_0 ({ap_CS_fsm_state9_1,grp_sw_compute_Pipeline_VITIS_LOOP_107_9_fu_108_n_14}),
        .\ap_CS_fsm_reg[8] (grp_sw_compute_Pipeline_VITIS_LOOP_107_9_fu_108_n_15),
        .\ap_CS_fsm_reg[9] (ap_NS_fsm[10]),
        .ap_clk(ap_clk),
        .ap_done(ap_done),
        .ap_enable_reg_pp0_iter2_reg_0(grp_sw_compute_Pipeline_VITIS_LOOP_107_9_fu_108_n_11),
        .ap_rst_n(ap_rst_n),
        .gmem_AWREADY(gmem_AWREADY),
        .gmem_BVALID(gmem_BVALID),
        .gmem_WREADY(gmem_WREADY),
        .grp_sw_compute_Pipeline_VITIS_LOOP_107_9_fu_108_ap_start_reg(grp_sw_compute_Pipeline_VITIS_LOOP_107_9_fu_108_ap_start_reg),
        .grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_acc_ce0(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_acc_ce0),
        .i_fu_64_reg(i_fu_64_reg),
        .push(\store_unit/fifo_wreq/push ),
        .ram_reg(grp_sw_compute_Pipeline_VITIS_LOOP_89_5_fu_96_n_37));
  FDRE #(
    .INIT(1'b0)) 
    grp_sw_compute_Pipeline_VITIS_LOOP_107_9_fu_108_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(gmem_m_axi_U_n_116),
        .Q(grp_sw_compute_Pipeline_VITIS_LOOP_107_9_fu_108_ap_start_reg),
        .R(ap_rst_n_inv));
  design_2_sw_compute_0_0_sw_compute_sw_compute_Pipeline_VITIS_LOOP_75_1 grp_sw_compute_Pipeline_VITIS_LOOP_75_1_fu_80
       (.D(ap_NS_fsm[3:2]),
        .Q({ap_CS_fsm_state3,ap_CS_fsm_state2}),
        .SR(ap_rst_n_inv),
        .\ap_CS_fsm_reg[1]_0 (grp_sw_compute_Pipeline_VITIS_LOOP_75_1_fu_80_n_13),
        .\ap_CS_fsm_reg[7]_0 (ap_CS_fsm_pp0_stage0),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1_reg_0(grp_sw_compute_Pipeline_VITIS_LOOP_75_1_fu_80_n_4),
        .ap_enable_reg_pp0_iter2_reg_0(grp_sw_compute_Pipeline_VITIS_LOOP_75_1_fu_80_n_5),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(grp_sw_compute_Pipeline_VITIS_LOOP_75_1_fu_80_n_12),
        .dout({\load_unit/burst_ready ,gmem_RDATA}),
        .gmem_ARREADY(gmem_ARREADY),
        .gmem_RVALID(gmem_RVALID),
        .\gmem_addr_read_reg_160_reg[31]_0 (gmem_addr_read_reg_160),
        .grp_sw_compute_Pipeline_VITIS_LOOP_75_1_fu_80_ap_start_reg(grp_sw_compute_Pipeline_VITIS_LOOP_75_1_fu_80_ap_start_reg),
        .\i_3_reg_152_pp0_iter1_reg_reg[6]_0 (i_3_reg_152_pp0_iter1_reg),
        .mem_reg(gmem_m_axi_U_n_113),
        .pop(\load_unit/buff_rdata/pop ),
        .push(\load_unit/fifo_rreq/push ),
        .ready_for_outstanding(\load_unit/ready_for_outstanding ));
  FDRE #(
    .INIT(1'b0)) 
    grp_sw_compute_Pipeline_VITIS_LOOP_75_1_fu_80_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_sw_compute_Pipeline_VITIS_LOOP_75_1_fu_80_n_13),
        .Q(grp_sw_compute_Pipeline_VITIS_LOOP_75_1_fu_80_ap_start_reg),
        .R(ap_rst_n_inv));
  design_2_sw_compute_0_0_sw_compute_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4 grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89
       (.ADDRBWRADDR(grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_n_39),
        .D(ap_NS_fsm[5:4]),
        .DOADO(acc_q1),
        .Q({ap_CS_fsm_state11,ap_CS_fsm_state9,ap_CS_fsm_state7,ap_CS_fsm_state5,ap_CS_fsm_state4}),
        .SR(ap_rst_n_inv),
        .\acc_load_3_reg_701_reg[31]_0 (acc_q0),
        .\add_ln79_1_reg_629_reg[0]_0 (trunc_ln79_fu_348_p1),
        .\add_ln82_1_reg_661_reg[4]_0 (grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_w_address0),
        .\ap_CS_fsm_reg[2]_0 (grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_n_43),
        .\ap_CS_fsm_reg[2]_1 (grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_n_47),
        .\ap_CS_fsm_reg[3] (grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_n_53),
        .\ap_CS_fsm_reg[6] (grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_n_44),
        .\ap_CS_fsm_reg[6]_0 (grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_n_49),
        .\ap_CS_fsm_reg[6]_1 (grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_n_50),
        .\ap_CS_fsm_reg[6]_2 (grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_n_51),
        .\ap_CS_fsm_reg[6]_3 (grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_n_52),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0_reg_reg_0(grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_n_42),
        .ap_rst_n(ap_rst_n),
        .grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_acc_d0(grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_acc_d0),
        .grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_ap_start_reg(grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_ap_start_reg),
        .grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_acc_address0(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_acc_address0),
        .i_fu_64_reg(i_fu_64_reg[6]),
        .\i_reg_597_reg[1]_0 (grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_n_48),
        .\i_reg_597_reg[2]_0 (grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_n_46),
        .k_cast_reg_656(k_cast_reg_656),
        .\mul_ln82_reg_711_reg[31]_0 (grp_fu_157_p2),
        .ram_reg(grp_sw_compute_Pipeline_VITIS_LOOP_89_5_fu_96_n_56),
        .ram_reg_0(i_3_reg_152_pp0_iter1_reg),
        .ram_reg_1(grp_sw_compute_Pipeline_VITIS_LOOP_89_5_fu_96_n_55),
        .\reuse_select_reg_691_reg[31]_0 (reuse_select_reg_691),
        .\w_load_reg_696_reg[10]_0 (w_load_reg_696),
        .\w_load_reg_696_reg[10]_1 (w_q0));
  FDRE #(
    .INIT(1'b0)) 
    grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_n_53),
        .Q(grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_ap_start_reg),
        .R(ap_rst_n_inv));
  design_2_sw_compute_0_0_sw_compute_sw_compute_Pipeline_VITIS_LOOP_89_5 grp_sw_compute_Pipeline_VITIS_LOOP_89_5_fu_96
       (.ADDRARDADDR({grp_sw_compute_Pipeline_VITIS_LOOP_89_5_fu_96_n_42,grp_sw_compute_Pipeline_VITIS_LOOP_89_5_fu_96_n_43,acc_address1}),
        .ADDRBWRADDR(grp_sw_compute_Pipeline_VITIS_LOOP_89_5_fu_96_n_4),
        .D(ap_NS_fsm[7:6]),
        .DIBDI(acc_d0),
        .DOADO(acc_q1[31]),
        .Q({ap_CS_fsm_state11,ap_CS_fsm_state9,ap_CS_fsm_state7,ap_CS_fsm_state6,ap_CS_fsm_state5}),
        .SR(ap_rst_n_inv),
        .WEA(acc_we1),
        .\acc_addr_1_reg_208_pp0_iter3_reg_reg[4]__0_0 (grp_sw_compute_Pipeline_VITIS_LOOP_89_5_fu_96_n_55),
        .\acc_addr_1_reg_208_pp0_iter3_reg_reg[6]__0_0 (grp_sw_compute_Pipeline_VITIS_LOOP_89_5_fu_96_n_56),
        .acc_ce1(acc_ce1),
        .\acc_load_1_reg_217_reg[30]_0 (acc_q0[30:0]),
        .\ap_CS_fsm_reg[1]_0 (grp_sw_compute_Pipeline_VITIS_LOOP_89_5_fu_96_n_38),
        .\ap_CS_fsm_reg[5] (grp_sw_compute_Pipeline_VITIS_LOOP_89_5_fu_96_n_54),
        .\ap_CS_fsm_reg[6] (grp_sw_compute_Pipeline_VITIS_LOOP_89_5_fu_96_n_37),
        .\ap_CS_fsm_reg[6]_0 (grp_sw_compute_Pipeline_VITIS_LOOP_89_5_fu_96_n_50),
        .\ap_CS_fsm_reg[6]_1 (grp_sw_compute_Pipeline_VITIS_LOOP_89_5_fu_96_n_51),
        .\ap_CS_fsm_reg[6]_2 (grp_sw_compute_Pipeline_VITIS_LOOP_89_5_fu_96_n_52),
        .\ap_CS_fsm_reg[6]_3 (grp_sw_compute_Pipeline_VITIS_LOOP_89_5_fu_96_n_53),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_acc_d0(grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_acc_d0),
        .grp_sw_compute_Pipeline_VITIS_LOOP_89_5_fu_96_ap_start_reg(grp_sw_compute_Pipeline_VITIS_LOOP_89_5_fu_96_ap_start_reg),
        .grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_acc_d0(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_acc_d0),
        .i_fu_64_reg(i_fu_64_reg[2]),
        .k_cast_reg_656(k_cast_reg_656),
        .ram_reg(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_n_12),
        .ram_reg_0(grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_n_42),
        .ram_reg_1(gmem_m_axi_U_n_114),
        .ram_reg_10(gmem_addr_read_reg_160),
        .ram_reg_2(grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_n_48),
        .ram_reg_3(grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_n_46),
        .ram_reg_4(trunc_ln79_fu_348_p1),
        .ram_reg_5(grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_n_44),
        .ram_reg_6(grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_n_49),
        .ram_reg_7(grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_n_50),
        .ram_reg_8(grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_n_51),
        .ram_reg_9(grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_n_52));
  FDRE #(
    .INIT(1'b0)) 
    grp_sw_compute_Pipeline_VITIS_LOOP_89_5_fu_96_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_sw_compute_Pipeline_VITIS_LOOP_89_5_fu_96_n_54),
        .Q(grp_sw_compute_Pipeline_VITIS_LOOP_89_5_fu_96_ap_start_reg),
        .R(ap_rst_n_inv));
  design_2_sw_compute_0_0_sw_compute_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7 grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101
       (.ADDRBWRADDR({grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_n_7,grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_n_8,grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_n_9,grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_n_10,grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_n_11}),
        .B(grp_fu_157_p1),
        .D(ap_NS_fsm[9:8]),
        .Q({ap_CS_fsm_state11,ap_CS_fsm_state9,ap_CS_fsm_state8,ap_CS_fsm_state7}),
        .SR(ap_rst_n_inv),
        .WEBWE(acc_we0),
        .\ap_CS_fsm_reg[7]_0 (grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_n_57),
        .\ap_CS_fsm_reg[8]_0 (grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_n_12),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .dout_reg(grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_n_42),
        .dout_reg_0(grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_w_address0),
        .dout_reg_1(reuse_select_reg_691),
        .dout_reg_2(acc_q0),
        .grp_fu_157_p0(grp_fu_157_p0),
        .grp_fu_157_p_dout0(grp_fu_157_p2),
        .grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_acc_address0(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_acc_address0),
        .grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_acc_ce0(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_acc_ce0),
        .grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_acc_d0(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_acc_d0),
        .grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg),
        .i_fu_64_reg({i_fu_64_reg[5:3],i_fu_64_reg[1:0]}),
        .k_cast_reg_656(k_cast_reg_656[1:0]),
        .out({grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_n_58,grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_n_59,grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_n_60,grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_n_61,grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_n_62,grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_n_63,grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_n_64,grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_n_65,grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_n_66,grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_n_67,grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_n_68}),
        .ram_reg(acc_U_n_68),
        .ram_reg_0(grp_sw_compute_Pipeline_VITIS_LOOP_89_5_fu_96_n_50),
        .ram_reg_1(grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_n_47),
        .ram_reg_2(grp_sw_compute_Pipeline_VITIS_LOOP_89_5_fu_96_n_51),
        .ram_reg_3(grp_sw_compute_Pipeline_VITIS_LOOP_89_5_fu_96_n_52),
        .ram_reg_4(grp_sw_compute_Pipeline_VITIS_LOOP_89_5_fu_96_n_53),
        .ram_reg_5(gmem_m_axi_U_n_114),
        .ram_reg_6(grp_sw_compute_Pipeline_VITIS_LOOP_89_5_fu_96_n_38),
        .\reg_258_reg[10]_0 (w_q0),
        .tmp_product(w_load_reg_696),
        .w_ce0(w_ce0));
  FDRE #(
    .INIT(1'b0)) 
    grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_n_57),
        .Q(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg),
        .R(ap_rst_n_inv));
  design_2_sw_compute_0_0_sw_compute_mul_32s_11s_32_2_1 mul_32s_11s_32_2_1_U25
       (.B(grp_fu_157_p1),
        .ap_clk(ap_clk),
        .grp_fu_157_p0(grp_fu_157_p0),
        .grp_fu_157_p_dout0(grp_fu_157_p2));
  FDRE \trunc_ln108_1_reg_152_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out_r[2]),
        .Q(trunc_ln108_1_reg_152[0]),
        .R(1'b0));
  FDRE \trunc_ln108_1_reg_152_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out_r[12]),
        .Q(trunc_ln108_1_reg_152[10]),
        .R(1'b0));
  FDRE \trunc_ln108_1_reg_152_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out_r[13]),
        .Q(trunc_ln108_1_reg_152[11]),
        .R(1'b0));
  FDRE \trunc_ln108_1_reg_152_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out_r[14]),
        .Q(trunc_ln108_1_reg_152[12]),
        .R(1'b0));
  FDRE \trunc_ln108_1_reg_152_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out_r[15]),
        .Q(trunc_ln108_1_reg_152[13]),
        .R(1'b0));
  FDRE \trunc_ln108_1_reg_152_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out_r[16]),
        .Q(trunc_ln108_1_reg_152[14]),
        .R(1'b0));
  FDRE \trunc_ln108_1_reg_152_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out_r[17]),
        .Q(trunc_ln108_1_reg_152[15]),
        .R(1'b0));
  FDRE \trunc_ln108_1_reg_152_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out_r[18]),
        .Q(trunc_ln108_1_reg_152[16]),
        .R(1'b0));
  FDRE \trunc_ln108_1_reg_152_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out_r[19]),
        .Q(trunc_ln108_1_reg_152[17]),
        .R(1'b0));
  FDRE \trunc_ln108_1_reg_152_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out_r[20]),
        .Q(trunc_ln108_1_reg_152[18]),
        .R(1'b0));
  FDRE \trunc_ln108_1_reg_152_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out_r[21]),
        .Q(trunc_ln108_1_reg_152[19]),
        .R(1'b0));
  FDRE \trunc_ln108_1_reg_152_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out_r[3]),
        .Q(trunc_ln108_1_reg_152[1]),
        .R(1'b0));
  FDRE \trunc_ln108_1_reg_152_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out_r[22]),
        .Q(trunc_ln108_1_reg_152[20]),
        .R(1'b0));
  FDRE \trunc_ln108_1_reg_152_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out_r[23]),
        .Q(trunc_ln108_1_reg_152[21]),
        .R(1'b0));
  FDRE \trunc_ln108_1_reg_152_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out_r[24]),
        .Q(trunc_ln108_1_reg_152[22]),
        .R(1'b0));
  FDRE \trunc_ln108_1_reg_152_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out_r[25]),
        .Q(trunc_ln108_1_reg_152[23]),
        .R(1'b0));
  FDRE \trunc_ln108_1_reg_152_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out_r[26]),
        .Q(trunc_ln108_1_reg_152[24]),
        .R(1'b0));
  FDRE \trunc_ln108_1_reg_152_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out_r[27]),
        .Q(trunc_ln108_1_reg_152[25]),
        .R(1'b0));
  FDRE \trunc_ln108_1_reg_152_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out_r[28]),
        .Q(trunc_ln108_1_reg_152[26]),
        .R(1'b0));
  FDRE \trunc_ln108_1_reg_152_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out_r[29]),
        .Q(trunc_ln108_1_reg_152[27]),
        .R(1'b0));
  FDRE \trunc_ln108_1_reg_152_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out_r[30]),
        .Q(trunc_ln108_1_reg_152[28]),
        .R(1'b0));
  FDRE \trunc_ln108_1_reg_152_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out_r[31]),
        .Q(trunc_ln108_1_reg_152[29]),
        .R(1'b0));
  FDRE \trunc_ln108_1_reg_152_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out_r[4]),
        .Q(trunc_ln108_1_reg_152[2]),
        .R(1'b0));
  FDRE \trunc_ln108_1_reg_152_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out_r[32]),
        .Q(trunc_ln108_1_reg_152[30]),
        .R(1'b0));
  FDRE \trunc_ln108_1_reg_152_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out_r[33]),
        .Q(trunc_ln108_1_reg_152[31]),
        .R(1'b0));
  FDRE \trunc_ln108_1_reg_152_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out_r[34]),
        .Q(trunc_ln108_1_reg_152[32]),
        .R(1'b0));
  FDRE \trunc_ln108_1_reg_152_reg[33] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out_r[35]),
        .Q(trunc_ln108_1_reg_152[33]),
        .R(1'b0));
  FDRE \trunc_ln108_1_reg_152_reg[34] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out_r[36]),
        .Q(trunc_ln108_1_reg_152[34]),
        .R(1'b0));
  FDRE \trunc_ln108_1_reg_152_reg[35] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out_r[37]),
        .Q(trunc_ln108_1_reg_152[35]),
        .R(1'b0));
  FDRE \trunc_ln108_1_reg_152_reg[36] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out_r[38]),
        .Q(trunc_ln108_1_reg_152[36]),
        .R(1'b0));
  FDRE \trunc_ln108_1_reg_152_reg[37] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out_r[39]),
        .Q(trunc_ln108_1_reg_152[37]),
        .R(1'b0));
  FDRE \trunc_ln108_1_reg_152_reg[38] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out_r[40]),
        .Q(trunc_ln108_1_reg_152[38]),
        .R(1'b0));
  FDRE \trunc_ln108_1_reg_152_reg[39] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out_r[41]),
        .Q(trunc_ln108_1_reg_152[39]),
        .R(1'b0));
  FDRE \trunc_ln108_1_reg_152_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out_r[5]),
        .Q(trunc_ln108_1_reg_152[3]),
        .R(1'b0));
  FDRE \trunc_ln108_1_reg_152_reg[40] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out_r[42]),
        .Q(trunc_ln108_1_reg_152[40]),
        .R(1'b0));
  FDRE \trunc_ln108_1_reg_152_reg[41] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out_r[43]),
        .Q(trunc_ln108_1_reg_152[41]),
        .R(1'b0));
  FDRE \trunc_ln108_1_reg_152_reg[42] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out_r[44]),
        .Q(trunc_ln108_1_reg_152[42]),
        .R(1'b0));
  FDRE \trunc_ln108_1_reg_152_reg[43] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out_r[45]),
        .Q(trunc_ln108_1_reg_152[43]),
        .R(1'b0));
  FDRE \trunc_ln108_1_reg_152_reg[44] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out_r[46]),
        .Q(trunc_ln108_1_reg_152[44]),
        .R(1'b0));
  FDRE \trunc_ln108_1_reg_152_reg[45] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out_r[47]),
        .Q(trunc_ln108_1_reg_152[45]),
        .R(1'b0));
  FDRE \trunc_ln108_1_reg_152_reg[46] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out_r[48]),
        .Q(trunc_ln108_1_reg_152[46]),
        .R(1'b0));
  FDRE \trunc_ln108_1_reg_152_reg[47] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out_r[49]),
        .Q(trunc_ln108_1_reg_152[47]),
        .R(1'b0));
  FDRE \trunc_ln108_1_reg_152_reg[48] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out_r[50]),
        .Q(trunc_ln108_1_reg_152[48]),
        .R(1'b0));
  FDRE \trunc_ln108_1_reg_152_reg[49] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out_r[51]),
        .Q(trunc_ln108_1_reg_152[49]),
        .R(1'b0));
  FDRE \trunc_ln108_1_reg_152_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out_r[6]),
        .Q(trunc_ln108_1_reg_152[4]),
        .R(1'b0));
  FDRE \trunc_ln108_1_reg_152_reg[50] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out_r[52]),
        .Q(trunc_ln108_1_reg_152[50]),
        .R(1'b0));
  FDRE \trunc_ln108_1_reg_152_reg[51] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out_r[53]),
        .Q(trunc_ln108_1_reg_152[51]),
        .R(1'b0));
  FDRE \trunc_ln108_1_reg_152_reg[52] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out_r[54]),
        .Q(trunc_ln108_1_reg_152[52]),
        .R(1'b0));
  FDRE \trunc_ln108_1_reg_152_reg[53] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out_r[55]),
        .Q(trunc_ln108_1_reg_152[53]),
        .R(1'b0));
  FDRE \trunc_ln108_1_reg_152_reg[54] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out_r[56]),
        .Q(trunc_ln108_1_reg_152[54]),
        .R(1'b0));
  FDRE \trunc_ln108_1_reg_152_reg[55] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out_r[57]),
        .Q(trunc_ln108_1_reg_152[55]),
        .R(1'b0));
  FDRE \trunc_ln108_1_reg_152_reg[56] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out_r[58]),
        .Q(trunc_ln108_1_reg_152[56]),
        .R(1'b0));
  FDRE \trunc_ln108_1_reg_152_reg[57] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out_r[59]),
        .Q(trunc_ln108_1_reg_152[57]),
        .R(1'b0));
  FDRE \trunc_ln108_1_reg_152_reg[58] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out_r[60]),
        .Q(trunc_ln108_1_reg_152[58]),
        .R(1'b0));
  FDRE \trunc_ln108_1_reg_152_reg[59] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out_r[61]),
        .Q(trunc_ln108_1_reg_152[59]),
        .R(1'b0));
  FDRE \trunc_ln108_1_reg_152_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out_r[7]),
        .Q(trunc_ln108_1_reg_152[5]),
        .R(1'b0));
  FDRE \trunc_ln108_1_reg_152_reg[60] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out_r[62]),
        .Q(trunc_ln108_1_reg_152[60]),
        .R(1'b0));
  FDRE \trunc_ln108_1_reg_152_reg[61] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out_r[63]),
        .Q(trunc_ln108_1_reg_152[61]),
        .R(1'b0));
  FDRE \trunc_ln108_1_reg_152_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out_r[8]),
        .Q(trunc_ln108_1_reg_152[6]),
        .R(1'b0));
  FDRE \trunc_ln108_1_reg_152_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out_r[9]),
        .Q(trunc_ln108_1_reg_152[7]),
        .R(1'b0));
  FDRE \trunc_ln108_1_reg_152_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out_r[10]),
        .Q(trunc_ln108_1_reg_152[8]),
        .R(1'b0));
  FDRE \trunc_ln108_1_reg_152_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out_r[11]),
        .Q(trunc_ln108_1_reg_152[9]),
        .R(1'b0));
  FDRE \trunc_ln76_1_reg_147_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(im[2]),
        .Q(trunc_ln76_1_reg_147[0]),
        .R(1'b0));
  FDRE \trunc_ln76_1_reg_147_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(im[12]),
        .Q(trunc_ln76_1_reg_147[10]),
        .R(1'b0));
  FDRE \trunc_ln76_1_reg_147_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(im[13]),
        .Q(trunc_ln76_1_reg_147[11]),
        .R(1'b0));
  FDRE \trunc_ln76_1_reg_147_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(im[14]),
        .Q(trunc_ln76_1_reg_147[12]),
        .R(1'b0));
  FDRE \trunc_ln76_1_reg_147_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(im[15]),
        .Q(trunc_ln76_1_reg_147[13]),
        .R(1'b0));
  FDRE \trunc_ln76_1_reg_147_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(im[16]),
        .Q(trunc_ln76_1_reg_147[14]),
        .R(1'b0));
  FDRE \trunc_ln76_1_reg_147_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(im[17]),
        .Q(trunc_ln76_1_reg_147[15]),
        .R(1'b0));
  FDRE \trunc_ln76_1_reg_147_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(im[18]),
        .Q(trunc_ln76_1_reg_147[16]),
        .R(1'b0));
  FDRE \trunc_ln76_1_reg_147_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(im[19]),
        .Q(trunc_ln76_1_reg_147[17]),
        .R(1'b0));
  FDRE \trunc_ln76_1_reg_147_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(im[20]),
        .Q(trunc_ln76_1_reg_147[18]),
        .R(1'b0));
  FDRE \trunc_ln76_1_reg_147_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(im[21]),
        .Q(trunc_ln76_1_reg_147[19]),
        .R(1'b0));
  FDRE \trunc_ln76_1_reg_147_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(im[3]),
        .Q(trunc_ln76_1_reg_147[1]),
        .R(1'b0));
  FDRE \trunc_ln76_1_reg_147_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(im[22]),
        .Q(trunc_ln76_1_reg_147[20]),
        .R(1'b0));
  FDRE \trunc_ln76_1_reg_147_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(im[23]),
        .Q(trunc_ln76_1_reg_147[21]),
        .R(1'b0));
  FDRE \trunc_ln76_1_reg_147_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(im[24]),
        .Q(trunc_ln76_1_reg_147[22]),
        .R(1'b0));
  FDRE \trunc_ln76_1_reg_147_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(im[25]),
        .Q(trunc_ln76_1_reg_147[23]),
        .R(1'b0));
  FDRE \trunc_ln76_1_reg_147_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(im[26]),
        .Q(trunc_ln76_1_reg_147[24]),
        .R(1'b0));
  FDRE \trunc_ln76_1_reg_147_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(im[27]),
        .Q(trunc_ln76_1_reg_147[25]),
        .R(1'b0));
  FDRE \trunc_ln76_1_reg_147_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(im[28]),
        .Q(trunc_ln76_1_reg_147[26]),
        .R(1'b0));
  FDRE \trunc_ln76_1_reg_147_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(im[29]),
        .Q(trunc_ln76_1_reg_147[27]),
        .R(1'b0));
  FDRE \trunc_ln76_1_reg_147_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(im[30]),
        .Q(trunc_ln76_1_reg_147[28]),
        .R(1'b0));
  FDRE \trunc_ln76_1_reg_147_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(im[31]),
        .Q(trunc_ln76_1_reg_147[29]),
        .R(1'b0));
  FDRE \trunc_ln76_1_reg_147_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(im[4]),
        .Q(trunc_ln76_1_reg_147[2]),
        .R(1'b0));
  FDRE \trunc_ln76_1_reg_147_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(im[32]),
        .Q(trunc_ln76_1_reg_147[30]),
        .R(1'b0));
  FDRE \trunc_ln76_1_reg_147_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(im[33]),
        .Q(trunc_ln76_1_reg_147[31]),
        .R(1'b0));
  FDRE \trunc_ln76_1_reg_147_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(im[34]),
        .Q(trunc_ln76_1_reg_147[32]),
        .R(1'b0));
  FDRE \trunc_ln76_1_reg_147_reg[33] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(im[35]),
        .Q(trunc_ln76_1_reg_147[33]),
        .R(1'b0));
  FDRE \trunc_ln76_1_reg_147_reg[34] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(im[36]),
        .Q(trunc_ln76_1_reg_147[34]),
        .R(1'b0));
  FDRE \trunc_ln76_1_reg_147_reg[35] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(im[37]),
        .Q(trunc_ln76_1_reg_147[35]),
        .R(1'b0));
  FDRE \trunc_ln76_1_reg_147_reg[36] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(im[38]),
        .Q(trunc_ln76_1_reg_147[36]),
        .R(1'b0));
  FDRE \trunc_ln76_1_reg_147_reg[37] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(im[39]),
        .Q(trunc_ln76_1_reg_147[37]),
        .R(1'b0));
  FDRE \trunc_ln76_1_reg_147_reg[38] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(im[40]),
        .Q(trunc_ln76_1_reg_147[38]),
        .R(1'b0));
  FDRE \trunc_ln76_1_reg_147_reg[39] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(im[41]),
        .Q(trunc_ln76_1_reg_147[39]),
        .R(1'b0));
  FDRE \trunc_ln76_1_reg_147_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(im[5]),
        .Q(trunc_ln76_1_reg_147[3]),
        .R(1'b0));
  FDRE \trunc_ln76_1_reg_147_reg[40] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(im[42]),
        .Q(trunc_ln76_1_reg_147[40]),
        .R(1'b0));
  FDRE \trunc_ln76_1_reg_147_reg[41] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(im[43]),
        .Q(trunc_ln76_1_reg_147[41]),
        .R(1'b0));
  FDRE \trunc_ln76_1_reg_147_reg[42] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(im[44]),
        .Q(trunc_ln76_1_reg_147[42]),
        .R(1'b0));
  FDRE \trunc_ln76_1_reg_147_reg[43] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(im[45]),
        .Q(trunc_ln76_1_reg_147[43]),
        .R(1'b0));
  FDRE \trunc_ln76_1_reg_147_reg[44] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(im[46]),
        .Q(trunc_ln76_1_reg_147[44]),
        .R(1'b0));
  FDRE \trunc_ln76_1_reg_147_reg[45] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(im[47]),
        .Q(trunc_ln76_1_reg_147[45]),
        .R(1'b0));
  FDRE \trunc_ln76_1_reg_147_reg[46] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(im[48]),
        .Q(trunc_ln76_1_reg_147[46]),
        .R(1'b0));
  FDRE \trunc_ln76_1_reg_147_reg[47] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(im[49]),
        .Q(trunc_ln76_1_reg_147[47]),
        .R(1'b0));
  FDRE \trunc_ln76_1_reg_147_reg[48] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(im[50]),
        .Q(trunc_ln76_1_reg_147[48]),
        .R(1'b0));
  FDRE \trunc_ln76_1_reg_147_reg[49] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(im[51]),
        .Q(trunc_ln76_1_reg_147[49]),
        .R(1'b0));
  FDRE \trunc_ln76_1_reg_147_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(im[6]),
        .Q(trunc_ln76_1_reg_147[4]),
        .R(1'b0));
  FDRE \trunc_ln76_1_reg_147_reg[50] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(im[52]),
        .Q(trunc_ln76_1_reg_147[50]),
        .R(1'b0));
  FDRE \trunc_ln76_1_reg_147_reg[51] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(im[53]),
        .Q(trunc_ln76_1_reg_147[51]),
        .R(1'b0));
  FDRE \trunc_ln76_1_reg_147_reg[52] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(im[54]),
        .Q(trunc_ln76_1_reg_147[52]),
        .R(1'b0));
  FDRE \trunc_ln76_1_reg_147_reg[53] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(im[55]),
        .Q(trunc_ln76_1_reg_147[53]),
        .R(1'b0));
  FDRE \trunc_ln76_1_reg_147_reg[54] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(im[56]),
        .Q(trunc_ln76_1_reg_147[54]),
        .R(1'b0));
  FDRE \trunc_ln76_1_reg_147_reg[55] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(im[57]),
        .Q(trunc_ln76_1_reg_147[55]),
        .R(1'b0));
  FDRE \trunc_ln76_1_reg_147_reg[56] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(im[58]),
        .Q(trunc_ln76_1_reg_147[56]),
        .R(1'b0));
  FDRE \trunc_ln76_1_reg_147_reg[57] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(im[59]),
        .Q(trunc_ln76_1_reg_147[57]),
        .R(1'b0));
  FDRE \trunc_ln76_1_reg_147_reg[58] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(im[60]),
        .Q(trunc_ln76_1_reg_147[58]),
        .R(1'b0));
  FDRE \trunc_ln76_1_reg_147_reg[59] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(im[61]),
        .Q(trunc_ln76_1_reg_147[59]),
        .R(1'b0));
  FDRE \trunc_ln76_1_reg_147_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(im[7]),
        .Q(trunc_ln76_1_reg_147[5]),
        .R(1'b0));
  FDRE \trunc_ln76_1_reg_147_reg[60] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(im[62]),
        .Q(trunc_ln76_1_reg_147[60]),
        .R(1'b0));
  FDRE \trunc_ln76_1_reg_147_reg[61] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(im[63]),
        .Q(trunc_ln76_1_reg_147[61]),
        .R(1'b0));
  FDRE \trunc_ln76_1_reg_147_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(im[8]),
        .Q(trunc_ln76_1_reg_147[6]),
        .R(1'b0));
  FDRE \trunc_ln76_1_reg_147_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(im[9]),
        .Q(trunc_ln76_1_reg_147[7]),
        .R(1'b0));
  FDRE \trunc_ln76_1_reg_147_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(im[10]),
        .Q(trunc_ln76_1_reg_147[8]),
        .R(1'b0));
  FDRE \trunc_ln76_1_reg_147_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(im[11]),
        .Q(trunc_ln76_1_reg_147[9]),
        .R(1'b0));
  design_2_sw_compute_0_0_sw_compute_w_ROM_AUTO_1R w_U
       (.D({grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_n_58,grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_n_59,grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_n_60,grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_n_61,grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_n_62,grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_n_63,grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_n_64,grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_n_65,grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_n_66,grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_n_67,grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_n_68}),
        .E(w_ce0),
        .Q(w_q0),
        .ap_clk(ap_clk));
endmodule

(* ORIG_REF_NAME = "sw_compute_acc_RAM_AUTO_1R1W" *) 
module design_2_sw_compute_0_0_sw_compute_acc_RAM_AUTO_1R1W
   (DOADO,
    D,
    \ap_CS_fsm_reg[10] ,
    ap_clk,
    acc_ce1,
    ram_reg_0,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIBDI,
    WEA,
    WEBWE,
    Q);
  output [31:0]DOADO;
  output [31:0]D;
  output \ap_CS_fsm_reg[10] ;
  input ap_clk;
  input acc_ce1;
  input ram_reg_0;
  input [6:0]ADDRARDADDR;
  input [6:0]ADDRBWRADDR;
  input [31:0]DIBDI;
  input [0:0]WEA;
  input [0:0]WEBWE;
  input [1:0]Q;

  wire [6:0]ADDRARDADDR;
  wire [6:0]ADDRBWRADDR;
  wire [31:0]D;
  wire [31:0]DIBDI;
  wire [31:0]DOADO;
  wire [1:0]Q;
  wire [0:0]WEA;
  wire [0:0]WEBWE;
  wire acc_ce1;
  wire \ap_CS_fsm_reg[10] ;
  wire ap_clk;
  wire ram_reg_0;
  wire NLW_ram_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_SBITERR_UNCONNECTED;
  wire [3:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_RDADDRECC_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "4000" *) 
  (* RTL_RAM_NAME = "inst/acc_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "896" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    ram_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI(DIBDI),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(DOADO),
        .DOBDO(D),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(acc_ce1),
        .ENBWREN(ram_reg_0),
        .INJECTDBITERR(NLW_ram_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_SBITERR_UNCONNECTED),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,WEBWE,WEBWE,WEBWE,WEBWE}));
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_60
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(\ap_CS_fsm_reg[10] ));
endmodule

(* ORIG_REF_NAME = "sw_compute_control_s_axi" *) 
module design_2_sw_compute_0_0_sw_compute_control_s_axi
   (interrupt,
    \FSM_onehot_rstate_reg[1]_0 ,
    s_axi_control_RVALID,
    \FSM_onehot_wstate_reg[2]_0 ,
    s_axi_control_BVALID,
    D,
    \int_out_r_reg[63]_0 ,
    \int_im_reg[63]_0 ,
    \FSM_onehot_wstate_reg[1]_0 ,
    s_axi_control_RDATA,
    SR,
    ap_clk,
    s_axi_control_ARADDR,
    s_axi_control_ARVALID,
    s_axi_control_RREADY,
    s_axi_control_WDATA,
    s_axi_control_WSTRB,
    s_axi_control_WVALID,
    s_axi_control_BREADY,
    Q,
    ap_done,
    s_axi_control_AWVALID,
    s_axi_control_AWADDR);
  output interrupt;
  output \FSM_onehot_rstate_reg[1]_0 ;
  output s_axi_control_RVALID;
  output \FSM_onehot_wstate_reg[2]_0 ;
  output s_axi_control_BVALID;
  output [1:0]D;
  output [61:0]\int_out_r_reg[63]_0 ;
  output [61:0]\int_im_reg[63]_0 ;
  output \FSM_onehot_wstate_reg[1]_0 ;
  output [31:0]s_axi_control_RDATA;
  input [0:0]SR;
  input ap_clk;
  input [5:0]s_axi_control_ARADDR;
  input s_axi_control_ARVALID;
  input s_axi_control_RREADY;
  input [31:0]s_axi_control_WDATA;
  input [3:0]s_axi_control_WSTRB;
  input s_axi_control_WVALID;
  input s_axi_control_BREADY;
  input [0:0]Q;
  input ap_done;
  input s_axi_control_AWVALID;
  input [5:0]s_axi_control_AWADDR;

  wire [1:0]D;
  wire \FSM_onehot_rstate[1]_i_1_n_4 ;
  wire \FSM_onehot_rstate[2]_i_1_n_4 ;
  wire \FSM_onehot_rstate_reg[1]_0 ;
  wire \FSM_onehot_wstate[1]_i_1_n_4 ;
  wire \FSM_onehot_wstate[2]_i_1_n_4 ;
  wire \FSM_onehot_wstate[3]_i_1_n_4 ;
  wire \FSM_onehot_wstate_reg[1]_0 ;
  wire \FSM_onehot_wstate_reg[2]_0 ;
  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_done;
  wire ap_idle;
  wire ap_start;
  wire ar_hs;
  wire auto_restart_status_i_1_n_4;
  wire auto_restart_status_reg_n_4;
  wire [1:0]data3;
  wire [1:0]im;
  wire int_ap_ready;
  wire int_ap_ready_i_1_n_4;
  wire int_ap_start5_out;
  wire int_ap_start_i_1_n_4;
  wire int_auto_restart_i_1_n_4;
  wire int_auto_restart_i_2_n_4;
  wire int_gie_i_1_n_4;
  wire int_gie_i_2_n_4;
  wire int_gie_reg_n_4;
  wire int_ier;
  wire \int_ier[0]_i_1_n_4 ;
  wire \int_ier[1]_i_1_n_4 ;
  wire \int_ier_reg_n_4_[0] ;
  wire \int_ier_reg_n_4_[1] ;
  wire \int_im[31]_i_1_n_4 ;
  wire \int_im[31]_i_3_n_4 ;
  wire \int_im[63]_i_1_n_4 ;
  wire [31:0]int_im_reg0;
  wire [31:0]int_im_reg04_out;
  wire [61:0]\int_im_reg[63]_0 ;
  wire int_interrupt0;
  wire \int_isr[0]_i_1_n_4 ;
  wire \int_isr[0]_i_2_n_4 ;
  wire \int_isr[1]_i_1_n_4 ;
  wire \int_out_r[31]_i_1_n_4 ;
  wire \int_out_r[63]_i_1_n_4 ;
  wire \int_out_r[63]_i_3_n_4 ;
  wire [31:0]int_out_r_reg0;
  wire [31:0]int_out_r_reg01_out;
  wire [61:0]\int_out_r_reg[63]_0 ;
  wire int_task_ap_done;
  wire int_task_ap_done_i_1_n_4;
  wire int_task_ap_done_i_2_n_4;
  wire interrupt;
  wire [1:0]out_r;
  wire [7:2]p_4_in;
  wire \rdata[0]_i_1_n_4 ;
  wire \rdata[0]_i_2_n_4 ;
  wire \rdata[0]_i_3_n_4 ;
  wire \rdata[0]_i_4_n_4 ;
  wire \rdata[10]_i_1_n_4 ;
  wire \rdata[10]_i_2_n_4 ;
  wire \rdata[11]_i_1_n_4 ;
  wire \rdata[11]_i_2_n_4 ;
  wire \rdata[12]_i_1_n_4 ;
  wire \rdata[12]_i_2_n_4 ;
  wire \rdata[13]_i_1_n_4 ;
  wire \rdata[13]_i_2_n_4 ;
  wire \rdata[14]_i_1_n_4 ;
  wire \rdata[14]_i_2_n_4 ;
  wire \rdata[15]_i_1_n_4 ;
  wire \rdata[15]_i_2_n_4 ;
  wire \rdata[16]_i_1_n_4 ;
  wire \rdata[16]_i_2_n_4 ;
  wire \rdata[17]_i_1_n_4 ;
  wire \rdata[17]_i_2_n_4 ;
  wire \rdata[18]_i_1_n_4 ;
  wire \rdata[18]_i_2_n_4 ;
  wire \rdata[19]_i_1_n_4 ;
  wire \rdata[19]_i_2_n_4 ;
  wire \rdata[1]_i_1_n_4 ;
  wire \rdata[1]_i_2_n_4 ;
  wire \rdata[1]_i_3_n_4 ;
  wire \rdata[1]_i_4_n_4 ;
  wire \rdata[1]_i_5_n_4 ;
  wire \rdata[20]_i_1_n_4 ;
  wire \rdata[20]_i_2_n_4 ;
  wire \rdata[21]_i_1_n_4 ;
  wire \rdata[21]_i_2_n_4 ;
  wire \rdata[22]_i_1_n_4 ;
  wire \rdata[22]_i_2_n_4 ;
  wire \rdata[23]_i_1_n_4 ;
  wire \rdata[23]_i_2_n_4 ;
  wire \rdata[24]_i_1_n_4 ;
  wire \rdata[24]_i_2_n_4 ;
  wire \rdata[25]_i_1_n_4 ;
  wire \rdata[25]_i_2_n_4 ;
  wire \rdata[26]_i_1_n_4 ;
  wire \rdata[26]_i_2_n_4 ;
  wire \rdata[27]_i_1_n_4 ;
  wire \rdata[27]_i_2_n_4 ;
  wire \rdata[28]_i_1_n_4 ;
  wire \rdata[28]_i_2_n_4 ;
  wire \rdata[29]_i_1_n_4 ;
  wire \rdata[29]_i_2_n_4 ;
  wire \rdata[2]_i_1_n_4 ;
  wire \rdata[2]_i_2_n_4 ;
  wire \rdata[30]_i_1_n_4 ;
  wire \rdata[30]_i_2_n_4 ;
  wire \rdata[31]_i_1_n_4 ;
  wire \rdata[31]_i_3_n_4 ;
  wire \rdata[31]_i_4_n_4 ;
  wire \rdata[31]_i_5_n_4 ;
  wire \rdata[3]_i_1_n_4 ;
  wire \rdata[3]_i_2_n_4 ;
  wire \rdata[4]_i_1_n_4 ;
  wire \rdata[4]_i_2_n_4 ;
  wire \rdata[5]_i_1_n_4 ;
  wire \rdata[5]_i_2_n_4 ;
  wire \rdata[6]_i_1_n_4 ;
  wire \rdata[6]_i_2_n_4 ;
  wire \rdata[7]_i_1_n_4 ;
  wire \rdata[7]_i_2_n_4 ;
  wire \rdata[8]_i_1_n_4 ;
  wire \rdata[8]_i_2_n_4 ;
  wire \rdata[9]_i_1_n_4 ;
  wire \rdata[9]_i_2_n_4 ;
  wire \rdata[9]_i_3_n_4 ;
  wire [5:0]s_axi_control_ARADDR;
  wire s_axi_control_ARVALID;
  wire [5:0]s_axi_control_AWADDR;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire waddr;
  wire \waddr_reg_n_4_[0] ;
  wire \waddr_reg_n_4_[1] ;
  wire \waddr_reg_n_4_[2] ;
  wire \waddr_reg_n_4_[3] ;
  wire \waddr_reg_n_4_[4] ;
  wire \waddr_reg_n_4_[5] ;

  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'h8BFB)) 
    \FSM_onehot_rstate[1]_i_1 
       (.I0(s_axi_control_RREADY),
        .I1(s_axi_control_RVALID),
        .I2(\FSM_onehot_rstate_reg[1]_0 ),
        .I3(s_axi_control_ARVALID),
        .O(\FSM_onehot_rstate[1]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_rstate[2]_i_1 
       (.I0(s_axi_control_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .I2(s_axi_control_RREADY),
        .I3(s_axi_control_RVALID),
        .O(\FSM_onehot_rstate[2]_i_1_n_4 ));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[1]_i_1_n_4 ),
        .Q(\FSM_onehot_rstate_reg[1]_0 ),
        .R(SR));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[2]_i_1_n_4 ),
        .Q(s_axi_control_RVALID),
        .R(SR));
  LUT5 #(
    .INIT(32'hFF272227)) 
    \FSM_onehot_wstate[1]_i_1 
       (.I0(\FSM_onehot_wstate_reg[1]_0 ),
        .I1(s_axi_control_AWVALID),
        .I2(\FSM_onehot_wstate_reg[2]_0 ),
        .I3(s_axi_control_BVALID),
        .I4(s_axi_control_BREADY),
        .O(\FSM_onehot_wstate[1]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[2]_i_1 
       (.I0(s_axi_control_AWVALID),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .I2(s_axi_control_WVALID),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .O(\FSM_onehot_wstate[2]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[3]_i_1 
       (.I0(s_axi_control_WVALID),
        .I1(\FSM_onehot_wstate_reg[2]_0 ),
        .I2(s_axi_control_BREADY),
        .I3(s_axi_control_BVALID),
        .O(\FSM_onehot_wstate[3]_i_1_n_4 ));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[1]_i_1_n_4 ),
        .Q(\FSM_onehot_wstate_reg[1]_0 ),
        .R(SR));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[2]_i_1_n_4 ),
        .Q(\FSM_onehot_wstate_reg[2]_0 ),
        .R(SR));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[3]_i_1_n_4 ),
        .Q(s_axi_control_BVALID),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \ap_CS_fsm[0]_i_1__2 
       (.I0(ap_start),
        .I1(Q),
        .I2(ap_done),
        .O(D[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[1]_i_1__3 
       (.I0(ap_start),
        .I1(Q),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'hEFAA)) 
    auto_restart_status_i_1
       (.I0(p_4_in[7]),
        .I1(ap_start),
        .I2(Q),
        .I3(auto_restart_status_reg_n_4),
        .O(auto_restart_status_i_1_n_4));
  FDRE #(
    .INIT(1'b0)) 
    auto_restart_status_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(auto_restart_status_i_1_n_4),
        .Q(auto_restart_status_reg_n_4),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT2 #(
    .INIT(4'h2)) 
    int_ap_idle_i_1
       (.I0(Q),
        .I1(ap_start),
        .O(ap_idle));
  FDRE int_ap_idle_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_idle),
        .Q(p_4_in[2]),
        .R(SR));
  LUT6 #(
    .INIT(64'hEFFFEFEF00FF0000)) 
    int_ap_ready_i_1
       (.I0(s_axi_control_ARADDR[3]),
        .I1(s_axi_control_ARADDR[2]),
        .I2(\int_isr[0]_i_2_n_4 ),
        .I3(p_4_in[7]),
        .I4(ap_done),
        .I5(int_ap_ready),
        .O(int_ap_ready_i_1_n_4));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_ready_i_1_n_4),
        .Q(int_ap_ready),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'hFBF8)) 
    int_ap_start_i_1
       (.I0(p_4_in[7]),
        .I1(ap_done),
        .I2(int_ap_start5_out),
        .I3(ap_start),
        .O(int_ap_start_i_1_n_4));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    int_ap_start_i_2
       (.I0(s_axi_control_WDATA[0]),
        .I1(\int_im[31]_i_3_n_4 ),
        .I2(s_axi_control_WSTRB[0]),
        .I3(\waddr_reg_n_4_[3] ),
        .I4(\waddr_reg_n_4_[4] ),
        .I5(\waddr_reg_n_4_[2] ),
        .O(int_ap_start5_out));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_start_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_start_i_1_n_4),
        .Q(ap_start),
        .R(SR));
  LUT3 #(
    .INIT(8'hB8)) 
    int_auto_restart_i_1
       (.I0(s_axi_control_WDATA[7]),
        .I1(int_auto_restart_i_2_n_4),
        .I2(p_4_in[7]),
        .O(int_auto_restart_i_1_n_4));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'h00000100)) 
    int_auto_restart_i_2
       (.I0(\waddr_reg_n_4_[2] ),
        .I1(\waddr_reg_n_4_[4] ),
        .I2(\waddr_reg_n_4_[3] ),
        .I3(s_axi_control_WSTRB[0]),
        .I4(\int_im[31]_i_3_n_4 ),
        .O(int_auto_restart_i_2_n_4));
  FDRE #(
    .INIT(1'b0)) 
    int_auto_restart_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_auto_restart_i_1_n_4),
        .Q(p_4_in[7]),
        .R(SR));
  LUT4 #(
    .INIT(16'hFB08)) 
    int_gie_i_1
       (.I0(s_axi_control_WDATA[0]),
        .I1(\waddr_reg_n_4_[2] ),
        .I2(int_gie_i_2_n_4),
        .I3(int_gie_reg_n_4),
        .O(int_gie_i_1_n_4));
  LUT4 #(
    .INIT(16'hFFFB)) 
    int_gie_i_2
       (.I0(\int_im[31]_i_3_n_4 ),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\waddr_reg_n_4_[3] ),
        .I3(\waddr_reg_n_4_[4] ),
        .O(int_gie_i_2_n_4));
  FDRE #(
    .INIT(1'b0)) 
    int_gie_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_gie_i_1_n_4),
        .Q(int_gie_reg_n_4),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ier[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(int_ier),
        .I2(\int_ier_reg_n_4_[0] ),
        .O(\int_ier[0]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ier[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(int_ier),
        .I2(\int_ier_reg_n_4_[1] ),
        .O(\int_ier[1]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'h00100000)) 
    \int_ier[1]_i_2 
       (.I0(\int_im[31]_i_3_n_4 ),
        .I1(\waddr_reg_n_4_[4] ),
        .I2(\waddr_reg_n_4_[3] ),
        .I3(\waddr_reg_n_4_[2] ),
        .I4(s_axi_control_WSTRB[0]),
        .O(int_ier));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[0]_i_1_n_4 ),
        .Q(\int_ier_reg_n_4_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[1]_i_1_n_4 ),
        .Q(\int_ier_reg_n_4_[1] ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_im[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(im[0]),
        .O(int_im_reg04_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_im[10]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_im_reg[63]_0 [8]),
        .O(int_im_reg04_out[10]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_im[11]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_im_reg[63]_0 [9]),
        .O(int_im_reg04_out[11]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_im[12]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_im_reg[63]_0 [10]),
        .O(int_im_reg04_out[12]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_im[13]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_im_reg[63]_0 [11]),
        .O(int_im_reg04_out[13]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_im[14]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_im_reg[63]_0 [12]),
        .O(int_im_reg04_out[14]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_im[15]_i_1 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_im_reg[63]_0 [13]),
        .O(int_im_reg04_out[15]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_im[16]_i_1 
       (.I0(s_axi_control_WDATA[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_im_reg[63]_0 [14]),
        .O(int_im_reg04_out[16]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_im[17]_i_1 
       (.I0(s_axi_control_WDATA[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_im_reg[63]_0 [15]),
        .O(int_im_reg04_out[17]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_im[18]_i_1 
       (.I0(s_axi_control_WDATA[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_im_reg[63]_0 [16]),
        .O(int_im_reg04_out[18]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_im[19]_i_1 
       (.I0(s_axi_control_WDATA[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_im_reg[63]_0 [17]),
        .O(int_im_reg04_out[19]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_im[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(im[1]),
        .O(int_im_reg04_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_im[20]_i_1 
       (.I0(s_axi_control_WDATA[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_im_reg[63]_0 [18]),
        .O(int_im_reg04_out[20]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_im[21]_i_1 
       (.I0(s_axi_control_WDATA[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_im_reg[63]_0 [19]),
        .O(int_im_reg04_out[21]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_im[22]_i_1 
       (.I0(s_axi_control_WDATA[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_im_reg[63]_0 [20]),
        .O(int_im_reg04_out[22]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_im[23]_i_1 
       (.I0(s_axi_control_WDATA[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_im_reg[63]_0 [21]),
        .O(int_im_reg04_out[23]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_im[24]_i_1 
       (.I0(s_axi_control_WDATA[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_im_reg[63]_0 [22]),
        .O(int_im_reg04_out[24]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_im[25]_i_1 
       (.I0(s_axi_control_WDATA[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_im_reg[63]_0 [23]),
        .O(int_im_reg04_out[25]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_im[26]_i_1 
       (.I0(s_axi_control_WDATA[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_im_reg[63]_0 [24]),
        .O(int_im_reg04_out[26]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_im[27]_i_1 
       (.I0(s_axi_control_WDATA[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_im_reg[63]_0 [25]),
        .O(int_im_reg04_out[27]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_im[28]_i_1 
       (.I0(s_axi_control_WDATA[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_im_reg[63]_0 [26]),
        .O(int_im_reg04_out[28]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_im[29]_i_1 
       (.I0(s_axi_control_WDATA[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_im_reg[63]_0 [27]),
        .O(int_im_reg04_out[29]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_im[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_im_reg[63]_0 [0]),
        .O(int_im_reg04_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_im[30]_i_1 
       (.I0(s_axi_control_WDATA[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_im_reg[63]_0 [28]),
        .O(int_im_reg04_out[30]));
  LUT4 #(
    .INIT(16'h0004)) 
    \int_im[31]_i_1 
       (.I0(\waddr_reg_n_4_[2] ),
        .I1(\waddr_reg_n_4_[4] ),
        .I2(\int_im[31]_i_3_n_4 ),
        .I3(\waddr_reg_n_4_[3] ),
        .O(\int_im[31]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_im[31]_i_2 
       (.I0(s_axi_control_WDATA[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_im_reg[63]_0 [29]),
        .O(int_im_reg04_out[31]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'hFFFFFFBF)) 
    \int_im[31]_i_3 
       (.I0(\waddr_reg_n_4_[5] ),
        .I1(\FSM_onehot_wstate_reg[2]_0 ),
        .I2(s_axi_control_WVALID),
        .I3(\waddr_reg_n_4_[1] ),
        .I4(\waddr_reg_n_4_[0] ),
        .O(\int_im[31]_i_3_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_im[32]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_im_reg[63]_0 [30]),
        .O(int_im_reg0[0]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_im[33]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_im_reg[63]_0 [31]),
        .O(int_im_reg0[1]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_im[34]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_im_reg[63]_0 [32]),
        .O(int_im_reg0[2]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_im[35]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_im_reg[63]_0 [33]),
        .O(int_im_reg0[3]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_im[36]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_im_reg[63]_0 [34]),
        .O(int_im_reg0[4]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_im[37]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_im_reg[63]_0 [35]),
        .O(int_im_reg0[5]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_im[38]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_im_reg[63]_0 [36]),
        .O(int_im_reg0[6]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_im[39]_i_1 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_im_reg[63]_0 [37]),
        .O(int_im_reg0[7]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_im[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_im_reg[63]_0 [1]),
        .O(int_im_reg04_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_im[40]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_im_reg[63]_0 [38]),
        .O(int_im_reg0[8]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_im[41]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_im_reg[63]_0 [39]),
        .O(int_im_reg0[9]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_im[42]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_im_reg[63]_0 [40]),
        .O(int_im_reg0[10]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_im[43]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_im_reg[63]_0 [41]),
        .O(int_im_reg0[11]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_im[44]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_im_reg[63]_0 [42]),
        .O(int_im_reg0[12]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_im[45]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_im_reg[63]_0 [43]),
        .O(int_im_reg0[13]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_im[46]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_im_reg[63]_0 [44]),
        .O(int_im_reg0[14]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_im[47]_i_1 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_im_reg[63]_0 [45]),
        .O(int_im_reg0[15]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_im[48]_i_1 
       (.I0(s_axi_control_WDATA[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_im_reg[63]_0 [46]),
        .O(int_im_reg0[16]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_im[49]_i_1 
       (.I0(s_axi_control_WDATA[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_im_reg[63]_0 [47]),
        .O(int_im_reg0[17]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_im[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_im_reg[63]_0 [2]),
        .O(int_im_reg04_out[4]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_im[50]_i_1 
       (.I0(s_axi_control_WDATA[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_im_reg[63]_0 [48]),
        .O(int_im_reg0[18]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_im[51]_i_1 
       (.I0(s_axi_control_WDATA[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_im_reg[63]_0 [49]),
        .O(int_im_reg0[19]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_im[52]_i_1 
       (.I0(s_axi_control_WDATA[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_im_reg[63]_0 [50]),
        .O(int_im_reg0[20]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_im[53]_i_1 
       (.I0(s_axi_control_WDATA[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_im_reg[63]_0 [51]),
        .O(int_im_reg0[21]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_im[54]_i_1 
       (.I0(s_axi_control_WDATA[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_im_reg[63]_0 [52]),
        .O(int_im_reg0[22]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_im[55]_i_1 
       (.I0(s_axi_control_WDATA[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_im_reg[63]_0 [53]),
        .O(int_im_reg0[23]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_im[56]_i_1 
       (.I0(s_axi_control_WDATA[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_im_reg[63]_0 [54]),
        .O(int_im_reg0[24]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_im[57]_i_1 
       (.I0(s_axi_control_WDATA[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_im_reg[63]_0 [55]),
        .O(int_im_reg0[25]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_im[58]_i_1 
       (.I0(s_axi_control_WDATA[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_im_reg[63]_0 [56]),
        .O(int_im_reg0[26]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_im[59]_i_1 
       (.I0(s_axi_control_WDATA[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_im_reg[63]_0 [57]),
        .O(int_im_reg0[27]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_im[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_im_reg[63]_0 [3]),
        .O(int_im_reg04_out[5]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_im[60]_i_1 
       (.I0(s_axi_control_WDATA[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_im_reg[63]_0 [58]),
        .O(int_im_reg0[28]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_im[61]_i_1 
       (.I0(s_axi_control_WDATA[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_im_reg[63]_0 [59]),
        .O(int_im_reg0[29]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_im[62]_i_1 
       (.I0(s_axi_control_WDATA[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_im_reg[63]_0 [60]),
        .O(int_im_reg0[30]));
  LUT4 #(
    .INIT(16'h0008)) 
    \int_im[63]_i_1 
       (.I0(\waddr_reg_n_4_[2] ),
        .I1(\waddr_reg_n_4_[4] ),
        .I2(\int_im[31]_i_3_n_4 ),
        .I3(\waddr_reg_n_4_[3] ),
        .O(\int_im[63]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_im[63]_i_2 
       (.I0(s_axi_control_WDATA[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_im_reg[63]_0 [61]),
        .O(int_im_reg0[31]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_im[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_im_reg[63]_0 [4]),
        .O(int_im_reg04_out[6]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_im[7]_i_1 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_im_reg[63]_0 [5]),
        .O(int_im_reg04_out[7]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_im[8]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_im_reg[63]_0 [6]),
        .O(int_im_reg04_out[8]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_im[9]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_im_reg[63]_0 [7]),
        .O(int_im_reg04_out[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_im_reg[0] 
       (.C(ap_clk),
        .CE(\int_im[31]_i_1_n_4 ),
        .D(int_im_reg04_out[0]),
        .Q(im[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_im_reg[10] 
       (.C(ap_clk),
        .CE(\int_im[31]_i_1_n_4 ),
        .D(int_im_reg04_out[10]),
        .Q(\int_im_reg[63]_0 [8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_im_reg[11] 
       (.C(ap_clk),
        .CE(\int_im[31]_i_1_n_4 ),
        .D(int_im_reg04_out[11]),
        .Q(\int_im_reg[63]_0 [9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_im_reg[12] 
       (.C(ap_clk),
        .CE(\int_im[31]_i_1_n_4 ),
        .D(int_im_reg04_out[12]),
        .Q(\int_im_reg[63]_0 [10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_im_reg[13] 
       (.C(ap_clk),
        .CE(\int_im[31]_i_1_n_4 ),
        .D(int_im_reg04_out[13]),
        .Q(\int_im_reg[63]_0 [11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_im_reg[14] 
       (.C(ap_clk),
        .CE(\int_im[31]_i_1_n_4 ),
        .D(int_im_reg04_out[14]),
        .Q(\int_im_reg[63]_0 [12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_im_reg[15] 
       (.C(ap_clk),
        .CE(\int_im[31]_i_1_n_4 ),
        .D(int_im_reg04_out[15]),
        .Q(\int_im_reg[63]_0 [13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_im_reg[16] 
       (.C(ap_clk),
        .CE(\int_im[31]_i_1_n_4 ),
        .D(int_im_reg04_out[16]),
        .Q(\int_im_reg[63]_0 [14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_im_reg[17] 
       (.C(ap_clk),
        .CE(\int_im[31]_i_1_n_4 ),
        .D(int_im_reg04_out[17]),
        .Q(\int_im_reg[63]_0 [15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_im_reg[18] 
       (.C(ap_clk),
        .CE(\int_im[31]_i_1_n_4 ),
        .D(int_im_reg04_out[18]),
        .Q(\int_im_reg[63]_0 [16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_im_reg[19] 
       (.C(ap_clk),
        .CE(\int_im[31]_i_1_n_4 ),
        .D(int_im_reg04_out[19]),
        .Q(\int_im_reg[63]_0 [17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_im_reg[1] 
       (.C(ap_clk),
        .CE(\int_im[31]_i_1_n_4 ),
        .D(int_im_reg04_out[1]),
        .Q(im[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_im_reg[20] 
       (.C(ap_clk),
        .CE(\int_im[31]_i_1_n_4 ),
        .D(int_im_reg04_out[20]),
        .Q(\int_im_reg[63]_0 [18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_im_reg[21] 
       (.C(ap_clk),
        .CE(\int_im[31]_i_1_n_4 ),
        .D(int_im_reg04_out[21]),
        .Q(\int_im_reg[63]_0 [19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_im_reg[22] 
       (.C(ap_clk),
        .CE(\int_im[31]_i_1_n_4 ),
        .D(int_im_reg04_out[22]),
        .Q(\int_im_reg[63]_0 [20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_im_reg[23] 
       (.C(ap_clk),
        .CE(\int_im[31]_i_1_n_4 ),
        .D(int_im_reg04_out[23]),
        .Q(\int_im_reg[63]_0 [21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_im_reg[24] 
       (.C(ap_clk),
        .CE(\int_im[31]_i_1_n_4 ),
        .D(int_im_reg04_out[24]),
        .Q(\int_im_reg[63]_0 [22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_im_reg[25] 
       (.C(ap_clk),
        .CE(\int_im[31]_i_1_n_4 ),
        .D(int_im_reg04_out[25]),
        .Q(\int_im_reg[63]_0 [23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_im_reg[26] 
       (.C(ap_clk),
        .CE(\int_im[31]_i_1_n_4 ),
        .D(int_im_reg04_out[26]),
        .Q(\int_im_reg[63]_0 [24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_im_reg[27] 
       (.C(ap_clk),
        .CE(\int_im[31]_i_1_n_4 ),
        .D(int_im_reg04_out[27]),
        .Q(\int_im_reg[63]_0 [25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_im_reg[28] 
       (.C(ap_clk),
        .CE(\int_im[31]_i_1_n_4 ),
        .D(int_im_reg04_out[28]),
        .Q(\int_im_reg[63]_0 [26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_im_reg[29] 
       (.C(ap_clk),
        .CE(\int_im[31]_i_1_n_4 ),
        .D(int_im_reg04_out[29]),
        .Q(\int_im_reg[63]_0 [27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_im_reg[2] 
       (.C(ap_clk),
        .CE(\int_im[31]_i_1_n_4 ),
        .D(int_im_reg04_out[2]),
        .Q(\int_im_reg[63]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_im_reg[30] 
       (.C(ap_clk),
        .CE(\int_im[31]_i_1_n_4 ),
        .D(int_im_reg04_out[30]),
        .Q(\int_im_reg[63]_0 [28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_im_reg[31] 
       (.C(ap_clk),
        .CE(\int_im[31]_i_1_n_4 ),
        .D(int_im_reg04_out[31]),
        .Q(\int_im_reg[63]_0 [29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_im_reg[32] 
       (.C(ap_clk),
        .CE(\int_im[63]_i_1_n_4 ),
        .D(int_im_reg0[0]),
        .Q(\int_im_reg[63]_0 [30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_im_reg[33] 
       (.C(ap_clk),
        .CE(\int_im[63]_i_1_n_4 ),
        .D(int_im_reg0[1]),
        .Q(\int_im_reg[63]_0 [31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_im_reg[34] 
       (.C(ap_clk),
        .CE(\int_im[63]_i_1_n_4 ),
        .D(int_im_reg0[2]),
        .Q(\int_im_reg[63]_0 [32]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_im_reg[35] 
       (.C(ap_clk),
        .CE(\int_im[63]_i_1_n_4 ),
        .D(int_im_reg0[3]),
        .Q(\int_im_reg[63]_0 [33]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_im_reg[36] 
       (.C(ap_clk),
        .CE(\int_im[63]_i_1_n_4 ),
        .D(int_im_reg0[4]),
        .Q(\int_im_reg[63]_0 [34]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_im_reg[37] 
       (.C(ap_clk),
        .CE(\int_im[63]_i_1_n_4 ),
        .D(int_im_reg0[5]),
        .Q(\int_im_reg[63]_0 [35]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_im_reg[38] 
       (.C(ap_clk),
        .CE(\int_im[63]_i_1_n_4 ),
        .D(int_im_reg0[6]),
        .Q(\int_im_reg[63]_0 [36]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_im_reg[39] 
       (.C(ap_clk),
        .CE(\int_im[63]_i_1_n_4 ),
        .D(int_im_reg0[7]),
        .Q(\int_im_reg[63]_0 [37]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_im_reg[3] 
       (.C(ap_clk),
        .CE(\int_im[31]_i_1_n_4 ),
        .D(int_im_reg04_out[3]),
        .Q(\int_im_reg[63]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_im_reg[40] 
       (.C(ap_clk),
        .CE(\int_im[63]_i_1_n_4 ),
        .D(int_im_reg0[8]),
        .Q(\int_im_reg[63]_0 [38]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_im_reg[41] 
       (.C(ap_clk),
        .CE(\int_im[63]_i_1_n_4 ),
        .D(int_im_reg0[9]),
        .Q(\int_im_reg[63]_0 [39]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_im_reg[42] 
       (.C(ap_clk),
        .CE(\int_im[63]_i_1_n_4 ),
        .D(int_im_reg0[10]),
        .Q(\int_im_reg[63]_0 [40]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_im_reg[43] 
       (.C(ap_clk),
        .CE(\int_im[63]_i_1_n_4 ),
        .D(int_im_reg0[11]),
        .Q(\int_im_reg[63]_0 [41]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_im_reg[44] 
       (.C(ap_clk),
        .CE(\int_im[63]_i_1_n_4 ),
        .D(int_im_reg0[12]),
        .Q(\int_im_reg[63]_0 [42]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_im_reg[45] 
       (.C(ap_clk),
        .CE(\int_im[63]_i_1_n_4 ),
        .D(int_im_reg0[13]),
        .Q(\int_im_reg[63]_0 [43]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_im_reg[46] 
       (.C(ap_clk),
        .CE(\int_im[63]_i_1_n_4 ),
        .D(int_im_reg0[14]),
        .Q(\int_im_reg[63]_0 [44]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_im_reg[47] 
       (.C(ap_clk),
        .CE(\int_im[63]_i_1_n_4 ),
        .D(int_im_reg0[15]),
        .Q(\int_im_reg[63]_0 [45]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_im_reg[48] 
       (.C(ap_clk),
        .CE(\int_im[63]_i_1_n_4 ),
        .D(int_im_reg0[16]),
        .Q(\int_im_reg[63]_0 [46]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_im_reg[49] 
       (.C(ap_clk),
        .CE(\int_im[63]_i_1_n_4 ),
        .D(int_im_reg0[17]),
        .Q(\int_im_reg[63]_0 [47]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_im_reg[4] 
       (.C(ap_clk),
        .CE(\int_im[31]_i_1_n_4 ),
        .D(int_im_reg04_out[4]),
        .Q(\int_im_reg[63]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_im_reg[50] 
       (.C(ap_clk),
        .CE(\int_im[63]_i_1_n_4 ),
        .D(int_im_reg0[18]),
        .Q(\int_im_reg[63]_0 [48]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_im_reg[51] 
       (.C(ap_clk),
        .CE(\int_im[63]_i_1_n_4 ),
        .D(int_im_reg0[19]),
        .Q(\int_im_reg[63]_0 [49]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_im_reg[52] 
       (.C(ap_clk),
        .CE(\int_im[63]_i_1_n_4 ),
        .D(int_im_reg0[20]),
        .Q(\int_im_reg[63]_0 [50]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_im_reg[53] 
       (.C(ap_clk),
        .CE(\int_im[63]_i_1_n_4 ),
        .D(int_im_reg0[21]),
        .Q(\int_im_reg[63]_0 [51]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_im_reg[54] 
       (.C(ap_clk),
        .CE(\int_im[63]_i_1_n_4 ),
        .D(int_im_reg0[22]),
        .Q(\int_im_reg[63]_0 [52]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_im_reg[55] 
       (.C(ap_clk),
        .CE(\int_im[63]_i_1_n_4 ),
        .D(int_im_reg0[23]),
        .Q(\int_im_reg[63]_0 [53]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_im_reg[56] 
       (.C(ap_clk),
        .CE(\int_im[63]_i_1_n_4 ),
        .D(int_im_reg0[24]),
        .Q(\int_im_reg[63]_0 [54]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_im_reg[57] 
       (.C(ap_clk),
        .CE(\int_im[63]_i_1_n_4 ),
        .D(int_im_reg0[25]),
        .Q(\int_im_reg[63]_0 [55]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_im_reg[58] 
       (.C(ap_clk),
        .CE(\int_im[63]_i_1_n_4 ),
        .D(int_im_reg0[26]),
        .Q(\int_im_reg[63]_0 [56]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_im_reg[59] 
       (.C(ap_clk),
        .CE(\int_im[63]_i_1_n_4 ),
        .D(int_im_reg0[27]),
        .Q(\int_im_reg[63]_0 [57]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_im_reg[5] 
       (.C(ap_clk),
        .CE(\int_im[31]_i_1_n_4 ),
        .D(int_im_reg04_out[5]),
        .Q(\int_im_reg[63]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_im_reg[60] 
       (.C(ap_clk),
        .CE(\int_im[63]_i_1_n_4 ),
        .D(int_im_reg0[28]),
        .Q(\int_im_reg[63]_0 [58]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_im_reg[61] 
       (.C(ap_clk),
        .CE(\int_im[63]_i_1_n_4 ),
        .D(int_im_reg0[29]),
        .Q(\int_im_reg[63]_0 [59]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_im_reg[62] 
       (.C(ap_clk),
        .CE(\int_im[63]_i_1_n_4 ),
        .D(int_im_reg0[30]),
        .Q(\int_im_reg[63]_0 [60]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_im_reg[63] 
       (.C(ap_clk),
        .CE(\int_im[63]_i_1_n_4 ),
        .D(int_im_reg0[31]),
        .Q(\int_im_reg[63]_0 [61]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_im_reg[6] 
       (.C(ap_clk),
        .CE(\int_im[31]_i_1_n_4 ),
        .D(int_im_reg04_out[6]),
        .Q(\int_im_reg[63]_0 [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_im_reg[7] 
       (.C(ap_clk),
        .CE(\int_im[31]_i_1_n_4 ),
        .D(int_im_reg04_out[7]),
        .Q(\int_im_reg[63]_0 [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_im_reg[8] 
       (.C(ap_clk),
        .CE(\int_im[31]_i_1_n_4 ),
        .D(int_im_reg04_out[8]),
        .Q(\int_im_reg[63]_0 [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_im_reg[9] 
       (.C(ap_clk),
        .CE(\int_im[31]_i_1_n_4 ),
        .D(int_im_reg04_out[9]),
        .Q(\int_im_reg[63]_0 [7]),
        .R(SR));
  LUT3 #(
    .INIT(8'hA8)) 
    int_interrupt_i_1
       (.I0(int_gie_reg_n_4),
        .I1(data3[1]),
        .I2(data3[0]),
        .O(int_interrupt0));
  FDRE #(
    .INIT(1'b0)) 
    int_interrupt_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_interrupt0),
        .Q(interrupt),
        .R(SR));
  LUT6 #(
    .INIT(64'h8FFFFFFF88888888)) 
    \int_isr[0]_i_1 
       (.I0(ap_done),
        .I1(\int_ier_reg_n_4_[0] ),
        .I2(s_axi_control_ARADDR[3]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(\int_isr[0]_i_2_n_4 ),
        .I5(data3[0]),
        .O(\int_isr[0]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \int_isr[0]_i_2 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(s_axi_control_ARADDR[0]),
        .I3(s_axi_control_ARADDR[1]),
        .I4(\FSM_onehot_rstate_reg[1]_0 ),
        .I5(s_axi_control_ARVALID),
        .O(\int_isr[0]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'hFF7F7F7FFF000000)) 
    \int_isr[1]_i_1 
       (.I0(s_axi_control_ARADDR[3]),
        .I1(s_axi_control_ARADDR[2]),
        .I2(\int_isr[0]_i_2_n_4 ),
        .I3(\int_ier_reg_n_4_[1] ),
        .I4(ap_done),
        .I5(data3[1]),
        .O(\int_isr[1]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[0]_i_1_n_4 ),
        .Q(data3[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[1]_i_1_n_4 ),
        .Q(data3[1]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(out_r[0]),
        .O(int_out_r_reg01_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[10]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_out_r_reg[63]_0 [8]),
        .O(int_out_r_reg01_out[10]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[11]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_out_r_reg[63]_0 [9]),
        .O(int_out_r_reg01_out[11]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[12]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_out_r_reg[63]_0 [10]),
        .O(int_out_r_reg01_out[12]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[13]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_out_r_reg[63]_0 [11]),
        .O(int_out_r_reg01_out[13]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[14]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_out_r_reg[63]_0 [12]),
        .O(int_out_r_reg01_out[14]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[15]_i_1 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_out_r_reg[63]_0 [13]),
        .O(int_out_r_reg01_out[15]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[16]_i_1 
       (.I0(s_axi_control_WDATA[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_out_r_reg[63]_0 [14]),
        .O(int_out_r_reg01_out[16]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[17]_i_1 
       (.I0(s_axi_control_WDATA[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_out_r_reg[63]_0 [15]),
        .O(int_out_r_reg01_out[17]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[18]_i_1 
       (.I0(s_axi_control_WDATA[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_out_r_reg[63]_0 [16]),
        .O(int_out_r_reg01_out[18]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[19]_i_1 
       (.I0(s_axi_control_WDATA[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_out_r_reg[63]_0 [17]),
        .O(int_out_r_reg01_out[19]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(out_r[1]),
        .O(int_out_r_reg01_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[20]_i_1 
       (.I0(s_axi_control_WDATA[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_out_r_reg[63]_0 [18]),
        .O(int_out_r_reg01_out[20]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[21]_i_1 
       (.I0(s_axi_control_WDATA[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_out_r_reg[63]_0 [19]),
        .O(int_out_r_reg01_out[21]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[22]_i_1 
       (.I0(s_axi_control_WDATA[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_out_r_reg[63]_0 [20]),
        .O(int_out_r_reg01_out[22]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[23]_i_1 
       (.I0(s_axi_control_WDATA[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_out_r_reg[63]_0 [21]),
        .O(int_out_r_reg01_out[23]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[24]_i_1 
       (.I0(s_axi_control_WDATA[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_out_r_reg[63]_0 [22]),
        .O(int_out_r_reg01_out[24]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[25]_i_1 
       (.I0(s_axi_control_WDATA[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_out_r_reg[63]_0 [23]),
        .O(int_out_r_reg01_out[25]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[26]_i_1 
       (.I0(s_axi_control_WDATA[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_out_r_reg[63]_0 [24]),
        .O(int_out_r_reg01_out[26]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[27]_i_1 
       (.I0(s_axi_control_WDATA[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_out_r_reg[63]_0 [25]),
        .O(int_out_r_reg01_out[27]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[28]_i_1 
       (.I0(s_axi_control_WDATA[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_out_r_reg[63]_0 [26]),
        .O(int_out_r_reg01_out[28]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[29]_i_1 
       (.I0(s_axi_control_WDATA[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_out_r_reg[63]_0 [27]),
        .O(int_out_r_reg01_out[29]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_out_r_reg[63]_0 [0]),
        .O(int_out_r_reg01_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[30]_i_1 
       (.I0(s_axi_control_WDATA[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_out_r_reg[63]_0 [28]),
        .O(int_out_r_reg01_out[30]));
  LUT4 #(
    .INIT(16'h4000)) 
    \int_out_r[31]_i_1 
       (.I0(\int_im[31]_i_3_n_4 ),
        .I1(\waddr_reg_n_4_[4] ),
        .I2(\waddr_reg_n_4_[2] ),
        .I3(\waddr_reg_n_4_[3] ),
        .O(\int_out_r[31]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[31]_i_2 
       (.I0(s_axi_control_WDATA[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_out_r_reg[63]_0 [29]),
        .O(int_out_r_reg01_out[31]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[32]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_out_r_reg[63]_0 [30]),
        .O(int_out_r_reg0[0]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[33]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_out_r_reg[63]_0 [31]),
        .O(int_out_r_reg0[1]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[34]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_out_r_reg[63]_0 [32]),
        .O(int_out_r_reg0[2]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[35]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_out_r_reg[63]_0 [33]),
        .O(int_out_r_reg0[3]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[36]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_out_r_reg[63]_0 [34]),
        .O(int_out_r_reg0[4]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[37]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_out_r_reg[63]_0 [35]),
        .O(int_out_r_reg0[5]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[38]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_out_r_reg[63]_0 [36]),
        .O(int_out_r_reg0[6]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[39]_i_1 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_out_r_reg[63]_0 [37]),
        .O(int_out_r_reg0[7]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_out_r_reg[63]_0 [1]),
        .O(int_out_r_reg01_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[40]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_out_r_reg[63]_0 [38]),
        .O(int_out_r_reg0[8]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[41]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_out_r_reg[63]_0 [39]),
        .O(int_out_r_reg0[9]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[42]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_out_r_reg[63]_0 [40]),
        .O(int_out_r_reg0[10]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[43]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_out_r_reg[63]_0 [41]),
        .O(int_out_r_reg0[11]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[44]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_out_r_reg[63]_0 [42]),
        .O(int_out_r_reg0[12]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[45]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_out_r_reg[63]_0 [43]),
        .O(int_out_r_reg0[13]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[46]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_out_r_reg[63]_0 [44]),
        .O(int_out_r_reg0[14]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[47]_i_1 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_out_r_reg[63]_0 [45]),
        .O(int_out_r_reg0[15]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[48]_i_1 
       (.I0(s_axi_control_WDATA[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_out_r_reg[63]_0 [46]),
        .O(int_out_r_reg0[16]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[49]_i_1 
       (.I0(s_axi_control_WDATA[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_out_r_reg[63]_0 [47]),
        .O(int_out_r_reg0[17]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_out_r_reg[63]_0 [2]),
        .O(int_out_r_reg01_out[4]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[50]_i_1 
       (.I0(s_axi_control_WDATA[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_out_r_reg[63]_0 [48]),
        .O(int_out_r_reg0[18]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[51]_i_1 
       (.I0(s_axi_control_WDATA[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_out_r_reg[63]_0 [49]),
        .O(int_out_r_reg0[19]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[52]_i_1 
       (.I0(s_axi_control_WDATA[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_out_r_reg[63]_0 [50]),
        .O(int_out_r_reg0[20]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[53]_i_1 
       (.I0(s_axi_control_WDATA[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_out_r_reg[63]_0 [51]),
        .O(int_out_r_reg0[21]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[54]_i_1 
       (.I0(s_axi_control_WDATA[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_out_r_reg[63]_0 [52]),
        .O(int_out_r_reg0[22]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[55]_i_1 
       (.I0(s_axi_control_WDATA[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_out_r_reg[63]_0 [53]),
        .O(int_out_r_reg0[23]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[56]_i_1 
       (.I0(s_axi_control_WDATA[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_out_r_reg[63]_0 [54]),
        .O(int_out_r_reg0[24]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[57]_i_1 
       (.I0(s_axi_control_WDATA[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_out_r_reg[63]_0 [55]),
        .O(int_out_r_reg0[25]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[58]_i_1 
       (.I0(s_axi_control_WDATA[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_out_r_reg[63]_0 [56]),
        .O(int_out_r_reg0[26]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[59]_i_1 
       (.I0(s_axi_control_WDATA[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_out_r_reg[63]_0 [57]),
        .O(int_out_r_reg0[27]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_out_r_reg[63]_0 [3]),
        .O(int_out_r_reg01_out[5]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[60]_i_1 
       (.I0(s_axi_control_WDATA[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_out_r_reg[63]_0 [58]),
        .O(int_out_r_reg0[28]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[61]_i_1 
       (.I0(s_axi_control_WDATA[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_out_r_reg[63]_0 [59]),
        .O(int_out_r_reg0[29]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[62]_i_1 
       (.I0(s_axi_control_WDATA[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_out_r_reg[63]_0 [60]),
        .O(int_out_r_reg0[30]));
  LUT5 #(
    .INIT(32'h00000010)) 
    \int_out_r[63]_i_1 
       (.I0(\int_out_r[63]_i_3_n_4 ),
        .I1(\waddr_reg_n_4_[2] ),
        .I2(\waddr_reg_n_4_[5] ),
        .I3(\waddr_reg_n_4_[3] ),
        .I4(\waddr_reg_n_4_[4] ),
        .O(\int_out_r[63]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[63]_i_2 
       (.I0(s_axi_control_WDATA[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_out_r_reg[63]_0 [61]),
        .O(int_out_r_reg0[31]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    \int_out_r[63]_i_3 
       (.I0(\waddr_reg_n_4_[0] ),
        .I1(\waddr_reg_n_4_[1] ),
        .I2(s_axi_control_WVALID),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .O(\int_out_r[63]_i_3_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_out_r_reg[63]_0 [4]),
        .O(int_out_r_reg01_out[6]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[7]_i_1 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_out_r_reg[63]_0 [5]),
        .O(int_out_r_reg01_out[7]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[8]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_out_r_reg[63]_0 [6]),
        .O(int_out_r_reg01_out[8]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[9]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_out_r_reg[63]_0 [7]),
        .O(int_out_r_reg01_out[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[0] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_4 ),
        .D(int_out_r_reg01_out[0]),
        .Q(out_r[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[10] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_4 ),
        .D(int_out_r_reg01_out[10]),
        .Q(\int_out_r_reg[63]_0 [8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[11] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_4 ),
        .D(int_out_r_reg01_out[11]),
        .Q(\int_out_r_reg[63]_0 [9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[12] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_4 ),
        .D(int_out_r_reg01_out[12]),
        .Q(\int_out_r_reg[63]_0 [10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[13] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_4 ),
        .D(int_out_r_reg01_out[13]),
        .Q(\int_out_r_reg[63]_0 [11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[14] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_4 ),
        .D(int_out_r_reg01_out[14]),
        .Q(\int_out_r_reg[63]_0 [12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[15] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_4 ),
        .D(int_out_r_reg01_out[15]),
        .Q(\int_out_r_reg[63]_0 [13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[16] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_4 ),
        .D(int_out_r_reg01_out[16]),
        .Q(\int_out_r_reg[63]_0 [14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[17] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_4 ),
        .D(int_out_r_reg01_out[17]),
        .Q(\int_out_r_reg[63]_0 [15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[18] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_4 ),
        .D(int_out_r_reg01_out[18]),
        .Q(\int_out_r_reg[63]_0 [16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[19] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_4 ),
        .D(int_out_r_reg01_out[19]),
        .Q(\int_out_r_reg[63]_0 [17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[1] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_4 ),
        .D(int_out_r_reg01_out[1]),
        .Q(out_r[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[20] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_4 ),
        .D(int_out_r_reg01_out[20]),
        .Q(\int_out_r_reg[63]_0 [18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[21] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_4 ),
        .D(int_out_r_reg01_out[21]),
        .Q(\int_out_r_reg[63]_0 [19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[22] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_4 ),
        .D(int_out_r_reg01_out[22]),
        .Q(\int_out_r_reg[63]_0 [20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[23] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_4 ),
        .D(int_out_r_reg01_out[23]),
        .Q(\int_out_r_reg[63]_0 [21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[24] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_4 ),
        .D(int_out_r_reg01_out[24]),
        .Q(\int_out_r_reg[63]_0 [22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[25] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_4 ),
        .D(int_out_r_reg01_out[25]),
        .Q(\int_out_r_reg[63]_0 [23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[26] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_4 ),
        .D(int_out_r_reg01_out[26]),
        .Q(\int_out_r_reg[63]_0 [24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[27] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_4 ),
        .D(int_out_r_reg01_out[27]),
        .Q(\int_out_r_reg[63]_0 [25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[28] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_4 ),
        .D(int_out_r_reg01_out[28]),
        .Q(\int_out_r_reg[63]_0 [26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[29] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_4 ),
        .D(int_out_r_reg01_out[29]),
        .Q(\int_out_r_reg[63]_0 [27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[2] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_4 ),
        .D(int_out_r_reg01_out[2]),
        .Q(\int_out_r_reg[63]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[30] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_4 ),
        .D(int_out_r_reg01_out[30]),
        .Q(\int_out_r_reg[63]_0 [28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[31] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_4 ),
        .D(int_out_r_reg01_out[31]),
        .Q(\int_out_r_reg[63]_0 [29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[32] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_4 ),
        .D(int_out_r_reg0[0]),
        .Q(\int_out_r_reg[63]_0 [30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[33] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_4 ),
        .D(int_out_r_reg0[1]),
        .Q(\int_out_r_reg[63]_0 [31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[34] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_4 ),
        .D(int_out_r_reg0[2]),
        .Q(\int_out_r_reg[63]_0 [32]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[35] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_4 ),
        .D(int_out_r_reg0[3]),
        .Q(\int_out_r_reg[63]_0 [33]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[36] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_4 ),
        .D(int_out_r_reg0[4]),
        .Q(\int_out_r_reg[63]_0 [34]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[37] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_4 ),
        .D(int_out_r_reg0[5]),
        .Q(\int_out_r_reg[63]_0 [35]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[38] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_4 ),
        .D(int_out_r_reg0[6]),
        .Q(\int_out_r_reg[63]_0 [36]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[39] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_4 ),
        .D(int_out_r_reg0[7]),
        .Q(\int_out_r_reg[63]_0 [37]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[3] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_4 ),
        .D(int_out_r_reg01_out[3]),
        .Q(\int_out_r_reg[63]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[40] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_4 ),
        .D(int_out_r_reg0[8]),
        .Q(\int_out_r_reg[63]_0 [38]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[41] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_4 ),
        .D(int_out_r_reg0[9]),
        .Q(\int_out_r_reg[63]_0 [39]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[42] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_4 ),
        .D(int_out_r_reg0[10]),
        .Q(\int_out_r_reg[63]_0 [40]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[43] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_4 ),
        .D(int_out_r_reg0[11]),
        .Q(\int_out_r_reg[63]_0 [41]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[44] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_4 ),
        .D(int_out_r_reg0[12]),
        .Q(\int_out_r_reg[63]_0 [42]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[45] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_4 ),
        .D(int_out_r_reg0[13]),
        .Q(\int_out_r_reg[63]_0 [43]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[46] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_4 ),
        .D(int_out_r_reg0[14]),
        .Q(\int_out_r_reg[63]_0 [44]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[47] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_4 ),
        .D(int_out_r_reg0[15]),
        .Q(\int_out_r_reg[63]_0 [45]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[48] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_4 ),
        .D(int_out_r_reg0[16]),
        .Q(\int_out_r_reg[63]_0 [46]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[49] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_4 ),
        .D(int_out_r_reg0[17]),
        .Q(\int_out_r_reg[63]_0 [47]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[4] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_4 ),
        .D(int_out_r_reg01_out[4]),
        .Q(\int_out_r_reg[63]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[50] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_4 ),
        .D(int_out_r_reg0[18]),
        .Q(\int_out_r_reg[63]_0 [48]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[51] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_4 ),
        .D(int_out_r_reg0[19]),
        .Q(\int_out_r_reg[63]_0 [49]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[52] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_4 ),
        .D(int_out_r_reg0[20]),
        .Q(\int_out_r_reg[63]_0 [50]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[53] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_4 ),
        .D(int_out_r_reg0[21]),
        .Q(\int_out_r_reg[63]_0 [51]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[54] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_4 ),
        .D(int_out_r_reg0[22]),
        .Q(\int_out_r_reg[63]_0 [52]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[55] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_4 ),
        .D(int_out_r_reg0[23]),
        .Q(\int_out_r_reg[63]_0 [53]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[56] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_4 ),
        .D(int_out_r_reg0[24]),
        .Q(\int_out_r_reg[63]_0 [54]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[57] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_4 ),
        .D(int_out_r_reg0[25]),
        .Q(\int_out_r_reg[63]_0 [55]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[58] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_4 ),
        .D(int_out_r_reg0[26]),
        .Q(\int_out_r_reg[63]_0 [56]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[59] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_4 ),
        .D(int_out_r_reg0[27]),
        .Q(\int_out_r_reg[63]_0 [57]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[5] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_4 ),
        .D(int_out_r_reg01_out[5]),
        .Q(\int_out_r_reg[63]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[60] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_4 ),
        .D(int_out_r_reg0[28]),
        .Q(\int_out_r_reg[63]_0 [58]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[61] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_4 ),
        .D(int_out_r_reg0[29]),
        .Q(\int_out_r_reg[63]_0 [59]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[62] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_4 ),
        .D(int_out_r_reg0[30]),
        .Q(\int_out_r_reg[63]_0 [60]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[63] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_4 ),
        .D(int_out_r_reg0[31]),
        .Q(\int_out_r_reg[63]_0 [61]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[6] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_4 ),
        .D(int_out_r_reg01_out[6]),
        .Q(\int_out_r_reg[63]_0 [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[7] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_4 ),
        .D(int_out_r_reg01_out[7]),
        .Q(\int_out_r_reg[63]_0 [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[8] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_4 ),
        .D(int_out_r_reg01_out[8]),
        .Q(\int_out_r_reg[63]_0 [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[9] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_4 ),
        .D(int_out_r_reg01_out[9]),
        .Q(\int_out_r_reg[63]_0 [7]),
        .R(SR));
  LUT6 #(
    .INIT(64'h5DFD5D5D0CFC0C0C)) 
    int_task_ap_done_i_1
       (.I0(int_task_ap_done_i_2_n_4),
        .I1(ap_done),
        .I2(auto_restart_status_reg_n_4),
        .I3(p_4_in[2]),
        .I4(ap_idle),
        .I5(int_task_ap_done),
        .O(int_task_ap_done_i_1_n_4));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    int_task_ap_done_i_2
       (.I0(ar_hs),
        .I1(s_axi_control_ARADDR[1]),
        .I2(s_axi_control_ARADDR[0]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(s_axi_control_ARADDR[4]),
        .I5(\rdata[31]_i_5_n_4 ),
        .O(int_task_ap_done_i_2_n_4));
  FDRE #(
    .INIT(1'b0)) 
    int_task_ap_done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_task_ap_done_i_1_n_4),
        .Q(int_task_ap_done),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'h4444F444)) 
    \rdata[0]_i_1 
       (.I0(\rdata[0]_i_2_n_4 ),
        .I1(\rdata[0]_i_3_n_4 ),
        .I2(\rdata[0]_i_4_n_4 ),
        .I3(s_axi_control_ARADDR[2]),
        .I4(s_axi_control_ARADDR[5]),
        .O(\rdata[0]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'hEEEEEECE)) 
    \rdata[0]_i_2 
       (.I0(s_axi_control_ARADDR[3]),
        .I1(s_axi_control_ARADDR[2]),
        .I2(\int_ier_reg_n_4_[0] ),
        .I3(s_axi_control_ARADDR[5]),
        .I4(s_axi_control_ARADDR[4]),
        .O(\rdata[0]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00AACCF0)) 
    \rdata[0]_i_3 
       (.I0(\int_out_r_reg[63]_0 [30]),
        .I1(im[0]),
        .I2(ap_start),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[0]_i_3_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[0]_i_4 
       (.I0(out_r[0]),
        .I1(data3[0]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(\int_im_reg[63]_0 [30]),
        .I4(s_axi_control_ARADDR[4]),
        .I5(int_gie_reg_n_4),
        .O(\rdata[0]_i_4_n_4 ));
  LUT6 #(
    .INIT(64'hAAEEEAAAAAAAEAAA)) 
    \rdata[10]_i_1 
       (.I0(\rdata[10]_i_2_n_4 ),
        .I1(\rdata[31]_i_5_n_4 ),
        .I2(\int_im_reg[63]_0 [8]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(\int_out_r_reg[63]_0 [40]),
        .O(\rdata[10]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'h4040400000004000)) 
    \rdata[10]_i_2 
       (.I0(s_axi_control_ARADDR[5]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(\int_im_reg[63]_0 [40]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(\int_out_r_reg[63]_0 [8]),
        .O(\rdata[10]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'hAAEEEAAAAAAAEAAA)) 
    \rdata[11]_i_1 
       (.I0(\rdata[11]_i_2_n_4 ),
        .I1(\rdata[31]_i_5_n_4 ),
        .I2(\int_im_reg[63]_0 [9]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(\int_out_r_reg[63]_0 [41]),
        .O(\rdata[11]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'h4040400000004000)) 
    \rdata[11]_i_2 
       (.I0(s_axi_control_ARADDR[5]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(\int_im_reg[63]_0 [41]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(\int_out_r_reg[63]_0 [9]),
        .O(\rdata[11]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'hAAEEEAAAAAAAEAAA)) 
    \rdata[12]_i_1 
       (.I0(\rdata[12]_i_2_n_4 ),
        .I1(\rdata[31]_i_5_n_4 ),
        .I2(\int_im_reg[63]_0 [10]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(\int_out_r_reg[63]_0 [42]),
        .O(\rdata[12]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'h4040400000004000)) 
    \rdata[12]_i_2 
       (.I0(s_axi_control_ARADDR[5]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(\int_im_reg[63]_0 [42]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(\int_out_r_reg[63]_0 [10]),
        .O(\rdata[12]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'hAAEEEAAAAAAAEAAA)) 
    \rdata[13]_i_1 
       (.I0(\rdata[13]_i_2_n_4 ),
        .I1(\rdata[31]_i_5_n_4 ),
        .I2(\int_im_reg[63]_0 [11]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(\int_out_r_reg[63]_0 [43]),
        .O(\rdata[13]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'h4040400000004000)) 
    \rdata[13]_i_2 
       (.I0(s_axi_control_ARADDR[5]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(\int_im_reg[63]_0 [43]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(\int_out_r_reg[63]_0 [11]),
        .O(\rdata[13]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'hAAEEEAAAAAAAEAAA)) 
    \rdata[14]_i_1 
       (.I0(\rdata[14]_i_2_n_4 ),
        .I1(\rdata[31]_i_5_n_4 ),
        .I2(\int_im_reg[63]_0 [12]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(\int_out_r_reg[63]_0 [44]),
        .O(\rdata[14]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'h4040400000004000)) 
    \rdata[14]_i_2 
       (.I0(s_axi_control_ARADDR[5]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(\int_im_reg[63]_0 [44]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(\int_out_r_reg[63]_0 [12]),
        .O(\rdata[14]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'hAAEEEAAAAAAAEAAA)) 
    \rdata[15]_i_1 
       (.I0(\rdata[15]_i_2_n_4 ),
        .I1(\rdata[31]_i_5_n_4 ),
        .I2(\int_im_reg[63]_0 [13]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(\int_out_r_reg[63]_0 [45]),
        .O(\rdata[15]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'h4040400000004000)) 
    \rdata[15]_i_2 
       (.I0(s_axi_control_ARADDR[5]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(\int_im_reg[63]_0 [45]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(\int_out_r_reg[63]_0 [13]),
        .O(\rdata[15]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'hAAEEEAAAAAAAEAAA)) 
    \rdata[16]_i_1 
       (.I0(\rdata[16]_i_2_n_4 ),
        .I1(\rdata[31]_i_5_n_4 ),
        .I2(\int_im_reg[63]_0 [14]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(\int_out_r_reg[63]_0 [46]),
        .O(\rdata[16]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'h4040400000004000)) 
    \rdata[16]_i_2 
       (.I0(s_axi_control_ARADDR[5]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(\int_im_reg[63]_0 [46]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(\int_out_r_reg[63]_0 [14]),
        .O(\rdata[16]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'hAAEEEAAAAAAAEAAA)) 
    \rdata[17]_i_1 
       (.I0(\rdata[17]_i_2_n_4 ),
        .I1(\rdata[31]_i_5_n_4 ),
        .I2(\int_im_reg[63]_0 [15]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(\int_out_r_reg[63]_0 [47]),
        .O(\rdata[17]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'h4040400000004000)) 
    \rdata[17]_i_2 
       (.I0(s_axi_control_ARADDR[5]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(\int_im_reg[63]_0 [47]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(\int_out_r_reg[63]_0 [15]),
        .O(\rdata[17]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'hAAEEEAAAAAAAEAAA)) 
    \rdata[18]_i_1 
       (.I0(\rdata[18]_i_2_n_4 ),
        .I1(\rdata[31]_i_5_n_4 ),
        .I2(\int_im_reg[63]_0 [16]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(\int_out_r_reg[63]_0 [48]),
        .O(\rdata[18]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'h4040400000004000)) 
    \rdata[18]_i_2 
       (.I0(s_axi_control_ARADDR[5]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(\int_im_reg[63]_0 [48]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(\int_out_r_reg[63]_0 [16]),
        .O(\rdata[18]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'hAAEEEAAAAAAAEAAA)) 
    \rdata[19]_i_1 
       (.I0(\rdata[19]_i_2_n_4 ),
        .I1(\rdata[31]_i_5_n_4 ),
        .I2(\int_im_reg[63]_0 [17]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(\int_out_r_reg[63]_0 [49]),
        .O(\rdata[19]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'h4040400000004000)) 
    \rdata[19]_i_2 
       (.I0(s_axi_control_ARADDR[5]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(\int_im_reg[63]_0 [49]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(\int_out_r_reg[63]_0 [17]),
        .O(\rdata[19]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'h40554000FFFFFFFF)) 
    \rdata[1]_i_1 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(\rdata[1]_i_2_n_4 ),
        .I2(\int_ier_reg_n_4_[1] ),
        .I3(s_axi_control_ARADDR[3]),
        .I4(\rdata[1]_i_3_n_4 ),
        .I5(\rdata[1]_i_4_n_4 ),
        .O(\rdata[1]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \rdata[1]_i_2 
       (.I0(s_axi_control_ARADDR[5]),
        .I1(s_axi_control_ARADDR[4]),
        .O(\rdata[1]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[1]_i_3 
       (.I0(im[1]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(\int_out_r_reg[63]_0 [31]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(int_task_ap_done),
        .O(\rdata[1]_i_3_n_4 ));
  LUT6 #(
    .INIT(64'h557F5F7FF57FFF7F)) 
    \rdata[1]_i_4 
       (.I0(\rdata[1]_i_5_n_4 ),
        .I1(\int_im_reg[63]_0 [31]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(data3[1]),
        .I5(out_r[1]),
        .O(\rdata[1]_i_4_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rdata[1]_i_5 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(s_axi_control_ARADDR[5]),
        .O(\rdata[1]_i_5_n_4 ));
  LUT6 #(
    .INIT(64'hAAEEEAAAAAAAEAAA)) 
    \rdata[20]_i_1 
       (.I0(\rdata[20]_i_2_n_4 ),
        .I1(\rdata[31]_i_5_n_4 ),
        .I2(\int_im_reg[63]_0 [18]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(\int_out_r_reg[63]_0 [50]),
        .O(\rdata[20]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'h4040400000004000)) 
    \rdata[20]_i_2 
       (.I0(s_axi_control_ARADDR[5]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(\int_im_reg[63]_0 [50]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(\int_out_r_reg[63]_0 [18]),
        .O(\rdata[20]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'hAAEEEAAAAAAAEAAA)) 
    \rdata[21]_i_1 
       (.I0(\rdata[21]_i_2_n_4 ),
        .I1(\rdata[31]_i_5_n_4 ),
        .I2(\int_im_reg[63]_0 [19]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(\int_out_r_reg[63]_0 [51]),
        .O(\rdata[21]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'h4040400000004000)) 
    \rdata[21]_i_2 
       (.I0(s_axi_control_ARADDR[5]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(\int_im_reg[63]_0 [51]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(\int_out_r_reg[63]_0 [19]),
        .O(\rdata[21]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'hAAEEEAAAAAAAEAAA)) 
    \rdata[22]_i_1 
       (.I0(\rdata[22]_i_2_n_4 ),
        .I1(\rdata[31]_i_5_n_4 ),
        .I2(\int_im_reg[63]_0 [20]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(\int_out_r_reg[63]_0 [52]),
        .O(\rdata[22]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'h4040400000004000)) 
    \rdata[22]_i_2 
       (.I0(s_axi_control_ARADDR[5]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(\int_im_reg[63]_0 [52]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(\int_out_r_reg[63]_0 [20]),
        .O(\rdata[22]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'hAAEEEAAAAAAAEAAA)) 
    \rdata[23]_i_1 
       (.I0(\rdata[23]_i_2_n_4 ),
        .I1(\rdata[31]_i_5_n_4 ),
        .I2(\int_im_reg[63]_0 [21]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(\int_out_r_reg[63]_0 [53]),
        .O(\rdata[23]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'h4040400000004000)) 
    \rdata[23]_i_2 
       (.I0(s_axi_control_ARADDR[5]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(\int_im_reg[63]_0 [53]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(\int_out_r_reg[63]_0 [21]),
        .O(\rdata[23]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'hAAEEEAAAAAAAEAAA)) 
    \rdata[24]_i_1 
       (.I0(\rdata[24]_i_2_n_4 ),
        .I1(\rdata[31]_i_5_n_4 ),
        .I2(\int_im_reg[63]_0 [22]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(\int_out_r_reg[63]_0 [54]),
        .O(\rdata[24]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'h4040400000004000)) 
    \rdata[24]_i_2 
       (.I0(s_axi_control_ARADDR[5]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(\int_im_reg[63]_0 [54]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(\int_out_r_reg[63]_0 [22]),
        .O(\rdata[24]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'hAAEEEAAAAAAAEAAA)) 
    \rdata[25]_i_1 
       (.I0(\rdata[25]_i_2_n_4 ),
        .I1(\rdata[31]_i_5_n_4 ),
        .I2(\int_im_reg[63]_0 [23]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(\int_out_r_reg[63]_0 [55]),
        .O(\rdata[25]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'h4040400000004000)) 
    \rdata[25]_i_2 
       (.I0(s_axi_control_ARADDR[5]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(\int_im_reg[63]_0 [55]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(\int_out_r_reg[63]_0 [23]),
        .O(\rdata[25]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'hAAEEEAAAAAAAEAAA)) 
    \rdata[26]_i_1 
       (.I0(\rdata[26]_i_2_n_4 ),
        .I1(\rdata[31]_i_5_n_4 ),
        .I2(\int_im_reg[63]_0 [24]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(\int_out_r_reg[63]_0 [56]),
        .O(\rdata[26]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'h4040400000004000)) 
    \rdata[26]_i_2 
       (.I0(s_axi_control_ARADDR[5]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(\int_im_reg[63]_0 [56]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(\int_out_r_reg[63]_0 [24]),
        .O(\rdata[26]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'hAAEEEAAAAAAAEAAA)) 
    \rdata[27]_i_1 
       (.I0(\rdata[27]_i_2_n_4 ),
        .I1(\rdata[31]_i_5_n_4 ),
        .I2(\int_im_reg[63]_0 [25]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(\int_out_r_reg[63]_0 [57]),
        .O(\rdata[27]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'h4040400000004000)) 
    \rdata[27]_i_2 
       (.I0(s_axi_control_ARADDR[5]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(\int_im_reg[63]_0 [57]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(\int_out_r_reg[63]_0 [25]),
        .O(\rdata[27]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'hAAEEEAAAAAAAEAAA)) 
    \rdata[28]_i_1 
       (.I0(\rdata[28]_i_2_n_4 ),
        .I1(\rdata[31]_i_5_n_4 ),
        .I2(\int_im_reg[63]_0 [26]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(\int_out_r_reg[63]_0 [58]),
        .O(\rdata[28]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'h4040400000004000)) 
    \rdata[28]_i_2 
       (.I0(s_axi_control_ARADDR[5]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(\int_im_reg[63]_0 [58]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(\int_out_r_reg[63]_0 [26]),
        .O(\rdata[28]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'hAAEEEAAAAAAAEAAA)) 
    \rdata[29]_i_1 
       (.I0(\rdata[29]_i_2_n_4 ),
        .I1(\rdata[31]_i_5_n_4 ),
        .I2(\int_im_reg[63]_0 [27]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(\int_out_r_reg[63]_0 [59]),
        .O(\rdata[29]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'h4040400000004000)) 
    \rdata[29]_i_2 
       (.I0(s_axi_control_ARADDR[5]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(\int_im_reg[63]_0 [59]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(\int_out_r_reg[63]_0 [27]),
        .O(\rdata[29]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'hF0FFF04400440044)) 
    \rdata[2]_i_1 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(\rdata[2]_i_2_n_4 ),
        .I2(\int_out_r_reg[63]_0 [0]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(\int_im_reg[63]_0 [32]),
        .I5(\rdata[9]_i_3_n_4 ),
        .O(\rdata[2]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[2]_i_2 
       (.I0(\int_im_reg[63]_0 [0]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(\int_out_r_reg[63]_0 [32]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(p_4_in[2]),
        .O(\rdata[2]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'hAAEEEAAAAAAAEAAA)) 
    \rdata[30]_i_1 
       (.I0(\rdata[30]_i_2_n_4 ),
        .I1(\rdata[31]_i_5_n_4 ),
        .I2(\int_im_reg[63]_0 [28]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(\int_out_r_reg[63]_0 [60]),
        .O(\rdata[30]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'h4040400000004000)) 
    \rdata[30]_i_2 
       (.I0(s_axi_control_ARADDR[5]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(\int_im_reg[63]_0 [60]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(\int_out_r_reg[63]_0 [28]),
        .O(\rdata[30]_i_2_n_4 ));
  LUT4 #(
    .INIT(16'h8880)) 
    \rdata[31]_i_1 
       (.I0(s_axi_control_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .I2(s_axi_control_ARADDR[1]),
        .I3(s_axi_control_ARADDR[0]),
        .O(\rdata[31]_i_1_n_4 ));
  LUT2 #(
    .INIT(4'h8)) 
    \rdata[31]_i_2 
       (.I0(\FSM_onehot_rstate_reg[1]_0 ),
        .I1(s_axi_control_ARVALID),
        .O(ar_hs));
  LUT6 #(
    .INIT(64'hAAEEEAAAAAAAEAAA)) 
    \rdata[31]_i_3 
       (.I0(\rdata[31]_i_4_n_4 ),
        .I1(\rdata[31]_i_5_n_4 ),
        .I2(\int_im_reg[63]_0 [29]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(\int_out_r_reg[63]_0 [61]),
        .O(\rdata[31]_i_3_n_4 ));
  LUT6 #(
    .INIT(64'h4040400000004000)) 
    \rdata[31]_i_4 
       (.I0(s_axi_control_ARADDR[5]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(\int_im_reg[63]_0 [61]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(\int_out_r_reg[63]_0 [29]),
        .O(\rdata[31]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h1)) 
    \rdata[31]_i_5 
       (.I0(s_axi_control_ARADDR[3]),
        .I1(s_axi_control_ARADDR[2]),
        .O(\rdata[31]_i_5_n_4 ));
  LUT6 #(
    .INIT(64'hF0FFF04400440044)) 
    \rdata[3]_i_1 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(\rdata[3]_i_2_n_4 ),
        .I2(\int_out_r_reg[63]_0 [1]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(\int_im_reg[63]_0 [33]),
        .I5(\rdata[9]_i_3_n_4 ),
        .O(\rdata[3]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[3]_i_2 
       (.I0(\int_im_reg[63]_0 [1]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(\int_out_r_reg[63]_0 [33]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(int_ap_ready),
        .O(\rdata[3]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'hAAEEEAAAAAAAEAAA)) 
    \rdata[4]_i_1 
       (.I0(\rdata[4]_i_2_n_4 ),
        .I1(\rdata[31]_i_5_n_4 ),
        .I2(\int_im_reg[63]_0 [2]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(\int_out_r_reg[63]_0 [34]),
        .O(\rdata[4]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'h4040400000004000)) 
    \rdata[4]_i_2 
       (.I0(s_axi_control_ARADDR[5]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(\int_im_reg[63]_0 [34]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(\int_out_r_reg[63]_0 [2]),
        .O(\rdata[4]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'hAAEEEAAAAAAAEAAA)) 
    \rdata[5]_i_1 
       (.I0(\rdata[5]_i_2_n_4 ),
        .I1(\rdata[31]_i_5_n_4 ),
        .I2(\int_im_reg[63]_0 [3]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(\int_out_r_reg[63]_0 [35]),
        .O(\rdata[5]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'h4040400000004000)) 
    \rdata[5]_i_2 
       (.I0(s_axi_control_ARADDR[5]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(\int_im_reg[63]_0 [35]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(\int_out_r_reg[63]_0 [3]),
        .O(\rdata[5]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'hAAEEEAAAAAAAEAAA)) 
    \rdata[6]_i_1 
       (.I0(\rdata[6]_i_2_n_4 ),
        .I1(\rdata[31]_i_5_n_4 ),
        .I2(\int_im_reg[63]_0 [4]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(\int_out_r_reg[63]_0 [36]),
        .O(\rdata[6]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'h4040400000004000)) 
    \rdata[6]_i_2 
       (.I0(s_axi_control_ARADDR[5]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(\int_im_reg[63]_0 [36]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(\int_out_r_reg[63]_0 [4]),
        .O(\rdata[6]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'hF0FFF04400440044)) 
    \rdata[7]_i_1 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(\rdata[7]_i_2_n_4 ),
        .I2(\int_out_r_reg[63]_0 [5]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(\int_im_reg[63]_0 [37]),
        .I5(\rdata[9]_i_3_n_4 ),
        .O(\rdata[7]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[7]_i_2 
       (.I0(\int_im_reg[63]_0 [5]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(\int_out_r_reg[63]_0 [37]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(p_4_in[7]),
        .O(\rdata[7]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'hAAEEEAAAAAAAEAAA)) 
    \rdata[8]_i_1 
       (.I0(\rdata[8]_i_2_n_4 ),
        .I1(\rdata[31]_i_5_n_4 ),
        .I2(\int_im_reg[63]_0 [6]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(\int_out_r_reg[63]_0 [38]),
        .O(\rdata[8]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'h4040400000004000)) 
    \rdata[8]_i_2 
       (.I0(s_axi_control_ARADDR[5]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(\int_im_reg[63]_0 [38]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(\int_out_r_reg[63]_0 [6]),
        .O(\rdata[8]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'hF0FFF04400440044)) 
    \rdata[9]_i_1 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(\rdata[9]_i_2_n_4 ),
        .I2(\int_out_r_reg[63]_0 [7]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(\int_im_reg[63]_0 [39]),
        .I5(\rdata[9]_i_3_n_4 ),
        .O(\rdata[9]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[9]_i_2 
       (.I0(\int_im_reg[63]_0 [7]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(\int_out_r_reg[63]_0 [39]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(interrupt),
        .O(\rdata[9]_i_2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \rdata[9]_i_3 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(s_axi_control_ARADDR[5]),
        .O(\rdata[9]_i_3_n_4 ));
  FDRE \rdata_reg[0] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[0]_i_1_n_4 ),
        .Q(s_axi_control_RDATA[0]),
        .R(\rdata[31]_i_1_n_4 ));
  FDRE \rdata_reg[10] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[10]_i_1_n_4 ),
        .Q(s_axi_control_RDATA[10]),
        .R(\rdata[31]_i_1_n_4 ));
  FDRE \rdata_reg[11] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[11]_i_1_n_4 ),
        .Q(s_axi_control_RDATA[11]),
        .R(\rdata[31]_i_1_n_4 ));
  FDRE \rdata_reg[12] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[12]_i_1_n_4 ),
        .Q(s_axi_control_RDATA[12]),
        .R(\rdata[31]_i_1_n_4 ));
  FDRE \rdata_reg[13] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[13]_i_1_n_4 ),
        .Q(s_axi_control_RDATA[13]),
        .R(\rdata[31]_i_1_n_4 ));
  FDRE \rdata_reg[14] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[14]_i_1_n_4 ),
        .Q(s_axi_control_RDATA[14]),
        .R(\rdata[31]_i_1_n_4 ));
  FDRE \rdata_reg[15] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[15]_i_1_n_4 ),
        .Q(s_axi_control_RDATA[15]),
        .R(\rdata[31]_i_1_n_4 ));
  FDRE \rdata_reg[16] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[16]_i_1_n_4 ),
        .Q(s_axi_control_RDATA[16]),
        .R(\rdata[31]_i_1_n_4 ));
  FDRE \rdata_reg[17] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[17]_i_1_n_4 ),
        .Q(s_axi_control_RDATA[17]),
        .R(\rdata[31]_i_1_n_4 ));
  FDRE \rdata_reg[18] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[18]_i_1_n_4 ),
        .Q(s_axi_control_RDATA[18]),
        .R(\rdata[31]_i_1_n_4 ));
  FDRE \rdata_reg[19] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[19]_i_1_n_4 ),
        .Q(s_axi_control_RDATA[19]),
        .R(\rdata[31]_i_1_n_4 ));
  FDRE \rdata_reg[1] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[1]_i_1_n_4 ),
        .Q(s_axi_control_RDATA[1]),
        .R(\rdata[31]_i_1_n_4 ));
  FDRE \rdata_reg[20] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[20]_i_1_n_4 ),
        .Q(s_axi_control_RDATA[20]),
        .R(\rdata[31]_i_1_n_4 ));
  FDRE \rdata_reg[21] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[21]_i_1_n_4 ),
        .Q(s_axi_control_RDATA[21]),
        .R(\rdata[31]_i_1_n_4 ));
  FDRE \rdata_reg[22] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[22]_i_1_n_4 ),
        .Q(s_axi_control_RDATA[22]),
        .R(\rdata[31]_i_1_n_4 ));
  FDRE \rdata_reg[23] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[23]_i_1_n_4 ),
        .Q(s_axi_control_RDATA[23]),
        .R(\rdata[31]_i_1_n_4 ));
  FDRE \rdata_reg[24] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[24]_i_1_n_4 ),
        .Q(s_axi_control_RDATA[24]),
        .R(\rdata[31]_i_1_n_4 ));
  FDRE \rdata_reg[25] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[25]_i_1_n_4 ),
        .Q(s_axi_control_RDATA[25]),
        .R(\rdata[31]_i_1_n_4 ));
  FDRE \rdata_reg[26] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[26]_i_1_n_4 ),
        .Q(s_axi_control_RDATA[26]),
        .R(\rdata[31]_i_1_n_4 ));
  FDRE \rdata_reg[27] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[27]_i_1_n_4 ),
        .Q(s_axi_control_RDATA[27]),
        .R(\rdata[31]_i_1_n_4 ));
  FDRE \rdata_reg[28] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[28]_i_1_n_4 ),
        .Q(s_axi_control_RDATA[28]),
        .R(\rdata[31]_i_1_n_4 ));
  FDRE \rdata_reg[29] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[29]_i_1_n_4 ),
        .Q(s_axi_control_RDATA[29]),
        .R(\rdata[31]_i_1_n_4 ));
  FDRE \rdata_reg[2] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[2]_i_1_n_4 ),
        .Q(s_axi_control_RDATA[2]),
        .R(\rdata[31]_i_1_n_4 ));
  FDRE \rdata_reg[30] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[30]_i_1_n_4 ),
        .Q(s_axi_control_RDATA[30]),
        .R(\rdata[31]_i_1_n_4 ));
  FDRE \rdata_reg[31] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[31]_i_3_n_4 ),
        .Q(s_axi_control_RDATA[31]),
        .R(\rdata[31]_i_1_n_4 ));
  FDRE \rdata_reg[3] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[3]_i_1_n_4 ),
        .Q(s_axi_control_RDATA[3]),
        .R(\rdata[31]_i_1_n_4 ));
  FDRE \rdata_reg[4] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[4]_i_1_n_4 ),
        .Q(s_axi_control_RDATA[4]),
        .R(\rdata[31]_i_1_n_4 ));
  FDRE \rdata_reg[5] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[5]_i_1_n_4 ),
        .Q(s_axi_control_RDATA[5]),
        .R(\rdata[31]_i_1_n_4 ));
  FDRE \rdata_reg[6] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[6]_i_1_n_4 ),
        .Q(s_axi_control_RDATA[6]),
        .R(\rdata[31]_i_1_n_4 ));
  FDRE \rdata_reg[7] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[7]_i_1_n_4 ),
        .Q(s_axi_control_RDATA[7]),
        .R(\rdata[31]_i_1_n_4 ));
  FDRE \rdata_reg[8] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[8]_i_1_n_4 ),
        .Q(s_axi_control_RDATA[8]),
        .R(\rdata[31]_i_1_n_4 ));
  FDRE \rdata_reg[9] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[9]_i_1_n_4 ),
        .Q(s_axi_control_RDATA[9]),
        .R(\rdata[31]_i_1_n_4 ));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[5]_i_1__0 
       (.I0(\FSM_onehot_wstate_reg[1]_0 ),
        .I1(s_axi_control_AWVALID),
        .O(waddr));
  FDRE \waddr_reg[0] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[0]),
        .Q(\waddr_reg_n_4_[0] ),
        .R(1'b0));
  FDRE \waddr_reg[1] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[1]),
        .Q(\waddr_reg_n_4_[1] ),
        .R(1'b0));
  FDRE \waddr_reg[2] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[2]),
        .Q(\waddr_reg_n_4_[2] ),
        .R(1'b0));
  FDRE \waddr_reg[3] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[3]),
        .Q(\waddr_reg_n_4_[3] ),
        .R(1'b0));
  FDRE \waddr_reg[4] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[4]),
        .Q(\waddr_reg_n_4_[4] ),
        .R(1'b0));
  FDRE \waddr_reg[5] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[5]),
        .Q(\waddr_reg_n_4_[5] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sw_compute_flow_control_loop_pipe_sequential_init" *) 
module design_2_sw_compute_0_0_sw_compute_flow_control_loop_pipe_sequential_init
   (D,
    \j_fu_92_reg[0] ,
    indvar_flatten58_fu_100,
    icmp_ln98_fu_295_p2,
    add_ln98_9_reg_8720,
    i_fu_96016_out,
    add_ln98_fu_301_p2,
    \i_fu_96_reg[3] ,
    ap_sig_allocacmp_i_1,
    p_0_in,
    \i_fu_96_reg[0] ,
    ap_loop_init_int_reg_0,
    \i_fu_96_reg[2] ,
    B,
    out,
    \ap_CS_fsm_reg[8] ,
    \ap_CS_fsm_reg[8]_0 ,
    \ap_CS_fsm_reg[8]_1 ,
    \ap_CS_fsm_reg[8]_2 ,
    \ap_CS_fsm_reg[8]_3 ,
    SR,
    ap_clk,
    sel,
    grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg,
    ap_enable_reg_pp0_iter0,
    ap_done_cache_reg_0,
    Q,
    \ap_CS_fsm_reg[8]_4 ,
    grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_ready,
    tmp_product,
    tmp_product_0,
    k_cast_reg_656,
    tmp_product_1,
    tmp_product_2,
    ap_rst_n,
    \icmp_ln98_reg_853_reg[0] ,
    \icmp_ln98_reg_853_reg[0]_0 ,
    \icmp_ln98_reg_853_reg[0]_1 ,
    \icmp_ln98_reg_853_reg[0]_2 ,
    \icmp_ln98_reg_853_reg[0]_3 ,
    \select_ln98_reg_864_reg[1] ,
    \add_ln98_9_reg_872_reg[3] ,
    ap_enable_reg_pp0_iter0_reg);
  output [1:0]D;
  output [1:0]\j_fu_92_reg[0] ;
  output indvar_flatten58_fu_100;
  output icmp_ln98_fu_295_p2;
  output add_ln98_9_reg_8720;
  output i_fu_96016_out;
  output [4:0]add_ln98_fu_301_p2;
  output \i_fu_96_reg[3] ;
  output [3:0]ap_sig_allocacmp_i_1;
  output p_0_in;
  output \i_fu_96_reg[0] ;
  output ap_loop_init_int_reg_0;
  output \i_fu_96_reg[2] ;
  output [11:0]B;
  output [0:0]out;
  output [0:0]\ap_CS_fsm_reg[8] ;
  output [1:0]\ap_CS_fsm_reg[8]_0 ;
  output [1:0]\ap_CS_fsm_reg[8]_1 ;
  output [1:0]\ap_CS_fsm_reg[8]_2 ;
  output [1:0]\ap_CS_fsm_reg[8]_3 ;
  input [0:0]SR;
  input ap_clk;
  input [3:0]sel;
  input grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg;
  input ap_enable_reg_pp0_iter0;
  input ap_done_cache_reg_0;
  input [3:0]Q;
  input [0:0]\ap_CS_fsm_reg[8]_4 ;
  input grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_ready;
  input tmp_product;
  input tmp_product_0;
  input [1:0]k_cast_reg_656;
  input tmp_product_1;
  input tmp_product_2;
  input ap_rst_n;
  input \icmp_ln98_reg_853_reg[0] ;
  input \icmp_ln98_reg_853_reg[0]_0 ;
  input \icmp_ln98_reg_853_reg[0]_1 ;
  input \icmp_ln98_reg_853_reg[0]_2 ;
  input \icmp_ln98_reg_853_reg[0]_3 ;
  input [1:0]\select_ln98_reg_864_reg[1] ;
  input [3:0]\add_ln98_9_reg_872_reg[3] ;
  input ap_enable_reg_pp0_iter0_reg;

  wire [11:0]B;
  wire [1:0]D;
  wire [3:0]Q;
  wire [0:0]SR;
  wire add_ln98_9_reg_8720;
  wire [3:0]\add_ln98_9_reg_872_reg[3] ;
  wire [4:0]add_ln98_fu_301_p2;
  wire [0:0]\ap_CS_fsm_reg[8] ;
  wire [1:0]\ap_CS_fsm_reg[8]_0 ;
  wire [1:0]\ap_CS_fsm_reg[8]_1 ;
  wire [1:0]\ap_CS_fsm_reg[8]_2 ;
  wire [1:0]\ap_CS_fsm_reg[8]_3 ;
  wire [0:0]\ap_CS_fsm_reg[8]_4 ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1_n_4;
  wire ap_done_cache_reg_0;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1_n_4;
  wire ap_loop_init_int_reg_0;
  wire ap_rst_n;
  wire [3:0]ap_sig_allocacmp_i_1;
  wire g0_b0_i_6_n_4;
  wire grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_ready;
  wire grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg;
  wire i_fu_96016_out;
  wire \i_fu_96_reg[0] ;
  wire \i_fu_96_reg[2] ;
  wire \i_fu_96_reg[3] ;
  wire icmp_ln98_fu_295_p2;
  wire \icmp_ln98_reg_853_reg[0] ;
  wire \icmp_ln98_reg_853_reg[0]_0 ;
  wire \icmp_ln98_reg_853_reg[0]_1 ;
  wire \icmp_ln98_reg_853_reg[0]_2 ;
  wire \icmp_ln98_reg_853_reg[0]_3 ;
  wire indvar_flatten58_fu_100;
  wire [1:0]\j_fu_92_reg[0] ;
  wire [1:0]k_cast_reg_656;
  wire [0:0]out;
  wire p_0_in;
  wire [3:0]sel;
  wire [1:0]\select_ln98_reg_864_reg[1] ;
  wire tmp_product;
  wire tmp_product_0;
  wire tmp_product_1;
  wire tmp_product_2;
  wire [1:0]w_address0;

  LUT5 #(
    .INIT(32'h060A0A0A)) 
    \add_ln98_9_reg_872[3]_i_1 
       (.I0(\add_ln98_9_reg_872_reg[3] [3]),
        .I1(\add_ln98_9_reg_872_reg[3] [1]),
        .I2(i_fu_96016_out),
        .I3(\add_ln98_9_reg_872_reg[3] [0]),
        .I4(\add_ln98_9_reg_872_reg[3] [2]),
        .O(\i_fu_96_reg[3] ));
  LUT5 #(
    .INIT(32'hBABBAAAA)) 
    \ap_CS_fsm[8]_i_1 
       (.I0(\ap_CS_fsm_reg[8]_4 ),
        .I1(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_ready),
        .I2(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg),
        .I3(ap_done_cache),
        .I4(sel[3]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hAA08080808080808)) 
    \ap_CS_fsm[9]_i_1 
       (.I0(sel[3]),
        .I1(ap_done_cache),
        .I2(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_done_cache_reg_0),
        .I5(Q[1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h8880FFFF88800080)) 
    ap_done_cache_i_1
       (.I0(Q[1]),
        .I1(ap_done_cache_reg_0),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(Q[0]),
        .I4(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg),
        .I5(ap_done_cache),
        .O(ap_done_cache_i_1_n_4));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1_n_4),
        .Q(ap_done_cache),
        .R(SR));
  LUT6 #(
    .INIT(64'hFC4C4C4CFFFFFFFF)) 
    ap_loop_init_int_i_1
       (.I0(Q[3]),
        .I1(ap_loop_init_int),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_done_cache_reg_0),
        .I4(Q[1]),
        .I5(ap_rst_n),
        .O(ap_loop_init_int_i_1_n_4));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1_n_4),
        .Q(ap_loop_init_int),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    \empty_26_reg_878[0]_i_1 
       (.I0(ap_loop_init_int),
        .I1(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg),
        .I2(\add_ln98_9_reg_872_reg[3] [0]),
        .O(ap_loop_init_int_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT4 #(
    .INIT(16'h152A)) 
    \empty_26_reg_878[1]_i_1 
       (.I0(\add_ln98_9_reg_872_reg[3] [0]),
        .I1(ap_loop_init_int),
        .I2(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg),
        .I3(\add_ln98_9_reg_872_reg[3] [1]),
        .O(\i_fu_96_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT5 #(
    .INIT(32'h06660AAA)) 
    \empty_26_reg_878[2]_i_1 
       (.I0(\add_ln98_9_reg_872_reg[3] [2]),
        .I1(\add_ln98_9_reg_872_reg[3] [0]),
        .I2(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(\add_ln98_9_reg_872_reg[3] [1]),
        .O(\i_fu_96_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \empty_reg_847[0]_i_1 
       (.I0(\add_ln98_9_reg_872_reg[3] [0]),
        .I1(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_i_1[0]));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \empty_reg_847[1]_i_1 
       (.I0(\add_ln98_9_reg_872_reg[3] [1]),
        .I1(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_i_1[1]));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \empty_reg_847[2]_i_1 
       (.I0(\add_ln98_9_reg_872_reg[3] [2]),
        .I1(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_i_1[2]));
  LUT6 #(
    .INIT(64'h03A871C0C6208ECD)) 
    g0_b0
       (.I0(w_address0[0]),
        .I1(w_address0[1]),
        .I2(sel[0]),
        .I3(sel[1]),
        .I4(sel[2]),
        .I5(sel[3]),
        .O(B[0]));
  LUT6 #(
    .INIT(64'hFFE0FFFFFFE00000)) 
    g0_b0_i_1
       (.I0(Q[2]),
        .I1(g0_b0_i_6_n_4),
        .I2(tmp_product),
        .I3(tmp_product_0),
        .I4(sel[3]),
        .I5(k_cast_reg_656[0]),
        .O(w_address0[0]));
  LUT5 #(
    .INIT(32'hEAFFEA00)) 
    g0_b0_i_2
       (.I0(tmp_product_1),
        .I1(tmp_product_2),
        .I2(\j_fu_92_reg[0] [1]),
        .I3(sel[3]),
        .I4(k_cast_reg_656[1]),
        .O(w_address0[1]));
  LUT6 #(
    .INIT(64'h0000000000007F00)) 
    g0_b0_i_6
       (.I0(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg),
        .I1(Q[0]),
        .I2(ap_loop_init_int),
        .I3(\select_ln98_reg_864_reg[1] [0]),
        .I4(\select_ln98_reg_864_reg[1] [1]),
        .I5(Q[1]),
        .O(g0_b0_i_6_n_4));
  LUT6 #(
    .INIT(64'h043E42314FBC879B)) 
    g0_b1
       (.I0(w_address0[0]),
        .I1(w_address0[1]),
        .I2(sel[0]),
        .I3(sel[1]),
        .I4(sel[2]),
        .I5(sel[3]),
        .O(B[1]));
  LUT6 #(
    .INIT(64'h03E3901C3EF2AACC)) 
    g0_b10
       (.I0(w_address0[0]),
        .I1(w_address0[1]),
        .I2(sel[0]),
        .I3(sel[1]),
        .I4(sel[2]),
        .I5(sel[3]),
        .O(out));
  LUT6 #(
    .INIT(64'h03E3901C3EF2AACC)) 
    g0_b10_rep
       (.I0(w_address0[0]),
        .I1(w_address0[1]),
        .I2(sel[0]),
        .I3(sel[1]),
        .I4(sel[2]),
        .I5(sel[3]),
        .O(\ap_CS_fsm_reg[8] ));
  LUT6 #(
    .INIT(64'h03E3901C3EF2AACC)) 
    g0_b10_rep__0
       (.I0(w_address0[0]),
        .I1(w_address0[1]),
        .I2(sel[0]),
        .I3(sel[1]),
        .I4(sel[2]),
        .I5(sel[3]),
        .O(\ap_CS_fsm_reg[8]_0 [1]));
  LUT6 #(
    .INIT(64'h03E3901C3EF2AACC)) 
    g0_b10_rep__1
       (.I0(w_address0[0]),
        .I1(w_address0[1]),
        .I2(sel[0]),
        .I3(sel[1]),
        .I4(sel[2]),
        .I5(sel[3]),
        .O(\ap_CS_fsm_reg[8]_0 [0]));
  LUT6 #(
    .INIT(64'h03E3901C3EF2AACC)) 
    g0_b10_rep__2
       (.I0(w_address0[0]),
        .I1(w_address0[1]),
        .I2(sel[0]),
        .I3(sel[1]),
        .I4(sel[2]),
        .I5(sel[3]),
        .O(\ap_CS_fsm_reg[8]_1 [1]));
  LUT6 #(
    .INIT(64'h03E3901C3EF2AACC)) 
    g0_b10_rep__3
       (.I0(w_address0[0]),
        .I1(w_address0[1]),
        .I2(sel[0]),
        .I3(sel[1]),
        .I4(sel[2]),
        .I5(sel[3]),
        .O(\ap_CS_fsm_reg[8]_1 [0]));
  LUT6 #(
    .INIT(64'h03E3901C3EF2AACC)) 
    g0_b10_rep__4
       (.I0(w_address0[0]),
        .I1(w_address0[1]),
        .I2(sel[0]),
        .I3(sel[1]),
        .I4(sel[2]),
        .I5(sel[3]),
        .O(\ap_CS_fsm_reg[8]_2 [1]));
  LUT6 #(
    .INIT(64'h03E3901C3EF2AACC)) 
    g0_b10_rep__5
       (.I0(w_address0[0]),
        .I1(w_address0[1]),
        .I2(sel[0]),
        .I3(sel[1]),
        .I4(sel[2]),
        .I5(sel[3]),
        .O(\ap_CS_fsm_reg[8]_2 [0]));
  LUT6 #(
    .INIT(64'h03E3901C3EF2AACC)) 
    g0_b10_rep__6
       (.I0(w_address0[0]),
        .I1(w_address0[1]),
        .I2(sel[0]),
        .I3(sel[1]),
        .I4(sel[2]),
        .I5(sel[3]),
        .O(\ap_CS_fsm_reg[8]_3 [1]));
  LUT6 #(
    .INIT(64'h03E3901C3EF2AACC)) 
    g0_b10_rep__7
       (.I0(w_address0[0]),
        .I1(w_address0[1]),
        .I2(sel[0]),
        .I3(sel[1]),
        .I4(sel[2]),
        .I5(sel[3]),
        .O(\ap_CS_fsm_reg[8]_3 [0]));
  LUT6 #(
    .INIT(64'h03E3901C3EF2AACC)) 
    g0_b10_rep__8
       (.I0(w_address0[0]),
        .I1(w_address0[1]),
        .I2(sel[0]),
        .I3(sel[1]),
        .I4(sel[2]),
        .I5(sel[3]),
        .O(B[11]));
  LUT6 #(
    .INIT(64'h03E3901C3EF2AACC)) 
    g0_b10_rep__9
       (.I0(w_address0[0]),
        .I1(w_address0[1]),
        .I2(sel[0]),
        .I3(sel[1]),
        .I4(sel[2]),
        .I5(sel[3]),
        .O(B[10]));
  LUT6 #(
    .INIT(64'h0786B5628EF8B56F)) 
    g0_b2
       (.I0(w_address0[0]),
        .I1(w_address0[1]),
        .I2(sel[0]),
        .I3(sel[1]),
        .I4(sel[2]),
        .I5(sel[3]),
        .O(B[2]));
  LUT6 #(
    .INIT(64'h0496B1009E9B9597)) 
    g0_b3
       (.I0(w_address0[0]),
        .I1(w_address0[1]),
        .I2(sel[0]),
        .I3(sel[1]),
        .I4(sel[2]),
        .I5(sel[3]),
        .O(B[3]));
  LUT6 #(
    .INIT(64'h01FBA10138F35535)) 
    g0_b4
       (.I0(w_address0[0]),
        .I1(w_address0[1]),
        .I2(sel[0]),
        .I3(sel[1]),
        .I4(sel[2]),
        .I5(sel[3]),
        .O(B[4]));
  LUT6 #(
    .INIT(64'h0383D2603AB4FDCA)) 
    g0_b5
       (.I0(w_address0[0]),
        .I1(w_address0[1]),
        .I2(sel[0]),
        .I3(sel[1]),
        .I4(sel[2]),
        .I5(sel[3]),
        .O(B[5]));
  LUT6 #(
    .INIT(64'h00E090033676CC00)) 
    g0_b6
       (.I0(w_address0[0]),
        .I1(w_address0[1]),
        .I2(sel[0]),
        .I3(sel[1]),
        .I4(sel[2]),
        .I5(sel[3]),
        .O(B[6]));
  LUT6 #(
    .INIT(64'h07E3901C3EF2AACC)) 
    g0_b7
       (.I0(w_address0[0]),
        .I1(w_address0[1]),
        .I2(sel[0]),
        .I3(sel[1]),
        .I4(sel[2]),
        .I5(sel[3]),
        .O(B[7]));
  LUT6 #(
    .INIT(64'h02E3901C3EF2AACC)) 
    g0_b8
       (.I0(w_address0[0]),
        .I1(w_address0[1]),
        .I2(sel[0]),
        .I3(sel[1]),
        .I4(sel[2]),
        .I5(sel[3]),
        .O(B[8]));
  LUT6 #(
    .INIT(64'h06E3901C3EF2AACC)) 
    g0_b9
       (.I0(w_address0[0]),
        .I1(w_address0[1]),
        .I2(sel[0]),
        .I3(sel[1]),
        .I4(sel[2]),
        .I5(sel[3]),
        .O(B[9]));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \i_1_reg_841[3]_i_1 
       (.I0(\add_ln98_9_reg_872_reg[3] [3]),
        .I1(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_i_1[3]));
  LUT6 #(
    .INIT(64'h0000000000000400)) 
    \icmp_ln98_reg_853[0]_i_1 
       (.I0(\icmp_ln98_reg_853_reg[0] ),
        .I1(\icmp_ln98_reg_853_reg[0]_0 ),
        .I2(\icmp_ln98_reg_853_reg[0]_1 ),
        .I3(\icmp_ln98_reg_853_reg[0]_2 ),
        .I4(i_fu_96016_out),
        .I5(\icmp_ln98_reg_853_reg[0]_3 ),
        .O(icmp_ln98_fu_295_p2));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT4 #(
    .INIT(16'h0888)) 
    \icmp_ln99_reg_857[0]_i_1 
       (.I0(\select_ln98_reg_864_reg[1] [1]),
        .I1(\select_ln98_reg_864_reg[1] [0]),
        .I2(ap_loop_init_int),
        .I3(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg),
        .O(p_0_in));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \indvar_flatten58_fu_100[0]_i_1 
       (.I0(ap_loop_init_int),
        .I1(\icmp_ln98_reg_853_reg[0]_1 ),
        .O(add_ln98_fu_301_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT3 #(
    .INIT(8'h12)) 
    \indvar_flatten58_fu_100[1]_i_1 
       (.I0(\icmp_ln98_reg_853_reg[0]_3 ),
        .I1(ap_loop_init_int),
        .I2(\icmp_ln98_reg_853_reg[0]_1 ),
        .O(add_ln98_fu_301_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT4 #(
    .INIT(16'h060A)) 
    \indvar_flatten58_fu_100[2]_i_1 
       (.I0(\icmp_ln98_reg_853_reg[0] ),
        .I1(\icmp_ln98_reg_853_reg[0]_1 ),
        .I2(ap_loop_init_int),
        .I3(\icmp_ln98_reg_853_reg[0]_3 ),
        .O(add_ln98_fu_301_p2[2]));
  LUT5 #(
    .INIT(32'h006A00AA)) 
    \indvar_flatten58_fu_100[3]_i_1 
       (.I0(\icmp_ln98_reg_853_reg[0]_2 ),
        .I1(\icmp_ln98_reg_853_reg[0] ),
        .I2(\icmp_ln98_reg_853_reg[0]_3 ),
        .I3(i_fu_96016_out),
        .I4(\icmp_ln98_reg_853_reg[0]_1 ),
        .O(add_ln98_fu_301_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \indvar_flatten58_fu_100[4]_i_1 
       (.I0(Q[0]),
        .I1(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg),
        .I2(icmp_ln98_fu_295_p2),
        .O(indvar_flatten58_fu_100));
  LUT6 #(
    .INIT(64'h060A0A0A0A0A0A0A)) 
    \indvar_flatten58_fu_100[4]_i_2 
       (.I0(\icmp_ln98_reg_853_reg[0]_0 ),
        .I1(\icmp_ln98_reg_853_reg[0]_1 ),
        .I2(i_fu_96016_out),
        .I3(\icmp_ln98_reg_853_reg[0]_3 ),
        .I4(\icmp_ln98_reg_853_reg[0] ),
        .I5(\icmp_ln98_reg_853_reg[0]_2 ),
        .O(add_ln98_fu_301_p2[4]));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \j_fu_92[1]_i_1 
       (.I0(ap_loop_init_int),
        .I1(Q[0]),
        .I2(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg),
        .O(i_fu_96016_out));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT4 #(
    .INIT(16'h0444)) 
    \select_ln98_reg_864[0]_i_1 
       (.I0(\select_ln98_reg_864_reg[1] [1]),
        .I1(\select_ln98_reg_864_reg[1] [0]),
        .I2(ap_loop_init_int),
        .I3(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg),
        .O(\j_fu_92_reg[0] [0]));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln98_reg_864[1]_i_1 
       (.I0(Q[0]),
        .I1(icmp_ln98_fu_295_p2),
        .O(add_ln98_9_reg_8720));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT5 #(
    .INIT(32'h04444444)) 
    \select_ln98_reg_864[1]_i_2 
       (.I0(\select_ln98_reg_864_reg[1] [0]),
        .I1(\select_ln98_reg_864_reg[1] [1]),
        .I2(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg),
        .I3(Q[0]),
        .I4(ap_loop_init_int),
        .O(\j_fu_92_reg[0] [1]));
endmodule

(* ORIG_REF_NAME = "sw_compute_flow_control_loop_pipe_sequential_init" *) 
module design_2_sw_compute_0_0_sw_compute_flow_control_loop_pipe_sequential_init_7
   (D,
    \i_fu_48_reg[6] ,
    E,
    icmp_ln89_fu_78_p2,
    i_fu_4802_out,
    ADDRARDADDR,
    SR,
    ap_clk,
    Q,
    ap_loop_exit_ready_pp0_iter2_reg,
    ap_rst_n,
    ram_reg,
    grp_sw_compute_Pipeline_VITIS_LOOP_89_5_fu_96_ap_start_reg,
    \icmp_ln89_reg_204_reg[0] ,
    ram_reg_0,
    ram_reg_1,
    k_cast_reg_656,
    ram_reg_2,
    ram_reg_3,
    ap_enable_reg_pp0_iter0_reg);
  output [1:0]D;
  output [6:0]\i_fu_48_reg[6] ;
  output [0:0]E;
  output icmp_ln89_fu_78_p2;
  output i_fu_4802_out;
  output [6:0]ADDRARDADDR;
  input [0:0]SR;
  input ap_clk;
  input [1:0]Q;
  input ap_loop_exit_ready_pp0_iter2_reg;
  input ap_rst_n;
  input [1:0]ram_reg;
  input grp_sw_compute_Pipeline_VITIS_LOOP_89_5_fu_96_ap_start_reg;
  input [6:0]\icmp_ln89_reg_204_reg[0] ;
  input [6:0]ram_reg_0;
  input ram_reg_1;
  input [2:0]k_cast_reg_656;
  input ram_reg_2;
  input [0:0]ram_reg_3;
  input ap_enable_reg_pp0_iter0_reg;

  wire [6:0]ADDRARDADDR;
  wire [1:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__1_n_4;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_loop_exit_ready_pp0_iter2_reg;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__1_n_4;
  wire ap_loop_init_int_i_2_n_4;
  wire ap_rst_n;
  wire grp_sw_compute_Pipeline_VITIS_LOOP_89_5_fu_96_ap_start_reg;
  wire i_fu_4802_out;
  wire [6:0]\i_fu_48_reg[6] ;
  wire icmp_ln89_fu_78_p2;
  wire \icmp_ln89_reg_204[0]_i_2_n_4 ;
  wire [6:0]\icmp_ln89_reg_204_reg[0] ;
  wire [2:0]k_cast_reg_656;
  wire [1:0]ram_reg;
  wire [6:0]ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire [0:0]ram_reg_3;

  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \acc_addr_1_reg_208[6]_i_1 
       (.I0(Q[0]),
        .I1(icmp_ln89_fu_78_p2),
        .O(E));
  LUT6 #(
    .INIT(64'hAEEEAAAAAEEEAEEE)) 
    \ap_CS_fsm[6]_i_1 
       (.I0(ram_reg[0]),
        .I1(ram_reg[1]),
        .I2(Q[1]),
        .I3(ap_loop_exit_ready_pp0_iter2_reg),
        .I4(grp_sw_compute_Pipeline_VITIS_LOOP_89_5_fu_96_ap_start_reg),
        .I5(ap_done_cache),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT5 #(
    .INIT(32'hAA080808)) 
    \ap_CS_fsm[7]_i_1 
       (.I0(ram_reg[1]),
        .I1(ap_done_cache),
        .I2(grp_sw_compute_Pipeline_VITIS_LOOP_89_5_fu_96_ap_start_reg),
        .I3(ap_loop_exit_ready_pp0_iter2_reg),
        .I4(Q[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT4 #(
    .INIT(16'hD5C0)) 
    ap_done_cache_i_1__1
       (.I0(grp_sw_compute_Pipeline_VITIS_LOOP_89_5_fu_96_ap_start_reg),
        .I1(Q[1]),
        .I2(ap_loop_exit_ready_pp0_iter2_reg),
        .I3(ap_done_cache),
        .O(ap_done_cache_i_1__1_n_4));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__1_n_4),
        .Q(ap_done_cache),
        .R(SR));
  LUT5 #(
    .INIT(32'h8F8FFF8F)) 
    ap_loop_init_int_i_1__1
       (.I0(Q[1]),
        .I1(ap_loop_exit_ready_pp0_iter2_reg),
        .I2(ap_rst_n),
        .I3(ap_loop_init_int),
        .I4(ap_loop_init_int_i_2_n_4),
        .O(ap_loop_init_int_i_1__1_n_4));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT4 #(
    .INIT(16'hE200)) 
    ap_loop_init_int_i_2
       (.I0(ap_enable_reg_pp0_iter0_reg),
        .I1(Q[0]),
        .I2(grp_sw_compute_Pipeline_VITIS_LOOP_89_5_fu_96_ap_start_reg),
        .I3(Q[1]),
        .O(ap_loop_init_int_i_2_n_4));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__1_n_4),
        .Q(ap_loop_init_int),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT4 #(
    .INIT(16'h2AAA)) 
    \i_2_reg_199[0]_i_1 
       (.I0(\icmp_ln89_reg_204_reg[0] [0]),
        .I1(grp_sw_compute_Pipeline_VITIS_LOOP_89_5_fu_96_ap_start_reg),
        .I2(Q[0]),
        .I3(ap_loop_init_int),
        .O(\i_fu_48_reg[6] [0]));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT4 #(
    .INIT(16'h2AAA)) 
    \i_2_reg_199[1]_i_1 
       (.I0(\icmp_ln89_reg_204_reg[0] [1]),
        .I1(grp_sw_compute_Pipeline_VITIS_LOOP_89_5_fu_96_ap_start_reg),
        .I2(Q[0]),
        .I3(ap_loop_init_int),
        .O(\i_fu_48_reg[6] [1]));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT4 #(
    .INIT(16'h2AAA)) 
    \i_2_reg_199[2]_i_1 
       (.I0(\icmp_ln89_reg_204_reg[0] [2]),
        .I1(grp_sw_compute_Pipeline_VITIS_LOOP_89_5_fu_96_ap_start_reg),
        .I2(Q[0]),
        .I3(ap_loop_init_int),
        .O(\i_fu_48_reg[6] [2]));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT4 #(
    .INIT(16'h2AAA)) 
    \i_2_reg_199[3]_i_1 
       (.I0(\icmp_ln89_reg_204_reg[0] [3]),
        .I1(grp_sw_compute_Pipeline_VITIS_LOOP_89_5_fu_96_ap_start_reg),
        .I2(Q[0]),
        .I3(ap_loop_init_int),
        .O(\i_fu_48_reg[6] [3]));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT4 #(
    .INIT(16'h2AAA)) 
    \i_2_reg_199[4]_i_1 
       (.I0(\icmp_ln89_reg_204_reg[0] [4]),
        .I1(grp_sw_compute_Pipeline_VITIS_LOOP_89_5_fu_96_ap_start_reg),
        .I2(Q[0]),
        .I3(ap_loop_init_int),
        .O(\i_fu_48_reg[6] [4]));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT4 #(
    .INIT(16'hFF80)) 
    \i_2_reg_199[5]_i_1 
       (.I0(ap_loop_init_int),
        .I1(Q[0]),
        .I2(grp_sw_compute_Pipeline_VITIS_LOOP_89_5_fu_96_ap_start_reg),
        .I3(\icmp_ln89_reg_204_reg[0] [5]),
        .O(\i_fu_48_reg[6] [5]));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT4 #(
    .INIT(16'h2AAA)) 
    \i_2_reg_199[6]_i_1 
       (.I0(\icmp_ln89_reg_204_reg[0] [6]),
        .I1(grp_sw_compute_Pipeline_VITIS_LOOP_89_5_fu_96_ap_start_reg),
        .I2(Q[0]),
        .I3(ap_loop_init_int),
        .O(\i_fu_48_reg[6] [6]));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \i_fu_48[6]_i_1 
       (.I0(ap_loop_init_int),
        .I1(Q[0]),
        .I2(grp_sw_compute_Pipeline_VITIS_LOOP_89_5_fu_96_ap_start_reg),
        .O(i_fu_4802_out));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    \icmp_ln89_reg_204[0]_i_1 
       (.I0(\icmp_ln89_reg_204_reg[0] [4]),
        .I1(\icmp_ln89_reg_204_reg[0] [2]),
        .I2(\icmp_ln89_reg_204_reg[0] [1]),
        .I3(\icmp_ln89_reg_204_reg[0] [6]),
        .I4(i_fu_4802_out),
        .I5(\icmp_ln89_reg_204[0]_i_2_n_4 ),
        .O(icmp_ln89_fu_78_p2));
  LUT6 #(
    .INIT(64'h0FFFFFFF0BBBBBBB)) 
    \icmp_ln89_reg_204[0]_i_2 
       (.I0(\icmp_ln89_reg_204_reg[0] [0]),
        .I1(\icmp_ln89_reg_204_reg[0] [5]),
        .I2(grp_sw_compute_Pipeline_VITIS_LOOP_89_5_fu_96_ap_start_reg),
        .I3(Q[0]),
        .I4(ap_loop_init_int),
        .I5(\icmp_ln89_reg_204_reg[0] [3]),
        .O(\icmp_ln89_reg_204[0]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hF4040000)) 
    ram_reg_i_3
       (.I0(i_fu_4802_out),
        .I1(\icmp_ln89_reg_204_reg[0] [6]),
        .I2(Q[1]),
        .I3(ram_reg_0[6]),
        .I4(ram_reg[1]),
        .O(ADDRARDADDR[6]));
  LUT5 #(
    .INIT(32'hFE0E0000)) 
    ram_reg_i_4
       (.I0(\icmp_ln89_reg_204_reg[0] [5]),
        .I1(i_fu_4802_out),
        .I2(Q[1]),
        .I3(ram_reg_0[5]),
        .I4(ram_reg[1]),
        .O(ADDRARDADDR[5]));
  LUT6 #(
    .INIT(64'h88B8FFFF88B80000)) 
    ram_reg_i_5
       (.I0(ram_reg_0[4]),
        .I1(Q[1]),
        .I2(\icmp_ln89_reg_204_reg[0] [4]),
        .I3(i_fu_4802_out),
        .I4(ram_reg[1]),
        .I5(ram_reg_2),
        .O(ADDRARDADDR[4]));
  LUT6 #(
    .INIT(64'h88B8FFFF88B80000)) 
    ram_reg_i_6
       (.I0(ram_reg_0[3]),
        .I1(Q[1]),
        .I2(\icmp_ln89_reg_204_reg[0] [3]),
        .I3(i_fu_4802_out),
        .I4(ram_reg[1]),
        .I5(ram_reg_1),
        .O(ADDRARDADDR[3]));
  LUT6 #(
    .INIT(64'hB800B8FFB8FFB800)) 
    ram_reg_i_7
       (.I0(ram_reg_0[2]),
        .I1(Q[1]),
        .I2(\i_fu_48_reg[6] [2]),
        .I3(ram_reg[1]),
        .I4(k_cast_reg_656[2]),
        .I5(ram_reg_3),
        .O(ADDRARDADDR[2]));
  LUT6 #(
    .INIT(64'h88B8FFFF88B80000)) 
    ram_reg_i_8
       (.I0(ram_reg_0[1]),
        .I1(Q[1]),
        .I2(\icmp_ln89_reg_204_reg[0] [1]),
        .I3(i_fu_4802_out),
        .I4(ram_reg[1]),
        .I5(k_cast_reg_656[1]),
        .O(ADDRARDADDR[1]));
  LUT6 #(
    .INIT(64'h88B8FFFF88B80000)) 
    ram_reg_i_9
       (.I0(ram_reg_0[0]),
        .I1(Q[1]),
        .I2(\icmp_ln89_reg_204_reg[0] [0]),
        .I3(i_fu_4802_out),
        .I4(ram_reg[1]),
        .I5(k_cast_reg_656[0]),
        .O(ADDRARDADDR[0]));
endmodule

(* ORIG_REF_NAME = "sw_compute_flow_control_loop_pipe_sequential_init" *) 
module design_2_sw_compute_0_0_sw_compute_flow_control_loop_pipe_sequential_init_8
   (ap_enable_reg_pp0_iter0,
    D,
    \ap_CS_fsm_reg[0] ,
    indvar_flatten37_fu_90,
    icmp_ln79_fu_192_p2,
    \j_fu_78_reg[1] ,
    \j_fu_78_reg[3] ,
    ap_loop_init_int_reg_0,
    \ap_CS_fsm_reg[0]_0 ,
    i_1_fu_860,
    add_ln79_fu_198_p2,
    icmp_ln80_fu_210_p2,
    p_1_in,
    \j_fu_78_reg[3]_0 ,
    ap_sig_allocacmp_i,
    \indvar_flatten_fu_82_reg[6] ,
    select_ln80_fu_272_p3,
    \i_1_fu_86_reg[1] ,
    ap_loop_init_int_reg_1,
    \i_1_fu_86_reg[2] ,
    \k_fu_74_reg[0] ,
    \indvar_flatten37_fu_90_reg[2] ,
    SR,
    ap_clk,
    ap_rst_n,
    ap_done_cache_reg_0,
    Q,
    \ap_CS_fsm_reg[5] ,
    ap_done_reg1,
    grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_ap_start_reg,
    icmp_ln80_reg_616,
    E,
    ap_enable_reg_pp0_iter0_reg,
    \add_ln80_reg_645_reg[3] ,
    \icmp_ln79_reg_607_reg[0] ,
    \icmp_ln79_reg_607_reg[0]_0 ,
    \icmp_ln79_reg_607_reg[0]_1 ,
    \icmp_ln79_reg_607_reg[0]_2 ,
    \icmp_ln79_reg_607_reg[0]_3 ,
    \indvar_flatten37_fu_90_reg[3] ,
    \indvar_flatten37_fu_90_reg[3]_0 ,
    \indvar_flatten37_fu_90_reg[4] ,
    \indvar_flatten37_fu_90_reg[7] ,
    \indvar_flatten37_fu_90_reg[7]_0 ,
    \k_cast_reg_656_reg[2] ,
    \indvar_flatten_load_reg_611_reg[6] ,
    \indvar_flatten_load_reg_611_reg[0] ,
    \i_reg_597_reg[2] );
  output ap_enable_reg_pp0_iter0;
  output [1:0]D;
  output [0:0]\ap_CS_fsm_reg[0] ;
  output indvar_flatten37_fu_90;
  output icmp_ln79_fu_192_p2;
  output [2:0]\j_fu_78_reg[1] ;
  output [3:0]\j_fu_78_reg[3] ;
  output [3:0]ap_loop_init_int_reg_0;
  output [0:0]\ap_CS_fsm_reg[0]_0 ;
  output i_1_fu_860;
  output [7:0]add_ln79_fu_198_p2;
  output icmp_ln80_fu_210_p2;
  output p_1_in;
  output [3:0]\j_fu_78_reg[3]_0 ;
  output [2:0]ap_sig_allocacmp_i;
  output [6:0]\indvar_flatten_fu_82_reg[6] ;
  output [1:0]select_ln80_fu_272_p3;
  output \i_1_fu_86_reg[1] ;
  output ap_loop_init_int_reg_1;
  output \i_1_fu_86_reg[2] ;
  output \k_fu_74_reg[0] ;
  output \indvar_flatten37_fu_90_reg[2] ;
  input [0:0]SR;
  input ap_clk;
  input ap_rst_n;
  input ap_done_cache_reg_0;
  input [1:0]Q;
  input [1:0]\ap_CS_fsm_reg[5] ;
  input ap_done_reg1;
  input grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_ap_start_reg;
  input icmp_ln80_reg_616;
  input [0:0]E;
  input ap_enable_reg_pp0_iter0_reg;
  input [3:0]\add_ln80_reg_645_reg[3] ;
  input \icmp_ln79_reg_607_reg[0] ;
  input \icmp_ln79_reg_607_reg[0]_0 ;
  input \icmp_ln79_reg_607_reg[0]_1 ;
  input \icmp_ln79_reg_607_reg[0]_2 ;
  input \icmp_ln79_reg_607_reg[0]_3 ;
  input \indvar_flatten37_fu_90_reg[3] ;
  input \indvar_flatten37_fu_90_reg[3]_0 ;
  input \indvar_flatten37_fu_90_reg[4] ;
  input \indvar_flatten37_fu_90_reg[7] ;
  input \indvar_flatten37_fu_90_reg[7]_0 ;
  input [2:0]\k_cast_reg_656_reg[2] ;
  input [5:0]\indvar_flatten_load_reg_611_reg[6] ;
  input \indvar_flatten_load_reg_611_reg[0] ;
  input [2:0]\i_reg_597_reg[2] ;

  wire [1:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [0:0]SR;
  wire [7:0]add_ln79_fu_198_p2;
  wire [3:0]\add_ln80_reg_645_reg[3] ;
  wire \add_ln82_1_reg_661[4]_i_2_n_4 ;
  wire \add_ln82_1_reg_661[4]_i_3_n_4 ;
  wire \add_ln82_1_reg_661[4]_i_4_n_4 ;
  wire [0:0]\ap_CS_fsm_reg[0] ;
  wire [0:0]\ap_CS_fsm_reg[0]_0 ;
  wire [1:0]\ap_CS_fsm_reg[5] ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__0_n_4;
  wire ap_done_cache_reg_0;
  wire ap_done_reg1;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__0_n_4;
  wire [3:0]ap_loop_init_int_reg_0;
  wire ap_loop_init_int_reg_1;
  wire ap_rst_n;
  wire [2:0]ap_sig_allocacmp_i;
  wire grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_ap_start_reg;
  wire i_1_fu_860;
  wire \i_1_fu_86_reg[1] ;
  wire \i_1_fu_86_reg[2] ;
  wire [2:0]\i_reg_597_reg[2] ;
  wire icmp_ln79_fu_192_p2;
  wire \icmp_ln79_reg_607_reg[0] ;
  wire \icmp_ln79_reg_607_reg[0]_0 ;
  wire \icmp_ln79_reg_607_reg[0]_1 ;
  wire \icmp_ln79_reg_607_reg[0]_2 ;
  wire \icmp_ln79_reg_607_reg[0]_3 ;
  wire icmp_ln80_fu_210_p2;
  wire icmp_ln80_reg_616;
  wire \icmp_ln80_reg_616[0]_i_2_n_4 ;
  wire \icmp_ln80_reg_616[0]_i_3_n_4 ;
  wire indvar_flatten37_fu_90;
  wire \indvar_flatten37_fu_90[5]_i_2_n_4 ;
  wire \indvar_flatten37_fu_90[8]_i_3_n_4 ;
  wire \indvar_flatten37_fu_90_reg[2] ;
  wire \indvar_flatten37_fu_90_reg[3] ;
  wire \indvar_flatten37_fu_90_reg[3]_0 ;
  wire \indvar_flatten37_fu_90_reg[4] ;
  wire \indvar_flatten37_fu_90_reg[7] ;
  wire \indvar_flatten37_fu_90_reg[7]_0 ;
  wire [6:0]\indvar_flatten_fu_82_reg[6] ;
  wire \indvar_flatten_load_reg_611_reg[0] ;
  wire [5:0]\indvar_flatten_load_reg_611_reg[6] ;
  wire [2:0]\j_fu_78_reg[1] ;
  wire [3:0]\j_fu_78_reg[3] ;
  wire [3:0]\j_fu_78_reg[3]_0 ;
  wire [2:0]\k_cast_reg_656_reg[2] ;
  wire \k_fu_74_reg[0] ;
  wire p_1_in;
  wire [1:0]select_ln80_fu_272_p3;

  LUT3 #(
    .INIT(8'h8F)) 
    \add_ln79_1_reg_629[0]_i_1 
       (.I0(ap_loop_init_int),
        .I1(grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_ap_start_reg),
        .I2(\i_reg_597_reg[2] [0]),
        .O(ap_loop_init_int_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT4 #(
    .INIT(16'h152A)) 
    \add_ln79_1_reg_629[1]_i_1 
       (.I0(\i_reg_597_reg[2] [1]),
        .I1(ap_loop_init_int),
        .I2(grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_ap_start_reg),
        .I3(\i_reg_597_reg[2] [0]),
        .O(\i_1_fu_86_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT5 #(
    .INIT(32'h06660AAA)) 
    \add_ln79_1_reg_629[2]_i_1 
       (.I0(\i_reg_597_reg[2] [2]),
        .I1(\i_reg_597_reg[2] [1]),
        .I2(grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(\i_reg_597_reg[2] [0]),
        .O(\i_1_fu_86_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT5 #(
    .INIT(32'hD555FFFF)) 
    \add_ln80_reg_645[0]_i_1 
       (.I0(\icmp_ln80_reg_616[0]_i_2_n_4 ),
        .I1(ap_loop_init_int),
        .I2(grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_ap_start_reg),
        .I3(Q[0]),
        .I4(\add_ln80_reg_645_reg[3] [0]),
        .O(\j_fu_78_reg[3] [0]));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT5 #(
    .INIT(32'h002A2A00)) 
    \add_ln80_reg_645[1]_i_1 
       (.I0(\icmp_ln80_reg_616[0]_i_2_n_4 ),
        .I1(ap_loop_init_int),
        .I2(grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_ap_start_reg),
        .I3(\add_ln80_reg_645_reg[3] [0]),
        .I4(\add_ln80_reg_645_reg[3] [1]),
        .O(\j_fu_78_reg[3] [1]));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT5 #(
    .INIT(32'h04080808)) 
    \add_ln80_reg_645[2]_i_1 
       (.I0(\add_ln80_reg_645_reg[3] [2]),
        .I1(\icmp_ln80_reg_616[0]_i_2_n_4 ),
        .I2(i_1_fu_860),
        .I3(\add_ln80_reg_645_reg[3] [0]),
        .I4(\add_ln80_reg_645_reg[3] [1]),
        .O(\j_fu_78_reg[3] [2]));
  LUT6 #(
    .INIT(64'h006A000000AA0000)) 
    \add_ln80_reg_645[3]_i_1 
       (.I0(\add_ln80_reg_645_reg[3] [3]),
        .I1(\add_ln80_reg_645_reg[3] [1]),
        .I2(\add_ln80_reg_645_reg[3] [0]),
        .I3(i_1_fu_860),
        .I4(\icmp_ln80_reg_616[0]_i_2_n_4 ),
        .I5(\add_ln80_reg_645_reg[3] [2]),
        .O(\j_fu_78_reg[3] [3]));
  LUT5 #(
    .INIT(32'h02220888)) 
    \add_ln82_1_reg_661[2]_i_1 
       (.I0(\icmp_ln80_reg_616[0]_i_2_n_4 ),
        .I1(\add_ln80_reg_645_reg[3] [0]),
        .I2(grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(\k_cast_reg_656_reg[2] [2]),
        .O(\j_fu_78_reg[1] [0]));
  LUT5 #(
    .INIT(32'h000060C0)) 
    \add_ln82_1_reg_661[3]_i_1 
       (.I0(\add_ln80_reg_645_reg[3] [0]),
        .I1(\add_ln80_reg_645_reg[3] [1]),
        .I2(\icmp_ln80_reg_616[0]_i_2_n_4 ),
        .I3(\k_cast_reg_656_reg[2] [2]),
        .I4(i_1_fu_860),
        .O(\j_fu_78_reg[1] [1]));
  LUT6 #(
    .INIT(64'hEEEE1111EE2D11D2)) 
    \add_ln82_1_reg_661[4]_i_1 
       (.I0(\add_ln82_1_reg_661[4]_i_2_n_4 ),
        .I1(\add_ln82_1_reg_661[4]_i_3_n_4 ),
        .I2(\add_ln80_reg_645_reg[3] [1]),
        .I3(\j_fu_78_reg[3] [0]),
        .I4(ap_loop_init_int_reg_0[2]),
        .I5(\add_ln82_1_reg_661[4]_i_4_n_4 ),
        .O(\j_fu_78_reg[1] [2]));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT5 #(
    .INIT(32'hD555FFFF)) 
    \add_ln82_1_reg_661[4]_i_2 
       (.I0(\add_ln80_reg_645_reg[3] [1]),
        .I1(ap_loop_init_int),
        .I2(grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_ap_start_reg),
        .I3(Q[0]),
        .I4(\icmp_ln80_reg_616[0]_i_2_n_4 ),
        .O(\add_ln82_1_reg_661[4]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'hF7FFF7FFF7FFFFFF)) 
    \add_ln82_1_reg_661[4]_i_3 
       (.I0(\add_ln80_reg_645_reg[3] [0]),
        .I1(\k_cast_reg_656_reg[2] [2]),
        .I2(i_1_fu_860),
        .I3(\icmp_ln80_reg_616[0]_i_2_n_4 ),
        .I4(\k_cast_reg_656_reg[2] [1]),
        .I5(\k_cast_reg_656_reg[2] [0]),
        .O(\add_ln82_1_reg_661[4]_i_3_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT5 #(
    .INIT(32'hFEFFFFFF)) 
    \add_ln82_1_reg_661[4]_i_4 
       (.I0(\k_cast_reg_656_reg[2] [1]),
        .I1(\k_cast_reg_656_reg[2] [0]),
        .I2(i_1_fu_860),
        .I3(\k_cast_reg_656_reg[2] [2]),
        .I4(\icmp_ln80_reg_616[0]_i_2_n_4 ),
        .O(\add_ln82_1_reg_661[4]_i_4_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT5 #(
    .INIT(32'h00000008)) 
    \and_ln79_reg_639[0]_i_1 
       (.I0(\icmp_ln80_reg_616[0]_i_2_n_4 ),
        .I1(\k_cast_reg_656_reg[2] [2]),
        .I2(i_1_fu_860),
        .I3(\k_cast_reg_656_reg[2] [0]),
        .I4(\k_cast_reg_656_reg[2] [1]),
        .O(p_1_in));
  LUT5 #(
    .INIT(32'hBABBAAAA)) 
    \ap_CS_fsm[4]_i_1 
       (.I0(\ap_CS_fsm_reg[5] [0]),
        .I1(ap_done_reg1),
        .I2(grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_ap_start_reg),
        .I3(ap_done_cache),
        .I4(\ap_CS_fsm_reg[5] [1]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hAA08080808080808)) 
    \ap_CS_fsm[5]_i_1 
       (.I0(\ap_CS_fsm_reg[5] [1]),
        .I1(ap_done_cache),
        .I2(grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_ap_start_reg),
        .I3(ap_done_cache_reg_0),
        .I4(Q[1]),
        .I5(ap_enable_reg_pp0_iter0),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hEF0F0F0FE2000000)) 
    ap_done_cache_i_1__0
       (.I0(ap_enable_reg_pp0_iter0_reg),
        .I1(Q[0]),
        .I2(grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_ap_start_reg),
        .I3(Q[1]),
        .I4(ap_done_cache_reg_0),
        .I5(ap_done_cache),
        .O(ap_done_cache_i_1__0_n_4));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__0_n_4),
        .Q(ap_done_cache),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ap_enable_reg_pp0_iter0_reg_i_1
       (.I0(grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_ap_start_reg),
        .I1(Q[0]),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .O(ap_enable_reg_pp0_iter0));
  LUT5 #(
    .INIT(32'hF3BBBBBB)) 
    ap_loop_init_int_i_1__0
       (.I0(ap_loop_init_int),
        .I1(ap_rst_n),
        .I2(ap_done_cache_reg_0),
        .I3(Q[1]),
        .I4(ap_enable_reg_pp0_iter0),
        .O(ap_loop_init_int_i_1__0_n_4));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__0_n_4),
        .Q(ap_loop_init_int),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \i_reg_597[0]_i_1 
       (.I0(\i_reg_597_reg[2] [0]),
        .I1(grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_i[0]));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \i_reg_597[1]_i_1 
       (.I0(\i_reg_597_reg[2] [1]),
        .I1(grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_i[1]));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \i_reg_597[2]_i_1 
       (.I0(\i_reg_597_reg[2] [2]),
        .I1(grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_i[2]));
  LUT6 #(
    .INIT(64'h0000000400000000)) 
    \icmp_ln79_reg_607[0]_i_1 
       (.I0(\icmp_ln79_reg_607_reg[0] ),
        .I1(\icmp_ln79_reg_607_reg[0]_0 ),
        .I2(\icmp_ln79_reg_607_reg[0]_1 ),
        .I3(i_1_fu_860),
        .I4(\icmp_ln79_reg_607_reg[0]_2 ),
        .I5(\icmp_ln79_reg_607_reg[0]_3 ),
        .O(icmp_ln79_fu_192_p2));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln80_reg_616[0]_i_1 
       (.I0(\icmp_ln80_reg_616[0]_i_2_n_4 ),
        .O(icmp_ln80_fu_210_p2));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    \icmp_ln80_reg_616[0]_i_2 
       (.I0(\indvar_flatten_load_reg_611_reg[6] [4]),
        .I1(i_1_fu_860),
        .I2(\indvar_flatten_load_reg_611_reg[6] [3]),
        .I3(\indvar_flatten_load_reg_611_reg[6] [1]),
        .I4(\indvar_flatten_load_reg_611_reg[0] ),
        .I5(\icmp_ln80_reg_616[0]_i_3_n_4 ),
        .O(\icmp_ln80_reg_616[0]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'h0FFFFFFF0EEEEEEE)) 
    \icmp_ln80_reg_616[0]_i_3 
       (.I0(\indvar_flatten_load_reg_611_reg[6] [5]),
        .I1(\indvar_flatten_load_reg_611_reg[6] [0]),
        .I2(Q[0]),
        .I3(grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(\indvar_flatten_load_reg_611_reg[6] [2]),
        .O(\icmp_ln80_reg_616[0]_i_3_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \indvar_flatten37_fu_90[0]_i_1 
       (.I0(ap_loop_init_int),
        .I1(\indvar_flatten37_fu_90_reg[3] ),
        .O(add_ln79_fu_198_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \indvar_flatten37_fu_90[1]_i_1 
       (.I0(\indvar_flatten37_fu_90_reg[3] ),
        .I1(\indvar_flatten37_fu_90_reg[3]_0 ),
        .I2(ap_loop_init_int),
        .O(add_ln79_fu_198_p2[1]));
  LUT4 #(
    .INIT(16'h060A)) 
    \indvar_flatten37_fu_90[2]_i_1 
       (.I0(\icmp_ln79_reg_607_reg[0]_2 ),
        .I1(\indvar_flatten37_fu_90_reg[3]_0 ),
        .I2(ap_loop_init_int),
        .I3(\indvar_flatten37_fu_90_reg[3] ),
        .O(\indvar_flatten37_fu_90_reg[2] ));
  LUT5 #(
    .INIT(32'h006A00AA)) 
    \indvar_flatten37_fu_90[3]_i_1 
       (.I0(\icmp_ln79_reg_607_reg[0]_1 ),
        .I1(\icmp_ln79_reg_607_reg[0]_2 ),
        .I2(\indvar_flatten37_fu_90_reg[3] ),
        .I3(i_1_fu_860),
        .I4(\indvar_flatten37_fu_90_reg[3]_0 ),
        .O(add_ln79_fu_198_p2[2]));
  LUT6 #(
    .INIT(64'h060A0A0A0A0A0A0A)) 
    \indvar_flatten37_fu_90[4]_i_1 
       (.I0(\indvar_flatten37_fu_90_reg[4] ),
        .I1(\indvar_flatten37_fu_90_reg[3]_0 ),
        .I2(i_1_fu_860),
        .I3(\indvar_flatten37_fu_90_reg[3] ),
        .I4(\icmp_ln79_reg_607_reg[0]_2 ),
        .I5(\icmp_ln79_reg_607_reg[0]_1 ),
        .O(add_ln79_fu_198_p2[3]));
  LUT6 #(
    .INIT(64'h0A0A060A0A0A0A0A)) 
    \indvar_flatten37_fu_90[5]_i_1 
       (.I0(\icmp_ln79_reg_607_reg[0] ),
        .I1(\icmp_ln79_reg_607_reg[0]_1 ),
        .I2(i_1_fu_860),
        .I3(\icmp_ln79_reg_607_reg[0]_2 ),
        .I4(\indvar_flatten37_fu_90[5]_i_2_n_4 ),
        .I5(\indvar_flatten37_fu_90_reg[4] ),
        .O(add_ln79_fu_198_p2[4]));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT5 #(
    .INIT(32'hD555FFFF)) 
    \indvar_flatten37_fu_90[5]_i_2 
       (.I0(\indvar_flatten37_fu_90_reg[3] ),
        .I1(ap_loop_init_int),
        .I2(grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_ap_start_reg),
        .I3(Q[0]),
        .I4(\indvar_flatten37_fu_90_reg[3]_0 ),
        .O(\indvar_flatten37_fu_90[5]_i_2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT4 #(
    .INIT(16'h0708)) 
    \indvar_flatten37_fu_90[6]_i_1 
       (.I0(\indvar_flatten37_fu_90[8]_i_3_n_4 ),
        .I1(\icmp_ln79_reg_607_reg[0] ),
        .I2(ap_loop_init_int),
        .I3(\indvar_flatten37_fu_90_reg[7]_0 ),
        .O(add_ln79_fu_198_p2[5]));
  LUT5 #(
    .INIT(32'h12222222)) 
    \indvar_flatten37_fu_90[7]_i_1 
       (.I0(\indvar_flatten37_fu_90_reg[7] ),
        .I1(i_1_fu_860),
        .I2(\icmp_ln79_reg_607_reg[0] ),
        .I3(\indvar_flatten37_fu_90[8]_i_3_n_4 ),
        .I4(\indvar_flatten37_fu_90_reg[7]_0 ),
        .O(add_ln79_fu_198_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \indvar_flatten37_fu_90[8]_i_1 
       (.I0(grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_ap_start_reg),
        .I1(Q[0]),
        .I2(icmp_ln79_fu_192_p2),
        .O(indvar_flatten37_fu_90));
  LUT6 #(
    .INIT(64'h00006AAA0000AAAA)) 
    \indvar_flatten37_fu_90[8]_i_2 
       (.I0(\icmp_ln79_reg_607_reg[0]_3 ),
        .I1(\indvar_flatten37_fu_90_reg[7]_0 ),
        .I2(\indvar_flatten37_fu_90[8]_i_3_n_4 ),
        .I3(\icmp_ln79_reg_607_reg[0] ),
        .I4(i_1_fu_860),
        .I5(\indvar_flatten37_fu_90_reg[7] ),
        .O(add_ln79_fu_198_p2[7]));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    \indvar_flatten37_fu_90[8]_i_3 
       (.I0(\indvar_flatten37_fu_90_reg[4] ),
        .I1(\indvar_flatten37_fu_90_reg[3]_0 ),
        .I2(i_1_fu_860),
        .I3(\indvar_flatten37_fu_90_reg[3] ),
        .I4(\icmp_ln79_reg_607_reg[0]_2 ),
        .I5(\icmp_ln79_reg_607_reg[0]_1 ),
        .O(\indvar_flatten37_fu_90[8]_i_3_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \indvar_flatten_fu_82[0]_i_1 
       (.I0(ap_loop_init_int),
        .I1(grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_ap_start_reg),
        .I2(Q[0]),
        .O(i_1_fu_860));
  LUT5 #(
    .INIT(32'hFF808080)) 
    \indvar_flatten_fu_82[6]_i_1 
       (.I0(Q[0]),
        .I1(grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(icmp_ln80_reg_616),
        .I4(E),
        .O(\ap_CS_fsm_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \indvar_flatten_load_reg_611[0]_i_1 
       (.I0(\indvar_flatten_load_reg_611_reg[0] ),
        .I1(grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\indvar_flatten_fu_82_reg[6] [0]));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \indvar_flatten_load_reg_611[1]_i_1 
       (.I0(\indvar_flatten_load_reg_611_reg[6] [0]),
        .I1(grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\indvar_flatten_fu_82_reg[6] [1]));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \indvar_flatten_load_reg_611[2]_i_1 
       (.I0(\indvar_flatten_load_reg_611_reg[6] [1]),
        .I1(grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\indvar_flatten_fu_82_reg[6] [2]));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \indvar_flatten_load_reg_611[3]_i_1 
       (.I0(\indvar_flatten_load_reg_611_reg[6] [2]),
        .I1(grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\indvar_flatten_fu_82_reg[6] [3]));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \indvar_flatten_load_reg_611[4]_i_1 
       (.I0(\indvar_flatten_load_reg_611_reg[6] [3]),
        .I1(grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\indvar_flatten_fu_82_reg[6] [4]));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \indvar_flatten_load_reg_611[5]_i_1 
       (.I0(\indvar_flatten_load_reg_611_reg[6] [4]),
        .I1(grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\indvar_flatten_fu_82_reg[6] [5]));
  LUT2 #(
    .INIT(4'h2)) 
    \indvar_flatten_load_reg_611[6]_i_1 
       (.I0(Q[0]),
        .I1(icmp_ln79_fu_192_p2),
        .O(\ap_CS_fsm_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \indvar_flatten_load_reg_611[6]_i_2 
       (.I0(\indvar_flatten_load_reg_611_reg[6] [5]),
        .I1(grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\indvar_flatten_fu_82_reg[6] [6]));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \j_1_reg_592[0]_i_1 
       (.I0(\add_ln80_reg_645_reg[3] [0]),
        .I1(grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\j_fu_78_reg[3]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \j_1_reg_592[1]_i_1 
       (.I0(\add_ln80_reg_645_reg[3] [1]),
        .I1(ap_loop_init_int),
        .I2(grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_ap_start_reg),
        .O(\j_fu_78_reg[3]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \j_1_reg_592[2]_i_1 
       (.I0(\add_ln80_reg_645_reg[3] [2]),
        .I1(grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\j_fu_78_reg[3]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \j_1_reg_592[3]_i_1 
       (.I0(\add_ln80_reg_645_reg[3] [3]),
        .I1(grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\j_fu_78_reg[3]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT4 #(
    .INIT(16'h0888)) 
    \k_cast_reg_656[0]_i_1 
       (.I0(\icmp_ln80_reg_616[0]_i_2_n_4 ),
        .I1(\k_cast_reg_656_reg[2] [0]),
        .I2(ap_loop_init_int),
        .I3(grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_ap_start_reg),
        .O(select_ln80_fu_272_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT4 #(
    .INIT(16'h0888)) 
    \k_cast_reg_656[1]_i_1 
       (.I0(\icmp_ln80_reg_616[0]_i_2_n_4 ),
        .I1(\k_cast_reg_656_reg[2] [1]),
        .I2(ap_loop_init_int),
        .I3(grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_ap_start_reg),
        .O(select_ln80_fu_272_p3[1]));
  LUT5 #(
    .INIT(32'h00E00000)) 
    \k_cast_reg_656[2]_i_1 
       (.I0(\k_cast_reg_656_reg[2] [0]),
        .I1(\k_cast_reg_656_reg[2] [1]),
        .I2(\icmp_ln80_reg_616[0]_i_2_n_4 ),
        .I3(i_1_fu_860),
        .I4(\k_cast_reg_656_reg[2] [2]),
        .O(\k_fu_74_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT4 #(
    .INIT(16'h2A00)) 
    \select_ln79_reg_624[0]_i_1 
       (.I0(\add_ln80_reg_645_reg[3] [0]),
        .I1(grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\icmp_ln80_reg_616[0]_i_2_n_4 ),
        .O(ap_loop_init_int_reg_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT4 #(
    .INIT(16'h2A00)) 
    \select_ln79_reg_624[1]_i_1 
       (.I0(\icmp_ln80_reg_616[0]_i_2_n_4 ),
        .I1(grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\add_ln80_reg_645_reg[3] [1]),
        .O(ap_loop_init_int_reg_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT5 #(
    .INIT(32'h2AAA0000)) 
    \select_ln79_reg_624[2]_i_1 
       (.I0(\icmp_ln80_reg_616[0]_i_2_n_4 ),
        .I1(ap_loop_init_int),
        .I2(grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_ap_start_reg),
        .I3(Q[0]),
        .I4(\add_ln80_reg_645_reg[3] [2]),
        .O(ap_loop_init_int_reg_0[2]));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT4 #(
    .INIT(16'h2A00)) 
    \select_ln79_reg_624[3]_i_1 
       (.I0(\icmp_ln80_reg_616[0]_i_2_n_4 ),
        .I1(ap_loop_init_int),
        .I2(grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_ap_start_reg),
        .I3(\add_ln80_reg_645_reg[3] [3]),
        .O(ap_loop_init_int_reg_0[3]));
endmodule

(* ORIG_REF_NAME = "sw_compute_gmem_m_axi" *) 
module design_2_sw_compute_0_0_sw_compute_gmem_m_axi
   (SR,
    gmem_AWREADY,
    gmem_WREADY,
    gmem_BVALID,
    gmem_ARREADY,
    gmem_RVALID,
    s_ready_t_reg,
    s_ready_t_reg_0,
    \could_multi_bursts.ARVALID_Dummy_reg ,
    \dout_reg[36] ,
    m_axi_gmem_WVALID,
    m_axi_gmem_ARADDR,
    empty_n_reg,
    ap_enable_reg_pp0_iter2_reg,
    dout_vld_reg,
    \ap_CS_fsm_reg[9] ,
    \could_multi_bursts.arlen_buf_reg[3] ,
    m_axi_gmem_AWVALID,
    \data_p1_reg[67] ,
    dout,
    ap_clk,
    ready_for_outstanding,
    ap_rst_n,
    push,
    push_0,
    pop,
    Q,
    dout_vld_reg_0,
    grp_sw_compute_Pipeline_VITIS_LOOP_107_9_fu_108_ap_start_reg,
    mem_reg,
    m_axi_gmem_WREADY,
    m_axi_gmem_BVALID,
    m_axi_gmem_ARREADY,
    m_axi_gmem_RVALID,
    D,
    dout_vld_reg_1,
    dout_vld_reg_2,
    ram_reg,
    ram_reg_0,
    m_axi_gmem_AWREADY,
    \dout_reg[61] ,
    \dout_reg[61]_0 ,
    mem_reg_0,
    mem_reg_1);
  output [0:0]SR;
  output gmem_AWREADY;
  output gmem_WREADY;
  output gmem_BVALID;
  output gmem_ARREADY;
  output gmem_RVALID;
  output s_ready_t_reg;
  output s_ready_t_reg_0;
  output \could_multi_bursts.ARVALID_Dummy_reg ;
  output [36:0]\dout_reg[36] ;
  output m_axi_gmem_WVALID;
  output [61:0]m_axi_gmem_ARADDR;
  output empty_n_reg;
  output ap_enable_reg_pp0_iter2_reg;
  output [0:0]dout_vld_reg;
  output \ap_CS_fsm_reg[9] ;
  output [3:0]\could_multi_bursts.arlen_buf_reg[3] ;
  output m_axi_gmem_AWVALID;
  output [65:0]\data_p1_reg[67] ;
  output [32:0]dout;
  input ap_clk;
  input ready_for_outstanding;
  input ap_rst_n;
  input push;
  input push_0;
  input pop;
  input [5:0]Q;
  input [1:0]dout_vld_reg_0;
  input grp_sw_compute_Pipeline_VITIS_LOOP_107_9_fu_108_ap_start_reg;
  input mem_reg;
  input m_axi_gmem_WREADY;
  input m_axi_gmem_BVALID;
  input m_axi_gmem_ARREADY;
  input m_axi_gmem_RVALID;
  input [32:0]D;
  input dout_vld_reg_1;
  input [0:0]dout_vld_reg_2;
  input ram_reg;
  input ram_reg_0;
  input m_axi_gmem_AWREADY;
  input [61:0]\dout_reg[61] ;
  input [61:0]\dout_reg[61]_0 ;
  input [31:0]mem_reg_0;
  input mem_reg_1;

  wire [63:2]ARADDR_Dummy;
  wire [31:2]ARLEN_Dummy;
  wire ARREADY_Dummy;
  wire ARVALID_Dummy;
  wire [63:2]AWADDR_Dummy;
  wire [31:4]AWLEN_Dummy;
  wire AWREADY_Dummy;
  wire AWVALID_Dummy;
  wire [32:0]D;
  wire [5:0]Q;
  wire RBURST_READY_Dummy;
  wire [31:0]RDATA_Dummy;
  wire [0:0]RLAST_Dummy;
  wire RREADY_Dummy;
  wire RVALID_Dummy;
  wire [0:0]SR;
  wire [31:0]WDATA_Dummy;
  wire WVALID_Dummy;
  wire \ap_CS_fsm_reg[9] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2_reg;
  wire ap_rst_n;
  wire \buff_rdata/mOutPtr18_out ;
  wire \buff_rdata/push ;
  wire \buff_wdata/pop ;
  wire burst_end;
  wire bus_write_n_49;
  wire bus_write_n_50;
  wire bus_write_n_51;
  wire bus_write_n_52;
  wire \could_multi_bursts.ARVALID_Dummy_reg ;
  wire [3:0]\could_multi_bursts.arlen_buf_reg[3] ;
  wire [65:0]\data_p1_reg[67] ;
  wire [32:0]dout;
  wire [36:0]\dout_reg[36] ;
  wire [61:0]\dout_reg[61] ;
  wire [61:0]\dout_reg[61]_0 ;
  wire [0:0]dout_vld_reg;
  wire [1:0]dout_vld_reg_0;
  wire dout_vld_reg_1;
  wire [0:0]dout_vld_reg_2;
  wire empty_n_reg;
  wire gmem_ARREADY;
  wire gmem_AWREADY;
  wire gmem_BVALID;
  wire gmem_RVALID;
  wire gmem_WREADY;
  wire grp_sw_compute_Pipeline_VITIS_LOOP_107_9_fu_108_ap_start_reg;
  wire last_resp;
  wire [61:0]m_axi_gmem_ARADDR;
  wire m_axi_gmem_ARREADY;
  wire m_axi_gmem_AWREADY;
  wire m_axi_gmem_AWVALID;
  wire m_axi_gmem_BVALID;
  wire m_axi_gmem_RVALID;
  wire m_axi_gmem_WREADY;
  wire m_axi_gmem_WVALID;
  wire mem_reg;
  wire [31:0]mem_reg_0;
  wire mem_reg_1;
  wire need_wrsp;
  wire pop;
  wire push;
  wire push_0;
  wire ram_reg;
  wire ram_reg_0;
  wire ready_for_outstanding;
  wire resp_ready__1;
  wire resp_valid;
  wire \rs_rreq/load_p2 ;
  wire \rs_wreq/load_p2 ;
  wire s_ready_t_reg;
  wire s_ready_t_reg_0;
  wire store_unit_n_15;
  wire [3:0]strb_buf;
  wire ursp_ready;
  wire wrsp_type;

  design_2_sw_compute_0_0_sw_compute_gmem_m_axi_read bus_read
       (.ARREADY_Dummy(ARREADY_Dummy),
        .ARVALID_Dummy(ARVALID_Dummy),
        .D({ARLEN_Dummy[31],ARLEN_Dummy[8:2],ARADDR_Dummy}),
        .E(\rs_rreq/load_p2 ),
        .Q(RVALID_Dummy),
        .RBURST_READY_Dummy(RBURST_READY_Dummy),
        .RREADY_Dummy(RREADY_Dummy),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\could_multi_bursts.ARVALID_Dummy_reg_0 (\could_multi_bursts.ARVALID_Dummy_reg ),
        .\could_multi_bursts.arlen_buf_reg[3]_0 (\could_multi_bursts.arlen_buf_reg[3] ),
        .\data_p1_reg[32] ({burst_end,RDATA_Dummy}),
        .\data_p2_reg[32] (D),
        .din(RLAST_Dummy),
        .mOutPtr18_out(\buff_rdata/mOutPtr18_out ),
        .m_axi_gmem_ARADDR(m_axi_gmem_ARADDR),
        .m_axi_gmem_ARREADY(m_axi_gmem_ARREADY),
        .m_axi_gmem_RVALID(m_axi_gmem_RVALID),
        .pop(pop),
        .push(\buff_rdata/push ),
        .s_ready_t_reg(s_ready_t_reg_0));
  design_2_sw_compute_0_0_sw_compute_gmem_m_axi_write bus_write
       (.AWREADY_Dummy(AWREADY_Dummy),
        .AWVALID_Dummy(AWVALID_Dummy),
        .D({AWLEN_Dummy[31],AWLEN_Dummy[8:4],AWADDR_Dummy}),
        .E(\rs_wreq/load_p2 ),
        .Q(resp_valid),
        .SR(SR),
        .WVALID_Dummy(WVALID_Dummy),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(bus_write_n_50),
        .\data_p1_reg[67] (\data_p1_reg[67] ),
        .dout({strb_buf,WDATA_Dummy}),
        .\dout_reg[36] (\dout_reg[36] ),
        .dout_vld_reg(bus_write_n_51),
        .dout_vld_reg_0(store_unit_n_15),
        .empty_n_reg(bus_write_n_49),
        .empty_n_reg_0(bus_write_n_52),
        .last_resp(last_resp),
        .m_axi_gmem_AWREADY(m_axi_gmem_AWREADY),
        .m_axi_gmem_AWVALID(m_axi_gmem_AWVALID),
        .m_axi_gmem_BVALID(m_axi_gmem_BVALID),
        .m_axi_gmem_WREADY(m_axi_gmem_WREADY),
        .m_axi_gmem_WVALID(m_axi_gmem_WVALID),
        .need_wrsp(need_wrsp),
        .pop(\buff_wdata/pop ),
        .resp_ready__1(resp_ready__1),
        .s_ready_t_reg(s_ready_t_reg),
        .ursp_ready(ursp_ready),
        .wrsp_type(wrsp_type));
  design_2_sw_compute_0_0_sw_compute_gmem_m_axi_load load_unit
       (.ARREADY_Dummy(ARREADY_Dummy),
        .ARVALID_Dummy(ARVALID_Dummy),
        .D({ARLEN_Dummy[31],ARLEN_Dummy[8:2],ARADDR_Dummy}),
        .E(\rs_rreq/load_p2 ),
        .Q(RVALID_Dummy),
        .RBURST_READY_Dummy(RBURST_READY_Dummy),
        .RREADY_Dummy(RREADY_Dummy),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2_reg(ap_enable_reg_pp0_iter2_reg),
        .ap_rst_n(ap_rst_n),
        .din({burst_end,RLAST_Dummy,RDATA_Dummy}),
        .dout(dout),
        .\dout_reg[61] (\dout_reg[61]_0 ),
        .dout_vld_reg(dout_vld_reg_1),
        .dout_vld_reg_0(dout_vld_reg_2),
        .empty_n_reg(empty_n_reg),
        .gmem_ARREADY(gmem_ARREADY),
        .gmem_RVALID(gmem_RVALID),
        .mOutPtr18_out(\buff_rdata/mOutPtr18_out ),
        .mem_reg(mem_reg_1),
        .pop(pop),
        .push(\buff_rdata/push ),
        .push_0(push_0),
        .ram_reg(Q[3:0]),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ready_for_outstanding(ready_for_outstanding));
  design_2_sw_compute_0_0_sw_compute_gmem_m_axi_store store_unit
       (.AWREADY_Dummy(AWREADY_Dummy),
        .AWVALID_Dummy(AWVALID_Dummy),
        .D({AWLEN_Dummy[31],AWLEN_Dummy[8:4],AWADDR_Dummy}),
        .E(\rs_wreq/load_p2 ),
        .Q(Q[5:4]),
        .SR(SR),
        .WVALID_Dummy(WVALID_Dummy),
        .\ap_CS_fsm_reg[9] (\ap_CS_fsm_reg[9] ),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .dout({strb_buf,WDATA_Dummy}),
        .\dout_reg[61] (\dout_reg[61] ),
        .dout_vld_reg(gmem_BVALID),
        .dout_vld_reg_0(dout_vld_reg),
        .dout_vld_reg_1(bus_write_n_49),
        .dout_vld_reg_2(dout_vld_reg_0),
        .dout_vld_reg_3(resp_valid),
        .empty_n_reg(store_unit_n_15),
        .full_n_reg(gmem_AWREADY),
        .full_n_reg_0(gmem_WREADY),
        .grp_sw_compute_Pipeline_VITIS_LOOP_107_9_fu_108_ap_start_reg(grp_sw_compute_Pipeline_VITIS_LOOP_107_9_fu_108_ap_start_reg),
        .last_resp(last_resp),
        .mem_reg(mem_reg),
        .mem_reg_0(bus_write_n_52),
        .mem_reg_1(bus_write_n_51),
        .mem_reg_2(bus_write_n_50),
        .mem_reg_3(mem_reg_0),
        .need_wrsp(need_wrsp),
        .pop(\buff_wdata/pop ),
        .push(push),
        .resp_ready__1(resp_ready__1),
        .ursp_ready(ursp_ready),
        .wrsp_type(wrsp_type));
endmodule

(* ORIG_REF_NAME = "sw_compute_gmem_m_axi_fifo" *) 
module design_2_sw_compute_0_0_sw_compute_gmem_m_axi_fifo
   (wreq_valid,
    full_n_reg_0,
    push_0,
    valid_length,
    \dout_reg[70] ,
    S,
    D,
    full_n_reg_1,
    SR,
    ap_clk,
    ap_rst_n,
    push,
    Q,
    \mOutPtr_reg[0]_0 ,
    grp_sw_compute_Pipeline_VITIS_LOOP_107_9_fu_108_ap_start_reg,
    wrsp_ready,
    tmp_valid_reg,
    AWREADY_Dummy,
    \dout_reg[61] );
  output wreq_valid;
  output full_n_reg_0;
  output push_0;
  output valid_length;
  output [65:0]\dout_reg[70] ;
  output [2:0]S;
  output [0:0]D;
  output full_n_reg_1;
  input [0:0]SR;
  input ap_clk;
  input ap_rst_n;
  input push;
  input [1:0]Q;
  input [0:0]\mOutPtr_reg[0]_0 ;
  input grp_sw_compute_Pipeline_VITIS_LOOP_107_9_fu_108_ap_start_reg;
  input wrsp_ready;
  input tmp_valid_reg;
  input AWREADY_Dummy;
  input [61:0]\dout_reg[61] ;

  wire AWREADY_Dummy;
  wire [0:0]D;
  wire [1:0]Q;
  wire [2:0]S;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire [61:0]\dout_reg[61] ;
  wire [65:0]\dout_reg[70] ;
  wire dout_vld_i_1_n_4;
  wire empty_n_i_1_n_4;
  wire empty_n_i_2_n_4;
  wire empty_n_reg_n_4;
  wire full_n_i_1_n_4;
  wire full_n_i_2_n_4;
  wire full_n_reg_0;
  wire full_n_reg_1;
  wire grp_sw_compute_Pipeline_VITIS_LOOP_107_9_fu_108_ap_start_reg;
  wire \mOutPtr[0]_i_1_n_4 ;
  wire \mOutPtr[1]_i_1_n_4 ;
  wire \mOutPtr[2]_i_1_n_4 ;
  wire \mOutPtr[3]_i_1_n_4 ;
  wire \mOutPtr[3]_i_2_n_4 ;
  wire [0:0]\mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg_n_4_[0] ;
  wire \mOutPtr_reg_n_4_[1] ;
  wire \mOutPtr_reg_n_4_[2] ;
  wire \mOutPtr_reg_n_4_[3] ;
  wire pop;
  wire push;
  wire push_0;
  wire \raddr[0]_i_1_n_4 ;
  wire \raddr[1]_i_1_n_4 ;
  wire \raddr[2]_i_1_n_4 ;
  wire \raddr_reg_n_4_[0] ;
  wire \raddr_reg_n_4_[1] ;
  wire \raddr_reg_n_4_[2] ;
  wire tmp_valid_reg;
  wire valid_length;
  wire wreq_valid;
  wire wrsp_ready;

  design_2_sw_compute_0_0_sw_compute_gmem_m_axi_srl U_fifo_srl
       (.AWREADY_Dummy(AWREADY_Dummy),
        .D(D),
        .S(S),
        .SR(SR),
        .ap_clk(ap_clk),
        .\dout_reg[0]_0 (wreq_valid),
        .\dout_reg[0]_1 (empty_n_reg_n_4),
        .\dout_reg[61]_0 (\dout_reg[61] ),
        .\dout_reg[70]_0 (\dout_reg[70] ),
        .\dout_reg[70]_1 (\raddr_reg_n_4_[0] ),
        .\dout_reg[70]_2 (\raddr_reg_n_4_[1] ),
        .full_n_reg(full_n_reg_1),
        .pop(pop),
        .push(push),
        .push_0(push_0),
        .tmp_valid_reg(tmp_valid_reg),
        .valid_length(valid_length),
        .wrsp_ready(wrsp_ready));
  LUT5 #(
    .INIT(32'hBAAAFFAA)) 
    dout_vld_i_1
       (.I0(empty_n_reg_n_4),
        .I1(AWREADY_Dummy),
        .I2(tmp_valid_reg),
        .I3(wreq_valid),
        .I4(wrsp_ready),
        .O(dout_vld_i_1_n_4));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1_n_4),
        .Q(wreq_valid),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFBFF00FFFB00)) 
    empty_n_i_1
       (.I0(\mOutPtr_reg_n_4_[1] ),
        .I1(\mOutPtr_reg_n_4_[0] ),
        .I2(empty_n_i_2_n_4),
        .I3(pop),
        .I4(push),
        .I5(empty_n_reg_n_4),
        .O(empty_n_i_1_n_4));
  LUT2 #(
    .INIT(4'hE)) 
    empty_n_i_2
       (.I0(\mOutPtr_reg_n_4_[3] ),
        .I1(\mOutPtr_reg_n_4_[2] ),
        .O(empty_n_i_2_n_4));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_4),
        .Q(empty_n_reg_n_4),
        .R(SR));
  LUT6 #(
    .INIT(64'hFF55FFFFFDFDFF55)) 
    full_n_i_1
       (.I0(ap_rst_n),
        .I1(empty_n_i_2_n_4),
        .I2(full_n_i_2_n_4),
        .I3(full_n_reg_0),
        .I4(push),
        .I5(pop),
        .O(full_n_i_1_n_4));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT2 #(
    .INIT(4'h7)) 
    full_n_i_2
       (.I0(\mOutPtr_reg_n_4_[0] ),
        .I1(\mOutPtr_reg_n_4_[1] ),
        .O(full_n_i_2_n_4));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1_n_4),
        .Q(full_n_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1 
       (.I0(\mOutPtr_reg_n_4_[0] ),
        .O(\mOutPtr[0]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT4 #(
    .INIT(16'hB44B)) 
    \mOutPtr[1]_i_1 
       (.I0(pop),
        .I1(push),
        .I2(\mOutPtr_reg_n_4_[0] ),
        .I3(\mOutPtr_reg_n_4_[1] ),
        .O(\mOutPtr[1]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT5 #(
    .INIT(32'hE7EE1811)) 
    \mOutPtr[2]_i_1 
       (.I0(\mOutPtr_reg_n_4_[1] ),
        .I1(\mOutPtr_reg_n_4_[0] ),
        .I2(pop),
        .I3(push),
        .I4(\mOutPtr_reg_n_4_[2] ),
        .O(\mOutPtr[2]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'h1FFFFFFFE0000000)) 
    \mOutPtr[3]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(grp_sw_compute_Pipeline_VITIS_LOOP_107_9_fu_108_ap_start_reg),
        .I4(full_n_reg_0),
        .I5(pop),
        .O(\mOutPtr[3]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hFE7FFEFE01800101)) 
    \mOutPtr[3]_i_2 
       (.I0(\mOutPtr_reg_n_4_[2] ),
        .I1(\mOutPtr_reg_n_4_[0] ),
        .I2(\mOutPtr_reg_n_4_[1] ),
        .I3(pop),
        .I4(push),
        .I5(\mOutPtr_reg_n_4_[3] ),
        .O(\mOutPtr[3]_i_2_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1_n_4 ),
        .D(\mOutPtr[0]_i_1_n_4 ),
        .Q(\mOutPtr_reg_n_4_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1_n_4 ),
        .D(\mOutPtr[1]_i_1_n_4 ),
        .Q(\mOutPtr_reg_n_4_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1_n_4 ),
        .D(\mOutPtr[2]_i_1_n_4 ),
        .Q(\mOutPtr_reg_n_4_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1_n_4 ),
        .D(\mOutPtr[3]_i_2_n_4 ),
        .Q(\mOutPtr_reg_n_4_[3] ),
        .R(SR));
  LUT6 #(
    .INIT(64'h9D9D9D9D62626240)) 
    \raddr[0]_i_1 
       (.I0(pop),
        .I1(push),
        .I2(empty_n_reg_n_4),
        .I3(\raddr_reg_n_4_[2] ),
        .I4(\raddr_reg_n_4_[1] ),
        .I5(\raddr_reg_n_4_[0] ),
        .O(\raddr[0]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hCCCC989866CCCCCC)) 
    \raddr[1]_i_1 
       (.I0(\raddr_reg_n_4_[0] ),
        .I1(\raddr_reg_n_4_[1] ),
        .I2(\raddr_reg_n_4_[2] ),
        .I3(empty_n_reg_n_4),
        .I4(push),
        .I5(pop),
        .O(\raddr[1]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hF0F0E0E078F0F0F0)) 
    \raddr[2]_i_1 
       (.I0(\raddr_reg_n_4_[0] ),
        .I1(\raddr_reg_n_4_[1] ),
        .I2(\raddr_reg_n_4_[2] ),
        .I3(empty_n_reg_n_4),
        .I4(push),
        .I5(pop),
        .O(\raddr[2]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[0]_i_1_n_4 ),
        .Q(\raddr_reg_n_4_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[1]_i_1_n_4 ),
        .Q(\raddr_reg_n_4_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[2]_i_1_n_4 ),
        .Q(\raddr_reg_n_4_[2] ),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "sw_compute_gmem_m_axi_fifo" *) 
module design_2_sw_compute_0_0_sw_compute_gmem_m_axi_fifo_9
   (gmem_ARREADY,
    E,
    Q,
    S,
    \dout_reg[66] ,
    tmp_valid_reg,
    SR,
    ap_clk,
    ap_rst_n,
    push_0,
    tmp_valid_reg_0,
    ARREADY_Dummy,
    \dout_reg[61] );
  output gmem_ARREADY;
  output [0:0]E;
  output [67:0]Q;
  output [3:0]S;
  output [1:0]\dout_reg[66] ;
  output tmp_valid_reg;
  input [0:0]SR;
  input ap_clk;
  input ap_rst_n;
  input push_0;
  input tmp_valid_reg_0;
  input ARREADY_Dummy;
  input [61:0]\dout_reg[61] ;

  wire ARREADY_Dummy;
  wire [0:0]E;
  wire [67:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire [61:0]\dout_reg[61] ;
  wire [1:0]\dout_reg[66] ;
  wire dout_vld_i_1__3_n_4;
  wire empty_n_i_1_n_4;
  wire empty_n_i_2__3_n_4;
  wire empty_n_reg_n_4;
  wire full_n_i_1__3_n_4;
  wire full_n_i_2__3_n_4;
  wire gmem_ARREADY;
  wire \mOutPtr[0]_i_1__3_n_4 ;
  wire \mOutPtr[1]_i_1__4_n_4 ;
  wire \mOutPtr[2]_i_1__4_n_4 ;
  wire \mOutPtr[3]_i_1__4_n_4 ;
  wire \mOutPtr[3]_i_2__1_n_4 ;
  wire \mOutPtr_reg_n_4_[0] ;
  wire \mOutPtr_reg_n_4_[1] ;
  wire \mOutPtr_reg_n_4_[2] ;
  wire \mOutPtr_reg_n_4_[3] ;
  wire pop;
  wire push_0;
  wire \raddr[0]_i_1_n_4 ;
  wire \raddr[1]_i_1_n_4 ;
  wire \raddr[2]_i_1_n_4 ;
  wire \raddr_reg_n_4_[0] ;
  wire \raddr_reg_n_4_[1] ;
  wire \raddr_reg_n_4_[2] ;
  wire rreq_valid;
  wire tmp_valid_reg;
  wire tmp_valid_reg_0;

  design_2_sw_compute_0_0_sw_compute_gmem_m_axi_srl_10 U_fifo_srl
       (.ARREADY_Dummy(ARREADY_Dummy),
        .Q(Q),
        .S(S),
        .SR(SR),
        .ap_clk(ap_clk),
        .\dout_reg[0]_0 (empty_n_reg_n_4),
        .\dout_reg[61]_0 (\dout_reg[61] ),
        .\dout_reg[66]_0 (\dout_reg[66] ),
        .\dout_reg[70]_0 (\raddr_reg_n_4_[0] ),
        .\dout_reg[70]_1 (\raddr_reg_n_4_[1] ),
        .pop(pop),
        .push_0(push_0),
        .rreq_valid(rreq_valid),
        .tmp_valid_reg(tmp_valid_reg),
        .tmp_valid_reg_0(tmp_valid_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT4 #(
    .INIT(16'hAEAA)) 
    dout_vld_i_1__3
       (.I0(empty_n_reg_n_4),
        .I1(rreq_valid),
        .I2(ARREADY_Dummy),
        .I3(tmp_valid_reg_0),
        .O(dout_vld_i_1__3_n_4));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__3_n_4),
        .Q(rreq_valid),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFBFF00FFFB00)) 
    empty_n_i_1
       (.I0(\mOutPtr_reg_n_4_[1] ),
        .I1(\mOutPtr_reg_n_4_[0] ),
        .I2(empty_n_i_2__3_n_4),
        .I3(pop),
        .I4(push_0),
        .I5(empty_n_reg_n_4),
        .O(empty_n_i_1_n_4));
  LUT2 #(
    .INIT(4'hE)) 
    empty_n_i_2__3
       (.I0(\mOutPtr_reg_n_4_[3] ),
        .I1(\mOutPtr_reg_n_4_[2] ),
        .O(empty_n_i_2__3_n_4));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_4),
        .Q(empty_n_reg_n_4),
        .R(SR));
  LUT6 #(
    .INIT(64'hFF55FFFFFDFDFF55)) 
    full_n_i_1__3
       (.I0(ap_rst_n),
        .I1(empty_n_i_2__3_n_4),
        .I2(full_n_i_2__3_n_4),
        .I3(gmem_ARREADY),
        .I4(push_0),
        .I5(pop),
        .O(full_n_i_1__3_n_4));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT2 #(
    .INIT(4'h7)) 
    full_n_i_2__3
       (.I0(\mOutPtr_reg_n_4_[0] ),
        .I1(\mOutPtr_reg_n_4_[1] ),
        .O(full_n_i_2__3_n_4));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__3_n_4),
        .Q(gmem_ARREADY),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__3 
       (.I0(\mOutPtr_reg_n_4_[0] ),
        .O(\mOutPtr[0]_i_1__3_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT4 #(
    .INIT(16'hB44B)) 
    \mOutPtr[1]_i_1__4 
       (.I0(pop),
        .I1(push_0),
        .I2(\mOutPtr_reg_n_4_[0] ),
        .I3(\mOutPtr_reg_n_4_[1] ),
        .O(\mOutPtr[1]_i_1__4_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT5 #(
    .INIT(32'hE7EE1811)) 
    \mOutPtr[2]_i_1__4 
       (.I0(\mOutPtr_reg_n_4_[1] ),
        .I1(\mOutPtr_reg_n_4_[0] ),
        .I2(pop),
        .I3(push_0),
        .I4(\mOutPtr_reg_n_4_[2] ),
        .O(\mOutPtr[2]_i_1__4_n_4 ));
  LUT5 #(
    .INIT(32'h5955AAAA)) 
    \mOutPtr[3]_i_1__4 
       (.I0(push_0),
        .I1(tmp_valid_reg_0),
        .I2(ARREADY_Dummy),
        .I3(rreq_valid),
        .I4(empty_n_reg_n_4),
        .O(\mOutPtr[3]_i_1__4_n_4 ));
  LUT6 #(
    .INIT(64'hFE7FFEFE01800101)) 
    \mOutPtr[3]_i_2__1 
       (.I0(\mOutPtr_reg_n_4_[2] ),
        .I1(\mOutPtr_reg_n_4_[0] ),
        .I2(\mOutPtr_reg_n_4_[1] ),
        .I3(pop),
        .I4(push_0),
        .I5(\mOutPtr_reg_n_4_[3] ),
        .O(\mOutPtr[3]_i_2__1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__4_n_4 ),
        .D(\mOutPtr[0]_i_1__3_n_4 ),
        .Q(\mOutPtr_reg_n_4_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__4_n_4 ),
        .D(\mOutPtr[1]_i_1__4_n_4 ),
        .Q(\mOutPtr_reg_n_4_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__4_n_4 ),
        .D(\mOutPtr[2]_i_1__4_n_4 ),
        .Q(\mOutPtr_reg_n_4_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__4_n_4 ),
        .D(\mOutPtr[3]_i_2__1_n_4 ),
        .Q(\mOutPtr_reg_n_4_[3] ),
        .R(SR));
  LUT6 #(
    .INIT(64'h9D9D9D9D62626240)) 
    \raddr[0]_i_1 
       (.I0(pop),
        .I1(push_0),
        .I2(empty_n_reg_n_4),
        .I3(\raddr_reg_n_4_[2] ),
        .I4(\raddr_reg_n_4_[1] ),
        .I5(\raddr_reg_n_4_[0] ),
        .O(\raddr[0]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hCCCC989866CCCCCC)) 
    \raddr[1]_i_1 
       (.I0(\raddr_reg_n_4_[0] ),
        .I1(\raddr_reg_n_4_[1] ),
        .I2(\raddr_reg_n_4_[2] ),
        .I3(empty_n_reg_n_4),
        .I4(push_0),
        .I5(pop),
        .O(\raddr[1]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hF0F0E0E078F0F0F0)) 
    \raddr[2]_i_1 
       (.I0(\raddr_reg_n_4_[0] ),
        .I1(\raddr_reg_n_4_[1] ),
        .I2(\raddr_reg_n_4_[2] ),
        .I3(empty_n_reg_n_4),
        .I4(push_0),
        .I5(pop),
        .O(\raddr[2]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[0]_i_1_n_4 ),
        .Q(\raddr_reg_n_4_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[1]_i_1_n_4 ),
        .Q(\raddr_reg_n_4_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[2]_i_1_n_4 ),
        .Q(\raddr_reg_n_4_[2] ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT3 #(
    .INIT(8'hD0)) 
    \tmp_addr[63]_i_1__0 
       (.I0(tmp_valid_reg_0),
        .I1(ARREADY_Dummy),
        .I2(rreq_valid),
        .O(E));
endmodule

(* ORIG_REF_NAME = "sw_compute_gmem_m_axi_fifo" *) 
module design_2_sw_compute_0_0_sw_compute_gmem_m_axi_fifo__parameterized0
   (WVALID_Dummy,
    full_n_reg_0,
    empty_n_reg_0,
    dout,
    SR,
    dout_vld_reg_0,
    ap_clk,
    ap_rst_n,
    pop,
    mem_reg,
    Q,
    mem_reg_0,
    mem_reg_1,
    mem_reg_2,
    mem_reg_3);
  output WVALID_Dummy;
  output full_n_reg_0;
  output empty_n_reg_0;
  output [35:0]dout;
  input [0:0]SR;
  input dout_vld_reg_0;
  input ap_clk;
  input ap_rst_n;
  input pop;
  input mem_reg;
  input [1:0]Q;
  input mem_reg_0;
  input mem_reg_1;
  input mem_reg_2;
  input [31:0]mem_reg_3;

  wire [1:0]Q;
  wire [0:0]SR;
  wire WVALID_Dummy;
  wire ap_clk;
  wire ap_rst_n;
  wire [35:0]dout;
  wire dout_vld_reg_0;
  wire empty_n_i_1_n_4;
  wire empty_n_i_2__0_n_4;
  wire empty_n_reg_0;
  wire full_n_i_1__0_n_4;
  wire full_n_i_2__1_n_4;
  wire full_n_reg_0;
  wire mOutPtr18_out;
  wire \mOutPtr[0]_i_1__0_n_4 ;
  wire \mOutPtr[1]_i_1__2_n_4 ;
  wire \mOutPtr[2]_i_1__2_n_4 ;
  wire \mOutPtr[3]_i_1__2_n_4 ;
  wire \mOutPtr[4]_i_1__1_n_4 ;
  wire \mOutPtr[4]_i_2__1_n_4 ;
  wire \mOutPtr_reg_n_4_[0] ;
  wire \mOutPtr_reg_n_4_[1] ;
  wire \mOutPtr_reg_n_4_[2] ;
  wire \mOutPtr_reg_n_4_[3] ;
  wire \mOutPtr_reg_n_4_[4] ;
  wire mem_reg;
  wire mem_reg_0;
  wire mem_reg_1;
  wire mem_reg_2;
  wire [31:0]mem_reg_3;
  wire pop;
  wire push;
  wire [3:0]raddr;
  wire [3:0]rnext;
  wire \waddr[0]_i_1__0_n_4 ;
  wire \waddr[1]_i_1_n_4 ;
  wire \waddr[2]_i_1_n_4 ;
  wire \waddr[3]_i_1_n_4 ;
  wire \waddr_reg_n_4_[0] ;
  wire \waddr_reg_n_4_[1] ;
  wire \waddr_reg_n_4_[2] ;
  wire \waddr_reg_n_4_[3] ;

  design_2_sw_compute_0_0_sw_compute_gmem_m_axi_mem U_fifo_mem
       (.Q(Q),
        .SR(SR),
        .WEBWE(push),
        .ap_clk(ap_clk),
        .dout(dout),
        .mem_reg_0(full_n_reg_0),
        .mem_reg_1(mem_reg),
        .mem_reg_2(mem_reg_0),
        .mem_reg_3(mem_reg_1),
        .mem_reg_4(mem_reg_2),
        .mem_reg_5({\waddr_reg_n_4_[3] ,\waddr_reg_n_4_[2] ,\waddr_reg_n_4_[1] ,\waddr_reg_n_4_[0] }),
        .mem_reg_6(mem_reg_3),
        .pop(pop),
        .raddr(raddr),
        .rnext(rnext));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_reg_0),
        .Q(WVALID_Dummy),
        .R(SR));
  LUT4 #(
    .INIT(16'hFB38)) 
    empty_n_i_1
       (.I0(empty_n_i_2__0_n_4),
        .I1(pop),
        .I2(push),
        .I3(empty_n_reg_0),
        .O(empty_n_i_1_n_4));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    empty_n_i_2__0
       (.I0(\mOutPtr_reg_n_4_[4] ),
        .I1(\mOutPtr_reg_n_4_[1] ),
        .I2(\mOutPtr_reg_n_4_[0] ),
        .I3(\mOutPtr_reg_n_4_[2] ),
        .I4(\mOutPtr_reg_n_4_[3] ),
        .O(empty_n_i_2__0_n_4));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_4),
        .Q(empty_n_reg_0),
        .R(SR));
  LUT5 #(
    .INIT(32'hF5FFDDF5)) 
    full_n_i_1__0
       (.I0(ap_rst_n),
        .I1(full_n_i_2__1_n_4),
        .I2(full_n_reg_0),
        .I3(push),
        .I4(pop),
        .O(full_n_i_1__0_n_4));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT5 #(
    .INIT(32'hFFFFBFFF)) 
    full_n_i_2__1
       (.I0(\mOutPtr_reg_n_4_[0] ),
        .I1(\mOutPtr_reg_n_4_[1] ),
        .I2(\mOutPtr_reg_n_4_[2] ),
        .I3(\mOutPtr_reg_n_4_[3] ),
        .I4(\mOutPtr_reg_n_4_[4] ),
        .O(full_n_i_2__1_n_4));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__0_n_4),
        .Q(full_n_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__0 
       (.I0(\mOutPtr_reg_n_4_[0] ),
        .O(\mOutPtr[0]_i_1__0_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__2 
       (.I0(mOutPtr18_out),
        .I1(\mOutPtr_reg_n_4_[1] ),
        .I2(\mOutPtr_reg_n_4_[0] ),
        .O(\mOutPtr[1]_i_1__2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT4 #(
    .INIT(16'h7E81)) 
    \mOutPtr[2]_i_1__2 
       (.I0(\mOutPtr_reg_n_4_[0] ),
        .I1(\mOutPtr_reg_n_4_[1] ),
        .I2(mOutPtr18_out),
        .I3(\mOutPtr_reg_n_4_[2] ),
        .O(\mOutPtr[2]_i_1__2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT5 #(
    .INIT(32'h7FFE8001)) 
    \mOutPtr[3]_i_1__2 
       (.I0(\mOutPtr_reg_n_4_[1] ),
        .I1(\mOutPtr_reg_n_4_[0] ),
        .I2(\mOutPtr_reg_n_4_[2] ),
        .I3(mOutPtr18_out),
        .I4(\mOutPtr_reg_n_4_[3] ),
        .O(\mOutPtr[3]_i_1__2_n_4 ));
  LUT5 #(
    .INIT(32'h777F8880)) 
    \mOutPtr[4]_i_1__1 
       (.I0(full_n_reg_0),
        .I1(mem_reg),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(pop),
        .O(\mOutPtr[4]_i_1__1_n_4 ));
  LUT6 #(
    .INIT(64'h7FFFFFFE80000001)) 
    \mOutPtr[4]_i_2__1 
       (.I0(\mOutPtr_reg_n_4_[3] ),
        .I1(\mOutPtr_reg_n_4_[1] ),
        .I2(\mOutPtr_reg_n_4_[0] ),
        .I3(\mOutPtr_reg_n_4_[2] ),
        .I4(mOutPtr18_out),
        .I5(\mOutPtr_reg_n_4_[4] ),
        .O(\mOutPtr[4]_i_2__1_n_4 ));
  LUT5 #(
    .INIT(32'h0000E000)) 
    \mOutPtr[4]_i_3__1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(mem_reg),
        .I3(full_n_reg_0),
        .I4(pop),
        .O(mOutPtr18_out));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__1_n_4 ),
        .D(\mOutPtr[0]_i_1__0_n_4 ),
        .Q(\mOutPtr_reg_n_4_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__1_n_4 ),
        .D(\mOutPtr[1]_i_1__2_n_4 ),
        .Q(\mOutPtr_reg_n_4_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__1_n_4 ),
        .D(\mOutPtr[2]_i_1__2_n_4 ),
        .Q(\mOutPtr_reg_n_4_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__1_n_4 ),
        .D(\mOutPtr[3]_i_1__2_n_4 ),
        .Q(\mOutPtr_reg_n_4_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__1_n_4 ),
        .D(\mOutPtr[4]_i_2__1_n_4 ),
        .Q(\mOutPtr_reg_n_4_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[0]),
        .Q(raddr[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[1]),
        .Q(raddr[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[2]),
        .Q(raddr[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[3]),
        .Q(raddr[3]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT4 #(
    .INIT(16'h007F)) 
    \waddr[0]_i_1__0 
       (.I0(\waddr_reg_n_4_[1] ),
        .I1(\waddr_reg_n_4_[3] ),
        .I2(\waddr_reg_n_4_[2] ),
        .I3(\waddr_reg_n_4_[0] ),
        .O(\waddr[0]_i_1__0_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT4 #(
    .INIT(16'h552A)) 
    \waddr[1]_i_1 
       (.I0(\waddr_reg_n_4_[1] ),
        .I1(\waddr_reg_n_4_[3] ),
        .I2(\waddr_reg_n_4_[2] ),
        .I3(\waddr_reg_n_4_[0] ),
        .O(\waddr[1]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT4 #(
    .INIT(16'h5A70)) 
    \waddr[2]_i_1 
       (.I0(\waddr_reg_n_4_[1] ),
        .I1(\waddr_reg_n_4_[3] ),
        .I2(\waddr_reg_n_4_[2] ),
        .I3(\waddr_reg_n_4_[0] ),
        .O(\waddr[2]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT4 #(
    .INIT(16'h6C4C)) 
    \waddr[3]_i_1 
       (.I0(\waddr_reg_n_4_[1] ),
        .I1(\waddr_reg_n_4_[3] ),
        .I2(\waddr_reg_n_4_[2] ),
        .I3(\waddr_reg_n_4_[0] ),
        .O(\waddr[3]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[0]_i_1__0_n_4 ),
        .Q(\waddr_reg_n_4_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[1]_i_1_n_4 ),
        .Q(\waddr_reg_n_4_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[2]_i_1_n_4 ),
        .Q(\waddr_reg_n_4_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[3]_i_1_n_4 ),
        .Q(\waddr_reg_n_4_[3] ),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "sw_compute_gmem_m_axi_fifo" *) 
module design_2_sw_compute_0_0_sw_compute_gmem_m_axi_fifo__parameterized1
   (\dout_reg[0] ,
    wrsp_ready,
    E,
    p_12_in,
    push__0,
    resp_ready__1,
    push,
    valid_length,
    ap_clk,
    SR,
    ap_rst_n,
    AWREADY_Dummy,
    \mOutPtr_reg[0]_0 ,
    wreq_valid,
    last_resp,
    dout_vld_reg_0,
    dout_vld_reg_1,
    pop,
    need_wrsp);
  output \dout_reg[0] ;
  output wrsp_ready;
  output [0:0]E;
  output p_12_in;
  output push__0;
  output resp_ready__1;
  input push;
  input valid_length;
  input ap_clk;
  input [0:0]SR;
  input ap_rst_n;
  input AWREADY_Dummy;
  input \mOutPtr_reg[0]_0 ;
  input wreq_valid;
  input last_resp;
  input [0:0]dout_vld_reg_0;
  input dout_vld_reg_1;
  input pop;
  input need_wrsp;

  wire AWREADY_Dummy;
  wire [0:0]E;
  wire [0:0]SR;
  wire U_fifo_srl_n_10;
  wire U_fifo_srl_n_11;
  wire U_fifo_srl_n_12;
  wire U_fifo_srl_n_13;
  wire U_fifo_srl_n_14;
  wire U_fifo_srl_n_15;
  wire U_fifo_srl_n_19;
  wire U_fifo_srl_n_6;
  wire U_fifo_srl_n_7;
  wire U_fifo_srl_n_8;
  wire U_fifo_srl_n_9;
  wire ap_clk;
  wire ap_rst_n;
  wire \dout_reg[0] ;
  wire [0:0]dout_vld_reg_0;
  wire dout_vld_reg_1;
  wire empty_n_i_1_n_4;
  wire empty_n_i_2__1_n_4;
  wire empty_n_reg_n_4;
  wire full_n_i_2__2_n_4;
  wire last_resp;
  wire \mOutPtr[0]_i_1__1_n_4 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg_n_4_[0] ;
  wire \mOutPtr_reg_n_4_[1] ;
  wire \mOutPtr_reg_n_4_[2] ;
  wire \mOutPtr_reg_n_4_[3] ;
  wire \mOutPtr_reg_n_4_[4] ;
  wire need_wrsp;
  wire p_12_in;
  wire pop;
  wire pop_1;
  wire push;
  wire push__0;
  wire \raddr[0]_i_1_n_4 ;
  wire [3:0]raddr_reg;
  wire resp_ready__1;
  wire valid_length;
  wire wreq_valid;
  wire wrsp_ready;
  wire wrsp_valid;

  design_2_sw_compute_0_0_sw_compute_gmem_m_axi_srl__parameterized0 U_fifo_srl
       (.AWREADY_Dummy(AWREADY_Dummy),
        .D({U_fifo_srl_n_9,U_fifo_srl_n_10,U_fifo_srl_n_11}),
        .E(E),
        .Q(raddr_reg),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(U_fifo_srl_n_6),
        .\dout_reg[0]_0 (\dout_reg[0] ),
        .dout_vld_reg(empty_n_reg_n_4),
        .dout_vld_reg_0(dout_vld_reg_0),
        .dout_vld_reg_1(dout_vld_reg_1),
        .empty_n_reg(U_fifo_srl_n_19),
        .full_n_reg(full_n_i_2__2_n_4),
        .last_resp(last_resp),
        .\mOutPtr_reg[0] (wrsp_ready),
        .\mOutPtr_reg[0]_0 (\mOutPtr_reg[0]_0 ),
        .\mOutPtr_reg[3] ({U_fifo_srl_n_12,U_fifo_srl_n_13,U_fifo_srl_n_14,U_fifo_srl_n_15}),
        .\mOutPtr_reg[4] ({\mOutPtr_reg_n_4_[4] ,\mOutPtr_reg_n_4_[3] ,\mOutPtr_reg_n_4_[2] ,\mOutPtr_reg_n_4_[1] ,\mOutPtr_reg_n_4_[0] }),
        .need_wrsp(need_wrsp),
        .p_12_in(p_12_in),
        .pop(pop),
        .pop_1(pop_1),
        .push(push),
        .push__0(push__0),
        .\raddr_reg[0] (U_fifo_srl_n_8),
        .resp_ready__1(resp_ready__1),
        .s_ready_t_reg(U_fifo_srl_n_7),
        .valid_length(valid_length),
        .wreq_valid(wreq_valid),
        .wrsp_valid(wrsp_valid));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_fifo_srl_n_19),
        .Q(wrsp_valid),
        .R(SR));
  LUT5 #(
    .INIT(32'hFBBB3888)) 
    empty_n_i_1
       (.I0(empty_n_i_2__1_n_4),
        .I1(pop_1),
        .I2(wrsp_ready),
        .I3(E),
        .I4(empty_n_reg_n_4),
        .O(empty_n_i_1_n_4));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    empty_n_i_2__1
       (.I0(\mOutPtr_reg_n_4_[4] ),
        .I1(\mOutPtr_reg_n_4_[1] ),
        .I2(\mOutPtr_reg_n_4_[0] ),
        .I3(\mOutPtr_reg_n_4_[2] ),
        .I4(\mOutPtr_reg_n_4_[3] ),
        .O(empty_n_i_2__1_n_4));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_4),
        .Q(empty_n_reg_n_4),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT5 #(
    .INIT(32'hFFFFBFFF)) 
    full_n_i_2__2
       (.I0(\mOutPtr_reg_n_4_[0] ),
        .I1(\mOutPtr_reg_n_4_[1] ),
        .I2(\mOutPtr_reg_n_4_[2] ),
        .I3(\mOutPtr_reg_n_4_[3] ),
        .I4(\mOutPtr_reg_n_4_[4] ),
        .O(full_n_i_2__2_n_4));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_fifo_srl_n_6),
        .Q(wrsp_ready),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__1 
       (.I0(\mOutPtr_reg_n_4_[0] ),
        .O(\mOutPtr[0]_i_1__1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_7),
        .D(\mOutPtr[0]_i_1__1_n_4 ),
        .Q(\mOutPtr_reg_n_4_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_7),
        .D(U_fifo_srl_n_15),
        .Q(\mOutPtr_reg_n_4_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_7),
        .D(U_fifo_srl_n_14),
        .Q(\mOutPtr_reg_n_4_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_7),
        .D(U_fifo_srl_n_13),
        .Q(\mOutPtr_reg_n_4_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_7),
        .D(U_fifo_srl_n_12),
        .Q(\mOutPtr_reg_n_4_[4] ),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \raddr[0]_i_1 
       (.I0(raddr_reg[0]),
        .O(\raddr[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_8),
        .D(\raddr[0]_i_1_n_4 ),
        .Q(raddr_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_8),
        .D(U_fifo_srl_n_11),
        .Q(raddr_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_8),
        .D(U_fifo_srl_n_10),
        .Q(raddr_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_8),
        .D(U_fifo_srl_n_9),
        .Q(raddr_reg[3]),
        .R(SR));
  LUT4 #(
    .INIT(16'h8808)) 
    \tmp_addr[63]_i_1 
       (.I0(wrsp_ready),
        .I1(wreq_valid),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(AWREADY_Dummy),
        .O(E));
endmodule

(* ORIG_REF_NAME = "sw_compute_gmem_m_axi_fifo" *) 
module design_2_sw_compute_0_0_sw_compute_gmem_m_axi_fifo__parameterized1_11
   (last_resp,
    dout_vld_reg_0,
    fifo_resp_ready,
    \could_multi_bursts.AWVALID_Dummy_reg ,
    sel,
    ap_clk,
    SR,
    ap_rst_n,
    \could_multi_bursts.next_loop ,
    resp_ready__1,
    Q,
    wrsp_type,
    ursp_ready,
    \could_multi_bursts.AWVALID_Dummy_reg_0 ,
    \could_multi_bursts.AWVALID_Dummy_reg_1 ,
    fifo_burst_ready,
    AWREADY_Dummy_0,
    \dout_reg[0] ,
    \dout_reg[0]_0 ,
    \dout_reg[0]_1 );
  output last_resp;
  output dout_vld_reg_0;
  output fifo_resp_ready;
  output \could_multi_bursts.AWVALID_Dummy_reg ;
  input sel;
  input ap_clk;
  input [0:0]SR;
  input ap_rst_n;
  input \could_multi_bursts.next_loop ;
  input resp_ready__1;
  input [0:0]Q;
  input wrsp_type;
  input ursp_ready;
  input \could_multi_bursts.AWVALID_Dummy_reg_0 ;
  input \could_multi_bursts.AWVALID_Dummy_reg_1 ;
  input fifo_burst_ready;
  input AWREADY_Dummy_0;
  input \dout_reg[0] ;
  input \dout_reg[0]_0 ;
  input \dout_reg[0]_1 ;

  wire AWREADY_Dummy_0;
  wire [0:0]Q;
  wire [0:0]SR;
  wire U_fifo_srl_n_6;
  wire U_fifo_srl_n_7;
  wire ap_clk;
  wire ap_rst_n;
  wire \could_multi_bursts.AWVALID_Dummy_reg ;
  wire \could_multi_bursts.AWVALID_Dummy_reg_0 ;
  wire \could_multi_bursts.AWVALID_Dummy_reg_1 ;
  wire \could_multi_bursts.next_loop ;
  wire \dout_reg[0] ;
  wire \dout_reg[0]_0 ;
  wire \dout_reg[0]_1 ;
  wire dout_vld_reg_0;
  wire empty_n_i_1_n_4;
  wire empty_n_i_2__8_n_4;
  wire empty_n_reg_n_4;
  wire fifo_burst_ready;
  wire fifo_resp_ready;
  wire full_n_i_2__8_n_4;
  wire last_resp;
  wire \mOutPtr[0]_i_1__8_n_4 ;
  wire \mOutPtr[1]_i_1__7_n_4 ;
  wire \mOutPtr[2]_i_1__7_n_4 ;
  wire \mOutPtr[3]_i_1__7_n_4 ;
  wire \mOutPtr[4]_i_1__4_n_4 ;
  wire \mOutPtr[4]_i_2__3_n_4 ;
  wire \mOutPtr_reg_n_4_[0] ;
  wire \mOutPtr_reg_n_4_[1] ;
  wire \mOutPtr_reg_n_4_[2] ;
  wire \mOutPtr_reg_n_4_[3] ;
  wire \mOutPtr_reg_n_4_[4] ;
  wire p_12_in;
  wire p_8_in;
  wire pop;
  wire raddr113_out;
  wire \raddr[0]_i_1__3_n_4 ;
  wire \raddr[1]_i_1__2_n_4 ;
  wire \raddr[2]_i_1__2_n_4 ;
  wire \raddr[3]_i_1__2_n_4 ;
  wire \raddr[3]_i_2__2_n_4 ;
  wire [3:0]raddr_reg;
  wire resp_ready__1;
  wire sel;
  wire ursp_ready;
  wire wrsp_type;

  design_2_sw_compute_0_0_sw_compute_gmem_m_axi_srl__parameterized0_12 U_fifo_srl
       (.Q(raddr_reg),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(U_fifo_srl_n_6),
        .\could_multi_bursts.next_loop (\could_multi_bursts.next_loop ),
        .\dout_reg[0]_0 (\dout_reg[0] ),
        .\dout_reg[0]_1 (\dout_reg[0]_0 ),
        .\dout_reg[0]_2 (\dout_reg[0]_1 ),
        .dout_vld_reg(Q),
        .dout_vld_reg_0(dout_vld_reg_0),
        .dout_vld_reg_1(empty_n_reg_n_4),
        .empty_n_reg(U_fifo_srl_n_7),
        .full_n_reg(full_n_i_2__8_n_4),
        .full_n_reg_0(fifo_resp_ready),
        .last_resp(last_resp),
        .pop(pop),
        .sel(sel),
        .ursp_ready(ursp_ready),
        .wrsp_type(wrsp_type));
  LUT5 #(
    .INIT(32'hC000EAAA)) 
    \could_multi_bursts.AWVALID_Dummy_i_1 
       (.I0(\could_multi_bursts.AWVALID_Dummy_reg_0 ),
        .I1(\could_multi_bursts.AWVALID_Dummy_reg_1 ),
        .I2(fifo_resp_ready),
        .I3(fifo_burst_ready),
        .I4(AWREADY_Dummy_0),
        .O(\could_multi_bursts.AWVALID_Dummy_reg ));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_fifo_srl_n_7),
        .Q(dout_vld_reg_0),
        .R(SR));
  LUT5 #(
    .INIT(32'hFBBB3888)) 
    empty_n_i_1
       (.I0(empty_n_i_2__8_n_4),
        .I1(pop),
        .I2(fifo_resp_ready),
        .I3(\could_multi_bursts.next_loop ),
        .I4(empty_n_reg_n_4),
        .O(empty_n_i_1_n_4));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    empty_n_i_2__8
       (.I0(\mOutPtr_reg_n_4_[4] ),
        .I1(\mOutPtr_reg_n_4_[1] ),
        .I2(\mOutPtr_reg_n_4_[0] ),
        .I3(\mOutPtr_reg_n_4_[2] ),
        .I4(\mOutPtr_reg_n_4_[3] ),
        .O(empty_n_i_2__8_n_4));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_4),
        .Q(empty_n_reg_n_4),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT5 #(
    .INIT(32'hFFFFBFFF)) 
    full_n_i_2__8
       (.I0(\mOutPtr_reg_n_4_[0] ),
        .I1(\mOutPtr_reg_n_4_[1] ),
        .I2(\mOutPtr_reg_n_4_[2] ),
        .I3(\mOutPtr_reg_n_4_[3] ),
        .I4(\mOutPtr_reg_n_4_[4] ),
        .O(full_n_i_2__8_n_4));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_fifo_srl_n_6),
        .Q(fifo_resp_ready),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__8 
       (.I0(\mOutPtr_reg_n_4_[0] ),
        .O(\mOutPtr[0]_i_1__8_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__7 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg_n_4_[1] ),
        .I2(\mOutPtr_reg_n_4_[0] ),
        .O(\mOutPtr[1]_i_1__7_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT4 #(
    .INIT(16'h7E81)) 
    \mOutPtr[2]_i_1__7 
       (.I0(\mOutPtr_reg_n_4_[0] ),
        .I1(\mOutPtr_reg_n_4_[1] ),
        .I2(p_12_in),
        .I3(\mOutPtr_reg_n_4_[2] ),
        .O(\mOutPtr[2]_i_1__7_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT5 #(
    .INIT(32'h7FFE8001)) 
    \mOutPtr[3]_i_1__7 
       (.I0(\mOutPtr_reg_n_4_[1] ),
        .I1(\mOutPtr_reg_n_4_[0] ),
        .I2(\mOutPtr_reg_n_4_[2] ),
        .I3(p_12_in),
        .I4(\mOutPtr_reg_n_4_[3] ),
        .O(\mOutPtr[3]_i_1__7_n_4 ));
  LUT6 #(
    .INIT(64'h7888777788888888)) 
    \mOutPtr[4]_i_1__4 
       (.I0(fifo_resp_ready),
        .I1(\could_multi_bursts.next_loop ),
        .I2(resp_ready__1),
        .I3(Q),
        .I4(dout_vld_reg_0),
        .I5(empty_n_reg_n_4),
        .O(\mOutPtr[4]_i_1__4_n_4 ));
  LUT6 #(
    .INIT(64'h7FFFFFFE80000001)) 
    \mOutPtr[4]_i_2__3 
       (.I0(\mOutPtr_reg_n_4_[3] ),
        .I1(\mOutPtr_reg_n_4_[1] ),
        .I2(\mOutPtr_reg_n_4_[0] ),
        .I3(\mOutPtr_reg_n_4_[2] ),
        .I4(p_12_in),
        .I5(\mOutPtr_reg_n_4_[4] ),
        .O(\mOutPtr[4]_i_2__3_n_4 ));
  LUT6 #(
    .INIT(64'h0808880888088808)) 
    \mOutPtr[4]_i_3__3 
       (.I0(\could_multi_bursts.next_loop ),
        .I1(fifo_resp_ready),
        .I2(empty_n_reg_n_4),
        .I3(dout_vld_reg_0),
        .I4(Q),
        .I5(resp_ready__1),
        .O(p_12_in));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__4_n_4 ),
        .D(\mOutPtr[0]_i_1__8_n_4 ),
        .Q(\mOutPtr_reg_n_4_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__4_n_4 ),
        .D(\mOutPtr[1]_i_1__7_n_4 ),
        .Q(\mOutPtr_reg_n_4_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__4_n_4 ),
        .D(\mOutPtr[2]_i_1__7_n_4 ),
        .Q(\mOutPtr_reg_n_4_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__4_n_4 ),
        .D(\mOutPtr[3]_i_1__7_n_4 ),
        .Q(\mOutPtr_reg_n_4_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__4_n_4 ),
        .D(\mOutPtr[4]_i_2__3_n_4 ),
        .Q(\mOutPtr_reg_n_4_[4] ),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \raddr[0]_i_1__3 
       (.I0(raddr_reg[0]),
        .O(\raddr[0]_i_1__3_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT4 #(
    .INIT(16'h6A95)) 
    \raddr[1]_i_1__2 
       (.I0(raddr_reg[0]),
        .I1(empty_n_reg_n_4),
        .I2(p_12_in),
        .I3(raddr_reg[1]),
        .O(\raddr[1]_i_1__2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT5 #(
    .INIT(32'h7F80F807)) 
    \raddr[2]_i_1__2 
       (.I0(p_12_in),
        .I1(empty_n_reg_n_4),
        .I2(raddr_reg[0]),
        .I3(raddr_reg[2]),
        .I4(raddr_reg[1]),
        .O(\raddr[2]_i_1__2_n_4 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFE0000)) 
    \raddr[3]_i_1__2 
       (.I0(raddr_reg[0]),
        .I1(raddr_reg[1]),
        .I2(raddr_reg[3]),
        .I3(raddr_reg[2]),
        .I4(p_8_in),
        .I5(raddr113_out),
        .O(\raddr[3]_i_1__2_n_4 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFEA0015)) 
    \raddr[3]_i_2__2 
       (.I0(raddr_reg[1]),
        .I1(p_12_in),
        .I2(empty_n_reg_n_4),
        .I3(raddr_reg[0]),
        .I4(raddr_reg[3]),
        .I5(raddr_reg[2]),
        .O(\raddr[3]_i_2__2_n_4 ));
  LUT6 #(
    .INIT(64'h0000A222A222A222)) 
    \raddr[3]_i_3__1 
       (.I0(empty_n_reg_n_4),
        .I1(dout_vld_reg_0),
        .I2(Q),
        .I3(resp_ready__1),
        .I4(\could_multi_bursts.next_loop ),
        .I5(fifo_resp_ready),
        .O(p_8_in));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \raddr[3]_i_4__1 
       (.I0(p_12_in),
        .I1(empty_n_reg_n_4),
        .O(raddr113_out));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__2_n_4 ),
        .D(\raddr[0]_i_1__3_n_4 ),
        .Q(raddr_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__2_n_4 ),
        .D(\raddr[1]_i_1__2_n_4 ),
        .Q(raddr_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__2_n_4 ),
        .D(\raddr[2]_i_1__2_n_4 ),
        .Q(raddr_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__2_n_4 ),
        .D(\raddr[3]_i_2__2_n_4 ),
        .Q(raddr_reg[3]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "sw_compute_gmem_m_axi_fifo" *) 
module design_2_sw_compute_0_0_sw_compute_gmem_m_axi_fifo__parameterized1_13
   (burst_valid,
    empty_n_reg_0,
    \could_multi_bursts.last_loop__10 ,
    \sect_len_buf_reg[8] ,
    \sect_len_buf_reg[5] ,
    din,
    ap_clk,
    SR,
    pop,
    ap_rst_n,
    p_13_in,
    push,
    Q,
    \dout_reg[0] ,
    \sect_len_buf_reg[9] ,
    \sect_len_buf_reg[9]_0 ,
    m_axi_gmem_ARREADY,
    \dout_reg[0]_0 ,
    \dout_reg[0]_1 ,
    fifo_rctl_ready,
    dout_vld_reg_0,
    RREADY_Dummy);
  output burst_valid;
  output empty_n_reg_0;
  output \could_multi_bursts.last_loop__10 ;
  output \sect_len_buf_reg[8] ;
  output \sect_len_buf_reg[5] ;
  output [0:0]din;
  input ap_clk;
  input [0:0]SR;
  input pop;
  input ap_rst_n;
  input p_13_in;
  input push;
  input [0:0]Q;
  input \dout_reg[0] ;
  input [5:0]\sect_len_buf_reg[9] ;
  input [5:0]\sect_len_buf_reg[9]_0 ;
  input m_axi_gmem_ARREADY;
  input \dout_reg[0]_0 ;
  input \dout_reg[0]_1 ;
  input fifo_rctl_ready;
  input [0:0]dout_vld_reg_0;
  input RREADY_Dummy;

  wire [0:0]Q;
  wire RREADY_Dummy;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire burst_valid;
  wire \could_multi_bursts.last_loop__10 ;
  wire [0:0]din;
  wire \dout_reg[0] ;
  wire \dout_reg[0]_0 ;
  wire \dout_reg[0]_1 ;
  wire dout_vld_i_1__10_n_4;
  wire [0:0]dout_vld_reg_0;
  wire empty_n_i_1__0_n_4;
  wire empty_n_i_2__10_n_4;
  wire empty_n_reg_0;
  wire fifo_rctl_ready;
  wire full_n_i_1__10_n_4;
  wire full_n_i_2__10_n_4;
  wire full_n_reg_n_4;
  wire \mOutPtr[0]_i_1__10_n_4 ;
  wire \mOutPtr[1]_i_1__6_n_4 ;
  wire \mOutPtr[2]_i_1__6_n_4 ;
  wire \mOutPtr[3]_i_1__6_n_4 ;
  wire \mOutPtr[4]_i_1__3_n_4 ;
  wire \mOutPtr[4]_i_2__2_n_4 ;
  wire \mOutPtr_reg_n_4_[0] ;
  wire \mOutPtr_reg_n_4_[1] ;
  wire \mOutPtr_reg_n_4_[2] ;
  wire \mOutPtr_reg_n_4_[3] ;
  wire \mOutPtr_reg_n_4_[4] ;
  wire m_axi_gmem_ARREADY;
  wire p_12_in;
  wire p_13_in;
  wire p_8_in;
  wire pop;
  wire push;
  wire raddr113_out;
  wire \raddr[0]_i_1__4_n_4 ;
  wire \raddr[1]_i_1__1_n_4 ;
  wire \raddr[2]_i_1__1_n_4 ;
  wire \raddr[3]_i_1__1_n_4 ;
  wire \raddr[3]_i_2__1_n_4 ;
  wire [3:0]raddr_reg;
  wire \sect_len_buf_reg[5] ;
  wire \sect_len_buf_reg[8] ;
  wire [5:0]\sect_len_buf_reg[9] ;
  wire [5:0]\sect_len_buf_reg[9]_0 ;

  design_2_sw_compute_0_0_sw_compute_gmem_m_axi_srl__parameterized0_16 U_fifo_srl
       (.Q(raddr_reg),
        .SR(SR),
        .ap_clk(ap_clk),
        .\could_multi_bursts.last_loop__10 (\could_multi_bursts.last_loop__10 ),
        .din(din),
        .\dout_reg[0]_0 (\dout_reg[0] ),
        .\dout_reg[0]_1 (full_n_reg_n_4),
        .\dout_reg[0]_2 (\dout_reg[0]_0 ),
        .\dout_reg[0]_3 (\dout_reg[0]_1 ),
        .fifo_rctl_ready(fifo_rctl_ready),
        .m_axi_gmem_ARREADY(m_axi_gmem_ARREADY),
        .mem_reg(burst_valid),
        .mem_reg_0(Q),
        .pop(pop),
        .\sect_len_buf_reg[5] (\sect_len_buf_reg[5] ),
        .\sect_len_buf_reg[8] (\sect_len_buf_reg[8] ),
        .\sect_len_buf_reg[9] (\sect_len_buf_reg[9] ),
        .\sect_len_buf_reg[9]_0 (\sect_len_buf_reg[9]_0 ));
  LUT5 #(
    .INIT(32'hAEEEEEEE)) 
    dout_vld_i_1__10
       (.I0(empty_n_reg_0),
        .I1(burst_valid),
        .I2(Q),
        .I3(dout_vld_reg_0),
        .I4(RREADY_Dummy),
        .O(dout_vld_i_1__10_n_4));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__10_n_4),
        .Q(burst_valid),
        .R(SR));
  LUT5 #(
    .INIT(32'hFBBB3888)) 
    empty_n_i_1__0
       (.I0(empty_n_i_2__10_n_4),
        .I1(pop),
        .I2(full_n_reg_n_4),
        .I3(p_13_in),
        .I4(empty_n_reg_0),
        .O(empty_n_i_1__0_n_4));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    empty_n_i_2__10
       (.I0(\mOutPtr_reg_n_4_[4] ),
        .I1(\mOutPtr_reg_n_4_[1] ),
        .I2(\mOutPtr_reg_n_4_[0] ),
        .I3(\mOutPtr_reg_n_4_[2] ),
        .I4(\mOutPtr_reg_n_4_[3] ),
        .O(empty_n_i_2__10_n_4));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__0_n_4),
        .Q(empty_n_reg_0),
        .R(SR));
  LUT5 #(
    .INIT(32'hFFFFDF55)) 
    full_n_i_1__10
       (.I0(ap_rst_n),
        .I1(full_n_i_2__10_n_4),
        .I2(p_13_in),
        .I3(full_n_reg_n_4),
        .I4(pop),
        .O(full_n_i_1__10_n_4));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT5 #(
    .INIT(32'hFFFFBFFF)) 
    full_n_i_2__10
       (.I0(\mOutPtr_reg_n_4_[0] ),
        .I1(\mOutPtr_reg_n_4_[1] ),
        .I2(\mOutPtr_reg_n_4_[2] ),
        .I3(\mOutPtr_reg_n_4_[3] ),
        .I4(\mOutPtr_reg_n_4_[4] ),
        .O(full_n_i_2__10_n_4));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__10_n_4),
        .Q(full_n_reg_n_4),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__10 
       (.I0(\mOutPtr_reg_n_4_[0] ),
        .O(\mOutPtr[0]_i_1__10_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__6 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg_n_4_[1] ),
        .I2(\mOutPtr_reg_n_4_[0] ),
        .O(\mOutPtr[1]_i_1__6_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT4 #(
    .INIT(16'h7E81)) 
    \mOutPtr[2]_i_1__6 
       (.I0(\mOutPtr_reg_n_4_[0] ),
        .I1(\mOutPtr_reg_n_4_[1] ),
        .I2(p_12_in),
        .I3(\mOutPtr_reg_n_4_[2] ),
        .O(\mOutPtr[2]_i_1__6_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT5 #(
    .INIT(32'h7FFE8001)) 
    \mOutPtr[3]_i_1__6 
       (.I0(\mOutPtr_reg_n_4_[1] ),
        .I1(\mOutPtr_reg_n_4_[0] ),
        .I2(\mOutPtr_reg_n_4_[2] ),
        .I3(p_12_in),
        .I4(\mOutPtr_reg_n_4_[3] ),
        .O(\mOutPtr[3]_i_1__6_n_4 ));
  LUT6 #(
    .INIT(64'h7888777788888888)) 
    \mOutPtr[4]_i_1__3 
       (.I0(full_n_reg_n_4),
        .I1(p_13_in),
        .I2(push),
        .I3(Q),
        .I4(burst_valid),
        .I5(empty_n_reg_0),
        .O(\mOutPtr[4]_i_1__3_n_4 ));
  LUT6 #(
    .INIT(64'h7FFFFFFE80000001)) 
    \mOutPtr[4]_i_2__2 
       (.I0(\mOutPtr_reg_n_4_[3] ),
        .I1(\mOutPtr_reg_n_4_[1] ),
        .I2(\mOutPtr_reg_n_4_[0] ),
        .I3(\mOutPtr_reg_n_4_[2] ),
        .I4(p_12_in),
        .I5(\mOutPtr_reg_n_4_[4] ),
        .O(\mOutPtr[4]_i_2__2_n_4 ));
  LUT6 #(
    .INIT(64'h0808880888088808)) 
    \mOutPtr[4]_i_3__2 
       (.I0(p_13_in),
        .I1(full_n_reg_n_4),
        .I2(empty_n_reg_0),
        .I3(burst_valid),
        .I4(Q),
        .I5(push),
        .O(p_12_in));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__3_n_4 ),
        .D(\mOutPtr[0]_i_1__10_n_4 ),
        .Q(\mOutPtr_reg_n_4_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__3_n_4 ),
        .D(\mOutPtr[1]_i_1__6_n_4 ),
        .Q(\mOutPtr_reg_n_4_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__3_n_4 ),
        .D(\mOutPtr[2]_i_1__6_n_4 ),
        .Q(\mOutPtr_reg_n_4_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__3_n_4 ),
        .D(\mOutPtr[3]_i_1__6_n_4 ),
        .Q(\mOutPtr_reg_n_4_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__3_n_4 ),
        .D(\mOutPtr[4]_i_2__2_n_4 ),
        .Q(\mOutPtr_reg_n_4_[4] ),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \raddr[0]_i_1__4 
       (.I0(raddr_reg[0]),
        .O(\raddr[0]_i_1__4_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT4 #(
    .INIT(16'h6A95)) 
    \raddr[1]_i_1__1 
       (.I0(raddr_reg[0]),
        .I1(empty_n_reg_0),
        .I2(p_12_in),
        .I3(raddr_reg[1]),
        .O(\raddr[1]_i_1__1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT5 #(
    .INIT(32'h7F80F807)) 
    \raddr[2]_i_1__1 
       (.I0(p_12_in),
        .I1(empty_n_reg_0),
        .I2(raddr_reg[0]),
        .I3(raddr_reg[2]),
        .I4(raddr_reg[1]),
        .O(\raddr[2]_i_1__1_n_4 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFE0000)) 
    \raddr[3]_i_1__1 
       (.I0(raddr_reg[0]),
        .I1(raddr_reg[1]),
        .I2(raddr_reg[3]),
        .I3(raddr_reg[2]),
        .I4(p_8_in),
        .I5(raddr113_out),
        .O(\raddr[3]_i_1__1_n_4 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFEA0015)) 
    \raddr[3]_i_2__1 
       (.I0(raddr_reg[1]),
        .I1(p_12_in),
        .I2(empty_n_reg_0),
        .I3(raddr_reg[0]),
        .I4(raddr_reg[3]),
        .I5(raddr_reg[2]),
        .O(\raddr[3]_i_2__1_n_4 ));
  LUT6 #(
    .INIT(64'h0000A222A222A222)) 
    \raddr[3]_i_3__0 
       (.I0(empty_n_reg_0),
        .I1(burst_valid),
        .I2(Q),
        .I3(push),
        .I4(p_13_in),
        .I5(full_n_reg_n_4),
        .O(p_8_in));
  LUT6 #(
    .INIT(64'h7000000000000000)) 
    \raddr[3]_i_4__0 
       (.I0(push),
        .I1(Q),
        .I2(burst_valid),
        .I3(full_n_reg_n_4),
        .I4(p_13_in),
        .I5(empty_n_reg_0),
        .O(raddr113_out));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__1_n_4 ),
        .D(\raddr[0]_i_1__4_n_4 ),
        .Q(raddr_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__1_n_4 ),
        .D(\raddr[1]_i_1__1_n_4 ),
        .Q(raddr_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__1_n_4 ),
        .D(\raddr[2]_i_1__1_n_4 ),
        .Q(raddr_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__1_n_4 ),
        .D(\raddr[3]_i_2__1_n_4 ),
        .Q(raddr_reg[3]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "sw_compute_gmem_m_axi_fifo" *) 
module design_2_sw_compute_0_0_sw_compute_gmem_m_axi_fifo__parameterized1_14
   (fifo_rctl_ready,
    p_13_in,
    E,
    next_rreq,
    p_14_in,
    \could_multi_bursts.ARVALID_Dummy_reg ,
    rreq_handling_reg,
    m_axi_gmem_ARREADY_0,
    ap_rst_n_0,
    ap_rst_n_1,
    m_axi_gmem_ARREADY_1,
    m_axi_gmem_ARREADY_2,
    m_axi_gmem_ARREADY_3,
    m_axi_gmem_ARREADY_4,
    m_axi_gmem_ARREADY_5,
    SR,
    ap_clk,
    ap_rst_n,
    CO,
    rreq_handling_reg_0,
    Q,
    \sect_len_buf_reg[9] ,
    \sect_len_buf_reg[9]_0 ,
    \could_multi_bursts.ARVALID_Dummy_reg_0 ,
    RBURST_READY_Dummy,
    \could_multi_bursts.ARVALID_Dummy_reg_1 ,
    m_axi_gmem_ARREADY,
    \could_multi_bursts.last_loop__10 ,
    \sect_addr_buf_reg[2] ,
    \could_multi_bursts.arlen_buf_reg[3] );
  output fifo_rctl_ready;
  output p_13_in;
  output [0:0]E;
  output next_rreq;
  output p_14_in;
  output \could_multi_bursts.ARVALID_Dummy_reg ;
  output rreq_handling_reg;
  output m_axi_gmem_ARREADY_0;
  output [0:0]ap_rst_n_0;
  output [0:0]ap_rst_n_1;
  output m_axi_gmem_ARREADY_1;
  output m_axi_gmem_ARREADY_2;
  output m_axi_gmem_ARREADY_3;
  output m_axi_gmem_ARREADY_4;
  output m_axi_gmem_ARREADY_5;
  input [0:0]SR;
  input ap_clk;
  input ap_rst_n;
  input [0:0]CO;
  input rreq_handling_reg_0;
  input [0:0]Q;
  input \sect_len_buf_reg[9] ;
  input \sect_len_buf_reg[9]_0 ;
  input \could_multi_bursts.ARVALID_Dummy_reg_0 ;
  input RBURST_READY_Dummy;
  input \could_multi_bursts.ARVALID_Dummy_reg_1 ;
  input m_axi_gmem_ARREADY;
  input \could_multi_bursts.last_loop__10 ;
  input [0:0]\sect_addr_buf_reg[2] ;
  input [3:0]\could_multi_bursts.arlen_buf_reg[3] ;

  wire [0:0]CO;
  wire [0:0]E;
  wire [0:0]Q;
  wire RBURST_READY_Dummy;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire [0:0]ap_rst_n_0;
  wire [0:0]ap_rst_n_1;
  wire \could_multi_bursts.ARVALID_Dummy_reg ;
  wire \could_multi_bursts.ARVALID_Dummy_reg_0 ;
  wire \could_multi_bursts.ARVALID_Dummy_reg_1 ;
  wire [3:0]\could_multi_bursts.arlen_buf_reg[3] ;
  wire \could_multi_bursts.last_loop__10 ;
  wire dout_vld_i_1__9_n_4;
  wire empty_n_i_1_n_4;
  wire empty_n_i_2__9_n_4;
  wire empty_n_reg_n_4;
  wire fifo_rctl_ready;
  wire full_n_i_1__9_n_4;
  wire full_n_i_2__9_n_4;
  wire \mOutPtr[0]_i_1__9_n_4 ;
  wire \mOutPtr[1]_i_1__10_n_4 ;
  wire \mOutPtr[2]_i_1__10_n_4 ;
  wire \mOutPtr[3]_i_1__10_n_4 ;
  wire \mOutPtr[4]_i_1__7_n_4 ;
  wire \mOutPtr[4]_i_2__6_n_4 ;
  wire \mOutPtr_reg_n_4_[0] ;
  wire \mOutPtr_reg_n_4_[1] ;
  wire \mOutPtr_reg_n_4_[2] ;
  wire \mOutPtr_reg_n_4_[3] ;
  wire \mOutPtr_reg_n_4_[4] ;
  wire m_axi_gmem_ARREADY;
  wire m_axi_gmem_ARREADY_0;
  wire m_axi_gmem_ARREADY_1;
  wire m_axi_gmem_ARREADY_2;
  wire m_axi_gmem_ARREADY_3;
  wire m_axi_gmem_ARREADY_4;
  wire m_axi_gmem_ARREADY_5;
  wire need_rlast;
  wire next_rreq;
  wire p_12_in;
  wire p_13_in;
  wire p_14_in;
  wire pop;
  wire rreq_handling_reg;
  wire rreq_handling_reg_0;
  wire [0:0]\sect_addr_buf_reg[2] ;
  wire \sect_len_buf_reg[9] ;
  wire \sect_len_buf_reg[9]_0 ;

  LUT4 #(
    .INIT(16'hC0EA)) 
    \could_multi_bursts.ARVALID_Dummy_i_1 
       (.I0(\could_multi_bursts.ARVALID_Dummy_reg_1 ),
        .I1(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I2(fifo_rctl_ready),
        .I3(m_axi_gmem_ARREADY),
        .O(\could_multi_bursts.ARVALID_Dummy_reg ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT4 #(
    .INIT(16'h8808)) 
    \could_multi_bursts.araddr_buf[63]_i_1 
       (.I0(fifo_rctl_ready),
        .I1(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I2(\could_multi_bursts.ARVALID_Dummy_reg_1 ),
        .I3(m_axi_gmem_ARREADY),
        .O(p_13_in));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000B000)) 
    \could_multi_bursts.arlen_buf[0]_i_1 
       (.I0(m_axi_gmem_ARREADY),
        .I1(\could_multi_bursts.ARVALID_Dummy_reg_1 ),
        .I2(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I3(fifo_rctl_ready),
        .I4(\could_multi_bursts.last_loop__10 ),
        .I5(\could_multi_bursts.arlen_buf_reg[3] [0]),
        .O(m_axi_gmem_ARREADY_1));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000B000)) 
    \could_multi_bursts.arlen_buf[1]_i_1 
       (.I0(m_axi_gmem_ARREADY),
        .I1(\could_multi_bursts.ARVALID_Dummy_reg_1 ),
        .I2(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I3(fifo_rctl_ready),
        .I4(\could_multi_bursts.last_loop__10 ),
        .I5(\could_multi_bursts.arlen_buf_reg[3] [1]),
        .O(m_axi_gmem_ARREADY_2));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000B000)) 
    \could_multi_bursts.arlen_buf[2]_i_1 
       (.I0(m_axi_gmem_ARREADY),
        .I1(\could_multi_bursts.ARVALID_Dummy_reg_1 ),
        .I2(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I3(fifo_rctl_ready),
        .I4(\could_multi_bursts.last_loop__10 ),
        .I5(\could_multi_bursts.arlen_buf_reg[3] [2]),
        .O(m_axi_gmem_ARREADY_3));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT4 #(
    .INIT(16'hB000)) 
    \could_multi_bursts.arlen_buf[3]_i_1 
       (.I0(m_axi_gmem_ARREADY),
        .I1(\could_multi_bursts.ARVALID_Dummy_reg_1 ),
        .I2(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I3(fifo_rctl_ready),
        .O(m_axi_gmem_ARREADY_4));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000B000)) 
    \could_multi_bursts.arlen_buf[3]_i_2 
       (.I0(m_axi_gmem_ARREADY),
        .I1(\could_multi_bursts.ARVALID_Dummy_reg_1 ),
        .I2(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I3(fifo_rctl_ready),
        .I4(\could_multi_bursts.last_loop__10 ),
        .I5(\could_multi_bursts.arlen_buf_reg[3] [3]),
        .O(m_axi_gmem_ARREADY_5));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \could_multi_bursts.loop_cnt[5]_i_1__0 
       (.I0(p_14_in),
        .I1(ap_rst_n),
        .O(ap_rst_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF7500FF00)) 
    \could_multi_bursts.sect_handling_i_1 
       (.I0(\could_multi_bursts.last_loop__10 ),
        .I1(m_axi_gmem_ARREADY),
        .I2(\could_multi_bursts.ARVALID_Dummy_reg_1 ),
        .I3(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I4(fifo_rctl_ready),
        .I5(rreq_handling_reg_0),
        .O(m_axi_gmem_ARREADY_0));
  LUT3 #(
    .INIT(8'hAE)) 
    dout_vld_i_1__9
       (.I0(empty_n_reg_n_4),
        .I1(need_rlast),
        .I2(RBURST_READY_Dummy),
        .O(dout_vld_i_1__9_n_4));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__9_n_4),
        .Q(need_rlast),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFBA00BA00BA00)) 
    empty_n_i_1
       (.I0(empty_n_i_2__9_n_4),
        .I1(RBURST_READY_Dummy),
        .I2(need_rlast),
        .I3(empty_n_reg_n_4),
        .I4(fifo_rctl_ready),
        .I5(p_13_in),
        .O(empty_n_i_1_n_4));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    empty_n_i_2__9
       (.I0(\mOutPtr_reg_n_4_[4] ),
        .I1(\mOutPtr_reg_n_4_[1] ),
        .I2(\mOutPtr_reg_n_4_[0] ),
        .I3(\mOutPtr_reg_n_4_[2] ),
        .I4(\mOutPtr_reg_n_4_[3] ),
        .O(empty_n_i_2__9_n_4));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_4),
        .Q(empty_n_reg_n_4),
        .R(SR));
  LUT5 #(
    .INIT(32'hFFFFDF55)) 
    full_n_i_1__9
       (.I0(ap_rst_n),
        .I1(full_n_i_2__9_n_4),
        .I2(p_13_in),
        .I3(fifo_rctl_ready),
        .I4(pop),
        .O(full_n_i_1__9_n_4));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT5 #(
    .INIT(32'hFFFFBFFF)) 
    full_n_i_2__9
       (.I0(\mOutPtr_reg_n_4_[0] ),
        .I1(\mOutPtr_reg_n_4_[1] ),
        .I2(\mOutPtr_reg_n_4_[2] ),
        .I3(\mOutPtr_reg_n_4_[3] ),
        .I4(\mOutPtr_reg_n_4_[4] ),
        .O(full_n_i_2__9_n_4));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB0)) 
    full_n_i_3
       (.I0(RBURST_READY_Dummy),
        .I1(need_rlast),
        .I2(empty_n_reg_n_4),
        .O(pop));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__9_n_4),
        .Q(fifo_rctl_ready),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__9 
       (.I0(\mOutPtr_reg_n_4_[0] ),
        .O(\mOutPtr[0]_i_1__9_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__10 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg_n_4_[1] ),
        .I2(\mOutPtr_reg_n_4_[0] ),
        .O(\mOutPtr[1]_i_1__10_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT4 #(
    .INIT(16'h7E81)) 
    \mOutPtr[2]_i_1__10 
       (.I0(\mOutPtr_reg_n_4_[0] ),
        .I1(\mOutPtr_reg_n_4_[1] ),
        .I2(p_12_in),
        .I3(\mOutPtr_reg_n_4_[2] ),
        .O(\mOutPtr[2]_i_1__10_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT5 #(
    .INIT(32'h7FFE8001)) 
    \mOutPtr[3]_i_1__10 
       (.I0(\mOutPtr_reg_n_4_[1] ),
        .I1(\mOutPtr_reg_n_4_[0] ),
        .I2(\mOutPtr_reg_n_4_[2] ),
        .I3(p_12_in),
        .I4(\mOutPtr_reg_n_4_[3] ),
        .O(\mOutPtr[3]_i_1__10_n_4 ));
  LUT5 #(
    .INIT(32'h78778888)) 
    \mOutPtr[4]_i_1__7 
       (.I0(fifo_rctl_ready),
        .I1(p_13_in),
        .I2(RBURST_READY_Dummy),
        .I3(need_rlast),
        .I4(empty_n_reg_n_4),
        .O(\mOutPtr[4]_i_1__7_n_4 ));
  LUT6 #(
    .INIT(64'h7FFFFFFE80000001)) 
    \mOutPtr[4]_i_2__6 
       (.I0(\mOutPtr_reg_n_4_[3] ),
        .I1(\mOutPtr_reg_n_4_[1] ),
        .I2(\mOutPtr_reg_n_4_[0] ),
        .I3(\mOutPtr_reg_n_4_[2] ),
        .I4(p_12_in),
        .I5(\mOutPtr_reg_n_4_[4] ),
        .O(\mOutPtr[4]_i_2__6_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT5 #(
    .INIT(32'h08088808)) 
    \mOutPtr[4]_i_3__6 
       (.I0(p_13_in),
        .I1(fifo_rctl_ready),
        .I2(empty_n_reg_n_4),
        .I3(need_rlast),
        .I4(RBURST_READY_Dummy),
        .O(p_12_in));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__7_n_4 ),
        .D(\mOutPtr[0]_i_1__9_n_4 ),
        .Q(\mOutPtr_reg_n_4_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__7_n_4 ),
        .D(\mOutPtr[1]_i_1__10_n_4 ),
        .Q(\mOutPtr_reg_n_4_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__7_n_4 ),
        .D(\mOutPtr[2]_i_1__10_n_4 ),
        .Q(\mOutPtr_reg_n_4_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__7_n_4 ),
        .D(\mOutPtr[3]_i_1__10_n_4 ),
        .Q(\mOutPtr_reg_n_4_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__7_n_4 ),
        .D(\mOutPtr[4]_i_2__6_n_4 ),
        .Q(\mOutPtr_reg_n_4_[4] ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT4 #(
    .INIT(16'hFF2A)) 
    rreq_handling_i_1
       (.I0(rreq_handling_reg_0),
        .I1(p_14_in),
        .I2(CO),
        .I3(Q),
        .O(rreq_handling_reg));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    \sect_addr_buf[11]_i_1__0 
       (.I0(\sect_addr_buf_reg[2] ),
        .I1(p_14_in),
        .I2(ap_rst_n),
        .O(ap_rst_n_1));
  LUT2 #(
    .INIT(4'hE)) 
    \sect_cnt[51]_i_1__0 
       (.I0(next_rreq),
        .I1(p_14_in),
        .O(E));
  LUT5 #(
    .INIT(32'h80FF0000)) 
    \sect_len_buf[9]_i_1__0 
       (.I0(\sect_len_buf_reg[9] ),
        .I1(\sect_len_buf_reg[9]_0 ),
        .I2(p_13_in),
        .I3(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I4(rreq_handling_reg_0),
        .O(p_14_in));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT4 #(
    .INIT(16'h8F00)) 
    \start_addr[63]_i_1__0 
       (.I0(p_14_in),
        .I1(CO),
        .I2(rreq_handling_reg_0),
        .I3(Q),
        .O(next_rreq));
endmodule

(* ORIG_REF_NAME = "sw_compute_gmem_m_axi_fifo" *) 
module design_2_sw_compute_0_0_sw_compute_gmem_m_axi_fifo__parameterized2
   (dout_vld_reg_0,
    ursp_ready,
    pop,
    dout_vld_reg_1,
    \ap_CS_fsm_reg[9] ,
    SR,
    ap_clk,
    ap_rst_n,
    push__0,
    dout_vld_reg_2,
    Q,
    p_12_in,
    \ap_CS_fsm_reg[0] ,
    grp_sw_compute_Pipeline_VITIS_LOOP_107_9_fu_108_ap_start_reg);
  output dout_vld_reg_0;
  output ursp_ready;
  output pop;
  output [0:0]dout_vld_reg_1;
  output \ap_CS_fsm_reg[9] ;
  input [0:0]SR;
  input ap_clk;
  input ap_rst_n;
  input push__0;
  input [1:0]dout_vld_reg_2;
  input [1:0]Q;
  input p_12_in;
  input \ap_CS_fsm_reg[0] ;
  input grp_sw_compute_Pipeline_VITIS_LOOP_107_9_fu_108_ap_start_reg;

  wire [1:0]Q;
  wire [0:0]SR;
  wire \ap_CS_fsm_reg[0] ;
  wire \ap_CS_fsm_reg[9] ;
  wire ap_clk;
  wire ap_rst_n;
  wire dout_vld_i_1__2_n_4;
  wire dout_vld_reg_0;
  wire [0:0]dout_vld_reg_1;
  wire [1:0]dout_vld_reg_2;
  wire empty_n_i_1_n_4;
  wire empty_n_i_2__2_n_4;
  wire empty_n_reg_n_4;
  wire full_n_i_1__2_n_4;
  wire full_n_i_2__0_n_4;
  wire grp_sw_compute_Pipeline_VITIS_LOOP_107_9_fu_108_ap_start_reg;
  wire \mOutPtr[0]_i_1__2_n_4 ;
  wire \mOutPtr[1]_i_1__3_n_4 ;
  wire \mOutPtr[2]_i_1__3_n_4 ;
  wire \mOutPtr[3]_i_1__3_n_4 ;
  wire \mOutPtr[3]_i_2__0_n_4 ;
  wire \mOutPtr_reg_n_4_[0] ;
  wire \mOutPtr_reg_n_4_[1] ;
  wire \mOutPtr_reg_n_4_[2] ;
  wire \mOutPtr_reg_n_4_[3] ;
  wire p_12_in;
  wire pop;
  wire push__0;
  wire ursp_ready;

  LUT5 #(
    .INIT(32'h8FFF8888)) 
    \ap_CS_fsm[0]_i_1__1 
       (.I0(dout_vld_reg_0),
        .I1(dout_vld_reg_2[1]),
        .I2(\ap_CS_fsm_reg[0] ),
        .I3(grp_sw_compute_Pipeline_VITIS_LOOP_107_9_fu_108_ap_start_reg),
        .I4(dout_vld_reg_2[0]),
        .O(dout_vld_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT5 #(
    .INIT(32'hABFFAAAA)) 
    dout_vld_i_1__2
       (.I0(empty_n_reg_n_4),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(dout_vld_reg_2[1]),
        .I4(dout_vld_reg_0),
        .O(dout_vld_i_1__2_n_4));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__2_n_4),
        .Q(dout_vld_reg_0),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFBFF00FFFB00)) 
    empty_n_i_1
       (.I0(\mOutPtr_reg_n_4_[1] ),
        .I1(\mOutPtr_reg_n_4_[0] ),
        .I2(empty_n_i_2__2_n_4),
        .I3(pop),
        .I4(push__0),
        .I5(empty_n_reg_n_4),
        .O(empty_n_i_1_n_4));
  LUT2 #(
    .INIT(4'hE)) 
    empty_n_i_2__2
       (.I0(\mOutPtr_reg_n_4_[3] ),
        .I1(\mOutPtr_reg_n_4_[2] ),
        .O(empty_n_i_2__2_n_4));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT5 #(
    .INIT(32'hA8FF0000)) 
    empty_n_i_3
       (.I0(dout_vld_reg_2[1]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(dout_vld_reg_0),
        .I4(empty_n_reg_n_4),
        .O(pop));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_4),
        .Q(empty_n_reg_n_4),
        .R(SR));
  LUT6 #(
    .INIT(64'hFF55FFFFFDFDFF55)) 
    full_n_i_1__2
       (.I0(ap_rst_n),
        .I1(empty_n_i_2__2_n_4),
        .I2(full_n_i_2__0_n_4),
        .I3(ursp_ready),
        .I4(push__0),
        .I5(pop),
        .O(full_n_i_1__2_n_4));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT2 #(
    .INIT(4'h7)) 
    full_n_i_2__0
       (.I0(\mOutPtr_reg_n_4_[0] ),
        .I1(\mOutPtr_reg_n_4_[1] ),
        .O(full_n_i_2__0_n_4));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__2_n_4),
        .Q(ursp_ready),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBFAA)) 
    grp_sw_compute_Pipeline_VITIS_LOOP_107_9_fu_108_ap_start_reg_i_1
       (.I0(Q[0]),
        .I1(dout_vld_reg_0),
        .I2(dout_vld_reg_2[1]),
        .I3(grp_sw_compute_Pipeline_VITIS_LOOP_107_9_fu_108_ap_start_reg),
        .O(\ap_CS_fsm_reg[9] ));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__2 
       (.I0(\mOutPtr_reg_n_4_[0] ),
        .O(\mOutPtr[0]_i_1__2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__3 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg_n_4_[0] ),
        .I2(\mOutPtr_reg_n_4_[1] ),
        .O(\mOutPtr[1]_i_1__3_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT4 #(
    .INIT(16'h7E81)) 
    \mOutPtr[2]_i_1__3 
       (.I0(\mOutPtr_reg_n_4_[1] ),
        .I1(\mOutPtr_reg_n_4_[0] ),
        .I2(p_12_in),
        .I3(\mOutPtr_reg_n_4_[2] ),
        .O(\mOutPtr[2]_i_1__3_n_4 ));
  LUT6 #(
    .INIT(64'h666A5555AAAAAAAA)) 
    \mOutPtr[3]_i_1__3 
       (.I0(push__0),
        .I1(dout_vld_reg_2[1]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(dout_vld_reg_0),
        .I5(empty_n_reg_n_4),
        .O(\mOutPtr[3]_i_1__3_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT5 #(
    .INIT(32'h7FFE8001)) 
    \mOutPtr[3]_i_2__0 
       (.I0(\mOutPtr_reg_n_4_[2] ),
        .I1(\mOutPtr_reg_n_4_[0] ),
        .I2(\mOutPtr_reg_n_4_[1] ),
        .I3(p_12_in),
        .I4(\mOutPtr_reg_n_4_[3] ),
        .O(\mOutPtr[3]_i_2__0_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__3_n_4 ),
        .D(\mOutPtr[0]_i_1__2_n_4 ),
        .Q(\mOutPtr_reg_n_4_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__3_n_4 ),
        .D(\mOutPtr[1]_i_1__3_n_4 ),
        .Q(\mOutPtr_reg_n_4_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__3_n_4 ),
        .D(\mOutPtr[2]_i_1__3_n_4 ),
        .Q(\mOutPtr_reg_n_4_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__3_n_4 ),
        .D(\mOutPtr[3]_i_2__0_n_4 ),
        .Q(\mOutPtr_reg_n_4_[3] ),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "sw_compute_gmem_m_axi_fifo" *) 
module design_2_sw_compute_0_0_sw_compute_gmem_m_axi_fifo__parameterized3
   (gmem_RVALID,
    full_n_reg_0,
    E,
    empty_n_reg_0,
    ap_enable_reg_pp0_iter2_reg,
    dout,
    SR,
    ap_clk,
    ap_rst_n,
    Q,
    pop,
    mOutPtr18_out,
    ram_reg,
    dout_vld_reg_0,
    dout_vld_reg_1,
    ram_reg_0,
    ram_reg_1,
    mem_reg,
    din);
  output gmem_RVALID;
  output full_n_reg_0;
  output [0:0]E;
  output empty_n_reg_0;
  output ap_enable_reg_pp0_iter2_reg;
  output [32:0]dout;
  input [0:0]SR;
  input ap_clk;
  input ap_rst_n;
  input [0:0]Q;
  input pop;
  input mOutPtr18_out;
  input [3:0]ram_reg;
  input dout_vld_reg_0;
  input [0:0]dout_vld_reg_1;
  input ram_reg_0;
  input ram_reg_1;
  input mem_reg;
  input [33:0]din;

  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2_reg;
  wire ap_rst_n;
  wire [33:0]din;
  wire [32:0]dout;
  wire dout_vld_i_1__4_n_4;
  wire dout_vld_reg_0;
  wire [0:0]dout_vld_reg_1;
  wire empty_n_i_1_n_4;
  wire empty_n_i_2__4_n_4;
  wire empty_n_i_3__0_n_4;
  wire empty_n_reg_0;
  wire full_n_i_1__4_n_4;
  wire full_n_i_2__4_n_4;
  wire full_n_i_3__0_n_4;
  wire full_n_reg_0;
  wire gmem_RVALID;
  wire \grp_sw_compute_Pipeline_VITIS_LOOP_75_1_fu_80/ap_block_pp0_stage0_subdone ;
  wire mOutPtr18_out;
  wire \mOutPtr[0]_i_1__4_n_4 ;
  wire \mOutPtr[1]_i_1__5_n_4 ;
  wire \mOutPtr[2]_i_1__5_n_4 ;
  wire \mOutPtr[3]_i_1__5_n_4 ;
  wire \mOutPtr[4]_i_1__2_n_4 ;
  wire \mOutPtr[5]_i_1_n_4 ;
  wire \mOutPtr[5]_i_2_n_4 ;
  wire \mOutPtr[5]_i_3_n_4 ;
  wire \mOutPtr[6]_i_1_n_4 ;
  wire \mOutPtr[7]_i_1_n_4 ;
  wire \mOutPtr[8]_i_1_n_4 ;
  wire \mOutPtr[8]_i_2_n_4 ;
  wire \mOutPtr[8]_i_3_n_4 ;
  wire \mOutPtr[8]_i_5_n_4 ;
  wire \mOutPtr_reg_n_4_[0] ;
  wire \mOutPtr_reg_n_4_[1] ;
  wire \mOutPtr_reg_n_4_[2] ;
  wire \mOutPtr_reg_n_4_[3] ;
  wire \mOutPtr_reg_n_4_[4] ;
  wire \mOutPtr_reg_n_4_[5] ;
  wire \mOutPtr_reg_n_4_[6] ;
  wire \mOutPtr_reg_n_4_[7] ;
  wire \mOutPtr_reg_n_4_[8] ;
  wire mem_reg;
  wire pop;
  wire \raddr_reg_n_4_[0] ;
  wire \raddr_reg_n_4_[1] ;
  wire \raddr_reg_n_4_[2] ;
  wire \raddr_reg_n_4_[3] ;
  wire \raddr_reg_n_4_[4] ;
  wire \raddr_reg_n_4_[5] ;
  wire \raddr_reg_n_4_[6] ;
  wire \raddr_reg_n_4_[7] ;
  wire [3:0]ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;
  wire [7:0]rnext;
  wire \waddr[0]_i_1_n_4 ;
  wire \waddr[1]_i_1_n_4 ;
  wire \waddr[1]_i_2_n_4 ;
  wire \waddr[2]_i_1_n_4 ;
  wire \waddr[3]_i_1_n_4 ;
  wire \waddr[3]_i_2_n_4 ;
  wire \waddr[4]_i_1_n_4 ;
  wire \waddr[5]_i_1_n_4 ;
  wire \waddr[6]_i_1_n_4 ;
  wire \waddr[7]_i_1_n_4 ;
  wire \waddr[7]_i_2_n_4 ;
  wire \waddr_reg_n_4_[0] ;
  wire \waddr_reg_n_4_[1] ;
  wire \waddr_reg_n_4_[2] ;
  wire \waddr_reg_n_4_[3] ;
  wire \waddr_reg_n_4_[4] ;
  wire \waddr_reg_n_4_[5] ;
  wire \waddr_reg_n_4_[6] ;
  wire \waddr_reg_n_4_[7] ;

  design_2_sw_compute_0_0_sw_compute_gmem_m_axi_mem__parameterized0 U_fifo_mem
       (.Q(Q),
        .SR(SR),
        .WEBWE(E),
        .ap_clk(ap_clk),
        .din(din),
        .dout(dout),
        .mem_reg_0(full_n_reg_0),
        .mem_reg_1(mem_reg),
        .mem_reg_2({\waddr_reg_n_4_[7] ,\waddr_reg_n_4_[6] ,\waddr_reg_n_4_[5] ,\waddr_reg_n_4_[4] ,\waddr_reg_n_4_[3] ,\waddr_reg_n_4_[2] ,\waddr_reg_n_4_[1] ,\waddr_reg_n_4_[0] }),
        .pop(pop),
        .\raddr_reg_reg[0]_0 (\raddr_reg_n_4_[0] ),
        .\raddr_reg_reg[1]_0 (\raddr_reg_n_4_[1] ),
        .\raddr_reg_reg[2]_0 (\raddr_reg_n_4_[2] ),
        .\raddr_reg_reg[3]_0 (\raddr_reg_n_4_[3] ),
        .\raddr_reg_reg[4]_0 (\raddr_reg_n_4_[4] ),
        .\raddr_reg_reg[5]_0 (\raddr_reg_n_4_[5] ),
        .\raddr_reg_reg[6]_0 (\raddr_reg_n_4_[6] ),
        .\raddr_reg_reg[7]_0 (\raddr_reg_n_4_[7] ),
        .rnext(rnext));
  LUT6 #(
    .INIT(64'hABFFFFFFAAAAAAAA)) 
    dout_vld_i_1__4
       (.I0(empty_n_reg_0),
        .I1(ram_reg[1]),
        .I2(ram_reg[0]),
        .I3(dout_vld_reg_0),
        .I4(dout_vld_reg_1),
        .I5(gmem_RVALID),
        .O(dout_vld_i_1__4_n_4));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__4_n_4),
        .Q(gmem_RVALID),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFEFEFEF0FE0E0E0)) 
    empty_n_i_1
       (.I0(empty_n_i_2__4_n_4),
        .I1(empty_n_i_3__0_n_4),
        .I2(pop),
        .I3(full_n_reg_0),
        .I4(Q),
        .I5(empty_n_reg_0),
        .O(empty_n_i_1_n_4));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    empty_n_i_2__4
       (.I0(\mOutPtr_reg_n_4_[2] ),
        .I1(\mOutPtr_reg_n_4_[7] ),
        .I2(\mOutPtr_reg_n_4_[0] ),
        .I3(\mOutPtr_reg_n_4_[1] ),
        .O(empty_n_i_2__4_n_4));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    empty_n_i_3__0
       (.I0(\mOutPtr_reg_n_4_[5] ),
        .I1(\mOutPtr_reg_n_4_[3] ),
        .I2(\mOutPtr_reg_n_4_[4] ),
        .I3(\mOutPtr_reg_n_4_[8] ),
        .I4(\mOutPtr_reg_n_4_[6] ),
        .O(empty_n_i_3__0_n_4));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_4),
        .Q(empty_n_reg_0),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFFFFFDFF5555)) 
    full_n_i_1__4
       (.I0(ap_rst_n),
        .I1(full_n_i_2__4_n_4),
        .I2(full_n_i_3__0_n_4),
        .I3(Q),
        .I4(full_n_reg_0),
        .I5(pop),
        .O(full_n_i_1__4_n_4));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    full_n_i_2__4
       (.I0(\mOutPtr_reg_n_4_[6] ),
        .I1(\mOutPtr_reg_n_4_[1] ),
        .I2(\mOutPtr_reg_n_4_[2] ),
        .I3(\mOutPtr_reg_n_4_[7] ),
        .I4(\mOutPtr_reg_n_4_[0] ),
        .O(full_n_i_2__4_n_4));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT4 #(
    .INIT(16'hDFFF)) 
    full_n_i_3__0
       (.I0(\mOutPtr_reg_n_4_[4] ),
        .I1(\mOutPtr_reg_n_4_[8] ),
        .I2(\mOutPtr_reg_n_4_[3] ),
        .I3(\mOutPtr_reg_n_4_[5] ),
        .O(full_n_i_3__0_n_4));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__4_n_4),
        .Q(full_n_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__4 
       (.I0(\mOutPtr_reg_n_4_[0] ),
        .O(\mOutPtr[0]_i_1__4_n_4 ));
  LUT5 #(
    .INIT(32'h96999999)) 
    \mOutPtr[1]_i_1__5 
       (.I0(\mOutPtr_reg_n_4_[1] ),
        .I1(\mOutPtr_reg_n_4_[0] ),
        .I2(pop),
        .I3(full_n_reg_0),
        .I4(Q),
        .O(\mOutPtr[1]_i_1__5_n_4 ));
  LUT6 #(
    .INIT(64'hE7EEEEEE18111111)) 
    \mOutPtr[2]_i_1__5 
       (.I0(\mOutPtr_reg_n_4_[0] ),
        .I1(\mOutPtr_reg_n_4_[1] ),
        .I2(pop),
        .I3(full_n_reg_0),
        .I4(Q),
        .I5(\mOutPtr_reg_n_4_[2] ),
        .O(\mOutPtr[2]_i_1__5_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT5 #(
    .INIT(32'h7FFE8001)) 
    \mOutPtr[3]_i_1__5 
       (.I0(\mOutPtr_reg_n_4_[1] ),
        .I1(\mOutPtr_reg_n_4_[0] ),
        .I2(\mOutPtr_reg_n_4_[2] ),
        .I3(mOutPtr18_out),
        .I4(\mOutPtr_reg_n_4_[3] ),
        .O(\mOutPtr[3]_i_1__5_n_4 ));
  LUT6 #(
    .INIT(64'h7FFFFFFE80000001)) 
    \mOutPtr[4]_i_1__2 
       (.I0(\mOutPtr_reg_n_4_[2] ),
        .I1(\mOutPtr_reg_n_4_[0] ),
        .I2(\mOutPtr_reg_n_4_[1] ),
        .I3(\mOutPtr_reg_n_4_[3] ),
        .I4(mOutPtr18_out),
        .I5(\mOutPtr_reg_n_4_[4] ),
        .O(\mOutPtr[4]_i_1__2_n_4 ));
  LUT6 #(
    .INIT(64'h8AAABAAA75554555)) 
    \mOutPtr[5]_i_1 
       (.I0(\mOutPtr[5]_i_2_n_4 ),
        .I1(pop),
        .I2(full_n_reg_0),
        .I3(Q),
        .I4(\mOutPtr[5]_i_3_n_4 ),
        .I5(\mOutPtr_reg_n_4_[5] ),
        .O(\mOutPtr[5]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \mOutPtr[5]_i_2 
       (.I0(\mOutPtr_reg_n_4_[3] ),
        .I1(\mOutPtr_reg_n_4_[1] ),
        .I2(\mOutPtr_reg_n_4_[0] ),
        .I3(\mOutPtr_reg_n_4_[2] ),
        .I4(\mOutPtr_reg_n_4_[4] ),
        .O(\mOutPtr[5]_i_2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \mOutPtr[5]_i_3 
       (.I0(\mOutPtr_reg_n_4_[4] ),
        .I1(\mOutPtr_reg_n_4_[2] ),
        .I2(\mOutPtr_reg_n_4_[0] ),
        .I3(\mOutPtr_reg_n_4_[1] ),
        .I4(\mOutPtr_reg_n_4_[3] ),
        .O(\mOutPtr[5]_i_3_n_4 ));
  LUT6 #(
    .INIT(64'h8AAABAAA75554555)) 
    \mOutPtr[6]_i_1 
       (.I0(\mOutPtr[8]_i_3_n_4 ),
        .I1(pop),
        .I2(full_n_reg_0),
        .I3(Q),
        .I4(\mOutPtr[8]_i_5_n_4 ),
        .I5(\mOutPtr_reg_n_4_[6] ),
        .O(\mOutPtr[6]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'h3EFEC101)) 
    \mOutPtr[7]_i_1 
       (.I0(\mOutPtr[8]_i_3_n_4 ),
        .I1(\mOutPtr_reg_n_4_[6] ),
        .I2(mOutPtr18_out),
        .I3(\mOutPtr[8]_i_5_n_4 ),
        .I4(\mOutPtr_reg_n_4_[7] ),
        .O(\mOutPtr[7]_i_1_n_4 ));
  LUT3 #(
    .INIT(8'h78)) 
    \mOutPtr[8]_i_1 
       (.I0(full_n_reg_0),
        .I1(Q),
        .I2(pop),
        .O(\mOutPtr[8]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'h5FFEFFFEA0010001)) 
    \mOutPtr[8]_i_2 
       (.I0(\mOutPtr_reg_n_4_[7] ),
        .I1(\mOutPtr[8]_i_3_n_4 ),
        .I2(\mOutPtr_reg_n_4_[6] ),
        .I3(mOutPtr18_out),
        .I4(\mOutPtr[8]_i_5_n_4 ),
        .I5(\mOutPtr_reg_n_4_[8] ),
        .O(\mOutPtr[8]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \mOutPtr[8]_i_3 
       (.I0(\mOutPtr_reg_n_4_[4] ),
        .I1(\mOutPtr_reg_n_4_[2] ),
        .I2(\mOutPtr_reg_n_4_[0] ),
        .I3(\mOutPtr_reg_n_4_[1] ),
        .I4(\mOutPtr_reg_n_4_[3] ),
        .I5(\mOutPtr_reg_n_4_[5] ),
        .O(\mOutPtr[8]_i_3_n_4 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \mOutPtr[8]_i_5 
       (.I0(\mOutPtr_reg_n_4_[5] ),
        .I1(\mOutPtr_reg_n_4_[3] ),
        .I2(\mOutPtr_reg_n_4_[1] ),
        .I3(\mOutPtr_reg_n_4_[0] ),
        .I4(\mOutPtr_reg_n_4_[2] ),
        .I5(\mOutPtr_reg_n_4_[4] ),
        .O(\mOutPtr[8]_i_5_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_4 ),
        .D(\mOutPtr[0]_i_1__4_n_4 ),
        .Q(\mOutPtr_reg_n_4_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_4 ),
        .D(\mOutPtr[1]_i_1__5_n_4 ),
        .Q(\mOutPtr_reg_n_4_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_4 ),
        .D(\mOutPtr[2]_i_1__5_n_4 ),
        .Q(\mOutPtr_reg_n_4_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_4 ),
        .D(\mOutPtr[3]_i_1__5_n_4 ),
        .Q(\mOutPtr_reg_n_4_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_4 ),
        .D(\mOutPtr[4]_i_1__2_n_4 ),
        .Q(\mOutPtr_reg_n_4_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[5] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_4 ),
        .D(\mOutPtr[5]_i_1_n_4 ),
        .Q(\mOutPtr_reg_n_4_[5] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[6] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_4 ),
        .D(\mOutPtr[6]_i_1_n_4 ),
        .Q(\mOutPtr_reg_n_4_[6] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[7] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_4 ),
        .D(\mOutPtr[7]_i_1_n_4 ),
        .Q(\mOutPtr_reg_n_4_[7] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[8] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_4 ),
        .D(\mOutPtr[8]_i_2_n_4 ),
        .Q(\mOutPtr_reg_n_4_[8] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[0]),
        .Q(\raddr_reg_n_4_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[1]),
        .Q(\raddr_reg_n_4_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[2]),
        .Q(\raddr_reg_n_4_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[3]),
        .Q(\raddr_reg_n_4_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[4]),
        .Q(\raddr_reg_n_4_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[5]),
        .Q(\raddr_reg_n_4_[5] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[6]),
        .Q(\raddr_reg_n_4_[6] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[7]),
        .Q(\raddr_reg_n_4_[7] ),
        .R(SR));
  LUT6 #(
    .INIT(64'h00000000FF800080)) 
    ram_reg_i_143
       (.I0(\grp_sw_compute_Pipeline_VITIS_LOOP_75_1_fu_80/ap_block_pp0_stage0_subdone ),
        .I1(ram_reg_0),
        .I2(ram_reg[1]),
        .I3(ram_reg[2]),
        .I4(ram_reg_1),
        .I5(ram_reg[3]),
        .O(ap_enable_reg_pp0_iter2_reg));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_i_331
       (.I0(gmem_RVALID),
        .I1(dout_vld_reg_0),
        .O(\grp_sw_compute_Pipeline_VITIS_LOOP_75_1_fu_80/ap_block_pp0_stage0_subdone ));
  LUT6 #(
    .INIT(64'h2333333333333333)) 
    \waddr[0]_i_1 
       (.I0(\waddr[7]_i_2_n_4 ),
        .I1(\waddr_reg_n_4_[0] ),
        .I2(\waddr_reg_n_4_[5] ),
        .I3(\waddr_reg_n_4_[4] ),
        .I4(\waddr_reg_n_4_[7] ),
        .I5(\waddr_reg_n_4_[6] ),
        .O(\waddr[0]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT5 #(
    .INIT(32'h00FFBF00)) 
    \waddr[1]_i_1 
       (.I0(\waddr[1]_i_2_n_4 ),
        .I1(\waddr_reg_n_4_[3] ),
        .I2(\waddr_reg_n_4_[2] ),
        .I3(\waddr_reg_n_4_[1] ),
        .I4(\waddr_reg_n_4_[0] ),
        .O(\waddr[1]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \waddr[1]_i_2 
       (.I0(\waddr_reg_n_4_[5] ),
        .I1(\waddr_reg_n_4_[4] ),
        .I2(\waddr_reg_n_4_[7] ),
        .I3(\waddr_reg_n_4_[6] ),
        .O(\waddr[1]_i_2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT5 #(
    .INIT(32'hFFC011C0)) 
    \waddr[2]_i_1 
       (.I0(\waddr_reg_n_4_[3] ),
        .I1(\waddr_reg_n_4_[0] ),
        .I2(\waddr_reg_n_4_[1] ),
        .I3(\waddr_reg_n_4_[2] ),
        .I4(\waddr[3]_i_2_n_4 ),
        .O(\waddr[2]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT5 #(
    .INIT(32'hFF805580)) 
    \waddr[3]_i_1 
       (.I0(\waddr_reg_n_4_[2] ),
        .I1(\waddr_reg_n_4_[1] ),
        .I2(\waddr_reg_n_4_[0] ),
        .I3(\waddr_reg_n_4_[3] ),
        .I4(\waddr[3]_i_2_n_4 ),
        .O(\waddr[3]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'h15555555FFFFFFFF)) 
    \waddr[3]_i_2 
       (.I0(\waddr_reg_n_4_[0] ),
        .I1(\waddr_reg_n_4_[5] ),
        .I2(\waddr_reg_n_4_[4] ),
        .I3(\waddr_reg_n_4_[7] ),
        .I4(\waddr_reg_n_4_[6] ),
        .I5(\waddr_reg_n_4_[1] ),
        .O(\waddr[3]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'hFF00FF7F00FF0000)) 
    \waddr[4]_i_1 
       (.I0(\waddr_reg_n_4_[7] ),
        .I1(\waddr_reg_n_4_[6] ),
        .I2(\waddr_reg_n_4_[5] ),
        .I3(\waddr[7]_i_2_n_4 ),
        .I4(\waddr_reg_n_4_[0] ),
        .I5(\waddr_reg_n_4_[4] ),
        .O(\waddr[4]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hAABFFFFF55000000)) 
    \waddr[5]_i_1 
       (.I0(\waddr[7]_i_2_n_4 ),
        .I1(\waddr_reg_n_4_[7] ),
        .I2(\waddr_reg_n_4_[6] ),
        .I3(\waddr_reg_n_4_[0] ),
        .I4(\waddr_reg_n_4_[4] ),
        .I5(\waddr_reg_n_4_[5] ),
        .O(\waddr[5]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hF01CF0F0F0F0F0F0)) 
    \waddr[6]_i_1 
       (.I0(\waddr_reg_n_4_[7] ),
        .I1(\waddr_reg_n_4_[0] ),
        .I2(\waddr_reg_n_4_[6] ),
        .I3(\waddr[7]_i_2_n_4 ),
        .I4(\waddr_reg_n_4_[5] ),
        .I5(\waddr_reg_n_4_[4] ),
        .O(\waddr[6]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hF7FFF7FF08000000)) 
    \waddr[7]_i_1 
       (.I0(\waddr_reg_n_4_[4] ),
        .I1(\waddr_reg_n_4_[5] ),
        .I2(\waddr[7]_i_2_n_4 ),
        .I3(\waddr_reg_n_4_[6] ),
        .I4(\waddr_reg_n_4_[0] ),
        .I5(\waddr_reg_n_4_[7] ),
        .O(\waddr[7]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \waddr[7]_i_2 
       (.I0(\waddr_reg_n_4_[3] ),
        .I1(\waddr_reg_n_4_[2] ),
        .I2(\waddr_reg_n_4_[1] ),
        .O(\waddr[7]_i_2_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[0]_i_1_n_4 ),
        .Q(\waddr_reg_n_4_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[1]_i_1_n_4 ),
        .Q(\waddr_reg_n_4_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[2]_i_1_n_4 ),
        .Q(\waddr_reg_n_4_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[3]_i_1_n_4 ),
        .Q(\waddr_reg_n_4_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[4]_i_1_n_4 ),
        .Q(\waddr_reg_n_4_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[5]_i_1_n_4 ),
        .Q(\waddr_reg_n_4_[5] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[6]_i_1_n_4 ),
        .Q(\waddr_reg_n_4_[6] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[7]_i_1_n_4 ),
        .Q(\waddr_reg_n_4_[7] ),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "sw_compute_gmem_m_axi_fifo" *) 
module design_2_sw_compute_0_0_sw_compute_gmem_m_axi_fifo__parameterized4
   (burst_valid,
    fifo_burst_ready,
    \could_multi_bursts.next_loop ,
    pop,
    E,
    next_wreq,
    p_14_in,
    \sect_len_buf_reg[8] ,
    \sect_len_buf_reg[5] ,
    dout_vld_reg_0,
    wreq_handling_reg,
    WVALID_Dummy_reg,
    ap_rst_n_0,
    dout_vld_reg_1,
    ap_rst_n_1,
    ap_rst_n_2,
    ap_rst_n_3,
    in,
    \could_multi_bursts.sect_handling_reg ,
    SR,
    ap_clk,
    ap_rst_n,
    AWREADY_Dummy_0,
    \mOutPtr_reg[0]_0 ,
    \mOutPtr_reg[0]_1 ,
    fifo_resp_ready,
    Q,
    WVALID_Dummy,
    WLAST_Dummy_reg,
    WREADY_Dummy,
    \raddr_reg_reg[3] ,
    CO,
    wreq_handling_reg_0,
    wreq_handling_reg_1,
    \could_multi_bursts.awlen_buf_reg[0] ,
    \could_multi_bursts.awlen_buf_reg[0]_0 ,
    WLAST_Dummy_reg_0,
    \sect_addr_buf_reg[2] ,
    sel);
  output burst_valid;
  output fifo_burst_ready;
  output \could_multi_bursts.next_loop ;
  output pop;
  output [0:0]E;
  output next_wreq;
  output p_14_in;
  output \sect_len_buf_reg[8] ;
  output \sect_len_buf_reg[5] ;
  output dout_vld_reg_0;
  output wreq_handling_reg;
  output WVALID_Dummy_reg;
  output ap_rst_n_0;
  output dout_vld_reg_1;
  output [0:0]ap_rst_n_1;
  output [0:0]ap_rst_n_2;
  output [0:0]ap_rst_n_3;
  output [3:0]in;
  output \could_multi_bursts.sect_handling_reg ;
  input [0:0]SR;
  input ap_clk;
  input ap_rst_n;
  input AWREADY_Dummy_0;
  input \mOutPtr_reg[0]_0 ;
  input \mOutPtr_reg[0]_1 ;
  input fifo_resp_ready;
  input [7:0]Q;
  input WVALID_Dummy;
  input WLAST_Dummy_reg;
  input WREADY_Dummy;
  input \raddr_reg_reg[3] ;
  input [0:0]CO;
  input wreq_handling_reg_0;
  input [0:0]wreq_handling_reg_1;
  input [9:0]\could_multi_bursts.awlen_buf_reg[0] ;
  input [5:0]\could_multi_bursts.awlen_buf_reg[0]_0 ;
  input WLAST_Dummy_reg_0;
  input [0:0]\sect_addr_buf_reg[2] ;
  input sel;

  wire AWREADY_Dummy_0;
  wire [0:0]CO;
  wire [0:0]E;
  wire [7:0]Q;
  wire [0:0]SR;
  wire U_fifo_srl_n_10;
  wire U_fifo_srl_n_11;
  wire U_fifo_srl_n_12;
  wire U_fifo_srl_n_13;
  wire U_fifo_srl_n_14;
  wire U_fifo_srl_n_17;
  wire U_fifo_srl_n_4;
  wire U_fifo_srl_n_6;
  wire U_fifo_srl_n_7;
  wire U_fifo_srl_n_8;
  wire U_fifo_srl_n_9;
  wire WLAST_Dummy_reg;
  wire WLAST_Dummy_reg_0;
  wire WREADY_Dummy;
  wire WVALID_Dummy;
  wire WVALID_Dummy_reg;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire [0:0]ap_rst_n_1;
  wire [0:0]ap_rst_n_2;
  wire [0:0]ap_rst_n_3;
  wire burst_valid;
  wire [9:0]\could_multi_bursts.awlen_buf_reg[0] ;
  wire [5:0]\could_multi_bursts.awlen_buf_reg[0]_0 ;
  wire \could_multi_bursts.next_loop ;
  wire \could_multi_bursts.sect_handling_reg ;
  wire dout_vld_reg_0;
  wire dout_vld_reg_1;
  wire empty_n_i_1_n_4;
  wire empty_n_i_2__5_n_4;
  wire empty_n_reg_n_4;
  wire fifo_burst_ready;
  wire fifo_resp_ready;
  wire full_n_i_2__5_n_4;
  wire [3:0]in;
  wire \mOutPtr[0]_i_1__5_n_4 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire \mOutPtr_reg_n_4_[0] ;
  wire \mOutPtr_reg_n_4_[1] ;
  wire \mOutPtr_reg_n_4_[2] ;
  wire \mOutPtr_reg_n_4_[3] ;
  wire \mOutPtr_reg_n_4_[4] ;
  wire next_wreq;
  wire p_14_in;
  wire pop;
  wire pop_0;
  wire raddr17_in__2;
  wire \raddr[0]_i_1__0_n_4 ;
  wire [3:0]raddr_reg;
  wire \raddr_reg_reg[3] ;
  wire [0:0]\sect_addr_buf_reg[2] ;
  wire \sect_len_buf_reg[5] ;
  wire \sect_len_buf_reg[8] ;
  wire sel;
  wire wreq_handling_reg;
  wire wreq_handling_reg_0;
  wire [0:0]wreq_handling_reg_1;

  design_2_sw_compute_0_0_sw_compute_gmem_m_axi_srl__parameterized2 U_fifo_srl
       (.AWREADY_Dummy_0(AWREADY_Dummy_0),
        .D({U_fifo_srl_n_8,U_fifo_srl_n_9,U_fifo_srl_n_10}),
        .E(U_fifo_srl_n_6),
        .Q(raddr_reg),
        .SR(SR),
        .WLAST_Dummy_reg(WLAST_Dummy_reg),
        .WLAST_Dummy_reg_0(WLAST_Dummy_reg_0),
        .WREADY_Dummy(WREADY_Dummy),
        .WVALID_Dummy(WVALID_Dummy),
        .WVALID_Dummy_reg(WVALID_Dummy_reg),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(U_fifo_srl_n_4),
        .ap_rst_n_1(ap_rst_n_1),
        .\could_multi_bursts.awlen_buf_reg[0] (\could_multi_bursts.awlen_buf_reg[0] ),
        .\could_multi_bursts.awlen_buf_reg[0]_0 (\could_multi_bursts.awlen_buf_reg[0]_0 ),
        .\dout[3]_i_2_0 (Q),
        .\dout_reg[0]_0 (burst_valid),
        .dout_vld_reg(empty_n_reg_n_4),
        .empty_n_reg(U_fifo_srl_n_7),
        .empty_n_reg_0(U_fifo_srl_n_17),
        .fifo_resp_ready(fifo_resp_ready),
        .full_n_reg(full_n_i_2__5_n_4),
        .in(in),
        .\mOutPtr_reg[0] (\mOutPtr_reg[0]_0 ),
        .\mOutPtr_reg[0]_0 (\mOutPtr_reg[0]_1 ),
        .\mOutPtr_reg[3] ({U_fifo_srl_n_11,U_fifo_srl_n_12,U_fifo_srl_n_13,U_fifo_srl_n_14}),
        .\mOutPtr_reg[4] ({\mOutPtr_reg_n_4_[4] ,\mOutPtr_reg_n_4_[3] ,\mOutPtr_reg_n_4_[2] ,\mOutPtr_reg_n_4_[1] ,\mOutPtr_reg_n_4_[0] }),
        .pop_0(pop_0),
        .raddr17_in__2(raddr17_in__2),
        .\raddr_reg[0] (\could_multi_bursts.next_loop ),
        .\raddr_reg[0]_0 (fifo_burst_ready),
        .\sect_len_buf_reg[5] (\sect_len_buf_reg[5] ),
        .\sect_len_buf_reg[8] (\sect_len_buf_reg[8] ),
        .sel(sel));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT4 #(
    .INIT(16'h88F8)) 
    WVALID_Dummy_i_1
       (.I0(WVALID_Dummy),
        .I1(burst_valid),
        .I2(WLAST_Dummy_reg),
        .I3(WREADY_Dummy),
        .O(dout_vld_reg_0));
  LUT5 #(
    .INIT(32'h80800080)) 
    \could_multi_bursts.awlen_buf[3]_i_1 
       (.I0(fifo_burst_ready),
        .I1(fifo_resp_ready),
        .I2(\mOutPtr_reg[0]_1 ),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(AWREADY_Dummy_0),
        .O(\could_multi_bursts.next_loop ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \could_multi_bursts.loop_cnt[5]_i_1 
       (.I0(p_14_in),
        .I1(ap_rst_n),
        .O(ap_rst_n_2));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT5 #(
    .INIT(32'hFFFF70F0)) 
    \could_multi_bursts.sect_handling_i_1__0 
       (.I0(\sect_len_buf_reg[8] ),
        .I1(\sect_len_buf_reg[5] ),
        .I2(\mOutPtr_reg[0]_1 ),
        .I3(\could_multi_bursts.next_loop ),
        .I4(wreq_handling_reg_0),
        .O(\could_multi_bursts.sect_handling_reg ));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_fifo_srl_n_17),
        .Q(burst_valid),
        .R(SR));
  LUT5 #(
    .INIT(32'hFBBB3888)) 
    empty_n_i_1
       (.I0(empty_n_i_2__5_n_4),
        .I1(pop_0),
        .I2(fifo_burst_ready),
        .I3(\could_multi_bursts.next_loop ),
        .I4(empty_n_reg_n_4),
        .O(empty_n_i_1_n_4));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    empty_n_i_2__5
       (.I0(\mOutPtr_reg_n_4_[4] ),
        .I1(\mOutPtr_reg_n_4_[1] ),
        .I2(\mOutPtr_reg_n_4_[0] ),
        .I3(\mOutPtr_reg_n_4_[2] ),
        .I4(\mOutPtr_reg_n_4_[3] ),
        .O(empty_n_i_2__5_n_4));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_4),
        .Q(empty_n_reg_n_4),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT5 #(
    .INIT(32'hFFFFBFFF)) 
    full_n_i_2__5
       (.I0(\mOutPtr_reg_n_4_[0] ),
        .I1(\mOutPtr_reg_n_4_[1] ),
        .I2(\mOutPtr_reg_n_4_[2] ),
        .I3(\mOutPtr_reg_n_4_[3] ),
        .I4(\mOutPtr_reg_n_4_[4] ),
        .O(full_n_i_2__5_n_4));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_fifo_srl_n_4),
        .Q(fifo_burst_ready),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__5 
       (.I0(\mOutPtr_reg_n_4_[0] ),
        .O(\mOutPtr[0]_i_1__5_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_6),
        .D(\mOutPtr[0]_i_1__5_n_4 ),
        .Q(\mOutPtr_reg_n_4_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_6),
        .D(U_fifo_srl_n_14),
        .Q(\mOutPtr_reg_n_4_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_6),
        .D(U_fifo_srl_n_13),
        .Q(\mOutPtr_reg_n_4_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_6),
        .D(U_fifo_srl_n_12),
        .Q(\mOutPtr_reg_n_4_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_6),
        .D(U_fifo_srl_n_11),
        .Q(\mOutPtr_reg_n_4_[4] ),
        .R(SR));
  LUT5 #(
    .INIT(32'h8808FFFF)) 
    mem_reg_i_2__0
       (.I0(WVALID_Dummy),
        .I1(burst_valid),
        .I2(WLAST_Dummy_reg),
        .I3(WREADY_Dummy),
        .I4(ap_rst_n),
        .O(dout_vld_reg_1));
  LUT5 #(
    .INIT(32'h15155515)) 
    mem_reg_i_3__0
       (.I0(ap_rst_n),
        .I1(WVALID_Dummy),
        .I2(burst_valid),
        .I3(WLAST_Dummy_reg),
        .I4(WREADY_Dummy),
        .O(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \raddr[0]_i_1__0 
       (.I0(raddr_reg[0]),
        .O(\raddr[0]_i_1__0_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \raddr[3]_i_3__2 
       (.I0(raddr_reg[0]),
        .I1(raddr_reg[1]),
        .I2(raddr_reg[3]),
        .I3(raddr_reg[2]),
        .O(raddr17_in__2));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_7),
        .D(\raddr[0]_i_1__0_n_4 ),
        .Q(raddr_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_7),
        .D(U_fifo_srl_n_10),
        .Q(raddr_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_7),
        .D(U_fifo_srl_n_9),
        .Q(raddr_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_7),
        .D(U_fifo_srl_n_8),
        .Q(raddr_reg[3]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT5 #(
    .INIT(32'hA2FF0000)) 
    \raddr_reg[3]_i_2 
       (.I0(burst_valid),
        .I1(WLAST_Dummy_reg),
        .I2(WREADY_Dummy),
        .I3(WVALID_Dummy),
        .I4(\raddr_reg_reg[3] ),
        .O(pop));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    \sect_addr_buf[11]_i_1 
       (.I0(\sect_addr_buf_reg[2] ),
        .I1(p_14_in),
        .I2(ap_rst_n),
        .O(ap_rst_n_3));
  LUT2 #(
    .INIT(4'hE)) 
    \sect_cnt[51]_i_1 
       (.I0(next_wreq),
        .I1(p_14_in),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT5 #(
    .INIT(32'h80FF0000)) 
    \sect_len_buf[9]_i_1 
       (.I0(\sect_len_buf_reg[8] ),
        .I1(\sect_len_buf_reg[5] ),
        .I2(\could_multi_bursts.next_loop ),
        .I3(\mOutPtr_reg[0]_1 ),
        .I4(wreq_handling_reg_0),
        .O(p_14_in));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT4 #(
    .INIT(16'h8F00)) 
    \start_addr[63]_i_1 
       (.I0(p_14_in),
        .I1(CO),
        .I2(wreq_handling_reg_0),
        .I3(wreq_handling_reg_1),
        .O(next_wreq));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT4 #(
    .INIT(16'hFF2A)) 
    wreq_handling_i_1
       (.I0(wreq_handling_reg_0),
        .I1(p_14_in),
        .I2(CO),
        .I3(wreq_handling_reg_1),
        .O(wreq_handling_reg));
endmodule

(* ORIG_REF_NAME = "sw_compute_gmem_m_axi_fifo" *) 
module design_2_sw_compute_0_0_sw_compute_gmem_m_axi_fifo__parameterized5
   (req_fifo_valid,
    ap_rst_n_0,
    full_n_reg_0,
    sel,
    Q,
    ap_clk,
    ap_rst_n,
    \mOutPtr_reg[1]_0 ,
    \dout_reg[0] ,
    fifo_resp_ready,
    fifo_burst_ready,
    rs_req_ready,
    req_en__0,
    in);
  output req_fifo_valid;
  output ap_rst_n_0;
  output full_n_reg_0;
  output sel;
  output [65:0]Q;
  input ap_clk;
  input ap_rst_n;
  input \mOutPtr_reg[1]_0 ;
  input \dout_reg[0] ;
  input fifo_resp_ready;
  input fifo_burst_ready;
  input rs_req_ready;
  input req_en__0;
  input [65:0]in;

  wire [65:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire \dout_reg[0] ;
  wire dout_vld_i_1__6_n_4;
  wire empty_n_i_1_n_4;
  wire empty_n_i_2__6_n_4;
  wire empty_n_reg_n_4;
  wire fifo_burst_ready;
  wire fifo_resp_ready;
  wire full_n_i_1__6_n_4;
  wire full_n_i_2__6_n_4;
  wire full_n_reg_0;
  wire [65:0]in;
  wire \mOutPtr[0]_i_1__6_n_4 ;
  wire \mOutPtr[1]_i_1__8_n_4 ;
  wire \mOutPtr[2]_i_1__8_n_4 ;
  wire \mOutPtr[3]_i_1__8_n_4 ;
  wire \mOutPtr[4]_i_1__5_n_4 ;
  wire \mOutPtr[4]_i_2__4_n_4 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_4_[0] ;
  wire \mOutPtr_reg_n_4_[1] ;
  wire \mOutPtr_reg_n_4_[2] ;
  wire \mOutPtr_reg_n_4_[3] ;
  wire \mOutPtr_reg_n_4_[4] ;
  wire p_12_in;
  wire pop;
  wire push;
  wire raddr17_in__3;
  wire \raddr[0]_i_1__1_n_4 ;
  wire \raddr[1]_i_1__3_n_4 ;
  wire \raddr[2]_i_1__3_n_4 ;
  wire \raddr[3]_i_1__3_n_4 ;
  wire \raddr[3]_i_2__3_n_4 ;
  wire [3:0]raddr_reg;
  wire req_en__0;
  wire req_fifo_valid;
  wire rs_req_ready;
  wire sel;

  design_2_sw_compute_0_0_sw_compute_gmem_m_axi_srl__parameterized3 U_fifo_srl
       (.Q(raddr_reg),
        .SR(ap_rst_n_0),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\dout_reg[0] (full_n_reg_0),
        .\dout_reg[0]_0 (\mOutPtr_reg[1]_0 ),
        .\dout_reg[0]_1 (\dout_reg[0] ),
        .\dout_reg[2]_0 (req_fifo_valid),
        .\dout_reg[2]_1 (empty_n_reg_n_4),
        .\dout_reg[67]_0 (Q),
        .fifo_burst_ready(fifo_burst_ready),
        .fifo_resp_ready(fifo_resp_ready),
        .in(in),
        .pop(pop),
        .push(push),
        .req_en__0(req_en__0),
        .rs_req_ready(rs_req_ready),
        .sel(sel));
  LUT4 #(
    .INIT(16'hAEEE)) 
    dout_vld_i_1__6
       (.I0(empty_n_reg_n_4),
        .I1(req_fifo_valid),
        .I2(rs_req_ready),
        .I3(req_en__0),
        .O(dout_vld_i_1__6_n_4));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__6_n_4),
        .Q(req_fifo_valid),
        .R(ap_rst_n_0));
  LUT5 #(
    .INIT(32'hFBBB3888)) 
    empty_n_i_1
       (.I0(empty_n_i_2__6_n_4),
        .I1(pop),
        .I2(full_n_reg_0),
        .I3(\mOutPtr_reg[1]_0 ),
        .I4(empty_n_reg_n_4),
        .O(empty_n_i_1_n_4));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    empty_n_i_2__6
       (.I0(\mOutPtr_reg_n_4_[4] ),
        .I1(\mOutPtr_reg_n_4_[1] ),
        .I2(\mOutPtr_reg_n_4_[0] ),
        .I3(\mOutPtr_reg_n_4_[2] ),
        .I4(\mOutPtr_reg_n_4_[3] ),
        .O(empty_n_i_2__6_n_4));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_4),
        .Q(empty_n_reg_n_4),
        .R(ap_rst_n_0));
  LUT5 #(
    .INIT(32'hFFFFDF55)) 
    full_n_i_1__6
       (.I0(ap_rst_n),
        .I1(full_n_i_2__6_n_4),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(full_n_reg_0),
        .I4(pop),
        .O(full_n_i_1__6_n_4));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT5 #(
    .INIT(32'hFFFFBFFF)) 
    full_n_i_2__6
       (.I0(\mOutPtr_reg_n_4_[0] ),
        .I1(\mOutPtr_reg_n_4_[1] ),
        .I2(\mOutPtr_reg_n_4_[2] ),
        .I3(\mOutPtr_reg_n_4_[3] ),
        .I4(\mOutPtr_reg_n_4_[4] ),
        .O(full_n_i_2__6_n_4));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__6_n_4),
        .Q(full_n_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__6 
       (.I0(\mOutPtr_reg_n_4_[0] ),
        .O(\mOutPtr[0]_i_1__6_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT5 #(
    .INIT(32'hBF4040BF)) 
    \mOutPtr[1]_i_1__8 
       (.I0(pop),
        .I1(full_n_reg_0),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(\mOutPtr_reg_n_4_[1] ),
        .I4(\mOutPtr_reg_n_4_[0] ),
        .O(\mOutPtr[1]_i_1__8_n_4 ));
  LUT6 #(
    .INIT(64'hE7EEEEEE18111111)) 
    \mOutPtr[2]_i_1__8 
       (.I0(\mOutPtr_reg_n_4_[0] ),
        .I1(\mOutPtr_reg_n_4_[1] ),
        .I2(pop),
        .I3(full_n_reg_0),
        .I4(\mOutPtr_reg[1]_0 ),
        .I5(\mOutPtr_reg_n_4_[2] ),
        .O(\mOutPtr[2]_i_1__8_n_4 ));
  LUT6 #(
    .INIT(64'hFE7FFEFE01800101)) 
    \mOutPtr[3]_i_1__8 
       (.I0(\mOutPtr_reg_n_4_[1] ),
        .I1(\mOutPtr_reg_n_4_[0] ),
        .I2(\mOutPtr_reg_n_4_[2] ),
        .I3(pop),
        .I4(push),
        .I5(\mOutPtr_reg_n_4_[3] ),
        .O(\mOutPtr[3]_i_1__8_n_4 ));
  LUT3 #(
    .INIT(8'h78)) 
    \mOutPtr[4]_i_1__5 
       (.I0(full_n_reg_0),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(pop),
        .O(\mOutPtr[4]_i_1__5_n_4 ));
  LUT6 #(
    .INIT(64'h7FFFFFFE80000001)) 
    \mOutPtr[4]_i_2__4 
       (.I0(\mOutPtr_reg_n_4_[3] ),
        .I1(\mOutPtr_reg_n_4_[1] ),
        .I2(\mOutPtr_reg_n_4_[0] ),
        .I3(\mOutPtr_reg_n_4_[2] ),
        .I4(p_12_in),
        .I5(\mOutPtr_reg_n_4_[4] ),
        .O(\mOutPtr[4]_i_2__4_n_4 ));
  LUT6 #(
    .INIT(64'h0808880888088808)) 
    \mOutPtr[4]_i_3__4 
       (.I0(\mOutPtr_reg[1]_0 ),
        .I1(full_n_reg_0),
        .I2(empty_n_reg_n_4),
        .I3(req_fifo_valid),
        .I4(rs_req_ready),
        .I5(req_en__0),
        .O(p_12_in));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__5_n_4 ),
        .D(\mOutPtr[0]_i_1__6_n_4 ),
        .Q(\mOutPtr_reg_n_4_[0] ),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__5_n_4 ),
        .D(\mOutPtr[1]_i_1__8_n_4 ),
        .Q(\mOutPtr_reg_n_4_[1] ),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__5_n_4 ),
        .D(\mOutPtr[2]_i_1__8_n_4 ),
        .Q(\mOutPtr_reg_n_4_[2] ),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__5_n_4 ),
        .D(\mOutPtr[3]_i_1__8_n_4 ),
        .Q(\mOutPtr_reg_n_4_[3] ),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__5_n_4 ),
        .D(\mOutPtr[4]_i_2__4_n_4 ),
        .Q(\mOutPtr_reg_n_4_[4] ),
        .R(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \raddr[0]_i_1__1 
       (.I0(raddr_reg[0]),
        .O(\raddr[0]_i_1__1_n_4 ));
  LUT6 #(
    .INIT(64'hAAAA6AAA55559555)) 
    \raddr[1]_i_1__3 
       (.I0(raddr_reg[0]),
        .I1(empty_n_reg_n_4),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(full_n_reg_0),
        .I4(pop),
        .I5(raddr_reg[1]),
        .O(\raddr[1]_i_1__3_n_4 ));
  LUT6 #(
    .INIT(64'hBFFF4000FF4000BF)) 
    \raddr[2]_i_1__3 
       (.I0(pop),
        .I1(push),
        .I2(empty_n_reg_n_4),
        .I3(raddr_reg[0]),
        .I4(raddr_reg[2]),
        .I5(raddr_reg[1]),
        .O(\raddr[2]_i_1__3_n_4 ));
  LUT5 #(
    .INIT(32'h0AAAC000)) 
    \raddr[3]_i_1__3 
       (.I0(raddr17_in__3),
        .I1(empty_n_reg_n_4),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(full_n_reg_0),
        .I4(pop),
        .O(\raddr[3]_i_1__3_n_4 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFEA0015)) 
    \raddr[3]_i_2__3 
       (.I0(raddr_reg[1]),
        .I1(p_12_in),
        .I2(empty_n_reg_n_4),
        .I3(raddr_reg[0]),
        .I4(raddr_reg[3]),
        .I5(raddr_reg[2]),
        .O(\raddr[3]_i_2__3_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \raddr[3]_i_3__4 
       (.I0(raddr_reg[0]),
        .I1(raddr_reg[1]),
        .I2(raddr_reg[3]),
        .I3(raddr_reg[2]),
        .O(raddr17_in__3));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__3_n_4 ),
        .D(\raddr[0]_i_1__1_n_4 ),
        .Q(raddr_reg[0]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__3_n_4 ),
        .D(\raddr[1]_i_1__3_n_4 ),
        .Q(raddr_reg[1]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__3_n_4 ),
        .D(\raddr[2]_i_1__3_n_4 ),
        .Q(raddr_reg[2]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__3_n_4 ),
        .D(\raddr[3]_i_2__3_n_4 ),
        .Q(raddr_reg[3]),
        .R(ap_rst_n_0));
endmodule

(* ORIG_REF_NAME = "sw_compute_gmem_m_axi_fifo" *) 
module design_2_sw_compute_0_0_sw_compute_gmem_m_axi_fifo__parameterized6
   (full_n_reg_0,
    E,
    D,
    req_en__0,
    \dout_reg[36] ,
    m_axi_gmem_WVALID,
    WVALID_Dummy_reg,
    empty_n_reg_0,
    empty_n_reg_1,
    dout_vld_reg_0,
    dout_vld_reg_1,
    \dout_reg[36]_0 ,
    ap_clk,
    ap_rst_n,
    \last_cnt_reg[0] ,
    burst_valid,
    WVALID_Dummy,
    Q,
    m_axi_gmem_WREADY,
    flying_req_reg,
    flying_req_reg_0,
    in,
    dout_vld_reg_2,
    req_fifo_valid,
    rs_req_ready);
  output full_n_reg_0;
  output [0:0]E;
  output [3:0]D;
  output req_en__0;
  output [36:0]\dout_reg[36] ;
  output m_axi_gmem_WVALID;
  output [0:0]WVALID_Dummy_reg;
  output empty_n_reg_0;
  output empty_n_reg_1;
  output [0:0]dout_vld_reg_0;
  output dout_vld_reg_1;
  input \dout_reg[36]_0 ;
  input ap_clk;
  input ap_rst_n;
  input \last_cnt_reg[0] ;
  input burst_valid;
  input WVALID_Dummy;
  input [4:0]Q;
  input m_axi_gmem_WREADY;
  input flying_req_reg;
  input flying_req_reg_0;
  input [36:0]in;
  input dout_vld_reg_2;
  input req_fifo_valid;
  input rs_req_ready;

  wire [3:0]D;
  wire [0:0]E;
  wire [4:0]Q;
  wire WVALID_Dummy;
  wire [0:0]WVALID_Dummy_reg;
  wire ap_clk;
  wire ap_rst_n;
  wire burst_valid;
  wire data_en__3;
  wire [36:0]\dout_reg[36] ;
  wire \dout_reg[36]_0 ;
  wire dout_vld_i_1__7_n_4;
  wire [0:0]dout_vld_reg_0;
  wire dout_vld_reg_1;
  wire dout_vld_reg_2;
  wire empty_n_i_1_n_4;
  wire empty_n_i_2__7_n_4;
  wire empty_n_reg_0;
  wire empty_n_reg_1;
  wire empty_n_reg_n_4;
  wire fifo_valid;
  wire flying_req_reg;
  wire flying_req_reg_0;
  wire full_n_i_1__7_n_4;
  wire full_n_i_2__7_n_4;
  wire full_n_reg_0;
  wire [36:0]in;
  wire \last_cnt_reg[0] ;
  wire \mOutPtr[0]_i_1__7_n_4 ;
  wire \mOutPtr[1]_i_1__9_n_4 ;
  wire \mOutPtr[2]_i_1__9_n_4 ;
  wire \mOutPtr[3]_i_1__9_n_4 ;
  wire \mOutPtr[4]_i_1__6_n_4 ;
  wire \mOutPtr[4]_i_2__5_n_4 ;
  wire \mOutPtr_reg_n_4_[0] ;
  wire \mOutPtr_reg_n_4_[1] ;
  wire \mOutPtr_reg_n_4_[2] ;
  wire \mOutPtr_reg_n_4_[3] ;
  wire \mOutPtr_reg_n_4_[4] ;
  wire m_axi_gmem_WREADY;
  wire m_axi_gmem_WVALID;
  wire p_12_in;
  wire p_8_in_0;
  wire pop;
  wire push;
  wire raddr113_out;
  wire \raddr[0]_i_1__2_n_4 ;
  wire \raddr[1]_i_1__4_n_4 ;
  wire \raddr[2]_i_1__4_n_4 ;
  wire \raddr[3]_i_1__4_n_4 ;
  wire \raddr[3]_i_2__4_n_4 ;
  wire [3:0]raddr_reg;
  wire req_en__0;
  wire req_fifo_valid;
  wire rs_req_ready;

  design_2_sw_compute_0_0_sw_compute_gmem_m_axi_srl__parameterized4 U_fifo_srl
       (.D(D),
        .Q(Q),
        .WVALID_Dummy_reg(WVALID_Dummy_reg),
        .ap_clk(ap_clk),
        .data_en__3(data_en__3),
        .\dout_reg[0]_0 (empty_n_reg_n_4),
        .\dout_reg[36]_0 (\dout_reg[36] ),
        .\dout_reg[36]_1 (raddr_reg),
        .\dout_reg[36]_2 (\dout_reg[36]_0 ),
        .dout_vld_reg(dout_vld_reg_0),
        .dout_vld_reg_0(dout_vld_reg_1),
        .fifo_valid(fifo_valid),
        .flying_req_reg(flying_req_reg),
        .flying_req_reg_0(flying_req_reg_0),
        .in(in),
        .\last_cnt_reg[0] (\last_cnt_reg[0] ),
        .\last_cnt_reg[0]_0 (full_n_reg_0),
        .m_axi_gmem_WREADY(m_axi_gmem_WREADY),
        .pop(pop),
        .push(push),
        .req_en__0(req_en__0),
        .req_fifo_valid(req_fifo_valid),
        .rs_req_ready(rs_req_ready));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT5 #(
    .INIT(32'hAEAAEEEE)) 
    dout_vld_i_1__0
       (.I0(dout_vld_reg_2),
        .I1(WVALID_Dummy),
        .I2(full_n_reg_0),
        .I3(\last_cnt_reg[0] ),
        .I4(burst_valid),
        .O(empty_n_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT5 #(
    .INIT(32'hAEEEEEEE)) 
    dout_vld_i_1__7
       (.I0(empty_n_reg_n_4),
        .I1(fifo_valid),
        .I2(data_en__3),
        .I3(flying_req_reg_0),
        .I4(m_axi_gmem_WREADY),
        .O(dout_vld_i_1__7_n_4));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__7_n_4),
        .Q(fifo_valid),
        .R(\dout_reg[36]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT5 #(
    .INIT(32'hFBBB3888)) 
    empty_n_i_1
       (.I0(empty_n_i_2__7_n_4),
        .I1(pop),
        .I2(full_n_reg_0),
        .I3(\last_cnt_reg[0] ),
        .I4(empty_n_reg_n_4),
        .O(empty_n_i_1_n_4));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    empty_n_i_2__7
       (.I0(\mOutPtr_reg_n_4_[4] ),
        .I1(\mOutPtr_reg_n_4_[1] ),
        .I2(\mOutPtr_reg_n_4_[0] ),
        .I3(\mOutPtr_reg_n_4_[2] ),
        .I4(\mOutPtr_reg_n_4_[3] ),
        .O(empty_n_i_2__7_n_4));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_4),
        .Q(empty_n_reg_n_4),
        .R(\dout_reg[36]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT5 #(
    .INIT(32'hFFFFDF55)) 
    full_n_i_1__7
       (.I0(ap_rst_n),
        .I1(full_n_i_2__7_n_4),
        .I2(\last_cnt_reg[0] ),
        .I3(full_n_reg_0),
        .I4(pop),
        .O(full_n_i_1__7_n_4));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT5 #(
    .INIT(32'hFFFFBFFF)) 
    full_n_i_2__7
       (.I0(\mOutPtr_reg_n_4_[0] ),
        .I1(\mOutPtr_reg_n_4_[1] ),
        .I2(\mOutPtr_reg_n_4_[2] ),
        .I3(\mOutPtr_reg_n_4_[3] ),
        .I4(\mOutPtr_reg_n_4_[4] ),
        .O(full_n_i_2__7_n_4));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__7_n_4),
        .Q(full_n_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT4 #(
    .INIT(16'hB000)) 
    \len_cnt[7]_i_2 
       (.I0(full_n_reg_0),
        .I1(\last_cnt_reg[0] ),
        .I2(burst_valid),
        .I3(WVALID_Dummy),
        .O(E));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__7 
       (.I0(\mOutPtr_reg_n_4_[0] ),
        .O(\mOutPtr[0]_i_1__7_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT5 #(
    .INIT(32'hBF4040BF)) 
    \mOutPtr[1]_i_1__9 
       (.I0(pop),
        .I1(full_n_reg_0),
        .I2(\last_cnt_reg[0] ),
        .I3(\mOutPtr_reg_n_4_[1] ),
        .I4(\mOutPtr_reg_n_4_[0] ),
        .O(\mOutPtr[1]_i_1__9_n_4 ));
  LUT6 #(
    .INIT(64'hE7EEEEEE18111111)) 
    \mOutPtr[2]_i_1__9 
       (.I0(\mOutPtr_reg_n_4_[0] ),
        .I1(\mOutPtr_reg_n_4_[1] ),
        .I2(pop),
        .I3(full_n_reg_0),
        .I4(\last_cnt_reg[0] ),
        .I5(\mOutPtr_reg_n_4_[2] ),
        .O(\mOutPtr[2]_i_1__9_n_4 ));
  LUT6 #(
    .INIT(64'hFE7FFEFE01800101)) 
    \mOutPtr[3]_i_1__9 
       (.I0(\mOutPtr_reg_n_4_[1] ),
        .I1(\mOutPtr_reg_n_4_[0] ),
        .I2(\mOutPtr_reg_n_4_[2] ),
        .I3(pop),
        .I4(push),
        .I5(\mOutPtr_reg_n_4_[3] ),
        .O(\mOutPtr[3]_i_1__9_n_4 ));
  LUT3 #(
    .INIT(8'h78)) 
    \mOutPtr[4]_i_1__6 
       (.I0(full_n_reg_0),
        .I1(\last_cnt_reg[0] ),
        .I2(pop),
        .O(\mOutPtr[4]_i_1__6_n_4 ));
  LUT6 #(
    .INIT(64'h7FFFFFFE80000001)) 
    \mOutPtr[4]_i_2__5 
       (.I0(\mOutPtr_reg_n_4_[3] ),
        .I1(\mOutPtr_reg_n_4_[1] ),
        .I2(\mOutPtr_reg_n_4_[0] ),
        .I3(\mOutPtr_reg_n_4_[2] ),
        .I4(p_12_in),
        .I5(\mOutPtr_reg_n_4_[4] ),
        .O(\mOutPtr[4]_i_2__5_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \mOutPtr[4]_i_3__5 
       (.I0(\last_cnt_reg[0] ),
        .I1(full_n_reg_0),
        .I2(pop),
        .O(p_12_in));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__6_n_4 ),
        .D(\mOutPtr[0]_i_1__7_n_4 ),
        .Q(\mOutPtr_reg_n_4_[0] ),
        .R(\dout_reg[36]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__6_n_4 ),
        .D(\mOutPtr[1]_i_1__9_n_4 ),
        .Q(\mOutPtr_reg_n_4_[1] ),
        .R(\dout_reg[36]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__6_n_4 ),
        .D(\mOutPtr[2]_i_1__9_n_4 ),
        .Q(\mOutPtr_reg_n_4_[2] ),
        .R(\dout_reg[36]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__6_n_4 ),
        .D(\mOutPtr[3]_i_1__9_n_4 ),
        .Q(\mOutPtr_reg_n_4_[3] ),
        .R(\dout_reg[36]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__6_n_4 ),
        .D(\mOutPtr[4]_i_2__5_n_4 ),
        .Q(\mOutPtr_reg_n_4_[4] ),
        .R(\dout_reg[36]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'h80)) 
    m_axi_gmem_WVALID_INST_0
       (.I0(flying_req_reg_0),
        .I1(fifo_valid),
        .I2(data_en__3),
        .O(m_axi_gmem_WVALID));
  LUT6 #(
    .INIT(64'hA2AA2222FFFFFFFF)) 
    mem_reg_i_1
       (.I0(dout_vld_reg_2),
        .I1(WVALID_Dummy),
        .I2(full_n_reg_0),
        .I3(\last_cnt_reg[0] ),
        .I4(burst_valid),
        .I5(ap_rst_n),
        .O(empty_n_reg_1));
  LUT1 #(
    .INIT(2'h1)) 
    \raddr[0]_i_1__2 
       (.I0(raddr_reg[0]),
        .O(\raddr[0]_i_1__2_n_4 ));
  LUT6 #(
    .INIT(64'hAAAA6AAA55559555)) 
    \raddr[1]_i_1__4 
       (.I0(raddr_reg[0]),
        .I1(empty_n_reg_n_4),
        .I2(\last_cnt_reg[0] ),
        .I3(full_n_reg_0),
        .I4(pop),
        .I5(raddr_reg[1]),
        .O(\raddr[1]_i_1__4_n_4 ));
  LUT6 #(
    .INIT(64'hBFFF4000FF4000BF)) 
    \raddr[2]_i_1__4 
       (.I0(pop),
        .I1(push),
        .I2(empty_n_reg_n_4),
        .I3(raddr_reg[0]),
        .I4(raddr_reg[2]),
        .I5(raddr_reg[1]),
        .O(\raddr[2]_i_1__4_n_4 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFE0000)) 
    \raddr[3]_i_1__4 
       (.I0(raddr_reg[0]),
        .I1(raddr_reg[1]),
        .I2(raddr_reg[3]),
        .I3(raddr_reg[2]),
        .I4(p_8_in_0),
        .I5(raddr113_out),
        .O(\raddr[3]_i_1__4_n_4 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFEA0015)) 
    \raddr[3]_i_2__4 
       (.I0(raddr_reg[1]),
        .I1(p_12_in),
        .I2(empty_n_reg_n_4),
        .I3(raddr_reg[0]),
        .I4(raddr_reg[3]),
        .I5(raddr_reg[2]),
        .O(\raddr[3]_i_2__4_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \raddr[3]_i_3__3 
       (.I0(pop),
        .I1(\last_cnt_reg[0] ),
        .I2(full_n_reg_0),
        .O(p_8_in_0));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \raddr[3]_i_4__2 
       (.I0(pop),
        .I1(full_n_reg_0),
        .I2(\last_cnt_reg[0] ),
        .I3(empty_n_reg_n_4),
        .O(raddr113_out));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__4_n_4 ),
        .D(\raddr[0]_i_1__2_n_4 ),
        .Q(raddr_reg[0]),
        .R(\dout_reg[36]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__4_n_4 ),
        .D(\raddr[1]_i_1__4_n_4 ),
        .Q(raddr_reg[1]),
        .R(\dout_reg[36]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__4_n_4 ),
        .D(\raddr[2]_i_1__4_n_4 ),
        .Q(raddr_reg[2]),
        .R(\dout_reg[36]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__4_n_4 ),
        .D(\raddr[3]_i_2__4_n_4 ),
        .Q(raddr_reg[3]),
        .R(\dout_reg[36]_0 ));
endmodule

(* ORIG_REF_NAME = "sw_compute_gmem_m_axi_load" *) 
module design_2_sw_compute_0_0_sw_compute_gmem_m_axi_load
   (gmem_ARREADY,
    gmem_RVALID,
    RREADY_Dummy,
    ARVALID_Dummy,
    RBURST_READY_Dummy,
    push,
    E,
    empty_n_reg,
    ap_enable_reg_pp0_iter2_reg,
    D,
    dout,
    SR,
    ap_clk,
    ready_for_outstanding,
    ap_rst_n,
    push_0,
    Q,
    pop,
    ARREADY_Dummy,
    mOutPtr18_out,
    ram_reg,
    dout_vld_reg,
    dout_vld_reg_0,
    ram_reg_0,
    ram_reg_1,
    \dout_reg[61] ,
    mem_reg,
    din);
  output gmem_ARREADY;
  output gmem_RVALID;
  output RREADY_Dummy;
  output ARVALID_Dummy;
  output RBURST_READY_Dummy;
  output push;
  output [0:0]E;
  output empty_n_reg;
  output ap_enable_reg_pp0_iter2_reg;
  output [69:0]D;
  output [32:0]dout;
  input [0:0]SR;
  input ap_clk;
  input ready_for_outstanding;
  input ap_rst_n;
  input push_0;
  input [0:0]Q;
  input pop;
  input ARREADY_Dummy;
  input mOutPtr18_out;
  input [3:0]ram_reg;
  input dout_vld_reg;
  input [0:0]dout_vld_reg_0;
  input ram_reg_0;
  input ram_reg_1;
  input [61:0]\dout_reg[61] ;
  input mem_reg;
  input [33:0]din;

  wire ARREADY_Dummy;
  wire ARVALID_Dummy;
  wire [69:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire RBURST_READY_Dummy;
  wire RREADY_Dummy;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2_reg;
  wire ap_rst_n;
  wire [33:0]din;
  wire [32:0]dout;
  wire [61:0]\dout_reg[61] ;
  wire dout_vld_reg;
  wire [0:0]dout_vld_reg_0;
  wire empty_n_reg;
  wire fifo_rreq_n_12;
  wire fifo_rreq_n_13;
  wire fifo_rreq_n_14;
  wire fifo_rreq_n_15;
  wire fifo_rreq_n_16;
  wire fifo_rreq_n_17;
  wire fifo_rreq_n_18;
  wire fifo_rreq_n_19;
  wire fifo_rreq_n_20;
  wire fifo_rreq_n_21;
  wire fifo_rreq_n_22;
  wire fifo_rreq_n_23;
  wire fifo_rreq_n_24;
  wire fifo_rreq_n_25;
  wire fifo_rreq_n_26;
  wire fifo_rreq_n_27;
  wire fifo_rreq_n_28;
  wire fifo_rreq_n_29;
  wire fifo_rreq_n_30;
  wire fifo_rreq_n_31;
  wire fifo_rreq_n_32;
  wire fifo_rreq_n_33;
  wire fifo_rreq_n_34;
  wire fifo_rreq_n_35;
  wire fifo_rreq_n_36;
  wire fifo_rreq_n_37;
  wire fifo_rreq_n_38;
  wire fifo_rreq_n_39;
  wire fifo_rreq_n_40;
  wire fifo_rreq_n_41;
  wire fifo_rreq_n_42;
  wire fifo_rreq_n_43;
  wire fifo_rreq_n_44;
  wire fifo_rreq_n_45;
  wire fifo_rreq_n_46;
  wire fifo_rreq_n_47;
  wire fifo_rreq_n_48;
  wire fifo_rreq_n_49;
  wire fifo_rreq_n_50;
  wire fifo_rreq_n_51;
  wire fifo_rreq_n_52;
  wire fifo_rreq_n_53;
  wire fifo_rreq_n_54;
  wire fifo_rreq_n_55;
  wire fifo_rreq_n_56;
  wire fifo_rreq_n_57;
  wire fifo_rreq_n_58;
  wire fifo_rreq_n_59;
  wire fifo_rreq_n_60;
  wire fifo_rreq_n_61;
  wire fifo_rreq_n_62;
  wire fifo_rreq_n_63;
  wire fifo_rreq_n_64;
  wire fifo_rreq_n_65;
  wire fifo_rreq_n_66;
  wire fifo_rreq_n_67;
  wire fifo_rreq_n_68;
  wire fifo_rreq_n_69;
  wire fifo_rreq_n_70;
  wire fifo_rreq_n_71;
  wire fifo_rreq_n_72;
  wire fifo_rreq_n_73;
  wire fifo_rreq_n_74;
  wire fifo_rreq_n_75;
  wire fifo_rreq_n_76;
  wire fifo_rreq_n_77;
  wire fifo_rreq_n_78;
  wire fifo_rreq_n_79;
  wire fifo_rreq_n_80;
  wire gmem_ARREADY;
  wire gmem_RVALID;
  wire mOutPtr18_out;
  wire mem_reg;
  wire next_rreq;
  wire pop;
  wire push;
  wire push_0;
  wire [3:0]ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ready_for_outstanding;
  wire [6:0]rreq_len;
  wire [31:2]tmp_len0;
  wire tmp_len0_carry__0_n_4;
  wire tmp_len0_carry__0_n_5;
  wire tmp_len0_carry__0_n_6;
  wire tmp_len0_carry__0_n_7;
  wire tmp_len0_carry_n_4;
  wire tmp_len0_carry_n_5;
  wire tmp_len0_carry_n_6;
  wire tmp_len0_carry_n_7;
  wire [0:0]NLW_tmp_len0_carry_O_UNCONNECTED;
  wire [3:0]NLW_tmp_len0_carry__1_CO_UNCONNECTED;
  wire [3:1]NLW_tmp_len0_carry__1_O_UNCONNECTED;

  design_2_sw_compute_0_0_sw_compute_gmem_m_axi_fifo__parameterized3 buff_rdata
       (.E(push),
        .Q(Q),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2_reg(ap_enable_reg_pp0_iter2_reg),
        .ap_rst_n(ap_rst_n),
        .din(din),
        .dout(dout),
        .dout_vld_reg_0(dout_vld_reg),
        .dout_vld_reg_1(dout_vld_reg_0),
        .empty_n_reg_0(empty_n_reg),
        .full_n_reg_0(RREADY_Dummy),
        .gmem_RVALID(gmem_RVALID),
        .mOutPtr18_out(mOutPtr18_out),
        .mem_reg(mem_reg),
        .pop(pop),
        .ram_reg(ram_reg),
        .ram_reg_0(ram_reg_0),
        .ram_reg_1(ram_reg_1));
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[73]_i_1__0 
       (.I0(ARVALID_Dummy),
        .I1(ARREADY_Dummy),
        .O(E));
  design_2_sw_compute_0_0_sw_compute_gmem_m_axi_fifo_9 fifo_rreq
       (.ARREADY_Dummy(ARREADY_Dummy),
        .E(next_rreq),
        .Q({rreq_len[6:2],rreq_len[0],fifo_rreq_n_12,fifo_rreq_n_13,fifo_rreq_n_14,fifo_rreq_n_15,fifo_rreq_n_16,fifo_rreq_n_17,fifo_rreq_n_18,fifo_rreq_n_19,fifo_rreq_n_20,fifo_rreq_n_21,fifo_rreq_n_22,fifo_rreq_n_23,fifo_rreq_n_24,fifo_rreq_n_25,fifo_rreq_n_26,fifo_rreq_n_27,fifo_rreq_n_28,fifo_rreq_n_29,fifo_rreq_n_30,fifo_rreq_n_31,fifo_rreq_n_32,fifo_rreq_n_33,fifo_rreq_n_34,fifo_rreq_n_35,fifo_rreq_n_36,fifo_rreq_n_37,fifo_rreq_n_38,fifo_rreq_n_39,fifo_rreq_n_40,fifo_rreq_n_41,fifo_rreq_n_42,fifo_rreq_n_43,fifo_rreq_n_44,fifo_rreq_n_45,fifo_rreq_n_46,fifo_rreq_n_47,fifo_rreq_n_48,fifo_rreq_n_49,fifo_rreq_n_50,fifo_rreq_n_51,fifo_rreq_n_52,fifo_rreq_n_53,fifo_rreq_n_54,fifo_rreq_n_55,fifo_rreq_n_56,fifo_rreq_n_57,fifo_rreq_n_58,fifo_rreq_n_59,fifo_rreq_n_60,fifo_rreq_n_61,fifo_rreq_n_62,fifo_rreq_n_63,fifo_rreq_n_64,fifo_rreq_n_65,fifo_rreq_n_66,fifo_rreq_n_67,fifo_rreq_n_68,fifo_rreq_n_69,fifo_rreq_n_70,fifo_rreq_n_71,fifo_rreq_n_72,fifo_rreq_n_73}),
        .S({fifo_rreq_n_74,fifo_rreq_n_75,fifo_rreq_n_76,fifo_rreq_n_77}),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\dout_reg[61] (\dout_reg[61] ),
        .\dout_reg[66] ({fifo_rreq_n_78,fifo_rreq_n_79}),
        .gmem_ARREADY(gmem_ARREADY),
        .push_0(push_0),
        .tmp_valid_reg(fifo_rreq_n_80),
        .tmp_valid_reg_0(ARVALID_Dummy));
  FDRE ready_for_outstanding_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ready_for_outstanding),
        .Q(RBURST_READY_Dummy),
        .R(SR));
  FDRE \tmp_addr_reg[10] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_65),
        .Q(D[8]),
        .R(SR));
  FDRE \tmp_addr_reg[11] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_64),
        .Q(D[9]),
        .R(SR));
  FDRE \tmp_addr_reg[12] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_63),
        .Q(D[10]),
        .R(SR));
  FDRE \tmp_addr_reg[13] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_62),
        .Q(D[11]),
        .R(SR));
  FDRE \tmp_addr_reg[14] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_61),
        .Q(D[12]),
        .R(SR));
  FDRE \tmp_addr_reg[15] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_60),
        .Q(D[13]),
        .R(SR));
  FDRE \tmp_addr_reg[16] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_59),
        .Q(D[14]),
        .R(SR));
  FDRE \tmp_addr_reg[17] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_58),
        .Q(D[15]),
        .R(SR));
  FDRE \tmp_addr_reg[18] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_57),
        .Q(D[16]),
        .R(SR));
  FDRE \tmp_addr_reg[19] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_56),
        .Q(D[17]),
        .R(SR));
  FDRE \tmp_addr_reg[20] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_55),
        .Q(D[18]),
        .R(SR));
  FDRE \tmp_addr_reg[21] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_54),
        .Q(D[19]),
        .R(SR));
  FDRE \tmp_addr_reg[22] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_53),
        .Q(D[20]),
        .R(SR));
  FDRE \tmp_addr_reg[23] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_52),
        .Q(D[21]),
        .R(SR));
  FDRE \tmp_addr_reg[24] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_51),
        .Q(D[22]),
        .R(SR));
  FDRE \tmp_addr_reg[25] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_50),
        .Q(D[23]),
        .R(SR));
  FDRE \tmp_addr_reg[26] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_49),
        .Q(D[24]),
        .R(SR));
  FDRE \tmp_addr_reg[27] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_48),
        .Q(D[25]),
        .R(SR));
  FDRE \tmp_addr_reg[28] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_47),
        .Q(D[26]),
        .R(SR));
  FDRE \tmp_addr_reg[29] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_46),
        .Q(D[27]),
        .R(SR));
  FDRE \tmp_addr_reg[2] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_73),
        .Q(D[0]),
        .R(SR));
  FDRE \tmp_addr_reg[30] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_45),
        .Q(D[28]),
        .R(SR));
  FDRE \tmp_addr_reg[31] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_44),
        .Q(D[29]),
        .R(SR));
  FDRE \tmp_addr_reg[32] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_43),
        .Q(D[30]),
        .R(SR));
  FDRE \tmp_addr_reg[33] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_42),
        .Q(D[31]),
        .R(SR));
  FDRE \tmp_addr_reg[34] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_41),
        .Q(D[32]),
        .R(SR));
  FDRE \tmp_addr_reg[35] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_40),
        .Q(D[33]),
        .R(SR));
  FDRE \tmp_addr_reg[36] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_39),
        .Q(D[34]),
        .R(SR));
  FDRE \tmp_addr_reg[37] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_38),
        .Q(D[35]),
        .R(SR));
  FDRE \tmp_addr_reg[38] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_37),
        .Q(D[36]),
        .R(SR));
  FDRE \tmp_addr_reg[39] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_36),
        .Q(D[37]),
        .R(SR));
  FDRE \tmp_addr_reg[3] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_72),
        .Q(D[1]),
        .R(SR));
  FDRE \tmp_addr_reg[40] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_35),
        .Q(D[38]),
        .R(SR));
  FDRE \tmp_addr_reg[41] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_34),
        .Q(D[39]),
        .R(SR));
  FDRE \tmp_addr_reg[42] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_33),
        .Q(D[40]),
        .R(SR));
  FDRE \tmp_addr_reg[43] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_32),
        .Q(D[41]),
        .R(SR));
  FDRE \tmp_addr_reg[44] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_31),
        .Q(D[42]),
        .R(SR));
  FDRE \tmp_addr_reg[45] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_30),
        .Q(D[43]),
        .R(SR));
  FDRE \tmp_addr_reg[46] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_29),
        .Q(D[44]),
        .R(SR));
  FDRE \tmp_addr_reg[47] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_28),
        .Q(D[45]),
        .R(SR));
  FDRE \tmp_addr_reg[48] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_27),
        .Q(D[46]),
        .R(SR));
  FDRE \tmp_addr_reg[49] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_26),
        .Q(D[47]),
        .R(SR));
  FDRE \tmp_addr_reg[4] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_71),
        .Q(D[2]),
        .R(SR));
  FDRE \tmp_addr_reg[50] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_25),
        .Q(D[48]),
        .R(SR));
  FDRE \tmp_addr_reg[51] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_24),
        .Q(D[49]),
        .R(SR));
  FDRE \tmp_addr_reg[52] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_23),
        .Q(D[50]),
        .R(SR));
  FDRE \tmp_addr_reg[53] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_22),
        .Q(D[51]),
        .R(SR));
  FDRE \tmp_addr_reg[54] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_21),
        .Q(D[52]),
        .R(SR));
  FDRE \tmp_addr_reg[55] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_20),
        .Q(D[53]),
        .R(SR));
  FDRE \tmp_addr_reg[56] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_19),
        .Q(D[54]),
        .R(SR));
  FDRE \tmp_addr_reg[57] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_18),
        .Q(D[55]),
        .R(SR));
  FDRE \tmp_addr_reg[58] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_17),
        .Q(D[56]),
        .R(SR));
  FDRE \tmp_addr_reg[59] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_16),
        .Q(D[57]),
        .R(SR));
  FDRE \tmp_addr_reg[5] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_70),
        .Q(D[3]),
        .R(SR));
  FDRE \tmp_addr_reg[60] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_15),
        .Q(D[58]),
        .R(SR));
  FDRE \tmp_addr_reg[61] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_14),
        .Q(D[59]),
        .R(SR));
  FDRE \tmp_addr_reg[62] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_13),
        .Q(D[60]),
        .R(SR));
  FDRE \tmp_addr_reg[63] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_12),
        .Q(D[61]),
        .R(SR));
  FDRE \tmp_addr_reg[6] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_69),
        .Q(D[4]),
        .R(SR));
  FDRE \tmp_addr_reg[7] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_68),
        .Q(D[5]),
        .R(SR));
  FDRE \tmp_addr_reg[8] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_67),
        .Q(D[6]),
        .R(SR));
  FDRE \tmp_addr_reg[9] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_66),
        .Q(D[7]),
        .R(SR));
  CARRY4 tmp_len0_carry
       (.CI(1'b0),
        .CO({tmp_len0_carry_n_4,tmp_len0_carry_n_5,tmp_len0_carry_n_6,tmp_len0_carry_n_7}),
        .CYINIT(1'b0),
        .DI({rreq_len[2],1'b0,rreq_len[0],1'b0}),
        .O({tmp_len0[4:2],NLW_tmp_len0_carry_O_UNCONNECTED[0]}),
        .S({fifo_rreq_n_78,1'b1,fifo_rreq_n_79,1'b1}));
  CARRY4 tmp_len0_carry__0
       (.CI(tmp_len0_carry_n_4),
        .CO({tmp_len0_carry__0_n_4,tmp_len0_carry__0_n_5,tmp_len0_carry__0_n_6,tmp_len0_carry__0_n_7}),
        .CYINIT(1'b0),
        .DI(rreq_len[6:3]),
        .O(tmp_len0[8:5]),
        .S({fifo_rreq_n_74,fifo_rreq_n_75,fifo_rreq_n_76,fifo_rreq_n_77}));
  CARRY4 tmp_len0_carry__1
       (.CI(tmp_len0_carry__0_n_4),
        .CO(NLW_tmp_len0_carry__1_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_tmp_len0_carry__1_O_UNCONNECTED[3:1],tmp_len0[31]}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE \tmp_len_reg[2] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[2]),
        .Q(D[62]),
        .R(SR));
  FDRE \tmp_len_reg[31] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[31]),
        .Q(D[69]),
        .R(SR));
  FDRE \tmp_len_reg[3] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[3]),
        .Q(D[63]),
        .R(SR));
  FDRE \tmp_len_reg[4] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[4]),
        .Q(D[64]),
        .R(SR));
  FDRE \tmp_len_reg[5] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[5]),
        .Q(D[65]),
        .R(SR));
  FDRE \tmp_len_reg[6] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[6]),
        .Q(D[66]),
        .R(SR));
  FDRE \tmp_len_reg[7] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[7]),
        .Q(D[67]),
        .R(SR));
  FDRE \tmp_len_reg[8] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[8]),
        .Q(D[68]),
        .R(SR));
  FDRE tmp_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rreq_n_80),
        .Q(ARVALID_Dummy),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "sw_compute_gmem_m_axi_mem" *) 
module design_2_sw_compute_0_0_sw_compute_gmem_m_axi_mem
   (rnext,
    WEBWE,
    dout,
    raddr,
    pop,
    mem_reg_0,
    mem_reg_1,
    Q,
    ap_clk,
    mem_reg_2,
    mem_reg_3,
    SR,
    mem_reg_4,
    mem_reg_5,
    mem_reg_6);
  output [3:0]rnext;
  output [0:0]WEBWE;
  output [35:0]dout;
  input [3:0]raddr;
  input pop;
  input mem_reg_0;
  input mem_reg_1;
  input [1:0]Q;
  input ap_clk;
  input mem_reg_2;
  input mem_reg_3;
  input [0:0]SR;
  input mem_reg_4;
  input [3:0]mem_reg_5;
  input [31:0]mem_reg_6;

  wire [1:0]Q;
  wire [0:0]SR;
  wire [0:0]WEBWE;
  wire ap_clk;
  wire [35:0]dout;
  wire mem_reg_0;
  wire mem_reg_1;
  wire mem_reg_2;
  wire mem_reg_3;
  wire mem_reg_4;
  wire [3:0]mem_reg_5;
  wire [31:0]mem_reg_6;
  wire pop;
  wire [3:0]raddr;
  wire [3:0]raddr_reg;
  wire [3:0]rnext;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p4_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p4_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-4 {cell *THIS*} {string 4}}" *) 
  (* RTL_RAM_BITS = "540" *) 
  (* RTL_RAM_NAME = "inst/gmem_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "496" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "35" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    mem_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,1'b1,raddr_reg,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,mem_reg_5,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI(mem_reg_6[15:0]),
        .DIBDI(mem_reg_6[31:16]),
        .DIPADIP({1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(dout[15:0]),
        .DOBDO(dout[31:16]),
        .DOPADOP(dout[33:32]),
        .DOPBDOP(dout[35:34]),
        .ENARDEN(mem_reg_2),
        .ENBWREN(1'b1),
        .REGCEAREGCE(mem_reg_3),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(SR),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(mem_reg_4),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({WEBWE,WEBWE,WEBWE,WEBWE}));
  LUT4 #(
    .INIT(16'h8880)) 
    mem_reg_i_4
       (.I0(mem_reg_0),
        .I1(mem_reg_1),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(WEBWE));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT5 #(
    .INIT(32'h00FF7F00)) 
    \raddr_reg[0]_i_1 
       (.I0(raddr[2]),
        .I1(raddr[3]),
        .I2(raddr[1]),
        .I3(pop),
        .I4(raddr[0]),
        .O(rnext[0]));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT5 #(
    .INIT(32'h15FFAA00)) 
    \raddr_reg[1]_i_1 
       (.I0(raddr[0]),
        .I1(raddr[3]),
        .I2(raddr[2]),
        .I3(pop),
        .I4(raddr[1]),
        .O(rnext[1]));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT5 #(
    .INIT(32'h37FF8800)) 
    \raddr_reg[2]_i_1 
       (.I0(raddr[0]),
        .I1(raddr[1]),
        .I2(raddr[3]),
        .I3(pop),
        .I4(raddr[2]),
        .O(rnext[2]));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT5 #(
    .INIT(32'h3FFF8000)) 
    \raddr_reg[3]_i_1 
       (.I0(raddr[0]),
        .I1(raddr[1]),
        .I2(raddr[2]),
        .I3(pop),
        .I4(raddr[3]),
        .O(rnext[3]));
  FDRE \raddr_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[0]),
        .Q(raddr_reg[0]),
        .R(1'b0));
  FDRE \raddr_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[1]),
        .Q(raddr_reg[1]),
        .R(1'b0));
  FDRE \raddr_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[2]),
        .Q(raddr_reg[2]),
        .R(1'b0));
  FDRE \raddr_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[3]),
        .Q(raddr_reg[3]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sw_compute_gmem_m_axi_mem" *) 
module design_2_sw_compute_0_0_sw_compute_gmem_m_axi_mem__parameterized0
   (rnext,
    WEBWE,
    dout,
    pop,
    \raddr_reg_reg[0]_0 ,
    \raddr_reg_reg[1]_0 ,
    \raddr_reg_reg[2]_0 ,
    \raddr_reg_reg[3]_0 ,
    \raddr_reg_reg[4]_0 ,
    \raddr_reg_reg[5]_0 ,
    \raddr_reg_reg[6]_0 ,
    \raddr_reg_reg[7]_0 ,
    mem_reg_0,
    Q,
    ap_clk,
    mem_reg_1,
    SR,
    mem_reg_2,
    din);
  output [7:0]rnext;
  output [0:0]WEBWE;
  output [32:0]dout;
  input pop;
  input \raddr_reg_reg[0]_0 ;
  input \raddr_reg_reg[1]_0 ;
  input \raddr_reg_reg[2]_0 ;
  input \raddr_reg_reg[3]_0 ;
  input \raddr_reg_reg[4]_0 ;
  input \raddr_reg_reg[5]_0 ;
  input \raddr_reg_reg[6]_0 ;
  input \raddr_reg_reg[7]_0 ;
  input mem_reg_0;
  input [0:0]Q;
  input ap_clk;
  input mem_reg_1;
  input [0:0]SR;
  input [7:0]mem_reg_2;
  input [33:0]din;

  wire [0:0]Q;
  wire [0:0]SR;
  wire [0:0]WEBWE;
  wire ap_clk;
  wire [33:0]din;
  wire [32:0]dout;
  wire mem_reg_0;
  wire mem_reg_1;
  wire [7:0]mem_reg_2;
  wire mem_reg_n_37;
  wire pop;
  wire [7:0]raddr_reg;
  wire \raddr_reg[4]_i_2_n_4 ;
  wire \raddr_reg[5]_i_2_n_4 ;
  wire \raddr_reg[7]_i_2_n_4 ;
  wire \raddr_reg[7]_i_3_n_4 ;
  wire \raddr_reg[7]_i_4_n_4 ;
  wire \raddr_reg_reg[0]_0 ;
  wire \raddr_reg_reg[1]_0 ;
  wire \raddr_reg_reg[2]_0 ;
  wire \raddr_reg_reg[3]_0 ;
  wire \raddr_reg_reg[4]_0 ;
  wire \raddr_reg_reg[5]_0 ;
  wire \raddr_reg_reg[6]_0 ;
  wire \raddr_reg_reg[7]_0 ;
  wire [7:0]rnext;
  wire [1:0]NLW_mem_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p2_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8670" *) 
  (* RTL_RAM_NAME = "inst/gmem_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "256" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "33" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    mem_reg
       (.ADDRARDADDR({1'b1,raddr_reg,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,mem_reg_2,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI(din[15:0]),
        .DIBDI(din[31:16]),
        .DIPADIP(din[33:32]),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(dout[15:0]),
        .DOBDO(dout[31:16]),
        .DOPADOP({dout[32],mem_reg_n_37}),
        .DOPBDOP(NLW_mem_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(mem_reg_1),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(SR),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({WEBWE,WEBWE,WEBWE,WEBWE}));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_i_3
       (.I0(mem_reg_0),
        .I1(Q),
        .O(WEBWE));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \raddr_reg[0]_i_1__0 
       (.I0(pop),
        .I1(\raddr_reg_reg[0]_0 ),
        .I2(\raddr_reg[7]_i_2_n_4 ),
        .O(rnext[0]));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT4 #(
    .INIT(16'h5370)) 
    \raddr_reg[1]_i_1__0 
       (.I0(pop),
        .I1(\raddr_reg[7]_i_2_n_4 ),
        .I2(\raddr_reg_reg[1]_0 ),
        .I3(\raddr_reg_reg[0]_0 ),
        .O(rnext[1]));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT5 #(
    .INIT(32'h53707070)) 
    \raddr_reg[2]_i_1__0 
       (.I0(pop),
        .I1(\raddr_reg[7]_i_2_n_4 ),
        .I2(\raddr_reg_reg[2]_0 ),
        .I3(\raddr_reg_reg[0]_0 ),
        .I4(\raddr_reg_reg[1]_0 ),
        .O(rnext[2]));
  LUT6 #(
    .INIT(64'h5370707070707070)) 
    \raddr_reg[3]_i_1__0 
       (.I0(pop),
        .I1(\raddr_reg[7]_i_2_n_4 ),
        .I2(\raddr_reg_reg[3]_0 ),
        .I3(\raddr_reg_reg[1]_0 ),
        .I4(\raddr_reg_reg[0]_0 ),
        .I5(\raddr_reg_reg[2]_0 ),
        .O(rnext[3]));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT4 #(
    .INIT(16'h5370)) 
    \raddr_reg[4]_i_1 
       (.I0(pop),
        .I1(\raddr_reg[7]_i_2_n_4 ),
        .I2(\raddr_reg_reg[4]_0 ),
        .I3(\raddr_reg[4]_i_2_n_4 ),
        .O(rnext[4]));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \raddr_reg[4]_i_2 
       (.I0(\raddr_reg_reg[3]_0 ),
        .I1(\raddr_reg_reg[1]_0 ),
        .I2(\raddr_reg_reg[0]_0 ),
        .I3(\raddr_reg_reg[2]_0 ),
        .O(\raddr_reg[4]_i_2_n_4 ));
  LUT4 #(
    .INIT(16'h5370)) 
    \raddr_reg[5]_i_1 
       (.I0(pop),
        .I1(\raddr_reg[7]_i_2_n_4 ),
        .I2(\raddr_reg_reg[5]_0 ),
        .I3(\raddr_reg[5]_i_2_n_4 ),
        .O(rnext[5]));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \raddr_reg[5]_i_2 
       (.I0(\raddr_reg_reg[4]_0 ),
        .I1(\raddr_reg_reg[2]_0 ),
        .I2(\raddr_reg_reg[0]_0 ),
        .I3(\raddr_reg_reg[1]_0 ),
        .I4(\raddr_reg_reg[3]_0 ),
        .O(\raddr_reg[5]_i_2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT4 #(
    .INIT(16'h5370)) 
    \raddr_reg[6]_i_1 
       (.I0(pop),
        .I1(\raddr_reg[7]_i_2_n_4 ),
        .I2(\raddr_reg_reg[6]_0 ),
        .I3(\raddr_reg[7]_i_3_n_4 ),
        .O(rnext[6]));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT5 #(
    .INIT(32'h57773000)) 
    \raddr_reg[7]_i_1 
       (.I0(pop),
        .I1(\raddr_reg[7]_i_2_n_4 ),
        .I2(\raddr_reg[7]_i_3_n_4 ),
        .I3(\raddr_reg_reg[6]_0 ),
        .I4(\raddr_reg_reg[7]_0 ),
        .O(rnext[7]));
  LUT6 #(
    .INIT(64'h04000000FFFFFFFF)) 
    \raddr_reg[7]_i_2 
       (.I0(\raddr_reg[7]_i_4_n_4 ),
        .I1(\raddr_reg_reg[1]_0 ),
        .I2(\raddr_reg_reg[0]_0 ),
        .I3(\raddr_reg_reg[2]_0 ),
        .I4(\raddr_reg_reg[3]_0 ),
        .I5(pop),
        .O(\raddr_reg[7]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \raddr_reg[7]_i_3 
       (.I0(\raddr_reg_reg[5]_0 ),
        .I1(\raddr_reg_reg[3]_0 ),
        .I2(\raddr_reg_reg[1]_0 ),
        .I3(\raddr_reg_reg[0]_0 ),
        .I4(\raddr_reg_reg[2]_0 ),
        .I5(\raddr_reg_reg[4]_0 ),
        .O(\raddr_reg[7]_i_3_n_4 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \raddr_reg[7]_i_4 
       (.I0(\raddr_reg_reg[4]_0 ),
        .I1(\raddr_reg_reg[5]_0 ),
        .I2(\raddr_reg_reg[7]_0 ),
        .I3(\raddr_reg_reg[6]_0 ),
        .O(\raddr_reg[7]_i_4_n_4 ));
  FDRE \raddr_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[0]),
        .Q(raddr_reg[0]),
        .R(1'b0));
  FDRE \raddr_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[1]),
        .Q(raddr_reg[1]),
        .R(1'b0));
  FDRE \raddr_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[2]),
        .Q(raddr_reg[2]),
        .R(1'b0));
  FDRE \raddr_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[3]),
        .Q(raddr_reg[3]),
        .R(1'b0));
  FDRE \raddr_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[4]),
        .Q(raddr_reg[4]),
        .R(1'b0));
  FDRE \raddr_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[5]),
        .Q(raddr_reg[5]),
        .R(1'b0));
  FDRE \raddr_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[6]),
        .Q(raddr_reg[6]),
        .R(1'b0));
  FDRE \raddr_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[7]),
        .Q(raddr_reg[7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sw_compute_gmem_m_axi_read" *) 
module design_2_sw_compute_0_0_sw_compute_gmem_m_axi_read
   (ARREADY_Dummy,
    s_ready_t_reg,
    \could_multi_bursts.ARVALID_Dummy_reg_0 ,
    mOutPtr18_out,
    Q,
    \data_p1_reg[32] ,
    din,
    m_axi_gmem_ARADDR,
    \could_multi_bursts.arlen_buf_reg[3]_0 ,
    ap_clk,
    SR,
    ap_rst_n,
    RREADY_Dummy,
    pop,
    push,
    ARVALID_Dummy,
    RBURST_READY_Dummy,
    m_axi_gmem_ARREADY,
    m_axi_gmem_RVALID,
    D,
    \data_p2_reg[32] ,
    E);
  output ARREADY_Dummy;
  output s_ready_t_reg;
  output \could_multi_bursts.ARVALID_Dummy_reg_0 ;
  output mOutPtr18_out;
  output [0:0]Q;
  output [32:0]\data_p1_reg[32] ;
  output [0:0]din;
  output [61:0]m_axi_gmem_ARADDR;
  output [3:0]\could_multi_bursts.arlen_buf_reg[3]_0 ;
  input ap_clk;
  input [0:0]SR;
  input ap_rst_n;
  input RREADY_Dummy;
  input pop;
  input push;
  input ARVALID_Dummy;
  input RBURST_READY_Dummy;
  input m_axi_gmem_ARREADY;
  input m_axi_gmem_RVALID;
  input [69:0]D;
  input [32:0]\data_p2_reg[32] ;
  input [0:0]E;

  wire ARREADY_Dummy;
  wire ARVALID_Dummy;
  wire [69:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire RBURST_READY_Dummy;
  wire RREADY_Dummy;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire [63:2]araddr_tmp;
  wire [9:0]beat_len;
  wire burst_valid;
  wire \could_multi_bursts.ARVALID_Dummy_reg_0 ;
  wire \could_multi_bursts.araddr_buf[4]_i_3_n_4 ;
  wire \could_multi_bursts.araddr_buf[4]_i_4_n_4 ;
  wire \could_multi_bursts.araddr_buf[4]_i_5_n_4 ;
  wire \could_multi_bursts.araddr_buf[63]_i_3_n_4 ;
  wire \could_multi_bursts.araddr_buf[8]_i_3_n_4 ;
  wire \could_multi_bursts.araddr_buf[8]_i_4_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2_n_7 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_7 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2_n_7 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_7 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2_n_7 ;
  wire \could_multi_bursts.araddr_buf_reg[32]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[32]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[32]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[32]_i_2_n_7 ;
  wire \could_multi_bursts.araddr_buf_reg[36]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[36]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[36]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[36]_i_2_n_7 ;
  wire \could_multi_bursts.araddr_buf_reg[40]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[40]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[40]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[40]_i_2_n_7 ;
  wire \could_multi_bursts.araddr_buf_reg[44]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[44]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[44]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[44]_i_2_n_7 ;
  wire \could_multi_bursts.araddr_buf_reg[48]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[48]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[48]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[48]_i_2_n_7 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2_n_7 ;
  wire \could_multi_bursts.araddr_buf_reg[52]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[52]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[52]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[52]_i_2_n_7 ;
  wire \could_multi_bursts.araddr_buf_reg[56]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[56]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[56]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[56]_i_2_n_7 ;
  wire \could_multi_bursts.araddr_buf_reg[60]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[60]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[60]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[60]_i_2_n_7 ;
  wire \could_multi_bursts.araddr_buf_reg[63]_i_4_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[63]_i_4_n_7 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_7 ;
  wire [3:0]\could_multi_bursts.arlen_buf_reg[3]_0 ;
  wire \could_multi_bursts.last_loop__10 ;
  wire [5:0]\could_multi_bursts.loop_cnt_reg ;
  wire \could_multi_bursts.sect_handling_reg_n_4 ;
  wire [63:2]data1;
  wire [32:0]\data_p1_reg[32] ;
  wire [32:0]\data_p2_reg[32] ;
  wire [0:0]din;
  wire \end_addr[13]_i_2_n_4 ;
  wire \end_addr[13]_i_3_n_4 ;
  wire \end_addr[13]_i_4_n_4 ;
  wire \end_addr[13]_i_5_n_4 ;
  wire \end_addr[17]_i_2_n_4 ;
  wire \end_addr[17]_i_3_n_4 ;
  wire \end_addr[17]_i_4_n_4 ;
  wire \end_addr[17]_i_5_n_4 ;
  wire \end_addr[21]_i_2_n_4 ;
  wire \end_addr[21]_i_3_n_4 ;
  wire \end_addr[21]_i_4_n_4 ;
  wire \end_addr[21]_i_5_n_4 ;
  wire \end_addr[25]_i_2_n_4 ;
  wire \end_addr[25]_i_3_n_4 ;
  wire \end_addr[25]_i_4_n_4 ;
  wire \end_addr[25]_i_5_n_4 ;
  wire \end_addr[29]_i_2_n_4 ;
  wire \end_addr[29]_i_3_n_4 ;
  wire \end_addr[29]_i_4_n_4 ;
  wire \end_addr[29]_i_5_n_4 ;
  wire \end_addr[33]_i_2_n_4 ;
  wire \end_addr[33]_i_3_n_4 ;
  wire \end_addr[5]_i_2_n_4 ;
  wire \end_addr[5]_i_3_n_4 ;
  wire \end_addr[5]_i_4_n_4 ;
  wire \end_addr[5]_i_5_n_4 ;
  wire \end_addr[9]_i_2_n_4 ;
  wire \end_addr[9]_i_3_n_4 ;
  wire \end_addr[9]_i_4_n_4 ;
  wire \end_addr[9]_i_5_n_4 ;
  wire \end_addr_reg_n_4_[10] ;
  wire \end_addr_reg_n_4_[11] ;
  wire \end_addr_reg_n_4_[2] ;
  wire \end_addr_reg_n_4_[3] ;
  wire \end_addr_reg_n_4_[4] ;
  wire \end_addr_reg_n_4_[5] ;
  wire \end_addr_reg_n_4_[6] ;
  wire \end_addr_reg_n_4_[7] ;
  wire \end_addr_reg_n_4_[8] ;
  wire \end_addr_reg_n_4_[9] ;
  wire fifo_burst_n_5;
  wire fifo_burst_n_7;
  wire fifo_burst_n_8;
  wire fifo_rctl_n_10;
  wire fifo_rctl_n_11;
  wire fifo_rctl_n_12;
  wire fifo_rctl_n_13;
  wire fifo_rctl_n_14;
  wire fifo_rctl_n_15;
  wire fifo_rctl_n_16;
  wire fifo_rctl_n_17;
  wire fifo_rctl_n_18;
  wire fifo_rctl_n_6;
  wire fifo_rctl_n_9;
  wire fifo_rctl_ready;
  wire first_sect;
  wire first_sect_carry__0_i_1__0_n_4;
  wire first_sect_carry__0_i_2__0_n_4;
  wire first_sect_carry__0_i_3__0_n_4;
  wire first_sect_carry__0_i_4__0_n_4;
  wire first_sect_carry__0_n_4;
  wire first_sect_carry__0_n_5;
  wire first_sect_carry__0_n_6;
  wire first_sect_carry__0_n_7;
  wire first_sect_carry__1_i_1__0_n_4;
  wire first_sect_carry__1_i_2__0_n_4;
  wire first_sect_carry__1_i_3__0_n_4;
  wire first_sect_carry__1_i_4__0_n_4;
  wire first_sect_carry__1_n_4;
  wire first_sect_carry__1_n_5;
  wire first_sect_carry__1_n_6;
  wire first_sect_carry__1_n_7;
  wire first_sect_carry__2_i_1__0_n_4;
  wire first_sect_carry__2_i_2__0_n_4;
  wire first_sect_carry__2_i_3__0_n_4;
  wire first_sect_carry__2_i_4__0_n_4;
  wire first_sect_carry__2_n_4;
  wire first_sect_carry__2_n_5;
  wire first_sect_carry__2_n_6;
  wire first_sect_carry__2_n_7;
  wire first_sect_carry__3_i_1__0_n_4;
  wire first_sect_carry__3_i_2__0_n_4;
  wire first_sect_carry__3_n_7;
  wire first_sect_carry_i_1__0_n_4;
  wire first_sect_carry_i_2__0_n_4;
  wire first_sect_carry_i_3__0_n_4;
  wire first_sect_carry_i_4__0_n_4;
  wire first_sect_carry_n_4;
  wire first_sect_carry_n_5;
  wire first_sect_carry_n_6;
  wire first_sect_carry_n_7;
  wire last_sect;
  wire last_sect_buf_reg_n_4;
  wire last_sect_carry__0_i_1__0_n_4;
  wire last_sect_carry__0_i_2__0_n_4;
  wire last_sect_carry__0_i_3__0_n_4;
  wire last_sect_carry__0_i_4__0_n_4;
  wire last_sect_carry__0_n_4;
  wire last_sect_carry__0_n_5;
  wire last_sect_carry__0_n_6;
  wire last_sect_carry__0_n_7;
  wire last_sect_carry__1_i_1__0_n_4;
  wire last_sect_carry__1_i_2__0_n_4;
  wire last_sect_carry__1_i_3__0_n_4;
  wire last_sect_carry__1_i_4__0_n_4;
  wire last_sect_carry__1_n_4;
  wire last_sect_carry__1_n_5;
  wire last_sect_carry__1_n_6;
  wire last_sect_carry__1_n_7;
  wire last_sect_carry__2_i_1__0_n_4;
  wire last_sect_carry__2_i_2__0_n_4;
  wire last_sect_carry__2_i_3__0_n_4;
  wire last_sect_carry__2_i_4__0_n_4;
  wire last_sect_carry__2_n_4;
  wire last_sect_carry__2_n_5;
  wire last_sect_carry__2_n_6;
  wire last_sect_carry__2_n_7;
  wire last_sect_carry__3_n_7;
  wire last_sect_carry_i_1__0_n_4;
  wire last_sect_carry_i_2__0_n_4;
  wire last_sect_carry_i_3__0_n_4;
  wire last_sect_carry_i_4__0_n_4;
  wire last_sect_carry_n_4;
  wire last_sect_carry_n_5;
  wire last_sect_carry_n_6;
  wire last_sect_carry_n_7;
  wire mOutPtr18_out;
  wire [61:0]m_axi_gmem_ARADDR;
  wire m_axi_gmem_ARREADY;
  wire m_axi_gmem_RVALID;
  wire next_rreq;
  wire [51:0]p_0_in;
  wire [51:0]p_0_in0_in;
  wire [5:0]p_0_in__1;
  wire p_13_in;
  wire p_14_in;
  wire [8:2]p_1_in;
  wire pop;
  wire pop_0;
  wire push;
  wire rreq_handling_reg_n_4;
  wire rreq_valid;
  wire rs_rreq_n_10;
  wire rs_rreq_n_100;
  wire rs_rreq_n_101;
  wire rs_rreq_n_102;
  wire rs_rreq_n_103;
  wire rs_rreq_n_104;
  wire rs_rreq_n_105;
  wire rs_rreq_n_106;
  wire rs_rreq_n_107;
  wire rs_rreq_n_108;
  wire rs_rreq_n_109;
  wire rs_rreq_n_11;
  wire rs_rreq_n_110;
  wire rs_rreq_n_111;
  wire rs_rreq_n_112;
  wire rs_rreq_n_113;
  wire rs_rreq_n_114;
  wire rs_rreq_n_115;
  wire rs_rreq_n_116;
  wire rs_rreq_n_117;
  wire rs_rreq_n_118;
  wire rs_rreq_n_119;
  wire rs_rreq_n_12;
  wire rs_rreq_n_120;
  wire rs_rreq_n_121;
  wire rs_rreq_n_122;
  wire rs_rreq_n_123;
  wire rs_rreq_n_124;
  wire rs_rreq_n_125;
  wire rs_rreq_n_126;
  wire rs_rreq_n_127;
  wire rs_rreq_n_128;
  wire rs_rreq_n_129;
  wire rs_rreq_n_13;
  wire rs_rreq_n_130;
  wire rs_rreq_n_131;
  wire rs_rreq_n_132;
  wire rs_rreq_n_133;
  wire rs_rreq_n_134;
  wire rs_rreq_n_135;
  wire rs_rreq_n_136;
  wire rs_rreq_n_137;
  wire rs_rreq_n_138;
  wire rs_rreq_n_139;
  wire rs_rreq_n_14;
  wire rs_rreq_n_140;
  wire rs_rreq_n_141;
  wire rs_rreq_n_142;
  wire rs_rreq_n_143;
  wire rs_rreq_n_144;
  wire rs_rreq_n_145;
  wire rs_rreq_n_146;
  wire rs_rreq_n_147;
  wire rs_rreq_n_148;
  wire rs_rreq_n_149;
  wire rs_rreq_n_15;
  wire rs_rreq_n_150;
  wire rs_rreq_n_151;
  wire rs_rreq_n_152;
  wire rs_rreq_n_153;
  wire rs_rreq_n_154;
  wire rs_rreq_n_155;
  wire rs_rreq_n_156;
  wire rs_rreq_n_157;
  wire rs_rreq_n_158;
  wire rs_rreq_n_159;
  wire rs_rreq_n_16;
  wire rs_rreq_n_160;
  wire rs_rreq_n_161;
  wire rs_rreq_n_162;
  wire rs_rreq_n_163;
  wire rs_rreq_n_164;
  wire rs_rreq_n_165;
  wire rs_rreq_n_166;
  wire rs_rreq_n_167;
  wire rs_rreq_n_168;
  wire rs_rreq_n_169;
  wire rs_rreq_n_17;
  wire rs_rreq_n_170;
  wire rs_rreq_n_171;
  wire rs_rreq_n_172;
  wire rs_rreq_n_173;
  wire rs_rreq_n_174;
  wire rs_rreq_n_175;
  wire rs_rreq_n_176;
  wire rs_rreq_n_177;
  wire rs_rreq_n_178;
  wire rs_rreq_n_179;
  wire rs_rreq_n_18;
  wire rs_rreq_n_180;
  wire rs_rreq_n_181;
  wire rs_rreq_n_182;
  wire rs_rreq_n_183;
  wire rs_rreq_n_184;
  wire rs_rreq_n_185;
  wire rs_rreq_n_186;
  wire rs_rreq_n_187;
  wire rs_rreq_n_188;
  wire rs_rreq_n_189;
  wire rs_rreq_n_19;
  wire rs_rreq_n_190;
  wire rs_rreq_n_191;
  wire rs_rreq_n_20;
  wire rs_rreq_n_21;
  wire rs_rreq_n_22;
  wire rs_rreq_n_23;
  wire rs_rreq_n_24;
  wire rs_rreq_n_25;
  wire rs_rreq_n_26;
  wire rs_rreq_n_27;
  wire rs_rreq_n_28;
  wire rs_rreq_n_29;
  wire rs_rreq_n_30;
  wire rs_rreq_n_31;
  wire rs_rreq_n_32;
  wire rs_rreq_n_33;
  wire rs_rreq_n_34;
  wire rs_rreq_n_35;
  wire rs_rreq_n_36;
  wire rs_rreq_n_37;
  wire rs_rreq_n_38;
  wire rs_rreq_n_39;
  wire rs_rreq_n_40;
  wire rs_rreq_n_41;
  wire rs_rreq_n_42;
  wire rs_rreq_n_43;
  wire rs_rreq_n_44;
  wire rs_rreq_n_45;
  wire rs_rreq_n_46;
  wire rs_rreq_n_47;
  wire rs_rreq_n_48;
  wire rs_rreq_n_49;
  wire rs_rreq_n_50;
  wire rs_rreq_n_51;
  wire rs_rreq_n_52;
  wire rs_rreq_n_53;
  wire rs_rreq_n_54;
  wire rs_rreq_n_55;
  wire rs_rreq_n_56;
  wire rs_rreq_n_57;
  wire rs_rreq_n_58;
  wire rs_rreq_n_6;
  wire rs_rreq_n_66;
  wire rs_rreq_n_67;
  wire rs_rreq_n_68;
  wire rs_rreq_n_69;
  wire rs_rreq_n_7;
  wire rs_rreq_n_70;
  wire rs_rreq_n_71;
  wire rs_rreq_n_72;
  wire rs_rreq_n_73;
  wire rs_rreq_n_74;
  wire rs_rreq_n_75;
  wire rs_rreq_n_76;
  wire rs_rreq_n_77;
  wire rs_rreq_n_78;
  wire rs_rreq_n_79;
  wire rs_rreq_n_8;
  wire rs_rreq_n_80;
  wire rs_rreq_n_81;
  wire rs_rreq_n_82;
  wire rs_rreq_n_83;
  wire rs_rreq_n_84;
  wire rs_rreq_n_85;
  wire rs_rreq_n_86;
  wire rs_rreq_n_87;
  wire rs_rreq_n_88;
  wire rs_rreq_n_89;
  wire rs_rreq_n_9;
  wire rs_rreq_n_90;
  wire rs_rreq_n_91;
  wire rs_rreq_n_92;
  wire rs_rreq_n_93;
  wire rs_rreq_n_94;
  wire rs_rreq_n_95;
  wire rs_rreq_n_96;
  wire rs_rreq_n_97;
  wire rs_rreq_n_98;
  wire rs_rreq_n_99;
  wire s_ready_t_reg;
  wire [63:2]sect_addr;
  wire \sect_addr_buf_reg_n_4_[10] ;
  wire \sect_addr_buf_reg_n_4_[11] ;
  wire \sect_addr_buf_reg_n_4_[12] ;
  wire \sect_addr_buf_reg_n_4_[13] ;
  wire \sect_addr_buf_reg_n_4_[14] ;
  wire \sect_addr_buf_reg_n_4_[15] ;
  wire \sect_addr_buf_reg_n_4_[16] ;
  wire \sect_addr_buf_reg_n_4_[17] ;
  wire \sect_addr_buf_reg_n_4_[18] ;
  wire \sect_addr_buf_reg_n_4_[19] ;
  wire \sect_addr_buf_reg_n_4_[20] ;
  wire \sect_addr_buf_reg_n_4_[21] ;
  wire \sect_addr_buf_reg_n_4_[22] ;
  wire \sect_addr_buf_reg_n_4_[23] ;
  wire \sect_addr_buf_reg_n_4_[24] ;
  wire \sect_addr_buf_reg_n_4_[25] ;
  wire \sect_addr_buf_reg_n_4_[26] ;
  wire \sect_addr_buf_reg_n_4_[27] ;
  wire \sect_addr_buf_reg_n_4_[28] ;
  wire \sect_addr_buf_reg_n_4_[29] ;
  wire \sect_addr_buf_reg_n_4_[2] ;
  wire \sect_addr_buf_reg_n_4_[30] ;
  wire \sect_addr_buf_reg_n_4_[31] ;
  wire \sect_addr_buf_reg_n_4_[32] ;
  wire \sect_addr_buf_reg_n_4_[33] ;
  wire \sect_addr_buf_reg_n_4_[34] ;
  wire \sect_addr_buf_reg_n_4_[35] ;
  wire \sect_addr_buf_reg_n_4_[36] ;
  wire \sect_addr_buf_reg_n_4_[37] ;
  wire \sect_addr_buf_reg_n_4_[38] ;
  wire \sect_addr_buf_reg_n_4_[39] ;
  wire \sect_addr_buf_reg_n_4_[3] ;
  wire \sect_addr_buf_reg_n_4_[40] ;
  wire \sect_addr_buf_reg_n_4_[41] ;
  wire \sect_addr_buf_reg_n_4_[42] ;
  wire \sect_addr_buf_reg_n_4_[43] ;
  wire \sect_addr_buf_reg_n_4_[44] ;
  wire \sect_addr_buf_reg_n_4_[45] ;
  wire \sect_addr_buf_reg_n_4_[46] ;
  wire \sect_addr_buf_reg_n_4_[47] ;
  wire \sect_addr_buf_reg_n_4_[48] ;
  wire \sect_addr_buf_reg_n_4_[49] ;
  wire \sect_addr_buf_reg_n_4_[4] ;
  wire \sect_addr_buf_reg_n_4_[50] ;
  wire \sect_addr_buf_reg_n_4_[51] ;
  wire \sect_addr_buf_reg_n_4_[52] ;
  wire \sect_addr_buf_reg_n_4_[53] ;
  wire \sect_addr_buf_reg_n_4_[54] ;
  wire \sect_addr_buf_reg_n_4_[55] ;
  wire \sect_addr_buf_reg_n_4_[56] ;
  wire \sect_addr_buf_reg_n_4_[57] ;
  wire \sect_addr_buf_reg_n_4_[58] ;
  wire \sect_addr_buf_reg_n_4_[59] ;
  wire \sect_addr_buf_reg_n_4_[5] ;
  wire \sect_addr_buf_reg_n_4_[60] ;
  wire \sect_addr_buf_reg_n_4_[61] ;
  wire \sect_addr_buf_reg_n_4_[62] ;
  wire \sect_addr_buf_reg_n_4_[63] ;
  wire \sect_addr_buf_reg_n_4_[6] ;
  wire \sect_addr_buf_reg_n_4_[7] ;
  wire \sect_addr_buf_reg_n_4_[8] ;
  wire \sect_addr_buf_reg_n_4_[9] ;
  wire [51:1]sect_cnt0;
  wire sect_cnt0_carry__0_n_4;
  wire sect_cnt0_carry__0_n_5;
  wire sect_cnt0_carry__0_n_6;
  wire sect_cnt0_carry__0_n_7;
  wire sect_cnt0_carry__10_n_4;
  wire sect_cnt0_carry__10_n_5;
  wire sect_cnt0_carry__10_n_6;
  wire sect_cnt0_carry__10_n_7;
  wire sect_cnt0_carry__11_n_6;
  wire sect_cnt0_carry__11_n_7;
  wire sect_cnt0_carry__1_n_4;
  wire sect_cnt0_carry__1_n_5;
  wire sect_cnt0_carry__1_n_6;
  wire sect_cnt0_carry__1_n_7;
  wire sect_cnt0_carry__2_n_4;
  wire sect_cnt0_carry__2_n_5;
  wire sect_cnt0_carry__2_n_6;
  wire sect_cnt0_carry__2_n_7;
  wire sect_cnt0_carry__3_n_4;
  wire sect_cnt0_carry__3_n_5;
  wire sect_cnt0_carry__3_n_6;
  wire sect_cnt0_carry__3_n_7;
  wire sect_cnt0_carry__4_n_4;
  wire sect_cnt0_carry__4_n_5;
  wire sect_cnt0_carry__4_n_6;
  wire sect_cnt0_carry__4_n_7;
  wire sect_cnt0_carry__5_n_4;
  wire sect_cnt0_carry__5_n_5;
  wire sect_cnt0_carry__5_n_6;
  wire sect_cnt0_carry__5_n_7;
  wire sect_cnt0_carry__6_n_4;
  wire sect_cnt0_carry__6_n_5;
  wire sect_cnt0_carry__6_n_6;
  wire sect_cnt0_carry__6_n_7;
  wire sect_cnt0_carry__7_n_4;
  wire sect_cnt0_carry__7_n_5;
  wire sect_cnt0_carry__7_n_6;
  wire sect_cnt0_carry__7_n_7;
  wire sect_cnt0_carry__8_n_4;
  wire sect_cnt0_carry__8_n_5;
  wire sect_cnt0_carry__8_n_6;
  wire sect_cnt0_carry__8_n_7;
  wire sect_cnt0_carry__9_n_4;
  wire sect_cnt0_carry__9_n_5;
  wire sect_cnt0_carry__9_n_6;
  wire sect_cnt0_carry__9_n_7;
  wire sect_cnt0_carry_n_4;
  wire sect_cnt0_carry_n_5;
  wire sect_cnt0_carry_n_6;
  wire sect_cnt0_carry_n_7;
  wire \sect_cnt_reg_n_4_[0] ;
  wire \sect_cnt_reg_n_4_[10] ;
  wire \sect_cnt_reg_n_4_[11] ;
  wire \sect_cnt_reg_n_4_[12] ;
  wire \sect_cnt_reg_n_4_[13] ;
  wire \sect_cnt_reg_n_4_[14] ;
  wire \sect_cnt_reg_n_4_[15] ;
  wire \sect_cnt_reg_n_4_[16] ;
  wire \sect_cnt_reg_n_4_[17] ;
  wire \sect_cnt_reg_n_4_[18] ;
  wire \sect_cnt_reg_n_4_[19] ;
  wire \sect_cnt_reg_n_4_[1] ;
  wire \sect_cnt_reg_n_4_[20] ;
  wire \sect_cnt_reg_n_4_[21] ;
  wire \sect_cnt_reg_n_4_[22] ;
  wire \sect_cnt_reg_n_4_[23] ;
  wire \sect_cnt_reg_n_4_[24] ;
  wire \sect_cnt_reg_n_4_[25] ;
  wire \sect_cnt_reg_n_4_[26] ;
  wire \sect_cnt_reg_n_4_[27] ;
  wire \sect_cnt_reg_n_4_[28] ;
  wire \sect_cnt_reg_n_4_[29] ;
  wire \sect_cnt_reg_n_4_[2] ;
  wire \sect_cnt_reg_n_4_[30] ;
  wire \sect_cnt_reg_n_4_[31] ;
  wire \sect_cnt_reg_n_4_[32] ;
  wire \sect_cnt_reg_n_4_[33] ;
  wire \sect_cnt_reg_n_4_[34] ;
  wire \sect_cnt_reg_n_4_[35] ;
  wire \sect_cnt_reg_n_4_[36] ;
  wire \sect_cnt_reg_n_4_[37] ;
  wire \sect_cnt_reg_n_4_[38] ;
  wire \sect_cnt_reg_n_4_[39] ;
  wire \sect_cnt_reg_n_4_[3] ;
  wire \sect_cnt_reg_n_4_[40] ;
  wire \sect_cnt_reg_n_4_[41] ;
  wire \sect_cnt_reg_n_4_[42] ;
  wire \sect_cnt_reg_n_4_[43] ;
  wire \sect_cnt_reg_n_4_[44] ;
  wire \sect_cnt_reg_n_4_[45] ;
  wire \sect_cnt_reg_n_4_[46] ;
  wire \sect_cnt_reg_n_4_[47] ;
  wire \sect_cnt_reg_n_4_[48] ;
  wire \sect_cnt_reg_n_4_[49] ;
  wire \sect_cnt_reg_n_4_[4] ;
  wire \sect_cnt_reg_n_4_[50] ;
  wire \sect_cnt_reg_n_4_[51] ;
  wire \sect_cnt_reg_n_4_[5] ;
  wire \sect_cnt_reg_n_4_[6] ;
  wire \sect_cnt_reg_n_4_[7] ;
  wire \sect_cnt_reg_n_4_[8] ;
  wire \sect_cnt_reg_n_4_[9] ;
  wire \sect_len_buf[0]_i_1__0_n_4 ;
  wire \sect_len_buf[1]_i_1__0_n_4 ;
  wire \sect_len_buf[2]_i_1__0_n_4 ;
  wire \sect_len_buf[3]_i_1__0_n_4 ;
  wire \sect_len_buf[4]_i_1__0_n_4 ;
  wire \sect_len_buf[5]_i_1__0_n_4 ;
  wire \sect_len_buf[6]_i_1__0_n_4 ;
  wire \sect_len_buf[7]_i_1__0_n_4 ;
  wire \sect_len_buf[8]_i_1__0_n_4 ;
  wire \sect_len_buf[9]_i_2__0_n_4 ;
  wire \sect_len_buf_reg_n_4_[0] ;
  wire \sect_len_buf_reg_n_4_[1] ;
  wire \sect_len_buf_reg_n_4_[2] ;
  wire \sect_len_buf_reg_n_4_[3] ;
  wire \sect_len_buf_reg_n_4_[4] ;
  wire \sect_len_buf_reg_n_4_[5] ;
  wire \sect_len_buf_reg_n_4_[6] ;
  wire \sect_len_buf_reg_n_4_[7] ;
  wire \sect_len_buf_reg_n_4_[8] ;
  wire \sect_len_buf_reg_n_4_[9] ;
  wire \start_addr_reg_n_4_[10] ;
  wire \start_addr_reg_n_4_[11] ;
  wire \start_addr_reg_n_4_[2] ;
  wire \start_addr_reg_n_4_[3] ;
  wire \start_addr_reg_n_4_[4] ;
  wire \start_addr_reg_n_4_[5] ;
  wire \start_addr_reg_n_4_[6] ;
  wire \start_addr_reg_n_4_[7] ;
  wire \start_addr_reg_n_4_[8] ;
  wire \start_addr_reg_n_4_[9] ;
  wire [0:0]\NLW_could_multi_bursts.araddr_buf_reg[4]_i_2_O_UNCONNECTED ;
  wire [3:2]\NLW_could_multi_bursts.araddr_buf_reg[63]_i_4_CO_UNCONNECTED ;
  wire [3:3]\NLW_could_multi_bursts.araddr_buf_reg[63]_i_4_O_UNCONNECTED ;
  wire [3:0]NLW_first_sect_carry_O_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__2_O_UNCONNECTED;
  wire [3:2]NLW_first_sect_carry__3_CO_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__3_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__2_O_UNCONNECTED;
  wire [3:2]NLW_last_sect_carry__3_CO_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__3_O_UNCONNECTED;
  wire [3:2]NLW_sect_cnt0_carry__11_CO_UNCONNECTED;
  wire [3:3]NLW_sect_cnt0_carry__11_O_UNCONNECTED;

  FDRE \beat_len_reg[0] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(p_1_in[2]),
        .Q(beat_len[0]),
        .R(SR));
  FDRE \beat_len_reg[1] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(p_1_in[3]),
        .Q(beat_len[1]),
        .R(SR));
  FDRE \beat_len_reg[2] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(p_1_in[4]),
        .Q(beat_len[2]),
        .R(SR));
  FDRE \beat_len_reg[3] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(p_1_in[5]),
        .Q(beat_len[3]),
        .R(SR));
  FDRE \beat_len_reg[4] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(p_1_in[6]),
        .Q(beat_len[4]),
        .R(SR));
  FDRE \beat_len_reg[5] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(p_1_in[7]),
        .Q(beat_len[5]),
        .R(SR));
  FDRE \beat_len_reg[6] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(p_1_in[8]),
        .Q(beat_len[6]),
        .R(SR));
  FDRE \beat_len_reg[9] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_58),
        .Q(beat_len[9]),
        .R(SR));
  FDRE \could_multi_bursts.ARVALID_Dummy_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rctl_n_9),
        .Q(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[10]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[10] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_4 ),
        .I2(data1[10]),
        .O(araddr_tmp[10]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[11]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[11] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_4 ),
        .I2(data1[11]),
        .O(araddr_tmp[11]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[12]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[12] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_4 ),
        .I2(data1[12]),
        .O(araddr_tmp[12]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[13]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[13] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_4 ),
        .I2(data1[13]),
        .O(araddr_tmp[13]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[14]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[14] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_4 ),
        .I2(data1[14]),
        .O(araddr_tmp[14]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[15]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[15] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_4 ),
        .I2(data1[15]),
        .O(araddr_tmp[15]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[16]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[16] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_4 ),
        .I2(data1[16]),
        .O(araddr_tmp[16]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[17]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[17] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_4 ),
        .I2(data1[17]),
        .O(araddr_tmp[17]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[18]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[18] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_4 ),
        .I2(data1[18]),
        .O(araddr_tmp[18]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[19]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[19] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_4 ),
        .I2(data1[19]),
        .O(araddr_tmp[19]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[20]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[20] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_4 ),
        .I2(data1[20]),
        .O(araddr_tmp[20]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[21]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[21] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_4 ),
        .I2(data1[21]),
        .O(araddr_tmp[21]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[22]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[22] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_4 ),
        .I2(data1[22]),
        .O(araddr_tmp[22]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[23]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[23] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_4 ),
        .I2(data1[23]),
        .O(araddr_tmp[23]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[24]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[24] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_4 ),
        .I2(data1[24]),
        .O(araddr_tmp[24]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[25]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[25] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_4 ),
        .I2(data1[25]),
        .O(araddr_tmp[25]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[26]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[26] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_4 ),
        .I2(data1[26]),
        .O(araddr_tmp[26]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[27]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[27] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_4 ),
        .I2(data1[27]),
        .O(araddr_tmp[27]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[28]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[28] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_4 ),
        .I2(data1[28]),
        .O(araddr_tmp[28]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[29]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[29] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_4 ),
        .I2(data1[29]),
        .O(araddr_tmp[29]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[2]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[2] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_4 ),
        .I2(data1[2]),
        .O(araddr_tmp[2]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[30]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[30] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_4 ),
        .I2(data1[30]),
        .O(araddr_tmp[30]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[31]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[31] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_4 ),
        .I2(data1[31]),
        .O(araddr_tmp[31]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[32]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[32] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_4 ),
        .I2(data1[32]),
        .O(araddr_tmp[32]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[33]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[33] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_4 ),
        .I2(data1[33]),
        .O(araddr_tmp[33]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[34]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[34] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_4 ),
        .I2(data1[34]),
        .O(araddr_tmp[34]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[35]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[35] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_4 ),
        .I2(data1[35]),
        .O(araddr_tmp[35]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[36]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[36] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_4 ),
        .I2(data1[36]),
        .O(araddr_tmp[36]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[37]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[37] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_4 ),
        .I2(data1[37]),
        .O(araddr_tmp[37]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[38]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[38] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_4 ),
        .I2(data1[38]),
        .O(araddr_tmp[38]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[39]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[39] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_4 ),
        .I2(data1[39]),
        .O(araddr_tmp[39]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[3]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[3] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_4 ),
        .I2(data1[3]),
        .O(araddr_tmp[3]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[40]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[40] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_4 ),
        .I2(data1[40]),
        .O(araddr_tmp[40]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[41]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[41] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_4 ),
        .I2(data1[41]),
        .O(araddr_tmp[41]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[42]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[42] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_4 ),
        .I2(data1[42]),
        .O(araddr_tmp[42]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[43]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[43] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_4 ),
        .I2(data1[43]),
        .O(araddr_tmp[43]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[44]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[44] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_4 ),
        .I2(data1[44]),
        .O(araddr_tmp[44]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[45]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[45] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_4 ),
        .I2(data1[45]),
        .O(araddr_tmp[45]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[46]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[46] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_4 ),
        .I2(data1[46]),
        .O(araddr_tmp[46]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[47]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[47] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_4 ),
        .I2(data1[47]),
        .O(araddr_tmp[47]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[48]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[48] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_4 ),
        .I2(data1[48]),
        .O(araddr_tmp[48]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[49]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[49] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_4 ),
        .I2(data1[49]),
        .O(araddr_tmp[49]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[4]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[4] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_4 ),
        .I2(data1[4]),
        .O(araddr_tmp[4]));
  LUT4 #(
    .INIT(16'h9666)) 
    \could_multi_bursts.araddr_buf[4]_i_3 
       (.I0(m_axi_gmem_ARADDR[2]),
        .I1(\could_multi_bursts.arlen_buf_reg[3]_0 [2]),
        .I2(\could_multi_bursts.arlen_buf_reg[3]_0 [1]),
        .I3(\could_multi_bursts.arlen_buf_reg[3]_0 [0]),
        .O(\could_multi_bursts.araddr_buf[4]_i_3_n_4 ));
  LUT3 #(
    .INIT(8'h96)) 
    \could_multi_bursts.araddr_buf[4]_i_4 
       (.I0(m_axi_gmem_ARADDR[1]),
        .I1(\could_multi_bursts.arlen_buf_reg[3]_0 [1]),
        .I2(\could_multi_bursts.arlen_buf_reg[3]_0 [0]),
        .O(\could_multi_bursts.araddr_buf[4]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \could_multi_bursts.araddr_buf[4]_i_5 
       (.I0(m_axi_gmem_ARADDR[0]),
        .I1(\could_multi_bursts.arlen_buf_reg[3]_0 [0]),
        .O(\could_multi_bursts.araddr_buf[4]_i_5_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[50]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[50] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_4 ),
        .I2(data1[50]),
        .O(araddr_tmp[50]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[51]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[51] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_4 ),
        .I2(data1[51]),
        .O(araddr_tmp[51]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[52]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[52] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_4 ),
        .I2(data1[52]),
        .O(araddr_tmp[52]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[53]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[53] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_4 ),
        .I2(data1[53]),
        .O(araddr_tmp[53]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[54]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[54] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_4 ),
        .I2(data1[54]),
        .O(araddr_tmp[54]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[55]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[55] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_4 ),
        .I2(data1[55]),
        .O(araddr_tmp[55]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[56]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[56] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_4 ),
        .I2(data1[56]),
        .O(araddr_tmp[56]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[57]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[57] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_4 ),
        .I2(data1[57]),
        .O(araddr_tmp[57]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[58]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[58] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_4 ),
        .I2(data1[58]),
        .O(araddr_tmp[58]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[59]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[59] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_4 ),
        .I2(data1[59]),
        .O(araddr_tmp[59]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[5]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[5] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_4 ),
        .I2(data1[5]),
        .O(araddr_tmp[5]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[60]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[60] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_4 ),
        .I2(data1[60]),
        .O(araddr_tmp[60]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[61]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[61] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_4 ),
        .I2(data1[61]),
        .O(araddr_tmp[61]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[62]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[62] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_4 ),
        .I2(data1[62]),
        .O(araddr_tmp[62]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[63]_i_2 
       (.I0(\sect_addr_buf_reg_n_4_[63] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_4 ),
        .I2(data1[63]),
        .O(araddr_tmp[63]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \could_multi_bursts.araddr_buf[63]_i_3 
       (.I0(\could_multi_bursts.loop_cnt_reg [2]),
        .I1(\could_multi_bursts.loop_cnt_reg [3]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [1]),
        .I4(\could_multi_bursts.loop_cnt_reg [5]),
        .I5(\could_multi_bursts.loop_cnt_reg [4]),
        .O(\could_multi_bursts.araddr_buf[63]_i_3_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[6]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[6] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_4 ),
        .I2(data1[6]),
        .O(araddr_tmp[6]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[7]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[7] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_4 ),
        .I2(data1[7]),
        .O(araddr_tmp[7]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[8]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[8] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_4 ),
        .I2(data1[8]),
        .O(araddr_tmp[8]));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \could_multi_bursts.araddr_buf[8]_i_3 
       (.I0(m_axi_gmem_ARADDR[4]),
        .I1(\could_multi_bursts.arlen_buf_reg[3]_0 [2]),
        .I2(\could_multi_bursts.arlen_buf_reg[3]_0 [0]),
        .I3(\could_multi_bursts.arlen_buf_reg[3]_0 [1]),
        .I4(\could_multi_bursts.arlen_buf_reg[3]_0 [3]),
        .O(\could_multi_bursts.araddr_buf[8]_i_3_n_4 ));
  LUT5 #(
    .INIT(32'h96666666)) 
    \could_multi_bursts.araddr_buf[8]_i_4 
       (.I0(m_axi_gmem_ARADDR[3]),
        .I1(\could_multi_bursts.arlen_buf_reg[3]_0 [3]),
        .I2(\could_multi_bursts.arlen_buf_reg[3]_0 [2]),
        .I3(\could_multi_bursts.arlen_buf_reg[3]_0 [0]),
        .I4(\could_multi_bursts.arlen_buf_reg[3]_0 [1]),
        .O(\could_multi_bursts.araddr_buf[8]_i_4_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[9]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[9] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_4 ),
        .I2(data1[9]),
        .O(araddr_tmp[9]));
  FDRE \could_multi_bursts.araddr_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[10]),
        .Q(m_axi_gmem_ARADDR[8]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[11]),
        .Q(m_axi_gmem_ARADDR[9]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[12]),
        .Q(m_axi_gmem_ARADDR[10]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[12]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[8]_i_2_n_4 ),
        .CO({\could_multi_bursts.araddr_buf_reg[12]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[12]_i_2_n_5 ,\could_multi_bursts.araddr_buf_reg[12]_i_2_n_6 ,\could_multi_bursts.araddr_buf_reg[12]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,m_axi_gmem_ARADDR[8:7]}),
        .O(data1[12:9]),
        .S(m_axi_gmem_ARADDR[10:7]));
  FDRE \could_multi_bursts.araddr_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[13]),
        .Q(m_axi_gmem_ARADDR[11]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[14]),
        .Q(m_axi_gmem_ARADDR[12]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[15]),
        .Q(m_axi_gmem_ARADDR[13]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[16]),
        .Q(m_axi_gmem_ARADDR[14]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[16]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[12]_i_2_n_4 ),
        .CO({\could_multi_bursts.araddr_buf_reg[16]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[16]_i_2_n_5 ,\could_multi_bursts.araddr_buf_reg[16]_i_2_n_6 ,\could_multi_bursts.araddr_buf_reg[16]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[16:13]),
        .S(m_axi_gmem_ARADDR[14:11]));
  FDRE \could_multi_bursts.araddr_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[17]),
        .Q(m_axi_gmem_ARADDR[15]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[18]),
        .Q(m_axi_gmem_ARADDR[16]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[19]),
        .Q(m_axi_gmem_ARADDR[17]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[20]),
        .Q(m_axi_gmem_ARADDR[18]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[20]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[16]_i_2_n_4 ),
        .CO({\could_multi_bursts.araddr_buf_reg[20]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[20]_i_2_n_5 ,\could_multi_bursts.araddr_buf_reg[20]_i_2_n_6 ,\could_multi_bursts.araddr_buf_reg[20]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[20:17]),
        .S(m_axi_gmem_ARADDR[18:15]));
  FDRE \could_multi_bursts.araddr_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[21]),
        .Q(m_axi_gmem_ARADDR[19]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[22]),
        .Q(m_axi_gmem_ARADDR[20]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[23]),
        .Q(m_axi_gmem_ARADDR[21]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[24]),
        .Q(m_axi_gmem_ARADDR[22]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[24]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[20]_i_2_n_4 ),
        .CO({\could_multi_bursts.araddr_buf_reg[24]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[24]_i_2_n_5 ,\could_multi_bursts.araddr_buf_reg[24]_i_2_n_6 ,\could_multi_bursts.araddr_buf_reg[24]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[24:21]),
        .S(m_axi_gmem_ARADDR[22:19]));
  FDRE \could_multi_bursts.araddr_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[25]),
        .Q(m_axi_gmem_ARADDR[23]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[26]),
        .Q(m_axi_gmem_ARADDR[24]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[27]),
        .Q(m_axi_gmem_ARADDR[25]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[28] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[28]),
        .Q(m_axi_gmem_ARADDR[26]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[28]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[24]_i_2_n_4 ),
        .CO({\could_multi_bursts.araddr_buf_reg[28]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[28]_i_2_n_5 ,\could_multi_bursts.araddr_buf_reg[28]_i_2_n_6 ,\could_multi_bursts.araddr_buf_reg[28]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[28:25]),
        .S(m_axi_gmem_ARADDR[26:23]));
  FDRE \could_multi_bursts.araddr_buf_reg[29] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[29]),
        .Q(m_axi_gmem_ARADDR[27]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[2]),
        .Q(m_axi_gmem_ARADDR[0]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[30] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[30]),
        .Q(m_axi_gmem_ARADDR[28]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[31] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[31]),
        .Q(m_axi_gmem_ARADDR[29]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[32] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[32]),
        .Q(m_axi_gmem_ARADDR[30]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[32]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[28]_i_2_n_4 ),
        .CO({\could_multi_bursts.araddr_buf_reg[32]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[32]_i_2_n_5 ,\could_multi_bursts.araddr_buf_reg[32]_i_2_n_6 ,\could_multi_bursts.araddr_buf_reg[32]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[32:29]),
        .S(m_axi_gmem_ARADDR[30:27]));
  FDRE \could_multi_bursts.araddr_buf_reg[33] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[33]),
        .Q(m_axi_gmem_ARADDR[31]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[34] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[34]),
        .Q(m_axi_gmem_ARADDR[32]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[35] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[35]),
        .Q(m_axi_gmem_ARADDR[33]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[36] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[36]),
        .Q(m_axi_gmem_ARADDR[34]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[36]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[32]_i_2_n_4 ),
        .CO({\could_multi_bursts.araddr_buf_reg[36]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[36]_i_2_n_5 ,\could_multi_bursts.araddr_buf_reg[36]_i_2_n_6 ,\could_multi_bursts.araddr_buf_reg[36]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[36:33]),
        .S(m_axi_gmem_ARADDR[34:31]));
  FDRE \could_multi_bursts.araddr_buf_reg[37] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[37]),
        .Q(m_axi_gmem_ARADDR[35]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[38] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[38]),
        .Q(m_axi_gmem_ARADDR[36]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[39] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[39]),
        .Q(m_axi_gmem_ARADDR[37]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[3]),
        .Q(m_axi_gmem_ARADDR[1]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[40] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[40]),
        .Q(m_axi_gmem_ARADDR[38]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[40]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[36]_i_2_n_4 ),
        .CO({\could_multi_bursts.araddr_buf_reg[40]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[40]_i_2_n_5 ,\could_multi_bursts.araddr_buf_reg[40]_i_2_n_6 ,\could_multi_bursts.araddr_buf_reg[40]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[40:37]),
        .S(m_axi_gmem_ARADDR[38:35]));
  FDRE \could_multi_bursts.araddr_buf_reg[41] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[41]),
        .Q(m_axi_gmem_ARADDR[39]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[42] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[42]),
        .Q(m_axi_gmem_ARADDR[40]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[43] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[43]),
        .Q(m_axi_gmem_ARADDR[41]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[44] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[44]),
        .Q(m_axi_gmem_ARADDR[42]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[44]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[40]_i_2_n_4 ),
        .CO({\could_multi_bursts.araddr_buf_reg[44]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[44]_i_2_n_5 ,\could_multi_bursts.araddr_buf_reg[44]_i_2_n_6 ,\could_multi_bursts.araddr_buf_reg[44]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[44:41]),
        .S(m_axi_gmem_ARADDR[42:39]));
  FDRE \could_multi_bursts.araddr_buf_reg[45] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[45]),
        .Q(m_axi_gmem_ARADDR[43]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[46] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[46]),
        .Q(m_axi_gmem_ARADDR[44]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[47] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[47]),
        .Q(m_axi_gmem_ARADDR[45]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[48] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[48]),
        .Q(m_axi_gmem_ARADDR[46]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[48]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[44]_i_2_n_4 ),
        .CO({\could_multi_bursts.araddr_buf_reg[48]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[48]_i_2_n_5 ,\could_multi_bursts.araddr_buf_reg[48]_i_2_n_6 ,\could_multi_bursts.araddr_buf_reg[48]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[48:45]),
        .S(m_axi_gmem_ARADDR[46:43]));
  FDRE \could_multi_bursts.araddr_buf_reg[49] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[49]),
        .Q(m_axi_gmem_ARADDR[47]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[4]),
        .Q(m_axi_gmem_ARADDR[2]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\could_multi_bursts.araddr_buf_reg[4]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[4]_i_2_n_5 ,\could_multi_bursts.araddr_buf_reg[4]_i_2_n_6 ,\could_multi_bursts.araddr_buf_reg[4]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({m_axi_gmem_ARADDR[2:0],1'b0}),
        .O({data1[4:2],\NLW_could_multi_bursts.araddr_buf_reg[4]_i_2_O_UNCONNECTED [0]}),
        .S({\could_multi_bursts.araddr_buf[4]_i_3_n_4 ,\could_multi_bursts.araddr_buf[4]_i_4_n_4 ,\could_multi_bursts.araddr_buf[4]_i_5_n_4 ,1'b0}));
  FDRE \could_multi_bursts.araddr_buf_reg[50] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[50]),
        .Q(m_axi_gmem_ARADDR[48]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[51] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[51]),
        .Q(m_axi_gmem_ARADDR[49]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[52] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[52]),
        .Q(m_axi_gmem_ARADDR[50]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[52]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[48]_i_2_n_4 ),
        .CO({\could_multi_bursts.araddr_buf_reg[52]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[52]_i_2_n_5 ,\could_multi_bursts.araddr_buf_reg[52]_i_2_n_6 ,\could_multi_bursts.araddr_buf_reg[52]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[52:49]),
        .S(m_axi_gmem_ARADDR[50:47]));
  FDRE \could_multi_bursts.araddr_buf_reg[53] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[53]),
        .Q(m_axi_gmem_ARADDR[51]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[54] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[54]),
        .Q(m_axi_gmem_ARADDR[52]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[55] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[55]),
        .Q(m_axi_gmem_ARADDR[53]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[56] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[56]),
        .Q(m_axi_gmem_ARADDR[54]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[56]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[52]_i_2_n_4 ),
        .CO({\could_multi_bursts.araddr_buf_reg[56]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[56]_i_2_n_5 ,\could_multi_bursts.araddr_buf_reg[56]_i_2_n_6 ,\could_multi_bursts.araddr_buf_reg[56]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[56:53]),
        .S(m_axi_gmem_ARADDR[54:51]));
  FDRE \could_multi_bursts.araddr_buf_reg[57] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[57]),
        .Q(m_axi_gmem_ARADDR[55]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[58] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[58]),
        .Q(m_axi_gmem_ARADDR[56]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[59] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[59]),
        .Q(m_axi_gmem_ARADDR[57]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[5]),
        .Q(m_axi_gmem_ARADDR[3]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[60] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[60]),
        .Q(m_axi_gmem_ARADDR[58]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[60]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[56]_i_2_n_4 ),
        .CO({\could_multi_bursts.araddr_buf_reg[60]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[60]_i_2_n_5 ,\could_multi_bursts.araddr_buf_reg[60]_i_2_n_6 ,\could_multi_bursts.araddr_buf_reg[60]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[60:57]),
        .S(m_axi_gmem_ARADDR[58:55]));
  FDRE \could_multi_bursts.araddr_buf_reg[61] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[61]),
        .Q(m_axi_gmem_ARADDR[59]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[62] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[62]),
        .Q(m_axi_gmem_ARADDR[60]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[63] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[63]),
        .Q(m_axi_gmem_ARADDR[61]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[63]_i_4 
       (.CI(\could_multi_bursts.araddr_buf_reg[60]_i_2_n_4 ),
        .CO({\NLW_could_multi_bursts.araddr_buf_reg[63]_i_4_CO_UNCONNECTED [3:2],\could_multi_bursts.araddr_buf_reg[63]_i_4_n_6 ,\could_multi_bursts.araddr_buf_reg[63]_i_4_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_could_multi_bursts.araddr_buf_reg[63]_i_4_O_UNCONNECTED [3],data1[63:61]}),
        .S({1'b0,m_axi_gmem_ARADDR[61:59]}));
  FDRE \could_multi_bursts.araddr_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[6]),
        .Q(m_axi_gmem_ARADDR[4]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[7]),
        .Q(m_axi_gmem_ARADDR[5]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[8]),
        .Q(m_axi_gmem_ARADDR[6]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[8]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[4]_i_2_n_4 ),
        .CO({\could_multi_bursts.araddr_buf_reg[8]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[8]_i_2_n_5 ,\could_multi_bursts.araddr_buf_reg[8]_i_2_n_6 ,\could_multi_bursts.araddr_buf_reg[8]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI(m_axi_gmem_ARADDR[6:3]),
        .O(data1[8:5]),
        .S({m_axi_gmem_ARADDR[6:5],\could_multi_bursts.araddr_buf[8]_i_3_n_4 ,\could_multi_bursts.araddr_buf[8]_i_4_n_4 }));
  FDRE \could_multi_bursts.araddr_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[9]),
        .Q(m_axi_gmem_ARADDR[7]),
        .R(SR));
  FDRE \could_multi_bursts.arlen_buf_reg[0] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_17),
        .D(fifo_rctl_n_14),
        .Q(\could_multi_bursts.arlen_buf_reg[3]_0 [0]),
        .R(SR));
  FDRE \could_multi_bursts.arlen_buf_reg[1] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_17),
        .D(fifo_rctl_n_15),
        .Q(\could_multi_bursts.arlen_buf_reg[3]_0 [1]),
        .R(SR));
  FDRE \could_multi_bursts.arlen_buf_reg[2] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_17),
        .D(fifo_rctl_n_16),
        .Q(\could_multi_bursts.arlen_buf_reg[3]_0 [2]),
        .R(SR));
  FDRE \could_multi_bursts.arlen_buf_reg[3] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_17),
        .D(fifo_rctl_n_18),
        .Q(\could_multi_bursts.arlen_buf_reg[3]_0 [3]),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \could_multi_bursts.loop_cnt[0]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .O(p_0_in__1[0]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \could_multi_bursts.loop_cnt[1]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .O(p_0_in__1[1]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \could_multi_bursts.loop_cnt[2]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [2]),
        .O(p_0_in__1[2]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \could_multi_bursts.loop_cnt[3]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [1]),
        .I1(\could_multi_bursts.loop_cnt_reg [0]),
        .I2(\could_multi_bursts.loop_cnt_reg [2]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .O(p_0_in__1[3]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \could_multi_bursts.loop_cnt[4]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [2]),
        .I1(\could_multi_bursts.loop_cnt_reg [0]),
        .I2(\could_multi_bursts.loop_cnt_reg [1]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .I4(\could_multi_bursts.loop_cnt_reg [4]),
        .O(p_0_in__1[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \could_multi_bursts.loop_cnt[5]_i_2__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [2]),
        .I4(\could_multi_bursts.loop_cnt_reg [4]),
        .I5(\could_multi_bursts.loop_cnt_reg [5]),
        .O(p_0_in__1[5]));
  FDRE \could_multi_bursts.loop_cnt_reg[0] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(p_0_in__1[0]),
        .Q(\could_multi_bursts.loop_cnt_reg [0]),
        .R(fifo_rctl_n_12));
  FDRE \could_multi_bursts.loop_cnt_reg[1] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(p_0_in__1[1]),
        .Q(\could_multi_bursts.loop_cnt_reg [1]),
        .R(fifo_rctl_n_12));
  FDRE \could_multi_bursts.loop_cnt_reg[2] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(p_0_in__1[2]),
        .Q(\could_multi_bursts.loop_cnt_reg [2]),
        .R(fifo_rctl_n_12));
  FDRE \could_multi_bursts.loop_cnt_reg[3] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(p_0_in__1[3]),
        .Q(\could_multi_bursts.loop_cnt_reg [3]),
        .R(fifo_rctl_n_12));
  FDRE \could_multi_bursts.loop_cnt_reg[4] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(p_0_in__1[4]),
        .Q(\could_multi_bursts.loop_cnt_reg [4]),
        .R(fifo_rctl_n_12));
  FDRE \could_multi_bursts.loop_cnt_reg[5] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(p_0_in__1[5]),
        .Q(\could_multi_bursts.loop_cnt_reg [5]),
        .R(fifo_rctl_n_12));
  FDRE \could_multi_bursts.sect_handling_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rctl_n_11),
        .Q(\could_multi_bursts.sect_handling_reg_n_4 ),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[13]_i_2 
       (.I0(rs_rreq_n_116),
        .I1(rs_rreq_n_58),
        .O(\end_addr[13]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[13]_i_3 
       (.I0(rs_rreq_n_117),
        .I1(rs_rreq_n_58),
        .O(\end_addr[13]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[13]_i_4 
       (.I0(rs_rreq_n_118),
        .I1(rs_rreq_n_58),
        .O(\end_addr[13]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[13]_i_5 
       (.I0(rs_rreq_n_119),
        .I1(rs_rreq_n_58),
        .O(\end_addr[13]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[17]_i_2 
       (.I0(rs_rreq_n_112),
        .I1(rs_rreq_n_58),
        .O(\end_addr[17]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[17]_i_3 
       (.I0(rs_rreq_n_113),
        .I1(rs_rreq_n_58),
        .O(\end_addr[17]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[17]_i_4 
       (.I0(rs_rreq_n_114),
        .I1(rs_rreq_n_58),
        .O(\end_addr[17]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[17]_i_5 
       (.I0(rs_rreq_n_115),
        .I1(rs_rreq_n_58),
        .O(\end_addr[17]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[21]_i_2 
       (.I0(rs_rreq_n_108),
        .I1(rs_rreq_n_58),
        .O(\end_addr[21]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[21]_i_3 
       (.I0(rs_rreq_n_109),
        .I1(rs_rreq_n_58),
        .O(\end_addr[21]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[21]_i_4 
       (.I0(rs_rreq_n_110),
        .I1(rs_rreq_n_58),
        .O(\end_addr[21]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[21]_i_5 
       (.I0(rs_rreq_n_111),
        .I1(rs_rreq_n_58),
        .O(\end_addr[21]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[25]_i_2 
       (.I0(rs_rreq_n_104),
        .I1(rs_rreq_n_58),
        .O(\end_addr[25]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[25]_i_3 
       (.I0(rs_rreq_n_105),
        .I1(rs_rreq_n_58),
        .O(\end_addr[25]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[25]_i_4 
       (.I0(rs_rreq_n_106),
        .I1(rs_rreq_n_58),
        .O(\end_addr[25]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[25]_i_5 
       (.I0(rs_rreq_n_107),
        .I1(rs_rreq_n_58),
        .O(\end_addr[25]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[29]_i_2 
       (.I0(rs_rreq_n_100),
        .I1(rs_rreq_n_58),
        .O(\end_addr[29]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[29]_i_3 
       (.I0(rs_rreq_n_101),
        .I1(rs_rreq_n_58),
        .O(\end_addr[29]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[29]_i_4 
       (.I0(rs_rreq_n_102),
        .I1(rs_rreq_n_58),
        .O(\end_addr[29]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[29]_i_5 
       (.I0(rs_rreq_n_103),
        .I1(rs_rreq_n_58),
        .O(\end_addr[29]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[33]_i_2 
       (.I0(rs_rreq_n_98),
        .I1(rs_rreq_n_58),
        .O(\end_addr[33]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[33]_i_3 
       (.I0(rs_rreq_n_99),
        .I1(rs_rreq_n_58),
        .O(\end_addr[33]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[5]_i_2 
       (.I0(rs_rreq_n_124),
        .I1(p_1_in[5]),
        .O(\end_addr[5]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[5]_i_3 
       (.I0(rs_rreq_n_125),
        .I1(p_1_in[4]),
        .O(\end_addr[5]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[5]_i_4 
       (.I0(rs_rreq_n_126),
        .I1(p_1_in[3]),
        .O(\end_addr[5]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[5]_i_5 
       (.I0(rs_rreq_n_127),
        .I1(p_1_in[2]),
        .O(\end_addr[5]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[9]_i_2 
       (.I0(rs_rreq_n_120),
        .I1(rs_rreq_n_58),
        .O(\end_addr[9]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[9]_i_3 
       (.I0(rs_rreq_n_121),
        .I1(p_1_in[8]),
        .O(\end_addr[9]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[9]_i_4 
       (.I0(rs_rreq_n_122),
        .I1(p_1_in[7]),
        .O(\end_addr[9]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[9]_i_5 
       (.I0(rs_rreq_n_123),
        .I1(p_1_in[6]),
        .O(\end_addr[9]_i_5_n_4 ));
  FDRE \end_addr_reg[10] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_183),
        .Q(\end_addr_reg_n_4_[10] ),
        .R(SR));
  FDRE \end_addr_reg[11] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_182),
        .Q(\end_addr_reg_n_4_[11] ),
        .R(SR));
  FDRE \end_addr_reg[12] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_181),
        .Q(p_0_in0_in[0]),
        .R(SR));
  FDRE \end_addr_reg[13] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_180),
        .Q(p_0_in0_in[1]),
        .R(SR));
  FDRE \end_addr_reg[14] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_179),
        .Q(p_0_in0_in[2]),
        .R(SR));
  FDRE \end_addr_reg[15] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_178),
        .Q(p_0_in0_in[3]),
        .R(SR));
  FDRE \end_addr_reg[16] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_177),
        .Q(p_0_in0_in[4]),
        .R(SR));
  FDRE \end_addr_reg[17] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_176),
        .Q(p_0_in0_in[5]),
        .R(SR));
  FDRE \end_addr_reg[18] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_175),
        .Q(p_0_in0_in[6]),
        .R(SR));
  FDRE \end_addr_reg[19] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_174),
        .Q(p_0_in0_in[7]),
        .R(SR));
  FDRE \end_addr_reg[20] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_173),
        .Q(p_0_in0_in[8]),
        .R(SR));
  FDRE \end_addr_reg[21] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_172),
        .Q(p_0_in0_in[9]),
        .R(SR));
  FDRE \end_addr_reg[22] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_171),
        .Q(p_0_in0_in[10]),
        .R(SR));
  FDRE \end_addr_reg[23] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_170),
        .Q(p_0_in0_in[11]),
        .R(SR));
  FDRE \end_addr_reg[24] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_169),
        .Q(p_0_in0_in[12]),
        .R(SR));
  FDRE \end_addr_reg[25] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_168),
        .Q(p_0_in0_in[13]),
        .R(SR));
  FDRE \end_addr_reg[26] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_167),
        .Q(p_0_in0_in[14]),
        .R(SR));
  FDRE \end_addr_reg[27] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_166),
        .Q(p_0_in0_in[15]),
        .R(SR));
  FDRE \end_addr_reg[28] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_165),
        .Q(p_0_in0_in[16]),
        .R(SR));
  FDRE \end_addr_reg[29] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_164),
        .Q(p_0_in0_in[17]),
        .R(SR));
  FDRE \end_addr_reg[2] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_191),
        .Q(\end_addr_reg_n_4_[2] ),
        .R(SR));
  FDRE \end_addr_reg[30] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_163),
        .Q(p_0_in0_in[18]),
        .R(SR));
  FDRE \end_addr_reg[31] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_162),
        .Q(p_0_in0_in[19]),
        .R(SR));
  FDRE \end_addr_reg[32] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_161),
        .Q(p_0_in0_in[20]),
        .R(SR));
  FDRE \end_addr_reg[33] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_160),
        .Q(p_0_in0_in[21]),
        .R(SR));
  FDRE \end_addr_reg[34] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_159),
        .Q(p_0_in0_in[22]),
        .R(SR));
  FDRE \end_addr_reg[35] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_158),
        .Q(p_0_in0_in[23]),
        .R(SR));
  FDRE \end_addr_reg[36] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_157),
        .Q(p_0_in0_in[24]),
        .R(SR));
  FDRE \end_addr_reg[37] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_156),
        .Q(p_0_in0_in[25]),
        .R(SR));
  FDRE \end_addr_reg[38] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_155),
        .Q(p_0_in0_in[26]),
        .R(SR));
  FDRE \end_addr_reg[39] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_154),
        .Q(p_0_in0_in[27]),
        .R(SR));
  FDRE \end_addr_reg[3] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_190),
        .Q(\end_addr_reg_n_4_[3] ),
        .R(SR));
  FDRE \end_addr_reg[40] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_153),
        .Q(p_0_in0_in[28]),
        .R(SR));
  FDRE \end_addr_reg[41] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_152),
        .Q(p_0_in0_in[29]),
        .R(SR));
  FDRE \end_addr_reg[42] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_151),
        .Q(p_0_in0_in[30]),
        .R(SR));
  FDRE \end_addr_reg[43] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_150),
        .Q(p_0_in0_in[31]),
        .R(SR));
  FDRE \end_addr_reg[44] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_149),
        .Q(p_0_in0_in[32]),
        .R(SR));
  FDRE \end_addr_reg[45] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_148),
        .Q(p_0_in0_in[33]),
        .R(SR));
  FDRE \end_addr_reg[46] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_147),
        .Q(p_0_in0_in[34]),
        .R(SR));
  FDRE \end_addr_reg[47] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_146),
        .Q(p_0_in0_in[35]),
        .R(SR));
  FDRE \end_addr_reg[48] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_145),
        .Q(p_0_in0_in[36]),
        .R(SR));
  FDRE \end_addr_reg[49] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_144),
        .Q(p_0_in0_in[37]),
        .R(SR));
  FDRE \end_addr_reg[4] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_189),
        .Q(\end_addr_reg_n_4_[4] ),
        .R(SR));
  FDRE \end_addr_reg[50] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_143),
        .Q(p_0_in0_in[38]),
        .R(SR));
  FDRE \end_addr_reg[51] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_142),
        .Q(p_0_in0_in[39]),
        .R(SR));
  FDRE \end_addr_reg[52] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_141),
        .Q(p_0_in0_in[40]),
        .R(SR));
  FDRE \end_addr_reg[53] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_140),
        .Q(p_0_in0_in[41]),
        .R(SR));
  FDRE \end_addr_reg[54] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_139),
        .Q(p_0_in0_in[42]),
        .R(SR));
  FDRE \end_addr_reg[55] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_138),
        .Q(p_0_in0_in[43]),
        .R(SR));
  FDRE \end_addr_reg[56] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_137),
        .Q(p_0_in0_in[44]),
        .R(SR));
  FDRE \end_addr_reg[57] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_136),
        .Q(p_0_in0_in[45]),
        .R(SR));
  FDRE \end_addr_reg[58] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_135),
        .Q(p_0_in0_in[46]),
        .R(SR));
  FDRE \end_addr_reg[59] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_134),
        .Q(p_0_in0_in[47]),
        .R(SR));
  FDRE \end_addr_reg[5] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_188),
        .Q(\end_addr_reg_n_4_[5] ),
        .R(SR));
  FDRE \end_addr_reg[60] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_133),
        .Q(p_0_in0_in[48]),
        .R(SR));
  FDRE \end_addr_reg[61] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_132),
        .Q(p_0_in0_in[49]),
        .R(SR));
  FDRE \end_addr_reg[62] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_131),
        .Q(p_0_in0_in[50]),
        .R(SR));
  FDRE \end_addr_reg[63] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_130),
        .Q(p_0_in0_in[51]),
        .R(SR));
  FDRE \end_addr_reg[6] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_187),
        .Q(\end_addr_reg_n_4_[6] ),
        .R(SR));
  FDRE \end_addr_reg[7] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_186),
        .Q(\end_addr_reg_n_4_[7] ),
        .R(SR));
  FDRE \end_addr_reg[8] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_185),
        .Q(\end_addr_reg_n_4_[8] ),
        .R(SR));
  FDRE \end_addr_reg[9] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_184),
        .Q(\end_addr_reg_n_4_[9] ),
        .R(SR));
  design_2_sw_compute_0_0_sw_compute_gmem_m_axi_fifo__parameterized1_13 fifo_burst
       (.Q(\data_p1_reg[32] [32]),
        .RREADY_Dummy(RREADY_Dummy),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .burst_valid(burst_valid),
        .\could_multi_bursts.last_loop__10 (\could_multi_bursts.last_loop__10 ),
        .din(din),
        .\dout_reg[0] (last_sect_buf_reg_n_4),
        .\dout_reg[0]_0 (\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .\dout_reg[0]_1 (\could_multi_bursts.sect_handling_reg_n_4 ),
        .dout_vld_reg_0(Q),
        .empty_n_reg_0(fifo_burst_n_5),
        .fifo_rctl_ready(fifo_rctl_ready),
        .m_axi_gmem_ARREADY(m_axi_gmem_ARREADY),
        .p_13_in(p_13_in),
        .pop(pop_0),
        .push(push),
        .\sect_len_buf_reg[5] (fifo_burst_n_8),
        .\sect_len_buf_reg[8] (fifo_burst_n_7),
        .\sect_len_buf_reg[9] ({\sect_len_buf_reg_n_4_[9] ,\sect_len_buf_reg_n_4_[8] ,\sect_len_buf_reg_n_4_[7] ,\sect_len_buf_reg_n_4_[6] ,\sect_len_buf_reg_n_4_[5] ,\sect_len_buf_reg_n_4_[4] }),
        .\sect_len_buf_reg[9]_0 (\could_multi_bursts.loop_cnt_reg ));
  design_2_sw_compute_0_0_sw_compute_gmem_m_axi_fifo__parameterized1_14 fifo_rctl
       (.CO(last_sect),
        .E(fifo_rctl_n_6),
        .Q(rreq_valid),
        .RBURST_READY_Dummy(RBURST_READY_Dummy),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(fifo_rctl_n_12),
        .ap_rst_n_1(fifo_rctl_n_13),
        .\could_multi_bursts.ARVALID_Dummy_reg (fifo_rctl_n_9),
        .\could_multi_bursts.ARVALID_Dummy_reg_0 (\could_multi_bursts.sect_handling_reg_n_4 ),
        .\could_multi_bursts.ARVALID_Dummy_reg_1 (\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .\could_multi_bursts.arlen_buf_reg[3] ({\sect_len_buf_reg_n_4_[3] ,\sect_len_buf_reg_n_4_[2] ,\sect_len_buf_reg_n_4_[1] ,\sect_len_buf_reg_n_4_[0] }),
        .\could_multi_bursts.last_loop__10 (\could_multi_bursts.last_loop__10 ),
        .fifo_rctl_ready(fifo_rctl_ready),
        .m_axi_gmem_ARREADY(m_axi_gmem_ARREADY),
        .m_axi_gmem_ARREADY_0(fifo_rctl_n_11),
        .m_axi_gmem_ARREADY_1(fifo_rctl_n_14),
        .m_axi_gmem_ARREADY_2(fifo_rctl_n_15),
        .m_axi_gmem_ARREADY_3(fifo_rctl_n_16),
        .m_axi_gmem_ARREADY_4(fifo_rctl_n_17),
        .m_axi_gmem_ARREADY_5(fifo_rctl_n_18),
        .next_rreq(next_rreq),
        .p_13_in(p_13_in),
        .p_14_in(p_14_in),
        .rreq_handling_reg(fifo_rctl_n_10),
        .rreq_handling_reg_0(rreq_handling_reg_n_4),
        .\sect_addr_buf_reg[2] (first_sect),
        .\sect_len_buf_reg[9] (fifo_burst_n_7),
        .\sect_len_buf_reg[9]_0 (fifo_burst_n_8));
  CARRY4 first_sect_carry
       (.CI(1'b0),
        .CO({first_sect_carry_n_4,first_sect_carry_n_5,first_sect_carry_n_6,first_sect_carry_n_7}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry_O_UNCONNECTED[3:0]),
        .S({first_sect_carry_i_1__0_n_4,first_sect_carry_i_2__0_n_4,first_sect_carry_i_3__0_n_4,first_sect_carry_i_4__0_n_4}));
  CARRY4 first_sect_carry__0
       (.CI(first_sect_carry_n_4),
        .CO({first_sect_carry__0_n_4,first_sect_carry__0_n_5,first_sect_carry__0_n_6,first_sect_carry__0_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__0_O_UNCONNECTED[3:0]),
        .S({first_sect_carry__0_i_1__0_n_4,first_sect_carry__0_i_2__0_n_4,first_sect_carry__0_i_3__0_n_4,first_sect_carry__0_i_4__0_n_4}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_1__0
       (.I0(\sect_cnt_reg_n_4_[22] ),
        .I1(p_0_in[22]),
        .I2(\sect_cnt_reg_n_4_[21] ),
        .I3(p_0_in[21]),
        .I4(p_0_in[23]),
        .I5(\sect_cnt_reg_n_4_[23] ),
        .O(first_sect_carry__0_i_1__0_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_2__0
       (.I0(\sect_cnt_reg_n_4_[19] ),
        .I1(p_0_in[19]),
        .I2(\sect_cnt_reg_n_4_[18] ),
        .I3(p_0_in[18]),
        .I4(p_0_in[20]),
        .I5(\sect_cnt_reg_n_4_[20] ),
        .O(first_sect_carry__0_i_2__0_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_3__0
       (.I0(\sect_cnt_reg_n_4_[16] ),
        .I1(p_0_in[16]),
        .I2(\sect_cnt_reg_n_4_[15] ),
        .I3(p_0_in[15]),
        .I4(p_0_in[17]),
        .I5(\sect_cnt_reg_n_4_[17] ),
        .O(first_sect_carry__0_i_3__0_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_4__0
       (.I0(\sect_cnt_reg_n_4_[13] ),
        .I1(p_0_in[13]),
        .I2(\sect_cnt_reg_n_4_[12] ),
        .I3(p_0_in[12]),
        .I4(p_0_in[14]),
        .I5(\sect_cnt_reg_n_4_[14] ),
        .O(first_sect_carry__0_i_4__0_n_4));
  CARRY4 first_sect_carry__1
       (.CI(first_sect_carry__0_n_4),
        .CO({first_sect_carry__1_n_4,first_sect_carry__1_n_5,first_sect_carry__1_n_6,first_sect_carry__1_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__1_O_UNCONNECTED[3:0]),
        .S({first_sect_carry__1_i_1__0_n_4,first_sect_carry__1_i_2__0_n_4,first_sect_carry__1_i_3__0_n_4,first_sect_carry__1_i_4__0_n_4}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__1_i_1__0
       (.I0(\sect_cnt_reg_n_4_[34] ),
        .I1(p_0_in[34]),
        .I2(\sect_cnt_reg_n_4_[33] ),
        .I3(p_0_in[33]),
        .I4(p_0_in[35]),
        .I5(\sect_cnt_reg_n_4_[35] ),
        .O(first_sect_carry__1_i_1__0_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__1_i_2__0
       (.I0(\sect_cnt_reg_n_4_[31] ),
        .I1(p_0_in[31]),
        .I2(\sect_cnt_reg_n_4_[30] ),
        .I3(p_0_in[30]),
        .I4(p_0_in[32]),
        .I5(\sect_cnt_reg_n_4_[32] ),
        .O(first_sect_carry__1_i_2__0_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__1_i_3__0
       (.I0(\sect_cnt_reg_n_4_[28] ),
        .I1(p_0_in[28]),
        .I2(\sect_cnt_reg_n_4_[27] ),
        .I3(p_0_in[27]),
        .I4(p_0_in[29]),
        .I5(\sect_cnt_reg_n_4_[29] ),
        .O(first_sect_carry__1_i_3__0_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__1_i_4__0
       (.I0(\sect_cnt_reg_n_4_[25] ),
        .I1(p_0_in[25]),
        .I2(\sect_cnt_reg_n_4_[24] ),
        .I3(p_0_in[24]),
        .I4(p_0_in[26]),
        .I5(\sect_cnt_reg_n_4_[26] ),
        .O(first_sect_carry__1_i_4__0_n_4));
  CARRY4 first_sect_carry__2
       (.CI(first_sect_carry__1_n_4),
        .CO({first_sect_carry__2_n_4,first_sect_carry__2_n_5,first_sect_carry__2_n_6,first_sect_carry__2_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__2_O_UNCONNECTED[3:0]),
        .S({first_sect_carry__2_i_1__0_n_4,first_sect_carry__2_i_2__0_n_4,first_sect_carry__2_i_3__0_n_4,first_sect_carry__2_i_4__0_n_4}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__2_i_1__0
       (.I0(\sect_cnt_reg_n_4_[46] ),
        .I1(p_0_in[46]),
        .I2(\sect_cnt_reg_n_4_[45] ),
        .I3(p_0_in[45]),
        .I4(p_0_in[47]),
        .I5(\sect_cnt_reg_n_4_[47] ),
        .O(first_sect_carry__2_i_1__0_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__2_i_2__0
       (.I0(\sect_cnt_reg_n_4_[43] ),
        .I1(p_0_in[43]),
        .I2(\sect_cnt_reg_n_4_[42] ),
        .I3(p_0_in[42]),
        .I4(p_0_in[44]),
        .I5(\sect_cnt_reg_n_4_[44] ),
        .O(first_sect_carry__2_i_2__0_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__2_i_3__0
       (.I0(\sect_cnt_reg_n_4_[40] ),
        .I1(p_0_in[40]),
        .I2(\sect_cnt_reg_n_4_[39] ),
        .I3(p_0_in[39]),
        .I4(p_0_in[41]),
        .I5(\sect_cnt_reg_n_4_[41] ),
        .O(first_sect_carry__2_i_3__0_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__2_i_4__0
       (.I0(\sect_cnt_reg_n_4_[37] ),
        .I1(p_0_in[37]),
        .I2(\sect_cnt_reg_n_4_[36] ),
        .I3(p_0_in[36]),
        .I4(p_0_in[38]),
        .I5(\sect_cnt_reg_n_4_[38] ),
        .O(first_sect_carry__2_i_4__0_n_4));
  CARRY4 first_sect_carry__3
       (.CI(first_sect_carry__2_n_4),
        .CO({NLW_first_sect_carry__3_CO_UNCONNECTED[3:2],first_sect,first_sect_carry__3_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__3_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,first_sect_carry__3_i_1__0_n_4,first_sect_carry__3_i_2__0_n_4}));
  LUT2 #(
    .INIT(4'h9)) 
    first_sect_carry__3_i_1__0
       (.I0(p_0_in[51]),
        .I1(\sect_cnt_reg_n_4_[51] ),
        .O(first_sect_carry__3_i_1__0_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__3_i_2__0
       (.I0(\sect_cnt_reg_n_4_[49] ),
        .I1(p_0_in[49]),
        .I2(\sect_cnt_reg_n_4_[48] ),
        .I3(p_0_in[48]),
        .I4(p_0_in[50]),
        .I5(\sect_cnt_reg_n_4_[50] ),
        .O(first_sect_carry__3_i_2__0_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_1__0
       (.I0(\sect_cnt_reg_n_4_[10] ),
        .I1(p_0_in[10]),
        .I2(\sect_cnt_reg_n_4_[9] ),
        .I3(p_0_in[9]),
        .I4(p_0_in[11]),
        .I5(\sect_cnt_reg_n_4_[11] ),
        .O(first_sect_carry_i_1__0_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_2__0
       (.I0(\sect_cnt_reg_n_4_[7] ),
        .I1(p_0_in[7]),
        .I2(\sect_cnt_reg_n_4_[6] ),
        .I3(p_0_in[6]),
        .I4(p_0_in[8]),
        .I5(\sect_cnt_reg_n_4_[8] ),
        .O(first_sect_carry_i_2__0_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_3__0
       (.I0(\sect_cnt_reg_n_4_[4] ),
        .I1(p_0_in[4]),
        .I2(\sect_cnt_reg_n_4_[3] ),
        .I3(p_0_in[3]),
        .I4(p_0_in[5]),
        .I5(\sect_cnt_reg_n_4_[5] ),
        .O(first_sect_carry_i_3__0_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_4__0
       (.I0(\sect_cnt_reg_n_4_[1] ),
        .I1(p_0_in[1]),
        .I2(\sect_cnt_reg_n_4_[0] ),
        .I3(p_0_in[0]),
        .I4(p_0_in[2]),
        .I5(\sect_cnt_reg_n_4_[2] ),
        .O(first_sect_carry_i_4__0_n_4));
  FDRE last_sect_buf_reg
       (.C(ap_clk),
        .CE(p_14_in),
        .D(last_sect),
        .Q(last_sect_buf_reg_n_4),
        .R(SR));
  CARRY4 last_sect_carry
       (.CI(1'b0),
        .CO({last_sect_carry_n_4,last_sect_carry_n_5,last_sect_carry_n_6,last_sect_carry_n_7}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry_O_UNCONNECTED[3:0]),
        .S({last_sect_carry_i_1__0_n_4,last_sect_carry_i_2__0_n_4,last_sect_carry_i_3__0_n_4,last_sect_carry_i_4__0_n_4}));
  CARRY4 last_sect_carry__0
       (.CI(last_sect_carry_n_4),
        .CO({last_sect_carry__0_n_4,last_sect_carry__0_n_5,last_sect_carry__0_n_6,last_sect_carry__0_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__0_O_UNCONNECTED[3:0]),
        .S({last_sect_carry__0_i_1__0_n_4,last_sect_carry__0_i_2__0_n_4,last_sect_carry__0_i_3__0_n_4,last_sect_carry__0_i_4__0_n_4}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_1__0
       (.I0(\sect_cnt_reg_n_4_[22] ),
        .I1(p_0_in0_in[22]),
        .I2(\sect_cnt_reg_n_4_[21] ),
        .I3(p_0_in0_in[21]),
        .I4(\sect_cnt_reg_n_4_[23] ),
        .I5(p_0_in0_in[23]),
        .O(last_sect_carry__0_i_1__0_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_2__0
       (.I0(\sect_cnt_reg_n_4_[19] ),
        .I1(p_0_in0_in[19]),
        .I2(\sect_cnt_reg_n_4_[18] ),
        .I3(p_0_in0_in[18]),
        .I4(\sect_cnt_reg_n_4_[20] ),
        .I5(p_0_in0_in[20]),
        .O(last_sect_carry__0_i_2__0_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_3__0
       (.I0(\sect_cnt_reg_n_4_[16] ),
        .I1(p_0_in0_in[16]),
        .I2(\sect_cnt_reg_n_4_[15] ),
        .I3(p_0_in0_in[15]),
        .I4(\sect_cnt_reg_n_4_[17] ),
        .I5(p_0_in0_in[17]),
        .O(last_sect_carry__0_i_3__0_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_4__0
       (.I0(\sect_cnt_reg_n_4_[13] ),
        .I1(p_0_in0_in[13]),
        .I2(\sect_cnt_reg_n_4_[12] ),
        .I3(p_0_in0_in[12]),
        .I4(\sect_cnt_reg_n_4_[14] ),
        .I5(p_0_in0_in[14]),
        .O(last_sect_carry__0_i_4__0_n_4));
  CARRY4 last_sect_carry__1
       (.CI(last_sect_carry__0_n_4),
        .CO({last_sect_carry__1_n_4,last_sect_carry__1_n_5,last_sect_carry__1_n_6,last_sect_carry__1_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__1_O_UNCONNECTED[3:0]),
        .S({last_sect_carry__1_i_1__0_n_4,last_sect_carry__1_i_2__0_n_4,last_sect_carry__1_i_3__0_n_4,last_sect_carry__1_i_4__0_n_4}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__1_i_1__0
       (.I0(\sect_cnt_reg_n_4_[34] ),
        .I1(p_0_in0_in[34]),
        .I2(\sect_cnt_reg_n_4_[33] ),
        .I3(p_0_in0_in[33]),
        .I4(\sect_cnt_reg_n_4_[35] ),
        .I5(p_0_in0_in[35]),
        .O(last_sect_carry__1_i_1__0_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__1_i_2__0
       (.I0(\sect_cnt_reg_n_4_[31] ),
        .I1(p_0_in0_in[31]),
        .I2(\sect_cnt_reg_n_4_[30] ),
        .I3(p_0_in0_in[30]),
        .I4(\sect_cnt_reg_n_4_[32] ),
        .I5(p_0_in0_in[32]),
        .O(last_sect_carry__1_i_2__0_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__1_i_3__0
       (.I0(\sect_cnt_reg_n_4_[28] ),
        .I1(p_0_in0_in[28]),
        .I2(\sect_cnt_reg_n_4_[27] ),
        .I3(p_0_in0_in[27]),
        .I4(\sect_cnt_reg_n_4_[29] ),
        .I5(p_0_in0_in[29]),
        .O(last_sect_carry__1_i_3__0_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__1_i_4__0
       (.I0(\sect_cnt_reg_n_4_[25] ),
        .I1(p_0_in0_in[25]),
        .I2(\sect_cnt_reg_n_4_[24] ),
        .I3(p_0_in0_in[24]),
        .I4(\sect_cnt_reg_n_4_[26] ),
        .I5(p_0_in0_in[26]),
        .O(last_sect_carry__1_i_4__0_n_4));
  CARRY4 last_sect_carry__2
       (.CI(last_sect_carry__1_n_4),
        .CO({last_sect_carry__2_n_4,last_sect_carry__2_n_5,last_sect_carry__2_n_6,last_sect_carry__2_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__2_O_UNCONNECTED[3:0]),
        .S({last_sect_carry__2_i_1__0_n_4,last_sect_carry__2_i_2__0_n_4,last_sect_carry__2_i_3__0_n_4,last_sect_carry__2_i_4__0_n_4}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__2_i_1__0
       (.I0(\sect_cnt_reg_n_4_[46] ),
        .I1(p_0_in0_in[46]),
        .I2(\sect_cnt_reg_n_4_[45] ),
        .I3(p_0_in0_in[45]),
        .I4(\sect_cnt_reg_n_4_[47] ),
        .I5(p_0_in0_in[47]),
        .O(last_sect_carry__2_i_1__0_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__2_i_2__0
       (.I0(\sect_cnt_reg_n_4_[43] ),
        .I1(p_0_in0_in[43]),
        .I2(\sect_cnt_reg_n_4_[42] ),
        .I3(p_0_in0_in[42]),
        .I4(\sect_cnt_reg_n_4_[44] ),
        .I5(p_0_in0_in[44]),
        .O(last_sect_carry__2_i_2__0_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__2_i_3__0
       (.I0(\sect_cnt_reg_n_4_[40] ),
        .I1(p_0_in0_in[40]),
        .I2(\sect_cnt_reg_n_4_[39] ),
        .I3(p_0_in0_in[39]),
        .I4(\sect_cnt_reg_n_4_[41] ),
        .I5(p_0_in0_in[41]),
        .O(last_sect_carry__2_i_3__0_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__2_i_4__0
       (.I0(\sect_cnt_reg_n_4_[37] ),
        .I1(p_0_in0_in[37]),
        .I2(\sect_cnt_reg_n_4_[36] ),
        .I3(p_0_in0_in[36]),
        .I4(\sect_cnt_reg_n_4_[38] ),
        .I5(p_0_in0_in[38]),
        .O(last_sect_carry__2_i_4__0_n_4));
  CARRY4 last_sect_carry__3
       (.CI(last_sect_carry__2_n_4),
        .CO({NLW_last_sect_carry__3_CO_UNCONNECTED[3:2],last_sect,last_sect_carry__3_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__3_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,rs_rreq_n_128,rs_rreq_n_129}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_1__0
       (.I0(\sect_cnt_reg_n_4_[10] ),
        .I1(p_0_in0_in[10]),
        .I2(\sect_cnt_reg_n_4_[9] ),
        .I3(p_0_in0_in[9]),
        .I4(\sect_cnt_reg_n_4_[11] ),
        .I5(p_0_in0_in[11]),
        .O(last_sect_carry_i_1__0_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_2__0
       (.I0(\sect_cnt_reg_n_4_[7] ),
        .I1(p_0_in0_in[7]),
        .I2(\sect_cnt_reg_n_4_[6] ),
        .I3(p_0_in0_in[6]),
        .I4(\sect_cnt_reg_n_4_[8] ),
        .I5(p_0_in0_in[8]),
        .O(last_sect_carry_i_2__0_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_3__0
       (.I0(\sect_cnt_reg_n_4_[4] ),
        .I1(p_0_in0_in[4]),
        .I2(\sect_cnt_reg_n_4_[3] ),
        .I3(p_0_in0_in[3]),
        .I4(\sect_cnt_reg_n_4_[5] ),
        .I5(p_0_in0_in[5]),
        .O(last_sect_carry_i_3__0_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_4__0
       (.I0(\sect_cnt_reg_n_4_[1] ),
        .I1(p_0_in0_in[1]),
        .I2(\sect_cnt_reg_n_4_[0] ),
        .I3(p_0_in0_in[0]),
        .I4(\sect_cnt_reg_n_4_[2] ),
        .I5(p_0_in0_in[2]),
        .O(last_sect_carry_i_4__0_n_4));
  FDRE rreq_handling_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rctl_n_10),
        .Q(rreq_handling_reg_n_4),
        .R(SR));
  design_2_sw_compute_0_0_sw_compute_gmem_m_axi_reg_slice__parameterized2 rs_rdata
       (.Q(Q),
        .RREADY_Dummy(RREADY_Dummy),
        .SR(SR),
        .ap_clk(ap_clk),
        .burst_valid(burst_valid),
        .\data_p1_reg[32]_0 (\data_p1_reg[32] ),
        .\data_p2_reg[32]_0 (\data_p2_reg[32] ),
        .\dout_reg[0] (fifo_burst_n_5),
        .mOutPtr18_out(mOutPtr18_out),
        .m_axi_gmem_RVALID(m_axi_gmem_RVALID),
        .pop(pop),
        .pop_0(pop_0),
        .s_ready_t_reg_0(s_ready_t_reg));
  design_2_sw_compute_0_0_sw_compute_gmem_m_axi_reg_slice_15 rs_rreq
       (.ARVALID_Dummy(ARVALID_Dummy),
        .D({rs_rreq_n_6,rs_rreq_n_7,rs_rreq_n_8,rs_rreq_n_9,rs_rreq_n_10,rs_rreq_n_11,rs_rreq_n_12,rs_rreq_n_13,rs_rreq_n_14,rs_rreq_n_15,rs_rreq_n_16,rs_rreq_n_17,rs_rreq_n_18,rs_rreq_n_19,rs_rreq_n_20,rs_rreq_n_21,rs_rreq_n_22,rs_rreq_n_23,rs_rreq_n_24,rs_rreq_n_25,rs_rreq_n_26,rs_rreq_n_27,rs_rreq_n_28,rs_rreq_n_29,rs_rreq_n_30,rs_rreq_n_31,rs_rreq_n_32,rs_rreq_n_33,rs_rreq_n_34,rs_rreq_n_35,rs_rreq_n_36,rs_rreq_n_37,rs_rreq_n_38,rs_rreq_n_39,rs_rreq_n_40,rs_rreq_n_41,rs_rreq_n_42,rs_rreq_n_43,rs_rreq_n_44,rs_rreq_n_45,rs_rreq_n_46,rs_rreq_n_47,rs_rreq_n_48,rs_rreq_n_49,rs_rreq_n_50,rs_rreq_n_51,rs_rreq_n_52,rs_rreq_n_53,rs_rreq_n_54,rs_rreq_n_55,rs_rreq_n_56,rs_rreq_n_57}),
        .E(E),
        .Q(rreq_valid),
        .S({rs_rreq_n_128,rs_rreq_n_129}),
        .SR(SR),
        .ap_clk(ap_clk),
        .\data_p1_reg[63]_0 ({rs_rreq_n_130,rs_rreq_n_131,rs_rreq_n_132,rs_rreq_n_133,rs_rreq_n_134,rs_rreq_n_135,rs_rreq_n_136,rs_rreq_n_137,rs_rreq_n_138,rs_rreq_n_139,rs_rreq_n_140,rs_rreq_n_141,rs_rreq_n_142,rs_rreq_n_143,rs_rreq_n_144,rs_rreq_n_145,rs_rreq_n_146,rs_rreq_n_147,rs_rreq_n_148,rs_rreq_n_149,rs_rreq_n_150,rs_rreq_n_151,rs_rreq_n_152,rs_rreq_n_153,rs_rreq_n_154,rs_rreq_n_155,rs_rreq_n_156,rs_rreq_n_157,rs_rreq_n_158,rs_rreq_n_159,rs_rreq_n_160,rs_rreq_n_161,rs_rreq_n_162,rs_rreq_n_163,rs_rreq_n_164,rs_rreq_n_165,rs_rreq_n_166,rs_rreq_n_167,rs_rreq_n_168,rs_rreq_n_169,rs_rreq_n_170,rs_rreq_n_171,rs_rreq_n_172,rs_rreq_n_173,rs_rreq_n_174,rs_rreq_n_175,rs_rreq_n_176,rs_rreq_n_177,rs_rreq_n_178,rs_rreq_n_179,rs_rreq_n_180,rs_rreq_n_181,rs_rreq_n_182,rs_rreq_n_183,rs_rreq_n_184,rs_rreq_n_185,rs_rreq_n_186,rs_rreq_n_187,rs_rreq_n_188,rs_rreq_n_189,rs_rreq_n_190,rs_rreq_n_191}),
        .\data_p1_reg[95]_0 ({rs_rreq_n_58,p_1_in,rs_rreq_n_66,rs_rreq_n_67,rs_rreq_n_68,rs_rreq_n_69,rs_rreq_n_70,rs_rreq_n_71,rs_rreq_n_72,rs_rreq_n_73,rs_rreq_n_74,rs_rreq_n_75,rs_rreq_n_76,rs_rreq_n_77,rs_rreq_n_78,rs_rreq_n_79,rs_rreq_n_80,rs_rreq_n_81,rs_rreq_n_82,rs_rreq_n_83,rs_rreq_n_84,rs_rreq_n_85,rs_rreq_n_86,rs_rreq_n_87,rs_rreq_n_88,rs_rreq_n_89,rs_rreq_n_90,rs_rreq_n_91,rs_rreq_n_92,rs_rreq_n_93,rs_rreq_n_94,rs_rreq_n_95,rs_rreq_n_96,rs_rreq_n_97,rs_rreq_n_98,rs_rreq_n_99,rs_rreq_n_100,rs_rreq_n_101,rs_rreq_n_102,rs_rreq_n_103,rs_rreq_n_104,rs_rreq_n_105,rs_rreq_n_106,rs_rreq_n_107,rs_rreq_n_108,rs_rreq_n_109,rs_rreq_n_110,rs_rreq_n_111,rs_rreq_n_112,rs_rreq_n_113,rs_rreq_n_114,rs_rreq_n_115,rs_rreq_n_116,rs_rreq_n_117,rs_rreq_n_118,rs_rreq_n_119,rs_rreq_n_120,rs_rreq_n_121,rs_rreq_n_122,rs_rreq_n_123,rs_rreq_n_124,rs_rreq_n_125,rs_rreq_n_126,rs_rreq_n_127}),
        .\data_p2_reg[73]_0 (D),
        .\end_addr_reg[13] ({\end_addr[13]_i_2_n_4 ,\end_addr[13]_i_3_n_4 ,\end_addr[13]_i_4_n_4 ,\end_addr[13]_i_5_n_4 }),
        .\end_addr_reg[17] ({\end_addr[17]_i_2_n_4 ,\end_addr[17]_i_3_n_4 ,\end_addr[17]_i_4_n_4 ,\end_addr[17]_i_5_n_4 }),
        .\end_addr_reg[21] ({\end_addr[21]_i_2_n_4 ,\end_addr[21]_i_3_n_4 ,\end_addr[21]_i_4_n_4 ,\end_addr[21]_i_5_n_4 }),
        .\end_addr_reg[25] ({\end_addr[25]_i_2_n_4 ,\end_addr[25]_i_3_n_4 ,\end_addr[25]_i_4_n_4 ,\end_addr[25]_i_5_n_4 }),
        .\end_addr_reg[29] ({\end_addr[29]_i_2_n_4 ,\end_addr[29]_i_3_n_4 ,\end_addr[29]_i_4_n_4 ,\end_addr[29]_i_5_n_4 }),
        .\end_addr_reg[33] ({\end_addr[33]_i_2_n_4 ,\end_addr[33]_i_3_n_4 }),
        .\end_addr_reg[5] ({\end_addr[5]_i_2_n_4 ,\end_addr[5]_i_3_n_4 ,\end_addr[5]_i_4_n_4 ,\end_addr[5]_i_5_n_4 }),
        .\end_addr_reg[9] ({\end_addr[9]_i_2_n_4 ,\end_addr[9]_i_3_n_4 ,\end_addr[9]_i_4_n_4 ,\end_addr[9]_i_5_n_4 }),
        .last_sect_buf_reg({\sect_cnt_reg_n_4_[51] ,\sect_cnt_reg_n_4_[50] ,\sect_cnt_reg_n_4_[49] ,\sect_cnt_reg_n_4_[48] ,\sect_cnt_reg_n_4_[0] }),
        .last_sect_buf_reg_0(p_0_in0_in[51:48]),
        .next_rreq(next_rreq),
        .s_ready_t_reg_0(ARREADY_Dummy),
        .sect_cnt0(sect_cnt0));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[10]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_4_[10] ),
        .O(sect_addr[10]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[11]_i_2__0 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_4_[11] ),
        .O(sect_addr[11]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[12]_i_1__0 
       (.I0(p_0_in[0]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[0] ),
        .O(sect_addr[12]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[13]_i_1__0 
       (.I0(p_0_in[1]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[1] ),
        .O(sect_addr[13]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[14]_i_1__0 
       (.I0(p_0_in[2]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[2] ),
        .O(sect_addr[14]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[15]_i_1__0 
       (.I0(p_0_in[3]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[3] ),
        .O(sect_addr[15]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[16]_i_1__0 
       (.I0(p_0_in[4]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[4] ),
        .O(sect_addr[16]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[17]_i_1__0 
       (.I0(p_0_in[5]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[5] ),
        .O(sect_addr[17]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[18]_i_1__0 
       (.I0(p_0_in[6]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[6] ),
        .O(sect_addr[18]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[19]_i_1__0 
       (.I0(p_0_in[7]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[7] ),
        .O(sect_addr[19]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[20]_i_1__0 
       (.I0(p_0_in[8]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[8] ),
        .O(sect_addr[20]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[21]_i_1__0 
       (.I0(p_0_in[9]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[9] ),
        .O(sect_addr[21]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[22]_i_1__0 
       (.I0(p_0_in[10]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[10] ),
        .O(sect_addr[22]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[23]_i_1__0 
       (.I0(p_0_in[11]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[11] ),
        .O(sect_addr[23]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[24]_i_1__0 
       (.I0(p_0_in[12]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[12] ),
        .O(sect_addr[24]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[25]_i_1__0 
       (.I0(p_0_in[13]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[13] ),
        .O(sect_addr[25]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[26]_i_1__0 
       (.I0(p_0_in[14]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[14] ),
        .O(sect_addr[26]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[27]_i_1__0 
       (.I0(p_0_in[15]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[15] ),
        .O(sect_addr[27]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[28]_i_1__0 
       (.I0(p_0_in[16]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[16] ),
        .O(sect_addr[28]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[29]_i_1__0 
       (.I0(p_0_in[17]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[17] ),
        .O(sect_addr[29]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[2]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_4_[2] ),
        .O(sect_addr[2]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[30]_i_1__0 
       (.I0(p_0_in[18]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[18] ),
        .O(sect_addr[30]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[31]_i_1__0 
       (.I0(p_0_in[19]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[19] ),
        .O(sect_addr[31]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[32]_i_1__0 
       (.I0(p_0_in[20]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[20] ),
        .O(sect_addr[32]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[33]_i_1__0 
       (.I0(p_0_in[21]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[21] ),
        .O(sect_addr[33]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[34]_i_1__0 
       (.I0(p_0_in[22]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[22] ),
        .O(sect_addr[34]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[35]_i_1__0 
       (.I0(p_0_in[23]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[23] ),
        .O(sect_addr[35]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[36]_i_1__0 
       (.I0(p_0_in[24]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[24] ),
        .O(sect_addr[36]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[37]_i_1__0 
       (.I0(p_0_in[25]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[25] ),
        .O(sect_addr[37]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[38]_i_1__0 
       (.I0(p_0_in[26]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[26] ),
        .O(sect_addr[38]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[39]_i_1__0 
       (.I0(p_0_in[27]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[27] ),
        .O(sect_addr[39]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[3]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_4_[3] ),
        .O(sect_addr[3]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[40]_i_1__0 
       (.I0(p_0_in[28]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[28] ),
        .O(sect_addr[40]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[41]_i_1__0 
       (.I0(p_0_in[29]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[29] ),
        .O(sect_addr[41]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[42]_i_1__0 
       (.I0(p_0_in[30]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[30] ),
        .O(sect_addr[42]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[43]_i_1__0 
       (.I0(p_0_in[31]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[31] ),
        .O(sect_addr[43]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[44]_i_1__0 
       (.I0(p_0_in[32]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[32] ),
        .O(sect_addr[44]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[45]_i_1__0 
       (.I0(p_0_in[33]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[33] ),
        .O(sect_addr[45]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[46]_i_1__0 
       (.I0(p_0_in[34]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[34] ),
        .O(sect_addr[46]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[47]_i_1__0 
       (.I0(p_0_in[35]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[35] ),
        .O(sect_addr[47]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[48]_i_1__0 
       (.I0(p_0_in[36]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[36] ),
        .O(sect_addr[48]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[49]_i_1__0 
       (.I0(p_0_in[37]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[37] ),
        .O(sect_addr[49]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[4]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_4_[4] ),
        .O(sect_addr[4]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[50]_i_1__0 
       (.I0(p_0_in[38]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[38] ),
        .O(sect_addr[50]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[51]_i_1__0 
       (.I0(p_0_in[39]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[39] ),
        .O(sect_addr[51]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[52]_i_1__0 
       (.I0(p_0_in[40]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[40] ),
        .O(sect_addr[52]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[53]_i_1__0 
       (.I0(p_0_in[41]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[41] ),
        .O(sect_addr[53]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[54]_i_1__0 
       (.I0(p_0_in[42]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[42] ),
        .O(sect_addr[54]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[55]_i_1__0 
       (.I0(p_0_in[43]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[43] ),
        .O(sect_addr[55]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[56]_i_1__0 
       (.I0(p_0_in[44]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[44] ),
        .O(sect_addr[56]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[57]_i_1__0 
       (.I0(p_0_in[45]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[45] ),
        .O(sect_addr[57]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[58]_i_1__0 
       (.I0(p_0_in[46]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[46] ),
        .O(sect_addr[58]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[59]_i_1__0 
       (.I0(p_0_in[47]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[47] ),
        .O(sect_addr[59]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[5]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_4_[5] ),
        .O(sect_addr[5]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[60]_i_1__0 
       (.I0(p_0_in[48]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[48] ),
        .O(sect_addr[60]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[61]_i_1__0 
       (.I0(p_0_in[49]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[49] ),
        .O(sect_addr[61]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[62]_i_1__0 
       (.I0(p_0_in[50]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[50] ),
        .O(sect_addr[62]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[63]_i_1__0 
       (.I0(p_0_in[51]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[51] ),
        .O(sect_addr[63]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[6]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_4_[6] ),
        .O(sect_addr[6]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[7]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_4_[7] ),
        .O(sect_addr[7]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[8]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_4_[8] ),
        .O(sect_addr[8]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[9]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_4_[9] ),
        .O(sect_addr[9]));
  FDRE \sect_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[10]),
        .Q(\sect_addr_buf_reg_n_4_[10] ),
        .R(fifo_rctl_n_13));
  FDRE \sect_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[11]),
        .Q(\sect_addr_buf_reg_n_4_[11] ),
        .R(fifo_rctl_n_13));
  FDRE \sect_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[12]),
        .Q(\sect_addr_buf_reg_n_4_[12] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[13]),
        .Q(\sect_addr_buf_reg_n_4_[13] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[14]),
        .Q(\sect_addr_buf_reg_n_4_[14] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[15]),
        .Q(\sect_addr_buf_reg_n_4_[15] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[16]),
        .Q(\sect_addr_buf_reg_n_4_[16] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[17]),
        .Q(\sect_addr_buf_reg_n_4_[17] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[18]),
        .Q(\sect_addr_buf_reg_n_4_[18] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[19]),
        .Q(\sect_addr_buf_reg_n_4_[19] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[20]),
        .Q(\sect_addr_buf_reg_n_4_[20] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[21]),
        .Q(\sect_addr_buf_reg_n_4_[21] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[22]),
        .Q(\sect_addr_buf_reg_n_4_[22] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[23]),
        .Q(\sect_addr_buf_reg_n_4_[23] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[24]),
        .Q(\sect_addr_buf_reg_n_4_[24] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[25]),
        .Q(\sect_addr_buf_reg_n_4_[25] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[26]),
        .Q(\sect_addr_buf_reg_n_4_[26] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[27]),
        .Q(\sect_addr_buf_reg_n_4_[27] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[28]),
        .Q(\sect_addr_buf_reg_n_4_[28] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[29]),
        .Q(\sect_addr_buf_reg_n_4_[29] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[2]),
        .Q(\sect_addr_buf_reg_n_4_[2] ),
        .R(fifo_rctl_n_13));
  FDRE \sect_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[30]),
        .Q(\sect_addr_buf_reg_n_4_[30] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[31]),
        .Q(\sect_addr_buf_reg_n_4_[31] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[32] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[32]),
        .Q(\sect_addr_buf_reg_n_4_[32] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[33] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[33]),
        .Q(\sect_addr_buf_reg_n_4_[33] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[34] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[34]),
        .Q(\sect_addr_buf_reg_n_4_[34] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[35] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[35]),
        .Q(\sect_addr_buf_reg_n_4_[35] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[36] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[36]),
        .Q(\sect_addr_buf_reg_n_4_[36] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[37] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[37]),
        .Q(\sect_addr_buf_reg_n_4_[37] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[38] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[38]),
        .Q(\sect_addr_buf_reg_n_4_[38] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[39] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[39]),
        .Q(\sect_addr_buf_reg_n_4_[39] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[3]),
        .Q(\sect_addr_buf_reg_n_4_[3] ),
        .R(fifo_rctl_n_13));
  FDRE \sect_addr_buf_reg[40] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[40]),
        .Q(\sect_addr_buf_reg_n_4_[40] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[41] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[41]),
        .Q(\sect_addr_buf_reg_n_4_[41] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[42] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[42]),
        .Q(\sect_addr_buf_reg_n_4_[42] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[43] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[43]),
        .Q(\sect_addr_buf_reg_n_4_[43] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[44] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[44]),
        .Q(\sect_addr_buf_reg_n_4_[44] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[45] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[45]),
        .Q(\sect_addr_buf_reg_n_4_[45] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[46] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[46]),
        .Q(\sect_addr_buf_reg_n_4_[46] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[47] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[47]),
        .Q(\sect_addr_buf_reg_n_4_[47] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[48] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[48]),
        .Q(\sect_addr_buf_reg_n_4_[48] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[49] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[49]),
        .Q(\sect_addr_buf_reg_n_4_[49] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[4]),
        .Q(\sect_addr_buf_reg_n_4_[4] ),
        .R(fifo_rctl_n_13));
  FDRE \sect_addr_buf_reg[50] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[50]),
        .Q(\sect_addr_buf_reg_n_4_[50] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[51] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[51]),
        .Q(\sect_addr_buf_reg_n_4_[51] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[52] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[52]),
        .Q(\sect_addr_buf_reg_n_4_[52] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[53] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[53]),
        .Q(\sect_addr_buf_reg_n_4_[53] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[54] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[54]),
        .Q(\sect_addr_buf_reg_n_4_[54] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[55] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[55]),
        .Q(\sect_addr_buf_reg_n_4_[55] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[56] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[56]),
        .Q(\sect_addr_buf_reg_n_4_[56] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[57] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[57]),
        .Q(\sect_addr_buf_reg_n_4_[57] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[58] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[58]),
        .Q(\sect_addr_buf_reg_n_4_[58] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[59] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[59]),
        .Q(\sect_addr_buf_reg_n_4_[59] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[5]),
        .Q(\sect_addr_buf_reg_n_4_[5] ),
        .R(fifo_rctl_n_13));
  FDRE \sect_addr_buf_reg[60] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[60]),
        .Q(\sect_addr_buf_reg_n_4_[60] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[61] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[61]),
        .Q(\sect_addr_buf_reg_n_4_[61] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[62] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[62]),
        .Q(\sect_addr_buf_reg_n_4_[62] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[63] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[63]),
        .Q(\sect_addr_buf_reg_n_4_[63] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[6]),
        .Q(\sect_addr_buf_reg_n_4_[6] ),
        .R(fifo_rctl_n_13));
  FDRE \sect_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[7]),
        .Q(\sect_addr_buf_reg_n_4_[7] ),
        .R(fifo_rctl_n_13));
  FDRE \sect_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[8]),
        .Q(\sect_addr_buf_reg_n_4_[8] ),
        .R(fifo_rctl_n_13));
  FDRE \sect_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[9]),
        .Q(\sect_addr_buf_reg_n_4_[9] ),
        .R(fifo_rctl_n_13));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry
       (.CI(1'b0),
        .CO({sect_cnt0_carry_n_4,sect_cnt0_carry_n_5,sect_cnt0_carry_n_6,sect_cnt0_carry_n_7}),
        .CYINIT(\sect_cnt_reg_n_4_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[4:1]),
        .S({\sect_cnt_reg_n_4_[4] ,\sect_cnt_reg_n_4_[3] ,\sect_cnt_reg_n_4_[2] ,\sect_cnt_reg_n_4_[1] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__0
       (.CI(sect_cnt0_carry_n_4),
        .CO({sect_cnt0_carry__0_n_4,sect_cnt0_carry__0_n_5,sect_cnt0_carry__0_n_6,sect_cnt0_carry__0_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[8:5]),
        .S({\sect_cnt_reg_n_4_[8] ,\sect_cnt_reg_n_4_[7] ,\sect_cnt_reg_n_4_[6] ,\sect_cnt_reg_n_4_[5] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__1
       (.CI(sect_cnt0_carry__0_n_4),
        .CO({sect_cnt0_carry__1_n_4,sect_cnt0_carry__1_n_5,sect_cnt0_carry__1_n_6,sect_cnt0_carry__1_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[12:9]),
        .S({\sect_cnt_reg_n_4_[12] ,\sect_cnt_reg_n_4_[11] ,\sect_cnt_reg_n_4_[10] ,\sect_cnt_reg_n_4_[9] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__10
       (.CI(sect_cnt0_carry__9_n_4),
        .CO({sect_cnt0_carry__10_n_4,sect_cnt0_carry__10_n_5,sect_cnt0_carry__10_n_6,sect_cnt0_carry__10_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[48:45]),
        .S({\sect_cnt_reg_n_4_[48] ,\sect_cnt_reg_n_4_[47] ,\sect_cnt_reg_n_4_[46] ,\sect_cnt_reg_n_4_[45] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__11
       (.CI(sect_cnt0_carry__10_n_4),
        .CO({NLW_sect_cnt0_carry__11_CO_UNCONNECTED[3:2],sect_cnt0_carry__11_n_6,sect_cnt0_carry__11_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_sect_cnt0_carry__11_O_UNCONNECTED[3],sect_cnt0[51:49]}),
        .S({1'b0,\sect_cnt_reg_n_4_[51] ,\sect_cnt_reg_n_4_[50] ,\sect_cnt_reg_n_4_[49] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__2
       (.CI(sect_cnt0_carry__1_n_4),
        .CO({sect_cnt0_carry__2_n_4,sect_cnt0_carry__2_n_5,sect_cnt0_carry__2_n_6,sect_cnt0_carry__2_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[16:13]),
        .S({\sect_cnt_reg_n_4_[16] ,\sect_cnt_reg_n_4_[15] ,\sect_cnt_reg_n_4_[14] ,\sect_cnt_reg_n_4_[13] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__3
       (.CI(sect_cnt0_carry__2_n_4),
        .CO({sect_cnt0_carry__3_n_4,sect_cnt0_carry__3_n_5,sect_cnt0_carry__3_n_6,sect_cnt0_carry__3_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[20:17]),
        .S({\sect_cnt_reg_n_4_[20] ,\sect_cnt_reg_n_4_[19] ,\sect_cnt_reg_n_4_[18] ,\sect_cnt_reg_n_4_[17] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__4
       (.CI(sect_cnt0_carry__3_n_4),
        .CO({sect_cnt0_carry__4_n_4,sect_cnt0_carry__4_n_5,sect_cnt0_carry__4_n_6,sect_cnt0_carry__4_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[24:21]),
        .S({\sect_cnt_reg_n_4_[24] ,\sect_cnt_reg_n_4_[23] ,\sect_cnt_reg_n_4_[22] ,\sect_cnt_reg_n_4_[21] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__5
       (.CI(sect_cnt0_carry__4_n_4),
        .CO({sect_cnt0_carry__5_n_4,sect_cnt0_carry__5_n_5,sect_cnt0_carry__5_n_6,sect_cnt0_carry__5_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[28:25]),
        .S({\sect_cnt_reg_n_4_[28] ,\sect_cnt_reg_n_4_[27] ,\sect_cnt_reg_n_4_[26] ,\sect_cnt_reg_n_4_[25] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__6
       (.CI(sect_cnt0_carry__5_n_4),
        .CO({sect_cnt0_carry__6_n_4,sect_cnt0_carry__6_n_5,sect_cnt0_carry__6_n_6,sect_cnt0_carry__6_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[32:29]),
        .S({\sect_cnt_reg_n_4_[32] ,\sect_cnt_reg_n_4_[31] ,\sect_cnt_reg_n_4_[30] ,\sect_cnt_reg_n_4_[29] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__7
       (.CI(sect_cnt0_carry__6_n_4),
        .CO({sect_cnt0_carry__7_n_4,sect_cnt0_carry__7_n_5,sect_cnt0_carry__7_n_6,sect_cnt0_carry__7_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[36:33]),
        .S({\sect_cnt_reg_n_4_[36] ,\sect_cnt_reg_n_4_[35] ,\sect_cnt_reg_n_4_[34] ,\sect_cnt_reg_n_4_[33] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__8
       (.CI(sect_cnt0_carry__7_n_4),
        .CO({sect_cnt0_carry__8_n_4,sect_cnt0_carry__8_n_5,sect_cnt0_carry__8_n_6,sect_cnt0_carry__8_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[40:37]),
        .S({\sect_cnt_reg_n_4_[40] ,\sect_cnt_reg_n_4_[39] ,\sect_cnt_reg_n_4_[38] ,\sect_cnt_reg_n_4_[37] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__9
       (.CI(sect_cnt0_carry__8_n_4),
        .CO({sect_cnt0_carry__9_n_4,sect_cnt0_carry__9_n_5,sect_cnt0_carry__9_n_6,sect_cnt0_carry__9_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[44:41]),
        .S({\sect_cnt_reg_n_4_[44] ,\sect_cnt_reg_n_4_[43] ,\sect_cnt_reg_n_4_[42] ,\sect_cnt_reg_n_4_[41] }));
  FDRE \sect_cnt_reg[0] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_6),
        .D(rs_rreq_n_57),
        .Q(\sect_cnt_reg_n_4_[0] ),
        .R(SR));
  FDRE \sect_cnt_reg[10] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_6),
        .D(rs_rreq_n_47),
        .Q(\sect_cnt_reg_n_4_[10] ),
        .R(SR));
  FDRE \sect_cnt_reg[11] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_6),
        .D(rs_rreq_n_46),
        .Q(\sect_cnt_reg_n_4_[11] ),
        .R(SR));
  FDRE \sect_cnt_reg[12] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_6),
        .D(rs_rreq_n_45),
        .Q(\sect_cnt_reg_n_4_[12] ),
        .R(SR));
  FDRE \sect_cnt_reg[13] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_6),
        .D(rs_rreq_n_44),
        .Q(\sect_cnt_reg_n_4_[13] ),
        .R(SR));
  FDRE \sect_cnt_reg[14] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_6),
        .D(rs_rreq_n_43),
        .Q(\sect_cnt_reg_n_4_[14] ),
        .R(SR));
  FDRE \sect_cnt_reg[15] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_6),
        .D(rs_rreq_n_42),
        .Q(\sect_cnt_reg_n_4_[15] ),
        .R(SR));
  FDRE \sect_cnt_reg[16] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_6),
        .D(rs_rreq_n_41),
        .Q(\sect_cnt_reg_n_4_[16] ),
        .R(SR));
  FDRE \sect_cnt_reg[17] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_6),
        .D(rs_rreq_n_40),
        .Q(\sect_cnt_reg_n_4_[17] ),
        .R(SR));
  FDRE \sect_cnt_reg[18] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_6),
        .D(rs_rreq_n_39),
        .Q(\sect_cnt_reg_n_4_[18] ),
        .R(SR));
  FDRE \sect_cnt_reg[19] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_6),
        .D(rs_rreq_n_38),
        .Q(\sect_cnt_reg_n_4_[19] ),
        .R(SR));
  FDRE \sect_cnt_reg[1] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_6),
        .D(rs_rreq_n_56),
        .Q(\sect_cnt_reg_n_4_[1] ),
        .R(SR));
  FDRE \sect_cnt_reg[20] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_6),
        .D(rs_rreq_n_37),
        .Q(\sect_cnt_reg_n_4_[20] ),
        .R(SR));
  FDRE \sect_cnt_reg[21] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_6),
        .D(rs_rreq_n_36),
        .Q(\sect_cnt_reg_n_4_[21] ),
        .R(SR));
  FDRE \sect_cnt_reg[22] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_6),
        .D(rs_rreq_n_35),
        .Q(\sect_cnt_reg_n_4_[22] ),
        .R(SR));
  FDRE \sect_cnt_reg[23] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_6),
        .D(rs_rreq_n_34),
        .Q(\sect_cnt_reg_n_4_[23] ),
        .R(SR));
  FDRE \sect_cnt_reg[24] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_6),
        .D(rs_rreq_n_33),
        .Q(\sect_cnt_reg_n_4_[24] ),
        .R(SR));
  FDRE \sect_cnt_reg[25] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_6),
        .D(rs_rreq_n_32),
        .Q(\sect_cnt_reg_n_4_[25] ),
        .R(SR));
  FDRE \sect_cnt_reg[26] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_6),
        .D(rs_rreq_n_31),
        .Q(\sect_cnt_reg_n_4_[26] ),
        .R(SR));
  FDRE \sect_cnt_reg[27] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_6),
        .D(rs_rreq_n_30),
        .Q(\sect_cnt_reg_n_4_[27] ),
        .R(SR));
  FDRE \sect_cnt_reg[28] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_6),
        .D(rs_rreq_n_29),
        .Q(\sect_cnt_reg_n_4_[28] ),
        .R(SR));
  FDRE \sect_cnt_reg[29] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_6),
        .D(rs_rreq_n_28),
        .Q(\sect_cnt_reg_n_4_[29] ),
        .R(SR));
  FDRE \sect_cnt_reg[2] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_6),
        .D(rs_rreq_n_55),
        .Q(\sect_cnt_reg_n_4_[2] ),
        .R(SR));
  FDRE \sect_cnt_reg[30] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_6),
        .D(rs_rreq_n_27),
        .Q(\sect_cnt_reg_n_4_[30] ),
        .R(SR));
  FDRE \sect_cnt_reg[31] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_6),
        .D(rs_rreq_n_26),
        .Q(\sect_cnt_reg_n_4_[31] ),
        .R(SR));
  FDRE \sect_cnt_reg[32] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_6),
        .D(rs_rreq_n_25),
        .Q(\sect_cnt_reg_n_4_[32] ),
        .R(SR));
  FDRE \sect_cnt_reg[33] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_6),
        .D(rs_rreq_n_24),
        .Q(\sect_cnt_reg_n_4_[33] ),
        .R(SR));
  FDRE \sect_cnt_reg[34] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_6),
        .D(rs_rreq_n_23),
        .Q(\sect_cnt_reg_n_4_[34] ),
        .R(SR));
  FDRE \sect_cnt_reg[35] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_6),
        .D(rs_rreq_n_22),
        .Q(\sect_cnt_reg_n_4_[35] ),
        .R(SR));
  FDRE \sect_cnt_reg[36] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_6),
        .D(rs_rreq_n_21),
        .Q(\sect_cnt_reg_n_4_[36] ),
        .R(SR));
  FDRE \sect_cnt_reg[37] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_6),
        .D(rs_rreq_n_20),
        .Q(\sect_cnt_reg_n_4_[37] ),
        .R(SR));
  FDRE \sect_cnt_reg[38] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_6),
        .D(rs_rreq_n_19),
        .Q(\sect_cnt_reg_n_4_[38] ),
        .R(SR));
  FDRE \sect_cnt_reg[39] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_6),
        .D(rs_rreq_n_18),
        .Q(\sect_cnt_reg_n_4_[39] ),
        .R(SR));
  FDRE \sect_cnt_reg[3] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_6),
        .D(rs_rreq_n_54),
        .Q(\sect_cnt_reg_n_4_[3] ),
        .R(SR));
  FDRE \sect_cnt_reg[40] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_6),
        .D(rs_rreq_n_17),
        .Q(\sect_cnt_reg_n_4_[40] ),
        .R(SR));
  FDRE \sect_cnt_reg[41] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_6),
        .D(rs_rreq_n_16),
        .Q(\sect_cnt_reg_n_4_[41] ),
        .R(SR));
  FDRE \sect_cnt_reg[42] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_6),
        .D(rs_rreq_n_15),
        .Q(\sect_cnt_reg_n_4_[42] ),
        .R(SR));
  FDRE \sect_cnt_reg[43] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_6),
        .D(rs_rreq_n_14),
        .Q(\sect_cnt_reg_n_4_[43] ),
        .R(SR));
  FDRE \sect_cnt_reg[44] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_6),
        .D(rs_rreq_n_13),
        .Q(\sect_cnt_reg_n_4_[44] ),
        .R(SR));
  FDRE \sect_cnt_reg[45] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_6),
        .D(rs_rreq_n_12),
        .Q(\sect_cnt_reg_n_4_[45] ),
        .R(SR));
  FDRE \sect_cnt_reg[46] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_6),
        .D(rs_rreq_n_11),
        .Q(\sect_cnt_reg_n_4_[46] ),
        .R(SR));
  FDRE \sect_cnt_reg[47] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_6),
        .D(rs_rreq_n_10),
        .Q(\sect_cnt_reg_n_4_[47] ),
        .R(SR));
  FDRE \sect_cnt_reg[48] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_6),
        .D(rs_rreq_n_9),
        .Q(\sect_cnt_reg_n_4_[48] ),
        .R(SR));
  FDRE \sect_cnt_reg[49] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_6),
        .D(rs_rreq_n_8),
        .Q(\sect_cnt_reg_n_4_[49] ),
        .R(SR));
  FDRE \sect_cnt_reg[4] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_6),
        .D(rs_rreq_n_53),
        .Q(\sect_cnt_reg_n_4_[4] ),
        .R(SR));
  FDRE \sect_cnt_reg[50] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_6),
        .D(rs_rreq_n_7),
        .Q(\sect_cnt_reg_n_4_[50] ),
        .R(SR));
  FDRE \sect_cnt_reg[51] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_6),
        .D(rs_rreq_n_6),
        .Q(\sect_cnt_reg_n_4_[51] ),
        .R(SR));
  FDRE \sect_cnt_reg[5] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_6),
        .D(rs_rreq_n_52),
        .Q(\sect_cnt_reg_n_4_[5] ),
        .R(SR));
  FDRE \sect_cnt_reg[6] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_6),
        .D(rs_rreq_n_51),
        .Q(\sect_cnt_reg_n_4_[6] ),
        .R(SR));
  FDRE \sect_cnt_reg[7] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_6),
        .D(rs_rreq_n_50),
        .Q(\sect_cnt_reg_n_4_[7] ),
        .R(SR));
  FDRE \sect_cnt_reg[8] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_6),
        .D(rs_rreq_n_49),
        .Q(\sect_cnt_reg_n_4_[8] ),
        .R(SR));
  FDRE \sect_cnt_reg[9] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_6),
        .D(rs_rreq_n_48),
        .Q(\sect_cnt_reg_n_4_[9] ),
        .R(SR));
  LUT5 #(
    .INIT(32'hAA33F0FF)) 
    \sect_len_buf[0]_i_1__0 
       (.I0(beat_len[0]),
        .I1(\start_addr_reg_n_4_[2] ),
        .I2(\end_addr_reg_n_4_[2] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[0]_i_1__0_n_4 ));
  LUT5 #(
    .INIT(32'hAA33F0FF)) 
    \sect_len_buf[1]_i_1__0 
       (.I0(beat_len[1]),
        .I1(\start_addr_reg_n_4_[3] ),
        .I2(\end_addr_reg_n_4_[3] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[1]_i_1__0_n_4 ));
  LUT5 #(
    .INIT(32'hAA33F0FF)) 
    \sect_len_buf[2]_i_1__0 
       (.I0(beat_len[2]),
        .I1(\start_addr_reg_n_4_[4] ),
        .I2(\end_addr_reg_n_4_[4] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[2]_i_1__0_n_4 ));
  LUT5 #(
    .INIT(32'hAA33F0FF)) 
    \sect_len_buf[3]_i_1__0 
       (.I0(beat_len[3]),
        .I1(\start_addr_reg_n_4_[5] ),
        .I2(\end_addr_reg_n_4_[5] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[3]_i_1__0_n_4 ));
  LUT5 #(
    .INIT(32'hAA33F0FF)) 
    \sect_len_buf[4]_i_1__0 
       (.I0(beat_len[4]),
        .I1(\start_addr_reg_n_4_[6] ),
        .I2(\end_addr_reg_n_4_[6] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[4]_i_1__0_n_4 ));
  LUT5 #(
    .INIT(32'hAA33F0FF)) 
    \sect_len_buf[5]_i_1__0 
       (.I0(beat_len[5]),
        .I1(\start_addr_reg_n_4_[7] ),
        .I2(\end_addr_reg_n_4_[7] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[5]_i_1__0_n_4 ));
  LUT5 #(
    .INIT(32'hAA33F0FF)) 
    \sect_len_buf[6]_i_1__0 
       (.I0(beat_len[6]),
        .I1(\start_addr_reg_n_4_[8] ),
        .I2(\end_addr_reg_n_4_[8] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[6]_i_1__0_n_4 ));
  LUT5 #(
    .INIT(32'hAA33F0FF)) 
    \sect_len_buf[7]_i_1__0 
       (.I0(beat_len[9]),
        .I1(\start_addr_reg_n_4_[9] ),
        .I2(\end_addr_reg_n_4_[9] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[7]_i_1__0_n_4 ));
  LUT5 #(
    .INIT(32'hAA33F0FF)) 
    \sect_len_buf[8]_i_1__0 
       (.I0(beat_len[9]),
        .I1(\start_addr_reg_n_4_[10] ),
        .I2(\end_addr_reg_n_4_[10] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[8]_i_1__0_n_4 ));
  LUT5 #(
    .INIT(32'hAA33F0FF)) 
    \sect_len_buf[9]_i_2__0 
       (.I0(beat_len[9]),
        .I1(\start_addr_reg_n_4_[11] ),
        .I2(\end_addr_reg_n_4_[11] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[9]_i_2__0_n_4 ));
  FDRE \sect_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(\sect_len_buf[0]_i_1__0_n_4 ),
        .Q(\sect_len_buf_reg_n_4_[0] ),
        .R(SR));
  FDRE \sect_len_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(\sect_len_buf[1]_i_1__0_n_4 ),
        .Q(\sect_len_buf_reg_n_4_[1] ),
        .R(SR));
  FDRE \sect_len_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(\sect_len_buf[2]_i_1__0_n_4 ),
        .Q(\sect_len_buf_reg_n_4_[2] ),
        .R(SR));
  FDRE \sect_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(\sect_len_buf[3]_i_1__0_n_4 ),
        .Q(\sect_len_buf_reg_n_4_[3] ),
        .R(SR));
  FDRE \sect_len_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(\sect_len_buf[4]_i_1__0_n_4 ),
        .Q(\sect_len_buf_reg_n_4_[4] ),
        .R(SR));
  FDRE \sect_len_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(\sect_len_buf[5]_i_1__0_n_4 ),
        .Q(\sect_len_buf_reg_n_4_[5] ),
        .R(SR));
  FDRE \sect_len_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(\sect_len_buf[6]_i_1__0_n_4 ),
        .Q(\sect_len_buf_reg_n_4_[6] ),
        .R(SR));
  FDRE \sect_len_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(\sect_len_buf[7]_i_1__0_n_4 ),
        .Q(\sect_len_buf_reg_n_4_[7] ),
        .R(SR));
  FDRE \sect_len_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(\sect_len_buf[8]_i_1__0_n_4 ),
        .Q(\sect_len_buf_reg_n_4_[8] ),
        .R(SR));
  FDRE \sect_len_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(\sect_len_buf[9]_i_2__0_n_4 ),
        .Q(\sect_len_buf_reg_n_4_[9] ),
        .R(SR));
  FDRE \start_addr_reg[10] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_119),
        .Q(\start_addr_reg_n_4_[10] ),
        .R(SR));
  FDRE \start_addr_reg[11] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_118),
        .Q(\start_addr_reg_n_4_[11] ),
        .R(SR));
  FDRE \start_addr_reg[12] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_117),
        .Q(p_0_in[0]),
        .R(SR));
  FDRE \start_addr_reg[13] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_116),
        .Q(p_0_in[1]),
        .R(SR));
  FDRE \start_addr_reg[14] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_115),
        .Q(p_0_in[2]),
        .R(SR));
  FDRE \start_addr_reg[15] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_114),
        .Q(p_0_in[3]),
        .R(SR));
  FDRE \start_addr_reg[16] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_113),
        .Q(p_0_in[4]),
        .R(SR));
  FDRE \start_addr_reg[17] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_112),
        .Q(p_0_in[5]),
        .R(SR));
  FDRE \start_addr_reg[18] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_111),
        .Q(p_0_in[6]),
        .R(SR));
  FDRE \start_addr_reg[19] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_110),
        .Q(p_0_in[7]),
        .R(SR));
  FDRE \start_addr_reg[20] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_109),
        .Q(p_0_in[8]),
        .R(SR));
  FDRE \start_addr_reg[21] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_108),
        .Q(p_0_in[9]),
        .R(SR));
  FDRE \start_addr_reg[22] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_107),
        .Q(p_0_in[10]),
        .R(SR));
  FDRE \start_addr_reg[23] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_106),
        .Q(p_0_in[11]),
        .R(SR));
  FDRE \start_addr_reg[24] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_105),
        .Q(p_0_in[12]),
        .R(SR));
  FDRE \start_addr_reg[25] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_104),
        .Q(p_0_in[13]),
        .R(SR));
  FDRE \start_addr_reg[26] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_103),
        .Q(p_0_in[14]),
        .R(SR));
  FDRE \start_addr_reg[27] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_102),
        .Q(p_0_in[15]),
        .R(SR));
  FDRE \start_addr_reg[28] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_101),
        .Q(p_0_in[16]),
        .R(SR));
  FDRE \start_addr_reg[29] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_100),
        .Q(p_0_in[17]),
        .R(SR));
  FDRE \start_addr_reg[2] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_127),
        .Q(\start_addr_reg_n_4_[2] ),
        .R(SR));
  FDRE \start_addr_reg[30] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_99),
        .Q(p_0_in[18]),
        .R(SR));
  FDRE \start_addr_reg[31] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_98),
        .Q(p_0_in[19]),
        .R(SR));
  FDRE \start_addr_reg[32] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_97),
        .Q(p_0_in[20]),
        .R(SR));
  FDRE \start_addr_reg[33] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_96),
        .Q(p_0_in[21]),
        .R(SR));
  FDRE \start_addr_reg[34] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_95),
        .Q(p_0_in[22]),
        .R(SR));
  FDRE \start_addr_reg[35] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_94),
        .Q(p_0_in[23]),
        .R(SR));
  FDRE \start_addr_reg[36] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_93),
        .Q(p_0_in[24]),
        .R(SR));
  FDRE \start_addr_reg[37] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_92),
        .Q(p_0_in[25]),
        .R(SR));
  FDRE \start_addr_reg[38] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_91),
        .Q(p_0_in[26]),
        .R(SR));
  FDRE \start_addr_reg[39] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_90),
        .Q(p_0_in[27]),
        .R(SR));
  FDRE \start_addr_reg[3] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_126),
        .Q(\start_addr_reg_n_4_[3] ),
        .R(SR));
  FDRE \start_addr_reg[40] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_89),
        .Q(p_0_in[28]),
        .R(SR));
  FDRE \start_addr_reg[41] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_88),
        .Q(p_0_in[29]),
        .R(SR));
  FDRE \start_addr_reg[42] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_87),
        .Q(p_0_in[30]),
        .R(SR));
  FDRE \start_addr_reg[43] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_86),
        .Q(p_0_in[31]),
        .R(SR));
  FDRE \start_addr_reg[44] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_85),
        .Q(p_0_in[32]),
        .R(SR));
  FDRE \start_addr_reg[45] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_84),
        .Q(p_0_in[33]),
        .R(SR));
  FDRE \start_addr_reg[46] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_83),
        .Q(p_0_in[34]),
        .R(SR));
  FDRE \start_addr_reg[47] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_82),
        .Q(p_0_in[35]),
        .R(SR));
  FDRE \start_addr_reg[48] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_81),
        .Q(p_0_in[36]),
        .R(SR));
  FDRE \start_addr_reg[49] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_80),
        .Q(p_0_in[37]),
        .R(SR));
  FDRE \start_addr_reg[4] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_125),
        .Q(\start_addr_reg_n_4_[4] ),
        .R(SR));
  FDRE \start_addr_reg[50] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_79),
        .Q(p_0_in[38]),
        .R(SR));
  FDRE \start_addr_reg[51] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_78),
        .Q(p_0_in[39]),
        .R(SR));
  FDRE \start_addr_reg[52] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_77),
        .Q(p_0_in[40]),
        .R(SR));
  FDRE \start_addr_reg[53] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_76),
        .Q(p_0_in[41]),
        .R(SR));
  FDRE \start_addr_reg[54] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_75),
        .Q(p_0_in[42]),
        .R(SR));
  FDRE \start_addr_reg[55] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_74),
        .Q(p_0_in[43]),
        .R(SR));
  FDRE \start_addr_reg[56] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_73),
        .Q(p_0_in[44]),
        .R(SR));
  FDRE \start_addr_reg[57] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_72),
        .Q(p_0_in[45]),
        .R(SR));
  FDRE \start_addr_reg[58] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_71),
        .Q(p_0_in[46]),
        .R(SR));
  FDRE \start_addr_reg[59] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_70),
        .Q(p_0_in[47]),
        .R(SR));
  FDRE \start_addr_reg[5] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_124),
        .Q(\start_addr_reg_n_4_[5] ),
        .R(SR));
  FDRE \start_addr_reg[60] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_69),
        .Q(p_0_in[48]),
        .R(SR));
  FDRE \start_addr_reg[61] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_68),
        .Q(p_0_in[49]),
        .R(SR));
  FDRE \start_addr_reg[62] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_67),
        .Q(p_0_in[50]),
        .R(SR));
  FDRE \start_addr_reg[63] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_66),
        .Q(p_0_in[51]),
        .R(SR));
  FDRE \start_addr_reg[6] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_123),
        .Q(\start_addr_reg_n_4_[6] ),
        .R(SR));
  FDRE \start_addr_reg[7] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_122),
        .Q(\start_addr_reg_n_4_[7] ),
        .R(SR));
  FDRE \start_addr_reg[8] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_121),
        .Q(\start_addr_reg_n_4_[8] ),
        .R(SR));
  FDRE \start_addr_reg[9] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_120),
        .Q(\start_addr_reg_n_4_[9] ),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "sw_compute_gmem_m_axi_reg_slice" *) 
module design_2_sw_compute_0_0_sw_compute_gmem_m_axi_reg_slice
   (s_ready_t_reg_0,
    Q,
    D,
    \data_p1_reg[95]_0 ,
    S,
    \data_p1_reg[63]_0 ,
    SR,
    ap_clk,
    AWVALID_Dummy,
    next_wreq,
    sect_cnt0,
    last_sect_buf_reg,
    last_sect_buf_reg_0,
    \data_p2_reg[73]_0 ,
    \end_addr_reg[5] ,
    \end_addr_reg[9] ,
    \end_addr_reg[13] ,
    \end_addr_reg[17] ,
    \end_addr_reg[21] ,
    \end_addr_reg[25] ,
    \end_addr_reg[29] ,
    \end_addr_reg[33] ,
    E);
  output s_ready_t_reg_0;
  output [0:0]Q;
  output [51:0]D;
  output [67:0]\data_p1_reg[95]_0 ;
  output [1:0]S;
  output [61:0]\data_p1_reg[63]_0 ;
  input [0:0]SR;
  input ap_clk;
  input AWVALID_Dummy;
  input next_wreq;
  input [50:0]sect_cnt0;
  input [4:0]last_sect_buf_reg;
  input [3:0]last_sect_buf_reg_0;
  input [67:0]\data_p2_reg[73]_0 ;
  input [3:0]\end_addr_reg[5] ;
  input [3:0]\end_addr_reg[9] ;
  input [3:0]\end_addr_reg[13] ;
  input [3:0]\end_addr_reg[17] ;
  input [3:0]\end_addr_reg[21] ;
  input [3:0]\end_addr_reg[25] ;
  input [3:0]\end_addr_reg[29] ;
  input [1:0]\end_addr_reg[33] ;
  input [0:0]E;

  wire AWVALID_Dummy;
  wire [51:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [1:0]S;
  wire [0:0]SR;
  wire ap_clk;
  wire \data_p1[10]_i_1_n_4 ;
  wire \data_p1[11]_i_1_n_4 ;
  wire \data_p1[12]_i_1_n_4 ;
  wire \data_p1[13]_i_1_n_4 ;
  wire \data_p1[14]_i_1_n_4 ;
  wire \data_p1[15]_i_1_n_4 ;
  wire \data_p1[16]_i_1_n_4 ;
  wire \data_p1[17]_i_1_n_4 ;
  wire \data_p1[18]_i_1_n_4 ;
  wire \data_p1[19]_i_1_n_4 ;
  wire \data_p1[20]_i_1_n_4 ;
  wire \data_p1[21]_i_1_n_4 ;
  wire \data_p1[22]_i_1_n_4 ;
  wire \data_p1[23]_i_1_n_4 ;
  wire \data_p1[24]_i_1_n_4 ;
  wire \data_p1[25]_i_1_n_4 ;
  wire \data_p1[26]_i_1_n_4 ;
  wire \data_p1[27]_i_1_n_4 ;
  wire \data_p1[28]_i_1_n_4 ;
  wire \data_p1[29]_i_1_n_4 ;
  wire \data_p1[2]_i_1_n_4 ;
  wire \data_p1[30]_i_1_n_4 ;
  wire \data_p1[31]_i_1_n_4 ;
  wire \data_p1[32]_i_1_n_4 ;
  wire \data_p1[33]_i_1_n_4 ;
  wire \data_p1[34]_i_1_n_4 ;
  wire \data_p1[35]_i_1_n_4 ;
  wire \data_p1[36]_i_1_n_4 ;
  wire \data_p1[37]_i_1_n_4 ;
  wire \data_p1[38]_i_1_n_4 ;
  wire \data_p1[39]_i_1_n_4 ;
  wire \data_p1[3]_i_1_n_4 ;
  wire \data_p1[40]_i_1_n_4 ;
  wire \data_p1[41]_i_1_n_4 ;
  wire \data_p1[42]_i_1_n_4 ;
  wire \data_p1[43]_i_1_n_4 ;
  wire \data_p1[44]_i_1_n_4 ;
  wire \data_p1[45]_i_1_n_4 ;
  wire \data_p1[46]_i_1_n_4 ;
  wire \data_p1[47]_i_1_n_4 ;
  wire \data_p1[48]_i_1_n_4 ;
  wire \data_p1[49]_i_1_n_4 ;
  wire \data_p1[4]_i_1_n_4 ;
  wire \data_p1[50]_i_1_n_4 ;
  wire \data_p1[51]_i_1_n_4 ;
  wire \data_p1[52]_i_1_n_4 ;
  wire \data_p1[53]_i_1_n_4 ;
  wire \data_p1[54]_i_1_n_4 ;
  wire \data_p1[55]_i_1_n_4 ;
  wire \data_p1[56]_i_1_n_4 ;
  wire \data_p1[57]_i_1_n_4 ;
  wire \data_p1[58]_i_1_n_4 ;
  wire \data_p1[59]_i_1_n_4 ;
  wire \data_p1[5]_i_1_n_4 ;
  wire \data_p1[60]_i_1_n_4 ;
  wire \data_p1[61]_i_1_n_4 ;
  wire \data_p1[62]_i_1_n_4 ;
  wire \data_p1[63]_i_1_n_4 ;
  wire \data_p1[68]_i_1_n_4 ;
  wire \data_p1[69]_i_1_n_4 ;
  wire \data_p1[6]_i_1_n_4 ;
  wire \data_p1[70]_i_1_n_4 ;
  wire \data_p1[71]_i_1_n_4 ;
  wire \data_p1[72]_i_1_n_4 ;
  wire \data_p1[7]_i_1_n_4 ;
  wire \data_p1[8]_i_1_n_4 ;
  wire \data_p1[95]_i_2_n_4 ;
  wire \data_p1[9]_i_1_n_4 ;
  wire [61:0]\data_p1_reg[63]_0 ;
  wire [67:0]\data_p1_reg[95]_0 ;
  wire [67:0]\data_p2_reg[73]_0 ;
  wire \data_p2_reg_n_4_[10] ;
  wire \data_p2_reg_n_4_[11] ;
  wire \data_p2_reg_n_4_[12] ;
  wire \data_p2_reg_n_4_[13] ;
  wire \data_p2_reg_n_4_[14] ;
  wire \data_p2_reg_n_4_[15] ;
  wire \data_p2_reg_n_4_[16] ;
  wire \data_p2_reg_n_4_[17] ;
  wire \data_p2_reg_n_4_[18] ;
  wire \data_p2_reg_n_4_[19] ;
  wire \data_p2_reg_n_4_[20] ;
  wire \data_p2_reg_n_4_[21] ;
  wire \data_p2_reg_n_4_[22] ;
  wire \data_p2_reg_n_4_[23] ;
  wire \data_p2_reg_n_4_[24] ;
  wire \data_p2_reg_n_4_[25] ;
  wire \data_p2_reg_n_4_[26] ;
  wire \data_p2_reg_n_4_[27] ;
  wire \data_p2_reg_n_4_[28] ;
  wire \data_p2_reg_n_4_[29] ;
  wire \data_p2_reg_n_4_[2] ;
  wire \data_p2_reg_n_4_[30] ;
  wire \data_p2_reg_n_4_[31] ;
  wire \data_p2_reg_n_4_[32] ;
  wire \data_p2_reg_n_4_[33] ;
  wire \data_p2_reg_n_4_[34] ;
  wire \data_p2_reg_n_4_[35] ;
  wire \data_p2_reg_n_4_[36] ;
  wire \data_p2_reg_n_4_[37] ;
  wire \data_p2_reg_n_4_[38] ;
  wire \data_p2_reg_n_4_[39] ;
  wire \data_p2_reg_n_4_[3] ;
  wire \data_p2_reg_n_4_[40] ;
  wire \data_p2_reg_n_4_[41] ;
  wire \data_p2_reg_n_4_[42] ;
  wire \data_p2_reg_n_4_[43] ;
  wire \data_p2_reg_n_4_[44] ;
  wire \data_p2_reg_n_4_[45] ;
  wire \data_p2_reg_n_4_[46] ;
  wire \data_p2_reg_n_4_[47] ;
  wire \data_p2_reg_n_4_[48] ;
  wire \data_p2_reg_n_4_[49] ;
  wire \data_p2_reg_n_4_[4] ;
  wire \data_p2_reg_n_4_[50] ;
  wire \data_p2_reg_n_4_[51] ;
  wire \data_p2_reg_n_4_[52] ;
  wire \data_p2_reg_n_4_[53] ;
  wire \data_p2_reg_n_4_[54] ;
  wire \data_p2_reg_n_4_[55] ;
  wire \data_p2_reg_n_4_[56] ;
  wire \data_p2_reg_n_4_[57] ;
  wire \data_p2_reg_n_4_[58] ;
  wire \data_p2_reg_n_4_[59] ;
  wire \data_p2_reg_n_4_[5] ;
  wire \data_p2_reg_n_4_[60] ;
  wire \data_p2_reg_n_4_[61] ;
  wire \data_p2_reg_n_4_[62] ;
  wire \data_p2_reg_n_4_[63] ;
  wire \data_p2_reg_n_4_[64] ;
  wire \data_p2_reg_n_4_[69] ;
  wire \data_p2_reg_n_4_[6] ;
  wire \data_p2_reg_n_4_[70] ;
  wire \data_p2_reg_n_4_[71] ;
  wire \data_p2_reg_n_4_[72] ;
  wire \data_p2_reg_n_4_[73] ;
  wire \data_p2_reg_n_4_[7] ;
  wire \data_p2_reg_n_4_[8] ;
  wire \data_p2_reg_n_4_[9] ;
  wire [3:0]\end_addr_reg[13] ;
  wire \end_addr_reg[13]_i_1_n_4 ;
  wire \end_addr_reg[13]_i_1_n_5 ;
  wire \end_addr_reg[13]_i_1_n_6 ;
  wire \end_addr_reg[13]_i_1_n_7 ;
  wire [3:0]\end_addr_reg[17] ;
  wire \end_addr_reg[17]_i_1_n_4 ;
  wire \end_addr_reg[17]_i_1_n_5 ;
  wire \end_addr_reg[17]_i_1_n_6 ;
  wire \end_addr_reg[17]_i_1_n_7 ;
  wire [3:0]\end_addr_reg[21] ;
  wire \end_addr_reg[21]_i_1_n_4 ;
  wire \end_addr_reg[21]_i_1_n_5 ;
  wire \end_addr_reg[21]_i_1_n_6 ;
  wire \end_addr_reg[21]_i_1_n_7 ;
  wire [3:0]\end_addr_reg[25] ;
  wire \end_addr_reg[25]_i_1_n_4 ;
  wire \end_addr_reg[25]_i_1_n_5 ;
  wire \end_addr_reg[25]_i_1_n_6 ;
  wire \end_addr_reg[25]_i_1_n_7 ;
  wire [3:0]\end_addr_reg[29] ;
  wire \end_addr_reg[29]_i_1_n_4 ;
  wire \end_addr_reg[29]_i_1_n_5 ;
  wire \end_addr_reg[29]_i_1_n_6 ;
  wire \end_addr_reg[29]_i_1_n_7 ;
  wire [1:0]\end_addr_reg[33] ;
  wire \end_addr_reg[33]_i_1_n_4 ;
  wire \end_addr_reg[33]_i_1_n_5 ;
  wire \end_addr_reg[33]_i_1_n_6 ;
  wire \end_addr_reg[33]_i_1_n_7 ;
  wire \end_addr_reg[37]_i_1_n_4 ;
  wire \end_addr_reg[37]_i_1_n_5 ;
  wire \end_addr_reg[37]_i_1_n_6 ;
  wire \end_addr_reg[37]_i_1_n_7 ;
  wire \end_addr_reg[41]_i_1_n_4 ;
  wire \end_addr_reg[41]_i_1_n_5 ;
  wire \end_addr_reg[41]_i_1_n_6 ;
  wire \end_addr_reg[41]_i_1_n_7 ;
  wire \end_addr_reg[45]_i_1_n_4 ;
  wire \end_addr_reg[45]_i_1_n_5 ;
  wire \end_addr_reg[45]_i_1_n_6 ;
  wire \end_addr_reg[45]_i_1_n_7 ;
  wire \end_addr_reg[49]_i_1_n_4 ;
  wire \end_addr_reg[49]_i_1_n_5 ;
  wire \end_addr_reg[49]_i_1_n_6 ;
  wire \end_addr_reg[49]_i_1_n_7 ;
  wire \end_addr_reg[53]_i_1_n_4 ;
  wire \end_addr_reg[53]_i_1_n_5 ;
  wire \end_addr_reg[53]_i_1_n_6 ;
  wire \end_addr_reg[53]_i_1_n_7 ;
  wire \end_addr_reg[57]_i_1_n_4 ;
  wire \end_addr_reg[57]_i_1_n_5 ;
  wire \end_addr_reg[57]_i_1_n_6 ;
  wire \end_addr_reg[57]_i_1_n_7 ;
  wire [3:0]\end_addr_reg[5] ;
  wire \end_addr_reg[5]_i_1_n_4 ;
  wire \end_addr_reg[5]_i_1_n_5 ;
  wire \end_addr_reg[5]_i_1_n_6 ;
  wire \end_addr_reg[5]_i_1_n_7 ;
  wire \end_addr_reg[61]_i_1_n_4 ;
  wire \end_addr_reg[61]_i_1_n_5 ;
  wire \end_addr_reg[61]_i_1_n_6 ;
  wire \end_addr_reg[61]_i_1_n_7 ;
  wire \end_addr_reg[63]_i_1_n_7 ;
  wire [3:0]\end_addr_reg[9] ;
  wire \end_addr_reg[9]_i_1_n_4 ;
  wire \end_addr_reg[9]_i_1_n_5 ;
  wire \end_addr_reg[9]_i_1_n_6 ;
  wire \end_addr_reg[9]_i_1_n_7 ;
  wire [4:0]last_sect_buf_reg;
  wire [3:0]last_sect_buf_reg_0;
  wire load_p1;
  wire [1:0]next__0;
  wire next_wreq;
  wire s_ready_t_i_1_n_4;
  wire s_ready_t_reg_0;
  wire [50:0]sect_cnt0;
  wire [1:1]state;
  wire \state[0]_i_1_n_4 ;
  wire \state[1]_i_1_n_4 ;
  wire [1:0]state__0;
  wire [3:1]\NLW_end_addr_reg[63]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_end_addr_reg[63]_i_1_O_UNCONNECTED ;

  LUT4 #(
    .INIT(16'h0230)) 
    \FSM_sequential_state[0]_i_1 
       (.I0(AWVALID_Dummy),
        .I1(next_wreq),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT5 #(
    .INIT(32'h00C3F088)) 
    \FSM_sequential_state[1]_i_1 
       (.I0(s_ready_t_reg_0),
        .I1(AWVALID_Dummy),
        .I2(next_wreq),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(SR));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[10]_i_1 
       (.I0(\data_p2_reg_n_4_[10] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [8]),
        .O(\data_p1[10]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[11]_i_1 
       (.I0(\data_p2_reg_n_4_[11] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [9]),
        .O(\data_p1[11]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[12]_i_1 
       (.I0(\data_p2_reg_n_4_[12] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [10]),
        .O(\data_p1[12]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[13]_i_1 
       (.I0(\data_p2_reg_n_4_[13] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [11]),
        .O(\data_p1[13]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[14]_i_1 
       (.I0(\data_p2_reg_n_4_[14] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [12]),
        .O(\data_p1[14]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[15]_i_1 
       (.I0(\data_p2_reg_n_4_[15] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [13]),
        .O(\data_p1[15]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[16]_i_1 
       (.I0(\data_p2_reg_n_4_[16] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [14]),
        .O(\data_p1[16]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[17]_i_1 
       (.I0(\data_p2_reg_n_4_[17] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [15]),
        .O(\data_p1[17]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[18]_i_1 
       (.I0(\data_p2_reg_n_4_[18] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [16]),
        .O(\data_p1[18]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[19]_i_1 
       (.I0(\data_p2_reg_n_4_[19] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [17]),
        .O(\data_p1[19]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[20]_i_1 
       (.I0(\data_p2_reg_n_4_[20] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [18]),
        .O(\data_p1[20]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[21]_i_1 
       (.I0(\data_p2_reg_n_4_[21] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [19]),
        .O(\data_p1[21]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[22]_i_1 
       (.I0(\data_p2_reg_n_4_[22] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [20]),
        .O(\data_p1[22]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[23]_i_1 
       (.I0(\data_p2_reg_n_4_[23] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [21]),
        .O(\data_p1[23]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[24]_i_1 
       (.I0(\data_p2_reg_n_4_[24] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [22]),
        .O(\data_p1[24]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[25]_i_1 
       (.I0(\data_p2_reg_n_4_[25] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [23]),
        .O(\data_p1[25]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[26]_i_1 
       (.I0(\data_p2_reg_n_4_[26] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [24]),
        .O(\data_p1[26]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[27]_i_1 
       (.I0(\data_p2_reg_n_4_[27] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [25]),
        .O(\data_p1[27]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[28]_i_1 
       (.I0(\data_p2_reg_n_4_[28] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [26]),
        .O(\data_p1[28]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[29]_i_1 
       (.I0(\data_p2_reg_n_4_[29] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [27]),
        .O(\data_p1[29]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[2]_i_1 
       (.I0(\data_p2_reg_n_4_[2] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [0]),
        .O(\data_p1[2]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[30]_i_1 
       (.I0(\data_p2_reg_n_4_[30] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [28]),
        .O(\data_p1[30]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[31]_i_1 
       (.I0(\data_p2_reg_n_4_[31] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [29]),
        .O(\data_p1[31]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[32]_i_1 
       (.I0(\data_p2_reg_n_4_[32] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [30]),
        .O(\data_p1[32]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[33]_i_1 
       (.I0(\data_p2_reg_n_4_[33] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [31]),
        .O(\data_p1[33]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[34]_i_1 
       (.I0(\data_p2_reg_n_4_[34] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [32]),
        .O(\data_p1[34]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[35]_i_1 
       (.I0(\data_p2_reg_n_4_[35] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [33]),
        .O(\data_p1[35]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[36]_i_1 
       (.I0(\data_p2_reg_n_4_[36] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [34]),
        .O(\data_p1[36]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[37]_i_1 
       (.I0(\data_p2_reg_n_4_[37] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [35]),
        .O(\data_p1[37]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[38]_i_1 
       (.I0(\data_p2_reg_n_4_[38] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [36]),
        .O(\data_p1[38]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[39]_i_1 
       (.I0(\data_p2_reg_n_4_[39] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [37]),
        .O(\data_p1[39]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[3]_i_1 
       (.I0(\data_p2_reg_n_4_[3] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [1]),
        .O(\data_p1[3]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[40]_i_1 
       (.I0(\data_p2_reg_n_4_[40] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [38]),
        .O(\data_p1[40]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[41]_i_1 
       (.I0(\data_p2_reg_n_4_[41] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [39]),
        .O(\data_p1[41]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[42]_i_1 
       (.I0(\data_p2_reg_n_4_[42] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [40]),
        .O(\data_p1[42]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[43]_i_1 
       (.I0(\data_p2_reg_n_4_[43] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [41]),
        .O(\data_p1[43]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[44]_i_1 
       (.I0(\data_p2_reg_n_4_[44] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [42]),
        .O(\data_p1[44]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[45]_i_1 
       (.I0(\data_p2_reg_n_4_[45] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [43]),
        .O(\data_p1[45]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[46]_i_1 
       (.I0(\data_p2_reg_n_4_[46] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [44]),
        .O(\data_p1[46]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[47]_i_1 
       (.I0(\data_p2_reg_n_4_[47] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [45]),
        .O(\data_p1[47]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[48]_i_1 
       (.I0(\data_p2_reg_n_4_[48] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [46]),
        .O(\data_p1[48]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[49]_i_1 
       (.I0(\data_p2_reg_n_4_[49] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [47]),
        .O(\data_p1[49]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[4]_i_1 
       (.I0(\data_p2_reg_n_4_[4] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [2]),
        .O(\data_p1[4]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[50]_i_1 
       (.I0(\data_p2_reg_n_4_[50] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [48]),
        .O(\data_p1[50]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[51]_i_1 
       (.I0(\data_p2_reg_n_4_[51] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [49]),
        .O(\data_p1[51]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[52]_i_1 
       (.I0(\data_p2_reg_n_4_[52] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [50]),
        .O(\data_p1[52]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[53]_i_1 
       (.I0(\data_p2_reg_n_4_[53] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [51]),
        .O(\data_p1[53]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[54]_i_1 
       (.I0(\data_p2_reg_n_4_[54] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [52]),
        .O(\data_p1[54]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[55]_i_1 
       (.I0(\data_p2_reg_n_4_[55] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [53]),
        .O(\data_p1[55]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[56]_i_1 
       (.I0(\data_p2_reg_n_4_[56] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [54]),
        .O(\data_p1[56]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[57]_i_1 
       (.I0(\data_p2_reg_n_4_[57] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [55]),
        .O(\data_p1[57]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[58]_i_1 
       (.I0(\data_p2_reg_n_4_[58] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [56]),
        .O(\data_p1[58]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[59]_i_1 
       (.I0(\data_p2_reg_n_4_[59] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [57]),
        .O(\data_p1[59]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[5]_i_1 
       (.I0(\data_p2_reg_n_4_[5] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [3]),
        .O(\data_p1[5]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[60]_i_1 
       (.I0(\data_p2_reg_n_4_[60] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [58]),
        .O(\data_p1[60]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[61]_i_1 
       (.I0(\data_p2_reg_n_4_[61] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [59]),
        .O(\data_p1[61]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[62]_i_1 
       (.I0(\data_p2_reg_n_4_[62] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [60]),
        .O(\data_p1[62]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[63]_i_1 
       (.I0(\data_p2_reg_n_4_[63] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [61]),
        .O(\data_p1[63]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[68]_i_1 
       (.I0(\data_p2_reg_n_4_[64] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [62]),
        .O(\data_p1[68]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[69]_i_1 
       (.I0(\data_p2_reg_n_4_[69] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [63]),
        .O(\data_p1[69]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[6]_i_1 
       (.I0(\data_p2_reg_n_4_[6] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [4]),
        .O(\data_p1[6]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[70]_i_1 
       (.I0(\data_p2_reg_n_4_[70] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [64]),
        .O(\data_p1[70]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[71]_i_1 
       (.I0(\data_p2_reg_n_4_[71] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [65]),
        .O(\data_p1[71]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[72]_i_1 
       (.I0(\data_p2_reg_n_4_[72] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [66]),
        .O(\data_p1[72]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[7]_i_1 
       (.I0(\data_p2_reg_n_4_[7] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [5]),
        .O(\data_p1[7]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[8]_i_1 
       (.I0(\data_p2_reg_n_4_[8] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [6]),
        .O(\data_p1[8]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'h2B08)) 
    \data_p1[95]_i_1 
       (.I0(next_wreq),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(AWVALID_Dummy),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[95]_i_2 
       (.I0(\data_p2_reg_n_4_[73] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [67]),
        .O(\data_p1[95]_i_2_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[9]_i_1 
       (.I0(\data_p2_reg_n_4_[9] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [7]),
        .O(\data_p1[9]_i_1_n_4 ));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1_n_4 ),
        .Q(\data_p1_reg[95]_0 [8]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1_n_4 ),
        .Q(\data_p1_reg[95]_0 [9]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1_n_4 ),
        .Q(\data_p1_reg[95]_0 [10]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1_n_4 ),
        .Q(\data_p1_reg[95]_0 [11]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1_n_4 ),
        .Q(\data_p1_reg[95]_0 [12]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1_n_4 ),
        .Q(\data_p1_reg[95]_0 [13]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1_n_4 ),
        .Q(\data_p1_reg[95]_0 [14]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1_n_4 ),
        .Q(\data_p1_reg[95]_0 [15]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1_n_4 ),
        .Q(\data_p1_reg[95]_0 [16]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1_n_4 ),
        .Q(\data_p1_reg[95]_0 [17]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1_n_4 ),
        .Q(\data_p1_reg[95]_0 [18]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1_n_4 ),
        .Q(\data_p1_reg[95]_0 [19]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1_n_4 ),
        .Q(\data_p1_reg[95]_0 [20]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1_n_4 ),
        .Q(\data_p1_reg[95]_0 [21]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1_n_4 ),
        .Q(\data_p1_reg[95]_0 [22]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1_n_4 ),
        .Q(\data_p1_reg[95]_0 [23]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1_n_4 ),
        .Q(\data_p1_reg[95]_0 [24]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1_n_4 ),
        .Q(\data_p1_reg[95]_0 [25]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1_n_4 ),
        .Q(\data_p1_reg[95]_0 [26]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1_n_4 ),
        .Q(\data_p1_reg[95]_0 [27]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1_n_4 ),
        .Q(\data_p1_reg[95]_0 [0]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_1_n_4 ),
        .Q(\data_p1_reg[95]_0 [28]),
        .R(1'b0));
  FDRE \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[31]_i_1_n_4 ),
        .Q(\data_p1_reg[95]_0 [29]),
        .R(1'b0));
  FDRE \data_p1_reg[32] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[32]_i_1_n_4 ),
        .Q(\data_p1_reg[95]_0 [30]),
        .R(1'b0));
  FDRE \data_p1_reg[33] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[33]_i_1_n_4 ),
        .Q(\data_p1_reg[95]_0 [31]),
        .R(1'b0));
  FDRE \data_p1_reg[34] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[34]_i_1_n_4 ),
        .Q(\data_p1_reg[95]_0 [32]),
        .R(1'b0));
  FDRE \data_p1_reg[35] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[35]_i_1_n_4 ),
        .Q(\data_p1_reg[95]_0 [33]),
        .R(1'b0));
  FDRE \data_p1_reg[36] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[36]_i_1_n_4 ),
        .Q(\data_p1_reg[95]_0 [34]),
        .R(1'b0));
  FDRE \data_p1_reg[37] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[37]_i_1_n_4 ),
        .Q(\data_p1_reg[95]_0 [35]),
        .R(1'b0));
  FDRE \data_p1_reg[38] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[38]_i_1_n_4 ),
        .Q(\data_p1_reg[95]_0 [36]),
        .R(1'b0));
  FDRE \data_p1_reg[39] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[39]_i_1_n_4 ),
        .Q(\data_p1_reg[95]_0 [37]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1_n_4 ),
        .Q(\data_p1_reg[95]_0 [1]),
        .R(1'b0));
  FDRE \data_p1_reg[40] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[40]_i_1_n_4 ),
        .Q(\data_p1_reg[95]_0 [38]),
        .R(1'b0));
  FDRE \data_p1_reg[41] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[41]_i_1_n_4 ),
        .Q(\data_p1_reg[95]_0 [39]),
        .R(1'b0));
  FDRE \data_p1_reg[42] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[42]_i_1_n_4 ),
        .Q(\data_p1_reg[95]_0 [40]),
        .R(1'b0));
  FDRE \data_p1_reg[43] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[43]_i_1_n_4 ),
        .Q(\data_p1_reg[95]_0 [41]),
        .R(1'b0));
  FDRE \data_p1_reg[44] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[44]_i_1_n_4 ),
        .Q(\data_p1_reg[95]_0 [42]),
        .R(1'b0));
  FDRE \data_p1_reg[45] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[45]_i_1_n_4 ),
        .Q(\data_p1_reg[95]_0 [43]),
        .R(1'b0));
  FDRE \data_p1_reg[46] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[46]_i_1_n_4 ),
        .Q(\data_p1_reg[95]_0 [44]),
        .R(1'b0));
  FDRE \data_p1_reg[47] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[47]_i_1_n_4 ),
        .Q(\data_p1_reg[95]_0 [45]),
        .R(1'b0));
  FDRE \data_p1_reg[48] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[48]_i_1_n_4 ),
        .Q(\data_p1_reg[95]_0 [46]),
        .R(1'b0));
  FDRE \data_p1_reg[49] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[49]_i_1_n_4 ),
        .Q(\data_p1_reg[95]_0 [47]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1_n_4 ),
        .Q(\data_p1_reg[95]_0 [2]),
        .R(1'b0));
  FDRE \data_p1_reg[50] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[50]_i_1_n_4 ),
        .Q(\data_p1_reg[95]_0 [48]),
        .R(1'b0));
  FDRE \data_p1_reg[51] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[51]_i_1_n_4 ),
        .Q(\data_p1_reg[95]_0 [49]),
        .R(1'b0));
  FDRE \data_p1_reg[52] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[52]_i_1_n_4 ),
        .Q(\data_p1_reg[95]_0 [50]),
        .R(1'b0));
  FDRE \data_p1_reg[53] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[53]_i_1_n_4 ),
        .Q(\data_p1_reg[95]_0 [51]),
        .R(1'b0));
  FDRE \data_p1_reg[54] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[54]_i_1_n_4 ),
        .Q(\data_p1_reg[95]_0 [52]),
        .R(1'b0));
  FDRE \data_p1_reg[55] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[55]_i_1_n_4 ),
        .Q(\data_p1_reg[95]_0 [53]),
        .R(1'b0));
  FDRE \data_p1_reg[56] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[56]_i_1_n_4 ),
        .Q(\data_p1_reg[95]_0 [54]),
        .R(1'b0));
  FDRE \data_p1_reg[57] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[57]_i_1_n_4 ),
        .Q(\data_p1_reg[95]_0 [55]),
        .R(1'b0));
  FDRE \data_p1_reg[58] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[58]_i_1_n_4 ),
        .Q(\data_p1_reg[95]_0 [56]),
        .R(1'b0));
  FDRE \data_p1_reg[59] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[59]_i_1_n_4 ),
        .Q(\data_p1_reg[95]_0 [57]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1_n_4 ),
        .Q(\data_p1_reg[95]_0 [3]),
        .R(1'b0));
  FDRE \data_p1_reg[60] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[60]_i_1_n_4 ),
        .Q(\data_p1_reg[95]_0 [58]),
        .R(1'b0));
  FDRE \data_p1_reg[61] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[61]_i_1_n_4 ),
        .Q(\data_p1_reg[95]_0 [59]),
        .R(1'b0));
  FDRE \data_p1_reg[62] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[62]_i_1_n_4 ),
        .Q(\data_p1_reg[95]_0 [60]),
        .R(1'b0));
  FDRE \data_p1_reg[63] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[63]_i_1_n_4 ),
        .Q(\data_p1_reg[95]_0 [61]),
        .R(1'b0));
  FDRE \data_p1_reg[68] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[68]_i_1_n_4 ),
        .Q(\data_p1_reg[95]_0 [62]),
        .R(1'b0));
  FDRE \data_p1_reg[69] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[69]_i_1_n_4 ),
        .Q(\data_p1_reg[95]_0 [63]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1_n_4 ),
        .Q(\data_p1_reg[95]_0 [4]),
        .R(1'b0));
  FDRE \data_p1_reg[70] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[70]_i_1_n_4 ),
        .Q(\data_p1_reg[95]_0 [64]),
        .R(1'b0));
  FDRE \data_p1_reg[71] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[71]_i_1_n_4 ),
        .Q(\data_p1_reg[95]_0 [65]),
        .R(1'b0));
  FDRE \data_p1_reg[72] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[72]_i_1_n_4 ),
        .Q(\data_p1_reg[95]_0 [66]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1_n_4 ),
        .Q(\data_p1_reg[95]_0 [5]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1_n_4 ),
        .Q(\data_p1_reg[95]_0 [6]),
        .R(1'b0));
  FDRE \data_p1_reg[95] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[95]_i_2_n_4 ),
        .Q(\data_p1_reg[95]_0 [67]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1_n_4 ),
        .Q(\data_p1_reg[95]_0 [7]),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[73]_0 [8]),
        .Q(\data_p2_reg_n_4_[10] ),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[73]_0 [9]),
        .Q(\data_p2_reg_n_4_[11] ),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[73]_0 [10]),
        .Q(\data_p2_reg_n_4_[12] ),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[73]_0 [11]),
        .Q(\data_p2_reg_n_4_[13] ),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[73]_0 [12]),
        .Q(\data_p2_reg_n_4_[14] ),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[73]_0 [13]),
        .Q(\data_p2_reg_n_4_[15] ),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[73]_0 [14]),
        .Q(\data_p2_reg_n_4_[16] ),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[73]_0 [15]),
        .Q(\data_p2_reg_n_4_[17] ),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[73]_0 [16]),
        .Q(\data_p2_reg_n_4_[18] ),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[73]_0 [17]),
        .Q(\data_p2_reg_n_4_[19] ),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[73]_0 [18]),
        .Q(\data_p2_reg_n_4_[20] ),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[73]_0 [19]),
        .Q(\data_p2_reg_n_4_[21] ),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[73]_0 [20]),
        .Q(\data_p2_reg_n_4_[22] ),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[73]_0 [21]),
        .Q(\data_p2_reg_n_4_[23] ),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[73]_0 [22]),
        .Q(\data_p2_reg_n_4_[24] ),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[73]_0 [23]),
        .Q(\data_p2_reg_n_4_[25] ),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[73]_0 [24]),
        .Q(\data_p2_reg_n_4_[26] ),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[73]_0 [25]),
        .Q(\data_p2_reg_n_4_[27] ),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[73]_0 [26]),
        .Q(\data_p2_reg_n_4_[28] ),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[73]_0 [27]),
        .Q(\data_p2_reg_n_4_[29] ),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[73]_0 [0]),
        .Q(\data_p2_reg_n_4_[2] ),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[73]_0 [28]),
        .Q(\data_p2_reg_n_4_[30] ),
        .R(1'b0));
  FDRE \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[73]_0 [29]),
        .Q(\data_p2_reg_n_4_[31] ),
        .R(1'b0));
  FDRE \data_p2_reg[32] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[73]_0 [30]),
        .Q(\data_p2_reg_n_4_[32] ),
        .R(1'b0));
  FDRE \data_p2_reg[33] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[73]_0 [31]),
        .Q(\data_p2_reg_n_4_[33] ),
        .R(1'b0));
  FDRE \data_p2_reg[34] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[73]_0 [32]),
        .Q(\data_p2_reg_n_4_[34] ),
        .R(1'b0));
  FDRE \data_p2_reg[35] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[73]_0 [33]),
        .Q(\data_p2_reg_n_4_[35] ),
        .R(1'b0));
  FDRE \data_p2_reg[36] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[73]_0 [34]),
        .Q(\data_p2_reg_n_4_[36] ),
        .R(1'b0));
  FDRE \data_p2_reg[37] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[73]_0 [35]),
        .Q(\data_p2_reg_n_4_[37] ),
        .R(1'b0));
  FDRE \data_p2_reg[38] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[73]_0 [36]),
        .Q(\data_p2_reg_n_4_[38] ),
        .R(1'b0));
  FDRE \data_p2_reg[39] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[73]_0 [37]),
        .Q(\data_p2_reg_n_4_[39] ),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[73]_0 [1]),
        .Q(\data_p2_reg_n_4_[3] ),
        .R(1'b0));
  FDRE \data_p2_reg[40] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[73]_0 [38]),
        .Q(\data_p2_reg_n_4_[40] ),
        .R(1'b0));
  FDRE \data_p2_reg[41] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[73]_0 [39]),
        .Q(\data_p2_reg_n_4_[41] ),
        .R(1'b0));
  FDRE \data_p2_reg[42] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[73]_0 [40]),
        .Q(\data_p2_reg_n_4_[42] ),
        .R(1'b0));
  FDRE \data_p2_reg[43] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[73]_0 [41]),
        .Q(\data_p2_reg_n_4_[43] ),
        .R(1'b0));
  FDRE \data_p2_reg[44] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[73]_0 [42]),
        .Q(\data_p2_reg_n_4_[44] ),
        .R(1'b0));
  FDRE \data_p2_reg[45] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[73]_0 [43]),
        .Q(\data_p2_reg_n_4_[45] ),
        .R(1'b0));
  FDRE \data_p2_reg[46] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[73]_0 [44]),
        .Q(\data_p2_reg_n_4_[46] ),
        .R(1'b0));
  FDRE \data_p2_reg[47] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[73]_0 [45]),
        .Q(\data_p2_reg_n_4_[47] ),
        .R(1'b0));
  FDRE \data_p2_reg[48] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[73]_0 [46]),
        .Q(\data_p2_reg_n_4_[48] ),
        .R(1'b0));
  FDRE \data_p2_reg[49] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[73]_0 [47]),
        .Q(\data_p2_reg_n_4_[49] ),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[73]_0 [2]),
        .Q(\data_p2_reg_n_4_[4] ),
        .R(1'b0));
  FDRE \data_p2_reg[50] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[73]_0 [48]),
        .Q(\data_p2_reg_n_4_[50] ),
        .R(1'b0));
  FDRE \data_p2_reg[51] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[73]_0 [49]),
        .Q(\data_p2_reg_n_4_[51] ),
        .R(1'b0));
  FDRE \data_p2_reg[52] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[73]_0 [50]),
        .Q(\data_p2_reg_n_4_[52] ),
        .R(1'b0));
  FDRE \data_p2_reg[53] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[73]_0 [51]),
        .Q(\data_p2_reg_n_4_[53] ),
        .R(1'b0));
  FDRE \data_p2_reg[54] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[73]_0 [52]),
        .Q(\data_p2_reg_n_4_[54] ),
        .R(1'b0));
  FDRE \data_p2_reg[55] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[73]_0 [53]),
        .Q(\data_p2_reg_n_4_[55] ),
        .R(1'b0));
  FDRE \data_p2_reg[56] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[73]_0 [54]),
        .Q(\data_p2_reg_n_4_[56] ),
        .R(1'b0));
  FDRE \data_p2_reg[57] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[73]_0 [55]),
        .Q(\data_p2_reg_n_4_[57] ),
        .R(1'b0));
  FDRE \data_p2_reg[58] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[73]_0 [56]),
        .Q(\data_p2_reg_n_4_[58] ),
        .R(1'b0));
  FDRE \data_p2_reg[59] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[73]_0 [57]),
        .Q(\data_p2_reg_n_4_[59] ),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[73]_0 [3]),
        .Q(\data_p2_reg_n_4_[5] ),
        .R(1'b0));
  FDRE \data_p2_reg[60] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[73]_0 [58]),
        .Q(\data_p2_reg_n_4_[60] ),
        .R(1'b0));
  FDRE \data_p2_reg[61] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[73]_0 [59]),
        .Q(\data_p2_reg_n_4_[61] ),
        .R(1'b0));
  FDRE \data_p2_reg[62] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[73]_0 [60]),
        .Q(\data_p2_reg_n_4_[62] ),
        .R(1'b0));
  FDRE \data_p2_reg[63] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[73]_0 [61]),
        .Q(\data_p2_reg_n_4_[63] ),
        .R(1'b0));
  FDRE \data_p2_reg[64] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[73]_0 [62]),
        .Q(\data_p2_reg_n_4_[64] ),
        .R(1'b0));
  FDRE \data_p2_reg[69] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[73]_0 [63]),
        .Q(\data_p2_reg_n_4_[69] ),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[73]_0 [4]),
        .Q(\data_p2_reg_n_4_[6] ),
        .R(1'b0));
  FDRE \data_p2_reg[70] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[73]_0 [64]),
        .Q(\data_p2_reg_n_4_[70] ),
        .R(1'b0));
  FDRE \data_p2_reg[71] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[73]_0 [65]),
        .Q(\data_p2_reg_n_4_[71] ),
        .R(1'b0));
  FDRE \data_p2_reg[72] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[73]_0 [66]),
        .Q(\data_p2_reg_n_4_[72] ),
        .R(1'b0));
  FDRE \data_p2_reg[73] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[73]_0 [67]),
        .Q(\data_p2_reg_n_4_[73] ),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[73]_0 [5]),
        .Q(\data_p2_reg_n_4_[7] ),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[73]_0 [6]),
        .Q(\data_p2_reg_n_4_[8] ),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[73]_0 [7]),
        .Q(\data_p2_reg_n_4_[9] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[13]_i_1 
       (.CI(\end_addr_reg[9]_i_1_n_4 ),
        .CO({\end_addr_reg[13]_i_1_n_4 ,\end_addr_reg[13]_i_1_n_5 ,\end_addr_reg[13]_i_1_n_6 ,\end_addr_reg[13]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(\data_p1_reg[95]_0 [11:8]),
        .O(\data_p1_reg[63]_0 [11:8]),
        .S(\end_addr_reg[13] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[17]_i_1 
       (.CI(\end_addr_reg[13]_i_1_n_4 ),
        .CO({\end_addr_reg[17]_i_1_n_4 ,\end_addr_reg[17]_i_1_n_5 ,\end_addr_reg[17]_i_1_n_6 ,\end_addr_reg[17]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(\data_p1_reg[95]_0 [15:12]),
        .O(\data_p1_reg[63]_0 [15:12]),
        .S(\end_addr_reg[17] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[21]_i_1 
       (.CI(\end_addr_reg[17]_i_1_n_4 ),
        .CO({\end_addr_reg[21]_i_1_n_4 ,\end_addr_reg[21]_i_1_n_5 ,\end_addr_reg[21]_i_1_n_6 ,\end_addr_reg[21]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(\data_p1_reg[95]_0 [19:16]),
        .O(\data_p1_reg[63]_0 [19:16]),
        .S(\end_addr_reg[21] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[25]_i_1 
       (.CI(\end_addr_reg[21]_i_1_n_4 ),
        .CO({\end_addr_reg[25]_i_1_n_4 ,\end_addr_reg[25]_i_1_n_5 ,\end_addr_reg[25]_i_1_n_6 ,\end_addr_reg[25]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(\data_p1_reg[95]_0 [23:20]),
        .O(\data_p1_reg[63]_0 [23:20]),
        .S(\end_addr_reg[25] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[29]_i_1 
       (.CI(\end_addr_reg[25]_i_1_n_4 ),
        .CO({\end_addr_reg[29]_i_1_n_4 ,\end_addr_reg[29]_i_1_n_5 ,\end_addr_reg[29]_i_1_n_6 ,\end_addr_reg[29]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(\data_p1_reg[95]_0 [27:24]),
        .O(\data_p1_reg[63]_0 [27:24]),
        .S(\end_addr_reg[29] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[33]_i_1 
       (.CI(\end_addr_reg[29]_i_1_n_4 ),
        .CO({\end_addr_reg[33]_i_1_n_4 ,\end_addr_reg[33]_i_1_n_5 ,\end_addr_reg[33]_i_1_n_6 ,\end_addr_reg[33]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\data_p1_reg[95]_0 [29:28]}),
        .O(\data_p1_reg[63]_0 [31:28]),
        .S({\data_p1_reg[95]_0 [31:30],\end_addr_reg[33] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[37]_i_1 
       (.CI(\end_addr_reg[33]_i_1_n_4 ),
        .CO({\end_addr_reg[37]_i_1_n_4 ,\end_addr_reg[37]_i_1_n_5 ,\end_addr_reg[37]_i_1_n_6 ,\end_addr_reg[37]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[63]_0 [35:32]),
        .S(\data_p1_reg[95]_0 [35:32]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[41]_i_1 
       (.CI(\end_addr_reg[37]_i_1_n_4 ),
        .CO({\end_addr_reg[41]_i_1_n_4 ,\end_addr_reg[41]_i_1_n_5 ,\end_addr_reg[41]_i_1_n_6 ,\end_addr_reg[41]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[63]_0 [39:36]),
        .S(\data_p1_reg[95]_0 [39:36]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[45]_i_1 
       (.CI(\end_addr_reg[41]_i_1_n_4 ),
        .CO({\end_addr_reg[45]_i_1_n_4 ,\end_addr_reg[45]_i_1_n_5 ,\end_addr_reg[45]_i_1_n_6 ,\end_addr_reg[45]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[63]_0 [43:40]),
        .S(\data_p1_reg[95]_0 [43:40]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[49]_i_1 
       (.CI(\end_addr_reg[45]_i_1_n_4 ),
        .CO({\end_addr_reg[49]_i_1_n_4 ,\end_addr_reg[49]_i_1_n_5 ,\end_addr_reg[49]_i_1_n_6 ,\end_addr_reg[49]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[63]_0 [47:44]),
        .S(\data_p1_reg[95]_0 [47:44]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[53]_i_1 
       (.CI(\end_addr_reg[49]_i_1_n_4 ),
        .CO({\end_addr_reg[53]_i_1_n_4 ,\end_addr_reg[53]_i_1_n_5 ,\end_addr_reg[53]_i_1_n_6 ,\end_addr_reg[53]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[63]_0 [51:48]),
        .S(\data_p1_reg[95]_0 [51:48]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[57]_i_1 
       (.CI(\end_addr_reg[53]_i_1_n_4 ),
        .CO({\end_addr_reg[57]_i_1_n_4 ,\end_addr_reg[57]_i_1_n_5 ,\end_addr_reg[57]_i_1_n_6 ,\end_addr_reg[57]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[63]_0 [55:52]),
        .S(\data_p1_reg[95]_0 [55:52]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\end_addr_reg[5]_i_1_n_4 ,\end_addr_reg[5]_i_1_n_5 ,\end_addr_reg[5]_i_1_n_6 ,\end_addr_reg[5]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(\data_p1_reg[95]_0 [3:0]),
        .O(\data_p1_reg[63]_0 [3:0]),
        .S(\end_addr_reg[5] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[61]_i_1 
       (.CI(\end_addr_reg[57]_i_1_n_4 ),
        .CO({\end_addr_reg[61]_i_1_n_4 ,\end_addr_reg[61]_i_1_n_5 ,\end_addr_reg[61]_i_1_n_6 ,\end_addr_reg[61]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[63]_0 [59:56]),
        .S(\data_p1_reg[95]_0 [59:56]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[63]_i_1 
       (.CI(\end_addr_reg[61]_i_1_n_4 ),
        .CO({\NLW_end_addr_reg[63]_i_1_CO_UNCONNECTED [3:1],\end_addr_reg[63]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_end_addr_reg[63]_i_1_O_UNCONNECTED [3:2],\data_p1_reg[63]_0 [61:60]}),
        .S({1'b0,1'b0,\data_p1_reg[95]_0 [61:60]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[9]_i_1 
       (.CI(\end_addr_reg[5]_i_1_n_4 ),
        .CO({\end_addr_reg[9]_i_1_n_4 ,\end_addr_reg[9]_i_1_n_5 ,\end_addr_reg[9]_i_1_n_6 ,\end_addr_reg[9]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(\data_p1_reg[95]_0 [7:4]),
        .O(\data_p1_reg[63]_0 [7:4]),
        .S(\end_addr_reg[9] ));
  LUT2 #(
    .INIT(4'h9)) 
    last_sect_carry__3_i_1
       (.I0(last_sect_buf_reg_0[3]),
        .I1(last_sect_buf_reg[4]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__3_i_2
       (.I0(last_sect_buf_reg[2]),
        .I1(last_sect_buf_reg_0[1]),
        .I2(last_sect_buf_reg[1]),
        .I3(last_sect_buf_reg_0[0]),
        .I4(last_sect_buf_reg[3]),
        .I5(last_sect_buf_reg_0[2]),
        .O(S[0]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT5 #(
    .INIT(32'hAAFAA2FF)) 
    s_ready_t_i_1
       (.I0(s_ready_t_reg_0),
        .I1(AWVALID_Dummy),
        .I2(next_wreq),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(s_ready_t_i_1_n_4));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1_n_4),
        .Q(s_ready_t_reg_0),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \sect_cnt[0]_i_1 
       (.I0(\data_p1_reg[95]_0 [10]),
        .I1(next_wreq),
        .I2(last_sect_buf_reg[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[10]_i_1 
       (.I0(\data_p1_reg[95]_0 [20]),
        .I1(next_wreq),
        .I2(sect_cnt0[9]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[11]_i_1 
       (.I0(\data_p1_reg[95]_0 [21]),
        .I1(next_wreq),
        .I2(sect_cnt0[10]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[12]_i_1 
       (.I0(\data_p1_reg[95]_0 [22]),
        .I1(next_wreq),
        .I2(sect_cnt0[11]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[13]_i_1 
       (.I0(\data_p1_reg[95]_0 [23]),
        .I1(next_wreq),
        .I2(sect_cnt0[12]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[14]_i_1 
       (.I0(\data_p1_reg[95]_0 [24]),
        .I1(next_wreq),
        .I2(sect_cnt0[13]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[15]_i_1 
       (.I0(\data_p1_reg[95]_0 [25]),
        .I1(next_wreq),
        .I2(sect_cnt0[14]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[16]_i_1 
       (.I0(\data_p1_reg[95]_0 [26]),
        .I1(next_wreq),
        .I2(sect_cnt0[15]),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[17]_i_1 
       (.I0(\data_p1_reg[95]_0 [27]),
        .I1(next_wreq),
        .I2(sect_cnt0[16]),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[18]_i_1 
       (.I0(\data_p1_reg[95]_0 [28]),
        .I1(next_wreq),
        .I2(sect_cnt0[17]),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[19]_i_1 
       (.I0(\data_p1_reg[95]_0 [29]),
        .I1(next_wreq),
        .I2(sect_cnt0[18]),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[1]_i_1 
       (.I0(\data_p1_reg[95]_0 [11]),
        .I1(next_wreq),
        .I2(sect_cnt0[0]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[20]_i_1 
       (.I0(\data_p1_reg[95]_0 [30]),
        .I1(next_wreq),
        .I2(sect_cnt0[19]),
        .O(D[20]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[21]_i_1 
       (.I0(\data_p1_reg[95]_0 [31]),
        .I1(next_wreq),
        .I2(sect_cnt0[20]),
        .O(D[21]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[22]_i_1 
       (.I0(\data_p1_reg[95]_0 [32]),
        .I1(next_wreq),
        .I2(sect_cnt0[21]),
        .O(D[22]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[23]_i_1 
       (.I0(\data_p1_reg[95]_0 [33]),
        .I1(next_wreq),
        .I2(sect_cnt0[22]),
        .O(D[23]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[24]_i_1 
       (.I0(\data_p1_reg[95]_0 [34]),
        .I1(next_wreq),
        .I2(sect_cnt0[23]),
        .O(D[24]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[25]_i_1 
       (.I0(\data_p1_reg[95]_0 [35]),
        .I1(next_wreq),
        .I2(sect_cnt0[24]),
        .O(D[25]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[26]_i_1 
       (.I0(\data_p1_reg[95]_0 [36]),
        .I1(next_wreq),
        .I2(sect_cnt0[25]),
        .O(D[26]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[27]_i_1 
       (.I0(\data_p1_reg[95]_0 [37]),
        .I1(next_wreq),
        .I2(sect_cnt0[26]),
        .O(D[27]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[28]_i_1 
       (.I0(\data_p1_reg[95]_0 [38]),
        .I1(next_wreq),
        .I2(sect_cnt0[27]),
        .O(D[28]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[29]_i_1 
       (.I0(\data_p1_reg[95]_0 [39]),
        .I1(next_wreq),
        .I2(sect_cnt0[28]),
        .O(D[29]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[2]_i_1 
       (.I0(\data_p1_reg[95]_0 [12]),
        .I1(next_wreq),
        .I2(sect_cnt0[1]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[30]_i_1 
       (.I0(\data_p1_reg[95]_0 [40]),
        .I1(next_wreq),
        .I2(sect_cnt0[29]),
        .O(D[30]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[31]_i_1 
       (.I0(\data_p1_reg[95]_0 [41]),
        .I1(next_wreq),
        .I2(sect_cnt0[30]),
        .O(D[31]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[32]_i_1 
       (.I0(\data_p1_reg[95]_0 [42]),
        .I1(next_wreq),
        .I2(sect_cnt0[31]),
        .O(D[32]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[33]_i_1 
       (.I0(\data_p1_reg[95]_0 [43]),
        .I1(next_wreq),
        .I2(sect_cnt0[32]),
        .O(D[33]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[34]_i_1 
       (.I0(\data_p1_reg[95]_0 [44]),
        .I1(next_wreq),
        .I2(sect_cnt0[33]),
        .O(D[34]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[35]_i_1 
       (.I0(\data_p1_reg[95]_0 [45]),
        .I1(next_wreq),
        .I2(sect_cnt0[34]),
        .O(D[35]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[36]_i_1 
       (.I0(\data_p1_reg[95]_0 [46]),
        .I1(next_wreq),
        .I2(sect_cnt0[35]),
        .O(D[36]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[37]_i_1 
       (.I0(\data_p1_reg[95]_0 [47]),
        .I1(next_wreq),
        .I2(sect_cnt0[36]),
        .O(D[37]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[38]_i_1 
       (.I0(\data_p1_reg[95]_0 [48]),
        .I1(next_wreq),
        .I2(sect_cnt0[37]),
        .O(D[38]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[39]_i_1 
       (.I0(\data_p1_reg[95]_0 [49]),
        .I1(next_wreq),
        .I2(sect_cnt0[38]),
        .O(D[39]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[3]_i_1 
       (.I0(\data_p1_reg[95]_0 [13]),
        .I1(next_wreq),
        .I2(sect_cnt0[2]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[40]_i_1 
       (.I0(\data_p1_reg[95]_0 [50]),
        .I1(next_wreq),
        .I2(sect_cnt0[39]),
        .O(D[40]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[41]_i_1 
       (.I0(\data_p1_reg[95]_0 [51]),
        .I1(next_wreq),
        .I2(sect_cnt0[40]),
        .O(D[41]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[42]_i_1 
       (.I0(\data_p1_reg[95]_0 [52]),
        .I1(next_wreq),
        .I2(sect_cnt0[41]),
        .O(D[42]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[43]_i_1 
       (.I0(\data_p1_reg[95]_0 [53]),
        .I1(next_wreq),
        .I2(sect_cnt0[42]),
        .O(D[43]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[44]_i_1 
       (.I0(\data_p1_reg[95]_0 [54]),
        .I1(next_wreq),
        .I2(sect_cnt0[43]),
        .O(D[44]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[45]_i_1 
       (.I0(\data_p1_reg[95]_0 [55]),
        .I1(next_wreq),
        .I2(sect_cnt0[44]),
        .O(D[45]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[46]_i_1 
       (.I0(\data_p1_reg[95]_0 [56]),
        .I1(next_wreq),
        .I2(sect_cnt0[45]),
        .O(D[46]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[47]_i_1 
       (.I0(\data_p1_reg[95]_0 [57]),
        .I1(next_wreq),
        .I2(sect_cnt0[46]),
        .O(D[47]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[48]_i_1 
       (.I0(\data_p1_reg[95]_0 [58]),
        .I1(next_wreq),
        .I2(sect_cnt0[47]),
        .O(D[48]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[49]_i_1 
       (.I0(\data_p1_reg[95]_0 [59]),
        .I1(next_wreq),
        .I2(sect_cnt0[48]),
        .O(D[49]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[4]_i_1 
       (.I0(\data_p1_reg[95]_0 [14]),
        .I1(next_wreq),
        .I2(sect_cnt0[3]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[50]_i_1 
       (.I0(\data_p1_reg[95]_0 [60]),
        .I1(next_wreq),
        .I2(sect_cnt0[49]),
        .O(D[50]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[51]_i_2 
       (.I0(\data_p1_reg[95]_0 [61]),
        .I1(next_wreq),
        .I2(sect_cnt0[50]),
        .O(D[51]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[5]_i_1 
       (.I0(\data_p1_reg[95]_0 [15]),
        .I1(next_wreq),
        .I2(sect_cnt0[4]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[6]_i_1 
       (.I0(\data_p1_reg[95]_0 [16]),
        .I1(next_wreq),
        .I2(sect_cnt0[5]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[7]_i_1 
       (.I0(\data_p1_reg[95]_0 [17]),
        .I1(next_wreq),
        .I2(sect_cnt0[6]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[8]_i_1 
       (.I0(\data_p1_reg[95]_0 [18]),
        .I1(next_wreq),
        .I2(sect_cnt0[7]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[9]_i_1 
       (.I0(\data_p1_reg[95]_0 [19]),
        .I1(next_wreq),
        .I2(sect_cnt0[8]),
        .O(D[9]));
  LUT5 #(
    .INIT(32'hFF5F8800)) 
    \state[0]_i_1 
       (.I0(state),
        .I1(s_ready_t_reg_0),
        .I2(next_wreq),
        .I3(AWVALID_Dummy),
        .I4(Q),
        .O(\state[0]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFF75)) 
    \state[1]_i_1 
       (.I0(Q),
        .I1(AWVALID_Dummy),
        .I2(state),
        .I3(next_wreq),
        .O(\state[1]_i_1_n_4 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1_n_4 ),
        .Q(Q),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1_n_4 ),
        .Q(state),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "sw_compute_gmem_m_axi_reg_slice" *) 
module design_2_sw_compute_0_0_sw_compute_gmem_m_axi_reg_slice_15
   (s_ready_t_reg_0,
    Q,
    D,
    \data_p1_reg[95]_0 ,
    S,
    \data_p1_reg[63]_0 ,
    SR,
    ap_clk,
    ARVALID_Dummy,
    next_rreq,
    sect_cnt0,
    last_sect_buf_reg,
    last_sect_buf_reg_0,
    \data_p2_reg[73]_0 ,
    \end_addr_reg[5] ,
    \end_addr_reg[9] ,
    \end_addr_reg[13] ,
    \end_addr_reg[17] ,
    \end_addr_reg[21] ,
    \end_addr_reg[25] ,
    \end_addr_reg[29] ,
    \end_addr_reg[33] ,
    E);
  output s_ready_t_reg_0;
  output [0:0]Q;
  output [51:0]D;
  output [69:0]\data_p1_reg[95]_0 ;
  output [1:0]S;
  output [61:0]\data_p1_reg[63]_0 ;
  input [0:0]SR;
  input ap_clk;
  input ARVALID_Dummy;
  input next_rreq;
  input [50:0]sect_cnt0;
  input [4:0]last_sect_buf_reg;
  input [3:0]last_sect_buf_reg_0;
  input [69:0]\data_p2_reg[73]_0 ;
  input [3:0]\end_addr_reg[5] ;
  input [3:0]\end_addr_reg[9] ;
  input [3:0]\end_addr_reg[13] ;
  input [3:0]\end_addr_reg[17] ;
  input [3:0]\end_addr_reg[21] ;
  input [3:0]\end_addr_reg[25] ;
  input [3:0]\end_addr_reg[29] ;
  input [1:0]\end_addr_reg[33] ;
  input [0:0]E;

  wire ARVALID_Dummy;
  wire [51:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [1:0]S;
  wire [0:0]SR;
  wire ap_clk;
  wire \data_p1[10]_i_1__1_n_4 ;
  wire \data_p1[11]_i_1__1_n_4 ;
  wire \data_p1[12]_i_1__1_n_4 ;
  wire \data_p1[13]_i_1__1_n_4 ;
  wire \data_p1[14]_i_1__1_n_4 ;
  wire \data_p1[15]_i_1__1_n_4 ;
  wire \data_p1[16]_i_1__1_n_4 ;
  wire \data_p1[17]_i_1__1_n_4 ;
  wire \data_p1[18]_i_1__1_n_4 ;
  wire \data_p1[19]_i_1__1_n_4 ;
  wire \data_p1[20]_i_1__1_n_4 ;
  wire \data_p1[21]_i_1__1_n_4 ;
  wire \data_p1[22]_i_1__1_n_4 ;
  wire \data_p1[23]_i_1__1_n_4 ;
  wire \data_p1[24]_i_1__1_n_4 ;
  wire \data_p1[25]_i_1__1_n_4 ;
  wire \data_p1[26]_i_1__1_n_4 ;
  wire \data_p1[27]_i_1__1_n_4 ;
  wire \data_p1[28]_i_1__1_n_4 ;
  wire \data_p1[29]_i_1__1_n_4 ;
  wire \data_p1[2]_i_1__1_n_4 ;
  wire \data_p1[30]_i_1__1_n_4 ;
  wire \data_p1[31]_i_1__1_n_4 ;
  wire \data_p1[32]_i_1__1_n_4 ;
  wire \data_p1[33]_i_1__1_n_4 ;
  wire \data_p1[34]_i_1__1_n_4 ;
  wire \data_p1[35]_i_1__1_n_4 ;
  wire \data_p1[36]_i_1__1_n_4 ;
  wire \data_p1[37]_i_1__1_n_4 ;
  wire \data_p1[38]_i_1__1_n_4 ;
  wire \data_p1[39]_i_1__1_n_4 ;
  wire \data_p1[3]_i_1__1_n_4 ;
  wire \data_p1[40]_i_1__1_n_4 ;
  wire \data_p1[41]_i_1__1_n_4 ;
  wire \data_p1[42]_i_1__1_n_4 ;
  wire \data_p1[43]_i_1__1_n_4 ;
  wire \data_p1[44]_i_1__1_n_4 ;
  wire \data_p1[45]_i_1__1_n_4 ;
  wire \data_p1[46]_i_1__1_n_4 ;
  wire \data_p1[47]_i_1__1_n_4 ;
  wire \data_p1[48]_i_1__1_n_4 ;
  wire \data_p1[49]_i_1__1_n_4 ;
  wire \data_p1[4]_i_1__1_n_4 ;
  wire \data_p1[50]_i_1__1_n_4 ;
  wire \data_p1[51]_i_1__1_n_4 ;
  wire \data_p1[52]_i_1__1_n_4 ;
  wire \data_p1[53]_i_1__1_n_4 ;
  wire \data_p1[54]_i_1__1_n_4 ;
  wire \data_p1[55]_i_1__1_n_4 ;
  wire \data_p1[56]_i_1__1_n_4 ;
  wire \data_p1[57]_i_1__1_n_4 ;
  wire \data_p1[58]_i_1__1_n_4 ;
  wire \data_p1[59]_i_1__1_n_4 ;
  wire \data_p1[5]_i_1__1_n_4 ;
  wire \data_p1[60]_i_1__1_n_4 ;
  wire \data_p1[61]_i_1__1_n_4 ;
  wire \data_p1[62]_i_1__1_n_4 ;
  wire \data_p1[63]_i_1__0_n_4 ;
  wire \data_p1[66]_i_1__0_n_4 ;
  wire \data_p1[67]_i_1__0_n_4 ;
  wire \data_p1[68]_i_1__0_n_4 ;
  wire \data_p1[69]_i_1__0_n_4 ;
  wire \data_p1[6]_i_1__1_n_4 ;
  wire \data_p1[70]_i_1__0_n_4 ;
  wire \data_p1[71]_i_1__0_n_4 ;
  wire \data_p1[72]_i_1__0_n_4 ;
  wire \data_p1[7]_i_1__1_n_4 ;
  wire \data_p1[8]_i_1__1_n_4 ;
  wire \data_p1[95]_i_2__0_n_4 ;
  wire \data_p1[9]_i_1__1_n_4 ;
  wire [61:0]\data_p1_reg[63]_0 ;
  wire [69:0]\data_p1_reg[95]_0 ;
  wire [73:2]data_p2;
  wire [69:0]\data_p2_reg[73]_0 ;
  wire [3:0]\end_addr_reg[13] ;
  wire \end_addr_reg[13]_i_1__0_n_4 ;
  wire \end_addr_reg[13]_i_1__0_n_5 ;
  wire \end_addr_reg[13]_i_1__0_n_6 ;
  wire \end_addr_reg[13]_i_1__0_n_7 ;
  wire [3:0]\end_addr_reg[17] ;
  wire \end_addr_reg[17]_i_1__0_n_4 ;
  wire \end_addr_reg[17]_i_1__0_n_5 ;
  wire \end_addr_reg[17]_i_1__0_n_6 ;
  wire \end_addr_reg[17]_i_1__0_n_7 ;
  wire [3:0]\end_addr_reg[21] ;
  wire \end_addr_reg[21]_i_1__0_n_4 ;
  wire \end_addr_reg[21]_i_1__0_n_5 ;
  wire \end_addr_reg[21]_i_1__0_n_6 ;
  wire \end_addr_reg[21]_i_1__0_n_7 ;
  wire [3:0]\end_addr_reg[25] ;
  wire \end_addr_reg[25]_i_1__0_n_4 ;
  wire \end_addr_reg[25]_i_1__0_n_5 ;
  wire \end_addr_reg[25]_i_1__0_n_6 ;
  wire \end_addr_reg[25]_i_1__0_n_7 ;
  wire [3:0]\end_addr_reg[29] ;
  wire \end_addr_reg[29]_i_1__0_n_4 ;
  wire \end_addr_reg[29]_i_1__0_n_5 ;
  wire \end_addr_reg[29]_i_1__0_n_6 ;
  wire \end_addr_reg[29]_i_1__0_n_7 ;
  wire [1:0]\end_addr_reg[33] ;
  wire \end_addr_reg[33]_i_1__0_n_4 ;
  wire \end_addr_reg[33]_i_1__0_n_5 ;
  wire \end_addr_reg[33]_i_1__0_n_6 ;
  wire \end_addr_reg[33]_i_1__0_n_7 ;
  wire \end_addr_reg[37]_i_1__0_n_4 ;
  wire \end_addr_reg[37]_i_1__0_n_5 ;
  wire \end_addr_reg[37]_i_1__0_n_6 ;
  wire \end_addr_reg[37]_i_1__0_n_7 ;
  wire \end_addr_reg[41]_i_1__0_n_4 ;
  wire \end_addr_reg[41]_i_1__0_n_5 ;
  wire \end_addr_reg[41]_i_1__0_n_6 ;
  wire \end_addr_reg[41]_i_1__0_n_7 ;
  wire \end_addr_reg[45]_i_1__0_n_4 ;
  wire \end_addr_reg[45]_i_1__0_n_5 ;
  wire \end_addr_reg[45]_i_1__0_n_6 ;
  wire \end_addr_reg[45]_i_1__0_n_7 ;
  wire \end_addr_reg[49]_i_1__0_n_4 ;
  wire \end_addr_reg[49]_i_1__0_n_5 ;
  wire \end_addr_reg[49]_i_1__0_n_6 ;
  wire \end_addr_reg[49]_i_1__0_n_7 ;
  wire \end_addr_reg[53]_i_1__0_n_4 ;
  wire \end_addr_reg[53]_i_1__0_n_5 ;
  wire \end_addr_reg[53]_i_1__0_n_6 ;
  wire \end_addr_reg[53]_i_1__0_n_7 ;
  wire \end_addr_reg[57]_i_1__0_n_4 ;
  wire \end_addr_reg[57]_i_1__0_n_5 ;
  wire \end_addr_reg[57]_i_1__0_n_6 ;
  wire \end_addr_reg[57]_i_1__0_n_7 ;
  wire [3:0]\end_addr_reg[5] ;
  wire \end_addr_reg[5]_i_1__0_n_4 ;
  wire \end_addr_reg[5]_i_1__0_n_5 ;
  wire \end_addr_reg[5]_i_1__0_n_6 ;
  wire \end_addr_reg[5]_i_1__0_n_7 ;
  wire \end_addr_reg[61]_i_1__0_n_4 ;
  wire \end_addr_reg[61]_i_1__0_n_5 ;
  wire \end_addr_reg[61]_i_1__0_n_6 ;
  wire \end_addr_reg[61]_i_1__0_n_7 ;
  wire \end_addr_reg[63]_i_1__0_n_7 ;
  wire [3:0]\end_addr_reg[9] ;
  wire \end_addr_reg[9]_i_1__0_n_4 ;
  wire \end_addr_reg[9]_i_1__0_n_5 ;
  wire \end_addr_reg[9]_i_1__0_n_6 ;
  wire \end_addr_reg[9]_i_1__0_n_7 ;
  wire [4:0]last_sect_buf_reg;
  wire [3:0]last_sect_buf_reg_0;
  wire load_p1;
  wire [1:0]next__0;
  wire next_rreq;
  wire s_ready_t_i_1__1_n_4;
  wire s_ready_t_reg_0;
  wire [50:0]sect_cnt0;
  wire [1:1]state;
  wire \state[0]_i_1__1_n_4 ;
  wire \state[1]_i_1__1_n_4 ;
  wire [1:0]state__0;
  wire [3:1]\NLW_end_addr_reg[63]_i_1__0_CO_UNCONNECTED ;
  wire [3:2]\NLW_end_addr_reg[63]_i_1__0_O_UNCONNECTED ;

  LUT4 #(
    .INIT(16'h0230)) 
    \FSM_sequential_state[0]_i_1__1 
       (.I0(ARVALID_Dummy),
        .I1(next_rreq),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT5 #(
    .INIT(32'h00C3F088)) 
    \FSM_sequential_state[1]_i_1__1 
       (.I0(s_ready_t_reg_0),
        .I1(ARVALID_Dummy),
        .I2(next_rreq),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(SR));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[10]_i_1__1 
       (.I0(data_p2[10]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [8]),
        .O(\data_p1[10]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[11]_i_1__1 
       (.I0(data_p2[11]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [9]),
        .O(\data_p1[11]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[12]_i_1__1 
       (.I0(data_p2[12]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [10]),
        .O(\data_p1[12]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[13]_i_1__1 
       (.I0(data_p2[13]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [11]),
        .O(\data_p1[13]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[14]_i_1__1 
       (.I0(data_p2[14]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [12]),
        .O(\data_p1[14]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[15]_i_1__1 
       (.I0(data_p2[15]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [13]),
        .O(\data_p1[15]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[16]_i_1__1 
       (.I0(data_p2[16]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [14]),
        .O(\data_p1[16]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[17]_i_1__1 
       (.I0(data_p2[17]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [15]),
        .O(\data_p1[17]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[18]_i_1__1 
       (.I0(data_p2[18]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [16]),
        .O(\data_p1[18]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[19]_i_1__1 
       (.I0(data_p2[19]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [17]),
        .O(\data_p1[19]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[20]_i_1__1 
       (.I0(data_p2[20]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [18]),
        .O(\data_p1[20]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[21]_i_1__1 
       (.I0(data_p2[21]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [19]),
        .O(\data_p1[21]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[22]_i_1__1 
       (.I0(data_p2[22]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [20]),
        .O(\data_p1[22]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[23]_i_1__1 
       (.I0(data_p2[23]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [21]),
        .O(\data_p1[23]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[24]_i_1__1 
       (.I0(data_p2[24]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [22]),
        .O(\data_p1[24]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[25]_i_1__1 
       (.I0(data_p2[25]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [23]),
        .O(\data_p1[25]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[26]_i_1__1 
       (.I0(data_p2[26]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [24]),
        .O(\data_p1[26]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[27]_i_1__1 
       (.I0(data_p2[27]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [25]),
        .O(\data_p1[27]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[28]_i_1__1 
       (.I0(data_p2[28]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [26]),
        .O(\data_p1[28]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[29]_i_1__1 
       (.I0(data_p2[29]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [27]),
        .O(\data_p1[29]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[2]_i_1__1 
       (.I0(data_p2[2]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [0]),
        .O(\data_p1[2]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[30]_i_1__1 
       (.I0(data_p2[30]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [28]),
        .O(\data_p1[30]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[31]_i_1__1 
       (.I0(data_p2[31]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [29]),
        .O(\data_p1[31]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[32]_i_1__1 
       (.I0(data_p2[32]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [30]),
        .O(\data_p1[32]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[33]_i_1__1 
       (.I0(data_p2[33]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [31]),
        .O(\data_p1[33]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[34]_i_1__1 
       (.I0(data_p2[34]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [32]),
        .O(\data_p1[34]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[35]_i_1__1 
       (.I0(data_p2[35]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [33]),
        .O(\data_p1[35]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[36]_i_1__1 
       (.I0(data_p2[36]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [34]),
        .O(\data_p1[36]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[37]_i_1__1 
       (.I0(data_p2[37]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [35]),
        .O(\data_p1[37]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[38]_i_1__1 
       (.I0(data_p2[38]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [36]),
        .O(\data_p1[38]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[39]_i_1__1 
       (.I0(data_p2[39]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [37]),
        .O(\data_p1[39]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[3]_i_1__1 
       (.I0(data_p2[3]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [1]),
        .O(\data_p1[3]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[40]_i_1__1 
       (.I0(data_p2[40]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [38]),
        .O(\data_p1[40]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[41]_i_1__1 
       (.I0(data_p2[41]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [39]),
        .O(\data_p1[41]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[42]_i_1__1 
       (.I0(data_p2[42]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [40]),
        .O(\data_p1[42]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[43]_i_1__1 
       (.I0(data_p2[43]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [41]),
        .O(\data_p1[43]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[44]_i_1__1 
       (.I0(data_p2[44]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [42]),
        .O(\data_p1[44]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[45]_i_1__1 
       (.I0(data_p2[45]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [43]),
        .O(\data_p1[45]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[46]_i_1__1 
       (.I0(data_p2[46]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [44]),
        .O(\data_p1[46]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[47]_i_1__1 
       (.I0(data_p2[47]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [45]),
        .O(\data_p1[47]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[48]_i_1__1 
       (.I0(data_p2[48]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [46]),
        .O(\data_p1[48]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[49]_i_1__1 
       (.I0(data_p2[49]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [47]),
        .O(\data_p1[49]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[4]_i_1__1 
       (.I0(data_p2[4]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [2]),
        .O(\data_p1[4]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[50]_i_1__1 
       (.I0(data_p2[50]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [48]),
        .O(\data_p1[50]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[51]_i_1__1 
       (.I0(data_p2[51]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [49]),
        .O(\data_p1[51]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[52]_i_1__1 
       (.I0(data_p2[52]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [50]),
        .O(\data_p1[52]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[53]_i_1__1 
       (.I0(data_p2[53]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [51]),
        .O(\data_p1[53]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[54]_i_1__1 
       (.I0(data_p2[54]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [52]),
        .O(\data_p1[54]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[55]_i_1__1 
       (.I0(data_p2[55]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [53]),
        .O(\data_p1[55]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[56]_i_1__1 
       (.I0(data_p2[56]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [54]),
        .O(\data_p1[56]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[57]_i_1__1 
       (.I0(data_p2[57]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [55]),
        .O(\data_p1[57]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[58]_i_1__1 
       (.I0(data_p2[58]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [56]),
        .O(\data_p1[58]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[59]_i_1__1 
       (.I0(data_p2[59]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [57]),
        .O(\data_p1[59]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[5]_i_1__1 
       (.I0(data_p2[5]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [3]),
        .O(\data_p1[5]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[60]_i_1__1 
       (.I0(data_p2[60]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [58]),
        .O(\data_p1[60]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[61]_i_1__1 
       (.I0(data_p2[61]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [59]),
        .O(\data_p1[61]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[62]_i_1__1 
       (.I0(data_p2[62]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [60]),
        .O(\data_p1[62]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[63]_i_1__0 
       (.I0(data_p2[63]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [61]),
        .O(\data_p1[63]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[66]_i_1__0 
       (.I0(data_p2[66]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [62]),
        .O(\data_p1[66]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[67]_i_1__0 
       (.I0(data_p2[67]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [63]),
        .O(\data_p1[67]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[68]_i_1__0 
       (.I0(data_p2[68]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [64]),
        .O(\data_p1[68]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[69]_i_1__0 
       (.I0(data_p2[69]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [65]),
        .O(\data_p1[69]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[6]_i_1__1 
       (.I0(data_p2[6]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [4]),
        .O(\data_p1[6]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[70]_i_1__0 
       (.I0(data_p2[70]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [66]),
        .O(\data_p1[70]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[71]_i_1__0 
       (.I0(data_p2[71]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [67]),
        .O(\data_p1[71]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[72]_i_1__0 
       (.I0(data_p2[72]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [68]),
        .O(\data_p1[72]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[7]_i_1__1 
       (.I0(data_p2[7]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [5]),
        .O(\data_p1[7]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[8]_i_1__1 
       (.I0(data_p2[8]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [6]),
        .O(\data_p1[8]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'h2B08)) 
    \data_p1[95]_i_1__0 
       (.I0(next_rreq),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(ARVALID_Dummy),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[95]_i_2__0 
       (.I0(data_p2[73]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [69]),
        .O(\data_p1[95]_i_2__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[9]_i_1__1 
       (.I0(data_p2[9]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [7]),
        .O(\data_p1[9]_i_1__1_n_4 ));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1__1_n_4 ),
        .Q(\data_p1_reg[95]_0 [8]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1__1_n_4 ),
        .Q(\data_p1_reg[95]_0 [9]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1__1_n_4 ),
        .Q(\data_p1_reg[95]_0 [10]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1__1_n_4 ),
        .Q(\data_p1_reg[95]_0 [11]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1__1_n_4 ),
        .Q(\data_p1_reg[95]_0 [12]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1__1_n_4 ),
        .Q(\data_p1_reg[95]_0 [13]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1__1_n_4 ),
        .Q(\data_p1_reg[95]_0 [14]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1__1_n_4 ),
        .Q(\data_p1_reg[95]_0 [15]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1__1_n_4 ),
        .Q(\data_p1_reg[95]_0 [16]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1__1_n_4 ),
        .Q(\data_p1_reg[95]_0 [17]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1__1_n_4 ),
        .Q(\data_p1_reg[95]_0 [18]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1__1_n_4 ),
        .Q(\data_p1_reg[95]_0 [19]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1__1_n_4 ),
        .Q(\data_p1_reg[95]_0 [20]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1__1_n_4 ),
        .Q(\data_p1_reg[95]_0 [21]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1__1_n_4 ),
        .Q(\data_p1_reg[95]_0 [22]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1__1_n_4 ),
        .Q(\data_p1_reg[95]_0 [23]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1__1_n_4 ),
        .Q(\data_p1_reg[95]_0 [24]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1__1_n_4 ),
        .Q(\data_p1_reg[95]_0 [25]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1__1_n_4 ),
        .Q(\data_p1_reg[95]_0 [26]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1__1_n_4 ),
        .Q(\data_p1_reg[95]_0 [27]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__1_n_4 ),
        .Q(\data_p1_reg[95]_0 [0]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_1__1_n_4 ),
        .Q(\data_p1_reg[95]_0 [28]),
        .R(1'b0));
  FDRE \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[31]_i_1__1_n_4 ),
        .Q(\data_p1_reg[95]_0 [29]),
        .R(1'b0));
  FDRE \data_p1_reg[32] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[32]_i_1__1_n_4 ),
        .Q(\data_p1_reg[95]_0 [30]),
        .R(1'b0));
  FDRE \data_p1_reg[33] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[33]_i_1__1_n_4 ),
        .Q(\data_p1_reg[95]_0 [31]),
        .R(1'b0));
  FDRE \data_p1_reg[34] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[34]_i_1__1_n_4 ),
        .Q(\data_p1_reg[95]_0 [32]),
        .R(1'b0));
  FDRE \data_p1_reg[35] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[35]_i_1__1_n_4 ),
        .Q(\data_p1_reg[95]_0 [33]),
        .R(1'b0));
  FDRE \data_p1_reg[36] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[36]_i_1__1_n_4 ),
        .Q(\data_p1_reg[95]_0 [34]),
        .R(1'b0));
  FDRE \data_p1_reg[37] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[37]_i_1__1_n_4 ),
        .Q(\data_p1_reg[95]_0 [35]),
        .R(1'b0));
  FDRE \data_p1_reg[38] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[38]_i_1__1_n_4 ),
        .Q(\data_p1_reg[95]_0 [36]),
        .R(1'b0));
  FDRE \data_p1_reg[39] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[39]_i_1__1_n_4 ),
        .Q(\data_p1_reg[95]_0 [37]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1__1_n_4 ),
        .Q(\data_p1_reg[95]_0 [1]),
        .R(1'b0));
  FDRE \data_p1_reg[40] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[40]_i_1__1_n_4 ),
        .Q(\data_p1_reg[95]_0 [38]),
        .R(1'b0));
  FDRE \data_p1_reg[41] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[41]_i_1__1_n_4 ),
        .Q(\data_p1_reg[95]_0 [39]),
        .R(1'b0));
  FDRE \data_p1_reg[42] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[42]_i_1__1_n_4 ),
        .Q(\data_p1_reg[95]_0 [40]),
        .R(1'b0));
  FDRE \data_p1_reg[43] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[43]_i_1__1_n_4 ),
        .Q(\data_p1_reg[95]_0 [41]),
        .R(1'b0));
  FDRE \data_p1_reg[44] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[44]_i_1__1_n_4 ),
        .Q(\data_p1_reg[95]_0 [42]),
        .R(1'b0));
  FDRE \data_p1_reg[45] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[45]_i_1__1_n_4 ),
        .Q(\data_p1_reg[95]_0 [43]),
        .R(1'b0));
  FDRE \data_p1_reg[46] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[46]_i_1__1_n_4 ),
        .Q(\data_p1_reg[95]_0 [44]),
        .R(1'b0));
  FDRE \data_p1_reg[47] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[47]_i_1__1_n_4 ),
        .Q(\data_p1_reg[95]_0 [45]),
        .R(1'b0));
  FDRE \data_p1_reg[48] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[48]_i_1__1_n_4 ),
        .Q(\data_p1_reg[95]_0 [46]),
        .R(1'b0));
  FDRE \data_p1_reg[49] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[49]_i_1__1_n_4 ),
        .Q(\data_p1_reg[95]_0 [47]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1__1_n_4 ),
        .Q(\data_p1_reg[95]_0 [2]),
        .R(1'b0));
  FDRE \data_p1_reg[50] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[50]_i_1__1_n_4 ),
        .Q(\data_p1_reg[95]_0 [48]),
        .R(1'b0));
  FDRE \data_p1_reg[51] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[51]_i_1__1_n_4 ),
        .Q(\data_p1_reg[95]_0 [49]),
        .R(1'b0));
  FDRE \data_p1_reg[52] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[52]_i_1__1_n_4 ),
        .Q(\data_p1_reg[95]_0 [50]),
        .R(1'b0));
  FDRE \data_p1_reg[53] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[53]_i_1__1_n_4 ),
        .Q(\data_p1_reg[95]_0 [51]),
        .R(1'b0));
  FDRE \data_p1_reg[54] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[54]_i_1__1_n_4 ),
        .Q(\data_p1_reg[95]_0 [52]),
        .R(1'b0));
  FDRE \data_p1_reg[55] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[55]_i_1__1_n_4 ),
        .Q(\data_p1_reg[95]_0 [53]),
        .R(1'b0));
  FDRE \data_p1_reg[56] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[56]_i_1__1_n_4 ),
        .Q(\data_p1_reg[95]_0 [54]),
        .R(1'b0));
  FDRE \data_p1_reg[57] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[57]_i_1__1_n_4 ),
        .Q(\data_p1_reg[95]_0 [55]),
        .R(1'b0));
  FDRE \data_p1_reg[58] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[58]_i_1__1_n_4 ),
        .Q(\data_p1_reg[95]_0 [56]),
        .R(1'b0));
  FDRE \data_p1_reg[59] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[59]_i_1__1_n_4 ),
        .Q(\data_p1_reg[95]_0 [57]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1__1_n_4 ),
        .Q(\data_p1_reg[95]_0 [3]),
        .R(1'b0));
  FDRE \data_p1_reg[60] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[60]_i_1__1_n_4 ),
        .Q(\data_p1_reg[95]_0 [58]),
        .R(1'b0));
  FDRE \data_p1_reg[61] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[61]_i_1__1_n_4 ),
        .Q(\data_p1_reg[95]_0 [59]),
        .R(1'b0));
  FDRE \data_p1_reg[62] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[62]_i_1__1_n_4 ),
        .Q(\data_p1_reg[95]_0 [60]),
        .R(1'b0));
  FDRE \data_p1_reg[63] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[63]_i_1__0_n_4 ),
        .Q(\data_p1_reg[95]_0 [61]),
        .R(1'b0));
  FDRE \data_p1_reg[66] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[66]_i_1__0_n_4 ),
        .Q(\data_p1_reg[95]_0 [62]),
        .R(1'b0));
  FDRE \data_p1_reg[67] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[67]_i_1__0_n_4 ),
        .Q(\data_p1_reg[95]_0 [63]),
        .R(1'b0));
  FDRE \data_p1_reg[68] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[68]_i_1__0_n_4 ),
        .Q(\data_p1_reg[95]_0 [64]),
        .R(1'b0));
  FDRE \data_p1_reg[69] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[69]_i_1__0_n_4 ),
        .Q(\data_p1_reg[95]_0 [65]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1__1_n_4 ),
        .Q(\data_p1_reg[95]_0 [4]),
        .R(1'b0));
  FDRE \data_p1_reg[70] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[70]_i_1__0_n_4 ),
        .Q(\data_p1_reg[95]_0 [66]),
        .R(1'b0));
  FDRE \data_p1_reg[71] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[71]_i_1__0_n_4 ),
        .Q(\data_p1_reg[95]_0 [67]),
        .R(1'b0));
  FDRE \data_p1_reg[72] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[72]_i_1__0_n_4 ),
        .Q(\data_p1_reg[95]_0 [68]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1__1_n_4 ),
        .Q(\data_p1_reg[95]_0 [5]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1__1_n_4 ),
        .Q(\data_p1_reg[95]_0 [6]),
        .R(1'b0));
  FDRE \data_p1_reg[95] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[95]_i_2__0_n_4 ),
        .Q(\data_p1_reg[95]_0 [69]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1__1_n_4 ),
        .Q(\data_p1_reg[95]_0 [7]),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[73]_0 [8]),
        .Q(data_p2[10]),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[73]_0 [9]),
        .Q(data_p2[11]),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[73]_0 [10]),
        .Q(data_p2[12]),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[73]_0 [11]),
        .Q(data_p2[13]),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[73]_0 [12]),
        .Q(data_p2[14]),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[73]_0 [13]),
        .Q(data_p2[15]),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[73]_0 [14]),
        .Q(data_p2[16]),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[73]_0 [15]),
        .Q(data_p2[17]),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[73]_0 [16]),
        .Q(data_p2[18]),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[73]_0 [17]),
        .Q(data_p2[19]),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[73]_0 [18]),
        .Q(data_p2[20]),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[73]_0 [19]),
        .Q(data_p2[21]),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[73]_0 [20]),
        .Q(data_p2[22]),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[73]_0 [21]),
        .Q(data_p2[23]),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[73]_0 [22]),
        .Q(data_p2[24]),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[73]_0 [23]),
        .Q(data_p2[25]),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[73]_0 [24]),
        .Q(data_p2[26]),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[73]_0 [25]),
        .Q(data_p2[27]),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[73]_0 [26]),
        .Q(data_p2[28]),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[73]_0 [27]),
        .Q(data_p2[29]),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[73]_0 [0]),
        .Q(data_p2[2]),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[73]_0 [28]),
        .Q(data_p2[30]),
        .R(1'b0));
  FDRE \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[73]_0 [29]),
        .Q(data_p2[31]),
        .R(1'b0));
  FDRE \data_p2_reg[32] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[73]_0 [30]),
        .Q(data_p2[32]),
        .R(1'b0));
  FDRE \data_p2_reg[33] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[73]_0 [31]),
        .Q(data_p2[33]),
        .R(1'b0));
  FDRE \data_p2_reg[34] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[73]_0 [32]),
        .Q(data_p2[34]),
        .R(1'b0));
  FDRE \data_p2_reg[35] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[73]_0 [33]),
        .Q(data_p2[35]),
        .R(1'b0));
  FDRE \data_p2_reg[36] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[73]_0 [34]),
        .Q(data_p2[36]),
        .R(1'b0));
  FDRE \data_p2_reg[37] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[73]_0 [35]),
        .Q(data_p2[37]),
        .R(1'b0));
  FDRE \data_p2_reg[38] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[73]_0 [36]),
        .Q(data_p2[38]),
        .R(1'b0));
  FDRE \data_p2_reg[39] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[73]_0 [37]),
        .Q(data_p2[39]),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[73]_0 [1]),
        .Q(data_p2[3]),
        .R(1'b0));
  FDRE \data_p2_reg[40] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[73]_0 [38]),
        .Q(data_p2[40]),
        .R(1'b0));
  FDRE \data_p2_reg[41] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[73]_0 [39]),
        .Q(data_p2[41]),
        .R(1'b0));
  FDRE \data_p2_reg[42] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[73]_0 [40]),
        .Q(data_p2[42]),
        .R(1'b0));
  FDRE \data_p2_reg[43] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[73]_0 [41]),
        .Q(data_p2[43]),
        .R(1'b0));
  FDRE \data_p2_reg[44] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[73]_0 [42]),
        .Q(data_p2[44]),
        .R(1'b0));
  FDRE \data_p2_reg[45] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[73]_0 [43]),
        .Q(data_p2[45]),
        .R(1'b0));
  FDRE \data_p2_reg[46] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[73]_0 [44]),
        .Q(data_p2[46]),
        .R(1'b0));
  FDRE \data_p2_reg[47] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[73]_0 [45]),
        .Q(data_p2[47]),
        .R(1'b0));
  FDRE \data_p2_reg[48] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[73]_0 [46]),
        .Q(data_p2[48]),
        .R(1'b0));
  FDRE \data_p2_reg[49] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[73]_0 [47]),
        .Q(data_p2[49]),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[73]_0 [2]),
        .Q(data_p2[4]),
        .R(1'b0));
  FDRE \data_p2_reg[50] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[73]_0 [48]),
        .Q(data_p2[50]),
        .R(1'b0));
  FDRE \data_p2_reg[51] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[73]_0 [49]),
        .Q(data_p2[51]),
        .R(1'b0));
  FDRE \data_p2_reg[52] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[73]_0 [50]),
        .Q(data_p2[52]),
        .R(1'b0));
  FDRE \data_p2_reg[53] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[73]_0 [51]),
        .Q(data_p2[53]),
        .R(1'b0));
  FDRE \data_p2_reg[54] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[73]_0 [52]),
        .Q(data_p2[54]),
        .R(1'b0));
  FDRE \data_p2_reg[55] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[73]_0 [53]),
        .Q(data_p2[55]),
        .R(1'b0));
  FDRE \data_p2_reg[56] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[73]_0 [54]),
        .Q(data_p2[56]),
        .R(1'b0));
  FDRE \data_p2_reg[57] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[73]_0 [55]),
        .Q(data_p2[57]),
        .R(1'b0));
  FDRE \data_p2_reg[58] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[73]_0 [56]),
        .Q(data_p2[58]),
        .R(1'b0));
  FDRE \data_p2_reg[59] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[73]_0 [57]),
        .Q(data_p2[59]),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[73]_0 [3]),
        .Q(data_p2[5]),
        .R(1'b0));
  FDRE \data_p2_reg[60] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[73]_0 [58]),
        .Q(data_p2[60]),
        .R(1'b0));
  FDRE \data_p2_reg[61] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[73]_0 [59]),
        .Q(data_p2[61]),
        .R(1'b0));
  FDRE \data_p2_reg[62] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[73]_0 [60]),
        .Q(data_p2[62]),
        .R(1'b0));
  FDRE \data_p2_reg[63] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[73]_0 [61]),
        .Q(data_p2[63]),
        .R(1'b0));
  FDRE \data_p2_reg[66] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[73]_0 [62]),
        .Q(data_p2[66]),
        .R(1'b0));
  FDRE \data_p2_reg[67] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[73]_0 [63]),
        .Q(data_p2[67]),
        .R(1'b0));
  FDRE \data_p2_reg[68] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[73]_0 [64]),
        .Q(data_p2[68]),
        .R(1'b0));
  FDRE \data_p2_reg[69] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[73]_0 [65]),
        .Q(data_p2[69]),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[73]_0 [4]),
        .Q(data_p2[6]),
        .R(1'b0));
  FDRE \data_p2_reg[70] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[73]_0 [66]),
        .Q(data_p2[70]),
        .R(1'b0));
  FDRE \data_p2_reg[71] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[73]_0 [67]),
        .Q(data_p2[71]),
        .R(1'b0));
  FDRE \data_p2_reg[72] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[73]_0 [68]),
        .Q(data_p2[72]),
        .R(1'b0));
  FDRE \data_p2_reg[73] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[73]_0 [69]),
        .Q(data_p2[73]),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[73]_0 [5]),
        .Q(data_p2[7]),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[73]_0 [6]),
        .Q(data_p2[8]),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[73]_0 [7]),
        .Q(data_p2[9]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[13]_i_1__0 
       (.CI(\end_addr_reg[9]_i_1__0_n_4 ),
        .CO({\end_addr_reg[13]_i_1__0_n_4 ,\end_addr_reg[13]_i_1__0_n_5 ,\end_addr_reg[13]_i_1__0_n_6 ,\end_addr_reg[13]_i_1__0_n_7 }),
        .CYINIT(1'b0),
        .DI(\data_p1_reg[95]_0 [11:8]),
        .O(\data_p1_reg[63]_0 [11:8]),
        .S(\end_addr_reg[13] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[17]_i_1__0 
       (.CI(\end_addr_reg[13]_i_1__0_n_4 ),
        .CO({\end_addr_reg[17]_i_1__0_n_4 ,\end_addr_reg[17]_i_1__0_n_5 ,\end_addr_reg[17]_i_1__0_n_6 ,\end_addr_reg[17]_i_1__0_n_7 }),
        .CYINIT(1'b0),
        .DI(\data_p1_reg[95]_0 [15:12]),
        .O(\data_p1_reg[63]_0 [15:12]),
        .S(\end_addr_reg[17] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[21]_i_1__0 
       (.CI(\end_addr_reg[17]_i_1__0_n_4 ),
        .CO({\end_addr_reg[21]_i_1__0_n_4 ,\end_addr_reg[21]_i_1__0_n_5 ,\end_addr_reg[21]_i_1__0_n_6 ,\end_addr_reg[21]_i_1__0_n_7 }),
        .CYINIT(1'b0),
        .DI(\data_p1_reg[95]_0 [19:16]),
        .O(\data_p1_reg[63]_0 [19:16]),
        .S(\end_addr_reg[21] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[25]_i_1__0 
       (.CI(\end_addr_reg[21]_i_1__0_n_4 ),
        .CO({\end_addr_reg[25]_i_1__0_n_4 ,\end_addr_reg[25]_i_1__0_n_5 ,\end_addr_reg[25]_i_1__0_n_6 ,\end_addr_reg[25]_i_1__0_n_7 }),
        .CYINIT(1'b0),
        .DI(\data_p1_reg[95]_0 [23:20]),
        .O(\data_p1_reg[63]_0 [23:20]),
        .S(\end_addr_reg[25] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[29]_i_1__0 
       (.CI(\end_addr_reg[25]_i_1__0_n_4 ),
        .CO({\end_addr_reg[29]_i_1__0_n_4 ,\end_addr_reg[29]_i_1__0_n_5 ,\end_addr_reg[29]_i_1__0_n_6 ,\end_addr_reg[29]_i_1__0_n_7 }),
        .CYINIT(1'b0),
        .DI(\data_p1_reg[95]_0 [27:24]),
        .O(\data_p1_reg[63]_0 [27:24]),
        .S(\end_addr_reg[29] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[33]_i_1__0 
       (.CI(\end_addr_reg[29]_i_1__0_n_4 ),
        .CO({\end_addr_reg[33]_i_1__0_n_4 ,\end_addr_reg[33]_i_1__0_n_5 ,\end_addr_reg[33]_i_1__0_n_6 ,\end_addr_reg[33]_i_1__0_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\data_p1_reg[95]_0 [29:28]}),
        .O(\data_p1_reg[63]_0 [31:28]),
        .S({\data_p1_reg[95]_0 [31:30],\end_addr_reg[33] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[37]_i_1__0 
       (.CI(\end_addr_reg[33]_i_1__0_n_4 ),
        .CO({\end_addr_reg[37]_i_1__0_n_4 ,\end_addr_reg[37]_i_1__0_n_5 ,\end_addr_reg[37]_i_1__0_n_6 ,\end_addr_reg[37]_i_1__0_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[63]_0 [35:32]),
        .S(\data_p1_reg[95]_0 [35:32]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[41]_i_1__0 
       (.CI(\end_addr_reg[37]_i_1__0_n_4 ),
        .CO({\end_addr_reg[41]_i_1__0_n_4 ,\end_addr_reg[41]_i_1__0_n_5 ,\end_addr_reg[41]_i_1__0_n_6 ,\end_addr_reg[41]_i_1__0_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[63]_0 [39:36]),
        .S(\data_p1_reg[95]_0 [39:36]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[45]_i_1__0 
       (.CI(\end_addr_reg[41]_i_1__0_n_4 ),
        .CO({\end_addr_reg[45]_i_1__0_n_4 ,\end_addr_reg[45]_i_1__0_n_5 ,\end_addr_reg[45]_i_1__0_n_6 ,\end_addr_reg[45]_i_1__0_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[63]_0 [43:40]),
        .S(\data_p1_reg[95]_0 [43:40]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[49]_i_1__0 
       (.CI(\end_addr_reg[45]_i_1__0_n_4 ),
        .CO({\end_addr_reg[49]_i_1__0_n_4 ,\end_addr_reg[49]_i_1__0_n_5 ,\end_addr_reg[49]_i_1__0_n_6 ,\end_addr_reg[49]_i_1__0_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[63]_0 [47:44]),
        .S(\data_p1_reg[95]_0 [47:44]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[53]_i_1__0 
       (.CI(\end_addr_reg[49]_i_1__0_n_4 ),
        .CO({\end_addr_reg[53]_i_1__0_n_4 ,\end_addr_reg[53]_i_1__0_n_5 ,\end_addr_reg[53]_i_1__0_n_6 ,\end_addr_reg[53]_i_1__0_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[63]_0 [51:48]),
        .S(\data_p1_reg[95]_0 [51:48]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[57]_i_1__0 
       (.CI(\end_addr_reg[53]_i_1__0_n_4 ),
        .CO({\end_addr_reg[57]_i_1__0_n_4 ,\end_addr_reg[57]_i_1__0_n_5 ,\end_addr_reg[57]_i_1__0_n_6 ,\end_addr_reg[57]_i_1__0_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[63]_0 [55:52]),
        .S(\data_p1_reg[95]_0 [55:52]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[5]_i_1__0 
       (.CI(1'b0),
        .CO({\end_addr_reg[5]_i_1__0_n_4 ,\end_addr_reg[5]_i_1__0_n_5 ,\end_addr_reg[5]_i_1__0_n_6 ,\end_addr_reg[5]_i_1__0_n_7 }),
        .CYINIT(1'b0),
        .DI(\data_p1_reg[95]_0 [3:0]),
        .O(\data_p1_reg[63]_0 [3:0]),
        .S(\end_addr_reg[5] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[61]_i_1__0 
       (.CI(\end_addr_reg[57]_i_1__0_n_4 ),
        .CO({\end_addr_reg[61]_i_1__0_n_4 ,\end_addr_reg[61]_i_1__0_n_5 ,\end_addr_reg[61]_i_1__0_n_6 ,\end_addr_reg[61]_i_1__0_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[63]_0 [59:56]),
        .S(\data_p1_reg[95]_0 [59:56]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[63]_i_1__0 
       (.CI(\end_addr_reg[61]_i_1__0_n_4 ),
        .CO({\NLW_end_addr_reg[63]_i_1__0_CO_UNCONNECTED [3:1],\end_addr_reg[63]_i_1__0_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_end_addr_reg[63]_i_1__0_O_UNCONNECTED [3:2],\data_p1_reg[63]_0 [61:60]}),
        .S({1'b0,1'b0,\data_p1_reg[95]_0 [61:60]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[9]_i_1__0 
       (.CI(\end_addr_reg[5]_i_1__0_n_4 ),
        .CO({\end_addr_reg[9]_i_1__0_n_4 ,\end_addr_reg[9]_i_1__0_n_5 ,\end_addr_reg[9]_i_1__0_n_6 ,\end_addr_reg[9]_i_1__0_n_7 }),
        .CYINIT(1'b0),
        .DI(\data_p1_reg[95]_0 [7:4]),
        .O(\data_p1_reg[63]_0 [7:4]),
        .S(\end_addr_reg[9] ));
  LUT2 #(
    .INIT(4'h9)) 
    last_sect_carry__3_i_1__0
       (.I0(last_sect_buf_reg_0[3]),
        .I1(last_sect_buf_reg[4]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__3_i_2__0
       (.I0(last_sect_buf_reg[2]),
        .I1(last_sect_buf_reg_0[1]),
        .I2(last_sect_buf_reg[1]),
        .I3(last_sect_buf_reg_0[0]),
        .I4(last_sect_buf_reg[3]),
        .I5(last_sect_buf_reg_0[2]),
        .O(S[0]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT5 #(
    .INIT(32'hAAFAA2FF)) 
    s_ready_t_i_1__1
       (.I0(s_ready_t_reg_0),
        .I1(ARVALID_Dummy),
        .I2(next_rreq),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(s_ready_t_i_1__1_n_4));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__1_n_4),
        .Q(s_ready_t_reg_0),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \sect_cnt[0]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [10]),
        .I1(next_rreq),
        .I2(last_sect_buf_reg[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[10]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [20]),
        .I1(next_rreq),
        .I2(sect_cnt0[9]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[11]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [21]),
        .I1(next_rreq),
        .I2(sect_cnt0[10]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[12]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [22]),
        .I1(next_rreq),
        .I2(sect_cnt0[11]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[13]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [23]),
        .I1(next_rreq),
        .I2(sect_cnt0[12]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[14]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [24]),
        .I1(next_rreq),
        .I2(sect_cnt0[13]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[15]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [25]),
        .I1(next_rreq),
        .I2(sect_cnt0[14]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[16]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [26]),
        .I1(next_rreq),
        .I2(sect_cnt0[15]),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[17]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [27]),
        .I1(next_rreq),
        .I2(sect_cnt0[16]),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[18]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [28]),
        .I1(next_rreq),
        .I2(sect_cnt0[17]),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[19]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [29]),
        .I1(next_rreq),
        .I2(sect_cnt0[18]),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[1]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [11]),
        .I1(next_rreq),
        .I2(sect_cnt0[0]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[20]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [30]),
        .I1(next_rreq),
        .I2(sect_cnt0[19]),
        .O(D[20]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[21]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [31]),
        .I1(next_rreq),
        .I2(sect_cnt0[20]),
        .O(D[21]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[22]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [32]),
        .I1(next_rreq),
        .I2(sect_cnt0[21]),
        .O(D[22]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[23]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [33]),
        .I1(next_rreq),
        .I2(sect_cnt0[22]),
        .O(D[23]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[24]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [34]),
        .I1(next_rreq),
        .I2(sect_cnt0[23]),
        .O(D[24]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[25]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [35]),
        .I1(next_rreq),
        .I2(sect_cnt0[24]),
        .O(D[25]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[26]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [36]),
        .I1(next_rreq),
        .I2(sect_cnt0[25]),
        .O(D[26]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[27]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [37]),
        .I1(next_rreq),
        .I2(sect_cnt0[26]),
        .O(D[27]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[28]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [38]),
        .I1(next_rreq),
        .I2(sect_cnt0[27]),
        .O(D[28]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[29]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [39]),
        .I1(next_rreq),
        .I2(sect_cnt0[28]),
        .O(D[29]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[2]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [12]),
        .I1(next_rreq),
        .I2(sect_cnt0[1]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[30]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [40]),
        .I1(next_rreq),
        .I2(sect_cnt0[29]),
        .O(D[30]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[31]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [41]),
        .I1(next_rreq),
        .I2(sect_cnt0[30]),
        .O(D[31]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[32]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [42]),
        .I1(next_rreq),
        .I2(sect_cnt0[31]),
        .O(D[32]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[33]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [43]),
        .I1(next_rreq),
        .I2(sect_cnt0[32]),
        .O(D[33]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[34]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [44]),
        .I1(next_rreq),
        .I2(sect_cnt0[33]),
        .O(D[34]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[35]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [45]),
        .I1(next_rreq),
        .I2(sect_cnt0[34]),
        .O(D[35]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[36]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [46]),
        .I1(next_rreq),
        .I2(sect_cnt0[35]),
        .O(D[36]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[37]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [47]),
        .I1(next_rreq),
        .I2(sect_cnt0[36]),
        .O(D[37]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[38]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [48]),
        .I1(next_rreq),
        .I2(sect_cnt0[37]),
        .O(D[38]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[39]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [49]),
        .I1(next_rreq),
        .I2(sect_cnt0[38]),
        .O(D[39]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[3]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [13]),
        .I1(next_rreq),
        .I2(sect_cnt0[2]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[40]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [50]),
        .I1(next_rreq),
        .I2(sect_cnt0[39]),
        .O(D[40]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[41]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [51]),
        .I1(next_rreq),
        .I2(sect_cnt0[40]),
        .O(D[41]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[42]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [52]),
        .I1(next_rreq),
        .I2(sect_cnt0[41]),
        .O(D[42]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[43]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [53]),
        .I1(next_rreq),
        .I2(sect_cnt0[42]),
        .O(D[43]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[44]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [54]),
        .I1(next_rreq),
        .I2(sect_cnt0[43]),
        .O(D[44]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[45]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [55]),
        .I1(next_rreq),
        .I2(sect_cnt0[44]),
        .O(D[45]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[46]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [56]),
        .I1(next_rreq),
        .I2(sect_cnt0[45]),
        .O(D[46]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[47]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [57]),
        .I1(next_rreq),
        .I2(sect_cnt0[46]),
        .O(D[47]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[48]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [58]),
        .I1(next_rreq),
        .I2(sect_cnt0[47]),
        .O(D[48]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[49]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [59]),
        .I1(next_rreq),
        .I2(sect_cnt0[48]),
        .O(D[49]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[4]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [14]),
        .I1(next_rreq),
        .I2(sect_cnt0[3]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[50]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [60]),
        .I1(next_rreq),
        .I2(sect_cnt0[49]),
        .O(D[50]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[51]_i_2__0 
       (.I0(\data_p1_reg[95]_0 [61]),
        .I1(next_rreq),
        .I2(sect_cnt0[50]),
        .O(D[51]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[5]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [15]),
        .I1(next_rreq),
        .I2(sect_cnt0[4]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[6]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [16]),
        .I1(next_rreq),
        .I2(sect_cnt0[5]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[7]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [17]),
        .I1(next_rreq),
        .I2(sect_cnt0[6]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[8]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [18]),
        .I1(next_rreq),
        .I2(sect_cnt0[7]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[9]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [19]),
        .I1(next_rreq),
        .I2(sect_cnt0[8]),
        .O(D[9]));
  LUT5 #(
    .INIT(32'hFF5F8800)) 
    \state[0]_i_1__1 
       (.I0(state),
        .I1(s_ready_t_reg_0),
        .I2(next_rreq),
        .I3(ARVALID_Dummy),
        .I4(Q),
        .O(\state[0]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hFF75)) 
    \state[1]_i_1__1 
       (.I0(Q),
        .I1(ARVALID_Dummy),
        .I2(state),
        .I3(next_rreq),
        .O(\state[1]_i_1__1_n_4 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__1_n_4 ),
        .Q(Q),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__1_n_4 ),
        .Q(state),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "sw_compute_gmem_m_axi_reg_slice" *) 
module design_2_sw_compute_0_0_sw_compute_gmem_m_axi_reg_slice__parameterized0
   (rs_req_ready,
    \last_cnt_reg[2] ,
    m_axi_gmem_AWVALID,
    \data_p1_reg[67]_0 ,
    SR,
    ap_clk,
    Q,
    \state[0]_i_3 ,
    D,
    req_en__0,
    req_fifo_valid,
    m_axi_gmem_AWREADY,
    E);
  output rs_req_ready;
  output \last_cnt_reg[2] ;
  output m_axi_gmem_AWVALID;
  output [65:0]\data_p1_reg[67]_0 ;
  input [0:0]SR;
  input ap_clk;
  input [3:0]Q;
  input \state[0]_i_3 ;
  input [65:0]D;
  input req_en__0;
  input req_fifo_valid;
  input m_axi_gmem_AWREADY;
  input [0:0]E;

  wire [65:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire \data_p1[10]_i_1__0_n_4 ;
  wire \data_p1[11]_i_1__0_n_4 ;
  wire \data_p1[12]_i_1__0_n_4 ;
  wire \data_p1[13]_i_1__0_n_4 ;
  wire \data_p1[14]_i_1__0_n_4 ;
  wire \data_p1[15]_i_1__0_n_4 ;
  wire \data_p1[16]_i_1__0_n_4 ;
  wire \data_p1[17]_i_1__0_n_4 ;
  wire \data_p1[18]_i_1__0_n_4 ;
  wire \data_p1[19]_i_1__0_n_4 ;
  wire \data_p1[20]_i_1__0_n_4 ;
  wire \data_p1[21]_i_1__0_n_4 ;
  wire \data_p1[22]_i_1__0_n_4 ;
  wire \data_p1[23]_i_1__0_n_4 ;
  wire \data_p1[24]_i_1__0_n_4 ;
  wire \data_p1[25]_i_1__0_n_4 ;
  wire \data_p1[26]_i_1__0_n_4 ;
  wire \data_p1[27]_i_1__0_n_4 ;
  wire \data_p1[28]_i_1__0_n_4 ;
  wire \data_p1[29]_i_1__0_n_4 ;
  wire \data_p1[2]_i_1__0_n_4 ;
  wire \data_p1[30]_i_1__0_n_4 ;
  wire \data_p1[31]_i_1__0_n_4 ;
  wire \data_p1[32]_i_1__0_n_4 ;
  wire \data_p1[33]_i_1__0_n_4 ;
  wire \data_p1[34]_i_1__0_n_4 ;
  wire \data_p1[35]_i_1__0_n_4 ;
  wire \data_p1[36]_i_1__0_n_4 ;
  wire \data_p1[37]_i_1__0_n_4 ;
  wire \data_p1[38]_i_1__0_n_4 ;
  wire \data_p1[39]_i_1__0_n_4 ;
  wire \data_p1[3]_i_1__0_n_4 ;
  wire \data_p1[40]_i_1__0_n_4 ;
  wire \data_p1[41]_i_1__0_n_4 ;
  wire \data_p1[42]_i_1__0_n_4 ;
  wire \data_p1[43]_i_1__0_n_4 ;
  wire \data_p1[44]_i_1__0_n_4 ;
  wire \data_p1[45]_i_1__0_n_4 ;
  wire \data_p1[46]_i_1__0_n_4 ;
  wire \data_p1[47]_i_1__0_n_4 ;
  wire \data_p1[48]_i_1__0_n_4 ;
  wire \data_p1[49]_i_1__0_n_4 ;
  wire \data_p1[4]_i_1__0_n_4 ;
  wire \data_p1[50]_i_1__0_n_4 ;
  wire \data_p1[51]_i_1__0_n_4 ;
  wire \data_p1[52]_i_1__0_n_4 ;
  wire \data_p1[53]_i_1__0_n_4 ;
  wire \data_p1[54]_i_1__0_n_4 ;
  wire \data_p1[55]_i_1__0_n_4 ;
  wire \data_p1[56]_i_1__0_n_4 ;
  wire \data_p1[57]_i_1__0_n_4 ;
  wire \data_p1[58]_i_1__0_n_4 ;
  wire \data_p1[59]_i_1__0_n_4 ;
  wire \data_p1[5]_i_1__0_n_4 ;
  wire \data_p1[60]_i_1__0_n_4 ;
  wire \data_p1[61]_i_1__0_n_4 ;
  wire \data_p1[62]_i_1__0_n_4 ;
  wire \data_p1[63]_i_2_n_4 ;
  wire \data_p1[64]_i_1_n_4 ;
  wire \data_p1[65]_i_1_n_4 ;
  wire \data_p1[66]_i_1_n_4 ;
  wire \data_p1[67]_i_1_n_4 ;
  wire \data_p1[6]_i_1__0_n_4 ;
  wire \data_p1[7]_i_1__0_n_4 ;
  wire \data_p1[8]_i_1__0_n_4 ;
  wire \data_p1[9]_i_1__0_n_4 ;
  wire [65:0]\data_p1_reg[67]_0 ;
  wire \data_p2_reg_n_4_[10] ;
  wire \data_p2_reg_n_4_[11] ;
  wire \data_p2_reg_n_4_[12] ;
  wire \data_p2_reg_n_4_[13] ;
  wire \data_p2_reg_n_4_[14] ;
  wire \data_p2_reg_n_4_[15] ;
  wire \data_p2_reg_n_4_[16] ;
  wire \data_p2_reg_n_4_[17] ;
  wire \data_p2_reg_n_4_[18] ;
  wire \data_p2_reg_n_4_[19] ;
  wire \data_p2_reg_n_4_[20] ;
  wire \data_p2_reg_n_4_[21] ;
  wire \data_p2_reg_n_4_[22] ;
  wire \data_p2_reg_n_4_[23] ;
  wire \data_p2_reg_n_4_[24] ;
  wire \data_p2_reg_n_4_[25] ;
  wire \data_p2_reg_n_4_[26] ;
  wire \data_p2_reg_n_4_[27] ;
  wire \data_p2_reg_n_4_[28] ;
  wire \data_p2_reg_n_4_[29] ;
  wire \data_p2_reg_n_4_[2] ;
  wire \data_p2_reg_n_4_[30] ;
  wire \data_p2_reg_n_4_[31] ;
  wire \data_p2_reg_n_4_[32] ;
  wire \data_p2_reg_n_4_[33] ;
  wire \data_p2_reg_n_4_[34] ;
  wire \data_p2_reg_n_4_[35] ;
  wire \data_p2_reg_n_4_[36] ;
  wire \data_p2_reg_n_4_[37] ;
  wire \data_p2_reg_n_4_[38] ;
  wire \data_p2_reg_n_4_[39] ;
  wire \data_p2_reg_n_4_[3] ;
  wire \data_p2_reg_n_4_[40] ;
  wire \data_p2_reg_n_4_[41] ;
  wire \data_p2_reg_n_4_[42] ;
  wire \data_p2_reg_n_4_[43] ;
  wire \data_p2_reg_n_4_[44] ;
  wire \data_p2_reg_n_4_[45] ;
  wire \data_p2_reg_n_4_[46] ;
  wire \data_p2_reg_n_4_[47] ;
  wire \data_p2_reg_n_4_[48] ;
  wire \data_p2_reg_n_4_[49] ;
  wire \data_p2_reg_n_4_[4] ;
  wire \data_p2_reg_n_4_[50] ;
  wire \data_p2_reg_n_4_[51] ;
  wire \data_p2_reg_n_4_[52] ;
  wire \data_p2_reg_n_4_[53] ;
  wire \data_p2_reg_n_4_[54] ;
  wire \data_p2_reg_n_4_[55] ;
  wire \data_p2_reg_n_4_[56] ;
  wire \data_p2_reg_n_4_[57] ;
  wire \data_p2_reg_n_4_[58] ;
  wire \data_p2_reg_n_4_[59] ;
  wire \data_p2_reg_n_4_[5] ;
  wire \data_p2_reg_n_4_[60] ;
  wire \data_p2_reg_n_4_[61] ;
  wire \data_p2_reg_n_4_[62] ;
  wire \data_p2_reg_n_4_[63] ;
  wire \data_p2_reg_n_4_[64] ;
  wire \data_p2_reg_n_4_[65] ;
  wire \data_p2_reg_n_4_[66] ;
  wire \data_p2_reg_n_4_[67] ;
  wire \data_p2_reg_n_4_[6] ;
  wire \data_p2_reg_n_4_[7] ;
  wire \data_p2_reg_n_4_[8] ;
  wire \data_p2_reg_n_4_[9] ;
  wire \last_cnt_reg[2] ;
  wire load_p1;
  wire m_axi_gmem_AWREADY;
  wire m_axi_gmem_AWVALID;
  wire [1:0]next__0;
  wire req_en__0;
  wire req_fifo_valid;
  wire rs_req_ready;
  wire s_ready_t_i_1__3_n_4;
  wire [1:1]state;
  wire \state[0]_i_2_n_4 ;
  wire \state[0]_i_3 ;
  wire \state[1]_i_1__3_n_4 ;
  wire [1:0]state__0;

  LUT5 #(
    .INIT(32'h00080F00)) 
    \FSM_sequential_state[0]_i_1__3 
       (.I0(req_en__0),
        .I1(req_fifo_valid),
        .I2(m_axi_gmem_AWREADY),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .O(next__0[0]));
  LUT6 #(
    .INIT(64'h00008877FF008080)) 
    \FSM_sequential_state[1]_i_1__3 
       (.I0(req_en__0),
        .I1(req_fifo_valid),
        .I2(rs_req_ready),
        .I3(m_axi_gmem_AWREADY),
        .I4(state__0[0]),
        .I5(state__0[1]),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(SR));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[10]_i_1__0 
       (.I0(\data_p2_reg_n_4_[10] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[8]),
        .O(\data_p1[10]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[11]_i_1__0 
       (.I0(\data_p2_reg_n_4_[11] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[9]),
        .O(\data_p1[11]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[12]_i_1__0 
       (.I0(\data_p2_reg_n_4_[12] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[10]),
        .O(\data_p1[12]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[13]_i_1__0 
       (.I0(\data_p2_reg_n_4_[13] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[11]),
        .O(\data_p1[13]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[14]_i_1__0 
       (.I0(\data_p2_reg_n_4_[14] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[12]),
        .O(\data_p1[14]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[15]_i_1__0 
       (.I0(\data_p2_reg_n_4_[15] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[13]),
        .O(\data_p1[15]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[16]_i_1__0 
       (.I0(\data_p2_reg_n_4_[16] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[14]),
        .O(\data_p1[16]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[17]_i_1__0 
       (.I0(\data_p2_reg_n_4_[17] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[15]),
        .O(\data_p1[17]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[18]_i_1__0 
       (.I0(\data_p2_reg_n_4_[18] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[16]),
        .O(\data_p1[18]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[19]_i_1__0 
       (.I0(\data_p2_reg_n_4_[19] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[17]),
        .O(\data_p1[19]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[20]_i_1__0 
       (.I0(\data_p2_reg_n_4_[20] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[18]),
        .O(\data_p1[20]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[21]_i_1__0 
       (.I0(\data_p2_reg_n_4_[21] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[19]),
        .O(\data_p1[21]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[22]_i_1__0 
       (.I0(\data_p2_reg_n_4_[22] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[20]),
        .O(\data_p1[22]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[23]_i_1__0 
       (.I0(\data_p2_reg_n_4_[23] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[21]),
        .O(\data_p1[23]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[24]_i_1__0 
       (.I0(\data_p2_reg_n_4_[24] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[22]),
        .O(\data_p1[24]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[25]_i_1__0 
       (.I0(\data_p2_reg_n_4_[25] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[23]),
        .O(\data_p1[25]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[26]_i_1__0 
       (.I0(\data_p2_reg_n_4_[26] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[24]),
        .O(\data_p1[26]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[27]_i_1__0 
       (.I0(\data_p2_reg_n_4_[27] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[25]),
        .O(\data_p1[27]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[28]_i_1__0 
       (.I0(\data_p2_reg_n_4_[28] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[26]),
        .O(\data_p1[28]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[29]_i_1__0 
       (.I0(\data_p2_reg_n_4_[29] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[27]),
        .O(\data_p1[29]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[2]_i_1__0 
       (.I0(\data_p2_reg_n_4_[2] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[0]),
        .O(\data_p1[2]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[30]_i_1__0 
       (.I0(\data_p2_reg_n_4_[30] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[28]),
        .O(\data_p1[30]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[31]_i_1__0 
       (.I0(\data_p2_reg_n_4_[31] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[29]),
        .O(\data_p1[31]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[32]_i_1__0 
       (.I0(\data_p2_reg_n_4_[32] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[30]),
        .O(\data_p1[32]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[33]_i_1__0 
       (.I0(\data_p2_reg_n_4_[33] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[31]),
        .O(\data_p1[33]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[34]_i_1__0 
       (.I0(\data_p2_reg_n_4_[34] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[32]),
        .O(\data_p1[34]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[35]_i_1__0 
       (.I0(\data_p2_reg_n_4_[35] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[33]),
        .O(\data_p1[35]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[36]_i_1__0 
       (.I0(\data_p2_reg_n_4_[36] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[34]),
        .O(\data_p1[36]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[37]_i_1__0 
       (.I0(\data_p2_reg_n_4_[37] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[35]),
        .O(\data_p1[37]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[38]_i_1__0 
       (.I0(\data_p2_reg_n_4_[38] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[36]),
        .O(\data_p1[38]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[39]_i_1__0 
       (.I0(\data_p2_reg_n_4_[39] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[37]),
        .O(\data_p1[39]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[3]_i_1__0 
       (.I0(\data_p2_reg_n_4_[3] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[1]),
        .O(\data_p1[3]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[40]_i_1__0 
       (.I0(\data_p2_reg_n_4_[40] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[38]),
        .O(\data_p1[40]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[41]_i_1__0 
       (.I0(\data_p2_reg_n_4_[41] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[39]),
        .O(\data_p1[41]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[42]_i_1__0 
       (.I0(\data_p2_reg_n_4_[42] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[40]),
        .O(\data_p1[42]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[43]_i_1__0 
       (.I0(\data_p2_reg_n_4_[43] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[41]),
        .O(\data_p1[43]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[44]_i_1__0 
       (.I0(\data_p2_reg_n_4_[44] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[42]),
        .O(\data_p1[44]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[45]_i_1__0 
       (.I0(\data_p2_reg_n_4_[45] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[43]),
        .O(\data_p1[45]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[46]_i_1__0 
       (.I0(\data_p2_reg_n_4_[46] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[44]),
        .O(\data_p1[46]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[47]_i_1__0 
       (.I0(\data_p2_reg_n_4_[47] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[45]),
        .O(\data_p1[47]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[48]_i_1__0 
       (.I0(\data_p2_reg_n_4_[48] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[46]),
        .O(\data_p1[48]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[49]_i_1__0 
       (.I0(\data_p2_reg_n_4_[49] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[47]),
        .O(\data_p1[49]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[4]_i_1__0 
       (.I0(\data_p2_reg_n_4_[4] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[2]),
        .O(\data_p1[4]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[50]_i_1__0 
       (.I0(\data_p2_reg_n_4_[50] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[48]),
        .O(\data_p1[50]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[51]_i_1__0 
       (.I0(\data_p2_reg_n_4_[51] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[49]),
        .O(\data_p1[51]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[52]_i_1__0 
       (.I0(\data_p2_reg_n_4_[52] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[50]),
        .O(\data_p1[52]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[53]_i_1__0 
       (.I0(\data_p2_reg_n_4_[53] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[51]),
        .O(\data_p1[53]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[54]_i_1__0 
       (.I0(\data_p2_reg_n_4_[54] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[52]),
        .O(\data_p1[54]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[55]_i_1__0 
       (.I0(\data_p2_reg_n_4_[55] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[53]),
        .O(\data_p1[55]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[56]_i_1__0 
       (.I0(\data_p2_reg_n_4_[56] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[54]),
        .O(\data_p1[56]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[57]_i_1__0 
       (.I0(\data_p2_reg_n_4_[57] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[55]),
        .O(\data_p1[57]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[58]_i_1__0 
       (.I0(\data_p2_reg_n_4_[58] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[56]),
        .O(\data_p1[58]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[59]_i_1__0 
       (.I0(\data_p2_reg_n_4_[59] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[57]),
        .O(\data_p1[59]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[5]_i_1__0 
       (.I0(\data_p2_reg_n_4_[5] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[3]),
        .O(\data_p1[5]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[60]_i_1__0 
       (.I0(\data_p2_reg_n_4_[60] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[58]),
        .O(\data_p1[60]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[61]_i_1__0 
       (.I0(\data_p2_reg_n_4_[61] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[59]),
        .O(\data_p1[61]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[62]_i_1__0 
       (.I0(\data_p2_reg_n_4_[62] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[60]),
        .O(\data_p1[62]_i_1__0_n_4 ));
  LUT5 #(
    .INIT(32'h08F80008)) 
    \data_p1[63]_i_1__1 
       (.I0(req_en__0),
        .I1(req_fifo_valid),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .I4(m_axi_gmem_AWREADY),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[63]_i_2 
       (.I0(\data_p2_reg_n_4_[63] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[61]),
        .O(\data_p1[63]_i_2_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[64]_i_1 
       (.I0(\data_p2_reg_n_4_[64] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[62]),
        .O(\data_p1[64]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[65]_i_1 
       (.I0(\data_p2_reg_n_4_[65] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[63]),
        .O(\data_p1[65]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[66]_i_1 
       (.I0(\data_p2_reg_n_4_[66] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[64]),
        .O(\data_p1[66]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[67]_i_1 
       (.I0(\data_p2_reg_n_4_[67] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[65]),
        .O(\data_p1[67]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[6]_i_1__0 
       (.I0(\data_p2_reg_n_4_[6] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[4]),
        .O(\data_p1[6]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[7]_i_1__0 
       (.I0(\data_p2_reg_n_4_[7] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[5]),
        .O(\data_p1[7]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[8]_i_1__0 
       (.I0(\data_p2_reg_n_4_[8] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[6]),
        .O(\data_p1[8]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[9]_i_1__0 
       (.I0(\data_p2_reg_n_4_[9] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[7]),
        .O(\data_p1[9]_i_1__0_n_4 ));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1__0_n_4 ),
        .Q(\data_p1_reg[67]_0 [8]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1__0_n_4 ),
        .Q(\data_p1_reg[67]_0 [9]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1__0_n_4 ),
        .Q(\data_p1_reg[67]_0 [10]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1__0_n_4 ),
        .Q(\data_p1_reg[67]_0 [11]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1__0_n_4 ),
        .Q(\data_p1_reg[67]_0 [12]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1__0_n_4 ),
        .Q(\data_p1_reg[67]_0 [13]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1__0_n_4 ),
        .Q(\data_p1_reg[67]_0 [14]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1__0_n_4 ),
        .Q(\data_p1_reg[67]_0 [15]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1__0_n_4 ),
        .Q(\data_p1_reg[67]_0 [16]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1__0_n_4 ),
        .Q(\data_p1_reg[67]_0 [17]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1__0_n_4 ),
        .Q(\data_p1_reg[67]_0 [18]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1__0_n_4 ),
        .Q(\data_p1_reg[67]_0 [19]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1__0_n_4 ),
        .Q(\data_p1_reg[67]_0 [20]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1__0_n_4 ),
        .Q(\data_p1_reg[67]_0 [21]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1__0_n_4 ),
        .Q(\data_p1_reg[67]_0 [22]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1__0_n_4 ),
        .Q(\data_p1_reg[67]_0 [23]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1__0_n_4 ),
        .Q(\data_p1_reg[67]_0 [24]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1__0_n_4 ),
        .Q(\data_p1_reg[67]_0 [25]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1__0_n_4 ),
        .Q(\data_p1_reg[67]_0 [26]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1__0_n_4 ),
        .Q(\data_p1_reg[67]_0 [27]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__0_n_4 ),
        .Q(\data_p1_reg[67]_0 [0]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_1__0_n_4 ),
        .Q(\data_p1_reg[67]_0 [28]),
        .R(1'b0));
  FDRE \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[31]_i_1__0_n_4 ),
        .Q(\data_p1_reg[67]_0 [29]),
        .R(1'b0));
  FDRE \data_p1_reg[32] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[32]_i_1__0_n_4 ),
        .Q(\data_p1_reg[67]_0 [30]),
        .R(1'b0));
  FDRE \data_p1_reg[33] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[33]_i_1__0_n_4 ),
        .Q(\data_p1_reg[67]_0 [31]),
        .R(1'b0));
  FDRE \data_p1_reg[34] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[34]_i_1__0_n_4 ),
        .Q(\data_p1_reg[67]_0 [32]),
        .R(1'b0));
  FDRE \data_p1_reg[35] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[35]_i_1__0_n_4 ),
        .Q(\data_p1_reg[67]_0 [33]),
        .R(1'b0));
  FDRE \data_p1_reg[36] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[36]_i_1__0_n_4 ),
        .Q(\data_p1_reg[67]_0 [34]),
        .R(1'b0));
  FDRE \data_p1_reg[37] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[37]_i_1__0_n_4 ),
        .Q(\data_p1_reg[67]_0 [35]),
        .R(1'b0));
  FDRE \data_p1_reg[38] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[38]_i_1__0_n_4 ),
        .Q(\data_p1_reg[67]_0 [36]),
        .R(1'b0));
  FDRE \data_p1_reg[39] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[39]_i_1__0_n_4 ),
        .Q(\data_p1_reg[67]_0 [37]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1__0_n_4 ),
        .Q(\data_p1_reg[67]_0 [1]),
        .R(1'b0));
  FDRE \data_p1_reg[40] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[40]_i_1__0_n_4 ),
        .Q(\data_p1_reg[67]_0 [38]),
        .R(1'b0));
  FDRE \data_p1_reg[41] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[41]_i_1__0_n_4 ),
        .Q(\data_p1_reg[67]_0 [39]),
        .R(1'b0));
  FDRE \data_p1_reg[42] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[42]_i_1__0_n_4 ),
        .Q(\data_p1_reg[67]_0 [40]),
        .R(1'b0));
  FDRE \data_p1_reg[43] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[43]_i_1__0_n_4 ),
        .Q(\data_p1_reg[67]_0 [41]),
        .R(1'b0));
  FDRE \data_p1_reg[44] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[44]_i_1__0_n_4 ),
        .Q(\data_p1_reg[67]_0 [42]),
        .R(1'b0));
  FDRE \data_p1_reg[45] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[45]_i_1__0_n_4 ),
        .Q(\data_p1_reg[67]_0 [43]),
        .R(1'b0));
  FDRE \data_p1_reg[46] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[46]_i_1__0_n_4 ),
        .Q(\data_p1_reg[67]_0 [44]),
        .R(1'b0));
  FDRE \data_p1_reg[47] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[47]_i_1__0_n_4 ),
        .Q(\data_p1_reg[67]_0 [45]),
        .R(1'b0));
  FDRE \data_p1_reg[48] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[48]_i_1__0_n_4 ),
        .Q(\data_p1_reg[67]_0 [46]),
        .R(1'b0));
  FDRE \data_p1_reg[49] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[49]_i_1__0_n_4 ),
        .Q(\data_p1_reg[67]_0 [47]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1__0_n_4 ),
        .Q(\data_p1_reg[67]_0 [2]),
        .R(1'b0));
  FDRE \data_p1_reg[50] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[50]_i_1__0_n_4 ),
        .Q(\data_p1_reg[67]_0 [48]),
        .R(1'b0));
  FDRE \data_p1_reg[51] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[51]_i_1__0_n_4 ),
        .Q(\data_p1_reg[67]_0 [49]),
        .R(1'b0));
  FDRE \data_p1_reg[52] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[52]_i_1__0_n_4 ),
        .Q(\data_p1_reg[67]_0 [50]),
        .R(1'b0));
  FDRE \data_p1_reg[53] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[53]_i_1__0_n_4 ),
        .Q(\data_p1_reg[67]_0 [51]),
        .R(1'b0));
  FDRE \data_p1_reg[54] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[54]_i_1__0_n_4 ),
        .Q(\data_p1_reg[67]_0 [52]),
        .R(1'b0));
  FDRE \data_p1_reg[55] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[55]_i_1__0_n_4 ),
        .Q(\data_p1_reg[67]_0 [53]),
        .R(1'b0));
  FDRE \data_p1_reg[56] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[56]_i_1__0_n_4 ),
        .Q(\data_p1_reg[67]_0 [54]),
        .R(1'b0));
  FDRE \data_p1_reg[57] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[57]_i_1__0_n_4 ),
        .Q(\data_p1_reg[67]_0 [55]),
        .R(1'b0));
  FDRE \data_p1_reg[58] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[58]_i_1__0_n_4 ),
        .Q(\data_p1_reg[67]_0 [56]),
        .R(1'b0));
  FDRE \data_p1_reg[59] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[59]_i_1__0_n_4 ),
        .Q(\data_p1_reg[67]_0 [57]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1__0_n_4 ),
        .Q(\data_p1_reg[67]_0 [3]),
        .R(1'b0));
  FDRE \data_p1_reg[60] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[60]_i_1__0_n_4 ),
        .Q(\data_p1_reg[67]_0 [58]),
        .R(1'b0));
  FDRE \data_p1_reg[61] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[61]_i_1__0_n_4 ),
        .Q(\data_p1_reg[67]_0 [59]),
        .R(1'b0));
  FDRE \data_p1_reg[62] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[62]_i_1__0_n_4 ),
        .Q(\data_p1_reg[67]_0 [60]),
        .R(1'b0));
  FDRE \data_p1_reg[63] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[63]_i_2_n_4 ),
        .Q(\data_p1_reg[67]_0 [61]),
        .R(1'b0));
  FDRE \data_p1_reg[64] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[64]_i_1_n_4 ),
        .Q(\data_p1_reg[67]_0 [62]),
        .R(1'b0));
  FDRE \data_p1_reg[65] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[65]_i_1_n_4 ),
        .Q(\data_p1_reg[67]_0 [63]),
        .R(1'b0));
  FDRE \data_p1_reg[66] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[66]_i_1_n_4 ),
        .Q(\data_p1_reg[67]_0 [64]),
        .R(1'b0));
  FDRE \data_p1_reg[67] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[67]_i_1_n_4 ),
        .Q(\data_p1_reg[67]_0 [65]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1__0_n_4 ),
        .Q(\data_p1_reg[67]_0 [4]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1__0_n_4 ),
        .Q(\data_p1_reg[67]_0 [5]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1__0_n_4 ),
        .Q(\data_p1_reg[67]_0 [6]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1__0_n_4 ),
        .Q(\data_p1_reg[67]_0 [7]),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(D[8]),
        .Q(\data_p2_reg_n_4_[10] ),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(D[9]),
        .Q(\data_p2_reg_n_4_[11] ),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(D[10]),
        .Q(\data_p2_reg_n_4_[12] ),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(D[11]),
        .Q(\data_p2_reg_n_4_[13] ),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(D[12]),
        .Q(\data_p2_reg_n_4_[14] ),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(D[13]),
        .Q(\data_p2_reg_n_4_[15] ),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(D[14]),
        .Q(\data_p2_reg_n_4_[16] ),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(D[15]),
        .Q(\data_p2_reg_n_4_[17] ),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(D[16]),
        .Q(\data_p2_reg_n_4_[18] ),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(D[17]),
        .Q(\data_p2_reg_n_4_[19] ),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(D[18]),
        .Q(\data_p2_reg_n_4_[20] ),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(D[19]),
        .Q(\data_p2_reg_n_4_[21] ),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(D[20]),
        .Q(\data_p2_reg_n_4_[22] ),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(D[21]),
        .Q(\data_p2_reg_n_4_[23] ),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(D[22]),
        .Q(\data_p2_reg_n_4_[24] ),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(D[23]),
        .Q(\data_p2_reg_n_4_[25] ),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(D[24]),
        .Q(\data_p2_reg_n_4_[26] ),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(D[25]),
        .Q(\data_p2_reg_n_4_[27] ),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(D[26]),
        .Q(\data_p2_reg_n_4_[28] ),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(D[27]),
        .Q(\data_p2_reg_n_4_[29] ),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(\data_p2_reg_n_4_[2] ),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(E),
        .D(D[28]),
        .Q(\data_p2_reg_n_4_[30] ),
        .R(1'b0));
  FDRE \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(E),
        .D(D[29]),
        .Q(\data_p2_reg_n_4_[31] ),
        .R(1'b0));
  FDRE \data_p2_reg[32] 
       (.C(ap_clk),
        .CE(E),
        .D(D[30]),
        .Q(\data_p2_reg_n_4_[32] ),
        .R(1'b0));
  FDRE \data_p2_reg[33] 
       (.C(ap_clk),
        .CE(E),
        .D(D[31]),
        .Q(\data_p2_reg_n_4_[33] ),
        .R(1'b0));
  FDRE \data_p2_reg[34] 
       (.C(ap_clk),
        .CE(E),
        .D(D[32]),
        .Q(\data_p2_reg_n_4_[34] ),
        .R(1'b0));
  FDRE \data_p2_reg[35] 
       (.C(ap_clk),
        .CE(E),
        .D(D[33]),
        .Q(\data_p2_reg_n_4_[35] ),
        .R(1'b0));
  FDRE \data_p2_reg[36] 
       (.C(ap_clk),
        .CE(E),
        .D(D[34]),
        .Q(\data_p2_reg_n_4_[36] ),
        .R(1'b0));
  FDRE \data_p2_reg[37] 
       (.C(ap_clk),
        .CE(E),
        .D(D[35]),
        .Q(\data_p2_reg_n_4_[37] ),
        .R(1'b0));
  FDRE \data_p2_reg[38] 
       (.C(ap_clk),
        .CE(E),
        .D(D[36]),
        .Q(\data_p2_reg_n_4_[38] ),
        .R(1'b0));
  FDRE \data_p2_reg[39] 
       (.C(ap_clk),
        .CE(E),
        .D(D[37]),
        .Q(\data_p2_reg_n_4_[39] ),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(\data_p2_reg_n_4_[3] ),
        .R(1'b0));
  FDRE \data_p2_reg[40] 
       (.C(ap_clk),
        .CE(E),
        .D(D[38]),
        .Q(\data_p2_reg_n_4_[40] ),
        .R(1'b0));
  FDRE \data_p2_reg[41] 
       (.C(ap_clk),
        .CE(E),
        .D(D[39]),
        .Q(\data_p2_reg_n_4_[41] ),
        .R(1'b0));
  FDRE \data_p2_reg[42] 
       (.C(ap_clk),
        .CE(E),
        .D(D[40]),
        .Q(\data_p2_reg_n_4_[42] ),
        .R(1'b0));
  FDRE \data_p2_reg[43] 
       (.C(ap_clk),
        .CE(E),
        .D(D[41]),
        .Q(\data_p2_reg_n_4_[43] ),
        .R(1'b0));
  FDRE \data_p2_reg[44] 
       (.C(ap_clk),
        .CE(E),
        .D(D[42]),
        .Q(\data_p2_reg_n_4_[44] ),
        .R(1'b0));
  FDRE \data_p2_reg[45] 
       (.C(ap_clk),
        .CE(E),
        .D(D[43]),
        .Q(\data_p2_reg_n_4_[45] ),
        .R(1'b0));
  FDRE \data_p2_reg[46] 
       (.C(ap_clk),
        .CE(E),
        .D(D[44]),
        .Q(\data_p2_reg_n_4_[46] ),
        .R(1'b0));
  FDRE \data_p2_reg[47] 
       (.C(ap_clk),
        .CE(E),
        .D(D[45]),
        .Q(\data_p2_reg_n_4_[47] ),
        .R(1'b0));
  FDRE \data_p2_reg[48] 
       (.C(ap_clk),
        .CE(E),
        .D(D[46]),
        .Q(\data_p2_reg_n_4_[48] ),
        .R(1'b0));
  FDRE \data_p2_reg[49] 
       (.C(ap_clk),
        .CE(E),
        .D(D[47]),
        .Q(\data_p2_reg_n_4_[49] ),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(D[2]),
        .Q(\data_p2_reg_n_4_[4] ),
        .R(1'b0));
  FDRE \data_p2_reg[50] 
       (.C(ap_clk),
        .CE(E),
        .D(D[48]),
        .Q(\data_p2_reg_n_4_[50] ),
        .R(1'b0));
  FDRE \data_p2_reg[51] 
       (.C(ap_clk),
        .CE(E),
        .D(D[49]),
        .Q(\data_p2_reg_n_4_[51] ),
        .R(1'b0));
  FDRE \data_p2_reg[52] 
       (.C(ap_clk),
        .CE(E),
        .D(D[50]),
        .Q(\data_p2_reg_n_4_[52] ),
        .R(1'b0));
  FDRE \data_p2_reg[53] 
       (.C(ap_clk),
        .CE(E),
        .D(D[51]),
        .Q(\data_p2_reg_n_4_[53] ),
        .R(1'b0));
  FDRE \data_p2_reg[54] 
       (.C(ap_clk),
        .CE(E),
        .D(D[52]),
        .Q(\data_p2_reg_n_4_[54] ),
        .R(1'b0));
  FDRE \data_p2_reg[55] 
       (.C(ap_clk),
        .CE(E),
        .D(D[53]),
        .Q(\data_p2_reg_n_4_[55] ),
        .R(1'b0));
  FDRE \data_p2_reg[56] 
       (.C(ap_clk),
        .CE(E),
        .D(D[54]),
        .Q(\data_p2_reg_n_4_[56] ),
        .R(1'b0));
  FDRE \data_p2_reg[57] 
       (.C(ap_clk),
        .CE(E),
        .D(D[55]),
        .Q(\data_p2_reg_n_4_[57] ),
        .R(1'b0));
  FDRE \data_p2_reg[58] 
       (.C(ap_clk),
        .CE(E),
        .D(D[56]),
        .Q(\data_p2_reg_n_4_[58] ),
        .R(1'b0));
  FDRE \data_p2_reg[59] 
       (.C(ap_clk),
        .CE(E),
        .D(D[57]),
        .Q(\data_p2_reg_n_4_[59] ),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(D[3]),
        .Q(\data_p2_reg_n_4_[5] ),
        .R(1'b0));
  FDRE \data_p2_reg[60] 
       (.C(ap_clk),
        .CE(E),
        .D(D[58]),
        .Q(\data_p2_reg_n_4_[60] ),
        .R(1'b0));
  FDRE \data_p2_reg[61] 
       (.C(ap_clk),
        .CE(E),
        .D(D[59]),
        .Q(\data_p2_reg_n_4_[61] ),
        .R(1'b0));
  FDRE \data_p2_reg[62] 
       (.C(ap_clk),
        .CE(E),
        .D(D[60]),
        .Q(\data_p2_reg_n_4_[62] ),
        .R(1'b0));
  FDRE \data_p2_reg[63] 
       (.C(ap_clk),
        .CE(E),
        .D(D[61]),
        .Q(\data_p2_reg_n_4_[63] ),
        .R(1'b0));
  FDRE \data_p2_reg[64] 
       (.C(ap_clk),
        .CE(E),
        .D(D[62]),
        .Q(\data_p2_reg_n_4_[64] ),
        .R(1'b0));
  FDRE \data_p2_reg[65] 
       (.C(ap_clk),
        .CE(E),
        .D(D[63]),
        .Q(\data_p2_reg_n_4_[65] ),
        .R(1'b0));
  FDRE \data_p2_reg[66] 
       (.C(ap_clk),
        .CE(E),
        .D(D[64]),
        .Q(\data_p2_reg_n_4_[66] ),
        .R(1'b0));
  FDRE \data_p2_reg[67] 
       (.C(ap_clk),
        .CE(E),
        .D(D[65]),
        .Q(\data_p2_reg_n_4_[67] ),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(D[4]),
        .Q(\data_p2_reg_n_4_[6] ),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(D[5]),
        .Q(\data_p2_reg_n_4_[7] ),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(D[6]),
        .Q(\data_p2_reg_n_4_[8] ),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(D[7]),
        .Q(\data_p2_reg_n_4_[9] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFF00FFF0F700FFFF)) 
    s_ready_t_i_1__3
       (.I0(req_en__0),
        .I1(req_fifo_valid),
        .I2(m_axi_gmem_AWREADY),
        .I3(rs_req_ready),
        .I4(state__0[1]),
        .I5(state__0[0]),
        .O(s_ready_t_i_1__3_n_4));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__3_n_4),
        .Q(rs_req_ready),
        .R(SR));
  LUT6 #(
    .INIT(64'h8F8FFFFF80008000)) 
    \state[0]_i_2 
       (.I0(req_en__0),
        .I1(req_fifo_valid),
        .I2(state),
        .I3(rs_req_ready),
        .I4(m_axi_gmem_AWREADY),
        .I5(m_axi_gmem_AWVALID),
        .O(\state[0]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \state[0]_i_4 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(\state[0]_i_3 ),
        .O(\last_cnt_reg[2] ));
  LUT5 #(
    .INIT(32'hFFFF7F0F)) 
    \state[1]_i_1__3 
       (.I0(req_en__0),
        .I1(req_fifo_valid),
        .I2(m_axi_gmem_AWVALID),
        .I3(state),
        .I4(m_axi_gmem_AWREADY),
        .O(\state[1]_i_1__3_n_4 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_2_n_4 ),
        .Q(m_axi_gmem_AWVALID),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__3_n_4 ),
        .Q(state),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "sw_compute_gmem_m_axi_reg_slice" *) 
module design_2_sw_compute_0_0_sw_compute_gmem_m_axi_reg_slice__parameterized1
   (s_ready_t_reg_0,
    Q,
    SR,
    ap_clk,
    resp_ready__1,
    m_axi_gmem_BVALID);
  output s_ready_t_reg_0;
  output [0:0]Q;
  input [0:0]SR;
  input ap_clk;
  input resp_ready__1;
  input m_axi_gmem_BVALID;

  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire m_axi_gmem_BVALID;
  wire [1:0]next__0;
  wire resp_ready__1;
  wire s_ready_t_i_1__0_n_4;
  wire s_ready_t_reg_0;
  wire [1:1]state;
  wire \state[0]_i_1__0_n_4 ;
  wire \state[1]_i_1__0_n_4 ;
  wire [1:0]state__0;

  LUT4 #(
    .INIT(16'h0230)) 
    \FSM_sequential_state[0]_i_1__0 
       (.I0(m_axi_gmem_BVALID),
        .I1(resp_ready__1),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT5 #(
    .INIT(32'h00C3CCA0)) 
    \FSM_sequential_state[1]_i_1__0 
       (.I0(s_ready_t_reg_0),
        .I1(resp_ready__1),
        .I2(m_axi_gmem_BVALID),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT5 #(
    .INIT(32'hAAFAA2FF)) 
    s_ready_t_i_1__0
       (.I0(s_ready_t_reg_0),
        .I1(m_axi_gmem_BVALID),
        .I2(resp_ready__1),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(s_ready_t_i_1__0_n_4));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__0_n_4),
        .Q(s_ready_t_reg_0),
        .R(SR));
  LUT5 #(
    .INIT(32'hFF5F8800)) 
    \state[0]_i_1__0 
       (.I0(state),
        .I1(s_ready_t_reg_0),
        .I2(resp_ready__1),
        .I3(m_axi_gmem_BVALID),
        .I4(Q),
        .O(\state[0]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hF5FD)) 
    \state[1]_i_1__0 
       (.I0(Q),
        .I1(state),
        .I2(resp_ready__1),
        .I3(m_axi_gmem_BVALID),
        .O(\state[1]_i_1__0_n_4 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__0_n_4 ),
        .Q(Q),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__0_n_4 ),
        .Q(state),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "sw_compute_gmem_m_axi_reg_slice" *) 
module design_2_sw_compute_0_0_sw_compute_gmem_m_axi_reg_slice__parameterized2
   (s_ready_t_reg_0,
    mOutPtr18_out,
    Q,
    pop_0,
    \data_p1_reg[32]_0 ,
    SR,
    ap_clk,
    RREADY_Dummy,
    pop,
    burst_valid,
    \dout_reg[0] ,
    m_axi_gmem_RVALID,
    \data_p2_reg[32]_0 );
  output s_ready_t_reg_0;
  output mOutPtr18_out;
  output [0:0]Q;
  output pop_0;
  output [32:0]\data_p1_reg[32]_0 ;
  input [0:0]SR;
  input ap_clk;
  input RREADY_Dummy;
  input pop;
  input burst_valid;
  input \dout_reg[0] ;
  input m_axi_gmem_RVALID;
  input [32:0]\data_p2_reg[32]_0 ;

  wire [0:0]Q;
  wire RREADY_Dummy;
  wire [0:0]SR;
  wire ap_clk;
  wire burst_valid;
  wire \data_p1[0]_i_1_n_4 ;
  wire \data_p1[10]_i_1__2_n_4 ;
  wire \data_p1[11]_i_1__2_n_4 ;
  wire \data_p1[12]_i_1__2_n_4 ;
  wire \data_p1[13]_i_1__2_n_4 ;
  wire \data_p1[14]_i_1__2_n_4 ;
  wire \data_p1[15]_i_1__2_n_4 ;
  wire \data_p1[16]_i_1__2_n_4 ;
  wire \data_p1[17]_i_1__2_n_4 ;
  wire \data_p1[18]_i_1__2_n_4 ;
  wire \data_p1[19]_i_1__2_n_4 ;
  wire \data_p1[1]_i_1_n_4 ;
  wire \data_p1[20]_i_1__2_n_4 ;
  wire \data_p1[21]_i_1__2_n_4 ;
  wire \data_p1[22]_i_1__2_n_4 ;
  wire \data_p1[23]_i_1__2_n_4 ;
  wire \data_p1[24]_i_1__2_n_4 ;
  wire \data_p1[25]_i_1__2_n_4 ;
  wire \data_p1[26]_i_1__2_n_4 ;
  wire \data_p1[27]_i_1__2_n_4 ;
  wire \data_p1[28]_i_1__2_n_4 ;
  wire \data_p1[29]_i_1__2_n_4 ;
  wire \data_p1[2]_i_1__2_n_4 ;
  wire \data_p1[30]_i_1__2_n_4 ;
  wire \data_p1[31]_i_1__2_n_4 ;
  wire \data_p1[32]_i_2_n_4 ;
  wire \data_p1[3]_i_1__2_n_4 ;
  wire \data_p1[4]_i_1__2_n_4 ;
  wire \data_p1[5]_i_1__2_n_4 ;
  wire \data_p1[6]_i_1__2_n_4 ;
  wire \data_p1[7]_i_1__2_n_4 ;
  wire \data_p1[8]_i_1__2_n_4 ;
  wire \data_p1[9]_i_1__2_n_4 ;
  wire [32:0]\data_p1_reg[32]_0 ;
  wire [32:0]\data_p2_reg[32]_0 ;
  wire \data_p2_reg_n_4_[0] ;
  wire \data_p2_reg_n_4_[10] ;
  wire \data_p2_reg_n_4_[11] ;
  wire \data_p2_reg_n_4_[12] ;
  wire \data_p2_reg_n_4_[13] ;
  wire \data_p2_reg_n_4_[14] ;
  wire \data_p2_reg_n_4_[15] ;
  wire \data_p2_reg_n_4_[16] ;
  wire \data_p2_reg_n_4_[17] ;
  wire \data_p2_reg_n_4_[18] ;
  wire \data_p2_reg_n_4_[19] ;
  wire \data_p2_reg_n_4_[1] ;
  wire \data_p2_reg_n_4_[20] ;
  wire \data_p2_reg_n_4_[21] ;
  wire \data_p2_reg_n_4_[22] ;
  wire \data_p2_reg_n_4_[23] ;
  wire \data_p2_reg_n_4_[24] ;
  wire \data_p2_reg_n_4_[25] ;
  wire \data_p2_reg_n_4_[26] ;
  wire \data_p2_reg_n_4_[27] ;
  wire \data_p2_reg_n_4_[28] ;
  wire \data_p2_reg_n_4_[29] ;
  wire \data_p2_reg_n_4_[2] ;
  wire \data_p2_reg_n_4_[30] ;
  wire \data_p2_reg_n_4_[31] ;
  wire \data_p2_reg_n_4_[32] ;
  wire \data_p2_reg_n_4_[3] ;
  wire \data_p2_reg_n_4_[4] ;
  wire \data_p2_reg_n_4_[5] ;
  wire \data_p2_reg_n_4_[6] ;
  wire \data_p2_reg_n_4_[7] ;
  wire \data_p2_reg_n_4_[8] ;
  wire \data_p2_reg_n_4_[9] ;
  wire \dout_reg[0] ;
  wire load_p1;
  wire load_p2;
  wire mOutPtr18_out;
  wire m_axi_gmem_RVALID;
  wire [1:0]next__0;
  wire pop;
  wire pop_0;
  wire s_ready_t_i_1__2_n_4;
  wire s_ready_t_reg_0;
  wire [1:1]state;
  wire \state[0]_i_1__2_n_4 ;
  wire \state[1]_i_1__2_n_4 ;
  wire [1:0]state__0;

  LUT4 #(
    .INIT(16'h0230)) 
    \FSM_sequential_state[0]_i_1__2 
       (.I0(m_axi_gmem_RVALID),
        .I1(RREADY_Dummy),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT5 #(
    .INIT(32'h3E02300C)) 
    \FSM_sequential_state[1]_i_1__2 
       (.I0(s_ready_t_reg_0),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(RREADY_Dummy),
        .I4(m_axi_gmem_RVALID),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(SR));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[0]_i_1 
       (.I0(\data_p2_reg_n_4_[0] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [0]),
        .O(\data_p1[0]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[10]_i_1__2 
       (.I0(\data_p2_reg_n_4_[10] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [10]),
        .O(\data_p1[10]_i_1__2_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[11]_i_1__2 
       (.I0(\data_p2_reg_n_4_[11] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [11]),
        .O(\data_p1[11]_i_1__2_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[12]_i_1__2 
       (.I0(\data_p2_reg_n_4_[12] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [12]),
        .O(\data_p1[12]_i_1__2_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[13]_i_1__2 
       (.I0(\data_p2_reg_n_4_[13] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [13]),
        .O(\data_p1[13]_i_1__2_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[14]_i_1__2 
       (.I0(\data_p2_reg_n_4_[14] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [14]),
        .O(\data_p1[14]_i_1__2_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[15]_i_1__2 
       (.I0(\data_p2_reg_n_4_[15] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [15]),
        .O(\data_p1[15]_i_1__2_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[16]_i_1__2 
       (.I0(\data_p2_reg_n_4_[16] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [16]),
        .O(\data_p1[16]_i_1__2_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[17]_i_1__2 
       (.I0(\data_p2_reg_n_4_[17] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [17]),
        .O(\data_p1[17]_i_1__2_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[18]_i_1__2 
       (.I0(\data_p2_reg_n_4_[18] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [18]),
        .O(\data_p1[18]_i_1__2_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[19]_i_1__2 
       (.I0(\data_p2_reg_n_4_[19] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [19]),
        .O(\data_p1[19]_i_1__2_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[1]_i_1 
       (.I0(\data_p2_reg_n_4_[1] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [1]),
        .O(\data_p1[1]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[20]_i_1__2 
       (.I0(\data_p2_reg_n_4_[20] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [20]),
        .O(\data_p1[20]_i_1__2_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[21]_i_1__2 
       (.I0(\data_p2_reg_n_4_[21] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [21]),
        .O(\data_p1[21]_i_1__2_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[22]_i_1__2 
       (.I0(\data_p2_reg_n_4_[22] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [22]),
        .O(\data_p1[22]_i_1__2_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[23]_i_1__2 
       (.I0(\data_p2_reg_n_4_[23] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [23]),
        .O(\data_p1[23]_i_1__2_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[24]_i_1__2 
       (.I0(\data_p2_reg_n_4_[24] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [24]),
        .O(\data_p1[24]_i_1__2_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[25]_i_1__2 
       (.I0(\data_p2_reg_n_4_[25] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [25]),
        .O(\data_p1[25]_i_1__2_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[26]_i_1__2 
       (.I0(\data_p2_reg_n_4_[26] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [26]),
        .O(\data_p1[26]_i_1__2_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[27]_i_1__2 
       (.I0(\data_p2_reg_n_4_[27] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [27]),
        .O(\data_p1[27]_i_1__2_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[28]_i_1__2 
       (.I0(\data_p2_reg_n_4_[28] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [28]),
        .O(\data_p1[28]_i_1__2_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[29]_i_1__2 
       (.I0(\data_p2_reg_n_4_[29] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [29]),
        .O(\data_p1[29]_i_1__2_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[2]_i_1__2 
       (.I0(\data_p2_reg_n_4_[2] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [2]),
        .O(\data_p1[2]_i_1__2_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[30]_i_1__2 
       (.I0(\data_p2_reg_n_4_[30] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [30]),
        .O(\data_p1[30]_i_1__2_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[31]_i_1__2 
       (.I0(\data_p2_reg_n_4_[31] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [31]),
        .O(\data_p1[31]_i_1__2_n_4 ));
  LUT4 #(
    .INIT(16'h08CA)) 
    \data_p1[32]_i_1__2 
       (.I0(m_axi_gmem_RVALID),
        .I1(RREADY_Dummy),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[32]_i_2 
       (.I0(\data_p2_reg_n_4_[32] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [32]),
        .O(\data_p1[32]_i_2_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[3]_i_1__2 
       (.I0(\data_p2_reg_n_4_[3] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [3]),
        .O(\data_p1[3]_i_1__2_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[4]_i_1__2 
       (.I0(\data_p2_reg_n_4_[4] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [4]),
        .O(\data_p1[4]_i_1__2_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[5]_i_1__2 
       (.I0(\data_p2_reg_n_4_[5] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [5]),
        .O(\data_p1[5]_i_1__2_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[6]_i_1__2 
       (.I0(\data_p2_reg_n_4_[6] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [6]),
        .O(\data_p1[6]_i_1__2_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[7]_i_1__2 
       (.I0(\data_p2_reg_n_4_[7] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [7]),
        .O(\data_p1[7]_i_1__2_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[8]_i_1__2 
       (.I0(\data_p2_reg_n_4_[8] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [8]),
        .O(\data_p1[8]_i_1__2_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[9]_i_1__2 
       (.I0(\data_p2_reg_n_4_[9] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [9]),
        .O(\data_p1[9]_i_1__2_n_4 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1_n_4 ),
        .Q(\data_p1_reg[32]_0 [0]),
        .R(1'b0));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1__2_n_4 ),
        .Q(\data_p1_reg[32]_0 [10]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1__2_n_4 ),
        .Q(\data_p1_reg[32]_0 [11]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1__2_n_4 ),
        .Q(\data_p1_reg[32]_0 [12]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1__2_n_4 ),
        .Q(\data_p1_reg[32]_0 [13]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1__2_n_4 ),
        .Q(\data_p1_reg[32]_0 [14]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1__2_n_4 ),
        .Q(\data_p1_reg[32]_0 [15]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1__2_n_4 ),
        .Q(\data_p1_reg[32]_0 [16]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1__2_n_4 ),
        .Q(\data_p1_reg[32]_0 [17]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1__2_n_4 ),
        .Q(\data_p1_reg[32]_0 [18]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1__2_n_4 ),
        .Q(\data_p1_reg[32]_0 [19]),
        .R(1'b0));
  FDRE \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1_n_4 ),
        .Q(\data_p1_reg[32]_0 [1]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1__2_n_4 ),
        .Q(\data_p1_reg[32]_0 [20]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1__2_n_4 ),
        .Q(\data_p1_reg[32]_0 [21]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1__2_n_4 ),
        .Q(\data_p1_reg[32]_0 [22]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1__2_n_4 ),
        .Q(\data_p1_reg[32]_0 [23]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1__2_n_4 ),
        .Q(\data_p1_reg[32]_0 [24]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1__2_n_4 ),
        .Q(\data_p1_reg[32]_0 [25]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1__2_n_4 ),
        .Q(\data_p1_reg[32]_0 [26]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1__2_n_4 ),
        .Q(\data_p1_reg[32]_0 [27]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1__2_n_4 ),
        .Q(\data_p1_reg[32]_0 [28]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1__2_n_4 ),
        .Q(\data_p1_reg[32]_0 [29]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__2_n_4 ),
        .Q(\data_p1_reg[32]_0 [2]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_1__2_n_4 ),
        .Q(\data_p1_reg[32]_0 [30]),
        .R(1'b0));
  FDRE \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[31]_i_1__2_n_4 ),
        .Q(\data_p1_reg[32]_0 [31]),
        .R(1'b0));
  FDRE \data_p1_reg[32] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[32]_i_2_n_4 ),
        .Q(\data_p1_reg[32]_0 [32]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1__2_n_4 ),
        .Q(\data_p1_reg[32]_0 [3]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1__2_n_4 ),
        .Q(\data_p1_reg[32]_0 [4]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1__2_n_4 ),
        .Q(\data_p1_reg[32]_0 [5]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1__2_n_4 ),
        .Q(\data_p1_reg[32]_0 [6]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1__2_n_4 ),
        .Q(\data_p1_reg[32]_0 [7]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1__2_n_4 ),
        .Q(\data_p1_reg[32]_0 [8]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1__2_n_4 ),
        .Q(\data_p1_reg[32]_0 [9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[32]_i_1 
       (.I0(m_axi_gmem_RVALID),
        .I1(s_ready_t_reg_0),
        .O(load_p2));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [0]),
        .Q(\data_p2_reg_n_4_[0] ),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [10]),
        .Q(\data_p2_reg_n_4_[10] ),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [11]),
        .Q(\data_p2_reg_n_4_[11] ),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [12]),
        .Q(\data_p2_reg_n_4_[12] ),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [13]),
        .Q(\data_p2_reg_n_4_[13] ),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [14]),
        .Q(\data_p2_reg_n_4_[14] ),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [15]),
        .Q(\data_p2_reg_n_4_[15] ),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [16]),
        .Q(\data_p2_reg_n_4_[16] ),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [17]),
        .Q(\data_p2_reg_n_4_[17] ),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [18]),
        .Q(\data_p2_reg_n_4_[18] ),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [19]),
        .Q(\data_p2_reg_n_4_[19] ),
        .R(1'b0));
  FDRE \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [1]),
        .Q(\data_p2_reg_n_4_[1] ),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [20]),
        .Q(\data_p2_reg_n_4_[20] ),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [21]),
        .Q(\data_p2_reg_n_4_[21] ),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [22]),
        .Q(\data_p2_reg_n_4_[22] ),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [23]),
        .Q(\data_p2_reg_n_4_[23] ),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [24]),
        .Q(\data_p2_reg_n_4_[24] ),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [25]),
        .Q(\data_p2_reg_n_4_[25] ),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [26]),
        .Q(\data_p2_reg_n_4_[26] ),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [27]),
        .Q(\data_p2_reg_n_4_[27] ),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [28]),
        .Q(\data_p2_reg_n_4_[28] ),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [29]),
        .Q(\data_p2_reg_n_4_[29] ),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [2]),
        .Q(\data_p2_reg_n_4_[2] ),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [30]),
        .Q(\data_p2_reg_n_4_[30] ),
        .R(1'b0));
  FDRE \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [31]),
        .Q(\data_p2_reg_n_4_[31] ),
        .R(1'b0));
  FDRE \data_p2_reg[32] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [32]),
        .Q(\data_p2_reg_n_4_[32] ),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [3]),
        .Q(\data_p2_reg_n_4_[3] ),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [4]),
        .Q(\data_p2_reg_n_4_[4] ),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [5]),
        .Q(\data_p2_reg_n_4_[5] ),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [6]),
        .Q(\data_p2_reg_n_4_[6] ),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [7]),
        .Q(\data_p2_reg_n_4_[7] ),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [8]),
        .Q(\data_p2_reg_n_4_[8] ),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [9]),
        .Q(\data_p2_reg_n_4_[9] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h80FF0000)) 
    \dout[0]_i_1__0 
       (.I0(RREADY_Dummy),
        .I1(Q),
        .I2(\data_p1_reg[32]_0 [32]),
        .I3(burst_valid),
        .I4(\dout_reg[0] ),
        .O(pop_0));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \mOutPtr[8]_i_4 
       (.I0(Q),
        .I1(RREADY_Dummy),
        .I2(pop),
        .O(mOutPtr18_out));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT5 #(
    .INIT(32'hF0FCD0FF)) 
    s_ready_t_i_1__2
       (.I0(m_axi_gmem_RVALID),
        .I1(RREADY_Dummy),
        .I2(s_ready_t_reg_0),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(s_ready_t_i_1__2_n_4));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__2_n_4),
        .Q(s_ready_t_reg_0),
        .R(SR));
  LUT5 #(
    .INIT(32'hFF5F8800)) 
    \state[0]_i_1__2 
       (.I0(state),
        .I1(s_ready_t_reg_0),
        .I2(RREADY_Dummy),
        .I3(m_axi_gmem_RVALID),
        .I4(Q),
        .O(\state[0]_i_1__2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT4 #(
    .INIT(16'hF5FD)) 
    \state[1]_i_1__2 
       (.I0(Q),
        .I1(state),
        .I2(RREADY_Dummy),
        .I3(m_axi_gmem_RVALID),
        .O(\state[1]_i_1__2_n_4 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__2_n_4 ),
        .Q(Q),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__2_n_4 ),
        .Q(state),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "sw_compute_gmem_m_axi_srl" *) 
module design_2_sw_compute_0_0_sw_compute_gmem_m_axi_srl
   (pop,
    push_0,
    valid_length,
    \dout_reg[70]_0 ,
    S,
    D,
    full_n_reg,
    wrsp_ready,
    tmp_valid_reg,
    AWREADY_Dummy,
    \dout_reg[0]_0 ,
    \dout_reg[0]_1 ,
    push,
    \dout_reg[61]_0 ,
    \dout_reg[70]_1 ,
    \dout_reg[70]_2 ,
    ap_clk,
    SR);
  output pop;
  output push_0;
  output valid_length;
  output [65:0]\dout_reg[70]_0 ;
  output [2:0]S;
  output [0:0]D;
  output full_n_reg;
  input wrsp_ready;
  input tmp_valid_reg;
  input AWREADY_Dummy;
  input \dout_reg[0]_0 ;
  input \dout_reg[0]_1 ;
  input push;
  input [61:0]\dout_reg[61]_0 ;
  input \dout_reg[70]_1 ;
  input \dout_reg[70]_2 ;
  input ap_clk;
  input [0:0]SR;

  wire AWREADY_Dummy;
  wire [0:0]D;
  wire [2:0]S;
  wire [0:0]SR;
  wire ap_clk;
  wire \dout_reg[0]_0 ;
  wire \dout_reg[0]_1 ;
  wire [61:0]\dout_reg[61]_0 ;
  wire [65:0]\dout_reg[70]_0 ;
  wire \dout_reg[70]_1 ;
  wire \dout_reg[70]_2 ;
  wire full_n_reg;
  wire \mem_reg[3][0]_srl4_n_4 ;
  wire \mem_reg[3][10]_srl4_n_4 ;
  wire \mem_reg[3][11]_srl4_n_4 ;
  wire \mem_reg[3][12]_srl4_n_4 ;
  wire \mem_reg[3][13]_srl4_n_4 ;
  wire \mem_reg[3][14]_srl4_n_4 ;
  wire \mem_reg[3][15]_srl4_n_4 ;
  wire \mem_reg[3][16]_srl4_n_4 ;
  wire \mem_reg[3][17]_srl4_n_4 ;
  wire \mem_reg[3][18]_srl4_n_4 ;
  wire \mem_reg[3][19]_srl4_n_4 ;
  wire \mem_reg[3][1]_srl4_n_4 ;
  wire \mem_reg[3][20]_srl4_n_4 ;
  wire \mem_reg[3][21]_srl4_n_4 ;
  wire \mem_reg[3][22]_srl4_n_4 ;
  wire \mem_reg[3][23]_srl4_n_4 ;
  wire \mem_reg[3][24]_srl4_n_4 ;
  wire \mem_reg[3][25]_srl4_n_4 ;
  wire \mem_reg[3][26]_srl4_n_4 ;
  wire \mem_reg[3][27]_srl4_n_4 ;
  wire \mem_reg[3][28]_srl4_n_4 ;
  wire \mem_reg[3][29]_srl4_n_4 ;
  wire \mem_reg[3][2]_srl4_n_4 ;
  wire \mem_reg[3][30]_srl4_n_4 ;
  wire \mem_reg[3][31]_srl4_n_4 ;
  wire \mem_reg[3][32]_srl4_n_4 ;
  wire \mem_reg[3][33]_srl4_n_4 ;
  wire \mem_reg[3][34]_srl4_n_4 ;
  wire \mem_reg[3][35]_srl4_n_4 ;
  wire \mem_reg[3][36]_srl4_n_4 ;
  wire \mem_reg[3][37]_srl4_n_4 ;
  wire \mem_reg[3][38]_srl4_n_4 ;
  wire \mem_reg[3][39]_srl4_n_4 ;
  wire \mem_reg[3][3]_srl4_n_4 ;
  wire \mem_reg[3][40]_srl4_n_4 ;
  wire \mem_reg[3][41]_srl4_n_4 ;
  wire \mem_reg[3][42]_srl4_n_4 ;
  wire \mem_reg[3][43]_srl4_n_4 ;
  wire \mem_reg[3][44]_srl4_n_4 ;
  wire \mem_reg[3][45]_srl4_n_4 ;
  wire \mem_reg[3][46]_srl4_n_4 ;
  wire \mem_reg[3][47]_srl4_n_4 ;
  wire \mem_reg[3][48]_srl4_n_4 ;
  wire \mem_reg[3][49]_srl4_n_4 ;
  wire \mem_reg[3][4]_srl4_n_4 ;
  wire \mem_reg[3][50]_srl4_n_4 ;
  wire \mem_reg[3][51]_srl4_n_4 ;
  wire \mem_reg[3][52]_srl4_n_4 ;
  wire \mem_reg[3][53]_srl4_n_4 ;
  wire \mem_reg[3][54]_srl4_n_4 ;
  wire \mem_reg[3][55]_srl4_n_4 ;
  wire \mem_reg[3][56]_srl4_n_4 ;
  wire \mem_reg[3][57]_srl4_n_4 ;
  wire \mem_reg[3][58]_srl4_n_4 ;
  wire \mem_reg[3][59]_srl4_n_4 ;
  wire \mem_reg[3][5]_srl4_n_4 ;
  wire \mem_reg[3][60]_srl4_n_4 ;
  wire \mem_reg[3][61]_srl4_n_4 ;
  wire \mem_reg[3][67]_srl4_n_4 ;
  wire \mem_reg[3][68]_srl4_n_4 ;
  wire \mem_reg[3][69]_srl4_n_4 ;
  wire \mem_reg[3][6]_srl4_n_4 ;
  wire \mem_reg[3][70]_srl4_n_4 ;
  wire \mem_reg[3][7]_srl4_n_4 ;
  wire \mem_reg[3][8]_srl4_n_4 ;
  wire \mem_reg[3][9]_srl4_n_4 ;
  wire pop;
  wire push;
  wire push_0;
  wire tmp_valid_reg;
  wire valid_length;
  wire wrsp_ready;

  LUT5 #(
    .INIT(32'hA2FF0000)) 
    \dout[70]_i_1 
       (.I0(wrsp_ready),
        .I1(tmp_valid_reg),
        .I2(AWREADY_Dummy),
        .I3(\dout_reg[0]_0 ),
        .I4(\dout_reg[0]_1 ),
        .O(pop));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][0]_srl4_n_4 ),
        .Q(\dout_reg[70]_0 [0]),
        .R(SR));
  FDRE \dout_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][10]_srl4_n_4 ),
        .Q(\dout_reg[70]_0 [10]),
        .R(SR));
  FDRE \dout_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][11]_srl4_n_4 ),
        .Q(\dout_reg[70]_0 [11]),
        .R(SR));
  FDRE \dout_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][12]_srl4_n_4 ),
        .Q(\dout_reg[70]_0 [12]),
        .R(SR));
  FDRE \dout_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][13]_srl4_n_4 ),
        .Q(\dout_reg[70]_0 [13]),
        .R(SR));
  FDRE \dout_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][14]_srl4_n_4 ),
        .Q(\dout_reg[70]_0 [14]),
        .R(SR));
  FDRE \dout_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][15]_srl4_n_4 ),
        .Q(\dout_reg[70]_0 [15]),
        .R(SR));
  FDRE \dout_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][16]_srl4_n_4 ),
        .Q(\dout_reg[70]_0 [16]),
        .R(SR));
  FDRE \dout_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][17]_srl4_n_4 ),
        .Q(\dout_reg[70]_0 [17]),
        .R(SR));
  FDRE \dout_reg[18] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][18]_srl4_n_4 ),
        .Q(\dout_reg[70]_0 [18]),
        .R(SR));
  FDRE \dout_reg[19] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][19]_srl4_n_4 ),
        .Q(\dout_reg[70]_0 [19]),
        .R(SR));
  FDRE \dout_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][1]_srl4_n_4 ),
        .Q(\dout_reg[70]_0 [1]),
        .R(SR));
  FDRE \dout_reg[20] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][20]_srl4_n_4 ),
        .Q(\dout_reg[70]_0 [20]),
        .R(SR));
  FDRE \dout_reg[21] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][21]_srl4_n_4 ),
        .Q(\dout_reg[70]_0 [21]),
        .R(SR));
  FDRE \dout_reg[22] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][22]_srl4_n_4 ),
        .Q(\dout_reg[70]_0 [22]),
        .R(SR));
  FDRE \dout_reg[23] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][23]_srl4_n_4 ),
        .Q(\dout_reg[70]_0 [23]),
        .R(SR));
  FDRE \dout_reg[24] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][24]_srl4_n_4 ),
        .Q(\dout_reg[70]_0 [24]),
        .R(SR));
  FDRE \dout_reg[25] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][25]_srl4_n_4 ),
        .Q(\dout_reg[70]_0 [25]),
        .R(SR));
  FDRE \dout_reg[26] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][26]_srl4_n_4 ),
        .Q(\dout_reg[70]_0 [26]),
        .R(SR));
  FDRE \dout_reg[27] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][27]_srl4_n_4 ),
        .Q(\dout_reg[70]_0 [27]),
        .R(SR));
  FDRE \dout_reg[28] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][28]_srl4_n_4 ),
        .Q(\dout_reg[70]_0 [28]),
        .R(SR));
  FDRE \dout_reg[29] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][29]_srl4_n_4 ),
        .Q(\dout_reg[70]_0 [29]),
        .R(SR));
  FDRE \dout_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][2]_srl4_n_4 ),
        .Q(\dout_reg[70]_0 [2]),
        .R(SR));
  FDRE \dout_reg[30] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][30]_srl4_n_4 ),
        .Q(\dout_reg[70]_0 [30]),
        .R(SR));
  FDRE \dout_reg[31] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][31]_srl4_n_4 ),
        .Q(\dout_reg[70]_0 [31]),
        .R(SR));
  FDRE \dout_reg[32] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][32]_srl4_n_4 ),
        .Q(\dout_reg[70]_0 [32]),
        .R(SR));
  FDRE \dout_reg[33] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][33]_srl4_n_4 ),
        .Q(\dout_reg[70]_0 [33]),
        .R(SR));
  FDRE \dout_reg[34] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][34]_srl4_n_4 ),
        .Q(\dout_reg[70]_0 [34]),
        .R(SR));
  FDRE \dout_reg[35] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][35]_srl4_n_4 ),
        .Q(\dout_reg[70]_0 [35]),
        .R(SR));
  FDRE \dout_reg[36] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][36]_srl4_n_4 ),
        .Q(\dout_reg[70]_0 [36]),
        .R(SR));
  FDRE \dout_reg[37] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][37]_srl4_n_4 ),
        .Q(\dout_reg[70]_0 [37]),
        .R(SR));
  FDRE \dout_reg[38] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][38]_srl4_n_4 ),
        .Q(\dout_reg[70]_0 [38]),
        .R(SR));
  FDRE \dout_reg[39] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][39]_srl4_n_4 ),
        .Q(\dout_reg[70]_0 [39]),
        .R(SR));
  FDRE \dout_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][3]_srl4_n_4 ),
        .Q(\dout_reg[70]_0 [3]),
        .R(SR));
  FDRE \dout_reg[40] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][40]_srl4_n_4 ),
        .Q(\dout_reg[70]_0 [40]),
        .R(SR));
  FDRE \dout_reg[41] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][41]_srl4_n_4 ),
        .Q(\dout_reg[70]_0 [41]),
        .R(SR));
  FDRE \dout_reg[42] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][42]_srl4_n_4 ),
        .Q(\dout_reg[70]_0 [42]),
        .R(SR));
  FDRE \dout_reg[43] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][43]_srl4_n_4 ),
        .Q(\dout_reg[70]_0 [43]),
        .R(SR));
  FDRE \dout_reg[44] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][44]_srl4_n_4 ),
        .Q(\dout_reg[70]_0 [44]),
        .R(SR));
  FDRE \dout_reg[45] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][45]_srl4_n_4 ),
        .Q(\dout_reg[70]_0 [45]),
        .R(SR));
  FDRE \dout_reg[46] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][46]_srl4_n_4 ),
        .Q(\dout_reg[70]_0 [46]),
        .R(SR));
  FDRE \dout_reg[47] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][47]_srl4_n_4 ),
        .Q(\dout_reg[70]_0 [47]),
        .R(SR));
  FDRE \dout_reg[48] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][48]_srl4_n_4 ),
        .Q(\dout_reg[70]_0 [48]),
        .R(SR));
  FDRE \dout_reg[49] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][49]_srl4_n_4 ),
        .Q(\dout_reg[70]_0 [49]),
        .R(SR));
  FDRE \dout_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][4]_srl4_n_4 ),
        .Q(\dout_reg[70]_0 [4]),
        .R(SR));
  FDRE \dout_reg[50] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][50]_srl4_n_4 ),
        .Q(\dout_reg[70]_0 [50]),
        .R(SR));
  FDRE \dout_reg[51] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][51]_srl4_n_4 ),
        .Q(\dout_reg[70]_0 [51]),
        .R(SR));
  FDRE \dout_reg[52] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][52]_srl4_n_4 ),
        .Q(\dout_reg[70]_0 [52]),
        .R(SR));
  FDRE \dout_reg[53] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][53]_srl4_n_4 ),
        .Q(\dout_reg[70]_0 [53]),
        .R(SR));
  FDRE \dout_reg[54] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][54]_srl4_n_4 ),
        .Q(\dout_reg[70]_0 [54]),
        .R(SR));
  FDRE \dout_reg[55] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][55]_srl4_n_4 ),
        .Q(\dout_reg[70]_0 [55]),
        .R(SR));
  FDRE \dout_reg[56] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][56]_srl4_n_4 ),
        .Q(\dout_reg[70]_0 [56]),
        .R(SR));
  FDRE \dout_reg[57] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][57]_srl4_n_4 ),
        .Q(\dout_reg[70]_0 [57]),
        .R(SR));
  FDRE \dout_reg[58] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][58]_srl4_n_4 ),
        .Q(\dout_reg[70]_0 [58]),
        .R(SR));
  FDRE \dout_reg[59] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][59]_srl4_n_4 ),
        .Q(\dout_reg[70]_0 [59]),
        .R(SR));
  FDRE \dout_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][5]_srl4_n_4 ),
        .Q(\dout_reg[70]_0 [5]),
        .R(SR));
  FDRE \dout_reg[60] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][60]_srl4_n_4 ),
        .Q(\dout_reg[70]_0 [60]),
        .R(SR));
  FDRE \dout_reg[61] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][61]_srl4_n_4 ),
        .Q(\dout_reg[70]_0 [61]),
        .R(SR));
  FDRE \dout_reg[67] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][67]_srl4_n_4 ),
        .Q(\dout_reg[70]_0 [62]),
        .R(SR));
  FDRE \dout_reg[68] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][68]_srl4_n_4 ),
        .Q(\dout_reg[70]_0 [63]),
        .R(SR));
  FDRE \dout_reg[69] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][69]_srl4_n_4 ),
        .Q(\dout_reg[70]_0 [64]),
        .R(SR));
  FDRE \dout_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][6]_srl4_n_4 ),
        .Q(\dout_reg[70]_0 [6]),
        .R(SR));
  FDRE \dout_reg[70] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][70]_srl4_n_4 ),
        .Q(\dout_reg[70]_0 [65]),
        .R(SR));
  FDRE \dout_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][7]_srl4_n_4 ),
        .Q(\dout_reg[70]_0 [7]),
        .R(SR));
  FDRE \dout_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][8]_srl4_n_4 ),
        .Q(\dout_reg[70]_0 [8]),
        .R(SR));
  FDRE \dout_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][9]_srl4_n_4 ),
        .Q(\dout_reg[70]_0 [9]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT4 #(
    .INIT(16'hB000)) 
    \mem_reg[14][0]_srl15_i_1 
       (.I0(AWREADY_Dummy),
        .I1(tmp_valid_reg),
        .I2(\dout_reg[0]_0 ),
        .I3(wrsp_ready),
        .O(push_0));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \mem_reg[14][0]_srl15_i_2 
       (.I0(\dout_reg[70]_0 [65]),
        .I1(\dout_reg[70]_0 [62]),
        .I2(\dout_reg[70]_0 [63]),
        .I3(\dout_reg[70]_0 [64]),
        .O(valid_length));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][0]_srl4 
       (.A0(\dout_reg[70]_1 ),
        .A1(\dout_reg[70]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [0]),
        .Q(\mem_reg[3][0]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][10]_srl4 
       (.A0(\dout_reg[70]_1 ),
        .A1(\dout_reg[70]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [10]),
        .Q(\mem_reg[3][10]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][11]_srl4 
       (.A0(\dout_reg[70]_1 ),
        .A1(\dout_reg[70]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [11]),
        .Q(\mem_reg[3][11]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][12]_srl4 
       (.A0(\dout_reg[70]_1 ),
        .A1(\dout_reg[70]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [12]),
        .Q(\mem_reg[3][12]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][13]_srl4 
       (.A0(\dout_reg[70]_1 ),
        .A1(\dout_reg[70]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [13]),
        .Q(\mem_reg[3][13]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][14]_srl4 
       (.A0(\dout_reg[70]_1 ),
        .A1(\dout_reg[70]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [14]),
        .Q(\mem_reg[3][14]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][15]_srl4 
       (.A0(\dout_reg[70]_1 ),
        .A1(\dout_reg[70]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [15]),
        .Q(\mem_reg[3][15]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][16]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][16]_srl4 
       (.A0(\dout_reg[70]_1 ),
        .A1(\dout_reg[70]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [16]),
        .Q(\mem_reg[3][16]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][17]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][17]_srl4 
       (.A0(\dout_reg[70]_1 ),
        .A1(\dout_reg[70]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [17]),
        .Q(\mem_reg[3][17]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][18]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][18]_srl4 
       (.A0(\dout_reg[70]_1 ),
        .A1(\dout_reg[70]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [18]),
        .Q(\mem_reg[3][18]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][19]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][19]_srl4 
       (.A0(\dout_reg[70]_1 ),
        .A1(\dout_reg[70]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [19]),
        .Q(\mem_reg[3][19]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][1]_srl4 
       (.A0(\dout_reg[70]_1 ),
        .A1(\dout_reg[70]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [1]),
        .Q(\mem_reg[3][1]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][20]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][20]_srl4 
       (.A0(\dout_reg[70]_1 ),
        .A1(\dout_reg[70]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [20]),
        .Q(\mem_reg[3][20]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][21]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][21]_srl4 
       (.A0(\dout_reg[70]_1 ),
        .A1(\dout_reg[70]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [21]),
        .Q(\mem_reg[3][21]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][22]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][22]_srl4 
       (.A0(\dout_reg[70]_1 ),
        .A1(\dout_reg[70]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [22]),
        .Q(\mem_reg[3][22]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][23]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][23]_srl4 
       (.A0(\dout_reg[70]_1 ),
        .A1(\dout_reg[70]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [23]),
        .Q(\mem_reg[3][23]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][24]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][24]_srl4 
       (.A0(\dout_reg[70]_1 ),
        .A1(\dout_reg[70]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [24]),
        .Q(\mem_reg[3][24]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][25]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][25]_srl4 
       (.A0(\dout_reg[70]_1 ),
        .A1(\dout_reg[70]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [25]),
        .Q(\mem_reg[3][25]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][26]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][26]_srl4 
       (.A0(\dout_reg[70]_1 ),
        .A1(\dout_reg[70]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [26]),
        .Q(\mem_reg[3][26]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][27]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][27]_srl4 
       (.A0(\dout_reg[70]_1 ),
        .A1(\dout_reg[70]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [27]),
        .Q(\mem_reg[3][27]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][28]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][28]_srl4 
       (.A0(\dout_reg[70]_1 ),
        .A1(\dout_reg[70]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [28]),
        .Q(\mem_reg[3][28]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][29]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][29]_srl4 
       (.A0(\dout_reg[70]_1 ),
        .A1(\dout_reg[70]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [29]),
        .Q(\mem_reg[3][29]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][2]_srl4 
       (.A0(\dout_reg[70]_1 ),
        .A1(\dout_reg[70]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [2]),
        .Q(\mem_reg[3][2]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][30]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][30]_srl4 
       (.A0(\dout_reg[70]_1 ),
        .A1(\dout_reg[70]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [30]),
        .Q(\mem_reg[3][30]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][31]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][31]_srl4 
       (.A0(\dout_reg[70]_1 ),
        .A1(\dout_reg[70]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [31]),
        .Q(\mem_reg[3][31]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][32]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][32]_srl4 
       (.A0(\dout_reg[70]_1 ),
        .A1(\dout_reg[70]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [32]),
        .Q(\mem_reg[3][32]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][33]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][33]_srl4 
       (.A0(\dout_reg[70]_1 ),
        .A1(\dout_reg[70]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [33]),
        .Q(\mem_reg[3][33]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][34]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][34]_srl4 
       (.A0(\dout_reg[70]_1 ),
        .A1(\dout_reg[70]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [34]),
        .Q(\mem_reg[3][34]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][35]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][35]_srl4 
       (.A0(\dout_reg[70]_1 ),
        .A1(\dout_reg[70]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [35]),
        .Q(\mem_reg[3][35]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][36]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][36]_srl4 
       (.A0(\dout_reg[70]_1 ),
        .A1(\dout_reg[70]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [36]),
        .Q(\mem_reg[3][36]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][37]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][37]_srl4 
       (.A0(\dout_reg[70]_1 ),
        .A1(\dout_reg[70]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [37]),
        .Q(\mem_reg[3][37]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][38]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][38]_srl4 
       (.A0(\dout_reg[70]_1 ),
        .A1(\dout_reg[70]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [38]),
        .Q(\mem_reg[3][38]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][39]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][39]_srl4 
       (.A0(\dout_reg[70]_1 ),
        .A1(\dout_reg[70]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [39]),
        .Q(\mem_reg[3][39]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][3]_srl4 
       (.A0(\dout_reg[70]_1 ),
        .A1(\dout_reg[70]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [3]),
        .Q(\mem_reg[3][3]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][40]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][40]_srl4 
       (.A0(\dout_reg[70]_1 ),
        .A1(\dout_reg[70]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [40]),
        .Q(\mem_reg[3][40]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][41]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][41]_srl4 
       (.A0(\dout_reg[70]_1 ),
        .A1(\dout_reg[70]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [41]),
        .Q(\mem_reg[3][41]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][42]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][42]_srl4 
       (.A0(\dout_reg[70]_1 ),
        .A1(\dout_reg[70]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [42]),
        .Q(\mem_reg[3][42]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][43]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][43]_srl4 
       (.A0(\dout_reg[70]_1 ),
        .A1(\dout_reg[70]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [43]),
        .Q(\mem_reg[3][43]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][44]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][44]_srl4 
       (.A0(\dout_reg[70]_1 ),
        .A1(\dout_reg[70]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [44]),
        .Q(\mem_reg[3][44]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][45]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][45]_srl4 
       (.A0(\dout_reg[70]_1 ),
        .A1(\dout_reg[70]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [45]),
        .Q(\mem_reg[3][45]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][46]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][46]_srl4 
       (.A0(\dout_reg[70]_1 ),
        .A1(\dout_reg[70]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [46]),
        .Q(\mem_reg[3][46]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][47]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][47]_srl4 
       (.A0(\dout_reg[70]_1 ),
        .A1(\dout_reg[70]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [47]),
        .Q(\mem_reg[3][47]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][48]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][48]_srl4 
       (.A0(\dout_reg[70]_1 ),
        .A1(\dout_reg[70]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [48]),
        .Q(\mem_reg[3][48]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][49]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][49]_srl4 
       (.A0(\dout_reg[70]_1 ),
        .A1(\dout_reg[70]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [49]),
        .Q(\mem_reg[3][49]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][4]_srl4 
       (.A0(\dout_reg[70]_1 ),
        .A1(\dout_reg[70]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [4]),
        .Q(\mem_reg[3][4]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][50]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][50]_srl4 
       (.A0(\dout_reg[70]_1 ),
        .A1(\dout_reg[70]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [50]),
        .Q(\mem_reg[3][50]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][51]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][51]_srl4 
       (.A0(\dout_reg[70]_1 ),
        .A1(\dout_reg[70]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [51]),
        .Q(\mem_reg[3][51]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][52]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][52]_srl4 
       (.A0(\dout_reg[70]_1 ),
        .A1(\dout_reg[70]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [52]),
        .Q(\mem_reg[3][52]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][53]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][53]_srl4 
       (.A0(\dout_reg[70]_1 ),
        .A1(\dout_reg[70]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [53]),
        .Q(\mem_reg[3][53]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][54]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][54]_srl4 
       (.A0(\dout_reg[70]_1 ),
        .A1(\dout_reg[70]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [54]),
        .Q(\mem_reg[3][54]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][55]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][55]_srl4 
       (.A0(\dout_reg[70]_1 ),
        .A1(\dout_reg[70]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [55]),
        .Q(\mem_reg[3][55]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][56]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][56]_srl4 
       (.A0(\dout_reg[70]_1 ),
        .A1(\dout_reg[70]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [56]),
        .Q(\mem_reg[3][56]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][57]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][57]_srl4 
       (.A0(\dout_reg[70]_1 ),
        .A1(\dout_reg[70]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [57]),
        .Q(\mem_reg[3][57]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][58]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][58]_srl4 
       (.A0(\dout_reg[70]_1 ),
        .A1(\dout_reg[70]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [58]),
        .Q(\mem_reg[3][58]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][59]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][59]_srl4 
       (.A0(\dout_reg[70]_1 ),
        .A1(\dout_reg[70]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [59]),
        .Q(\mem_reg[3][59]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][5]_srl4 
       (.A0(\dout_reg[70]_1 ),
        .A1(\dout_reg[70]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [5]),
        .Q(\mem_reg[3][5]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][60]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][60]_srl4 
       (.A0(\dout_reg[70]_1 ),
        .A1(\dout_reg[70]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [60]),
        .Q(\mem_reg[3][60]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][61]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][61]_srl4 
       (.A0(\dout_reg[70]_1 ),
        .A1(\dout_reg[70]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [61]),
        .Q(\mem_reg[3][61]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][67]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][67]_srl4 
       (.A0(\dout_reg[70]_1 ),
        .A1(\dout_reg[70]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(\mem_reg[3][67]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][68]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][68]_srl4 
       (.A0(\dout_reg[70]_1 ),
        .A1(\dout_reg[70]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(\mem_reg[3][68]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][69]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][69]_srl4 
       (.A0(\dout_reg[70]_1 ),
        .A1(\dout_reg[70]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(\mem_reg[3][69]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][6]_srl4 
       (.A0(\dout_reg[70]_1 ),
        .A1(\dout_reg[70]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [6]),
        .Q(\mem_reg[3][6]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][70]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][70]_srl4 
       (.A0(\dout_reg[70]_1 ),
        .A1(\dout_reg[70]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(\mem_reg[3][70]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][7]_srl4 
       (.A0(\dout_reg[70]_1 ),
        .A1(\dout_reg[70]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [7]),
        .Q(\mem_reg[3][7]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][8]_srl4 
       (.A0(\dout_reg[70]_1 ),
        .A1(\dout_reg[70]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [8]),
        .Q(\mem_reg[3][8]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][9]_srl4 
       (.A0(\dout_reg[70]_1 ),
        .A1(\dout_reg[70]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [9]),
        .Q(\mem_reg[3][9]_srl4_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry_i_1
       (.I0(\dout_reg[70]_0 [65]),
        .O(S[2]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry_i_2
       (.I0(\dout_reg[70]_0 [64]),
        .O(S[1]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry_i_3
       (.I0(\dout_reg[70]_0 [63]),
        .O(S[0]));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_len[5]_i_1 
       (.I0(\dout_reg[70]_0 [62]),
        .O(D));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT5 #(
    .INIT(32'h8080FF80)) 
    tmp_valid_i_1
       (.I0(valid_length),
        .I1(wrsp_ready),
        .I2(\dout_reg[0]_0 ),
        .I3(tmp_valid_reg),
        .I4(AWREADY_Dummy),
        .O(full_n_reg));
endmodule

(* ORIG_REF_NAME = "sw_compute_gmem_m_axi_srl" *) 
module design_2_sw_compute_0_0_sw_compute_gmem_m_axi_srl_10
   (pop,
    Q,
    S,
    \dout_reg[66]_0 ,
    tmp_valid_reg,
    tmp_valid_reg_0,
    ARREADY_Dummy,
    rreq_valid,
    \dout_reg[0]_0 ,
    push_0,
    \dout_reg[61]_0 ,
    \dout_reg[70]_0 ,
    \dout_reg[70]_1 ,
    ap_clk,
    SR);
  output pop;
  output [67:0]Q;
  output [3:0]S;
  output [1:0]\dout_reg[66]_0 ;
  output tmp_valid_reg;
  input tmp_valid_reg_0;
  input ARREADY_Dummy;
  input rreq_valid;
  input \dout_reg[0]_0 ;
  input push_0;
  input [61:0]\dout_reg[61]_0 ;
  input \dout_reg[70]_0 ;
  input \dout_reg[70]_1 ;
  input ap_clk;
  input [0:0]SR;

  wire ARREADY_Dummy;
  wire [67:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire ap_clk;
  wire \dout_reg[0]_0 ;
  wire [61:0]\dout_reg[61]_0 ;
  wire [1:0]\dout_reg[66]_0 ;
  wire \dout_reg[70]_0 ;
  wire \dout_reg[70]_1 ;
  wire \mem_reg[3][0]_srl4_n_4 ;
  wire \mem_reg[3][10]_srl4_n_4 ;
  wire \mem_reg[3][11]_srl4_n_4 ;
  wire \mem_reg[3][12]_srl4_n_4 ;
  wire \mem_reg[3][13]_srl4_n_4 ;
  wire \mem_reg[3][14]_srl4_n_4 ;
  wire \mem_reg[3][15]_srl4_n_4 ;
  wire \mem_reg[3][16]_srl4_n_4 ;
  wire \mem_reg[3][17]_srl4_n_4 ;
  wire \mem_reg[3][18]_srl4_n_4 ;
  wire \mem_reg[3][19]_srl4_n_4 ;
  wire \mem_reg[3][1]_srl4_n_4 ;
  wire \mem_reg[3][20]_srl4_n_4 ;
  wire \mem_reg[3][21]_srl4_n_4 ;
  wire \mem_reg[3][22]_srl4_n_4 ;
  wire \mem_reg[3][23]_srl4_n_4 ;
  wire \mem_reg[3][24]_srl4_n_4 ;
  wire \mem_reg[3][25]_srl4_n_4 ;
  wire \mem_reg[3][26]_srl4_n_4 ;
  wire \mem_reg[3][27]_srl4_n_4 ;
  wire \mem_reg[3][28]_srl4_n_4 ;
  wire \mem_reg[3][29]_srl4_n_4 ;
  wire \mem_reg[3][2]_srl4_n_4 ;
  wire \mem_reg[3][30]_srl4_n_4 ;
  wire \mem_reg[3][31]_srl4_n_4 ;
  wire \mem_reg[3][32]_srl4_n_4 ;
  wire \mem_reg[3][33]_srl4_n_4 ;
  wire \mem_reg[3][34]_srl4_n_4 ;
  wire \mem_reg[3][35]_srl4_n_4 ;
  wire \mem_reg[3][36]_srl4_n_4 ;
  wire \mem_reg[3][37]_srl4_n_4 ;
  wire \mem_reg[3][38]_srl4_n_4 ;
  wire \mem_reg[3][39]_srl4_n_4 ;
  wire \mem_reg[3][3]_srl4_n_4 ;
  wire \mem_reg[3][40]_srl4_n_4 ;
  wire \mem_reg[3][41]_srl4_n_4 ;
  wire \mem_reg[3][42]_srl4_n_4 ;
  wire \mem_reg[3][43]_srl4_n_4 ;
  wire \mem_reg[3][44]_srl4_n_4 ;
  wire \mem_reg[3][45]_srl4_n_4 ;
  wire \mem_reg[3][46]_srl4_n_4 ;
  wire \mem_reg[3][47]_srl4_n_4 ;
  wire \mem_reg[3][48]_srl4_n_4 ;
  wire \mem_reg[3][49]_srl4_n_4 ;
  wire \mem_reg[3][4]_srl4_n_4 ;
  wire \mem_reg[3][50]_srl4_n_4 ;
  wire \mem_reg[3][51]_srl4_n_4 ;
  wire \mem_reg[3][52]_srl4_n_4 ;
  wire \mem_reg[3][53]_srl4_n_4 ;
  wire \mem_reg[3][54]_srl4_n_4 ;
  wire \mem_reg[3][55]_srl4_n_4 ;
  wire \mem_reg[3][56]_srl4_n_4 ;
  wire \mem_reg[3][57]_srl4_n_4 ;
  wire \mem_reg[3][58]_srl4_n_4 ;
  wire \mem_reg[3][59]_srl4_n_4 ;
  wire \mem_reg[3][5]_srl4_n_4 ;
  wire \mem_reg[3][60]_srl4_n_4 ;
  wire \mem_reg[3][61]_srl4_n_4 ;
  wire \mem_reg[3][64]_srl4_n_4 ;
  wire \mem_reg[3][66]_srl4_n_4 ;
  wire \mem_reg[3][67]_srl4_n_4 ;
  wire \mem_reg[3][68]_srl4_n_4 ;
  wire \mem_reg[3][69]_srl4_n_4 ;
  wire \mem_reg[3][6]_srl4_n_4 ;
  wire \mem_reg[3][70]_srl4_n_4 ;
  wire \mem_reg[3][7]_srl4_n_4 ;
  wire \mem_reg[3][8]_srl4_n_4 ;
  wire \mem_reg[3][9]_srl4_n_4 ;
  wire pop;
  wire push_0;
  wire rreq_valid;
  wire tmp_valid_i_2_n_4;
  wire tmp_valid_reg;
  wire tmp_valid_reg_0;

  LUT4 #(
    .INIT(16'hDF00)) 
    \dout[70]_i_1__0 
       (.I0(tmp_valid_reg_0),
        .I1(ARREADY_Dummy),
        .I2(rreq_valid),
        .I3(\dout_reg[0]_0 ),
        .O(pop));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][0]_srl4_n_4 ),
        .Q(Q[0]),
        .R(SR));
  FDRE \dout_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][10]_srl4_n_4 ),
        .Q(Q[10]),
        .R(SR));
  FDRE \dout_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][11]_srl4_n_4 ),
        .Q(Q[11]),
        .R(SR));
  FDRE \dout_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][12]_srl4_n_4 ),
        .Q(Q[12]),
        .R(SR));
  FDRE \dout_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][13]_srl4_n_4 ),
        .Q(Q[13]),
        .R(SR));
  FDRE \dout_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][14]_srl4_n_4 ),
        .Q(Q[14]),
        .R(SR));
  FDRE \dout_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][15]_srl4_n_4 ),
        .Q(Q[15]),
        .R(SR));
  FDRE \dout_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][16]_srl4_n_4 ),
        .Q(Q[16]),
        .R(SR));
  FDRE \dout_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][17]_srl4_n_4 ),
        .Q(Q[17]),
        .R(SR));
  FDRE \dout_reg[18] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][18]_srl4_n_4 ),
        .Q(Q[18]),
        .R(SR));
  FDRE \dout_reg[19] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][19]_srl4_n_4 ),
        .Q(Q[19]),
        .R(SR));
  FDRE \dout_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][1]_srl4_n_4 ),
        .Q(Q[1]),
        .R(SR));
  FDRE \dout_reg[20] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][20]_srl4_n_4 ),
        .Q(Q[20]),
        .R(SR));
  FDRE \dout_reg[21] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][21]_srl4_n_4 ),
        .Q(Q[21]),
        .R(SR));
  FDRE \dout_reg[22] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][22]_srl4_n_4 ),
        .Q(Q[22]),
        .R(SR));
  FDRE \dout_reg[23] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][23]_srl4_n_4 ),
        .Q(Q[23]),
        .R(SR));
  FDRE \dout_reg[24] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][24]_srl4_n_4 ),
        .Q(Q[24]),
        .R(SR));
  FDRE \dout_reg[25] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][25]_srl4_n_4 ),
        .Q(Q[25]),
        .R(SR));
  FDRE \dout_reg[26] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][26]_srl4_n_4 ),
        .Q(Q[26]),
        .R(SR));
  FDRE \dout_reg[27] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][27]_srl4_n_4 ),
        .Q(Q[27]),
        .R(SR));
  FDRE \dout_reg[28] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][28]_srl4_n_4 ),
        .Q(Q[28]),
        .R(SR));
  FDRE \dout_reg[29] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][29]_srl4_n_4 ),
        .Q(Q[29]),
        .R(SR));
  FDRE \dout_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][2]_srl4_n_4 ),
        .Q(Q[2]),
        .R(SR));
  FDRE \dout_reg[30] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][30]_srl4_n_4 ),
        .Q(Q[30]),
        .R(SR));
  FDRE \dout_reg[31] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][31]_srl4_n_4 ),
        .Q(Q[31]),
        .R(SR));
  FDRE \dout_reg[32] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][32]_srl4_n_4 ),
        .Q(Q[32]),
        .R(SR));
  FDRE \dout_reg[33] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][33]_srl4_n_4 ),
        .Q(Q[33]),
        .R(SR));
  FDRE \dout_reg[34] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][34]_srl4_n_4 ),
        .Q(Q[34]),
        .R(SR));
  FDRE \dout_reg[35] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][35]_srl4_n_4 ),
        .Q(Q[35]),
        .R(SR));
  FDRE \dout_reg[36] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][36]_srl4_n_4 ),
        .Q(Q[36]),
        .R(SR));
  FDRE \dout_reg[37] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][37]_srl4_n_4 ),
        .Q(Q[37]),
        .R(SR));
  FDRE \dout_reg[38] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][38]_srl4_n_4 ),
        .Q(Q[38]),
        .R(SR));
  FDRE \dout_reg[39] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][39]_srl4_n_4 ),
        .Q(Q[39]),
        .R(SR));
  FDRE \dout_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][3]_srl4_n_4 ),
        .Q(Q[3]),
        .R(SR));
  FDRE \dout_reg[40] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][40]_srl4_n_4 ),
        .Q(Q[40]),
        .R(SR));
  FDRE \dout_reg[41] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][41]_srl4_n_4 ),
        .Q(Q[41]),
        .R(SR));
  FDRE \dout_reg[42] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][42]_srl4_n_4 ),
        .Q(Q[42]),
        .R(SR));
  FDRE \dout_reg[43] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][43]_srl4_n_4 ),
        .Q(Q[43]),
        .R(SR));
  FDRE \dout_reg[44] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][44]_srl4_n_4 ),
        .Q(Q[44]),
        .R(SR));
  FDRE \dout_reg[45] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][45]_srl4_n_4 ),
        .Q(Q[45]),
        .R(SR));
  FDRE \dout_reg[46] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][46]_srl4_n_4 ),
        .Q(Q[46]),
        .R(SR));
  FDRE \dout_reg[47] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][47]_srl4_n_4 ),
        .Q(Q[47]),
        .R(SR));
  FDRE \dout_reg[48] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][48]_srl4_n_4 ),
        .Q(Q[48]),
        .R(SR));
  FDRE \dout_reg[49] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][49]_srl4_n_4 ),
        .Q(Q[49]),
        .R(SR));
  FDRE \dout_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][4]_srl4_n_4 ),
        .Q(Q[4]),
        .R(SR));
  FDRE \dout_reg[50] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][50]_srl4_n_4 ),
        .Q(Q[50]),
        .R(SR));
  FDRE \dout_reg[51] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][51]_srl4_n_4 ),
        .Q(Q[51]),
        .R(SR));
  FDRE \dout_reg[52] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][52]_srl4_n_4 ),
        .Q(Q[52]),
        .R(SR));
  FDRE \dout_reg[53] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][53]_srl4_n_4 ),
        .Q(Q[53]),
        .R(SR));
  FDRE \dout_reg[54] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][54]_srl4_n_4 ),
        .Q(Q[54]),
        .R(SR));
  FDRE \dout_reg[55] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][55]_srl4_n_4 ),
        .Q(Q[55]),
        .R(SR));
  FDRE \dout_reg[56] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][56]_srl4_n_4 ),
        .Q(Q[56]),
        .R(SR));
  FDRE \dout_reg[57] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][57]_srl4_n_4 ),
        .Q(Q[57]),
        .R(SR));
  FDRE \dout_reg[58] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][58]_srl4_n_4 ),
        .Q(Q[58]),
        .R(SR));
  FDRE \dout_reg[59] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][59]_srl4_n_4 ),
        .Q(Q[59]),
        .R(SR));
  FDRE \dout_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][5]_srl4_n_4 ),
        .Q(Q[5]),
        .R(SR));
  FDRE \dout_reg[60] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][60]_srl4_n_4 ),
        .Q(Q[60]),
        .R(SR));
  FDRE \dout_reg[61] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][61]_srl4_n_4 ),
        .Q(Q[61]),
        .R(SR));
  FDRE \dout_reg[64] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][64]_srl4_n_4 ),
        .Q(Q[62]),
        .R(SR));
  FDRE \dout_reg[66] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][66]_srl4_n_4 ),
        .Q(Q[63]),
        .R(SR));
  FDRE \dout_reg[67] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][67]_srl4_n_4 ),
        .Q(Q[64]),
        .R(SR));
  FDRE \dout_reg[68] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][68]_srl4_n_4 ),
        .Q(Q[65]),
        .R(SR));
  FDRE \dout_reg[69] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][69]_srl4_n_4 ),
        .Q(Q[66]),
        .R(SR));
  FDRE \dout_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][6]_srl4_n_4 ),
        .Q(Q[6]),
        .R(SR));
  FDRE \dout_reg[70] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][70]_srl4_n_4 ),
        .Q(Q[67]),
        .R(SR));
  FDRE \dout_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][7]_srl4_n_4 ),
        .Q(Q[7]),
        .R(SR));
  FDRE \dout_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][8]_srl4_n_4 ),
        .Q(Q[8]),
        .R(SR));
  FDRE \dout_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][9]_srl4_n_4 ),
        .Q(Q[9]),
        .R(SR));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][0]_srl4 
       (.A0(\dout_reg[70]_0 ),
        .A1(\dout_reg[70]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [0]),
        .Q(\mem_reg[3][0]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][10]_srl4 
       (.A0(\dout_reg[70]_0 ),
        .A1(\dout_reg[70]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [10]),
        .Q(\mem_reg[3][10]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][11]_srl4 
       (.A0(\dout_reg[70]_0 ),
        .A1(\dout_reg[70]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [11]),
        .Q(\mem_reg[3][11]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][12]_srl4 
       (.A0(\dout_reg[70]_0 ),
        .A1(\dout_reg[70]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [12]),
        .Q(\mem_reg[3][12]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][13]_srl4 
       (.A0(\dout_reg[70]_0 ),
        .A1(\dout_reg[70]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [13]),
        .Q(\mem_reg[3][13]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][14]_srl4 
       (.A0(\dout_reg[70]_0 ),
        .A1(\dout_reg[70]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [14]),
        .Q(\mem_reg[3][14]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][15]_srl4 
       (.A0(\dout_reg[70]_0 ),
        .A1(\dout_reg[70]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [15]),
        .Q(\mem_reg[3][15]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][16]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][16]_srl4 
       (.A0(\dout_reg[70]_0 ),
        .A1(\dout_reg[70]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [16]),
        .Q(\mem_reg[3][16]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][17]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][17]_srl4 
       (.A0(\dout_reg[70]_0 ),
        .A1(\dout_reg[70]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [17]),
        .Q(\mem_reg[3][17]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][18]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][18]_srl4 
       (.A0(\dout_reg[70]_0 ),
        .A1(\dout_reg[70]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [18]),
        .Q(\mem_reg[3][18]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][19]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][19]_srl4 
       (.A0(\dout_reg[70]_0 ),
        .A1(\dout_reg[70]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [19]),
        .Q(\mem_reg[3][19]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][1]_srl4 
       (.A0(\dout_reg[70]_0 ),
        .A1(\dout_reg[70]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [1]),
        .Q(\mem_reg[3][1]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][20]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][20]_srl4 
       (.A0(\dout_reg[70]_0 ),
        .A1(\dout_reg[70]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [20]),
        .Q(\mem_reg[3][20]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][21]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][21]_srl4 
       (.A0(\dout_reg[70]_0 ),
        .A1(\dout_reg[70]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [21]),
        .Q(\mem_reg[3][21]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][22]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][22]_srl4 
       (.A0(\dout_reg[70]_0 ),
        .A1(\dout_reg[70]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [22]),
        .Q(\mem_reg[3][22]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][23]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][23]_srl4 
       (.A0(\dout_reg[70]_0 ),
        .A1(\dout_reg[70]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [23]),
        .Q(\mem_reg[3][23]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][24]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][24]_srl4 
       (.A0(\dout_reg[70]_0 ),
        .A1(\dout_reg[70]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [24]),
        .Q(\mem_reg[3][24]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][25]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][25]_srl4 
       (.A0(\dout_reg[70]_0 ),
        .A1(\dout_reg[70]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [25]),
        .Q(\mem_reg[3][25]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][26]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][26]_srl4 
       (.A0(\dout_reg[70]_0 ),
        .A1(\dout_reg[70]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [26]),
        .Q(\mem_reg[3][26]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][27]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][27]_srl4 
       (.A0(\dout_reg[70]_0 ),
        .A1(\dout_reg[70]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [27]),
        .Q(\mem_reg[3][27]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][28]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][28]_srl4 
       (.A0(\dout_reg[70]_0 ),
        .A1(\dout_reg[70]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [28]),
        .Q(\mem_reg[3][28]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][29]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][29]_srl4 
       (.A0(\dout_reg[70]_0 ),
        .A1(\dout_reg[70]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [29]),
        .Q(\mem_reg[3][29]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][2]_srl4 
       (.A0(\dout_reg[70]_0 ),
        .A1(\dout_reg[70]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [2]),
        .Q(\mem_reg[3][2]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][30]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][30]_srl4 
       (.A0(\dout_reg[70]_0 ),
        .A1(\dout_reg[70]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [30]),
        .Q(\mem_reg[3][30]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][31]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][31]_srl4 
       (.A0(\dout_reg[70]_0 ),
        .A1(\dout_reg[70]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [31]),
        .Q(\mem_reg[3][31]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][32]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][32]_srl4 
       (.A0(\dout_reg[70]_0 ),
        .A1(\dout_reg[70]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [32]),
        .Q(\mem_reg[3][32]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][33]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][33]_srl4 
       (.A0(\dout_reg[70]_0 ),
        .A1(\dout_reg[70]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [33]),
        .Q(\mem_reg[3][33]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][34]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][34]_srl4 
       (.A0(\dout_reg[70]_0 ),
        .A1(\dout_reg[70]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [34]),
        .Q(\mem_reg[3][34]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][35]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][35]_srl4 
       (.A0(\dout_reg[70]_0 ),
        .A1(\dout_reg[70]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [35]),
        .Q(\mem_reg[3][35]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][36]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][36]_srl4 
       (.A0(\dout_reg[70]_0 ),
        .A1(\dout_reg[70]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [36]),
        .Q(\mem_reg[3][36]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][37]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][37]_srl4 
       (.A0(\dout_reg[70]_0 ),
        .A1(\dout_reg[70]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [37]),
        .Q(\mem_reg[3][37]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][38]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][38]_srl4 
       (.A0(\dout_reg[70]_0 ),
        .A1(\dout_reg[70]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [38]),
        .Q(\mem_reg[3][38]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][39]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][39]_srl4 
       (.A0(\dout_reg[70]_0 ),
        .A1(\dout_reg[70]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [39]),
        .Q(\mem_reg[3][39]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][3]_srl4 
       (.A0(\dout_reg[70]_0 ),
        .A1(\dout_reg[70]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [3]),
        .Q(\mem_reg[3][3]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][40]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][40]_srl4 
       (.A0(\dout_reg[70]_0 ),
        .A1(\dout_reg[70]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [40]),
        .Q(\mem_reg[3][40]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][41]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][41]_srl4 
       (.A0(\dout_reg[70]_0 ),
        .A1(\dout_reg[70]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [41]),
        .Q(\mem_reg[3][41]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][42]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][42]_srl4 
       (.A0(\dout_reg[70]_0 ),
        .A1(\dout_reg[70]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [42]),
        .Q(\mem_reg[3][42]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][43]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][43]_srl4 
       (.A0(\dout_reg[70]_0 ),
        .A1(\dout_reg[70]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [43]),
        .Q(\mem_reg[3][43]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][44]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][44]_srl4 
       (.A0(\dout_reg[70]_0 ),
        .A1(\dout_reg[70]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [44]),
        .Q(\mem_reg[3][44]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][45]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][45]_srl4 
       (.A0(\dout_reg[70]_0 ),
        .A1(\dout_reg[70]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [45]),
        .Q(\mem_reg[3][45]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][46]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][46]_srl4 
       (.A0(\dout_reg[70]_0 ),
        .A1(\dout_reg[70]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [46]),
        .Q(\mem_reg[3][46]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][47]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][47]_srl4 
       (.A0(\dout_reg[70]_0 ),
        .A1(\dout_reg[70]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [47]),
        .Q(\mem_reg[3][47]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][48]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][48]_srl4 
       (.A0(\dout_reg[70]_0 ),
        .A1(\dout_reg[70]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [48]),
        .Q(\mem_reg[3][48]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][49]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][49]_srl4 
       (.A0(\dout_reg[70]_0 ),
        .A1(\dout_reg[70]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [49]),
        .Q(\mem_reg[3][49]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][4]_srl4 
       (.A0(\dout_reg[70]_0 ),
        .A1(\dout_reg[70]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [4]),
        .Q(\mem_reg[3][4]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][50]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][50]_srl4 
       (.A0(\dout_reg[70]_0 ),
        .A1(\dout_reg[70]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [50]),
        .Q(\mem_reg[3][50]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][51]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][51]_srl4 
       (.A0(\dout_reg[70]_0 ),
        .A1(\dout_reg[70]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [51]),
        .Q(\mem_reg[3][51]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][52]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][52]_srl4 
       (.A0(\dout_reg[70]_0 ),
        .A1(\dout_reg[70]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [52]),
        .Q(\mem_reg[3][52]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][53]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][53]_srl4 
       (.A0(\dout_reg[70]_0 ),
        .A1(\dout_reg[70]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [53]),
        .Q(\mem_reg[3][53]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][54]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][54]_srl4 
       (.A0(\dout_reg[70]_0 ),
        .A1(\dout_reg[70]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [54]),
        .Q(\mem_reg[3][54]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][55]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][55]_srl4 
       (.A0(\dout_reg[70]_0 ),
        .A1(\dout_reg[70]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [55]),
        .Q(\mem_reg[3][55]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][56]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][56]_srl4 
       (.A0(\dout_reg[70]_0 ),
        .A1(\dout_reg[70]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [56]),
        .Q(\mem_reg[3][56]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][57]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][57]_srl4 
       (.A0(\dout_reg[70]_0 ),
        .A1(\dout_reg[70]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [57]),
        .Q(\mem_reg[3][57]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][58]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][58]_srl4 
       (.A0(\dout_reg[70]_0 ),
        .A1(\dout_reg[70]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [58]),
        .Q(\mem_reg[3][58]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][59]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][59]_srl4 
       (.A0(\dout_reg[70]_0 ),
        .A1(\dout_reg[70]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [59]),
        .Q(\mem_reg[3][59]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][5]_srl4 
       (.A0(\dout_reg[70]_0 ),
        .A1(\dout_reg[70]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [5]),
        .Q(\mem_reg[3][5]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][60]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][60]_srl4 
       (.A0(\dout_reg[70]_0 ),
        .A1(\dout_reg[70]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [60]),
        .Q(\mem_reg[3][60]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][61]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][61]_srl4 
       (.A0(\dout_reg[70]_0 ),
        .A1(\dout_reg[70]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [61]),
        .Q(\mem_reg[3][61]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][64]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][64]_srl4 
       (.A0(\dout_reg[70]_0 ),
        .A1(\dout_reg[70]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(\mem_reg[3][64]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][66]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][66]_srl4 
       (.A0(\dout_reg[70]_0 ),
        .A1(\dout_reg[70]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(\mem_reg[3][66]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][67]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][67]_srl4 
       (.A0(\dout_reg[70]_0 ),
        .A1(\dout_reg[70]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(\mem_reg[3][67]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][68]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][68]_srl4 
       (.A0(\dout_reg[70]_0 ),
        .A1(\dout_reg[70]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(\mem_reg[3][68]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][69]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][69]_srl4 
       (.A0(\dout_reg[70]_0 ),
        .A1(\dout_reg[70]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(\mem_reg[3][69]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][6]_srl4 
       (.A0(\dout_reg[70]_0 ),
        .A1(\dout_reg[70]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [6]),
        .Q(\mem_reg[3][6]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][70]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][70]_srl4 
       (.A0(\dout_reg[70]_0 ),
        .A1(\dout_reg[70]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(\mem_reg[3][70]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][7]_srl4 
       (.A0(\dout_reg[70]_0 ),
        .A1(\dout_reg[70]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [7]),
        .Q(\mem_reg[3][7]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][8]_srl4 
       (.A0(\dout_reg[70]_0 ),
        .A1(\dout_reg[70]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [8]),
        .Q(\mem_reg[3][8]_srl4_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][9]_srl4 
       (.A0(\dout_reg[70]_0 ),
        .A1(\dout_reg[70]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [9]),
        .Q(\mem_reg[3][9]_srl4_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__0_i_1
       (.I0(Q[67]),
        .O(S[3]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__0_i_2
       (.I0(Q[66]),
        .O(S[2]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__0_i_3
       (.I0(Q[65]),
        .O(S[1]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__0_i_4
       (.I0(Q[64]),
        .O(S[0]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry_i_1__0
       (.I0(Q[63]),
        .O(\dout_reg[66]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry_i_2__0
       (.I0(Q[62]),
        .O(\dout_reg[66]_0 [0]));
  LUT4 #(
    .INIT(16'hA0EC)) 
    tmp_valid_i_1__0
       (.I0(tmp_valid_i_2_n_4),
        .I1(tmp_valid_reg_0),
        .I2(rreq_valid),
        .I3(ARREADY_Dummy),
        .O(tmp_valid_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    tmp_valid_i_2
       (.I0(Q[66]),
        .I1(Q[65]),
        .I2(Q[63]),
        .I3(Q[67]),
        .I4(Q[64]),
        .I5(Q[62]),
        .O(tmp_valid_i_2_n_4));
endmodule

(* ORIG_REF_NAME = "sw_compute_gmem_m_axi_srl" *) 
module design_2_sw_compute_0_0_sw_compute_gmem_m_axi_srl__parameterized0
   (\dout_reg[0]_0 ,
    pop_1,
    ap_rst_n_0,
    s_ready_t_reg,
    \raddr_reg[0] ,
    D,
    \mOutPtr_reg[3] ,
    p_12_in,
    push__0,
    resp_ready__1,
    empty_n_reg,
    push,
    valid_length,
    Q,
    ap_clk,
    SR,
    ap_rst_n,
    full_n_reg,
    E,
    \mOutPtr_reg[0] ,
    AWREADY_Dummy,
    \mOutPtr_reg[0]_0 ,
    wreq_valid,
    dout_vld_reg,
    \mOutPtr_reg[4] ,
    last_resp,
    dout_vld_reg_0,
    wrsp_valid,
    dout_vld_reg_1,
    pop,
    need_wrsp);
  output \dout_reg[0]_0 ;
  output pop_1;
  output ap_rst_n_0;
  output [0:0]s_ready_t_reg;
  output [0:0]\raddr_reg[0] ;
  output [2:0]D;
  output [3:0]\mOutPtr_reg[3] ;
  output p_12_in;
  output push__0;
  output resp_ready__1;
  output empty_n_reg;
  input push;
  input valid_length;
  input [3:0]Q;
  input ap_clk;
  input [0:0]SR;
  input ap_rst_n;
  input full_n_reg;
  input [0:0]E;
  input \mOutPtr_reg[0] ;
  input AWREADY_Dummy;
  input \mOutPtr_reg[0]_0 ;
  input wreq_valid;
  input dout_vld_reg;
  input [4:0]\mOutPtr_reg[4] ;
  input last_resp;
  input [0:0]dout_vld_reg_0;
  input wrsp_valid;
  input dout_vld_reg_1;
  input pop;
  input need_wrsp;

  wire AWREADY_Dummy;
  wire [2:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire \dout_reg[0]_0 ;
  wire dout_vld_reg;
  wire [0:0]dout_vld_reg_0;
  wire dout_vld_reg_1;
  wire empty_n_reg;
  wire full_n_reg;
  wire last_resp;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[0]_0 ;
  wire [3:0]\mOutPtr_reg[3] ;
  wire [4:0]\mOutPtr_reg[4] ;
  wire \mem_reg[14][0]_srl15_n_4 ;
  wire need_wrsp;
  wire p_12_in;
  wire p_12_in_0;
  wire p_8_in;
  wire pop;
  wire pop_1;
  wire push;
  wire push__0;
  wire raddr113_out;
  wire [0:0]\raddr_reg[0] ;
  wire resp_ready__1;
  wire [0:0]s_ready_t_reg;
  wire valid_length;
  wire wreq_valid;
  wire wrsp_valid;

  LUT6 #(
    .INIT(64'hA222FFFF00000000)) 
    \dout[0]_i_1 
       (.I0(dout_vld_reg_1),
        .I1(\dout_reg[0]_0 ),
        .I2(dout_vld_reg_0),
        .I3(last_resp),
        .I4(wrsp_valid),
        .I5(dout_vld_reg),
        .O(pop_1));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop_1),
        .D(\mem_reg[14][0]_srl15_n_4 ),
        .Q(\dout_reg[0]_0 ),
        .R(SR));
  LUT6 #(
    .INIT(64'hBFAAAAAAFFFFAAAA)) 
    dout_vld_i_1__1
       (.I0(dout_vld_reg),
        .I1(last_resp),
        .I2(dout_vld_reg_0),
        .I3(\dout_reg[0]_0 ),
        .I4(wrsp_valid),
        .I5(dout_vld_reg_1),
        .O(empty_n_reg));
  LUT5 #(
    .INIT(32'hFFFFDF55)) 
    full_n_i_1__1
       (.I0(ap_rst_n),
        .I1(full_n_reg),
        .I2(E),
        .I3(\mOutPtr_reg[0] ),
        .I4(pop_1),
        .O(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__0 
       (.I0(p_12_in_0),
        .I1(\mOutPtr_reg[4] [1]),
        .I2(\mOutPtr_reg[4] [0]),
        .O(\mOutPtr_reg[3] [0]));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT4 #(
    .INIT(16'h7E81)) 
    \mOutPtr[2]_i_1__0 
       (.I0(\mOutPtr_reg[4] [0]),
        .I1(\mOutPtr_reg[4] [1]),
        .I2(p_12_in_0),
        .I3(\mOutPtr_reg[4] [2]),
        .O(\mOutPtr_reg[3] [1]));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT5 #(
    .INIT(32'h7FFE8001)) 
    \mOutPtr[3]_i_1__0 
       (.I0(\mOutPtr_reg[4] [1]),
        .I1(\mOutPtr_reg[4] [0]),
        .I2(\mOutPtr_reg[4] [2]),
        .I3(p_12_in_0),
        .I4(\mOutPtr_reg[4] [3]),
        .O(\mOutPtr_reg[3] [2]));
  LUT5 #(
    .INIT(32'h88080808)) 
    \mOutPtr[3]_i_3 
       (.I0(dout_vld_reg_1),
        .I1(wrsp_valid),
        .I2(\dout_reg[0]_0 ),
        .I3(dout_vld_reg_0),
        .I4(last_resp),
        .O(push__0));
  LUT6 #(
    .INIT(64'h000000008F000000)) 
    \mOutPtr[3]_i_4 
       (.I0(last_resp),
        .I1(dout_vld_reg_0),
        .I2(\dout_reg[0]_0 ),
        .I3(wrsp_valid),
        .I4(dout_vld_reg_1),
        .I5(pop),
        .O(p_12_in));
  LUT5 #(
    .INIT(32'h4FFFB000)) 
    \mOutPtr[4]_i_1 
       (.I0(AWREADY_Dummy),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(wreq_valid),
        .I3(\mOutPtr_reg[0] ),
        .I4(pop_1),
        .O(s_ready_t_reg));
  LUT6 #(
    .INIT(64'h7FFFFFFE80000001)) 
    \mOutPtr[4]_i_2 
       (.I0(\mOutPtr_reg[4] [3]),
        .I1(\mOutPtr_reg[4] [1]),
        .I2(\mOutPtr_reg[4] [0]),
        .I3(\mOutPtr_reg[4] [2]),
        .I4(p_12_in_0),
        .I5(\mOutPtr_reg[4] [4]),
        .O(\mOutPtr_reg[3] [3]));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT5 #(
    .INIT(32'h00008808)) 
    \mOutPtr[4]_i_3 
       (.I0(\mOutPtr_reg[0] ),
        .I1(wreq_valid),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(AWREADY_Dummy),
        .I4(pop_1),
        .O(p_12_in_0));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/mem_reg[14][0]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][0]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(valid_length),
        .Q(\mem_reg[14][0]_srl15_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT4 #(
    .INIT(16'h6A95)) 
    \raddr[1]_i_1 
       (.I0(Q[0]),
        .I1(dout_vld_reg),
        .I2(p_12_in_0),
        .I3(Q[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT5 #(
    .INIT(32'h7F80F807)) 
    \raddr[2]_i_1 
       (.I0(p_12_in_0),
        .I1(dout_vld_reg),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFE0000)) 
    \raddr[3]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(p_8_in),
        .I5(raddr113_out),
        .O(\raddr_reg[0] ));
  LUT6 #(
    .INIT(64'h7FFF8000FFEA0015)) 
    \raddr[3]_i_2 
       (.I0(Q[1]),
        .I1(p_12_in_0),
        .I2(dout_vld_reg),
        .I3(Q[0]),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT5 #(
    .INIT(32'h2A2AAA2A)) 
    \raddr[3]_i_3 
       (.I0(pop_1),
        .I1(\mOutPtr_reg[0] ),
        .I2(wreq_valid),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(AWREADY_Dummy),
        .O(p_8_in));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \raddr[3]_i_4 
       (.I0(p_12_in_0),
        .I1(dout_vld_reg),
        .O(raddr113_out));
  LUT4 #(
    .INIT(16'h8F00)) 
    s_ready_t_i_2
       (.I0(\dout_reg[0]_0 ),
        .I1(dout_vld_reg_1),
        .I2(last_resp),
        .I3(need_wrsp),
        .O(resp_ready__1));
endmodule

(* ORIG_REF_NAME = "sw_compute_gmem_m_axi_srl" *) 
module design_2_sw_compute_0_0_sw_compute_gmem_m_axi_srl__parameterized0_12
   (last_resp,
    pop,
    ap_rst_n_0,
    empty_n_reg,
    sel,
    Q,
    ap_clk,
    SR,
    ap_rst_n,
    full_n_reg,
    \could_multi_bursts.next_loop ,
    full_n_reg_0,
    wrsp_type,
    ursp_ready,
    dout_vld_reg,
    dout_vld_reg_0,
    dout_vld_reg_1,
    \dout_reg[0]_0 ,
    \dout_reg[0]_1 ,
    \dout_reg[0]_2 );
  output last_resp;
  output pop;
  output ap_rst_n_0;
  output empty_n_reg;
  input sel;
  input [3:0]Q;
  input ap_clk;
  input [0:0]SR;
  input ap_rst_n;
  input full_n_reg;
  input \could_multi_bursts.next_loop ;
  input full_n_reg_0;
  input wrsp_type;
  input ursp_ready;
  input [0:0]dout_vld_reg;
  input dout_vld_reg_0;
  input dout_vld_reg_1;
  input \dout_reg[0]_0 ;
  input \dout_reg[0]_1 ;
  input \dout_reg[0]_2 ;

  wire [3:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire aw2b_info;
  wire \could_multi_bursts.next_loop ;
  wire \dout_reg[0]_0 ;
  wire \dout_reg[0]_1 ;
  wire \dout_reg[0]_2 ;
  wire [0:0]dout_vld_reg;
  wire dout_vld_reg_0;
  wire dout_vld_reg_1;
  wire empty_n_reg;
  wire full_n_reg;
  wire full_n_reg_0;
  wire last_resp;
  wire \mem_reg[14][0]_srl15_n_4 ;
  wire pop;
  wire sel;
  wire ursp_ready;
  wire wrsp_type;

  LUT6 #(
    .INIT(64'h8F00FFFF00000000)) 
    \dout[0]_i_1__1 
       (.I0(wrsp_type),
        .I1(ursp_ready),
        .I2(last_resp),
        .I3(dout_vld_reg),
        .I4(dout_vld_reg_0),
        .I5(dout_vld_reg_1),
        .O(pop));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][0]_srl15_n_4 ),
        .Q(last_resp),
        .R(SR));
  LUT6 #(
    .INIT(64'hAEAEEEAEEEAEEEAE)) 
    dout_vld_i_1__8
       (.I0(dout_vld_reg_1),
        .I1(dout_vld_reg_0),
        .I2(dout_vld_reg),
        .I3(last_resp),
        .I4(ursp_ready),
        .I5(wrsp_type),
        .O(empty_n_reg));
  LUT5 #(
    .INIT(32'hFFFFDF55)) 
    full_n_i_1__8
       (.I0(ap_rst_n),
        .I1(full_n_reg),
        .I2(\could_multi_bursts.next_loop ),
        .I3(full_n_reg_0),
        .I4(pop),
        .O(ap_rst_n_0));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_resp/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_resp/U_fifo_srl/mem_reg[14][0]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][0]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sel),
        .CLK(ap_clk),
        .D(aw2b_info),
        .Q(\mem_reg[14][0]_srl15_n_4 ));
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[14][0]_srl15_i_1__3 
       (.I0(\dout_reg[0]_0 ),
        .I1(\dout_reg[0]_1 ),
        .I2(\dout_reg[0]_2 ),
        .O(aw2b_info));
endmodule

(* ORIG_REF_NAME = "sw_compute_gmem_m_axi_srl" *) 
module design_2_sw_compute_0_0_sw_compute_gmem_m_axi_srl__parameterized0_16
   (\could_multi_bursts.last_loop__10 ,
    \sect_len_buf_reg[8] ,
    \sect_len_buf_reg[5] ,
    din,
    Q,
    ap_clk,
    SR,
    pop,
    \dout_reg[0]_0 ,
    \sect_len_buf_reg[9] ,
    \sect_len_buf_reg[9]_0 ,
    \dout_reg[0]_1 ,
    m_axi_gmem_ARREADY,
    \dout_reg[0]_2 ,
    \dout_reg[0]_3 ,
    fifo_rctl_ready,
    mem_reg,
    mem_reg_0);
  output \could_multi_bursts.last_loop__10 ;
  output \sect_len_buf_reg[8] ;
  output \sect_len_buf_reg[5] ;
  output [0:0]din;
  input [3:0]Q;
  input ap_clk;
  input [0:0]SR;
  input pop;
  input \dout_reg[0]_0 ;
  input [5:0]\sect_len_buf_reg[9] ;
  input [5:0]\sect_len_buf_reg[9]_0 ;
  input \dout_reg[0]_1 ;
  input m_axi_gmem_ARREADY;
  input \dout_reg[0]_2 ;
  input \dout_reg[0]_3 ;
  input fifo_rctl_ready;
  input mem_reg;
  input [0:0]mem_reg_0;

  wire [3:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ar2r_info;
  wire \could_multi_bursts.last_loop__10 ;
  wire [0:0]din;
  wire \dout_reg[0]_0 ;
  wire \dout_reg[0]_1 ;
  wire \dout_reg[0]_2 ;
  wire \dout_reg[0]_3 ;
  wire fifo_rctl_ready;
  wire last_burst;
  wire m_axi_gmem_ARREADY;
  wire mem_reg;
  wire \mem_reg[14][0]_srl15_n_4 ;
  wire [0:0]mem_reg_0;
  wire pop;
  wire push_0;
  wire \sect_len_buf_reg[5] ;
  wire \sect_len_buf_reg[8] ;
  wire [5:0]\sect_len_buf_reg[9] ;
  wire [5:0]\sect_len_buf_reg[9]_0 ;

  LUT2 #(
    .INIT(4'h8)) 
    \could_multi_bursts.arlen_buf[3]_i_3 
       (.I0(\sect_len_buf_reg[8] ),
        .I1(\sect_len_buf_reg[5] ),
        .O(\could_multi_bursts.last_loop__10 ));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][0]_srl15_n_4 ),
        .Q(last_burst),
        .R(SR));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_burst/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][0]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push_0),
        .CLK(ap_clk),
        .D(ar2r_info),
        .Q(\mem_reg[14][0]_srl15_n_4 ));
  LUT5 #(
    .INIT(32'h8A000000)) 
    \mem_reg[14][0]_srl15_i_1__2 
       (.I0(\dout_reg[0]_1 ),
        .I1(m_axi_gmem_ARREADY),
        .I2(\dout_reg[0]_2 ),
        .I3(\dout_reg[0]_3 ),
        .I4(fifo_rctl_ready),
        .O(push_0));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[14][0]_srl15_i_2__0 
       (.I0(\could_multi_bursts.last_loop__10 ),
        .I1(\dout_reg[0]_0 ),
        .O(ar2r_info));
  LUT3 #(
    .INIT(8'h80)) 
    mem_reg_i_2
       (.I0(mem_reg),
        .I1(last_burst),
        .I2(mem_reg_0),
        .O(din));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \sect_len_buf[9]_i_3 
       (.I0(\sect_len_buf_reg[9] [4]),
        .I1(\sect_len_buf_reg[9]_0 [4]),
        .I2(\sect_len_buf_reg[9] [3]),
        .I3(\sect_len_buf_reg[9]_0 [3]),
        .I4(\sect_len_buf_reg[9]_0 [5]),
        .I5(\sect_len_buf_reg[9] [5]),
        .O(\sect_len_buf_reg[8] ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \sect_len_buf[9]_i_4 
       (.I0(\sect_len_buf_reg[9] [1]),
        .I1(\sect_len_buf_reg[9]_0 [1]),
        .I2(\sect_len_buf_reg[9] [0]),
        .I3(\sect_len_buf_reg[9]_0 [0]),
        .I4(\sect_len_buf_reg[9]_0 [2]),
        .I5(\sect_len_buf_reg[9] [2]),
        .O(\sect_len_buf_reg[5] ));
endmodule

(* ORIG_REF_NAME = "sw_compute_gmem_m_axi_srl" *) 
module design_2_sw_compute_0_0_sw_compute_gmem_m_axi_srl__parameterized2
   (ap_rst_n_0,
    pop_0,
    E,
    empty_n_reg,
    D,
    \mOutPtr_reg[3] ,
    \sect_len_buf_reg[5] ,
    \sect_len_buf_reg[8] ,
    empty_n_reg_0,
    WVALID_Dummy_reg,
    ap_rst_n_1,
    in,
    ap_rst_n,
    full_n_reg,
    \raddr_reg[0] ,
    \raddr_reg[0]_0 ,
    AWREADY_Dummy_0,
    \mOutPtr_reg[0] ,
    \mOutPtr_reg[0]_0 ,
    fifo_resp_ready,
    raddr17_in__2,
    dout_vld_reg,
    Q,
    \mOutPtr_reg[4] ,
    \dout_reg[0]_0 ,
    \dout[3]_i_2_0 ,
    WVALID_Dummy,
    WLAST_Dummy_reg,
    WREADY_Dummy,
    \could_multi_bursts.awlen_buf_reg[0] ,
    \could_multi_bursts.awlen_buf_reg[0]_0 ,
    WLAST_Dummy_reg_0,
    sel,
    ap_clk,
    SR);
  output ap_rst_n_0;
  output pop_0;
  output [0:0]E;
  output [0:0]empty_n_reg;
  output [2:0]D;
  output [3:0]\mOutPtr_reg[3] ;
  output \sect_len_buf_reg[5] ;
  output \sect_len_buf_reg[8] ;
  output empty_n_reg_0;
  output WVALID_Dummy_reg;
  output [0:0]ap_rst_n_1;
  output [3:0]in;
  input ap_rst_n;
  input full_n_reg;
  input \raddr_reg[0] ;
  input \raddr_reg[0]_0 ;
  input AWREADY_Dummy_0;
  input \mOutPtr_reg[0] ;
  input \mOutPtr_reg[0]_0 ;
  input fifo_resp_ready;
  input raddr17_in__2;
  input dout_vld_reg;
  input [3:0]Q;
  input [4:0]\mOutPtr_reg[4] ;
  input \dout_reg[0]_0 ;
  input [7:0]\dout[3]_i_2_0 ;
  input WVALID_Dummy;
  input WLAST_Dummy_reg;
  input WREADY_Dummy;
  input [9:0]\could_multi_bursts.awlen_buf_reg[0] ;
  input [5:0]\could_multi_bursts.awlen_buf_reg[0]_0 ;
  input WLAST_Dummy_reg_0;
  input sel;
  input ap_clk;
  input [0:0]SR;

  wire AWREADY_Dummy_0;
  wire [2:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [0:0]SR;
  wire WLAST_Dummy_reg;
  wire WLAST_Dummy_reg_0;
  wire WREADY_Dummy;
  wire WVALID_Dummy;
  wire WVALID_Dummy_reg;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire [0:0]ap_rst_n_1;
  wire [9:0]\could_multi_bursts.awlen_buf_reg[0] ;
  wire [5:0]\could_multi_bursts.awlen_buf_reg[0]_0 ;
  wire [7:0]\dout[3]_i_2_0 ;
  wire \dout[3]_i_3_n_4 ;
  wire \dout[3]_i_4_n_4 ;
  wire \dout_reg[0]_0 ;
  wire \dout_reg_n_4_[0] ;
  wire \dout_reg_n_4_[1] ;
  wire \dout_reg_n_4_[2] ;
  wire \dout_reg_n_4_[3] ;
  wire dout_vld_reg;
  wire [0:0]empty_n_reg;
  wire empty_n_reg_0;
  wire fifo_resp_ready;
  wire full_n_reg;
  wire [3:0]in;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[0]_0 ;
  wire [3:0]\mOutPtr_reg[3] ;
  wire [4:0]\mOutPtr_reg[4] ;
  wire \mem_reg[14][0]_srl15_n_4 ;
  wire \mem_reg[14][1]_srl15_n_4 ;
  wire \mem_reg[14][2]_srl15_n_4 ;
  wire \mem_reg[14][3]_srl15_n_4 ;
  wire next_burst;
  wire p_12_in;
  wire pop_0;
  wire raddr17_in__2;
  wire \raddr_reg[0] ;
  wire \raddr_reg[0]_0 ;
  wire \sect_len_buf_reg[5] ;
  wire \sect_len_buf_reg[8] ;
  wire sel;

  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT4 #(
    .INIT(16'hAEAA)) 
    WLAST_Dummy_i_1
       (.I0(next_burst),
        .I1(WLAST_Dummy_reg),
        .I2(WREADY_Dummy),
        .I3(WLAST_Dummy_reg_0),
        .O(WVALID_Dummy_reg));
  LUT3 #(
    .INIT(8'hB0)) 
    \dout[3]_i_1 
       (.I0(next_burst),
        .I1(\dout_reg[0]_0 ),
        .I2(dout_vld_reg),
        .O(pop_0));
  LUT6 #(
    .INIT(64'h0000000082000082)) 
    \dout[3]_i_2 
       (.I0(\dout[3]_i_3_n_4 ),
        .I1(\dout[3]_i_2_0 [2]),
        .I2(\dout_reg_n_4_[2] ),
        .I3(\dout[3]_i_2_0 [1]),
        .I4(\dout_reg_n_4_[1] ),
        .I5(\dout[3]_i_4_n_4 ),
        .O(next_burst));
  LUT6 #(
    .INIT(64'h1000100000001000)) 
    \dout[3]_i_3 
       (.I0(\dout[3]_i_2_0 [7]),
        .I1(\dout[3]_i_2_0 [6]),
        .I2(WVALID_Dummy),
        .I3(\dout_reg[0]_0 ),
        .I4(WLAST_Dummy_reg),
        .I5(WREADY_Dummy),
        .O(\dout[3]_i_3_n_4 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF6FF6)) 
    \dout[3]_i_4 
       (.I0(\dout_reg_n_4_[3] ),
        .I1(\dout[3]_i_2_0 [3]),
        .I2(\dout_reg_n_4_[0] ),
        .I3(\dout[3]_i_2_0 [0]),
        .I4(\dout[3]_i_2_0 [4]),
        .I5(\dout[3]_i_2_0 [5]),
        .O(\dout[3]_i_4_n_4 ));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop_0),
        .D(\mem_reg[14][0]_srl15_n_4 ),
        .Q(\dout_reg_n_4_[0] ),
        .R(SR));
  FDRE \dout_reg[1] 
       (.C(ap_clk),
        .CE(pop_0),
        .D(\mem_reg[14][1]_srl15_n_4 ),
        .Q(\dout_reg_n_4_[1] ),
        .R(SR));
  FDRE \dout_reg[2] 
       (.C(ap_clk),
        .CE(pop_0),
        .D(\mem_reg[14][2]_srl15_n_4 ),
        .Q(\dout_reg_n_4_[2] ),
        .R(SR));
  FDRE \dout_reg[3] 
       (.C(ap_clk),
        .CE(pop_0),
        .D(\mem_reg[14][3]_srl15_n_4 ),
        .Q(\dout_reg_n_4_[3] ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hAE)) 
    dout_vld_i_1__5
       (.I0(dout_vld_reg),
        .I1(\dout_reg[0]_0 ),
        .I2(next_burst),
        .O(empty_n_reg_0));
  LUT5 #(
    .INIT(32'hFFFFDF55)) 
    full_n_i_1__5
       (.I0(ap_rst_n),
        .I1(full_n_reg),
        .I2(\raddr_reg[0] ),
        .I3(\raddr_reg[0]_0 ),
        .I4(pop_0),
        .O(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \len_cnt[7]_i_1 
       (.I0(next_burst),
        .I1(ap_rst_n),
        .O(ap_rst_n_1));
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__1 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg[4] [1]),
        .I2(\mOutPtr_reg[4] [0]),
        .O(\mOutPtr_reg[3] [0]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT4 #(
    .INIT(16'h7E81)) 
    \mOutPtr[2]_i_1__1 
       (.I0(\mOutPtr_reg[4] [0]),
        .I1(\mOutPtr_reg[4] [1]),
        .I2(p_12_in),
        .I3(\mOutPtr_reg[4] [2]),
        .O(\mOutPtr_reg[3] [1]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT5 #(
    .INIT(32'h7FFE8001)) 
    \mOutPtr[3]_i_1__1 
       (.I0(\mOutPtr_reg[4] [1]),
        .I1(\mOutPtr_reg[4] [0]),
        .I2(\mOutPtr_reg[4] [2]),
        .I3(p_12_in),
        .I4(\mOutPtr_reg[4] [3]),
        .O(\mOutPtr_reg[3] [2]));
  LUT6 #(
    .INIT(64'h4FFFFFFFB0000000)) 
    \mOutPtr[4]_i_1__0 
       (.I0(AWREADY_Dummy_0),
        .I1(\mOutPtr_reg[0] ),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(fifo_resp_ready),
        .I4(\raddr_reg[0]_0 ),
        .I5(pop_0),
        .O(E));
  LUT6 #(
    .INIT(64'h7FFFFFFE80000001)) 
    \mOutPtr[4]_i_2__0 
       (.I0(\mOutPtr_reg[4] [3]),
        .I1(\mOutPtr_reg[4] [1]),
        .I2(\mOutPtr_reg[4] [0]),
        .I3(\mOutPtr_reg[4] [2]),
        .I4(p_12_in),
        .I5(\mOutPtr_reg[4] [4]),
        .O(\mOutPtr_reg[3] [3]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT5 #(
    .INIT(32'h08088808)) 
    \mOutPtr[4]_i_3__0 
       (.I0(\raddr_reg[0] ),
        .I1(\raddr_reg[0]_0 ),
        .I2(dout_vld_reg),
        .I3(\dout_reg[0]_0 ),
        .I4(next_burst),
        .O(p_12_in));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][0]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\mem_reg[14][0]_srl15_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    \mem_reg[14][0]_srl15_i_2__1 
       (.I0(\sect_len_buf_reg[8] ),
        .I1(\sect_len_buf_reg[5] ),
        .I2(\could_multi_bursts.awlen_buf_reg[0] [0]),
        .O(in[0]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \mem_reg[14][0]_srl15_i_3 
       (.I0(\could_multi_bursts.awlen_buf_reg[0] [8]),
        .I1(\could_multi_bursts.awlen_buf_reg[0]_0 [4]),
        .I2(\could_multi_bursts.awlen_buf_reg[0] [7]),
        .I3(\could_multi_bursts.awlen_buf_reg[0]_0 [3]),
        .I4(\could_multi_bursts.awlen_buf_reg[0]_0 [5]),
        .I5(\could_multi_bursts.awlen_buf_reg[0] [9]),
        .O(\sect_len_buf_reg[8] ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \mem_reg[14][0]_srl15_i_4 
       (.I0(\could_multi_bursts.awlen_buf_reg[0] [5]),
        .I1(\could_multi_bursts.awlen_buf_reg[0]_0 [1]),
        .I2(\could_multi_bursts.awlen_buf_reg[0] [4]),
        .I3(\could_multi_bursts.awlen_buf_reg[0]_0 [0]),
        .I4(\could_multi_bursts.awlen_buf_reg[0]_0 [2]),
        .I5(\could_multi_bursts.awlen_buf_reg[0] [6]),
        .O(\sect_len_buf_reg[5] ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[14][1]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][1]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\mem_reg[14][1]_srl15_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    \mem_reg[14][1]_srl15_i_1 
       (.I0(\sect_len_buf_reg[8] ),
        .I1(\sect_len_buf_reg[5] ),
        .I2(\could_multi_bursts.awlen_buf_reg[0] [1]),
        .O(in[1]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[14][2]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][2]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\mem_reg[14][2]_srl15_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    \mem_reg[14][2]_srl15_i_1__0 
       (.I0(\sect_len_buf_reg[8] ),
        .I1(\sect_len_buf_reg[5] ),
        .I2(\could_multi_bursts.awlen_buf_reg[0] [2]),
        .O(in[2]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[14][3]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][3]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\mem_reg[14][3]_srl15_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    \mem_reg[14][3]_srl15_i_1 
       (.I0(\sect_len_buf_reg[8] ),
        .I1(\sect_len_buf_reg[5] ),
        .I2(\could_multi_bursts.awlen_buf_reg[0] [3]),
        .O(in[3]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT4 #(
    .INIT(16'h6A95)) 
    \raddr[1]_i_1__0 
       (.I0(Q[0]),
        .I1(dout_vld_reg),
        .I2(p_12_in),
        .I3(Q[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT5 #(
    .INIT(32'h7F80F807)) 
    \raddr[2]_i_1__0 
       (.I0(p_12_in),
        .I1(dout_vld_reg),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[1]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'h0AAAC000)) 
    \raddr[3]_i_1__0 
       (.I0(raddr17_in__2),
        .I1(dout_vld_reg),
        .I2(\raddr_reg[0] ),
        .I3(\raddr_reg[0]_0 ),
        .I4(pop_0),
        .O(empty_n_reg));
  LUT6 #(
    .INIT(64'h7FFF8000FFEA0015)) 
    \raddr[3]_i_2__0 
       (.I0(Q[1]),
        .I1(p_12_in),
        .I2(dout_vld_reg),
        .I3(Q[0]),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(D[2]));
endmodule

(* ORIG_REF_NAME = "sw_compute_gmem_m_axi_srl" *) 
module design_2_sw_compute_0_0_sw_compute_gmem_m_axi_srl__parameterized3
   (sel,
    pop,
    push,
    SR,
    \dout_reg[67]_0 ,
    \dout_reg[0] ,
    \dout_reg[0]_0 ,
    \dout_reg[0]_1 ,
    fifo_resp_ready,
    fifo_burst_ready,
    req_en__0,
    rs_req_ready,
    \dout_reg[2]_0 ,
    \dout_reg[2]_1 ,
    ap_rst_n,
    in,
    Q,
    ap_clk);
  output sel;
  output pop;
  output push;
  output [0:0]SR;
  output [65:0]\dout_reg[67]_0 ;
  input \dout_reg[0] ;
  input \dout_reg[0]_0 ;
  input \dout_reg[0]_1 ;
  input fifo_resp_ready;
  input fifo_burst_ready;
  input req_en__0;
  input rs_req_ready;
  input \dout_reg[2]_0 ;
  input \dout_reg[2]_1 ;
  input ap_rst_n;
  input [65:0]in;
  input [3:0]Q;
  input ap_clk;

  wire [3:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire \dout_reg[0] ;
  wire \dout_reg[0]_0 ;
  wire \dout_reg[0]_1 ;
  wire \dout_reg[2]_0 ;
  wire \dout_reg[2]_1 ;
  wire [65:0]\dout_reg[67]_0 ;
  wire fifo_burst_ready;
  wire fifo_resp_ready;
  wire [65:0]in;
  wire \mem_reg[14][10]_srl15_n_4 ;
  wire \mem_reg[14][11]_srl15_n_4 ;
  wire \mem_reg[14][12]_srl15_n_4 ;
  wire \mem_reg[14][13]_srl15_n_4 ;
  wire \mem_reg[14][14]_srl15_n_4 ;
  wire \mem_reg[14][15]_srl15_n_4 ;
  wire \mem_reg[14][16]_srl15_n_4 ;
  wire \mem_reg[14][17]_srl15_n_4 ;
  wire \mem_reg[14][18]_srl15_n_4 ;
  wire \mem_reg[14][19]_srl15_n_4 ;
  wire \mem_reg[14][20]_srl15_n_4 ;
  wire \mem_reg[14][21]_srl15_n_4 ;
  wire \mem_reg[14][22]_srl15_n_4 ;
  wire \mem_reg[14][23]_srl15_n_4 ;
  wire \mem_reg[14][24]_srl15_n_4 ;
  wire \mem_reg[14][25]_srl15_n_4 ;
  wire \mem_reg[14][26]_srl15_n_4 ;
  wire \mem_reg[14][27]_srl15_n_4 ;
  wire \mem_reg[14][28]_srl15_n_4 ;
  wire \mem_reg[14][29]_srl15_n_4 ;
  wire \mem_reg[14][2]_srl15_n_4 ;
  wire \mem_reg[14][30]_srl15_n_4 ;
  wire \mem_reg[14][31]_srl15_n_4 ;
  wire \mem_reg[14][32]_srl15_n_4 ;
  wire \mem_reg[14][33]_srl15_n_4 ;
  wire \mem_reg[14][34]_srl15_n_4 ;
  wire \mem_reg[14][35]_srl15_n_4 ;
  wire \mem_reg[14][36]_srl15_n_4 ;
  wire \mem_reg[14][37]_srl15_n_4 ;
  wire \mem_reg[14][38]_srl15_n_4 ;
  wire \mem_reg[14][39]_srl15_n_4 ;
  wire \mem_reg[14][3]_srl15_n_4 ;
  wire \mem_reg[14][40]_srl15_n_4 ;
  wire \mem_reg[14][41]_srl15_n_4 ;
  wire \mem_reg[14][42]_srl15_n_4 ;
  wire \mem_reg[14][43]_srl15_n_4 ;
  wire \mem_reg[14][44]_srl15_n_4 ;
  wire \mem_reg[14][45]_srl15_n_4 ;
  wire \mem_reg[14][46]_srl15_n_4 ;
  wire \mem_reg[14][47]_srl15_n_4 ;
  wire \mem_reg[14][48]_srl15_n_4 ;
  wire \mem_reg[14][49]_srl15_n_4 ;
  wire \mem_reg[14][4]_srl15_n_4 ;
  wire \mem_reg[14][50]_srl15_n_4 ;
  wire \mem_reg[14][51]_srl15_n_4 ;
  wire \mem_reg[14][52]_srl15_n_4 ;
  wire \mem_reg[14][53]_srl15_n_4 ;
  wire \mem_reg[14][54]_srl15_n_4 ;
  wire \mem_reg[14][55]_srl15_n_4 ;
  wire \mem_reg[14][56]_srl15_n_4 ;
  wire \mem_reg[14][57]_srl15_n_4 ;
  wire \mem_reg[14][58]_srl15_n_4 ;
  wire \mem_reg[14][59]_srl15_n_4 ;
  wire \mem_reg[14][5]_srl15_n_4 ;
  wire \mem_reg[14][60]_srl15_n_4 ;
  wire \mem_reg[14][61]_srl15_n_4 ;
  wire \mem_reg[14][62]_srl15_n_4 ;
  wire \mem_reg[14][63]_srl15_n_4 ;
  wire \mem_reg[14][64]_srl15_n_4 ;
  wire \mem_reg[14][65]_srl15_n_4 ;
  wire \mem_reg[14][66]_srl15_n_4 ;
  wire \mem_reg[14][67]_srl15_n_4 ;
  wire \mem_reg[14][6]_srl15_n_4 ;
  wire \mem_reg[14][7]_srl15_n_4 ;
  wire \mem_reg[14][8]_srl15_n_4 ;
  wire \mem_reg[14][9]_srl15_n_4 ;
  wire pop;
  wire push;
  wire req_en__0;
  wire rs_req_ready;
  wire sel;

  LUT4 #(
    .INIT(16'h8F00)) 
    \dout[67]_i_1 
       (.I0(req_en__0),
        .I1(rs_req_ready),
        .I2(\dout_reg[2]_0 ),
        .I3(\dout_reg[2]_1 ),
        .O(pop));
  FDRE \dout_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][10]_srl15_n_4 ),
        .Q(\dout_reg[67]_0 [8]),
        .R(SR));
  FDRE \dout_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][11]_srl15_n_4 ),
        .Q(\dout_reg[67]_0 [9]),
        .R(SR));
  FDRE \dout_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][12]_srl15_n_4 ),
        .Q(\dout_reg[67]_0 [10]),
        .R(SR));
  FDRE \dout_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][13]_srl15_n_4 ),
        .Q(\dout_reg[67]_0 [11]),
        .R(SR));
  FDRE \dout_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][14]_srl15_n_4 ),
        .Q(\dout_reg[67]_0 [12]),
        .R(SR));
  FDRE \dout_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][15]_srl15_n_4 ),
        .Q(\dout_reg[67]_0 [13]),
        .R(SR));
  FDRE \dout_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][16]_srl15_n_4 ),
        .Q(\dout_reg[67]_0 [14]),
        .R(SR));
  FDRE \dout_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][17]_srl15_n_4 ),
        .Q(\dout_reg[67]_0 [15]),
        .R(SR));
  FDRE \dout_reg[18] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][18]_srl15_n_4 ),
        .Q(\dout_reg[67]_0 [16]),
        .R(SR));
  FDRE \dout_reg[19] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][19]_srl15_n_4 ),
        .Q(\dout_reg[67]_0 [17]),
        .R(SR));
  FDRE \dout_reg[20] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][20]_srl15_n_4 ),
        .Q(\dout_reg[67]_0 [18]),
        .R(SR));
  FDRE \dout_reg[21] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][21]_srl15_n_4 ),
        .Q(\dout_reg[67]_0 [19]),
        .R(SR));
  FDRE \dout_reg[22] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][22]_srl15_n_4 ),
        .Q(\dout_reg[67]_0 [20]),
        .R(SR));
  FDRE \dout_reg[23] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][23]_srl15_n_4 ),
        .Q(\dout_reg[67]_0 [21]),
        .R(SR));
  FDRE \dout_reg[24] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][24]_srl15_n_4 ),
        .Q(\dout_reg[67]_0 [22]),
        .R(SR));
  FDRE \dout_reg[25] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][25]_srl15_n_4 ),
        .Q(\dout_reg[67]_0 [23]),
        .R(SR));
  FDRE \dout_reg[26] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][26]_srl15_n_4 ),
        .Q(\dout_reg[67]_0 [24]),
        .R(SR));
  FDRE \dout_reg[27] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][27]_srl15_n_4 ),
        .Q(\dout_reg[67]_0 [25]),
        .R(SR));
  FDRE \dout_reg[28] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][28]_srl15_n_4 ),
        .Q(\dout_reg[67]_0 [26]),
        .R(SR));
  FDRE \dout_reg[29] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][29]_srl15_n_4 ),
        .Q(\dout_reg[67]_0 [27]),
        .R(SR));
  FDRE \dout_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][2]_srl15_n_4 ),
        .Q(\dout_reg[67]_0 [0]),
        .R(SR));
  FDRE \dout_reg[30] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][30]_srl15_n_4 ),
        .Q(\dout_reg[67]_0 [28]),
        .R(SR));
  FDRE \dout_reg[31] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][31]_srl15_n_4 ),
        .Q(\dout_reg[67]_0 [29]),
        .R(SR));
  FDRE \dout_reg[32] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][32]_srl15_n_4 ),
        .Q(\dout_reg[67]_0 [30]),
        .R(SR));
  FDRE \dout_reg[33] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][33]_srl15_n_4 ),
        .Q(\dout_reg[67]_0 [31]),
        .R(SR));
  FDRE \dout_reg[34] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][34]_srl15_n_4 ),
        .Q(\dout_reg[67]_0 [32]),
        .R(SR));
  FDRE \dout_reg[35] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][35]_srl15_n_4 ),
        .Q(\dout_reg[67]_0 [33]),
        .R(SR));
  FDRE \dout_reg[36] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][36]_srl15_n_4 ),
        .Q(\dout_reg[67]_0 [34]),
        .R(SR));
  FDRE \dout_reg[37] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][37]_srl15_n_4 ),
        .Q(\dout_reg[67]_0 [35]),
        .R(SR));
  FDRE \dout_reg[38] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][38]_srl15_n_4 ),
        .Q(\dout_reg[67]_0 [36]),
        .R(SR));
  FDRE \dout_reg[39] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][39]_srl15_n_4 ),
        .Q(\dout_reg[67]_0 [37]),
        .R(SR));
  FDRE \dout_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][3]_srl15_n_4 ),
        .Q(\dout_reg[67]_0 [1]),
        .R(SR));
  FDRE \dout_reg[40] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][40]_srl15_n_4 ),
        .Q(\dout_reg[67]_0 [38]),
        .R(SR));
  FDRE \dout_reg[41] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][41]_srl15_n_4 ),
        .Q(\dout_reg[67]_0 [39]),
        .R(SR));
  FDRE \dout_reg[42] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][42]_srl15_n_4 ),
        .Q(\dout_reg[67]_0 [40]),
        .R(SR));
  FDRE \dout_reg[43] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][43]_srl15_n_4 ),
        .Q(\dout_reg[67]_0 [41]),
        .R(SR));
  FDRE \dout_reg[44] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][44]_srl15_n_4 ),
        .Q(\dout_reg[67]_0 [42]),
        .R(SR));
  FDRE \dout_reg[45] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][45]_srl15_n_4 ),
        .Q(\dout_reg[67]_0 [43]),
        .R(SR));
  FDRE \dout_reg[46] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][46]_srl15_n_4 ),
        .Q(\dout_reg[67]_0 [44]),
        .R(SR));
  FDRE \dout_reg[47] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][47]_srl15_n_4 ),
        .Q(\dout_reg[67]_0 [45]),
        .R(SR));
  FDRE \dout_reg[48] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][48]_srl15_n_4 ),
        .Q(\dout_reg[67]_0 [46]),
        .R(SR));
  FDRE \dout_reg[49] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][49]_srl15_n_4 ),
        .Q(\dout_reg[67]_0 [47]),
        .R(SR));
  FDRE \dout_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][4]_srl15_n_4 ),
        .Q(\dout_reg[67]_0 [2]),
        .R(SR));
  FDRE \dout_reg[50] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][50]_srl15_n_4 ),
        .Q(\dout_reg[67]_0 [48]),
        .R(SR));
  FDRE \dout_reg[51] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][51]_srl15_n_4 ),
        .Q(\dout_reg[67]_0 [49]),
        .R(SR));
  FDRE \dout_reg[52] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][52]_srl15_n_4 ),
        .Q(\dout_reg[67]_0 [50]),
        .R(SR));
  FDRE \dout_reg[53] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][53]_srl15_n_4 ),
        .Q(\dout_reg[67]_0 [51]),
        .R(SR));
  FDRE \dout_reg[54] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][54]_srl15_n_4 ),
        .Q(\dout_reg[67]_0 [52]),
        .R(SR));
  FDRE \dout_reg[55] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][55]_srl15_n_4 ),
        .Q(\dout_reg[67]_0 [53]),
        .R(SR));
  FDRE \dout_reg[56] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][56]_srl15_n_4 ),
        .Q(\dout_reg[67]_0 [54]),
        .R(SR));
  FDRE \dout_reg[57] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][57]_srl15_n_4 ),
        .Q(\dout_reg[67]_0 [55]),
        .R(SR));
  FDRE \dout_reg[58] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][58]_srl15_n_4 ),
        .Q(\dout_reg[67]_0 [56]),
        .R(SR));
  FDRE \dout_reg[59] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][59]_srl15_n_4 ),
        .Q(\dout_reg[67]_0 [57]),
        .R(SR));
  FDRE \dout_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][5]_srl15_n_4 ),
        .Q(\dout_reg[67]_0 [3]),
        .R(SR));
  FDRE \dout_reg[60] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][60]_srl15_n_4 ),
        .Q(\dout_reg[67]_0 [58]),
        .R(SR));
  FDRE \dout_reg[61] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][61]_srl15_n_4 ),
        .Q(\dout_reg[67]_0 [59]),
        .R(SR));
  FDRE \dout_reg[62] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][62]_srl15_n_4 ),
        .Q(\dout_reg[67]_0 [60]),
        .R(SR));
  FDRE \dout_reg[63] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][63]_srl15_n_4 ),
        .Q(\dout_reg[67]_0 [61]),
        .R(SR));
  FDRE \dout_reg[64] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][64]_srl15_n_4 ),
        .Q(\dout_reg[67]_0 [62]),
        .R(SR));
  FDRE \dout_reg[65] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][65]_srl15_n_4 ),
        .Q(\dout_reg[67]_0 [63]),
        .R(SR));
  FDRE \dout_reg[66] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][66]_srl15_n_4 ),
        .Q(\dout_reg[67]_0 [64]),
        .R(SR));
  FDRE \dout_reg[67] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][67]_srl15_n_4 ),
        .Q(\dout_reg[67]_0 [65]),
        .R(SR));
  FDRE \dout_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][6]_srl15_n_4 ),
        .Q(\dout_reg[67]_0 [4]),
        .R(SR));
  FDRE \dout_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][7]_srl15_n_4 ),
        .Q(\dout_reg[67]_0 [5]),
        .R(SR));
  FDRE \dout_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][8]_srl15_n_4 ),
        .Q(\dout_reg[67]_0 [6]),
        .R(SR));
  FDRE \dout_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][9]_srl15_n_4 ),
        .Q(\dout_reg[67]_0 [7]),
        .R(SR));
  LUT5 #(
    .INIT(32'hB0000000)) 
    \mem_reg[14][0]_srl15_i_1__0 
       (.I0(\dout_reg[0] ),
        .I1(\dout_reg[0]_0 ),
        .I2(\dout_reg[0]_1 ),
        .I3(fifo_resp_ready),
        .I4(fifo_burst_ready),
        .O(sel));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][10]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][10]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(\mem_reg[14][10]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][11]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][11]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(\mem_reg[14][11]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][12]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][12]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(\mem_reg[14][12]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][13]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][13]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(\mem_reg[14][13]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][14]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][14]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(\mem_reg[14][14]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][15]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][15]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(\mem_reg[14][15]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][16]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][16]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(\mem_reg[14][16]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][17]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][17]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(\mem_reg[14][17]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][18]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][18]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(\mem_reg[14][18]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][19]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][19]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(\mem_reg[14][19]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][20]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][20]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(\mem_reg[14][20]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][21]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][21]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(\mem_reg[14][21]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][22]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][22]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(\mem_reg[14][22]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][23]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][23]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(\mem_reg[14][23]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][24]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][24]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(\mem_reg[14][24]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][25]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][25]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(\mem_reg[14][25]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][26]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][26]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(\mem_reg[14][26]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][27]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][27]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(\mem_reg[14][27]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][28]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][28]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(\mem_reg[14][28]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][29]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][29]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(\mem_reg[14][29]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][2]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][2]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\mem_reg[14][2]_srl15_n_4 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[14][2]_srl15_i_1 
       (.I0(\dout_reg[0] ),
        .I1(\dout_reg[0]_0 ),
        .O(push));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][30]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][30]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(\mem_reg[14][30]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][31]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][31]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(\mem_reg[14][31]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][32]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][32]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[30]),
        .Q(\mem_reg[14][32]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][33]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][33]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[31]),
        .Q(\mem_reg[14][33]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][34]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][34]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[32]),
        .Q(\mem_reg[14][34]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][35]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][35]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[33]),
        .Q(\mem_reg[14][35]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][36]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][36]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[34]),
        .Q(\mem_reg[14][36]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][37]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][37]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[35]),
        .Q(\mem_reg[14][37]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][38]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][38]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[36]),
        .Q(\mem_reg[14][38]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][39]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][39]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[37]),
        .Q(\mem_reg[14][39]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][3]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][3]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\mem_reg[14][3]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][40]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][40]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[38]),
        .Q(\mem_reg[14][40]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][41]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][41]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[39]),
        .Q(\mem_reg[14][41]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][42]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][42]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[40]),
        .Q(\mem_reg[14][42]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][43]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][43]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[41]),
        .Q(\mem_reg[14][43]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][44]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][44]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[42]),
        .Q(\mem_reg[14][44]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][45]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][45]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[43]),
        .Q(\mem_reg[14][45]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][46]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][46]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[44]),
        .Q(\mem_reg[14][46]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][47]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][47]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[45]),
        .Q(\mem_reg[14][47]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][48]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][48]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[46]),
        .Q(\mem_reg[14][48]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][49]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][49]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[47]),
        .Q(\mem_reg[14][49]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][4]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][4]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\mem_reg[14][4]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][50]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][50]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[48]),
        .Q(\mem_reg[14][50]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][51]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][51]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[49]),
        .Q(\mem_reg[14][51]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][52]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][52]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[50]),
        .Q(\mem_reg[14][52]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][53]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][53]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[51]),
        .Q(\mem_reg[14][53]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][54]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][54]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[52]),
        .Q(\mem_reg[14][54]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][55]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][55]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[53]),
        .Q(\mem_reg[14][55]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][56]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][56]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[54]),
        .Q(\mem_reg[14][56]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][57]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][57]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[55]),
        .Q(\mem_reg[14][57]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][58]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][58]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[56]),
        .Q(\mem_reg[14][58]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][59]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][59]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[57]),
        .Q(\mem_reg[14][59]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][5]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][5]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\mem_reg[14][5]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][60]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][60]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[58]),
        .Q(\mem_reg[14][60]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][61]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][61]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[59]),
        .Q(\mem_reg[14][61]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][62]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][62]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[60]),
        .Q(\mem_reg[14][62]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][63]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][63]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[61]),
        .Q(\mem_reg[14][63]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][64]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][64]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[62]),
        .Q(\mem_reg[14][64]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][65]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][65]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[63]),
        .Q(\mem_reg[14][65]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][66]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][66]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[64]),
        .Q(\mem_reg[14][66]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][67]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][67]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[65]),
        .Q(\mem_reg[14][67]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][6]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][6]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(\mem_reg[14][6]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][7]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][7]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(\mem_reg[14][7]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][8]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][8]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(\mem_reg[14][8]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][9]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][9]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(\mem_reg[14][9]_srl15_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \state[0]_i_1__3 
       (.I0(ap_rst_n),
        .O(SR));
endmodule

(* ORIG_REF_NAME = "sw_compute_gmem_m_axi_srl" *) 
module design_2_sw_compute_0_0_sw_compute_gmem_m_axi_srl__parameterized4
   (D,
    req_en__0,
    \dout_reg[36]_0 ,
    data_en__3,
    pop,
    WVALID_Dummy_reg,
    push,
    dout_vld_reg,
    dout_vld_reg_0,
    Q,
    fifo_valid,
    m_axi_gmem_WREADY,
    flying_req_reg,
    flying_req_reg_0,
    \dout_reg[0]_0 ,
    \last_cnt_reg[0] ,
    \last_cnt_reg[0]_0 ,
    in,
    req_fifo_valid,
    rs_req_ready,
    \dout_reg[36]_1 ,
    ap_clk,
    \dout_reg[36]_2 );
  output [3:0]D;
  output req_en__0;
  output [36:0]\dout_reg[36]_0 ;
  output data_en__3;
  output pop;
  output [0:0]WVALID_Dummy_reg;
  output push;
  output [0:0]dout_vld_reg;
  output dout_vld_reg_0;
  input [4:0]Q;
  input fifo_valid;
  input m_axi_gmem_WREADY;
  input flying_req_reg;
  input flying_req_reg_0;
  input \dout_reg[0]_0 ;
  input \last_cnt_reg[0] ;
  input \last_cnt_reg[0]_0 ;
  input [36:0]in;
  input req_fifo_valid;
  input rs_req_ready;
  input [3:0]\dout_reg[36]_1 ;
  input ap_clk;
  input \dout_reg[36]_2 ;

  wire [3:0]D;
  wire [4:0]Q;
  wire [0:0]WVALID_Dummy_reg;
  wire ap_clk;
  wire data_en__3;
  wire \dout_reg[0]_0 ;
  wire [36:0]\dout_reg[36]_0 ;
  wire [3:0]\dout_reg[36]_1 ;
  wire \dout_reg[36]_2 ;
  wire [0:0]dout_vld_reg;
  wire dout_vld_reg_0;
  wire fifo_valid;
  wire flying_req_reg;
  wire flying_req_reg_0;
  wire [36:0]in;
  wire \last_cnt[4]_i_4_n_4 ;
  wire \last_cnt_reg[0] ;
  wire \last_cnt_reg[0]_0 ;
  wire m_axi_gmem_WREADY;
  wire \mem_reg[14][0]_srl15_n_4 ;
  wire \mem_reg[14][10]_srl15_n_4 ;
  wire \mem_reg[14][11]_srl15_n_4 ;
  wire \mem_reg[14][12]_srl15_n_4 ;
  wire \mem_reg[14][13]_srl15_n_4 ;
  wire \mem_reg[14][14]_srl15_n_4 ;
  wire \mem_reg[14][15]_srl15_n_4 ;
  wire \mem_reg[14][16]_srl15_n_4 ;
  wire \mem_reg[14][17]_srl15_n_4 ;
  wire \mem_reg[14][18]_srl15_n_4 ;
  wire \mem_reg[14][19]_srl15_n_4 ;
  wire \mem_reg[14][1]_srl15_n_4 ;
  wire \mem_reg[14][20]_srl15_n_4 ;
  wire \mem_reg[14][21]_srl15_n_4 ;
  wire \mem_reg[14][22]_srl15_n_4 ;
  wire \mem_reg[14][23]_srl15_n_4 ;
  wire \mem_reg[14][24]_srl15_n_4 ;
  wire \mem_reg[14][25]_srl15_n_4 ;
  wire \mem_reg[14][26]_srl15_n_4 ;
  wire \mem_reg[14][27]_srl15_n_4 ;
  wire \mem_reg[14][28]_srl15_n_4 ;
  wire \mem_reg[14][29]_srl15_n_4 ;
  wire \mem_reg[14][2]_srl15_n_4 ;
  wire \mem_reg[14][30]_srl15_n_4 ;
  wire \mem_reg[14][31]_srl15_n_4 ;
  wire \mem_reg[14][32]_srl15_n_4 ;
  wire \mem_reg[14][33]_srl15_n_4 ;
  wire \mem_reg[14][34]_srl15_n_4 ;
  wire \mem_reg[14][35]_srl15_n_4 ;
  wire \mem_reg[14][36]_srl15_n_4 ;
  wire \mem_reg[14][3]_srl15_n_4 ;
  wire \mem_reg[14][4]_srl15_n_4 ;
  wire \mem_reg[14][5]_srl15_n_4 ;
  wire \mem_reg[14][6]_srl15_n_4 ;
  wire \mem_reg[14][7]_srl15_n_4 ;
  wire \mem_reg[14][8]_srl15_n_4 ;
  wire \mem_reg[14][9]_srl15_n_4 ;
  wire p_8_in;
  wire pop;
  wire push;
  wire req_en__0;
  wire req_fifo_valid;
  wire rs_req_ready;

  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \data_p2[67]_i_1 
       (.I0(req_en__0),
        .I1(req_fifo_valid),
        .I2(rs_req_ready),
        .O(dout_vld_reg));
  LUT5 #(
    .INIT(32'h80FF0000)) 
    \dout[31]_i_1 
       (.I0(m_axi_gmem_WREADY),
        .I1(flying_req_reg_0),
        .I2(data_en__3),
        .I3(fifo_valid),
        .I4(\dout_reg[0]_0 ),
        .O(pop));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][0]_srl15_n_4 ),
        .Q(\dout_reg[36]_0 [0]),
        .R(\dout_reg[36]_2 ));
  FDRE \dout_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][10]_srl15_n_4 ),
        .Q(\dout_reg[36]_0 [10]),
        .R(\dout_reg[36]_2 ));
  FDRE \dout_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][11]_srl15_n_4 ),
        .Q(\dout_reg[36]_0 [11]),
        .R(\dout_reg[36]_2 ));
  FDRE \dout_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][12]_srl15_n_4 ),
        .Q(\dout_reg[36]_0 [12]),
        .R(\dout_reg[36]_2 ));
  FDRE \dout_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][13]_srl15_n_4 ),
        .Q(\dout_reg[36]_0 [13]),
        .R(\dout_reg[36]_2 ));
  FDRE \dout_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][14]_srl15_n_4 ),
        .Q(\dout_reg[36]_0 [14]),
        .R(\dout_reg[36]_2 ));
  FDRE \dout_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][15]_srl15_n_4 ),
        .Q(\dout_reg[36]_0 [15]),
        .R(\dout_reg[36]_2 ));
  FDRE \dout_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][16]_srl15_n_4 ),
        .Q(\dout_reg[36]_0 [16]),
        .R(\dout_reg[36]_2 ));
  FDRE \dout_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][17]_srl15_n_4 ),
        .Q(\dout_reg[36]_0 [17]),
        .R(\dout_reg[36]_2 ));
  FDRE \dout_reg[18] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][18]_srl15_n_4 ),
        .Q(\dout_reg[36]_0 [18]),
        .R(\dout_reg[36]_2 ));
  FDRE \dout_reg[19] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][19]_srl15_n_4 ),
        .Q(\dout_reg[36]_0 [19]),
        .R(\dout_reg[36]_2 ));
  FDRE \dout_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][1]_srl15_n_4 ),
        .Q(\dout_reg[36]_0 [1]),
        .R(\dout_reg[36]_2 ));
  FDRE \dout_reg[20] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][20]_srl15_n_4 ),
        .Q(\dout_reg[36]_0 [20]),
        .R(\dout_reg[36]_2 ));
  FDRE \dout_reg[21] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][21]_srl15_n_4 ),
        .Q(\dout_reg[36]_0 [21]),
        .R(\dout_reg[36]_2 ));
  FDRE \dout_reg[22] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][22]_srl15_n_4 ),
        .Q(\dout_reg[36]_0 [22]),
        .R(\dout_reg[36]_2 ));
  FDRE \dout_reg[23] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][23]_srl15_n_4 ),
        .Q(\dout_reg[36]_0 [23]),
        .R(\dout_reg[36]_2 ));
  FDRE \dout_reg[24] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][24]_srl15_n_4 ),
        .Q(\dout_reg[36]_0 [24]),
        .R(\dout_reg[36]_2 ));
  FDRE \dout_reg[25] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][25]_srl15_n_4 ),
        .Q(\dout_reg[36]_0 [25]),
        .R(\dout_reg[36]_2 ));
  FDRE \dout_reg[26] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][26]_srl15_n_4 ),
        .Q(\dout_reg[36]_0 [26]),
        .R(\dout_reg[36]_2 ));
  FDRE \dout_reg[27] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][27]_srl15_n_4 ),
        .Q(\dout_reg[36]_0 [27]),
        .R(\dout_reg[36]_2 ));
  FDRE \dout_reg[28] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][28]_srl15_n_4 ),
        .Q(\dout_reg[36]_0 [28]),
        .R(\dout_reg[36]_2 ));
  FDRE \dout_reg[29] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][29]_srl15_n_4 ),
        .Q(\dout_reg[36]_0 [29]),
        .R(\dout_reg[36]_2 ));
  FDRE \dout_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][2]_srl15_n_4 ),
        .Q(\dout_reg[36]_0 [2]),
        .R(\dout_reg[36]_2 ));
  FDRE \dout_reg[30] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][30]_srl15_n_4 ),
        .Q(\dout_reg[36]_0 [30]),
        .R(\dout_reg[36]_2 ));
  FDRE \dout_reg[31] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][31]_srl15_n_4 ),
        .Q(\dout_reg[36]_0 [31]),
        .R(\dout_reg[36]_2 ));
  FDRE \dout_reg[32] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][32]_srl15_n_4 ),
        .Q(\dout_reg[36]_0 [32]),
        .R(\dout_reg[36]_2 ));
  FDRE \dout_reg[33] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][33]_srl15_n_4 ),
        .Q(\dout_reg[36]_0 [33]),
        .R(\dout_reg[36]_2 ));
  FDRE \dout_reg[34] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][34]_srl15_n_4 ),
        .Q(\dout_reg[36]_0 [34]),
        .R(\dout_reg[36]_2 ));
  FDRE \dout_reg[35] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][35]_srl15_n_4 ),
        .Q(\dout_reg[36]_0 [35]),
        .R(\dout_reg[36]_2 ));
  FDRE \dout_reg[36] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][36]_srl15_n_4 ),
        .Q(\dout_reg[36]_0 [36]),
        .R(\dout_reg[36]_2 ));
  FDRE \dout_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][3]_srl15_n_4 ),
        .Q(\dout_reg[36]_0 [3]),
        .R(\dout_reg[36]_2 ));
  FDRE \dout_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][4]_srl15_n_4 ),
        .Q(\dout_reg[36]_0 [4]),
        .R(\dout_reg[36]_2 ));
  FDRE \dout_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][5]_srl15_n_4 ),
        .Q(\dout_reg[36]_0 [5]),
        .R(\dout_reg[36]_2 ));
  FDRE \dout_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][6]_srl15_n_4 ),
        .Q(\dout_reg[36]_0 [6]),
        .R(\dout_reg[36]_2 ));
  FDRE \dout_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][7]_srl15_n_4 ),
        .Q(\dout_reg[36]_0 [7]),
        .R(\dout_reg[36]_2 ));
  FDRE \dout_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][8]_srl15_n_4 ),
        .Q(\dout_reg[36]_0 [8]),
        .R(\dout_reg[36]_2 ));
  FDRE \dout_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][9]_srl15_n_4 ),
        .Q(\dout_reg[36]_0 [9]),
        .R(\dout_reg[36]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT5 #(
    .INIT(32'h80FF8080)) 
    flying_req_i_1
       (.I0(req_en__0),
        .I1(req_fifo_valid),
        .I2(rs_req_ready),
        .I3(p_8_in),
        .I4(flying_req_reg_0),
        .O(dout_vld_reg_0));
  LUT6 #(
    .INIT(64'h9AAAAAAA65555555)) 
    \last_cnt[1]_i_1 
       (.I0(Q[0]),
        .I1(p_8_in),
        .I2(\last_cnt_reg[0] ),
        .I3(\last_cnt_reg[0]_0 ),
        .I4(in[36]),
        .I5(Q[1]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hF7FF0800FF0800F7)) 
    \last_cnt[2]_i_1 
       (.I0(in[36]),
        .I1(push),
        .I2(p_8_in),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(Q[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \last_cnt[3]_i_1 
       (.I0(Q[1]),
        .I1(\last_cnt[4]_i_4_n_4 ),
        .I2(Q[3]),
        .I3(Q[2]),
        .O(D[2]));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \last_cnt[4]_i_1 
       (.I0(p_8_in),
        .I1(\last_cnt_reg[0] ),
        .I2(\last_cnt_reg[0]_0 ),
        .I3(in[36]),
        .O(WVALID_Dummy_reg));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \last_cnt[4]_i_2 
       (.I0(Q[1]),
        .I1(\last_cnt[4]_i_4_n_4 ),
        .I2(Q[2]),
        .I3(Q[4]),
        .I4(Q[3]),
        .O(D[3]));
  LUT5 #(
    .INIT(32'h80000000)) 
    \last_cnt[4]_i_3 
       (.I0(fifo_valid),
        .I1(\dout_reg[36]_0 [36]),
        .I2(data_en__3),
        .I3(flying_req_reg_0),
        .I4(m_axi_gmem_WREADY),
        .O(p_8_in));
  LUT6 #(
    .INIT(64'h20000000BAAAAAAA)) 
    \last_cnt[4]_i_4 
       (.I0(Q[0]),
        .I1(p_8_in),
        .I2(\last_cnt_reg[0] ),
        .I3(\last_cnt_reg[0]_0 ),
        .I4(in[36]),
        .I5(Q[1]),
        .O(\last_cnt[4]_i_4_n_4 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    m_axi_gmem_WVALID_INST_0_i_1
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(data_en__3));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][0]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][0]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\mem_reg[14][0]_srl15_n_4 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[14][0]_srl15_i_1__1 
       (.I0(\last_cnt_reg[0]_0 ),
        .I1(\last_cnt_reg[0] ),
        .O(push));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][10]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][10]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(\mem_reg[14][10]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][11]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][11]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(\mem_reg[14][11]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][12]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][12]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(\mem_reg[14][12]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][13]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][13]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(\mem_reg[14][13]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][14]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][14]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(\mem_reg[14][14]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][15]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][15]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(\mem_reg[14][15]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][16]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][16]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(\mem_reg[14][16]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][17]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][17]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(\mem_reg[14][17]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][18]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][18]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(\mem_reg[14][18]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][19]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][19]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(\mem_reg[14][19]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][1]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][1]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\mem_reg[14][1]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][20]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][20]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(\mem_reg[14][20]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][21]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][21]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(\mem_reg[14][21]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][22]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][22]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(\mem_reg[14][22]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][23]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][23]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(\mem_reg[14][23]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][24]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][24]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(\mem_reg[14][24]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][25]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][25]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(\mem_reg[14][25]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][26]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][26]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(\mem_reg[14][26]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][27]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][27]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(\mem_reg[14][27]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][28]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][28]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(\mem_reg[14][28]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][29]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][29]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(\mem_reg[14][29]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][2]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][2]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\mem_reg[14][2]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][30]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][30]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[30]),
        .Q(\mem_reg[14][30]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][31]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][31]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[31]),
        .Q(\mem_reg[14][31]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][32]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][32]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[32]),
        .Q(\mem_reg[14][32]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][33]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][33]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[33]),
        .Q(\mem_reg[14][33]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][34]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][34]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[34]),
        .Q(\mem_reg[14][34]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][35]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][35]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[35]),
        .Q(\mem_reg[14][35]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][36]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][36]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[36]),
        .Q(\mem_reg[14][36]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][3]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][3]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\mem_reg[14][3]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][4]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][4]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(\mem_reg[14][4]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][5]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][5]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(\mem_reg[14][5]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][6]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][6]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(\mem_reg[14][6]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][7]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][7]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(\mem_reg[14][7]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][8]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][8]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(\mem_reg[14][8]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][9]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][9]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(\mem_reg[14][9]_srl15_n_4 ));
  LUT6 #(
    .INIT(64'h8000FFFF00000000)) 
    \state[0]_i_3 
       (.I0(fifo_valid),
        .I1(\dout_reg[36]_0 [36]),
        .I2(m_axi_gmem_WREADY),
        .I3(flying_req_reg),
        .I4(flying_req_reg_0),
        .I5(data_en__3),
        .O(req_en__0));
endmodule

(* ORIG_REF_NAME = "sw_compute_gmem_m_axi_store" *) 
module design_2_sw_compute_0_0_sw_compute_gmem_m_axi_store
   (wrsp_type,
    full_n_reg,
    WVALID_Dummy,
    full_n_reg_0,
    dout_vld_reg,
    ursp_ready,
    AWVALID_Dummy,
    E,
    resp_ready__1,
    dout_vld_reg_0,
    \ap_CS_fsm_reg[9] ,
    empty_n_reg,
    D,
    dout,
    ap_clk,
    SR,
    dout_vld_reg_1,
    ap_rst_n,
    push,
    pop,
    Q,
    dout_vld_reg_2,
    grp_sw_compute_Pipeline_VITIS_LOOP_107_9_fu_108_ap_start_reg,
    AWREADY_Dummy,
    mem_reg,
    last_resp,
    dout_vld_reg_3,
    need_wrsp,
    \dout_reg[61] ,
    mem_reg_0,
    mem_reg_1,
    mem_reg_2,
    mem_reg_3);
  output wrsp_type;
  output full_n_reg;
  output WVALID_Dummy;
  output full_n_reg_0;
  output dout_vld_reg;
  output ursp_ready;
  output AWVALID_Dummy;
  output [0:0]E;
  output resp_ready__1;
  output [0:0]dout_vld_reg_0;
  output \ap_CS_fsm_reg[9] ;
  output empty_n_reg;
  output [67:0]D;
  output [35:0]dout;
  input ap_clk;
  input [0:0]SR;
  input dout_vld_reg_1;
  input ap_rst_n;
  input push;
  input pop;
  input [1:0]Q;
  input [1:0]dout_vld_reg_2;
  input grp_sw_compute_Pipeline_VITIS_LOOP_107_9_fu_108_ap_start_reg;
  input AWREADY_Dummy;
  input mem_reg;
  input last_resp;
  input [0:0]dout_vld_reg_3;
  input need_wrsp;
  input [61:0]\dout_reg[61] ;
  input mem_reg_0;
  input mem_reg_1;
  input mem_reg_2;
  input [31:0]mem_reg_3;

  wire AWREADY_Dummy;
  wire AWVALID_Dummy;
  wire [67:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [0:0]SR;
  wire WVALID_Dummy;
  wire \ap_CS_fsm_reg[9] ;
  wire ap_clk;
  wire ap_rst_n;
  wire [35:0]dout;
  wire [61:0]\dout_reg[61] ;
  wire dout_vld_reg;
  wire [0:0]dout_vld_reg_0;
  wire dout_vld_reg_1;
  wire [1:0]dout_vld_reg_2;
  wire [0:0]dout_vld_reg_3;
  wire empty_n_reg;
  wire fifo_wreq_n_12;
  wire fifo_wreq_n_13;
  wire fifo_wreq_n_14;
  wire fifo_wreq_n_15;
  wire fifo_wreq_n_16;
  wire fifo_wreq_n_17;
  wire fifo_wreq_n_18;
  wire fifo_wreq_n_19;
  wire fifo_wreq_n_20;
  wire fifo_wreq_n_21;
  wire fifo_wreq_n_22;
  wire fifo_wreq_n_23;
  wire fifo_wreq_n_24;
  wire fifo_wreq_n_25;
  wire fifo_wreq_n_26;
  wire fifo_wreq_n_27;
  wire fifo_wreq_n_28;
  wire fifo_wreq_n_29;
  wire fifo_wreq_n_30;
  wire fifo_wreq_n_31;
  wire fifo_wreq_n_32;
  wire fifo_wreq_n_33;
  wire fifo_wreq_n_34;
  wire fifo_wreq_n_35;
  wire fifo_wreq_n_36;
  wire fifo_wreq_n_37;
  wire fifo_wreq_n_38;
  wire fifo_wreq_n_39;
  wire fifo_wreq_n_40;
  wire fifo_wreq_n_41;
  wire fifo_wreq_n_42;
  wire fifo_wreq_n_43;
  wire fifo_wreq_n_44;
  wire fifo_wreq_n_45;
  wire fifo_wreq_n_46;
  wire fifo_wreq_n_47;
  wire fifo_wreq_n_48;
  wire fifo_wreq_n_49;
  wire fifo_wreq_n_50;
  wire fifo_wreq_n_51;
  wire fifo_wreq_n_52;
  wire fifo_wreq_n_53;
  wire fifo_wreq_n_54;
  wire fifo_wreq_n_55;
  wire fifo_wreq_n_56;
  wire fifo_wreq_n_57;
  wire fifo_wreq_n_58;
  wire fifo_wreq_n_59;
  wire fifo_wreq_n_60;
  wire fifo_wreq_n_61;
  wire fifo_wreq_n_62;
  wire fifo_wreq_n_63;
  wire fifo_wreq_n_64;
  wire fifo_wreq_n_65;
  wire fifo_wreq_n_66;
  wire fifo_wreq_n_67;
  wire fifo_wreq_n_68;
  wire fifo_wreq_n_69;
  wire fifo_wreq_n_70;
  wire fifo_wreq_n_71;
  wire fifo_wreq_n_72;
  wire fifo_wreq_n_73;
  wire fifo_wreq_n_74;
  wire fifo_wreq_n_75;
  wire fifo_wreq_n_76;
  wire fifo_wreq_n_78;
  wire full_n_reg;
  wire full_n_reg_0;
  wire grp_sw_compute_Pipeline_VITIS_LOOP_107_9_fu_108_ap_start_reg;
  wire last_resp;
  wire mem_reg;
  wire mem_reg_0;
  wire mem_reg_1;
  wire mem_reg_2;
  wire [31:0]mem_reg_3;
  wire need_wrsp;
  wire next_wreq;
  wire p_12_in;
  wire pop;
  wire pop_1;
  wire push;
  wire push_0;
  wire push__0;
  wire resp_ready__1;
  wire [31:5]tmp_len0;
  wire tmp_len0_carry_n_5;
  wire tmp_len0_carry_n_6;
  wire tmp_len0_carry_n_7;
  wire ursp_ready;
  wire valid_length;
  wire [6:3]wreq_len;
  wire wreq_valid;
  wire wrsp_ready;
  wire wrsp_type;
  wire [3:3]NLW_tmp_len0_carry_CO_UNCONNECTED;

  design_2_sw_compute_0_0_sw_compute_gmem_m_axi_fifo__parameterized0 buff_wdata
       (.Q(Q),
        .SR(SR),
        .WVALID_Dummy(WVALID_Dummy),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .dout(dout),
        .dout_vld_reg_0(dout_vld_reg_1),
        .empty_n_reg_0(empty_n_reg),
        .full_n_reg_0(full_n_reg_0),
        .mem_reg(mem_reg),
        .mem_reg_0(mem_reg_0),
        .mem_reg_1(mem_reg_1),
        .mem_reg_2(mem_reg_2),
        .mem_reg_3(mem_reg_3),
        .pop(pop));
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[73]_i_1 
       (.I0(AWVALID_Dummy),
        .I1(AWREADY_Dummy),
        .O(E));
  design_2_sw_compute_0_0_sw_compute_gmem_m_axi_fifo fifo_wreq
       (.AWREADY_Dummy(AWREADY_Dummy),
        .D(tmp_len0[5]),
        .Q(Q),
        .S({fifo_wreq_n_74,fifo_wreq_n_75,fifo_wreq_n_76}),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\dout_reg[61] (\dout_reg[61] ),
        .\dout_reg[70] ({wreq_len,fifo_wreq_n_12,fifo_wreq_n_13,fifo_wreq_n_14,fifo_wreq_n_15,fifo_wreq_n_16,fifo_wreq_n_17,fifo_wreq_n_18,fifo_wreq_n_19,fifo_wreq_n_20,fifo_wreq_n_21,fifo_wreq_n_22,fifo_wreq_n_23,fifo_wreq_n_24,fifo_wreq_n_25,fifo_wreq_n_26,fifo_wreq_n_27,fifo_wreq_n_28,fifo_wreq_n_29,fifo_wreq_n_30,fifo_wreq_n_31,fifo_wreq_n_32,fifo_wreq_n_33,fifo_wreq_n_34,fifo_wreq_n_35,fifo_wreq_n_36,fifo_wreq_n_37,fifo_wreq_n_38,fifo_wreq_n_39,fifo_wreq_n_40,fifo_wreq_n_41,fifo_wreq_n_42,fifo_wreq_n_43,fifo_wreq_n_44,fifo_wreq_n_45,fifo_wreq_n_46,fifo_wreq_n_47,fifo_wreq_n_48,fifo_wreq_n_49,fifo_wreq_n_50,fifo_wreq_n_51,fifo_wreq_n_52,fifo_wreq_n_53,fifo_wreq_n_54,fifo_wreq_n_55,fifo_wreq_n_56,fifo_wreq_n_57,fifo_wreq_n_58,fifo_wreq_n_59,fifo_wreq_n_60,fifo_wreq_n_61,fifo_wreq_n_62,fifo_wreq_n_63,fifo_wreq_n_64,fifo_wreq_n_65,fifo_wreq_n_66,fifo_wreq_n_67,fifo_wreq_n_68,fifo_wreq_n_69,fifo_wreq_n_70,fifo_wreq_n_71,fifo_wreq_n_72,fifo_wreq_n_73}),
        .full_n_reg_0(full_n_reg),
        .full_n_reg_1(fifo_wreq_n_78),
        .grp_sw_compute_Pipeline_VITIS_LOOP_107_9_fu_108_ap_start_reg(grp_sw_compute_Pipeline_VITIS_LOOP_107_9_fu_108_ap_start_reg),
        .\mOutPtr_reg[0]_0 (dout_vld_reg_2[0]),
        .push(push),
        .push_0(push_0),
        .tmp_valid_reg(AWVALID_Dummy),
        .valid_length(valid_length),
        .wreq_valid(wreq_valid),
        .wrsp_ready(wrsp_ready));
  design_2_sw_compute_0_0_sw_compute_gmem_m_axi_fifo__parameterized1 fifo_wrsp
       (.AWREADY_Dummy(AWREADY_Dummy),
        .E(next_wreq),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\dout_reg[0] (wrsp_type),
        .dout_vld_reg_0(dout_vld_reg_3),
        .dout_vld_reg_1(ursp_ready),
        .last_resp(last_resp),
        .\mOutPtr_reg[0]_0 (AWVALID_Dummy),
        .need_wrsp(need_wrsp),
        .p_12_in(p_12_in),
        .pop(pop_1),
        .push(push_0),
        .push__0(push__0),
        .resp_ready__1(resp_ready__1),
        .valid_length(valid_length),
        .wreq_valid(wreq_valid),
        .wrsp_ready(wrsp_ready));
  FDRE \tmp_addr_reg[10] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_65),
        .Q(D[8]),
        .R(SR));
  FDRE \tmp_addr_reg[11] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_64),
        .Q(D[9]),
        .R(SR));
  FDRE \tmp_addr_reg[12] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_63),
        .Q(D[10]),
        .R(SR));
  FDRE \tmp_addr_reg[13] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_62),
        .Q(D[11]),
        .R(SR));
  FDRE \tmp_addr_reg[14] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_61),
        .Q(D[12]),
        .R(SR));
  FDRE \tmp_addr_reg[15] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_60),
        .Q(D[13]),
        .R(SR));
  FDRE \tmp_addr_reg[16] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_59),
        .Q(D[14]),
        .R(SR));
  FDRE \tmp_addr_reg[17] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_58),
        .Q(D[15]),
        .R(SR));
  FDRE \tmp_addr_reg[18] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_57),
        .Q(D[16]),
        .R(SR));
  FDRE \tmp_addr_reg[19] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_56),
        .Q(D[17]),
        .R(SR));
  FDRE \tmp_addr_reg[20] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_55),
        .Q(D[18]),
        .R(SR));
  FDRE \tmp_addr_reg[21] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_54),
        .Q(D[19]),
        .R(SR));
  FDRE \tmp_addr_reg[22] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_53),
        .Q(D[20]),
        .R(SR));
  FDRE \tmp_addr_reg[23] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_52),
        .Q(D[21]),
        .R(SR));
  FDRE \tmp_addr_reg[24] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_51),
        .Q(D[22]),
        .R(SR));
  FDRE \tmp_addr_reg[25] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_50),
        .Q(D[23]),
        .R(SR));
  FDRE \tmp_addr_reg[26] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_49),
        .Q(D[24]),
        .R(SR));
  FDRE \tmp_addr_reg[27] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_48),
        .Q(D[25]),
        .R(SR));
  FDRE \tmp_addr_reg[28] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_47),
        .Q(D[26]),
        .R(SR));
  FDRE \tmp_addr_reg[29] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_46),
        .Q(D[27]),
        .R(SR));
  FDRE \tmp_addr_reg[2] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_73),
        .Q(D[0]),
        .R(SR));
  FDRE \tmp_addr_reg[30] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_45),
        .Q(D[28]),
        .R(SR));
  FDRE \tmp_addr_reg[31] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_44),
        .Q(D[29]),
        .R(SR));
  FDRE \tmp_addr_reg[32] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_43),
        .Q(D[30]),
        .R(SR));
  FDRE \tmp_addr_reg[33] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_42),
        .Q(D[31]),
        .R(SR));
  FDRE \tmp_addr_reg[34] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_41),
        .Q(D[32]),
        .R(SR));
  FDRE \tmp_addr_reg[35] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_40),
        .Q(D[33]),
        .R(SR));
  FDRE \tmp_addr_reg[36] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_39),
        .Q(D[34]),
        .R(SR));
  FDRE \tmp_addr_reg[37] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_38),
        .Q(D[35]),
        .R(SR));
  FDRE \tmp_addr_reg[38] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_37),
        .Q(D[36]),
        .R(SR));
  FDRE \tmp_addr_reg[39] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_36),
        .Q(D[37]),
        .R(SR));
  FDRE \tmp_addr_reg[3] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_72),
        .Q(D[1]),
        .R(SR));
  FDRE \tmp_addr_reg[40] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_35),
        .Q(D[38]),
        .R(SR));
  FDRE \tmp_addr_reg[41] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_34),
        .Q(D[39]),
        .R(SR));
  FDRE \tmp_addr_reg[42] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_33),
        .Q(D[40]),
        .R(SR));
  FDRE \tmp_addr_reg[43] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_32),
        .Q(D[41]),
        .R(SR));
  FDRE \tmp_addr_reg[44] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_31),
        .Q(D[42]),
        .R(SR));
  FDRE \tmp_addr_reg[45] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_30),
        .Q(D[43]),
        .R(SR));
  FDRE \tmp_addr_reg[46] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_29),
        .Q(D[44]),
        .R(SR));
  FDRE \tmp_addr_reg[47] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_28),
        .Q(D[45]),
        .R(SR));
  FDRE \tmp_addr_reg[48] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_27),
        .Q(D[46]),
        .R(SR));
  FDRE \tmp_addr_reg[49] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_26),
        .Q(D[47]),
        .R(SR));
  FDRE \tmp_addr_reg[4] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_71),
        .Q(D[2]),
        .R(SR));
  FDRE \tmp_addr_reg[50] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_25),
        .Q(D[48]),
        .R(SR));
  FDRE \tmp_addr_reg[51] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_24),
        .Q(D[49]),
        .R(SR));
  FDRE \tmp_addr_reg[52] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_23),
        .Q(D[50]),
        .R(SR));
  FDRE \tmp_addr_reg[53] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_22),
        .Q(D[51]),
        .R(SR));
  FDRE \tmp_addr_reg[54] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_21),
        .Q(D[52]),
        .R(SR));
  FDRE \tmp_addr_reg[55] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_20),
        .Q(D[53]),
        .R(SR));
  FDRE \tmp_addr_reg[56] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_19),
        .Q(D[54]),
        .R(SR));
  FDRE \tmp_addr_reg[57] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_18),
        .Q(D[55]),
        .R(SR));
  FDRE \tmp_addr_reg[58] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_17),
        .Q(D[56]),
        .R(SR));
  FDRE \tmp_addr_reg[59] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_16),
        .Q(D[57]),
        .R(SR));
  FDRE \tmp_addr_reg[5] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_70),
        .Q(D[3]),
        .R(SR));
  FDRE \tmp_addr_reg[60] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_15),
        .Q(D[58]),
        .R(SR));
  FDRE \tmp_addr_reg[61] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_14),
        .Q(D[59]),
        .R(SR));
  FDRE \tmp_addr_reg[62] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_13),
        .Q(D[60]),
        .R(SR));
  FDRE \tmp_addr_reg[63] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_12),
        .Q(D[61]),
        .R(SR));
  FDRE \tmp_addr_reg[6] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_69),
        .Q(D[4]),
        .R(SR));
  FDRE \tmp_addr_reg[7] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_68),
        .Q(D[5]),
        .R(SR));
  FDRE \tmp_addr_reg[8] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_67),
        .Q(D[6]),
        .R(SR));
  FDRE \tmp_addr_reg[9] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_66),
        .Q(D[7]),
        .R(SR));
  CARRY4 tmp_len0_carry
       (.CI(1'b0),
        .CO({NLW_tmp_len0_carry_CO_UNCONNECTED[3],tmp_len0_carry_n_5,tmp_len0_carry_n_6,tmp_len0_carry_n_7}),
        .CYINIT(wreq_len[3]),
        .DI({1'b0,wreq_len[6:4]}),
        .O({tmp_len0[31],tmp_len0[8:6]}),
        .S({1'b1,fifo_wreq_n_74,fifo_wreq_n_75,fifo_wreq_n_76}));
  FDRE \tmp_len_reg[31] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[31]),
        .Q(D[67]),
        .R(SR));
  FDRE \tmp_len_reg[4] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(1'b1),
        .Q(D[62]),
        .R(SR));
  FDRE \tmp_len_reg[5] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[5]),
        .Q(D[63]),
        .R(SR));
  FDRE \tmp_len_reg[6] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[6]),
        .Q(D[64]),
        .R(SR));
  FDRE \tmp_len_reg[7] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[7]),
        .Q(D[65]),
        .R(SR));
  FDRE \tmp_len_reg[8] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[8]),
        .Q(D[66]),
        .R(SR));
  FDRE tmp_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_wreq_n_78),
        .Q(AWVALID_Dummy),
        .R(SR));
  design_2_sw_compute_0_0_sw_compute_gmem_m_axi_fifo__parameterized2 user_resp
       (.Q(Q),
        .SR(SR),
        .\ap_CS_fsm_reg[0] (full_n_reg),
        .\ap_CS_fsm_reg[9] (\ap_CS_fsm_reg[9] ),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .dout_vld_reg_0(dout_vld_reg),
        .dout_vld_reg_1(dout_vld_reg_0),
        .dout_vld_reg_2(dout_vld_reg_2),
        .grp_sw_compute_Pipeline_VITIS_LOOP_107_9_fu_108_ap_start_reg(grp_sw_compute_Pipeline_VITIS_LOOP_107_9_fu_108_ap_start_reg),
        .p_12_in(p_12_in),
        .pop(pop_1),
        .push__0(push__0),
        .ursp_ready(ursp_ready));
endmodule

(* ORIG_REF_NAME = "sw_compute_gmem_m_axi_throttle" *) 
module design_2_sw_compute_0_0_sw_compute_gmem_m_axi_throttle
   (SR,
    AWREADY_Dummy_0,
    WREADY_Dummy,
    E,
    sel,
    \dout_reg[36] ,
    m_axi_gmem_WVALID,
    empty_n_reg,
    empty_n_reg_0,
    m_axi_gmem_AWVALID,
    \data_p1_reg[67] ,
    ap_clk,
    ap_rst_n,
    \mOutPtr_reg[1] ,
    \last_cnt_reg[0]_0 ,
    burst_valid,
    WVALID_Dummy,
    \dout_reg[0] ,
    fifo_resp_ready,
    fifo_burst_ready,
    m_axi_gmem_WREADY,
    \dout_reg[36]_0 ,
    dout_vld_reg,
    m_axi_gmem_AWREADY,
    in,
    dout);
  output [0:0]SR;
  output AWREADY_Dummy_0;
  output WREADY_Dummy;
  output [0:0]E;
  output sel;
  output [36:0]\dout_reg[36] ;
  output m_axi_gmem_WVALID;
  output empty_n_reg;
  output empty_n_reg_0;
  output m_axi_gmem_AWVALID;
  output [65:0]\data_p1_reg[67] ;
  input ap_clk;
  input ap_rst_n;
  input \mOutPtr_reg[1] ;
  input \last_cnt_reg[0]_0 ;
  input burst_valid;
  input WVALID_Dummy;
  input \dout_reg[0] ;
  input fifo_resp_ready;
  input fifo_burst_ready;
  input m_axi_gmem_WREADY;
  input \dout_reg[36]_0 ;
  input dout_vld_reg;
  input m_axi_gmem_AWREADY;
  input [65:0]in;
  input [35:0]dout;

  wire AWREADY_Dummy_0;
  wire [0:0]E;
  wire [0:0]SR;
  wire WREADY_Dummy;
  wire WVALID_Dummy;
  wire ap_clk;
  wire ap_rst_n;
  wire burst_valid;
  wire data_fifo_n_49;
  wire data_fifo_n_53;
  wire data_fifo_n_6;
  wire data_fifo_n_7;
  wire data_fifo_n_8;
  wire data_fifo_n_9;
  wire [65:0]\data_p1_reg[67] ;
  wire [35:0]dout;
  wire \dout_reg[0] ;
  wire [36:0]\dout_reg[36] ;
  wire \dout_reg[36]_0 ;
  wire dout_vld_reg;
  wire empty_n_reg;
  wire empty_n_reg_0;
  wire fifo_burst_ready;
  wire fifo_resp_ready;
  wire flying_req_reg_n_4;
  wire [65:0]in;
  wire \last_cnt[0]_i_1_n_4 ;
  wire [4:1]last_cnt_reg;
  wire \last_cnt_reg[0]_0 ;
  wire [0:0]last_cnt_reg__0;
  wire load_p2;
  wire \mOutPtr_reg[1] ;
  wire m_axi_gmem_AWREADY;
  wire m_axi_gmem_AWVALID;
  wire m_axi_gmem_WREADY;
  wire m_axi_gmem_WVALID;
  wire req_en__0;
  wire req_fifo_n_10;
  wire req_fifo_n_11;
  wire req_fifo_n_12;
  wire req_fifo_n_13;
  wire req_fifo_n_14;
  wire req_fifo_n_15;
  wire req_fifo_n_16;
  wire req_fifo_n_17;
  wire req_fifo_n_18;
  wire req_fifo_n_19;
  wire req_fifo_n_20;
  wire req_fifo_n_21;
  wire req_fifo_n_22;
  wire req_fifo_n_23;
  wire req_fifo_n_24;
  wire req_fifo_n_25;
  wire req_fifo_n_26;
  wire req_fifo_n_27;
  wire req_fifo_n_28;
  wire req_fifo_n_29;
  wire req_fifo_n_30;
  wire req_fifo_n_31;
  wire req_fifo_n_32;
  wire req_fifo_n_33;
  wire req_fifo_n_34;
  wire req_fifo_n_35;
  wire req_fifo_n_36;
  wire req_fifo_n_37;
  wire req_fifo_n_38;
  wire req_fifo_n_39;
  wire req_fifo_n_40;
  wire req_fifo_n_41;
  wire req_fifo_n_42;
  wire req_fifo_n_43;
  wire req_fifo_n_44;
  wire req_fifo_n_45;
  wire req_fifo_n_46;
  wire req_fifo_n_47;
  wire req_fifo_n_48;
  wire req_fifo_n_49;
  wire req_fifo_n_50;
  wire req_fifo_n_51;
  wire req_fifo_n_52;
  wire req_fifo_n_53;
  wire req_fifo_n_54;
  wire req_fifo_n_55;
  wire req_fifo_n_56;
  wire req_fifo_n_57;
  wire req_fifo_n_58;
  wire req_fifo_n_59;
  wire req_fifo_n_60;
  wire req_fifo_n_61;
  wire req_fifo_n_62;
  wire req_fifo_n_63;
  wire req_fifo_n_64;
  wire req_fifo_n_65;
  wire req_fifo_n_66;
  wire req_fifo_n_67;
  wire req_fifo_n_68;
  wire req_fifo_n_69;
  wire req_fifo_n_70;
  wire req_fifo_n_71;
  wire req_fifo_n_72;
  wire req_fifo_n_73;
  wire req_fifo_n_8;
  wire req_fifo_n_9;
  wire req_fifo_valid;
  wire rs_req_n_5;
  wire rs_req_ready;
  wire sel;

  design_2_sw_compute_0_0_sw_compute_gmem_m_axi_fifo__parameterized6 data_fifo
       (.D({data_fifo_n_6,data_fifo_n_7,data_fifo_n_8,data_fifo_n_9}),
        .E(E),
        .Q({last_cnt_reg,last_cnt_reg__0}),
        .WVALID_Dummy(WVALID_Dummy),
        .WVALID_Dummy_reg(data_fifo_n_49),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .burst_valid(burst_valid),
        .\dout_reg[36] (\dout_reg[36] ),
        .\dout_reg[36]_0 (SR),
        .dout_vld_reg_0(load_p2),
        .dout_vld_reg_1(data_fifo_n_53),
        .dout_vld_reg_2(dout_vld_reg),
        .empty_n_reg_0(empty_n_reg),
        .empty_n_reg_1(empty_n_reg_0),
        .flying_req_reg(rs_req_n_5),
        .flying_req_reg_0(flying_req_reg_n_4),
        .full_n_reg_0(WREADY_Dummy),
        .in({\dout_reg[36]_0 ,dout}),
        .\last_cnt_reg[0] (\last_cnt_reg[0]_0 ),
        .m_axi_gmem_WREADY(m_axi_gmem_WREADY),
        .m_axi_gmem_WVALID(m_axi_gmem_WVALID),
        .req_en__0(req_en__0),
        .req_fifo_valid(req_fifo_valid),
        .rs_req_ready(rs_req_ready));
  FDRE flying_req_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_fifo_n_53),
        .Q(flying_req_reg_n_4),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \last_cnt[0]_i_1 
       (.I0(last_cnt_reg__0),
        .O(\last_cnt[0]_i_1_n_4 ));
  FDRE \last_cnt_reg[0] 
       (.C(ap_clk),
        .CE(data_fifo_n_49),
        .D(\last_cnt[0]_i_1_n_4 ),
        .Q(last_cnt_reg__0),
        .R(SR));
  FDRE \last_cnt_reg[1] 
       (.C(ap_clk),
        .CE(data_fifo_n_49),
        .D(data_fifo_n_9),
        .Q(last_cnt_reg[1]),
        .R(SR));
  FDRE \last_cnt_reg[2] 
       (.C(ap_clk),
        .CE(data_fifo_n_49),
        .D(data_fifo_n_8),
        .Q(last_cnt_reg[2]),
        .R(SR));
  FDRE \last_cnt_reg[3] 
       (.C(ap_clk),
        .CE(data_fifo_n_49),
        .D(data_fifo_n_7),
        .Q(last_cnt_reg[3]),
        .R(SR));
  FDRE \last_cnt_reg[4] 
       (.C(ap_clk),
        .CE(data_fifo_n_49),
        .D(data_fifo_n_6),
        .Q(last_cnt_reg[4]),
        .R(SR));
  design_2_sw_compute_0_0_sw_compute_gmem_m_axi_fifo__parameterized5 req_fifo
       (.Q({req_fifo_n_8,req_fifo_n_9,req_fifo_n_10,req_fifo_n_11,req_fifo_n_12,req_fifo_n_13,req_fifo_n_14,req_fifo_n_15,req_fifo_n_16,req_fifo_n_17,req_fifo_n_18,req_fifo_n_19,req_fifo_n_20,req_fifo_n_21,req_fifo_n_22,req_fifo_n_23,req_fifo_n_24,req_fifo_n_25,req_fifo_n_26,req_fifo_n_27,req_fifo_n_28,req_fifo_n_29,req_fifo_n_30,req_fifo_n_31,req_fifo_n_32,req_fifo_n_33,req_fifo_n_34,req_fifo_n_35,req_fifo_n_36,req_fifo_n_37,req_fifo_n_38,req_fifo_n_39,req_fifo_n_40,req_fifo_n_41,req_fifo_n_42,req_fifo_n_43,req_fifo_n_44,req_fifo_n_45,req_fifo_n_46,req_fifo_n_47,req_fifo_n_48,req_fifo_n_49,req_fifo_n_50,req_fifo_n_51,req_fifo_n_52,req_fifo_n_53,req_fifo_n_54,req_fifo_n_55,req_fifo_n_56,req_fifo_n_57,req_fifo_n_58,req_fifo_n_59,req_fifo_n_60,req_fifo_n_61,req_fifo_n_62,req_fifo_n_63,req_fifo_n_64,req_fifo_n_65,req_fifo_n_66,req_fifo_n_67,req_fifo_n_68,req_fifo_n_69,req_fifo_n_70,req_fifo_n_71,req_fifo_n_72,req_fifo_n_73}),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(SR),
        .\dout_reg[0] (\dout_reg[0] ),
        .fifo_burst_ready(fifo_burst_ready),
        .fifo_resp_ready(fifo_resp_ready),
        .full_n_reg_0(AWREADY_Dummy_0),
        .in(in),
        .\mOutPtr_reg[1]_0 (\mOutPtr_reg[1] ),
        .req_en__0(req_en__0),
        .req_fifo_valid(req_fifo_valid),
        .rs_req_ready(rs_req_ready),
        .sel(sel));
  design_2_sw_compute_0_0_sw_compute_gmem_m_axi_reg_slice__parameterized0 rs_req
       (.D({req_fifo_n_8,req_fifo_n_9,req_fifo_n_10,req_fifo_n_11,req_fifo_n_12,req_fifo_n_13,req_fifo_n_14,req_fifo_n_15,req_fifo_n_16,req_fifo_n_17,req_fifo_n_18,req_fifo_n_19,req_fifo_n_20,req_fifo_n_21,req_fifo_n_22,req_fifo_n_23,req_fifo_n_24,req_fifo_n_25,req_fifo_n_26,req_fifo_n_27,req_fifo_n_28,req_fifo_n_29,req_fifo_n_30,req_fifo_n_31,req_fifo_n_32,req_fifo_n_33,req_fifo_n_34,req_fifo_n_35,req_fifo_n_36,req_fifo_n_37,req_fifo_n_38,req_fifo_n_39,req_fifo_n_40,req_fifo_n_41,req_fifo_n_42,req_fifo_n_43,req_fifo_n_44,req_fifo_n_45,req_fifo_n_46,req_fifo_n_47,req_fifo_n_48,req_fifo_n_49,req_fifo_n_50,req_fifo_n_51,req_fifo_n_52,req_fifo_n_53,req_fifo_n_54,req_fifo_n_55,req_fifo_n_56,req_fifo_n_57,req_fifo_n_58,req_fifo_n_59,req_fifo_n_60,req_fifo_n_61,req_fifo_n_62,req_fifo_n_63,req_fifo_n_64,req_fifo_n_65,req_fifo_n_66,req_fifo_n_67,req_fifo_n_68,req_fifo_n_69,req_fifo_n_70,req_fifo_n_71,req_fifo_n_72,req_fifo_n_73}),
        .E(load_p2),
        .Q(last_cnt_reg),
        .SR(SR),
        .ap_clk(ap_clk),
        .\data_p1_reg[67]_0 (\data_p1_reg[67] ),
        .\last_cnt_reg[2] (rs_req_n_5),
        .m_axi_gmem_AWREADY(m_axi_gmem_AWREADY),
        .m_axi_gmem_AWVALID(m_axi_gmem_AWVALID),
        .req_en__0(req_en__0),
        .req_fifo_valid(req_fifo_valid),
        .rs_req_ready(rs_req_ready),
        .\state[0]_i_3 (flying_req_reg_n_4));
endmodule

(* ORIG_REF_NAME = "sw_compute_gmem_m_axi_write" *) 
module design_2_sw_compute_0_0_sw_compute_gmem_m_axi_write
   (last_resp,
    SR,
    AWREADY_Dummy,
    s_ready_t_reg,
    need_wrsp,
    pop,
    Q,
    \dout_reg[36] ,
    m_axi_gmem_WVALID,
    empty_n_reg,
    ap_rst_n_0,
    dout_vld_reg,
    empty_n_reg_0,
    m_axi_gmem_AWVALID,
    \data_p1_reg[67] ,
    ap_clk,
    ap_rst_n,
    WVALID_Dummy,
    dout_vld_reg_0,
    AWVALID_Dummy,
    resp_ready__1,
    m_axi_gmem_WREADY,
    wrsp_type,
    ursp_ready,
    m_axi_gmem_BVALID,
    D,
    m_axi_gmem_AWREADY,
    dout,
    E);
  output last_resp;
  output [0:0]SR;
  output AWREADY_Dummy;
  output s_ready_t_reg;
  output need_wrsp;
  output pop;
  output [0:0]Q;
  output [36:0]\dout_reg[36] ;
  output m_axi_gmem_WVALID;
  output empty_n_reg;
  output ap_rst_n_0;
  output dout_vld_reg;
  output empty_n_reg_0;
  output m_axi_gmem_AWVALID;
  output [65:0]\data_p1_reg[67] ;
  input ap_clk;
  input ap_rst_n;
  input WVALID_Dummy;
  input dout_vld_reg_0;
  input AWVALID_Dummy;
  input resp_ready__1;
  input m_axi_gmem_WREADY;
  input wrsp_type;
  input ursp_ready;
  input m_axi_gmem_BVALID;
  input [67:0]D;
  input m_axi_gmem_AWREADY;
  input [35:0]dout;
  input [0:0]E;

  wire AWREADY_Dummy;
  wire AWREADY_Dummy_0;
  wire AWVALID_Dummy;
  wire [67:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire WLAST_Dummy_reg_n_4;
  wire WREADY_Dummy;
  wire WVALID_Dummy;
  wire WVALID_Dummy_reg_n_4;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire [63:2]awaddr_tmp;
  wire [3:0]awlen_tmp;
  wire [9:2]beat_len;
  wire burst_valid;
  wire \could_multi_bursts.AWVALID_Dummy_reg_n_4 ;
  wire [63:2]\could_multi_bursts.awaddr_buf ;
  wire \could_multi_bursts.awaddr_buf[4]_i_3_n_4 ;
  wire \could_multi_bursts.awaddr_buf[4]_i_4_n_4 ;
  wire \could_multi_bursts.awaddr_buf[4]_i_5_n_4 ;
  wire \could_multi_bursts.awaddr_buf[63]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf[8]_i_3_n_4 ;
  wire \could_multi_bursts.awaddr_buf[8]_i_4_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_6 ;
  wire \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_7 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_6 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_7 ;
  wire \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_6 ;
  wire \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_7 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_6 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_7 ;
  wire \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_6 ;
  wire \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_7 ;
  wire \could_multi_bursts.awaddr_buf_reg[32]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[32]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[32]_i_2_n_6 ;
  wire \could_multi_bursts.awaddr_buf_reg[32]_i_2_n_7 ;
  wire \could_multi_bursts.awaddr_buf_reg[36]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[36]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[36]_i_2_n_6 ;
  wire \could_multi_bursts.awaddr_buf_reg[36]_i_2_n_7 ;
  wire \could_multi_bursts.awaddr_buf_reg[40]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[40]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[40]_i_2_n_6 ;
  wire \could_multi_bursts.awaddr_buf_reg[40]_i_2_n_7 ;
  wire \could_multi_bursts.awaddr_buf_reg[44]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[44]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[44]_i_2_n_6 ;
  wire \could_multi_bursts.awaddr_buf_reg[44]_i_2_n_7 ;
  wire \could_multi_bursts.awaddr_buf_reg[48]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[48]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[48]_i_2_n_6 ;
  wire \could_multi_bursts.awaddr_buf_reg[48]_i_2_n_7 ;
  wire \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_6 ;
  wire \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_7 ;
  wire \could_multi_bursts.awaddr_buf_reg[52]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[52]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[52]_i_2_n_6 ;
  wire \could_multi_bursts.awaddr_buf_reg[52]_i_2_n_7 ;
  wire \could_multi_bursts.awaddr_buf_reg[56]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[56]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[56]_i_2_n_6 ;
  wire \could_multi_bursts.awaddr_buf_reg[56]_i_2_n_7 ;
  wire \could_multi_bursts.awaddr_buf_reg[60]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[60]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[60]_i_2_n_6 ;
  wire \could_multi_bursts.awaddr_buf_reg[60]_i_2_n_7 ;
  wire \could_multi_bursts.awaddr_buf_reg[63]_i_3_n_6 ;
  wire \could_multi_bursts.awaddr_buf_reg[63]_i_3_n_7 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_6 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_7 ;
  wire [3:0]\could_multi_bursts.awlen_buf ;
  wire [5:0]\could_multi_bursts.loop_cnt_reg ;
  wire \could_multi_bursts.next_loop ;
  wire \could_multi_bursts.sect_handling_reg_n_4 ;
  wire [63:2]data1;
  wire [65:0]\data_p1_reg[67] ;
  wire [35:0]dout;
  wire [36:0]\dout_reg[36] ;
  wire dout_vld_reg;
  wire dout_vld_reg_0;
  wire empty_n_reg;
  wire empty_n_reg_0;
  wire \end_addr[13]_i_2_n_4 ;
  wire \end_addr[13]_i_3_n_4 ;
  wire \end_addr[13]_i_4_n_4 ;
  wire \end_addr[13]_i_5_n_4 ;
  wire \end_addr[17]_i_2_n_4 ;
  wire \end_addr[17]_i_3_n_4 ;
  wire \end_addr[17]_i_4_n_4 ;
  wire \end_addr[17]_i_5_n_4 ;
  wire \end_addr[21]_i_2_n_4 ;
  wire \end_addr[21]_i_3_n_4 ;
  wire \end_addr[21]_i_4_n_4 ;
  wire \end_addr[21]_i_5_n_4 ;
  wire \end_addr[25]_i_2_n_4 ;
  wire \end_addr[25]_i_3_n_4 ;
  wire \end_addr[25]_i_4_n_4 ;
  wire \end_addr[25]_i_5_n_4 ;
  wire \end_addr[29]_i_2_n_4 ;
  wire \end_addr[29]_i_3_n_4 ;
  wire \end_addr[29]_i_4_n_4 ;
  wire \end_addr[29]_i_5_n_4 ;
  wire \end_addr[33]_i_2_n_4 ;
  wire \end_addr[33]_i_3_n_4 ;
  wire \end_addr[5]_i_2_n_4 ;
  wire \end_addr[5]_i_3_n_4 ;
  wire \end_addr[5]_i_4_n_4 ;
  wire \end_addr[5]_i_5_n_4 ;
  wire \end_addr[9]_i_2_n_4 ;
  wire \end_addr[9]_i_3_n_4 ;
  wire \end_addr[9]_i_4_n_4 ;
  wire \end_addr[9]_i_5_n_4 ;
  wire \end_addr_reg_n_4_[10] ;
  wire \end_addr_reg_n_4_[11] ;
  wire \end_addr_reg_n_4_[2] ;
  wire \end_addr_reg_n_4_[3] ;
  wire \end_addr_reg_n_4_[4] ;
  wire \end_addr_reg_n_4_[5] ;
  wire \end_addr_reg_n_4_[6] ;
  wire \end_addr_reg_n_4_[7] ;
  wire \end_addr_reg_n_4_[8] ;
  wire \end_addr_reg_n_4_[9] ;
  wire fifo_burst_n_11;
  wire fifo_burst_n_12;
  wire fifo_burst_n_13;
  wire fifo_burst_n_14;
  wire fifo_burst_n_15;
  wire fifo_burst_n_18;
  wire fifo_burst_n_19;
  wire fifo_burst_n_20;
  wire fifo_burst_n_25;
  wire fifo_burst_n_8;
  wire fifo_burst_ready;
  wire fifo_resp_n_7;
  wire fifo_resp_ready;
  wire first_sect;
  wire first_sect_carry__0_i_1_n_4;
  wire first_sect_carry__0_i_2_n_4;
  wire first_sect_carry__0_i_3_n_4;
  wire first_sect_carry__0_i_4_n_4;
  wire first_sect_carry__0_n_4;
  wire first_sect_carry__0_n_5;
  wire first_sect_carry__0_n_6;
  wire first_sect_carry__0_n_7;
  wire first_sect_carry__1_i_1_n_4;
  wire first_sect_carry__1_i_2_n_4;
  wire first_sect_carry__1_i_3_n_4;
  wire first_sect_carry__1_i_4_n_4;
  wire first_sect_carry__1_n_4;
  wire first_sect_carry__1_n_5;
  wire first_sect_carry__1_n_6;
  wire first_sect_carry__1_n_7;
  wire first_sect_carry__2_i_1_n_4;
  wire first_sect_carry__2_i_2_n_4;
  wire first_sect_carry__2_i_3_n_4;
  wire first_sect_carry__2_i_4_n_4;
  wire first_sect_carry__2_n_4;
  wire first_sect_carry__2_n_5;
  wire first_sect_carry__2_n_6;
  wire first_sect_carry__2_n_7;
  wire first_sect_carry__3_i_1_n_4;
  wire first_sect_carry__3_i_2_n_4;
  wire first_sect_carry__3_n_7;
  wire first_sect_carry_i_1_n_4;
  wire first_sect_carry_i_2_n_4;
  wire first_sect_carry_i_3_n_4;
  wire first_sect_carry_i_4_n_4;
  wire first_sect_carry_n_4;
  wire first_sect_carry_n_5;
  wire first_sect_carry_n_6;
  wire first_sect_carry_n_7;
  wire last_resp;
  wire last_sect;
  wire last_sect_buf_reg_n_4;
  wire last_sect_carry__0_i_1_n_4;
  wire last_sect_carry__0_i_2_n_4;
  wire last_sect_carry__0_i_3_n_4;
  wire last_sect_carry__0_i_4_n_4;
  wire last_sect_carry__0_n_4;
  wire last_sect_carry__0_n_5;
  wire last_sect_carry__0_n_6;
  wire last_sect_carry__0_n_7;
  wire last_sect_carry__1_i_1_n_4;
  wire last_sect_carry__1_i_2_n_4;
  wire last_sect_carry__1_i_3_n_4;
  wire last_sect_carry__1_i_4_n_4;
  wire last_sect_carry__1_n_4;
  wire last_sect_carry__1_n_5;
  wire last_sect_carry__1_n_6;
  wire last_sect_carry__1_n_7;
  wire last_sect_carry__2_i_1_n_4;
  wire last_sect_carry__2_i_2_n_4;
  wire last_sect_carry__2_i_3_n_4;
  wire last_sect_carry__2_i_4_n_4;
  wire last_sect_carry__2_n_4;
  wire last_sect_carry__2_n_5;
  wire last_sect_carry__2_n_6;
  wire last_sect_carry__2_n_7;
  wire last_sect_carry__3_n_7;
  wire last_sect_carry_i_1_n_4;
  wire last_sect_carry_i_2_n_4;
  wire last_sect_carry_i_3_n_4;
  wire last_sect_carry_i_4_n_4;
  wire last_sect_carry_n_4;
  wire last_sect_carry_n_5;
  wire last_sect_carry_n_6;
  wire last_sect_carry_n_7;
  wire \len_cnt[7]_i_4_n_4 ;
  wire [7:0]len_cnt_reg;
  wire m_axi_gmem_AWREADY;
  wire m_axi_gmem_AWVALID;
  wire m_axi_gmem_BVALID;
  wire m_axi_gmem_WREADY;
  wire m_axi_gmem_WVALID;
  wire need_wrsp;
  wire next_wreq;
  wire [5:0]p_0_in;
  wire [51:0]p_0_in0_in;
  wire [51:0]p_0_in_1;
  wire [7:0]p_0_in__0;
  wire p_14_in;
  wire p_18_in;
  wire [8:4]p_1_in;
  wire pop;
  wire push;
  wire resp_ready__1;
  wire rs_wreq_n_10;
  wire rs_wreq_n_100;
  wire rs_wreq_n_101;
  wire rs_wreq_n_102;
  wire rs_wreq_n_103;
  wire rs_wreq_n_104;
  wire rs_wreq_n_105;
  wire rs_wreq_n_106;
  wire rs_wreq_n_107;
  wire rs_wreq_n_108;
  wire rs_wreq_n_109;
  wire rs_wreq_n_11;
  wire rs_wreq_n_110;
  wire rs_wreq_n_111;
  wire rs_wreq_n_112;
  wire rs_wreq_n_113;
  wire rs_wreq_n_114;
  wire rs_wreq_n_115;
  wire rs_wreq_n_116;
  wire rs_wreq_n_117;
  wire rs_wreq_n_118;
  wire rs_wreq_n_119;
  wire rs_wreq_n_12;
  wire rs_wreq_n_120;
  wire rs_wreq_n_121;
  wire rs_wreq_n_122;
  wire rs_wreq_n_123;
  wire rs_wreq_n_124;
  wire rs_wreq_n_125;
  wire rs_wreq_n_126;
  wire rs_wreq_n_127;
  wire rs_wreq_n_128;
  wire rs_wreq_n_129;
  wire rs_wreq_n_13;
  wire rs_wreq_n_130;
  wire rs_wreq_n_131;
  wire rs_wreq_n_132;
  wire rs_wreq_n_133;
  wire rs_wreq_n_134;
  wire rs_wreq_n_135;
  wire rs_wreq_n_136;
  wire rs_wreq_n_137;
  wire rs_wreq_n_138;
  wire rs_wreq_n_139;
  wire rs_wreq_n_14;
  wire rs_wreq_n_140;
  wire rs_wreq_n_141;
  wire rs_wreq_n_142;
  wire rs_wreq_n_143;
  wire rs_wreq_n_144;
  wire rs_wreq_n_145;
  wire rs_wreq_n_146;
  wire rs_wreq_n_147;
  wire rs_wreq_n_148;
  wire rs_wreq_n_149;
  wire rs_wreq_n_15;
  wire rs_wreq_n_150;
  wire rs_wreq_n_151;
  wire rs_wreq_n_152;
  wire rs_wreq_n_153;
  wire rs_wreq_n_154;
  wire rs_wreq_n_155;
  wire rs_wreq_n_156;
  wire rs_wreq_n_157;
  wire rs_wreq_n_158;
  wire rs_wreq_n_159;
  wire rs_wreq_n_16;
  wire rs_wreq_n_160;
  wire rs_wreq_n_161;
  wire rs_wreq_n_162;
  wire rs_wreq_n_163;
  wire rs_wreq_n_164;
  wire rs_wreq_n_165;
  wire rs_wreq_n_166;
  wire rs_wreq_n_167;
  wire rs_wreq_n_168;
  wire rs_wreq_n_169;
  wire rs_wreq_n_17;
  wire rs_wreq_n_170;
  wire rs_wreq_n_171;
  wire rs_wreq_n_172;
  wire rs_wreq_n_173;
  wire rs_wreq_n_174;
  wire rs_wreq_n_175;
  wire rs_wreq_n_176;
  wire rs_wreq_n_177;
  wire rs_wreq_n_178;
  wire rs_wreq_n_179;
  wire rs_wreq_n_18;
  wire rs_wreq_n_180;
  wire rs_wreq_n_181;
  wire rs_wreq_n_182;
  wire rs_wreq_n_183;
  wire rs_wreq_n_184;
  wire rs_wreq_n_185;
  wire rs_wreq_n_186;
  wire rs_wreq_n_187;
  wire rs_wreq_n_188;
  wire rs_wreq_n_189;
  wire rs_wreq_n_19;
  wire rs_wreq_n_20;
  wire rs_wreq_n_21;
  wire rs_wreq_n_22;
  wire rs_wreq_n_23;
  wire rs_wreq_n_24;
  wire rs_wreq_n_25;
  wire rs_wreq_n_26;
  wire rs_wreq_n_27;
  wire rs_wreq_n_28;
  wire rs_wreq_n_29;
  wire rs_wreq_n_30;
  wire rs_wreq_n_31;
  wire rs_wreq_n_32;
  wire rs_wreq_n_33;
  wire rs_wreq_n_34;
  wire rs_wreq_n_35;
  wire rs_wreq_n_36;
  wire rs_wreq_n_37;
  wire rs_wreq_n_38;
  wire rs_wreq_n_39;
  wire rs_wreq_n_40;
  wire rs_wreq_n_41;
  wire rs_wreq_n_42;
  wire rs_wreq_n_43;
  wire rs_wreq_n_44;
  wire rs_wreq_n_45;
  wire rs_wreq_n_46;
  wire rs_wreq_n_47;
  wire rs_wreq_n_48;
  wire rs_wreq_n_49;
  wire rs_wreq_n_50;
  wire rs_wreq_n_51;
  wire rs_wreq_n_52;
  wire rs_wreq_n_53;
  wire rs_wreq_n_54;
  wire rs_wreq_n_55;
  wire rs_wreq_n_56;
  wire rs_wreq_n_57;
  wire rs_wreq_n_58;
  wire rs_wreq_n_6;
  wire rs_wreq_n_64;
  wire rs_wreq_n_65;
  wire rs_wreq_n_66;
  wire rs_wreq_n_67;
  wire rs_wreq_n_68;
  wire rs_wreq_n_69;
  wire rs_wreq_n_7;
  wire rs_wreq_n_70;
  wire rs_wreq_n_71;
  wire rs_wreq_n_72;
  wire rs_wreq_n_73;
  wire rs_wreq_n_74;
  wire rs_wreq_n_75;
  wire rs_wreq_n_76;
  wire rs_wreq_n_77;
  wire rs_wreq_n_78;
  wire rs_wreq_n_79;
  wire rs_wreq_n_8;
  wire rs_wreq_n_80;
  wire rs_wreq_n_81;
  wire rs_wreq_n_82;
  wire rs_wreq_n_83;
  wire rs_wreq_n_84;
  wire rs_wreq_n_85;
  wire rs_wreq_n_86;
  wire rs_wreq_n_87;
  wire rs_wreq_n_88;
  wire rs_wreq_n_89;
  wire rs_wreq_n_9;
  wire rs_wreq_n_90;
  wire rs_wreq_n_91;
  wire rs_wreq_n_92;
  wire rs_wreq_n_93;
  wire rs_wreq_n_94;
  wire rs_wreq_n_95;
  wire rs_wreq_n_96;
  wire rs_wreq_n_97;
  wire rs_wreq_n_98;
  wire rs_wreq_n_99;
  wire s_ready_t_reg;
  wire [63:2]sect_addr;
  wire \sect_addr_buf_reg_n_4_[10] ;
  wire \sect_addr_buf_reg_n_4_[11] ;
  wire \sect_addr_buf_reg_n_4_[12] ;
  wire \sect_addr_buf_reg_n_4_[13] ;
  wire \sect_addr_buf_reg_n_4_[14] ;
  wire \sect_addr_buf_reg_n_4_[15] ;
  wire \sect_addr_buf_reg_n_4_[16] ;
  wire \sect_addr_buf_reg_n_4_[17] ;
  wire \sect_addr_buf_reg_n_4_[18] ;
  wire \sect_addr_buf_reg_n_4_[19] ;
  wire \sect_addr_buf_reg_n_4_[20] ;
  wire \sect_addr_buf_reg_n_4_[21] ;
  wire \sect_addr_buf_reg_n_4_[22] ;
  wire \sect_addr_buf_reg_n_4_[23] ;
  wire \sect_addr_buf_reg_n_4_[24] ;
  wire \sect_addr_buf_reg_n_4_[25] ;
  wire \sect_addr_buf_reg_n_4_[26] ;
  wire \sect_addr_buf_reg_n_4_[27] ;
  wire \sect_addr_buf_reg_n_4_[28] ;
  wire \sect_addr_buf_reg_n_4_[29] ;
  wire \sect_addr_buf_reg_n_4_[2] ;
  wire \sect_addr_buf_reg_n_4_[30] ;
  wire \sect_addr_buf_reg_n_4_[31] ;
  wire \sect_addr_buf_reg_n_4_[32] ;
  wire \sect_addr_buf_reg_n_4_[33] ;
  wire \sect_addr_buf_reg_n_4_[34] ;
  wire \sect_addr_buf_reg_n_4_[35] ;
  wire \sect_addr_buf_reg_n_4_[36] ;
  wire \sect_addr_buf_reg_n_4_[37] ;
  wire \sect_addr_buf_reg_n_4_[38] ;
  wire \sect_addr_buf_reg_n_4_[39] ;
  wire \sect_addr_buf_reg_n_4_[3] ;
  wire \sect_addr_buf_reg_n_4_[40] ;
  wire \sect_addr_buf_reg_n_4_[41] ;
  wire \sect_addr_buf_reg_n_4_[42] ;
  wire \sect_addr_buf_reg_n_4_[43] ;
  wire \sect_addr_buf_reg_n_4_[44] ;
  wire \sect_addr_buf_reg_n_4_[45] ;
  wire \sect_addr_buf_reg_n_4_[46] ;
  wire \sect_addr_buf_reg_n_4_[47] ;
  wire \sect_addr_buf_reg_n_4_[48] ;
  wire \sect_addr_buf_reg_n_4_[49] ;
  wire \sect_addr_buf_reg_n_4_[4] ;
  wire \sect_addr_buf_reg_n_4_[50] ;
  wire \sect_addr_buf_reg_n_4_[51] ;
  wire \sect_addr_buf_reg_n_4_[52] ;
  wire \sect_addr_buf_reg_n_4_[53] ;
  wire \sect_addr_buf_reg_n_4_[54] ;
  wire \sect_addr_buf_reg_n_4_[55] ;
  wire \sect_addr_buf_reg_n_4_[56] ;
  wire \sect_addr_buf_reg_n_4_[57] ;
  wire \sect_addr_buf_reg_n_4_[58] ;
  wire \sect_addr_buf_reg_n_4_[59] ;
  wire \sect_addr_buf_reg_n_4_[5] ;
  wire \sect_addr_buf_reg_n_4_[60] ;
  wire \sect_addr_buf_reg_n_4_[61] ;
  wire \sect_addr_buf_reg_n_4_[62] ;
  wire \sect_addr_buf_reg_n_4_[63] ;
  wire \sect_addr_buf_reg_n_4_[6] ;
  wire \sect_addr_buf_reg_n_4_[7] ;
  wire \sect_addr_buf_reg_n_4_[8] ;
  wire \sect_addr_buf_reg_n_4_[9] ;
  wire [51:1]sect_cnt0;
  wire sect_cnt0_carry__0_n_4;
  wire sect_cnt0_carry__0_n_5;
  wire sect_cnt0_carry__0_n_6;
  wire sect_cnt0_carry__0_n_7;
  wire sect_cnt0_carry__10_n_4;
  wire sect_cnt0_carry__10_n_5;
  wire sect_cnt0_carry__10_n_6;
  wire sect_cnt0_carry__10_n_7;
  wire sect_cnt0_carry__11_n_6;
  wire sect_cnt0_carry__11_n_7;
  wire sect_cnt0_carry__1_n_4;
  wire sect_cnt0_carry__1_n_5;
  wire sect_cnt0_carry__1_n_6;
  wire sect_cnt0_carry__1_n_7;
  wire sect_cnt0_carry__2_n_4;
  wire sect_cnt0_carry__2_n_5;
  wire sect_cnt0_carry__2_n_6;
  wire sect_cnt0_carry__2_n_7;
  wire sect_cnt0_carry__3_n_4;
  wire sect_cnt0_carry__3_n_5;
  wire sect_cnt0_carry__3_n_6;
  wire sect_cnt0_carry__3_n_7;
  wire sect_cnt0_carry__4_n_4;
  wire sect_cnt0_carry__4_n_5;
  wire sect_cnt0_carry__4_n_6;
  wire sect_cnt0_carry__4_n_7;
  wire sect_cnt0_carry__5_n_4;
  wire sect_cnt0_carry__5_n_5;
  wire sect_cnt0_carry__5_n_6;
  wire sect_cnt0_carry__5_n_7;
  wire sect_cnt0_carry__6_n_4;
  wire sect_cnt0_carry__6_n_5;
  wire sect_cnt0_carry__6_n_6;
  wire sect_cnt0_carry__6_n_7;
  wire sect_cnt0_carry__7_n_4;
  wire sect_cnt0_carry__7_n_5;
  wire sect_cnt0_carry__7_n_6;
  wire sect_cnt0_carry__7_n_7;
  wire sect_cnt0_carry__8_n_4;
  wire sect_cnt0_carry__8_n_5;
  wire sect_cnt0_carry__8_n_6;
  wire sect_cnt0_carry__8_n_7;
  wire sect_cnt0_carry__9_n_4;
  wire sect_cnt0_carry__9_n_5;
  wire sect_cnt0_carry__9_n_6;
  wire sect_cnt0_carry__9_n_7;
  wire sect_cnt0_carry_n_4;
  wire sect_cnt0_carry_n_5;
  wire sect_cnt0_carry_n_6;
  wire sect_cnt0_carry_n_7;
  wire \sect_cnt_reg_n_4_[0] ;
  wire \sect_cnt_reg_n_4_[10] ;
  wire \sect_cnt_reg_n_4_[11] ;
  wire \sect_cnt_reg_n_4_[12] ;
  wire \sect_cnt_reg_n_4_[13] ;
  wire \sect_cnt_reg_n_4_[14] ;
  wire \sect_cnt_reg_n_4_[15] ;
  wire \sect_cnt_reg_n_4_[16] ;
  wire \sect_cnt_reg_n_4_[17] ;
  wire \sect_cnt_reg_n_4_[18] ;
  wire \sect_cnt_reg_n_4_[19] ;
  wire \sect_cnt_reg_n_4_[1] ;
  wire \sect_cnt_reg_n_4_[20] ;
  wire \sect_cnt_reg_n_4_[21] ;
  wire \sect_cnt_reg_n_4_[22] ;
  wire \sect_cnt_reg_n_4_[23] ;
  wire \sect_cnt_reg_n_4_[24] ;
  wire \sect_cnt_reg_n_4_[25] ;
  wire \sect_cnt_reg_n_4_[26] ;
  wire \sect_cnt_reg_n_4_[27] ;
  wire \sect_cnt_reg_n_4_[28] ;
  wire \sect_cnt_reg_n_4_[29] ;
  wire \sect_cnt_reg_n_4_[2] ;
  wire \sect_cnt_reg_n_4_[30] ;
  wire \sect_cnt_reg_n_4_[31] ;
  wire \sect_cnt_reg_n_4_[32] ;
  wire \sect_cnt_reg_n_4_[33] ;
  wire \sect_cnt_reg_n_4_[34] ;
  wire \sect_cnt_reg_n_4_[35] ;
  wire \sect_cnt_reg_n_4_[36] ;
  wire \sect_cnt_reg_n_4_[37] ;
  wire \sect_cnt_reg_n_4_[38] ;
  wire \sect_cnt_reg_n_4_[39] ;
  wire \sect_cnt_reg_n_4_[3] ;
  wire \sect_cnt_reg_n_4_[40] ;
  wire \sect_cnt_reg_n_4_[41] ;
  wire \sect_cnt_reg_n_4_[42] ;
  wire \sect_cnt_reg_n_4_[43] ;
  wire \sect_cnt_reg_n_4_[44] ;
  wire \sect_cnt_reg_n_4_[45] ;
  wire \sect_cnt_reg_n_4_[46] ;
  wire \sect_cnt_reg_n_4_[47] ;
  wire \sect_cnt_reg_n_4_[48] ;
  wire \sect_cnt_reg_n_4_[49] ;
  wire \sect_cnt_reg_n_4_[4] ;
  wire \sect_cnt_reg_n_4_[50] ;
  wire \sect_cnt_reg_n_4_[51] ;
  wire \sect_cnt_reg_n_4_[5] ;
  wire \sect_cnt_reg_n_4_[6] ;
  wire \sect_cnt_reg_n_4_[7] ;
  wire \sect_cnt_reg_n_4_[8] ;
  wire \sect_cnt_reg_n_4_[9] ;
  wire \sect_len_buf[0]_i_1_n_4 ;
  wire \sect_len_buf[1]_i_1_n_4 ;
  wire \sect_len_buf[2]_i_1_n_4 ;
  wire \sect_len_buf[3]_i_1_n_4 ;
  wire \sect_len_buf[4]_i_1_n_4 ;
  wire \sect_len_buf[5]_i_1_n_4 ;
  wire \sect_len_buf[6]_i_1_n_4 ;
  wire \sect_len_buf[7]_i_1_n_4 ;
  wire \sect_len_buf[8]_i_1_n_4 ;
  wire \sect_len_buf[9]_i_2_n_4 ;
  wire \sect_len_buf_reg_n_4_[0] ;
  wire \sect_len_buf_reg_n_4_[1] ;
  wire \sect_len_buf_reg_n_4_[2] ;
  wire \sect_len_buf_reg_n_4_[3] ;
  wire \sect_len_buf_reg_n_4_[4] ;
  wire \sect_len_buf_reg_n_4_[5] ;
  wire \sect_len_buf_reg_n_4_[6] ;
  wire \sect_len_buf_reg_n_4_[7] ;
  wire \sect_len_buf_reg_n_4_[8] ;
  wire \sect_len_buf_reg_n_4_[9] ;
  wire \start_addr_reg_n_4_[10] ;
  wire \start_addr_reg_n_4_[11] ;
  wire \start_addr_reg_n_4_[2] ;
  wire \start_addr_reg_n_4_[3] ;
  wire \start_addr_reg_n_4_[4] ;
  wire \start_addr_reg_n_4_[5] ;
  wire \start_addr_reg_n_4_[6] ;
  wire \start_addr_reg_n_4_[7] ;
  wire \start_addr_reg_n_4_[8] ;
  wire \start_addr_reg_n_4_[9] ;
  wire ursp_ready;
  wire wreq_handling_reg_n_4;
  wire wreq_valid;
  wire wrsp_type;
  wire [0:0]\NLW_could_multi_bursts.awaddr_buf_reg[4]_i_2_O_UNCONNECTED ;
  wire [3:2]\NLW_could_multi_bursts.awaddr_buf_reg[63]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_could_multi_bursts.awaddr_buf_reg[63]_i_3_O_UNCONNECTED ;
  wire [3:0]NLW_first_sect_carry_O_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__2_O_UNCONNECTED;
  wire [3:2]NLW_first_sect_carry__3_CO_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__3_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__2_O_UNCONNECTED;
  wire [3:2]NLW_last_sect_carry__3_CO_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__3_O_UNCONNECTED;
  wire [3:2]NLW_sect_cnt0_carry__11_CO_UNCONNECTED;
  wire [3:3]NLW_sect_cnt0_carry__11_O_UNCONNECTED;

  FDRE WLAST_Dummy_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_burst_n_15),
        .Q(WLAST_Dummy_reg_n_4),
        .R(SR));
  FDRE WVALID_Dummy_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_burst_n_13),
        .Q(WVALID_Dummy_reg_n_4),
        .R(SR));
  FDRE \beat_len_reg[2] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(p_1_in[4]),
        .Q(beat_len[2]),
        .R(SR));
  FDRE \beat_len_reg[3] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(p_1_in[5]),
        .Q(beat_len[3]),
        .R(SR));
  FDRE \beat_len_reg[4] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(p_1_in[6]),
        .Q(beat_len[4]),
        .R(SR));
  FDRE \beat_len_reg[5] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(p_1_in[7]),
        .Q(beat_len[5]),
        .R(SR));
  FDRE \beat_len_reg[6] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(p_1_in[8]),
        .Q(beat_len[6]),
        .R(SR));
  FDRE \beat_len_reg[9] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_58),
        .Q(beat_len[9]),
        .R(SR));
  FDRE \could_multi_bursts.AWVALID_Dummy_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_resp_n_7),
        .Q(\could_multi_bursts.AWVALID_Dummy_reg_n_4 ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[10]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[10] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_4 ),
        .I2(data1[10]),
        .O(awaddr_tmp[10]));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[11]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[11] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_4 ),
        .I2(data1[11]),
        .O(awaddr_tmp[11]));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[12]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[12] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_4 ),
        .I2(data1[12]),
        .O(awaddr_tmp[12]));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[13]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[13] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_4 ),
        .I2(data1[13]),
        .O(awaddr_tmp[13]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[14]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[14] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_4 ),
        .I2(data1[14]),
        .O(awaddr_tmp[14]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[15]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[15] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_4 ),
        .I2(data1[15]),
        .O(awaddr_tmp[15]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[16]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[16] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_4 ),
        .I2(data1[16]),
        .O(awaddr_tmp[16]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[17]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[17] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_4 ),
        .I2(data1[17]),
        .O(awaddr_tmp[17]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[18]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[18] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_4 ),
        .I2(data1[18]),
        .O(awaddr_tmp[18]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[19]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[19] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_4 ),
        .I2(data1[19]),
        .O(awaddr_tmp[19]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[20]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[20] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_4 ),
        .I2(data1[20]),
        .O(awaddr_tmp[20]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[21]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[21] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_4 ),
        .I2(data1[21]),
        .O(awaddr_tmp[21]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[22]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[22] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_4 ),
        .I2(data1[22]),
        .O(awaddr_tmp[22]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[23]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[23] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_4 ),
        .I2(data1[23]),
        .O(awaddr_tmp[23]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[24]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[24] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_4 ),
        .I2(data1[24]),
        .O(awaddr_tmp[24]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[25]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[25] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_4 ),
        .I2(data1[25]),
        .O(awaddr_tmp[25]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[26]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[26] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_4 ),
        .I2(data1[26]),
        .O(awaddr_tmp[26]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[27]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[27] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_4 ),
        .I2(data1[27]),
        .O(awaddr_tmp[27]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[28]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[28] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_4 ),
        .I2(data1[28]),
        .O(awaddr_tmp[28]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[29]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[29] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_4 ),
        .I2(data1[29]),
        .O(awaddr_tmp[29]));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[2]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[2] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_4 ),
        .I2(data1[2]),
        .O(awaddr_tmp[2]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[30]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[30] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_4 ),
        .I2(data1[30]),
        .O(awaddr_tmp[30]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[31]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[31] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_4 ),
        .I2(data1[31]),
        .O(awaddr_tmp[31]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[32]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[32] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_4 ),
        .I2(data1[32]),
        .O(awaddr_tmp[32]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[33]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[33] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_4 ),
        .I2(data1[33]),
        .O(awaddr_tmp[33]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[34]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[34] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_4 ),
        .I2(data1[34]),
        .O(awaddr_tmp[34]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[35]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[35] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_4 ),
        .I2(data1[35]),
        .O(awaddr_tmp[35]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[36]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[36] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_4 ),
        .I2(data1[36]),
        .O(awaddr_tmp[36]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[37]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[37] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_4 ),
        .I2(data1[37]),
        .O(awaddr_tmp[37]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[38]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[38] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_4 ),
        .I2(data1[38]),
        .O(awaddr_tmp[38]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[39]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[39] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_4 ),
        .I2(data1[39]),
        .O(awaddr_tmp[39]));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[3]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[3] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_4 ),
        .I2(data1[3]),
        .O(awaddr_tmp[3]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[40]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[40] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_4 ),
        .I2(data1[40]),
        .O(awaddr_tmp[40]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[41]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[41] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_4 ),
        .I2(data1[41]),
        .O(awaddr_tmp[41]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[42]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[42] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_4 ),
        .I2(data1[42]),
        .O(awaddr_tmp[42]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[43]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[43] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_4 ),
        .I2(data1[43]),
        .O(awaddr_tmp[43]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[44]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[44] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_4 ),
        .I2(data1[44]),
        .O(awaddr_tmp[44]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[45]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[45] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_4 ),
        .I2(data1[45]),
        .O(awaddr_tmp[45]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[46]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[46] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_4 ),
        .I2(data1[46]),
        .O(awaddr_tmp[46]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[47]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[47] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_4 ),
        .I2(data1[47]),
        .O(awaddr_tmp[47]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[48]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[48] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_4 ),
        .I2(data1[48]),
        .O(awaddr_tmp[48]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[49]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[49] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_4 ),
        .I2(data1[49]),
        .O(awaddr_tmp[49]));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[4]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[4] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_4 ),
        .I2(data1[4]),
        .O(awaddr_tmp[4]));
  LUT4 #(
    .INIT(16'h9666)) 
    \could_multi_bursts.awaddr_buf[4]_i_3 
       (.I0(\could_multi_bursts.awaddr_buf [4]),
        .I1(\could_multi_bursts.awlen_buf [2]),
        .I2(\could_multi_bursts.awlen_buf [1]),
        .I3(\could_multi_bursts.awlen_buf [0]),
        .O(\could_multi_bursts.awaddr_buf[4]_i_3_n_4 ));
  LUT3 #(
    .INIT(8'h96)) 
    \could_multi_bursts.awaddr_buf[4]_i_4 
       (.I0(\could_multi_bursts.awaddr_buf [3]),
        .I1(\could_multi_bursts.awlen_buf [1]),
        .I2(\could_multi_bursts.awlen_buf [0]),
        .O(\could_multi_bursts.awaddr_buf[4]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \could_multi_bursts.awaddr_buf[4]_i_5 
       (.I0(\could_multi_bursts.awaddr_buf [2]),
        .I1(\could_multi_bursts.awlen_buf [0]),
        .O(\could_multi_bursts.awaddr_buf[4]_i_5_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[50]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[50] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_4 ),
        .I2(data1[50]),
        .O(awaddr_tmp[50]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[51]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[51] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_4 ),
        .I2(data1[51]),
        .O(awaddr_tmp[51]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[52]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[52] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_4 ),
        .I2(data1[52]),
        .O(awaddr_tmp[52]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[53]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[53] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_4 ),
        .I2(data1[53]),
        .O(awaddr_tmp[53]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[54]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[54] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_4 ),
        .I2(data1[54]),
        .O(awaddr_tmp[54]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[55]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[55] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_4 ),
        .I2(data1[55]),
        .O(awaddr_tmp[55]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[56]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[56] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_4 ),
        .I2(data1[56]),
        .O(awaddr_tmp[56]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[57]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[57] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_4 ),
        .I2(data1[57]),
        .O(awaddr_tmp[57]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[58]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[58] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_4 ),
        .I2(data1[58]),
        .O(awaddr_tmp[58]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[59]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[59] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_4 ),
        .I2(data1[59]),
        .O(awaddr_tmp[59]));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[5]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[5] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_4 ),
        .I2(data1[5]),
        .O(awaddr_tmp[5]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[60]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[60] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_4 ),
        .I2(data1[60]),
        .O(awaddr_tmp[60]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[61]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[61] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_4 ),
        .I2(data1[61]),
        .O(awaddr_tmp[61]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[62]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[62] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_4 ),
        .I2(data1[62]),
        .O(awaddr_tmp[62]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[63]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[63] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_4 ),
        .I2(data1[63]),
        .O(awaddr_tmp[63]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \could_multi_bursts.awaddr_buf[63]_i_2 
       (.I0(\could_multi_bursts.loop_cnt_reg [2]),
        .I1(\could_multi_bursts.loop_cnt_reg [3]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [1]),
        .I4(\could_multi_bursts.loop_cnt_reg [5]),
        .I5(\could_multi_bursts.loop_cnt_reg [4]),
        .O(\could_multi_bursts.awaddr_buf[63]_i_2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[6]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[6] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_4 ),
        .I2(data1[6]),
        .O(awaddr_tmp[6]));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[7]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[7] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_4 ),
        .I2(data1[7]),
        .O(awaddr_tmp[7]));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[8]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[8] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_4 ),
        .I2(data1[8]),
        .O(awaddr_tmp[8]));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \could_multi_bursts.awaddr_buf[8]_i_3 
       (.I0(\could_multi_bursts.awaddr_buf [6]),
        .I1(\could_multi_bursts.awlen_buf [2]),
        .I2(\could_multi_bursts.awlen_buf [0]),
        .I3(\could_multi_bursts.awlen_buf [1]),
        .I4(\could_multi_bursts.awlen_buf [3]),
        .O(\could_multi_bursts.awaddr_buf[8]_i_3_n_4 ));
  LUT5 #(
    .INIT(32'h96666666)) 
    \could_multi_bursts.awaddr_buf[8]_i_4 
       (.I0(\could_multi_bursts.awaddr_buf [5]),
        .I1(\could_multi_bursts.awlen_buf [3]),
        .I2(\could_multi_bursts.awlen_buf [2]),
        .I3(\could_multi_bursts.awlen_buf [0]),
        .I4(\could_multi_bursts.awlen_buf [1]),
        .O(\could_multi_bursts.awaddr_buf[8]_i_4_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[9]_i_1 
       (.I0(\sect_addr_buf_reg_n_4_[9] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_4 ),
        .I2(data1[9]),
        .O(awaddr_tmp[9]));
  FDRE \could_multi_bursts.awaddr_buf_reg[10] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[10]),
        .Q(\could_multi_bursts.awaddr_buf [10]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[11] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[11]),
        .Q(\could_multi_bursts.awaddr_buf [11]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[12] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[12]),
        .Q(\could_multi_bursts.awaddr_buf [12]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[12]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_4 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_5 ,\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_6 ,\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\could_multi_bursts.awaddr_buf [10:9]}),
        .O(data1[12:9]),
        .S(\could_multi_bursts.awaddr_buf [12:9]));
  FDRE \could_multi_bursts.awaddr_buf_reg[13] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[13]),
        .Q(\could_multi_bursts.awaddr_buf [13]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[14] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[14]),
        .Q(\could_multi_bursts.awaddr_buf [14]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[15] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[15]),
        .Q(\could_multi_bursts.awaddr_buf [15]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[16] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[16]),
        .Q(\could_multi_bursts.awaddr_buf [16]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[16]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_4 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_5 ,\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_6 ,\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[16:13]),
        .S(\could_multi_bursts.awaddr_buf [16:13]));
  FDRE \could_multi_bursts.awaddr_buf_reg[17] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[17]),
        .Q(\could_multi_bursts.awaddr_buf [17]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[18] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[18]),
        .Q(\could_multi_bursts.awaddr_buf [18]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[19] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[19]),
        .Q(\could_multi_bursts.awaddr_buf [19]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[20] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[20]),
        .Q(\could_multi_bursts.awaddr_buf [20]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[20]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_4 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_5 ,\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_6 ,\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[20:17]),
        .S(\could_multi_bursts.awaddr_buf [20:17]));
  FDRE \could_multi_bursts.awaddr_buf_reg[21] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[21]),
        .Q(\could_multi_bursts.awaddr_buf [21]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[22] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[22]),
        .Q(\could_multi_bursts.awaddr_buf [22]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[23] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[23]),
        .Q(\could_multi_bursts.awaddr_buf [23]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[24] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[24]),
        .Q(\could_multi_bursts.awaddr_buf [24]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[24]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_4 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_5 ,\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_6 ,\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[24:21]),
        .S(\could_multi_bursts.awaddr_buf [24:21]));
  FDRE \could_multi_bursts.awaddr_buf_reg[25] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[25]),
        .Q(\could_multi_bursts.awaddr_buf [25]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[26] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[26]),
        .Q(\could_multi_bursts.awaddr_buf [26]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[27] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[27]),
        .Q(\could_multi_bursts.awaddr_buf [27]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[28] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[28]),
        .Q(\could_multi_bursts.awaddr_buf [28]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[28]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_4 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_5 ,\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_6 ,\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[28:25]),
        .S(\could_multi_bursts.awaddr_buf [28:25]));
  FDRE \could_multi_bursts.awaddr_buf_reg[29] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[29]),
        .Q(\could_multi_bursts.awaddr_buf [29]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[2]),
        .Q(\could_multi_bursts.awaddr_buf [2]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[30] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[30]),
        .Q(\could_multi_bursts.awaddr_buf [30]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[31] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[31]),
        .Q(\could_multi_bursts.awaddr_buf [31]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[32] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[32]),
        .Q(\could_multi_bursts.awaddr_buf [32]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[32]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_4 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[32]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[32]_i_2_n_5 ,\could_multi_bursts.awaddr_buf_reg[32]_i_2_n_6 ,\could_multi_bursts.awaddr_buf_reg[32]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[32:29]),
        .S(\could_multi_bursts.awaddr_buf [32:29]));
  FDRE \could_multi_bursts.awaddr_buf_reg[33] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[33]),
        .Q(\could_multi_bursts.awaddr_buf [33]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[34] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[34]),
        .Q(\could_multi_bursts.awaddr_buf [34]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[35] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[35]),
        .Q(\could_multi_bursts.awaddr_buf [35]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[36] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[36]),
        .Q(\could_multi_bursts.awaddr_buf [36]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[36]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[32]_i_2_n_4 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[36]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[36]_i_2_n_5 ,\could_multi_bursts.awaddr_buf_reg[36]_i_2_n_6 ,\could_multi_bursts.awaddr_buf_reg[36]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[36:33]),
        .S(\could_multi_bursts.awaddr_buf [36:33]));
  FDRE \could_multi_bursts.awaddr_buf_reg[37] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[37]),
        .Q(\could_multi_bursts.awaddr_buf [37]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[38] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[38]),
        .Q(\could_multi_bursts.awaddr_buf [38]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[39] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[39]),
        .Q(\could_multi_bursts.awaddr_buf [39]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[3]),
        .Q(\could_multi_bursts.awaddr_buf [3]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[40] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[40]),
        .Q(\could_multi_bursts.awaddr_buf [40]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[40]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[36]_i_2_n_4 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[40]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[40]_i_2_n_5 ,\could_multi_bursts.awaddr_buf_reg[40]_i_2_n_6 ,\could_multi_bursts.awaddr_buf_reg[40]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[40:37]),
        .S(\could_multi_bursts.awaddr_buf [40:37]));
  FDRE \could_multi_bursts.awaddr_buf_reg[41] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[41]),
        .Q(\could_multi_bursts.awaddr_buf [41]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[42] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[42]),
        .Q(\could_multi_bursts.awaddr_buf [42]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[43] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[43]),
        .Q(\could_multi_bursts.awaddr_buf [43]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[44] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[44]),
        .Q(\could_multi_bursts.awaddr_buf [44]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[44]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[40]_i_2_n_4 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[44]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[44]_i_2_n_5 ,\could_multi_bursts.awaddr_buf_reg[44]_i_2_n_6 ,\could_multi_bursts.awaddr_buf_reg[44]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[44:41]),
        .S(\could_multi_bursts.awaddr_buf [44:41]));
  FDRE \could_multi_bursts.awaddr_buf_reg[45] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[45]),
        .Q(\could_multi_bursts.awaddr_buf [45]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[46] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[46]),
        .Q(\could_multi_bursts.awaddr_buf [46]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[47] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[47]),
        .Q(\could_multi_bursts.awaddr_buf [47]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[48] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[48]),
        .Q(\could_multi_bursts.awaddr_buf [48]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[48]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[44]_i_2_n_4 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[48]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[48]_i_2_n_5 ,\could_multi_bursts.awaddr_buf_reg[48]_i_2_n_6 ,\could_multi_bursts.awaddr_buf_reg[48]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[48:45]),
        .S(\could_multi_bursts.awaddr_buf [48:45]));
  FDRE \could_multi_bursts.awaddr_buf_reg[49] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[49]),
        .Q(\could_multi_bursts.awaddr_buf [49]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[4] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[4]),
        .Q(\could_multi_bursts.awaddr_buf [4]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_5 ,\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_6 ,\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({\could_multi_bursts.awaddr_buf [4:2],1'b0}),
        .O({data1[4:2],\NLW_could_multi_bursts.awaddr_buf_reg[4]_i_2_O_UNCONNECTED [0]}),
        .S({\could_multi_bursts.awaddr_buf[4]_i_3_n_4 ,\could_multi_bursts.awaddr_buf[4]_i_4_n_4 ,\could_multi_bursts.awaddr_buf[4]_i_5_n_4 ,1'b0}));
  FDRE \could_multi_bursts.awaddr_buf_reg[50] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[50]),
        .Q(\could_multi_bursts.awaddr_buf [50]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[51] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[51]),
        .Q(\could_multi_bursts.awaddr_buf [51]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[52] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[52]),
        .Q(\could_multi_bursts.awaddr_buf [52]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[52]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[48]_i_2_n_4 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[52]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[52]_i_2_n_5 ,\could_multi_bursts.awaddr_buf_reg[52]_i_2_n_6 ,\could_multi_bursts.awaddr_buf_reg[52]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[52:49]),
        .S(\could_multi_bursts.awaddr_buf [52:49]));
  FDRE \could_multi_bursts.awaddr_buf_reg[53] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[53]),
        .Q(\could_multi_bursts.awaddr_buf [53]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[54] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[54]),
        .Q(\could_multi_bursts.awaddr_buf [54]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[55] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[55]),
        .Q(\could_multi_bursts.awaddr_buf [55]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[56] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[56]),
        .Q(\could_multi_bursts.awaddr_buf [56]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[56]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[52]_i_2_n_4 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[56]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[56]_i_2_n_5 ,\could_multi_bursts.awaddr_buf_reg[56]_i_2_n_6 ,\could_multi_bursts.awaddr_buf_reg[56]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[56:53]),
        .S(\could_multi_bursts.awaddr_buf [56:53]));
  FDRE \could_multi_bursts.awaddr_buf_reg[57] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[57]),
        .Q(\could_multi_bursts.awaddr_buf [57]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[58] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[58]),
        .Q(\could_multi_bursts.awaddr_buf [58]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[59] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[59]),
        .Q(\could_multi_bursts.awaddr_buf [59]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[5] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[5]),
        .Q(\could_multi_bursts.awaddr_buf [5]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[60] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[60]),
        .Q(\could_multi_bursts.awaddr_buf [60]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[60]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[56]_i_2_n_4 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[60]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[60]_i_2_n_5 ,\could_multi_bursts.awaddr_buf_reg[60]_i_2_n_6 ,\could_multi_bursts.awaddr_buf_reg[60]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[60:57]),
        .S(\could_multi_bursts.awaddr_buf [60:57]));
  FDRE \could_multi_bursts.awaddr_buf_reg[61] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[61]),
        .Q(\could_multi_bursts.awaddr_buf [61]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[62] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[62]),
        .Q(\could_multi_bursts.awaddr_buf [62]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[63] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[63]),
        .Q(\could_multi_bursts.awaddr_buf [63]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[63]_i_3 
       (.CI(\could_multi_bursts.awaddr_buf_reg[60]_i_2_n_4 ),
        .CO({\NLW_could_multi_bursts.awaddr_buf_reg[63]_i_3_CO_UNCONNECTED [3:2],\could_multi_bursts.awaddr_buf_reg[63]_i_3_n_6 ,\could_multi_bursts.awaddr_buf_reg[63]_i_3_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_could_multi_bursts.awaddr_buf_reg[63]_i_3_O_UNCONNECTED [3],data1[63:61]}),
        .S({1'b0,\could_multi_bursts.awaddr_buf [63:61]}));
  FDRE \could_multi_bursts.awaddr_buf_reg[6] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[6]),
        .Q(\could_multi_bursts.awaddr_buf [6]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[7] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[7]),
        .Q(\could_multi_bursts.awaddr_buf [7]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[8] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[8]),
        .Q(\could_multi_bursts.awaddr_buf [8]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[8]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_4 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_5 ,\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_6 ,\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI(\could_multi_bursts.awaddr_buf [8:5]),
        .O(data1[8:5]),
        .S({\could_multi_bursts.awaddr_buf [8:7],\could_multi_bursts.awaddr_buf[8]_i_3_n_4 ,\could_multi_bursts.awaddr_buf[8]_i_4_n_4 }));
  FDRE \could_multi_bursts.awaddr_buf_reg[9] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[9]),
        .Q(\could_multi_bursts.awaddr_buf [9]),
        .R(SR));
  FDRE \could_multi_bursts.awlen_buf_reg[0] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awlen_tmp[0]),
        .Q(\could_multi_bursts.awlen_buf [0]),
        .R(SR));
  FDRE \could_multi_bursts.awlen_buf_reg[1] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awlen_tmp[1]),
        .Q(\could_multi_bursts.awlen_buf [1]),
        .R(SR));
  FDRE \could_multi_bursts.awlen_buf_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awlen_tmp[2]),
        .Q(\could_multi_bursts.awlen_buf [2]),
        .R(SR));
  FDRE \could_multi_bursts.awlen_buf_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awlen_tmp[3]),
        .Q(\could_multi_bursts.awlen_buf [3]),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \could_multi_bursts.loop_cnt[0]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \could_multi_bursts.loop_cnt[1]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \could_multi_bursts.loop_cnt[2]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [2]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \could_multi_bursts.loop_cnt[3]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [1]),
        .I1(\could_multi_bursts.loop_cnt_reg [0]),
        .I2(\could_multi_bursts.loop_cnt_reg [2]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \could_multi_bursts.loop_cnt[4]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [2]),
        .I1(\could_multi_bursts.loop_cnt_reg [0]),
        .I2(\could_multi_bursts.loop_cnt_reg [1]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .I4(\could_multi_bursts.loop_cnt_reg [4]),
        .O(p_0_in[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \could_multi_bursts.loop_cnt[5]_i_2 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [2]),
        .I4(\could_multi_bursts.loop_cnt_reg [4]),
        .I5(\could_multi_bursts.loop_cnt_reg [5]),
        .O(p_0_in[5]));
  FDRE \could_multi_bursts.loop_cnt_reg[0] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[0]),
        .Q(\could_multi_bursts.loop_cnt_reg [0]),
        .R(fifo_burst_n_19));
  FDRE \could_multi_bursts.loop_cnt_reg[1] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[1]),
        .Q(\could_multi_bursts.loop_cnt_reg [1]),
        .R(fifo_burst_n_19));
  FDRE \could_multi_bursts.loop_cnt_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[2]),
        .Q(\could_multi_bursts.loop_cnt_reg [2]),
        .R(fifo_burst_n_19));
  FDRE \could_multi_bursts.loop_cnt_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[3]),
        .Q(\could_multi_bursts.loop_cnt_reg [3]),
        .R(fifo_burst_n_19));
  FDRE \could_multi_bursts.loop_cnt_reg[4] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[4]),
        .Q(\could_multi_bursts.loop_cnt_reg [4]),
        .R(fifo_burst_n_19));
  FDRE \could_multi_bursts.loop_cnt_reg[5] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[5]),
        .Q(\could_multi_bursts.loop_cnt_reg [5]),
        .R(fifo_burst_n_19));
  FDRE \could_multi_bursts.sect_handling_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_burst_n_25),
        .Q(\could_multi_bursts.sect_handling_reg_n_4 ),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[13]_i_2 
       (.I0(rs_wreq_n_114),
        .I1(rs_wreq_n_58),
        .O(\end_addr[13]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[13]_i_3 
       (.I0(rs_wreq_n_115),
        .I1(rs_wreq_n_58),
        .O(\end_addr[13]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[13]_i_4 
       (.I0(rs_wreq_n_116),
        .I1(rs_wreq_n_58),
        .O(\end_addr[13]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[13]_i_5 
       (.I0(rs_wreq_n_117),
        .I1(rs_wreq_n_58),
        .O(\end_addr[13]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[17]_i_2 
       (.I0(rs_wreq_n_110),
        .I1(rs_wreq_n_58),
        .O(\end_addr[17]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[17]_i_3 
       (.I0(rs_wreq_n_111),
        .I1(rs_wreq_n_58),
        .O(\end_addr[17]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[17]_i_4 
       (.I0(rs_wreq_n_112),
        .I1(rs_wreq_n_58),
        .O(\end_addr[17]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[17]_i_5 
       (.I0(rs_wreq_n_113),
        .I1(rs_wreq_n_58),
        .O(\end_addr[17]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[21]_i_2 
       (.I0(rs_wreq_n_106),
        .I1(rs_wreq_n_58),
        .O(\end_addr[21]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[21]_i_3 
       (.I0(rs_wreq_n_107),
        .I1(rs_wreq_n_58),
        .O(\end_addr[21]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[21]_i_4 
       (.I0(rs_wreq_n_108),
        .I1(rs_wreq_n_58),
        .O(\end_addr[21]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[21]_i_5 
       (.I0(rs_wreq_n_109),
        .I1(rs_wreq_n_58),
        .O(\end_addr[21]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[25]_i_2 
       (.I0(rs_wreq_n_102),
        .I1(rs_wreq_n_58),
        .O(\end_addr[25]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[25]_i_3 
       (.I0(rs_wreq_n_103),
        .I1(rs_wreq_n_58),
        .O(\end_addr[25]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[25]_i_4 
       (.I0(rs_wreq_n_104),
        .I1(rs_wreq_n_58),
        .O(\end_addr[25]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[25]_i_5 
       (.I0(rs_wreq_n_105),
        .I1(rs_wreq_n_58),
        .O(\end_addr[25]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[29]_i_2 
       (.I0(rs_wreq_n_98),
        .I1(rs_wreq_n_58),
        .O(\end_addr[29]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[29]_i_3 
       (.I0(rs_wreq_n_99),
        .I1(rs_wreq_n_58),
        .O(\end_addr[29]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[29]_i_4 
       (.I0(rs_wreq_n_100),
        .I1(rs_wreq_n_58),
        .O(\end_addr[29]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[29]_i_5 
       (.I0(rs_wreq_n_101),
        .I1(rs_wreq_n_58),
        .O(\end_addr[29]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[33]_i_2 
       (.I0(rs_wreq_n_96),
        .I1(rs_wreq_n_58),
        .O(\end_addr[33]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[33]_i_3 
       (.I0(rs_wreq_n_97),
        .I1(rs_wreq_n_58),
        .O(\end_addr[33]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[5]_i_2 
       (.I0(rs_wreq_n_122),
        .I1(p_1_in[5]),
        .O(\end_addr[5]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[5]_i_3 
       (.I0(rs_wreq_n_123),
        .I1(p_1_in[4]),
        .O(\end_addr[5]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[5]_i_4 
       (.I0(rs_wreq_n_124),
        .I1(p_1_in[4]),
        .O(\end_addr[5]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[5]_i_5 
       (.I0(rs_wreq_n_125),
        .I1(p_1_in[4]),
        .O(\end_addr[5]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[9]_i_2 
       (.I0(rs_wreq_n_118),
        .I1(rs_wreq_n_58),
        .O(\end_addr[9]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[9]_i_3 
       (.I0(rs_wreq_n_119),
        .I1(p_1_in[8]),
        .O(\end_addr[9]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[9]_i_4 
       (.I0(rs_wreq_n_120),
        .I1(p_1_in[7]),
        .O(\end_addr[9]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[9]_i_5 
       (.I0(rs_wreq_n_121),
        .I1(p_1_in[6]),
        .O(\end_addr[9]_i_5_n_4 ));
  FDRE \end_addr_reg[10] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_181),
        .Q(\end_addr_reg_n_4_[10] ),
        .R(SR));
  FDRE \end_addr_reg[11] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_180),
        .Q(\end_addr_reg_n_4_[11] ),
        .R(SR));
  FDRE \end_addr_reg[12] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_179),
        .Q(p_0_in0_in[0]),
        .R(SR));
  FDRE \end_addr_reg[13] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_178),
        .Q(p_0_in0_in[1]),
        .R(SR));
  FDRE \end_addr_reg[14] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_177),
        .Q(p_0_in0_in[2]),
        .R(SR));
  FDRE \end_addr_reg[15] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_176),
        .Q(p_0_in0_in[3]),
        .R(SR));
  FDRE \end_addr_reg[16] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_175),
        .Q(p_0_in0_in[4]),
        .R(SR));
  FDRE \end_addr_reg[17] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_174),
        .Q(p_0_in0_in[5]),
        .R(SR));
  FDRE \end_addr_reg[18] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_173),
        .Q(p_0_in0_in[6]),
        .R(SR));
  FDRE \end_addr_reg[19] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_172),
        .Q(p_0_in0_in[7]),
        .R(SR));
  FDRE \end_addr_reg[20] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_171),
        .Q(p_0_in0_in[8]),
        .R(SR));
  FDRE \end_addr_reg[21] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_170),
        .Q(p_0_in0_in[9]),
        .R(SR));
  FDRE \end_addr_reg[22] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_169),
        .Q(p_0_in0_in[10]),
        .R(SR));
  FDRE \end_addr_reg[23] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_168),
        .Q(p_0_in0_in[11]),
        .R(SR));
  FDRE \end_addr_reg[24] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_167),
        .Q(p_0_in0_in[12]),
        .R(SR));
  FDRE \end_addr_reg[25] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_166),
        .Q(p_0_in0_in[13]),
        .R(SR));
  FDRE \end_addr_reg[26] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_165),
        .Q(p_0_in0_in[14]),
        .R(SR));
  FDRE \end_addr_reg[27] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_164),
        .Q(p_0_in0_in[15]),
        .R(SR));
  FDRE \end_addr_reg[28] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_163),
        .Q(p_0_in0_in[16]),
        .R(SR));
  FDRE \end_addr_reg[29] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_162),
        .Q(p_0_in0_in[17]),
        .R(SR));
  FDRE \end_addr_reg[2] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_189),
        .Q(\end_addr_reg_n_4_[2] ),
        .R(SR));
  FDRE \end_addr_reg[30] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_161),
        .Q(p_0_in0_in[18]),
        .R(SR));
  FDRE \end_addr_reg[31] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_160),
        .Q(p_0_in0_in[19]),
        .R(SR));
  FDRE \end_addr_reg[32] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_159),
        .Q(p_0_in0_in[20]),
        .R(SR));
  FDRE \end_addr_reg[33] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_158),
        .Q(p_0_in0_in[21]),
        .R(SR));
  FDRE \end_addr_reg[34] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_157),
        .Q(p_0_in0_in[22]),
        .R(SR));
  FDRE \end_addr_reg[35] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_156),
        .Q(p_0_in0_in[23]),
        .R(SR));
  FDRE \end_addr_reg[36] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_155),
        .Q(p_0_in0_in[24]),
        .R(SR));
  FDRE \end_addr_reg[37] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_154),
        .Q(p_0_in0_in[25]),
        .R(SR));
  FDRE \end_addr_reg[38] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_153),
        .Q(p_0_in0_in[26]),
        .R(SR));
  FDRE \end_addr_reg[39] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_152),
        .Q(p_0_in0_in[27]),
        .R(SR));
  FDRE \end_addr_reg[3] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_188),
        .Q(\end_addr_reg_n_4_[3] ),
        .R(SR));
  FDRE \end_addr_reg[40] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_151),
        .Q(p_0_in0_in[28]),
        .R(SR));
  FDRE \end_addr_reg[41] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_150),
        .Q(p_0_in0_in[29]),
        .R(SR));
  FDRE \end_addr_reg[42] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_149),
        .Q(p_0_in0_in[30]),
        .R(SR));
  FDRE \end_addr_reg[43] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_148),
        .Q(p_0_in0_in[31]),
        .R(SR));
  FDRE \end_addr_reg[44] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_147),
        .Q(p_0_in0_in[32]),
        .R(SR));
  FDRE \end_addr_reg[45] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_146),
        .Q(p_0_in0_in[33]),
        .R(SR));
  FDRE \end_addr_reg[46] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_145),
        .Q(p_0_in0_in[34]),
        .R(SR));
  FDRE \end_addr_reg[47] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_144),
        .Q(p_0_in0_in[35]),
        .R(SR));
  FDRE \end_addr_reg[48] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_143),
        .Q(p_0_in0_in[36]),
        .R(SR));
  FDRE \end_addr_reg[49] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_142),
        .Q(p_0_in0_in[37]),
        .R(SR));
  FDRE \end_addr_reg[4] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_187),
        .Q(\end_addr_reg_n_4_[4] ),
        .R(SR));
  FDRE \end_addr_reg[50] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_141),
        .Q(p_0_in0_in[38]),
        .R(SR));
  FDRE \end_addr_reg[51] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_140),
        .Q(p_0_in0_in[39]),
        .R(SR));
  FDRE \end_addr_reg[52] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_139),
        .Q(p_0_in0_in[40]),
        .R(SR));
  FDRE \end_addr_reg[53] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_138),
        .Q(p_0_in0_in[41]),
        .R(SR));
  FDRE \end_addr_reg[54] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_137),
        .Q(p_0_in0_in[42]),
        .R(SR));
  FDRE \end_addr_reg[55] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_136),
        .Q(p_0_in0_in[43]),
        .R(SR));
  FDRE \end_addr_reg[56] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_135),
        .Q(p_0_in0_in[44]),
        .R(SR));
  FDRE \end_addr_reg[57] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_134),
        .Q(p_0_in0_in[45]),
        .R(SR));
  FDRE \end_addr_reg[58] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_133),
        .Q(p_0_in0_in[46]),
        .R(SR));
  FDRE \end_addr_reg[59] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_132),
        .Q(p_0_in0_in[47]),
        .R(SR));
  FDRE \end_addr_reg[5] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_186),
        .Q(\end_addr_reg_n_4_[5] ),
        .R(SR));
  FDRE \end_addr_reg[60] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_131),
        .Q(p_0_in0_in[48]),
        .R(SR));
  FDRE \end_addr_reg[61] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_130),
        .Q(p_0_in0_in[49]),
        .R(SR));
  FDRE \end_addr_reg[62] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_129),
        .Q(p_0_in0_in[50]),
        .R(SR));
  FDRE \end_addr_reg[63] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_128),
        .Q(p_0_in0_in[51]),
        .R(SR));
  FDRE \end_addr_reg[6] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_185),
        .Q(\end_addr_reg_n_4_[6] ),
        .R(SR));
  FDRE \end_addr_reg[7] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_184),
        .Q(\end_addr_reg_n_4_[7] ),
        .R(SR));
  FDRE \end_addr_reg[8] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_183),
        .Q(\end_addr_reg_n_4_[8] ),
        .R(SR));
  FDRE \end_addr_reg[9] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_182),
        .Q(\end_addr_reg_n_4_[9] ),
        .R(SR));
  design_2_sw_compute_0_0_sw_compute_gmem_m_axi_fifo__parameterized4 fifo_burst
       (.AWREADY_Dummy_0(AWREADY_Dummy_0),
        .CO(last_sect),
        .E(fifo_burst_n_8),
        .Q(len_cnt_reg),
        .SR(SR),
        .WLAST_Dummy_reg(WVALID_Dummy_reg_n_4),
        .WLAST_Dummy_reg_0(WLAST_Dummy_reg_n_4),
        .WREADY_Dummy(WREADY_Dummy),
        .WVALID_Dummy(WVALID_Dummy),
        .WVALID_Dummy_reg(fifo_burst_n_15),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(ap_rst_n_0),
        .ap_rst_n_1(fifo_burst_n_18),
        .ap_rst_n_2(fifo_burst_n_19),
        .ap_rst_n_3(fifo_burst_n_20),
        .burst_valid(burst_valid),
        .\could_multi_bursts.awlen_buf_reg[0] ({\sect_len_buf_reg_n_4_[9] ,\sect_len_buf_reg_n_4_[8] ,\sect_len_buf_reg_n_4_[7] ,\sect_len_buf_reg_n_4_[6] ,\sect_len_buf_reg_n_4_[5] ,\sect_len_buf_reg_n_4_[4] ,\sect_len_buf_reg_n_4_[3] ,\sect_len_buf_reg_n_4_[2] ,\sect_len_buf_reg_n_4_[1] ,\sect_len_buf_reg_n_4_[0] }),
        .\could_multi_bursts.awlen_buf_reg[0]_0 (\could_multi_bursts.loop_cnt_reg ),
        .\could_multi_bursts.next_loop (\could_multi_bursts.next_loop ),
        .\could_multi_bursts.sect_handling_reg (fifo_burst_n_25),
        .dout_vld_reg_0(fifo_burst_n_13),
        .dout_vld_reg_1(dout_vld_reg),
        .fifo_burst_ready(fifo_burst_ready),
        .fifo_resp_ready(fifo_resp_ready),
        .in(awlen_tmp),
        .\mOutPtr_reg[0]_0 (\could_multi_bursts.AWVALID_Dummy_reg_n_4 ),
        .\mOutPtr_reg[0]_1 (\could_multi_bursts.sect_handling_reg_n_4 ),
        .next_wreq(next_wreq),
        .p_14_in(p_14_in),
        .pop(pop),
        .\raddr_reg_reg[3] (dout_vld_reg_0),
        .\sect_addr_buf_reg[2] (first_sect),
        .\sect_len_buf_reg[5] (fifo_burst_n_12),
        .\sect_len_buf_reg[8] (fifo_burst_n_11),
        .sel(push),
        .wreq_handling_reg(fifo_burst_n_14),
        .wreq_handling_reg_0(wreq_handling_reg_n_4),
        .wreq_handling_reg_1(wreq_valid));
  design_2_sw_compute_0_0_sw_compute_gmem_m_axi_fifo__parameterized1_11 fifo_resp
       (.AWREADY_Dummy_0(AWREADY_Dummy_0),
        .Q(Q),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\could_multi_bursts.AWVALID_Dummy_reg (fifo_resp_n_7),
        .\could_multi_bursts.AWVALID_Dummy_reg_0 (\could_multi_bursts.AWVALID_Dummy_reg_n_4 ),
        .\could_multi_bursts.AWVALID_Dummy_reg_1 (\could_multi_bursts.sect_handling_reg_n_4 ),
        .\could_multi_bursts.next_loop (\could_multi_bursts.next_loop ),
        .\dout_reg[0] (fifo_burst_n_11),
        .\dout_reg[0]_0 (fifo_burst_n_12),
        .\dout_reg[0]_1 (last_sect_buf_reg_n_4),
        .dout_vld_reg_0(need_wrsp),
        .fifo_burst_ready(fifo_burst_ready),
        .fifo_resp_ready(fifo_resp_ready),
        .last_resp(last_resp),
        .resp_ready__1(resp_ready__1),
        .sel(push),
        .ursp_ready(ursp_ready),
        .wrsp_type(wrsp_type));
  CARRY4 first_sect_carry
       (.CI(1'b0),
        .CO({first_sect_carry_n_4,first_sect_carry_n_5,first_sect_carry_n_6,first_sect_carry_n_7}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry_O_UNCONNECTED[3:0]),
        .S({first_sect_carry_i_1_n_4,first_sect_carry_i_2_n_4,first_sect_carry_i_3_n_4,first_sect_carry_i_4_n_4}));
  CARRY4 first_sect_carry__0
       (.CI(first_sect_carry_n_4),
        .CO({first_sect_carry__0_n_4,first_sect_carry__0_n_5,first_sect_carry__0_n_6,first_sect_carry__0_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__0_O_UNCONNECTED[3:0]),
        .S({first_sect_carry__0_i_1_n_4,first_sect_carry__0_i_2_n_4,first_sect_carry__0_i_3_n_4,first_sect_carry__0_i_4_n_4}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_1
       (.I0(\sect_cnt_reg_n_4_[22] ),
        .I1(p_0_in_1[22]),
        .I2(\sect_cnt_reg_n_4_[21] ),
        .I3(p_0_in_1[21]),
        .I4(p_0_in_1[23]),
        .I5(\sect_cnt_reg_n_4_[23] ),
        .O(first_sect_carry__0_i_1_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_2
       (.I0(\sect_cnt_reg_n_4_[19] ),
        .I1(p_0_in_1[19]),
        .I2(\sect_cnt_reg_n_4_[18] ),
        .I3(p_0_in_1[18]),
        .I4(p_0_in_1[20]),
        .I5(\sect_cnt_reg_n_4_[20] ),
        .O(first_sect_carry__0_i_2_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_3
       (.I0(\sect_cnt_reg_n_4_[16] ),
        .I1(p_0_in_1[16]),
        .I2(\sect_cnt_reg_n_4_[15] ),
        .I3(p_0_in_1[15]),
        .I4(p_0_in_1[17]),
        .I5(\sect_cnt_reg_n_4_[17] ),
        .O(first_sect_carry__0_i_3_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_4
       (.I0(\sect_cnt_reg_n_4_[13] ),
        .I1(p_0_in_1[13]),
        .I2(\sect_cnt_reg_n_4_[12] ),
        .I3(p_0_in_1[12]),
        .I4(p_0_in_1[14]),
        .I5(\sect_cnt_reg_n_4_[14] ),
        .O(first_sect_carry__0_i_4_n_4));
  CARRY4 first_sect_carry__1
       (.CI(first_sect_carry__0_n_4),
        .CO({first_sect_carry__1_n_4,first_sect_carry__1_n_5,first_sect_carry__1_n_6,first_sect_carry__1_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__1_O_UNCONNECTED[3:0]),
        .S({first_sect_carry__1_i_1_n_4,first_sect_carry__1_i_2_n_4,first_sect_carry__1_i_3_n_4,first_sect_carry__1_i_4_n_4}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__1_i_1
       (.I0(\sect_cnt_reg_n_4_[34] ),
        .I1(p_0_in_1[34]),
        .I2(\sect_cnt_reg_n_4_[33] ),
        .I3(p_0_in_1[33]),
        .I4(p_0_in_1[35]),
        .I5(\sect_cnt_reg_n_4_[35] ),
        .O(first_sect_carry__1_i_1_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__1_i_2
       (.I0(\sect_cnt_reg_n_4_[31] ),
        .I1(p_0_in_1[31]),
        .I2(\sect_cnt_reg_n_4_[30] ),
        .I3(p_0_in_1[30]),
        .I4(p_0_in_1[32]),
        .I5(\sect_cnt_reg_n_4_[32] ),
        .O(first_sect_carry__1_i_2_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__1_i_3
       (.I0(\sect_cnt_reg_n_4_[28] ),
        .I1(p_0_in_1[28]),
        .I2(\sect_cnt_reg_n_4_[27] ),
        .I3(p_0_in_1[27]),
        .I4(p_0_in_1[29]),
        .I5(\sect_cnt_reg_n_4_[29] ),
        .O(first_sect_carry__1_i_3_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__1_i_4
       (.I0(\sect_cnt_reg_n_4_[25] ),
        .I1(p_0_in_1[25]),
        .I2(\sect_cnt_reg_n_4_[24] ),
        .I3(p_0_in_1[24]),
        .I4(p_0_in_1[26]),
        .I5(\sect_cnt_reg_n_4_[26] ),
        .O(first_sect_carry__1_i_4_n_4));
  CARRY4 first_sect_carry__2
       (.CI(first_sect_carry__1_n_4),
        .CO({first_sect_carry__2_n_4,first_sect_carry__2_n_5,first_sect_carry__2_n_6,first_sect_carry__2_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__2_O_UNCONNECTED[3:0]),
        .S({first_sect_carry__2_i_1_n_4,first_sect_carry__2_i_2_n_4,first_sect_carry__2_i_3_n_4,first_sect_carry__2_i_4_n_4}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__2_i_1
       (.I0(\sect_cnt_reg_n_4_[46] ),
        .I1(p_0_in_1[46]),
        .I2(\sect_cnt_reg_n_4_[45] ),
        .I3(p_0_in_1[45]),
        .I4(p_0_in_1[47]),
        .I5(\sect_cnt_reg_n_4_[47] ),
        .O(first_sect_carry__2_i_1_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__2_i_2
       (.I0(\sect_cnt_reg_n_4_[43] ),
        .I1(p_0_in_1[43]),
        .I2(\sect_cnt_reg_n_4_[42] ),
        .I3(p_0_in_1[42]),
        .I4(p_0_in_1[44]),
        .I5(\sect_cnt_reg_n_4_[44] ),
        .O(first_sect_carry__2_i_2_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__2_i_3
       (.I0(\sect_cnt_reg_n_4_[40] ),
        .I1(p_0_in_1[40]),
        .I2(\sect_cnt_reg_n_4_[39] ),
        .I3(p_0_in_1[39]),
        .I4(p_0_in_1[41]),
        .I5(\sect_cnt_reg_n_4_[41] ),
        .O(first_sect_carry__2_i_3_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__2_i_4
       (.I0(\sect_cnt_reg_n_4_[37] ),
        .I1(p_0_in_1[37]),
        .I2(\sect_cnt_reg_n_4_[36] ),
        .I3(p_0_in_1[36]),
        .I4(p_0_in_1[38]),
        .I5(\sect_cnt_reg_n_4_[38] ),
        .O(first_sect_carry__2_i_4_n_4));
  CARRY4 first_sect_carry__3
       (.CI(first_sect_carry__2_n_4),
        .CO({NLW_first_sect_carry__3_CO_UNCONNECTED[3:2],first_sect,first_sect_carry__3_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__3_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,first_sect_carry__3_i_1_n_4,first_sect_carry__3_i_2_n_4}));
  LUT2 #(
    .INIT(4'h9)) 
    first_sect_carry__3_i_1
       (.I0(p_0_in_1[51]),
        .I1(\sect_cnt_reg_n_4_[51] ),
        .O(first_sect_carry__3_i_1_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__3_i_2
       (.I0(\sect_cnt_reg_n_4_[49] ),
        .I1(p_0_in_1[49]),
        .I2(\sect_cnt_reg_n_4_[48] ),
        .I3(p_0_in_1[48]),
        .I4(p_0_in_1[50]),
        .I5(\sect_cnt_reg_n_4_[50] ),
        .O(first_sect_carry__3_i_2_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_1
       (.I0(\sect_cnt_reg_n_4_[10] ),
        .I1(p_0_in_1[10]),
        .I2(\sect_cnt_reg_n_4_[9] ),
        .I3(p_0_in_1[9]),
        .I4(p_0_in_1[11]),
        .I5(\sect_cnt_reg_n_4_[11] ),
        .O(first_sect_carry_i_1_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_2
       (.I0(\sect_cnt_reg_n_4_[7] ),
        .I1(p_0_in_1[7]),
        .I2(\sect_cnt_reg_n_4_[6] ),
        .I3(p_0_in_1[6]),
        .I4(p_0_in_1[8]),
        .I5(\sect_cnt_reg_n_4_[8] ),
        .O(first_sect_carry_i_2_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_3
       (.I0(\sect_cnt_reg_n_4_[4] ),
        .I1(p_0_in_1[4]),
        .I2(\sect_cnt_reg_n_4_[3] ),
        .I3(p_0_in_1[3]),
        .I4(p_0_in_1[5]),
        .I5(\sect_cnt_reg_n_4_[5] ),
        .O(first_sect_carry_i_3_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_4
       (.I0(\sect_cnt_reg_n_4_[1] ),
        .I1(p_0_in_1[1]),
        .I2(\sect_cnt_reg_n_4_[0] ),
        .I3(p_0_in_1[0]),
        .I4(p_0_in_1[2]),
        .I5(\sect_cnt_reg_n_4_[2] ),
        .O(first_sect_carry_i_4_n_4));
  FDRE last_sect_buf_reg
       (.C(ap_clk),
        .CE(p_14_in),
        .D(last_sect),
        .Q(last_sect_buf_reg_n_4),
        .R(SR));
  CARRY4 last_sect_carry
       (.CI(1'b0),
        .CO({last_sect_carry_n_4,last_sect_carry_n_5,last_sect_carry_n_6,last_sect_carry_n_7}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry_O_UNCONNECTED[3:0]),
        .S({last_sect_carry_i_1_n_4,last_sect_carry_i_2_n_4,last_sect_carry_i_3_n_4,last_sect_carry_i_4_n_4}));
  CARRY4 last_sect_carry__0
       (.CI(last_sect_carry_n_4),
        .CO({last_sect_carry__0_n_4,last_sect_carry__0_n_5,last_sect_carry__0_n_6,last_sect_carry__0_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__0_O_UNCONNECTED[3:0]),
        .S({last_sect_carry__0_i_1_n_4,last_sect_carry__0_i_2_n_4,last_sect_carry__0_i_3_n_4,last_sect_carry__0_i_4_n_4}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_1
       (.I0(\sect_cnt_reg_n_4_[22] ),
        .I1(p_0_in0_in[22]),
        .I2(\sect_cnt_reg_n_4_[21] ),
        .I3(p_0_in0_in[21]),
        .I4(\sect_cnt_reg_n_4_[23] ),
        .I5(p_0_in0_in[23]),
        .O(last_sect_carry__0_i_1_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_2
       (.I0(\sect_cnt_reg_n_4_[19] ),
        .I1(p_0_in0_in[19]),
        .I2(\sect_cnt_reg_n_4_[18] ),
        .I3(p_0_in0_in[18]),
        .I4(\sect_cnt_reg_n_4_[20] ),
        .I5(p_0_in0_in[20]),
        .O(last_sect_carry__0_i_2_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_3
       (.I0(\sect_cnt_reg_n_4_[16] ),
        .I1(p_0_in0_in[16]),
        .I2(\sect_cnt_reg_n_4_[15] ),
        .I3(p_0_in0_in[15]),
        .I4(\sect_cnt_reg_n_4_[17] ),
        .I5(p_0_in0_in[17]),
        .O(last_sect_carry__0_i_3_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_4
       (.I0(\sect_cnt_reg_n_4_[13] ),
        .I1(p_0_in0_in[13]),
        .I2(\sect_cnt_reg_n_4_[12] ),
        .I3(p_0_in0_in[12]),
        .I4(\sect_cnt_reg_n_4_[14] ),
        .I5(p_0_in0_in[14]),
        .O(last_sect_carry__0_i_4_n_4));
  CARRY4 last_sect_carry__1
       (.CI(last_sect_carry__0_n_4),
        .CO({last_sect_carry__1_n_4,last_sect_carry__1_n_5,last_sect_carry__1_n_6,last_sect_carry__1_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__1_O_UNCONNECTED[3:0]),
        .S({last_sect_carry__1_i_1_n_4,last_sect_carry__1_i_2_n_4,last_sect_carry__1_i_3_n_4,last_sect_carry__1_i_4_n_4}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__1_i_1
       (.I0(\sect_cnt_reg_n_4_[34] ),
        .I1(p_0_in0_in[34]),
        .I2(\sect_cnt_reg_n_4_[33] ),
        .I3(p_0_in0_in[33]),
        .I4(\sect_cnt_reg_n_4_[35] ),
        .I5(p_0_in0_in[35]),
        .O(last_sect_carry__1_i_1_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__1_i_2
       (.I0(\sect_cnt_reg_n_4_[31] ),
        .I1(p_0_in0_in[31]),
        .I2(\sect_cnt_reg_n_4_[30] ),
        .I3(p_0_in0_in[30]),
        .I4(\sect_cnt_reg_n_4_[32] ),
        .I5(p_0_in0_in[32]),
        .O(last_sect_carry__1_i_2_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__1_i_3
       (.I0(\sect_cnt_reg_n_4_[28] ),
        .I1(p_0_in0_in[28]),
        .I2(\sect_cnt_reg_n_4_[27] ),
        .I3(p_0_in0_in[27]),
        .I4(\sect_cnt_reg_n_4_[29] ),
        .I5(p_0_in0_in[29]),
        .O(last_sect_carry__1_i_3_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__1_i_4
       (.I0(\sect_cnt_reg_n_4_[25] ),
        .I1(p_0_in0_in[25]),
        .I2(\sect_cnt_reg_n_4_[24] ),
        .I3(p_0_in0_in[24]),
        .I4(\sect_cnt_reg_n_4_[26] ),
        .I5(p_0_in0_in[26]),
        .O(last_sect_carry__1_i_4_n_4));
  CARRY4 last_sect_carry__2
       (.CI(last_sect_carry__1_n_4),
        .CO({last_sect_carry__2_n_4,last_sect_carry__2_n_5,last_sect_carry__2_n_6,last_sect_carry__2_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__2_O_UNCONNECTED[3:0]),
        .S({last_sect_carry__2_i_1_n_4,last_sect_carry__2_i_2_n_4,last_sect_carry__2_i_3_n_4,last_sect_carry__2_i_4_n_4}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__2_i_1
       (.I0(\sect_cnt_reg_n_4_[46] ),
        .I1(p_0_in0_in[46]),
        .I2(\sect_cnt_reg_n_4_[45] ),
        .I3(p_0_in0_in[45]),
        .I4(\sect_cnt_reg_n_4_[47] ),
        .I5(p_0_in0_in[47]),
        .O(last_sect_carry__2_i_1_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__2_i_2
       (.I0(\sect_cnt_reg_n_4_[43] ),
        .I1(p_0_in0_in[43]),
        .I2(\sect_cnt_reg_n_4_[42] ),
        .I3(p_0_in0_in[42]),
        .I4(\sect_cnt_reg_n_4_[44] ),
        .I5(p_0_in0_in[44]),
        .O(last_sect_carry__2_i_2_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__2_i_3
       (.I0(\sect_cnt_reg_n_4_[40] ),
        .I1(p_0_in0_in[40]),
        .I2(\sect_cnt_reg_n_4_[39] ),
        .I3(p_0_in0_in[39]),
        .I4(\sect_cnt_reg_n_4_[41] ),
        .I5(p_0_in0_in[41]),
        .O(last_sect_carry__2_i_3_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__2_i_4
       (.I0(\sect_cnt_reg_n_4_[37] ),
        .I1(p_0_in0_in[37]),
        .I2(\sect_cnt_reg_n_4_[36] ),
        .I3(p_0_in0_in[36]),
        .I4(\sect_cnt_reg_n_4_[38] ),
        .I5(p_0_in0_in[38]),
        .O(last_sect_carry__2_i_4_n_4));
  CARRY4 last_sect_carry__3
       (.CI(last_sect_carry__2_n_4),
        .CO({NLW_last_sect_carry__3_CO_UNCONNECTED[3:2],last_sect,last_sect_carry__3_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__3_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,rs_wreq_n_126,rs_wreq_n_127}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_1
       (.I0(\sect_cnt_reg_n_4_[10] ),
        .I1(p_0_in0_in[10]),
        .I2(\sect_cnt_reg_n_4_[9] ),
        .I3(p_0_in0_in[9]),
        .I4(\sect_cnt_reg_n_4_[11] ),
        .I5(p_0_in0_in[11]),
        .O(last_sect_carry_i_1_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_2
       (.I0(\sect_cnt_reg_n_4_[7] ),
        .I1(p_0_in0_in[7]),
        .I2(\sect_cnt_reg_n_4_[6] ),
        .I3(p_0_in0_in[6]),
        .I4(\sect_cnt_reg_n_4_[8] ),
        .I5(p_0_in0_in[8]),
        .O(last_sect_carry_i_2_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_3
       (.I0(\sect_cnt_reg_n_4_[4] ),
        .I1(p_0_in0_in[4]),
        .I2(\sect_cnt_reg_n_4_[3] ),
        .I3(p_0_in0_in[3]),
        .I4(\sect_cnt_reg_n_4_[5] ),
        .I5(p_0_in0_in[5]),
        .O(last_sect_carry_i_3_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_4
       (.I0(\sect_cnt_reg_n_4_[1] ),
        .I1(p_0_in0_in[1]),
        .I2(\sect_cnt_reg_n_4_[0] ),
        .I3(p_0_in0_in[0]),
        .I4(\sect_cnt_reg_n_4_[2] ),
        .I5(p_0_in0_in[2]),
        .O(last_sect_carry_i_4_n_4));
  LUT1 #(
    .INIT(2'h1)) 
    \len_cnt[0]_i_1 
       (.I0(len_cnt_reg[0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \len_cnt[1]_i_1 
       (.I0(len_cnt_reg[0]),
        .I1(len_cnt_reg[1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \len_cnt[2]_i_1 
       (.I0(len_cnt_reg[0]),
        .I1(len_cnt_reg[1]),
        .I2(len_cnt_reg[2]),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \len_cnt[3]_i_1 
       (.I0(len_cnt_reg[1]),
        .I1(len_cnt_reg[0]),
        .I2(len_cnt_reg[2]),
        .I3(len_cnt_reg[3]),
        .O(p_0_in__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \len_cnt[4]_i_1 
       (.I0(len_cnt_reg[2]),
        .I1(len_cnt_reg[0]),
        .I2(len_cnt_reg[1]),
        .I3(len_cnt_reg[3]),
        .I4(len_cnt_reg[4]),
        .O(p_0_in__0[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \len_cnt[5]_i_1 
       (.I0(len_cnt_reg[3]),
        .I1(len_cnt_reg[1]),
        .I2(len_cnt_reg[0]),
        .I3(len_cnt_reg[2]),
        .I4(len_cnt_reg[4]),
        .I5(len_cnt_reg[5]),
        .O(p_0_in__0[5]));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \len_cnt[6]_i_1 
       (.I0(\len_cnt[7]_i_4_n_4 ),
        .I1(len_cnt_reg[6]),
        .O(p_0_in__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \len_cnt[7]_i_3 
       (.I0(\len_cnt[7]_i_4_n_4 ),
        .I1(len_cnt_reg[6]),
        .I2(len_cnt_reg[7]),
        .O(p_0_in__0[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \len_cnt[7]_i_4 
       (.I0(len_cnt_reg[5]),
        .I1(len_cnt_reg[3]),
        .I2(len_cnt_reg[1]),
        .I3(len_cnt_reg[0]),
        .I4(len_cnt_reg[2]),
        .I5(len_cnt_reg[4]),
        .O(\len_cnt[7]_i_4_n_4 ));
  FDRE \len_cnt_reg[0] 
       (.C(ap_clk),
        .CE(p_18_in),
        .D(p_0_in__0[0]),
        .Q(len_cnt_reg[0]),
        .R(fifo_burst_n_18));
  FDRE \len_cnt_reg[1] 
       (.C(ap_clk),
        .CE(p_18_in),
        .D(p_0_in__0[1]),
        .Q(len_cnt_reg[1]),
        .R(fifo_burst_n_18));
  FDRE \len_cnt_reg[2] 
       (.C(ap_clk),
        .CE(p_18_in),
        .D(p_0_in__0[2]),
        .Q(len_cnt_reg[2]),
        .R(fifo_burst_n_18));
  FDRE \len_cnt_reg[3] 
       (.C(ap_clk),
        .CE(p_18_in),
        .D(p_0_in__0[3]),
        .Q(len_cnt_reg[3]),
        .R(fifo_burst_n_18));
  FDRE \len_cnt_reg[4] 
       (.C(ap_clk),
        .CE(p_18_in),
        .D(p_0_in__0[4]),
        .Q(len_cnt_reg[4]),
        .R(fifo_burst_n_18));
  FDRE \len_cnt_reg[5] 
       (.C(ap_clk),
        .CE(p_18_in),
        .D(p_0_in__0[5]),
        .Q(len_cnt_reg[5]),
        .R(fifo_burst_n_18));
  FDRE \len_cnt_reg[6] 
       (.C(ap_clk),
        .CE(p_18_in),
        .D(p_0_in__0[6]),
        .Q(len_cnt_reg[6]),
        .R(fifo_burst_n_18));
  FDRE \len_cnt_reg[7] 
       (.C(ap_clk),
        .CE(p_18_in),
        .D(p_0_in__0[7]),
        .Q(len_cnt_reg[7]),
        .R(fifo_burst_n_18));
  design_2_sw_compute_0_0_sw_compute_gmem_m_axi_reg_slice__parameterized1 rs_resp
       (.Q(Q),
        .SR(SR),
        .ap_clk(ap_clk),
        .m_axi_gmem_BVALID(m_axi_gmem_BVALID),
        .resp_ready__1(resp_ready__1),
        .s_ready_t_reg_0(s_ready_t_reg));
  design_2_sw_compute_0_0_sw_compute_gmem_m_axi_reg_slice rs_wreq
       (.AWVALID_Dummy(AWVALID_Dummy),
        .D({rs_wreq_n_6,rs_wreq_n_7,rs_wreq_n_8,rs_wreq_n_9,rs_wreq_n_10,rs_wreq_n_11,rs_wreq_n_12,rs_wreq_n_13,rs_wreq_n_14,rs_wreq_n_15,rs_wreq_n_16,rs_wreq_n_17,rs_wreq_n_18,rs_wreq_n_19,rs_wreq_n_20,rs_wreq_n_21,rs_wreq_n_22,rs_wreq_n_23,rs_wreq_n_24,rs_wreq_n_25,rs_wreq_n_26,rs_wreq_n_27,rs_wreq_n_28,rs_wreq_n_29,rs_wreq_n_30,rs_wreq_n_31,rs_wreq_n_32,rs_wreq_n_33,rs_wreq_n_34,rs_wreq_n_35,rs_wreq_n_36,rs_wreq_n_37,rs_wreq_n_38,rs_wreq_n_39,rs_wreq_n_40,rs_wreq_n_41,rs_wreq_n_42,rs_wreq_n_43,rs_wreq_n_44,rs_wreq_n_45,rs_wreq_n_46,rs_wreq_n_47,rs_wreq_n_48,rs_wreq_n_49,rs_wreq_n_50,rs_wreq_n_51,rs_wreq_n_52,rs_wreq_n_53,rs_wreq_n_54,rs_wreq_n_55,rs_wreq_n_56,rs_wreq_n_57}),
        .E(E),
        .Q(wreq_valid),
        .S({rs_wreq_n_126,rs_wreq_n_127}),
        .SR(SR),
        .ap_clk(ap_clk),
        .\data_p1_reg[63]_0 ({rs_wreq_n_128,rs_wreq_n_129,rs_wreq_n_130,rs_wreq_n_131,rs_wreq_n_132,rs_wreq_n_133,rs_wreq_n_134,rs_wreq_n_135,rs_wreq_n_136,rs_wreq_n_137,rs_wreq_n_138,rs_wreq_n_139,rs_wreq_n_140,rs_wreq_n_141,rs_wreq_n_142,rs_wreq_n_143,rs_wreq_n_144,rs_wreq_n_145,rs_wreq_n_146,rs_wreq_n_147,rs_wreq_n_148,rs_wreq_n_149,rs_wreq_n_150,rs_wreq_n_151,rs_wreq_n_152,rs_wreq_n_153,rs_wreq_n_154,rs_wreq_n_155,rs_wreq_n_156,rs_wreq_n_157,rs_wreq_n_158,rs_wreq_n_159,rs_wreq_n_160,rs_wreq_n_161,rs_wreq_n_162,rs_wreq_n_163,rs_wreq_n_164,rs_wreq_n_165,rs_wreq_n_166,rs_wreq_n_167,rs_wreq_n_168,rs_wreq_n_169,rs_wreq_n_170,rs_wreq_n_171,rs_wreq_n_172,rs_wreq_n_173,rs_wreq_n_174,rs_wreq_n_175,rs_wreq_n_176,rs_wreq_n_177,rs_wreq_n_178,rs_wreq_n_179,rs_wreq_n_180,rs_wreq_n_181,rs_wreq_n_182,rs_wreq_n_183,rs_wreq_n_184,rs_wreq_n_185,rs_wreq_n_186,rs_wreq_n_187,rs_wreq_n_188,rs_wreq_n_189}),
        .\data_p1_reg[95]_0 ({rs_wreq_n_58,p_1_in,rs_wreq_n_64,rs_wreq_n_65,rs_wreq_n_66,rs_wreq_n_67,rs_wreq_n_68,rs_wreq_n_69,rs_wreq_n_70,rs_wreq_n_71,rs_wreq_n_72,rs_wreq_n_73,rs_wreq_n_74,rs_wreq_n_75,rs_wreq_n_76,rs_wreq_n_77,rs_wreq_n_78,rs_wreq_n_79,rs_wreq_n_80,rs_wreq_n_81,rs_wreq_n_82,rs_wreq_n_83,rs_wreq_n_84,rs_wreq_n_85,rs_wreq_n_86,rs_wreq_n_87,rs_wreq_n_88,rs_wreq_n_89,rs_wreq_n_90,rs_wreq_n_91,rs_wreq_n_92,rs_wreq_n_93,rs_wreq_n_94,rs_wreq_n_95,rs_wreq_n_96,rs_wreq_n_97,rs_wreq_n_98,rs_wreq_n_99,rs_wreq_n_100,rs_wreq_n_101,rs_wreq_n_102,rs_wreq_n_103,rs_wreq_n_104,rs_wreq_n_105,rs_wreq_n_106,rs_wreq_n_107,rs_wreq_n_108,rs_wreq_n_109,rs_wreq_n_110,rs_wreq_n_111,rs_wreq_n_112,rs_wreq_n_113,rs_wreq_n_114,rs_wreq_n_115,rs_wreq_n_116,rs_wreq_n_117,rs_wreq_n_118,rs_wreq_n_119,rs_wreq_n_120,rs_wreq_n_121,rs_wreq_n_122,rs_wreq_n_123,rs_wreq_n_124,rs_wreq_n_125}),
        .\data_p2_reg[73]_0 (D),
        .\end_addr_reg[13] ({\end_addr[13]_i_2_n_4 ,\end_addr[13]_i_3_n_4 ,\end_addr[13]_i_4_n_4 ,\end_addr[13]_i_5_n_4 }),
        .\end_addr_reg[17] ({\end_addr[17]_i_2_n_4 ,\end_addr[17]_i_3_n_4 ,\end_addr[17]_i_4_n_4 ,\end_addr[17]_i_5_n_4 }),
        .\end_addr_reg[21] ({\end_addr[21]_i_2_n_4 ,\end_addr[21]_i_3_n_4 ,\end_addr[21]_i_4_n_4 ,\end_addr[21]_i_5_n_4 }),
        .\end_addr_reg[25] ({\end_addr[25]_i_2_n_4 ,\end_addr[25]_i_3_n_4 ,\end_addr[25]_i_4_n_4 ,\end_addr[25]_i_5_n_4 }),
        .\end_addr_reg[29] ({\end_addr[29]_i_2_n_4 ,\end_addr[29]_i_3_n_4 ,\end_addr[29]_i_4_n_4 ,\end_addr[29]_i_5_n_4 }),
        .\end_addr_reg[33] ({\end_addr[33]_i_2_n_4 ,\end_addr[33]_i_3_n_4 }),
        .\end_addr_reg[5] ({\end_addr[5]_i_2_n_4 ,\end_addr[5]_i_3_n_4 ,\end_addr[5]_i_4_n_4 ,\end_addr[5]_i_5_n_4 }),
        .\end_addr_reg[9] ({\end_addr[9]_i_2_n_4 ,\end_addr[9]_i_3_n_4 ,\end_addr[9]_i_4_n_4 ,\end_addr[9]_i_5_n_4 }),
        .last_sect_buf_reg({\sect_cnt_reg_n_4_[51] ,\sect_cnt_reg_n_4_[50] ,\sect_cnt_reg_n_4_[49] ,\sect_cnt_reg_n_4_[48] ,\sect_cnt_reg_n_4_[0] }),
        .last_sect_buf_reg_0(p_0_in0_in[51:48]),
        .next_wreq(next_wreq),
        .s_ready_t_reg_0(AWREADY_Dummy),
        .sect_cnt0(sect_cnt0));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[10]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_4_[10] ),
        .O(sect_addr[10]));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[11]_i_2 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_4_[11] ),
        .O(sect_addr[11]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[12]_i_1 
       (.I0(p_0_in_1[0]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[0] ),
        .O(sect_addr[12]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[13]_i_1 
       (.I0(p_0_in_1[1]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[1] ),
        .O(sect_addr[13]));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[14]_i_1 
       (.I0(p_0_in_1[2]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[2] ),
        .O(sect_addr[14]));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[15]_i_1 
       (.I0(p_0_in_1[3]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[3] ),
        .O(sect_addr[15]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[16]_i_1 
       (.I0(p_0_in_1[4]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[4] ),
        .O(sect_addr[16]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[17]_i_1 
       (.I0(p_0_in_1[5]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[5] ),
        .O(sect_addr[17]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[18]_i_1 
       (.I0(p_0_in_1[6]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[6] ),
        .O(sect_addr[18]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[19]_i_1 
       (.I0(p_0_in_1[7]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[7] ),
        .O(sect_addr[19]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[20]_i_1 
       (.I0(p_0_in_1[8]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[8] ),
        .O(sect_addr[20]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[21]_i_1 
       (.I0(p_0_in_1[9]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[9] ),
        .O(sect_addr[21]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[22]_i_1 
       (.I0(p_0_in_1[10]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[10] ),
        .O(sect_addr[22]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[23]_i_1 
       (.I0(p_0_in_1[11]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[11] ),
        .O(sect_addr[23]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[24]_i_1 
       (.I0(p_0_in_1[12]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[12] ),
        .O(sect_addr[24]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[25]_i_1 
       (.I0(p_0_in_1[13]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[13] ),
        .O(sect_addr[25]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[26]_i_1 
       (.I0(p_0_in_1[14]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[14] ),
        .O(sect_addr[26]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[27]_i_1 
       (.I0(p_0_in_1[15]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[15] ),
        .O(sect_addr[27]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[28]_i_1 
       (.I0(p_0_in_1[16]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[16] ),
        .O(sect_addr[28]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[29]_i_1 
       (.I0(p_0_in_1[17]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[17] ),
        .O(sect_addr[29]));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[2]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_4_[2] ),
        .O(sect_addr[2]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[30]_i_1 
       (.I0(p_0_in_1[18]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[18] ),
        .O(sect_addr[30]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[31]_i_1 
       (.I0(p_0_in_1[19]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[19] ),
        .O(sect_addr[31]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[32]_i_1 
       (.I0(p_0_in_1[20]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[20] ),
        .O(sect_addr[32]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[33]_i_1 
       (.I0(p_0_in_1[21]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[21] ),
        .O(sect_addr[33]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[34]_i_1 
       (.I0(p_0_in_1[22]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[22] ),
        .O(sect_addr[34]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[35]_i_1 
       (.I0(p_0_in_1[23]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[23] ),
        .O(sect_addr[35]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[36]_i_1 
       (.I0(p_0_in_1[24]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[24] ),
        .O(sect_addr[36]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[37]_i_1 
       (.I0(p_0_in_1[25]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[25] ),
        .O(sect_addr[37]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[38]_i_1 
       (.I0(p_0_in_1[26]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[26] ),
        .O(sect_addr[38]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[39]_i_1 
       (.I0(p_0_in_1[27]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[27] ),
        .O(sect_addr[39]));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[3]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_4_[3] ),
        .O(sect_addr[3]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[40]_i_1 
       (.I0(p_0_in_1[28]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[28] ),
        .O(sect_addr[40]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[41]_i_1 
       (.I0(p_0_in_1[29]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[29] ),
        .O(sect_addr[41]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[42]_i_1 
       (.I0(p_0_in_1[30]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[30] ),
        .O(sect_addr[42]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[43]_i_1 
       (.I0(p_0_in_1[31]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[31] ),
        .O(sect_addr[43]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[44]_i_1 
       (.I0(p_0_in_1[32]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[32] ),
        .O(sect_addr[44]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[45]_i_1 
       (.I0(p_0_in_1[33]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[33] ),
        .O(sect_addr[45]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[46]_i_1 
       (.I0(p_0_in_1[34]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[34] ),
        .O(sect_addr[46]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[47]_i_1 
       (.I0(p_0_in_1[35]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[35] ),
        .O(sect_addr[47]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[48]_i_1 
       (.I0(p_0_in_1[36]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[36] ),
        .O(sect_addr[48]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[49]_i_1 
       (.I0(p_0_in_1[37]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[37] ),
        .O(sect_addr[49]));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[4]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_4_[4] ),
        .O(sect_addr[4]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[50]_i_1 
       (.I0(p_0_in_1[38]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[38] ),
        .O(sect_addr[50]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[51]_i_1 
       (.I0(p_0_in_1[39]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[39] ),
        .O(sect_addr[51]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[52]_i_1 
       (.I0(p_0_in_1[40]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[40] ),
        .O(sect_addr[52]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[53]_i_1 
       (.I0(p_0_in_1[41]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[41] ),
        .O(sect_addr[53]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[54]_i_1 
       (.I0(p_0_in_1[42]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[42] ),
        .O(sect_addr[54]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[55]_i_1 
       (.I0(p_0_in_1[43]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[43] ),
        .O(sect_addr[55]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[56]_i_1 
       (.I0(p_0_in_1[44]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[44] ),
        .O(sect_addr[56]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[57]_i_1 
       (.I0(p_0_in_1[45]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[45] ),
        .O(sect_addr[57]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[58]_i_1 
       (.I0(p_0_in_1[46]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[46] ),
        .O(sect_addr[58]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[59]_i_1 
       (.I0(p_0_in_1[47]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[47] ),
        .O(sect_addr[59]));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[5]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_4_[5] ),
        .O(sect_addr[5]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[60]_i_1 
       (.I0(p_0_in_1[48]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[48] ),
        .O(sect_addr[60]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[61]_i_1 
       (.I0(p_0_in_1[49]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[49] ),
        .O(sect_addr[61]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[62]_i_1 
       (.I0(p_0_in_1[50]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[50] ),
        .O(sect_addr[62]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[63]_i_1 
       (.I0(p_0_in_1[51]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[51] ),
        .O(sect_addr[63]));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[6]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_4_[6] ),
        .O(sect_addr[6]));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[7]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_4_[7] ),
        .O(sect_addr[7]));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[8]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_4_[8] ),
        .O(sect_addr[8]));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[9]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_4_[9] ),
        .O(sect_addr[9]));
  FDRE \sect_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[10]),
        .Q(\sect_addr_buf_reg_n_4_[10] ),
        .R(fifo_burst_n_20));
  FDRE \sect_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[11]),
        .Q(\sect_addr_buf_reg_n_4_[11] ),
        .R(fifo_burst_n_20));
  FDRE \sect_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[12]),
        .Q(\sect_addr_buf_reg_n_4_[12] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[13]),
        .Q(\sect_addr_buf_reg_n_4_[13] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[14]),
        .Q(\sect_addr_buf_reg_n_4_[14] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[15]),
        .Q(\sect_addr_buf_reg_n_4_[15] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[16]),
        .Q(\sect_addr_buf_reg_n_4_[16] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[17]),
        .Q(\sect_addr_buf_reg_n_4_[17] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[18]),
        .Q(\sect_addr_buf_reg_n_4_[18] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[19]),
        .Q(\sect_addr_buf_reg_n_4_[19] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[20]),
        .Q(\sect_addr_buf_reg_n_4_[20] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[21]),
        .Q(\sect_addr_buf_reg_n_4_[21] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[22]),
        .Q(\sect_addr_buf_reg_n_4_[22] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[23]),
        .Q(\sect_addr_buf_reg_n_4_[23] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[24]),
        .Q(\sect_addr_buf_reg_n_4_[24] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[25]),
        .Q(\sect_addr_buf_reg_n_4_[25] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[26]),
        .Q(\sect_addr_buf_reg_n_4_[26] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[27]),
        .Q(\sect_addr_buf_reg_n_4_[27] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[28]),
        .Q(\sect_addr_buf_reg_n_4_[28] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[29]),
        .Q(\sect_addr_buf_reg_n_4_[29] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[2]),
        .Q(\sect_addr_buf_reg_n_4_[2] ),
        .R(fifo_burst_n_20));
  FDRE \sect_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[30]),
        .Q(\sect_addr_buf_reg_n_4_[30] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[31]),
        .Q(\sect_addr_buf_reg_n_4_[31] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[32] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[32]),
        .Q(\sect_addr_buf_reg_n_4_[32] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[33] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[33]),
        .Q(\sect_addr_buf_reg_n_4_[33] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[34] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[34]),
        .Q(\sect_addr_buf_reg_n_4_[34] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[35] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[35]),
        .Q(\sect_addr_buf_reg_n_4_[35] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[36] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[36]),
        .Q(\sect_addr_buf_reg_n_4_[36] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[37] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[37]),
        .Q(\sect_addr_buf_reg_n_4_[37] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[38] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[38]),
        .Q(\sect_addr_buf_reg_n_4_[38] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[39] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[39]),
        .Q(\sect_addr_buf_reg_n_4_[39] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[3]),
        .Q(\sect_addr_buf_reg_n_4_[3] ),
        .R(fifo_burst_n_20));
  FDRE \sect_addr_buf_reg[40] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[40]),
        .Q(\sect_addr_buf_reg_n_4_[40] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[41] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[41]),
        .Q(\sect_addr_buf_reg_n_4_[41] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[42] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[42]),
        .Q(\sect_addr_buf_reg_n_4_[42] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[43] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[43]),
        .Q(\sect_addr_buf_reg_n_4_[43] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[44] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[44]),
        .Q(\sect_addr_buf_reg_n_4_[44] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[45] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[45]),
        .Q(\sect_addr_buf_reg_n_4_[45] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[46] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[46]),
        .Q(\sect_addr_buf_reg_n_4_[46] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[47] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[47]),
        .Q(\sect_addr_buf_reg_n_4_[47] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[48] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[48]),
        .Q(\sect_addr_buf_reg_n_4_[48] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[49] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[49]),
        .Q(\sect_addr_buf_reg_n_4_[49] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[4]),
        .Q(\sect_addr_buf_reg_n_4_[4] ),
        .R(fifo_burst_n_20));
  FDRE \sect_addr_buf_reg[50] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[50]),
        .Q(\sect_addr_buf_reg_n_4_[50] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[51] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[51]),
        .Q(\sect_addr_buf_reg_n_4_[51] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[52] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[52]),
        .Q(\sect_addr_buf_reg_n_4_[52] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[53] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[53]),
        .Q(\sect_addr_buf_reg_n_4_[53] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[54] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[54]),
        .Q(\sect_addr_buf_reg_n_4_[54] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[55] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[55]),
        .Q(\sect_addr_buf_reg_n_4_[55] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[56] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[56]),
        .Q(\sect_addr_buf_reg_n_4_[56] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[57] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[57]),
        .Q(\sect_addr_buf_reg_n_4_[57] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[58] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[58]),
        .Q(\sect_addr_buf_reg_n_4_[58] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[59] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[59]),
        .Q(\sect_addr_buf_reg_n_4_[59] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[5]),
        .Q(\sect_addr_buf_reg_n_4_[5] ),
        .R(fifo_burst_n_20));
  FDRE \sect_addr_buf_reg[60] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[60]),
        .Q(\sect_addr_buf_reg_n_4_[60] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[61] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[61]),
        .Q(\sect_addr_buf_reg_n_4_[61] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[62] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[62]),
        .Q(\sect_addr_buf_reg_n_4_[62] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[63] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[63]),
        .Q(\sect_addr_buf_reg_n_4_[63] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[6]),
        .Q(\sect_addr_buf_reg_n_4_[6] ),
        .R(fifo_burst_n_20));
  FDRE \sect_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[7]),
        .Q(\sect_addr_buf_reg_n_4_[7] ),
        .R(fifo_burst_n_20));
  FDRE \sect_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[8]),
        .Q(\sect_addr_buf_reg_n_4_[8] ),
        .R(fifo_burst_n_20));
  FDRE \sect_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[9]),
        .Q(\sect_addr_buf_reg_n_4_[9] ),
        .R(fifo_burst_n_20));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry
       (.CI(1'b0),
        .CO({sect_cnt0_carry_n_4,sect_cnt0_carry_n_5,sect_cnt0_carry_n_6,sect_cnt0_carry_n_7}),
        .CYINIT(\sect_cnt_reg_n_4_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[4:1]),
        .S({\sect_cnt_reg_n_4_[4] ,\sect_cnt_reg_n_4_[3] ,\sect_cnt_reg_n_4_[2] ,\sect_cnt_reg_n_4_[1] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__0
       (.CI(sect_cnt0_carry_n_4),
        .CO({sect_cnt0_carry__0_n_4,sect_cnt0_carry__0_n_5,sect_cnt0_carry__0_n_6,sect_cnt0_carry__0_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[8:5]),
        .S({\sect_cnt_reg_n_4_[8] ,\sect_cnt_reg_n_4_[7] ,\sect_cnt_reg_n_4_[6] ,\sect_cnt_reg_n_4_[5] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__1
       (.CI(sect_cnt0_carry__0_n_4),
        .CO({sect_cnt0_carry__1_n_4,sect_cnt0_carry__1_n_5,sect_cnt0_carry__1_n_6,sect_cnt0_carry__1_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[12:9]),
        .S({\sect_cnt_reg_n_4_[12] ,\sect_cnt_reg_n_4_[11] ,\sect_cnt_reg_n_4_[10] ,\sect_cnt_reg_n_4_[9] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__10
       (.CI(sect_cnt0_carry__9_n_4),
        .CO({sect_cnt0_carry__10_n_4,sect_cnt0_carry__10_n_5,sect_cnt0_carry__10_n_6,sect_cnt0_carry__10_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[48:45]),
        .S({\sect_cnt_reg_n_4_[48] ,\sect_cnt_reg_n_4_[47] ,\sect_cnt_reg_n_4_[46] ,\sect_cnt_reg_n_4_[45] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__11
       (.CI(sect_cnt0_carry__10_n_4),
        .CO({NLW_sect_cnt0_carry__11_CO_UNCONNECTED[3:2],sect_cnt0_carry__11_n_6,sect_cnt0_carry__11_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_sect_cnt0_carry__11_O_UNCONNECTED[3],sect_cnt0[51:49]}),
        .S({1'b0,\sect_cnt_reg_n_4_[51] ,\sect_cnt_reg_n_4_[50] ,\sect_cnt_reg_n_4_[49] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__2
       (.CI(sect_cnt0_carry__1_n_4),
        .CO({sect_cnt0_carry__2_n_4,sect_cnt0_carry__2_n_5,sect_cnt0_carry__2_n_6,sect_cnt0_carry__2_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[16:13]),
        .S({\sect_cnt_reg_n_4_[16] ,\sect_cnt_reg_n_4_[15] ,\sect_cnt_reg_n_4_[14] ,\sect_cnt_reg_n_4_[13] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__3
       (.CI(sect_cnt0_carry__2_n_4),
        .CO({sect_cnt0_carry__3_n_4,sect_cnt0_carry__3_n_5,sect_cnt0_carry__3_n_6,sect_cnt0_carry__3_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[20:17]),
        .S({\sect_cnt_reg_n_4_[20] ,\sect_cnt_reg_n_4_[19] ,\sect_cnt_reg_n_4_[18] ,\sect_cnt_reg_n_4_[17] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__4
       (.CI(sect_cnt0_carry__3_n_4),
        .CO({sect_cnt0_carry__4_n_4,sect_cnt0_carry__4_n_5,sect_cnt0_carry__4_n_6,sect_cnt0_carry__4_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[24:21]),
        .S({\sect_cnt_reg_n_4_[24] ,\sect_cnt_reg_n_4_[23] ,\sect_cnt_reg_n_4_[22] ,\sect_cnt_reg_n_4_[21] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__5
       (.CI(sect_cnt0_carry__4_n_4),
        .CO({sect_cnt0_carry__5_n_4,sect_cnt0_carry__5_n_5,sect_cnt0_carry__5_n_6,sect_cnt0_carry__5_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[28:25]),
        .S({\sect_cnt_reg_n_4_[28] ,\sect_cnt_reg_n_4_[27] ,\sect_cnt_reg_n_4_[26] ,\sect_cnt_reg_n_4_[25] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__6
       (.CI(sect_cnt0_carry__5_n_4),
        .CO({sect_cnt0_carry__6_n_4,sect_cnt0_carry__6_n_5,sect_cnt0_carry__6_n_6,sect_cnt0_carry__6_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[32:29]),
        .S({\sect_cnt_reg_n_4_[32] ,\sect_cnt_reg_n_4_[31] ,\sect_cnt_reg_n_4_[30] ,\sect_cnt_reg_n_4_[29] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__7
       (.CI(sect_cnt0_carry__6_n_4),
        .CO({sect_cnt0_carry__7_n_4,sect_cnt0_carry__7_n_5,sect_cnt0_carry__7_n_6,sect_cnt0_carry__7_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[36:33]),
        .S({\sect_cnt_reg_n_4_[36] ,\sect_cnt_reg_n_4_[35] ,\sect_cnt_reg_n_4_[34] ,\sect_cnt_reg_n_4_[33] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__8
       (.CI(sect_cnt0_carry__7_n_4),
        .CO({sect_cnt0_carry__8_n_4,sect_cnt0_carry__8_n_5,sect_cnt0_carry__8_n_6,sect_cnt0_carry__8_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[40:37]),
        .S({\sect_cnt_reg_n_4_[40] ,\sect_cnt_reg_n_4_[39] ,\sect_cnt_reg_n_4_[38] ,\sect_cnt_reg_n_4_[37] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__9
       (.CI(sect_cnt0_carry__8_n_4),
        .CO({sect_cnt0_carry__9_n_4,sect_cnt0_carry__9_n_5,sect_cnt0_carry__9_n_6,sect_cnt0_carry__9_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[44:41]),
        .S({\sect_cnt_reg_n_4_[44] ,\sect_cnt_reg_n_4_[43] ,\sect_cnt_reg_n_4_[42] ,\sect_cnt_reg_n_4_[41] }));
  FDRE \sect_cnt_reg[0] 
       (.C(ap_clk),
        .CE(fifo_burst_n_8),
        .D(rs_wreq_n_57),
        .Q(\sect_cnt_reg_n_4_[0] ),
        .R(SR));
  FDRE \sect_cnt_reg[10] 
       (.C(ap_clk),
        .CE(fifo_burst_n_8),
        .D(rs_wreq_n_47),
        .Q(\sect_cnt_reg_n_4_[10] ),
        .R(SR));
  FDRE \sect_cnt_reg[11] 
       (.C(ap_clk),
        .CE(fifo_burst_n_8),
        .D(rs_wreq_n_46),
        .Q(\sect_cnt_reg_n_4_[11] ),
        .R(SR));
  FDRE \sect_cnt_reg[12] 
       (.C(ap_clk),
        .CE(fifo_burst_n_8),
        .D(rs_wreq_n_45),
        .Q(\sect_cnt_reg_n_4_[12] ),
        .R(SR));
  FDRE \sect_cnt_reg[13] 
       (.C(ap_clk),
        .CE(fifo_burst_n_8),
        .D(rs_wreq_n_44),
        .Q(\sect_cnt_reg_n_4_[13] ),
        .R(SR));
  FDRE \sect_cnt_reg[14] 
       (.C(ap_clk),
        .CE(fifo_burst_n_8),
        .D(rs_wreq_n_43),
        .Q(\sect_cnt_reg_n_4_[14] ),
        .R(SR));
  FDRE \sect_cnt_reg[15] 
       (.C(ap_clk),
        .CE(fifo_burst_n_8),
        .D(rs_wreq_n_42),
        .Q(\sect_cnt_reg_n_4_[15] ),
        .R(SR));
  FDRE \sect_cnt_reg[16] 
       (.C(ap_clk),
        .CE(fifo_burst_n_8),
        .D(rs_wreq_n_41),
        .Q(\sect_cnt_reg_n_4_[16] ),
        .R(SR));
  FDRE \sect_cnt_reg[17] 
       (.C(ap_clk),
        .CE(fifo_burst_n_8),
        .D(rs_wreq_n_40),
        .Q(\sect_cnt_reg_n_4_[17] ),
        .R(SR));
  FDRE \sect_cnt_reg[18] 
       (.C(ap_clk),
        .CE(fifo_burst_n_8),
        .D(rs_wreq_n_39),
        .Q(\sect_cnt_reg_n_4_[18] ),
        .R(SR));
  FDRE \sect_cnt_reg[19] 
       (.C(ap_clk),
        .CE(fifo_burst_n_8),
        .D(rs_wreq_n_38),
        .Q(\sect_cnt_reg_n_4_[19] ),
        .R(SR));
  FDRE \sect_cnt_reg[1] 
       (.C(ap_clk),
        .CE(fifo_burst_n_8),
        .D(rs_wreq_n_56),
        .Q(\sect_cnt_reg_n_4_[1] ),
        .R(SR));
  FDRE \sect_cnt_reg[20] 
       (.C(ap_clk),
        .CE(fifo_burst_n_8),
        .D(rs_wreq_n_37),
        .Q(\sect_cnt_reg_n_4_[20] ),
        .R(SR));
  FDRE \sect_cnt_reg[21] 
       (.C(ap_clk),
        .CE(fifo_burst_n_8),
        .D(rs_wreq_n_36),
        .Q(\sect_cnt_reg_n_4_[21] ),
        .R(SR));
  FDRE \sect_cnt_reg[22] 
       (.C(ap_clk),
        .CE(fifo_burst_n_8),
        .D(rs_wreq_n_35),
        .Q(\sect_cnt_reg_n_4_[22] ),
        .R(SR));
  FDRE \sect_cnt_reg[23] 
       (.C(ap_clk),
        .CE(fifo_burst_n_8),
        .D(rs_wreq_n_34),
        .Q(\sect_cnt_reg_n_4_[23] ),
        .R(SR));
  FDRE \sect_cnt_reg[24] 
       (.C(ap_clk),
        .CE(fifo_burst_n_8),
        .D(rs_wreq_n_33),
        .Q(\sect_cnt_reg_n_4_[24] ),
        .R(SR));
  FDRE \sect_cnt_reg[25] 
       (.C(ap_clk),
        .CE(fifo_burst_n_8),
        .D(rs_wreq_n_32),
        .Q(\sect_cnt_reg_n_4_[25] ),
        .R(SR));
  FDRE \sect_cnt_reg[26] 
       (.C(ap_clk),
        .CE(fifo_burst_n_8),
        .D(rs_wreq_n_31),
        .Q(\sect_cnt_reg_n_4_[26] ),
        .R(SR));
  FDRE \sect_cnt_reg[27] 
       (.C(ap_clk),
        .CE(fifo_burst_n_8),
        .D(rs_wreq_n_30),
        .Q(\sect_cnt_reg_n_4_[27] ),
        .R(SR));
  FDRE \sect_cnt_reg[28] 
       (.C(ap_clk),
        .CE(fifo_burst_n_8),
        .D(rs_wreq_n_29),
        .Q(\sect_cnt_reg_n_4_[28] ),
        .R(SR));
  FDRE \sect_cnt_reg[29] 
       (.C(ap_clk),
        .CE(fifo_burst_n_8),
        .D(rs_wreq_n_28),
        .Q(\sect_cnt_reg_n_4_[29] ),
        .R(SR));
  FDRE \sect_cnt_reg[2] 
       (.C(ap_clk),
        .CE(fifo_burst_n_8),
        .D(rs_wreq_n_55),
        .Q(\sect_cnt_reg_n_4_[2] ),
        .R(SR));
  FDRE \sect_cnt_reg[30] 
       (.C(ap_clk),
        .CE(fifo_burst_n_8),
        .D(rs_wreq_n_27),
        .Q(\sect_cnt_reg_n_4_[30] ),
        .R(SR));
  FDRE \sect_cnt_reg[31] 
       (.C(ap_clk),
        .CE(fifo_burst_n_8),
        .D(rs_wreq_n_26),
        .Q(\sect_cnt_reg_n_4_[31] ),
        .R(SR));
  FDRE \sect_cnt_reg[32] 
       (.C(ap_clk),
        .CE(fifo_burst_n_8),
        .D(rs_wreq_n_25),
        .Q(\sect_cnt_reg_n_4_[32] ),
        .R(SR));
  FDRE \sect_cnt_reg[33] 
       (.C(ap_clk),
        .CE(fifo_burst_n_8),
        .D(rs_wreq_n_24),
        .Q(\sect_cnt_reg_n_4_[33] ),
        .R(SR));
  FDRE \sect_cnt_reg[34] 
       (.C(ap_clk),
        .CE(fifo_burst_n_8),
        .D(rs_wreq_n_23),
        .Q(\sect_cnt_reg_n_4_[34] ),
        .R(SR));
  FDRE \sect_cnt_reg[35] 
       (.C(ap_clk),
        .CE(fifo_burst_n_8),
        .D(rs_wreq_n_22),
        .Q(\sect_cnt_reg_n_4_[35] ),
        .R(SR));
  FDRE \sect_cnt_reg[36] 
       (.C(ap_clk),
        .CE(fifo_burst_n_8),
        .D(rs_wreq_n_21),
        .Q(\sect_cnt_reg_n_4_[36] ),
        .R(SR));
  FDRE \sect_cnt_reg[37] 
       (.C(ap_clk),
        .CE(fifo_burst_n_8),
        .D(rs_wreq_n_20),
        .Q(\sect_cnt_reg_n_4_[37] ),
        .R(SR));
  FDRE \sect_cnt_reg[38] 
       (.C(ap_clk),
        .CE(fifo_burst_n_8),
        .D(rs_wreq_n_19),
        .Q(\sect_cnt_reg_n_4_[38] ),
        .R(SR));
  FDRE \sect_cnt_reg[39] 
       (.C(ap_clk),
        .CE(fifo_burst_n_8),
        .D(rs_wreq_n_18),
        .Q(\sect_cnt_reg_n_4_[39] ),
        .R(SR));
  FDRE \sect_cnt_reg[3] 
       (.C(ap_clk),
        .CE(fifo_burst_n_8),
        .D(rs_wreq_n_54),
        .Q(\sect_cnt_reg_n_4_[3] ),
        .R(SR));
  FDRE \sect_cnt_reg[40] 
       (.C(ap_clk),
        .CE(fifo_burst_n_8),
        .D(rs_wreq_n_17),
        .Q(\sect_cnt_reg_n_4_[40] ),
        .R(SR));
  FDRE \sect_cnt_reg[41] 
       (.C(ap_clk),
        .CE(fifo_burst_n_8),
        .D(rs_wreq_n_16),
        .Q(\sect_cnt_reg_n_4_[41] ),
        .R(SR));
  FDRE \sect_cnt_reg[42] 
       (.C(ap_clk),
        .CE(fifo_burst_n_8),
        .D(rs_wreq_n_15),
        .Q(\sect_cnt_reg_n_4_[42] ),
        .R(SR));
  FDRE \sect_cnt_reg[43] 
       (.C(ap_clk),
        .CE(fifo_burst_n_8),
        .D(rs_wreq_n_14),
        .Q(\sect_cnt_reg_n_4_[43] ),
        .R(SR));
  FDRE \sect_cnt_reg[44] 
       (.C(ap_clk),
        .CE(fifo_burst_n_8),
        .D(rs_wreq_n_13),
        .Q(\sect_cnt_reg_n_4_[44] ),
        .R(SR));
  FDRE \sect_cnt_reg[45] 
       (.C(ap_clk),
        .CE(fifo_burst_n_8),
        .D(rs_wreq_n_12),
        .Q(\sect_cnt_reg_n_4_[45] ),
        .R(SR));
  FDRE \sect_cnt_reg[46] 
       (.C(ap_clk),
        .CE(fifo_burst_n_8),
        .D(rs_wreq_n_11),
        .Q(\sect_cnt_reg_n_4_[46] ),
        .R(SR));
  FDRE \sect_cnt_reg[47] 
       (.C(ap_clk),
        .CE(fifo_burst_n_8),
        .D(rs_wreq_n_10),
        .Q(\sect_cnt_reg_n_4_[47] ),
        .R(SR));
  FDRE \sect_cnt_reg[48] 
       (.C(ap_clk),
        .CE(fifo_burst_n_8),
        .D(rs_wreq_n_9),
        .Q(\sect_cnt_reg_n_4_[48] ),
        .R(SR));
  FDRE \sect_cnt_reg[49] 
       (.C(ap_clk),
        .CE(fifo_burst_n_8),
        .D(rs_wreq_n_8),
        .Q(\sect_cnt_reg_n_4_[49] ),
        .R(SR));
  FDRE \sect_cnt_reg[4] 
       (.C(ap_clk),
        .CE(fifo_burst_n_8),
        .D(rs_wreq_n_53),
        .Q(\sect_cnt_reg_n_4_[4] ),
        .R(SR));
  FDRE \sect_cnt_reg[50] 
       (.C(ap_clk),
        .CE(fifo_burst_n_8),
        .D(rs_wreq_n_7),
        .Q(\sect_cnt_reg_n_4_[50] ),
        .R(SR));
  FDRE \sect_cnt_reg[51] 
       (.C(ap_clk),
        .CE(fifo_burst_n_8),
        .D(rs_wreq_n_6),
        .Q(\sect_cnt_reg_n_4_[51] ),
        .R(SR));
  FDRE \sect_cnt_reg[5] 
       (.C(ap_clk),
        .CE(fifo_burst_n_8),
        .D(rs_wreq_n_52),
        .Q(\sect_cnt_reg_n_4_[5] ),
        .R(SR));
  FDRE \sect_cnt_reg[6] 
       (.C(ap_clk),
        .CE(fifo_burst_n_8),
        .D(rs_wreq_n_51),
        .Q(\sect_cnt_reg_n_4_[6] ),
        .R(SR));
  FDRE \sect_cnt_reg[7] 
       (.C(ap_clk),
        .CE(fifo_burst_n_8),
        .D(rs_wreq_n_50),
        .Q(\sect_cnt_reg_n_4_[7] ),
        .R(SR));
  FDRE \sect_cnt_reg[8] 
       (.C(ap_clk),
        .CE(fifo_burst_n_8),
        .D(rs_wreq_n_49),
        .Q(\sect_cnt_reg_n_4_[8] ),
        .R(SR));
  FDRE \sect_cnt_reg[9] 
       (.C(ap_clk),
        .CE(fifo_burst_n_8),
        .D(rs_wreq_n_48),
        .Q(\sect_cnt_reg_n_4_[9] ),
        .R(SR));
  LUT5 #(
    .INIT(32'hAA33F0FF)) 
    \sect_len_buf[0]_i_1 
       (.I0(beat_len[2]),
        .I1(\start_addr_reg_n_4_[2] ),
        .I2(\end_addr_reg_n_4_[2] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[0]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'hAA33F0FF)) 
    \sect_len_buf[1]_i_1 
       (.I0(beat_len[2]),
        .I1(\start_addr_reg_n_4_[3] ),
        .I2(\end_addr_reg_n_4_[3] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[1]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'hAA33F0FF)) 
    \sect_len_buf[2]_i_1 
       (.I0(beat_len[2]),
        .I1(\start_addr_reg_n_4_[4] ),
        .I2(\end_addr_reg_n_4_[4] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[2]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'hAA33F0FF)) 
    \sect_len_buf[3]_i_1 
       (.I0(beat_len[3]),
        .I1(\start_addr_reg_n_4_[5] ),
        .I2(\end_addr_reg_n_4_[5] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[3]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'hAA33F0FF)) 
    \sect_len_buf[4]_i_1 
       (.I0(beat_len[4]),
        .I1(\start_addr_reg_n_4_[6] ),
        .I2(\end_addr_reg_n_4_[6] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[4]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'hAA33F0FF)) 
    \sect_len_buf[5]_i_1 
       (.I0(beat_len[5]),
        .I1(\start_addr_reg_n_4_[7] ),
        .I2(\end_addr_reg_n_4_[7] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[5]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'hAA33F0FF)) 
    \sect_len_buf[6]_i_1 
       (.I0(beat_len[6]),
        .I1(\start_addr_reg_n_4_[8] ),
        .I2(\end_addr_reg_n_4_[8] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[6]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'hAA33F0FF)) 
    \sect_len_buf[7]_i_1 
       (.I0(beat_len[9]),
        .I1(\start_addr_reg_n_4_[9] ),
        .I2(\end_addr_reg_n_4_[9] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[7]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'hAA33F0FF)) 
    \sect_len_buf[8]_i_1 
       (.I0(beat_len[9]),
        .I1(\start_addr_reg_n_4_[10] ),
        .I2(\end_addr_reg_n_4_[10] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[8]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'hAA33F0FF)) 
    \sect_len_buf[9]_i_2 
       (.I0(beat_len[9]),
        .I1(\start_addr_reg_n_4_[11] ),
        .I2(\end_addr_reg_n_4_[11] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[9]_i_2_n_4 ));
  FDRE \sect_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(\sect_len_buf[0]_i_1_n_4 ),
        .Q(\sect_len_buf_reg_n_4_[0] ),
        .R(SR));
  FDRE \sect_len_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(\sect_len_buf[1]_i_1_n_4 ),
        .Q(\sect_len_buf_reg_n_4_[1] ),
        .R(SR));
  FDRE \sect_len_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(\sect_len_buf[2]_i_1_n_4 ),
        .Q(\sect_len_buf_reg_n_4_[2] ),
        .R(SR));
  FDRE \sect_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(\sect_len_buf[3]_i_1_n_4 ),
        .Q(\sect_len_buf_reg_n_4_[3] ),
        .R(SR));
  FDRE \sect_len_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(\sect_len_buf[4]_i_1_n_4 ),
        .Q(\sect_len_buf_reg_n_4_[4] ),
        .R(SR));
  FDRE \sect_len_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(\sect_len_buf[5]_i_1_n_4 ),
        .Q(\sect_len_buf_reg_n_4_[5] ),
        .R(SR));
  FDRE \sect_len_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(\sect_len_buf[6]_i_1_n_4 ),
        .Q(\sect_len_buf_reg_n_4_[6] ),
        .R(SR));
  FDRE \sect_len_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(\sect_len_buf[7]_i_1_n_4 ),
        .Q(\sect_len_buf_reg_n_4_[7] ),
        .R(SR));
  FDRE \sect_len_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(\sect_len_buf[8]_i_1_n_4 ),
        .Q(\sect_len_buf_reg_n_4_[8] ),
        .R(SR));
  FDRE \sect_len_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(\sect_len_buf[9]_i_2_n_4 ),
        .Q(\sect_len_buf_reg_n_4_[9] ),
        .R(SR));
  FDRE \start_addr_reg[10] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_117),
        .Q(\start_addr_reg_n_4_[10] ),
        .R(SR));
  FDRE \start_addr_reg[11] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_116),
        .Q(\start_addr_reg_n_4_[11] ),
        .R(SR));
  FDRE \start_addr_reg[12] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_115),
        .Q(p_0_in_1[0]),
        .R(SR));
  FDRE \start_addr_reg[13] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_114),
        .Q(p_0_in_1[1]),
        .R(SR));
  FDRE \start_addr_reg[14] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_113),
        .Q(p_0_in_1[2]),
        .R(SR));
  FDRE \start_addr_reg[15] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_112),
        .Q(p_0_in_1[3]),
        .R(SR));
  FDRE \start_addr_reg[16] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_111),
        .Q(p_0_in_1[4]),
        .R(SR));
  FDRE \start_addr_reg[17] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_110),
        .Q(p_0_in_1[5]),
        .R(SR));
  FDRE \start_addr_reg[18] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_109),
        .Q(p_0_in_1[6]),
        .R(SR));
  FDRE \start_addr_reg[19] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_108),
        .Q(p_0_in_1[7]),
        .R(SR));
  FDRE \start_addr_reg[20] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_107),
        .Q(p_0_in_1[8]),
        .R(SR));
  FDRE \start_addr_reg[21] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_106),
        .Q(p_0_in_1[9]),
        .R(SR));
  FDRE \start_addr_reg[22] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_105),
        .Q(p_0_in_1[10]),
        .R(SR));
  FDRE \start_addr_reg[23] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_104),
        .Q(p_0_in_1[11]),
        .R(SR));
  FDRE \start_addr_reg[24] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_103),
        .Q(p_0_in_1[12]),
        .R(SR));
  FDRE \start_addr_reg[25] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_102),
        .Q(p_0_in_1[13]),
        .R(SR));
  FDRE \start_addr_reg[26] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_101),
        .Q(p_0_in_1[14]),
        .R(SR));
  FDRE \start_addr_reg[27] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_100),
        .Q(p_0_in_1[15]),
        .R(SR));
  FDRE \start_addr_reg[28] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_99),
        .Q(p_0_in_1[16]),
        .R(SR));
  FDRE \start_addr_reg[29] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_98),
        .Q(p_0_in_1[17]),
        .R(SR));
  FDRE \start_addr_reg[2] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_125),
        .Q(\start_addr_reg_n_4_[2] ),
        .R(SR));
  FDRE \start_addr_reg[30] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_97),
        .Q(p_0_in_1[18]),
        .R(SR));
  FDRE \start_addr_reg[31] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_96),
        .Q(p_0_in_1[19]),
        .R(SR));
  FDRE \start_addr_reg[32] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_95),
        .Q(p_0_in_1[20]),
        .R(SR));
  FDRE \start_addr_reg[33] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_94),
        .Q(p_0_in_1[21]),
        .R(SR));
  FDRE \start_addr_reg[34] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_93),
        .Q(p_0_in_1[22]),
        .R(SR));
  FDRE \start_addr_reg[35] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_92),
        .Q(p_0_in_1[23]),
        .R(SR));
  FDRE \start_addr_reg[36] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_91),
        .Q(p_0_in_1[24]),
        .R(SR));
  FDRE \start_addr_reg[37] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_90),
        .Q(p_0_in_1[25]),
        .R(SR));
  FDRE \start_addr_reg[38] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_89),
        .Q(p_0_in_1[26]),
        .R(SR));
  FDRE \start_addr_reg[39] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_88),
        .Q(p_0_in_1[27]),
        .R(SR));
  FDRE \start_addr_reg[3] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_124),
        .Q(\start_addr_reg_n_4_[3] ),
        .R(SR));
  FDRE \start_addr_reg[40] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_87),
        .Q(p_0_in_1[28]),
        .R(SR));
  FDRE \start_addr_reg[41] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_86),
        .Q(p_0_in_1[29]),
        .R(SR));
  FDRE \start_addr_reg[42] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_85),
        .Q(p_0_in_1[30]),
        .R(SR));
  FDRE \start_addr_reg[43] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_84),
        .Q(p_0_in_1[31]),
        .R(SR));
  FDRE \start_addr_reg[44] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_83),
        .Q(p_0_in_1[32]),
        .R(SR));
  FDRE \start_addr_reg[45] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_82),
        .Q(p_0_in_1[33]),
        .R(SR));
  FDRE \start_addr_reg[46] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_81),
        .Q(p_0_in_1[34]),
        .R(SR));
  FDRE \start_addr_reg[47] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_80),
        .Q(p_0_in_1[35]),
        .R(SR));
  FDRE \start_addr_reg[48] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_79),
        .Q(p_0_in_1[36]),
        .R(SR));
  FDRE \start_addr_reg[49] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_78),
        .Q(p_0_in_1[37]),
        .R(SR));
  FDRE \start_addr_reg[4] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_123),
        .Q(\start_addr_reg_n_4_[4] ),
        .R(SR));
  FDRE \start_addr_reg[50] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_77),
        .Q(p_0_in_1[38]),
        .R(SR));
  FDRE \start_addr_reg[51] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_76),
        .Q(p_0_in_1[39]),
        .R(SR));
  FDRE \start_addr_reg[52] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_75),
        .Q(p_0_in_1[40]),
        .R(SR));
  FDRE \start_addr_reg[53] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_74),
        .Q(p_0_in_1[41]),
        .R(SR));
  FDRE \start_addr_reg[54] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_73),
        .Q(p_0_in_1[42]),
        .R(SR));
  FDRE \start_addr_reg[55] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_72),
        .Q(p_0_in_1[43]),
        .R(SR));
  FDRE \start_addr_reg[56] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_71),
        .Q(p_0_in_1[44]),
        .R(SR));
  FDRE \start_addr_reg[57] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_70),
        .Q(p_0_in_1[45]),
        .R(SR));
  FDRE \start_addr_reg[58] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_69),
        .Q(p_0_in_1[46]),
        .R(SR));
  FDRE \start_addr_reg[59] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_68),
        .Q(p_0_in_1[47]),
        .R(SR));
  FDRE \start_addr_reg[5] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_122),
        .Q(\start_addr_reg_n_4_[5] ),
        .R(SR));
  FDRE \start_addr_reg[60] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_67),
        .Q(p_0_in_1[48]),
        .R(SR));
  FDRE \start_addr_reg[61] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_66),
        .Q(p_0_in_1[49]),
        .R(SR));
  FDRE \start_addr_reg[62] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_65),
        .Q(p_0_in_1[50]),
        .R(SR));
  FDRE \start_addr_reg[63] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_64),
        .Q(p_0_in_1[51]),
        .R(SR));
  FDRE \start_addr_reg[6] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_121),
        .Q(\start_addr_reg_n_4_[6] ),
        .R(SR));
  FDRE \start_addr_reg[7] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_120),
        .Q(\start_addr_reg_n_4_[7] ),
        .R(SR));
  FDRE \start_addr_reg[8] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_119),
        .Q(\start_addr_reg_n_4_[8] ),
        .R(SR));
  FDRE \start_addr_reg[9] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_118),
        .Q(\start_addr_reg_n_4_[9] ),
        .R(SR));
  FDRE wreq_handling_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_burst_n_14),
        .Q(wreq_handling_reg_n_4),
        .R(SR));
  design_2_sw_compute_0_0_sw_compute_gmem_m_axi_throttle wreq_throttle
       (.AWREADY_Dummy_0(AWREADY_Dummy_0),
        .E(p_18_in),
        .SR(SR),
        .WREADY_Dummy(WREADY_Dummy),
        .WVALID_Dummy(WVALID_Dummy),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .burst_valid(burst_valid),
        .\data_p1_reg[67] (\data_p1_reg[67] ),
        .dout(dout),
        .\dout_reg[0] (\could_multi_bursts.sect_handling_reg_n_4 ),
        .\dout_reg[36] (\dout_reg[36] ),
        .\dout_reg[36]_0 (WLAST_Dummy_reg_n_4),
        .dout_vld_reg(dout_vld_reg_0),
        .empty_n_reg(empty_n_reg),
        .empty_n_reg_0(empty_n_reg_0),
        .fifo_burst_ready(fifo_burst_ready),
        .fifo_resp_ready(fifo_resp_ready),
        .in({\could_multi_bursts.awlen_buf ,\could_multi_bursts.awaddr_buf }),
        .\last_cnt_reg[0]_0 (WVALID_Dummy_reg_n_4),
        .\mOutPtr_reg[1] (\could_multi_bursts.AWVALID_Dummy_reg_n_4 ),
        .m_axi_gmem_AWREADY(m_axi_gmem_AWREADY),
        .m_axi_gmem_AWVALID(m_axi_gmem_AWVALID),
        .m_axi_gmem_WREADY(m_axi_gmem_WREADY),
        .m_axi_gmem_WVALID(m_axi_gmem_WVALID),
        .sel(push));
endmodule

(* ORIG_REF_NAME = "sw_compute_mul_32s_10ns_32_2_1" *) 
module design_2_sw_compute_0_0_sw_compute_mul_32s_10ns_32_2_1
   (\dout_reg[31]_0 ,
    Q,
    ap_clk);
  output [30:0]\dout_reg[31]_0 ;
  input [30:0]Q;
  input ap_clk;

  wire [30:0]Q;
  wire ap_clk;
  wire \dout[11]_i_11_n_4 ;
  wire \dout[11]_i_12_n_4 ;
  wire \dout[11]_i_13_n_4 ;
  wire \dout[11]_i_2_n_4 ;
  wire \dout[11]_i_3_n_4 ;
  wire \dout[11]_i_4_n_4 ;
  wire \dout[11]_i_5_n_4 ;
  wire \dout[11]_i_6_n_4 ;
  wire \dout[11]_i_7_n_4 ;
  wire \dout[11]_i_8_n_4 ;
  wire \dout[11]_i_9_n_4 ;
  wire \dout[15]_i_11_n_4 ;
  wire \dout[15]_i_12_n_4 ;
  wire \dout[15]_i_13_n_4 ;
  wire \dout[15]_i_14_n_4 ;
  wire \dout[15]_i_2_n_4 ;
  wire \dout[15]_i_3_n_4 ;
  wire \dout[15]_i_4_n_4 ;
  wire \dout[15]_i_5_n_4 ;
  wire \dout[15]_i_6_n_4 ;
  wire \dout[15]_i_7_n_4 ;
  wire \dout[15]_i_8_n_4 ;
  wire \dout[15]_i_9_n_4 ;
  wire \dout[19]_i_11_n_4 ;
  wire \dout[19]_i_12_n_4 ;
  wire \dout[19]_i_13_n_4 ;
  wire \dout[19]_i_14_n_4 ;
  wire \dout[19]_i_2_n_4 ;
  wire \dout[19]_i_3_n_4 ;
  wire \dout[19]_i_4_n_4 ;
  wire \dout[19]_i_5_n_4 ;
  wire \dout[19]_i_6_n_4 ;
  wire \dout[19]_i_7_n_4 ;
  wire \dout[19]_i_8_n_4 ;
  wire \dout[19]_i_9_n_4 ;
  wire \dout[23]_i_11_n_4 ;
  wire \dout[23]_i_12_n_4 ;
  wire \dout[23]_i_13_n_4 ;
  wire \dout[23]_i_14_n_4 ;
  wire \dout[23]_i_2_n_4 ;
  wire \dout[23]_i_3_n_4 ;
  wire \dout[23]_i_4_n_4 ;
  wire \dout[23]_i_5_n_4 ;
  wire \dout[23]_i_6_n_4 ;
  wire \dout[23]_i_7_n_4 ;
  wire \dout[23]_i_8_n_4 ;
  wire \dout[23]_i_9_n_4 ;
  wire \dout[27]_i_11_n_4 ;
  wire \dout[27]_i_12_n_4 ;
  wire \dout[27]_i_13_n_4 ;
  wire \dout[27]_i_14_n_4 ;
  wire \dout[27]_i_2_n_4 ;
  wire \dout[27]_i_3_n_4 ;
  wire \dout[27]_i_4_n_4 ;
  wire \dout[27]_i_5_n_4 ;
  wire \dout[27]_i_6_n_4 ;
  wire \dout[27]_i_7_n_4 ;
  wire \dout[27]_i_8_n_4 ;
  wire \dout[27]_i_9_n_4 ;
  wire \dout[31]_i_11_n_4 ;
  wire \dout[31]_i_12_n_4 ;
  wire \dout[31]_i_13_n_4 ;
  wire \dout[31]_i_14_n_4 ;
  wire \dout[31]_i_15_n_4 ;
  wire \dout[31]_i_2_n_4 ;
  wire \dout[31]_i_3_n_4 ;
  wire \dout[31]_i_4_n_4 ;
  wire \dout[31]_i_5_n_4 ;
  wire \dout[31]_i_6_n_4 ;
  wire \dout[31]_i_7_n_4 ;
  wire \dout[31]_i_8_n_4 ;
  wire \dout[7]_i_2_n_4 ;
  wire \dout[7]_i_3_n_4 ;
  wire \dout[7]_i_4_n_4 ;
  wire \dout[7]_i_5_n_4 ;
  wire \dout[7]_i_6_n_4 ;
  wire \dout[7]_i_7_n_4 ;
  wire \dout[7]_i_8_n_4 ;
  wire \dout_reg[11]_i_10_n_10 ;
  wire \dout_reg[11]_i_10_n_11 ;
  wire \dout_reg[11]_i_10_n_4 ;
  wire \dout_reg[11]_i_10_n_5 ;
  wire \dout_reg[11]_i_10_n_6 ;
  wire \dout_reg[11]_i_10_n_7 ;
  wire \dout_reg[11]_i_10_n_8 ;
  wire \dout_reg[11]_i_10_n_9 ;
  wire \dout_reg[11]_i_1_n_4 ;
  wire \dout_reg[11]_i_1_n_5 ;
  wire \dout_reg[11]_i_1_n_6 ;
  wire \dout_reg[11]_i_1_n_7 ;
  wire \dout_reg[15]_i_10_n_10 ;
  wire \dout_reg[15]_i_10_n_11 ;
  wire \dout_reg[15]_i_10_n_4 ;
  wire \dout_reg[15]_i_10_n_5 ;
  wire \dout_reg[15]_i_10_n_6 ;
  wire \dout_reg[15]_i_10_n_7 ;
  wire \dout_reg[15]_i_10_n_8 ;
  wire \dout_reg[15]_i_10_n_9 ;
  wire \dout_reg[15]_i_1_n_4 ;
  wire \dout_reg[15]_i_1_n_5 ;
  wire \dout_reg[15]_i_1_n_6 ;
  wire \dout_reg[15]_i_1_n_7 ;
  wire \dout_reg[19]_i_10_n_10 ;
  wire \dout_reg[19]_i_10_n_11 ;
  wire \dout_reg[19]_i_10_n_4 ;
  wire \dout_reg[19]_i_10_n_5 ;
  wire \dout_reg[19]_i_10_n_6 ;
  wire \dout_reg[19]_i_10_n_7 ;
  wire \dout_reg[19]_i_10_n_8 ;
  wire \dout_reg[19]_i_10_n_9 ;
  wire \dout_reg[19]_i_1_n_4 ;
  wire \dout_reg[19]_i_1_n_5 ;
  wire \dout_reg[19]_i_1_n_6 ;
  wire \dout_reg[19]_i_1_n_7 ;
  wire \dout_reg[23]_i_10_n_10 ;
  wire \dout_reg[23]_i_10_n_11 ;
  wire \dout_reg[23]_i_10_n_4 ;
  wire \dout_reg[23]_i_10_n_5 ;
  wire \dout_reg[23]_i_10_n_6 ;
  wire \dout_reg[23]_i_10_n_7 ;
  wire \dout_reg[23]_i_10_n_8 ;
  wire \dout_reg[23]_i_10_n_9 ;
  wire \dout_reg[23]_i_1_n_4 ;
  wire \dout_reg[23]_i_1_n_5 ;
  wire \dout_reg[23]_i_1_n_6 ;
  wire \dout_reg[23]_i_1_n_7 ;
  wire \dout_reg[27]_i_10_n_10 ;
  wire \dout_reg[27]_i_10_n_11 ;
  wire \dout_reg[27]_i_10_n_4 ;
  wire \dout_reg[27]_i_10_n_5 ;
  wire \dout_reg[27]_i_10_n_6 ;
  wire \dout_reg[27]_i_10_n_7 ;
  wire \dout_reg[27]_i_10_n_8 ;
  wire \dout_reg[27]_i_10_n_9 ;
  wire \dout_reg[27]_i_1_n_4 ;
  wire \dout_reg[27]_i_1_n_5 ;
  wire \dout_reg[27]_i_1_n_6 ;
  wire \dout_reg[27]_i_1_n_7 ;
  wire [30:0]\dout_reg[31]_0 ;
  wire \dout_reg[31]_i_10_n_11 ;
  wire \dout_reg[31]_i_1_n_5 ;
  wire \dout_reg[31]_i_1_n_6 ;
  wire \dout_reg[31]_i_1_n_7 ;
  wire \dout_reg[31]_i_9_n_10 ;
  wire \dout_reg[31]_i_9_n_11 ;
  wire \dout_reg[31]_i_9_n_4 ;
  wire \dout_reg[31]_i_9_n_5 ;
  wire \dout_reg[31]_i_9_n_6 ;
  wire \dout_reg[31]_i_9_n_7 ;
  wire \dout_reg[31]_i_9_n_8 ;
  wire \dout_reg[31]_i_9_n_9 ;
  wire \dout_reg[7]_i_1_n_4 ;
  wire \dout_reg[7]_i_1_n_5 ;
  wire \dout_reg[7]_i_1_n_6 ;
  wire \dout_reg[7]_i_1_n_7 ;
  wire [31:4]tmp_product;
  wire [3:3]\NLW_dout_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_dout_reg[31]_i_10_CO_UNCONNECTED ;
  wire [3:1]\NLW_dout_reg[31]_i_10_O_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h9)) 
    \dout[11]_i_11 
       (.I0(Q[1]),
        .I1(Q[3]),
        .O(\dout[11]_i_11_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \dout[11]_i_12 
       (.I0(Q[0]),
        .I1(Q[2]),
        .O(\dout[11]_i_12_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dout[11]_i_13 
       (.I0(Q[1]),
        .O(\dout[11]_i_13_n_4 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \dout[11]_i_2 
       (.I0(Q[9]),
        .I1(\dout_reg[11]_i_10_n_8 ),
        .I2(Q[6]),
        .O(\dout[11]_i_2_n_4 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \dout[11]_i_3 
       (.I0(Q[8]),
        .I1(\dout_reg[11]_i_10_n_9 ),
        .I2(Q[5]),
        .O(\dout[11]_i_3_n_4 ));
  (* HLUTNM = "lutpair1" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \dout[11]_i_4 
       (.I0(Q[7]),
        .I1(\dout_reg[11]_i_10_n_10 ),
        .I2(Q[4]),
        .O(\dout[11]_i_4_n_4 ));
  (* HLUTNM = "lutpair0" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \dout[11]_i_5 
       (.I0(Q[6]),
        .I1(\dout_reg[11]_i_10_n_11 ),
        .I2(Q[3]),
        .O(\dout[11]_i_5_n_4 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \dout[11]_i_6 
       (.I0(Q[10]),
        .I1(\dout_reg[15]_i_10_n_11 ),
        .I2(Q[7]),
        .I3(\dout[11]_i_2_n_4 ),
        .O(\dout[11]_i_6_n_4 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \dout[11]_i_7 
       (.I0(Q[9]),
        .I1(\dout_reg[11]_i_10_n_8 ),
        .I2(Q[6]),
        .I3(\dout[11]_i_3_n_4 ),
        .O(\dout[11]_i_7_n_4 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \dout[11]_i_8 
       (.I0(Q[8]),
        .I1(\dout_reg[11]_i_10_n_9 ),
        .I2(Q[5]),
        .I3(\dout[11]_i_4_n_4 ),
        .O(\dout[11]_i_8_n_4 ));
  (* HLUTNM = "lutpair1" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \dout[11]_i_9 
       (.I0(Q[7]),
        .I1(\dout_reg[11]_i_10_n_10 ),
        .I2(Q[4]),
        .I3(\dout[11]_i_5_n_4 ),
        .O(\dout[11]_i_9_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \dout[15]_i_11 
       (.I0(Q[5]),
        .I1(Q[7]),
        .O(\dout[15]_i_11_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \dout[15]_i_12 
       (.I0(Q[4]),
        .I1(Q[6]),
        .O(\dout[15]_i_12_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \dout[15]_i_13 
       (.I0(Q[3]),
        .I1(Q[5]),
        .O(\dout[15]_i_13_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \dout[15]_i_14 
       (.I0(Q[2]),
        .I1(Q[4]),
        .O(\dout[15]_i_14_n_4 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \dout[15]_i_2 
       (.I0(Q[13]),
        .I1(\dout_reg[15]_i_10_n_8 ),
        .I2(Q[10]),
        .O(\dout[15]_i_2_n_4 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \dout[15]_i_3 
       (.I0(Q[12]),
        .I1(\dout_reg[15]_i_10_n_9 ),
        .I2(Q[9]),
        .O(\dout[15]_i_3_n_4 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \dout[15]_i_4 
       (.I0(Q[11]),
        .I1(\dout_reg[15]_i_10_n_10 ),
        .I2(Q[8]),
        .O(\dout[15]_i_4_n_4 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \dout[15]_i_5 
       (.I0(Q[10]),
        .I1(\dout_reg[15]_i_10_n_11 ),
        .I2(Q[7]),
        .O(\dout[15]_i_5_n_4 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \dout[15]_i_6 
       (.I0(Q[14]),
        .I1(\dout_reg[19]_i_10_n_11 ),
        .I2(Q[11]),
        .I3(\dout[15]_i_2_n_4 ),
        .O(\dout[15]_i_6_n_4 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \dout[15]_i_7 
       (.I0(Q[13]),
        .I1(\dout_reg[15]_i_10_n_8 ),
        .I2(Q[10]),
        .I3(\dout[15]_i_3_n_4 ),
        .O(\dout[15]_i_7_n_4 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \dout[15]_i_8 
       (.I0(Q[12]),
        .I1(\dout_reg[15]_i_10_n_9 ),
        .I2(Q[9]),
        .I3(\dout[15]_i_4_n_4 ),
        .O(\dout[15]_i_8_n_4 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \dout[15]_i_9 
       (.I0(Q[11]),
        .I1(\dout_reg[15]_i_10_n_10 ),
        .I2(Q[8]),
        .I3(\dout[15]_i_5_n_4 ),
        .O(\dout[15]_i_9_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \dout[19]_i_11 
       (.I0(Q[9]),
        .I1(Q[11]),
        .O(\dout[19]_i_11_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \dout[19]_i_12 
       (.I0(Q[8]),
        .I1(Q[10]),
        .O(\dout[19]_i_12_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \dout[19]_i_13 
       (.I0(Q[7]),
        .I1(Q[9]),
        .O(\dout[19]_i_13_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \dout[19]_i_14 
       (.I0(Q[6]),
        .I1(Q[8]),
        .O(\dout[19]_i_14_n_4 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \dout[19]_i_2 
       (.I0(Q[17]),
        .I1(\dout_reg[19]_i_10_n_8 ),
        .I2(Q[14]),
        .O(\dout[19]_i_2_n_4 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \dout[19]_i_3 
       (.I0(Q[16]),
        .I1(\dout_reg[19]_i_10_n_9 ),
        .I2(Q[13]),
        .O(\dout[19]_i_3_n_4 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \dout[19]_i_4 
       (.I0(Q[15]),
        .I1(\dout_reg[19]_i_10_n_10 ),
        .I2(Q[12]),
        .O(\dout[19]_i_4_n_4 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \dout[19]_i_5 
       (.I0(Q[14]),
        .I1(\dout_reg[19]_i_10_n_11 ),
        .I2(Q[11]),
        .O(\dout[19]_i_5_n_4 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \dout[19]_i_6 
       (.I0(Q[18]),
        .I1(\dout_reg[23]_i_10_n_11 ),
        .I2(Q[15]),
        .I3(\dout[19]_i_2_n_4 ),
        .O(\dout[19]_i_6_n_4 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \dout[19]_i_7 
       (.I0(Q[17]),
        .I1(\dout_reg[19]_i_10_n_8 ),
        .I2(Q[14]),
        .I3(\dout[19]_i_3_n_4 ),
        .O(\dout[19]_i_7_n_4 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \dout[19]_i_8 
       (.I0(Q[16]),
        .I1(\dout_reg[19]_i_10_n_9 ),
        .I2(Q[13]),
        .I3(\dout[19]_i_4_n_4 ),
        .O(\dout[19]_i_8_n_4 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \dout[19]_i_9 
       (.I0(Q[15]),
        .I1(\dout_reg[19]_i_10_n_10 ),
        .I2(Q[12]),
        .I3(\dout[19]_i_5_n_4 ),
        .O(\dout[19]_i_9_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \dout[23]_i_11 
       (.I0(Q[13]),
        .I1(Q[15]),
        .O(\dout[23]_i_11_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \dout[23]_i_12 
       (.I0(Q[12]),
        .I1(Q[14]),
        .O(\dout[23]_i_12_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \dout[23]_i_13 
       (.I0(Q[11]),
        .I1(Q[13]),
        .O(\dout[23]_i_13_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \dout[23]_i_14 
       (.I0(Q[10]),
        .I1(Q[12]),
        .O(\dout[23]_i_14_n_4 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \dout[23]_i_2 
       (.I0(Q[21]),
        .I1(\dout_reg[23]_i_10_n_8 ),
        .I2(Q[18]),
        .O(\dout[23]_i_2_n_4 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \dout[23]_i_3 
       (.I0(Q[20]),
        .I1(\dout_reg[23]_i_10_n_9 ),
        .I2(Q[17]),
        .O(\dout[23]_i_3_n_4 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \dout[23]_i_4 
       (.I0(Q[19]),
        .I1(\dout_reg[23]_i_10_n_10 ),
        .I2(Q[16]),
        .O(\dout[23]_i_4_n_4 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \dout[23]_i_5 
       (.I0(Q[18]),
        .I1(\dout_reg[23]_i_10_n_11 ),
        .I2(Q[15]),
        .O(\dout[23]_i_5_n_4 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \dout[23]_i_6 
       (.I0(Q[22]),
        .I1(\dout_reg[27]_i_10_n_11 ),
        .I2(Q[19]),
        .I3(\dout[23]_i_2_n_4 ),
        .O(\dout[23]_i_6_n_4 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \dout[23]_i_7 
       (.I0(Q[21]),
        .I1(\dout_reg[23]_i_10_n_8 ),
        .I2(Q[18]),
        .I3(\dout[23]_i_3_n_4 ),
        .O(\dout[23]_i_7_n_4 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \dout[23]_i_8 
       (.I0(Q[20]),
        .I1(\dout_reg[23]_i_10_n_9 ),
        .I2(Q[17]),
        .I3(\dout[23]_i_4_n_4 ),
        .O(\dout[23]_i_8_n_4 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \dout[23]_i_9 
       (.I0(Q[19]),
        .I1(\dout_reg[23]_i_10_n_10 ),
        .I2(Q[16]),
        .I3(\dout[23]_i_5_n_4 ),
        .O(\dout[23]_i_9_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \dout[27]_i_11 
       (.I0(Q[17]),
        .I1(Q[19]),
        .O(\dout[27]_i_11_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \dout[27]_i_12 
       (.I0(Q[16]),
        .I1(Q[18]),
        .O(\dout[27]_i_12_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \dout[27]_i_13 
       (.I0(Q[15]),
        .I1(Q[17]),
        .O(\dout[27]_i_13_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \dout[27]_i_14 
       (.I0(Q[14]),
        .I1(Q[16]),
        .O(\dout[27]_i_14_n_4 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \dout[27]_i_2 
       (.I0(Q[25]),
        .I1(\dout_reg[27]_i_10_n_8 ),
        .I2(Q[22]),
        .O(\dout[27]_i_2_n_4 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \dout[27]_i_3 
       (.I0(Q[24]),
        .I1(\dout_reg[27]_i_10_n_9 ),
        .I2(Q[21]),
        .O(\dout[27]_i_3_n_4 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \dout[27]_i_4 
       (.I0(Q[23]),
        .I1(\dout_reg[27]_i_10_n_10 ),
        .I2(Q[20]),
        .O(\dout[27]_i_4_n_4 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \dout[27]_i_5 
       (.I0(Q[22]),
        .I1(\dout_reg[27]_i_10_n_11 ),
        .I2(Q[19]),
        .O(\dout[27]_i_5_n_4 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \dout[27]_i_6 
       (.I0(Q[26]),
        .I1(\dout_reg[31]_i_9_n_11 ),
        .I2(Q[23]),
        .I3(\dout[27]_i_2_n_4 ),
        .O(\dout[27]_i_6_n_4 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \dout[27]_i_7 
       (.I0(Q[25]),
        .I1(\dout_reg[27]_i_10_n_8 ),
        .I2(Q[22]),
        .I3(\dout[27]_i_3_n_4 ),
        .O(\dout[27]_i_7_n_4 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \dout[27]_i_8 
       (.I0(Q[24]),
        .I1(\dout_reg[27]_i_10_n_9 ),
        .I2(Q[21]),
        .I3(\dout[27]_i_4_n_4 ),
        .O(\dout[27]_i_8_n_4 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \dout[27]_i_9 
       (.I0(Q[23]),
        .I1(\dout_reg[27]_i_10_n_10 ),
        .I2(Q[20]),
        .I3(\dout[27]_i_5_n_4 ),
        .O(\dout[27]_i_9_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \dout[31]_i_11 
       (.I0(Q[21]),
        .I1(Q[23]),
        .O(\dout[31]_i_11_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \dout[31]_i_12 
       (.I0(Q[20]),
        .I1(Q[22]),
        .O(\dout[31]_i_12_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \dout[31]_i_13 
       (.I0(Q[19]),
        .I1(Q[21]),
        .O(\dout[31]_i_13_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \dout[31]_i_14 
       (.I0(Q[18]),
        .I1(Q[20]),
        .O(\dout[31]_i_14_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \dout[31]_i_15 
       (.I0(Q[22]),
        .I1(Q[24]),
        .O(\dout[31]_i_15_n_4 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \dout[31]_i_2 
       (.I0(Q[28]),
        .I1(\dout_reg[31]_i_9_n_9 ),
        .I2(Q[25]),
        .O(\dout[31]_i_2_n_4 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \dout[31]_i_3 
       (.I0(Q[27]),
        .I1(\dout_reg[31]_i_9_n_10 ),
        .I2(Q[24]),
        .O(\dout[31]_i_3_n_4 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \dout[31]_i_4 
       (.I0(Q[26]),
        .I1(\dout_reg[31]_i_9_n_11 ),
        .I2(Q[23]),
        .O(\dout[31]_i_4_n_4 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \dout[31]_i_5 
       (.I0(Q[26]),
        .I1(\dout_reg[31]_i_9_n_8 ),
        .I2(Q[29]),
        .I3(\dout_reg[31]_i_10_n_11 ),
        .I4(Q[30]),
        .I5(Q[27]),
        .O(\dout[31]_i_5_n_4 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \dout[31]_i_6 
       (.I0(\dout[31]_i_2_n_4 ),
        .I1(\dout_reg[31]_i_9_n_8 ),
        .I2(Q[29]),
        .I3(Q[26]),
        .O(\dout[31]_i_6_n_4 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \dout[31]_i_7 
       (.I0(Q[28]),
        .I1(\dout_reg[31]_i_9_n_9 ),
        .I2(Q[25]),
        .I3(\dout[31]_i_3_n_4 ),
        .O(\dout[31]_i_7_n_4 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \dout[31]_i_8 
       (.I0(Q[27]),
        .I1(\dout_reg[31]_i_9_n_10 ),
        .I2(Q[24]),
        .I3(\dout[31]_i_4_n_4 ),
        .O(\dout[31]_i_8_n_4 ));
  (* HLUTNM = "lutpair2" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dout[7]_i_2 
       (.I0(Q[5]),
        .I1(Q[2]),
        .O(\dout[7]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h8)) 
    \dout[7]_i_3 
       (.I0(Q[1]),
        .I1(Q[4]),
        .O(\dout[7]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h8)) 
    \dout[7]_i_4 
       (.I0(Q[0]),
        .I1(Q[3]),
        .O(\dout[7]_i_4_n_4 ));
  (* HLUTNM = "lutpair0" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \dout[7]_i_5 
       (.I0(Q[6]),
        .I1(\dout_reg[11]_i_10_n_11 ),
        .I2(Q[3]),
        .I3(\dout[7]_i_2_n_4 ),
        .O(\dout[7]_i_5_n_4 ));
  (* HLUTNM = "lutpair2" *) 
  LUT4 #(
    .INIT(16'h9666)) 
    \dout[7]_i_6 
       (.I0(Q[5]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[4]),
        .O(\dout[7]_i_6_n_4 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \dout[7]_i_7 
       (.I0(Q[0]),
        .I1(Q[3]),
        .I2(Q[4]),
        .I3(Q[1]),
        .O(\dout[7]_i_7_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dout[7]_i_8 
       (.I0(Q[0]),
        .I1(Q[3]),
        .O(\dout[7]_i_8_n_4 ));
  FDRE \dout_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product[10]),
        .Q(\dout_reg[31]_0 [9]),
        .R(1'b0));
  FDRE \dout_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product[11]),
        .Q(\dout_reg[31]_0 [10]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \dout_reg[11]_i_1 
       (.CI(\dout_reg[7]_i_1_n_4 ),
        .CO({\dout_reg[11]_i_1_n_4 ,\dout_reg[11]_i_1_n_5 ,\dout_reg[11]_i_1_n_6 ,\dout_reg[11]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({\dout[11]_i_2_n_4 ,\dout[11]_i_3_n_4 ,\dout[11]_i_4_n_4 ,\dout[11]_i_5_n_4 }),
        .O(tmp_product[11:8]),
        .S({\dout[11]_i_6_n_4 ,\dout[11]_i_7_n_4 ,\dout[11]_i_8_n_4 ,\dout[11]_i_9_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \dout_reg[11]_i_10 
       (.CI(1'b0),
        .CO({\dout_reg[11]_i_10_n_4 ,\dout_reg[11]_i_10_n_5 ,\dout_reg[11]_i_10_n_6 ,\dout_reg[11]_i_10_n_7 }),
        .CYINIT(1'b0),
        .DI({Q[1:0],1'b0,1'b1}),
        .O({\dout_reg[11]_i_10_n_8 ,\dout_reg[11]_i_10_n_9 ,\dout_reg[11]_i_10_n_10 ,\dout_reg[11]_i_10_n_11 }),
        .S({\dout[11]_i_11_n_4 ,\dout[11]_i_12_n_4 ,\dout[11]_i_13_n_4 ,Q[0]}));
  FDRE \dout_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product[12]),
        .Q(\dout_reg[31]_0 [11]),
        .R(1'b0));
  FDRE \dout_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product[13]),
        .Q(\dout_reg[31]_0 [12]),
        .R(1'b0));
  FDRE \dout_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product[14]),
        .Q(\dout_reg[31]_0 [13]),
        .R(1'b0));
  FDRE \dout_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product[15]),
        .Q(\dout_reg[31]_0 [14]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \dout_reg[15]_i_1 
       (.CI(\dout_reg[11]_i_1_n_4 ),
        .CO({\dout_reg[15]_i_1_n_4 ,\dout_reg[15]_i_1_n_5 ,\dout_reg[15]_i_1_n_6 ,\dout_reg[15]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({\dout[15]_i_2_n_4 ,\dout[15]_i_3_n_4 ,\dout[15]_i_4_n_4 ,\dout[15]_i_5_n_4 }),
        .O(tmp_product[15:12]),
        .S({\dout[15]_i_6_n_4 ,\dout[15]_i_7_n_4 ,\dout[15]_i_8_n_4 ,\dout[15]_i_9_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \dout_reg[15]_i_10 
       (.CI(\dout_reg[11]_i_10_n_4 ),
        .CO({\dout_reg[15]_i_10_n_4 ,\dout_reg[15]_i_10_n_5 ,\dout_reg[15]_i_10_n_6 ,\dout_reg[15]_i_10_n_7 }),
        .CYINIT(1'b0),
        .DI(Q[5:2]),
        .O({\dout_reg[15]_i_10_n_8 ,\dout_reg[15]_i_10_n_9 ,\dout_reg[15]_i_10_n_10 ,\dout_reg[15]_i_10_n_11 }),
        .S({\dout[15]_i_11_n_4 ,\dout[15]_i_12_n_4 ,\dout[15]_i_13_n_4 ,\dout[15]_i_14_n_4 }));
  FDRE \dout_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product[16]),
        .Q(\dout_reg[31]_0 [15]),
        .R(1'b0));
  FDRE \dout_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product[17]),
        .Q(\dout_reg[31]_0 [16]),
        .R(1'b0));
  FDRE \dout_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product[18]),
        .Q(\dout_reg[31]_0 [17]),
        .R(1'b0));
  FDRE \dout_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product[19]),
        .Q(\dout_reg[31]_0 [18]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \dout_reg[19]_i_1 
       (.CI(\dout_reg[15]_i_1_n_4 ),
        .CO({\dout_reg[19]_i_1_n_4 ,\dout_reg[19]_i_1_n_5 ,\dout_reg[19]_i_1_n_6 ,\dout_reg[19]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({\dout[19]_i_2_n_4 ,\dout[19]_i_3_n_4 ,\dout[19]_i_4_n_4 ,\dout[19]_i_5_n_4 }),
        .O(tmp_product[19:16]),
        .S({\dout[19]_i_6_n_4 ,\dout[19]_i_7_n_4 ,\dout[19]_i_8_n_4 ,\dout[19]_i_9_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \dout_reg[19]_i_10 
       (.CI(\dout_reg[15]_i_10_n_4 ),
        .CO({\dout_reg[19]_i_10_n_4 ,\dout_reg[19]_i_10_n_5 ,\dout_reg[19]_i_10_n_6 ,\dout_reg[19]_i_10_n_7 }),
        .CYINIT(1'b0),
        .DI(Q[9:6]),
        .O({\dout_reg[19]_i_10_n_8 ,\dout_reg[19]_i_10_n_9 ,\dout_reg[19]_i_10_n_10 ,\dout_reg[19]_i_10_n_11 }),
        .S({\dout[19]_i_11_n_4 ,\dout[19]_i_12_n_4 ,\dout[19]_i_13_n_4 ,\dout[19]_i_14_n_4 }));
  FDRE \dout_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[0]),
        .Q(\dout_reg[31]_0 [0]),
        .R(1'b0));
  FDRE \dout_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product[20]),
        .Q(\dout_reg[31]_0 [19]),
        .R(1'b0));
  FDRE \dout_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product[21]),
        .Q(\dout_reg[31]_0 [20]),
        .R(1'b0));
  FDRE \dout_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product[22]),
        .Q(\dout_reg[31]_0 [21]),
        .R(1'b0));
  FDRE \dout_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product[23]),
        .Q(\dout_reg[31]_0 [22]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \dout_reg[23]_i_1 
       (.CI(\dout_reg[19]_i_1_n_4 ),
        .CO({\dout_reg[23]_i_1_n_4 ,\dout_reg[23]_i_1_n_5 ,\dout_reg[23]_i_1_n_6 ,\dout_reg[23]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({\dout[23]_i_2_n_4 ,\dout[23]_i_3_n_4 ,\dout[23]_i_4_n_4 ,\dout[23]_i_5_n_4 }),
        .O(tmp_product[23:20]),
        .S({\dout[23]_i_6_n_4 ,\dout[23]_i_7_n_4 ,\dout[23]_i_8_n_4 ,\dout[23]_i_9_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \dout_reg[23]_i_10 
       (.CI(\dout_reg[19]_i_10_n_4 ),
        .CO({\dout_reg[23]_i_10_n_4 ,\dout_reg[23]_i_10_n_5 ,\dout_reg[23]_i_10_n_6 ,\dout_reg[23]_i_10_n_7 }),
        .CYINIT(1'b0),
        .DI(Q[13:10]),
        .O({\dout_reg[23]_i_10_n_8 ,\dout_reg[23]_i_10_n_9 ,\dout_reg[23]_i_10_n_10 ,\dout_reg[23]_i_10_n_11 }),
        .S({\dout[23]_i_11_n_4 ,\dout[23]_i_12_n_4 ,\dout[23]_i_13_n_4 ,\dout[23]_i_14_n_4 }));
  FDRE \dout_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product[24]),
        .Q(\dout_reg[31]_0 [23]),
        .R(1'b0));
  FDRE \dout_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product[25]),
        .Q(\dout_reg[31]_0 [24]),
        .R(1'b0));
  FDRE \dout_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product[26]),
        .Q(\dout_reg[31]_0 [25]),
        .R(1'b0));
  FDRE \dout_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product[27]),
        .Q(\dout_reg[31]_0 [26]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \dout_reg[27]_i_1 
       (.CI(\dout_reg[23]_i_1_n_4 ),
        .CO({\dout_reg[27]_i_1_n_4 ,\dout_reg[27]_i_1_n_5 ,\dout_reg[27]_i_1_n_6 ,\dout_reg[27]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({\dout[27]_i_2_n_4 ,\dout[27]_i_3_n_4 ,\dout[27]_i_4_n_4 ,\dout[27]_i_5_n_4 }),
        .O(tmp_product[27:24]),
        .S({\dout[27]_i_6_n_4 ,\dout[27]_i_7_n_4 ,\dout[27]_i_8_n_4 ,\dout[27]_i_9_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \dout_reg[27]_i_10 
       (.CI(\dout_reg[23]_i_10_n_4 ),
        .CO({\dout_reg[27]_i_10_n_4 ,\dout_reg[27]_i_10_n_5 ,\dout_reg[27]_i_10_n_6 ,\dout_reg[27]_i_10_n_7 }),
        .CYINIT(1'b0),
        .DI(Q[17:14]),
        .O({\dout_reg[27]_i_10_n_8 ,\dout_reg[27]_i_10_n_9 ,\dout_reg[27]_i_10_n_10 ,\dout_reg[27]_i_10_n_11 }),
        .S({\dout[27]_i_11_n_4 ,\dout[27]_i_12_n_4 ,\dout[27]_i_13_n_4 ,\dout[27]_i_14_n_4 }));
  FDRE \dout_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product[28]),
        .Q(\dout_reg[31]_0 [27]),
        .R(1'b0));
  FDRE \dout_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product[29]),
        .Q(\dout_reg[31]_0 [28]),
        .R(1'b0));
  FDRE \dout_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[1]),
        .Q(\dout_reg[31]_0 [1]),
        .R(1'b0));
  FDRE \dout_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product[30]),
        .Q(\dout_reg[31]_0 [29]),
        .R(1'b0));
  FDRE \dout_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product[31]),
        .Q(\dout_reg[31]_0 [30]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \dout_reg[31]_i_1 
       (.CI(\dout_reg[27]_i_1_n_4 ),
        .CO({\NLW_dout_reg[31]_i_1_CO_UNCONNECTED [3],\dout_reg[31]_i_1_n_5 ,\dout_reg[31]_i_1_n_6 ,\dout_reg[31]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,\dout[31]_i_2_n_4 ,\dout[31]_i_3_n_4 ,\dout[31]_i_4_n_4 }),
        .O(tmp_product[31:28]),
        .S({\dout[31]_i_5_n_4 ,\dout[31]_i_6_n_4 ,\dout[31]_i_7_n_4 ,\dout[31]_i_8_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \dout_reg[31]_i_10 
       (.CI(\dout_reg[31]_i_9_n_4 ),
        .CO(\NLW_dout_reg[31]_i_10_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_dout_reg[31]_i_10_O_UNCONNECTED [3:1],\dout_reg[31]_i_10_n_11 }),
        .S({1'b0,1'b0,1'b0,\dout[31]_i_15_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \dout_reg[31]_i_9 
       (.CI(\dout_reg[27]_i_10_n_4 ),
        .CO({\dout_reg[31]_i_9_n_4 ,\dout_reg[31]_i_9_n_5 ,\dout_reg[31]_i_9_n_6 ,\dout_reg[31]_i_9_n_7 }),
        .CYINIT(1'b0),
        .DI(Q[21:18]),
        .O({\dout_reg[31]_i_9_n_8 ,\dout_reg[31]_i_9_n_9 ,\dout_reg[31]_i_9_n_10 ,\dout_reg[31]_i_9_n_11 }),
        .S({\dout[31]_i_11_n_4 ,\dout[31]_i_12_n_4 ,\dout[31]_i_13_n_4 ,\dout[31]_i_14_n_4 }));
  FDRE \dout_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[2]),
        .Q(\dout_reg[31]_0 [2]),
        .R(1'b0));
  FDRE \dout_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product[4]),
        .Q(\dout_reg[31]_0 [3]),
        .R(1'b0));
  FDRE \dout_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product[5]),
        .Q(\dout_reg[31]_0 [4]),
        .R(1'b0));
  FDRE \dout_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product[6]),
        .Q(\dout_reg[31]_0 [5]),
        .R(1'b0));
  FDRE \dout_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product[7]),
        .Q(\dout_reg[31]_0 [6]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \dout_reg[7]_i_1 
       (.CI(1'b0),
        .CO({\dout_reg[7]_i_1_n_4 ,\dout_reg[7]_i_1_n_5 ,\dout_reg[7]_i_1_n_6 ,\dout_reg[7]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({\dout[7]_i_2_n_4 ,\dout[7]_i_3_n_4 ,\dout[7]_i_4_n_4 ,1'b0}),
        .O(tmp_product[7:4]),
        .S({\dout[7]_i_5_n_4 ,\dout[7]_i_6_n_4 ,\dout[7]_i_7_n_4 ,\dout[7]_i_8_n_4 }));
  FDRE \dout_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product[8]),
        .Q(\dout_reg[31]_0 [7]),
        .R(1'b0));
  FDRE \dout_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product[9]),
        .Q(\dout_reg[31]_0 [8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sw_compute_mul_32s_11s_32_2_1" *) 
module design_2_sw_compute_0_0_sw_compute_mul_32s_11s_32_2_1
   (grp_fu_157_p_dout0,
    B,
    grp_fu_157_p0,
    ap_clk);
  output [31:0]grp_fu_157_p_dout0;
  input [10:0]B;
  input [31:0]grp_fu_157_p0;
  input ap_clk;

  wire [10:0]B;
  wire ap_clk;
  wire dout_reg_n_62;
  wire dout_reg_n_63;
  wire dout_reg_n_64;
  wire dout_reg_n_65;
  wire dout_reg_n_66;
  wire dout_reg_n_67;
  wire dout_reg_n_68;
  wire dout_reg_n_69;
  wire dout_reg_n_70;
  wire dout_reg_n_71;
  wire dout_reg_n_72;
  wire dout_reg_n_73;
  wire dout_reg_n_74;
  wire dout_reg_n_75;
  wire dout_reg_n_76;
  wire dout_reg_n_77;
  wire dout_reg_n_78;
  wire dout_reg_n_79;
  wire dout_reg_n_80;
  wire dout_reg_n_81;
  wire dout_reg_n_82;
  wire dout_reg_n_83;
  wire dout_reg_n_84;
  wire dout_reg_n_85;
  wire dout_reg_n_86;
  wire dout_reg_n_87;
  wire dout_reg_n_88;
  wire dout_reg_n_89;
  wire dout_reg_n_90;
  wire dout_reg_n_91;
  wire dout_reg_n_92;
  wire dout_reg_n_93;
  wire dout_reg_n_94;
  wire [31:0]grp_fu_157_p0;
  wire [31:0]grp_fu_157_p_dout0;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_154;
  wire tmp_product_n_155;
  wire tmp_product_n_156;
  wire tmp_product_n_157;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire NLW_dout_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout_reg_OVERFLOW_UNCONNECTED;
  wire NLW_dout_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_dout_reg_PCOUT_UNCONNECTED;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout_reg
       (.A({grp_fu_157_p0[31],grp_fu_157_p0[31],grp_fu_157_p0[31],grp_fu_157_p0[31],grp_fu_157_p0[31],grp_fu_157_p0[31],grp_fu_157_p0[31],grp_fu_157_p0[31],grp_fu_157_p0[31],grp_fu_157_p0[31],grp_fu_157_p0[31],grp_fu_157_p0[31],grp_fu_157_p0[31],grp_fu_157_p0[31],grp_fu_157_p0[31],grp_fu_157_p0[31:17]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[10],B[10],B[10],B[10],B[10],B[10],B[10],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout_reg_OVERFLOW_UNCONNECTED),
        .P({dout_reg_n_62,dout_reg_n_63,dout_reg_n_64,dout_reg_n_65,dout_reg_n_66,dout_reg_n_67,dout_reg_n_68,dout_reg_n_69,dout_reg_n_70,dout_reg_n_71,dout_reg_n_72,dout_reg_n_73,dout_reg_n_74,dout_reg_n_75,dout_reg_n_76,dout_reg_n_77,dout_reg_n_78,dout_reg_n_79,dout_reg_n_80,dout_reg_n_81,dout_reg_n_82,dout_reg_n_83,dout_reg_n_84,dout_reg_n_85,dout_reg_n_86,dout_reg_n_87,dout_reg_n_88,dout_reg_n_89,dout_reg_n_90,dout_reg_n_91,dout_reg_n_92,dout_reg_n_93,dout_reg_n_94,grp_fu_157_p_dout0[31:17]}),
        .PATTERNBDETECT(NLW_dout_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153,tmp_product_n_154,tmp_product_n_155,tmp_product_n_156,tmp_product_n_157}),
        .PCOUT(NLW_dout_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout_reg_UNDERFLOW_UNCONNECTED));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_109),
        .Q(grp_fu_157_p_dout0[0]),
        .R(1'b0));
  FDRE \dout_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_99),
        .Q(grp_fu_157_p_dout0[10]),
        .R(1'b0));
  FDRE \dout_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_98),
        .Q(grp_fu_157_p_dout0[11]),
        .R(1'b0));
  FDRE \dout_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_97),
        .Q(grp_fu_157_p_dout0[12]),
        .R(1'b0));
  FDRE \dout_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_96),
        .Q(grp_fu_157_p_dout0[13]),
        .R(1'b0));
  FDRE \dout_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_95),
        .Q(grp_fu_157_p_dout0[14]),
        .R(1'b0));
  FDRE \dout_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_94),
        .Q(grp_fu_157_p_dout0[15]),
        .R(1'b0));
  FDRE \dout_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_93),
        .Q(grp_fu_157_p_dout0[16]),
        .R(1'b0));
  FDRE \dout_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_108),
        .Q(grp_fu_157_p_dout0[1]),
        .R(1'b0));
  FDRE \dout_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_107),
        .Q(grp_fu_157_p_dout0[2]),
        .R(1'b0));
  FDRE \dout_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_106),
        .Q(grp_fu_157_p_dout0[3]),
        .R(1'b0));
  FDRE \dout_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_105),
        .Q(grp_fu_157_p_dout0[4]),
        .R(1'b0));
  FDRE \dout_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_104),
        .Q(grp_fu_157_p_dout0[5]),
        .R(1'b0));
  FDRE \dout_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_103),
        .Q(grp_fu_157_p_dout0[6]),
        .R(1'b0));
  FDRE \dout_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_102),
        .Q(grp_fu_157_p_dout0[7]),
        .R(1'b0));
  FDRE \dout_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_101),
        .Q(grp_fu_157_p_dout0[8]),
        .R(1'b0));
  FDRE \dout_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_100),
        .Q(grp_fu_157_p_dout0[9]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,grp_fu_157_p0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[10],B[10],B[10],B[10],B[10],B[10],B[10],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105,tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153,tmp_product_n_154,tmp_product_n_155,tmp_product_n_156,tmp_product_n_157}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "sw_compute_mul_32s_11s_32_2_1" *) 
module design_2_sw_compute_0_0_sw_compute_mul_32s_11s_32_2_1_0
   (reg_2620,
    grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg_reg,
    E,
    D,
    \ap_CS_fsm_reg[2] ,
    sel,
    \ap_CS_fsm_reg[3] ,
    \ap_CS_fsm_reg[5] ,
    \ap_CS_fsm_reg[5]_0 ,
    ap_clk,
    B,
    dout_reg_0,
    grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg,
    ap_enable_reg_pp0_iter0_reg,
    Q,
    dout_reg_1,
    dout_reg_2,
    dout_reg_3,
    dout_reg_4,
    dout_reg_5,
    dout_reg_6,
    tmp_product_0,
    ap_enable_reg_pp0_iter0);
  output reg_2620;
  output grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg_reg;
  output [0:0]E;
  output [31:0]D;
  output \ap_CS_fsm_reg[2] ;
  output [2:0]sel;
  output \ap_CS_fsm_reg[3] ;
  output \ap_CS_fsm_reg[5] ;
  output \ap_CS_fsm_reg[5]_0 ;
  input ap_clk;
  input [11:0]B;
  input [31:0]dout_reg_0;
  input grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg;
  input ap_enable_reg_pp0_iter0_reg;
  input [15:0]Q;
  input [0:0]dout_reg_1;
  input dout_reg_2;
  input [1:0]dout_reg_3;
  input dout_reg_4;
  input [2:0]dout_reg_5;
  input dout_reg_6;
  input tmp_product_0;
  input ap_enable_reg_pp0_iter0;

  wire [11:0]B;
  wire [31:0]D;
  wire [0:0]E;
  wire [15:0]Q;
  wire \ap_CS_fsm_reg[2] ;
  wire \ap_CS_fsm_reg[3] ;
  wire \ap_CS_fsm_reg[5] ;
  wire \ap_CS_fsm_reg[5]_0 ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire [31:0]dout_reg_0;
  wire [0:0]dout_reg_1;
  wire dout_reg_2;
  wire [1:0]dout_reg_3;
  wire dout_reg_4;
  wire [2:0]dout_reg_5;
  wire dout_reg_6;
  wire dout_reg_n_62;
  wire dout_reg_n_63;
  wire dout_reg_n_64;
  wire dout_reg_n_65;
  wire dout_reg_n_66;
  wire dout_reg_n_67;
  wire dout_reg_n_68;
  wire dout_reg_n_69;
  wire dout_reg_n_70;
  wire dout_reg_n_71;
  wire dout_reg_n_72;
  wire dout_reg_n_73;
  wire dout_reg_n_74;
  wire dout_reg_n_75;
  wire dout_reg_n_76;
  wire dout_reg_n_77;
  wire dout_reg_n_78;
  wire dout_reg_n_79;
  wire dout_reg_n_80;
  wire dout_reg_n_81;
  wire dout_reg_n_82;
  wire dout_reg_n_83;
  wire dout_reg_n_84;
  wire dout_reg_n_85;
  wire dout_reg_n_86;
  wire dout_reg_n_87;
  wire dout_reg_n_88;
  wire dout_reg_n_89;
  wire dout_reg_n_90;
  wire dout_reg_n_91;
  wire dout_reg_n_92;
  wire dout_reg_n_93;
  wire dout_reg_n_94;
  wire g0_b0_i_10_n_4;
  wire grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg;
  wire grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg_reg;
  wire reg_2620;
  wire \reg_262[31]_i_3_n_4 ;
  wire [2:0]sel;
  wire tmp_product_0;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_154;
  wire tmp_product_n_155;
  wire tmp_product_n_156;
  wire tmp_product_n_157;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire NLW_dout_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout_reg_OVERFLOW_UNCONNECTED;
  wire NLW_dout_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_dout_reg_PCOUT_UNCONNECTED;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout_reg
       (.A({dout_reg_0[31],dout_reg_0[31],dout_reg_0[31],dout_reg_0[31],dout_reg_0[31],dout_reg_0[31],dout_reg_0[31],dout_reg_0[31],dout_reg_0[31],dout_reg_0[31],dout_reg_0[31],dout_reg_0[31],dout_reg_0[31],dout_reg_0[31],dout_reg_0[31],dout_reg_0[31:17]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[11],B[11],B[11],B[11],B[11],B[11],B[11],B[11],B[9:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(reg_2620),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg_reg),
        .CEB2(E),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout_reg_OVERFLOW_UNCONNECTED),
        .P({dout_reg_n_62,dout_reg_n_63,dout_reg_n_64,dout_reg_n_65,dout_reg_n_66,dout_reg_n_67,dout_reg_n_68,dout_reg_n_69,dout_reg_n_70,dout_reg_n_71,dout_reg_n_72,dout_reg_n_73,dout_reg_n_74,dout_reg_n_75,dout_reg_n_76,dout_reg_n_77,dout_reg_n_78,dout_reg_n_79,dout_reg_n_80,dout_reg_n_81,dout_reg_n_82,dout_reg_n_83,dout_reg_n_84,dout_reg_n_85,dout_reg_n_86,dout_reg_n_87,dout_reg_n_88,dout_reg_n_89,dout_reg_n_90,dout_reg_n_91,dout_reg_n_92,dout_reg_n_93,dout_reg_n_94,D[31:17]}),
        .PATTERNBDETECT(NLW_dout_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153,tmp_product_n_154,tmp_product_n_155,tmp_product_n_156,tmp_product_n_157}),
        .PCOUT(NLW_dout_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout_reg_UNDERFLOW_UNCONNECTED));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_109),
        .Q(D[0]),
        .R(1'b0));
  FDRE \dout_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_99),
        .Q(D[10]),
        .R(1'b0));
  FDRE \dout_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_98),
        .Q(D[11]),
        .R(1'b0));
  FDRE \dout_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_97),
        .Q(D[12]),
        .R(1'b0));
  FDRE \dout_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_96),
        .Q(D[13]),
        .R(1'b0));
  FDRE \dout_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_95),
        .Q(D[14]),
        .R(1'b0));
  FDRE \dout_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_94),
        .Q(D[15]),
        .R(1'b0));
  FDRE \dout_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_93),
        .Q(D[16]),
        .R(1'b0));
  FDRE \dout_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_108),
        .Q(D[1]),
        .R(1'b0));
  FDRE \dout_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_107),
        .Q(D[2]),
        .R(1'b0));
  FDRE \dout_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_106),
        .Q(D[3]),
        .R(1'b0));
  FDRE \dout_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_105),
        .Q(D[4]),
        .R(1'b0));
  FDRE \dout_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_104),
        .Q(D[5]),
        .R(1'b0));
  FDRE \dout_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_103),
        .Q(D[6]),
        .R(1'b0));
  FDRE \dout_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_102),
        .Q(D[7]),
        .R(1'b0));
  FDRE \dout_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_101),
        .Q(D[8]),
        .R(1'b0));
  FDRE \dout_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_100),
        .Q(D[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT2 #(
    .INIT(4'h1)) 
    g0_b0_i_10
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(g0_b0_i_10_n_4));
  LUT6 #(
    .INIT(64'hFFFEFFFFFFFE0000)) 
    g0_b0_i_3
       (.I0(Q[5]),
        .I1(Q[7]),
        .I2(Q[6]),
        .I3(Q[8]),
        .I4(dout_reg_1),
        .I5(dout_reg_5[0]),
        .O(sel[0]));
  LUT6 #(
    .INIT(64'hEFE0FFFFEFE00000)) 
    g0_b0_i_4
       (.I0(dout_reg_3[0]),
        .I1(g0_b0_i_10_n_4),
        .I2(\ap_CS_fsm_reg[3] ),
        .I3(dout_reg_4),
        .I4(dout_reg_1),
        .I5(dout_reg_5[1]),
        .O(sel[1]));
  LUT6 #(
    .INIT(64'hEFE0FFFFEFE00000)) 
    g0_b0_i_5
       (.I0(dout_reg_3[1]),
        .I1(g0_b0_i_10_n_4),
        .I2(\ap_CS_fsm_reg[3] ),
        .I3(dout_reg_6),
        .I4(dout_reg_1),
        .I5(dout_reg_5[2]),
        .O(sel[2]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    g0_b0_i_7
       (.I0(Q[3]),
        .I1(Q[4]),
        .I2(Q[8]),
        .I3(Q[6]),
        .I4(Q[7]),
        .I5(Q[5]),
        .O(\ap_CS_fsm_reg[3] ));
  LUT5 #(
    .INIT(32'hFF31FF30)) 
    g0_b0_i_8
       (.I0(Q[5]),
        .I1(Q[7]),
        .I2(Q[6]),
        .I3(Q[8]),
        .I4(Q[4]),
        .O(\ap_CS_fsm_reg[5]_0 ));
  LUT6 #(
    .INIT(64'hFFCDFFCDFFCDFFCC)) 
    g0_b0_i_9
       (.I0(Q[5]),
        .I1(Q[7]),
        .I2(Q[6]),
        .I3(Q[8]),
        .I4(Q[4]),
        .I5(Q[3]),
        .O(\ap_CS_fsm_reg[5] ));
  LUT6 #(
    .INIT(64'h4444444444444440)) 
    \reg_262[31]_i_1 
       (.I0(tmp_product_0),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(\reg_262[31]_i_3_n_4 ),
        .I3(Q[2]),
        .I4(Q[12]),
        .I5(Q[10]),
        .O(reg_2620));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \reg_262[31]_i_3 
       (.I0(Q[11]),
        .I1(Q[9]),
        .I2(Q[5]),
        .I3(Q[14]),
        .I4(Q[13]),
        .I5(Q[15]),
        .O(\reg_262[31]_i_3_n_4 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dout_reg_0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[11],B[11:10],B[10],B[10],B[10],B[10],B[10:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(reg_2620),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg_reg),
        .CEB2(E),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105,tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153,tmp_product_n_154,tmp_product_n_155,tmp_product_n_156,tmp_product_n_157}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
  LUT6 #(
    .INIT(64'h5404540454040000)) 
    tmp_product_i_1__1
       (.I0(tmp_product_0),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(Q[0]),
        .I3(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg),
        .I4(Q[3]),
        .I5(Q[1]),
        .O(E));
  LUT6 #(
    .INIT(64'hAA30FFFFAA300000)) 
    tmp_product_i_1__5
       (.I0(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg),
        .I1(\ap_CS_fsm_reg[2] ),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(Q[0]),
        .I4(dout_reg_1),
        .I5(dout_reg_2),
        .O(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg_reg));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT3 #(
    .INIT(8'h02)) 
    tmp_product_i_3
       (.I0(\ap_CS_fsm_reg[3] ),
        .I1(Q[2]),
        .I2(Q[1]),
        .O(\ap_CS_fsm_reg[2] ));
endmodule

(* ORIG_REF_NAME = "sw_compute_mul_32s_11s_32_2_1" *) 
module design_2_sw_compute_0_0_sw_compute_mul_32s_11s_32_2_1_1
   (D,
    reg_2620,
    dout_reg_0,
    ap_clk,
    B,
    dout_reg_1,
    dout_reg_2,
    grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg,
    Q,
    ap_enable_reg_pp0_iter0_reg,
    dout_reg_3);
  output [31:0]D;
  input reg_2620;
  input dout_reg_0;
  input ap_clk;
  input [11:0]B;
  input [31:0]dout_reg_1;
  input [0:0]dout_reg_2;
  input grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg;
  input [1:0]Q;
  input ap_enable_reg_pp0_iter0_reg;
  input dout_reg_3;

  wire [11:0]B;
  wire [31:0]D;
  wire [1:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0_reg;
  wire dout_reg_0;
  wire [31:0]dout_reg_1;
  wire [0:0]dout_reg_2;
  wire dout_reg_3;
  wire dout_reg_n_62;
  wire dout_reg_n_63;
  wire dout_reg_n_64;
  wire dout_reg_n_65;
  wire dout_reg_n_66;
  wire dout_reg_n_67;
  wire dout_reg_n_68;
  wire dout_reg_n_69;
  wire dout_reg_n_70;
  wire dout_reg_n_71;
  wire dout_reg_n_72;
  wire dout_reg_n_73;
  wire dout_reg_n_74;
  wire dout_reg_n_75;
  wire dout_reg_n_76;
  wire dout_reg_n_77;
  wire dout_reg_n_78;
  wire dout_reg_n_79;
  wire dout_reg_n_80;
  wire dout_reg_n_81;
  wire dout_reg_n_82;
  wire dout_reg_n_83;
  wire dout_reg_n_84;
  wire dout_reg_n_85;
  wire dout_reg_n_86;
  wire dout_reg_n_87;
  wire dout_reg_n_88;
  wire dout_reg_n_89;
  wire dout_reg_n_90;
  wire dout_reg_n_91;
  wire dout_reg_n_92;
  wire dout_reg_n_93;
  wire dout_reg_n_94;
  wire grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg;
  wire reg_2620;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_154;
  wire tmp_product_n_155;
  wire tmp_product_n_156;
  wire tmp_product_n_157;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire w_load_3_reg_9450;
  wire NLW_dout_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout_reg_OVERFLOW_UNCONNECTED;
  wire NLW_dout_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_dout_reg_PCOUT_UNCONNECTED;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout_reg
       (.A({dout_reg_1[31],dout_reg_1[31],dout_reg_1[31],dout_reg_1[31],dout_reg_1[31],dout_reg_1[31],dout_reg_1[31],dout_reg_1[31],dout_reg_1[31],dout_reg_1[31],dout_reg_1[31],dout_reg_1[31],dout_reg_1[31],dout_reg_1[31],dout_reg_1[31],dout_reg_1[31:17]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({dout_reg_2,dout_reg_2,dout_reg_2,dout_reg_2,B[11],B[11],B[11],B[11],B[9:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(reg_2620),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(dout_reg_0),
        .CEB2(w_load_3_reg_9450),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout_reg_OVERFLOW_UNCONNECTED),
        .P({dout_reg_n_62,dout_reg_n_63,dout_reg_n_64,dout_reg_n_65,dout_reg_n_66,dout_reg_n_67,dout_reg_n_68,dout_reg_n_69,dout_reg_n_70,dout_reg_n_71,dout_reg_n_72,dout_reg_n_73,dout_reg_n_74,dout_reg_n_75,dout_reg_n_76,dout_reg_n_77,dout_reg_n_78,dout_reg_n_79,dout_reg_n_80,dout_reg_n_81,dout_reg_n_82,dout_reg_n_83,dout_reg_n_84,dout_reg_n_85,dout_reg_n_86,dout_reg_n_87,dout_reg_n_88,dout_reg_n_89,dout_reg_n_90,dout_reg_n_91,dout_reg_n_92,dout_reg_n_93,dout_reg_n_94,D[31:17]}),
        .PATTERNBDETECT(NLW_dout_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153,tmp_product_n_154,tmp_product_n_155,tmp_product_n_156,tmp_product_n_157}),
        .PCOUT(NLW_dout_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout_reg_UNDERFLOW_UNCONNECTED));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_109),
        .Q(D[0]),
        .R(1'b0));
  FDRE \dout_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_99),
        .Q(D[10]),
        .R(1'b0));
  FDRE \dout_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_98),
        .Q(D[11]),
        .R(1'b0));
  FDRE \dout_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_97),
        .Q(D[12]),
        .R(1'b0));
  FDRE \dout_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_96),
        .Q(D[13]),
        .R(1'b0));
  FDRE \dout_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_95),
        .Q(D[14]),
        .R(1'b0));
  FDRE \dout_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_94),
        .Q(D[15]),
        .R(1'b0));
  FDRE \dout_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_93),
        .Q(D[16]),
        .R(1'b0));
  FDRE \dout_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_108),
        .Q(D[1]),
        .R(1'b0));
  FDRE \dout_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_107),
        .Q(D[2]),
        .R(1'b0));
  FDRE \dout_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_106),
        .Q(D[3]),
        .R(1'b0));
  FDRE \dout_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_105),
        .Q(D[4]),
        .R(1'b0));
  FDRE \dout_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_104),
        .Q(D[5]),
        .R(1'b0));
  FDRE \dout_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_103),
        .Q(D[6]),
        .R(1'b0));
  FDRE \dout_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_102),
        .Q(D[7]),
        .R(1'b0));
  FDRE \dout_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_101),
        .Q(D[8]),
        .R(1'b0));
  FDRE \dout_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_100),
        .Q(D[9]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dout_reg_1[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[11],B[11],B[11],B[11],B[11],B[11:10],B[10:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(reg_2620),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(dout_reg_0),
        .CEB2(w_load_3_reg_9450),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105,tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153,tmp_product_n_154,tmp_product_n_155,tmp_product_n_156,tmp_product_n_157}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
  LUT5 #(
    .INIT(32'h00B80000)) 
    tmp_product_i_1__4
       (.I0(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg),
        .I1(Q[0]),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(dout_reg_3),
        .I4(Q[1]),
        .O(w_load_3_reg_9450));
endmodule

(* ORIG_REF_NAME = "sw_compute_mul_32s_11s_32_2_1" *) 
module design_2_sw_compute_0_0_sw_compute_mul_32s_11s_32_2_1_2
   (D,
    reg_2620,
    dout_reg_0,
    ap_clk,
    B,
    dout_reg_1,
    dout_reg_2,
    Q,
    dout_reg_3,
    ap_enable_reg_pp0_iter0_reg,
    grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg);
  output [31:0]D;
  input reg_2620;
  input dout_reg_0;
  input ap_clk;
  input [10:0]B;
  input [31:0]dout_reg_1;
  input [0:0]dout_reg_2;
  input [1:0]Q;
  input dout_reg_3;
  input ap_enable_reg_pp0_iter0_reg;
  input grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg;

  wire [10:0]B;
  wire [31:0]D;
  wire [1:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0_reg;
  wire dout_reg_0;
  wire [31:0]dout_reg_1;
  wire [0:0]dout_reg_2;
  wire dout_reg_3;
  wire dout_reg_n_62;
  wire dout_reg_n_63;
  wire dout_reg_n_64;
  wire dout_reg_n_65;
  wire dout_reg_n_66;
  wire dout_reg_n_67;
  wire dout_reg_n_68;
  wire dout_reg_n_69;
  wire dout_reg_n_70;
  wire dout_reg_n_71;
  wire dout_reg_n_72;
  wire dout_reg_n_73;
  wire dout_reg_n_74;
  wire dout_reg_n_75;
  wire dout_reg_n_76;
  wire dout_reg_n_77;
  wire dout_reg_n_78;
  wire dout_reg_n_79;
  wire dout_reg_n_80;
  wire dout_reg_n_81;
  wire dout_reg_n_82;
  wire dout_reg_n_83;
  wire dout_reg_n_84;
  wire dout_reg_n_85;
  wire dout_reg_n_86;
  wire dout_reg_n_87;
  wire dout_reg_n_88;
  wire dout_reg_n_89;
  wire dout_reg_n_90;
  wire dout_reg_n_91;
  wire dout_reg_n_92;
  wire dout_reg_n_93;
  wire dout_reg_n_94;
  wire grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg;
  wire reg_2620;
  wire reg_2622;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_154;
  wire tmp_product_n_155;
  wire tmp_product_n_156;
  wire tmp_product_n_157;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire NLW_dout_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout_reg_OVERFLOW_UNCONNECTED;
  wire NLW_dout_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_dout_reg_PCOUT_UNCONNECTED;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout_reg
       (.A({dout_reg_1[31],dout_reg_1[31],dout_reg_1[31],dout_reg_1[31],dout_reg_1[31],dout_reg_1[31],dout_reg_1[31],dout_reg_1[31],dout_reg_1[31],dout_reg_1[31],dout_reg_1[31],dout_reg_1[31],dout_reg_1[31],dout_reg_1[31],dout_reg_1[31],dout_reg_1[31:17]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({dout_reg_2,dout_reg_2,dout_reg_2,dout_reg_2,dout_reg_2,dout_reg_2,dout_reg_2,dout_reg_2,B[9:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(reg_2620),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(dout_reg_0),
        .CEB2(reg_2622),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout_reg_OVERFLOW_UNCONNECTED),
        .P({dout_reg_n_62,dout_reg_n_63,dout_reg_n_64,dout_reg_n_65,dout_reg_n_66,dout_reg_n_67,dout_reg_n_68,dout_reg_n_69,dout_reg_n_70,dout_reg_n_71,dout_reg_n_72,dout_reg_n_73,dout_reg_n_74,dout_reg_n_75,dout_reg_n_76,dout_reg_n_77,dout_reg_n_78,dout_reg_n_79,dout_reg_n_80,dout_reg_n_81,dout_reg_n_82,dout_reg_n_83,dout_reg_n_84,dout_reg_n_85,dout_reg_n_86,dout_reg_n_87,dout_reg_n_88,dout_reg_n_89,dout_reg_n_90,dout_reg_n_91,dout_reg_n_92,dout_reg_n_93,dout_reg_n_94,D[31:17]}),
        .PATTERNBDETECT(NLW_dout_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153,tmp_product_n_154,tmp_product_n_155,tmp_product_n_156,tmp_product_n_157}),
        .PCOUT(NLW_dout_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout_reg_UNDERFLOW_UNCONNECTED));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_109),
        .Q(D[0]),
        .R(1'b0));
  FDRE \dout_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_99),
        .Q(D[10]),
        .R(1'b0));
  FDRE \dout_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_98),
        .Q(D[11]),
        .R(1'b0));
  FDRE \dout_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_97),
        .Q(D[12]),
        .R(1'b0));
  FDRE \dout_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_96),
        .Q(D[13]),
        .R(1'b0));
  FDRE \dout_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_95),
        .Q(D[14]),
        .R(1'b0));
  FDRE \dout_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_94),
        .Q(D[15]),
        .R(1'b0));
  FDRE \dout_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_93),
        .Q(D[16]),
        .R(1'b0));
  FDRE \dout_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_108),
        .Q(D[1]),
        .R(1'b0));
  FDRE \dout_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_107),
        .Q(D[2]),
        .R(1'b0));
  FDRE \dout_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_106),
        .Q(D[3]),
        .R(1'b0));
  FDRE \dout_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_105),
        .Q(D[4]),
        .R(1'b0));
  FDRE \dout_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_104),
        .Q(D[5]),
        .R(1'b0));
  FDRE \dout_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_103),
        .Q(D[6]),
        .R(1'b0));
  FDRE \dout_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_102),
        .Q(D[7]),
        .R(1'b0));
  FDRE \dout_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_101),
        .Q(D[8]),
        .R(1'b0));
  FDRE \dout_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_100),
        .Q(D[9]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dout_reg_1[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[10],B[10],B[10],B[10],B[10],B[10],B[10],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(reg_2620),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(dout_reg_0),
        .CEB2(reg_2622),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105,tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153,tmp_product_n_154,tmp_product_n_155,tmp_product_n_156,tmp_product_n_157}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
  LUT5 #(
    .INIT(32'h22200020)) 
    tmp_product_i_1__2
       (.I0(Q[1]),
        .I1(dout_reg_3),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(Q[0]),
        .I4(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg),
        .O(reg_2622));
endmodule

(* ORIG_REF_NAME = "sw_compute_mul_32s_11s_32_2_1" *) 
module design_2_sw_compute_0_0_sw_compute_mul_32s_11s_32_2_1_3
   (E,
    D,
    reg_2620,
    dout_reg_0,
    ap_clk,
    B,
    dout_reg_1,
    dout_reg_2,
    tmp_product_0,
    ap_enable_reg_pp0_iter0_reg,
    Q,
    grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg);
  output [0:0]E;
  output [31:0]D;
  input reg_2620;
  input dout_reg_0;
  input ap_clk;
  input [11:0]B;
  input [31:0]dout_reg_1;
  input [0:0]dout_reg_2;
  input tmp_product_0;
  input ap_enable_reg_pp0_iter0_reg;
  input [2:0]Q;
  input grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg;

  wire [11:0]B;
  wire [31:0]D;
  wire [0:0]E;
  wire [2:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0_reg;
  wire dout_reg_0;
  wire [31:0]dout_reg_1;
  wire [0:0]dout_reg_2;
  wire dout_reg_n_62;
  wire dout_reg_n_63;
  wire dout_reg_n_64;
  wire dout_reg_n_65;
  wire dout_reg_n_66;
  wire dout_reg_n_67;
  wire dout_reg_n_68;
  wire dout_reg_n_69;
  wire dout_reg_n_70;
  wire dout_reg_n_71;
  wire dout_reg_n_72;
  wire dout_reg_n_73;
  wire dout_reg_n_74;
  wire dout_reg_n_75;
  wire dout_reg_n_76;
  wire dout_reg_n_77;
  wire dout_reg_n_78;
  wire dout_reg_n_79;
  wire dout_reg_n_80;
  wire dout_reg_n_81;
  wire dout_reg_n_82;
  wire dout_reg_n_83;
  wire dout_reg_n_84;
  wire dout_reg_n_85;
  wire dout_reg_n_86;
  wire dout_reg_n_87;
  wire dout_reg_n_88;
  wire dout_reg_n_89;
  wire dout_reg_n_90;
  wire dout_reg_n_91;
  wire dout_reg_n_92;
  wire dout_reg_n_93;
  wire dout_reg_n_94;
  wire grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg;
  wire reg_2620;
  wire tmp_product_0;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_154;
  wire tmp_product_n_155;
  wire tmp_product_n_156;
  wire tmp_product_n_157;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire NLW_dout_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout_reg_OVERFLOW_UNCONNECTED;
  wire NLW_dout_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_dout_reg_PCOUT_UNCONNECTED;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout_reg
       (.A({dout_reg_1[31],dout_reg_1[31],dout_reg_1[31],dout_reg_1[31],dout_reg_1[31],dout_reg_1[31],dout_reg_1[31],dout_reg_1[31],dout_reg_1[31],dout_reg_1[31],dout_reg_1[31],dout_reg_1[31],dout_reg_1[31],dout_reg_1[31],dout_reg_1[31],dout_reg_1[31:17]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({dout_reg_2,dout_reg_2,B[11],B[11],B[11],B[11],B[11],B[11],B[9:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(reg_2620),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(dout_reg_0),
        .CEB2(E),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout_reg_OVERFLOW_UNCONNECTED),
        .P({dout_reg_n_62,dout_reg_n_63,dout_reg_n_64,dout_reg_n_65,dout_reg_n_66,dout_reg_n_67,dout_reg_n_68,dout_reg_n_69,dout_reg_n_70,dout_reg_n_71,dout_reg_n_72,dout_reg_n_73,dout_reg_n_74,dout_reg_n_75,dout_reg_n_76,dout_reg_n_77,dout_reg_n_78,dout_reg_n_79,dout_reg_n_80,dout_reg_n_81,dout_reg_n_82,dout_reg_n_83,dout_reg_n_84,dout_reg_n_85,dout_reg_n_86,dout_reg_n_87,dout_reg_n_88,dout_reg_n_89,dout_reg_n_90,dout_reg_n_91,dout_reg_n_92,dout_reg_n_93,dout_reg_n_94,D[31:17]}),
        .PATTERNBDETECT(NLW_dout_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153,tmp_product_n_154,tmp_product_n_155,tmp_product_n_156,tmp_product_n_157}),
        .PCOUT(NLW_dout_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout_reg_UNDERFLOW_UNCONNECTED));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_109),
        .Q(D[0]),
        .R(1'b0));
  FDRE \dout_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_99),
        .Q(D[10]),
        .R(1'b0));
  FDRE \dout_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_98),
        .Q(D[11]),
        .R(1'b0));
  FDRE \dout_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_97),
        .Q(D[12]),
        .R(1'b0));
  FDRE \dout_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_96),
        .Q(D[13]),
        .R(1'b0));
  FDRE \dout_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_95),
        .Q(D[14]),
        .R(1'b0));
  FDRE \dout_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_94),
        .Q(D[15]),
        .R(1'b0));
  FDRE \dout_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_93),
        .Q(D[16]),
        .R(1'b0));
  FDRE \dout_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_108),
        .Q(D[1]),
        .R(1'b0));
  FDRE \dout_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_107),
        .Q(D[2]),
        .R(1'b0));
  FDRE \dout_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_106),
        .Q(D[3]),
        .R(1'b0));
  FDRE \dout_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_105),
        .Q(D[4]),
        .R(1'b0));
  FDRE \dout_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_104),
        .Q(D[5]),
        .R(1'b0));
  FDRE \dout_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_103),
        .Q(D[6]),
        .R(1'b0));
  FDRE \dout_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_102),
        .Q(D[7]),
        .R(1'b0));
  FDRE \dout_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_101),
        .Q(D[8]),
        .R(1'b0));
  FDRE \dout_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_100),
        .Q(D[9]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dout_reg_1[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[11],B[11],B[11],B[11:10],B[10],B[10],B[10:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(reg_2620),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(dout_reg_0),
        .CEB2(E),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105,tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153,tmp_product_n_154,tmp_product_n_155,tmp_product_n_156,tmp_product_n_157}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
  LUT6 #(
    .INIT(64'h5404540454040000)) 
    tmp_product_i_1__0
       (.I0(tmp_product_0),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(Q[0]),
        .I3(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg),
        .I4(Q[2]),
        .I5(Q[1]),
        .O(E));
endmodule

(* ORIG_REF_NAME = "sw_compute_mul_32s_11s_32_2_1" *) 
module design_2_sw_compute_0_0_sw_compute_mul_32s_11s_32_2_1_4
   (D,
    reg_2620,
    dout_reg_0,
    ap_clk,
    B,
    dout_reg_1,
    dout_reg_2,
    grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg,
    Q,
    ap_enable_reg_pp0_iter0_reg,
    dout_reg_3);
  output [31:0]D;
  input reg_2620;
  input dout_reg_0;
  input ap_clk;
  input [10:0]B;
  input [31:0]dout_reg_1;
  input [0:0]dout_reg_2;
  input grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg;
  input [1:0]Q;
  input ap_enable_reg_pp0_iter0_reg;
  input dout_reg_3;

  wire [10:0]B;
  wire [31:0]D;
  wire [1:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0_reg;
  wire dout_reg_0;
  wire [31:0]dout_reg_1;
  wire [0:0]dout_reg_2;
  wire dout_reg_3;
  wire dout_reg_n_62;
  wire dout_reg_n_63;
  wire dout_reg_n_64;
  wire dout_reg_n_65;
  wire dout_reg_n_66;
  wire dout_reg_n_67;
  wire dout_reg_n_68;
  wire dout_reg_n_69;
  wire dout_reg_n_70;
  wire dout_reg_n_71;
  wire dout_reg_n_72;
  wire dout_reg_n_73;
  wire dout_reg_n_74;
  wire dout_reg_n_75;
  wire dout_reg_n_76;
  wire dout_reg_n_77;
  wire dout_reg_n_78;
  wire dout_reg_n_79;
  wire dout_reg_n_80;
  wire dout_reg_n_81;
  wire dout_reg_n_82;
  wire dout_reg_n_83;
  wire dout_reg_n_84;
  wire dout_reg_n_85;
  wire dout_reg_n_86;
  wire dout_reg_n_87;
  wire dout_reg_n_88;
  wire dout_reg_n_89;
  wire dout_reg_n_90;
  wire dout_reg_n_91;
  wire dout_reg_n_92;
  wire dout_reg_n_93;
  wire dout_reg_n_94;
  wire grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg;
  wire reg_2620;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_154;
  wire tmp_product_n_155;
  wire tmp_product_n_156;
  wire tmp_product_n_157;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire w_load_6_reg_9800;
  wire NLW_dout_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout_reg_OVERFLOW_UNCONNECTED;
  wire NLW_dout_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_dout_reg_PCOUT_UNCONNECTED;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout_reg
       (.A({dout_reg_1[31],dout_reg_1[31],dout_reg_1[31],dout_reg_1[31],dout_reg_1[31],dout_reg_1[31],dout_reg_1[31],dout_reg_1[31],dout_reg_1[31],dout_reg_1[31],dout_reg_1[31],dout_reg_1[31],dout_reg_1[31],dout_reg_1[31],dout_reg_1[31],dout_reg_1[31:17]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({dout_reg_2,dout_reg_2,dout_reg_2,dout_reg_2,dout_reg_2,dout_reg_2,B[10],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(reg_2620),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(dout_reg_0),
        .CEB2(w_load_6_reg_9800),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout_reg_OVERFLOW_UNCONNECTED),
        .P({dout_reg_n_62,dout_reg_n_63,dout_reg_n_64,dout_reg_n_65,dout_reg_n_66,dout_reg_n_67,dout_reg_n_68,dout_reg_n_69,dout_reg_n_70,dout_reg_n_71,dout_reg_n_72,dout_reg_n_73,dout_reg_n_74,dout_reg_n_75,dout_reg_n_76,dout_reg_n_77,dout_reg_n_78,dout_reg_n_79,dout_reg_n_80,dout_reg_n_81,dout_reg_n_82,dout_reg_n_83,dout_reg_n_84,dout_reg_n_85,dout_reg_n_86,dout_reg_n_87,dout_reg_n_88,dout_reg_n_89,dout_reg_n_90,dout_reg_n_91,dout_reg_n_92,dout_reg_n_93,dout_reg_n_94,D[31:17]}),
        .PATTERNBDETECT(NLW_dout_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153,tmp_product_n_154,tmp_product_n_155,tmp_product_n_156,tmp_product_n_157}),
        .PCOUT(NLW_dout_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout_reg_UNDERFLOW_UNCONNECTED));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_109),
        .Q(D[0]),
        .R(1'b0));
  FDRE \dout_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_99),
        .Q(D[10]),
        .R(1'b0));
  FDRE \dout_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_98),
        .Q(D[11]),
        .R(1'b0));
  FDRE \dout_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_97),
        .Q(D[12]),
        .R(1'b0));
  FDRE \dout_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_96),
        .Q(D[13]),
        .R(1'b0));
  FDRE \dout_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_95),
        .Q(D[14]),
        .R(1'b0));
  FDRE \dout_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_94),
        .Q(D[15]),
        .R(1'b0));
  FDRE \dout_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_93),
        .Q(D[16]),
        .R(1'b0));
  FDRE \dout_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_108),
        .Q(D[1]),
        .R(1'b0));
  FDRE \dout_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_107),
        .Q(D[2]),
        .R(1'b0));
  FDRE \dout_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_106),
        .Q(D[3]),
        .R(1'b0));
  FDRE \dout_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_105),
        .Q(D[4]),
        .R(1'b0));
  FDRE \dout_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_104),
        .Q(D[5]),
        .R(1'b0));
  FDRE \dout_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_103),
        .Q(D[6]),
        .R(1'b0));
  FDRE \dout_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_102),
        .Q(D[7]),
        .R(1'b0));
  FDRE \dout_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_101),
        .Q(D[8]),
        .R(1'b0));
  FDRE \dout_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_100),
        .Q(D[9]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dout_reg_1[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[10],B[10],B[10],B[10],B[10],B[10],B[10],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(reg_2620),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(dout_reg_0),
        .CEB2(w_load_6_reg_9800),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105,tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153,tmp_product_n_154,tmp_product_n_155,tmp_product_n_156,tmp_product_n_157}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
  LUT5 #(
    .INIT(32'h00B80000)) 
    tmp_product_i_1__3
       (.I0(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg),
        .I1(Q[0]),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(dout_reg_3),
        .I4(Q[1]),
        .O(w_load_6_reg_9800));
endmodule

(* ORIG_REF_NAME = "sw_compute_mul_32s_11s_32_2_1" *) 
module design_2_sw_compute_0_0_sw_compute_mul_32s_11s_32_2_1_5
   (D,
    reg_2620,
    dout_reg_0,
    ap_clk,
    B,
    dout_reg_1,
    grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg,
    Q,
    ap_enable_reg_pp0_iter0_reg,
    dout_reg_2);
  output [31:0]D;
  input reg_2620;
  input dout_reg_0;
  input ap_clk;
  input [11:0]B;
  input [31:0]dout_reg_1;
  input grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg;
  input [1:0]Q;
  input ap_enable_reg_pp0_iter0_reg;
  input dout_reg_2;

  wire [11:0]B;
  wire [31:0]D;
  wire [1:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0_reg;
  wire dout_reg_0;
  wire [31:0]dout_reg_1;
  wire dout_reg_2;
  wire dout_reg_n_62;
  wire dout_reg_n_63;
  wire dout_reg_n_64;
  wire dout_reg_n_65;
  wire dout_reg_n_66;
  wire dout_reg_n_67;
  wire dout_reg_n_68;
  wire dout_reg_n_69;
  wire dout_reg_n_70;
  wire dout_reg_n_71;
  wire dout_reg_n_72;
  wire dout_reg_n_73;
  wire dout_reg_n_74;
  wire dout_reg_n_75;
  wire dout_reg_n_76;
  wire dout_reg_n_77;
  wire dout_reg_n_78;
  wire dout_reg_n_79;
  wire dout_reg_n_80;
  wire dout_reg_n_81;
  wire dout_reg_n_82;
  wire dout_reg_n_83;
  wire dout_reg_n_84;
  wire dout_reg_n_85;
  wire dout_reg_n_86;
  wire dout_reg_n_87;
  wire dout_reg_n_88;
  wire dout_reg_n_89;
  wire dout_reg_n_90;
  wire dout_reg_n_91;
  wire dout_reg_n_92;
  wire dout_reg_n_93;
  wire dout_reg_n_94;
  wire grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg;
  wire reg_2620;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_154;
  wire tmp_product_n_155;
  wire tmp_product_n_156;
  wire tmp_product_n_157;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire w_load_7_reg_9950;
  wire NLW_dout_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout_reg_OVERFLOW_UNCONNECTED;
  wire NLW_dout_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_dout_reg_PCOUT_UNCONNECTED;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout_reg
       (.A({dout_reg_1[31],dout_reg_1[31],dout_reg_1[31],dout_reg_1[31],dout_reg_1[31],dout_reg_1[31],dout_reg_1[31],dout_reg_1[31],dout_reg_1[31],dout_reg_1[31],dout_reg_1[31],dout_reg_1[31],dout_reg_1[31],dout_reg_1[31],dout_reg_1[31],dout_reg_1[31:17]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[11],B[11],B[11],B[11],B[11],B[11],B[11],B[11],B[9:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(reg_2620),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(dout_reg_0),
        .CEB2(w_load_7_reg_9950),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout_reg_OVERFLOW_UNCONNECTED),
        .P({dout_reg_n_62,dout_reg_n_63,dout_reg_n_64,dout_reg_n_65,dout_reg_n_66,dout_reg_n_67,dout_reg_n_68,dout_reg_n_69,dout_reg_n_70,dout_reg_n_71,dout_reg_n_72,dout_reg_n_73,dout_reg_n_74,dout_reg_n_75,dout_reg_n_76,dout_reg_n_77,dout_reg_n_78,dout_reg_n_79,dout_reg_n_80,dout_reg_n_81,dout_reg_n_82,dout_reg_n_83,dout_reg_n_84,dout_reg_n_85,dout_reg_n_86,dout_reg_n_87,dout_reg_n_88,dout_reg_n_89,dout_reg_n_90,dout_reg_n_91,dout_reg_n_92,dout_reg_n_93,dout_reg_n_94,D[31:17]}),
        .PATTERNBDETECT(NLW_dout_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153,tmp_product_n_154,tmp_product_n_155,tmp_product_n_156,tmp_product_n_157}),
        .PCOUT(NLW_dout_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout_reg_UNDERFLOW_UNCONNECTED));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_109),
        .Q(D[0]),
        .R(1'b0));
  FDRE \dout_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_99),
        .Q(D[10]),
        .R(1'b0));
  FDRE \dout_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_98),
        .Q(D[11]),
        .R(1'b0));
  FDRE \dout_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_97),
        .Q(D[12]),
        .R(1'b0));
  FDRE \dout_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_96),
        .Q(D[13]),
        .R(1'b0));
  FDRE \dout_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_95),
        .Q(D[14]),
        .R(1'b0));
  FDRE \dout_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_94),
        .Q(D[15]),
        .R(1'b0));
  FDRE \dout_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_93),
        .Q(D[16]),
        .R(1'b0));
  FDRE \dout_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_108),
        .Q(D[1]),
        .R(1'b0));
  FDRE \dout_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_107),
        .Q(D[2]),
        .R(1'b0));
  FDRE \dout_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_106),
        .Q(D[3]),
        .R(1'b0));
  FDRE \dout_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_105),
        .Q(D[4]),
        .R(1'b0));
  FDRE \dout_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_104),
        .Q(D[5]),
        .R(1'b0));
  FDRE \dout_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_103),
        .Q(D[6]),
        .R(1'b0));
  FDRE \dout_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_102),
        .Q(D[7]),
        .R(1'b0));
  FDRE \dout_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_101),
        .Q(D[8]),
        .R(1'b0));
  FDRE \dout_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_100),
        .Q(D[9]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dout_reg_1[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[11],B[11:10],B[10],B[10],B[10],B[10],B[10:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(reg_2620),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(dout_reg_0),
        .CEB2(w_load_7_reg_9950),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105,tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153,tmp_product_n_154,tmp_product_n_155,tmp_product_n_156,tmp_product_n_157}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
  LUT5 #(
    .INIT(32'h00B80000)) 
    tmp_product_i_1
       (.I0(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg),
        .I1(Q[0]),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(dout_reg_2),
        .I4(Q[1]),
        .O(w_load_7_reg_9950));
endmodule

(* ORIG_REF_NAME = "sw_compute_mul_32s_11s_32_2_1" *) 
module design_2_sw_compute_0_0_sw_compute_mul_32s_11s_32_2_1_6
   (D,
    reg_2620,
    dout_reg_0,
    ap_clk,
    B,
    dout_reg_1,
    Q,
    dout_reg_2,
    ap_enable_reg_pp0_iter0_reg,
    grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg);
  output [31:0]D;
  input reg_2620;
  input dout_reg_0;
  input ap_clk;
  input [10:0]B;
  input [31:0]dout_reg_1;
  input [1:0]Q;
  input dout_reg_2;
  input ap_enable_reg_pp0_iter0_reg;
  input grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg;

  wire [10:0]B;
  wire [31:0]D;
  wire [1:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0_reg;
  wire dout_reg_0;
  wire [31:0]dout_reg_1;
  wire dout_reg_2;
  wire dout_reg_n_62;
  wire dout_reg_n_63;
  wire dout_reg_n_64;
  wire dout_reg_n_65;
  wire dout_reg_n_66;
  wire dout_reg_n_67;
  wire dout_reg_n_68;
  wire dout_reg_n_69;
  wire dout_reg_n_70;
  wire dout_reg_n_71;
  wire dout_reg_n_72;
  wire dout_reg_n_73;
  wire dout_reg_n_74;
  wire dout_reg_n_75;
  wire dout_reg_n_76;
  wire dout_reg_n_77;
  wire dout_reg_n_78;
  wire dout_reg_n_79;
  wire dout_reg_n_80;
  wire dout_reg_n_81;
  wire dout_reg_n_82;
  wire dout_reg_n_83;
  wire dout_reg_n_84;
  wire dout_reg_n_85;
  wire dout_reg_n_86;
  wire dout_reg_n_87;
  wire dout_reg_n_88;
  wire dout_reg_n_89;
  wire dout_reg_n_90;
  wire dout_reg_n_91;
  wire dout_reg_n_92;
  wire dout_reg_n_93;
  wire dout_reg_n_94;
  wire grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg;
  wire reg_2620;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_154;
  wire tmp_product_n_155;
  wire tmp_product_n_156;
  wire tmp_product_n_157;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire w_load_8_reg_10100;
  wire NLW_dout_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout_reg_OVERFLOW_UNCONNECTED;
  wire NLW_dout_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_dout_reg_PCOUT_UNCONNECTED;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout_reg
       (.A({dout_reg_1[31],dout_reg_1[31],dout_reg_1[31],dout_reg_1[31],dout_reg_1[31],dout_reg_1[31],dout_reg_1[31],dout_reg_1[31],dout_reg_1[31],dout_reg_1[31],dout_reg_1[31],dout_reg_1[31],dout_reg_1[31],dout_reg_1[31],dout_reg_1[31],dout_reg_1[31:17]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[10],B[10],B[10],B[10],B[10],B[10],B[10],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(reg_2620),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(dout_reg_0),
        .CEB2(w_load_8_reg_10100),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout_reg_OVERFLOW_UNCONNECTED),
        .P({dout_reg_n_62,dout_reg_n_63,dout_reg_n_64,dout_reg_n_65,dout_reg_n_66,dout_reg_n_67,dout_reg_n_68,dout_reg_n_69,dout_reg_n_70,dout_reg_n_71,dout_reg_n_72,dout_reg_n_73,dout_reg_n_74,dout_reg_n_75,dout_reg_n_76,dout_reg_n_77,dout_reg_n_78,dout_reg_n_79,dout_reg_n_80,dout_reg_n_81,dout_reg_n_82,dout_reg_n_83,dout_reg_n_84,dout_reg_n_85,dout_reg_n_86,dout_reg_n_87,dout_reg_n_88,dout_reg_n_89,dout_reg_n_90,dout_reg_n_91,dout_reg_n_92,dout_reg_n_93,dout_reg_n_94,D[31:17]}),
        .PATTERNBDETECT(NLW_dout_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153,tmp_product_n_154,tmp_product_n_155,tmp_product_n_156,tmp_product_n_157}),
        .PCOUT(NLW_dout_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout_reg_UNDERFLOW_UNCONNECTED));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_109),
        .Q(D[0]),
        .R(1'b0));
  FDRE \dout_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_99),
        .Q(D[10]),
        .R(1'b0));
  FDRE \dout_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_98),
        .Q(D[11]),
        .R(1'b0));
  FDRE \dout_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_97),
        .Q(D[12]),
        .R(1'b0));
  FDRE \dout_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_96),
        .Q(D[13]),
        .R(1'b0));
  FDRE \dout_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_95),
        .Q(D[14]),
        .R(1'b0));
  FDRE \dout_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_94),
        .Q(D[15]),
        .R(1'b0));
  FDRE \dout_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_93),
        .Q(D[16]),
        .R(1'b0));
  FDRE \dout_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_108),
        .Q(D[1]),
        .R(1'b0));
  FDRE \dout_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_107),
        .Q(D[2]),
        .R(1'b0));
  FDRE \dout_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_106),
        .Q(D[3]),
        .R(1'b0));
  FDRE \dout_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_105),
        .Q(D[4]),
        .R(1'b0));
  FDRE \dout_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_104),
        .Q(D[5]),
        .R(1'b0));
  FDRE \dout_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_103),
        .Q(D[6]),
        .R(1'b0));
  FDRE \dout_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_102),
        .Q(D[7]),
        .R(1'b0));
  FDRE \dout_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_101),
        .Q(D[8]),
        .R(1'b0));
  FDRE \dout_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_100),
        .Q(D[9]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dout_reg_1[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[10],B[10],B[10],B[10],B[10],B[10],B[10],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(reg_2620),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(dout_reg_0),
        .CEB2(w_load_8_reg_10100),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105,tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153,tmp_product_n_154,tmp_product_n_155,tmp_product_n_156,tmp_product_n_157}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
  LUT5 #(
    .INIT(32'h22200020)) 
    tmp_product_i_2
       (.I0(Q[1]),
        .I1(dout_reg_2),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(Q[0]),
        .I4(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg),
        .O(w_load_8_reg_10100));
endmodule

(* ORIG_REF_NAME = "sw_compute_sw_compute_Pipeline_VITIS_LOOP_107_9" *) 
module design_2_sw_compute_0_0_sw_compute_sw_compute_Pipeline_VITIS_LOOP_107_9
   (i_fu_64_reg,
    ap_enable_reg_pp0_iter2_reg_0,
    push,
    \ap_CS_fsm_reg[6]_0 ,
    \ap_CS_fsm_reg[8] ,
    \ap_CS_fsm_reg[9] ,
    ap_done,
    \acc_load_4_reg_171_reg[31]_0 ,
    ap_clk,
    Q,
    grp_sw_compute_Pipeline_VITIS_LOOP_107_9_fu_108_ap_start_reg,
    gmem_AWREADY,
    ram_reg,
    grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_acc_ce0,
    gmem_WREADY,
    ap_rst_n,
    D,
    gmem_BVALID,
    SR,
    \acc_load_4_reg_171_reg[31]_1 );
  output [6:0]i_fu_64_reg;
  output ap_enable_reg_pp0_iter2_reg_0;
  output push;
  output [1:0]\ap_CS_fsm_reg[6]_0 ;
  output \ap_CS_fsm_reg[8] ;
  output [0:0]\ap_CS_fsm_reg[9] ;
  output ap_done;
  output [31:0]\acc_load_4_reg_171_reg[31]_0 ;
  input ap_clk;
  input [2:0]Q;
  input grp_sw_compute_Pipeline_VITIS_LOOP_107_9_fu_108_ap_start_reg;
  input gmem_AWREADY;
  input ram_reg;
  input grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_acc_ce0;
  input gmem_WREADY;
  input ap_rst_n;
  input [0:0]D;
  input gmem_BVALID;
  input [0:0]SR;
  input [31:0]\acc_load_4_reg_171_reg[31]_1 ;

  wire [0:0]D;
  wire [2:0]Q;
  wire [0:0]SR;
  wire acc_load_4_reg_1710;
  wire [31:0]\acc_load_4_reg_171_reg[31]_0 ;
  wire [31:0]\acc_load_4_reg_171_reg[31]_1 ;
  wire \ap_CS_fsm[1]_i_2__1_n_4 ;
  wire \ap_CS_fsm[1]_i_3__0_n_4 ;
  wire \ap_CS_fsm[2]_i_2_n_4 ;
  wire \ap_CS_fsm[2]_i_3_n_4 ;
  wire ap_CS_fsm_pp0_stage0;
  wire [1:0]\ap_CS_fsm_reg[6]_0 ;
  wire \ap_CS_fsm_reg[8] ;
  wire [0:0]\ap_CS_fsm_reg[9] ;
  wire \ap_CS_fsm_reg_n_4_[2] ;
  wire \ap_CS_fsm_reg_n_4_[3] ;
  wire \ap_CS_fsm_reg_n_4_[4] ;
  wire \ap_CS_fsm_reg_n_4_[5] ;
  wire [6:1]ap_NS_fsm;
  wire ap_clk;
  wire ap_done;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1__0_n_4;
  wire ap_enable_reg_pp0_iter0_i_2_n_4;
  wire ap_enable_reg_pp0_iter1_i_1__3_n_4;
  wire ap_enable_reg_pp0_iter1_reg_n_4;
  wire ap_enable_reg_pp0_iter2_i_1__0_n_4;
  wire ap_enable_reg_pp0_iter2_reg_0;
  wire ap_rst_n;
  wire gmem_AWREADY;
  wire gmem_BVALID;
  wire gmem_WREADY;
  wire grp_sw_compute_Pipeline_VITIS_LOOP_107_9_fu_108_ap_start_reg;
  wire grp_sw_compute_Pipeline_VITIS_LOOP_107_9_fu_108_m_axi_gmem_AWVALID;
  wire grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_acc_ce0;
  wire \i_fu_64[0]_i_1_n_4 ;
  wire \i_fu_64[1]_i_1_n_4 ;
  wire \i_fu_64[2]_i_1_n_4 ;
  wire \i_fu_64[2]_i_2_n_4 ;
  wire \i_fu_64[3]_i_1_n_4 ;
  wire \i_fu_64[4]_i_1_n_4 ;
  wire \i_fu_64[5]_i_2_n_4 ;
  wire \i_fu_64[6]_i_1_n_4 ;
  wire \i_fu_64[6]_i_2_n_4 ;
  wire [6:0]i_fu_64_reg;
  wire push;
  wire ram_reg;
  wire ram_reg_i_54_n_4;

  LUT3 #(
    .INIT(8'hA2)) 
    \acc_load_4_reg_171[31]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter2_reg_0),
        .I2(gmem_WREADY),
        .O(acc_load_4_reg_1710));
  FDRE \acc_load_4_reg_171_reg[0] 
       (.C(ap_clk),
        .CE(acc_load_4_reg_1710),
        .D(\acc_load_4_reg_171_reg[31]_1 [0]),
        .Q(\acc_load_4_reg_171_reg[31]_0 [0]),
        .R(1'b0));
  FDRE \acc_load_4_reg_171_reg[10] 
       (.C(ap_clk),
        .CE(acc_load_4_reg_1710),
        .D(\acc_load_4_reg_171_reg[31]_1 [10]),
        .Q(\acc_load_4_reg_171_reg[31]_0 [10]),
        .R(1'b0));
  FDRE \acc_load_4_reg_171_reg[11] 
       (.C(ap_clk),
        .CE(acc_load_4_reg_1710),
        .D(\acc_load_4_reg_171_reg[31]_1 [11]),
        .Q(\acc_load_4_reg_171_reg[31]_0 [11]),
        .R(1'b0));
  FDRE \acc_load_4_reg_171_reg[12] 
       (.C(ap_clk),
        .CE(acc_load_4_reg_1710),
        .D(\acc_load_4_reg_171_reg[31]_1 [12]),
        .Q(\acc_load_4_reg_171_reg[31]_0 [12]),
        .R(1'b0));
  FDRE \acc_load_4_reg_171_reg[13] 
       (.C(ap_clk),
        .CE(acc_load_4_reg_1710),
        .D(\acc_load_4_reg_171_reg[31]_1 [13]),
        .Q(\acc_load_4_reg_171_reg[31]_0 [13]),
        .R(1'b0));
  FDRE \acc_load_4_reg_171_reg[14] 
       (.C(ap_clk),
        .CE(acc_load_4_reg_1710),
        .D(\acc_load_4_reg_171_reg[31]_1 [14]),
        .Q(\acc_load_4_reg_171_reg[31]_0 [14]),
        .R(1'b0));
  FDRE \acc_load_4_reg_171_reg[15] 
       (.C(ap_clk),
        .CE(acc_load_4_reg_1710),
        .D(\acc_load_4_reg_171_reg[31]_1 [15]),
        .Q(\acc_load_4_reg_171_reg[31]_0 [15]),
        .R(1'b0));
  FDRE \acc_load_4_reg_171_reg[16] 
       (.C(ap_clk),
        .CE(acc_load_4_reg_1710),
        .D(\acc_load_4_reg_171_reg[31]_1 [16]),
        .Q(\acc_load_4_reg_171_reg[31]_0 [16]),
        .R(1'b0));
  FDRE \acc_load_4_reg_171_reg[17] 
       (.C(ap_clk),
        .CE(acc_load_4_reg_1710),
        .D(\acc_load_4_reg_171_reg[31]_1 [17]),
        .Q(\acc_load_4_reg_171_reg[31]_0 [17]),
        .R(1'b0));
  FDRE \acc_load_4_reg_171_reg[18] 
       (.C(ap_clk),
        .CE(acc_load_4_reg_1710),
        .D(\acc_load_4_reg_171_reg[31]_1 [18]),
        .Q(\acc_load_4_reg_171_reg[31]_0 [18]),
        .R(1'b0));
  FDRE \acc_load_4_reg_171_reg[19] 
       (.C(ap_clk),
        .CE(acc_load_4_reg_1710),
        .D(\acc_load_4_reg_171_reg[31]_1 [19]),
        .Q(\acc_load_4_reg_171_reg[31]_0 [19]),
        .R(1'b0));
  FDRE \acc_load_4_reg_171_reg[1] 
       (.C(ap_clk),
        .CE(acc_load_4_reg_1710),
        .D(\acc_load_4_reg_171_reg[31]_1 [1]),
        .Q(\acc_load_4_reg_171_reg[31]_0 [1]),
        .R(1'b0));
  FDRE \acc_load_4_reg_171_reg[20] 
       (.C(ap_clk),
        .CE(acc_load_4_reg_1710),
        .D(\acc_load_4_reg_171_reg[31]_1 [20]),
        .Q(\acc_load_4_reg_171_reg[31]_0 [20]),
        .R(1'b0));
  FDRE \acc_load_4_reg_171_reg[21] 
       (.C(ap_clk),
        .CE(acc_load_4_reg_1710),
        .D(\acc_load_4_reg_171_reg[31]_1 [21]),
        .Q(\acc_load_4_reg_171_reg[31]_0 [21]),
        .R(1'b0));
  FDRE \acc_load_4_reg_171_reg[22] 
       (.C(ap_clk),
        .CE(acc_load_4_reg_1710),
        .D(\acc_load_4_reg_171_reg[31]_1 [22]),
        .Q(\acc_load_4_reg_171_reg[31]_0 [22]),
        .R(1'b0));
  FDRE \acc_load_4_reg_171_reg[23] 
       (.C(ap_clk),
        .CE(acc_load_4_reg_1710),
        .D(\acc_load_4_reg_171_reg[31]_1 [23]),
        .Q(\acc_load_4_reg_171_reg[31]_0 [23]),
        .R(1'b0));
  FDRE \acc_load_4_reg_171_reg[24] 
       (.C(ap_clk),
        .CE(acc_load_4_reg_1710),
        .D(\acc_load_4_reg_171_reg[31]_1 [24]),
        .Q(\acc_load_4_reg_171_reg[31]_0 [24]),
        .R(1'b0));
  FDRE \acc_load_4_reg_171_reg[25] 
       (.C(ap_clk),
        .CE(acc_load_4_reg_1710),
        .D(\acc_load_4_reg_171_reg[31]_1 [25]),
        .Q(\acc_load_4_reg_171_reg[31]_0 [25]),
        .R(1'b0));
  FDRE \acc_load_4_reg_171_reg[26] 
       (.C(ap_clk),
        .CE(acc_load_4_reg_1710),
        .D(\acc_load_4_reg_171_reg[31]_1 [26]),
        .Q(\acc_load_4_reg_171_reg[31]_0 [26]),
        .R(1'b0));
  FDRE \acc_load_4_reg_171_reg[27] 
       (.C(ap_clk),
        .CE(acc_load_4_reg_1710),
        .D(\acc_load_4_reg_171_reg[31]_1 [27]),
        .Q(\acc_load_4_reg_171_reg[31]_0 [27]),
        .R(1'b0));
  FDRE \acc_load_4_reg_171_reg[28] 
       (.C(ap_clk),
        .CE(acc_load_4_reg_1710),
        .D(\acc_load_4_reg_171_reg[31]_1 [28]),
        .Q(\acc_load_4_reg_171_reg[31]_0 [28]),
        .R(1'b0));
  FDRE \acc_load_4_reg_171_reg[29] 
       (.C(ap_clk),
        .CE(acc_load_4_reg_1710),
        .D(\acc_load_4_reg_171_reg[31]_1 [29]),
        .Q(\acc_load_4_reg_171_reg[31]_0 [29]),
        .R(1'b0));
  FDRE \acc_load_4_reg_171_reg[2] 
       (.C(ap_clk),
        .CE(acc_load_4_reg_1710),
        .D(\acc_load_4_reg_171_reg[31]_1 [2]),
        .Q(\acc_load_4_reg_171_reg[31]_0 [2]),
        .R(1'b0));
  FDRE \acc_load_4_reg_171_reg[30] 
       (.C(ap_clk),
        .CE(acc_load_4_reg_1710),
        .D(\acc_load_4_reg_171_reg[31]_1 [30]),
        .Q(\acc_load_4_reg_171_reg[31]_0 [30]),
        .R(1'b0));
  FDRE \acc_load_4_reg_171_reg[31] 
       (.C(ap_clk),
        .CE(acc_load_4_reg_1710),
        .D(\acc_load_4_reg_171_reg[31]_1 [31]),
        .Q(\acc_load_4_reg_171_reg[31]_0 [31]),
        .R(1'b0));
  FDRE \acc_load_4_reg_171_reg[3] 
       (.C(ap_clk),
        .CE(acc_load_4_reg_1710),
        .D(\acc_load_4_reg_171_reg[31]_1 [3]),
        .Q(\acc_load_4_reg_171_reg[31]_0 [3]),
        .R(1'b0));
  FDRE \acc_load_4_reg_171_reg[4] 
       (.C(ap_clk),
        .CE(acc_load_4_reg_1710),
        .D(\acc_load_4_reg_171_reg[31]_1 [4]),
        .Q(\acc_load_4_reg_171_reg[31]_0 [4]),
        .R(1'b0));
  FDRE \acc_load_4_reg_171_reg[5] 
       (.C(ap_clk),
        .CE(acc_load_4_reg_1710),
        .D(\acc_load_4_reg_171_reg[31]_1 [5]),
        .Q(\acc_load_4_reg_171_reg[31]_0 [5]),
        .R(1'b0));
  FDRE \acc_load_4_reg_171_reg[6] 
       (.C(ap_clk),
        .CE(acc_load_4_reg_1710),
        .D(\acc_load_4_reg_171_reg[31]_1 [6]),
        .Q(\acc_load_4_reg_171_reg[31]_0 [6]),
        .R(1'b0));
  FDRE \acc_load_4_reg_171_reg[7] 
       (.C(ap_clk),
        .CE(acc_load_4_reg_1710),
        .D(\acc_load_4_reg_171_reg[31]_1 [7]),
        .Q(\acc_load_4_reg_171_reg[31]_0 [7]),
        .R(1'b0));
  FDRE \acc_load_4_reg_171_reg[8] 
       (.C(ap_clk),
        .CE(acc_load_4_reg_1710),
        .D(\acc_load_4_reg_171_reg[31]_1 [8]),
        .Q(\acc_load_4_reg_171_reg[31]_0 [8]),
        .R(1'b0));
  FDRE \acc_load_4_reg_171_reg[9] 
       (.C(ap_clk),
        .CE(acc_load_4_reg_1710),
        .D(\acc_load_4_reg_171_reg[31]_1 [9]),
        .Q(\acc_load_4_reg_171_reg[31]_0 [9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h8080AA80)) 
    \ap_CS_fsm[0]_i_2__0 
       (.I0(Q[2]),
        .I1(\ap_CS_fsm_reg[6]_0 [1]),
        .I2(gmem_BVALID),
        .I3(\ap_CS_fsm_reg[6]_0 [0]),
        .I4(grp_sw_compute_Pipeline_VITIS_LOOP_107_9_fu_108_ap_start_reg),
        .O(ap_done));
  LUT6 #(
    .INIT(64'hAAEFEFEFAAAAAAAA)) 
    \ap_CS_fsm[10]_i_1 
       (.I0(Q[1]),
        .I1(grp_sw_compute_Pipeline_VITIS_LOOP_107_9_fu_108_ap_start_reg),
        .I2(\ap_CS_fsm_reg[6]_0 [0]),
        .I3(gmem_BVALID),
        .I4(\ap_CS_fsm_reg[6]_0 [1]),
        .I5(Q[2]),
        .O(\ap_CS_fsm_reg[9] ));
  LUT5 #(
    .INIT(32'h80FF8080)) 
    \ap_CS_fsm[1]_i_1__1 
       (.I0(gmem_AWREADY),
        .I1(grp_sw_compute_Pipeline_VITIS_LOOP_107_9_fu_108_ap_start_reg),
        .I2(\ap_CS_fsm_reg[6]_0 [0]),
        .I3(\ap_CS_fsm[1]_i_2__1_n_4 ),
        .I4(\ap_CS_fsm[1]_i_3__0_n_4 ),
        .O(ap_NS_fsm[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[1]_i_2__1 
       (.I0(\ap_CS_fsm_reg_n_4_[4] ),
        .I1(\ap_CS_fsm_reg_n_4_[2] ),
        .I2(\ap_CS_fsm_reg[6]_0 [0]),
        .I3(\ap_CS_fsm_reg_n_4_[3] ),
        .I4(\ap_CS_fsm_reg[6]_0 [1]),
        .I5(\ap_CS_fsm_reg_n_4_[5] ),
        .O(\ap_CS_fsm[1]_i_2__1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT5 #(
    .INIT(32'hAAFBFFFB)) 
    \ap_CS_fsm[1]_i_3__0 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_4),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(\ap_CS_fsm[2]_i_2_n_4 ),
        .I3(ap_enable_reg_pp0_iter2_reg_0),
        .I4(gmem_WREADY),
        .O(\ap_CS_fsm[1]_i_3__0_n_4 ));
  LUT6 #(
    .INIT(64'h00000000808A8080)) 
    \ap_CS_fsm[2]_i_1__0 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(gmem_WREADY),
        .I2(ap_enable_reg_pp0_iter2_reg_0),
        .I3(\ap_CS_fsm[2]_i_2_n_4 ),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(ap_enable_reg_pp0_iter1_reg_n_4),
        .O(ap_NS_fsm[2]));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT4 #(
    .INIT(16'hFF7F)) 
    \ap_CS_fsm[2]_i_2 
       (.I0(i_fu_64_reg[5]),
        .I1(i_fu_64_reg[4]),
        .I2(i_fu_64_reg[3]),
        .I3(\ap_CS_fsm[2]_i_3_n_4 ),
        .O(\ap_CS_fsm[2]_i_2_n_4 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \ap_CS_fsm[2]_i_3 
       (.I0(i_fu_64_reg[1]),
        .I1(i_fu_64_reg[0]),
        .I2(i_fu_64_reg[6]),
        .I3(i_fu_64_reg[2]),
        .O(\ap_CS_fsm[2]_i_3_n_4 ));
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[6]_i_1__0 
       (.I0(\ap_CS_fsm_reg_n_4_[5] ),
        .I1(gmem_BVALID),
        .I2(\ap_CS_fsm_reg[6]_0 [1]),
        .O(ap_NS_fsm[6]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D),
        .Q(\ap_CS_fsm_reg[6]_0 [0]),
        .S(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(\ap_CS_fsm_reg_n_4_[2] ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[2] ),
        .Q(\ap_CS_fsm_reg_n_4_[3] ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[3] ),
        .Q(\ap_CS_fsm_reg_n_4_[4] ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[4] ),
        .Q(\ap_CS_fsm_reg_n_4_[5] ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[6]),
        .Q(\ap_CS_fsm_reg[6]_0 [1]),
        .R(SR));
  LUT6 #(
    .INIT(64'hEFEFEF0000000000)) 
    ap_enable_reg_pp0_iter0_i_1__0
       (.I0(\ap_CS_fsm[2]_i_2_n_4 ),
        .I1(ap_enable_reg_pp0_iter0_i_2_n_4),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(grp_sw_compute_Pipeline_VITIS_LOOP_107_9_fu_108_m_axi_gmem_AWVALID),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp0_iter0_i_1__0_n_4));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ap_enable_reg_pp0_iter0_i_2
       (.I0(ap_enable_reg_pp0_iter2_reg_0),
        .I1(gmem_WREADY),
        .O(ap_enable_reg_pp0_iter0_i_2_n_4));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__0_n_4),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAACA00C000000000)) 
    ap_enable_reg_pp0_iter1_i_1__3
       (.I0(\ap_CS_fsm[2]_i_2_n_4 ),
        .I1(ap_enable_reg_pp0_iter1_reg_n_4),
        .I2(ap_enable_reg_pp0_iter2_reg_0),
        .I3(gmem_WREADY),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp0_iter1_i_1__3_n_4));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__3_n_4),
        .Q(ap_enable_reg_pp0_iter1_reg_n_4),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hF7040000)) 
    ap_enable_reg_pp0_iter2_i_1__0
       (.I0(grp_sw_compute_Pipeline_VITIS_LOOP_107_9_fu_108_m_axi_gmem_AWVALID),
        .I1(ap_enable_reg_pp0_iter2_reg_0),
        .I2(gmem_WREADY),
        .I3(ap_enable_reg_pp0_iter1_reg_n_4),
        .I4(ap_rst_n),
        .O(ap_enable_reg_pp0_iter2_i_1__0_n_4));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1__0_n_4),
        .Q(ap_enable_reg_pp0_iter2_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \i_fu_64[0]_i_1 
       (.I0(i_fu_64_reg[0]),
        .I1(\i_fu_64[2]_i_2_n_4 ),
        .O(\i_fu_64[0]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'h00A6A6A6A6A6A6A6)) 
    \i_fu_64[1]_i_1 
       (.I0(i_fu_64_reg[1]),
        .I1(i_fu_64_reg[0]),
        .I2(\i_fu_64[2]_i_2_n_4 ),
        .I3(gmem_AWREADY),
        .I4(grp_sw_compute_Pipeline_VITIS_LOOP_107_9_fu_108_ap_start_reg),
        .I5(\ap_CS_fsm_reg[6]_0 [0]),
        .O(\i_fu_64[1]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'h44441444)) 
    \i_fu_64[2]_i_1 
       (.I0(grp_sw_compute_Pipeline_VITIS_LOOP_107_9_fu_108_m_axi_gmem_AWVALID),
        .I1(i_fu_64_reg[2]),
        .I2(i_fu_64_reg[0]),
        .I3(i_fu_64_reg[1]),
        .I4(\i_fu_64[2]_i_2_n_4 ),
        .O(\i_fu_64[2]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT5 #(
    .INIT(32'h75FFFFFF)) 
    \i_fu_64[2]_i_2 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(gmem_WREADY),
        .I2(ap_enable_reg_pp0_iter2_reg_0),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\ap_CS_fsm[2]_i_2_n_4 ),
        .O(\i_fu_64[2]_i_2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT5 #(
    .INIT(32'h9AAAAAAA)) 
    \i_fu_64[3]_i_1 
       (.I0(i_fu_64_reg[3]),
        .I1(\i_fu_64[2]_i_2_n_4 ),
        .I2(i_fu_64_reg[1]),
        .I3(i_fu_64_reg[0]),
        .I4(i_fu_64_reg[2]),
        .O(\i_fu_64[3]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA6AAAAAAA)) 
    \i_fu_64[4]_i_1 
       (.I0(i_fu_64_reg[4]),
        .I1(i_fu_64_reg[3]),
        .I2(i_fu_64_reg[2]),
        .I3(i_fu_64_reg[0]),
        .I4(i_fu_64_reg[1]),
        .I5(\i_fu_64[2]_i_2_n_4 ),
        .O(\i_fu_64[4]_i_1_n_4 ));
  LUT3 #(
    .INIT(8'h80)) 
    \i_fu_64[5]_i_1 
       (.I0(\ap_CS_fsm_reg[6]_0 [0]),
        .I1(grp_sw_compute_Pipeline_VITIS_LOOP_107_9_fu_108_ap_start_reg),
        .I2(gmem_AWREADY),
        .O(grp_sw_compute_Pipeline_VITIS_LOOP_107_9_fu_108_m_axi_gmem_AWVALID));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT4 #(
    .INIT(16'h9AAA)) 
    \i_fu_64[5]_i_2 
       (.I0(i_fu_64_reg[5]),
        .I1(\i_fu_64[6]_i_2_n_4 ),
        .I2(i_fu_64_reg[3]),
        .I3(i_fu_64_reg[4]),
        .O(\i_fu_64[5]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'h00000000BFFF4000)) 
    \i_fu_64[6]_i_1 
       (.I0(\i_fu_64[6]_i_2_n_4 ),
        .I1(i_fu_64_reg[3]),
        .I2(i_fu_64_reg[4]),
        .I3(i_fu_64_reg[5]),
        .I4(i_fu_64_reg[6]),
        .I5(grp_sw_compute_Pipeline_VITIS_LOOP_107_9_fu_108_m_axi_gmem_AWVALID),
        .O(\i_fu_64[6]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hFFFF7FFFFFFFFFFF)) 
    \i_fu_64[6]_i_2 
       (.I0(i_fu_64_reg[2]),
        .I1(i_fu_64_reg[0]),
        .I2(i_fu_64_reg[1]),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ram_reg_i_54_n_4),
        .I5(\ap_CS_fsm[2]_i_2_n_4 ),
        .O(\i_fu_64[6]_i_2_n_4 ));
  FDRE \i_fu_64_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\i_fu_64[0]_i_1_n_4 ),
        .Q(i_fu_64_reg[0]),
        .R(grp_sw_compute_Pipeline_VITIS_LOOP_107_9_fu_108_m_axi_gmem_AWVALID));
  FDRE \i_fu_64_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\i_fu_64[1]_i_1_n_4 ),
        .Q(i_fu_64_reg[1]),
        .R(1'b0));
  FDRE \i_fu_64_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\i_fu_64[2]_i_1_n_4 ),
        .Q(i_fu_64_reg[2]),
        .R(1'b0));
  FDRE \i_fu_64_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\i_fu_64[3]_i_1_n_4 ),
        .Q(i_fu_64_reg[3]),
        .R(grp_sw_compute_Pipeline_VITIS_LOOP_107_9_fu_108_m_axi_gmem_AWVALID));
  FDRE \i_fu_64_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\i_fu_64[4]_i_1_n_4 ),
        .Q(i_fu_64_reg[4]),
        .R(grp_sw_compute_Pipeline_VITIS_LOOP_107_9_fu_108_m_axi_gmem_AWVALID));
  FDRE \i_fu_64_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\i_fu_64[5]_i_2_n_4 ),
        .Q(i_fu_64_reg[5]),
        .R(grp_sw_compute_Pipeline_VITIS_LOOP_107_9_fu_108_m_axi_gmem_AWVALID));
  FDRE \i_fu_64_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\i_fu_64[6]_i_1_n_4 ),
        .Q(i_fu_64_reg[6]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hE0000000)) 
    \mem_reg[3][0]_srl4_i_1 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(\ap_CS_fsm_reg[6]_0 [0]),
        .I3(grp_sw_compute_Pipeline_VITIS_LOOP_107_9_fu_108_ap_start_reg),
        .I4(gmem_AWREADY),
        .O(push));
  LUT6 #(
    .INIT(64'h00C500C5FFC500C5)) 
    ram_reg_i_2
       (.I0(ram_reg),
        .I1(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_acc_ce0),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(ram_reg_i_54_n_4),
        .O(\ap_CS_fsm_reg[8] ));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    ram_reg_i_54
       (.I0(gmem_WREADY),
        .I1(ap_enable_reg_pp0_iter2_reg_0),
        .I2(ap_CS_fsm_pp0_stage0),
        .O(ram_reg_i_54_n_4));
endmodule

(* ORIG_REF_NAME = "sw_compute_sw_compute_Pipeline_VITIS_LOOP_75_1" *) 
module design_2_sw_compute_0_0_sw_compute_sw_compute_Pipeline_VITIS_LOOP_75_1
   (ap_enable_reg_pp0_iter1_reg_0,
    ap_enable_reg_pp0_iter2_reg_0,
    push,
    pop,
    \ap_CS_fsm_reg[7]_0 ,
    ready_for_outstanding,
    D,
    ap_rst_n_0,
    \ap_CS_fsm_reg[1]_0 ,
    \i_3_reg_152_pp0_iter1_reg_reg[6]_0 ,
    \gmem_addr_read_reg_160_reg[31]_0 ,
    ap_clk,
    Q,
    grp_sw_compute_Pipeline_VITIS_LOOP_75_1_fu_80_ap_start_reg,
    gmem_ARREADY,
    gmem_RVALID,
    mem_reg,
    dout,
    ap_rst_n,
    SR);
  output ap_enable_reg_pp0_iter1_reg_0;
  output ap_enable_reg_pp0_iter2_reg_0;
  output push;
  output pop;
  output [0:0]\ap_CS_fsm_reg[7]_0 ;
  output ready_for_outstanding;
  output [1:0]D;
  output ap_rst_n_0;
  output \ap_CS_fsm_reg[1]_0 ;
  output [6:0]\i_3_reg_152_pp0_iter1_reg_reg[6]_0 ;
  output [31:0]\gmem_addr_read_reg_160_reg[31]_0 ;
  input ap_clk;
  input [1:0]Q;
  input grp_sw_compute_Pipeline_VITIS_LOOP_75_1_fu_80_ap_start_reg;
  input gmem_ARREADY;
  input gmem_RVALID;
  input mem_reg;
  input [32:0]dout;
  input ap_rst_n;
  input [0:0]SR;

  wire [1:0]D;
  wire [1:0]Q;
  wire [0:0]SR;
  wire [6:0]add_ln75_fu_124_p2;
  wire \ap_CS_fsm[1]_i_2__0_n_4 ;
  wire \ap_CS_fsm[8]_i_2_n_4 ;
  wire \ap_CS_fsm[8]_i_3_n_4 ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire [0:0]\ap_CS_fsm_reg[7]_0 ;
  wire \ap_CS_fsm_reg_n_4_[0] ;
  wire \ap_CS_fsm_reg_n_4_[1] ;
  wire \ap_CS_fsm_reg_n_4_[2] ;
  wire \ap_CS_fsm_reg_n_4_[3] ;
  wire \ap_CS_fsm_reg_n_4_[4] ;
  wire \ap_CS_fsm_reg_n_4_[5] ;
  wire ap_CS_fsm_state7;
  wire [8:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1_n_4;
  wire ap_enable_reg_pp0_iter1_i_1__0_n_4;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire ap_enable_reg_pp0_iter2_i_1_n_4;
  wire ap_enable_reg_pp0_iter2_reg_0;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire [32:0]dout;
  wire gmem_ARREADY;
  wire gmem_RVALID;
  wire [31:0]\gmem_addr_read_reg_160_reg[31]_0 ;
  wire grp_sw_compute_Pipeline_VITIS_LOOP_75_1_fu_80_ap_ready;
  wire grp_sw_compute_Pipeline_VITIS_LOOP_75_1_fu_80_ap_start_reg;
  wire grp_sw_compute_Pipeline_VITIS_LOOP_75_1_fu_80_m_axi_gmem_ARVALID;
  wire [6:0]i_3_reg_152;
  wire [6:0]\i_3_reg_152_pp0_iter1_reg_reg[6]_0 ;
  wire i_fu_580;
  wire \i_fu_58[6]_i_4_n_4 ;
  wire [6:0]i_fu_58_reg;
  wire mem_reg;
  wire p_7_in;
  wire pop;
  wire push;
  wire ready_for_outstanding;

  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT4 #(
    .INIT(16'hBFAA)) 
    \ap_CS_fsm[0]_i_1__0 
       (.I0(grp_sw_compute_Pipeline_VITIS_LOOP_75_1_fu_80_ap_ready),
        .I1(gmem_ARREADY),
        .I2(grp_sw_compute_Pipeline_VITIS_LOOP_75_1_fu_80_ap_start_reg),
        .I3(\ap_CS_fsm_reg_n_4_[0] ),
        .O(ap_NS_fsm[0]));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \ap_CS_fsm[1]_i_1__0 
       (.I0(grp_sw_compute_Pipeline_VITIS_LOOP_75_1_fu_80_m_axi_gmem_ARVALID),
        .I1(\ap_CS_fsm[1]_i_2__0_n_4 ),
        .I2(\ap_CS_fsm_reg_n_4_[3] ),
        .I3(\ap_CS_fsm_reg_n_4_[4] ),
        .I4(\ap_CS_fsm_reg_n_4_[2] ),
        .I5(\ap_CS_fsm_reg_n_4_[5] ),
        .O(ap_NS_fsm[1]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[1]_i_2__0 
       (.I0(ap_CS_fsm_state7),
        .I1(\ap_CS_fsm_reg[7]_0 ),
        .I2(\ap_CS_fsm_reg_n_4_[1] ),
        .I3(grp_sw_compute_Pipeline_VITIS_LOOP_75_1_fu_80_ap_ready),
        .O(\ap_CS_fsm[1]_i_2__0_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT5 #(
    .INIT(32'hBABBAAAA)) 
    \ap_CS_fsm[2]_i_1__1 
       (.I0(Q[0]),
        .I1(grp_sw_compute_Pipeline_VITIS_LOOP_75_1_fu_80_ap_ready),
        .I2(grp_sw_compute_Pipeline_VITIS_LOOP_75_1_fu_80_ap_start_reg),
        .I3(\ap_CS_fsm_reg_n_4_[0] ),
        .I4(Q[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT4 #(
    .INIT(16'hAA08)) 
    \ap_CS_fsm[3]_i_1 
       (.I0(Q[1]),
        .I1(\ap_CS_fsm_reg_n_4_[0] ),
        .I2(grp_sw_compute_Pipeline_VITIS_LOOP_75_1_fu_80_ap_start_reg),
        .I3(grp_sw_compute_Pipeline_VITIS_LOOP_75_1_fu_80_ap_ready),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hEFEEEFEFAAAAAAAA)) 
    \ap_CS_fsm[7]_i_1__0 
       (.I0(ap_CS_fsm_state7),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(ap_enable_reg_pp0_iter2_reg_0),
        .I3(\ap_CS_fsm[8]_i_2_n_4 ),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(\ap_CS_fsm_reg[7]_0 ),
        .O(ap_NS_fsm[7]));
  LUT5 #(
    .INIT(32'h0000AA08)) 
    \ap_CS_fsm[8]_i_1__0 
       (.I0(\ap_CS_fsm_reg[7]_0 ),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(\ap_CS_fsm[8]_i_2_n_4 ),
        .I3(ap_enable_reg_pp0_iter2_reg_0),
        .I4(ap_enable_reg_pp0_iter1_reg_0),
        .O(ap_NS_fsm[8]));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT4 #(
    .INIT(16'hFBFF)) 
    \ap_CS_fsm[8]_i_2 
       (.I0(\ap_CS_fsm[8]_i_3_n_4 ),
        .I1(i_fu_58_reg[0]),
        .I2(i_fu_58_reg[1]),
        .I3(i_fu_58_reg[6]),
        .O(\ap_CS_fsm[8]_i_2_n_4 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \ap_CS_fsm[8]_i_3 
       (.I0(i_fu_58_reg[2]),
        .I1(i_fu_58_reg[3]),
        .I2(i_fu_58_reg[4]),
        .I3(i_fu_58_reg[5]),
        .O(\ap_CS_fsm[8]_i_3_n_4 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_4_[0] ),
        .S(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(\ap_CS_fsm_reg_n_4_[1] ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[1] ),
        .Q(\ap_CS_fsm_reg_n_4_[2] ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[2] ),
        .Q(\ap_CS_fsm_reg_n_4_[3] ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[3] ),
        .Q(\ap_CS_fsm_reg_n_4_[4] ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[4] ),
        .Q(\ap_CS_fsm_reg_n_4_[5] ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[5] ),
        .Q(ap_CS_fsm_state7),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[7]),
        .Q(\ap_CS_fsm_reg[7]_0 ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[8]),
        .Q(grp_sw_compute_Pipeline_VITIS_LOOP_75_1_fu_80_ap_ready),
        .R(SR));
  LUT5 #(
    .INIT(32'hDDD00000)) 
    ap_enable_reg_pp0_iter0_i_1
       (.I0(p_7_in),
        .I1(\ap_CS_fsm[8]_i_2_n_4 ),
        .I2(ap_CS_fsm_state7),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_rst_n),
        .O(ap_enable_reg_pp0_iter0_i_1_n_4));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1_n_4),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h8F880000)) 
    ap_enable_reg_pp0_iter1_i_1__0
       (.I0(\ap_CS_fsm[8]_i_2_n_4 ),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(gmem_RVALID),
        .I3(ap_enable_reg_pp0_iter1_reg_0),
        .I4(ap_rst_n),
        .O(ap_enable_reg_pp0_iter1_i_1__0_n_4));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__0_n_4),
        .Q(ap_enable_reg_pp0_iter1_reg_0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hD0C00000)) 
    ap_enable_reg_pp0_iter2_i_1
       (.I0(ap_CS_fsm_state7),
        .I1(gmem_RVALID),
        .I2(ap_enable_reg_pp0_iter1_reg_0),
        .I3(ap_enable_reg_pp0_iter2_reg_0),
        .I4(ap_rst_n),
        .O(ap_enable_reg_pp0_iter2_i_1_n_4));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1_n_4),
        .Q(ap_enable_reg_pp0_iter2_reg_0),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_160_reg[0] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(dout[0]),
        .Q(\gmem_addr_read_reg_160_reg[31]_0 [0]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_160_reg[10] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(dout[10]),
        .Q(\gmem_addr_read_reg_160_reg[31]_0 [10]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_160_reg[11] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(dout[11]),
        .Q(\gmem_addr_read_reg_160_reg[31]_0 [11]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_160_reg[12] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(dout[12]),
        .Q(\gmem_addr_read_reg_160_reg[31]_0 [12]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_160_reg[13] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(dout[13]),
        .Q(\gmem_addr_read_reg_160_reg[31]_0 [13]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_160_reg[14] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(dout[14]),
        .Q(\gmem_addr_read_reg_160_reg[31]_0 [14]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_160_reg[15] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(dout[15]),
        .Q(\gmem_addr_read_reg_160_reg[31]_0 [15]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_160_reg[16] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(dout[16]),
        .Q(\gmem_addr_read_reg_160_reg[31]_0 [16]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_160_reg[17] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(dout[17]),
        .Q(\gmem_addr_read_reg_160_reg[31]_0 [17]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_160_reg[18] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(dout[18]),
        .Q(\gmem_addr_read_reg_160_reg[31]_0 [18]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_160_reg[19] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(dout[19]),
        .Q(\gmem_addr_read_reg_160_reg[31]_0 [19]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_160_reg[1] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(dout[1]),
        .Q(\gmem_addr_read_reg_160_reg[31]_0 [1]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_160_reg[20] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(dout[20]),
        .Q(\gmem_addr_read_reg_160_reg[31]_0 [20]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_160_reg[21] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(dout[21]),
        .Q(\gmem_addr_read_reg_160_reg[31]_0 [21]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_160_reg[22] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(dout[22]),
        .Q(\gmem_addr_read_reg_160_reg[31]_0 [22]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_160_reg[23] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(dout[23]),
        .Q(\gmem_addr_read_reg_160_reg[31]_0 [23]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_160_reg[24] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(dout[24]),
        .Q(\gmem_addr_read_reg_160_reg[31]_0 [24]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_160_reg[25] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(dout[25]),
        .Q(\gmem_addr_read_reg_160_reg[31]_0 [25]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_160_reg[26] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(dout[26]),
        .Q(\gmem_addr_read_reg_160_reg[31]_0 [26]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_160_reg[27] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(dout[27]),
        .Q(\gmem_addr_read_reg_160_reg[31]_0 [27]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_160_reg[28] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(dout[28]),
        .Q(\gmem_addr_read_reg_160_reg[31]_0 [28]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_160_reg[29] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(dout[29]),
        .Q(\gmem_addr_read_reg_160_reg[31]_0 [29]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_160_reg[2] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(dout[2]),
        .Q(\gmem_addr_read_reg_160_reg[31]_0 [2]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_160_reg[30] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(dout[30]),
        .Q(\gmem_addr_read_reg_160_reg[31]_0 [30]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_160_reg[31] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(dout[31]),
        .Q(\gmem_addr_read_reg_160_reg[31]_0 [31]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_160_reg[3] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(dout[3]),
        .Q(\gmem_addr_read_reg_160_reg[31]_0 [3]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_160_reg[4] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(dout[4]),
        .Q(\gmem_addr_read_reg_160_reg[31]_0 [4]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_160_reg[5] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(dout[5]),
        .Q(\gmem_addr_read_reg_160_reg[31]_0 [5]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_160_reg[6] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(dout[6]),
        .Q(\gmem_addr_read_reg_160_reg[31]_0 [6]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_160_reg[7] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(dout[7]),
        .Q(\gmem_addr_read_reg_160_reg[31]_0 [7]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_160_reg[8] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(dout[8]),
        .Q(\gmem_addr_read_reg_160_reg[31]_0 [8]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_160_reg[9] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(dout[9]),
        .Q(\gmem_addr_read_reg_160_reg[31]_0 [9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    grp_sw_compute_Pipeline_VITIS_LOOP_75_1_fu_80_ap_start_reg_i_1
       (.I0(Q[0]),
        .I1(grp_sw_compute_Pipeline_VITIS_LOOP_75_1_fu_80_ap_ready),
        .I2(grp_sw_compute_Pipeline_VITIS_LOOP_75_1_fu_80_ap_start_reg),
        .O(\ap_CS_fsm_reg[1]_0 ));
  LUT3 #(
    .INIT(8'hA2)) 
    \i_3_reg_152[6]_i_1 
       (.I0(\ap_CS_fsm_reg[7]_0 ),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(gmem_RVALID),
        .O(p_7_in));
  FDRE \i_3_reg_152_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(i_3_reg_152[0]),
        .Q(\i_3_reg_152_pp0_iter1_reg_reg[6]_0 [0]),
        .R(1'b0));
  FDRE \i_3_reg_152_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(i_3_reg_152[1]),
        .Q(\i_3_reg_152_pp0_iter1_reg_reg[6]_0 [1]),
        .R(1'b0));
  FDRE \i_3_reg_152_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(i_3_reg_152[2]),
        .Q(\i_3_reg_152_pp0_iter1_reg_reg[6]_0 [2]),
        .R(1'b0));
  FDRE \i_3_reg_152_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(i_3_reg_152[3]),
        .Q(\i_3_reg_152_pp0_iter1_reg_reg[6]_0 [3]),
        .R(1'b0));
  FDRE \i_3_reg_152_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(i_3_reg_152[4]),
        .Q(\i_3_reg_152_pp0_iter1_reg_reg[6]_0 [4]),
        .R(1'b0));
  FDRE \i_3_reg_152_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(i_3_reg_152[5]),
        .Q(\i_3_reg_152_pp0_iter1_reg_reg[6]_0 [5]),
        .R(1'b0));
  FDRE \i_3_reg_152_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(i_3_reg_152[6]),
        .Q(\i_3_reg_152_pp0_iter1_reg_reg[6]_0 [6]),
        .R(1'b0));
  FDRE \i_3_reg_152_reg[0] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(i_fu_58_reg[0]),
        .Q(i_3_reg_152[0]),
        .R(1'b0));
  FDRE \i_3_reg_152_reg[1] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(i_fu_58_reg[1]),
        .Q(i_3_reg_152[1]),
        .R(1'b0));
  FDRE \i_3_reg_152_reg[2] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(i_fu_58_reg[2]),
        .Q(i_3_reg_152[2]),
        .R(1'b0));
  FDRE \i_3_reg_152_reg[3] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(i_fu_58_reg[3]),
        .Q(i_3_reg_152[3]),
        .R(1'b0));
  FDRE \i_3_reg_152_reg[4] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(i_fu_58_reg[4]),
        .Q(i_3_reg_152[4]),
        .R(1'b0));
  FDRE \i_3_reg_152_reg[5] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(i_fu_58_reg[5]),
        .Q(i_3_reg_152[5]),
        .R(1'b0));
  FDRE \i_3_reg_152_reg[6] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(i_fu_58_reg[6]),
        .Q(i_3_reg_152[6]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \i_fu_58[0]_i_1 
       (.I0(i_fu_58_reg[0]),
        .O(add_ln75_fu_124_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_fu_58[1]_i_1 
       (.I0(i_fu_58_reg[1]),
        .I1(i_fu_58_reg[0]),
        .O(add_ln75_fu_124_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \i_fu_58[2]_i_1 
       (.I0(i_fu_58_reg[2]),
        .I1(i_fu_58_reg[0]),
        .I2(i_fu_58_reg[1]),
        .O(add_ln75_fu_124_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \i_fu_58[3]_i_1 
       (.I0(i_fu_58_reg[3]),
        .I1(i_fu_58_reg[1]),
        .I2(i_fu_58_reg[0]),
        .I3(i_fu_58_reg[2]),
        .O(add_ln75_fu_124_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \i_fu_58[4]_i_1 
       (.I0(i_fu_58_reg[4]),
        .I1(i_fu_58_reg[3]),
        .I2(i_fu_58_reg[2]),
        .I3(i_fu_58_reg[1]),
        .I4(i_fu_58_reg[0]),
        .O(add_ln75_fu_124_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \i_fu_58[5]_i_1 
       (.I0(i_fu_58_reg[5]),
        .I1(i_fu_58_reg[0]),
        .I2(i_fu_58_reg[1]),
        .I3(i_fu_58_reg[2]),
        .I4(i_fu_58_reg[3]),
        .I5(i_fu_58_reg[4]),
        .O(add_ln75_fu_124_p2[5]));
  LUT3 #(
    .INIT(8'h80)) 
    \i_fu_58[6]_i_1 
       (.I0(\ap_CS_fsm_reg_n_4_[0] ),
        .I1(grp_sw_compute_Pipeline_VITIS_LOOP_75_1_fu_80_ap_start_reg),
        .I2(gmem_ARREADY),
        .O(grp_sw_compute_Pipeline_VITIS_LOOP_75_1_fu_80_m_axi_gmem_ARVALID));
  LUT5 #(
    .INIT(32'h88080000)) 
    \i_fu_58[6]_i_2 
       (.I0(\ap_CS_fsm[8]_i_2_n_4 ),
        .I1(\ap_CS_fsm_reg[7]_0 ),
        .I2(ap_enable_reg_pp0_iter1_reg_0),
        .I3(gmem_RVALID),
        .I4(ap_enable_reg_pp0_iter0),
        .O(i_fu_580));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \i_fu_58[6]_i_3 
       (.I0(i_fu_58_reg[6]),
        .I1(i_fu_58_reg[2]),
        .I2(i_fu_58_reg[3]),
        .I3(i_fu_58_reg[4]),
        .I4(i_fu_58_reg[5]),
        .I5(\i_fu_58[6]_i_4_n_4 ),
        .O(add_ln75_fu_124_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_fu_58[6]_i_4 
       (.I0(i_fu_58_reg[1]),
        .I1(i_fu_58_reg[0]),
        .O(\i_fu_58[6]_i_4_n_4 ));
  FDRE \i_fu_58_reg[0] 
       (.C(ap_clk),
        .CE(i_fu_580),
        .D(add_ln75_fu_124_p2[0]),
        .Q(i_fu_58_reg[0]),
        .R(grp_sw_compute_Pipeline_VITIS_LOOP_75_1_fu_80_m_axi_gmem_ARVALID));
  FDRE \i_fu_58_reg[1] 
       (.C(ap_clk),
        .CE(i_fu_580),
        .D(add_ln75_fu_124_p2[1]),
        .Q(i_fu_58_reg[1]),
        .R(grp_sw_compute_Pipeline_VITIS_LOOP_75_1_fu_80_m_axi_gmem_ARVALID));
  FDRE \i_fu_58_reg[2] 
       (.C(ap_clk),
        .CE(i_fu_580),
        .D(add_ln75_fu_124_p2[2]),
        .Q(i_fu_58_reg[2]),
        .R(grp_sw_compute_Pipeline_VITIS_LOOP_75_1_fu_80_m_axi_gmem_ARVALID));
  FDRE \i_fu_58_reg[3] 
       (.C(ap_clk),
        .CE(i_fu_580),
        .D(add_ln75_fu_124_p2[3]),
        .Q(i_fu_58_reg[3]),
        .R(grp_sw_compute_Pipeline_VITIS_LOOP_75_1_fu_80_m_axi_gmem_ARVALID));
  FDRE \i_fu_58_reg[4] 
       (.C(ap_clk),
        .CE(i_fu_580),
        .D(add_ln75_fu_124_p2[4]),
        .Q(i_fu_58_reg[4]),
        .R(grp_sw_compute_Pipeline_VITIS_LOOP_75_1_fu_80_m_axi_gmem_ARVALID));
  FDRE \i_fu_58_reg[5] 
       (.C(ap_clk),
        .CE(i_fu_580),
        .D(add_ln75_fu_124_p2[5]),
        .Q(i_fu_58_reg[5]),
        .R(grp_sw_compute_Pipeline_VITIS_LOOP_75_1_fu_80_m_axi_gmem_ARVALID));
  FDRE \i_fu_58_reg[6] 
       (.C(ap_clk),
        .CE(i_fu_580),
        .D(add_ln75_fu_124_p2[6]),
        .Q(i_fu_58_reg[6]),
        .R(grp_sw_compute_Pipeline_VITIS_LOOP_75_1_fu_80_m_axi_gmem_ARVALID));
  LUT5 #(
    .INIT(32'hE0000000)) 
    \mem_reg[3][0]_srl4_i_1__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\ap_CS_fsm_reg_n_4_[0] ),
        .I3(grp_sw_compute_Pipeline_VITIS_LOOP_75_1_fu_80_ap_start_reg),
        .I4(gmem_ARREADY),
        .O(push));
  LUT2 #(
    .INIT(4'hB)) 
    mem_reg_i_1__0
       (.I0(pop),
        .I1(ap_rst_n),
        .O(ap_rst_n_0));
  LUT6 #(
    .INIT(64'h8880FFFF00000000)) 
    mem_reg_i_4__0
       (.I0(\ap_CS_fsm_reg[7]_0 ),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(gmem_RVALID),
        .I5(mem_reg),
        .O(pop));
  LUT6 #(
    .INIT(64'hE000000000000000)) 
    ready_for_outstanding_i_1
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(ap_enable_reg_pp0_iter1_reg_0),
        .I3(\ap_CS_fsm_reg[7]_0 ),
        .I4(gmem_RVALID),
        .I5(dout[32]),
        .O(ready_for_outstanding));
endmodule

(* ORIG_REF_NAME = "sw_compute_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4" *) 
module design_2_sw_compute_0_0_sw_compute_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4
   (k_cast_reg_656,
    grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_acc_d0,
    ADDRBWRADDR,
    D,
    ap_enable_reg_pp0_iter0_reg_reg_0,
    \ap_CS_fsm_reg[2]_0 ,
    \ap_CS_fsm_reg[6] ,
    \add_ln79_1_reg_629_reg[0]_0 ,
    \i_reg_597_reg[2]_0 ,
    \ap_CS_fsm_reg[2]_1 ,
    \i_reg_597_reg[1]_0 ,
    \ap_CS_fsm_reg[6]_0 ,
    \ap_CS_fsm_reg[6]_1 ,
    \ap_CS_fsm_reg[6]_2 ,
    \ap_CS_fsm_reg[6]_3 ,
    \ap_CS_fsm_reg[3] ,
    \reuse_select_reg_691_reg[31]_0 ,
    \w_load_reg_696_reg[10]_0 ,
    \add_ln82_1_reg_661_reg[4]_0 ,
    ap_clk,
    SR,
    ram_reg,
    grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_acc_address0,
    Q,
    i_fu_64_reg,
    ap_rst_n,
    grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_ap_start_reg,
    ram_reg_0,
    ram_reg_1,
    DOADO,
    \acc_load_3_reg_701_reg[31]_0 ,
    \w_load_reg_696_reg[10]_1 ,
    \mul_ln82_reg_711_reg[31]_0 );
  output [2:0]k_cast_reg_656;
  output [31:0]grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_acc_d0;
  output [0:0]ADDRBWRADDR;
  output [1:0]D;
  output ap_enable_reg_pp0_iter0_reg_reg_0;
  output \ap_CS_fsm_reg[2]_0 ;
  output \ap_CS_fsm_reg[6] ;
  output [0:0]\add_ln79_1_reg_629_reg[0]_0 ;
  output \i_reg_597_reg[2]_0 ;
  output \ap_CS_fsm_reg[2]_1 ;
  output \i_reg_597_reg[1]_0 ;
  output \ap_CS_fsm_reg[6]_0 ;
  output \ap_CS_fsm_reg[6]_1 ;
  output \ap_CS_fsm_reg[6]_2 ;
  output \ap_CS_fsm_reg[6]_3 ;
  output \ap_CS_fsm_reg[3] ;
  output [31:0]\reuse_select_reg_691_reg[31]_0 ;
  output [10:0]\w_load_reg_696_reg[10]_0 ;
  output [2:0]\add_ln82_1_reg_661_reg[4]_0 ;
  input ap_clk;
  input [0:0]SR;
  input ram_reg;
  input [0:0]grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_acc_address0;
  input [4:0]Q;
  input [0:0]i_fu_64_reg;
  input ap_rst_n;
  input grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_ap_start_reg;
  input [6:0]ram_reg_0;
  input ram_reg_1;
  input [31:0]DOADO;
  input [31:0]\acc_load_3_reg_701_reg[31]_0 ;
  input [10:0]\w_load_reg_696_reg[10]_1 ;
  input [31:0]\mul_ln82_reg_711_reg[31]_0 ;

  wire [0:0]ADDRBWRADDR;
  wire [1:0]D;
  wire [31:0]DOADO;
  wire [4:0]Q;
  wire [0:0]SR;
  wire [6:0]acc_addr_3_reg_681;
  wire acc_addr_3_reg_6810;
  wire \acc_addr_3_reg_681[4]_i_2_n_4 ;
  wire \acc_addr_3_reg_681[5]_i_2_n_4 ;
  wire \acc_addr_3_reg_681[5]_i_3_n_4 ;
  wire \acc_addr_3_reg_681[6]_i_3_n_4 ;
  wire \acc_addr_3_reg_681[6]_i_4_n_4 ;
  wire [6:0]acc_addr_3_reg_681_pp0_iter1_reg;
  wire acc_d0_carry__0_i_1_n_4;
  wire acc_d0_carry__0_i_2_n_4;
  wire acc_d0_carry__0_i_3_n_4;
  wire acc_d0_carry__0_i_4_n_4;
  wire acc_d0_carry__0_n_4;
  wire acc_d0_carry__0_n_5;
  wire acc_d0_carry__0_n_6;
  wire acc_d0_carry__0_n_7;
  wire acc_d0_carry__1_i_1_n_4;
  wire acc_d0_carry__1_i_2_n_4;
  wire acc_d0_carry__1_i_3_n_4;
  wire acc_d0_carry__1_i_4_n_4;
  wire acc_d0_carry__1_n_4;
  wire acc_d0_carry__1_n_5;
  wire acc_d0_carry__1_n_6;
  wire acc_d0_carry__1_n_7;
  wire acc_d0_carry__2_i_1_n_4;
  wire acc_d0_carry__2_i_2_n_4;
  wire acc_d0_carry__2_i_3_n_4;
  wire acc_d0_carry__2_i_4_n_4;
  wire acc_d0_carry__2_n_4;
  wire acc_d0_carry__2_n_5;
  wire acc_d0_carry__2_n_6;
  wire acc_d0_carry__2_n_7;
  wire acc_d0_carry__3_i_1_n_4;
  wire acc_d0_carry__3_i_2_n_4;
  wire acc_d0_carry__3_i_3_n_4;
  wire acc_d0_carry__3_i_4_n_4;
  wire acc_d0_carry__3_n_4;
  wire acc_d0_carry__3_n_5;
  wire acc_d0_carry__3_n_6;
  wire acc_d0_carry__3_n_7;
  wire acc_d0_carry__4_i_1_n_4;
  wire acc_d0_carry__4_i_2_n_4;
  wire acc_d0_carry__4_i_3_n_4;
  wire acc_d0_carry__4_i_4_n_4;
  wire acc_d0_carry__4_n_4;
  wire acc_d0_carry__4_n_5;
  wire acc_d0_carry__4_n_6;
  wire acc_d0_carry__4_n_7;
  wire acc_d0_carry__5_i_1_n_4;
  wire acc_d0_carry__5_i_2_n_4;
  wire acc_d0_carry__5_i_3_n_4;
  wire acc_d0_carry__5_i_4_n_4;
  wire acc_d0_carry__5_n_4;
  wire acc_d0_carry__5_n_5;
  wire acc_d0_carry__5_n_6;
  wire acc_d0_carry__5_n_7;
  wire acc_d0_carry__6_i_1_n_4;
  wire acc_d0_carry__6_i_2_n_4;
  wire acc_d0_carry__6_i_3_n_4;
  wire acc_d0_carry__6_i_4_n_4;
  wire acc_d0_carry__6_n_5;
  wire acc_d0_carry__6_n_6;
  wire acc_d0_carry__6_n_7;
  wire acc_d0_carry_i_1_n_4;
  wire acc_d0_carry_i_2_n_4;
  wire acc_d0_carry_i_3_n_4;
  wire acc_d0_carry_i_4_n_4;
  wire acc_d0_carry_n_4;
  wire acc_d0_carry_n_5;
  wire acc_d0_carry_n_6;
  wire acc_d0_carry_n_7;
  wire [31:0]acc_load_3_reg_701;
  wire [31:0]\acc_load_3_reg_701_reg[31]_0 ;
  wire [2:0]add_ln79_1_reg_629;
  wire add_ln79_1_reg_6290;
  wire [0:0]\add_ln79_1_reg_629_reg[0]_0 ;
  wire [8:0]add_ln79_fu_198_p2;
  wire [6:1]add_ln80_1_fu_486_p2;
  wire [2:0]add_ln81_fu_481_p2;
  wire [4:2]add_ln82_1_fu_304_p2;
  wire [2:0]\add_ln82_1_reg_661_reg[4]_0 ;
  wire addr_cmp4_fu_450_p2;
  wire addr_cmp4_fu_450_p2_carry__0_i_1_n_4;
  wire addr_cmp4_fu_450_p2_carry__0_i_2_n_4;
  wire addr_cmp4_fu_450_p2_carry__0_i_3_n_4;
  wire addr_cmp4_fu_450_p2_carry__0_i_4_n_4;
  wire addr_cmp4_fu_450_p2_carry__0_n_4;
  wire addr_cmp4_fu_450_p2_carry__0_n_5;
  wire addr_cmp4_fu_450_p2_carry__0_n_6;
  wire addr_cmp4_fu_450_p2_carry__0_n_7;
  wire addr_cmp4_fu_450_p2_carry__1_i_1_n_4;
  wire addr_cmp4_fu_450_p2_carry__1_i_2_n_4;
  wire addr_cmp4_fu_450_p2_carry__1_i_3_n_4;
  wire addr_cmp4_fu_450_p2_carry__1_i_4_n_4;
  wire addr_cmp4_fu_450_p2_carry__1_n_4;
  wire addr_cmp4_fu_450_p2_carry__1_n_5;
  wire addr_cmp4_fu_450_p2_carry__1_n_6;
  wire addr_cmp4_fu_450_p2_carry__1_n_7;
  wire addr_cmp4_fu_450_p2_carry__2_i_1_n_4;
  wire addr_cmp4_fu_450_p2_carry__2_i_2_n_4;
  wire addr_cmp4_fu_450_p2_carry__2_i_3_n_4;
  wire addr_cmp4_fu_450_p2_carry__2_i_4_n_4;
  wire addr_cmp4_fu_450_p2_carry__2_n_4;
  wire addr_cmp4_fu_450_p2_carry__2_n_5;
  wire addr_cmp4_fu_450_p2_carry__2_n_6;
  wire addr_cmp4_fu_450_p2_carry__2_n_7;
  wire addr_cmp4_fu_450_p2_carry__3_i_1_n_4;
  wire addr_cmp4_fu_450_p2_carry__3_i_2_n_4;
  wire addr_cmp4_fu_450_p2_carry__3_i_3_n_4;
  wire addr_cmp4_fu_450_p2_carry__3_i_4_n_4;
  wire addr_cmp4_fu_450_p2_carry__3_n_4;
  wire addr_cmp4_fu_450_p2_carry__3_n_5;
  wire addr_cmp4_fu_450_p2_carry__3_n_6;
  wire addr_cmp4_fu_450_p2_carry__3_n_7;
  wire addr_cmp4_fu_450_p2_carry__4_i_1_n_4;
  wire addr_cmp4_fu_450_p2_carry__4_i_2_n_4;
  wire addr_cmp4_fu_450_p2_carry__4_n_7;
  wire addr_cmp4_fu_450_p2_carry_i_1_n_4;
  wire addr_cmp4_fu_450_p2_carry_i_2_n_4;
  wire addr_cmp4_fu_450_p2_carry_i_3_n_4;
  wire addr_cmp4_fu_450_p2_carry_i_4_n_4;
  wire addr_cmp4_fu_450_p2_carry_i_5_n_4;
  wire addr_cmp4_fu_450_p2_carry_i_6_n_4;
  wire addr_cmp4_fu_450_p2_carry_i_7_n_4;
  wire addr_cmp4_fu_450_p2_carry_n_4;
  wire addr_cmp4_fu_450_p2_carry_n_5;
  wire addr_cmp4_fu_450_p2_carry_n_6;
  wire addr_cmp4_fu_450_p2_carry_n_7;
  wire addr_cmp4_reg_686;
  wire addr_cmp4_reg_686_pp0_iter1_reg;
  wire addr_cmp_fu_437_p2;
  wire addr_cmp_fu_437_p2_carry__0_i_1_n_4;
  wire addr_cmp_fu_437_p2_carry__0_i_2_n_4;
  wire addr_cmp_fu_437_p2_carry__0_i_3_n_4;
  wire addr_cmp_fu_437_p2_carry__0_i_4_n_4;
  wire addr_cmp_fu_437_p2_carry__0_n_4;
  wire addr_cmp_fu_437_p2_carry__0_n_5;
  wire addr_cmp_fu_437_p2_carry__0_n_6;
  wire addr_cmp_fu_437_p2_carry__0_n_7;
  wire addr_cmp_fu_437_p2_carry__1_i_1_n_4;
  wire addr_cmp_fu_437_p2_carry__1_i_2_n_4;
  wire addr_cmp_fu_437_p2_carry__1_i_3_n_4;
  wire addr_cmp_fu_437_p2_carry__1_i_4_n_4;
  wire addr_cmp_fu_437_p2_carry__1_n_4;
  wire addr_cmp_fu_437_p2_carry__1_n_5;
  wire addr_cmp_fu_437_p2_carry__1_n_6;
  wire addr_cmp_fu_437_p2_carry__1_n_7;
  wire addr_cmp_fu_437_p2_carry__2_i_1_n_4;
  wire addr_cmp_fu_437_p2_carry__2_i_2_n_4;
  wire addr_cmp_fu_437_p2_carry__2_i_3_n_4;
  wire addr_cmp_fu_437_p2_carry__2_i_4_n_4;
  wire addr_cmp_fu_437_p2_carry__2_n_4;
  wire addr_cmp_fu_437_p2_carry__2_n_5;
  wire addr_cmp_fu_437_p2_carry__2_n_6;
  wire addr_cmp_fu_437_p2_carry__2_n_7;
  wire addr_cmp_fu_437_p2_carry__3_i_1_n_4;
  wire addr_cmp_fu_437_p2_carry__3_i_2_n_4;
  wire addr_cmp_fu_437_p2_carry__3_i_3_n_4;
  wire addr_cmp_fu_437_p2_carry__3_i_4_n_4;
  wire addr_cmp_fu_437_p2_carry__3_n_4;
  wire addr_cmp_fu_437_p2_carry__3_n_5;
  wire addr_cmp_fu_437_p2_carry__3_n_6;
  wire addr_cmp_fu_437_p2_carry__3_n_7;
  wire addr_cmp_fu_437_p2_carry__4_i_1_n_4;
  wire addr_cmp_fu_437_p2_carry__4_i_2_n_4;
  wire addr_cmp_fu_437_p2_carry__4_n_7;
  wire addr_cmp_fu_437_p2_carry_i_1_n_4;
  wire addr_cmp_fu_437_p2_carry_i_2_n_4;
  wire addr_cmp_fu_437_p2_carry_i_3_n_4;
  wire addr_cmp_fu_437_p2_carry_i_4_n_4;
  wire addr_cmp_fu_437_p2_carry_i_5_n_4;
  wire addr_cmp_fu_437_p2_carry_i_6_n_4;
  wire addr_cmp_fu_437_p2_carry_n_4;
  wire addr_cmp_fu_437_p2_carry_n_5;
  wire addr_cmp_fu_437_p2_carry_n_6;
  wire addr_cmp_fu_437_p2_carry_n_7;
  wire addr_cmp_reg_671;
  wire and_ln79_reg_639;
  wire ap_CS_fsm_pp0_stage0;
  wire ap_CS_fsm_pp0_stage1;
  wire ap_CS_fsm_pp0_stage2;
  wire \ap_CS_fsm_reg[2]_0 ;
  wire \ap_CS_fsm_reg[2]_1 ;
  wire \ap_CS_fsm_reg[3] ;
  wire \ap_CS_fsm_reg[6] ;
  wire \ap_CS_fsm_reg[6]_0 ;
  wire \ap_CS_fsm_reg[6]_1 ;
  wire \ap_CS_fsm_reg[6]_2 ;
  wire \ap_CS_fsm_reg[6]_3 ;
  wire [1:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_done_reg1;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter0_reg_reg_0;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_i_1__1_n_4;
  wire ap_rst_n;
  wire [2:0]ap_sig_allocacmp_i;
  wire [6:0]ap_sig_allocacmp_indvar_flatten_load;
  wire [3:0]ap_sig_allocacmp_j_1;
  wire [3:0]empty_31_fu_280_p1;
  wire flow_control_loop_pipe_sequential_init_U_n_49;
  wire flow_control_loop_pipe_sequential_init_U_n_50;
  wire flow_control_loop_pipe_sequential_init_U_n_51;
  wire flow_control_loop_pipe_sequential_init_U_n_52;
  wire flow_control_loop_pipe_sequential_init_U_n_53;
  wire [31:0]grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_acc_d0;
  wire grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_ap_start_reg;
  wire [0:0]grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_acc_address0;
  wire [2:0]i_1_fu_86;
  wire i_1_fu_860;
  wire i_1_fu_8603_out;
  wire [0:0]i_fu_64_reg;
  wire [2:0]i_reg_597;
  wire \i_reg_597_reg[1]_0 ;
  wire \i_reg_597_reg[2]_0 ;
  wire icmp_ln79_fu_192_p2;
  wire \icmp_ln79_reg_607[0]_i_2_n_4 ;
  wire \icmp_ln79_reg_607_reg_n_4_[0] ;
  wire icmp_ln80_fu_210_p2;
  wire icmp_ln80_reg_616;
  wire indvar_flatten37_fu_90;
  wire \indvar_flatten37_fu_90_reg_n_4_[0] ;
  wire \indvar_flatten37_fu_90_reg_n_4_[1] ;
  wire \indvar_flatten37_fu_90_reg_n_4_[2] ;
  wire \indvar_flatten37_fu_90_reg_n_4_[3] ;
  wire \indvar_flatten37_fu_90_reg_n_4_[4] ;
  wire \indvar_flatten37_fu_90_reg_n_4_[5] ;
  wire \indvar_flatten37_fu_90_reg_n_4_[6] ;
  wire \indvar_flatten37_fu_90_reg_n_4_[7] ;
  wire \indvar_flatten37_fu_90_reg_n_4_[8] ;
  wire [1:1]indvar_flatten_fu_82;
  wire indvar_flatten_fu_820;
  wire \indvar_flatten_fu_82[0]_i_2_n_4 ;
  wire \indvar_flatten_fu_82[6]_i_4_n_4 ;
  wire \indvar_flatten_fu_82_reg_n_4_[0] ;
  wire \indvar_flatten_fu_82_reg_n_4_[1] ;
  wire \indvar_flatten_fu_82_reg_n_4_[2] ;
  wire \indvar_flatten_fu_82_reg_n_4_[3] ;
  wire \indvar_flatten_fu_82_reg_n_4_[4] ;
  wire \indvar_flatten_fu_82_reg_n_4_[5] ;
  wire \indvar_flatten_fu_82_reg_n_4_[6] ;
  wire [6:0]indvar_flatten_load_reg_611;
  wire [3:0]j_fu_78;
  wire [2:0]k_cast_reg_656;
  wire [2:0]k_fu_74;
  wire [31:0]mul_ln82_reg_711;
  wire [31:0]\mul_ln82_reg_711_reg[31]_0 ;
  wire p_1_in;
  wire ram_reg;
  wire [6:0]ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_i_153_n_4;
  wire ram_reg_i_57_n_4;
  wire [8:0]reuse_addr_reg_fu_66;
  wire [31:0]reuse_reg_fu_70;
  wire \reuse_reg_fu_70[11]_i_2_n_4 ;
  wire \reuse_reg_fu_70[11]_i_3_n_4 ;
  wire \reuse_reg_fu_70[11]_i_4_n_4 ;
  wire \reuse_reg_fu_70[11]_i_5_n_4 ;
  wire \reuse_reg_fu_70[11]_i_6_n_4 ;
  wire \reuse_reg_fu_70[11]_i_7_n_4 ;
  wire \reuse_reg_fu_70[11]_i_8_n_4 ;
  wire \reuse_reg_fu_70[11]_i_9_n_4 ;
  wire \reuse_reg_fu_70[15]_i_2_n_4 ;
  wire \reuse_reg_fu_70[15]_i_3_n_4 ;
  wire \reuse_reg_fu_70[15]_i_4_n_4 ;
  wire \reuse_reg_fu_70[15]_i_5_n_4 ;
  wire \reuse_reg_fu_70[15]_i_6_n_4 ;
  wire \reuse_reg_fu_70[15]_i_7_n_4 ;
  wire \reuse_reg_fu_70[15]_i_8_n_4 ;
  wire \reuse_reg_fu_70[15]_i_9_n_4 ;
  wire \reuse_reg_fu_70[19]_i_2_n_4 ;
  wire \reuse_reg_fu_70[19]_i_3_n_4 ;
  wire \reuse_reg_fu_70[19]_i_4_n_4 ;
  wire \reuse_reg_fu_70[19]_i_5_n_4 ;
  wire \reuse_reg_fu_70[19]_i_6_n_4 ;
  wire \reuse_reg_fu_70[19]_i_7_n_4 ;
  wire \reuse_reg_fu_70[19]_i_8_n_4 ;
  wire \reuse_reg_fu_70[19]_i_9_n_4 ;
  wire \reuse_reg_fu_70[23]_i_2_n_4 ;
  wire \reuse_reg_fu_70[23]_i_3_n_4 ;
  wire \reuse_reg_fu_70[23]_i_4_n_4 ;
  wire \reuse_reg_fu_70[23]_i_5_n_4 ;
  wire \reuse_reg_fu_70[23]_i_6_n_4 ;
  wire \reuse_reg_fu_70[23]_i_7_n_4 ;
  wire \reuse_reg_fu_70[23]_i_8_n_4 ;
  wire \reuse_reg_fu_70[23]_i_9_n_4 ;
  wire \reuse_reg_fu_70[27]_i_2_n_4 ;
  wire \reuse_reg_fu_70[27]_i_3_n_4 ;
  wire \reuse_reg_fu_70[27]_i_4_n_4 ;
  wire \reuse_reg_fu_70[27]_i_5_n_4 ;
  wire \reuse_reg_fu_70[27]_i_6_n_4 ;
  wire \reuse_reg_fu_70[27]_i_7_n_4 ;
  wire \reuse_reg_fu_70[27]_i_8_n_4 ;
  wire \reuse_reg_fu_70[27]_i_9_n_4 ;
  wire \reuse_reg_fu_70[31]_i_2_n_4 ;
  wire \reuse_reg_fu_70[31]_i_3_n_4 ;
  wire \reuse_reg_fu_70[31]_i_4_n_4 ;
  wire \reuse_reg_fu_70[31]_i_5_n_4 ;
  wire \reuse_reg_fu_70[31]_i_6_n_4 ;
  wire \reuse_reg_fu_70[31]_i_7_n_4 ;
  wire \reuse_reg_fu_70[31]_i_8_n_4 ;
  wire \reuse_reg_fu_70[3]_i_2_n_4 ;
  wire \reuse_reg_fu_70[3]_i_3_n_4 ;
  wire \reuse_reg_fu_70[3]_i_4_n_4 ;
  wire \reuse_reg_fu_70[3]_i_5_n_4 ;
  wire \reuse_reg_fu_70[3]_i_6_n_4 ;
  wire \reuse_reg_fu_70[3]_i_7_n_4 ;
  wire \reuse_reg_fu_70[3]_i_8_n_4 ;
  wire \reuse_reg_fu_70[3]_i_9_n_4 ;
  wire \reuse_reg_fu_70[7]_i_2_n_4 ;
  wire \reuse_reg_fu_70[7]_i_3_n_4 ;
  wire \reuse_reg_fu_70[7]_i_4_n_4 ;
  wire \reuse_reg_fu_70[7]_i_5_n_4 ;
  wire \reuse_reg_fu_70[7]_i_6_n_4 ;
  wire \reuse_reg_fu_70[7]_i_7_n_4 ;
  wire \reuse_reg_fu_70[7]_i_8_n_4 ;
  wire \reuse_reg_fu_70[7]_i_9_n_4 ;
  wire \reuse_reg_fu_70_reg[11]_i_1_n_10 ;
  wire \reuse_reg_fu_70_reg[11]_i_1_n_11 ;
  wire \reuse_reg_fu_70_reg[11]_i_1_n_4 ;
  wire \reuse_reg_fu_70_reg[11]_i_1_n_5 ;
  wire \reuse_reg_fu_70_reg[11]_i_1_n_6 ;
  wire \reuse_reg_fu_70_reg[11]_i_1_n_7 ;
  wire \reuse_reg_fu_70_reg[11]_i_1_n_8 ;
  wire \reuse_reg_fu_70_reg[11]_i_1_n_9 ;
  wire \reuse_reg_fu_70_reg[15]_i_1_n_10 ;
  wire \reuse_reg_fu_70_reg[15]_i_1_n_11 ;
  wire \reuse_reg_fu_70_reg[15]_i_1_n_4 ;
  wire \reuse_reg_fu_70_reg[15]_i_1_n_5 ;
  wire \reuse_reg_fu_70_reg[15]_i_1_n_6 ;
  wire \reuse_reg_fu_70_reg[15]_i_1_n_7 ;
  wire \reuse_reg_fu_70_reg[15]_i_1_n_8 ;
  wire \reuse_reg_fu_70_reg[15]_i_1_n_9 ;
  wire \reuse_reg_fu_70_reg[19]_i_1_n_10 ;
  wire \reuse_reg_fu_70_reg[19]_i_1_n_11 ;
  wire \reuse_reg_fu_70_reg[19]_i_1_n_4 ;
  wire \reuse_reg_fu_70_reg[19]_i_1_n_5 ;
  wire \reuse_reg_fu_70_reg[19]_i_1_n_6 ;
  wire \reuse_reg_fu_70_reg[19]_i_1_n_7 ;
  wire \reuse_reg_fu_70_reg[19]_i_1_n_8 ;
  wire \reuse_reg_fu_70_reg[19]_i_1_n_9 ;
  wire \reuse_reg_fu_70_reg[23]_i_1_n_10 ;
  wire \reuse_reg_fu_70_reg[23]_i_1_n_11 ;
  wire \reuse_reg_fu_70_reg[23]_i_1_n_4 ;
  wire \reuse_reg_fu_70_reg[23]_i_1_n_5 ;
  wire \reuse_reg_fu_70_reg[23]_i_1_n_6 ;
  wire \reuse_reg_fu_70_reg[23]_i_1_n_7 ;
  wire \reuse_reg_fu_70_reg[23]_i_1_n_8 ;
  wire \reuse_reg_fu_70_reg[23]_i_1_n_9 ;
  wire \reuse_reg_fu_70_reg[27]_i_1_n_10 ;
  wire \reuse_reg_fu_70_reg[27]_i_1_n_11 ;
  wire \reuse_reg_fu_70_reg[27]_i_1_n_4 ;
  wire \reuse_reg_fu_70_reg[27]_i_1_n_5 ;
  wire \reuse_reg_fu_70_reg[27]_i_1_n_6 ;
  wire \reuse_reg_fu_70_reg[27]_i_1_n_7 ;
  wire \reuse_reg_fu_70_reg[27]_i_1_n_8 ;
  wire \reuse_reg_fu_70_reg[27]_i_1_n_9 ;
  wire \reuse_reg_fu_70_reg[31]_i_1_n_10 ;
  wire \reuse_reg_fu_70_reg[31]_i_1_n_11 ;
  wire \reuse_reg_fu_70_reg[31]_i_1_n_5 ;
  wire \reuse_reg_fu_70_reg[31]_i_1_n_6 ;
  wire \reuse_reg_fu_70_reg[31]_i_1_n_7 ;
  wire \reuse_reg_fu_70_reg[31]_i_1_n_8 ;
  wire \reuse_reg_fu_70_reg[31]_i_1_n_9 ;
  wire \reuse_reg_fu_70_reg[3]_i_1_n_10 ;
  wire \reuse_reg_fu_70_reg[3]_i_1_n_11 ;
  wire \reuse_reg_fu_70_reg[3]_i_1_n_4 ;
  wire \reuse_reg_fu_70_reg[3]_i_1_n_5 ;
  wire \reuse_reg_fu_70_reg[3]_i_1_n_6 ;
  wire \reuse_reg_fu_70_reg[3]_i_1_n_7 ;
  wire \reuse_reg_fu_70_reg[3]_i_1_n_8 ;
  wire \reuse_reg_fu_70_reg[3]_i_1_n_9 ;
  wire \reuse_reg_fu_70_reg[7]_i_1_n_10 ;
  wire \reuse_reg_fu_70_reg[7]_i_1_n_11 ;
  wire \reuse_reg_fu_70_reg[7]_i_1_n_4 ;
  wire \reuse_reg_fu_70_reg[7]_i_1_n_5 ;
  wire \reuse_reg_fu_70_reg[7]_i_1_n_6 ;
  wire \reuse_reg_fu_70_reg[7]_i_1_n_7 ;
  wire \reuse_reg_fu_70_reg[7]_i_1_n_8 ;
  wire \reuse_reg_fu_70_reg[7]_i_1_n_9 ;
  wire [31:0]reuse_select_fu_474_p3;
  wire reuse_select_reg_6910;
  wire [31:0]\reuse_select_reg_691_reg[31]_0 ;
  wire [3:0]select_ln79_fu_216_p3;
  wire [3:0]select_ln79_reg_624;
  wire [3:0]select_ln80_3_fu_466_p3;
  wire [1:0]select_ln80_fu_272_p3;
  wire [3:0]tmp_cast_cast_cast_fu_333_p1;
  wire [3:0]tmp_cast_mid1_cast_cast_fu_402_p1;
  wire [2:1]trunc_ln79_fu_348_p1;
  wire [10:0]\w_load_reg_696_reg[10]_0 ;
  wire [10:0]\w_load_reg_696_reg[10]_1 ;
  wire [6:0]zext_ln80_2_fu_419_p1;
  wire [3:3]NLW_acc_d0_carry__6_CO_UNCONNECTED;
  wire [3:0]NLW_addr_cmp4_fu_450_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_addr_cmp4_fu_450_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_addr_cmp4_fu_450_p2_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_addr_cmp4_fu_450_p2_carry__2_O_UNCONNECTED;
  wire [3:0]NLW_addr_cmp4_fu_450_p2_carry__3_O_UNCONNECTED;
  wire [3:2]NLW_addr_cmp4_fu_450_p2_carry__4_CO_UNCONNECTED;
  wire [3:0]NLW_addr_cmp4_fu_450_p2_carry__4_O_UNCONNECTED;
  wire [3:0]NLW_addr_cmp_fu_437_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_addr_cmp_fu_437_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_addr_cmp_fu_437_p2_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_addr_cmp_fu_437_p2_carry__2_O_UNCONNECTED;
  wire [3:0]NLW_addr_cmp_fu_437_p2_carry__3_O_UNCONNECTED;
  wire [3:2]NLW_addr_cmp_fu_437_p2_carry__4_CO_UNCONNECTED;
  wire [3:0]NLW_addr_cmp_fu_437_p2_carry__4_O_UNCONNECTED;
  wire [3:3]\NLW_reuse_reg_fu_70_reg[31]_i_1_CO_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT4 #(
    .INIT(16'hAE04)) 
    \acc_addr_3_reg_681[0]_i_1 
       (.I0(and_ln79_reg_639),
        .I1(tmp_cast_cast_cast_fu_333_p1[0]),
        .I2(icmp_ln80_reg_616),
        .I3(tmp_cast_mid1_cast_cast_fu_402_p1[0]),
        .O(zext_ln80_2_fu_419_p1[0]));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT4 #(
    .INIT(16'hAE04)) 
    \acc_addr_3_reg_681[1]_i_1 
       (.I0(and_ln79_reg_639),
        .I1(tmp_cast_cast_cast_fu_333_p1[1]),
        .I2(icmp_ln80_reg_616),
        .I3(tmp_cast_mid1_cast_cast_fu_402_p1[1]),
        .O(zext_ln80_2_fu_419_p1[1]));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT4 #(
    .INIT(16'hAE04)) 
    \acc_addr_3_reg_681[2]_i_1 
       (.I0(and_ln79_reg_639),
        .I1(tmp_cast_cast_cast_fu_333_p1[2]),
        .I2(icmp_ln80_reg_616),
        .I3(tmp_cast_mid1_cast_cast_fu_402_p1[2]),
        .O(zext_ln80_2_fu_419_p1[2]));
  LUT6 #(
    .INIT(64'h784478BB78777888)) 
    \acc_addr_3_reg_681[3]_i_1 
       (.I0(tmp_cast_mid1_cast_cast_fu_402_p1[3]),
        .I1(and_ln79_reg_639),
        .I2(add_ln79_1_reg_629[0]),
        .I3(icmp_ln80_reg_616),
        .I4(i_reg_597[0]),
        .I5(tmp_cast_cast_cast_fu_333_p1[3]),
        .O(zext_ln80_2_fu_419_p1[3]));
  LUT6 #(
    .INIT(64'h7F7F8080707F808F)) 
    \acc_addr_3_reg_681[4]_i_1 
       (.I0(\add_ln79_1_reg_629_reg[0]_0 ),
        .I1(tmp_cast_mid1_cast_cast_fu_402_p1[3]),
        .I2(and_ln79_reg_639),
        .I3(i_reg_597[1]),
        .I4(trunc_ln79_fu_348_p1[1]),
        .I5(\acc_addr_3_reg_681[4]_i_2_n_4 ),
        .O(zext_ln80_2_fu_419_p1[4]));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \acc_addr_3_reg_681[4]_i_2 
       (.I0(icmp_ln80_reg_616),
        .I1(tmp_cast_cast_cast_fu_333_p1[3]),
        .I2(i_reg_597[0]),
        .O(\acc_addr_3_reg_681[4]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'h111DDD1DDDD111D1)) 
    \acc_addr_3_reg_681[5]_i_1 
       (.I0(\acc_addr_3_reg_681[5]_i_2_n_4 ),
        .I1(and_ln79_reg_639),
        .I2(i_reg_597[2]),
        .I3(icmp_ln80_reg_616),
        .I4(add_ln79_1_reg_629[2]),
        .I5(\acc_addr_3_reg_681[5]_i_3_n_4 ),
        .O(zext_ln80_2_fu_419_p1[5]));
  LUT6 #(
    .INIT(64'h8BB8B8B8B8B8B8B8)) 
    \acc_addr_3_reg_681[5]_i_2 
       (.I0(add_ln79_1_reg_629[2]),
        .I1(icmp_ln80_reg_616),
        .I2(i_reg_597[2]),
        .I3(i_reg_597[0]),
        .I4(tmp_cast_cast_cast_fu_333_p1[3]),
        .I5(i_reg_597[1]),
        .O(\acc_addr_3_reg_681[5]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'h5F5F3FFFFFFF3FFF)) 
    \acc_addr_3_reg_681[5]_i_3 
       (.I0(add_ln79_1_reg_629[0]),
        .I1(i_reg_597[0]),
        .I2(tmp_cast_mid1_cast_cast_fu_402_p1[3]),
        .I3(i_reg_597[1]),
        .I4(icmp_ln80_reg_616),
        .I5(add_ln79_1_reg_629[1]),
        .O(\acc_addr_3_reg_681[5]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h2)) 
    \acc_addr_3_reg_681[6]_i_1 
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(\icmp_ln79_reg_607_reg_n_4_[0] ),
        .O(acc_addr_3_reg_6810));
  LUT1 #(
    .INIT(2'h1)) 
    \acc_addr_3_reg_681[6]_i_2 
       (.I0(\acc_addr_3_reg_681[6]_i_3_n_4 ),
        .O(zext_ln80_2_fu_419_p1[6]));
  LUT6 #(
    .INIT(64'h000000E2E2E200E2)) 
    \acc_addr_3_reg_681[6]_i_3 
       (.I0(\acc_addr_3_reg_681[6]_i_4_n_4 ),
        .I1(and_ln79_reg_639),
        .I2(\acc_addr_3_reg_681[5]_i_3_n_4 ),
        .I3(i_reg_597[2]),
        .I4(icmp_ln80_reg_616),
        .I5(add_ln79_1_reg_629[2]),
        .O(\acc_addr_3_reg_681[6]_i_3_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT4 #(
    .INIT(16'hF7FF)) 
    \acc_addr_3_reg_681[6]_i_4 
       (.I0(i_reg_597[0]),
        .I1(tmp_cast_cast_cast_fu_333_p1[3]),
        .I2(icmp_ln80_reg_616),
        .I3(i_reg_597[1]),
        .O(\acc_addr_3_reg_681[6]_i_4_n_4 ));
  FDRE \acc_addr_3_reg_681_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(acc_addr_3_reg_681[0]),
        .Q(acc_addr_3_reg_681_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \acc_addr_3_reg_681_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(acc_addr_3_reg_681[1]),
        .Q(acc_addr_3_reg_681_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \acc_addr_3_reg_681_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(acc_addr_3_reg_681[2]),
        .Q(acc_addr_3_reg_681_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \acc_addr_3_reg_681_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(acc_addr_3_reg_681[3]),
        .Q(acc_addr_3_reg_681_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \acc_addr_3_reg_681_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(acc_addr_3_reg_681[4]),
        .Q(acc_addr_3_reg_681_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \acc_addr_3_reg_681_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(acc_addr_3_reg_681[5]),
        .Q(acc_addr_3_reg_681_pp0_iter1_reg[5]),
        .R(1'b0));
  FDRE \acc_addr_3_reg_681_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(acc_addr_3_reg_681[6]),
        .Q(acc_addr_3_reg_681_pp0_iter1_reg[6]),
        .R(1'b0));
  FDRE \acc_addr_3_reg_681_reg[0] 
       (.C(ap_clk),
        .CE(acc_addr_3_reg_6810),
        .D(zext_ln80_2_fu_419_p1[0]),
        .Q(acc_addr_3_reg_681[0]),
        .R(1'b0));
  FDRE \acc_addr_3_reg_681_reg[1] 
       (.C(ap_clk),
        .CE(acc_addr_3_reg_6810),
        .D(zext_ln80_2_fu_419_p1[1]),
        .Q(acc_addr_3_reg_681[1]),
        .R(1'b0));
  FDRE \acc_addr_3_reg_681_reg[2] 
       (.C(ap_clk),
        .CE(acc_addr_3_reg_6810),
        .D(zext_ln80_2_fu_419_p1[2]),
        .Q(acc_addr_3_reg_681[2]),
        .R(1'b0));
  FDRE \acc_addr_3_reg_681_reg[3] 
       (.C(ap_clk),
        .CE(acc_addr_3_reg_6810),
        .D(zext_ln80_2_fu_419_p1[3]),
        .Q(acc_addr_3_reg_681[3]),
        .R(1'b0));
  FDRE \acc_addr_3_reg_681_reg[4] 
       (.C(ap_clk),
        .CE(acc_addr_3_reg_6810),
        .D(zext_ln80_2_fu_419_p1[4]),
        .Q(acc_addr_3_reg_681[4]),
        .R(1'b0));
  FDRE \acc_addr_3_reg_681_reg[5] 
       (.C(ap_clk),
        .CE(acc_addr_3_reg_6810),
        .D(zext_ln80_2_fu_419_p1[5]),
        .Q(acc_addr_3_reg_681[5]),
        .R(1'b0));
  FDRE \acc_addr_3_reg_681_reg[6] 
       (.C(ap_clk),
        .CE(acc_addr_3_reg_6810),
        .D(zext_ln80_2_fu_419_p1[6]),
        .Q(acc_addr_3_reg_681[6]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 acc_d0_carry
       (.CI(1'b0),
        .CO({acc_d0_carry_n_4,acc_d0_carry_n_5,acc_d0_carry_n_6,acc_d0_carry_n_7}),
        .CYINIT(1'b0),
        .DI(mul_ln82_reg_711[3:0]),
        .O(grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_acc_d0[3:0]),
        .S({acc_d0_carry_i_1_n_4,acc_d0_carry_i_2_n_4,acc_d0_carry_i_3_n_4,acc_d0_carry_i_4_n_4}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 acc_d0_carry__0
       (.CI(acc_d0_carry_n_4),
        .CO({acc_d0_carry__0_n_4,acc_d0_carry__0_n_5,acc_d0_carry__0_n_6,acc_d0_carry__0_n_7}),
        .CYINIT(1'b0),
        .DI(mul_ln82_reg_711[7:4]),
        .O(grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_acc_d0[7:4]),
        .S({acc_d0_carry__0_i_1_n_4,acc_d0_carry__0_i_2_n_4,acc_d0_carry__0_i_3_n_4,acc_d0_carry__0_i_4_n_4}));
  LUT4 #(
    .INIT(16'h1DE2)) 
    acc_d0_carry__0_i_1
       (.I0(acc_load_3_reg_701[7]),
        .I1(addr_cmp4_reg_686_pp0_iter1_reg),
        .I2(reuse_reg_fu_70[7]),
        .I3(mul_ln82_reg_711[7]),
        .O(acc_d0_carry__0_i_1_n_4));
  LUT4 #(
    .INIT(16'h1DE2)) 
    acc_d0_carry__0_i_2
       (.I0(acc_load_3_reg_701[6]),
        .I1(addr_cmp4_reg_686_pp0_iter1_reg),
        .I2(reuse_reg_fu_70[6]),
        .I3(mul_ln82_reg_711[6]),
        .O(acc_d0_carry__0_i_2_n_4));
  LUT4 #(
    .INIT(16'h1DE2)) 
    acc_d0_carry__0_i_3
       (.I0(acc_load_3_reg_701[5]),
        .I1(addr_cmp4_reg_686_pp0_iter1_reg),
        .I2(reuse_reg_fu_70[5]),
        .I3(mul_ln82_reg_711[5]),
        .O(acc_d0_carry__0_i_3_n_4));
  LUT4 #(
    .INIT(16'h1DE2)) 
    acc_d0_carry__0_i_4
       (.I0(acc_load_3_reg_701[4]),
        .I1(addr_cmp4_reg_686_pp0_iter1_reg),
        .I2(reuse_reg_fu_70[4]),
        .I3(mul_ln82_reg_711[4]),
        .O(acc_d0_carry__0_i_4_n_4));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 acc_d0_carry__1
       (.CI(acc_d0_carry__0_n_4),
        .CO({acc_d0_carry__1_n_4,acc_d0_carry__1_n_5,acc_d0_carry__1_n_6,acc_d0_carry__1_n_7}),
        .CYINIT(1'b0),
        .DI(mul_ln82_reg_711[11:8]),
        .O(grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_acc_d0[11:8]),
        .S({acc_d0_carry__1_i_1_n_4,acc_d0_carry__1_i_2_n_4,acc_d0_carry__1_i_3_n_4,acc_d0_carry__1_i_4_n_4}));
  LUT4 #(
    .INIT(16'h1DE2)) 
    acc_d0_carry__1_i_1
       (.I0(acc_load_3_reg_701[11]),
        .I1(addr_cmp4_reg_686_pp0_iter1_reg),
        .I2(reuse_reg_fu_70[11]),
        .I3(mul_ln82_reg_711[11]),
        .O(acc_d0_carry__1_i_1_n_4));
  LUT4 #(
    .INIT(16'h1DE2)) 
    acc_d0_carry__1_i_2
       (.I0(acc_load_3_reg_701[10]),
        .I1(addr_cmp4_reg_686_pp0_iter1_reg),
        .I2(reuse_reg_fu_70[10]),
        .I3(mul_ln82_reg_711[10]),
        .O(acc_d0_carry__1_i_2_n_4));
  LUT4 #(
    .INIT(16'h1DE2)) 
    acc_d0_carry__1_i_3
       (.I0(acc_load_3_reg_701[9]),
        .I1(addr_cmp4_reg_686_pp0_iter1_reg),
        .I2(reuse_reg_fu_70[9]),
        .I3(mul_ln82_reg_711[9]),
        .O(acc_d0_carry__1_i_3_n_4));
  LUT4 #(
    .INIT(16'h1DE2)) 
    acc_d0_carry__1_i_4
       (.I0(acc_load_3_reg_701[8]),
        .I1(addr_cmp4_reg_686_pp0_iter1_reg),
        .I2(reuse_reg_fu_70[8]),
        .I3(mul_ln82_reg_711[8]),
        .O(acc_d0_carry__1_i_4_n_4));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 acc_d0_carry__2
       (.CI(acc_d0_carry__1_n_4),
        .CO({acc_d0_carry__2_n_4,acc_d0_carry__2_n_5,acc_d0_carry__2_n_6,acc_d0_carry__2_n_7}),
        .CYINIT(1'b0),
        .DI(mul_ln82_reg_711[15:12]),
        .O(grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_acc_d0[15:12]),
        .S({acc_d0_carry__2_i_1_n_4,acc_d0_carry__2_i_2_n_4,acc_d0_carry__2_i_3_n_4,acc_d0_carry__2_i_4_n_4}));
  LUT4 #(
    .INIT(16'h1DE2)) 
    acc_d0_carry__2_i_1
       (.I0(acc_load_3_reg_701[15]),
        .I1(addr_cmp4_reg_686_pp0_iter1_reg),
        .I2(reuse_reg_fu_70[15]),
        .I3(mul_ln82_reg_711[15]),
        .O(acc_d0_carry__2_i_1_n_4));
  LUT4 #(
    .INIT(16'h1DE2)) 
    acc_d0_carry__2_i_2
       (.I0(acc_load_3_reg_701[14]),
        .I1(addr_cmp4_reg_686_pp0_iter1_reg),
        .I2(reuse_reg_fu_70[14]),
        .I3(mul_ln82_reg_711[14]),
        .O(acc_d0_carry__2_i_2_n_4));
  LUT4 #(
    .INIT(16'h1DE2)) 
    acc_d0_carry__2_i_3
       (.I0(acc_load_3_reg_701[13]),
        .I1(addr_cmp4_reg_686_pp0_iter1_reg),
        .I2(reuse_reg_fu_70[13]),
        .I3(mul_ln82_reg_711[13]),
        .O(acc_d0_carry__2_i_3_n_4));
  LUT4 #(
    .INIT(16'h1DE2)) 
    acc_d0_carry__2_i_4
       (.I0(acc_load_3_reg_701[12]),
        .I1(addr_cmp4_reg_686_pp0_iter1_reg),
        .I2(reuse_reg_fu_70[12]),
        .I3(mul_ln82_reg_711[12]),
        .O(acc_d0_carry__2_i_4_n_4));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 acc_d0_carry__3
       (.CI(acc_d0_carry__2_n_4),
        .CO({acc_d0_carry__3_n_4,acc_d0_carry__3_n_5,acc_d0_carry__3_n_6,acc_d0_carry__3_n_7}),
        .CYINIT(1'b0),
        .DI(mul_ln82_reg_711[19:16]),
        .O(grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_acc_d0[19:16]),
        .S({acc_d0_carry__3_i_1_n_4,acc_d0_carry__3_i_2_n_4,acc_d0_carry__3_i_3_n_4,acc_d0_carry__3_i_4_n_4}));
  LUT4 #(
    .INIT(16'h1DE2)) 
    acc_d0_carry__3_i_1
       (.I0(acc_load_3_reg_701[19]),
        .I1(addr_cmp4_reg_686_pp0_iter1_reg),
        .I2(reuse_reg_fu_70[19]),
        .I3(mul_ln82_reg_711[19]),
        .O(acc_d0_carry__3_i_1_n_4));
  LUT4 #(
    .INIT(16'h1DE2)) 
    acc_d0_carry__3_i_2
       (.I0(acc_load_3_reg_701[18]),
        .I1(addr_cmp4_reg_686_pp0_iter1_reg),
        .I2(reuse_reg_fu_70[18]),
        .I3(mul_ln82_reg_711[18]),
        .O(acc_d0_carry__3_i_2_n_4));
  LUT4 #(
    .INIT(16'h1DE2)) 
    acc_d0_carry__3_i_3
       (.I0(acc_load_3_reg_701[17]),
        .I1(addr_cmp4_reg_686_pp0_iter1_reg),
        .I2(reuse_reg_fu_70[17]),
        .I3(mul_ln82_reg_711[17]),
        .O(acc_d0_carry__3_i_3_n_4));
  LUT4 #(
    .INIT(16'h1DE2)) 
    acc_d0_carry__3_i_4
       (.I0(acc_load_3_reg_701[16]),
        .I1(addr_cmp4_reg_686_pp0_iter1_reg),
        .I2(reuse_reg_fu_70[16]),
        .I3(mul_ln82_reg_711[16]),
        .O(acc_d0_carry__3_i_4_n_4));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 acc_d0_carry__4
       (.CI(acc_d0_carry__3_n_4),
        .CO({acc_d0_carry__4_n_4,acc_d0_carry__4_n_5,acc_d0_carry__4_n_6,acc_d0_carry__4_n_7}),
        .CYINIT(1'b0),
        .DI(mul_ln82_reg_711[23:20]),
        .O(grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_acc_d0[23:20]),
        .S({acc_d0_carry__4_i_1_n_4,acc_d0_carry__4_i_2_n_4,acc_d0_carry__4_i_3_n_4,acc_d0_carry__4_i_4_n_4}));
  LUT4 #(
    .INIT(16'h1DE2)) 
    acc_d0_carry__4_i_1
       (.I0(acc_load_3_reg_701[23]),
        .I1(addr_cmp4_reg_686_pp0_iter1_reg),
        .I2(reuse_reg_fu_70[23]),
        .I3(mul_ln82_reg_711[23]),
        .O(acc_d0_carry__4_i_1_n_4));
  LUT4 #(
    .INIT(16'h1DE2)) 
    acc_d0_carry__4_i_2
       (.I0(acc_load_3_reg_701[22]),
        .I1(addr_cmp4_reg_686_pp0_iter1_reg),
        .I2(reuse_reg_fu_70[22]),
        .I3(mul_ln82_reg_711[22]),
        .O(acc_d0_carry__4_i_2_n_4));
  LUT4 #(
    .INIT(16'h1DE2)) 
    acc_d0_carry__4_i_3
       (.I0(acc_load_3_reg_701[21]),
        .I1(addr_cmp4_reg_686_pp0_iter1_reg),
        .I2(reuse_reg_fu_70[21]),
        .I3(mul_ln82_reg_711[21]),
        .O(acc_d0_carry__4_i_3_n_4));
  LUT4 #(
    .INIT(16'h1DE2)) 
    acc_d0_carry__4_i_4
       (.I0(acc_load_3_reg_701[20]),
        .I1(addr_cmp4_reg_686_pp0_iter1_reg),
        .I2(reuse_reg_fu_70[20]),
        .I3(mul_ln82_reg_711[20]),
        .O(acc_d0_carry__4_i_4_n_4));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 acc_d0_carry__5
       (.CI(acc_d0_carry__4_n_4),
        .CO({acc_d0_carry__5_n_4,acc_d0_carry__5_n_5,acc_d0_carry__5_n_6,acc_d0_carry__5_n_7}),
        .CYINIT(1'b0),
        .DI(mul_ln82_reg_711[27:24]),
        .O(grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_acc_d0[27:24]),
        .S({acc_d0_carry__5_i_1_n_4,acc_d0_carry__5_i_2_n_4,acc_d0_carry__5_i_3_n_4,acc_d0_carry__5_i_4_n_4}));
  LUT4 #(
    .INIT(16'h1DE2)) 
    acc_d0_carry__5_i_1
       (.I0(acc_load_3_reg_701[27]),
        .I1(addr_cmp4_reg_686_pp0_iter1_reg),
        .I2(reuse_reg_fu_70[27]),
        .I3(mul_ln82_reg_711[27]),
        .O(acc_d0_carry__5_i_1_n_4));
  LUT4 #(
    .INIT(16'h1DE2)) 
    acc_d0_carry__5_i_2
       (.I0(acc_load_3_reg_701[26]),
        .I1(addr_cmp4_reg_686_pp0_iter1_reg),
        .I2(reuse_reg_fu_70[26]),
        .I3(mul_ln82_reg_711[26]),
        .O(acc_d0_carry__5_i_2_n_4));
  LUT4 #(
    .INIT(16'h1DE2)) 
    acc_d0_carry__5_i_3
       (.I0(acc_load_3_reg_701[25]),
        .I1(addr_cmp4_reg_686_pp0_iter1_reg),
        .I2(reuse_reg_fu_70[25]),
        .I3(mul_ln82_reg_711[25]),
        .O(acc_d0_carry__5_i_3_n_4));
  LUT4 #(
    .INIT(16'h1DE2)) 
    acc_d0_carry__5_i_4
       (.I0(acc_load_3_reg_701[24]),
        .I1(addr_cmp4_reg_686_pp0_iter1_reg),
        .I2(reuse_reg_fu_70[24]),
        .I3(mul_ln82_reg_711[24]),
        .O(acc_d0_carry__5_i_4_n_4));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 acc_d0_carry__6
       (.CI(acc_d0_carry__5_n_4),
        .CO({NLW_acc_d0_carry__6_CO_UNCONNECTED[3],acc_d0_carry__6_n_5,acc_d0_carry__6_n_6,acc_d0_carry__6_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,mul_ln82_reg_711[30:28]}),
        .O(grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_acc_d0[31:28]),
        .S({acc_d0_carry__6_i_1_n_4,acc_d0_carry__6_i_2_n_4,acc_d0_carry__6_i_3_n_4,acc_d0_carry__6_i_4_n_4}));
  LUT4 #(
    .INIT(16'h56A6)) 
    acc_d0_carry__6_i_1
       (.I0(mul_ln82_reg_711[31]),
        .I1(acc_load_3_reg_701[31]),
        .I2(addr_cmp4_reg_686_pp0_iter1_reg),
        .I3(reuse_reg_fu_70[31]),
        .O(acc_d0_carry__6_i_1_n_4));
  LUT4 #(
    .INIT(16'h1DE2)) 
    acc_d0_carry__6_i_2
       (.I0(acc_load_3_reg_701[30]),
        .I1(addr_cmp4_reg_686_pp0_iter1_reg),
        .I2(reuse_reg_fu_70[30]),
        .I3(mul_ln82_reg_711[30]),
        .O(acc_d0_carry__6_i_2_n_4));
  LUT4 #(
    .INIT(16'h1DE2)) 
    acc_d0_carry__6_i_3
       (.I0(acc_load_3_reg_701[29]),
        .I1(addr_cmp4_reg_686_pp0_iter1_reg),
        .I2(reuse_reg_fu_70[29]),
        .I3(mul_ln82_reg_711[29]),
        .O(acc_d0_carry__6_i_3_n_4));
  LUT4 #(
    .INIT(16'h1DE2)) 
    acc_d0_carry__6_i_4
       (.I0(acc_load_3_reg_701[28]),
        .I1(addr_cmp4_reg_686_pp0_iter1_reg),
        .I2(reuse_reg_fu_70[28]),
        .I3(mul_ln82_reg_711[28]),
        .O(acc_d0_carry__6_i_4_n_4));
  LUT4 #(
    .INIT(16'h1DE2)) 
    acc_d0_carry_i_1
       (.I0(acc_load_3_reg_701[3]),
        .I1(addr_cmp4_reg_686_pp0_iter1_reg),
        .I2(reuse_reg_fu_70[3]),
        .I3(mul_ln82_reg_711[3]),
        .O(acc_d0_carry_i_1_n_4));
  LUT4 #(
    .INIT(16'h1DE2)) 
    acc_d0_carry_i_2
       (.I0(acc_load_3_reg_701[2]),
        .I1(addr_cmp4_reg_686_pp0_iter1_reg),
        .I2(reuse_reg_fu_70[2]),
        .I3(mul_ln82_reg_711[2]),
        .O(acc_d0_carry_i_2_n_4));
  LUT4 #(
    .INIT(16'h1DE2)) 
    acc_d0_carry_i_3
       (.I0(acc_load_3_reg_701[1]),
        .I1(addr_cmp4_reg_686_pp0_iter1_reg),
        .I2(reuse_reg_fu_70[1]),
        .I3(mul_ln82_reg_711[1]),
        .O(acc_d0_carry_i_3_n_4));
  LUT4 #(
    .INIT(16'h1DE2)) 
    acc_d0_carry_i_4
       (.I0(acc_load_3_reg_701[0]),
        .I1(addr_cmp4_reg_686_pp0_iter1_reg),
        .I2(reuse_reg_fu_70[0]),
        .I3(mul_ln82_reg_711[0]),
        .O(acc_d0_carry_i_4_n_4));
  FDRE \acc_load_3_reg_701_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_820),
        .D(\acc_load_3_reg_701_reg[31]_0 [0]),
        .Q(acc_load_3_reg_701[0]),
        .R(1'b0));
  FDRE \acc_load_3_reg_701_reg[10] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_820),
        .D(\acc_load_3_reg_701_reg[31]_0 [10]),
        .Q(acc_load_3_reg_701[10]),
        .R(1'b0));
  FDRE \acc_load_3_reg_701_reg[11] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_820),
        .D(\acc_load_3_reg_701_reg[31]_0 [11]),
        .Q(acc_load_3_reg_701[11]),
        .R(1'b0));
  FDRE \acc_load_3_reg_701_reg[12] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_820),
        .D(\acc_load_3_reg_701_reg[31]_0 [12]),
        .Q(acc_load_3_reg_701[12]),
        .R(1'b0));
  FDRE \acc_load_3_reg_701_reg[13] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_820),
        .D(\acc_load_3_reg_701_reg[31]_0 [13]),
        .Q(acc_load_3_reg_701[13]),
        .R(1'b0));
  FDRE \acc_load_3_reg_701_reg[14] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_820),
        .D(\acc_load_3_reg_701_reg[31]_0 [14]),
        .Q(acc_load_3_reg_701[14]),
        .R(1'b0));
  FDRE \acc_load_3_reg_701_reg[15] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_820),
        .D(\acc_load_3_reg_701_reg[31]_0 [15]),
        .Q(acc_load_3_reg_701[15]),
        .R(1'b0));
  FDRE \acc_load_3_reg_701_reg[16] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_820),
        .D(\acc_load_3_reg_701_reg[31]_0 [16]),
        .Q(acc_load_3_reg_701[16]),
        .R(1'b0));
  FDRE \acc_load_3_reg_701_reg[17] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_820),
        .D(\acc_load_3_reg_701_reg[31]_0 [17]),
        .Q(acc_load_3_reg_701[17]),
        .R(1'b0));
  FDRE \acc_load_3_reg_701_reg[18] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_820),
        .D(\acc_load_3_reg_701_reg[31]_0 [18]),
        .Q(acc_load_3_reg_701[18]),
        .R(1'b0));
  FDRE \acc_load_3_reg_701_reg[19] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_820),
        .D(\acc_load_3_reg_701_reg[31]_0 [19]),
        .Q(acc_load_3_reg_701[19]),
        .R(1'b0));
  FDRE \acc_load_3_reg_701_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_820),
        .D(\acc_load_3_reg_701_reg[31]_0 [1]),
        .Q(acc_load_3_reg_701[1]),
        .R(1'b0));
  FDRE \acc_load_3_reg_701_reg[20] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_820),
        .D(\acc_load_3_reg_701_reg[31]_0 [20]),
        .Q(acc_load_3_reg_701[20]),
        .R(1'b0));
  FDRE \acc_load_3_reg_701_reg[21] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_820),
        .D(\acc_load_3_reg_701_reg[31]_0 [21]),
        .Q(acc_load_3_reg_701[21]),
        .R(1'b0));
  FDRE \acc_load_3_reg_701_reg[22] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_820),
        .D(\acc_load_3_reg_701_reg[31]_0 [22]),
        .Q(acc_load_3_reg_701[22]),
        .R(1'b0));
  FDRE \acc_load_3_reg_701_reg[23] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_820),
        .D(\acc_load_3_reg_701_reg[31]_0 [23]),
        .Q(acc_load_3_reg_701[23]),
        .R(1'b0));
  FDRE \acc_load_3_reg_701_reg[24] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_820),
        .D(\acc_load_3_reg_701_reg[31]_0 [24]),
        .Q(acc_load_3_reg_701[24]),
        .R(1'b0));
  FDRE \acc_load_3_reg_701_reg[25] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_820),
        .D(\acc_load_3_reg_701_reg[31]_0 [25]),
        .Q(acc_load_3_reg_701[25]),
        .R(1'b0));
  FDRE \acc_load_3_reg_701_reg[26] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_820),
        .D(\acc_load_3_reg_701_reg[31]_0 [26]),
        .Q(acc_load_3_reg_701[26]),
        .R(1'b0));
  FDRE \acc_load_3_reg_701_reg[27] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_820),
        .D(\acc_load_3_reg_701_reg[31]_0 [27]),
        .Q(acc_load_3_reg_701[27]),
        .R(1'b0));
  FDRE \acc_load_3_reg_701_reg[28] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_820),
        .D(\acc_load_3_reg_701_reg[31]_0 [28]),
        .Q(acc_load_3_reg_701[28]),
        .R(1'b0));
  FDRE \acc_load_3_reg_701_reg[29] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_820),
        .D(\acc_load_3_reg_701_reg[31]_0 [29]),
        .Q(acc_load_3_reg_701[29]),
        .R(1'b0));
  FDRE \acc_load_3_reg_701_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_820),
        .D(\acc_load_3_reg_701_reg[31]_0 [2]),
        .Q(acc_load_3_reg_701[2]),
        .R(1'b0));
  FDRE \acc_load_3_reg_701_reg[30] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_820),
        .D(\acc_load_3_reg_701_reg[31]_0 [30]),
        .Q(acc_load_3_reg_701[30]),
        .R(1'b0));
  FDRE \acc_load_3_reg_701_reg[31] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_820),
        .D(\acc_load_3_reg_701_reg[31]_0 [31]),
        .Q(acc_load_3_reg_701[31]),
        .R(1'b0));
  FDRE \acc_load_3_reg_701_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_820),
        .D(\acc_load_3_reg_701_reg[31]_0 [3]),
        .Q(acc_load_3_reg_701[3]),
        .R(1'b0));
  FDRE \acc_load_3_reg_701_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_820),
        .D(\acc_load_3_reg_701_reg[31]_0 [4]),
        .Q(acc_load_3_reg_701[4]),
        .R(1'b0));
  FDRE \acc_load_3_reg_701_reg[5] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_820),
        .D(\acc_load_3_reg_701_reg[31]_0 [5]),
        .Q(acc_load_3_reg_701[5]),
        .R(1'b0));
  FDRE \acc_load_3_reg_701_reg[6] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_820),
        .D(\acc_load_3_reg_701_reg[31]_0 [6]),
        .Q(acc_load_3_reg_701[6]),
        .R(1'b0));
  FDRE \acc_load_3_reg_701_reg[7] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_820),
        .D(\acc_load_3_reg_701_reg[31]_0 [7]),
        .Q(acc_load_3_reg_701[7]),
        .R(1'b0));
  FDRE \acc_load_3_reg_701_reg[8] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_820),
        .D(\acc_load_3_reg_701_reg[31]_0 [8]),
        .Q(acc_load_3_reg_701[8]),
        .R(1'b0));
  FDRE \acc_load_3_reg_701_reg[9] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_820),
        .D(\acc_load_3_reg_701_reg[31]_0 [9]),
        .Q(acc_load_3_reg_701[9]),
        .R(1'b0));
  FDRE \add_ln79_1_reg_629_reg[0] 
       (.C(ap_clk),
        .CE(add_ln79_1_reg_6290),
        .D(flow_control_loop_pipe_sequential_init_U_n_50),
        .Q(add_ln79_1_reg_629[0]),
        .R(1'b0));
  FDRE \add_ln79_1_reg_629_reg[1] 
       (.C(ap_clk),
        .CE(add_ln79_1_reg_6290),
        .D(flow_control_loop_pipe_sequential_init_U_n_49),
        .Q(add_ln79_1_reg_629[1]),
        .R(1'b0));
  FDRE \add_ln79_1_reg_629_reg[2] 
       (.C(ap_clk),
        .CE(add_ln79_1_reg_6290),
        .D(flow_control_loop_pipe_sequential_init_U_n_51),
        .Q(add_ln79_1_reg_629[2]),
        .R(1'b0));
  FDRE \add_ln80_reg_645_reg[0] 
       (.C(ap_clk),
        .CE(add_ln79_1_reg_6290),
        .D(empty_31_fu_280_p1[0]),
        .Q(tmp_cast_mid1_cast_cast_fu_402_p1[0]),
        .R(1'b0));
  FDRE \add_ln80_reg_645_reg[1] 
       (.C(ap_clk),
        .CE(add_ln79_1_reg_6290),
        .D(empty_31_fu_280_p1[1]),
        .Q(tmp_cast_mid1_cast_cast_fu_402_p1[1]),
        .R(1'b0));
  FDRE \add_ln80_reg_645_reg[2] 
       (.C(ap_clk),
        .CE(add_ln79_1_reg_6290),
        .D(empty_31_fu_280_p1[2]),
        .Q(tmp_cast_mid1_cast_cast_fu_402_p1[2]),
        .R(1'b0));
  FDRE \add_ln80_reg_645_reg[3] 
       (.C(ap_clk),
        .CE(add_ln79_1_reg_6290),
        .D(empty_31_fu_280_p1[3]),
        .Q(tmp_cast_mid1_cast_cast_fu_402_p1[3]),
        .R(1'b0));
  FDRE \add_ln82_1_reg_661_reg[2] 
       (.C(ap_clk),
        .CE(add_ln79_1_reg_6290),
        .D(add_ln82_1_fu_304_p2[2]),
        .Q(\add_ln82_1_reg_661_reg[4]_0 [0]),
        .R(1'b0));
  FDRE \add_ln82_1_reg_661_reg[3] 
       (.C(ap_clk),
        .CE(add_ln79_1_reg_6290),
        .D(add_ln82_1_fu_304_p2[3]),
        .Q(\add_ln82_1_reg_661_reg[4]_0 [1]),
        .R(1'b0));
  FDRE \add_ln82_1_reg_661_reg[4] 
       (.C(ap_clk),
        .CE(add_ln79_1_reg_6290),
        .D(add_ln82_1_fu_304_p2[4]),
        .Q(\add_ln82_1_reg_661_reg[4]_0 [2]),
        .R(1'b0));
  CARRY4 addr_cmp4_fu_450_p2_carry
       (.CI(1'b0),
        .CO({addr_cmp4_fu_450_p2_carry_n_4,addr_cmp4_fu_450_p2_carry_n_5,addr_cmp4_fu_450_p2_carry_n_6,addr_cmp4_fu_450_p2_carry_n_7}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_addr_cmp4_fu_450_p2_carry_O_UNCONNECTED[3:0]),
        .S({addr_cmp4_fu_450_p2_carry_i_1_n_4,addr_cmp4_fu_450_p2_carry_i_2_n_4,addr_cmp4_fu_450_p2_carry_i_3_n_4,addr_cmp4_fu_450_p2_carry_i_4_n_4}));
  CARRY4 addr_cmp4_fu_450_p2_carry__0
       (.CI(addr_cmp4_fu_450_p2_carry_n_4),
        .CO({addr_cmp4_fu_450_p2_carry__0_n_4,addr_cmp4_fu_450_p2_carry__0_n_5,addr_cmp4_fu_450_p2_carry__0_n_6,addr_cmp4_fu_450_p2_carry__0_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_addr_cmp4_fu_450_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({addr_cmp4_fu_450_p2_carry__0_i_1_n_4,addr_cmp4_fu_450_p2_carry__0_i_2_n_4,addr_cmp4_fu_450_p2_carry__0_i_3_n_4,addr_cmp4_fu_450_p2_carry__0_i_4_n_4}));
  LUT1 #(
    .INIT(2'h1)) 
    addr_cmp4_fu_450_p2_carry__0_i_1
       (.I0(reuse_addr_reg_fu_66[8]),
        .O(addr_cmp4_fu_450_p2_carry__0_i_1_n_4));
  LUT1 #(
    .INIT(2'h1)) 
    addr_cmp4_fu_450_p2_carry__0_i_2
       (.I0(reuse_addr_reg_fu_66[8]),
        .O(addr_cmp4_fu_450_p2_carry__0_i_2_n_4));
  LUT1 #(
    .INIT(2'h1)) 
    addr_cmp4_fu_450_p2_carry__0_i_3
       (.I0(reuse_addr_reg_fu_66[8]),
        .O(addr_cmp4_fu_450_p2_carry__0_i_3_n_4));
  LUT1 #(
    .INIT(2'h1)) 
    addr_cmp4_fu_450_p2_carry__0_i_4
       (.I0(reuse_addr_reg_fu_66[8]),
        .O(addr_cmp4_fu_450_p2_carry__0_i_4_n_4));
  CARRY4 addr_cmp4_fu_450_p2_carry__1
       (.CI(addr_cmp4_fu_450_p2_carry__0_n_4),
        .CO({addr_cmp4_fu_450_p2_carry__1_n_4,addr_cmp4_fu_450_p2_carry__1_n_5,addr_cmp4_fu_450_p2_carry__1_n_6,addr_cmp4_fu_450_p2_carry__1_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_addr_cmp4_fu_450_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({addr_cmp4_fu_450_p2_carry__1_i_1_n_4,addr_cmp4_fu_450_p2_carry__1_i_2_n_4,addr_cmp4_fu_450_p2_carry__1_i_3_n_4,addr_cmp4_fu_450_p2_carry__1_i_4_n_4}));
  LUT1 #(
    .INIT(2'h1)) 
    addr_cmp4_fu_450_p2_carry__1_i_1
       (.I0(reuse_addr_reg_fu_66[8]),
        .O(addr_cmp4_fu_450_p2_carry__1_i_1_n_4));
  LUT1 #(
    .INIT(2'h1)) 
    addr_cmp4_fu_450_p2_carry__1_i_2
       (.I0(reuse_addr_reg_fu_66[8]),
        .O(addr_cmp4_fu_450_p2_carry__1_i_2_n_4));
  LUT1 #(
    .INIT(2'h1)) 
    addr_cmp4_fu_450_p2_carry__1_i_3
       (.I0(reuse_addr_reg_fu_66[8]),
        .O(addr_cmp4_fu_450_p2_carry__1_i_3_n_4));
  LUT1 #(
    .INIT(2'h1)) 
    addr_cmp4_fu_450_p2_carry__1_i_4
       (.I0(reuse_addr_reg_fu_66[8]),
        .O(addr_cmp4_fu_450_p2_carry__1_i_4_n_4));
  CARRY4 addr_cmp4_fu_450_p2_carry__2
       (.CI(addr_cmp4_fu_450_p2_carry__1_n_4),
        .CO({addr_cmp4_fu_450_p2_carry__2_n_4,addr_cmp4_fu_450_p2_carry__2_n_5,addr_cmp4_fu_450_p2_carry__2_n_6,addr_cmp4_fu_450_p2_carry__2_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_addr_cmp4_fu_450_p2_carry__2_O_UNCONNECTED[3:0]),
        .S({addr_cmp4_fu_450_p2_carry__2_i_1_n_4,addr_cmp4_fu_450_p2_carry__2_i_2_n_4,addr_cmp4_fu_450_p2_carry__2_i_3_n_4,addr_cmp4_fu_450_p2_carry__2_i_4_n_4}));
  LUT1 #(
    .INIT(2'h1)) 
    addr_cmp4_fu_450_p2_carry__2_i_1
       (.I0(reuse_addr_reg_fu_66[8]),
        .O(addr_cmp4_fu_450_p2_carry__2_i_1_n_4));
  LUT1 #(
    .INIT(2'h1)) 
    addr_cmp4_fu_450_p2_carry__2_i_2
       (.I0(reuse_addr_reg_fu_66[8]),
        .O(addr_cmp4_fu_450_p2_carry__2_i_2_n_4));
  LUT1 #(
    .INIT(2'h1)) 
    addr_cmp4_fu_450_p2_carry__2_i_3
       (.I0(reuse_addr_reg_fu_66[8]),
        .O(addr_cmp4_fu_450_p2_carry__2_i_3_n_4));
  LUT1 #(
    .INIT(2'h1)) 
    addr_cmp4_fu_450_p2_carry__2_i_4
       (.I0(reuse_addr_reg_fu_66[8]),
        .O(addr_cmp4_fu_450_p2_carry__2_i_4_n_4));
  CARRY4 addr_cmp4_fu_450_p2_carry__3
       (.CI(addr_cmp4_fu_450_p2_carry__2_n_4),
        .CO({addr_cmp4_fu_450_p2_carry__3_n_4,addr_cmp4_fu_450_p2_carry__3_n_5,addr_cmp4_fu_450_p2_carry__3_n_6,addr_cmp4_fu_450_p2_carry__3_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_addr_cmp4_fu_450_p2_carry__3_O_UNCONNECTED[3:0]),
        .S({addr_cmp4_fu_450_p2_carry__3_i_1_n_4,addr_cmp4_fu_450_p2_carry__3_i_2_n_4,addr_cmp4_fu_450_p2_carry__3_i_3_n_4,addr_cmp4_fu_450_p2_carry__3_i_4_n_4}));
  LUT1 #(
    .INIT(2'h1)) 
    addr_cmp4_fu_450_p2_carry__3_i_1
       (.I0(reuse_addr_reg_fu_66[8]),
        .O(addr_cmp4_fu_450_p2_carry__3_i_1_n_4));
  LUT1 #(
    .INIT(2'h1)) 
    addr_cmp4_fu_450_p2_carry__3_i_2
       (.I0(reuse_addr_reg_fu_66[8]),
        .O(addr_cmp4_fu_450_p2_carry__3_i_2_n_4));
  LUT1 #(
    .INIT(2'h1)) 
    addr_cmp4_fu_450_p2_carry__3_i_3
       (.I0(reuse_addr_reg_fu_66[8]),
        .O(addr_cmp4_fu_450_p2_carry__3_i_3_n_4));
  LUT1 #(
    .INIT(2'h1)) 
    addr_cmp4_fu_450_p2_carry__3_i_4
       (.I0(reuse_addr_reg_fu_66[8]),
        .O(addr_cmp4_fu_450_p2_carry__3_i_4_n_4));
  CARRY4 addr_cmp4_fu_450_p2_carry__4
       (.CI(addr_cmp4_fu_450_p2_carry__3_n_4),
        .CO({NLW_addr_cmp4_fu_450_p2_carry__4_CO_UNCONNECTED[3:2],addr_cmp4_fu_450_p2,addr_cmp4_fu_450_p2_carry__4_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_addr_cmp4_fu_450_p2_carry__4_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,addr_cmp4_fu_450_p2_carry__4_i_1_n_4,addr_cmp4_fu_450_p2_carry__4_i_2_n_4}));
  LUT1 #(
    .INIT(2'h1)) 
    addr_cmp4_fu_450_p2_carry__4_i_1
       (.I0(reuse_addr_reg_fu_66[8]),
        .O(addr_cmp4_fu_450_p2_carry__4_i_1_n_4));
  LUT1 #(
    .INIT(2'h1)) 
    addr_cmp4_fu_450_p2_carry__4_i_2
       (.I0(reuse_addr_reg_fu_66[8]),
        .O(addr_cmp4_fu_450_p2_carry__4_i_2_n_4));
  LUT1 #(
    .INIT(2'h1)) 
    addr_cmp4_fu_450_p2_carry_i_1
       (.I0(reuse_addr_reg_fu_66[8]),
        .O(addr_cmp4_fu_450_p2_carry_i_1_n_4));
  LUT3 #(
    .INIT(8'h06)) 
    addr_cmp4_fu_450_p2_carry_i_2
       (.I0(\acc_addr_3_reg_681[6]_i_3_n_4 ),
        .I1(reuse_addr_reg_fu_66[6]),
        .I2(reuse_addr_reg_fu_66[8]),
        .O(addr_cmp4_fu_450_p2_carry_i_2_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    addr_cmp4_fu_450_p2_carry_i_3
       (.I0(reuse_addr_reg_fu_66[3]),
        .I1(zext_ln80_2_fu_419_p1[3]),
        .I2(reuse_addr_reg_fu_66[4]),
        .I3(zext_ln80_2_fu_419_p1[4]),
        .I4(zext_ln80_2_fu_419_p1[5]),
        .I5(reuse_addr_reg_fu_66[5]),
        .O(addr_cmp4_fu_450_p2_carry_i_3_n_4));
  LUT6 #(
    .INIT(64'h0000066006600000)) 
    addr_cmp4_fu_450_p2_carry_i_4
       (.I0(addr_cmp4_fu_450_p2_carry_i_5_n_4),
        .I1(reuse_addr_reg_fu_66[0]),
        .I2(reuse_addr_reg_fu_66[2]),
        .I3(addr_cmp4_fu_450_p2_carry_i_6_n_4),
        .I4(reuse_addr_reg_fu_66[1]),
        .I5(addr_cmp4_fu_450_p2_carry_i_7_n_4),
        .O(addr_cmp4_fu_450_p2_carry_i_4_n_4));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT4 #(
    .INIT(16'h55CF)) 
    addr_cmp4_fu_450_p2_carry_i_5
       (.I0(tmp_cast_mid1_cast_cast_fu_402_p1[0]),
        .I1(icmp_ln80_reg_616),
        .I2(tmp_cast_cast_cast_fu_333_p1[0]),
        .I3(and_ln79_reg_639),
        .O(addr_cmp4_fu_450_p2_carry_i_5_n_4));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT4 #(
    .INIT(16'h55CF)) 
    addr_cmp4_fu_450_p2_carry_i_6
       (.I0(tmp_cast_mid1_cast_cast_fu_402_p1[2]),
        .I1(icmp_ln80_reg_616),
        .I2(tmp_cast_cast_cast_fu_333_p1[2]),
        .I3(and_ln79_reg_639),
        .O(addr_cmp4_fu_450_p2_carry_i_6_n_4));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT4 #(
    .INIT(16'h55CF)) 
    addr_cmp4_fu_450_p2_carry_i_7
       (.I0(tmp_cast_mid1_cast_cast_fu_402_p1[1]),
        .I1(icmp_ln80_reg_616),
        .I2(tmp_cast_cast_cast_fu_333_p1[1]),
        .I3(and_ln79_reg_639),
        .O(addr_cmp4_fu_450_p2_carry_i_7_n_4));
  FDRE \addr_cmp4_reg_686_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(addr_cmp4_reg_686),
        .Q(addr_cmp4_reg_686_pp0_iter1_reg),
        .R(1'b0));
  FDRE \addr_cmp4_reg_686_reg[0] 
       (.C(ap_clk),
        .CE(acc_addr_3_reg_6810),
        .D(addr_cmp4_fu_450_p2),
        .Q(addr_cmp4_reg_686),
        .R(1'b0));
  CARRY4 addr_cmp_fu_437_p2_carry
       (.CI(1'b0),
        .CO({addr_cmp_fu_437_p2_carry_n_4,addr_cmp_fu_437_p2_carry_n_5,addr_cmp_fu_437_p2_carry_n_6,addr_cmp_fu_437_p2_carry_n_7}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_addr_cmp_fu_437_p2_carry_O_UNCONNECTED[3:0]),
        .S({addr_cmp_fu_437_p2_carry_i_1_n_4,addr_cmp_fu_437_p2_carry_i_2_n_4,addr_cmp_fu_437_p2_carry_i_3_n_4,addr_cmp_fu_437_p2_carry_i_4_n_4}));
  CARRY4 addr_cmp_fu_437_p2_carry__0
       (.CI(addr_cmp_fu_437_p2_carry_n_4),
        .CO({addr_cmp_fu_437_p2_carry__0_n_4,addr_cmp_fu_437_p2_carry__0_n_5,addr_cmp_fu_437_p2_carry__0_n_6,addr_cmp_fu_437_p2_carry__0_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_addr_cmp_fu_437_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({addr_cmp_fu_437_p2_carry__0_i_1_n_4,addr_cmp_fu_437_p2_carry__0_i_2_n_4,addr_cmp_fu_437_p2_carry__0_i_3_n_4,addr_cmp_fu_437_p2_carry__0_i_4_n_4}));
  LUT1 #(
    .INIT(2'h1)) 
    addr_cmp_fu_437_p2_carry__0_i_1
       (.I0(reuse_addr_reg_fu_66[8]),
        .O(addr_cmp_fu_437_p2_carry__0_i_1_n_4));
  LUT1 #(
    .INIT(2'h1)) 
    addr_cmp_fu_437_p2_carry__0_i_2
       (.I0(reuse_addr_reg_fu_66[8]),
        .O(addr_cmp_fu_437_p2_carry__0_i_2_n_4));
  LUT1 #(
    .INIT(2'h1)) 
    addr_cmp_fu_437_p2_carry__0_i_3
       (.I0(reuse_addr_reg_fu_66[8]),
        .O(addr_cmp_fu_437_p2_carry__0_i_3_n_4));
  LUT1 #(
    .INIT(2'h1)) 
    addr_cmp_fu_437_p2_carry__0_i_4
       (.I0(reuse_addr_reg_fu_66[8]),
        .O(addr_cmp_fu_437_p2_carry__0_i_4_n_4));
  CARRY4 addr_cmp_fu_437_p2_carry__1
       (.CI(addr_cmp_fu_437_p2_carry__0_n_4),
        .CO({addr_cmp_fu_437_p2_carry__1_n_4,addr_cmp_fu_437_p2_carry__1_n_5,addr_cmp_fu_437_p2_carry__1_n_6,addr_cmp_fu_437_p2_carry__1_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_addr_cmp_fu_437_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({addr_cmp_fu_437_p2_carry__1_i_1_n_4,addr_cmp_fu_437_p2_carry__1_i_2_n_4,addr_cmp_fu_437_p2_carry__1_i_3_n_4,addr_cmp_fu_437_p2_carry__1_i_4_n_4}));
  LUT1 #(
    .INIT(2'h1)) 
    addr_cmp_fu_437_p2_carry__1_i_1
       (.I0(reuse_addr_reg_fu_66[8]),
        .O(addr_cmp_fu_437_p2_carry__1_i_1_n_4));
  LUT1 #(
    .INIT(2'h1)) 
    addr_cmp_fu_437_p2_carry__1_i_2
       (.I0(reuse_addr_reg_fu_66[8]),
        .O(addr_cmp_fu_437_p2_carry__1_i_2_n_4));
  LUT1 #(
    .INIT(2'h1)) 
    addr_cmp_fu_437_p2_carry__1_i_3
       (.I0(reuse_addr_reg_fu_66[8]),
        .O(addr_cmp_fu_437_p2_carry__1_i_3_n_4));
  LUT1 #(
    .INIT(2'h1)) 
    addr_cmp_fu_437_p2_carry__1_i_4
       (.I0(reuse_addr_reg_fu_66[8]),
        .O(addr_cmp_fu_437_p2_carry__1_i_4_n_4));
  CARRY4 addr_cmp_fu_437_p2_carry__2
       (.CI(addr_cmp_fu_437_p2_carry__1_n_4),
        .CO({addr_cmp_fu_437_p2_carry__2_n_4,addr_cmp_fu_437_p2_carry__2_n_5,addr_cmp_fu_437_p2_carry__2_n_6,addr_cmp_fu_437_p2_carry__2_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_addr_cmp_fu_437_p2_carry__2_O_UNCONNECTED[3:0]),
        .S({addr_cmp_fu_437_p2_carry__2_i_1_n_4,addr_cmp_fu_437_p2_carry__2_i_2_n_4,addr_cmp_fu_437_p2_carry__2_i_3_n_4,addr_cmp_fu_437_p2_carry__2_i_4_n_4}));
  LUT1 #(
    .INIT(2'h1)) 
    addr_cmp_fu_437_p2_carry__2_i_1
       (.I0(reuse_addr_reg_fu_66[8]),
        .O(addr_cmp_fu_437_p2_carry__2_i_1_n_4));
  LUT1 #(
    .INIT(2'h1)) 
    addr_cmp_fu_437_p2_carry__2_i_2
       (.I0(reuse_addr_reg_fu_66[8]),
        .O(addr_cmp_fu_437_p2_carry__2_i_2_n_4));
  LUT1 #(
    .INIT(2'h1)) 
    addr_cmp_fu_437_p2_carry__2_i_3
       (.I0(reuse_addr_reg_fu_66[8]),
        .O(addr_cmp_fu_437_p2_carry__2_i_3_n_4));
  LUT1 #(
    .INIT(2'h1)) 
    addr_cmp_fu_437_p2_carry__2_i_4
       (.I0(reuse_addr_reg_fu_66[8]),
        .O(addr_cmp_fu_437_p2_carry__2_i_4_n_4));
  CARRY4 addr_cmp_fu_437_p2_carry__3
       (.CI(addr_cmp_fu_437_p2_carry__2_n_4),
        .CO({addr_cmp_fu_437_p2_carry__3_n_4,addr_cmp_fu_437_p2_carry__3_n_5,addr_cmp_fu_437_p2_carry__3_n_6,addr_cmp_fu_437_p2_carry__3_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_addr_cmp_fu_437_p2_carry__3_O_UNCONNECTED[3:0]),
        .S({addr_cmp_fu_437_p2_carry__3_i_1_n_4,addr_cmp_fu_437_p2_carry__3_i_2_n_4,addr_cmp_fu_437_p2_carry__3_i_3_n_4,addr_cmp_fu_437_p2_carry__3_i_4_n_4}));
  LUT1 #(
    .INIT(2'h1)) 
    addr_cmp_fu_437_p2_carry__3_i_1
       (.I0(reuse_addr_reg_fu_66[8]),
        .O(addr_cmp_fu_437_p2_carry__3_i_1_n_4));
  LUT1 #(
    .INIT(2'h1)) 
    addr_cmp_fu_437_p2_carry__3_i_2
       (.I0(reuse_addr_reg_fu_66[8]),
        .O(addr_cmp_fu_437_p2_carry__3_i_2_n_4));
  LUT1 #(
    .INIT(2'h1)) 
    addr_cmp_fu_437_p2_carry__3_i_3
       (.I0(reuse_addr_reg_fu_66[8]),
        .O(addr_cmp_fu_437_p2_carry__3_i_3_n_4));
  LUT1 #(
    .INIT(2'h1)) 
    addr_cmp_fu_437_p2_carry__3_i_4
       (.I0(reuse_addr_reg_fu_66[8]),
        .O(addr_cmp_fu_437_p2_carry__3_i_4_n_4));
  CARRY4 addr_cmp_fu_437_p2_carry__4
       (.CI(addr_cmp_fu_437_p2_carry__3_n_4),
        .CO({NLW_addr_cmp_fu_437_p2_carry__4_CO_UNCONNECTED[3:2],addr_cmp_fu_437_p2,addr_cmp_fu_437_p2_carry__4_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_addr_cmp_fu_437_p2_carry__4_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,addr_cmp_fu_437_p2_carry__4_i_1_n_4,addr_cmp_fu_437_p2_carry__4_i_2_n_4}));
  LUT1 #(
    .INIT(2'h1)) 
    addr_cmp_fu_437_p2_carry__4_i_1
       (.I0(reuse_addr_reg_fu_66[8]),
        .O(addr_cmp_fu_437_p2_carry__4_i_1_n_4));
  LUT1 #(
    .INIT(2'h1)) 
    addr_cmp_fu_437_p2_carry__4_i_2
       (.I0(reuse_addr_reg_fu_66[8]),
        .O(addr_cmp_fu_437_p2_carry__4_i_2_n_4));
  LUT1 #(
    .INIT(2'h1)) 
    addr_cmp_fu_437_p2_carry_i_1
       (.I0(reuse_addr_reg_fu_66[8]),
        .O(addr_cmp_fu_437_p2_carry_i_1_n_4));
  LUT2 #(
    .INIT(4'h1)) 
    addr_cmp_fu_437_p2_carry_i_2
       (.I0(reuse_addr_reg_fu_66[6]),
        .I1(reuse_addr_reg_fu_66[8]),
        .O(addr_cmp_fu_437_p2_carry_i_2_n_4));
  LUT6 #(
    .INIT(64'h0000000006909009)) 
    addr_cmp_fu_437_p2_carry_i_3
       (.I0(trunc_ln79_fu_348_p1[2]),
        .I1(reuse_addr_reg_fu_66[4]),
        .I2(reuse_addr_reg_fu_66[3]),
        .I3(addr_cmp_fu_437_p2_carry_i_5_n_4),
        .I4(trunc_ln79_fu_348_p1[1]),
        .I5(reuse_addr_reg_fu_66[5]),
        .O(addr_cmp_fu_437_p2_carry_i_3_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    addr_cmp_fu_437_p2_carry_i_4
       (.I0(reuse_addr_reg_fu_66[1]),
        .I1(k_cast_reg_656[1]),
        .I2(reuse_addr_reg_fu_66[0]),
        .I3(k_cast_reg_656[0]),
        .I4(addr_cmp_fu_437_p2_carry_i_6_n_4),
        .I5(reuse_addr_reg_fu_66[2]),
        .O(addr_cmp_fu_437_p2_carry_i_4_n_4));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    addr_cmp_fu_437_p2_carry_i_5
       (.I0(k_cast_reg_656[2]),
        .I1(i_reg_597[0]),
        .I2(icmp_ln80_reg_616),
        .I3(add_ln79_1_reg_629[0]),
        .O(addr_cmp_fu_437_p2_carry_i_5_n_4));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT4 #(
    .INIT(16'h56A6)) 
    addr_cmp_fu_437_p2_carry_i_6
       (.I0(k_cast_reg_656[2]),
        .I1(i_reg_597[0]),
        .I2(icmp_ln80_reg_616),
        .I3(add_ln79_1_reg_629[0]),
        .O(addr_cmp_fu_437_p2_carry_i_6_n_4));
  FDRE \addr_cmp_reg_671_reg[0] 
       (.C(ap_clk),
        .CE(acc_addr_3_reg_6810),
        .D(addr_cmp_fu_437_p2),
        .Q(addr_cmp_reg_671),
        .R(1'b0));
  FDRE \and_ln79_reg_639_reg[0] 
       (.C(ap_clk),
        .CE(add_ln79_1_reg_6290),
        .D(p_1_in),
        .Q(and_ln79_reg_639),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h5501)) 
    \ap_CS_fsm[0]_i_1__3 
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_ap_start_reg),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_CS_fsm_pp0_stage2),
        .O(ap_NS_fsm[0]));
  LUT4 #(
    .INIT(16'h000E)) 
    \ap_CS_fsm[1]_i_1__2 
       (.I0(grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_ap_start_reg),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(ap_CS_fsm_pp0_stage1),
        .O(ap_NS_fsm[1]));
  LUT5 #(
    .INIT(32'h80888000)) 
    \ap_CS_fsm[4]_i_2 
       (.I0(\icmp_ln79_reg_607_reg_n_4_[0] ),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_ap_start_reg),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter0_reg),
        .O(ap_done_reg1));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(ap_CS_fsm_pp0_stage0),
        .S(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_pp0_stage1),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage1),
        .Q(ap_CS_fsm_pp0_stage2),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0),
        .Q(ap_enable_reg_pp0_iter0_reg),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT5 #(
    .INIT(32'h0C880088)) 
    ap_enable_reg_pp0_iter1_i_1__1
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_rst_n),
        .I2(\icmp_ln79_reg_607_reg_n_4_[0] ),
        .I3(ap_CS_fsm_pp0_stage2),
        .I4(ap_enable_reg_pp0_iter0),
        .O(ap_enable_reg_pp0_iter1_i_1__1_n_4));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__1_n_4),
        .Q(ap_enable_reg_pp0_iter1),
        .R(1'b0));
  design_2_sw_compute_0_0_sw_compute_flow_control_loop_pipe_sequential_init_8 flow_control_loop_pipe_sequential_init_U
       (.D(D),
        .E(indvar_flatten_fu_820),
        .Q({ap_CS_fsm_pp0_stage2,ap_CS_fsm_pp0_stage0}),
        .SR(SR),
        .add_ln79_fu_198_p2({add_ln79_fu_198_p2[8:3],add_ln79_fu_198_p2[1:0]}),
        .\add_ln80_reg_645_reg[3] (j_fu_78),
        .\ap_CS_fsm_reg[0] (indvar_flatten_fu_82),
        .\ap_CS_fsm_reg[0]_0 (add_ln79_1_reg_6290),
        .\ap_CS_fsm_reg[5] (Q[1:0]),
        .ap_clk(ap_clk),
        .ap_done_cache_reg_0(\icmp_ln79_reg_607_reg_n_4_[0] ),
        .ap_done_reg1(ap_done_reg1),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .ap_loop_init_int_reg_0(select_ln79_fu_216_p3),
        .ap_loop_init_int_reg_1(flow_control_loop_pipe_sequential_init_U_n_50),
        .ap_rst_n(ap_rst_n),
        .ap_sig_allocacmp_i(ap_sig_allocacmp_i),
        .grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_ap_start_reg(grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_ap_start_reg),
        .i_1_fu_860(i_1_fu_860),
        .\i_1_fu_86_reg[1] (flow_control_loop_pipe_sequential_init_U_n_49),
        .\i_1_fu_86_reg[2] (flow_control_loop_pipe_sequential_init_U_n_51),
        .\i_reg_597_reg[2] (i_1_fu_86),
        .icmp_ln79_fu_192_p2(icmp_ln79_fu_192_p2),
        .\icmp_ln79_reg_607_reg[0] (\indvar_flatten37_fu_90_reg_n_4_[5] ),
        .\icmp_ln79_reg_607_reg[0]_0 (\icmp_ln79_reg_607[0]_i_2_n_4 ),
        .\icmp_ln79_reg_607_reg[0]_1 (\indvar_flatten37_fu_90_reg_n_4_[3] ),
        .\icmp_ln79_reg_607_reg[0]_2 (\indvar_flatten37_fu_90_reg_n_4_[2] ),
        .\icmp_ln79_reg_607_reg[0]_3 (\indvar_flatten37_fu_90_reg_n_4_[8] ),
        .icmp_ln80_fu_210_p2(icmp_ln80_fu_210_p2),
        .icmp_ln80_reg_616(icmp_ln80_reg_616),
        .indvar_flatten37_fu_90(indvar_flatten37_fu_90),
        .\indvar_flatten37_fu_90_reg[2] (flow_control_loop_pipe_sequential_init_U_n_53),
        .\indvar_flatten37_fu_90_reg[3] (\indvar_flatten37_fu_90_reg_n_4_[0] ),
        .\indvar_flatten37_fu_90_reg[3]_0 (\indvar_flatten37_fu_90_reg_n_4_[1] ),
        .\indvar_flatten37_fu_90_reg[4] (\indvar_flatten37_fu_90_reg_n_4_[4] ),
        .\indvar_flatten37_fu_90_reg[7] (\indvar_flatten37_fu_90_reg_n_4_[7] ),
        .\indvar_flatten37_fu_90_reg[7]_0 (\indvar_flatten37_fu_90_reg_n_4_[6] ),
        .\indvar_flatten_fu_82_reg[6] (ap_sig_allocacmp_indvar_flatten_load),
        .\indvar_flatten_load_reg_611_reg[0] (\indvar_flatten_fu_82_reg_n_4_[0] ),
        .\indvar_flatten_load_reg_611_reg[6] ({\indvar_flatten_fu_82_reg_n_4_[6] ,\indvar_flatten_fu_82_reg_n_4_[5] ,\indvar_flatten_fu_82_reg_n_4_[4] ,\indvar_flatten_fu_82_reg_n_4_[3] ,\indvar_flatten_fu_82_reg_n_4_[2] ,\indvar_flatten_fu_82_reg_n_4_[1] }),
        .\j_fu_78_reg[1] (add_ln82_1_fu_304_p2),
        .\j_fu_78_reg[3] (empty_31_fu_280_p1),
        .\j_fu_78_reg[3]_0 (ap_sig_allocacmp_j_1),
        .\k_cast_reg_656_reg[2] (k_fu_74),
        .\k_fu_74_reg[0] (flow_control_loop_pipe_sequential_init_U_n_52),
        .p_1_in(p_1_in),
        .select_ln80_fu_272_p3(select_ln80_fu_272_p3));
  LUT6 #(
    .INIT(64'hABAAFFAAFFAAFFAA)) 
    grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_ap_start_reg_i_1
       (.I0(Q[0]),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_ap_start_reg),
        .I4(ap_CS_fsm_pp0_stage2),
        .I5(\icmp_ln79_reg_607_reg_n_4_[0] ),
        .O(\ap_CS_fsm_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \i_1_fu_86[0]_i_1 
       (.I0(add_ln79_1_reg_629[0]),
        .I1(icmp_ln80_reg_616),
        .I2(i_reg_597[0]),
        .O(\add_ln79_1_reg_629_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \i_1_fu_86[1]_i_1 
       (.I0(add_ln79_1_reg_629[1]),
        .I1(icmp_ln80_reg_616),
        .I2(i_reg_597[1]),
        .O(trunc_ln79_fu_348_p1[1]));
  LUT5 #(
    .INIT(32'h00E20000)) 
    \i_1_fu_86[2]_i_1 
       (.I0(ap_enable_reg_pp0_iter0_reg),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_ap_start_reg),
        .I3(\icmp_ln79_reg_607_reg_n_4_[0] ),
        .I4(ap_CS_fsm_pp0_stage1),
        .O(i_1_fu_8603_out));
  LUT3 #(
    .INIT(8'hB8)) 
    \i_1_fu_86[2]_i_2 
       (.I0(add_ln79_1_reg_629[2]),
        .I1(icmp_ln80_reg_616),
        .I2(i_reg_597[2]),
        .O(trunc_ln79_fu_348_p1[2]));
  FDRE \i_1_fu_86_reg[0] 
       (.C(ap_clk),
        .CE(i_1_fu_8603_out),
        .D(\add_ln79_1_reg_629_reg[0]_0 ),
        .Q(i_1_fu_86[0]),
        .R(i_1_fu_860));
  FDRE \i_1_fu_86_reg[1] 
       (.C(ap_clk),
        .CE(i_1_fu_8603_out),
        .D(trunc_ln79_fu_348_p1[1]),
        .Q(i_1_fu_86[1]),
        .R(i_1_fu_860));
  FDRE \i_1_fu_86_reg[2] 
       (.C(ap_clk),
        .CE(i_1_fu_8603_out),
        .D(trunc_ln79_fu_348_p1[2]),
        .Q(i_1_fu_86[2]),
        .R(i_1_fu_860));
  FDRE \i_reg_597_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(ap_sig_allocacmp_i[0]),
        .Q(i_reg_597[0]),
        .R(1'b0));
  FDRE \i_reg_597_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(ap_sig_allocacmp_i[1]),
        .Q(i_reg_597[1]),
        .R(1'b0));
  FDRE \i_reg_597_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(ap_sig_allocacmp_i[2]),
        .Q(i_reg_597[2]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00000001)) 
    \icmp_ln79_reg_607[0]_i_2 
       (.I0(\indvar_flatten37_fu_90_reg_n_4_[1] ),
        .I1(\indvar_flatten37_fu_90_reg_n_4_[0] ),
        .I2(\indvar_flatten37_fu_90_reg_n_4_[7] ),
        .I3(\indvar_flatten37_fu_90_reg_n_4_[4] ),
        .I4(\indvar_flatten37_fu_90_reg_n_4_[6] ),
        .O(\icmp_ln79_reg_607[0]_i_2_n_4 ));
  FDRE \icmp_ln79_reg_607_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(icmp_ln79_fu_192_p2),
        .Q(\icmp_ln79_reg_607_reg_n_4_[0] ),
        .R(1'b0));
  FDRE \icmp_ln80_reg_616_reg[0] 
       (.C(ap_clk),
        .CE(add_ln79_1_reg_6290),
        .D(icmp_ln80_fu_210_p2),
        .Q(icmp_ln80_reg_616),
        .R(1'b0));
  FDRE \indvar_flatten37_fu_90_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten37_fu_90),
        .D(add_ln79_fu_198_p2[0]),
        .Q(\indvar_flatten37_fu_90_reg_n_4_[0] ),
        .R(1'b0));
  FDRE \indvar_flatten37_fu_90_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten37_fu_90),
        .D(add_ln79_fu_198_p2[1]),
        .Q(\indvar_flatten37_fu_90_reg_n_4_[1] ),
        .R(1'b0));
  FDRE \indvar_flatten37_fu_90_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten37_fu_90),
        .D(flow_control_loop_pipe_sequential_init_U_n_53),
        .Q(\indvar_flatten37_fu_90_reg_n_4_[2] ),
        .R(1'b0));
  FDRE \indvar_flatten37_fu_90_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten37_fu_90),
        .D(add_ln79_fu_198_p2[3]),
        .Q(\indvar_flatten37_fu_90_reg_n_4_[3] ),
        .R(1'b0));
  FDRE \indvar_flatten37_fu_90_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten37_fu_90),
        .D(add_ln79_fu_198_p2[4]),
        .Q(\indvar_flatten37_fu_90_reg_n_4_[4] ),
        .R(1'b0));
  FDRE \indvar_flatten37_fu_90_reg[5] 
       (.C(ap_clk),
        .CE(indvar_flatten37_fu_90),
        .D(add_ln79_fu_198_p2[5]),
        .Q(\indvar_flatten37_fu_90_reg_n_4_[5] ),
        .R(1'b0));
  FDRE \indvar_flatten37_fu_90_reg[6] 
       (.C(ap_clk),
        .CE(indvar_flatten37_fu_90),
        .D(add_ln79_fu_198_p2[6]),
        .Q(\indvar_flatten37_fu_90_reg_n_4_[6] ),
        .R(1'b0));
  FDRE \indvar_flatten37_fu_90_reg[7] 
       (.C(ap_clk),
        .CE(indvar_flatten37_fu_90),
        .D(add_ln79_fu_198_p2[7]),
        .Q(\indvar_flatten37_fu_90_reg_n_4_[7] ),
        .R(1'b0));
  FDRE \indvar_flatten37_fu_90_reg[8] 
       (.C(ap_clk),
        .CE(indvar_flatten37_fu_90),
        .D(add_ln79_fu_198_p2[8]),
        .Q(\indvar_flatten37_fu_90_reg_n_4_[8] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hDFD0)) 
    \indvar_flatten_fu_82[0]_i_2 
       (.I0(indvar_flatten_load_reg_611[0]),
        .I1(icmp_ln80_reg_616),
        .I2(indvar_flatten_fu_820),
        .I3(\indvar_flatten_fu_82_reg_n_4_[0] ),
        .O(\indvar_flatten_fu_82[0]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \indvar_flatten_fu_82[1]_i_1 
       (.I0(indvar_flatten_load_reg_611[0]),
        .I1(indvar_flatten_load_reg_611[1]),
        .O(add_ln80_1_fu_486_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \indvar_flatten_fu_82[2]_i_1 
       (.I0(indvar_flatten_load_reg_611[0]),
        .I1(indvar_flatten_load_reg_611[1]),
        .I2(indvar_flatten_load_reg_611[2]),
        .O(add_ln80_1_fu_486_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \indvar_flatten_fu_82[3]_i_1 
       (.I0(indvar_flatten_load_reg_611[1]),
        .I1(indvar_flatten_load_reg_611[0]),
        .I2(indvar_flatten_load_reg_611[2]),
        .I3(indvar_flatten_load_reg_611[3]),
        .O(add_ln80_1_fu_486_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \indvar_flatten_fu_82[4]_i_1 
       (.I0(indvar_flatten_load_reg_611[2]),
        .I1(indvar_flatten_load_reg_611[0]),
        .I2(indvar_flatten_load_reg_611[1]),
        .I3(indvar_flatten_load_reg_611[3]),
        .I4(indvar_flatten_load_reg_611[4]),
        .O(add_ln80_1_fu_486_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \indvar_flatten_fu_82[5]_i_1 
       (.I0(indvar_flatten_load_reg_611[3]),
        .I1(indvar_flatten_load_reg_611[1]),
        .I2(indvar_flatten_load_reg_611[0]),
        .I3(indvar_flatten_load_reg_611[2]),
        .I4(indvar_flatten_load_reg_611[4]),
        .I5(indvar_flatten_load_reg_611[5]),
        .O(add_ln80_1_fu_486_p2[5]));
  LUT5 #(
    .INIT(32'h00E20000)) 
    \indvar_flatten_fu_82[6]_i_2 
       (.I0(ap_enable_reg_pp0_iter0_reg),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_ap_start_reg),
        .I3(\icmp_ln79_reg_607_reg_n_4_[0] ),
        .I4(ap_CS_fsm_pp0_stage2),
        .O(indvar_flatten_fu_820));
  LUT3 #(
    .INIT(8'h78)) 
    \indvar_flatten_fu_82[6]_i_3 
       (.I0(\indvar_flatten_fu_82[6]_i_4_n_4 ),
        .I1(indvar_flatten_load_reg_611[5]),
        .I2(indvar_flatten_load_reg_611[6]),
        .O(add_ln80_1_fu_486_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \indvar_flatten_fu_82[6]_i_4 
       (.I0(indvar_flatten_load_reg_611[4]),
        .I1(indvar_flatten_load_reg_611[2]),
        .I2(indvar_flatten_load_reg_611[0]),
        .I3(indvar_flatten_load_reg_611[1]),
        .I4(indvar_flatten_load_reg_611[3]),
        .O(\indvar_flatten_fu_82[6]_i_4_n_4 ));
  FDRE \indvar_flatten_fu_82_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\indvar_flatten_fu_82[0]_i_2_n_4 ),
        .Q(\indvar_flatten_fu_82_reg_n_4_[0] ),
        .R(i_1_fu_860));
  FDRE \indvar_flatten_fu_82_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_820),
        .D(add_ln80_1_fu_486_p2[1]),
        .Q(\indvar_flatten_fu_82_reg_n_4_[1] ),
        .R(indvar_flatten_fu_82));
  FDRE \indvar_flatten_fu_82_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_820),
        .D(add_ln80_1_fu_486_p2[2]),
        .Q(\indvar_flatten_fu_82_reg_n_4_[2] ),
        .R(indvar_flatten_fu_82));
  FDRE \indvar_flatten_fu_82_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_820),
        .D(add_ln80_1_fu_486_p2[3]),
        .Q(\indvar_flatten_fu_82_reg_n_4_[3] ),
        .R(indvar_flatten_fu_82));
  FDRE \indvar_flatten_fu_82_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_820),
        .D(add_ln80_1_fu_486_p2[4]),
        .Q(\indvar_flatten_fu_82_reg_n_4_[4] ),
        .R(indvar_flatten_fu_82));
  FDRE \indvar_flatten_fu_82_reg[5] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_820),
        .D(add_ln80_1_fu_486_p2[5]),
        .Q(\indvar_flatten_fu_82_reg_n_4_[5] ),
        .R(indvar_flatten_fu_82));
  FDRE \indvar_flatten_fu_82_reg[6] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_820),
        .D(add_ln80_1_fu_486_p2[6]),
        .Q(\indvar_flatten_fu_82_reg_n_4_[6] ),
        .R(indvar_flatten_fu_82));
  FDRE \indvar_flatten_load_reg_611_reg[0] 
       (.C(ap_clk),
        .CE(add_ln79_1_reg_6290),
        .D(ap_sig_allocacmp_indvar_flatten_load[0]),
        .Q(indvar_flatten_load_reg_611[0]),
        .R(1'b0));
  FDRE \indvar_flatten_load_reg_611_reg[1] 
       (.C(ap_clk),
        .CE(add_ln79_1_reg_6290),
        .D(ap_sig_allocacmp_indvar_flatten_load[1]),
        .Q(indvar_flatten_load_reg_611[1]),
        .R(1'b0));
  FDRE \indvar_flatten_load_reg_611_reg[2] 
       (.C(ap_clk),
        .CE(add_ln79_1_reg_6290),
        .D(ap_sig_allocacmp_indvar_flatten_load[2]),
        .Q(indvar_flatten_load_reg_611[2]),
        .R(1'b0));
  FDRE \indvar_flatten_load_reg_611_reg[3] 
       (.C(ap_clk),
        .CE(add_ln79_1_reg_6290),
        .D(ap_sig_allocacmp_indvar_flatten_load[3]),
        .Q(indvar_flatten_load_reg_611[3]),
        .R(1'b0));
  FDRE \indvar_flatten_load_reg_611_reg[4] 
       (.C(ap_clk),
        .CE(add_ln79_1_reg_6290),
        .D(ap_sig_allocacmp_indvar_flatten_load[4]),
        .Q(indvar_flatten_load_reg_611[4]),
        .R(1'b0));
  FDRE \indvar_flatten_load_reg_611_reg[5] 
       (.C(ap_clk),
        .CE(add_ln79_1_reg_6290),
        .D(ap_sig_allocacmp_indvar_flatten_load[5]),
        .Q(indvar_flatten_load_reg_611[5]),
        .R(1'b0));
  FDRE \indvar_flatten_load_reg_611_reg[6] 
       (.C(ap_clk),
        .CE(add_ln79_1_reg_6290),
        .D(ap_sig_allocacmp_indvar_flatten_load[6]),
        .Q(indvar_flatten_load_reg_611[6]),
        .R(1'b0));
  FDRE \j_1_reg_592_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(ap_sig_allocacmp_j_1[0]),
        .Q(tmp_cast_cast_cast_fu_333_p1[0]),
        .R(1'b0));
  FDRE \j_1_reg_592_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(ap_sig_allocacmp_j_1[1]),
        .Q(tmp_cast_cast_cast_fu_333_p1[1]),
        .R(1'b0));
  FDRE \j_1_reg_592_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(ap_sig_allocacmp_j_1[2]),
        .Q(tmp_cast_cast_cast_fu_333_p1[2]),
        .R(1'b0));
  FDRE \j_1_reg_592_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(ap_sig_allocacmp_j_1[3]),
        .Q(tmp_cast_cast_cast_fu_333_p1[3]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \j_fu_78[0]_i_1 
       (.I0(tmp_cast_mid1_cast_cast_fu_402_p1[0]),
        .I1(and_ln79_reg_639),
        .I2(select_ln79_reg_624[0]),
        .O(select_ln80_3_fu_466_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \j_fu_78[1]_i_1 
       (.I0(tmp_cast_mid1_cast_cast_fu_402_p1[1]),
        .I1(and_ln79_reg_639),
        .I2(select_ln79_reg_624[1]),
        .O(select_ln80_3_fu_466_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \j_fu_78[2]_i_1 
       (.I0(tmp_cast_mid1_cast_cast_fu_402_p1[2]),
        .I1(and_ln79_reg_639),
        .I2(select_ln79_reg_624[2]),
        .O(select_ln80_3_fu_466_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \j_fu_78[3]_i_1 
       (.I0(tmp_cast_mid1_cast_cast_fu_402_p1[3]),
        .I1(and_ln79_reg_639),
        .I2(select_ln79_reg_624[3]),
        .O(select_ln80_3_fu_466_p3[3]));
  FDRE \j_fu_78_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_820),
        .D(select_ln80_3_fu_466_p3[0]),
        .Q(j_fu_78[0]),
        .R(i_1_fu_860));
  FDRE \j_fu_78_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_820),
        .D(select_ln80_3_fu_466_p3[1]),
        .Q(j_fu_78[1]),
        .R(i_1_fu_860));
  FDRE \j_fu_78_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_820),
        .D(select_ln80_3_fu_466_p3[2]),
        .Q(j_fu_78[2]),
        .R(i_1_fu_860));
  FDRE \j_fu_78_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_820),
        .D(select_ln80_3_fu_466_p3[3]),
        .Q(j_fu_78[3]),
        .R(i_1_fu_860));
  FDRE \k_cast_reg_656_reg[0] 
       (.C(ap_clk),
        .CE(add_ln79_1_reg_6290),
        .D(select_ln80_fu_272_p3[0]),
        .Q(k_cast_reg_656[0]),
        .R(1'b0));
  FDRE \k_cast_reg_656_reg[1] 
       (.C(ap_clk),
        .CE(add_ln79_1_reg_6290),
        .D(select_ln80_fu_272_p3[1]),
        .Q(k_cast_reg_656[1]),
        .R(1'b0));
  FDRE \k_cast_reg_656_reg[2] 
       (.C(ap_clk),
        .CE(add_ln79_1_reg_6290),
        .D(flow_control_loop_pipe_sequential_init_U_n_52),
        .Q(k_cast_reg_656[2]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \k_fu_74[0]_i_1 
       (.I0(k_cast_reg_656[0]),
        .O(add_ln81_fu_481_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \k_fu_74[1]_i_1 
       (.I0(k_cast_reg_656[0]),
        .I1(k_cast_reg_656[1]),
        .O(add_ln81_fu_481_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \k_fu_74[2]_i_1 
       (.I0(k_cast_reg_656[2]),
        .I1(k_cast_reg_656[1]),
        .I2(k_cast_reg_656[0]),
        .O(add_ln81_fu_481_p2[2]));
  FDRE \k_fu_74_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_820),
        .D(add_ln81_fu_481_p2[0]),
        .Q(k_fu_74[0]),
        .R(i_1_fu_860));
  FDRE \k_fu_74_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_820),
        .D(add_ln81_fu_481_p2[1]),
        .Q(k_fu_74[1]),
        .R(i_1_fu_860));
  FDRE \k_fu_74_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_820),
        .D(add_ln81_fu_481_p2[2]),
        .Q(k_fu_74[2]),
        .R(i_1_fu_860));
  FDRE \mul_ln82_reg_711_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\mul_ln82_reg_711_reg[31]_0 [0]),
        .Q(mul_ln82_reg_711[0]),
        .R(1'b0));
  FDRE \mul_ln82_reg_711_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\mul_ln82_reg_711_reg[31]_0 [10]),
        .Q(mul_ln82_reg_711[10]),
        .R(1'b0));
  FDRE \mul_ln82_reg_711_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\mul_ln82_reg_711_reg[31]_0 [11]),
        .Q(mul_ln82_reg_711[11]),
        .R(1'b0));
  FDRE \mul_ln82_reg_711_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\mul_ln82_reg_711_reg[31]_0 [12]),
        .Q(mul_ln82_reg_711[12]),
        .R(1'b0));
  FDRE \mul_ln82_reg_711_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\mul_ln82_reg_711_reg[31]_0 [13]),
        .Q(mul_ln82_reg_711[13]),
        .R(1'b0));
  FDRE \mul_ln82_reg_711_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\mul_ln82_reg_711_reg[31]_0 [14]),
        .Q(mul_ln82_reg_711[14]),
        .R(1'b0));
  FDRE \mul_ln82_reg_711_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\mul_ln82_reg_711_reg[31]_0 [15]),
        .Q(mul_ln82_reg_711[15]),
        .R(1'b0));
  FDRE \mul_ln82_reg_711_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\mul_ln82_reg_711_reg[31]_0 [16]),
        .Q(mul_ln82_reg_711[16]),
        .R(1'b0));
  FDRE \mul_ln82_reg_711_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\mul_ln82_reg_711_reg[31]_0 [17]),
        .Q(mul_ln82_reg_711[17]),
        .R(1'b0));
  FDRE \mul_ln82_reg_711_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\mul_ln82_reg_711_reg[31]_0 [18]),
        .Q(mul_ln82_reg_711[18]),
        .R(1'b0));
  FDRE \mul_ln82_reg_711_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\mul_ln82_reg_711_reg[31]_0 [19]),
        .Q(mul_ln82_reg_711[19]),
        .R(1'b0));
  FDRE \mul_ln82_reg_711_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\mul_ln82_reg_711_reg[31]_0 [1]),
        .Q(mul_ln82_reg_711[1]),
        .R(1'b0));
  FDRE \mul_ln82_reg_711_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\mul_ln82_reg_711_reg[31]_0 [20]),
        .Q(mul_ln82_reg_711[20]),
        .R(1'b0));
  FDRE \mul_ln82_reg_711_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\mul_ln82_reg_711_reg[31]_0 [21]),
        .Q(mul_ln82_reg_711[21]),
        .R(1'b0));
  FDRE \mul_ln82_reg_711_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\mul_ln82_reg_711_reg[31]_0 [22]),
        .Q(mul_ln82_reg_711[22]),
        .R(1'b0));
  FDRE \mul_ln82_reg_711_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\mul_ln82_reg_711_reg[31]_0 [23]),
        .Q(mul_ln82_reg_711[23]),
        .R(1'b0));
  FDRE \mul_ln82_reg_711_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\mul_ln82_reg_711_reg[31]_0 [24]),
        .Q(mul_ln82_reg_711[24]),
        .R(1'b0));
  FDRE \mul_ln82_reg_711_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\mul_ln82_reg_711_reg[31]_0 [25]),
        .Q(mul_ln82_reg_711[25]),
        .R(1'b0));
  FDRE \mul_ln82_reg_711_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\mul_ln82_reg_711_reg[31]_0 [26]),
        .Q(mul_ln82_reg_711[26]),
        .R(1'b0));
  FDRE \mul_ln82_reg_711_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\mul_ln82_reg_711_reg[31]_0 [27]),
        .Q(mul_ln82_reg_711[27]),
        .R(1'b0));
  FDRE \mul_ln82_reg_711_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\mul_ln82_reg_711_reg[31]_0 [28]),
        .Q(mul_ln82_reg_711[28]),
        .R(1'b0));
  FDRE \mul_ln82_reg_711_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\mul_ln82_reg_711_reg[31]_0 [29]),
        .Q(mul_ln82_reg_711[29]),
        .R(1'b0));
  FDRE \mul_ln82_reg_711_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\mul_ln82_reg_711_reg[31]_0 [2]),
        .Q(mul_ln82_reg_711[2]),
        .R(1'b0));
  FDRE \mul_ln82_reg_711_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\mul_ln82_reg_711_reg[31]_0 [30]),
        .Q(mul_ln82_reg_711[30]),
        .R(1'b0));
  FDRE \mul_ln82_reg_711_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\mul_ln82_reg_711_reg[31]_0 [31]),
        .Q(mul_ln82_reg_711[31]),
        .R(1'b0));
  FDRE \mul_ln82_reg_711_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\mul_ln82_reg_711_reg[31]_0 [3]),
        .Q(mul_ln82_reg_711[3]),
        .R(1'b0));
  FDRE \mul_ln82_reg_711_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\mul_ln82_reg_711_reg[31]_0 [4]),
        .Q(mul_ln82_reg_711[4]),
        .R(1'b0));
  FDRE \mul_ln82_reg_711_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\mul_ln82_reg_711_reg[31]_0 [5]),
        .Q(mul_ln82_reg_711[5]),
        .R(1'b0));
  FDRE \mul_ln82_reg_711_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\mul_ln82_reg_711_reg[31]_0 [6]),
        .Q(mul_ln82_reg_711[6]),
        .R(1'b0));
  FDRE \mul_ln82_reg_711_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\mul_ln82_reg_711_reg[31]_0 [7]),
        .Q(mul_ln82_reg_711[7]),
        .R(1'b0));
  FDRE \mul_ln82_reg_711_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\mul_ln82_reg_711_reg[31]_0 [8]),
        .Q(mul_ln82_reg_711[8]),
        .R(1'b0));
  FDRE \mul_ln82_reg_711_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\mul_ln82_reg_711_reg[31]_0 [9]),
        .Q(mul_ln82_reg_711[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFF0DD0000F0DD)) 
    ram_reg_i_10
       (.I0(ram_reg_i_57_n_4),
        .I1(ram_reg),
        .I2(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_acc_address0),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(i_fu_64_reg),
        .O(ADDRBWRADDR));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_147
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(ap_enable_reg_pp0_iter1),
        .O(\ap_CS_fsm_reg[2]_0 ));
  LUT6 #(
    .INIT(64'h3330003022302230)) 
    ram_reg_i_152
       (.I0(zext_ln80_2_fu_419_p1[5]),
        .I1(Q[2]),
        .I2(ram_reg_0[5]),
        .I3(Q[1]),
        .I4(acc_addr_3_reg_681_pp0_iter1_reg[5]),
        .I5(\ap_CS_fsm_reg[2]_0 ),
        .O(\ap_CS_fsm_reg[6] ));
  LUT6 #(
    .INIT(64'hFFFFFFFF080008FF)) 
    ram_reg_i_153
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(acc_addr_3_reg_681_pp0_iter1_reg[4]),
        .I3(Q[1]),
        .I4(ram_reg_0[4]),
        .I5(Q[2]),
        .O(ram_reg_i_153_n_4));
  LUT6 #(
    .INIT(64'hCCCFFFCFDDCFDDCF)) 
    ram_reg_i_158
       (.I0(zext_ln80_2_fu_419_p1[3]),
        .I1(Q[2]),
        .I2(ram_reg_0[3]),
        .I3(Q[1]),
        .I4(acc_addr_3_reg_681_pp0_iter1_reg[3]),
        .I5(\ap_CS_fsm_reg[2]_0 ),
        .O(\ap_CS_fsm_reg[6]_0 ));
  LUT6 #(
    .INIT(64'hCCCFFFCFEECFEECF)) 
    ram_reg_i_160
       (.I0(addr_cmp4_fu_450_p2_carry_i_6_n_4),
        .I1(Q[2]),
        .I2(ram_reg_0[2]),
        .I3(Q[1]),
        .I4(acc_addr_3_reg_681_pp0_iter1_reg[2]),
        .I5(\ap_CS_fsm_reg[2]_0 ),
        .O(\ap_CS_fsm_reg[6]_1 ));
  LUT6 #(
    .INIT(64'hCCCFFFCFEECFEECF)) 
    ram_reg_i_163
       (.I0(addr_cmp4_fu_450_p2_carry_i_7_n_4),
        .I1(Q[2]),
        .I2(ram_reg_0[1]),
        .I3(Q[1]),
        .I4(acc_addr_3_reg_681_pp0_iter1_reg[1]),
        .I5(\ap_CS_fsm_reg[2]_0 ),
        .O(\ap_CS_fsm_reg[6]_2 ));
  LUT6 #(
    .INIT(64'hCCCFFFCFEECFEECF)) 
    ram_reg_i_167
       (.I0(addr_cmp4_fu_450_p2_carry_i_5_n_4),
        .I1(Q[2]),
        .I2(ram_reg_0[0]),
        .I3(Q[1]),
        .I4(acc_addr_3_reg_681_pp0_iter1_reg[0]),
        .I5(\ap_CS_fsm_reg[2]_0 ),
        .O(\ap_CS_fsm_reg[6]_3 ));
  LUT5 #(
    .INIT(32'hE2000000)) 
    ram_reg_i_51
       (.I0(ap_enable_reg_pp0_iter0_reg),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_ap_start_reg),
        .I3(Q[1]),
        .I4(ap_CS_fsm_pp0_stage1),
        .O(ap_enable_reg_pp0_iter0_reg_reg_0));
  LUT6 #(
    .INIT(64'h1DE2E2E2E2E2E2E2)) 
    ram_reg_i_55
       (.I0(i_reg_597[2]),
        .I1(icmp_ln80_reg_616),
        .I2(add_ln79_1_reg_629[2]),
        .I3(k_cast_reg_656[2]),
        .I4(\add_ln79_1_reg_629_reg[0]_0 ),
        .I5(trunc_ln79_fu_348_p1[1]),
        .O(\i_reg_597_reg[2]_0 ));
  LUT6 #(
    .INIT(64'h3C553CAACCAACCAA)) 
    ram_reg_i_56
       (.I0(i_reg_597[1]),
        .I1(add_ln79_1_reg_629[1]),
        .I2(add_ln79_1_reg_629[0]),
        .I3(icmp_ln80_reg_616),
        .I4(i_reg_597[0]),
        .I5(k_cast_reg_656[2]),
        .O(\i_reg_597_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hCCCFFFCFEECFEECF)) 
    ram_reg_i_57
       (.I0(\acc_addr_3_reg_681[6]_i_3_n_4 ),
        .I1(Q[2]),
        .I2(ram_reg_0[6]),
        .I3(Q[1]),
        .I4(acc_addr_3_reg_681_pp0_iter1_reg[6]),
        .I5(\ap_CS_fsm_reg[2]_0 ),
        .O(ram_reg_i_57_n_4));
  LUT6 #(
    .INIT(64'h00000000AAAABFAA)) 
    ram_reg_i_63
       (.I0(ram_reg_i_153_n_4),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(Q[1]),
        .I4(zext_ln80_2_fu_419_p1[4]),
        .I5(ram_reg_1),
        .O(\ap_CS_fsm_reg[2]_1 ));
  FDSE \reuse_addr_reg_fu_66_reg[0] 
       (.C(ap_clk),
        .CE(i_1_fu_8603_out),
        .D(zext_ln80_2_fu_419_p1[0]),
        .Q(reuse_addr_reg_fu_66[0]),
        .S(i_1_fu_860));
  FDSE \reuse_addr_reg_fu_66_reg[1] 
       (.C(ap_clk),
        .CE(i_1_fu_8603_out),
        .D(zext_ln80_2_fu_419_p1[1]),
        .Q(reuse_addr_reg_fu_66[1]),
        .S(i_1_fu_860));
  FDSE \reuse_addr_reg_fu_66_reg[2] 
       (.C(ap_clk),
        .CE(i_1_fu_8603_out),
        .D(zext_ln80_2_fu_419_p1[2]),
        .Q(reuse_addr_reg_fu_66[2]),
        .S(i_1_fu_860));
  FDSE \reuse_addr_reg_fu_66_reg[3] 
       (.C(ap_clk),
        .CE(i_1_fu_8603_out),
        .D(zext_ln80_2_fu_419_p1[3]),
        .Q(reuse_addr_reg_fu_66[3]),
        .S(i_1_fu_860));
  FDSE \reuse_addr_reg_fu_66_reg[4] 
       (.C(ap_clk),
        .CE(i_1_fu_8603_out),
        .D(zext_ln80_2_fu_419_p1[4]),
        .Q(reuse_addr_reg_fu_66[4]),
        .S(i_1_fu_860));
  FDSE \reuse_addr_reg_fu_66_reg[5] 
       (.C(ap_clk),
        .CE(i_1_fu_8603_out),
        .D(zext_ln80_2_fu_419_p1[5]),
        .Q(reuse_addr_reg_fu_66[5]),
        .S(i_1_fu_860));
  FDSE \reuse_addr_reg_fu_66_reg[6] 
       (.C(ap_clk),
        .CE(i_1_fu_8603_out),
        .D(zext_ln80_2_fu_419_p1[6]),
        .Q(reuse_addr_reg_fu_66[6]),
        .S(i_1_fu_860));
  FDSE \reuse_addr_reg_fu_66_reg[8] 
       (.C(ap_clk),
        .CE(i_1_fu_8603_out),
        .D(1'b0),
        .Q(reuse_addr_reg_fu_66[8]),
        .S(i_1_fu_860));
  LUT3 #(
    .INIT(8'h80)) 
    \reuse_reg_fu_70[11]_i_2 
       (.I0(mul_ln82_reg_711[11]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage2),
        .O(\reuse_reg_fu_70[11]_i_2_n_4 ));
  LUT3 #(
    .INIT(8'h80)) 
    \reuse_reg_fu_70[11]_i_3 
       (.I0(mul_ln82_reg_711[10]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage2),
        .O(\reuse_reg_fu_70[11]_i_3_n_4 ));
  LUT3 #(
    .INIT(8'h80)) 
    \reuse_reg_fu_70[11]_i_4 
       (.I0(mul_ln82_reg_711[9]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage2),
        .O(\reuse_reg_fu_70[11]_i_4_n_4 ));
  LUT3 #(
    .INIT(8'h80)) 
    \reuse_reg_fu_70[11]_i_5 
       (.I0(mul_ln82_reg_711[8]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage2),
        .O(\reuse_reg_fu_70[11]_i_5_n_4 ));
  LUT6 #(
    .INIT(64'h6CCC6CCC5CCCACCC)) 
    \reuse_reg_fu_70[11]_i_6 
       (.I0(mul_ln82_reg_711[11]),
        .I1(reuse_reg_fu_70[11]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_CS_fsm_pp0_stage2),
        .I4(acc_load_3_reg_701[11]),
        .I5(addr_cmp4_reg_686_pp0_iter1_reg),
        .O(\reuse_reg_fu_70[11]_i_6_n_4 ));
  LUT6 #(
    .INIT(64'h6CCC6CCC5CCCACCC)) 
    \reuse_reg_fu_70[11]_i_7 
       (.I0(mul_ln82_reg_711[10]),
        .I1(reuse_reg_fu_70[10]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_CS_fsm_pp0_stage2),
        .I4(acc_load_3_reg_701[10]),
        .I5(addr_cmp4_reg_686_pp0_iter1_reg),
        .O(\reuse_reg_fu_70[11]_i_7_n_4 ));
  LUT6 #(
    .INIT(64'h6CCC6CCC5CCCACCC)) 
    \reuse_reg_fu_70[11]_i_8 
       (.I0(mul_ln82_reg_711[9]),
        .I1(reuse_reg_fu_70[9]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_CS_fsm_pp0_stage2),
        .I4(acc_load_3_reg_701[9]),
        .I5(addr_cmp4_reg_686_pp0_iter1_reg),
        .O(\reuse_reg_fu_70[11]_i_8_n_4 ));
  LUT6 #(
    .INIT(64'h6CCC6CCC5CCCACCC)) 
    \reuse_reg_fu_70[11]_i_9 
       (.I0(mul_ln82_reg_711[8]),
        .I1(reuse_reg_fu_70[8]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_CS_fsm_pp0_stage2),
        .I4(acc_load_3_reg_701[8]),
        .I5(addr_cmp4_reg_686_pp0_iter1_reg),
        .O(\reuse_reg_fu_70[11]_i_9_n_4 ));
  LUT3 #(
    .INIT(8'h80)) 
    \reuse_reg_fu_70[15]_i_2 
       (.I0(mul_ln82_reg_711[15]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage2),
        .O(\reuse_reg_fu_70[15]_i_2_n_4 ));
  LUT3 #(
    .INIT(8'h80)) 
    \reuse_reg_fu_70[15]_i_3 
       (.I0(mul_ln82_reg_711[14]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage2),
        .O(\reuse_reg_fu_70[15]_i_3_n_4 ));
  LUT3 #(
    .INIT(8'h80)) 
    \reuse_reg_fu_70[15]_i_4 
       (.I0(mul_ln82_reg_711[13]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage2),
        .O(\reuse_reg_fu_70[15]_i_4_n_4 ));
  LUT3 #(
    .INIT(8'h80)) 
    \reuse_reg_fu_70[15]_i_5 
       (.I0(mul_ln82_reg_711[12]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage2),
        .O(\reuse_reg_fu_70[15]_i_5_n_4 ));
  LUT6 #(
    .INIT(64'h6CCC6CCC5CCCACCC)) 
    \reuse_reg_fu_70[15]_i_6 
       (.I0(mul_ln82_reg_711[15]),
        .I1(reuse_reg_fu_70[15]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_CS_fsm_pp0_stage2),
        .I4(acc_load_3_reg_701[15]),
        .I5(addr_cmp4_reg_686_pp0_iter1_reg),
        .O(\reuse_reg_fu_70[15]_i_6_n_4 ));
  LUT6 #(
    .INIT(64'h6CCC6CCC5CCCACCC)) 
    \reuse_reg_fu_70[15]_i_7 
       (.I0(mul_ln82_reg_711[14]),
        .I1(reuse_reg_fu_70[14]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_CS_fsm_pp0_stage2),
        .I4(acc_load_3_reg_701[14]),
        .I5(addr_cmp4_reg_686_pp0_iter1_reg),
        .O(\reuse_reg_fu_70[15]_i_7_n_4 ));
  LUT6 #(
    .INIT(64'h6CCC6CCC5CCCACCC)) 
    \reuse_reg_fu_70[15]_i_8 
       (.I0(mul_ln82_reg_711[13]),
        .I1(reuse_reg_fu_70[13]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_CS_fsm_pp0_stage2),
        .I4(acc_load_3_reg_701[13]),
        .I5(addr_cmp4_reg_686_pp0_iter1_reg),
        .O(\reuse_reg_fu_70[15]_i_8_n_4 ));
  LUT6 #(
    .INIT(64'h6CCC6CCC5CCCACCC)) 
    \reuse_reg_fu_70[15]_i_9 
       (.I0(mul_ln82_reg_711[12]),
        .I1(reuse_reg_fu_70[12]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_CS_fsm_pp0_stage2),
        .I4(acc_load_3_reg_701[12]),
        .I5(addr_cmp4_reg_686_pp0_iter1_reg),
        .O(\reuse_reg_fu_70[15]_i_9_n_4 ));
  LUT3 #(
    .INIT(8'h80)) 
    \reuse_reg_fu_70[19]_i_2 
       (.I0(mul_ln82_reg_711[19]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage2),
        .O(\reuse_reg_fu_70[19]_i_2_n_4 ));
  LUT3 #(
    .INIT(8'h80)) 
    \reuse_reg_fu_70[19]_i_3 
       (.I0(mul_ln82_reg_711[18]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage2),
        .O(\reuse_reg_fu_70[19]_i_3_n_4 ));
  LUT3 #(
    .INIT(8'h80)) 
    \reuse_reg_fu_70[19]_i_4 
       (.I0(mul_ln82_reg_711[17]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage2),
        .O(\reuse_reg_fu_70[19]_i_4_n_4 ));
  LUT3 #(
    .INIT(8'h80)) 
    \reuse_reg_fu_70[19]_i_5 
       (.I0(mul_ln82_reg_711[16]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage2),
        .O(\reuse_reg_fu_70[19]_i_5_n_4 ));
  LUT6 #(
    .INIT(64'h6CCC6CCC5CCCACCC)) 
    \reuse_reg_fu_70[19]_i_6 
       (.I0(mul_ln82_reg_711[19]),
        .I1(reuse_reg_fu_70[19]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_CS_fsm_pp0_stage2),
        .I4(acc_load_3_reg_701[19]),
        .I5(addr_cmp4_reg_686_pp0_iter1_reg),
        .O(\reuse_reg_fu_70[19]_i_6_n_4 ));
  LUT6 #(
    .INIT(64'h6CCC6CCC5CCCACCC)) 
    \reuse_reg_fu_70[19]_i_7 
       (.I0(mul_ln82_reg_711[18]),
        .I1(reuse_reg_fu_70[18]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_CS_fsm_pp0_stage2),
        .I4(acc_load_3_reg_701[18]),
        .I5(addr_cmp4_reg_686_pp0_iter1_reg),
        .O(\reuse_reg_fu_70[19]_i_7_n_4 ));
  LUT6 #(
    .INIT(64'h6CCC6CCC5CCCACCC)) 
    \reuse_reg_fu_70[19]_i_8 
       (.I0(mul_ln82_reg_711[17]),
        .I1(reuse_reg_fu_70[17]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_CS_fsm_pp0_stage2),
        .I4(acc_load_3_reg_701[17]),
        .I5(addr_cmp4_reg_686_pp0_iter1_reg),
        .O(\reuse_reg_fu_70[19]_i_8_n_4 ));
  LUT6 #(
    .INIT(64'h6CCC6CCC5CCCACCC)) 
    \reuse_reg_fu_70[19]_i_9 
       (.I0(mul_ln82_reg_711[16]),
        .I1(reuse_reg_fu_70[16]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_CS_fsm_pp0_stage2),
        .I4(acc_load_3_reg_701[16]),
        .I5(addr_cmp4_reg_686_pp0_iter1_reg),
        .O(\reuse_reg_fu_70[19]_i_9_n_4 ));
  LUT3 #(
    .INIT(8'h80)) 
    \reuse_reg_fu_70[23]_i_2 
       (.I0(mul_ln82_reg_711[23]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage2),
        .O(\reuse_reg_fu_70[23]_i_2_n_4 ));
  LUT3 #(
    .INIT(8'h80)) 
    \reuse_reg_fu_70[23]_i_3 
       (.I0(mul_ln82_reg_711[22]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage2),
        .O(\reuse_reg_fu_70[23]_i_3_n_4 ));
  LUT3 #(
    .INIT(8'h80)) 
    \reuse_reg_fu_70[23]_i_4 
       (.I0(mul_ln82_reg_711[21]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage2),
        .O(\reuse_reg_fu_70[23]_i_4_n_4 ));
  LUT3 #(
    .INIT(8'h80)) 
    \reuse_reg_fu_70[23]_i_5 
       (.I0(mul_ln82_reg_711[20]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage2),
        .O(\reuse_reg_fu_70[23]_i_5_n_4 ));
  LUT6 #(
    .INIT(64'h6CCC6CCC5CCCACCC)) 
    \reuse_reg_fu_70[23]_i_6 
       (.I0(mul_ln82_reg_711[23]),
        .I1(reuse_reg_fu_70[23]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_CS_fsm_pp0_stage2),
        .I4(acc_load_3_reg_701[23]),
        .I5(addr_cmp4_reg_686_pp0_iter1_reg),
        .O(\reuse_reg_fu_70[23]_i_6_n_4 ));
  LUT6 #(
    .INIT(64'h6CCC6CCC5CCCACCC)) 
    \reuse_reg_fu_70[23]_i_7 
       (.I0(mul_ln82_reg_711[22]),
        .I1(reuse_reg_fu_70[22]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_CS_fsm_pp0_stage2),
        .I4(acc_load_3_reg_701[22]),
        .I5(addr_cmp4_reg_686_pp0_iter1_reg),
        .O(\reuse_reg_fu_70[23]_i_7_n_4 ));
  LUT6 #(
    .INIT(64'h6CCC6CCC5CCCACCC)) 
    \reuse_reg_fu_70[23]_i_8 
       (.I0(mul_ln82_reg_711[21]),
        .I1(reuse_reg_fu_70[21]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_CS_fsm_pp0_stage2),
        .I4(acc_load_3_reg_701[21]),
        .I5(addr_cmp4_reg_686_pp0_iter1_reg),
        .O(\reuse_reg_fu_70[23]_i_8_n_4 ));
  LUT6 #(
    .INIT(64'h6CCC6CCC5CCCACCC)) 
    \reuse_reg_fu_70[23]_i_9 
       (.I0(mul_ln82_reg_711[20]),
        .I1(reuse_reg_fu_70[20]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_CS_fsm_pp0_stage2),
        .I4(acc_load_3_reg_701[20]),
        .I5(addr_cmp4_reg_686_pp0_iter1_reg),
        .O(\reuse_reg_fu_70[23]_i_9_n_4 ));
  LUT3 #(
    .INIT(8'h80)) 
    \reuse_reg_fu_70[27]_i_2 
       (.I0(mul_ln82_reg_711[27]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage2),
        .O(\reuse_reg_fu_70[27]_i_2_n_4 ));
  LUT3 #(
    .INIT(8'h80)) 
    \reuse_reg_fu_70[27]_i_3 
       (.I0(mul_ln82_reg_711[26]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage2),
        .O(\reuse_reg_fu_70[27]_i_3_n_4 ));
  LUT3 #(
    .INIT(8'h80)) 
    \reuse_reg_fu_70[27]_i_4 
       (.I0(mul_ln82_reg_711[25]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage2),
        .O(\reuse_reg_fu_70[27]_i_4_n_4 ));
  LUT3 #(
    .INIT(8'h80)) 
    \reuse_reg_fu_70[27]_i_5 
       (.I0(mul_ln82_reg_711[24]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage2),
        .O(\reuse_reg_fu_70[27]_i_5_n_4 ));
  LUT6 #(
    .INIT(64'h6CCC6CCC5CCCACCC)) 
    \reuse_reg_fu_70[27]_i_6 
       (.I0(mul_ln82_reg_711[27]),
        .I1(reuse_reg_fu_70[27]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_CS_fsm_pp0_stage2),
        .I4(acc_load_3_reg_701[27]),
        .I5(addr_cmp4_reg_686_pp0_iter1_reg),
        .O(\reuse_reg_fu_70[27]_i_6_n_4 ));
  LUT6 #(
    .INIT(64'h6CCC6CCC5CCCACCC)) 
    \reuse_reg_fu_70[27]_i_7 
       (.I0(mul_ln82_reg_711[26]),
        .I1(reuse_reg_fu_70[26]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_CS_fsm_pp0_stage2),
        .I4(acc_load_3_reg_701[26]),
        .I5(addr_cmp4_reg_686_pp0_iter1_reg),
        .O(\reuse_reg_fu_70[27]_i_7_n_4 ));
  LUT6 #(
    .INIT(64'h6CCC6CCC5CCCACCC)) 
    \reuse_reg_fu_70[27]_i_8 
       (.I0(mul_ln82_reg_711[25]),
        .I1(reuse_reg_fu_70[25]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_CS_fsm_pp0_stage2),
        .I4(acc_load_3_reg_701[25]),
        .I5(addr_cmp4_reg_686_pp0_iter1_reg),
        .O(\reuse_reg_fu_70[27]_i_8_n_4 ));
  LUT6 #(
    .INIT(64'h6CCC6CCC5CCCACCC)) 
    \reuse_reg_fu_70[27]_i_9 
       (.I0(mul_ln82_reg_711[24]),
        .I1(reuse_reg_fu_70[24]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_CS_fsm_pp0_stage2),
        .I4(acc_load_3_reg_701[24]),
        .I5(addr_cmp4_reg_686_pp0_iter1_reg),
        .O(\reuse_reg_fu_70[27]_i_9_n_4 ));
  LUT3 #(
    .INIT(8'h80)) 
    \reuse_reg_fu_70[31]_i_2 
       (.I0(mul_ln82_reg_711[30]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage2),
        .O(\reuse_reg_fu_70[31]_i_2_n_4 ));
  LUT3 #(
    .INIT(8'h80)) 
    \reuse_reg_fu_70[31]_i_3 
       (.I0(mul_ln82_reg_711[29]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage2),
        .O(\reuse_reg_fu_70[31]_i_3_n_4 ));
  LUT3 #(
    .INIT(8'h80)) 
    \reuse_reg_fu_70[31]_i_4 
       (.I0(mul_ln82_reg_711[28]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage2),
        .O(\reuse_reg_fu_70[31]_i_4_n_4 ));
  LUT6 #(
    .INIT(64'h6CCC6CCC5CCCACCC)) 
    \reuse_reg_fu_70[31]_i_5 
       (.I0(mul_ln82_reg_711[31]),
        .I1(reuse_reg_fu_70[31]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_CS_fsm_pp0_stage2),
        .I4(acc_load_3_reg_701[31]),
        .I5(addr_cmp4_reg_686_pp0_iter1_reg),
        .O(\reuse_reg_fu_70[31]_i_5_n_4 ));
  LUT6 #(
    .INIT(64'h6CCC6CCC5CCCACCC)) 
    \reuse_reg_fu_70[31]_i_6 
       (.I0(mul_ln82_reg_711[30]),
        .I1(reuse_reg_fu_70[30]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_CS_fsm_pp0_stage2),
        .I4(acc_load_3_reg_701[30]),
        .I5(addr_cmp4_reg_686_pp0_iter1_reg),
        .O(\reuse_reg_fu_70[31]_i_6_n_4 ));
  LUT6 #(
    .INIT(64'h6CCC6CCC5CCCACCC)) 
    \reuse_reg_fu_70[31]_i_7 
       (.I0(mul_ln82_reg_711[29]),
        .I1(reuse_reg_fu_70[29]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_CS_fsm_pp0_stage2),
        .I4(acc_load_3_reg_701[29]),
        .I5(addr_cmp4_reg_686_pp0_iter1_reg),
        .O(\reuse_reg_fu_70[31]_i_7_n_4 ));
  LUT6 #(
    .INIT(64'h6CCC6CCC5CCCACCC)) 
    \reuse_reg_fu_70[31]_i_8 
       (.I0(mul_ln82_reg_711[28]),
        .I1(reuse_reg_fu_70[28]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_CS_fsm_pp0_stage2),
        .I4(acc_load_3_reg_701[28]),
        .I5(addr_cmp4_reg_686_pp0_iter1_reg),
        .O(\reuse_reg_fu_70[31]_i_8_n_4 ));
  LUT3 #(
    .INIT(8'h80)) 
    \reuse_reg_fu_70[3]_i_2 
       (.I0(mul_ln82_reg_711[3]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage2),
        .O(\reuse_reg_fu_70[3]_i_2_n_4 ));
  LUT3 #(
    .INIT(8'h80)) 
    \reuse_reg_fu_70[3]_i_3 
       (.I0(mul_ln82_reg_711[2]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage2),
        .O(\reuse_reg_fu_70[3]_i_3_n_4 ));
  LUT3 #(
    .INIT(8'h80)) 
    \reuse_reg_fu_70[3]_i_4 
       (.I0(mul_ln82_reg_711[1]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage2),
        .O(\reuse_reg_fu_70[3]_i_4_n_4 ));
  LUT3 #(
    .INIT(8'h80)) 
    \reuse_reg_fu_70[3]_i_5 
       (.I0(mul_ln82_reg_711[0]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage2),
        .O(\reuse_reg_fu_70[3]_i_5_n_4 ));
  LUT6 #(
    .INIT(64'h6CCC6CCC5CCCACCC)) 
    \reuse_reg_fu_70[3]_i_6 
       (.I0(mul_ln82_reg_711[3]),
        .I1(reuse_reg_fu_70[3]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_CS_fsm_pp0_stage2),
        .I4(acc_load_3_reg_701[3]),
        .I5(addr_cmp4_reg_686_pp0_iter1_reg),
        .O(\reuse_reg_fu_70[3]_i_6_n_4 ));
  LUT6 #(
    .INIT(64'h6CCC6CCC5CCCACCC)) 
    \reuse_reg_fu_70[3]_i_7 
       (.I0(mul_ln82_reg_711[2]),
        .I1(reuse_reg_fu_70[2]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_CS_fsm_pp0_stage2),
        .I4(acc_load_3_reg_701[2]),
        .I5(addr_cmp4_reg_686_pp0_iter1_reg),
        .O(\reuse_reg_fu_70[3]_i_7_n_4 ));
  LUT6 #(
    .INIT(64'h6CCC6CCC5CCCACCC)) 
    \reuse_reg_fu_70[3]_i_8 
       (.I0(mul_ln82_reg_711[1]),
        .I1(reuse_reg_fu_70[1]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_CS_fsm_pp0_stage2),
        .I4(acc_load_3_reg_701[1]),
        .I5(addr_cmp4_reg_686_pp0_iter1_reg),
        .O(\reuse_reg_fu_70[3]_i_8_n_4 ));
  LUT6 #(
    .INIT(64'h6CCC6CCC5CCCACCC)) 
    \reuse_reg_fu_70[3]_i_9 
       (.I0(mul_ln82_reg_711[0]),
        .I1(reuse_reg_fu_70[0]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_CS_fsm_pp0_stage2),
        .I4(acc_load_3_reg_701[0]),
        .I5(addr_cmp4_reg_686_pp0_iter1_reg),
        .O(\reuse_reg_fu_70[3]_i_9_n_4 ));
  LUT3 #(
    .INIT(8'h80)) 
    \reuse_reg_fu_70[7]_i_2 
       (.I0(mul_ln82_reg_711[7]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage2),
        .O(\reuse_reg_fu_70[7]_i_2_n_4 ));
  LUT3 #(
    .INIT(8'h80)) 
    \reuse_reg_fu_70[7]_i_3 
       (.I0(mul_ln82_reg_711[6]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage2),
        .O(\reuse_reg_fu_70[7]_i_3_n_4 ));
  LUT3 #(
    .INIT(8'h80)) 
    \reuse_reg_fu_70[7]_i_4 
       (.I0(mul_ln82_reg_711[5]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage2),
        .O(\reuse_reg_fu_70[7]_i_4_n_4 ));
  LUT3 #(
    .INIT(8'h80)) 
    \reuse_reg_fu_70[7]_i_5 
       (.I0(mul_ln82_reg_711[4]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage2),
        .O(\reuse_reg_fu_70[7]_i_5_n_4 ));
  LUT6 #(
    .INIT(64'h6CCC6CCC5CCCACCC)) 
    \reuse_reg_fu_70[7]_i_6 
       (.I0(mul_ln82_reg_711[7]),
        .I1(reuse_reg_fu_70[7]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_CS_fsm_pp0_stage2),
        .I4(acc_load_3_reg_701[7]),
        .I5(addr_cmp4_reg_686_pp0_iter1_reg),
        .O(\reuse_reg_fu_70[7]_i_6_n_4 ));
  LUT6 #(
    .INIT(64'h6CCC6CCC5CCCACCC)) 
    \reuse_reg_fu_70[7]_i_7 
       (.I0(mul_ln82_reg_711[6]),
        .I1(reuse_reg_fu_70[6]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_CS_fsm_pp0_stage2),
        .I4(acc_load_3_reg_701[6]),
        .I5(addr_cmp4_reg_686_pp0_iter1_reg),
        .O(\reuse_reg_fu_70[7]_i_7_n_4 ));
  LUT6 #(
    .INIT(64'h6CCC6CCC5CCCACCC)) 
    \reuse_reg_fu_70[7]_i_8 
       (.I0(mul_ln82_reg_711[5]),
        .I1(reuse_reg_fu_70[5]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_CS_fsm_pp0_stage2),
        .I4(acc_load_3_reg_701[5]),
        .I5(addr_cmp4_reg_686_pp0_iter1_reg),
        .O(\reuse_reg_fu_70[7]_i_8_n_4 ));
  LUT6 #(
    .INIT(64'h6CCC6CCC5CCCACCC)) 
    \reuse_reg_fu_70[7]_i_9 
       (.I0(mul_ln82_reg_711[4]),
        .I1(reuse_reg_fu_70[4]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_CS_fsm_pp0_stage2),
        .I4(acc_load_3_reg_701[4]),
        .I5(addr_cmp4_reg_686_pp0_iter1_reg),
        .O(\reuse_reg_fu_70[7]_i_9_n_4 ));
  FDRE \reuse_reg_fu_70_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\reuse_reg_fu_70_reg[3]_i_1_n_11 ),
        .Q(reuse_reg_fu_70[0]),
        .R(i_1_fu_860));
  FDRE \reuse_reg_fu_70_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\reuse_reg_fu_70_reg[11]_i_1_n_9 ),
        .Q(reuse_reg_fu_70[10]),
        .R(i_1_fu_860));
  FDRE \reuse_reg_fu_70_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\reuse_reg_fu_70_reg[11]_i_1_n_8 ),
        .Q(reuse_reg_fu_70[11]),
        .R(i_1_fu_860));
  CARRY4 \reuse_reg_fu_70_reg[11]_i_1 
       (.CI(\reuse_reg_fu_70_reg[7]_i_1_n_4 ),
        .CO({\reuse_reg_fu_70_reg[11]_i_1_n_4 ,\reuse_reg_fu_70_reg[11]_i_1_n_5 ,\reuse_reg_fu_70_reg[11]_i_1_n_6 ,\reuse_reg_fu_70_reg[11]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({\reuse_reg_fu_70[11]_i_2_n_4 ,\reuse_reg_fu_70[11]_i_3_n_4 ,\reuse_reg_fu_70[11]_i_4_n_4 ,\reuse_reg_fu_70[11]_i_5_n_4 }),
        .O({\reuse_reg_fu_70_reg[11]_i_1_n_8 ,\reuse_reg_fu_70_reg[11]_i_1_n_9 ,\reuse_reg_fu_70_reg[11]_i_1_n_10 ,\reuse_reg_fu_70_reg[11]_i_1_n_11 }),
        .S({\reuse_reg_fu_70[11]_i_6_n_4 ,\reuse_reg_fu_70[11]_i_7_n_4 ,\reuse_reg_fu_70[11]_i_8_n_4 ,\reuse_reg_fu_70[11]_i_9_n_4 }));
  FDRE \reuse_reg_fu_70_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\reuse_reg_fu_70_reg[15]_i_1_n_11 ),
        .Q(reuse_reg_fu_70[12]),
        .R(i_1_fu_860));
  FDRE \reuse_reg_fu_70_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\reuse_reg_fu_70_reg[15]_i_1_n_10 ),
        .Q(reuse_reg_fu_70[13]),
        .R(i_1_fu_860));
  FDRE \reuse_reg_fu_70_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\reuse_reg_fu_70_reg[15]_i_1_n_9 ),
        .Q(reuse_reg_fu_70[14]),
        .R(i_1_fu_860));
  FDRE \reuse_reg_fu_70_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\reuse_reg_fu_70_reg[15]_i_1_n_8 ),
        .Q(reuse_reg_fu_70[15]),
        .R(i_1_fu_860));
  CARRY4 \reuse_reg_fu_70_reg[15]_i_1 
       (.CI(\reuse_reg_fu_70_reg[11]_i_1_n_4 ),
        .CO({\reuse_reg_fu_70_reg[15]_i_1_n_4 ,\reuse_reg_fu_70_reg[15]_i_1_n_5 ,\reuse_reg_fu_70_reg[15]_i_1_n_6 ,\reuse_reg_fu_70_reg[15]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({\reuse_reg_fu_70[15]_i_2_n_4 ,\reuse_reg_fu_70[15]_i_3_n_4 ,\reuse_reg_fu_70[15]_i_4_n_4 ,\reuse_reg_fu_70[15]_i_5_n_4 }),
        .O({\reuse_reg_fu_70_reg[15]_i_1_n_8 ,\reuse_reg_fu_70_reg[15]_i_1_n_9 ,\reuse_reg_fu_70_reg[15]_i_1_n_10 ,\reuse_reg_fu_70_reg[15]_i_1_n_11 }),
        .S({\reuse_reg_fu_70[15]_i_6_n_4 ,\reuse_reg_fu_70[15]_i_7_n_4 ,\reuse_reg_fu_70[15]_i_8_n_4 ,\reuse_reg_fu_70[15]_i_9_n_4 }));
  FDRE \reuse_reg_fu_70_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\reuse_reg_fu_70_reg[19]_i_1_n_11 ),
        .Q(reuse_reg_fu_70[16]),
        .R(i_1_fu_860));
  FDRE \reuse_reg_fu_70_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\reuse_reg_fu_70_reg[19]_i_1_n_10 ),
        .Q(reuse_reg_fu_70[17]),
        .R(i_1_fu_860));
  FDRE \reuse_reg_fu_70_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\reuse_reg_fu_70_reg[19]_i_1_n_9 ),
        .Q(reuse_reg_fu_70[18]),
        .R(i_1_fu_860));
  FDRE \reuse_reg_fu_70_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\reuse_reg_fu_70_reg[19]_i_1_n_8 ),
        .Q(reuse_reg_fu_70[19]),
        .R(i_1_fu_860));
  CARRY4 \reuse_reg_fu_70_reg[19]_i_1 
       (.CI(\reuse_reg_fu_70_reg[15]_i_1_n_4 ),
        .CO({\reuse_reg_fu_70_reg[19]_i_1_n_4 ,\reuse_reg_fu_70_reg[19]_i_1_n_5 ,\reuse_reg_fu_70_reg[19]_i_1_n_6 ,\reuse_reg_fu_70_reg[19]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({\reuse_reg_fu_70[19]_i_2_n_4 ,\reuse_reg_fu_70[19]_i_3_n_4 ,\reuse_reg_fu_70[19]_i_4_n_4 ,\reuse_reg_fu_70[19]_i_5_n_4 }),
        .O({\reuse_reg_fu_70_reg[19]_i_1_n_8 ,\reuse_reg_fu_70_reg[19]_i_1_n_9 ,\reuse_reg_fu_70_reg[19]_i_1_n_10 ,\reuse_reg_fu_70_reg[19]_i_1_n_11 }),
        .S({\reuse_reg_fu_70[19]_i_6_n_4 ,\reuse_reg_fu_70[19]_i_7_n_4 ,\reuse_reg_fu_70[19]_i_8_n_4 ,\reuse_reg_fu_70[19]_i_9_n_4 }));
  FDRE \reuse_reg_fu_70_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\reuse_reg_fu_70_reg[3]_i_1_n_10 ),
        .Q(reuse_reg_fu_70[1]),
        .R(i_1_fu_860));
  FDRE \reuse_reg_fu_70_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\reuse_reg_fu_70_reg[23]_i_1_n_11 ),
        .Q(reuse_reg_fu_70[20]),
        .R(i_1_fu_860));
  FDRE \reuse_reg_fu_70_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\reuse_reg_fu_70_reg[23]_i_1_n_10 ),
        .Q(reuse_reg_fu_70[21]),
        .R(i_1_fu_860));
  FDRE \reuse_reg_fu_70_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\reuse_reg_fu_70_reg[23]_i_1_n_9 ),
        .Q(reuse_reg_fu_70[22]),
        .R(i_1_fu_860));
  FDRE \reuse_reg_fu_70_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\reuse_reg_fu_70_reg[23]_i_1_n_8 ),
        .Q(reuse_reg_fu_70[23]),
        .R(i_1_fu_860));
  CARRY4 \reuse_reg_fu_70_reg[23]_i_1 
       (.CI(\reuse_reg_fu_70_reg[19]_i_1_n_4 ),
        .CO({\reuse_reg_fu_70_reg[23]_i_1_n_4 ,\reuse_reg_fu_70_reg[23]_i_1_n_5 ,\reuse_reg_fu_70_reg[23]_i_1_n_6 ,\reuse_reg_fu_70_reg[23]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({\reuse_reg_fu_70[23]_i_2_n_4 ,\reuse_reg_fu_70[23]_i_3_n_4 ,\reuse_reg_fu_70[23]_i_4_n_4 ,\reuse_reg_fu_70[23]_i_5_n_4 }),
        .O({\reuse_reg_fu_70_reg[23]_i_1_n_8 ,\reuse_reg_fu_70_reg[23]_i_1_n_9 ,\reuse_reg_fu_70_reg[23]_i_1_n_10 ,\reuse_reg_fu_70_reg[23]_i_1_n_11 }),
        .S({\reuse_reg_fu_70[23]_i_6_n_4 ,\reuse_reg_fu_70[23]_i_7_n_4 ,\reuse_reg_fu_70[23]_i_8_n_4 ,\reuse_reg_fu_70[23]_i_9_n_4 }));
  FDRE \reuse_reg_fu_70_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\reuse_reg_fu_70_reg[27]_i_1_n_11 ),
        .Q(reuse_reg_fu_70[24]),
        .R(i_1_fu_860));
  FDRE \reuse_reg_fu_70_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\reuse_reg_fu_70_reg[27]_i_1_n_10 ),
        .Q(reuse_reg_fu_70[25]),
        .R(i_1_fu_860));
  FDRE \reuse_reg_fu_70_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\reuse_reg_fu_70_reg[27]_i_1_n_9 ),
        .Q(reuse_reg_fu_70[26]),
        .R(i_1_fu_860));
  FDRE \reuse_reg_fu_70_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\reuse_reg_fu_70_reg[27]_i_1_n_8 ),
        .Q(reuse_reg_fu_70[27]),
        .R(i_1_fu_860));
  CARRY4 \reuse_reg_fu_70_reg[27]_i_1 
       (.CI(\reuse_reg_fu_70_reg[23]_i_1_n_4 ),
        .CO({\reuse_reg_fu_70_reg[27]_i_1_n_4 ,\reuse_reg_fu_70_reg[27]_i_1_n_5 ,\reuse_reg_fu_70_reg[27]_i_1_n_6 ,\reuse_reg_fu_70_reg[27]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({\reuse_reg_fu_70[27]_i_2_n_4 ,\reuse_reg_fu_70[27]_i_3_n_4 ,\reuse_reg_fu_70[27]_i_4_n_4 ,\reuse_reg_fu_70[27]_i_5_n_4 }),
        .O({\reuse_reg_fu_70_reg[27]_i_1_n_8 ,\reuse_reg_fu_70_reg[27]_i_1_n_9 ,\reuse_reg_fu_70_reg[27]_i_1_n_10 ,\reuse_reg_fu_70_reg[27]_i_1_n_11 }),
        .S({\reuse_reg_fu_70[27]_i_6_n_4 ,\reuse_reg_fu_70[27]_i_7_n_4 ,\reuse_reg_fu_70[27]_i_8_n_4 ,\reuse_reg_fu_70[27]_i_9_n_4 }));
  FDRE \reuse_reg_fu_70_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\reuse_reg_fu_70_reg[31]_i_1_n_11 ),
        .Q(reuse_reg_fu_70[28]),
        .R(i_1_fu_860));
  FDRE \reuse_reg_fu_70_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\reuse_reg_fu_70_reg[31]_i_1_n_10 ),
        .Q(reuse_reg_fu_70[29]),
        .R(i_1_fu_860));
  FDRE \reuse_reg_fu_70_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\reuse_reg_fu_70_reg[3]_i_1_n_9 ),
        .Q(reuse_reg_fu_70[2]),
        .R(i_1_fu_860));
  FDRE \reuse_reg_fu_70_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\reuse_reg_fu_70_reg[31]_i_1_n_9 ),
        .Q(reuse_reg_fu_70[30]),
        .R(i_1_fu_860));
  FDRE \reuse_reg_fu_70_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\reuse_reg_fu_70_reg[31]_i_1_n_8 ),
        .Q(reuse_reg_fu_70[31]),
        .R(i_1_fu_860));
  CARRY4 \reuse_reg_fu_70_reg[31]_i_1 
       (.CI(\reuse_reg_fu_70_reg[27]_i_1_n_4 ),
        .CO({\NLW_reuse_reg_fu_70_reg[31]_i_1_CO_UNCONNECTED [3],\reuse_reg_fu_70_reg[31]_i_1_n_5 ,\reuse_reg_fu_70_reg[31]_i_1_n_6 ,\reuse_reg_fu_70_reg[31]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,\reuse_reg_fu_70[31]_i_2_n_4 ,\reuse_reg_fu_70[31]_i_3_n_4 ,\reuse_reg_fu_70[31]_i_4_n_4 }),
        .O({\reuse_reg_fu_70_reg[31]_i_1_n_8 ,\reuse_reg_fu_70_reg[31]_i_1_n_9 ,\reuse_reg_fu_70_reg[31]_i_1_n_10 ,\reuse_reg_fu_70_reg[31]_i_1_n_11 }),
        .S({\reuse_reg_fu_70[31]_i_5_n_4 ,\reuse_reg_fu_70[31]_i_6_n_4 ,\reuse_reg_fu_70[31]_i_7_n_4 ,\reuse_reg_fu_70[31]_i_8_n_4 }));
  FDRE \reuse_reg_fu_70_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\reuse_reg_fu_70_reg[3]_i_1_n_8 ),
        .Q(reuse_reg_fu_70[3]),
        .R(i_1_fu_860));
  CARRY4 \reuse_reg_fu_70_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\reuse_reg_fu_70_reg[3]_i_1_n_4 ,\reuse_reg_fu_70_reg[3]_i_1_n_5 ,\reuse_reg_fu_70_reg[3]_i_1_n_6 ,\reuse_reg_fu_70_reg[3]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({\reuse_reg_fu_70[3]_i_2_n_4 ,\reuse_reg_fu_70[3]_i_3_n_4 ,\reuse_reg_fu_70[3]_i_4_n_4 ,\reuse_reg_fu_70[3]_i_5_n_4 }),
        .O({\reuse_reg_fu_70_reg[3]_i_1_n_8 ,\reuse_reg_fu_70_reg[3]_i_1_n_9 ,\reuse_reg_fu_70_reg[3]_i_1_n_10 ,\reuse_reg_fu_70_reg[3]_i_1_n_11 }),
        .S({\reuse_reg_fu_70[3]_i_6_n_4 ,\reuse_reg_fu_70[3]_i_7_n_4 ,\reuse_reg_fu_70[3]_i_8_n_4 ,\reuse_reg_fu_70[3]_i_9_n_4 }));
  FDRE \reuse_reg_fu_70_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\reuse_reg_fu_70_reg[7]_i_1_n_11 ),
        .Q(reuse_reg_fu_70[4]),
        .R(i_1_fu_860));
  FDRE \reuse_reg_fu_70_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\reuse_reg_fu_70_reg[7]_i_1_n_10 ),
        .Q(reuse_reg_fu_70[5]),
        .R(i_1_fu_860));
  FDRE \reuse_reg_fu_70_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\reuse_reg_fu_70_reg[7]_i_1_n_9 ),
        .Q(reuse_reg_fu_70[6]),
        .R(i_1_fu_860));
  FDRE \reuse_reg_fu_70_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\reuse_reg_fu_70_reg[7]_i_1_n_8 ),
        .Q(reuse_reg_fu_70[7]),
        .R(i_1_fu_860));
  CARRY4 \reuse_reg_fu_70_reg[7]_i_1 
       (.CI(\reuse_reg_fu_70_reg[3]_i_1_n_4 ),
        .CO({\reuse_reg_fu_70_reg[7]_i_1_n_4 ,\reuse_reg_fu_70_reg[7]_i_1_n_5 ,\reuse_reg_fu_70_reg[7]_i_1_n_6 ,\reuse_reg_fu_70_reg[7]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({\reuse_reg_fu_70[7]_i_2_n_4 ,\reuse_reg_fu_70[7]_i_3_n_4 ,\reuse_reg_fu_70[7]_i_4_n_4 ,\reuse_reg_fu_70[7]_i_5_n_4 }),
        .O({\reuse_reg_fu_70_reg[7]_i_1_n_8 ,\reuse_reg_fu_70_reg[7]_i_1_n_9 ,\reuse_reg_fu_70_reg[7]_i_1_n_10 ,\reuse_reg_fu_70_reg[7]_i_1_n_11 }),
        .S({\reuse_reg_fu_70[7]_i_6_n_4 ,\reuse_reg_fu_70[7]_i_7_n_4 ,\reuse_reg_fu_70[7]_i_8_n_4 ,\reuse_reg_fu_70[7]_i_9_n_4 }));
  FDRE \reuse_reg_fu_70_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\reuse_reg_fu_70_reg[11]_i_1_n_11 ),
        .Q(reuse_reg_fu_70[8]),
        .R(i_1_fu_860));
  FDRE \reuse_reg_fu_70_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\reuse_reg_fu_70_reg[11]_i_1_n_10 ),
        .Q(reuse_reg_fu_70[9]),
        .R(i_1_fu_860));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \reuse_select_reg_691[0]_i_1 
       (.I0(grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_acc_d0[0]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(reuse_reg_fu_70[0]),
        .I3(addr_cmp_reg_671),
        .I4(DOADO[0]),
        .O(reuse_select_fu_474_p3[0]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \reuse_select_reg_691[10]_i_1 
       (.I0(grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_acc_d0[10]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(reuse_reg_fu_70[10]),
        .I3(addr_cmp_reg_671),
        .I4(DOADO[10]),
        .O(reuse_select_fu_474_p3[10]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \reuse_select_reg_691[11]_i_1 
       (.I0(grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_acc_d0[11]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(reuse_reg_fu_70[11]),
        .I3(addr_cmp_reg_671),
        .I4(DOADO[11]),
        .O(reuse_select_fu_474_p3[11]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \reuse_select_reg_691[12]_i_1 
       (.I0(grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_acc_d0[12]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(reuse_reg_fu_70[12]),
        .I3(addr_cmp_reg_671),
        .I4(DOADO[12]),
        .O(reuse_select_fu_474_p3[12]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \reuse_select_reg_691[13]_i_1 
       (.I0(grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_acc_d0[13]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(reuse_reg_fu_70[13]),
        .I3(addr_cmp_reg_671),
        .I4(DOADO[13]),
        .O(reuse_select_fu_474_p3[13]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \reuse_select_reg_691[14]_i_1 
       (.I0(grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_acc_d0[14]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(reuse_reg_fu_70[14]),
        .I3(addr_cmp_reg_671),
        .I4(DOADO[14]),
        .O(reuse_select_fu_474_p3[14]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \reuse_select_reg_691[15]_i_1 
       (.I0(grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_acc_d0[15]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(reuse_reg_fu_70[15]),
        .I3(addr_cmp_reg_671),
        .I4(DOADO[15]),
        .O(reuse_select_fu_474_p3[15]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \reuse_select_reg_691[16]_i_1 
       (.I0(grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_acc_d0[16]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(reuse_reg_fu_70[16]),
        .I3(addr_cmp_reg_671),
        .I4(DOADO[16]),
        .O(reuse_select_fu_474_p3[16]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \reuse_select_reg_691[17]_i_1 
       (.I0(grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_acc_d0[17]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(reuse_reg_fu_70[17]),
        .I3(addr_cmp_reg_671),
        .I4(DOADO[17]),
        .O(reuse_select_fu_474_p3[17]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \reuse_select_reg_691[18]_i_1 
       (.I0(grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_acc_d0[18]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(reuse_reg_fu_70[18]),
        .I3(addr_cmp_reg_671),
        .I4(DOADO[18]),
        .O(reuse_select_fu_474_p3[18]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \reuse_select_reg_691[19]_i_1 
       (.I0(grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_acc_d0[19]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(reuse_reg_fu_70[19]),
        .I3(addr_cmp_reg_671),
        .I4(DOADO[19]),
        .O(reuse_select_fu_474_p3[19]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \reuse_select_reg_691[1]_i_1 
       (.I0(grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_acc_d0[1]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(reuse_reg_fu_70[1]),
        .I3(addr_cmp_reg_671),
        .I4(DOADO[1]),
        .O(reuse_select_fu_474_p3[1]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \reuse_select_reg_691[20]_i_1 
       (.I0(grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_acc_d0[20]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(reuse_reg_fu_70[20]),
        .I3(addr_cmp_reg_671),
        .I4(DOADO[20]),
        .O(reuse_select_fu_474_p3[20]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \reuse_select_reg_691[21]_i_1 
       (.I0(grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_acc_d0[21]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(reuse_reg_fu_70[21]),
        .I3(addr_cmp_reg_671),
        .I4(DOADO[21]),
        .O(reuse_select_fu_474_p3[21]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \reuse_select_reg_691[22]_i_1 
       (.I0(grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_acc_d0[22]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(reuse_reg_fu_70[22]),
        .I3(addr_cmp_reg_671),
        .I4(DOADO[22]),
        .O(reuse_select_fu_474_p3[22]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \reuse_select_reg_691[23]_i_1 
       (.I0(grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_acc_d0[23]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(reuse_reg_fu_70[23]),
        .I3(addr_cmp_reg_671),
        .I4(DOADO[23]),
        .O(reuse_select_fu_474_p3[23]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \reuse_select_reg_691[24]_i_1 
       (.I0(grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_acc_d0[24]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(reuse_reg_fu_70[24]),
        .I3(addr_cmp_reg_671),
        .I4(DOADO[24]),
        .O(reuse_select_fu_474_p3[24]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \reuse_select_reg_691[25]_i_1 
       (.I0(grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_acc_d0[25]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(reuse_reg_fu_70[25]),
        .I3(addr_cmp_reg_671),
        .I4(DOADO[25]),
        .O(reuse_select_fu_474_p3[25]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \reuse_select_reg_691[26]_i_1 
       (.I0(grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_acc_d0[26]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(reuse_reg_fu_70[26]),
        .I3(addr_cmp_reg_671),
        .I4(DOADO[26]),
        .O(reuse_select_fu_474_p3[26]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \reuse_select_reg_691[27]_i_1 
       (.I0(grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_acc_d0[27]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(reuse_reg_fu_70[27]),
        .I3(addr_cmp_reg_671),
        .I4(DOADO[27]),
        .O(reuse_select_fu_474_p3[27]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \reuse_select_reg_691[28]_i_1 
       (.I0(grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_acc_d0[28]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(reuse_reg_fu_70[28]),
        .I3(addr_cmp_reg_671),
        .I4(DOADO[28]),
        .O(reuse_select_fu_474_p3[28]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \reuse_select_reg_691[29]_i_1 
       (.I0(grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_acc_d0[29]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(reuse_reg_fu_70[29]),
        .I3(addr_cmp_reg_671),
        .I4(DOADO[29]),
        .O(reuse_select_fu_474_p3[29]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \reuse_select_reg_691[2]_i_1 
       (.I0(grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_acc_d0[2]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(reuse_reg_fu_70[2]),
        .I3(addr_cmp_reg_671),
        .I4(DOADO[2]),
        .O(reuse_select_fu_474_p3[2]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \reuse_select_reg_691[30]_i_1 
       (.I0(grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_acc_d0[30]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(reuse_reg_fu_70[30]),
        .I3(addr_cmp_reg_671),
        .I4(DOADO[30]),
        .O(reuse_select_fu_474_p3[30]));
  LUT2 #(
    .INIT(4'h2)) 
    \reuse_select_reg_691[31]_i_1 
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(\icmp_ln79_reg_607_reg_n_4_[0] ),
        .O(reuse_select_reg_6910));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \reuse_select_reg_691[31]_i_2 
       (.I0(grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_acc_d0[31]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(reuse_reg_fu_70[31]),
        .I3(addr_cmp_reg_671),
        .I4(DOADO[31]),
        .O(reuse_select_fu_474_p3[31]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \reuse_select_reg_691[3]_i_1 
       (.I0(grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_acc_d0[3]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(reuse_reg_fu_70[3]),
        .I3(addr_cmp_reg_671),
        .I4(DOADO[3]),
        .O(reuse_select_fu_474_p3[3]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \reuse_select_reg_691[4]_i_1 
       (.I0(grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_acc_d0[4]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(reuse_reg_fu_70[4]),
        .I3(addr_cmp_reg_671),
        .I4(DOADO[4]),
        .O(reuse_select_fu_474_p3[4]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \reuse_select_reg_691[5]_i_1 
       (.I0(grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_acc_d0[5]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(reuse_reg_fu_70[5]),
        .I3(addr_cmp_reg_671),
        .I4(DOADO[5]),
        .O(reuse_select_fu_474_p3[5]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \reuse_select_reg_691[6]_i_1 
       (.I0(grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_acc_d0[6]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(reuse_reg_fu_70[6]),
        .I3(addr_cmp_reg_671),
        .I4(DOADO[6]),
        .O(reuse_select_fu_474_p3[6]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \reuse_select_reg_691[7]_i_1 
       (.I0(grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_acc_d0[7]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(reuse_reg_fu_70[7]),
        .I3(addr_cmp_reg_671),
        .I4(DOADO[7]),
        .O(reuse_select_fu_474_p3[7]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \reuse_select_reg_691[8]_i_1 
       (.I0(grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_acc_d0[8]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(reuse_reg_fu_70[8]),
        .I3(addr_cmp_reg_671),
        .I4(DOADO[8]),
        .O(reuse_select_fu_474_p3[8]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \reuse_select_reg_691[9]_i_1 
       (.I0(grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_acc_d0[9]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(reuse_reg_fu_70[9]),
        .I3(addr_cmp_reg_671),
        .I4(DOADO[9]),
        .O(reuse_select_fu_474_p3[9]));
  FDRE \reuse_select_reg_691_reg[0] 
       (.C(ap_clk),
        .CE(reuse_select_reg_6910),
        .D(reuse_select_fu_474_p3[0]),
        .Q(\reuse_select_reg_691_reg[31]_0 [0]),
        .R(1'b0));
  FDRE \reuse_select_reg_691_reg[10] 
       (.C(ap_clk),
        .CE(reuse_select_reg_6910),
        .D(reuse_select_fu_474_p3[10]),
        .Q(\reuse_select_reg_691_reg[31]_0 [10]),
        .R(1'b0));
  FDRE \reuse_select_reg_691_reg[11] 
       (.C(ap_clk),
        .CE(reuse_select_reg_6910),
        .D(reuse_select_fu_474_p3[11]),
        .Q(\reuse_select_reg_691_reg[31]_0 [11]),
        .R(1'b0));
  FDRE \reuse_select_reg_691_reg[12] 
       (.C(ap_clk),
        .CE(reuse_select_reg_6910),
        .D(reuse_select_fu_474_p3[12]),
        .Q(\reuse_select_reg_691_reg[31]_0 [12]),
        .R(1'b0));
  FDRE \reuse_select_reg_691_reg[13] 
       (.C(ap_clk),
        .CE(reuse_select_reg_6910),
        .D(reuse_select_fu_474_p3[13]),
        .Q(\reuse_select_reg_691_reg[31]_0 [13]),
        .R(1'b0));
  FDRE \reuse_select_reg_691_reg[14] 
       (.C(ap_clk),
        .CE(reuse_select_reg_6910),
        .D(reuse_select_fu_474_p3[14]),
        .Q(\reuse_select_reg_691_reg[31]_0 [14]),
        .R(1'b0));
  FDRE \reuse_select_reg_691_reg[15] 
       (.C(ap_clk),
        .CE(reuse_select_reg_6910),
        .D(reuse_select_fu_474_p3[15]),
        .Q(\reuse_select_reg_691_reg[31]_0 [15]),
        .R(1'b0));
  FDRE \reuse_select_reg_691_reg[16] 
       (.C(ap_clk),
        .CE(reuse_select_reg_6910),
        .D(reuse_select_fu_474_p3[16]),
        .Q(\reuse_select_reg_691_reg[31]_0 [16]),
        .R(1'b0));
  FDRE \reuse_select_reg_691_reg[17] 
       (.C(ap_clk),
        .CE(reuse_select_reg_6910),
        .D(reuse_select_fu_474_p3[17]),
        .Q(\reuse_select_reg_691_reg[31]_0 [17]),
        .R(1'b0));
  FDRE \reuse_select_reg_691_reg[18] 
       (.C(ap_clk),
        .CE(reuse_select_reg_6910),
        .D(reuse_select_fu_474_p3[18]),
        .Q(\reuse_select_reg_691_reg[31]_0 [18]),
        .R(1'b0));
  FDRE \reuse_select_reg_691_reg[19] 
       (.C(ap_clk),
        .CE(reuse_select_reg_6910),
        .D(reuse_select_fu_474_p3[19]),
        .Q(\reuse_select_reg_691_reg[31]_0 [19]),
        .R(1'b0));
  FDRE \reuse_select_reg_691_reg[1] 
       (.C(ap_clk),
        .CE(reuse_select_reg_6910),
        .D(reuse_select_fu_474_p3[1]),
        .Q(\reuse_select_reg_691_reg[31]_0 [1]),
        .R(1'b0));
  FDRE \reuse_select_reg_691_reg[20] 
       (.C(ap_clk),
        .CE(reuse_select_reg_6910),
        .D(reuse_select_fu_474_p3[20]),
        .Q(\reuse_select_reg_691_reg[31]_0 [20]),
        .R(1'b0));
  FDRE \reuse_select_reg_691_reg[21] 
       (.C(ap_clk),
        .CE(reuse_select_reg_6910),
        .D(reuse_select_fu_474_p3[21]),
        .Q(\reuse_select_reg_691_reg[31]_0 [21]),
        .R(1'b0));
  FDRE \reuse_select_reg_691_reg[22] 
       (.C(ap_clk),
        .CE(reuse_select_reg_6910),
        .D(reuse_select_fu_474_p3[22]),
        .Q(\reuse_select_reg_691_reg[31]_0 [22]),
        .R(1'b0));
  FDRE \reuse_select_reg_691_reg[23] 
       (.C(ap_clk),
        .CE(reuse_select_reg_6910),
        .D(reuse_select_fu_474_p3[23]),
        .Q(\reuse_select_reg_691_reg[31]_0 [23]),
        .R(1'b0));
  FDRE \reuse_select_reg_691_reg[24] 
       (.C(ap_clk),
        .CE(reuse_select_reg_6910),
        .D(reuse_select_fu_474_p3[24]),
        .Q(\reuse_select_reg_691_reg[31]_0 [24]),
        .R(1'b0));
  FDRE \reuse_select_reg_691_reg[25] 
       (.C(ap_clk),
        .CE(reuse_select_reg_6910),
        .D(reuse_select_fu_474_p3[25]),
        .Q(\reuse_select_reg_691_reg[31]_0 [25]),
        .R(1'b0));
  FDRE \reuse_select_reg_691_reg[26] 
       (.C(ap_clk),
        .CE(reuse_select_reg_6910),
        .D(reuse_select_fu_474_p3[26]),
        .Q(\reuse_select_reg_691_reg[31]_0 [26]),
        .R(1'b0));
  FDRE \reuse_select_reg_691_reg[27] 
       (.C(ap_clk),
        .CE(reuse_select_reg_6910),
        .D(reuse_select_fu_474_p3[27]),
        .Q(\reuse_select_reg_691_reg[31]_0 [27]),
        .R(1'b0));
  FDRE \reuse_select_reg_691_reg[28] 
       (.C(ap_clk),
        .CE(reuse_select_reg_6910),
        .D(reuse_select_fu_474_p3[28]),
        .Q(\reuse_select_reg_691_reg[31]_0 [28]),
        .R(1'b0));
  FDRE \reuse_select_reg_691_reg[29] 
       (.C(ap_clk),
        .CE(reuse_select_reg_6910),
        .D(reuse_select_fu_474_p3[29]),
        .Q(\reuse_select_reg_691_reg[31]_0 [29]),
        .R(1'b0));
  FDRE \reuse_select_reg_691_reg[2] 
       (.C(ap_clk),
        .CE(reuse_select_reg_6910),
        .D(reuse_select_fu_474_p3[2]),
        .Q(\reuse_select_reg_691_reg[31]_0 [2]),
        .R(1'b0));
  FDRE \reuse_select_reg_691_reg[30] 
       (.C(ap_clk),
        .CE(reuse_select_reg_6910),
        .D(reuse_select_fu_474_p3[30]),
        .Q(\reuse_select_reg_691_reg[31]_0 [30]),
        .R(1'b0));
  FDRE \reuse_select_reg_691_reg[31] 
       (.C(ap_clk),
        .CE(reuse_select_reg_6910),
        .D(reuse_select_fu_474_p3[31]),
        .Q(\reuse_select_reg_691_reg[31]_0 [31]),
        .R(1'b0));
  FDRE \reuse_select_reg_691_reg[3] 
       (.C(ap_clk),
        .CE(reuse_select_reg_6910),
        .D(reuse_select_fu_474_p3[3]),
        .Q(\reuse_select_reg_691_reg[31]_0 [3]),
        .R(1'b0));
  FDRE \reuse_select_reg_691_reg[4] 
       (.C(ap_clk),
        .CE(reuse_select_reg_6910),
        .D(reuse_select_fu_474_p3[4]),
        .Q(\reuse_select_reg_691_reg[31]_0 [4]),
        .R(1'b0));
  FDRE \reuse_select_reg_691_reg[5] 
       (.C(ap_clk),
        .CE(reuse_select_reg_6910),
        .D(reuse_select_fu_474_p3[5]),
        .Q(\reuse_select_reg_691_reg[31]_0 [5]),
        .R(1'b0));
  FDRE \reuse_select_reg_691_reg[6] 
       (.C(ap_clk),
        .CE(reuse_select_reg_6910),
        .D(reuse_select_fu_474_p3[6]),
        .Q(\reuse_select_reg_691_reg[31]_0 [6]),
        .R(1'b0));
  FDRE \reuse_select_reg_691_reg[7] 
       (.C(ap_clk),
        .CE(reuse_select_reg_6910),
        .D(reuse_select_fu_474_p3[7]),
        .Q(\reuse_select_reg_691_reg[31]_0 [7]),
        .R(1'b0));
  FDRE \reuse_select_reg_691_reg[8] 
       (.C(ap_clk),
        .CE(reuse_select_reg_6910),
        .D(reuse_select_fu_474_p3[8]),
        .Q(\reuse_select_reg_691_reg[31]_0 [8]),
        .R(1'b0));
  FDRE \reuse_select_reg_691_reg[9] 
       (.C(ap_clk),
        .CE(reuse_select_reg_6910),
        .D(reuse_select_fu_474_p3[9]),
        .Q(\reuse_select_reg_691_reg[31]_0 [9]),
        .R(1'b0));
  FDRE \select_ln79_reg_624_reg[0] 
       (.C(ap_clk),
        .CE(add_ln79_1_reg_6290),
        .D(select_ln79_fu_216_p3[0]),
        .Q(select_ln79_reg_624[0]),
        .R(1'b0));
  FDRE \select_ln79_reg_624_reg[1] 
       (.C(ap_clk),
        .CE(add_ln79_1_reg_6290),
        .D(select_ln79_fu_216_p3[1]),
        .Q(select_ln79_reg_624[1]),
        .R(1'b0));
  FDRE \select_ln79_reg_624_reg[2] 
       (.C(ap_clk),
        .CE(add_ln79_1_reg_6290),
        .D(select_ln79_fu_216_p3[2]),
        .Q(select_ln79_reg_624[2]),
        .R(1'b0));
  FDRE \select_ln79_reg_624_reg[3] 
       (.C(ap_clk),
        .CE(add_ln79_1_reg_6290),
        .D(select_ln79_fu_216_p3[3]),
        .Q(select_ln79_reg_624[3]),
        .R(1'b0));
  FDRE \w_load_reg_696_reg[0] 
       (.C(ap_clk),
        .CE(reuse_select_reg_6910),
        .D(\w_load_reg_696_reg[10]_1 [0]),
        .Q(\w_load_reg_696_reg[10]_0 [0]),
        .R(1'b0));
  FDRE \w_load_reg_696_reg[10] 
       (.C(ap_clk),
        .CE(reuse_select_reg_6910),
        .D(\w_load_reg_696_reg[10]_1 [10]),
        .Q(\w_load_reg_696_reg[10]_0 [10]),
        .R(1'b0));
  FDRE \w_load_reg_696_reg[1] 
       (.C(ap_clk),
        .CE(reuse_select_reg_6910),
        .D(\w_load_reg_696_reg[10]_1 [1]),
        .Q(\w_load_reg_696_reg[10]_0 [1]),
        .R(1'b0));
  FDRE \w_load_reg_696_reg[2] 
       (.C(ap_clk),
        .CE(reuse_select_reg_6910),
        .D(\w_load_reg_696_reg[10]_1 [2]),
        .Q(\w_load_reg_696_reg[10]_0 [2]),
        .R(1'b0));
  FDRE \w_load_reg_696_reg[3] 
       (.C(ap_clk),
        .CE(reuse_select_reg_6910),
        .D(\w_load_reg_696_reg[10]_1 [3]),
        .Q(\w_load_reg_696_reg[10]_0 [3]),
        .R(1'b0));
  FDRE \w_load_reg_696_reg[4] 
       (.C(ap_clk),
        .CE(reuse_select_reg_6910),
        .D(\w_load_reg_696_reg[10]_1 [4]),
        .Q(\w_load_reg_696_reg[10]_0 [4]),
        .R(1'b0));
  FDRE \w_load_reg_696_reg[5] 
       (.C(ap_clk),
        .CE(reuse_select_reg_6910),
        .D(\w_load_reg_696_reg[10]_1 [5]),
        .Q(\w_load_reg_696_reg[10]_0 [5]),
        .R(1'b0));
  FDRE \w_load_reg_696_reg[6] 
       (.C(ap_clk),
        .CE(reuse_select_reg_6910),
        .D(\w_load_reg_696_reg[10]_1 [6]),
        .Q(\w_load_reg_696_reg[10]_0 [6]),
        .R(1'b0));
  FDRE \w_load_reg_696_reg[7] 
       (.C(ap_clk),
        .CE(reuse_select_reg_6910),
        .D(\w_load_reg_696_reg[10]_1 [7]),
        .Q(\w_load_reg_696_reg[10]_0 [7]),
        .R(1'b0));
  FDRE \w_load_reg_696_reg[8] 
       (.C(ap_clk),
        .CE(reuse_select_reg_6910),
        .D(\w_load_reg_696_reg[10]_1 [8]),
        .Q(\w_load_reg_696_reg[10]_0 [8]),
        .R(1'b0));
  FDRE \w_load_reg_696_reg[9] 
       (.C(ap_clk),
        .CE(reuse_select_reg_6910),
        .D(\w_load_reg_696_reg[10]_1 [9]),
        .Q(\w_load_reg_696_reg[10]_0 [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sw_compute_sw_compute_Pipeline_VITIS_LOOP_89_5" *) 
module design_2_sw_compute_0_0_sw_compute_sw_compute_Pipeline_VITIS_LOOP_89_5
   (ADDRBWRADDR,
    DIBDI,
    \ap_CS_fsm_reg[6] ,
    \ap_CS_fsm_reg[1]_0 ,
    acc_ce1,
    D,
    ADDRARDADDR,
    WEA,
    \ap_CS_fsm_reg[6]_0 ,
    \ap_CS_fsm_reg[6]_1 ,
    \ap_CS_fsm_reg[6]_2 ,
    \ap_CS_fsm_reg[6]_3 ,
    \ap_CS_fsm_reg[5] ,
    \acc_addr_1_reg_208_pp0_iter3_reg_reg[4]__0_0 ,
    \acc_addr_1_reg_208_pp0_iter3_reg_reg[6]__0_0 ,
    ap_clk,
    SR,
    Q,
    ram_reg,
    i_fu_64_reg,
    grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_acc_d0,
    ap_rst_n,
    ram_reg_0,
    ram_reg_1,
    grp_sw_compute_Pipeline_VITIS_LOOP_89_5_fu_96_ap_start_reg,
    ram_reg_2,
    k_cast_reg_656,
    ram_reg_3,
    ram_reg_4,
    DOADO,
    ram_reg_5,
    ram_reg_6,
    ram_reg_7,
    ram_reg_8,
    ram_reg_9,
    grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_acc_d0,
    ram_reg_10,
    \acc_load_1_reg_217_reg[30]_0 );
  output [0:0]ADDRBWRADDR;
  output [31:0]DIBDI;
  output \ap_CS_fsm_reg[6] ;
  output \ap_CS_fsm_reg[1]_0 ;
  output acc_ce1;
  output [1:0]D;
  output [6:0]ADDRARDADDR;
  output [0:0]WEA;
  output \ap_CS_fsm_reg[6]_0 ;
  output \ap_CS_fsm_reg[6]_1 ;
  output \ap_CS_fsm_reg[6]_2 ;
  output \ap_CS_fsm_reg[6]_3 ;
  output \ap_CS_fsm_reg[5] ;
  output \acc_addr_1_reg_208_pp0_iter3_reg_reg[4]__0_0 ;
  output \acc_addr_1_reg_208_pp0_iter3_reg_reg[6]__0_0 ;
  input ap_clk;
  input [0:0]SR;
  input [4:0]Q;
  input ram_reg;
  input [0:0]i_fu_64_reg;
  input [31:0]grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_acc_d0;
  input ap_rst_n;
  input ram_reg_0;
  input ram_reg_1;
  input grp_sw_compute_Pipeline_VITIS_LOOP_89_5_fu_96_ap_start_reg;
  input ram_reg_2;
  input [2:0]k_cast_reg_656;
  input ram_reg_3;
  input [0:0]ram_reg_4;
  input [0:0]DOADO;
  input ram_reg_5;
  input ram_reg_6;
  input ram_reg_7;
  input ram_reg_8;
  input ram_reg_9;
  input [31:0]grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_acc_d0;
  input [31:0]ram_reg_10;
  input [30:0]\acc_load_1_reg_217_reg[30]_0 ;

  wire [6:0]ADDRARDADDR;
  wire [0:0]ADDRBWRADDR;
  wire [1:0]D;
  wire [31:0]DIBDI;
  wire [0:0]DOADO;
  wire [4:0]Q;
  wire [0:0]SR;
  wire [0:0]WEA;
  wire [6:0]acc_addr_1_reg_208;
  wire acc_addr_1_reg_2080;
  wire \acc_addr_1_reg_208_pp0_iter2_reg_reg[0]_srl2_n_4 ;
  wire \acc_addr_1_reg_208_pp0_iter2_reg_reg[1]_srl2_n_4 ;
  wire \acc_addr_1_reg_208_pp0_iter2_reg_reg[2]_srl2_n_4 ;
  wire \acc_addr_1_reg_208_pp0_iter2_reg_reg[3]_srl2_n_4 ;
  wire \acc_addr_1_reg_208_pp0_iter2_reg_reg[4]_srl2_n_4 ;
  wire \acc_addr_1_reg_208_pp0_iter2_reg_reg[5]_srl2_n_4 ;
  wire \acc_addr_1_reg_208_pp0_iter2_reg_reg[6]_srl2_n_4 ;
  wire [6:0]acc_addr_1_reg_208_pp0_iter3_reg;
  wire \acc_addr_1_reg_208_pp0_iter3_reg_reg[4]__0_0 ;
  wire \acc_addr_1_reg_208_pp0_iter3_reg_reg[6]__0_0 ;
  wire acc_ce1;
  wire [30:0]acc_load_1_reg_217;
  wire acc_load_1_reg_2170;
  wire [30:0]\acc_load_1_reg_217_reg[30]_0 ;
  wire [6:0]add_ln89_fu_97_p2;
  wire \ap_CS_fsm[1]_i_1__4_n_4 ;
  wire ap_CS_fsm_pp0_stage0;
  wire ap_CS_fsm_pp0_stage1;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[5] ;
  wire \ap_CS_fsm_reg[6] ;
  wire \ap_CS_fsm_reg[6]_0 ;
  wire \ap_CS_fsm_reg[6]_1 ;
  wire \ap_CS_fsm_reg[6]_2 ;
  wire \ap_CS_fsm_reg[6]_3 ;
  wire [0:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_i_1__2_n_4;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter2_i_1__1_n_4;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter3_i_1_n_4;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_loop_exit_ready_pp0_iter2_reg;
  wire ap_rst_n;
  wire [6:0]ap_sig_allocacmp_i_2;
  wire [31:0]grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_acc_d0;
  wire grp_sw_compute_Pipeline_VITIS_LOOP_89_5_fu_96_ap_ready;
  wire grp_sw_compute_Pipeline_VITIS_LOOP_89_5_fu_96_ap_start_reg;
  wire [31:0]grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_acc_d0;
  wire [6:0]i_2_reg_199;
  wire [6:0]i_fu_48;
  wire i_fu_4802_out;
  wire \i_fu_48[6]_i_4_n_4 ;
  wire [0:0]i_fu_64_reg;
  wire icmp_ln89_fu_78_p2;
  wire icmp_ln89_reg_204;
  wire icmp_ln95_fu_175_p2;
  wire icmp_ln95_reg_242;
  wire \icmp_ln95_reg_242[0]_i_3_n_4 ;
  wire \icmp_ln95_reg_242[0]_i_4_n_4 ;
  wire \icmp_ln95_reg_242[0]_i_5_n_4 ;
  wire \icmp_ln95_reg_242[0]_i_6_n_4 ;
  wire \icmp_ln95_reg_242[0]_i_7_n_4 ;
  wire \icmp_ln95_reg_242[0]_i_8_n_4 ;
  wire \icmp_ln95_reg_242[0]_i_9_n_4 ;
  wire \icmp_ln95_reg_242_reg[0]_i_2_n_4 ;
  wire \icmp_ln95_reg_242_reg[0]_i_2_n_6 ;
  wire \icmp_ln95_reg_242_reg[0]_i_2_n_7 ;
  wire [2:0]k_cast_reg_656;
  wire mul_32s_10ns_32_2_1_U8_n_10;
  wire mul_32s_10ns_32_2_1_U8_n_11;
  wire mul_32s_10ns_32_2_1_U8_n_12;
  wire mul_32s_10ns_32_2_1_U8_n_13;
  wire mul_32s_10ns_32_2_1_U8_n_14;
  wire mul_32s_10ns_32_2_1_U8_n_15;
  wire mul_32s_10ns_32_2_1_U8_n_16;
  wire mul_32s_10ns_32_2_1_U8_n_17;
  wire mul_32s_10ns_32_2_1_U8_n_18;
  wire mul_32s_10ns_32_2_1_U8_n_19;
  wire mul_32s_10ns_32_2_1_U8_n_20;
  wire mul_32s_10ns_32_2_1_U8_n_21;
  wire mul_32s_10ns_32_2_1_U8_n_22;
  wire mul_32s_10ns_32_2_1_U8_n_23;
  wire mul_32s_10ns_32_2_1_U8_n_24;
  wire mul_32s_10ns_32_2_1_U8_n_25;
  wire mul_32s_10ns_32_2_1_U8_n_26;
  wire mul_32s_10ns_32_2_1_U8_n_27;
  wire mul_32s_10ns_32_2_1_U8_n_28;
  wire mul_32s_10ns_32_2_1_U8_n_29;
  wire mul_32s_10ns_32_2_1_U8_n_30;
  wire mul_32s_10ns_32_2_1_U8_n_31;
  wire mul_32s_10ns_32_2_1_U8_n_32;
  wire mul_32s_10ns_32_2_1_U8_n_33;
  wire mul_32s_10ns_32_2_1_U8_n_34;
  wire mul_32s_10ns_32_2_1_U8_n_4;
  wire mul_32s_10ns_32_2_1_U8_n_5;
  wire mul_32s_10ns_32_2_1_U8_n_6;
  wire mul_32s_10ns_32_2_1_U8_n_7;
  wire mul_32s_10ns_32_2_1_U8_n_8;
  wire mul_32s_10ns_32_2_1_U8_n_9;
  wire [31:1]mul_ln93_reg_222;
  wire p_1_in;
  wire ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;
  wire [31:0]ram_reg_10;
  wire ram_reg_2;
  wire ram_reg_3;
  wire [0:0]ram_reg_4;
  wire ram_reg_5;
  wire ram_reg_6;
  wire ram_reg_7;
  wire ram_reg_8;
  wire ram_reg_9;
  wire ram_reg_i_101_n_4;
  wire ram_reg_i_103_n_4;
  wire ram_reg_i_105_n_4;
  wire ram_reg_i_107_n_4;
  wire ram_reg_i_109_n_4;
  wire ram_reg_i_111_n_4;
  wire ram_reg_i_113_n_4;
  wire ram_reg_i_115_n_4;
  wire ram_reg_i_117_n_4;
  wire ram_reg_i_119_n_4;
  wire ram_reg_i_121_n_4;
  wire ram_reg_i_123_n_4;
  wire ram_reg_i_125_n_4;
  wire ram_reg_i_127_n_4;
  wire ram_reg_i_129_n_4;
  wire ram_reg_i_131_n_4;
  wire ram_reg_i_133_n_4;
  wire ram_reg_i_135_n_4;
  wire ram_reg_i_137_n_4;
  wire ram_reg_i_139_n_4;
  wire ram_reg_i_69_n_4;
  wire ram_reg_i_77_n_4;
  wire ram_reg_i_79_n_4;
  wire ram_reg_i_81_n_4;
  wire ram_reg_i_83_n_4;
  wire ram_reg_i_85_n_4;
  wire ram_reg_i_87_n_4;
  wire ram_reg_i_89_n_4;
  wire ram_reg_i_91_n_4;
  wire ram_reg_i_93_n_4;
  wire ram_reg_i_95_n_4;
  wire ram_reg_i_97_n_4;
  wire ram_reg_i_99_n_4;
  wire [16:0]select_ln93_reg_237;
  wire \select_ln93_reg_237[0]_i_1_n_4 ;
  wire \select_ln93_reg_237[12]_i_3_n_4 ;
  wire \select_ln93_reg_237[12]_i_4_n_4 ;
  wire \select_ln93_reg_237[12]_i_5_n_4 ;
  wire \select_ln93_reg_237[12]_i_6_n_4 ;
  wire \select_ln93_reg_237[1]_i_1_n_4 ;
  wire \select_ln93_reg_237[2]_i_1_n_4 ;
  wire \select_ln93_reg_237[3]_i_1_n_4 ;
  wire \select_ln93_reg_237[4]_i_1_n_4 ;
  wire \select_ln93_reg_237[4]_i_3_n_4 ;
  wire \select_ln93_reg_237[4]_i_4_n_4 ;
  wire \select_ln93_reg_237[4]_i_5_n_4 ;
  wire \select_ln93_reg_237[4]_i_6_n_4 ;
  wire \select_ln93_reg_237[4]_i_7_n_4 ;
  wire \select_ln93_reg_237[5]_i_1_n_4 ;
  wire \select_ln93_reg_237[6]_i_1_n_4 ;
  wire \select_ln93_reg_237[8]_i_3_n_4 ;
  wire \select_ln93_reg_237[8]_i_4_n_4 ;
  wire \select_ln93_reg_237[8]_i_5_n_4 ;
  wire \select_ln93_reg_237[8]_i_6_n_4 ;
  wire \select_ln93_reg_237_reg[12]_i_2_n_4 ;
  wire \select_ln93_reg_237_reg[12]_i_2_n_5 ;
  wire \select_ln93_reg_237_reg[12]_i_2_n_6 ;
  wire \select_ln93_reg_237_reg[12]_i_2_n_7 ;
  wire \select_ln93_reg_237_reg[4]_i_2_n_4 ;
  wire \select_ln93_reg_237_reg[4]_i_2_n_5 ;
  wire \select_ln93_reg_237_reg[4]_i_2_n_6 ;
  wire \select_ln93_reg_237_reg[4]_i_2_n_7 ;
  wire \select_ln93_reg_237_reg[8]_i_2_n_4 ;
  wire \select_ln93_reg_237_reg[8]_i_2_n_5 ;
  wire \select_ln93_reg_237_reg[8]_i_2_n_6 ;
  wire \select_ln93_reg_237_reg[8]_i_2_n_7 ;
  wire [15:1]sub_ln93_1_fu_149_p2;
  wire [31:16]sub_ln93_fu_130_p2;
  wire sub_ln93_fu_130_p2_carry__0_i_1_n_4;
  wire sub_ln93_fu_130_p2_carry__0_i_2_n_4;
  wire sub_ln93_fu_130_p2_carry__0_i_3_n_4;
  wire sub_ln93_fu_130_p2_carry__0_i_4_n_4;
  wire sub_ln93_fu_130_p2_carry__0_n_4;
  wire sub_ln93_fu_130_p2_carry__0_n_5;
  wire sub_ln93_fu_130_p2_carry__0_n_6;
  wire sub_ln93_fu_130_p2_carry__0_n_7;
  wire sub_ln93_fu_130_p2_carry__1_i_1_n_4;
  wire sub_ln93_fu_130_p2_carry__1_i_2_n_4;
  wire sub_ln93_fu_130_p2_carry__1_i_3_n_4;
  wire sub_ln93_fu_130_p2_carry__1_i_4_n_4;
  wire sub_ln93_fu_130_p2_carry__1_n_4;
  wire sub_ln93_fu_130_p2_carry__1_n_5;
  wire sub_ln93_fu_130_p2_carry__1_n_6;
  wire sub_ln93_fu_130_p2_carry__1_n_7;
  wire sub_ln93_fu_130_p2_carry__2_i_1_n_4;
  wire sub_ln93_fu_130_p2_carry__2_i_2_n_4;
  wire sub_ln93_fu_130_p2_carry__2_i_3_n_4;
  wire sub_ln93_fu_130_p2_carry__2_i_4_n_4;
  wire sub_ln93_fu_130_p2_carry__2_n_4;
  wire sub_ln93_fu_130_p2_carry__2_n_5;
  wire sub_ln93_fu_130_p2_carry__2_n_6;
  wire sub_ln93_fu_130_p2_carry__2_n_7;
  wire sub_ln93_fu_130_p2_carry__3_i_1_n_4;
  wire sub_ln93_fu_130_p2_carry__3_i_2_n_4;
  wire sub_ln93_fu_130_p2_carry__3_i_3_n_4;
  wire sub_ln93_fu_130_p2_carry__3_i_4_n_4;
  wire sub_ln93_fu_130_p2_carry__3_n_4;
  wire sub_ln93_fu_130_p2_carry__3_n_5;
  wire sub_ln93_fu_130_p2_carry__3_n_6;
  wire sub_ln93_fu_130_p2_carry__3_n_7;
  wire sub_ln93_fu_130_p2_carry__4_i_1_n_4;
  wire sub_ln93_fu_130_p2_carry__4_i_2_n_4;
  wire sub_ln93_fu_130_p2_carry__4_i_3_n_4;
  wire sub_ln93_fu_130_p2_carry__4_i_4_n_4;
  wire sub_ln93_fu_130_p2_carry__4_n_4;
  wire sub_ln93_fu_130_p2_carry__4_n_5;
  wire sub_ln93_fu_130_p2_carry__4_n_6;
  wire sub_ln93_fu_130_p2_carry__4_n_7;
  wire sub_ln93_fu_130_p2_carry__5_i_1_n_4;
  wire sub_ln93_fu_130_p2_carry__5_i_2_n_4;
  wire sub_ln93_fu_130_p2_carry__5_i_3_n_4;
  wire sub_ln93_fu_130_p2_carry__5_i_4_n_4;
  wire sub_ln93_fu_130_p2_carry__5_n_4;
  wire sub_ln93_fu_130_p2_carry__5_n_5;
  wire sub_ln93_fu_130_p2_carry__5_n_6;
  wire sub_ln93_fu_130_p2_carry__5_n_7;
  wire sub_ln93_fu_130_p2_carry__6_i_1_n_4;
  wire sub_ln93_fu_130_p2_carry__6_i_2_n_4;
  wire sub_ln93_fu_130_p2_carry__6_n_7;
  wire sub_ln93_fu_130_p2_carry_i_1_n_4;
  wire sub_ln93_fu_130_p2_carry_i_2_n_4;
  wire sub_ln93_fu_130_p2_carry_i_3_n_4;
  wire sub_ln93_fu_130_p2_carry_i_4_n_4;
  wire sub_ln93_fu_130_p2_carry_i_5_n_4;
  wire sub_ln93_fu_130_p2_carry_n_4;
  wire sub_ln93_fu_130_p2_carry_n_5;
  wire sub_ln93_fu_130_p2_carry_n_6;
  wire sub_ln93_fu_130_p2_carry_n_7;
  wire [9:0]tmp_2_fu_165_p4;
  wire [2:2]\NLW_icmp_ln95_reg_242_reg[0]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_icmp_ln95_reg_242_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]NLW_sub_ln93_fu_130_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_sub_ln93_fu_130_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_sub_ln93_fu_130_p2_carry__1_O_UNCONNECTED;
  wire [1:0]NLW_sub_ln93_fu_130_p2_carry__2_O_UNCONNECTED;
  wire [3:1]NLW_sub_ln93_fu_130_p2_carry__6_CO_UNCONNECTED;
  wire [3:2]NLW_sub_ln93_fu_130_p2_carry__6_O_UNCONNECTED;

  (* srl_bus_name = "inst/\grp_sw_compute_Pipeline_VITIS_LOOP_89_5_fu_96/acc_addr_1_reg_208_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\grp_sw_compute_Pipeline_VITIS_LOOP_89_5_fu_96/acc_addr_1_reg_208_pp0_iter2_reg_reg[0]_srl2 " *) 
  SRL16E \acc_addr_1_reg_208_pp0_iter2_reg_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage0),
        .CLK(ap_clk),
        .D(acc_addr_1_reg_208[0]),
        .Q(\acc_addr_1_reg_208_pp0_iter2_reg_reg[0]_srl2_n_4 ));
  (* srl_bus_name = "inst/\grp_sw_compute_Pipeline_VITIS_LOOP_89_5_fu_96/acc_addr_1_reg_208_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\grp_sw_compute_Pipeline_VITIS_LOOP_89_5_fu_96/acc_addr_1_reg_208_pp0_iter2_reg_reg[1]_srl2 " *) 
  SRL16E \acc_addr_1_reg_208_pp0_iter2_reg_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage0),
        .CLK(ap_clk),
        .D(acc_addr_1_reg_208[1]),
        .Q(\acc_addr_1_reg_208_pp0_iter2_reg_reg[1]_srl2_n_4 ));
  (* srl_bus_name = "inst/\grp_sw_compute_Pipeline_VITIS_LOOP_89_5_fu_96/acc_addr_1_reg_208_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\grp_sw_compute_Pipeline_VITIS_LOOP_89_5_fu_96/acc_addr_1_reg_208_pp0_iter2_reg_reg[2]_srl2 " *) 
  SRL16E \acc_addr_1_reg_208_pp0_iter2_reg_reg[2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage0),
        .CLK(ap_clk),
        .D(acc_addr_1_reg_208[2]),
        .Q(\acc_addr_1_reg_208_pp0_iter2_reg_reg[2]_srl2_n_4 ));
  (* srl_bus_name = "inst/\grp_sw_compute_Pipeline_VITIS_LOOP_89_5_fu_96/acc_addr_1_reg_208_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\grp_sw_compute_Pipeline_VITIS_LOOP_89_5_fu_96/acc_addr_1_reg_208_pp0_iter2_reg_reg[3]_srl2 " *) 
  SRL16E \acc_addr_1_reg_208_pp0_iter2_reg_reg[3]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage0),
        .CLK(ap_clk),
        .D(acc_addr_1_reg_208[3]),
        .Q(\acc_addr_1_reg_208_pp0_iter2_reg_reg[3]_srl2_n_4 ));
  (* srl_bus_name = "inst/\grp_sw_compute_Pipeline_VITIS_LOOP_89_5_fu_96/acc_addr_1_reg_208_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\grp_sw_compute_Pipeline_VITIS_LOOP_89_5_fu_96/acc_addr_1_reg_208_pp0_iter2_reg_reg[4]_srl2 " *) 
  SRL16E \acc_addr_1_reg_208_pp0_iter2_reg_reg[4]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage0),
        .CLK(ap_clk),
        .D(acc_addr_1_reg_208[4]),
        .Q(\acc_addr_1_reg_208_pp0_iter2_reg_reg[4]_srl2_n_4 ));
  (* srl_bus_name = "inst/\grp_sw_compute_Pipeline_VITIS_LOOP_89_5_fu_96/acc_addr_1_reg_208_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\grp_sw_compute_Pipeline_VITIS_LOOP_89_5_fu_96/acc_addr_1_reg_208_pp0_iter2_reg_reg[5]_srl2 " *) 
  SRL16E \acc_addr_1_reg_208_pp0_iter2_reg_reg[5]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage0),
        .CLK(ap_clk),
        .D(acc_addr_1_reg_208[5]),
        .Q(\acc_addr_1_reg_208_pp0_iter2_reg_reg[5]_srl2_n_4 ));
  (* srl_bus_name = "inst/\grp_sw_compute_Pipeline_VITIS_LOOP_89_5_fu_96/acc_addr_1_reg_208_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\grp_sw_compute_Pipeline_VITIS_LOOP_89_5_fu_96/acc_addr_1_reg_208_pp0_iter2_reg_reg[6]_srl2 " *) 
  SRL16E \acc_addr_1_reg_208_pp0_iter2_reg_reg[6]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage0),
        .CLK(ap_clk),
        .D(acc_addr_1_reg_208[6]),
        .Q(\acc_addr_1_reg_208_pp0_iter2_reg_reg[6]_srl2_n_4 ));
  FDRE \acc_addr_1_reg_208_pp0_iter3_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\acc_addr_1_reg_208_pp0_iter2_reg_reg[0]_srl2_n_4 ),
        .Q(acc_addr_1_reg_208_pp0_iter3_reg[0]),
        .R(1'b0));
  FDRE \acc_addr_1_reg_208_pp0_iter3_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\acc_addr_1_reg_208_pp0_iter2_reg_reg[1]_srl2_n_4 ),
        .Q(acc_addr_1_reg_208_pp0_iter3_reg[1]),
        .R(1'b0));
  FDRE \acc_addr_1_reg_208_pp0_iter3_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\acc_addr_1_reg_208_pp0_iter2_reg_reg[2]_srl2_n_4 ),
        .Q(acc_addr_1_reg_208_pp0_iter3_reg[2]),
        .R(1'b0));
  FDRE \acc_addr_1_reg_208_pp0_iter3_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\acc_addr_1_reg_208_pp0_iter2_reg_reg[3]_srl2_n_4 ),
        .Q(acc_addr_1_reg_208_pp0_iter3_reg[3]),
        .R(1'b0));
  FDRE \acc_addr_1_reg_208_pp0_iter3_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\acc_addr_1_reg_208_pp0_iter2_reg_reg[4]_srl2_n_4 ),
        .Q(acc_addr_1_reg_208_pp0_iter3_reg[4]),
        .R(1'b0));
  FDRE \acc_addr_1_reg_208_pp0_iter3_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\acc_addr_1_reg_208_pp0_iter2_reg_reg[5]_srl2_n_4 ),
        .Q(acc_addr_1_reg_208_pp0_iter3_reg[5]),
        .R(1'b0));
  FDRE \acc_addr_1_reg_208_pp0_iter3_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\acc_addr_1_reg_208_pp0_iter2_reg_reg[6]_srl2_n_4 ),
        .Q(acc_addr_1_reg_208_pp0_iter3_reg[6]),
        .R(1'b0));
  FDRE \acc_addr_1_reg_208_reg[0] 
       (.C(ap_clk),
        .CE(acc_addr_1_reg_2080),
        .D(ap_sig_allocacmp_i_2[0]),
        .Q(acc_addr_1_reg_208[0]),
        .R(1'b0));
  FDRE \acc_addr_1_reg_208_reg[1] 
       (.C(ap_clk),
        .CE(acc_addr_1_reg_2080),
        .D(ap_sig_allocacmp_i_2[1]),
        .Q(acc_addr_1_reg_208[1]),
        .R(1'b0));
  FDRE \acc_addr_1_reg_208_reg[2] 
       (.C(ap_clk),
        .CE(acc_addr_1_reg_2080),
        .D(ap_sig_allocacmp_i_2[2]),
        .Q(acc_addr_1_reg_208[2]),
        .R(1'b0));
  FDRE \acc_addr_1_reg_208_reg[3] 
       (.C(ap_clk),
        .CE(acc_addr_1_reg_2080),
        .D(ap_sig_allocacmp_i_2[3]),
        .Q(acc_addr_1_reg_208[3]),
        .R(1'b0));
  FDRE \acc_addr_1_reg_208_reg[4] 
       (.C(ap_clk),
        .CE(acc_addr_1_reg_2080),
        .D(ap_sig_allocacmp_i_2[4]),
        .Q(acc_addr_1_reg_208[4]),
        .R(1'b0));
  FDRE \acc_addr_1_reg_208_reg[5] 
       (.C(ap_clk),
        .CE(acc_addr_1_reg_2080),
        .D(ap_sig_allocacmp_i_2[5]),
        .Q(acc_addr_1_reg_208[5]),
        .R(1'b0));
  FDRE \acc_addr_1_reg_208_reg[6] 
       (.C(ap_clk),
        .CE(acc_addr_1_reg_2080),
        .D(ap_sig_allocacmp_i_2[6]),
        .Q(acc_addr_1_reg_208[6]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \acc_load_1_reg_217[30]_i_1 
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(ap_enable_reg_pp0_iter1),
        .O(acc_load_1_reg_2170));
  FDRE \acc_load_1_reg_217_reg[0] 
       (.C(ap_clk),
        .CE(acc_load_1_reg_2170),
        .D(\acc_load_1_reg_217_reg[30]_0 [0]),
        .Q(acc_load_1_reg_217[0]),
        .R(1'b0));
  FDRE \acc_load_1_reg_217_reg[10] 
       (.C(ap_clk),
        .CE(acc_load_1_reg_2170),
        .D(\acc_load_1_reg_217_reg[30]_0 [10]),
        .Q(acc_load_1_reg_217[10]),
        .R(1'b0));
  FDRE \acc_load_1_reg_217_reg[11] 
       (.C(ap_clk),
        .CE(acc_load_1_reg_2170),
        .D(\acc_load_1_reg_217_reg[30]_0 [11]),
        .Q(acc_load_1_reg_217[11]),
        .R(1'b0));
  FDRE \acc_load_1_reg_217_reg[12] 
       (.C(ap_clk),
        .CE(acc_load_1_reg_2170),
        .D(\acc_load_1_reg_217_reg[30]_0 [12]),
        .Q(acc_load_1_reg_217[12]),
        .R(1'b0));
  FDRE \acc_load_1_reg_217_reg[13] 
       (.C(ap_clk),
        .CE(acc_load_1_reg_2170),
        .D(\acc_load_1_reg_217_reg[30]_0 [13]),
        .Q(acc_load_1_reg_217[13]),
        .R(1'b0));
  FDRE \acc_load_1_reg_217_reg[14] 
       (.C(ap_clk),
        .CE(acc_load_1_reg_2170),
        .D(\acc_load_1_reg_217_reg[30]_0 [14]),
        .Q(acc_load_1_reg_217[14]),
        .R(1'b0));
  FDRE \acc_load_1_reg_217_reg[15] 
       (.C(ap_clk),
        .CE(acc_load_1_reg_2170),
        .D(\acc_load_1_reg_217_reg[30]_0 [15]),
        .Q(acc_load_1_reg_217[15]),
        .R(1'b0));
  FDRE \acc_load_1_reg_217_reg[16] 
       (.C(ap_clk),
        .CE(acc_load_1_reg_2170),
        .D(\acc_load_1_reg_217_reg[30]_0 [16]),
        .Q(acc_load_1_reg_217[16]),
        .R(1'b0));
  FDRE \acc_load_1_reg_217_reg[17] 
       (.C(ap_clk),
        .CE(acc_load_1_reg_2170),
        .D(\acc_load_1_reg_217_reg[30]_0 [17]),
        .Q(acc_load_1_reg_217[17]),
        .R(1'b0));
  FDRE \acc_load_1_reg_217_reg[18] 
       (.C(ap_clk),
        .CE(acc_load_1_reg_2170),
        .D(\acc_load_1_reg_217_reg[30]_0 [18]),
        .Q(acc_load_1_reg_217[18]),
        .R(1'b0));
  FDRE \acc_load_1_reg_217_reg[19] 
       (.C(ap_clk),
        .CE(acc_load_1_reg_2170),
        .D(\acc_load_1_reg_217_reg[30]_0 [19]),
        .Q(acc_load_1_reg_217[19]),
        .R(1'b0));
  FDRE \acc_load_1_reg_217_reg[1] 
       (.C(ap_clk),
        .CE(acc_load_1_reg_2170),
        .D(\acc_load_1_reg_217_reg[30]_0 [1]),
        .Q(acc_load_1_reg_217[1]),
        .R(1'b0));
  FDRE \acc_load_1_reg_217_reg[20] 
       (.C(ap_clk),
        .CE(acc_load_1_reg_2170),
        .D(\acc_load_1_reg_217_reg[30]_0 [20]),
        .Q(acc_load_1_reg_217[20]),
        .R(1'b0));
  FDRE \acc_load_1_reg_217_reg[21] 
       (.C(ap_clk),
        .CE(acc_load_1_reg_2170),
        .D(\acc_load_1_reg_217_reg[30]_0 [21]),
        .Q(acc_load_1_reg_217[21]),
        .R(1'b0));
  FDRE \acc_load_1_reg_217_reg[22] 
       (.C(ap_clk),
        .CE(acc_load_1_reg_2170),
        .D(\acc_load_1_reg_217_reg[30]_0 [22]),
        .Q(acc_load_1_reg_217[22]),
        .R(1'b0));
  FDRE \acc_load_1_reg_217_reg[23] 
       (.C(ap_clk),
        .CE(acc_load_1_reg_2170),
        .D(\acc_load_1_reg_217_reg[30]_0 [23]),
        .Q(acc_load_1_reg_217[23]),
        .R(1'b0));
  FDRE \acc_load_1_reg_217_reg[24] 
       (.C(ap_clk),
        .CE(acc_load_1_reg_2170),
        .D(\acc_load_1_reg_217_reg[30]_0 [24]),
        .Q(acc_load_1_reg_217[24]),
        .R(1'b0));
  FDRE \acc_load_1_reg_217_reg[25] 
       (.C(ap_clk),
        .CE(acc_load_1_reg_2170),
        .D(\acc_load_1_reg_217_reg[30]_0 [25]),
        .Q(acc_load_1_reg_217[25]),
        .R(1'b0));
  FDRE \acc_load_1_reg_217_reg[26] 
       (.C(ap_clk),
        .CE(acc_load_1_reg_2170),
        .D(\acc_load_1_reg_217_reg[30]_0 [26]),
        .Q(acc_load_1_reg_217[26]),
        .R(1'b0));
  FDRE \acc_load_1_reg_217_reg[27] 
       (.C(ap_clk),
        .CE(acc_load_1_reg_2170),
        .D(\acc_load_1_reg_217_reg[30]_0 [27]),
        .Q(acc_load_1_reg_217[27]),
        .R(1'b0));
  FDRE \acc_load_1_reg_217_reg[28] 
       (.C(ap_clk),
        .CE(acc_load_1_reg_2170),
        .D(\acc_load_1_reg_217_reg[30]_0 [28]),
        .Q(acc_load_1_reg_217[28]),
        .R(1'b0));
  FDRE \acc_load_1_reg_217_reg[29] 
       (.C(ap_clk),
        .CE(acc_load_1_reg_2170),
        .D(\acc_load_1_reg_217_reg[30]_0 [29]),
        .Q(acc_load_1_reg_217[29]),
        .R(1'b0));
  FDRE \acc_load_1_reg_217_reg[2] 
       (.C(ap_clk),
        .CE(acc_load_1_reg_2170),
        .D(\acc_load_1_reg_217_reg[30]_0 [2]),
        .Q(acc_load_1_reg_217[2]),
        .R(1'b0));
  FDRE \acc_load_1_reg_217_reg[30] 
       (.C(ap_clk),
        .CE(acc_load_1_reg_2170),
        .D(\acc_load_1_reg_217_reg[30]_0 [30]),
        .Q(acc_load_1_reg_217[30]),
        .R(1'b0));
  FDRE \acc_load_1_reg_217_reg[3] 
       (.C(ap_clk),
        .CE(acc_load_1_reg_2170),
        .D(\acc_load_1_reg_217_reg[30]_0 [3]),
        .Q(acc_load_1_reg_217[3]),
        .R(1'b0));
  FDRE \acc_load_1_reg_217_reg[4] 
       (.C(ap_clk),
        .CE(acc_load_1_reg_2170),
        .D(\acc_load_1_reg_217_reg[30]_0 [4]),
        .Q(acc_load_1_reg_217[4]),
        .R(1'b0));
  FDRE \acc_load_1_reg_217_reg[5] 
       (.C(ap_clk),
        .CE(acc_load_1_reg_2170),
        .D(\acc_load_1_reg_217_reg[30]_0 [5]),
        .Q(acc_load_1_reg_217[5]),
        .R(1'b0));
  FDRE \acc_load_1_reg_217_reg[6] 
       (.C(ap_clk),
        .CE(acc_load_1_reg_2170),
        .D(\acc_load_1_reg_217_reg[30]_0 [6]),
        .Q(acc_load_1_reg_217[6]),
        .R(1'b0));
  FDRE \acc_load_1_reg_217_reg[7] 
       (.C(ap_clk),
        .CE(acc_load_1_reg_2170),
        .D(\acc_load_1_reg_217_reg[30]_0 [7]),
        .Q(acc_load_1_reg_217[7]),
        .R(1'b0));
  FDRE \acc_load_1_reg_217_reg[8] 
       (.C(ap_clk),
        .CE(acc_load_1_reg_2170),
        .D(\acc_load_1_reg_217_reg[30]_0 [8]),
        .Q(acc_load_1_reg_217[8]),
        .R(1'b0));
  FDRE \acc_load_1_reg_217_reg[9] 
       (.C(ap_clk),
        .CE(acc_load_1_reg_2170),
        .D(\acc_load_1_reg_217_reg[30]_0 [9]),
        .Q(acc_load_1_reg_217[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h0001FFFF)) 
    \ap_CS_fsm[0]_i_1__4 
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(grp_sw_compute_Pipeline_VITIS_LOOP_89_5_fu_96_ap_start_reg),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT5 #(
    .INIT(32'h55555554)) 
    \ap_CS_fsm[1]_i_1__4 
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(grp_sw_compute_Pipeline_VITIS_LOOP_89_5_fu_96_ap_start_reg),
        .I4(ap_enable_reg_pp0_iter1),
        .O(\ap_CS_fsm[1]_i_1__4_n_4 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm),
        .Q(ap_CS_fsm_pp0_stage0),
        .S(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[1]_i_1__4_n_4 ),
        .Q(ap_CS_fsm_pp0_stage1),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ap_enable_reg_pp0_iter0_reg_i_1__0
       (.I0(grp_sw_compute_Pipeline_VITIS_LOOP_89_5_fu_96_ap_start_reg),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .O(ap_enable_reg_pp0_iter0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0),
        .Q(ap_enable_reg_pp0_iter0_reg),
        .R(SR));
  LUT5 #(
    .INIT(32'h4F400000)) 
    ap_enable_reg_pp0_iter1_i_1__2
       (.I0(icmp_ln89_reg_204),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(ap_rst_n),
        .O(ap_enable_reg_pp0_iter1_i_1__2_n_4));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__2_n_4),
        .Q(ap_enable_reg_pp0_iter1),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    ap_enable_reg_pp0_iter2_i_1__1
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ap_enable_reg_pp0_iter2),
        .O(ap_enable_reg_pp0_iter2_i_1__1_n_4));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1__1_n_4),
        .Q(ap_enable_reg_pp0_iter2),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ap_enable_reg_pp0_iter3_i_1
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ap_enable_reg_pp0_iter3),
        .O(ap_enable_reg_pp0_iter3_i_1_n_4));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter3_i_1_n_4),
        .Q(ap_enable_reg_pp0_iter3),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT4 #(
    .INIT(16'h8A80)) 
    ap_loop_exit_ready_pp0_iter1_reg_i_1
       (.I0(icmp_ln89_reg_204),
        .I1(grp_sw_compute_Pipeline_VITIS_LOOP_89_5_fu_96_ap_start_reg),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .O(grp_sw_compute_Pipeline_VITIS_LOOP_89_5_fu_96_ap_ready));
  FDRE ap_loop_exit_ready_pp0_iter1_reg_reg
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(grp_sw_compute_Pipeline_VITIS_LOOP_89_5_fu_96_ap_ready),
        .Q(ap_loop_exit_ready_pp0_iter1_reg),
        .R(1'b0));
  FDRE ap_loop_exit_ready_pp0_iter2_reg_reg
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(ap_loop_exit_ready_pp0_iter1_reg),
        .Q(ap_loop_exit_ready_pp0_iter2_reg),
        .R(1'b0));
  design_2_sw_compute_0_0_sw_compute_flow_control_loop_pipe_sequential_init_7 flow_control_loop_pipe_sequential_init_U
       (.ADDRARDADDR(ADDRARDADDR),
        .D(D),
        .E(acc_addr_1_reg_2080),
        .Q({ap_CS_fsm_pp0_stage1,ap_CS_fsm_pp0_stage0}),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .ap_loop_exit_ready_pp0_iter2_reg(ap_loop_exit_ready_pp0_iter2_reg),
        .ap_rst_n(ap_rst_n),
        .grp_sw_compute_Pipeline_VITIS_LOOP_89_5_fu_96_ap_start_reg(grp_sw_compute_Pipeline_VITIS_LOOP_89_5_fu_96_ap_start_reg),
        .i_fu_4802_out(i_fu_4802_out),
        .\i_fu_48_reg[6] (ap_sig_allocacmp_i_2),
        .icmp_ln89_fu_78_p2(icmp_ln89_fu_78_p2),
        .\icmp_ln89_reg_204_reg[0] (i_fu_48),
        .k_cast_reg_656(k_cast_reg_656),
        .ram_reg(Q[2:1]),
        .ram_reg_0(acc_addr_1_reg_208),
        .ram_reg_1(ram_reg_2),
        .ram_reg_2(ram_reg_3),
        .ram_reg_3(ram_reg_4));
  LUT6 #(
    .INIT(64'hABAAFFAAFFAAFFAA)) 
    grp_sw_compute_Pipeline_VITIS_LOOP_89_5_fu_96_ap_start_reg_i_1
       (.I0(Q[1]),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(grp_sw_compute_Pipeline_VITIS_LOOP_89_5_fu_96_ap_start_reg),
        .I4(ap_CS_fsm_pp0_stage1),
        .I5(icmp_ln89_reg_204),
        .O(\ap_CS_fsm_reg[5] ));
  FDRE \i_2_reg_199_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(ap_sig_allocacmp_i_2[0]),
        .Q(i_2_reg_199[0]),
        .R(1'b0));
  FDRE \i_2_reg_199_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(ap_sig_allocacmp_i_2[1]),
        .Q(i_2_reg_199[1]),
        .R(1'b0));
  FDRE \i_2_reg_199_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(ap_sig_allocacmp_i_2[2]),
        .Q(i_2_reg_199[2]),
        .R(1'b0));
  FDRE \i_2_reg_199_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(ap_sig_allocacmp_i_2[3]),
        .Q(i_2_reg_199[3]),
        .R(1'b0));
  FDRE \i_2_reg_199_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(ap_sig_allocacmp_i_2[4]),
        .Q(i_2_reg_199[4]),
        .R(1'b0));
  FDRE \i_2_reg_199_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(ap_sig_allocacmp_i_2[5]),
        .Q(i_2_reg_199[5]),
        .R(1'b0));
  FDRE \i_2_reg_199_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(ap_sig_allocacmp_i_2[6]),
        .Q(i_2_reg_199[6]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \i_fu_48[0]_i_1 
       (.I0(i_2_reg_199[0]),
        .O(add_ln89_fu_97_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_fu_48[1]_i_1 
       (.I0(i_2_reg_199[0]),
        .I1(i_2_reg_199[1]),
        .O(add_ln89_fu_97_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \i_fu_48[2]_i_1 
       (.I0(i_2_reg_199[0]),
        .I1(i_2_reg_199[1]),
        .I2(i_2_reg_199[2]),
        .O(add_ln89_fu_97_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \i_fu_48[3]_i_1 
       (.I0(i_2_reg_199[1]),
        .I1(i_2_reg_199[0]),
        .I2(i_2_reg_199[2]),
        .I3(i_2_reg_199[3]),
        .O(add_ln89_fu_97_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \i_fu_48[4]_i_1 
       (.I0(i_2_reg_199[2]),
        .I1(i_2_reg_199[0]),
        .I2(i_2_reg_199[1]),
        .I3(i_2_reg_199[3]),
        .I4(i_2_reg_199[4]),
        .O(add_ln89_fu_97_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \i_fu_48[5]_i_1 
       (.I0(i_2_reg_199[3]),
        .I1(i_2_reg_199[1]),
        .I2(i_2_reg_199[0]),
        .I3(i_2_reg_199[2]),
        .I4(i_2_reg_199[4]),
        .I5(i_2_reg_199[5]),
        .O(add_ln89_fu_97_p2[5]));
  LUT5 #(
    .INIT(32'h00008A80)) 
    \i_fu_48[6]_i_2 
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(grp_sw_compute_Pipeline_VITIS_LOOP_89_5_fu_96_ap_start_reg),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(icmp_ln89_reg_204),
        .O(p_1_in));
  LUT3 #(
    .INIT(8'h78)) 
    \i_fu_48[6]_i_3 
       (.I0(\i_fu_48[6]_i_4_n_4 ),
        .I1(i_2_reg_199[5]),
        .I2(i_2_reg_199[6]),
        .O(add_ln89_fu_97_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \i_fu_48[6]_i_4 
       (.I0(i_2_reg_199[4]),
        .I1(i_2_reg_199[2]),
        .I2(i_2_reg_199[0]),
        .I3(i_2_reg_199[1]),
        .I4(i_2_reg_199[3]),
        .O(\i_fu_48[6]_i_4_n_4 ));
  FDRE \i_fu_48_reg[0] 
       (.C(ap_clk),
        .CE(p_1_in),
        .D(add_ln89_fu_97_p2[0]),
        .Q(i_fu_48[0]),
        .R(i_fu_4802_out));
  FDRE \i_fu_48_reg[1] 
       (.C(ap_clk),
        .CE(p_1_in),
        .D(add_ln89_fu_97_p2[1]),
        .Q(i_fu_48[1]),
        .R(i_fu_4802_out));
  FDRE \i_fu_48_reg[2] 
       (.C(ap_clk),
        .CE(p_1_in),
        .D(add_ln89_fu_97_p2[2]),
        .Q(i_fu_48[2]),
        .R(i_fu_4802_out));
  FDRE \i_fu_48_reg[3] 
       (.C(ap_clk),
        .CE(p_1_in),
        .D(add_ln89_fu_97_p2[3]),
        .Q(i_fu_48[3]),
        .R(i_fu_4802_out));
  FDRE \i_fu_48_reg[4] 
       (.C(ap_clk),
        .CE(p_1_in),
        .D(add_ln89_fu_97_p2[4]),
        .Q(i_fu_48[4]),
        .R(i_fu_4802_out));
  FDSE \i_fu_48_reg[5] 
       (.C(ap_clk),
        .CE(p_1_in),
        .D(add_ln89_fu_97_p2[5]),
        .Q(i_fu_48[5]),
        .S(i_fu_4802_out));
  FDRE \i_fu_48_reg[6] 
       (.C(ap_clk),
        .CE(p_1_in),
        .D(add_ln89_fu_97_p2[6]),
        .Q(i_fu_48[6]),
        .R(i_fu_4802_out));
  FDRE \icmp_ln89_reg_204_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(icmp_ln89_fu_78_p2),
        .Q(icmp_ln89_reg_204),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDDDDDDDDDDDDDD0)) 
    \icmp_ln95_reg_242[0]_i_1 
       (.I0(mul_ln93_reg_222[31]),
        .I1(\icmp_ln95_reg_242_reg[0]_i_2_n_4 ),
        .I2(\icmp_ln95_reg_242[0]_i_3_n_4 ),
        .I3(\icmp_ln95_reg_242[0]_i_4_n_4 ),
        .I4(\icmp_ln95_reg_242[0]_i_5_n_4 ),
        .I5(\icmp_ln95_reg_242[0]_i_6_n_4 ),
        .O(icmp_ln95_fu_175_p2));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT5 #(
    .INIT(32'hFFFACCFA)) 
    \icmp_ln95_reg_242[0]_i_3 
       (.I0(mul_ln93_reg_222[28]),
        .I1(sub_ln93_1_fu_149_p2[12]),
        .I2(mul_ln93_reg_222[27]),
        .I3(mul_ln93_reg_222[31]),
        .I4(sub_ln93_1_fu_149_p2[11]),
        .O(\icmp_ln95_reg_242[0]_i_3_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT5 #(
    .INIT(32'hFFFACCFA)) 
    \icmp_ln95_reg_242[0]_i_4 
       (.I0(mul_ln93_reg_222[26]),
        .I1(sub_ln93_1_fu_149_p2[10]),
        .I2(mul_ln93_reg_222[25]),
        .I3(mul_ln93_reg_222[31]),
        .I4(sub_ln93_1_fu_149_p2[9]),
        .O(\icmp_ln95_reg_242[0]_i_4_n_4 ));
  LUT6 #(
    .INIT(64'hFFFFFFCCFAFAFFCC)) 
    \icmp_ln95_reg_242[0]_i_5 
       (.I0(sub_ln93_1_fu_149_p2[7]),
        .I1(mul_ln93_reg_222[23]),
        .I2(sub_ln93_1_fu_149_p2[8]),
        .I3(mul_ln93_reg_222[24]),
        .I4(mul_ln93_reg_222[31]),
        .I5(sub_ln93_1_fu_149_p2[15]),
        .O(\icmp_ln95_reg_242[0]_i_5_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT5 #(
    .INIT(32'hFFFACCFA)) 
    \icmp_ln95_reg_242[0]_i_6 
       (.I0(mul_ln93_reg_222[30]),
        .I1(sub_ln93_1_fu_149_p2[14]),
        .I2(mul_ln93_reg_222[29]),
        .I3(mul_ln93_reg_222[31]),
        .I4(sub_ln93_1_fu_149_p2[13]),
        .O(\icmp_ln95_reg_242[0]_i_6_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln95_reg_242[0]_i_7 
       (.I0(sub_ln93_fu_130_p2[31]),
        .O(\icmp_ln95_reg_242[0]_i_7_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln95_reg_242[0]_i_8 
       (.I0(sub_ln93_fu_130_p2[30]),
        .O(\icmp_ln95_reg_242[0]_i_8_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln95_reg_242[0]_i_9 
       (.I0(sub_ln93_fu_130_p2[29]),
        .O(\icmp_ln95_reg_242[0]_i_9_n_4 ));
  FDRE \icmp_ln95_reg_242_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(icmp_ln95_fu_175_p2),
        .Q(icmp_ln95_reg_242),
        .R(1'b0));
  CARRY4 \icmp_ln95_reg_242_reg[0]_i_2 
       (.CI(\select_ln93_reg_237_reg[12]_i_2_n_4 ),
        .CO({\icmp_ln95_reg_242_reg[0]_i_2_n_4 ,\NLW_icmp_ln95_reg_242_reg[0]_i_2_CO_UNCONNECTED [2],\icmp_ln95_reg_242_reg[0]_i_2_n_6 ,\icmp_ln95_reg_242_reg[0]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_icmp_ln95_reg_242_reg[0]_i_2_O_UNCONNECTED [3],sub_ln93_1_fu_149_p2[15:13]}),
        .S({1'b1,\icmp_ln95_reg_242[0]_i_7_n_4 ,\icmp_ln95_reg_242[0]_i_8_n_4 ,\icmp_ln95_reg_242[0]_i_9_n_4 }));
  design_2_sw_compute_0_0_sw_compute_mul_32s_10ns_32_2_1 mul_32s_10ns_32_2_1_U8
       (.Q(acc_load_1_reg_217),
        .ap_clk(ap_clk),
        .\dout_reg[31]_0 ({mul_32s_10ns_32_2_1_U8_n_4,mul_32s_10ns_32_2_1_U8_n_5,mul_32s_10ns_32_2_1_U8_n_6,mul_32s_10ns_32_2_1_U8_n_7,mul_32s_10ns_32_2_1_U8_n_8,mul_32s_10ns_32_2_1_U8_n_9,mul_32s_10ns_32_2_1_U8_n_10,mul_32s_10ns_32_2_1_U8_n_11,mul_32s_10ns_32_2_1_U8_n_12,mul_32s_10ns_32_2_1_U8_n_13,mul_32s_10ns_32_2_1_U8_n_14,mul_32s_10ns_32_2_1_U8_n_15,mul_32s_10ns_32_2_1_U8_n_16,mul_32s_10ns_32_2_1_U8_n_17,mul_32s_10ns_32_2_1_U8_n_18,mul_32s_10ns_32_2_1_U8_n_19,mul_32s_10ns_32_2_1_U8_n_20,mul_32s_10ns_32_2_1_U8_n_21,mul_32s_10ns_32_2_1_U8_n_22,mul_32s_10ns_32_2_1_U8_n_23,mul_32s_10ns_32_2_1_U8_n_24,mul_32s_10ns_32_2_1_U8_n_25,mul_32s_10ns_32_2_1_U8_n_26,mul_32s_10ns_32_2_1_U8_n_27,mul_32s_10ns_32_2_1_U8_n_28,mul_32s_10ns_32_2_1_U8_n_29,mul_32s_10ns_32_2_1_U8_n_30,mul_32s_10ns_32_2_1_U8_n_31,mul_32s_10ns_32_2_1_U8_n_32,mul_32s_10ns_32_2_1_U8_n_33,mul_32s_10ns_32_2_1_U8_n_34}));
  FDRE \mul_ln93_reg_222_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(mul_32s_10ns_32_2_1_U8_n_25),
        .Q(mul_ln93_reg_222[10]),
        .R(1'b0));
  FDRE \mul_ln93_reg_222_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(mul_32s_10ns_32_2_1_U8_n_24),
        .Q(mul_ln93_reg_222[11]),
        .R(1'b0));
  FDRE \mul_ln93_reg_222_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(mul_32s_10ns_32_2_1_U8_n_23),
        .Q(mul_ln93_reg_222[12]),
        .R(1'b0));
  FDRE \mul_ln93_reg_222_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(mul_32s_10ns_32_2_1_U8_n_22),
        .Q(mul_ln93_reg_222[13]),
        .R(1'b0));
  FDRE \mul_ln93_reg_222_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(mul_32s_10ns_32_2_1_U8_n_21),
        .Q(mul_ln93_reg_222[14]),
        .R(1'b0));
  FDRE \mul_ln93_reg_222_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(mul_32s_10ns_32_2_1_U8_n_20),
        .Q(mul_ln93_reg_222[15]),
        .R(1'b0));
  FDRE \mul_ln93_reg_222_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(mul_32s_10ns_32_2_1_U8_n_19),
        .Q(mul_ln93_reg_222[16]),
        .R(1'b0));
  FDRE \mul_ln93_reg_222_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(mul_32s_10ns_32_2_1_U8_n_18),
        .Q(mul_ln93_reg_222[17]),
        .R(1'b0));
  FDRE \mul_ln93_reg_222_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(mul_32s_10ns_32_2_1_U8_n_17),
        .Q(mul_ln93_reg_222[18]),
        .R(1'b0));
  FDRE \mul_ln93_reg_222_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(mul_32s_10ns_32_2_1_U8_n_16),
        .Q(mul_ln93_reg_222[19]),
        .R(1'b0));
  FDRE \mul_ln93_reg_222_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(mul_32s_10ns_32_2_1_U8_n_34),
        .Q(mul_ln93_reg_222[1]),
        .R(1'b0));
  FDRE \mul_ln93_reg_222_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(mul_32s_10ns_32_2_1_U8_n_15),
        .Q(mul_ln93_reg_222[20]),
        .R(1'b0));
  FDRE \mul_ln93_reg_222_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(mul_32s_10ns_32_2_1_U8_n_14),
        .Q(mul_ln93_reg_222[21]),
        .R(1'b0));
  FDRE \mul_ln93_reg_222_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(mul_32s_10ns_32_2_1_U8_n_13),
        .Q(mul_ln93_reg_222[22]),
        .R(1'b0));
  FDRE \mul_ln93_reg_222_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(mul_32s_10ns_32_2_1_U8_n_12),
        .Q(mul_ln93_reg_222[23]),
        .R(1'b0));
  FDRE \mul_ln93_reg_222_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(mul_32s_10ns_32_2_1_U8_n_11),
        .Q(mul_ln93_reg_222[24]),
        .R(1'b0));
  FDRE \mul_ln93_reg_222_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(mul_32s_10ns_32_2_1_U8_n_10),
        .Q(mul_ln93_reg_222[25]),
        .R(1'b0));
  FDRE \mul_ln93_reg_222_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(mul_32s_10ns_32_2_1_U8_n_9),
        .Q(mul_ln93_reg_222[26]),
        .R(1'b0));
  FDRE \mul_ln93_reg_222_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(mul_32s_10ns_32_2_1_U8_n_8),
        .Q(mul_ln93_reg_222[27]),
        .R(1'b0));
  FDRE \mul_ln93_reg_222_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(mul_32s_10ns_32_2_1_U8_n_7),
        .Q(mul_ln93_reg_222[28]),
        .R(1'b0));
  FDRE \mul_ln93_reg_222_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(mul_32s_10ns_32_2_1_U8_n_6),
        .Q(mul_ln93_reg_222[29]),
        .R(1'b0));
  FDRE \mul_ln93_reg_222_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(mul_32s_10ns_32_2_1_U8_n_33),
        .Q(mul_ln93_reg_222[2]),
        .R(1'b0));
  FDRE \mul_ln93_reg_222_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(mul_32s_10ns_32_2_1_U8_n_5),
        .Q(mul_ln93_reg_222[30]),
        .R(1'b0));
  FDRE \mul_ln93_reg_222_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(mul_32s_10ns_32_2_1_U8_n_4),
        .Q(mul_ln93_reg_222[31]),
        .R(1'b0));
  FDRE \mul_ln93_reg_222_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(mul_32s_10ns_32_2_1_U8_n_32),
        .Q(mul_ln93_reg_222[3]),
        .R(1'b0));
  FDRE \mul_ln93_reg_222_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(mul_32s_10ns_32_2_1_U8_n_31),
        .Q(mul_ln93_reg_222[4]),
        .R(1'b0));
  FDRE \mul_ln93_reg_222_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(mul_32s_10ns_32_2_1_U8_n_30),
        .Q(mul_ln93_reg_222[5]),
        .R(1'b0));
  FDRE \mul_ln93_reg_222_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(mul_32s_10ns_32_2_1_U8_n_29),
        .Q(mul_ln93_reg_222[6]),
        .R(1'b0));
  FDRE \mul_ln93_reg_222_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(mul_32s_10ns_32_2_1_U8_n_28),
        .Q(mul_ln93_reg_222[7]),
        .R(1'b0));
  FDRE \mul_ln93_reg_222_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(mul_32s_10ns_32_2_1_U8_n_27),
        .Q(mul_ln93_reg_222[8]),
        .R(1'b0));
  FDRE \mul_ln93_reg_222_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(mul_32s_10ns_32_2_1_U8_n_26),
        .Q(mul_ln93_reg_222[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF808FFFFF8080000)) 
    ram_reg_i_1
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(grp_sw_compute_Pipeline_VITIS_LOOP_89_5_fu_96_ap_start_reg),
        .I4(Q[2]),
        .I5(ram_reg_0),
        .O(acc_ce1));
  LUT6 #(
    .INIT(64'h4F404F4F4F404040)) 
    ram_reg_i_101
       (.I0(icmp_ln95_reg_242),
        .I1(select_ln93_reg_237[16]),
        .I2(Q[2]),
        .I3(grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_acc_d0[19]),
        .I4(Q[0]),
        .I5(ram_reg_10[19]),
        .O(ram_reg_i_101_n_4));
  LUT6 #(
    .INIT(64'h4F404F4F4F404040)) 
    ram_reg_i_103
       (.I0(icmp_ln95_reg_242),
        .I1(select_ln93_reg_237[16]),
        .I2(Q[2]),
        .I3(grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_acc_d0[18]),
        .I4(Q[0]),
        .I5(ram_reg_10[18]),
        .O(ram_reg_i_103_n_4));
  LUT6 #(
    .INIT(64'h4F404F4F4F404040)) 
    ram_reg_i_105
       (.I0(icmp_ln95_reg_242),
        .I1(select_ln93_reg_237[16]),
        .I2(Q[2]),
        .I3(grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_acc_d0[17]),
        .I4(Q[0]),
        .I5(ram_reg_10[17]),
        .O(ram_reg_i_105_n_4));
  LUT6 #(
    .INIT(64'h4F404F4F4F404040)) 
    ram_reg_i_107
       (.I0(icmp_ln95_reg_242),
        .I1(select_ln93_reg_237[16]),
        .I2(Q[2]),
        .I3(grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_acc_d0[16]),
        .I4(Q[0]),
        .I5(ram_reg_10[16]),
        .O(ram_reg_i_107_n_4));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    ram_reg_i_109
       (.I0(select_ln93_reg_237[15]),
        .I1(icmp_ln95_reg_242),
        .I2(Q[2]),
        .I3(grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_acc_d0[15]),
        .I4(Q[0]),
        .I5(ram_reg_10[15]),
        .O(ram_reg_i_109_n_4));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    ram_reg_i_111
       (.I0(select_ln93_reg_237[14]),
        .I1(icmp_ln95_reg_242),
        .I2(Q[2]),
        .I3(grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_acc_d0[14]),
        .I4(Q[0]),
        .I5(ram_reg_10[14]),
        .O(ram_reg_i_111_n_4));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    ram_reg_i_113
       (.I0(select_ln93_reg_237[13]),
        .I1(icmp_ln95_reg_242),
        .I2(Q[2]),
        .I3(grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_acc_d0[13]),
        .I4(Q[0]),
        .I5(ram_reg_10[13]),
        .O(ram_reg_i_113_n_4));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    ram_reg_i_115
       (.I0(select_ln93_reg_237[12]),
        .I1(icmp_ln95_reg_242),
        .I2(Q[2]),
        .I3(grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_acc_d0[12]),
        .I4(Q[0]),
        .I5(ram_reg_10[12]),
        .O(ram_reg_i_115_n_4));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    ram_reg_i_117
       (.I0(select_ln93_reg_237[11]),
        .I1(icmp_ln95_reg_242),
        .I2(Q[2]),
        .I3(grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_acc_d0[11]),
        .I4(Q[0]),
        .I5(ram_reg_10[11]),
        .O(ram_reg_i_117_n_4));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    ram_reg_i_119
       (.I0(select_ln93_reg_237[10]),
        .I1(icmp_ln95_reg_242),
        .I2(Q[2]),
        .I3(grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_acc_d0[10]),
        .I4(Q[0]),
        .I5(ram_reg_10[10]),
        .O(ram_reg_i_119_n_4));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    ram_reg_i_121
       (.I0(select_ln93_reg_237[9]),
        .I1(icmp_ln95_reg_242),
        .I2(Q[2]),
        .I3(grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_acc_d0[9]),
        .I4(Q[0]),
        .I5(ram_reg_10[9]),
        .O(ram_reg_i_121_n_4));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    ram_reg_i_123
       (.I0(select_ln93_reg_237[8]),
        .I1(icmp_ln95_reg_242),
        .I2(Q[2]),
        .I3(grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_acc_d0[8]),
        .I4(Q[0]),
        .I5(ram_reg_10[8]),
        .O(ram_reg_i_123_n_4));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    ram_reg_i_125
       (.I0(select_ln93_reg_237[7]),
        .I1(icmp_ln95_reg_242),
        .I2(Q[2]),
        .I3(grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_acc_d0[7]),
        .I4(Q[0]),
        .I5(ram_reg_10[7]),
        .O(ram_reg_i_125_n_4));
  LUT6 #(
    .INIT(64'hEFE0EFEFEFE0E0E0)) 
    ram_reg_i_127
       (.I0(icmp_ln95_reg_242),
        .I1(select_ln93_reg_237[6]),
        .I2(Q[2]),
        .I3(grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_acc_d0[6]),
        .I4(Q[0]),
        .I5(ram_reg_10[6]),
        .O(ram_reg_i_127_n_4));
  LUT6 #(
    .INIT(64'hEFE0EFEFEFE0E0E0)) 
    ram_reg_i_129
       (.I0(icmp_ln95_reg_242),
        .I1(select_ln93_reg_237[5]),
        .I2(Q[2]),
        .I3(grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_acc_d0[5]),
        .I4(Q[0]),
        .I5(ram_reg_10[5]),
        .O(ram_reg_i_129_n_4));
  LUT6 #(
    .INIT(64'hEFE0EFEFEFE0E0E0)) 
    ram_reg_i_131
       (.I0(icmp_ln95_reg_242),
        .I1(select_ln93_reg_237[4]),
        .I2(Q[2]),
        .I3(grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_acc_d0[4]),
        .I4(Q[0]),
        .I5(ram_reg_10[4]),
        .O(ram_reg_i_131_n_4));
  LUT6 #(
    .INIT(64'hEFE0EFEFEFE0E0E0)) 
    ram_reg_i_133
       (.I0(icmp_ln95_reg_242),
        .I1(select_ln93_reg_237[3]),
        .I2(Q[2]),
        .I3(grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_acc_d0[3]),
        .I4(Q[0]),
        .I5(ram_reg_10[3]),
        .O(ram_reg_i_133_n_4));
  LUT6 #(
    .INIT(64'hEFE0EFEFEFE0E0E0)) 
    ram_reg_i_135
       (.I0(icmp_ln95_reg_242),
        .I1(select_ln93_reg_237[2]),
        .I2(Q[2]),
        .I3(grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_acc_d0[2]),
        .I4(Q[0]),
        .I5(ram_reg_10[2]),
        .O(ram_reg_i_135_n_4));
  LUT6 #(
    .INIT(64'hEFE0EFEFEFE0E0E0)) 
    ram_reg_i_137
       (.I0(icmp_ln95_reg_242),
        .I1(select_ln93_reg_237[1]),
        .I2(Q[2]),
        .I3(grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_acc_d0[1]),
        .I4(Q[0]),
        .I5(ram_reg_10[1]),
        .O(ram_reg_i_137_n_4));
  LUT6 #(
    .INIT(64'hEFE0EFEFEFE0E0E0)) 
    ram_reg_i_139
       (.I0(icmp_ln95_reg_242),
        .I1(select_ln93_reg_237[0]),
        .I2(Q[2]),
        .I3(grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_acc_d0[0]),
        .I4(Q[0]),
        .I5(ram_reg_10[0]),
        .O(ram_reg_i_139_n_4));
  LUT5 #(
    .INIT(32'hFFF100F1)) 
    ram_reg_i_14
       (.I0(ram_reg_i_69_n_4),
        .I1(Q[3]),
        .I2(ram_reg),
        .I3(Q[4]),
        .I4(i_fu_64_reg),
        .O(ADDRBWRADDR));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT2 #(
    .INIT(4'h7)) 
    ram_reg_i_144
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(ap_enable_reg_pp0_iter3),
        .O(\ap_CS_fsm_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT5 #(
    .INIT(32'hBF800000)) 
    ram_reg_i_154
       (.I0(acc_addr_1_reg_208_pp0_iter3_reg[4]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(acc_addr_1_reg_208[4]),
        .I4(Q[2]),
        .O(\acc_addr_1_reg_208_pp0_iter3_reg_reg[4]__0_0 ));
  MUXF7 ram_reg_i_17
       (.I0(ram_reg_i_77_n_4),
        .I1(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_acc_d0[31]),
        .O(DIBDI[31]),
        .S(Q[3]));
  MUXF7 ram_reg_i_18
       (.I0(ram_reg_i_79_n_4),
        .I1(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_acc_d0[30]),
        .O(DIBDI[30]),
        .S(Q[3]));
  MUXF7 ram_reg_i_19
       (.I0(ram_reg_i_81_n_4),
        .I1(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_acc_d0[29]),
        .O(DIBDI[29]),
        .S(Q[3]));
  MUXF7 ram_reg_i_20
       (.I0(ram_reg_i_83_n_4),
        .I1(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_acc_d0[28]),
        .O(DIBDI[28]),
        .S(Q[3]));
  MUXF7 ram_reg_i_21
       (.I0(ram_reg_i_85_n_4),
        .I1(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_acc_d0[27]),
        .O(DIBDI[27]),
        .S(Q[3]));
  MUXF7 ram_reg_i_22
       (.I0(ram_reg_i_87_n_4),
        .I1(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_acc_d0[26]),
        .O(DIBDI[26]),
        .S(Q[3]));
  MUXF7 ram_reg_i_23
       (.I0(ram_reg_i_89_n_4),
        .I1(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_acc_d0[25]),
        .O(DIBDI[25]),
        .S(Q[3]));
  MUXF7 ram_reg_i_24
       (.I0(ram_reg_i_91_n_4),
        .I1(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_acc_d0[24]),
        .O(DIBDI[24]),
        .S(Q[3]));
  MUXF7 ram_reg_i_25
       (.I0(ram_reg_i_93_n_4),
        .I1(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_acc_d0[23]),
        .O(DIBDI[23]),
        .S(Q[3]));
  MUXF7 ram_reg_i_26
       (.I0(ram_reg_i_95_n_4),
        .I1(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_acc_d0[22]),
        .O(DIBDI[22]),
        .S(Q[3]));
  MUXF7 ram_reg_i_27
       (.I0(ram_reg_i_97_n_4),
        .I1(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_acc_d0[21]),
        .O(DIBDI[21]),
        .S(Q[3]));
  MUXF7 ram_reg_i_28
       (.I0(ram_reg_i_99_n_4),
        .I1(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_acc_d0[20]),
        .O(DIBDI[20]),
        .S(Q[3]));
  MUXF7 ram_reg_i_29
       (.I0(ram_reg_i_101_n_4),
        .I1(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_acc_d0[19]),
        .O(DIBDI[19]),
        .S(Q[3]));
  MUXF7 ram_reg_i_30
       (.I0(ram_reg_i_103_n_4),
        .I1(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_acc_d0[18]),
        .O(DIBDI[18]),
        .S(Q[3]));
  MUXF7 ram_reg_i_31
       (.I0(ram_reg_i_105_n_4),
        .I1(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_acc_d0[17]),
        .O(DIBDI[17]),
        .S(Q[3]));
  MUXF7 ram_reg_i_32
       (.I0(ram_reg_i_107_n_4),
        .I1(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_acc_d0[16]),
        .O(DIBDI[16]),
        .S(Q[3]));
  MUXF7 ram_reg_i_33
       (.I0(ram_reg_i_109_n_4),
        .I1(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_acc_d0[15]),
        .O(DIBDI[15]),
        .S(Q[3]));
  MUXF7 ram_reg_i_34
       (.I0(ram_reg_i_111_n_4),
        .I1(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_acc_d0[14]),
        .O(DIBDI[14]),
        .S(Q[3]));
  MUXF7 ram_reg_i_35
       (.I0(ram_reg_i_113_n_4),
        .I1(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_acc_d0[13]),
        .O(DIBDI[13]),
        .S(Q[3]));
  MUXF7 ram_reg_i_36
       (.I0(ram_reg_i_115_n_4),
        .I1(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_acc_d0[12]),
        .O(DIBDI[12]),
        .S(Q[3]));
  MUXF7 ram_reg_i_37
       (.I0(ram_reg_i_117_n_4),
        .I1(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_acc_d0[11]),
        .O(DIBDI[11]),
        .S(Q[3]));
  MUXF7 ram_reg_i_38
       (.I0(ram_reg_i_119_n_4),
        .I1(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_acc_d0[10]),
        .O(DIBDI[10]),
        .S(Q[3]));
  MUXF7 ram_reg_i_39
       (.I0(ram_reg_i_121_n_4),
        .I1(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_acc_d0[9]),
        .O(DIBDI[9]),
        .S(Q[3]));
  MUXF7 ram_reg_i_40
       (.I0(ram_reg_i_123_n_4),
        .I1(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_acc_d0[8]),
        .O(DIBDI[8]),
        .S(Q[3]));
  MUXF7 ram_reg_i_41
       (.I0(ram_reg_i_125_n_4),
        .I1(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_acc_d0[7]),
        .O(DIBDI[7]),
        .S(Q[3]));
  MUXF7 ram_reg_i_42
       (.I0(ram_reg_i_127_n_4),
        .I1(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_acc_d0[6]),
        .O(DIBDI[6]),
        .S(Q[3]));
  MUXF7 ram_reg_i_43
       (.I0(ram_reg_i_129_n_4),
        .I1(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_acc_d0[5]),
        .O(DIBDI[5]),
        .S(Q[3]));
  MUXF7 ram_reg_i_44
       (.I0(ram_reg_i_131_n_4),
        .I1(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_acc_d0[4]),
        .O(DIBDI[4]),
        .S(Q[3]));
  MUXF7 ram_reg_i_45
       (.I0(ram_reg_i_133_n_4),
        .I1(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_acc_d0[3]),
        .O(DIBDI[3]),
        .S(Q[3]));
  MUXF7 ram_reg_i_46
       (.I0(ram_reg_i_135_n_4),
        .I1(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_acc_d0[2]),
        .O(DIBDI[2]),
        .S(Q[3]));
  MUXF7 ram_reg_i_47
       (.I0(ram_reg_i_137_n_4),
        .I1(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_acc_d0[1]),
        .O(DIBDI[1]),
        .S(Q[3]));
  MUXF7 ram_reg_i_48
       (.I0(ram_reg_i_139_n_4),
        .I1(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_acc_d0[0]),
        .O(DIBDI[0]),
        .S(Q[3]));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_49
       (.I0(p_1_in),
        .I1(DOADO),
        .I2(Q[2]),
        .O(WEA));
  LUT6 #(
    .INIT(64'h000000001DDD1111)) 
    ram_reg_i_52
       (.I0(ram_reg_0),
        .I1(Q[2]),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\ap_CS_fsm_reg[1]_0 ),
        .I5(ram_reg_1),
        .O(\ap_CS_fsm_reg[6] ));
  LUT5 #(
    .INIT(32'hBF800000)) 
    ram_reg_i_58
       (.I0(acc_addr_1_reg_208_pp0_iter3_reg[6]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(acc_addr_1_reg_208[6]),
        .I4(Q[2]),
        .O(\acc_addr_1_reg_208_pp0_iter3_reg_reg[6]__0_0 ));
  LUT6 #(
    .INIT(64'hEEEAEAEAAAEAEAEA)) 
    ram_reg_i_62
       (.I0(ram_reg_5),
        .I1(Q[2]),
        .I2(acc_addr_1_reg_208[5]),
        .I3(ap_CS_fsm_pp0_stage1),
        .I4(ap_enable_reg_pp0_iter3),
        .I5(acc_addr_1_reg_208_pp0_iter3_reg[5]),
        .O(\ap_CS_fsm_reg[6]_0 ));
  LUT6 #(
    .INIT(64'h222A2A2AAA2A2A2A)) 
    ram_reg_i_66
       (.I0(ram_reg_6),
        .I1(Q[2]),
        .I2(acc_addr_1_reg_208[3]),
        .I3(ap_CS_fsm_pp0_stage1),
        .I4(ap_enable_reg_pp0_iter3),
        .I5(acc_addr_1_reg_208_pp0_iter3_reg[3]),
        .O(\ap_CS_fsm_reg[6]_1 ));
  LUT6 #(
    .INIT(64'h222A2A2AAA2A2A2A)) 
    ram_reg_i_69
       (.I0(ram_reg_7),
        .I1(Q[2]),
        .I2(acc_addr_1_reg_208[2]),
        .I3(ap_CS_fsm_pp0_stage1),
        .I4(ap_enable_reg_pp0_iter3),
        .I5(acc_addr_1_reg_208_pp0_iter3_reg[2]),
        .O(ram_reg_i_69_n_4));
  LUT6 #(
    .INIT(64'h222A2A2AAA2A2A2A)) 
    ram_reg_i_71
       (.I0(ram_reg_8),
        .I1(Q[2]),
        .I2(acc_addr_1_reg_208[1]),
        .I3(ap_CS_fsm_pp0_stage1),
        .I4(ap_enable_reg_pp0_iter3),
        .I5(acc_addr_1_reg_208_pp0_iter3_reg[1]),
        .O(\ap_CS_fsm_reg[6]_2 ));
  LUT6 #(
    .INIT(64'h222A2A2AAA2A2A2A)) 
    ram_reg_i_74
       (.I0(ram_reg_9),
        .I1(Q[2]),
        .I2(acc_addr_1_reg_208[0]),
        .I3(ap_CS_fsm_pp0_stage1),
        .I4(ap_enable_reg_pp0_iter3),
        .I5(acc_addr_1_reg_208_pp0_iter3_reg[0]),
        .O(\ap_CS_fsm_reg[6]_3 ));
  LUT6 #(
    .INIT(64'h00FFB8B80000B8B8)) 
    ram_reg_i_77
       (.I0(grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_acc_d0[31]),
        .I1(Q[0]),
        .I2(ram_reg_10[31]),
        .I3(icmp_ln95_reg_242),
        .I4(Q[2]),
        .I5(select_ln93_reg_237[16]),
        .O(ram_reg_i_77_n_4));
  LUT6 #(
    .INIT(64'h4F404F4F4F404040)) 
    ram_reg_i_79
       (.I0(icmp_ln95_reg_242),
        .I1(select_ln93_reg_237[16]),
        .I2(Q[2]),
        .I3(grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_acc_d0[30]),
        .I4(Q[0]),
        .I5(ram_reg_10[30]),
        .O(ram_reg_i_79_n_4));
  LUT6 #(
    .INIT(64'h4F404F4F4F404040)) 
    ram_reg_i_81
       (.I0(icmp_ln95_reg_242),
        .I1(select_ln93_reg_237[16]),
        .I2(Q[2]),
        .I3(grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_acc_d0[29]),
        .I4(Q[0]),
        .I5(ram_reg_10[29]),
        .O(ram_reg_i_81_n_4));
  LUT6 #(
    .INIT(64'h4F404F4F4F404040)) 
    ram_reg_i_83
       (.I0(icmp_ln95_reg_242),
        .I1(select_ln93_reg_237[16]),
        .I2(Q[2]),
        .I3(grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_acc_d0[28]),
        .I4(Q[0]),
        .I5(ram_reg_10[28]),
        .O(ram_reg_i_83_n_4));
  LUT6 #(
    .INIT(64'h4F404F4F4F404040)) 
    ram_reg_i_85
       (.I0(icmp_ln95_reg_242),
        .I1(select_ln93_reg_237[16]),
        .I2(Q[2]),
        .I3(grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_acc_d0[27]),
        .I4(Q[0]),
        .I5(ram_reg_10[27]),
        .O(ram_reg_i_85_n_4));
  LUT6 #(
    .INIT(64'h4F404F4F4F404040)) 
    ram_reg_i_87
       (.I0(icmp_ln95_reg_242),
        .I1(select_ln93_reg_237[16]),
        .I2(Q[2]),
        .I3(grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_acc_d0[26]),
        .I4(Q[0]),
        .I5(ram_reg_10[26]),
        .O(ram_reg_i_87_n_4));
  LUT6 #(
    .INIT(64'h4F404F4F4F404040)) 
    ram_reg_i_89
       (.I0(icmp_ln95_reg_242),
        .I1(select_ln93_reg_237[16]),
        .I2(Q[2]),
        .I3(grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_acc_d0[25]),
        .I4(Q[0]),
        .I5(ram_reg_10[25]),
        .O(ram_reg_i_89_n_4));
  LUT6 #(
    .INIT(64'h4F404F4F4F404040)) 
    ram_reg_i_91
       (.I0(icmp_ln95_reg_242),
        .I1(select_ln93_reg_237[16]),
        .I2(Q[2]),
        .I3(grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_acc_d0[24]),
        .I4(Q[0]),
        .I5(ram_reg_10[24]),
        .O(ram_reg_i_91_n_4));
  LUT6 #(
    .INIT(64'h4F404F4F4F404040)) 
    ram_reg_i_93
       (.I0(icmp_ln95_reg_242),
        .I1(select_ln93_reg_237[16]),
        .I2(Q[2]),
        .I3(grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_acc_d0[23]),
        .I4(Q[0]),
        .I5(ram_reg_10[23]),
        .O(ram_reg_i_93_n_4));
  LUT6 #(
    .INIT(64'h4F404F4F4F404040)) 
    ram_reg_i_95
       (.I0(icmp_ln95_reg_242),
        .I1(select_ln93_reg_237[16]),
        .I2(Q[2]),
        .I3(grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_acc_d0[22]),
        .I4(Q[0]),
        .I5(ram_reg_10[22]),
        .O(ram_reg_i_95_n_4));
  LUT6 #(
    .INIT(64'h4F404F4F4F404040)) 
    ram_reg_i_97
       (.I0(icmp_ln95_reg_242),
        .I1(select_ln93_reg_237[16]),
        .I2(Q[2]),
        .I3(grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_acc_d0[21]),
        .I4(Q[0]),
        .I5(ram_reg_10[21]),
        .O(ram_reg_i_97_n_4));
  LUT6 #(
    .INIT(64'h4F404F4F4F404040)) 
    ram_reg_i_99
       (.I0(icmp_ln95_reg_242),
        .I1(select_ln93_reg_237[16]),
        .I2(Q[2]),
        .I3(grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89_acc_d0[20]),
        .I4(Q[0]),
        .I5(ram_reg_10[20]),
        .O(ram_reg_i_99_n_4));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln93_reg_237[0]_i_1 
       (.I0(sub_ln93_fu_130_p2[16]),
        .I1(mul_ln93_reg_222[31]),
        .I2(mul_ln93_reg_222[16]),
        .O(\select_ln93_reg_237[0]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln93_reg_237[10]_i_1 
       (.I0(sub_ln93_1_fu_149_p2[10]),
        .I1(mul_ln93_reg_222[31]),
        .I2(mul_ln93_reg_222[26]),
        .O(tmp_2_fu_165_p4[3]));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln93_reg_237[11]_i_1 
       (.I0(sub_ln93_1_fu_149_p2[11]),
        .I1(mul_ln93_reg_222[31]),
        .I2(mul_ln93_reg_222[27]),
        .O(tmp_2_fu_165_p4[4]));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln93_reg_237[12]_i_1 
       (.I0(sub_ln93_1_fu_149_p2[12]),
        .I1(mul_ln93_reg_222[31]),
        .I2(mul_ln93_reg_222[28]),
        .O(tmp_2_fu_165_p4[5]));
  LUT1 #(
    .INIT(2'h1)) 
    \select_ln93_reg_237[12]_i_3 
       (.I0(sub_ln93_fu_130_p2[28]),
        .O(\select_ln93_reg_237[12]_i_3_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \select_ln93_reg_237[12]_i_4 
       (.I0(sub_ln93_fu_130_p2[27]),
        .O(\select_ln93_reg_237[12]_i_4_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \select_ln93_reg_237[12]_i_5 
       (.I0(sub_ln93_fu_130_p2[26]),
        .O(\select_ln93_reg_237[12]_i_5_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \select_ln93_reg_237[12]_i_6 
       (.I0(sub_ln93_fu_130_p2[25]),
        .O(\select_ln93_reg_237[12]_i_6_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln93_reg_237[13]_i_1 
       (.I0(sub_ln93_1_fu_149_p2[13]),
        .I1(mul_ln93_reg_222[31]),
        .I2(mul_ln93_reg_222[29]),
        .O(tmp_2_fu_165_p4[6]));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln93_reg_237[14]_i_1 
       (.I0(sub_ln93_1_fu_149_p2[14]),
        .I1(mul_ln93_reg_222[31]),
        .I2(mul_ln93_reg_222[30]),
        .O(tmp_2_fu_165_p4[7]));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \select_ln93_reg_237[15]_i_1 
       (.I0(sub_ln93_1_fu_149_p2[15]),
        .I1(mul_ln93_reg_222[31]),
        .O(tmp_2_fu_165_p4[8]));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln93_reg_237[16]_i_1 
       (.I0(mul_ln93_reg_222[31]),
        .I1(\icmp_ln95_reg_242_reg[0]_i_2_n_4 ),
        .O(tmp_2_fu_165_p4[9]));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln93_reg_237[1]_i_1 
       (.I0(sub_ln93_1_fu_149_p2[1]),
        .I1(mul_ln93_reg_222[31]),
        .I2(mul_ln93_reg_222[17]),
        .O(\select_ln93_reg_237[1]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln93_reg_237[2]_i_1 
       (.I0(sub_ln93_1_fu_149_p2[2]),
        .I1(mul_ln93_reg_222[31]),
        .I2(mul_ln93_reg_222[18]),
        .O(\select_ln93_reg_237[2]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln93_reg_237[3]_i_1 
       (.I0(sub_ln93_1_fu_149_p2[3]),
        .I1(mul_ln93_reg_222[31]),
        .I2(mul_ln93_reg_222[19]),
        .O(\select_ln93_reg_237[3]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln93_reg_237[4]_i_1 
       (.I0(sub_ln93_1_fu_149_p2[4]),
        .I1(mul_ln93_reg_222[31]),
        .I2(mul_ln93_reg_222[20]),
        .O(\select_ln93_reg_237[4]_i_1_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \select_ln93_reg_237[4]_i_3 
       (.I0(sub_ln93_fu_130_p2[16]),
        .O(\select_ln93_reg_237[4]_i_3_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \select_ln93_reg_237[4]_i_4 
       (.I0(sub_ln93_fu_130_p2[20]),
        .O(\select_ln93_reg_237[4]_i_4_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \select_ln93_reg_237[4]_i_5 
       (.I0(sub_ln93_fu_130_p2[19]),
        .O(\select_ln93_reg_237[4]_i_5_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \select_ln93_reg_237[4]_i_6 
       (.I0(sub_ln93_fu_130_p2[18]),
        .O(\select_ln93_reg_237[4]_i_6_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \select_ln93_reg_237[4]_i_7 
       (.I0(sub_ln93_fu_130_p2[17]),
        .O(\select_ln93_reg_237[4]_i_7_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln93_reg_237[5]_i_1 
       (.I0(sub_ln93_1_fu_149_p2[5]),
        .I1(mul_ln93_reg_222[31]),
        .I2(mul_ln93_reg_222[21]),
        .O(\select_ln93_reg_237[5]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln93_reg_237[6]_i_1 
       (.I0(sub_ln93_1_fu_149_p2[6]),
        .I1(mul_ln93_reg_222[31]),
        .I2(mul_ln93_reg_222[22]),
        .O(\select_ln93_reg_237[6]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln93_reg_237[7]_i_1 
       (.I0(sub_ln93_1_fu_149_p2[7]),
        .I1(mul_ln93_reg_222[31]),
        .I2(mul_ln93_reg_222[23]),
        .O(tmp_2_fu_165_p4[0]));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln93_reg_237[8]_i_1 
       (.I0(sub_ln93_1_fu_149_p2[8]),
        .I1(mul_ln93_reg_222[31]),
        .I2(mul_ln93_reg_222[24]),
        .O(tmp_2_fu_165_p4[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \select_ln93_reg_237[8]_i_3 
       (.I0(sub_ln93_fu_130_p2[24]),
        .O(\select_ln93_reg_237[8]_i_3_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \select_ln93_reg_237[8]_i_4 
       (.I0(sub_ln93_fu_130_p2[23]),
        .O(\select_ln93_reg_237[8]_i_4_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \select_ln93_reg_237[8]_i_5 
       (.I0(sub_ln93_fu_130_p2[22]),
        .O(\select_ln93_reg_237[8]_i_5_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \select_ln93_reg_237[8]_i_6 
       (.I0(sub_ln93_fu_130_p2[21]),
        .O(\select_ln93_reg_237[8]_i_6_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln93_reg_237[9]_i_1 
       (.I0(sub_ln93_1_fu_149_p2[9]),
        .I1(mul_ln93_reg_222[31]),
        .I2(mul_ln93_reg_222[25]),
        .O(tmp_2_fu_165_p4[2]));
  FDRE \select_ln93_reg_237_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\select_ln93_reg_237[0]_i_1_n_4 ),
        .Q(select_ln93_reg_237[0]),
        .R(1'b0));
  FDRE \select_ln93_reg_237_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(tmp_2_fu_165_p4[3]),
        .Q(select_ln93_reg_237[10]),
        .R(1'b0));
  FDRE \select_ln93_reg_237_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(tmp_2_fu_165_p4[4]),
        .Q(select_ln93_reg_237[11]),
        .R(1'b0));
  FDRE \select_ln93_reg_237_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(tmp_2_fu_165_p4[5]),
        .Q(select_ln93_reg_237[12]),
        .R(1'b0));
  CARRY4 \select_ln93_reg_237_reg[12]_i_2 
       (.CI(\select_ln93_reg_237_reg[8]_i_2_n_4 ),
        .CO({\select_ln93_reg_237_reg[12]_i_2_n_4 ,\select_ln93_reg_237_reg[12]_i_2_n_5 ,\select_ln93_reg_237_reg[12]_i_2_n_6 ,\select_ln93_reg_237_reg[12]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln93_1_fu_149_p2[12:9]),
        .S({\select_ln93_reg_237[12]_i_3_n_4 ,\select_ln93_reg_237[12]_i_4_n_4 ,\select_ln93_reg_237[12]_i_5_n_4 ,\select_ln93_reg_237[12]_i_6_n_4 }));
  FDRE \select_ln93_reg_237_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(tmp_2_fu_165_p4[6]),
        .Q(select_ln93_reg_237[13]),
        .R(1'b0));
  FDRE \select_ln93_reg_237_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(tmp_2_fu_165_p4[7]),
        .Q(select_ln93_reg_237[14]),
        .R(1'b0));
  FDRE \select_ln93_reg_237_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(tmp_2_fu_165_p4[8]),
        .Q(select_ln93_reg_237[15]),
        .R(1'b0));
  FDRE \select_ln93_reg_237_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(tmp_2_fu_165_p4[9]),
        .Q(select_ln93_reg_237[16]),
        .R(1'b0));
  FDRE \select_ln93_reg_237_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\select_ln93_reg_237[1]_i_1_n_4 ),
        .Q(select_ln93_reg_237[1]),
        .R(1'b0));
  FDRE \select_ln93_reg_237_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\select_ln93_reg_237[2]_i_1_n_4 ),
        .Q(select_ln93_reg_237[2]),
        .R(1'b0));
  FDRE \select_ln93_reg_237_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\select_ln93_reg_237[3]_i_1_n_4 ),
        .Q(select_ln93_reg_237[3]),
        .R(1'b0));
  FDRE \select_ln93_reg_237_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\select_ln93_reg_237[4]_i_1_n_4 ),
        .Q(select_ln93_reg_237[4]),
        .R(1'b0));
  CARRY4 \select_ln93_reg_237_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\select_ln93_reg_237_reg[4]_i_2_n_4 ,\select_ln93_reg_237_reg[4]_i_2_n_5 ,\select_ln93_reg_237_reg[4]_i_2_n_6 ,\select_ln93_reg_237_reg[4]_i_2_n_7 }),
        .CYINIT(\select_ln93_reg_237[4]_i_3_n_4 ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln93_1_fu_149_p2[4:1]),
        .S({\select_ln93_reg_237[4]_i_4_n_4 ,\select_ln93_reg_237[4]_i_5_n_4 ,\select_ln93_reg_237[4]_i_6_n_4 ,\select_ln93_reg_237[4]_i_7_n_4 }));
  FDRE \select_ln93_reg_237_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\select_ln93_reg_237[5]_i_1_n_4 ),
        .Q(select_ln93_reg_237[5]),
        .R(1'b0));
  FDRE \select_ln93_reg_237_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\select_ln93_reg_237[6]_i_1_n_4 ),
        .Q(select_ln93_reg_237[6]),
        .R(1'b0));
  FDRE \select_ln93_reg_237_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(tmp_2_fu_165_p4[0]),
        .Q(select_ln93_reg_237[7]),
        .R(1'b0));
  FDRE \select_ln93_reg_237_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(tmp_2_fu_165_p4[1]),
        .Q(select_ln93_reg_237[8]),
        .R(1'b0));
  CARRY4 \select_ln93_reg_237_reg[8]_i_2 
       (.CI(\select_ln93_reg_237_reg[4]_i_2_n_4 ),
        .CO({\select_ln93_reg_237_reg[8]_i_2_n_4 ,\select_ln93_reg_237_reg[8]_i_2_n_5 ,\select_ln93_reg_237_reg[8]_i_2_n_6 ,\select_ln93_reg_237_reg[8]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln93_1_fu_149_p2[8:5]),
        .S({\select_ln93_reg_237[8]_i_3_n_4 ,\select_ln93_reg_237[8]_i_4_n_4 ,\select_ln93_reg_237[8]_i_5_n_4 ,\select_ln93_reg_237[8]_i_6_n_4 }));
  FDRE \select_ln93_reg_237_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(tmp_2_fu_165_p4[2]),
        .Q(select_ln93_reg_237[9]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_ln93_fu_130_p2_carry
       (.CI(1'b0),
        .CO({sub_ln93_fu_130_p2_carry_n_4,sub_ln93_fu_130_p2_carry_n_5,sub_ln93_fu_130_p2_carry_n_6,sub_ln93_fu_130_p2_carry_n_7}),
        .CYINIT(sub_ln93_fu_130_p2_carry_i_1_n_4),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_sub_ln93_fu_130_p2_carry_O_UNCONNECTED[3:0]),
        .S({sub_ln93_fu_130_p2_carry_i_2_n_4,sub_ln93_fu_130_p2_carry_i_3_n_4,sub_ln93_fu_130_p2_carry_i_4_n_4,sub_ln93_fu_130_p2_carry_i_5_n_4}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_ln93_fu_130_p2_carry__0
       (.CI(sub_ln93_fu_130_p2_carry_n_4),
        .CO({sub_ln93_fu_130_p2_carry__0_n_4,sub_ln93_fu_130_p2_carry__0_n_5,sub_ln93_fu_130_p2_carry__0_n_6,sub_ln93_fu_130_p2_carry__0_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_sub_ln93_fu_130_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({sub_ln93_fu_130_p2_carry__0_i_1_n_4,sub_ln93_fu_130_p2_carry__0_i_2_n_4,sub_ln93_fu_130_p2_carry__0_i_3_n_4,sub_ln93_fu_130_p2_carry__0_i_4_n_4}));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln93_fu_130_p2_carry__0_i_1
       (.I0(mul_ln93_reg_222[9]),
        .O(sub_ln93_fu_130_p2_carry__0_i_1_n_4));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln93_fu_130_p2_carry__0_i_2
       (.I0(mul_ln93_reg_222[8]),
        .O(sub_ln93_fu_130_p2_carry__0_i_2_n_4));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln93_fu_130_p2_carry__0_i_3
       (.I0(mul_ln93_reg_222[7]),
        .O(sub_ln93_fu_130_p2_carry__0_i_3_n_4));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln93_fu_130_p2_carry__0_i_4
       (.I0(mul_ln93_reg_222[6]),
        .O(sub_ln93_fu_130_p2_carry__0_i_4_n_4));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_ln93_fu_130_p2_carry__1
       (.CI(sub_ln93_fu_130_p2_carry__0_n_4),
        .CO({sub_ln93_fu_130_p2_carry__1_n_4,sub_ln93_fu_130_p2_carry__1_n_5,sub_ln93_fu_130_p2_carry__1_n_6,sub_ln93_fu_130_p2_carry__1_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_sub_ln93_fu_130_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({sub_ln93_fu_130_p2_carry__1_i_1_n_4,sub_ln93_fu_130_p2_carry__1_i_2_n_4,sub_ln93_fu_130_p2_carry__1_i_3_n_4,sub_ln93_fu_130_p2_carry__1_i_4_n_4}));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln93_fu_130_p2_carry__1_i_1
       (.I0(mul_ln93_reg_222[13]),
        .O(sub_ln93_fu_130_p2_carry__1_i_1_n_4));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln93_fu_130_p2_carry__1_i_2
       (.I0(mul_ln93_reg_222[12]),
        .O(sub_ln93_fu_130_p2_carry__1_i_2_n_4));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln93_fu_130_p2_carry__1_i_3
       (.I0(mul_ln93_reg_222[11]),
        .O(sub_ln93_fu_130_p2_carry__1_i_3_n_4));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln93_fu_130_p2_carry__1_i_4
       (.I0(mul_ln93_reg_222[10]),
        .O(sub_ln93_fu_130_p2_carry__1_i_4_n_4));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_ln93_fu_130_p2_carry__2
       (.CI(sub_ln93_fu_130_p2_carry__1_n_4),
        .CO({sub_ln93_fu_130_p2_carry__2_n_4,sub_ln93_fu_130_p2_carry__2_n_5,sub_ln93_fu_130_p2_carry__2_n_6,sub_ln93_fu_130_p2_carry__2_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({sub_ln93_fu_130_p2[17:16],NLW_sub_ln93_fu_130_p2_carry__2_O_UNCONNECTED[1:0]}),
        .S({sub_ln93_fu_130_p2_carry__2_i_1_n_4,sub_ln93_fu_130_p2_carry__2_i_2_n_4,sub_ln93_fu_130_p2_carry__2_i_3_n_4,sub_ln93_fu_130_p2_carry__2_i_4_n_4}));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln93_fu_130_p2_carry__2_i_1
       (.I0(mul_ln93_reg_222[17]),
        .O(sub_ln93_fu_130_p2_carry__2_i_1_n_4));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln93_fu_130_p2_carry__2_i_2
       (.I0(mul_ln93_reg_222[16]),
        .O(sub_ln93_fu_130_p2_carry__2_i_2_n_4));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln93_fu_130_p2_carry__2_i_3
       (.I0(mul_ln93_reg_222[15]),
        .O(sub_ln93_fu_130_p2_carry__2_i_3_n_4));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln93_fu_130_p2_carry__2_i_4
       (.I0(mul_ln93_reg_222[14]),
        .O(sub_ln93_fu_130_p2_carry__2_i_4_n_4));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_ln93_fu_130_p2_carry__3
       (.CI(sub_ln93_fu_130_p2_carry__2_n_4),
        .CO({sub_ln93_fu_130_p2_carry__3_n_4,sub_ln93_fu_130_p2_carry__3_n_5,sub_ln93_fu_130_p2_carry__3_n_6,sub_ln93_fu_130_p2_carry__3_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln93_fu_130_p2[21:18]),
        .S({sub_ln93_fu_130_p2_carry__3_i_1_n_4,sub_ln93_fu_130_p2_carry__3_i_2_n_4,sub_ln93_fu_130_p2_carry__3_i_3_n_4,sub_ln93_fu_130_p2_carry__3_i_4_n_4}));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln93_fu_130_p2_carry__3_i_1
       (.I0(mul_ln93_reg_222[21]),
        .O(sub_ln93_fu_130_p2_carry__3_i_1_n_4));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln93_fu_130_p2_carry__3_i_2
       (.I0(mul_ln93_reg_222[20]),
        .O(sub_ln93_fu_130_p2_carry__3_i_2_n_4));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln93_fu_130_p2_carry__3_i_3
       (.I0(mul_ln93_reg_222[19]),
        .O(sub_ln93_fu_130_p2_carry__3_i_3_n_4));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln93_fu_130_p2_carry__3_i_4
       (.I0(mul_ln93_reg_222[18]),
        .O(sub_ln93_fu_130_p2_carry__3_i_4_n_4));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_ln93_fu_130_p2_carry__4
       (.CI(sub_ln93_fu_130_p2_carry__3_n_4),
        .CO({sub_ln93_fu_130_p2_carry__4_n_4,sub_ln93_fu_130_p2_carry__4_n_5,sub_ln93_fu_130_p2_carry__4_n_6,sub_ln93_fu_130_p2_carry__4_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln93_fu_130_p2[25:22]),
        .S({sub_ln93_fu_130_p2_carry__4_i_1_n_4,sub_ln93_fu_130_p2_carry__4_i_2_n_4,sub_ln93_fu_130_p2_carry__4_i_3_n_4,sub_ln93_fu_130_p2_carry__4_i_4_n_4}));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln93_fu_130_p2_carry__4_i_1
       (.I0(mul_ln93_reg_222[25]),
        .O(sub_ln93_fu_130_p2_carry__4_i_1_n_4));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln93_fu_130_p2_carry__4_i_2
       (.I0(mul_ln93_reg_222[24]),
        .O(sub_ln93_fu_130_p2_carry__4_i_2_n_4));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln93_fu_130_p2_carry__4_i_3
       (.I0(mul_ln93_reg_222[23]),
        .O(sub_ln93_fu_130_p2_carry__4_i_3_n_4));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln93_fu_130_p2_carry__4_i_4
       (.I0(mul_ln93_reg_222[22]),
        .O(sub_ln93_fu_130_p2_carry__4_i_4_n_4));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_ln93_fu_130_p2_carry__5
       (.CI(sub_ln93_fu_130_p2_carry__4_n_4),
        .CO({sub_ln93_fu_130_p2_carry__5_n_4,sub_ln93_fu_130_p2_carry__5_n_5,sub_ln93_fu_130_p2_carry__5_n_6,sub_ln93_fu_130_p2_carry__5_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln93_fu_130_p2[29:26]),
        .S({sub_ln93_fu_130_p2_carry__5_i_1_n_4,sub_ln93_fu_130_p2_carry__5_i_2_n_4,sub_ln93_fu_130_p2_carry__5_i_3_n_4,sub_ln93_fu_130_p2_carry__5_i_4_n_4}));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln93_fu_130_p2_carry__5_i_1
       (.I0(mul_ln93_reg_222[29]),
        .O(sub_ln93_fu_130_p2_carry__5_i_1_n_4));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln93_fu_130_p2_carry__5_i_2
       (.I0(mul_ln93_reg_222[28]),
        .O(sub_ln93_fu_130_p2_carry__5_i_2_n_4));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln93_fu_130_p2_carry__5_i_3
       (.I0(mul_ln93_reg_222[27]),
        .O(sub_ln93_fu_130_p2_carry__5_i_3_n_4));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln93_fu_130_p2_carry__5_i_4
       (.I0(mul_ln93_reg_222[26]),
        .O(sub_ln93_fu_130_p2_carry__5_i_4_n_4));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_ln93_fu_130_p2_carry__6
       (.CI(sub_ln93_fu_130_p2_carry__5_n_4),
        .CO({NLW_sub_ln93_fu_130_p2_carry__6_CO_UNCONNECTED[3:1],sub_ln93_fu_130_p2_carry__6_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_sub_ln93_fu_130_p2_carry__6_O_UNCONNECTED[3:2],sub_ln93_fu_130_p2[31:30]}),
        .S({1'b0,1'b0,sub_ln93_fu_130_p2_carry__6_i_1_n_4,sub_ln93_fu_130_p2_carry__6_i_2_n_4}));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln93_fu_130_p2_carry__6_i_1
       (.I0(mul_ln93_reg_222[31]),
        .O(sub_ln93_fu_130_p2_carry__6_i_1_n_4));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln93_fu_130_p2_carry__6_i_2
       (.I0(mul_ln93_reg_222[30]),
        .O(sub_ln93_fu_130_p2_carry__6_i_2_n_4));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln93_fu_130_p2_carry_i_1
       (.I0(mul_ln93_reg_222[1]),
        .O(sub_ln93_fu_130_p2_carry_i_1_n_4));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln93_fu_130_p2_carry_i_2
       (.I0(mul_ln93_reg_222[5]),
        .O(sub_ln93_fu_130_p2_carry_i_2_n_4));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln93_fu_130_p2_carry_i_3
       (.I0(mul_ln93_reg_222[4]),
        .O(sub_ln93_fu_130_p2_carry_i_3_n_4));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln93_fu_130_p2_carry_i_4
       (.I0(mul_ln93_reg_222[3]),
        .O(sub_ln93_fu_130_p2_carry_i_4_n_4));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln93_fu_130_p2_carry_i_5
       (.I0(mul_ln93_reg_222[2]),
        .O(sub_ln93_fu_130_p2_carry_i_5_n_4));
endmodule

(* ORIG_REF_NAME = "sw_compute_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7" *) 
module design_2_sw_compute_0_0_sw_compute_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7
   (D,
    w_ce0,
    ADDRBWRADDR,
    \ap_CS_fsm_reg[8]_0 ,
    WEBWE,
    grp_fu_157_p0,
    B,
    \ap_CS_fsm_reg[7]_0 ,
    out,
    grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_acc_ce0,
    grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_acc_d0,
    grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_acc_address0,
    Q,
    grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg,
    dout_reg,
    k_cast_reg_656,
    ram_reg,
    ram_reg_0,
    i_fu_64_reg,
    ram_reg_1,
    ram_reg_2,
    ram_reg_3,
    ram_reg_4,
    ram_reg_5,
    ram_reg_6,
    dout_reg_0,
    dout_reg_1,
    tmp_product,
    ap_rst_n,
    ap_clk,
    SR,
    dout_reg_2,
    grp_fu_157_p_dout0,
    \reg_258_reg[10]_0 );
  output [1:0]D;
  output w_ce0;
  output [4:0]ADDRBWRADDR;
  output \ap_CS_fsm_reg[8]_0 ;
  output [0:0]WEBWE;
  output [31:0]grp_fu_157_p0;
  output [10:0]B;
  output \ap_CS_fsm_reg[7]_0 ;
  output [10:0]out;
  output grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_acc_ce0;
  output [31:0]grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_acc_d0;
  output [0:0]grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_acc_address0;
  input [3:0]Q;
  input grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg;
  input dout_reg;
  input [1:0]k_cast_reg_656;
  input ram_reg;
  input ram_reg_0;
  input [4:0]i_fu_64_reg;
  input ram_reg_1;
  input ram_reg_2;
  input ram_reg_3;
  input ram_reg_4;
  input ram_reg_5;
  input ram_reg_6;
  input [2:0]dout_reg_0;
  input [31:0]dout_reg_1;
  input [10:0]tmp_product;
  input ap_rst_n;
  input ap_clk;
  input [0:0]SR;
  input [31:0]dout_reg_2;
  input [31:0]grp_fu_157_p_dout0;
  input [10:0]\reg_258_reg[10]_0 ;

  wire [4:0]ADDRBWRADDR;
  wire [10:0]B;
  wire [1:0]D;
  wire [3:0]Q;
  wire [0:0]SR;
  wire [0:0]WEBWE;
  wire [5:0]acc_addr_reg_894;
  wire acc_addr_reg_8940;
  wire \acc_addr_reg_894[1]_i_2_n_4 ;
  wire \acc_addr_reg_894[2]_i_2_n_4 ;
  wire \acc_addr_reg_894[3]_i_2_n_4 ;
  wire \acc_addr_reg_894[4]_i_2_n_4 ;
  wire \acc_addr_reg_894[5]_i_10_n_4 ;
  wire \acc_addr_reg_894[5]_i_11_n_4 ;
  wire \acc_addr_reg_894[5]_i_12_n_4 ;
  wire \acc_addr_reg_894[5]_i_2_n_4 ;
  wire \acc_addr_reg_894[5]_i_3_n_4 ;
  wire \acc_addr_reg_894[5]_i_5_n_4 ;
  wire \acc_addr_reg_894[5]_i_7_n_4 ;
  wire \acc_addr_reg_894[5]_i_8_n_4 ;
  wire \acc_addr_reg_894[5]_i_9_n_4 ;
  wire \acc_addr_reg_894_reg[5]_i_4_n_4 ;
  wire \acc_addr_reg_894_reg[5]_i_6_n_4 ;
  wire [31:0]add_ln100_1_reg_919;
  wire add_ln100_1_reg_9190;
  wire \add_ln100_1_reg_919[11]_i_2_n_4 ;
  wire \add_ln100_1_reg_919[11]_i_3_n_4 ;
  wire \add_ln100_1_reg_919[11]_i_4_n_4 ;
  wire \add_ln100_1_reg_919[11]_i_5_n_4 ;
  wire \add_ln100_1_reg_919[11]_i_6_n_4 ;
  wire \add_ln100_1_reg_919[15]_i_2_n_4 ;
  wire \add_ln100_1_reg_919[15]_i_3_n_4 ;
  wire \add_ln100_1_reg_919[15]_i_4_n_4 ;
  wire \add_ln100_1_reg_919[15]_i_5_n_4 ;
  wire \add_ln100_1_reg_919[19]_i_2_n_4 ;
  wire \add_ln100_1_reg_919[19]_i_3_n_4 ;
  wire \add_ln100_1_reg_919[19]_i_4_n_4 ;
  wire \add_ln100_1_reg_919[19]_i_5_n_4 ;
  wire \add_ln100_1_reg_919[23]_i_2_n_4 ;
  wire \add_ln100_1_reg_919[23]_i_3_n_4 ;
  wire \add_ln100_1_reg_919[23]_i_4_n_4 ;
  wire \add_ln100_1_reg_919[23]_i_5_n_4 ;
  wire \add_ln100_1_reg_919[27]_i_2_n_4 ;
  wire \add_ln100_1_reg_919[27]_i_3_n_4 ;
  wire \add_ln100_1_reg_919[27]_i_4_n_4 ;
  wire \add_ln100_1_reg_919[27]_i_5_n_4 ;
  wire \add_ln100_1_reg_919[31]_i_3_n_4 ;
  wire \add_ln100_1_reg_919[31]_i_4_n_4 ;
  wire \add_ln100_1_reg_919[31]_i_5_n_4 ;
  wire \add_ln100_1_reg_919[31]_i_6_n_4 ;
  wire \add_ln100_1_reg_919[3]_i_2_n_4 ;
  wire \add_ln100_1_reg_919[3]_i_3_n_4 ;
  wire \add_ln100_1_reg_919[3]_i_4_n_4 ;
  wire \add_ln100_1_reg_919[3]_i_5_n_4 ;
  wire \add_ln100_1_reg_919[7]_i_2_n_4 ;
  wire \add_ln100_1_reg_919[7]_i_3_n_4 ;
  wire \add_ln100_1_reg_919[7]_i_4_n_4 ;
  wire \add_ln100_1_reg_919[7]_i_5_n_4 ;
  wire \add_ln100_1_reg_919_reg[11]_i_1_n_4 ;
  wire \add_ln100_1_reg_919_reg[11]_i_1_n_5 ;
  wire \add_ln100_1_reg_919_reg[11]_i_1_n_6 ;
  wire \add_ln100_1_reg_919_reg[11]_i_1_n_7 ;
  wire \add_ln100_1_reg_919_reg[15]_i_1_n_4 ;
  wire \add_ln100_1_reg_919_reg[15]_i_1_n_5 ;
  wire \add_ln100_1_reg_919_reg[15]_i_1_n_6 ;
  wire \add_ln100_1_reg_919_reg[15]_i_1_n_7 ;
  wire \add_ln100_1_reg_919_reg[19]_i_1_n_4 ;
  wire \add_ln100_1_reg_919_reg[19]_i_1_n_5 ;
  wire \add_ln100_1_reg_919_reg[19]_i_1_n_6 ;
  wire \add_ln100_1_reg_919_reg[19]_i_1_n_7 ;
  wire \add_ln100_1_reg_919_reg[23]_i_1_n_4 ;
  wire \add_ln100_1_reg_919_reg[23]_i_1_n_5 ;
  wire \add_ln100_1_reg_919_reg[23]_i_1_n_6 ;
  wire \add_ln100_1_reg_919_reg[23]_i_1_n_7 ;
  wire \add_ln100_1_reg_919_reg[27]_i_1_n_4 ;
  wire \add_ln100_1_reg_919_reg[27]_i_1_n_5 ;
  wire \add_ln100_1_reg_919_reg[27]_i_1_n_6 ;
  wire \add_ln100_1_reg_919_reg[27]_i_1_n_7 ;
  wire \add_ln100_1_reg_919_reg[31]_i_2_n_5 ;
  wire \add_ln100_1_reg_919_reg[31]_i_2_n_6 ;
  wire \add_ln100_1_reg_919_reg[31]_i_2_n_7 ;
  wire \add_ln100_1_reg_919_reg[3]_i_1_n_4 ;
  wire \add_ln100_1_reg_919_reg[3]_i_1_n_5 ;
  wire \add_ln100_1_reg_919_reg[3]_i_1_n_6 ;
  wire \add_ln100_1_reg_919_reg[3]_i_1_n_7 ;
  wire \add_ln100_1_reg_919_reg[7]_i_1_n_4 ;
  wire \add_ln100_1_reg_919_reg[7]_i_1_n_5 ;
  wire \add_ln100_1_reg_919_reg[7]_i_1_n_6 ;
  wire \add_ln100_1_reg_919_reg[7]_i_1_n_7 ;
  wire [31:0]add_ln102_1_reg_1025;
  wire add_ln102_1_reg_10250;
  wire \add_ln102_1_reg_1025[11]_i_2_n_4 ;
  wire \add_ln102_1_reg_1025[11]_i_3_n_4 ;
  wire \add_ln102_1_reg_1025[11]_i_4_n_4 ;
  wire \add_ln102_1_reg_1025[11]_i_5_n_4 ;
  wire \add_ln102_1_reg_1025[15]_i_2_n_4 ;
  wire \add_ln102_1_reg_1025[15]_i_3_n_4 ;
  wire \add_ln102_1_reg_1025[15]_i_4_n_4 ;
  wire \add_ln102_1_reg_1025[15]_i_5_n_4 ;
  wire \add_ln102_1_reg_1025[19]_i_2_n_4 ;
  wire \add_ln102_1_reg_1025[19]_i_3_n_4 ;
  wire \add_ln102_1_reg_1025[19]_i_4_n_4 ;
  wire \add_ln102_1_reg_1025[19]_i_5_n_4 ;
  wire \add_ln102_1_reg_1025[23]_i_2_n_4 ;
  wire \add_ln102_1_reg_1025[23]_i_3_n_4 ;
  wire \add_ln102_1_reg_1025[23]_i_4_n_4 ;
  wire \add_ln102_1_reg_1025[23]_i_5_n_4 ;
  wire \add_ln102_1_reg_1025[27]_i_2_n_4 ;
  wire \add_ln102_1_reg_1025[27]_i_3_n_4 ;
  wire \add_ln102_1_reg_1025[27]_i_4_n_4 ;
  wire \add_ln102_1_reg_1025[27]_i_5_n_4 ;
  wire \add_ln102_1_reg_1025[31]_i_3_n_4 ;
  wire \add_ln102_1_reg_1025[31]_i_4_n_4 ;
  wire \add_ln102_1_reg_1025[31]_i_5_n_4 ;
  wire \add_ln102_1_reg_1025[31]_i_6_n_4 ;
  wire \add_ln102_1_reg_1025[3]_i_2_n_4 ;
  wire \add_ln102_1_reg_1025[3]_i_3_n_4 ;
  wire \add_ln102_1_reg_1025[3]_i_4_n_4 ;
  wire \add_ln102_1_reg_1025[3]_i_5_n_4 ;
  wire \add_ln102_1_reg_1025[7]_i_2_n_4 ;
  wire \add_ln102_1_reg_1025[7]_i_3_n_4 ;
  wire \add_ln102_1_reg_1025[7]_i_4_n_4 ;
  wire \add_ln102_1_reg_1025[7]_i_5_n_4 ;
  wire \add_ln102_1_reg_1025_reg[11]_i_1_n_10 ;
  wire \add_ln102_1_reg_1025_reg[11]_i_1_n_11 ;
  wire \add_ln102_1_reg_1025_reg[11]_i_1_n_4 ;
  wire \add_ln102_1_reg_1025_reg[11]_i_1_n_5 ;
  wire \add_ln102_1_reg_1025_reg[11]_i_1_n_6 ;
  wire \add_ln102_1_reg_1025_reg[11]_i_1_n_7 ;
  wire \add_ln102_1_reg_1025_reg[11]_i_1_n_8 ;
  wire \add_ln102_1_reg_1025_reg[11]_i_1_n_9 ;
  wire \add_ln102_1_reg_1025_reg[15]_i_1_n_10 ;
  wire \add_ln102_1_reg_1025_reg[15]_i_1_n_11 ;
  wire \add_ln102_1_reg_1025_reg[15]_i_1_n_4 ;
  wire \add_ln102_1_reg_1025_reg[15]_i_1_n_5 ;
  wire \add_ln102_1_reg_1025_reg[15]_i_1_n_6 ;
  wire \add_ln102_1_reg_1025_reg[15]_i_1_n_7 ;
  wire \add_ln102_1_reg_1025_reg[15]_i_1_n_8 ;
  wire \add_ln102_1_reg_1025_reg[15]_i_1_n_9 ;
  wire \add_ln102_1_reg_1025_reg[19]_i_1_n_10 ;
  wire \add_ln102_1_reg_1025_reg[19]_i_1_n_11 ;
  wire \add_ln102_1_reg_1025_reg[19]_i_1_n_4 ;
  wire \add_ln102_1_reg_1025_reg[19]_i_1_n_5 ;
  wire \add_ln102_1_reg_1025_reg[19]_i_1_n_6 ;
  wire \add_ln102_1_reg_1025_reg[19]_i_1_n_7 ;
  wire \add_ln102_1_reg_1025_reg[19]_i_1_n_8 ;
  wire \add_ln102_1_reg_1025_reg[19]_i_1_n_9 ;
  wire \add_ln102_1_reg_1025_reg[23]_i_1_n_10 ;
  wire \add_ln102_1_reg_1025_reg[23]_i_1_n_11 ;
  wire \add_ln102_1_reg_1025_reg[23]_i_1_n_4 ;
  wire \add_ln102_1_reg_1025_reg[23]_i_1_n_5 ;
  wire \add_ln102_1_reg_1025_reg[23]_i_1_n_6 ;
  wire \add_ln102_1_reg_1025_reg[23]_i_1_n_7 ;
  wire \add_ln102_1_reg_1025_reg[23]_i_1_n_8 ;
  wire \add_ln102_1_reg_1025_reg[23]_i_1_n_9 ;
  wire \add_ln102_1_reg_1025_reg[27]_i_1_n_10 ;
  wire \add_ln102_1_reg_1025_reg[27]_i_1_n_11 ;
  wire \add_ln102_1_reg_1025_reg[27]_i_1_n_4 ;
  wire \add_ln102_1_reg_1025_reg[27]_i_1_n_5 ;
  wire \add_ln102_1_reg_1025_reg[27]_i_1_n_6 ;
  wire \add_ln102_1_reg_1025_reg[27]_i_1_n_7 ;
  wire \add_ln102_1_reg_1025_reg[27]_i_1_n_8 ;
  wire \add_ln102_1_reg_1025_reg[27]_i_1_n_9 ;
  wire \add_ln102_1_reg_1025_reg[31]_i_2_n_10 ;
  wire \add_ln102_1_reg_1025_reg[31]_i_2_n_11 ;
  wire \add_ln102_1_reg_1025_reg[31]_i_2_n_5 ;
  wire \add_ln102_1_reg_1025_reg[31]_i_2_n_6 ;
  wire \add_ln102_1_reg_1025_reg[31]_i_2_n_7 ;
  wire \add_ln102_1_reg_1025_reg[31]_i_2_n_8 ;
  wire \add_ln102_1_reg_1025_reg[31]_i_2_n_9 ;
  wire \add_ln102_1_reg_1025_reg[3]_i_1_n_10 ;
  wire \add_ln102_1_reg_1025_reg[3]_i_1_n_11 ;
  wire \add_ln102_1_reg_1025_reg[3]_i_1_n_4 ;
  wire \add_ln102_1_reg_1025_reg[3]_i_1_n_5 ;
  wire \add_ln102_1_reg_1025_reg[3]_i_1_n_6 ;
  wire \add_ln102_1_reg_1025_reg[3]_i_1_n_7 ;
  wire \add_ln102_1_reg_1025_reg[3]_i_1_n_8 ;
  wire \add_ln102_1_reg_1025_reg[3]_i_1_n_9 ;
  wire \add_ln102_1_reg_1025_reg[7]_i_1_n_10 ;
  wire \add_ln102_1_reg_1025_reg[7]_i_1_n_11 ;
  wire \add_ln102_1_reg_1025_reg[7]_i_1_n_4 ;
  wire \add_ln102_1_reg_1025_reg[7]_i_1_n_5 ;
  wire \add_ln102_1_reg_1025_reg[7]_i_1_n_6 ;
  wire \add_ln102_1_reg_1025_reg[7]_i_1_n_7 ;
  wire \add_ln102_1_reg_1025_reg[7]_i_1_n_8 ;
  wire \add_ln102_1_reg_1025_reg[7]_i_1_n_9 ;
  wire [31:0]add_ln102_2_reg_1045;
  wire add_ln102_2_reg_10450;
  wire \add_ln102_2_reg_1045[11]_i_2_n_4 ;
  wire \add_ln102_2_reg_1045[11]_i_3_n_4 ;
  wire \add_ln102_2_reg_1045[11]_i_4_n_4 ;
  wire \add_ln102_2_reg_1045[11]_i_5_n_4 ;
  wire \add_ln102_2_reg_1045[15]_i_2_n_4 ;
  wire \add_ln102_2_reg_1045[15]_i_3_n_4 ;
  wire \add_ln102_2_reg_1045[15]_i_4_n_4 ;
  wire \add_ln102_2_reg_1045[15]_i_5_n_4 ;
  wire \add_ln102_2_reg_1045[19]_i_2_n_4 ;
  wire \add_ln102_2_reg_1045[19]_i_3_n_4 ;
  wire \add_ln102_2_reg_1045[19]_i_4_n_4 ;
  wire \add_ln102_2_reg_1045[19]_i_5_n_4 ;
  wire \add_ln102_2_reg_1045[23]_i_2_n_4 ;
  wire \add_ln102_2_reg_1045[23]_i_3_n_4 ;
  wire \add_ln102_2_reg_1045[23]_i_4_n_4 ;
  wire \add_ln102_2_reg_1045[23]_i_5_n_4 ;
  wire \add_ln102_2_reg_1045[27]_i_2_n_4 ;
  wire \add_ln102_2_reg_1045[27]_i_3_n_4 ;
  wire \add_ln102_2_reg_1045[27]_i_4_n_4 ;
  wire \add_ln102_2_reg_1045[27]_i_5_n_4 ;
  wire \add_ln102_2_reg_1045[31]_i_3_n_4 ;
  wire \add_ln102_2_reg_1045[31]_i_4_n_4 ;
  wire \add_ln102_2_reg_1045[31]_i_5_n_4 ;
  wire \add_ln102_2_reg_1045[31]_i_6_n_4 ;
  wire \add_ln102_2_reg_1045[3]_i_2_n_4 ;
  wire \add_ln102_2_reg_1045[3]_i_3_n_4 ;
  wire \add_ln102_2_reg_1045[3]_i_4_n_4 ;
  wire \add_ln102_2_reg_1045[3]_i_5_n_4 ;
  wire \add_ln102_2_reg_1045[7]_i_2_n_4 ;
  wire \add_ln102_2_reg_1045[7]_i_3_n_4 ;
  wire \add_ln102_2_reg_1045[7]_i_4_n_4 ;
  wire \add_ln102_2_reg_1045[7]_i_5_n_4 ;
  wire \add_ln102_2_reg_1045_reg[11]_i_1_n_10 ;
  wire \add_ln102_2_reg_1045_reg[11]_i_1_n_11 ;
  wire \add_ln102_2_reg_1045_reg[11]_i_1_n_4 ;
  wire \add_ln102_2_reg_1045_reg[11]_i_1_n_5 ;
  wire \add_ln102_2_reg_1045_reg[11]_i_1_n_6 ;
  wire \add_ln102_2_reg_1045_reg[11]_i_1_n_7 ;
  wire \add_ln102_2_reg_1045_reg[11]_i_1_n_8 ;
  wire \add_ln102_2_reg_1045_reg[11]_i_1_n_9 ;
  wire \add_ln102_2_reg_1045_reg[15]_i_1_n_10 ;
  wire \add_ln102_2_reg_1045_reg[15]_i_1_n_11 ;
  wire \add_ln102_2_reg_1045_reg[15]_i_1_n_4 ;
  wire \add_ln102_2_reg_1045_reg[15]_i_1_n_5 ;
  wire \add_ln102_2_reg_1045_reg[15]_i_1_n_6 ;
  wire \add_ln102_2_reg_1045_reg[15]_i_1_n_7 ;
  wire \add_ln102_2_reg_1045_reg[15]_i_1_n_8 ;
  wire \add_ln102_2_reg_1045_reg[15]_i_1_n_9 ;
  wire \add_ln102_2_reg_1045_reg[19]_i_1_n_10 ;
  wire \add_ln102_2_reg_1045_reg[19]_i_1_n_11 ;
  wire \add_ln102_2_reg_1045_reg[19]_i_1_n_4 ;
  wire \add_ln102_2_reg_1045_reg[19]_i_1_n_5 ;
  wire \add_ln102_2_reg_1045_reg[19]_i_1_n_6 ;
  wire \add_ln102_2_reg_1045_reg[19]_i_1_n_7 ;
  wire \add_ln102_2_reg_1045_reg[19]_i_1_n_8 ;
  wire \add_ln102_2_reg_1045_reg[19]_i_1_n_9 ;
  wire \add_ln102_2_reg_1045_reg[23]_i_1_n_10 ;
  wire \add_ln102_2_reg_1045_reg[23]_i_1_n_11 ;
  wire \add_ln102_2_reg_1045_reg[23]_i_1_n_4 ;
  wire \add_ln102_2_reg_1045_reg[23]_i_1_n_5 ;
  wire \add_ln102_2_reg_1045_reg[23]_i_1_n_6 ;
  wire \add_ln102_2_reg_1045_reg[23]_i_1_n_7 ;
  wire \add_ln102_2_reg_1045_reg[23]_i_1_n_8 ;
  wire \add_ln102_2_reg_1045_reg[23]_i_1_n_9 ;
  wire \add_ln102_2_reg_1045_reg[27]_i_1_n_10 ;
  wire \add_ln102_2_reg_1045_reg[27]_i_1_n_11 ;
  wire \add_ln102_2_reg_1045_reg[27]_i_1_n_4 ;
  wire \add_ln102_2_reg_1045_reg[27]_i_1_n_5 ;
  wire \add_ln102_2_reg_1045_reg[27]_i_1_n_6 ;
  wire \add_ln102_2_reg_1045_reg[27]_i_1_n_7 ;
  wire \add_ln102_2_reg_1045_reg[27]_i_1_n_8 ;
  wire \add_ln102_2_reg_1045_reg[27]_i_1_n_9 ;
  wire \add_ln102_2_reg_1045_reg[31]_i_2_n_10 ;
  wire \add_ln102_2_reg_1045_reg[31]_i_2_n_11 ;
  wire \add_ln102_2_reg_1045_reg[31]_i_2_n_5 ;
  wire \add_ln102_2_reg_1045_reg[31]_i_2_n_6 ;
  wire \add_ln102_2_reg_1045_reg[31]_i_2_n_7 ;
  wire \add_ln102_2_reg_1045_reg[31]_i_2_n_8 ;
  wire \add_ln102_2_reg_1045_reg[31]_i_2_n_9 ;
  wire \add_ln102_2_reg_1045_reg[3]_i_1_n_10 ;
  wire \add_ln102_2_reg_1045_reg[3]_i_1_n_11 ;
  wire \add_ln102_2_reg_1045_reg[3]_i_1_n_4 ;
  wire \add_ln102_2_reg_1045_reg[3]_i_1_n_5 ;
  wire \add_ln102_2_reg_1045_reg[3]_i_1_n_6 ;
  wire \add_ln102_2_reg_1045_reg[3]_i_1_n_7 ;
  wire \add_ln102_2_reg_1045_reg[3]_i_1_n_8 ;
  wire \add_ln102_2_reg_1045_reg[3]_i_1_n_9 ;
  wire \add_ln102_2_reg_1045_reg[7]_i_1_n_10 ;
  wire \add_ln102_2_reg_1045_reg[7]_i_1_n_11 ;
  wire \add_ln102_2_reg_1045_reg[7]_i_1_n_4 ;
  wire \add_ln102_2_reg_1045_reg[7]_i_1_n_5 ;
  wire \add_ln102_2_reg_1045_reg[7]_i_1_n_6 ;
  wire \add_ln102_2_reg_1045_reg[7]_i_1_n_7 ;
  wire \add_ln102_2_reg_1045_reg[7]_i_1_n_8 ;
  wire \add_ln102_2_reg_1045_reg[7]_i_1_n_9 ;
  wire [31:0]add_ln102_3_reg_1065;
  wire add_ln102_3_reg_10650;
  wire \add_ln102_3_reg_1065[11]_i_2_n_4 ;
  wire \add_ln102_3_reg_1065[11]_i_3_n_4 ;
  wire \add_ln102_3_reg_1065[11]_i_4_n_4 ;
  wire \add_ln102_3_reg_1065[11]_i_5_n_4 ;
  wire \add_ln102_3_reg_1065[15]_i_2_n_4 ;
  wire \add_ln102_3_reg_1065[15]_i_3_n_4 ;
  wire \add_ln102_3_reg_1065[15]_i_4_n_4 ;
  wire \add_ln102_3_reg_1065[15]_i_5_n_4 ;
  wire \add_ln102_3_reg_1065[19]_i_2_n_4 ;
  wire \add_ln102_3_reg_1065[19]_i_3_n_4 ;
  wire \add_ln102_3_reg_1065[19]_i_4_n_4 ;
  wire \add_ln102_3_reg_1065[19]_i_5_n_4 ;
  wire \add_ln102_3_reg_1065[23]_i_2_n_4 ;
  wire \add_ln102_3_reg_1065[23]_i_3_n_4 ;
  wire \add_ln102_3_reg_1065[23]_i_4_n_4 ;
  wire \add_ln102_3_reg_1065[23]_i_5_n_4 ;
  wire \add_ln102_3_reg_1065[27]_i_2_n_4 ;
  wire \add_ln102_3_reg_1065[27]_i_3_n_4 ;
  wire \add_ln102_3_reg_1065[27]_i_4_n_4 ;
  wire \add_ln102_3_reg_1065[27]_i_5_n_4 ;
  wire \add_ln102_3_reg_1065[31]_i_3_n_4 ;
  wire \add_ln102_3_reg_1065[31]_i_4_n_4 ;
  wire \add_ln102_3_reg_1065[31]_i_5_n_4 ;
  wire \add_ln102_3_reg_1065[31]_i_6_n_4 ;
  wire \add_ln102_3_reg_1065[3]_i_2_n_4 ;
  wire \add_ln102_3_reg_1065[3]_i_3_n_4 ;
  wire \add_ln102_3_reg_1065[3]_i_4_n_4 ;
  wire \add_ln102_3_reg_1065[3]_i_5_n_4 ;
  wire \add_ln102_3_reg_1065[7]_i_2_n_4 ;
  wire \add_ln102_3_reg_1065[7]_i_3_n_4 ;
  wire \add_ln102_3_reg_1065[7]_i_4_n_4 ;
  wire \add_ln102_3_reg_1065[7]_i_5_n_4 ;
  wire \add_ln102_3_reg_1065_reg[11]_i_1_n_10 ;
  wire \add_ln102_3_reg_1065_reg[11]_i_1_n_11 ;
  wire \add_ln102_3_reg_1065_reg[11]_i_1_n_4 ;
  wire \add_ln102_3_reg_1065_reg[11]_i_1_n_5 ;
  wire \add_ln102_3_reg_1065_reg[11]_i_1_n_6 ;
  wire \add_ln102_3_reg_1065_reg[11]_i_1_n_7 ;
  wire \add_ln102_3_reg_1065_reg[11]_i_1_n_8 ;
  wire \add_ln102_3_reg_1065_reg[11]_i_1_n_9 ;
  wire \add_ln102_3_reg_1065_reg[15]_i_1_n_10 ;
  wire \add_ln102_3_reg_1065_reg[15]_i_1_n_11 ;
  wire \add_ln102_3_reg_1065_reg[15]_i_1_n_4 ;
  wire \add_ln102_3_reg_1065_reg[15]_i_1_n_5 ;
  wire \add_ln102_3_reg_1065_reg[15]_i_1_n_6 ;
  wire \add_ln102_3_reg_1065_reg[15]_i_1_n_7 ;
  wire \add_ln102_3_reg_1065_reg[15]_i_1_n_8 ;
  wire \add_ln102_3_reg_1065_reg[15]_i_1_n_9 ;
  wire \add_ln102_3_reg_1065_reg[19]_i_1_n_10 ;
  wire \add_ln102_3_reg_1065_reg[19]_i_1_n_11 ;
  wire \add_ln102_3_reg_1065_reg[19]_i_1_n_4 ;
  wire \add_ln102_3_reg_1065_reg[19]_i_1_n_5 ;
  wire \add_ln102_3_reg_1065_reg[19]_i_1_n_6 ;
  wire \add_ln102_3_reg_1065_reg[19]_i_1_n_7 ;
  wire \add_ln102_3_reg_1065_reg[19]_i_1_n_8 ;
  wire \add_ln102_3_reg_1065_reg[19]_i_1_n_9 ;
  wire \add_ln102_3_reg_1065_reg[23]_i_1_n_10 ;
  wire \add_ln102_3_reg_1065_reg[23]_i_1_n_11 ;
  wire \add_ln102_3_reg_1065_reg[23]_i_1_n_4 ;
  wire \add_ln102_3_reg_1065_reg[23]_i_1_n_5 ;
  wire \add_ln102_3_reg_1065_reg[23]_i_1_n_6 ;
  wire \add_ln102_3_reg_1065_reg[23]_i_1_n_7 ;
  wire \add_ln102_3_reg_1065_reg[23]_i_1_n_8 ;
  wire \add_ln102_3_reg_1065_reg[23]_i_1_n_9 ;
  wire \add_ln102_3_reg_1065_reg[27]_i_1_n_10 ;
  wire \add_ln102_3_reg_1065_reg[27]_i_1_n_11 ;
  wire \add_ln102_3_reg_1065_reg[27]_i_1_n_4 ;
  wire \add_ln102_3_reg_1065_reg[27]_i_1_n_5 ;
  wire \add_ln102_3_reg_1065_reg[27]_i_1_n_6 ;
  wire \add_ln102_3_reg_1065_reg[27]_i_1_n_7 ;
  wire \add_ln102_3_reg_1065_reg[27]_i_1_n_8 ;
  wire \add_ln102_3_reg_1065_reg[27]_i_1_n_9 ;
  wire \add_ln102_3_reg_1065_reg[31]_i_2_n_10 ;
  wire \add_ln102_3_reg_1065_reg[31]_i_2_n_11 ;
  wire \add_ln102_3_reg_1065_reg[31]_i_2_n_5 ;
  wire \add_ln102_3_reg_1065_reg[31]_i_2_n_6 ;
  wire \add_ln102_3_reg_1065_reg[31]_i_2_n_7 ;
  wire \add_ln102_3_reg_1065_reg[31]_i_2_n_8 ;
  wire \add_ln102_3_reg_1065_reg[31]_i_2_n_9 ;
  wire \add_ln102_3_reg_1065_reg[3]_i_1_n_10 ;
  wire \add_ln102_3_reg_1065_reg[3]_i_1_n_11 ;
  wire \add_ln102_3_reg_1065_reg[3]_i_1_n_4 ;
  wire \add_ln102_3_reg_1065_reg[3]_i_1_n_5 ;
  wire \add_ln102_3_reg_1065_reg[3]_i_1_n_6 ;
  wire \add_ln102_3_reg_1065_reg[3]_i_1_n_7 ;
  wire \add_ln102_3_reg_1065_reg[3]_i_1_n_8 ;
  wire \add_ln102_3_reg_1065_reg[3]_i_1_n_9 ;
  wire \add_ln102_3_reg_1065_reg[7]_i_1_n_10 ;
  wire \add_ln102_3_reg_1065_reg[7]_i_1_n_11 ;
  wire \add_ln102_3_reg_1065_reg[7]_i_1_n_4 ;
  wire \add_ln102_3_reg_1065_reg[7]_i_1_n_5 ;
  wire \add_ln102_3_reg_1065_reg[7]_i_1_n_6 ;
  wire \add_ln102_3_reg_1065_reg[7]_i_1_n_7 ;
  wire \add_ln102_3_reg_1065_reg[7]_i_1_n_8 ;
  wire \add_ln102_3_reg_1065_reg[7]_i_1_n_9 ;
  wire [31:0]add_ln102_4_reg_1085;
  wire add_ln102_4_reg_10850;
  wire \add_ln102_4_reg_1085[11]_i_2_n_4 ;
  wire \add_ln102_4_reg_1085[11]_i_3_n_4 ;
  wire \add_ln102_4_reg_1085[11]_i_4_n_4 ;
  wire \add_ln102_4_reg_1085[11]_i_5_n_4 ;
  wire \add_ln102_4_reg_1085[15]_i_2_n_4 ;
  wire \add_ln102_4_reg_1085[15]_i_3_n_4 ;
  wire \add_ln102_4_reg_1085[15]_i_4_n_4 ;
  wire \add_ln102_4_reg_1085[15]_i_5_n_4 ;
  wire \add_ln102_4_reg_1085[19]_i_2_n_4 ;
  wire \add_ln102_4_reg_1085[19]_i_3_n_4 ;
  wire \add_ln102_4_reg_1085[19]_i_4_n_4 ;
  wire \add_ln102_4_reg_1085[19]_i_5_n_4 ;
  wire \add_ln102_4_reg_1085[23]_i_2_n_4 ;
  wire \add_ln102_4_reg_1085[23]_i_3_n_4 ;
  wire \add_ln102_4_reg_1085[23]_i_4_n_4 ;
  wire \add_ln102_4_reg_1085[23]_i_5_n_4 ;
  wire \add_ln102_4_reg_1085[27]_i_2_n_4 ;
  wire \add_ln102_4_reg_1085[27]_i_3_n_4 ;
  wire \add_ln102_4_reg_1085[27]_i_4_n_4 ;
  wire \add_ln102_4_reg_1085[27]_i_5_n_4 ;
  wire \add_ln102_4_reg_1085[31]_i_3_n_4 ;
  wire \add_ln102_4_reg_1085[31]_i_4_n_4 ;
  wire \add_ln102_4_reg_1085[31]_i_5_n_4 ;
  wire \add_ln102_4_reg_1085[31]_i_6_n_4 ;
  wire \add_ln102_4_reg_1085[3]_i_2_n_4 ;
  wire \add_ln102_4_reg_1085[3]_i_3_n_4 ;
  wire \add_ln102_4_reg_1085[3]_i_4_n_4 ;
  wire \add_ln102_4_reg_1085[3]_i_5_n_4 ;
  wire \add_ln102_4_reg_1085[7]_i_2_n_4 ;
  wire \add_ln102_4_reg_1085[7]_i_3_n_4 ;
  wire \add_ln102_4_reg_1085[7]_i_4_n_4 ;
  wire \add_ln102_4_reg_1085[7]_i_5_n_4 ;
  wire \add_ln102_4_reg_1085_reg[11]_i_1_n_10 ;
  wire \add_ln102_4_reg_1085_reg[11]_i_1_n_11 ;
  wire \add_ln102_4_reg_1085_reg[11]_i_1_n_4 ;
  wire \add_ln102_4_reg_1085_reg[11]_i_1_n_5 ;
  wire \add_ln102_4_reg_1085_reg[11]_i_1_n_6 ;
  wire \add_ln102_4_reg_1085_reg[11]_i_1_n_7 ;
  wire \add_ln102_4_reg_1085_reg[11]_i_1_n_8 ;
  wire \add_ln102_4_reg_1085_reg[11]_i_1_n_9 ;
  wire \add_ln102_4_reg_1085_reg[15]_i_1_n_10 ;
  wire \add_ln102_4_reg_1085_reg[15]_i_1_n_11 ;
  wire \add_ln102_4_reg_1085_reg[15]_i_1_n_4 ;
  wire \add_ln102_4_reg_1085_reg[15]_i_1_n_5 ;
  wire \add_ln102_4_reg_1085_reg[15]_i_1_n_6 ;
  wire \add_ln102_4_reg_1085_reg[15]_i_1_n_7 ;
  wire \add_ln102_4_reg_1085_reg[15]_i_1_n_8 ;
  wire \add_ln102_4_reg_1085_reg[15]_i_1_n_9 ;
  wire \add_ln102_4_reg_1085_reg[19]_i_1_n_10 ;
  wire \add_ln102_4_reg_1085_reg[19]_i_1_n_11 ;
  wire \add_ln102_4_reg_1085_reg[19]_i_1_n_4 ;
  wire \add_ln102_4_reg_1085_reg[19]_i_1_n_5 ;
  wire \add_ln102_4_reg_1085_reg[19]_i_1_n_6 ;
  wire \add_ln102_4_reg_1085_reg[19]_i_1_n_7 ;
  wire \add_ln102_4_reg_1085_reg[19]_i_1_n_8 ;
  wire \add_ln102_4_reg_1085_reg[19]_i_1_n_9 ;
  wire \add_ln102_4_reg_1085_reg[23]_i_1_n_10 ;
  wire \add_ln102_4_reg_1085_reg[23]_i_1_n_11 ;
  wire \add_ln102_4_reg_1085_reg[23]_i_1_n_4 ;
  wire \add_ln102_4_reg_1085_reg[23]_i_1_n_5 ;
  wire \add_ln102_4_reg_1085_reg[23]_i_1_n_6 ;
  wire \add_ln102_4_reg_1085_reg[23]_i_1_n_7 ;
  wire \add_ln102_4_reg_1085_reg[23]_i_1_n_8 ;
  wire \add_ln102_4_reg_1085_reg[23]_i_1_n_9 ;
  wire \add_ln102_4_reg_1085_reg[27]_i_1_n_10 ;
  wire \add_ln102_4_reg_1085_reg[27]_i_1_n_11 ;
  wire \add_ln102_4_reg_1085_reg[27]_i_1_n_4 ;
  wire \add_ln102_4_reg_1085_reg[27]_i_1_n_5 ;
  wire \add_ln102_4_reg_1085_reg[27]_i_1_n_6 ;
  wire \add_ln102_4_reg_1085_reg[27]_i_1_n_7 ;
  wire \add_ln102_4_reg_1085_reg[27]_i_1_n_8 ;
  wire \add_ln102_4_reg_1085_reg[27]_i_1_n_9 ;
  wire \add_ln102_4_reg_1085_reg[31]_i_2_n_10 ;
  wire \add_ln102_4_reg_1085_reg[31]_i_2_n_11 ;
  wire \add_ln102_4_reg_1085_reg[31]_i_2_n_5 ;
  wire \add_ln102_4_reg_1085_reg[31]_i_2_n_6 ;
  wire \add_ln102_4_reg_1085_reg[31]_i_2_n_7 ;
  wire \add_ln102_4_reg_1085_reg[31]_i_2_n_8 ;
  wire \add_ln102_4_reg_1085_reg[31]_i_2_n_9 ;
  wire \add_ln102_4_reg_1085_reg[3]_i_1_n_10 ;
  wire \add_ln102_4_reg_1085_reg[3]_i_1_n_11 ;
  wire \add_ln102_4_reg_1085_reg[3]_i_1_n_4 ;
  wire \add_ln102_4_reg_1085_reg[3]_i_1_n_5 ;
  wire \add_ln102_4_reg_1085_reg[3]_i_1_n_6 ;
  wire \add_ln102_4_reg_1085_reg[3]_i_1_n_7 ;
  wire \add_ln102_4_reg_1085_reg[3]_i_1_n_8 ;
  wire \add_ln102_4_reg_1085_reg[3]_i_1_n_9 ;
  wire \add_ln102_4_reg_1085_reg[7]_i_1_n_10 ;
  wire \add_ln102_4_reg_1085_reg[7]_i_1_n_11 ;
  wire \add_ln102_4_reg_1085_reg[7]_i_1_n_4 ;
  wire \add_ln102_4_reg_1085_reg[7]_i_1_n_5 ;
  wire \add_ln102_4_reg_1085_reg[7]_i_1_n_6 ;
  wire \add_ln102_4_reg_1085_reg[7]_i_1_n_7 ;
  wire \add_ln102_4_reg_1085_reg[7]_i_1_n_8 ;
  wire \add_ln102_4_reg_1085_reg[7]_i_1_n_9 ;
  wire [31:0]add_ln102_5_reg_1105;
  wire add_ln102_5_reg_11050;
  wire \add_ln102_5_reg_1105[11]_i_2_n_4 ;
  wire \add_ln102_5_reg_1105[11]_i_3_n_4 ;
  wire \add_ln102_5_reg_1105[11]_i_4_n_4 ;
  wire \add_ln102_5_reg_1105[11]_i_5_n_4 ;
  wire \add_ln102_5_reg_1105[15]_i_2_n_4 ;
  wire \add_ln102_5_reg_1105[15]_i_3_n_4 ;
  wire \add_ln102_5_reg_1105[15]_i_4_n_4 ;
  wire \add_ln102_5_reg_1105[15]_i_5_n_4 ;
  wire \add_ln102_5_reg_1105[19]_i_2_n_4 ;
  wire \add_ln102_5_reg_1105[19]_i_3_n_4 ;
  wire \add_ln102_5_reg_1105[19]_i_4_n_4 ;
  wire \add_ln102_5_reg_1105[19]_i_5_n_4 ;
  wire \add_ln102_5_reg_1105[23]_i_2_n_4 ;
  wire \add_ln102_5_reg_1105[23]_i_3_n_4 ;
  wire \add_ln102_5_reg_1105[23]_i_4_n_4 ;
  wire \add_ln102_5_reg_1105[23]_i_5_n_4 ;
  wire \add_ln102_5_reg_1105[27]_i_2_n_4 ;
  wire \add_ln102_5_reg_1105[27]_i_3_n_4 ;
  wire \add_ln102_5_reg_1105[27]_i_4_n_4 ;
  wire \add_ln102_5_reg_1105[27]_i_5_n_4 ;
  wire \add_ln102_5_reg_1105[31]_i_3_n_4 ;
  wire \add_ln102_5_reg_1105[31]_i_4_n_4 ;
  wire \add_ln102_5_reg_1105[31]_i_5_n_4 ;
  wire \add_ln102_5_reg_1105[31]_i_6_n_4 ;
  wire \add_ln102_5_reg_1105[3]_i_2_n_4 ;
  wire \add_ln102_5_reg_1105[3]_i_3_n_4 ;
  wire \add_ln102_5_reg_1105[3]_i_4_n_4 ;
  wire \add_ln102_5_reg_1105[3]_i_5_n_4 ;
  wire \add_ln102_5_reg_1105[7]_i_2_n_4 ;
  wire \add_ln102_5_reg_1105[7]_i_3_n_4 ;
  wire \add_ln102_5_reg_1105[7]_i_4_n_4 ;
  wire \add_ln102_5_reg_1105[7]_i_5_n_4 ;
  wire \add_ln102_5_reg_1105_reg[11]_i_1_n_10 ;
  wire \add_ln102_5_reg_1105_reg[11]_i_1_n_11 ;
  wire \add_ln102_5_reg_1105_reg[11]_i_1_n_4 ;
  wire \add_ln102_5_reg_1105_reg[11]_i_1_n_5 ;
  wire \add_ln102_5_reg_1105_reg[11]_i_1_n_6 ;
  wire \add_ln102_5_reg_1105_reg[11]_i_1_n_7 ;
  wire \add_ln102_5_reg_1105_reg[11]_i_1_n_8 ;
  wire \add_ln102_5_reg_1105_reg[11]_i_1_n_9 ;
  wire \add_ln102_5_reg_1105_reg[15]_i_1_n_10 ;
  wire \add_ln102_5_reg_1105_reg[15]_i_1_n_11 ;
  wire \add_ln102_5_reg_1105_reg[15]_i_1_n_4 ;
  wire \add_ln102_5_reg_1105_reg[15]_i_1_n_5 ;
  wire \add_ln102_5_reg_1105_reg[15]_i_1_n_6 ;
  wire \add_ln102_5_reg_1105_reg[15]_i_1_n_7 ;
  wire \add_ln102_5_reg_1105_reg[15]_i_1_n_8 ;
  wire \add_ln102_5_reg_1105_reg[15]_i_1_n_9 ;
  wire \add_ln102_5_reg_1105_reg[19]_i_1_n_10 ;
  wire \add_ln102_5_reg_1105_reg[19]_i_1_n_11 ;
  wire \add_ln102_5_reg_1105_reg[19]_i_1_n_4 ;
  wire \add_ln102_5_reg_1105_reg[19]_i_1_n_5 ;
  wire \add_ln102_5_reg_1105_reg[19]_i_1_n_6 ;
  wire \add_ln102_5_reg_1105_reg[19]_i_1_n_7 ;
  wire \add_ln102_5_reg_1105_reg[19]_i_1_n_8 ;
  wire \add_ln102_5_reg_1105_reg[19]_i_1_n_9 ;
  wire \add_ln102_5_reg_1105_reg[23]_i_1_n_10 ;
  wire \add_ln102_5_reg_1105_reg[23]_i_1_n_11 ;
  wire \add_ln102_5_reg_1105_reg[23]_i_1_n_4 ;
  wire \add_ln102_5_reg_1105_reg[23]_i_1_n_5 ;
  wire \add_ln102_5_reg_1105_reg[23]_i_1_n_6 ;
  wire \add_ln102_5_reg_1105_reg[23]_i_1_n_7 ;
  wire \add_ln102_5_reg_1105_reg[23]_i_1_n_8 ;
  wire \add_ln102_5_reg_1105_reg[23]_i_1_n_9 ;
  wire \add_ln102_5_reg_1105_reg[27]_i_1_n_10 ;
  wire \add_ln102_5_reg_1105_reg[27]_i_1_n_11 ;
  wire \add_ln102_5_reg_1105_reg[27]_i_1_n_4 ;
  wire \add_ln102_5_reg_1105_reg[27]_i_1_n_5 ;
  wire \add_ln102_5_reg_1105_reg[27]_i_1_n_6 ;
  wire \add_ln102_5_reg_1105_reg[27]_i_1_n_7 ;
  wire \add_ln102_5_reg_1105_reg[27]_i_1_n_8 ;
  wire \add_ln102_5_reg_1105_reg[27]_i_1_n_9 ;
  wire \add_ln102_5_reg_1105_reg[31]_i_2_n_10 ;
  wire \add_ln102_5_reg_1105_reg[31]_i_2_n_11 ;
  wire \add_ln102_5_reg_1105_reg[31]_i_2_n_5 ;
  wire \add_ln102_5_reg_1105_reg[31]_i_2_n_6 ;
  wire \add_ln102_5_reg_1105_reg[31]_i_2_n_7 ;
  wire \add_ln102_5_reg_1105_reg[31]_i_2_n_8 ;
  wire \add_ln102_5_reg_1105_reg[31]_i_2_n_9 ;
  wire \add_ln102_5_reg_1105_reg[3]_i_1_n_10 ;
  wire \add_ln102_5_reg_1105_reg[3]_i_1_n_11 ;
  wire \add_ln102_5_reg_1105_reg[3]_i_1_n_4 ;
  wire \add_ln102_5_reg_1105_reg[3]_i_1_n_5 ;
  wire \add_ln102_5_reg_1105_reg[3]_i_1_n_6 ;
  wire \add_ln102_5_reg_1105_reg[3]_i_1_n_7 ;
  wire \add_ln102_5_reg_1105_reg[3]_i_1_n_8 ;
  wire \add_ln102_5_reg_1105_reg[3]_i_1_n_9 ;
  wire \add_ln102_5_reg_1105_reg[7]_i_1_n_10 ;
  wire \add_ln102_5_reg_1105_reg[7]_i_1_n_11 ;
  wire \add_ln102_5_reg_1105_reg[7]_i_1_n_4 ;
  wire \add_ln102_5_reg_1105_reg[7]_i_1_n_5 ;
  wire \add_ln102_5_reg_1105_reg[7]_i_1_n_6 ;
  wire \add_ln102_5_reg_1105_reg[7]_i_1_n_7 ;
  wire \add_ln102_5_reg_1105_reg[7]_i_1_n_8 ;
  wire \add_ln102_5_reg_1105_reg[7]_i_1_n_9 ;
  wire [31:0]add_ln102_6_reg_1125;
  wire add_ln102_6_reg_11250;
  wire \add_ln102_6_reg_1125[11]_i_2_n_4 ;
  wire \add_ln102_6_reg_1125[11]_i_3_n_4 ;
  wire \add_ln102_6_reg_1125[11]_i_4_n_4 ;
  wire \add_ln102_6_reg_1125[11]_i_5_n_4 ;
  wire \add_ln102_6_reg_1125[15]_i_2_n_4 ;
  wire \add_ln102_6_reg_1125[15]_i_3_n_4 ;
  wire \add_ln102_6_reg_1125[15]_i_4_n_4 ;
  wire \add_ln102_6_reg_1125[15]_i_5_n_4 ;
  wire \add_ln102_6_reg_1125[19]_i_2_n_4 ;
  wire \add_ln102_6_reg_1125[19]_i_3_n_4 ;
  wire \add_ln102_6_reg_1125[19]_i_4_n_4 ;
  wire \add_ln102_6_reg_1125[19]_i_5_n_4 ;
  wire \add_ln102_6_reg_1125[23]_i_2_n_4 ;
  wire \add_ln102_6_reg_1125[23]_i_3_n_4 ;
  wire \add_ln102_6_reg_1125[23]_i_4_n_4 ;
  wire \add_ln102_6_reg_1125[23]_i_5_n_4 ;
  wire \add_ln102_6_reg_1125[27]_i_2_n_4 ;
  wire \add_ln102_6_reg_1125[27]_i_3_n_4 ;
  wire \add_ln102_6_reg_1125[27]_i_4_n_4 ;
  wire \add_ln102_6_reg_1125[27]_i_5_n_4 ;
  wire \add_ln102_6_reg_1125[31]_i_3_n_4 ;
  wire \add_ln102_6_reg_1125[31]_i_4_n_4 ;
  wire \add_ln102_6_reg_1125[31]_i_5_n_4 ;
  wire \add_ln102_6_reg_1125[31]_i_6_n_4 ;
  wire \add_ln102_6_reg_1125[3]_i_2_n_4 ;
  wire \add_ln102_6_reg_1125[3]_i_3_n_4 ;
  wire \add_ln102_6_reg_1125[3]_i_4_n_4 ;
  wire \add_ln102_6_reg_1125[3]_i_5_n_4 ;
  wire \add_ln102_6_reg_1125[7]_i_2_n_4 ;
  wire \add_ln102_6_reg_1125[7]_i_3_n_4 ;
  wire \add_ln102_6_reg_1125[7]_i_4_n_4 ;
  wire \add_ln102_6_reg_1125[7]_i_5_n_4 ;
  wire \add_ln102_6_reg_1125_reg[11]_i_1_n_10 ;
  wire \add_ln102_6_reg_1125_reg[11]_i_1_n_11 ;
  wire \add_ln102_6_reg_1125_reg[11]_i_1_n_4 ;
  wire \add_ln102_6_reg_1125_reg[11]_i_1_n_5 ;
  wire \add_ln102_6_reg_1125_reg[11]_i_1_n_6 ;
  wire \add_ln102_6_reg_1125_reg[11]_i_1_n_7 ;
  wire \add_ln102_6_reg_1125_reg[11]_i_1_n_8 ;
  wire \add_ln102_6_reg_1125_reg[11]_i_1_n_9 ;
  wire \add_ln102_6_reg_1125_reg[15]_i_1_n_10 ;
  wire \add_ln102_6_reg_1125_reg[15]_i_1_n_11 ;
  wire \add_ln102_6_reg_1125_reg[15]_i_1_n_4 ;
  wire \add_ln102_6_reg_1125_reg[15]_i_1_n_5 ;
  wire \add_ln102_6_reg_1125_reg[15]_i_1_n_6 ;
  wire \add_ln102_6_reg_1125_reg[15]_i_1_n_7 ;
  wire \add_ln102_6_reg_1125_reg[15]_i_1_n_8 ;
  wire \add_ln102_6_reg_1125_reg[15]_i_1_n_9 ;
  wire \add_ln102_6_reg_1125_reg[19]_i_1_n_10 ;
  wire \add_ln102_6_reg_1125_reg[19]_i_1_n_11 ;
  wire \add_ln102_6_reg_1125_reg[19]_i_1_n_4 ;
  wire \add_ln102_6_reg_1125_reg[19]_i_1_n_5 ;
  wire \add_ln102_6_reg_1125_reg[19]_i_1_n_6 ;
  wire \add_ln102_6_reg_1125_reg[19]_i_1_n_7 ;
  wire \add_ln102_6_reg_1125_reg[19]_i_1_n_8 ;
  wire \add_ln102_6_reg_1125_reg[19]_i_1_n_9 ;
  wire \add_ln102_6_reg_1125_reg[23]_i_1_n_10 ;
  wire \add_ln102_6_reg_1125_reg[23]_i_1_n_11 ;
  wire \add_ln102_6_reg_1125_reg[23]_i_1_n_4 ;
  wire \add_ln102_6_reg_1125_reg[23]_i_1_n_5 ;
  wire \add_ln102_6_reg_1125_reg[23]_i_1_n_6 ;
  wire \add_ln102_6_reg_1125_reg[23]_i_1_n_7 ;
  wire \add_ln102_6_reg_1125_reg[23]_i_1_n_8 ;
  wire \add_ln102_6_reg_1125_reg[23]_i_1_n_9 ;
  wire \add_ln102_6_reg_1125_reg[27]_i_1_n_10 ;
  wire \add_ln102_6_reg_1125_reg[27]_i_1_n_11 ;
  wire \add_ln102_6_reg_1125_reg[27]_i_1_n_4 ;
  wire \add_ln102_6_reg_1125_reg[27]_i_1_n_5 ;
  wire \add_ln102_6_reg_1125_reg[27]_i_1_n_6 ;
  wire \add_ln102_6_reg_1125_reg[27]_i_1_n_7 ;
  wire \add_ln102_6_reg_1125_reg[27]_i_1_n_8 ;
  wire \add_ln102_6_reg_1125_reg[27]_i_1_n_9 ;
  wire \add_ln102_6_reg_1125_reg[31]_i_2_n_10 ;
  wire \add_ln102_6_reg_1125_reg[31]_i_2_n_11 ;
  wire \add_ln102_6_reg_1125_reg[31]_i_2_n_5 ;
  wire \add_ln102_6_reg_1125_reg[31]_i_2_n_6 ;
  wire \add_ln102_6_reg_1125_reg[31]_i_2_n_7 ;
  wire \add_ln102_6_reg_1125_reg[31]_i_2_n_8 ;
  wire \add_ln102_6_reg_1125_reg[31]_i_2_n_9 ;
  wire \add_ln102_6_reg_1125_reg[3]_i_1_n_10 ;
  wire \add_ln102_6_reg_1125_reg[3]_i_1_n_11 ;
  wire \add_ln102_6_reg_1125_reg[3]_i_1_n_4 ;
  wire \add_ln102_6_reg_1125_reg[3]_i_1_n_5 ;
  wire \add_ln102_6_reg_1125_reg[3]_i_1_n_6 ;
  wire \add_ln102_6_reg_1125_reg[3]_i_1_n_7 ;
  wire \add_ln102_6_reg_1125_reg[3]_i_1_n_8 ;
  wire \add_ln102_6_reg_1125_reg[3]_i_1_n_9 ;
  wire \add_ln102_6_reg_1125_reg[7]_i_1_n_10 ;
  wire \add_ln102_6_reg_1125_reg[7]_i_1_n_11 ;
  wire \add_ln102_6_reg_1125_reg[7]_i_1_n_4 ;
  wire \add_ln102_6_reg_1125_reg[7]_i_1_n_5 ;
  wire \add_ln102_6_reg_1125_reg[7]_i_1_n_6 ;
  wire \add_ln102_6_reg_1125_reg[7]_i_1_n_7 ;
  wire \add_ln102_6_reg_1125_reg[7]_i_1_n_8 ;
  wire \add_ln102_6_reg_1125_reg[7]_i_1_n_9 ;
  wire [31:0]add_ln102_reg_990;
  wire add_ln102_reg_9900;
  wire \add_ln102_reg_990[11]_i_2_n_4 ;
  wire \add_ln102_reg_990[11]_i_3_n_4 ;
  wire \add_ln102_reg_990[11]_i_4_n_4 ;
  wire \add_ln102_reg_990[11]_i_5_n_4 ;
  wire \add_ln102_reg_990[15]_i_2_n_4 ;
  wire \add_ln102_reg_990[15]_i_3_n_4 ;
  wire \add_ln102_reg_990[15]_i_4_n_4 ;
  wire \add_ln102_reg_990[15]_i_5_n_4 ;
  wire \add_ln102_reg_990[19]_i_2_n_4 ;
  wire \add_ln102_reg_990[19]_i_3_n_4 ;
  wire \add_ln102_reg_990[19]_i_4_n_4 ;
  wire \add_ln102_reg_990[19]_i_5_n_4 ;
  wire \add_ln102_reg_990[23]_i_2_n_4 ;
  wire \add_ln102_reg_990[23]_i_3_n_4 ;
  wire \add_ln102_reg_990[23]_i_4_n_4 ;
  wire \add_ln102_reg_990[23]_i_5_n_4 ;
  wire \add_ln102_reg_990[27]_i_2_n_4 ;
  wire \add_ln102_reg_990[27]_i_3_n_4 ;
  wire \add_ln102_reg_990[27]_i_4_n_4 ;
  wire \add_ln102_reg_990[27]_i_5_n_4 ;
  wire \add_ln102_reg_990[31]_i_3_n_4 ;
  wire \add_ln102_reg_990[31]_i_4_n_4 ;
  wire \add_ln102_reg_990[31]_i_5_n_4 ;
  wire \add_ln102_reg_990[31]_i_6_n_4 ;
  wire \add_ln102_reg_990[3]_i_2_n_4 ;
  wire \add_ln102_reg_990[3]_i_3_n_4 ;
  wire \add_ln102_reg_990[3]_i_4_n_4 ;
  wire \add_ln102_reg_990[3]_i_5_n_4 ;
  wire \add_ln102_reg_990[7]_i_2_n_4 ;
  wire \add_ln102_reg_990[7]_i_3_n_4 ;
  wire \add_ln102_reg_990[7]_i_4_n_4 ;
  wire \add_ln102_reg_990[7]_i_5_n_4 ;
  wire \add_ln102_reg_990_reg[11]_i_1_n_4 ;
  wire \add_ln102_reg_990_reg[11]_i_1_n_5 ;
  wire \add_ln102_reg_990_reg[11]_i_1_n_6 ;
  wire \add_ln102_reg_990_reg[11]_i_1_n_7 ;
  wire \add_ln102_reg_990_reg[15]_i_1_n_4 ;
  wire \add_ln102_reg_990_reg[15]_i_1_n_5 ;
  wire \add_ln102_reg_990_reg[15]_i_1_n_6 ;
  wire \add_ln102_reg_990_reg[15]_i_1_n_7 ;
  wire \add_ln102_reg_990_reg[19]_i_1_n_4 ;
  wire \add_ln102_reg_990_reg[19]_i_1_n_5 ;
  wire \add_ln102_reg_990_reg[19]_i_1_n_6 ;
  wire \add_ln102_reg_990_reg[19]_i_1_n_7 ;
  wire \add_ln102_reg_990_reg[23]_i_1_n_4 ;
  wire \add_ln102_reg_990_reg[23]_i_1_n_5 ;
  wire \add_ln102_reg_990_reg[23]_i_1_n_6 ;
  wire \add_ln102_reg_990_reg[23]_i_1_n_7 ;
  wire \add_ln102_reg_990_reg[27]_i_1_n_4 ;
  wire \add_ln102_reg_990_reg[27]_i_1_n_5 ;
  wire \add_ln102_reg_990_reg[27]_i_1_n_6 ;
  wire \add_ln102_reg_990_reg[27]_i_1_n_7 ;
  wire \add_ln102_reg_990_reg[31]_i_2_n_5 ;
  wire \add_ln102_reg_990_reg[31]_i_2_n_6 ;
  wire \add_ln102_reg_990_reg[31]_i_2_n_7 ;
  wire \add_ln102_reg_990_reg[3]_i_1_n_4 ;
  wire \add_ln102_reg_990_reg[3]_i_1_n_5 ;
  wire \add_ln102_reg_990_reg[3]_i_1_n_6 ;
  wire \add_ln102_reg_990_reg[3]_i_1_n_7 ;
  wire \add_ln102_reg_990_reg[7]_i_1_n_4 ;
  wire \add_ln102_reg_990_reg[7]_i_1_n_5 ;
  wire \add_ln102_reg_990_reg[7]_i_1_n_6 ;
  wire \add_ln102_reg_990_reg[7]_i_1_n_7 ;
  wire [3:3]add_ln98_9_reg_872;
  wire add_ln98_9_reg_8720;
  wire [4:0]add_ln98_fu_301_p2;
  wire [1:0]add_ln99_fu_800_p2;
  wire \ap_CS_fsm[1]_i_10_n_4 ;
  wire \ap_CS_fsm[1]_i_2_n_4 ;
  wire \ap_CS_fsm[1]_i_3_n_4 ;
  wire \ap_CS_fsm[1]_i_4_n_4 ;
  wire \ap_CS_fsm[1]_i_5_n_4 ;
  wire \ap_CS_fsm[1]_i_6_n_4 ;
  wire \ap_CS_fsm[1]_i_7_n_4 ;
  wire \ap_CS_fsm[1]_i_8_n_4 ;
  wire \ap_CS_fsm[1]_i_9_n_4 ;
  wire ap_CS_fsm_pp0_stage0;
  wire ap_CS_fsm_pp0_stage1;
  wire ap_CS_fsm_pp0_stage10;
  wire ap_CS_fsm_pp0_stage12;
  wire ap_CS_fsm_pp0_stage13;
  wire ap_CS_fsm_pp0_stage14;
  wire ap_CS_fsm_pp0_stage15;
  wire ap_CS_fsm_pp0_stage17;
  wire ap_CS_fsm_pp0_stage18;
  wire ap_CS_fsm_pp0_stage19;
  wire ap_CS_fsm_pp0_stage2;
  wire ap_CS_fsm_pp0_stage22;
  wire ap_CS_fsm_pp0_stage23;
  wire ap_CS_fsm_pp0_stage24;
  wire ap_CS_fsm_pp0_stage25;
  wire ap_CS_fsm_pp0_stage27;
  wire ap_CS_fsm_pp0_stage28;
  wire ap_CS_fsm_pp0_stage29;
  wire ap_CS_fsm_pp0_stage3;
  wire ap_CS_fsm_pp0_stage30;
  wire ap_CS_fsm_pp0_stage32;
  wire ap_CS_fsm_pp0_stage33;
  wire ap_CS_fsm_pp0_stage34;
  wire ap_CS_fsm_pp0_stage35;
  wire ap_CS_fsm_pp0_stage37;
  wire ap_CS_fsm_pp0_stage38;
  wire ap_CS_fsm_pp0_stage39;
  wire ap_CS_fsm_pp0_stage4;
  wire ap_CS_fsm_pp0_stage40;
  wire ap_CS_fsm_pp0_stage42;
  wire ap_CS_fsm_pp0_stage5;
  wire ap_CS_fsm_pp0_stage6;
  wire ap_CS_fsm_pp0_stage7;
  wire ap_CS_fsm_pp0_stage8;
  wire ap_CS_fsm_pp0_stage9;
  wire \ap_CS_fsm_reg[7]_0 ;
  wire \ap_CS_fsm_reg[8]_0 ;
  wire \ap_CS_fsm_reg_n_4_[11] ;
  wire \ap_CS_fsm_reg_n_4_[16] ;
  wire \ap_CS_fsm_reg_n_4_[20] ;
  wire \ap_CS_fsm_reg_n_4_[21] ;
  wire \ap_CS_fsm_reg_n_4_[26] ;
  wire \ap_CS_fsm_reg_n_4_[31] ;
  wire \ap_CS_fsm_reg_n_4_[36] ;
  wire \ap_CS_fsm_reg_n_4_[41] ;
  wire [2:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter0_reg_i_1__1_n_4;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_i_1_n_4;
  wire ap_rst_n;
  wire [3:0]ap_sig_allocacmp_i_1;
  wire [31:0]data7;
  wire [31:0]data8;
  wire [5:0]data9;
  wire dout_reg;
  wire [2:0]dout_reg_0;
  wire [31:0]dout_reg_1;
  wire [31:0]dout_reg_2;
  wire [31:0]dout_reg__0;
  wire [31:0]dout_reg__0_0;
  wire [31:0]dout_reg__0_1;
  wire [31:0]dout_reg__0_2;
  wire [31:0]dout_reg__0_3;
  wire [31:0]dout_reg__0_4;
  wire [31:0]dout_reg__0_5;
  wire flow_control_loop_pipe_sequential_init_U_n_17;
  wire flow_control_loop_pipe_sequential_init_U_n_23;
  wire flow_control_loop_pipe_sequential_init_U_n_24;
  wire flow_control_loop_pipe_sequential_init_U_n_25;
  wire flow_control_loop_pipe_sequential_init_U_n_26;
  wire flow_control_loop_pipe_sequential_init_U_n_27;
  wire flow_control_loop_pipe_sequential_init_U_n_39;
  wire flow_control_loop_pipe_sequential_init_U_n_40;
  wire flow_control_loop_pipe_sequential_init_U_n_41;
  wire flow_control_loop_pipe_sequential_init_U_n_42;
  wire flow_control_loop_pipe_sequential_init_U_n_43;
  wire flow_control_loop_pipe_sequential_init_U_n_44;
  wire flow_control_loop_pipe_sequential_init_U_n_45;
  wire flow_control_loop_pipe_sequential_init_U_n_46;
  wire flow_control_loop_pipe_sequential_init_U_n_47;
  wire [31:0]grp_fu_157_p0;
  wire [31:0]grp_fu_157_p_dout0;
  wire [0:0]grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_acc_address0;
  wire grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_acc_ce0;
  wire [31:0]grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_acc_d0;
  wire grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_ready;
  wire grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg;
  wire [31:0]grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0;
  wire [10:0]grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din1;
  wire [3:3]i_1_reg_841;
  wire [4:0]i_fu_64_reg;
  wire [3:0]i_fu_96;
  wire i_fu_960;
  wire i_fu_96016_out;
  wire icmp_ln98_fu_295_p2;
  wire \icmp_ln98_reg_853_reg_n_4_[0] ;
  wire icmp_ln99_reg_857;
  wire indvar_flatten58_fu_100;
  wire \indvar_flatten58_fu_100_reg_n_4_[0] ;
  wire \indvar_flatten58_fu_100_reg_n_4_[1] ;
  wire \indvar_flatten58_fu_100_reg_n_4_[2] ;
  wire \indvar_flatten58_fu_100_reg_n_4_[3] ;
  wire \indvar_flatten58_fu_100_reg_n_4_[4] ;
  wire [1:0]j_fu_92;
  wire [1:0]k_cast_reg_656;
  wire mul_32s_11s_32_2_1_U12_n_39;
  wire mul_32s_11s_32_2_1_U12_n_43;
  wire mul_32s_11s_32_2_1_U12_n_44;
  wire mul_32s_11s_32_2_1_U12_n_45;
  wire [31:0]mul_ln102_1_reg_1020;
  wire mul_ln102_1_reg_10200;
  wire [31:0]mul_ln102_2_reg_1040;
  wire mul_ln102_2_reg_10400;
  wire [31:0]mul_ln102_3_reg_1060;
  wire mul_ln102_3_reg_10600;
  wire [31:0]mul_ln102_4_reg_1080;
  wire mul_ln102_4_reg_10800;
  wire [31:0]mul_ln102_5_reg_1100;
  wire mul_ln102_5_reg_11000;
  wire [31:0]mul_ln102_6_reg_1120;
  wire mul_ln102_6_reg_11200;
  wire [31:0]mul_ln102_7_reg_1140;
  wire mul_ln102_7_reg_11400;
  wire [31:0]mul_ln102_reg_975;
  wire mul_ln102_reg_9750;
  wire [10:0]out;
  wire p_0_in;
  wire [4:2]p_shl_cast_fu_366_p1;
  wire [4:2]p_shl_cast_mid1_fu_386_p1;
  wire ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire ram_reg_3;
  wire ram_reg_4;
  wire ram_reg_5;
  wire ram_reg_6;
  wire ram_reg_i_141_n_4;
  wire ram_reg_i_142_n_4;
  wire ram_reg_i_145_n_4;
  wire ram_reg_i_146_n_4;
  wire ram_reg_i_148_n_4;
  wire ram_reg_i_149_n_4;
  wire ram_reg_i_150_n_4;
  wire ram_reg_i_151_n_4;
  wire ram_reg_i_155_n_4;
  wire ram_reg_i_156_n_4;
  wire ram_reg_i_157_n_4;
  wire ram_reg_i_159_n_4;
  wire ram_reg_i_161_n_4;
  wire ram_reg_i_162_n_4;
  wire ram_reg_i_164_n_4;
  wire ram_reg_i_165_n_4;
  wire ram_reg_i_166_n_4;
  wire ram_reg_i_168_n_4;
  wire ram_reg_i_169_n_4;
  wire ram_reg_i_170_n_4;
  wire ram_reg_i_171_n_4;
  wire ram_reg_i_172_n_4;
  wire ram_reg_i_173_n_4;
  wire ram_reg_i_174_n_4;
  wire ram_reg_i_175_n_4;
  wire ram_reg_i_176_n_4;
  wire ram_reg_i_177_n_4;
  wire ram_reg_i_178_n_4;
  wire ram_reg_i_179_n_4;
  wire ram_reg_i_180_n_4;
  wire ram_reg_i_181_n_4;
  wire ram_reg_i_182_n_4;
  wire ram_reg_i_183_n_4;
  wire ram_reg_i_184_n_4;
  wire ram_reg_i_185_n_4;
  wire ram_reg_i_186_n_4;
  wire ram_reg_i_187_n_4;
  wire ram_reg_i_188_n_4;
  wire ram_reg_i_189_n_4;
  wire ram_reg_i_190_n_4;
  wire ram_reg_i_191_n_4;
  wire ram_reg_i_192_n_4;
  wire ram_reg_i_193_n_4;
  wire ram_reg_i_194_n_4;
  wire ram_reg_i_195_n_4;
  wire ram_reg_i_196_n_4;
  wire ram_reg_i_197_n_4;
  wire ram_reg_i_198_n_4;
  wire ram_reg_i_199_n_4;
  wire ram_reg_i_200_n_4;
  wire ram_reg_i_201_n_4;
  wire ram_reg_i_202_n_4;
  wire ram_reg_i_203_n_4;
  wire ram_reg_i_204_n_4;
  wire ram_reg_i_205_n_4;
  wire ram_reg_i_206_n_4;
  wire ram_reg_i_207_n_4;
  wire ram_reg_i_208_n_4;
  wire ram_reg_i_209_n_4;
  wire ram_reg_i_210_n_4;
  wire ram_reg_i_211_n_4;
  wire ram_reg_i_212_n_4;
  wire ram_reg_i_213_n_4;
  wire ram_reg_i_214_n_4;
  wire ram_reg_i_215_n_4;
  wire ram_reg_i_216_n_4;
  wire ram_reg_i_217_n_4;
  wire ram_reg_i_218_n_4;
  wire ram_reg_i_219_n_4;
  wire ram_reg_i_220_n_4;
  wire ram_reg_i_221_n_4;
  wire ram_reg_i_222_n_4;
  wire ram_reg_i_223_n_4;
  wire ram_reg_i_224_n_4;
  wire ram_reg_i_225_n_4;
  wire ram_reg_i_226_n_4;
  wire ram_reg_i_227_n_4;
  wire ram_reg_i_228_n_4;
  wire ram_reg_i_229_n_4;
  wire ram_reg_i_230_n_4;
  wire ram_reg_i_231_n_4;
  wire ram_reg_i_232_n_4;
  wire ram_reg_i_233_n_4;
  wire ram_reg_i_234_n_4;
  wire ram_reg_i_235_n_4;
  wire ram_reg_i_236_n_4;
  wire ram_reg_i_237_n_4;
  wire ram_reg_i_238_n_4;
  wire ram_reg_i_239_n_4;
  wire ram_reg_i_240_n_4;
  wire ram_reg_i_241_n_4;
  wire ram_reg_i_242_n_4;
  wire ram_reg_i_243_n_4;
  wire ram_reg_i_244_n_4;
  wire ram_reg_i_245_n_4;
  wire ram_reg_i_246_n_4;
  wire ram_reg_i_247_n_4;
  wire ram_reg_i_248_n_4;
  wire ram_reg_i_249_n_4;
  wire ram_reg_i_250_n_4;
  wire ram_reg_i_251_n_4;
  wire ram_reg_i_252_n_4;
  wire ram_reg_i_253_n_4;
  wire ram_reg_i_254_n_4;
  wire ram_reg_i_255_n_4;
  wire ram_reg_i_256_n_4;
  wire ram_reg_i_257_n_4;
  wire ram_reg_i_258_n_4;
  wire ram_reg_i_259_n_4;
  wire ram_reg_i_260_n_4;
  wire ram_reg_i_261_n_4;
  wire ram_reg_i_262_n_4;
  wire ram_reg_i_263_n_4;
  wire ram_reg_i_264_n_4;
  wire ram_reg_i_265_n_4;
  wire ram_reg_i_266_n_4;
  wire ram_reg_i_267_n_4;
  wire ram_reg_i_268_n_4;
  wire ram_reg_i_269_n_4;
  wire ram_reg_i_270_n_4;
  wire ram_reg_i_271_n_4;
  wire ram_reg_i_272_n_4;
  wire ram_reg_i_273_n_4;
  wire ram_reg_i_274_n_4;
  wire ram_reg_i_275_n_4;
  wire ram_reg_i_276_n_4;
  wire ram_reg_i_277_n_4;
  wire ram_reg_i_278_n_4;
  wire ram_reg_i_279_n_4;
  wire ram_reg_i_280_n_4;
  wire ram_reg_i_281_n_4;
  wire ram_reg_i_282_n_4;
  wire ram_reg_i_283_n_4;
  wire ram_reg_i_284_n_4;
  wire ram_reg_i_285_n_4;
  wire ram_reg_i_286_n_4;
  wire ram_reg_i_287_n_4;
  wire ram_reg_i_288_n_4;
  wire ram_reg_i_289_n_4;
  wire ram_reg_i_290_n_4;
  wire ram_reg_i_291_n_4;
  wire ram_reg_i_292_n_4;
  wire ram_reg_i_293_n_4;
  wire ram_reg_i_294_n_4;
  wire ram_reg_i_295_n_4;
  wire ram_reg_i_296_n_4;
  wire ram_reg_i_297_n_4;
  wire ram_reg_i_298_n_4;
  wire ram_reg_i_299_n_4;
  wire ram_reg_i_300_n_4;
  wire ram_reg_i_301_n_4;
  wire ram_reg_i_302_n_4;
  wire ram_reg_i_303_n_4;
  wire ram_reg_i_304_n_4;
  wire ram_reg_i_305_n_4;
  wire ram_reg_i_306_n_4;
  wire ram_reg_i_307_n_4;
  wire ram_reg_i_308_n_4;
  wire ram_reg_i_309_n_4;
  wire ram_reg_i_310_n_4;
  wire ram_reg_i_311_n_4;
  wire ram_reg_i_312_n_4;
  wire ram_reg_i_313_n_4;
  wire ram_reg_i_314_n_4;
  wire ram_reg_i_315_n_4;
  wire ram_reg_i_316_n_4;
  wire ram_reg_i_317_n_4;
  wire ram_reg_i_318_n_4;
  wire ram_reg_i_319_n_4;
  wire ram_reg_i_320_n_4;
  wire ram_reg_i_321_n_4;
  wire ram_reg_i_322_n_4;
  wire ram_reg_i_323_n_4;
  wire ram_reg_i_324_n_4;
  wire ram_reg_i_325_n_4;
  wire ram_reg_i_326_n_4;
  wire ram_reg_i_327_n_4;
  wire ram_reg_i_328_n_4;
  wire ram_reg_i_329_n_4;
  wire ram_reg_i_330_n_4;
  wire ram_reg_i_332_n_4;
  wire ram_reg_i_333_n_4;
  wire ram_reg_i_334_n_4;
  wire ram_reg_i_335_n_4;
  wire ram_reg_i_336_n_4;
  wire ram_reg_i_337_n_4;
  wire ram_reg_i_338_n_4;
  wire ram_reg_i_339_n_4;
  wire ram_reg_i_340_n_4;
  wire ram_reg_i_341_n_10;
  wire ram_reg_i_341_n_11;
  wire ram_reg_i_341_n_5;
  wire ram_reg_i_341_n_6;
  wire ram_reg_i_341_n_7;
  wire ram_reg_i_341_n_8;
  wire ram_reg_i_341_n_9;
  wire ram_reg_i_342_n_4;
  wire ram_reg_i_343_n_4;
  wire ram_reg_i_344_n_4;
  wire ram_reg_i_345_n_10;
  wire ram_reg_i_345_n_11;
  wire ram_reg_i_345_n_4;
  wire ram_reg_i_345_n_5;
  wire ram_reg_i_345_n_6;
  wire ram_reg_i_345_n_7;
  wire ram_reg_i_345_n_8;
  wire ram_reg_i_345_n_9;
  wire ram_reg_i_346_n_10;
  wire ram_reg_i_346_n_11;
  wire ram_reg_i_346_n_4;
  wire ram_reg_i_346_n_5;
  wire ram_reg_i_346_n_6;
  wire ram_reg_i_346_n_7;
  wire ram_reg_i_346_n_8;
  wire ram_reg_i_346_n_9;
  wire ram_reg_i_347_n_10;
  wire ram_reg_i_347_n_11;
  wire ram_reg_i_347_n_4;
  wire ram_reg_i_347_n_5;
  wire ram_reg_i_347_n_6;
  wire ram_reg_i_347_n_7;
  wire ram_reg_i_347_n_8;
  wire ram_reg_i_347_n_9;
  wire ram_reg_i_348_n_10;
  wire ram_reg_i_348_n_11;
  wire ram_reg_i_348_n_4;
  wire ram_reg_i_348_n_5;
  wire ram_reg_i_348_n_6;
  wire ram_reg_i_348_n_7;
  wire ram_reg_i_348_n_8;
  wire ram_reg_i_348_n_9;
  wire ram_reg_i_349_n_10;
  wire ram_reg_i_349_n_11;
  wire ram_reg_i_349_n_4;
  wire ram_reg_i_349_n_5;
  wire ram_reg_i_349_n_6;
  wire ram_reg_i_349_n_7;
  wire ram_reg_i_349_n_8;
  wire ram_reg_i_349_n_9;
  wire ram_reg_i_350_n_10;
  wire ram_reg_i_350_n_11;
  wire ram_reg_i_350_n_4;
  wire ram_reg_i_350_n_5;
  wire ram_reg_i_350_n_6;
  wire ram_reg_i_350_n_7;
  wire ram_reg_i_350_n_8;
  wire ram_reg_i_350_n_9;
  wire ram_reg_i_351_n_10;
  wire ram_reg_i_351_n_11;
  wire ram_reg_i_351_n_4;
  wire ram_reg_i_351_n_5;
  wire ram_reg_i_351_n_6;
  wire ram_reg_i_351_n_7;
  wire ram_reg_i_351_n_8;
  wire ram_reg_i_351_n_9;
  wire ram_reg_i_352_n_4;
  wire ram_reg_i_353_n_4;
  wire ram_reg_i_354_n_4;
  wire ram_reg_i_355_n_4;
  wire ram_reg_i_356_n_4;
  wire ram_reg_i_357_n_4;
  wire ram_reg_i_358_n_4;
  wire ram_reg_i_359_n_4;
  wire ram_reg_i_360_n_4;
  wire ram_reg_i_361_n_4;
  wire ram_reg_i_362_n_4;
  wire ram_reg_i_363_n_4;
  wire ram_reg_i_364_n_4;
  wire ram_reg_i_365_n_4;
  wire ram_reg_i_366_n_4;
  wire ram_reg_i_367_n_4;
  wire ram_reg_i_368_n_4;
  wire ram_reg_i_369_n_4;
  wire ram_reg_i_370_n_4;
  wire ram_reg_i_371_n_4;
  wire ram_reg_i_372_n_4;
  wire ram_reg_i_373_n_4;
  wire ram_reg_i_374_n_4;
  wire ram_reg_i_375_n_4;
  wire ram_reg_i_376_n_4;
  wire ram_reg_i_377_n_4;
  wire ram_reg_i_378_n_4;
  wire ram_reg_i_379_n_4;
  wire ram_reg_i_380_n_4;
  wire ram_reg_i_381_n_4;
  wire ram_reg_i_382_n_4;
  wire ram_reg_i_383_n_4;
  wire ram_reg_i_61_n_4;
  wire ram_reg_i_64_n_4;
  wire ram_reg_i_65_n_4;
  wire ram_reg_i_67_n_4;
  wire ram_reg_i_68_n_4;
  wire ram_reg_i_72_n_4;
  wire ram_reg_i_73_n_4;
  wire ram_reg_i_75_n_4;
  wire ram_reg_i_76_n_4;
  wire [10:0]reg_258;
  wire reg_2580;
  wire [10:0]\reg_258_reg[10]_0 ;
  wire reg_2620;
  wire reg_2660;
  wire [2:0]select_ln98_2_fu_407_p3;
  wire [3:3]select_ln98_3_fu_795_p3;
  wire [1:0]sext_ln100_1_fu_419_p1;
  wire [1:0]sext_ln100_fu_342_p1;
  wire [10:0]tmp_product;
  wire \tmp_s_reg_904[3]_i_1_n_4 ;
  wire \tmp_s_reg_904[4]_i_1_n_4 ;
  wire \tmp_s_reg_904_reg_n_4_[3] ;
  wire \tmp_s_reg_904_reg_n_4_[4] ;
  wire [4:2]w_address0;
  wire w_ce0;
  wire [5:3]zext_ln102_1_mid2_v_v_v_fu_503_p3;
  wire [5:3]zext_ln98_2_reg_929;
  wire \zext_ln98_2_reg_929[3]_i_1_n_4 ;
  wire \zext_ln98_2_reg_929[4]_i_1_n_4 ;
  wire \zext_ln98_2_reg_929[5]_i_1_n_4 ;
  wire [3:3]\NLW_add_ln100_1_reg_919_reg[31]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln102_1_reg_1025_reg[31]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln102_2_reg_1045_reg[31]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln102_3_reg_1065_reg[31]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln102_4_reg_1085_reg[31]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln102_5_reg_1105_reg[31]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln102_6_reg_1125_reg[31]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln102_reg_990_reg[31]_i_2_CO_UNCONNECTED ;
  wire [3:3]NLW_ram_reg_i_341_CO_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT4 #(
    .INIT(16'h56A6)) 
    \acc_addr_reg_894[0]_i_1 
       (.I0(sext_ln100_1_fu_419_p1[0]),
        .I1(p_shl_cast_fu_366_p1[2]),
        .I2(icmp_ln99_reg_857),
        .I3(p_shl_cast_mid1_fu_386_p1[2]),
        .O(data9[0]));
  LUT6 #(
    .INIT(64'h9996669666666666)) 
    \acc_addr_reg_894[1]_i_1 
       (.I0(sext_ln100_1_fu_419_p1[1]),
        .I1(\acc_addr_reg_894[1]_i_2_n_4 ),
        .I2(p_shl_cast_fu_366_p1[2]),
        .I3(icmp_ln99_reg_857),
        .I4(p_shl_cast_mid1_fu_386_p1[2]),
        .I5(sext_ln100_1_fu_419_p1[0]),
        .O(data9[1]));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT5 #(
    .INIT(32'h606F6F60)) 
    \acc_addr_reg_894[1]_i_2 
       (.I0(p_shl_cast_mid1_fu_386_p1[3]),
        .I1(p_shl_cast_mid1_fu_386_p1[2]),
        .I2(icmp_ln99_reg_857),
        .I3(p_shl_cast_fu_366_p1[3]),
        .I4(p_shl_cast_fu_366_p1[2]),
        .O(\acc_addr_reg_894[1]_i_2_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \acc_addr_reg_894[2]_i_1 
       (.I0(\acc_addr_reg_894[2]_i_2_n_4 ),
        .O(data9[2]));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT5 #(
    .INIT(32'h137FEC80)) 
    \acc_addr_reg_894[2]_i_2 
       (.I0(sext_ln100_1_fu_419_p1[0]),
        .I1(sext_ln100_1_fu_419_p1[1]),
        .I2(select_ln98_2_fu_407_p3[0]),
        .I3(\acc_addr_reg_894[1]_i_2_n_4 ),
        .I4(\acc_addr_reg_894_reg[5]_i_4_n_4 ),
        .O(\acc_addr_reg_894[2]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \acc_addr_reg_894[3]_i_1 
       (.I0(\acc_addr_reg_894[3]_i_2_n_4 ),
        .I1(\acc_addr_reg_894_reg[5]_i_6_n_4 ),
        .O(data9[3]));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT5 #(
    .INIT(32'hFFFF137F)) 
    \acc_addr_reg_894[3]_i_2 
       (.I0(sext_ln100_1_fu_419_p1[0]),
        .I1(sext_ln100_1_fu_419_p1[1]),
        .I2(select_ln98_2_fu_407_p3[0]),
        .I3(\acc_addr_reg_894[1]_i_2_n_4 ),
        .I4(\acc_addr_reg_894_reg[5]_i_4_n_4 ),
        .O(\acc_addr_reg_894[3]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \acc_addr_reg_894[4]_i_1 
       (.I0(\acc_addr_reg_894[4]_i_2_n_4 ),
        .I1(\acc_addr_reg_894[5]_i_3_n_4 ),
        .O(data9[4]));
  LUT6 #(
    .INIT(64'h0000000054404400)) 
    \acc_addr_reg_894[4]_i_2 
       (.I0(\acc_addr_reg_894_reg[5]_i_4_n_4 ),
        .I1(\acc_addr_reg_894[1]_i_2_n_4 ),
        .I2(select_ln98_2_fu_407_p3[0]),
        .I3(sext_ln100_1_fu_419_p1[1]),
        .I4(sext_ln100_1_fu_419_p1[0]),
        .I5(\acc_addr_reg_894_reg[5]_i_6_n_4 ),
        .O(\acc_addr_reg_894[4]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hAAAAAAAB)) 
    \acc_addr_reg_894[5]_i_1 
       (.I0(\acc_addr_reg_894[5]_i_2_n_4 ),
        .I1(\acc_addr_reg_894[5]_i_3_n_4 ),
        .I2(\acc_addr_reg_894_reg[5]_i_4_n_4 ),
        .I3(\acc_addr_reg_894[5]_i_5_n_4 ),
        .I4(\acc_addr_reg_894_reg[5]_i_6_n_4 ),
        .O(data9[5]));
  LUT3 #(
    .INIT(8'h65)) 
    \acc_addr_reg_894[5]_i_10 
       (.I0(p_shl_cast_mid1_fu_386_p1[4]),
        .I1(p_shl_cast_mid1_fu_386_p1[2]),
        .I2(p_shl_cast_mid1_fu_386_p1[3]),
        .O(\acc_addr_reg_894[5]_i_10_n_4 ));
  LUT4 #(
    .INIT(16'h2DC3)) 
    \acc_addr_reg_894[5]_i_11 
       (.I0(p_shl_cast_fu_366_p1[2]),
        .I1(p_shl_cast_fu_366_p1[4]),
        .I2(i_1_reg_841),
        .I3(p_shl_cast_fu_366_p1[3]),
        .O(\acc_addr_reg_894[5]_i_11_n_4 ));
  LUT4 #(
    .INIT(16'h2DC3)) 
    \acc_addr_reg_894[5]_i_12 
       (.I0(p_shl_cast_mid1_fu_386_p1[2]),
        .I1(p_shl_cast_mid1_fu_386_p1[4]),
        .I2(add_ln98_9_reg_872),
        .I3(p_shl_cast_mid1_fu_386_p1[3]),
        .O(\acc_addr_reg_894[5]_i_12_n_4 ));
  LUT6 #(
    .INIT(64'h00000000FDDDFFFF)) 
    \acc_addr_reg_894[5]_i_2 
       (.I0(add_ln98_9_reg_872),
        .I1(p_shl_cast_mid1_fu_386_p1[4]),
        .I2(p_shl_cast_mid1_fu_386_p1[2]),
        .I3(p_shl_cast_mid1_fu_386_p1[3]),
        .I4(icmp_ln99_reg_857),
        .I5(\acc_addr_reg_894[5]_i_7_n_4 ),
        .O(\acc_addr_reg_894[5]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'h00000000DF9FBFBF)) 
    \acc_addr_reg_894[5]_i_3 
       (.I0(p_shl_cast_mid1_fu_386_p1[4]),
        .I1(add_ln98_9_reg_872),
        .I2(icmp_ln99_reg_857),
        .I3(p_shl_cast_mid1_fu_386_p1[2]),
        .I4(p_shl_cast_mid1_fu_386_p1[3]),
        .I5(\acc_addr_reg_894[5]_i_8_n_4 ),
        .O(\acc_addr_reg_894[5]_i_3_n_4 ));
  LUT6 #(
    .INIT(64'h015157F75555FFFF)) 
    \acc_addr_reg_894[5]_i_5 
       (.I0(\acc_addr_reg_894[1]_i_2_n_4 ),
        .I1(p_shl_cast_fu_366_p1[2]),
        .I2(icmp_ln99_reg_857),
        .I3(p_shl_cast_mid1_fu_386_p1[2]),
        .I4(sext_ln100_1_fu_419_p1[1]),
        .I5(sext_ln100_1_fu_419_p1[0]),
        .O(\acc_addr_reg_894[5]_i_5_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT5 #(
    .INIT(32'h00000070)) 
    \acc_addr_reg_894[5]_i_7 
       (.I0(p_shl_cast_fu_366_p1[2]),
        .I1(p_shl_cast_fu_366_p1[3]),
        .I2(i_1_reg_841),
        .I3(icmp_ln99_reg_857),
        .I4(p_shl_cast_fu_366_p1[4]),
        .O(\acc_addr_reg_894[5]_i_7_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT5 #(
    .INIT(32'h0000340C)) 
    \acc_addr_reg_894[5]_i_8 
       (.I0(p_shl_cast_fu_366_p1[2]),
        .I1(i_1_reg_841),
        .I2(p_shl_cast_fu_366_p1[4]),
        .I3(p_shl_cast_fu_366_p1[3]),
        .I4(icmp_ln99_reg_857),
        .O(\acc_addr_reg_894[5]_i_8_n_4 ));
  LUT3 #(
    .INIT(8'h65)) 
    \acc_addr_reg_894[5]_i_9 
       (.I0(p_shl_cast_fu_366_p1[4]),
        .I1(p_shl_cast_fu_366_p1[2]),
        .I2(p_shl_cast_fu_366_p1[3]),
        .O(\acc_addr_reg_894[5]_i_9_n_4 ));
  FDRE \acc_addr_reg_894_reg[0] 
       (.C(ap_clk),
        .CE(acc_addr_reg_8940),
        .D(data9[0]),
        .Q(acc_addr_reg_894[0]),
        .R(1'b0));
  FDRE \acc_addr_reg_894_reg[1] 
       (.C(ap_clk),
        .CE(acc_addr_reg_8940),
        .D(data9[1]),
        .Q(acc_addr_reg_894[1]),
        .R(1'b0));
  FDRE \acc_addr_reg_894_reg[2] 
       (.C(ap_clk),
        .CE(acc_addr_reg_8940),
        .D(data9[2]),
        .Q(acc_addr_reg_894[2]),
        .R(1'b0));
  FDRE \acc_addr_reg_894_reg[3] 
       (.C(ap_clk),
        .CE(acc_addr_reg_8940),
        .D(data9[3]),
        .Q(acc_addr_reg_894[3]),
        .R(1'b0));
  FDRE \acc_addr_reg_894_reg[4] 
       (.C(ap_clk),
        .CE(acc_addr_reg_8940),
        .D(data9[4]),
        .Q(acc_addr_reg_894[4]),
        .R(1'b0));
  FDRE \acc_addr_reg_894_reg[5] 
       (.C(ap_clk),
        .CE(acc_addr_reg_8940),
        .D(data9[5]),
        .Q(acc_addr_reg_894[5]),
        .R(1'b0));
  MUXF7 \acc_addr_reg_894_reg[5]_i_4 
       (.I0(\acc_addr_reg_894[5]_i_9_n_4 ),
        .I1(\acc_addr_reg_894[5]_i_10_n_4 ),
        .O(\acc_addr_reg_894_reg[5]_i_4_n_4 ),
        .S(icmp_ln99_reg_857));
  MUXF7 \acc_addr_reg_894_reg[5]_i_6 
       (.I0(\acc_addr_reg_894[5]_i_11_n_4 ),
        .I1(\acc_addr_reg_894[5]_i_12_n_4 ),
        .O(\acc_addr_reg_894_reg[5]_i_6_n_4 ),
        .S(icmp_ln99_reg_857));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln100_1_reg_919[11]_i_2 
       (.I0(reg_258[10]),
        .O(\add_ln100_1_reg_919[11]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln100_1_reg_919[11]_i_3 
       (.I0(reg_258[10]),
        .I1(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0[11]),
        .O(\add_ln100_1_reg_919[11]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln100_1_reg_919[11]_i_4 
       (.I0(reg_258[10]),
        .I1(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0[10]),
        .O(\add_ln100_1_reg_919[11]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln100_1_reg_919[11]_i_5 
       (.I0(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0[9]),
        .I1(reg_258[9]),
        .O(\add_ln100_1_reg_919[11]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln100_1_reg_919[11]_i_6 
       (.I0(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0[8]),
        .I1(reg_258[8]),
        .O(\add_ln100_1_reg_919[11]_i_6_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln100_1_reg_919[15]_i_2 
       (.I0(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0[14]),
        .I1(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0[15]),
        .O(\add_ln100_1_reg_919[15]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln100_1_reg_919[15]_i_3 
       (.I0(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0[13]),
        .I1(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0[14]),
        .O(\add_ln100_1_reg_919[15]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln100_1_reg_919[15]_i_4 
       (.I0(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0[12]),
        .I1(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0[13]),
        .O(\add_ln100_1_reg_919[15]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln100_1_reg_919[15]_i_5 
       (.I0(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0[11]),
        .I1(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0[12]),
        .O(\add_ln100_1_reg_919[15]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln100_1_reg_919[19]_i_2 
       (.I0(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0[18]),
        .I1(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0[19]),
        .O(\add_ln100_1_reg_919[19]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln100_1_reg_919[19]_i_3 
       (.I0(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0[17]),
        .I1(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0[18]),
        .O(\add_ln100_1_reg_919[19]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln100_1_reg_919[19]_i_4 
       (.I0(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0[16]),
        .I1(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0[17]),
        .O(\add_ln100_1_reg_919[19]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln100_1_reg_919[19]_i_5 
       (.I0(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0[15]),
        .I1(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0[16]),
        .O(\add_ln100_1_reg_919[19]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln100_1_reg_919[23]_i_2 
       (.I0(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0[22]),
        .I1(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0[23]),
        .O(\add_ln100_1_reg_919[23]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln100_1_reg_919[23]_i_3 
       (.I0(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0[21]),
        .I1(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0[22]),
        .O(\add_ln100_1_reg_919[23]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln100_1_reg_919[23]_i_4 
       (.I0(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0[20]),
        .I1(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0[21]),
        .O(\add_ln100_1_reg_919[23]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln100_1_reg_919[23]_i_5 
       (.I0(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0[19]),
        .I1(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0[20]),
        .O(\add_ln100_1_reg_919[23]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln100_1_reg_919[27]_i_2 
       (.I0(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0[26]),
        .I1(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0[27]),
        .O(\add_ln100_1_reg_919[27]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln100_1_reg_919[27]_i_3 
       (.I0(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0[25]),
        .I1(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0[26]),
        .O(\add_ln100_1_reg_919[27]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln100_1_reg_919[27]_i_4 
       (.I0(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0[24]),
        .I1(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0[25]),
        .O(\add_ln100_1_reg_919[27]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln100_1_reg_919[27]_i_5 
       (.I0(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0[23]),
        .I1(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0[24]),
        .O(\add_ln100_1_reg_919[27]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln100_1_reg_919[31]_i_1 
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(\icmp_ln98_reg_853_reg_n_4_[0] ),
        .O(add_ln100_1_reg_9190));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln100_1_reg_919[31]_i_3 
       (.I0(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0[30]),
        .I1(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0[31]),
        .O(\add_ln100_1_reg_919[31]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln100_1_reg_919[31]_i_4 
       (.I0(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0[29]),
        .I1(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0[30]),
        .O(\add_ln100_1_reg_919[31]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln100_1_reg_919[31]_i_5 
       (.I0(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0[28]),
        .I1(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0[29]),
        .O(\add_ln100_1_reg_919[31]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln100_1_reg_919[31]_i_6 
       (.I0(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0[27]),
        .I1(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0[28]),
        .O(\add_ln100_1_reg_919[31]_i_6_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln100_1_reg_919[3]_i_2 
       (.I0(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0[3]),
        .I1(reg_258[3]),
        .O(\add_ln100_1_reg_919[3]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln100_1_reg_919[3]_i_3 
       (.I0(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0[2]),
        .I1(reg_258[2]),
        .O(\add_ln100_1_reg_919[3]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln100_1_reg_919[3]_i_4 
       (.I0(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0[1]),
        .I1(reg_258[1]),
        .O(\add_ln100_1_reg_919[3]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln100_1_reg_919[3]_i_5 
       (.I0(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0[0]),
        .I1(reg_258[0]),
        .O(\add_ln100_1_reg_919[3]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln100_1_reg_919[7]_i_2 
       (.I0(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0[7]),
        .I1(reg_258[7]),
        .O(\add_ln100_1_reg_919[7]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln100_1_reg_919[7]_i_3 
       (.I0(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0[6]),
        .I1(reg_258[6]),
        .O(\add_ln100_1_reg_919[7]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln100_1_reg_919[7]_i_4 
       (.I0(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0[5]),
        .I1(reg_258[5]),
        .O(\add_ln100_1_reg_919[7]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln100_1_reg_919[7]_i_5 
       (.I0(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0[4]),
        .I1(reg_258[4]),
        .O(\add_ln100_1_reg_919[7]_i_5_n_4 ));
  FDRE \add_ln100_1_reg_919_reg[0] 
       (.C(ap_clk),
        .CE(add_ln100_1_reg_9190),
        .D(data8[0]),
        .Q(add_ln100_1_reg_919[0]),
        .R(1'b0));
  FDRE \add_ln100_1_reg_919_reg[10] 
       (.C(ap_clk),
        .CE(add_ln100_1_reg_9190),
        .D(data8[10]),
        .Q(add_ln100_1_reg_919[10]),
        .R(1'b0));
  FDRE \add_ln100_1_reg_919_reg[11] 
       (.C(ap_clk),
        .CE(add_ln100_1_reg_9190),
        .D(data8[11]),
        .Q(add_ln100_1_reg_919[11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln100_1_reg_919_reg[11]_i_1 
       (.CI(\add_ln100_1_reg_919_reg[7]_i_1_n_4 ),
        .CO({\add_ln100_1_reg_919_reg[11]_i_1_n_4 ,\add_ln100_1_reg_919_reg[11]_i_1_n_5 ,\add_ln100_1_reg_919_reg[11]_i_1_n_6 ,\add_ln100_1_reg_919_reg[11]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({\add_ln100_1_reg_919[11]_i_2_n_4 ,reg_258[10],grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0[9:8]}),
        .O(data8[11:8]),
        .S({\add_ln100_1_reg_919[11]_i_3_n_4 ,\add_ln100_1_reg_919[11]_i_4_n_4 ,\add_ln100_1_reg_919[11]_i_5_n_4 ,\add_ln100_1_reg_919[11]_i_6_n_4 }));
  FDRE \add_ln100_1_reg_919_reg[12] 
       (.C(ap_clk),
        .CE(add_ln100_1_reg_9190),
        .D(data8[12]),
        .Q(add_ln100_1_reg_919[12]),
        .R(1'b0));
  FDRE \add_ln100_1_reg_919_reg[13] 
       (.C(ap_clk),
        .CE(add_ln100_1_reg_9190),
        .D(data8[13]),
        .Q(add_ln100_1_reg_919[13]),
        .R(1'b0));
  FDRE \add_ln100_1_reg_919_reg[14] 
       (.C(ap_clk),
        .CE(add_ln100_1_reg_9190),
        .D(data8[14]),
        .Q(add_ln100_1_reg_919[14]),
        .R(1'b0));
  FDRE \add_ln100_1_reg_919_reg[15] 
       (.C(ap_clk),
        .CE(add_ln100_1_reg_9190),
        .D(data8[15]),
        .Q(add_ln100_1_reg_919[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln100_1_reg_919_reg[15]_i_1 
       (.CI(\add_ln100_1_reg_919_reg[11]_i_1_n_4 ),
        .CO({\add_ln100_1_reg_919_reg[15]_i_1_n_4 ,\add_ln100_1_reg_919_reg[15]_i_1_n_5 ,\add_ln100_1_reg_919_reg[15]_i_1_n_6 ,\add_ln100_1_reg_919_reg[15]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0[14:11]),
        .O(data8[15:12]),
        .S({\add_ln100_1_reg_919[15]_i_2_n_4 ,\add_ln100_1_reg_919[15]_i_3_n_4 ,\add_ln100_1_reg_919[15]_i_4_n_4 ,\add_ln100_1_reg_919[15]_i_5_n_4 }));
  FDRE \add_ln100_1_reg_919_reg[16] 
       (.C(ap_clk),
        .CE(add_ln100_1_reg_9190),
        .D(data8[16]),
        .Q(add_ln100_1_reg_919[16]),
        .R(1'b0));
  FDRE \add_ln100_1_reg_919_reg[17] 
       (.C(ap_clk),
        .CE(add_ln100_1_reg_9190),
        .D(data8[17]),
        .Q(add_ln100_1_reg_919[17]),
        .R(1'b0));
  FDRE \add_ln100_1_reg_919_reg[18] 
       (.C(ap_clk),
        .CE(add_ln100_1_reg_9190),
        .D(data8[18]),
        .Q(add_ln100_1_reg_919[18]),
        .R(1'b0));
  FDRE \add_ln100_1_reg_919_reg[19] 
       (.C(ap_clk),
        .CE(add_ln100_1_reg_9190),
        .D(data8[19]),
        .Q(add_ln100_1_reg_919[19]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln100_1_reg_919_reg[19]_i_1 
       (.CI(\add_ln100_1_reg_919_reg[15]_i_1_n_4 ),
        .CO({\add_ln100_1_reg_919_reg[19]_i_1_n_4 ,\add_ln100_1_reg_919_reg[19]_i_1_n_5 ,\add_ln100_1_reg_919_reg[19]_i_1_n_6 ,\add_ln100_1_reg_919_reg[19]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0[18:15]),
        .O(data8[19:16]),
        .S({\add_ln100_1_reg_919[19]_i_2_n_4 ,\add_ln100_1_reg_919[19]_i_3_n_4 ,\add_ln100_1_reg_919[19]_i_4_n_4 ,\add_ln100_1_reg_919[19]_i_5_n_4 }));
  FDRE \add_ln100_1_reg_919_reg[1] 
       (.C(ap_clk),
        .CE(add_ln100_1_reg_9190),
        .D(data8[1]),
        .Q(add_ln100_1_reg_919[1]),
        .R(1'b0));
  FDRE \add_ln100_1_reg_919_reg[20] 
       (.C(ap_clk),
        .CE(add_ln100_1_reg_9190),
        .D(data8[20]),
        .Q(add_ln100_1_reg_919[20]),
        .R(1'b0));
  FDRE \add_ln100_1_reg_919_reg[21] 
       (.C(ap_clk),
        .CE(add_ln100_1_reg_9190),
        .D(data8[21]),
        .Q(add_ln100_1_reg_919[21]),
        .R(1'b0));
  FDRE \add_ln100_1_reg_919_reg[22] 
       (.C(ap_clk),
        .CE(add_ln100_1_reg_9190),
        .D(data8[22]),
        .Q(add_ln100_1_reg_919[22]),
        .R(1'b0));
  FDRE \add_ln100_1_reg_919_reg[23] 
       (.C(ap_clk),
        .CE(add_ln100_1_reg_9190),
        .D(data8[23]),
        .Q(add_ln100_1_reg_919[23]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln100_1_reg_919_reg[23]_i_1 
       (.CI(\add_ln100_1_reg_919_reg[19]_i_1_n_4 ),
        .CO({\add_ln100_1_reg_919_reg[23]_i_1_n_4 ,\add_ln100_1_reg_919_reg[23]_i_1_n_5 ,\add_ln100_1_reg_919_reg[23]_i_1_n_6 ,\add_ln100_1_reg_919_reg[23]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0[22:19]),
        .O(data8[23:20]),
        .S({\add_ln100_1_reg_919[23]_i_2_n_4 ,\add_ln100_1_reg_919[23]_i_3_n_4 ,\add_ln100_1_reg_919[23]_i_4_n_4 ,\add_ln100_1_reg_919[23]_i_5_n_4 }));
  FDRE \add_ln100_1_reg_919_reg[24] 
       (.C(ap_clk),
        .CE(add_ln100_1_reg_9190),
        .D(data8[24]),
        .Q(add_ln100_1_reg_919[24]),
        .R(1'b0));
  FDRE \add_ln100_1_reg_919_reg[25] 
       (.C(ap_clk),
        .CE(add_ln100_1_reg_9190),
        .D(data8[25]),
        .Q(add_ln100_1_reg_919[25]),
        .R(1'b0));
  FDRE \add_ln100_1_reg_919_reg[26] 
       (.C(ap_clk),
        .CE(add_ln100_1_reg_9190),
        .D(data8[26]),
        .Q(add_ln100_1_reg_919[26]),
        .R(1'b0));
  FDRE \add_ln100_1_reg_919_reg[27] 
       (.C(ap_clk),
        .CE(add_ln100_1_reg_9190),
        .D(data8[27]),
        .Q(add_ln100_1_reg_919[27]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln100_1_reg_919_reg[27]_i_1 
       (.CI(\add_ln100_1_reg_919_reg[23]_i_1_n_4 ),
        .CO({\add_ln100_1_reg_919_reg[27]_i_1_n_4 ,\add_ln100_1_reg_919_reg[27]_i_1_n_5 ,\add_ln100_1_reg_919_reg[27]_i_1_n_6 ,\add_ln100_1_reg_919_reg[27]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0[26:23]),
        .O(data8[27:24]),
        .S({\add_ln100_1_reg_919[27]_i_2_n_4 ,\add_ln100_1_reg_919[27]_i_3_n_4 ,\add_ln100_1_reg_919[27]_i_4_n_4 ,\add_ln100_1_reg_919[27]_i_5_n_4 }));
  FDRE \add_ln100_1_reg_919_reg[28] 
       (.C(ap_clk),
        .CE(add_ln100_1_reg_9190),
        .D(data8[28]),
        .Q(add_ln100_1_reg_919[28]),
        .R(1'b0));
  FDRE \add_ln100_1_reg_919_reg[29] 
       (.C(ap_clk),
        .CE(add_ln100_1_reg_9190),
        .D(data8[29]),
        .Q(add_ln100_1_reg_919[29]),
        .R(1'b0));
  FDRE \add_ln100_1_reg_919_reg[2] 
       (.C(ap_clk),
        .CE(add_ln100_1_reg_9190),
        .D(data8[2]),
        .Q(add_ln100_1_reg_919[2]),
        .R(1'b0));
  FDRE \add_ln100_1_reg_919_reg[30] 
       (.C(ap_clk),
        .CE(add_ln100_1_reg_9190),
        .D(data8[30]),
        .Q(add_ln100_1_reg_919[30]),
        .R(1'b0));
  FDRE \add_ln100_1_reg_919_reg[31] 
       (.C(ap_clk),
        .CE(add_ln100_1_reg_9190),
        .D(data8[31]),
        .Q(add_ln100_1_reg_919[31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln100_1_reg_919_reg[31]_i_2 
       (.CI(\add_ln100_1_reg_919_reg[27]_i_1_n_4 ),
        .CO({\NLW_add_ln100_1_reg_919_reg[31]_i_2_CO_UNCONNECTED [3],\add_ln100_1_reg_919_reg[31]_i_2_n_5 ,\add_ln100_1_reg_919_reg[31]_i_2_n_6 ,\add_ln100_1_reg_919_reg[31]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0[29:27]}),
        .O(data8[31:28]),
        .S({\add_ln100_1_reg_919[31]_i_3_n_4 ,\add_ln100_1_reg_919[31]_i_4_n_4 ,\add_ln100_1_reg_919[31]_i_5_n_4 ,\add_ln100_1_reg_919[31]_i_6_n_4 }));
  FDRE \add_ln100_1_reg_919_reg[3] 
       (.C(ap_clk),
        .CE(add_ln100_1_reg_9190),
        .D(data8[3]),
        .Q(add_ln100_1_reg_919[3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln100_1_reg_919_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln100_1_reg_919_reg[3]_i_1_n_4 ,\add_ln100_1_reg_919_reg[3]_i_1_n_5 ,\add_ln100_1_reg_919_reg[3]_i_1_n_6 ,\add_ln100_1_reg_919_reg[3]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0[3:0]),
        .O(data8[3:0]),
        .S({\add_ln100_1_reg_919[3]_i_2_n_4 ,\add_ln100_1_reg_919[3]_i_3_n_4 ,\add_ln100_1_reg_919[3]_i_4_n_4 ,\add_ln100_1_reg_919[3]_i_5_n_4 }));
  FDRE \add_ln100_1_reg_919_reg[4] 
       (.C(ap_clk),
        .CE(add_ln100_1_reg_9190),
        .D(data8[4]),
        .Q(add_ln100_1_reg_919[4]),
        .R(1'b0));
  FDRE \add_ln100_1_reg_919_reg[5] 
       (.C(ap_clk),
        .CE(add_ln100_1_reg_9190),
        .D(data8[5]),
        .Q(add_ln100_1_reg_919[5]),
        .R(1'b0));
  FDRE \add_ln100_1_reg_919_reg[6] 
       (.C(ap_clk),
        .CE(add_ln100_1_reg_9190),
        .D(data8[6]),
        .Q(add_ln100_1_reg_919[6]),
        .R(1'b0));
  FDRE \add_ln100_1_reg_919_reg[7] 
       (.C(ap_clk),
        .CE(add_ln100_1_reg_9190),
        .D(data8[7]),
        .Q(add_ln100_1_reg_919[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln100_1_reg_919_reg[7]_i_1 
       (.CI(\add_ln100_1_reg_919_reg[3]_i_1_n_4 ),
        .CO({\add_ln100_1_reg_919_reg[7]_i_1_n_4 ,\add_ln100_1_reg_919_reg[7]_i_1_n_5 ,\add_ln100_1_reg_919_reg[7]_i_1_n_6 ,\add_ln100_1_reg_919_reg[7]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0[7:4]),
        .O(data8[7:4]),
        .S({\add_ln100_1_reg_919[7]_i_2_n_4 ,\add_ln100_1_reg_919[7]_i_3_n_4 ,\add_ln100_1_reg_919[7]_i_4_n_4 ,\add_ln100_1_reg_919[7]_i_5_n_4 }));
  FDRE \add_ln100_1_reg_919_reg[8] 
       (.C(ap_clk),
        .CE(add_ln100_1_reg_9190),
        .D(data8[8]),
        .Q(add_ln100_1_reg_919[8]),
        .R(1'b0));
  FDRE \add_ln100_1_reg_919_reg[9] 
       (.C(ap_clk),
        .CE(add_ln100_1_reg_9190),
        .D(data8[9]),
        .Q(add_ln100_1_reg_919[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_1_reg_1025[11]_i_2 
       (.I0(add_ln102_reg_990[11]),
        .I1(mul_ln102_1_reg_1020[11]),
        .O(\add_ln102_1_reg_1025[11]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_1_reg_1025[11]_i_3 
       (.I0(add_ln102_reg_990[10]),
        .I1(mul_ln102_1_reg_1020[10]),
        .O(\add_ln102_1_reg_1025[11]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_1_reg_1025[11]_i_4 
       (.I0(add_ln102_reg_990[9]),
        .I1(mul_ln102_1_reg_1020[9]),
        .O(\add_ln102_1_reg_1025[11]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_1_reg_1025[11]_i_5 
       (.I0(add_ln102_reg_990[8]),
        .I1(mul_ln102_1_reg_1020[8]),
        .O(\add_ln102_1_reg_1025[11]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_1_reg_1025[15]_i_2 
       (.I0(add_ln102_reg_990[15]),
        .I1(mul_ln102_1_reg_1020[15]),
        .O(\add_ln102_1_reg_1025[15]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_1_reg_1025[15]_i_3 
       (.I0(add_ln102_reg_990[14]),
        .I1(mul_ln102_1_reg_1020[14]),
        .O(\add_ln102_1_reg_1025[15]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_1_reg_1025[15]_i_4 
       (.I0(add_ln102_reg_990[13]),
        .I1(mul_ln102_1_reg_1020[13]),
        .O(\add_ln102_1_reg_1025[15]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_1_reg_1025[15]_i_5 
       (.I0(add_ln102_reg_990[12]),
        .I1(mul_ln102_1_reg_1020[12]),
        .O(\add_ln102_1_reg_1025[15]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_1_reg_1025[19]_i_2 
       (.I0(add_ln102_reg_990[19]),
        .I1(mul_ln102_1_reg_1020[19]),
        .O(\add_ln102_1_reg_1025[19]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_1_reg_1025[19]_i_3 
       (.I0(add_ln102_reg_990[18]),
        .I1(mul_ln102_1_reg_1020[18]),
        .O(\add_ln102_1_reg_1025[19]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_1_reg_1025[19]_i_4 
       (.I0(add_ln102_reg_990[17]),
        .I1(mul_ln102_1_reg_1020[17]),
        .O(\add_ln102_1_reg_1025[19]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_1_reg_1025[19]_i_5 
       (.I0(add_ln102_reg_990[16]),
        .I1(mul_ln102_1_reg_1020[16]),
        .O(\add_ln102_1_reg_1025[19]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_1_reg_1025[23]_i_2 
       (.I0(add_ln102_reg_990[23]),
        .I1(mul_ln102_1_reg_1020[23]),
        .O(\add_ln102_1_reg_1025[23]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_1_reg_1025[23]_i_3 
       (.I0(add_ln102_reg_990[22]),
        .I1(mul_ln102_1_reg_1020[22]),
        .O(\add_ln102_1_reg_1025[23]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_1_reg_1025[23]_i_4 
       (.I0(add_ln102_reg_990[21]),
        .I1(mul_ln102_1_reg_1020[21]),
        .O(\add_ln102_1_reg_1025[23]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_1_reg_1025[23]_i_5 
       (.I0(add_ln102_reg_990[20]),
        .I1(mul_ln102_1_reg_1020[20]),
        .O(\add_ln102_1_reg_1025[23]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_1_reg_1025[27]_i_2 
       (.I0(add_ln102_reg_990[27]),
        .I1(mul_ln102_1_reg_1020[27]),
        .O(\add_ln102_1_reg_1025[27]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_1_reg_1025[27]_i_3 
       (.I0(add_ln102_reg_990[26]),
        .I1(mul_ln102_1_reg_1020[26]),
        .O(\add_ln102_1_reg_1025[27]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_1_reg_1025[27]_i_4 
       (.I0(add_ln102_reg_990[25]),
        .I1(mul_ln102_1_reg_1020[25]),
        .O(\add_ln102_1_reg_1025[27]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_1_reg_1025[27]_i_5 
       (.I0(add_ln102_reg_990[24]),
        .I1(mul_ln102_1_reg_1020[24]),
        .O(\add_ln102_1_reg_1025[27]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln102_1_reg_1025[31]_i_1 
       (.I0(ap_CS_fsm_pp0_stage13),
        .I1(\icmp_ln98_reg_853_reg_n_4_[0] ),
        .O(add_ln102_1_reg_10250));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_1_reg_1025[31]_i_3 
       (.I0(mul_ln102_1_reg_1020[31]),
        .I1(add_ln102_reg_990[31]),
        .O(\add_ln102_1_reg_1025[31]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_1_reg_1025[31]_i_4 
       (.I0(add_ln102_reg_990[30]),
        .I1(mul_ln102_1_reg_1020[30]),
        .O(\add_ln102_1_reg_1025[31]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_1_reg_1025[31]_i_5 
       (.I0(add_ln102_reg_990[29]),
        .I1(mul_ln102_1_reg_1020[29]),
        .O(\add_ln102_1_reg_1025[31]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_1_reg_1025[31]_i_6 
       (.I0(add_ln102_reg_990[28]),
        .I1(mul_ln102_1_reg_1020[28]),
        .O(\add_ln102_1_reg_1025[31]_i_6_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_1_reg_1025[3]_i_2 
       (.I0(add_ln102_reg_990[3]),
        .I1(mul_ln102_1_reg_1020[3]),
        .O(\add_ln102_1_reg_1025[3]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_1_reg_1025[3]_i_3 
       (.I0(add_ln102_reg_990[2]),
        .I1(mul_ln102_1_reg_1020[2]),
        .O(\add_ln102_1_reg_1025[3]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_1_reg_1025[3]_i_4 
       (.I0(add_ln102_reg_990[1]),
        .I1(mul_ln102_1_reg_1020[1]),
        .O(\add_ln102_1_reg_1025[3]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_1_reg_1025[3]_i_5 
       (.I0(add_ln102_reg_990[0]),
        .I1(mul_ln102_1_reg_1020[0]),
        .O(\add_ln102_1_reg_1025[3]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_1_reg_1025[7]_i_2 
       (.I0(add_ln102_reg_990[7]),
        .I1(mul_ln102_1_reg_1020[7]),
        .O(\add_ln102_1_reg_1025[7]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_1_reg_1025[7]_i_3 
       (.I0(add_ln102_reg_990[6]),
        .I1(mul_ln102_1_reg_1020[6]),
        .O(\add_ln102_1_reg_1025[7]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_1_reg_1025[7]_i_4 
       (.I0(add_ln102_reg_990[5]),
        .I1(mul_ln102_1_reg_1020[5]),
        .O(\add_ln102_1_reg_1025[7]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_1_reg_1025[7]_i_5 
       (.I0(add_ln102_reg_990[4]),
        .I1(mul_ln102_1_reg_1020[4]),
        .O(\add_ln102_1_reg_1025[7]_i_5_n_4 ));
  FDRE \add_ln102_1_reg_1025_reg[0] 
       (.C(ap_clk),
        .CE(add_ln102_1_reg_10250),
        .D(\add_ln102_1_reg_1025_reg[3]_i_1_n_11 ),
        .Q(add_ln102_1_reg_1025[0]),
        .R(1'b0));
  FDRE \add_ln102_1_reg_1025_reg[10] 
       (.C(ap_clk),
        .CE(add_ln102_1_reg_10250),
        .D(\add_ln102_1_reg_1025_reg[11]_i_1_n_9 ),
        .Q(add_ln102_1_reg_1025[10]),
        .R(1'b0));
  FDRE \add_ln102_1_reg_1025_reg[11] 
       (.C(ap_clk),
        .CE(add_ln102_1_reg_10250),
        .D(\add_ln102_1_reg_1025_reg[11]_i_1_n_8 ),
        .Q(add_ln102_1_reg_1025[11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln102_1_reg_1025_reg[11]_i_1 
       (.CI(\add_ln102_1_reg_1025_reg[7]_i_1_n_4 ),
        .CO({\add_ln102_1_reg_1025_reg[11]_i_1_n_4 ,\add_ln102_1_reg_1025_reg[11]_i_1_n_5 ,\add_ln102_1_reg_1025_reg[11]_i_1_n_6 ,\add_ln102_1_reg_1025_reg[11]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(add_ln102_reg_990[11:8]),
        .O({\add_ln102_1_reg_1025_reg[11]_i_1_n_8 ,\add_ln102_1_reg_1025_reg[11]_i_1_n_9 ,\add_ln102_1_reg_1025_reg[11]_i_1_n_10 ,\add_ln102_1_reg_1025_reg[11]_i_1_n_11 }),
        .S({\add_ln102_1_reg_1025[11]_i_2_n_4 ,\add_ln102_1_reg_1025[11]_i_3_n_4 ,\add_ln102_1_reg_1025[11]_i_4_n_4 ,\add_ln102_1_reg_1025[11]_i_5_n_4 }));
  FDRE \add_ln102_1_reg_1025_reg[12] 
       (.C(ap_clk),
        .CE(add_ln102_1_reg_10250),
        .D(\add_ln102_1_reg_1025_reg[15]_i_1_n_11 ),
        .Q(add_ln102_1_reg_1025[12]),
        .R(1'b0));
  FDRE \add_ln102_1_reg_1025_reg[13] 
       (.C(ap_clk),
        .CE(add_ln102_1_reg_10250),
        .D(\add_ln102_1_reg_1025_reg[15]_i_1_n_10 ),
        .Q(add_ln102_1_reg_1025[13]),
        .R(1'b0));
  FDRE \add_ln102_1_reg_1025_reg[14] 
       (.C(ap_clk),
        .CE(add_ln102_1_reg_10250),
        .D(\add_ln102_1_reg_1025_reg[15]_i_1_n_9 ),
        .Q(add_ln102_1_reg_1025[14]),
        .R(1'b0));
  FDRE \add_ln102_1_reg_1025_reg[15] 
       (.C(ap_clk),
        .CE(add_ln102_1_reg_10250),
        .D(\add_ln102_1_reg_1025_reg[15]_i_1_n_8 ),
        .Q(add_ln102_1_reg_1025[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln102_1_reg_1025_reg[15]_i_1 
       (.CI(\add_ln102_1_reg_1025_reg[11]_i_1_n_4 ),
        .CO({\add_ln102_1_reg_1025_reg[15]_i_1_n_4 ,\add_ln102_1_reg_1025_reg[15]_i_1_n_5 ,\add_ln102_1_reg_1025_reg[15]_i_1_n_6 ,\add_ln102_1_reg_1025_reg[15]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(add_ln102_reg_990[15:12]),
        .O({\add_ln102_1_reg_1025_reg[15]_i_1_n_8 ,\add_ln102_1_reg_1025_reg[15]_i_1_n_9 ,\add_ln102_1_reg_1025_reg[15]_i_1_n_10 ,\add_ln102_1_reg_1025_reg[15]_i_1_n_11 }),
        .S({\add_ln102_1_reg_1025[15]_i_2_n_4 ,\add_ln102_1_reg_1025[15]_i_3_n_4 ,\add_ln102_1_reg_1025[15]_i_4_n_4 ,\add_ln102_1_reg_1025[15]_i_5_n_4 }));
  FDRE \add_ln102_1_reg_1025_reg[16] 
       (.C(ap_clk),
        .CE(add_ln102_1_reg_10250),
        .D(\add_ln102_1_reg_1025_reg[19]_i_1_n_11 ),
        .Q(add_ln102_1_reg_1025[16]),
        .R(1'b0));
  FDRE \add_ln102_1_reg_1025_reg[17] 
       (.C(ap_clk),
        .CE(add_ln102_1_reg_10250),
        .D(\add_ln102_1_reg_1025_reg[19]_i_1_n_10 ),
        .Q(add_ln102_1_reg_1025[17]),
        .R(1'b0));
  FDRE \add_ln102_1_reg_1025_reg[18] 
       (.C(ap_clk),
        .CE(add_ln102_1_reg_10250),
        .D(\add_ln102_1_reg_1025_reg[19]_i_1_n_9 ),
        .Q(add_ln102_1_reg_1025[18]),
        .R(1'b0));
  FDRE \add_ln102_1_reg_1025_reg[19] 
       (.C(ap_clk),
        .CE(add_ln102_1_reg_10250),
        .D(\add_ln102_1_reg_1025_reg[19]_i_1_n_8 ),
        .Q(add_ln102_1_reg_1025[19]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln102_1_reg_1025_reg[19]_i_1 
       (.CI(\add_ln102_1_reg_1025_reg[15]_i_1_n_4 ),
        .CO({\add_ln102_1_reg_1025_reg[19]_i_1_n_4 ,\add_ln102_1_reg_1025_reg[19]_i_1_n_5 ,\add_ln102_1_reg_1025_reg[19]_i_1_n_6 ,\add_ln102_1_reg_1025_reg[19]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(add_ln102_reg_990[19:16]),
        .O({\add_ln102_1_reg_1025_reg[19]_i_1_n_8 ,\add_ln102_1_reg_1025_reg[19]_i_1_n_9 ,\add_ln102_1_reg_1025_reg[19]_i_1_n_10 ,\add_ln102_1_reg_1025_reg[19]_i_1_n_11 }),
        .S({\add_ln102_1_reg_1025[19]_i_2_n_4 ,\add_ln102_1_reg_1025[19]_i_3_n_4 ,\add_ln102_1_reg_1025[19]_i_4_n_4 ,\add_ln102_1_reg_1025[19]_i_5_n_4 }));
  FDRE \add_ln102_1_reg_1025_reg[1] 
       (.C(ap_clk),
        .CE(add_ln102_1_reg_10250),
        .D(\add_ln102_1_reg_1025_reg[3]_i_1_n_10 ),
        .Q(add_ln102_1_reg_1025[1]),
        .R(1'b0));
  FDRE \add_ln102_1_reg_1025_reg[20] 
       (.C(ap_clk),
        .CE(add_ln102_1_reg_10250),
        .D(\add_ln102_1_reg_1025_reg[23]_i_1_n_11 ),
        .Q(add_ln102_1_reg_1025[20]),
        .R(1'b0));
  FDRE \add_ln102_1_reg_1025_reg[21] 
       (.C(ap_clk),
        .CE(add_ln102_1_reg_10250),
        .D(\add_ln102_1_reg_1025_reg[23]_i_1_n_10 ),
        .Q(add_ln102_1_reg_1025[21]),
        .R(1'b0));
  FDRE \add_ln102_1_reg_1025_reg[22] 
       (.C(ap_clk),
        .CE(add_ln102_1_reg_10250),
        .D(\add_ln102_1_reg_1025_reg[23]_i_1_n_9 ),
        .Q(add_ln102_1_reg_1025[22]),
        .R(1'b0));
  FDRE \add_ln102_1_reg_1025_reg[23] 
       (.C(ap_clk),
        .CE(add_ln102_1_reg_10250),
        .D(\add_ln102_1_reg_1025_reg[23]_i_1_n_8 ),
        .Q(add_ln102_1_reg_1025[23]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln102_1_reg_1025_reg[23]_i_1 
       (.CI(\add_ln102_1_reg_1025_reg[19]_i_1_n_4 ),
        .CO({\add_ln102_1_reg_1025_reg[23]_i_1_n_4 ,\add_ln102_1_reg_1025_reg[23]_i_1_n_5 ,\add_ln102_1_reg_1025_reg[23]_i_1_n_6 ,\add_ln102_1_reg_1025_reg[23]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(add_ln102_reg_990[23:20]),
        .O({\add_ln102_1_reg_1025_reg[23]_i_1_n_8 ,\add_ln102_1_reg_1025_reg[23]_i_1_n_9 ,\add_ln102_1_reg_1025_reg[23]_i_1_n_10 ,\add_ln102_1_reg_1025_reg[23]_i_1_n_11 }),
        .S({\add_ln102_1_reg_1025[23]_i_2_n_4 ,\add_ln102_1_reg_1025[23]_i_3_n_4 ,\add_ln102_1_reg_1025[23]_i_4_n_4 ,\add_ln102_1_reg_1025[23]_i_5_n_4 }));
  FDRE \add_ln102_1_reg_1025_reg[24] 
       (.C(ap_clk),
        .CE(add_ln102_1_reg_10250),
        .D(\add_ln102_1_reg_1025_reg[27]_i_1_n_11 ),
        .Q(add_ln102_1_reg_1025[24]),
        .R(1'b0));
  FDRE \add_ln102_1_reg_1025_reg[25] 
       (.C(ap_clk),
        .CE(add_ln102_1_reg_10250),
        .D(\add_ln102_1_reg_1025_reg[27]_i_1_n_10 ),
        .Q(add_ln102_1_reg_1025[25]),
        .R(1'b0));
  FDRE \add_ln102_1_reg_1025_reg[26] 
       (.C(ap_clk),
        .CE(add_ln102_1_reg_10250),
        .D(\add_ln102_1_reg_1025_reg[27]_i_1_n_9 ),
        .Q(add_ln102_1_reg_1025[26]),
        .R(1'b0));
  FDRE \add_ln102_1_reg_1025_reg[27] 
       (.C(ap_clk),
        .CE(add_ln102_1_reg_10250),
        .D(\add_ln102_1_reg_1025_reg[27]_i_1_n_8 ),
        .Q(add_ln102_1_reg_1025[27]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln102_1_reg_1025_reg[27]_i_1 
       (.CI(\add_ln102_1_reg_1025_reg[23]_i_1_n_4 ),
        .CO({\add_ln102_1_reg_1025_reg[27]_i_1_n_4 ,\add_ln102_1_reg_1025_reg[27]_i_1_n_5 ,\add_ln102_1_reg_1025_reg[27]_i_1_n_6 ,\add_ln102_1_reg_1025_reg[27]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(add_ln102_reg_990[27:24]),
        .O({\add_ln102_1_reg_1025_reg[27]_i_1_n_8 ,\add_ln102_1_reg_1025_reg[27]_i_1_n_9 ,\add_ln102_1_reg_1025_reg[27]_i_1_n_10 ,\add_ln102_1_reg_1025_reg[27]_i_1_n_11 }),
        .S({\add_ln102_1_reg_1025[27]_i_2_n_4 ,\add_ln102_1_reg_1025[27]_i_3_n_4 ,\add_ln102_1_reg_1025[27]_i_4_n_4 ,\add_ln102_1_reg_1025[27]_i_5_n_4 }));
  FDRE \add_ln102_1_reg_1025_reg[28] 
       (.C(ap_clk),
        .CE(add_ln102_1_reg_10250),
        .D(\add_ln102_1_reg_1025_reg[31]_i_2_n_11 ),
        .Q(add_ln102_1_reg_1025[28]),
        .R(1'b0));
  FDRE \add_ln102_1_reg_1025_reg[29] 
       (.C(ap_clk),
        .CE(add_ln102_1_reg_10250),
        .D(\add_ln102_1_reg_1025_reg[31]_i_2_n_10 ),
        .Q(add_ln102_1_reg_1025[29]),
        .R(1'b0));
  FDRE \add_ln102_1_reg_1025_reg[2] 
       (.C(ap_clk),
        .CE(add_ln102_1_reg_10250),
        .D(\add_ln102_1_reg_1025_reg[3]_i_1_n_9 ),
        .Q(add_ln102_1_reg_1025[2]),
        .R(1'b0));
  FDRE \add_ln102_1_reg_1025_reg[30] 
       (.C(ap_clk),
        .CE(add_ln102_1_reg_10250),
        .D(\add_ln102_1_reg_1025_reg[31]_i_2_n_9 ),
        .Q(add_ln102_1_reg_1025[30]),
        .R(1'b0));
  FDRE \add_ln102_1_reg_1025_reg[31] 
       (.C(ap_clk),
        .CE(add_ln102_1_reg_10250),
        .D(\add_ln102_1_reg_1025_reg[31]_i_2_n_8 ),
        .Q(add_ln102_1_reg_1025[31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln102_1_reg_1025_reg[31]_i_2 
       (.CI(\add_ln102_1_reg_1025_reg[27]_i_1_n_4 ),
        .CO({\NLW_add_ln102_1_reg_1025_reg[31]_i_2_CO_UNCONNECTED [3],\add_ln102_1_reg_1025_reg[31]_i_2_n_5 ,\add_ln102_1_reg_1025_reg[31]_i_2_n_6 ,\add_ln102_1_reg_1025_reg[31]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,add_ln102_reg_990[30:28]}),
        .O({\add_ln102_1_reg_1025_reg[31]_i_2_n_8 ,\add_ln102_1_reg_1025_reg[31]_i_2_n_9 ,\add_ln102_1_reg_1025_reg[31]_i_2_n_10 ,\add_ln102_1_reg_1025_reg[31]_i_2_n_11 }),
        .S({\add_ln102_1_reg_1025[31]_i_3_n_4 ,\add_ln102_1_reg_1025[31]_i_4_n_4 ,\add_ln102_1_reg_1025[31]_i_5_n_4 ,\add_ln102_1_reg_1025[31]_i_6_n_4 }));
  FDRE \add_ln102_1_reg_1025_reg[3] 
       (.C(ap_clk),
        .CE(add_ln102_1_reg_10250),
        .D(\add_ln102_1_reg_1025_reg[3]_i_1_n_8 ),
        .Q(add_ln102_1_reg_1025[3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln102_1_reg_1025_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln102_1_reg_1025_reg[3]_i_1_n_4 ,\add_ln102_1_reg_1025_reg[3]_i_1_n_5 ,\add_ln102_1_reg_1025_reg[3]_i_1_n_6 ,\add_ln102_1_reg_1025_reg[3]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(add_ln102_reg_990[3:0]),
        .O({\add_ln102_1_reg_1025_reg[3]_i_1_n_8 ,\add_ln102_1_reg_1025_reg[3]_i_1_n_9 ,\add_ln102_1_reg_1025_reg[3]_i_1_n_10 ,\add_ln102_1_reg_1025_reg[3]_i_1_n_11 }),
        .S({\add_ln102_1_reg_1025[3]_i_2_n_4 ,\add_ln102_1_reg_1025[3]_i_3_n_4 ,\add_ln102_1_reg_1025[3]_i_4_n_4 ,\add_ln102_1_reg_1025[3]_i_5_n_4 }));
  FDRE \add_ln102_1_reg_1025_reg[4] 
       (.C(ap_clk),
        .CE(add_ln102_1_reg_10250),
        .D(\add_ln102_1_reg_1025_reg[7]_i_1_n_11 ),
        .Q(add_ln102_1_reg_1025[4]),
        .R(1'b0));
  FDRE \add_ln102_1_reg_1025_reg[5] 
       (.C(ap_clk),
        .CE(add_ln102_1_reg_10250),
        .D(\add_ln102_1_reg_1025_reg[7]_i_1_n_10 ),
        .Q(add_ln102_1_reg_1025[5]),
        .R(1'b0));
  FDRE \add_ln102_1_reg_1025_reg[6] 
       (.C(ap_clk),
        .CE(add_ln102_1_reg_10250),
        .D(\add_ln102_1_reg_1025_reg[7]_i_1_n_9 ),
        .Q(add_ln102_1_reg_1025[6]),
        .R(1'b0));
  FDRE \add_ln102_1_reg_1025_reg[7] 
       (.C(ap_clk),
        .CE(add_ln102_1_reg_10250),
        .D(\add_ln102_1_reg_1025_reg[7]_i_1_n_8 ),
        .Q(add_ln102_1_reg_1025[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln102_1_reg_1025_reg[7]_i_1 
       (.CI(\add_ln102_1_reg_1025_reg[3]_i_1_n_4 ),
        .CO({\add_ln102_1_reg_1025_reg[7]_i_1_n_4 ,\add_ln102_1_reg_1025_reg[7]_i_1_n_5 ,\add_ln102_1_reg_1025_reg[7]_i_1_n_6 ,\add_ln102_1_reg_1025_reg[7]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(add_ln102_reg_990[7:4]),
        .O({\add_ln102_1_reg_1025_reg[7]_i_1_n_8 ,\add_ln102_1_reg_1025_reg[7]_i_1_n_9 ,\add_ln102_1_reg_1025_reg[7]_i_1_n_10 ,\add_ln102_1_reg_1025_reg[7]_i_1_n_11 }),
        .S({\add_ln102_1_reg_1025[7]_i_2_n_4 ,\add_ln102_1_reg_1025[7]_i_3_n_4 ,\add_ln102_1_reg_1025[7]_i_4_n_4 ,\add_ln102_1_reg_1025[7]_i_5_n_4 }));
  FDRE \add_ln102_1_reg_1025_reg[8] 
       (.C(ap_clk),
        .CE(add_ln102_1_reg_10250),
        .D(\add_ln102_1_reg_1025_reg[11]_i_1_n_11 ),
        .Q(add_ln102_1_reg_1025[8]),
        .R(1'b0));
  FDRE \add_ln102_1_reg_1025_reg[9] 
       (.C(ap_clk),
        .CE(add_ln102_1_reg_10250),
        .D(\add_ln102_1_reg_1025_reg[11]_i_1_n_10 ),
        .Q(add_ln102_1_reg_1025[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_2_reg_1045[11]_i_2 
       (.I0(add_ln102_1_reg_1025[11]),
        .I1(mul_ln102_2_reg_1040[11]),
        .O(\add_ln102_2_reg_1045[11]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_2_reg_1045[11]_i_3 
       (.I0(add_ln102_1_reg_1025[10]),
        .I1(mul_ln102_2_reg_1040[10]),
        .O(\add_ln102_2_reg_1045[11]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_2_reg_1045[11]_i_4 
       (.I0(add_ln102_1_reg_1025[9]),
        .I1(mul_ln102_2_reg_1040[9]),
        .O(\add_ln102_2_reg_1045[11]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_2_reg_1045[11]_i_5 
       (.I0(add_ln102_1_reg_1025[8]),
        .I1(mul_ln102_2_reg_1040[8]),
        .O(\add_ln102_2_reg_1045[11]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_2_reg_1045[15]_i_2 
       (.I0(add_ln102_1_reg_1025[15]),
        .I1(mul_ln102_2_reg_1040[15]),
        .O(\add_ln102_2_reg_1045[15]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_2_reg_1045[15]_i_3 
       (.I0(add_ln102_1_reg_1025[14]),
        .I1(mul_ln102_2_reg_1040[14]),
        .O(\add_ln102_2_reg_1045[15]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_2_reg_1045[15]_i_4 
       (.I0(add_ln102_1_reg_1025[13]),
        .I1(mul_ln102_2_reg_1040[13]),
        .O(\add_ln102_2_reg_1045[15]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_2_reg_1045[15]_i_5 
       (.I0(add_ln102_1_reg_1025[12]),
        .I1(mul_ln102_2_reg_1040[12]),
        .O(\add_ln102_2_reg_1045[15]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_2_reg_1045[19]_i_2 
       (.I0(add_ln102_1_reg_1025[19]),
        .I1(mul_ln102_2_reg_1040[19]),
        .O(\add_ln102_2_reg_1045[19]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_2_reg_1045[19]_i_3 
       (.I0(add_ln102_1_reg_1025[18]),
        .I1(mul_ln102_2_reg_1040[18]),
        .O(\add_ln102_2_reg_1045[19]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_2_reg_1045[19]_i_4 
       (.I0(add_ln102_1_reg_1025[17]),
        .I1(mul_ln102_2_reg_1040[17]),
        .O(\add_ln102_2_reg_1045[19]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_2_reg_1045[19]_i_5 
       (.I0(add_ln102_1_reg_1025[16]),
        .I1(mul_ln102_2_reg_1040[16]),
        .O(\add_ln102_2_reg_1045[19]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_2_reg_1045[23]_i_2 
       (.I0(add_ln102_1_reg_1025[23]),
        .I1(mul_ln102_2_reg_1040[23]),
        .O(\add_ln102_2_reg_1045[23]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_2_reg_1045[23]_i_3 
       (.I0(add_ln102_1_reg_1025[22]),
        .I1(mul_ln102_2_reg_1040[22]),
        .O(\add_ln102_2_reg_1045[23]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_2_reg_1045[23]_i_4 
       (.I0(add_ln102_1_reg_1025[21]),
        .I1(mul_ln102_2_reg_1040[21]),
        .O(\add_ln102_2_reg_1045[23]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_2_reg_1045[23]_i_5 
       (.I0(add_ln102_1_reg_1025[20]),
        .I1(mul_ln102_2_reg_1040[20]),
        .O(\add_ln102_2_reg_1045[23]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_2_reg_1045[27]_i_2 
       (.I0(add_ln102_1_reg_1025[27]),
        .I1(mul_ln102_2_reg_1040[27]),
        .O(\add_ln102_2_reg_1045[27]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_2_reg_1045[27]_i_3 
       (.I0(add_ln102_1_reg_1025[26]),
        .I1(mul_ln102_2_reg_1040[26]),
        .O(\add_ln102_2_reg_1045[27]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_2_reg_1045[27]_i_4 
       (.I0(add_ln102_1_reg_1025[25]),
        .I1(mul_ln102_2_reg_1040[25]),
        .O(\add_ln102_2_reg_1045[27]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_2_reg_1045[27]_i_5 
       (.I0(add_ln102_1_reg_1025[24]),
        .I1(mul_ln102_2_reg_1040[24]),
        .O(\add_ln102_2_reg_1045[27]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln102_2_reg_1045[31]_i_1 
       (.I0(ap_CS_fsm_pp0_stage18),
        .I1(\icmp_ln98_reg_853_reg_n_4_[0] ),
        .O(add_ln102_2_reg_10450));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_2_reg_1045[31]_i_3 
       (.I0(mul_ln102_2_reg_1040[31]),
        .I1(add_ln102_1_reg_1025[31]),
        .O(\add_ln102_2_reg_1045[31]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_2_reg_1045[31]_i_4 
       (.I0(add_ln102_1_reg_1025[30]),
        .I1(mul_ln102_2_reg_1040[30]),
        .O(\add_ln102_2_reg_1045[31]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_2_reg_1045[31]_i_5 
       (.I0(add_ln102_1_reg_1025[29]),
        .I1(mul_ln102_2_reg_1040[29]),
        .O(\add_ln102_2_reg_1045[31]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_2_reg_1045[31]_i_6 
       (.I0(add_ln102_1_reg_1025[28]),
        .I1(mul_ln102_2_reg_1040[28]),
        .O(\add_ln102_2_reg_1045[31]_i_6_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_2_reg_1045[3]_i_2 
       (.I0(add_ln102_1_reg_1025[3]),
        .I1(mul_ln102_2_reg_1040[3]),
        .O(\add_ln102_2_reg_1045[3]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_2_reg_1045[3]_i_3 
       (.I0(add_ln102_1_reg_1025[2]),
        .I1(mul_ln102_2_reg_1040[2]),
        .O(\add_ln102_2_reg_1045[3]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_2_reg_1045[3]_i_4 
       (.I0(add_ln102_1_reg_1025[1]),
        .I1(mul_ln102_2_reg_1040[1]),
        .O(\add_ln102_2_reg_1045[3]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_2_reg_1045[3]_i_5 
       (.I0(add_ln102_1_reg_1025[0]),
        .I1(mul_ln102_2_reg_1040[0]),
        .O(\add_ln102_2_reg_1045[3]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_2_reg_1045[7]_i_2 
       (.I0(add_ln102_1_reg_1025[7]),
        .I1(mul_ln102_2_reg_1040[7]),
        .O(\add_ln102_2_reg_1045[7]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_2_reg_1045[7]_i_3 
       (.I0(add_ln102_1_reg_1025[6]),
        .I1(mul_ln102_2_reg_1040[6]),
        .O(\add_ln102_2_reg_1045[7]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_2_reg_1045[7]_i_4 
       (.I0(add_ln102_1_reg_1025[5]),
        .I1(mul_ln102_2_reg_1040[5]),
        .O(\add_ln102_2_reg_1045[7]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_2_reg_1045[7]_i_5 
       (.I0(add_ln102_1_reg_1025[4]),
        .I1(mul_ln102_2_reg_1040[4]),
        .O(\add_ln102_2_reg_1045[7]_i_5_n_4 ));
  FDRE \add_ln102_2_reg_1045_reg[0] 
       (.C(ap_clk),
        .CE(add_ln102_2_reg_10450),
        .D(\add_ln102_2_reg_1045_reg[3]_i_1_n_11 ),
        .Q(add_ln102_2_reg_1045[0]),
        .R(1'b0));
  FDRE \add_ln102_2_reg_1045_reg[10] 
       (.C(ap_clk),
        .CE(add_ln102_2_reg_10450),
        .D(\add_ln102_2_reg_1045_reg[11]_i_1_n_9 ),
        .Q(add_ln102_2_reg_1045[10]),
        .R(1'b0));
  FDRE \add_ln102_2_reg_1045_reg[11] 
       (.C(ap_clk),
        .CE(add_ln102_2_reg_10450),
        .D(\add_ln102_2_reg_1045_reg[11]_i_1_n_8 ),
        .Q(add_ln102_2_reg_1045[11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln102_2_reg_1045_reg[11]_i_1 
       (.CI(\add_ln102_2_reg_1045_reg[7]_i_1_n_4 ),
        .CO({\add_ln102_2_reg_1045_reg[11]_i_1_n_4 ,\add_ln102_2_reg_1045_reg[11]_i_1_n_5 ,\add_ln102_2_reg_1045_reg[11]_i_1_n_6 ,\add_ln102_2_reg_1045_reg[11]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(add_ln102_1_reg_1025[11:8]),
        .O({\add_ln102_2_reg_1045_reg[11]_i_1_n_8 ,\add_ln102_2_reg_1045_reg[11]_i_1_n_9 ,\add_ln102_2_reg_1045_reg[11]_i_1_n_10 ,\add_ln102_2_reg_1045_reg[11]_i_1_n_11 }),
        .S({\add_ln102_2_reg_1045[11]_i_2_n_4 ,\add_ln102_2_reg_1045[11]_i_3_n_4 ,\add_ln102_2_reg_1045[11]_i_4_n_4 ,\add_ln102_2_reg_1045[11]_i_5_n_4 }));
  FDRE \add_ln102_2_reg_1045_reg[12] 
       (.C(ap_clk),
        .CE(add_ln102_2_reg_10450),
        .D(\add_ln102_2_reg_1045_reg[15]_i_1_n_11 ),
        .Q(add_ln102_2_reg_1045[12]),
        .R(1'b0));
  FDRE \add_ln102_2_reg_1045_reg[13] 
       (.C(ap_clk),
        .CE(add_ln102_2_reg_10450),
        .D(\add_ln102_2_reg_1045_reg[15]_i_1_n_10 ),
        .Q(add_ln102_2_reg_1045[13]),
        .R(1'b0));
  FDRE \add_ln102_2_reg_1045_reg[14] 
       (.C(ap_clk),
        .CE(add_ln102_2_reg_10450),
        .D(\add_ln102_2_reg_1045_reg[15]_i_1_n_9 ),
        .Q(add_ln102_2_reg_1045[14]),
        .R(1'b0));
  FDRE \add_ln102_2_reg_1045_reg[15] 
       (.C(ap_clk),
        .CE(add_ln102_2_reg_10450),
        .D(\add_ln102_2_reg_1045_reg[15]_i_1_n_8 ),
        .Q(add_ln102_2_reg_1045[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln102_2_reg_1045_reg[15]_i_1 
       (.CI(\add_ln102_2_reg_1045_reg[11]_i_1_n_4 ),
        .CO({\add_ln102_2_reg_1045_reg[15]_i_1_n_4 ,\add_ln102_2_reg_1045_reg[15]_i_1_n_5 ,\add_ln102_2_reg_1045_reg[15]_i_1_n_6 ,\add_ln102_2_reg_1045_reg[15]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(add_ln102_1_reg_1025[15:12]),
        .O({\add_ln102_2_reg_1045_reg[15]_i_1_n_8 ,\add_ln102_2_reg_1045_reg[15]_i_1_n_9 ,\add_ln102_2_reg_1045_reg[15]_i_1_n_10 ,\add_ln102_2_reg_1045_reg[15]_i_1_n_11 }),
        .S({\add_ln102_2_reg_1045[15]_i_2_n_4 ,\add_ln102_2_reg_1045[15]_i_3_n_4 ,\add_ln102_2_reg_1045[15]_i_4_n_4 ,\add_ln102_2_reg_1045[15]_i_5_n_4 }));
  FDRE \add_ln102_2_reg_1045_reg[16] 
       (.C(ap_clk),
        .CE(add_ln102_2_reg_10450),
        .D(\add_ln102_2_reg_1045_reg[19]_i_1_n_11 ),
        .Q(add_ln102_2_reg_1045[16]),
        .R(1'b0));
  FDRE \add_ln102_2_reg_1045_reg[17] 
       (.C(ap_clk),
        .CE(add_ln102_2_reg_10450),
        .D(\add_ln102_2_reg_1045_reg[19]_i_1_n_10 ),
        .Q(add_ln102_2_reg_1045[17]),
        .R(1'b0));
  FDRE \add_ln102_2_reg_1045_reg[18] 
       (.C(ap_clk),
        .CE(add_ln102_2_reg_10450),
        .D(\add_ln102_2_reg_1045_reg[19]_i_1_n_9 ),
        .Q(add_ln102_2_reg_1045[18]),
        .R(1'b0));
  FDRE \add_ln102_2_reg_1045_reg[19] 
       (.C(ap_clk),
        .CE(add_ln102_2_reg_10450),
        .D(\add_ln102_2_reg_1045_reg[19]_i_1_n_8 ),
        .Q(add_ln102_2_reg_1045[19]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln102_2_reg_1045_reg[19]_i_1 
       (.CI(\add_ln102_2_reg_1045_reg[15]_i_1_n_4 ),
        .CO({\add_ln102_2_reg_1045_reg[19]_i_1_n_4 ,\add_ln102_2_reg_1045_reg[19]_i_1_n_5 ,\add_ln102_2_reg_1045_reg[19]_i_1_n_6 ,\add_ln102_2_reg_1045_reg[19]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(add_ln102_1_reg_1025[19:16]),
        .O({\add_ln102_2_reg_1045_reg[19]_i_1_n_8 ,\add_ln102_2_reg_1045_reg[19]_i_1_n_9 ,\add_ln102_2_reg_1045_reg[19]_i_1_n_10 ,\add_ln102_2_reg_1045_reg[19]_i_1_n_11 }),
        .S({\add_ln102_2_reg_1045[19]_i_2_n_4 ,\add_ln102_2_reg_1045[19]_i_3_n_4 ,\add_ln102_2_reg_1045[19]_i_4_n_4 ,\add_ln102_2_reg_1045[19]_i_5_n_4 }));
  FDRE \add_ln102_2_reg_1045_reg[1] 
       (.C(ap_clk),
        .CE(add_ln102_2_reg_10450),
        .D(\add_ln102_2_reg_1045_reg[3]_i_1_n_10 ),
        .Q(add_ln102_2_reg_1045[1]),
        .R(1'b0));
  FDRE \add_ln102_2_reg_1045_reg[20] 
       (.C(ap_clk),
        .CE(add_ln102_2_reg_10450),
        .D(\add_ln102_2_reg_1045_reg[23]_i_1_n_11 ),
        .Q(add_ln102_2_reg_1045[20]),
        .R(1'b0));
  FDRE \add_ln102_2_reg_1045_reg[21] 
       (.C(ap_clk),
        .CE(add_ln102_2_reg_10450),
        .D(\add_ln102_2_reg_1045_reg[23]_i_1_n_10 ),
        .Q(add_ln102_2_reg_1045[21]),
        .R(1'b0));
  FDRE \add_ln102_2_reg_1045_reg[22] 
       (.C(ap_clk),
        .CE(add_ln102_2_reg_10450),
        .D(\add_ln102_2_reg_1045_reg[23]_i_1_n_9 ),
        .Q(add_ln102_2_reg_1045[22]),
        .R(1'b0));
  FDRE \add_ln102_2_reg_1045_reg[23] 
       (.C(ap_clk),
        .CE(add_ln102_2_reg_10450),
        .D(\add_ln102_2_reg_1045_reg[23]_i_1_n_8 ),
        .Q(add_ln102_2_reg_1045[23]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln102_2_reg_1045_reg[23]_i_1 
       (.CI(\add_ln102_2_reg_1045_reg[19]_i_1_n_4 ),
        .CO({\add_ln102_2_reg_1045_reg[23]_i_1_n_4 ,\add_ln102_2_reg_1045_reg[23]_i_1_n_5 ,\add_ln102_2_reg_1045_reg[23]_i_1_n_6 ,\add_ln102_2_reg_1045_reg[23]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(add_ln102_1_reg_1025[23:20]),
        .O({\add_ln102_2_reg_1045_reg[23]_i_1_n_8 ,\add_ln102_2_reg_1045_reg[23]_i_1_n_9 ,\add_ln102_2_reg_1045_reg[23]_i_1_n_10 ,\add_ln102_2_reg_1045_reg[23]_i_1_n_11 }),
        .S({\add_ln102_2_reg_1045[23]_i_2_n_4 ,\add_ln102_2_reg_1045[23]_i_3_n_4 ,\add_ln102_2_reg_1045[23]_i_4_n_4 ,\add_ln102_2_reg_1045[23]_i_5_n_4 }));
  FDRE \add_ln102_2_reg_1045_reg[24] 
       (.C(ap_clk),
        .CE(add_ln102_2_reg_10450),
        .D(\add_ln102_2_reg_1045_reg[27]_i_1_n_11 ),
        .Q(add_ln102_2_reg_1045[24]),
        .R(1'b0));
  FDRE \add_ln102_2_reg_1045_reg[25] 
       (.C(ap_clk),
        .CE(add_ln102_2_reg_10450),
        .D(\add_ln102_2_reg_1045_reg[27]_i_1_n_10 ),
        .Q(add_ln102_2_reg_1045[25]),
        .R(1'b0));
  FDRE \add_ln102_2_reg_1045_reg[26] 
       (.C(ap_clk),
        .CE(add_ln102_2_reg_10450),
        .D(\add_ln102_2_reg_1045_reg[27]_i_1_n_9 ),
        .Q(add_ln102_2_reg_1045[26]),
        .R(1'b0));
  FDRE \add_ln102_2_reg_1045_reg[27] 
       (.C(ap_clk),
        .CE(add_ln102_2_reg_10450),
        .D(\add_ln102_2_reg_1045_reg[27]_i_1_n_8 ),
        .Q(add_ln102_2_reg_1045[27]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln102_2_reg_1045_reg[27]_i_1 
       (.CI(\add_ln102_2_reg_1045_reg[23]_i_1_n_4 ),
        .CO({\add_ln102_2_reg_1045_reg[27]_i_1_n_4 ,\add_ln102_2_reg_1045_reg[27]_i_1_n_5 ,\add_ln102_2_reg_1045_reg[27]_i_1_n_6 ,\add_ln102_2_reg_1045_reg[27]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(add_ln102_1_reg_1025[27:24]),
        .O({\add_ln102_2_reg_1045_reg[27]_i_1_n_8 ,\add_ln102_2_reg_1045_reg[27]_i_1_n_9 ,\add_ln102_2_reg_1045_reg[27]_i_1_n_10 ,\add_ln102_2_reg_1045_reg[27]_i_1_n_11 }),
        .S({\add_ln102_2_reg_1045[27]_i_2_n_4 ,\add_ln102_2_reg_1045[27]_i_3_n_4 ,\add_ln102_2_reg_1045[27]_i_4_n_4 ,\add_ln102_2_reg_1045[27]_i_5_n_4 }));
  FDRE \add_ln102_2_reg_1045_reg[28] 
       (.C(ap_clk),
        .CE(add_ln102_2_reg_10450),
        .D(\add_ln102_2_reg_1045_reg[31]_i_2_n_11 ),
        .Q(add_ln102_2_reg_1045[28]),
        .R(1'b0));
  FDRE \add_ln102_2_reg_1045_reg[29] 
       (.C(ap_clk),
        .CE(add_ln102_2_reg_10450),
        .D(\add_ln102_2_reg_1045_reg[31]_i_2_n_10 ),
        .Q(add_ln102_2_reg_1045[29]),
        .R(1'b0));
  FDRE \add_ln102_2_reg_1045_reg[2] 
       (.C(ap_clk),
        .CE(add_ln102_2_reg_10450),
        .D(\add_ln102_2_reg_1045_reg[3]_i_1_n_9 ),
        .Q(add_ln102_2_reg_1045[2]),
        .R(1'b0));
  FDRE \add_ln102_2_reg_1045_reg[30] 
       (.C(ap_clk),
        .CE(add_ln102_2_reg_10450),
        .D(\add_ln102_2_reg_1045_reg[31]_i_2_n_9 ),
        .Q(add_ln102_2_reg_1045[30]),
        .R(1'b0));
  FDRE \add_ln102_2_reg_1045_reg[31] 
       (.C(ap_clk),
        .CE(add_ln102_2_reg_10450),
        .D(\add_ln102_2_reg_1045_reg[31]_i_2_n_8 ),
        .Q(add_ln102_2_reg_1045[31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln102_2_reg_1045_reg[31]_i_2 
       (.CI(\add_ln102_2_reg_1045_reg[27]_i_1_n_4 ),
        .CO({\NLW_add_ln102_2_reg_1045_reg[31]_i_2_CO_UNCONNECTED [3],\add_ln102_2_reg_1045_reg[31]_i_2_n_5 ,\add_ln102_2_reg_1045_reg[31]_i_2_n_6 ,\add_ln102_2_reg_1045_reg[31]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,add_ln102_1_reg_1025[30:28]}),
        .O({\add_ln102_2_reg_1045_reg[31]_i_2_n_8 ,\add_ln102_2_reg_1045_reg[31]_i_2_n_9 ,\add_ln102_2_reg_1045_reg[31]_i_2_n_10 ,\add_ln102_2_reg_1045_reg[31]_i_2_n_11 }),
        .S({\add_ln102_2_reg_1045[31]_i_3_n_4 ,\add_ln102_2_reg_1045[31]_i_4_n_4 ,\add_ln102_2_reg_1045[31]_i_5_n_4 ,\add_ln102_2_reg_1045[31]_i_6_n_4 }));
  FDRE \add_ln102_2_reg_1045_reg[3] 
       (.C(ap_clk),
        .CE(add_ln102_2_reg_10450),
        .D(\add_ln102_2_reg_1045_reg[3]_i_1_n_8 ),
        .Q(add_ln102_2_reg_1045[3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln102_2_reg_1045_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln102_2_reg_1045_reg[3]_i_1_n_4 ,\add_ln102_2_reg_1045_reg[3]_i_1_n_5 ,\add_ln102_2_reg_1045_reg[3]_i_1_n_6 ,\add_ln102_2_reg_1045_reg[3]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(add_ln102_1_reg_1025[3:0]),
        .O({\add_ln102_2_reg_1045_reg[3]_i_1_n_8 ,\add_ln102_2_reg_1045_reg[3]_i_1_n_9 ,\add_ln102_2_reg_1045_reg[3]_i_1_n_10 ,\add_ln102_2_reg_1045_reg[3]_i_1_n_11 }),
        .S({\add_ln102_2_reg_1045[3]_i_2_n_4 ,\add_ln102_2_reg_1045[3]_i_3_n_4 ,\add_ln102_2_reg_1045[3]_i_4_n_4 ,\add_ln102_2_reg_1045[3]_i_5_n_4 }));
  FDRE \add_ln102_2_reg_1045_reg[4] 
       (.C(ap_clk),
        .CE(add_ln102_2_reg_10450),
        .D(\add_ln102_2_reg_1045_reg[7]_i_1_n_11 ),
        .Q(add_ln102_2_reg_1045[4]),
        .R(1'b0));
  FDRE \add_ln102_2_reg_1045_reg[5] 
       (.C(ap_clk),
        .CE(add_ln102_2_reg_10450),
        .D(\add_ln102_2_reg_1045_reg[7]_i_1_n_10 ),
        .Q(add_ln102_2_reg_1045[5]),
        .R(1'b0));
  FDRE \add_ln102_2_reg_1045_reg[6] 
       (.C(ap_clk),
        .CE(add_ln102_2_reg_10450),
        .D(\add_ln102_2_reg_1045_reg[7]_i_1_n_9 ),
        .Q(add_ln102_2_reg_1045[6]),
        .R(1'b0));
  FDRE \add_ln102_2_reg_1045_reg[7] 
       (.C(ap_clk),
        .CE(add_ln102_2_reg_10450),
        .D(\add_ln102_2_reg_1045_reg[7]_i_1_n_8 ),
        .Q(add_ln102_2_reg_1045[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln102_2_reg_1045_reg[7]_i_1 
       (.CI(\add_ln102_2_reg_1045_reg[3]_i_1_n_4 ),
        .CO({\add_ln102_2_reg_1045_reg[7]_i_1_n_4 ,\add_ln102_2_reg_1045_reg[7]_i_1_n_5 ,\add_ln102_2_reg_1045_reg[7]_i_1_n_6 ,\add_ln102_2_reg_1045_reg[7]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(add_ln102_1_reg_1025[7:4]),
        .O({\add_ln102_2_reg_1045_reg[7]_i_1_n_8 ,\add_ln102_2_reg_1045_reg[7]_i_1_n_9 ,\add_ln102_2_reg_1045_reg[7]_i_1_n_10 ,\add_ln102_2_reg_1045_reg[7]_i_1_n_11 }),
        .S({\add_ln102_2_reg_1045[7]_i_2_n_4 ,\add_ln102_2_reg_1045[7]_i_3_n_4 ,\add_ln102_2_reg_1045[7]_i_4_n_4 ,\add_ln102_2_reg_1045[7]_i_5_n_4 }));
  FDRE \add_ln102_2_reg_1045_reg[8] 
       (.C(ap_clk),
        .CE(add_ln102_2_reg_10450),
        .D(\add_ln102_2_reg_1045_reg[11]_i_1_n_11 ),
        .Q(add_ln102_2_reg_1045[8]),
        .R(1'b0));
  FDRE \add_ln102_2_reg_1045_reg[9] 
       (.C(ap_clk),
        .CE(add_ln102_2_reg_10450),
        .D(\add_ln102_2_reg_1045_reg[11]_i_1_n_10 ),
        .Q(add_ln102_2_reg_1045[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_3_reg_1065[11]_i_2 
       (.I0(add_ln102_2_reg_1045[11]),
        .I1(mul_ln102_3_reg_1060[11]),
        .O(\add_ln102_3_reg_1065[11]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_3_reg_1065[11]_i_3 
       (.I0(add_ln102_2_reg_1045[10]),
        .I1(mul_ln102_3_reg_1060[10]),
        .O(\add_ln102_3_reg_1065[11]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_3_reg_1065[11]_i_4 
       (.I0(add_ln102_2_reg_1045[9]),
        .I1(mul_ln102_3_reg_1060[9]),
        .O(\add_ln102_3_reg_1065[11]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_3_reg_1065[11]_i_5 
       (.I0(add_ln102_2_reg_1045[8]),
        .I1(mul_ln102_3_reg_1060[8]),
        .O(\add_ln102_3_reg_1065[11]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_3_reg_1065[15]_i_2 
       (.I0(add_ln102_2_reg_1045[15]),
        .I1(mul_ln102_3_reg_1060[15]),
        .O(\add_ln102_3_reg_1065[15]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_3_reg_1065[15]_i_3 
       (.I0(add_ln102_2_reg_1045[14]),
        .I1(mul_ln102_3_reg_1060[14]),
        .O(\add_ln102_3_reg_1065[15]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_3_reg_1065[15]_i_4 
       (.I0(add_ln102_2_reg_1045[13]),
        .I1(mul_ln102_3_reg_1060[13]),
        .O(\add_ln102_3_reg_1065[15]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_3_reg_1065[15]_i_5 
       (.I0(add_ln102_2_reg_1045[12]),
        .I1(mul_ln102_3_reg_1060[12]),
        .O(\add_ln102_3_reg_1065[15]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_3_reg_1065[19]_i_2 
       (.I0(add_ln102_2_reg_1045[19]),
        .I1(mul_ln102_3_reg_1060[19]),
        .O(\add_ln102_3_reg_1065[19]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_3_reg_1065[19]_i_3 
       (.I0(add_ln102_2_reg_1045[18]),
        .I1(mul_ln102_3_reg_1060[18]),
        .O(\add_ln102_3_reg_1065[19]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_3_reg_1065[19]_i_4 
       (.I0(add_ln102_2_reg_1045[17]),
        .I1(mul_ln102_3_reg_1060[17]),
        .O(\add_ln102_3_reg_1065[19]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_3_reg_1065[19]_i_5 
       (.I0(add_ln102_2_reg_1045[16]),
        .I1(mul_ln102_3_reg_1060[16]),
        .O(\add_ln102_3_reg_1065[19]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_3_reg_1065[23]_i_2 
       (.I0(add_ln102_2_reg_1045[23]),
        .I1(mul_ln102_3_reg_1060[23]),
        .O(\add_ln102_3_reg_1065[23]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_3_reg_1065[23]_i_3 
       (.I0(add_ln102_2_reg_1045[22]),
        .I1(mul_ln102_3_reg_1060[22]),
        .O(\add_ln102_3_reg_1065[23]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_3_reg_1065[23]_i_4 
       (.I0(add_ln102_2_reg_1045[21]),
        .I1(mul_ln102_3_reg_1060[21]),
        .O(\add_ln102_3_reg_1065[23]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_3_reg_1065[23]_i_5 
       (.I0(add_ln102_2_reg_1045[20]),
        .I1(mul_ln102_3_reg_1060[20]),
        .O(\add_ln102_3_reg_1065[23]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_3_reg_1065[27]_i_2 
       (.I0(add_ln102_2_reg_1045[27]),
        .I1(mul_ln102_3_reg_1060[27]),
        .O(\add_ln102_3_reg_1065[27]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_3_reg_1065[27]_i_3 
       (.I0(add_ln102_2_reg_1045[26]),
        .I1(mul_ln102_3_reg_1060[26]),
        .O(\add_ln102_3_reg_1065[27]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_3_reg_1065[27]_i_4 
       (.I0(add_ln102_2_reg_1045[25]),
        .I1(mul_ln102_3_reg_1060[25]),
        .O(\add_ln102_3_reg_1065[27]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_3_reg_1065[27]_i_5 
       (.I0(add_ln102_2_reg_1045[24]),
        .I1(mul_ln102_3_reg_1060[24]),
        .O(\add_ln102_3_reg_1065[27]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln102_3_reg_1065[31]_i_1 
       (.I0(ap_CS_fsm_pp0_stage23),
        .I1(\icmp_ln98_reg_853_reg_n_4_[0] ),
        .O(add_ln102_3_reg_10650));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_3_reg_1065[31]_i_3 
       (.I0(mul_ln102_3_reg_1060[31]),
        .I1(add_ln102_2_reg_1045[31]),
        .O(\add_ln102_3_reg_1065[31]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_3_reg_1065[31]_i_4 
       (.I0(add_ln102_2_reg_1045[30]),
        .I1(mul_ln102_3_reg_1060[30]),
        .O(\add_ln102_3_reg_1065[31]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_3_reg_1065[31]_i_5 
       (.I0(add_ln102_2_reg_1045[29]),
        .I1(mul_ln102_3_reg_1060[29]),
        .O(\add_ln102_3_reg_1065[31]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_3_reg_1065[31]_i_6 
       (.I0(add_ln102_2_reg_1045[28]),
        .I1(mul_ln102_3_reg_1060[28]),
        .O(\add_ln102_3_reg_1065[31]_i_6_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_3_reg_1065[3]_i_2 
       (.I0(add_ln102_2_reg_1045[3]),
        .I1(mul_ln102_3_reg_1060[3]),
        .O(\add_ln102_3_reg_1065[3]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_3_reg_1065[3]_i_3 
       (.I0(add_ln102_2_reg_1045[2]),
        .I1(mul_ln102_3_reg_1060[2]),
        .O(\add_ln102_3_reg_1065[3]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_3_reg_1065[3]_i_4 
       (.I0(add_ln102_2_reg_1045[1]),
        .I1(mul_ln102_3_reg_1060[1]),
        .O(\add_ln102_3_reg_1065[3]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_3_reg_1065[3]_i_5 
       (.I0(add_ln102_2_reg_1045[0]),
        .I1(mul_ln102_3_reg_1060[0]),
        .O(\add_ln102_3_reg_1065[3]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_3_reg_1065[7]_i_2 
       (.I0(add_ln102_2_reg_1045[7]),
        .I1(mul_ln102_3_reg_1060[7]),
        .O(\add_ln102_3_reg_1065[7]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_3_reg_1065[7]_i_3 
       (.I0(add_ln102_2_reg_1045[6]),
        .I1(mul_ln102_3_reg_1060[6]),
        .O(\add_ln102_3_reg_1065[7]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_3_reg_1065[7]_i_4 
       (.I0(add_ln102_2_reg_1045[5]),
        .I1(mul_ln102_3_reg_1060[5]),
        .O(\add_ln102_3_reg_1065[7]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_3_reg_1065[7]_i_5 
       (.I0(add_ln102_2_reg_1045[4]),
        .I1(mul_ln102_3_reg_1060[4]),
        .O(\add_ln102_3_reg_1065[7]_i_5_n_4 ));
  FDRE \add_ln102_3_reg_1065_reg[0] 
       (.C(ap_clk),
        .CE(add_ln102_3_reg_10650),
        .D(\add_ln102_3_reg_1065_reg[3]_i_1_n_11 ),
        .Q(add_ln102_3_reg_1065[0]),
        .R(1'b0));
  FDRE \add_ln102_3_reg_1065_reg[10] 
       (.C(ap_clk),
        .CE(add_ln102_3_reg_10650),
        .D(\add_ln102_3_reg_1065_reg[11]_i_1_n_9 ),
        .Q(add_ln102_3_reg_1065[10]),
        .R(1'b0));
  FDRE \add_ln102_3_reg_1065_reg[11] 
       (.C(ap_clk),
        .CE(add_ln102_3_reg_10650),
        .D(\add_ln102_3_reg_1065_reg[11]_i_1_n_8 ),
        .Q(add_ln102_3_reg_1065[11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln102_3_reg_1065_reg[11]_i_1 
       (.CI(\add_ln102_3_reg_1065_reg[7]_i_1_n_4 ),
        .CO({\add_ln102_3_reg_1065_reg[11]_i_1_n_4 ,\add_ln102_3_reg_1065_reg[11]_i_1_n_5 ,\add_ln102_3_reg_1065_reg[11]_i_1_n_6 ,\add_ln102_3_reg_1065_reg[11]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(add_ln102_2_reg_1045[11:8]),
        .O({\add_ln102_3_reg_1065_reg[11]_i_1_n_8 ,\add_ln102_3_reg_1065_reg[11]_i_1_n_9 ,\add_ln102_3_reg_1065_reg[11]_i_1_n_10 ,\add_ln102_3_reg_1065_reg[11]_i_1_n_11 }),
        .S({\add_ln102_3_reg_1065[11]_i_2_n_4 ,\add_ln102_3_reg_1065[11]_i_3_n_4 ,\add_ln102_3_reg_1065[11]_i_4_n_4 ,\add_ln102_3_reg_1065[11]_i_5_n_4 }));
  FDRE \add_ln102_3_reg_1065_reg[12] 
       (.C(ap_clk),
        .CE(add_ln102_3_reg_10650),
        .D(\add_ln102_3_reg_1065_reg[15]_i_1_n_11 ),
        .Q(add_ln102_3_reg_1065[12]),
        .R(1'b0));
  FDRE \add_ln102_3_reg_1065_reg[13] 
       (.C(ap_clk),
        .CE(add_ln102_3_reg_10650),
        .D(\add_ln102_3_reg_1065_reg[15]_i_1_n_10 ),
        .Q(add_ln102_3_reg_1065[13]),
        .R(1'b0));
  FDRE \add_ln102_3_reg_1065_reg[14] 
       (.C(ap_clk),
        .CE(add_ln102_3_reg_10650),
        .D(\add_ln102_3_reg_1065_reg[15]_i_1_n_9 ),
        .Q(add_ln102_3_reg_1065[14]),
        .R(1'b0));
  FDRE \add_ln102_3_reg_1065_reg[15] 
       (.C(ap_clk),
        .CE(add_ln102_3_reg_10650),
        .D(\add_ln102_3_reg_1065_reg[15]_i_1_n_8 ),
        .Q(add_ln102_3_reg_1065[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln102_3_reg_1065_reg[15]_i_1 
       (.CI(\add_ln102_3_reg_1065_reg[11]_i_1_n_4 ),
        .CO({\add_ln102_3_reg_1065_reg[15]_i_1_n_4 ,\add_ln102_3_reg_1065_reg[15]_i_1_n_5 ,\add_ln102_3_reg_1065_reg[15]_i_1_n_6 ,\add_ln102_3_reg_1065_reg[15]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(add_ln102_2_reg_1045[15:12]),
        .O({\add_ln102_3_reg_1065_reg[15]_i_1_n_8 ,\add_ln102_3_reg_1065_reg[15]_i_1_n_9 ,\add_ln102_3_reg_1065_reg[15]_i_1_n_10 ,\add_ln102_3_reg_1065_reg[15]_i_1_n_11 }),
        .S({\add_ln102_3_reg_1065[15]_i_2_n_4 ,\add_ln102_3_reg_1065[15]_i_3_n_4 ,\add_ln102_3_reg_1065[15]_i_4_n_4 ,\add_ln102_3_reg_1065[15]_i_5_n_4 }));
  FDRE \add_ln102_3_reg_1065_reg[16] 
       (.C(ap_clk),
        .CE(add_ln102_3_reg_10650),
        .D(\add_ln102_3_reg_1065_reg[19]_i_1_n_11 ),
        .Q(add_ln102_3_reg_1065[16]),
        .R(1'b0));
  FDRE \add_ln102_3_reg_1065_reg[17] 
       (.C(ap_clk),
        .CE(add_ln102_3_reg_10650),
        .D(\add_ln102_3_reg_1065_reg[19]_i_1_n_10 ),
        .Q(add_ln102_3_reg_1065[17]),
        .R(1'b0));
  FDRE \add_ln102_3_reg_1065_reg[18] 
       (.C(ap_clk),
        .CE(add_ln102_3_reg_10650),
        .D(\add_ln102_3_reg_1065_reg[19]_i_1_n_9 ),
        .Q(add_ln102_3_reg_1065[18]),
        .R(1'b0));
  FDRE \add_ln102_3_reg_1065_reg[19] 
       (.C(ap_clk),
        .CE(add_ln102_3_reg_10650),
        .D(\add_ln102_3_reg_1065_reg[19]_i_1_n_8 ),
        .Q(add_ln102_3_reg_1065[19]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln102_3_reg_1065_reg[19]_i_1 
       (.CI(\add_ln102_3_reg_1065_reg[15]_i_1_n_4 ),
        .CO({\add_ln102_3_reg_1065_reg[19]_i_1_n_4 ,\add_ln102_3_reg_1065_reg[19]_i_1_n_5 ,\add_ln102_3_reg_1065_reg[19]_i_1_n_6 ,\add_ln102_3_reg_1065_reg[19]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(add_ln102_2_reg_1045[19:16]),
        .O({\add_ln102_3_reg_1065_reg[19]_i_1_n_8 ,\add_ln102_3_reg_1065_reg[19]_i_1_n_9 ,\add_ln102_3_reg_1065_reg[19]_i_1_n_10 ,\add_ln102_3_reg_1065_reg[19]_i_1_n_11 }),
        .S({\add_ln102_3_reg_1065[19]_i_2_n_4 ,\add_ln102_3_reg_1065[19]_i_3_n_4 ,\add_ln102_3_reg_1065[19]_i_4_n_4 ,\add_ln102_3_reg_1065[19]_i_5_n_4 }));
  FDRE \add_ln102_3_reg_1065_reg[1] 
       (.C(ap_clk),
        .CE(add_ln102_3_reg_10650),
        .D(\add_ln102_3_reg_1065_reg[3]_i_1_n_10 ),
        .Q(add_ln102_3_reg_1065[1]),
        .R(1'b0));
  FDRE \add_ln102_3_reg_1065_reg[20] 
       (.C(ap_clk),
        .CE(add_ln102_3_reg_10650),
        .D(\add_ln102_3_reg_1065_reg[23]_i_1_n_11 ),
        .Q(add_ln102_3_reg_1065[20]),
        .R(1'b0));
  FDRE \add_ln102_3_reg_1065_reg[21] 
       (.C(ap_clk),
        .CE(add_ln102_3_reg_10650),
        .D(\add_ln102_3_reg_1065_reg[23]_i_1_n_10 ),
        .Q(add_ln102_3_reg_1065[21]),
        .R(1'b0));
  FDRE \add_ln102_3_reg_1065_reg[22] 
       (.C(ap_clk),
        .CE(add_ln102_3_reg_10650),
        .D(\add_ln102_3_reg_1065_reg[23]_i_1_n_9 ),
        .Q(add_ln102_3_reg_1065[22]),
        .R(1'b0));
  FDRE \add_ln102_3_reg_1065_reg[23] 
       (.C(ap_clk),
        .CE(add_ln102_3_reg_10650),
        .D(\add_ln102_3_reg_1065_reg[23]_i_1_n_8 ),
        .Q(add_ln102_3_reg_1065[23]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln102_3_reg_1065_reg[23]_i_1 
       (.CI(\add_ln102_3_reg_1065_reg[19]_i_1_n_4 ),
        .CO({\add_ln102_3_reg_1065_reg[23]_i_1_n_4 ,\add_ln102_3_reg_1065_reg[23]_i_1_n_5 ,\add_ln102_3_reg_1065_reg[23]_i_1_n_6 ,\add_ln102_3_reg_1065_reg[23]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(add_ln102_2_reg_1045[23:20]),
        .O({\add_ln102_3_reg_1065_reg[23]_i_1_n_8 ,\add_ln102_3_reg_1065_reg[23]_i_1_n_9 ,\add_ln102_3_reg_1065_reg[23]_i_1_n_10 ,\add_ln102_3_reg_1065_reg[23]_i_1_n_11 }),
        .S({\add_ln102_3_reg_1065[23]_i_2_n_4 ,\add_ln102_3_reg_1065[23]_i_3_n_4 ,\add_ln102_3_reg_1065[23]_i_4_n_4 ,\add_ln102_3_reg_1065[23]_i_5_n_4 }));
  FDRE \add_ln102_3_reg_1065_reg[24] 
       (.C(ap_clk),
        .CE(add_ln102_3_reg_10650),
        .D(\add_ln102_3_reg_1065_reg[27]_i_1_n_11 ),
        .Q(add_ln102_3_reg_1065[24]),
        .R(1'b0));
  FDRE \add_ln102_3_reg_1065_reg[25] 
       (.C(ap_clk),
        .CE(add_ln102_3_reg_10650),
        .D(\add_ln102_3_reg_1065_reg[27]_i_1_n_10 ),
        .Q(add_ln102_3_reg_1065[25]),
        .R(1'b0));
  FDRE \add_ln102_3_reg_1065_reg[26] 
       (.C(ap_clk),
        .CE(add_ln102_3_reg_10650),
        .D(\add_ln102_3_reg_1065_reg[27]_i_1_n_9 ),
        .Q(add_ln102_3_reg_1065[26]),
        .R(1'b0));
  FDRE \add_ln102_3_reg_1065_reg[27] 
       (.C(ap_clk),
        .CE(add_ln102_3_reg_10650),
        .D(\add_ln102_3_reg_1065_reg[27]_i_1_n_8 ),
        .Q(add_ln102_3_reg_1065[27]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln102_3_reg_1065_reg[27]_i_1 
       (.CI(\add_ln102_3_reg_1065_reg[23]_i_1_n_4 ),
        .CO({\add_ln102_3_reg_1065_reg[27]_i_1_n_4 ,\add_ln102_3_reg_1065_reg[27]_i_1_n_5 ,\add_ln102_3_reg_1065_reg[27]_i_1_n_6 ,\add_ln102_3_reg_1065_reg[27]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(add_ln102_2_reg_1045[27:24]),
        .O({\add_ln102_3_reg_1065_reg[27]_i_1_n_8 ,\add_ln102_3_reg_1065_reg[27]_i_1_n_9 ,\add_ln102_3_reg_1065_reg[27]_i_1_n_10 ,\add_ln102_3_reg_1065_reg[27]_i_1_n_11 }),
        .S({\add_ln102_3_reg_1065[27]_i_2_n_4 ,\add_ln102_3_reg_1065[27]_i_3_n_4 ,\add_ln102_3_reg_1065[27]_i_4_n_4 ,\add_ln102_3_reg_1065[27]_i_5_n_4 }));
  FDRE \add_ln102_3_reg_1065_reg[28] 
       (.C(ap_clk),
        .CE(add_ln102_3_reg_10650),
        .D(\add_ln102_3_reg_1065_reg[31]_i_2_n_11 ),
        .Q(add_ln102_3_reg_1065[28]),
        .R(1'b0));
  FDRE \add_ln102_3_reg_1065_reg[29] 
       (.C(ap_clk),
        .CE(add_ln102_3_reg_10650),
        .D(\add_ln102_3_reg_1065_reg[31]_i_2_n_10 ),
        .Q(add_ln102_3_reg_1065[29]),
        .R(1'b0));
  FDRE \add_ln102_3_reg_1065_reg[2] 
       (.C(ap_clk),
        .CE(add_ln102_3_reg_10650),
        .D(\add_ln102_3_reg_1065_reg[3]_i_1_n_9 ),
        .Q(add_ln102_3_reg_1065[2]),
        .R(1'b0));
  FDRE \add_ln102_3_reg_1065_reg[30] 
       (.C(ap_clk),
        .CE(add_ln102_3_reg_10650),
        .D(\add_ln102_3_reg_1065_reg[31]_i_2_n_9 ),
        .Q(add_ln102_3_reg_1065[30]),
        .R(1'b0));
  FDRE \add_ln102_3_reg_1065_reg[31] 
       (.C(ap_clk),
        .CE(add_ln102_3_reg_10650),
        .D(\add_ln102_3_reg_1065_reg[31]_i_2_n_8 ),
        .Q(add_ln102_3_reg_1065[31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln102_3_reg_1065_reg[31]_i_2 
       (.CI(\add_ln102_3_reg_1065_reg[27]_i_1_n_4 ),
        .CO({\NLW_add_ln102_3_reg_1065_reg[31]_i_2_CO_UNCONNECTED [3],\add_ln102_3_reg_1065_reg[31]_i_2_n_5 ,\add_ln102_3_reg_1065_reg[31]_i_2_n_6 ,\add_ln102_3_reg_1065_reg[31]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,add_ln102_2_reg_1045[30:28]}),
        .O({\add_ln102_3_reg_1065_reg[31]_i_2_n_8 ,\add_ln102_3_reg_1065_reg[31]_i_2_n_9 ,\add_ln102_3_reg_1065_reg[31]_i_2_n_10 ,\add_ln102_3_reg_1065_reg[31]_i_2_n_11 }),
        .S({\add_ln102_3_reg_1065[31]_i_3_n_4 ,\add_ln102_3_reg_1065[31]_i_4_n_4 ,\add_ln102_3_reg_1065[31]_i_5_n_4 ,\add_ln102_3_reg_1065[31]_i_6_n_4 }));
  FDRE \add_ln102_3_reg_1065_reg[3] 
       (.C(ap_clk),
        .CE(add_ln102_3_reg_10650),
        .D(\add_ln102_3_reg_1065_reg[3]_i_1_n_8 ),
        .Q(add_ln102_3_reg_1065[3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln102_3_reg_1065_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln102_3_reg_1065_reg[3]_i_1_n_4 ,\add_ln102_3_reg_1065_reg[3]_i_1_n_5 ,\add_ln102_3_reg_1065_reg[3]_i_1_n_6 ,\add_ln102_3_reg_1065_reg[3]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(add_ln102_2_reg_1045[3:0]),
        .O({\add_ln102_3_reg_1065_reg[3]_i_1_n_8 ,\add_ln102_3_reg_1065_reg[3]_i_1_n_9 ,\add_ln102_3_reg_1065_reg[3]_i_1_n_10 ,\add_ln102_3_reg_1065_reg[3]_i_1_n_11 }),
        .S({\add_ln102_3_reg_1065[3]_i_2_n_4 ,\add_ln102_3_reg_1065[3]_i_3_n_4 ,\add_ln102_3_reg_1065[3]_i_4_n_4 ,\add_ln102_3_reg_1065[3]_i_5_n_4 }));
  FDRE \add_ln102_3_reg_1065_reg[4] 
       (.C(ap_clk),
        .CE(add_ln102_3_reg_10650),
        .D(\add_ln102_3_reg_1065_reg[7]_i_1_n_11 ),
        .Q(add_ln102_3_reg_1065[4]),
        .R(1'b0));
  FDRE \add_ln102_3_reg_1065_reg[5] 
       (.C(ap_clk),
        .CE(add_ln102_3_reg_10650),
        .D(\add_ln102_3_reg_1065_reg[7]_i_1_n_10 ),
        .Q(add_ln102_3_reg_1065[5]),
        .R(1'b0));
  FDRE \add_ln102_3_reg_1065_reg[6] 
       (.C(ap_clk),
        .CE(add_ln102_3_reg_10650),
        .D(\add_ln102_3_reg_1065_reg[7]_i_1_n_9 ),
        .Q(add_ln102_3_reg_1065[6]),
        .R(1'b0));
  FDRE \add_ln102_3_reg_1065_reg[7] 
       (.C(ap_clk),
        .CE(add_ln102_3_reg_10650),
        .D(\add_ln102_3_reg_1065_reg[7]_i_1_n_8 ),
        .Q(add_ln102_3_reg_1065[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln102_3_reg_1065_reg[7]_i_1 
       (.CI(\add_ln102_3_reg_1065_reg[3]_i_1_n_4 ),
        .CO({\add_ln102_3_reg_1065_reg[7]_i_1_n_4 ,\add_ln102_3_reg_1065_reg[7]_i_1_n_5 ,\add_ln102_3_reg_1065_reg[7]_i_1_n_6 ,\add_ln102_3_reg_1065_reg[7]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(add_ln102_2_reg_1045[7:4]),
        .O({\add_ln102_3_reg_1065_reg[7]_i_1_n_8 ,\add_ln102_3_reg_1065_reg[7]_i_1_n_9 ,\add_ln102_3_reg_1065_reg[7]_i_1_n_10 ,\add_ln102_3_reg_1065_reg[7]_i_1_n_11 }),
        .S({\add_ln102_3_reg_1065[7]_i_2_n_4 ,\add_ln102_3_reg_1065[7]_i_3_n_4 ,\add_ln102_3_reg_1065[7]_i_4_n_4 ,\add_ln102_3_reg_1065[7]_i_5_n_4 }));
  FDRE \add_ln102_3_reg_1065_reg[8] 
       (.C(ap_clk),
        .CE(add_ln102_3_reg_10650),
        .D(\add_ln102_3_reg_1065_reg[11]_i_1_n_11 ),
        .Q(add_ln102_3_reg_1065[8]),
        .R(1'b0));
  FDRE \add_ln102_3_reg_1065_reg[9] 
       (.C(ap_clk),
        .CE(add_ln102_3_reg_10650),
        .D(\add_ln102_3_reg_1065_reg[11]_i_1_n_10 ),
        .Q(add_ln102_3_reg_1065[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_4_reg_1085[11]_i_2 
       (.I0(add_ln102_3_reg_1065[11]),
        .I1(mul_ln102_4_reg_1080[11]),
        .O(\add_ln102_4_reg_1085[11]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_4_reg_1085[11]_i_3 
       (.I0(add_ln102_3_reg_1065[10]),
        .I1(mul_ln102_4_reg_1080[10]),
        .O(\add_ln102_4_reg_1085[11]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_4_reg_1085[11]_i_4 
       (.I0(add_ln102_3_reg_1065[9]),
        .I1(mul_ln102_4_reg_1080[9]),
        .O(\add_ln102_4_reg_1085[11]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_4_reg_1085[11]_i_5 
       (.I0(add_ln102_3_reg_1065[8]),
        .I1(mul_ln102_4_reg_1080[8]),
        .O(\add_ln102_4_reg_1085[11]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_4_reg_1085[15]_i_2 
       (.I0(add_ln102_3_reg_1065[15]),
        .I1(mul_ln102_4_reg_1080[15]),
        .O(\add_ln102_4_reg_1085[15]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_4_reg_1085[15]_i_3 
       (.I0(add_ln102_3_reg_1065[14]),
        .I1(mul_ln102_4_reg_1080[14]),
        .O(\add_ln102_4_reg_1085[15]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_4_reg_1085[15]_i_4 
       (.I0(add_ln102_3_reg_1065[13]),
        .I1(mul_ln102_4_reg_1080[13]),
        .O(\add_ln102_4_reg_1085[15]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_4_reg_1085[15]_i_5 
       (.I0(add_ln102_3_reg_1065[12]),
        .I1(mul_ln102_4_reg_1080[12]),
        .O(\add_ln102_4_reg_1085[15]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_4_reg_1085[19]_i_2 
       (.I0(add_ln102_3_reg_1065[19]),
        .I1(mul_ln102_4_reg_1080[19]),
        .O(\add_ln102_4_reg_1085[19]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_4_reg_1085[19]_i_3 
       (.I0(add_ln102_3_reg_1065[18]),
        .I1(mul_ln102_4_reg_1080[18]),
        .O(\add_ln102_4_reg_1085[19]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_4_reg_1085[19]_i_4 
       (.I0(add_ln102_3_reg_1065[17]),
        .I1(mul_ln102_4_reg_1080[17]),
        .O(\add_ln102_4_reg_1085[19]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_4_reg_1085[19]_i_5 
       (.I0(add_ln102_3_reg_1065[16]),
        .I1(mul_ln102_4_reg_1080[16]),
        .O(\add_ln102_4_reg_1085[19]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_4_reg_1085[23]_i_2 
       (.I0(add_ln102_3_reg_1065[23]),
        .I1(mul_ln102_4_reg_1080[23]),
        .O(\add_ln102_4_reg_1085[23]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_4_reg_1085[23]_i_3 
       (.I0(add_ln102_3_reg_1065[22]),
        .I1(mul_ln102_4_reg_1080[22]),
        .O(\add_ln102_4_reg_1085[23]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_4_reg_1085[23]_i_4 
       (.I0(add_ln102_3_reg_1065[21]),
        .I1(mul_ln102_4_reg_1080[21]),
        .O(\add_ln102_4_reg_1085[23]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_4_reg_1085[23]_i_5 
       (.I0(add_ln102_3_reg_1065[20]),
        .I1(mul_ln102_4_reg_1080[20]),
        .O(\add_ln102_4_reg_1085[23]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_4_reg_1085[27]_i_2 
       (.I0(add_ln102_3_reg_1065[27]),
        .I1(mul_ln102_4_reg_1080[27]),
        .O(\add_ln102_4_reg_1085[27]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_4_reg_1085[27]_i_3 
       (.I0(add_ln102_3_reg_1065[26]),
        .I1(mul_ln102_4_reg_1080[26]),
        .O(\add_ln102_4_reg_1085[27]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_4_reg_1085[27]_i_4 
       (.I0(add_ln102_3_reg_1065[25]),
        .I1(mul_ln102_4_reg_1080[25]),
        .O(\add_ln102_4_reg_1085[27]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_4_reg_1085[27]_i_5 
       (.I0(add_ln102_3_reg_1065[24]),
        .I1(mul_ln102_4_reg_1080[24]),
        .O(\add_ln102_4_reg_1085[27]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln102_4_reg_1085[31]_i_1 
       (.I0(ap_CS_fsm_pp0_stage28),
        .I1(\icmp_ln98_reg_853_reg_n_4_[0] ),
        .O(add_ln102_4_reg_10850));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_4_reg_1085[31]_i_3 
       (.I0(mul_ln102_4_reg_1080[31]),
        .I1(add_ln102_3_reg_1065[31]),
        .O(\add_ln102_4_reg_1085[31]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_4_reg_1085[31]_i_4 
       (.I0(add_ln102_3_reg_1065[30]),
        .I1(mul_ln102_4_reg_1080[30]),
        .O(\add_ln102_4_reg_1085[31]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_4_reg_1085[31]_i_5 
       (.I0(add_ln102_3_reg_1065[29]),
        .I1(mul_ln102_4_reg_1080[29]),
        .O(\add_ln102_4_reg_1085[31]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_4_reg_1085[31]_i_6 
       (.I0(add_ln102_3_reg_1065[28]),
        .I1(mul_ln102_4_reg_1080[28]),
        .O(\add_ln102_4_reg_1085[31]_i_6_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_4_reg_1085[3]_i_2 
       (.I0(add_ln102_3_reg_1065[3]),
        .I1(mul_ln102_4_reg_1080[3]),
        .O(\add_ln102_4_reg_1085[3]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_4_reg_1085[3]_i_3 
       (.I0(add_ln102_3_reg_1065[2]),
        .I1(mul_ln102_4_reg_1080[2]),
        .O(\add_ln102_4_reg_1085[3]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_4_reg_1085[3]_i_4 
       (.I0(add_ln102_3_reg_1065[1]),
        .I1(mul_ln102_4_reg_1080[1]),
        .O(\add_ln102_4_reg_1085[3]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_4_reg_1085[3]_i_5 
       (.I0(add_ln102_3_reg_1065[0]),
        .I1(mul_ln102_4_reg_1080[0]),
        .O(\add_ln102_4_reg_1085[3]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_4_reg_1085[7]_i_2 
       (.I0(add_ln102_3_reg_1065[7]),
        .I1(mul_ln102_4_reg_1080[7]),
        .O(\add_ln102_4_reg_1085[7]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_4_reg_1085[7]_i_3 
       (.I0(add_ln102_3_reg_1065[6]),
        .I1(mul_ln102_4_reg_1080[6]),
        .O(\add_ln102_4_reg_1085[7]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_4_reg_1085[7]_i_4 
       (.I0(add_ln102_3_reg_1065[5]),
        .I1(mul_ln102_4_reg_1080[5]),
        .O(\add_ln102_4_reg_1085[7]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_4_reg_1085[7]_i_5 
       (.I0(add_ln102_3_reg_1065[4]),
        .I1(mul_ln102_4_reg_1080[4]),
        .O(\add_ln102_4_reg_1085[7]_i_5_n_4 ));
  FDRE \add_ln102_4_reg_1085_reg[0] 
       (.C(ap_clk),
        .CE(add_ln102_4_reg_10850),
        .D(\add_ln102_4_reg_1085_reg[3]_i_1_n_11 ),
        .Q(add_ln102_4_reg_1085[0]),
        .R(1'b0));
  FDRE \add_ln102_4_reg_1085_reg[10] 
       (.C(ap_clk),
        .CE(add_ln102_4_reg_10850),
        .D(\add_ln102_4_reg_1085_reg[11]_i_1_n_9 ),
        .Q(add_ln102_4_reg_1085[10]),
        .R(1'b0));
  FDRE \add_ln102_4_reg_1085_reg[11] 
       (.C(ap_clk),
        .CE(add_ln102_4_reg_10850),
        .D(\add_ln102_4_reg_1085_reg[11]_i_1_n_8 ),
        .Q(add_ln102_4_reg_1085[11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln102_4_reg_1085_reg[11]_i_1 
       (.CI(\add_ln102_4_reg_1085_reg[7]_i_1_n_4 ),
        .CO({\add_ln102_4_reg_1085_reg[11]_i_1_n_4 ,\add_ln102_4_reg_1085_reg[11]_i_1_n_5 ,\add_ln102_4_reg_1085_reg[11]_i_1_n_6 ,\add_ln102_4_reg_1085_reg[11]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(add_ln102_3_reg_1065[11:8]),
        .O({\add_ln102_4_reg_1085_reg[11]_i_1_n_8 ,\add_ln102_4_reg_1085_reg[11]_i_1_n_9 ,\add_ln102_4_reg_1085_reg[11]_i_1_n_10 ,\add_ln102_4_reg_1085_reg[11]_i_1_n_11 }),
        .S({\add_ln102_4_reg_1085[11]_i_2_n_4 ,\add_ln102_4_reg_1085[11]_i_3_n_4 ,\add_ln102_4_reg_1085[11]_i_4_n_4 ,\add_ln102_4_reg_1085[11]_i_5_n_4 }));
  FDRE \add_ln102_4_reg_1085_reg[12] 
       (.C(ap_clk),
        .CE(add_ln102_4_reg_10850),
        .D(\add_ln102_4_reg_1085_reg[15]_i_1_n_11 ),
        .Q(add_ln102_4_reg_1085[12]),
        .R(1'b0));
  FDRE \add_ln102_4_reg_1085_reg[13] 
       (.C(ap_clk),
        .CE(add_ln102_4_reg_10850),
        .D(\add_ln102_4_reg_1085_reg[15]_i_1_n_10 ),
        .Q(add_ln102_4_reg_1085[13]),
        .R(1'b0));
  FDRE \add_ln102_4_reg_1085_reg[14] 
       (.C(ap_clk),
        .CE(add_ln102_4_reg_10850),
        .D(\add_ln102_4_reg_1085_reg[15]_i_1_n_9 ),
        .Q(add_ln102_4_reg_1085[14]),
        .R(1'b0));
  FDRE \add_ln102_4_reg_1085_reg[15] 
       (.C(ap_clk),
        .CE(add_ln102_4_reg_10850),
        .D(\add_ln102_4_reg_1085_reg[15]_i_1_n_8 ),
        .Q(add_ln102_4_reg_1085[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln102_4_reg_1085_reg[15]_i_1 
       (.CI(\add_ln102_4_reg_1085_reg[11]_i_1_n_4 ),
        .CO({\add_ln102_4_reg_1085_reg[15]_i_1_n_4 ,\add_ln102_4_reg_1085_reg[15]_i_1_n_5 ,\add_ln102_4_reg_1085_reg[15]_i_1_n_6 ,\add_ln102_4_reg_1085_reg[15]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(add_ln102_3_reg_1065[15:12]),
        .O({\add_ln102_4_reg_1085_reg[15]_i_1_n_8 ,\add_ln102_4_reg_1085_reg[15]_i_1_n_9 ,\add_ln102_4_reg_1085_reg[15]_i_1_n_10 ,\add_ln102_4_reg_1085_reg[15]_i_1_n_11 }),
        .S({\add_ln102_4_reg_1085[15]_i_2_n_4 ,\add_ln102_4_reg_1085[15]_i_3_n_4 ,\add_ln102_4_reg_1085[15]_i_4_n_4 ,\add_ln102_4_reg_1085[15]_i_5_n_4 }));
  FDRE \add_ln102_4_reg_1085_reg[16] 
       (.C(ap_clk),
        .CE(add_ln102_4_reg_10850),
        .D(\add_ln102_4_reg_1085_reg[19]_i_1_n_11 ),
        .Q(add_ln102_4_reg_1085[16]),
        .R(1'b0));
  FDRE \add_ln102_4_reg_1085_reg[17] 
       (.C(ap_clk),
        .CE(add_ln102_4_reg_10850),
        .D(\add_ln102_4_reg_1085_reg[19]_i_1_n_10 ),
        .Q(add_ln102_4_reg_1085[17]),
        .R(1'b0));
  FDRE \add_ln102_4_reg_1085_reg[18] 
       (.C(ap_clk),
        .CE(add_ln102_4_reg_10850),
        .D(\add_ln102_4_reg_1085_reg[19]_i_1_n_9 ),
        .Q(add_ln102_4_reg_1085[18]),
        .R(1'b0));
  FDRE \add_ln102_4_reg_1085_reg[19] 
       (.C(ap_clk),
        .CE(add_ln102_4_reg_10850),
        .D(\add_ln102_4_reg_1085_reg[19]_i_1_n_8 ),
        .Q(add_ln102_4_reg_1085[19]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln102_4_reg_1085_reg[19]_i_1 
       (.CI(\add_ln102_4_reg_1085_reg[15]_i_1_n_4 ),
        .CO({\add_ln102_4_reg_1085_reg[19]_i_1_n_4 ,\add_ln102_4_reg_1085_reg[19]_i_1_n_5 ,\add_ln102_4_reg_1085_reg[19]_i_1_n_6 ,\add_ln102_4_reg_1085_reg[19]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(add_ln102_3_reg_1065[19:16]),
        .O({\add_ln102_4_reg_1085_reg[19]_i_1_n_8 ,\add_ln102_4_reg_1085_reg[19]_i_1_n_9 ,\add_ln102_4_reg_1085_reg[19]_i_1_n_10 ,\add_ln102_4_reg_1085_reg[19]_i_1_n_11 }),
        .S({\add_ln102_4_reg_1085[19]_i_2_n_4 ,\add_ln102_4_reg_1085[19]_i_3_n_4 ,\add_ln102_4_reg_1085[19]_i_4_n_4 ,\add_ln102_4_reg_1085[19]_i_5_n_4 }));
  FDRE \add_ln102_4_reg_1085_reg[1] 
       (.C(ap_clk),
        .CE(add_ln102_4_reg_10850),
        .D(\add_ln102_4_reg_1085_reg[3]_i_1_n_10 ),
        .Q(add_ln102_4_reg_1085[1]),
        .R(1'b0));
  FDRE \add_ln102_4_reg_1085_reg[20] 
       (.C(ap_clk),
        .CE(add_ln102_4_reg_10850),
        .D(\add_ln102_4_reg_1085_reg[23]_i_1_n_11 ),
        .Q(add_ln102_4_reg_1085[20]),
        .R(1'b0));
  FDRE \add_ln102_4_reg_1085_reg[21] 
       (.C(ap_clk),
        .CE(add_ln102_4_reg_10850),
        .D(\add_ln102_4_reg_1085_reg[23]_i_1_n_10 ),
        .Q(add_ln102_4_reg_1085[21]),
        .R(1'b0));
  FDRE \add_ln102_4_reg_1085_reg[22] 
       (.C(ap_clk),
        .CE(add_ln102_4_reg_10850),
        .D(\add_ln102_4_reg_1085_reg[23]_i_1_n_9 ),
        .Q(add_ln102_4_reg_1085[22]),
        .R(1'b0));
  FDRE \add_ln102_4_reg_1085_reg[23] 
       (.C(ap_clk),
        .CE(add_ln102_4_reg_10850),
        .D(\add_ln102_4_reg_1085_reg[23]_i_1_n_8 ),
        .Q(add_ln102_4_reg_1085[23]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln102_4_reg_1085_reg[23]_i_1 
       (.CI(\add_ln102_4_reg_1085_reg[19]_i_1_n_4 ),
        .CO({\add_ln102_4_reg_1085_reg[23]_i_1_n_4 ,\add_ln102_4_reg_1085_reg[23]_i_1_n_5 ,\add_ln102_4_reg_1085_reg[23]_i_1_n_6 ,\add_ln102_4_reg_1085_reg[23]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(add_ln102_3_reg_1065[23:20]),
        .O({\add_ln102_4_reg_1085_reg[23]_i_1_n_8 ,\add_ln102_4_reg_1085_reg[23]_i_1_n_9 ,\add_ln102_4_reg_1085_reg[23]_i_1_n_10 ,\add_ln102_4_reg_1085_reg[23]_i_1_n_11 }),
        .S({\add_ln102_4_reg_1085[23]_i_2_n_4 ,\add_ln102_4_reg_1085[23]_i_3_n_4 ,\add_ln102_4_reg_1085[23]_i_4_n_4 ,\add_ln102_4_reg_1085[23]_i_5_n_4 }));
  FDRE \add_ln102_4_reg_1085_reg[24] 
       (.C(ap_clk),
        .CE(add_ln102_4_reg_10850),
        .D(\add_ln102_4_reg_1085_reg[27]_i_1_n_11 ),
        .Q(add_ln102_4_reg_1085[24]),
        .R(1'b0));
  FDRE \add_ln102_4_reg_1085_reg[25] 
       (.C(ap_clk),
        .CE(add_ln102_4_reg_10850),
        .D(\add_ln102_4_reg_1085_reg[27]_i_1_n_10 ),
        .Q(add_ln102_4_reg_1085[25]),
        .R(1'b0));
  FDRE \add_ln102_4_reg_1085_reg[26] 
       (.C(ap_clk),
        .CE(add_ln102_4_reg_10850),
        .D(\add_ln102_4_reg_1085_reg[27]_i_1_n_9 ),
        .Q(add_ln102_4_reg_1085[26]),
        .R(1'b0));
  FDRE \add_ln102_4_reg_1085_reg[27] 
       (.C(ap_clk),
        .CE(add_ln102_4_reg_10850),
        .D(\add_ln102_4_reg_1085_reg[27]_i_1_n_8 ),
        .Q(add_ln102_4_reg_1085[27]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln102_4_reg_1085_reg[27]_i_1 
       (.CI(\add_ln102_4_reg_1085_reg[23]_i_1_n_4 ),
        .CO({\add_ln102_4_reg_1085_reg[27]_i_1_n_4 ,\add_ln102_4_reg_1085_reg[27]_i_1_n_5 ,\add_ln102_4_reg_1085_reg[27]_i_1_n_6 ,\add_ln102_4_reg_1085_reg[27]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(add_ln102_3_reg_1065[27:24]),
        .O({\add_ln102_4_reg_1085_reg[27]_i_1_n_8 ,\add_ln102_4_reg_1085_reg[27]_i_1_n_9 ,\add_ln102_4_reg_1085_reg[27]_i_1_n_10 ,\add_ln102_4_reg_1085_reg[27]_i_1_n_11 }),
        .S({\add_ln102_4_reg_1085[27]_i_2_n_4 ,\add_ln102_4_reg_1085[27]_i_3_n_4 ,\add_ln102_4_reg_1085[27]_i_4_n_4 ,\add_ln102_4_reg_1085[27]_i_5_n_4 }));
  FDRE \add_ln102_4_reg_1085_reg[28] 
       (.C(ap_clk),
        .CE(add_ln102_4_reg_10850),
        .D(\add_ln102_4_reg_1085_reg[31]_i_2_n_11 ),
        .Q(add_ln102_4_reg_1085[28]),
        .R(1'b0));
  FDRE \add_ln102_4_reg_1085_reg[29] 
       (.C(ap_clk),
        .CE(add_ln102_4_reg_10850),
        .D(\add_ln102_4_reg_1085_reg[31]_i_2_n_10 ),
        .Q(add_ln102_4_reg_1085[29]),
        .R(1'b0));
  FDRE \add_ln102_4_reg_1085_reg[2] 
       (.C(ap_clk),
        .CE(add_ln102_4_reg_10850),
        .D(\add_ln102_4_reg_1085_reg[3]_i_1_n_9 ),
        .Q(add_ln102_4_reg_1085[2]),
        .R(1'b0));
  FDRE \add_ln102_4_reg_1085_reg[30] 
       (.C(ap_clk),
        .CE(add_ln102_4_reg_10850),
        .D(\add_ln102_4_reg_1085_reg[31]_i_2_n_9 ),
        .Q(add_ln102_4_reg_1085[30]),
        .R(1'b0));
  FDRE \add_ln102_4_reg_1085_reg[31] 
       (.C(ap_clk),
        .CE(add_ln102_4_reg_10850),
        .D(\add_ln102_4_reg_1085_reg[31]_i_2_n_8 ),
        .Q(add_ln102_4_reg_1085[31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln102_4_reg_1085_reg[31]_i_2 
       (.CI(\add_ln102_4_reg_1085_reg[27]_i_1_n_4 ),
        .CO({\NLW_add_ln102_4_reg_1085_reg[31]_i_2_CO_UNCONNECTED [3],\add_ln102_4_reg_1085_reg[31]_i_2_n_5 ,\add_ln102_4_reg_1085_reg[31]_i_2_n_6 ,\add_ln102_4_reg_1085_reg[31]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,add_ln102_3_reg_1065[30:28]}),
        .O({\add_ln102_4_reg_1085_reg[31]_i_2_n_8 ,\add_ln102_4_reg_1085_reg[31]_i_2_n_9 ,\add_ln102_4_reg_1085_reg[31]_i_2_n_10 ,\add_ln102_4_reg_1085_reg[31]_i_2_n_11 }),
        .S({\add_ln102_4_reg_1085[31]_i_3_n_4 ,\add_ln102_4_reg_1085[31]_i_4_n_4 ,\add_ln102_4_reg_1085[31]_i_5_n_4 ,\add_ln102_4_reg_1085[31]_i_6_n_4 }));
  FDRE \add_ln102_4_reg_1085_reg[3] 
       (.C(ap_clk),
        .CE(add_ln102_4_reg_10850),
        .D(\add_ln102_4_reg_1085_reg[3]_i_1_n_8 ),
        .Q(add_ln102_4_reg_1085[3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln102_4_reg_1085_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln102_4_reg_1085_reg[3]_i_1_n_4 ,\add_ln102_4_reg_1085_reg[3]_i_1_n_5 ,\add_ln102_4_reg_1085_reg[3]_i_1_n_6 ,\add_ln102_4_reg_1085_reg[3]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(add_ln102_3_reg_1065[3:0]),
        .O({\add_ln102_4_reg_1085_reg[3]_i_1_n_8 ,\add_ln102_4_reg_1085_reg[3]_i_1_n_9 ,\add_ln102_4_reg_1085_reg[3]_i_1_n_10 ,\add_ln102_4_reg_1085_reg[3]_i_1_n_11 }),
        .S({\add_ln102_4_reg_1085[3]_i_2_n_4 ,\add_ln102_4_reg_1085[3]_i_3_n_4 ,\add_ln102_4_reg_1085[3]_i_4_n_4 ,\add_ln102_4_reg_1085[3]_i_5_n_4 }));
  FDRE \add_ln102_4_reg_1085_reg[4] 
       (.C(ap_clk),
        .CE(add_ln102_4_reg_10850),
        .D(\add_ln102_4_reg_1085_reg[7]_i_1_n_11 ),
        .Q(add_ln102_4_reg_1085[4]),
        .R(1'b0));
  FDRE \add_ln102_4_reg_1085_reg[5] 
       (.C(ap_clk),
        .CE(add_ln102_4_reg_10850),
        .D(\add_ln102_4_reg_1085_reg[7]_i_1_n_10 ),
        .Q(add_ln102_4_reg_1085[5]),
        .R(1'b0));
  FDRE \add_ln102_4_reg_1085_reg[6] 
       (.C(ap_clk),
        .CE(add_ln102_4_reg_10850),
        .D(\add_ln102_4_reg_1085_reg[7]_i_1_n_9 ),
        .Q(add_ln102_4_reg_1085[6]),
        .R(1'b0));
  FDRE \add_ln102_4_reg_1085_reg[7] 
       (.C(ap_clk),
        .CE(add_ln102_4_reg_10850),
        .D(\add_ln102_4_reg_1085_reg[7]_i_1_n_8 ),
        .Q(add_ln102_4_reg_1085[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln102_4_reg_1085_reg[7]_i_1 
       (.CI(\add_ln102_4_reg_1085_reg[3]_i_1_n_4 ),
        .CO({\add_ln102_4_reg_1085_reg[7]_i_1_n_4 ,\add_ln102_4_reg_1085_reg[7]_i_1_n_5 ,\add_ln102_4_reg_1085_reg[7]_i_1_n_6 ,\add_ln102_4_reg_1085_reg[7]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(add_ln102_3_reg_1065[7:4]),
        .O({\add_ln102_4_reg_1085_reg[7]_i_1_n_8 ,\add_ln102_4_reg_1085_reg[7]_i_1_n_9 ,\add_ln102_4_reg_1085_reg[7]_i_1_n_10 ,\add_ln102_4_reg_1085_reg[7]_i_1_n_11 }),
        .S({\add_ln102_4_reg_1085[7]_i_2_n_4 ,\add_ln102_4_reg_1085[7]_i_3_n_4 ,\add_ln102_4_reg_1085[7]_i_4_n_4 ,\add_ln102_4_reg_1085[7]_i_5_n_4 }));
  FDRE \add_ln102_4_reg_1085_reg[8] 
       (.C(ap_clk),
        .CE(add_ln102_4_reg_10850),
        .D(\add_ln102_4_reg_1085_reg[11]_i_1_n_11 ),
        .Q(add_ln102_4_reg_1085[8]),
        .R(1'b0));
  FDRE \add_ln102_4_reg_1085_reg[9] 
       (.C(ap_clk),
        .CE(add_ln102_4_reg_10850),
        .D(\add_ln102_4_reg_1085_reg[11]_i_1_n_10 ),
        .Q(add_ln102_4_reg_1085[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_5_reg_1105[11]_i_2 
       (.I0(add_ln102_4_reg_1085[11]),
        .I1(mul_ln102_5_reg_1100[11]),
        .O(\add_ln102_5_reg_1105[11]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_5_reg_1105[11]_i_3 
       (.I0(add_ln102_4_reg_1085[10]),
        .I1(mul_ln102_5_reg_1100[10]),
        .O(\add_ln102_5_reg_1105[11]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_5_reg_1105[11]_i_4 
       (.I0(add_ln102_4_reg_1085[9]),
        .I1(mul_ln102_5_reg_1100[9]),
        .O(\add_ln102_5_reg_1105[11]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_5_reg_1105[11]_i_5 
       (.I0(add_ln102_4_reg_1085[8]),
        .I1(mul_ln102_5_reg_1100[8]),
        .O(\add_ln102_5_reg_1105[11]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_5_reg_1105[15]_i_2 
       (.I0(add_ln102_4_reg_1085[15]),
        .I1(mul_ln102_5_reg_1100[15]),
        .O(\add_ln102_5_reg_1105[15]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_5_reg_1105[15]_i_3 
       (.I0(add_ln102_4_reg_1085[14]),
        .I1(mul_ln102_5_reg_1100[14]),
        .O(\add_ln102_5_reg_1105[15]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_5_reg_1105[15]_i_4 
       (.I0(add_ln102_4_reg_1085[13]),
        .I1(mul_ln102_5_reg_1100[13]),
        .O(\add_ln102_5_reg_1105[15]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_5_reg_1105[15]_i_5 
       (.I0(add_ln102_4_reg_1085[12]),
        .I1(mul_ln102_5_reg_1100[12]),
        .O(\add_ln102_5_reg_1105[15]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_5_reg_1105[19]_i_2 
       (.I0(add_ln102_4_reg_1085[19]),
        .I1(mul_ln102_5_reg_1100[19]),
        .O(\add_ln102_5_reg_1105[19]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_5_reg_1105[19]_i_3 
       (.I0(add_ln102_4_reg_1085[18]),
        .I1(mul_ln102_5_reg_1100[18]),
        .O(\add_ln102_5_reg_1105[19]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_5_reg_1105[19]_i_4 
       (.I0(add_ln102_4_reg_1085[17]),
        .I1(mul_ln102_5_reg_1100[17]),
        .O(\add_ln102_5_reg_1105[19]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_5_reg_1105[19]_i_5 
       (.I0(add_ln102_4_reg_1085[16]),
        .I1(mul_ln102_5_reg_1100[16]),
        .O(\add_ln102_5_reg_1105[19]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_5_reg_1105[23]_i_2 
       (.I0(add_ln102_4_reg_1085[23]),
        .I1(mul_ln102_5_reg_1100[23]),
        .O(\add_ln102_5_reg_1105[23]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_5_reg_1105[23]_i_3 
       (.I0(add_ln102_4_reg_1085[22]),
        .I1(mul_ln102_5_reg_1100[22]),
        .O(\add_ln102_5_reg_1105[23]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_5_reg_1105[23]_i_4 
       (.I0(add_ln102_4_reg_1085[21]),
        .I1(mul_ln102_5_reg_1100[21]),
        .O(\add_ln102_5_reg_1105[23]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_5_reg_1105[23]_i_5 
       (.I0(add_ln102_4_reg_1085[20]),
        .I1(mul_ln102_5_reg_1100[20]),
        .O(\add_ln102_5_reg_1105[23]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_5_reg_1105[27]_i_2 
       (.I0(add_ln102_4_reg_1085[27]),
        .I1(mul_ln102_5_reg_1100[27]),
        .O(\add_ln102_5_reg_1105[27]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_5_reg_1105[27]_i_3 
       (.I0(add_ln102_4_reg_1085[26]),
        .I1(mul_ln102_5_reg_1100[26]),
        .O(\add_ln102_5_reg_1105[27]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_5_reg_1105[27]_i_4 
       (.I0(add_ln102_4_reg_1085[25]),
        .I1(mul_ln102_5_reg_1100[25]),
        .O(\add_ln102_5_reg_1105[27]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_5_reg_1105[27]_i_5 
       (.I0(add_ln102_4_reg_1085[24]),
        .I1(mul_ln102_5_reg_1100[24]),
        .O(\add_ln102_5_reg_1105[27]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln102_5_reg_1105[31]_i_1 
       (.I0(ap_CS_fsm_pp0_stage33),
        .I1(\icmp_ln98_reg_853_reg_n_4_[0] ),
        .O(add_ln102_5_reg_11050));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_5_reg_1105[31]_i_3 
       (.I0(mul_ln102_5_reg_1100[31]),
        .I1(add_ln102_4_reg_1085[31]),
        .O(\add_ln102_5_reg_1105[31]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_5_reg_1105[31]_i_4 
       (.I0(add_ln102_4_reg_1085[30]),
        .I1(mul_ln102_5_reg_1100[30]),
        .O(\add_ln102_5_reg_1105[31]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_5_reg_1105[31]_i_5 
       (.I0(add_ln102_4_reg_1085[29]),
        .I1(mul_ln102_5_reg_1100[29]),
        .O(\add_ln102_5_reg_1105[31]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_5_reg_1105[31]_i_6 
       (.I0(add_ln102_4_reg_1085[28]),
        .I1(mul_ln102_5_reg_1100[28]),
        .O(\add_ln102_5_reg_1105[31]_i_6_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_5_reg_1105[3]_i_2 
       (.I0(add_ln102_4_reg_1085[3]),
        .I1(mul_ln102_5_reg_1100[3]),
        .O(\add_ln102_5_reg_1105[3]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_5_reg_1105[3]_i_3 
       (.I0(add_ln102_4_reg_1085[2]),
        .I1(mul_ln102_5_reg_1100[2]),
        .O(\add_ln102_5_reg_1105[3]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_5_reg_1105[3]_i_4 
       (.I0(add_ln102_4_reg_1085[1]),
        .I1(mul_ln102_5_reg_1100[1]),
        .O(\add_ln102_5_reg_1105[3]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_5_reg_1105[3]_i_5 
       (.I0(add_ln102_4_reg_1085[0]),
        .I1(mul_ln102_5_reg_1100[0]),
        .O(\add_ln102_5_reg_1105[3]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_5_reg_1105[7]_i_2 
       (.I0(add_ln102_4_reg_1085[7]),
        .I1(mul_ln102_5_reg_1100[7]),
        .O(\add_ln102_5_reg_1105[7]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_5_reg_1105[7]_i_3 
       (.I0(add_ln102_4_reg_1085[6]),
        .I1(mul_ln102_5_reg_1100[6]),
        .O(\add_ln102_5_reg_1105[7]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_5_reg_1105[7]_i_4 
       (.I0(add_ln102_4_reg_1085[5]),
        .I1(mul_ln102_5_reg_1100[5]),
        .O(\add_ln102_5_reg_1105[7]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_5_reg_1105[7]_i_5 
       (.I0(add_ln102_4_reg_1085[4]),
        .I1(mul_ln102_5_reg_1100[4]),
        .O(\add_ln102_5_reg_1105[7]_i_5_n_4 ));
  FDRE \add_ln102_5_reg_1105_reg[0] 
       (.C(ap_clk),
        .CE(add_ln102_5_reg_11050),
        .D(\add_ln102_5_reg_1105_reg[3]_i_1_n_11 ),
        .Q(add_ln102_5_reg_1105[0]),
        .R(1'b0));
  FDRE \add_ln102_5_reg_1105_reg[10] 
       (.C(ap_clk),
        .CE(add_ln102_5_reg_11050),
        .D(\add_ln102_5_reg_1105_reg[11]_i_1_n_9 ),
        .Q(add_ln102_5_reg_1105[10]),
        .R(1'b0));
  FDRE \add_ln102_5_reg_1105_reg[11] 
       (.C(ap_clk),
        .CE(add_ln102_5_reg_11050),
        .D(\add_ln102_5_reg_1105_reg[11]_i_1_n_8 ),
        .Q(add_ln102_5_reg_1105[11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln102_5_reg_1105_reg[11]_i_1 
       (.CI(\add_ln102_5_reg_1105_reg[7]_i_1_n_4 ),
        .CO({\add_ln102_5_reg_1105_reg[11]_i_1_n_4 ,\add_ln102_5_reg_1105_reg[11]_i_1_n_5 ,\add_ln102_5_reg_1105_reg[11]_i_1_n_6 ,\add_ln102_5_reg_1105_reg[11]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(add_ln102_4_reg_1085[11:8]),
        .O({\add_ln102_5_reg_1105_reg[11]_i_1_n_8 ,\add_ln102_5_reg_1105_reg[11]_i_1_n_9 ,\add_ln102_5_reg_1105_reg[11]_i_1_n_10 ,\add_ln102_5_reg_1105_reg[11]_i_1_n_11 }),
        .S({\add_ln102_5_reg_1105[11]_i_2_n_4 ,\add_ln102_5_reg_1105[11]_i_3_n_4 ,\add_ln102_5_reg_1105[11]_i_4_n_4 ,\add_ln102_5_reg_1105[11]_i_5_n_4 }));
  FDRE \add_ln102_5_reg_1105_reg[12] 
       (.C(ap_clk),
        .CE(add_ln102_5_reg_11050),
        .D(\add_ln102_5_reg_1105_reg[15]_i_1_n_11 ),
        .Q(add_ln102_5_reg_1105[12]),
        .R(1'b0));
  FDRE \add_ln102_5_reg_1105_reg[13] 
       (.C(ap_clk),
        .CE(add_ln102_5_reg_11050),
        .D(\add_ln102_5_reg_1105_reg[15]_i_1_n_10 ),
        .Q(add_ln102_5_reg_1105[13]),
        .R(1'b0));
  FDRE \add_ln102_5_reg_1105_reg[14] 
       (.C(ap_clk),
        .CE(add_ln102_5_reg_11050),
        .D(\add_ln102_5_reg_1105_reg[15]_i_1_n_9 ),
        .Q(add_ln102_5_reg_1105[14]),
        .R(1'b0));
  FDRE \add_ln102_5_reg_1105_reg[15] 
       (.C(ap_clk),
        .CE(add_ln102_5_reg_11050),
        .D(\add_ln102_5_reg_1105_reg[15]_i_1_n_8 ),
        .Q(add_ln102_5_reg_1105[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln102_5_reg_1105_reg[15]_i_1 
       (.CI(\add_ln102_5_reg_1105_reg[11]_i_1_n_4 ),
        .CO({\add_ln102_5_reg_1105_reg[15]_i_1_n_4 ,\add_ln102_5_reg_1105_reg[15]_i_1_n_5 ,\add_ln102_5_reg_1105_reg[15]_i_1_n_6 ,\add_ln102_5_reg_1105_reg[15]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(add_ln102_4_reg_1085[15:12]),
        .O({\add_ln102_5_reg_1105_reg[15]_i_1_n_8 ,\add_ln102_5_reg_1105_reg[15]_i_1_n_9 ,\add_ln102_5_reg_1105_reg[15]_i_1_n_10 ,\add_ln102_5_reg_1105_reg[15]_i_1_n_11 }),
        .S({\add_ln102_5_reg_1105[15]_i_2_n_4 ,\add_ln102_5_reg_1105[15]_i_3_n_4 ,\add_ln102_5_reg_1105[15]_i_4_n_4 ,\add_ln102_5_reg_1105[15]_i_5_n_4 }));
  FDRE \add_ln102_5_reg_1105_reg[16] 
       (.C(ap_clk),
        .CE(add_ln102_5_reg_11050),
        .D(\add_ln102_5_reg_1105_reg[19]_i_1_n_11 ),
        .Q(add_ln102_5_reg_1105[16]),
        .R(1'b0));
  FDRE \add_ln102_5_reg_1105_reg[17] 
       (.C(ap_clk),
        .CE(add_ln102_5_reg_11050),
        .D(\add_ln102_5_reg_1105_reg[19]_i_1_n_10 ),
        .Q(add_ln102_5_reg_1105[17]),
        .R(1'b0));
  FDRE \add_ln102_5_reg_1105_reg[18] 
       (.C(ap_clk),
        .CE(add_ln102_5_reg_11050),
        .D(\add_ln102_5_reg_1105_reg[19]_i_1_n_9 ),
        .Q(add_ln102_5_reg_1105[18]),
        .R(1'b0));
  FDRE \add_ln102_5_reg_1105_reg[19] 
       (.C(ap_clk),
        .CE(add_ln102_5_reg_11050),
        .D(\add_ln102_5_reg_1105_reg[19]_i_1_n_8 ),
        .Q(add_ln102_5_reg_1105[19]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln102_5_reg_1105_reg[19]_i_1 
       (.CI(\add_ln102_5_reg_1105_reg[15]_i_1_n_4 ),
        .CO({\add_ln102_5_reg_1105_reg[19]_i_1_n_4 ,\add_ln102_5_reg_1105_reg[19]_i_1_n_5 ,\add_ln102_5_reg_1105_reg[19]_i_1_n_6 ,\add_ln102_5_reg_1105_reg[19]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(add_ln102_4_reg_1085[19:16]),
        .O({\add_ln102_5_reg_1105_reg[19]_i_1_n_8 ,\add_ln102_5_reg_1105_reg[19]_i_1_n_9 ,\add_ln102_5_reg_1105_reg[19]_i_1_n_10 ,\add_ln102_5_reg_1105_reg[19]_i_1_n_11 }),
        .S({\add_ln102_5_reg_1105[19]_i_2_n_4 ,\add_ln102_5_reg_1105[19]_i_3_n_4 ,\add_ln102_5_reg_1105[19]_i_4_n_4 ,\add_ln102_5_reg_1105[19]_i_5_n_4 }));
  FDRE \add_ln102_5_reg_1105_reg[1] 
       (.C(ap_clk),
        .CE(add_ln102_5_reg_11050),
        .D(\add_ln102_5_reg_1105_reg[3]_i_1_n_10 ),
        .Q(add_ln102_5_reg_1105[1]),
        .R(1'b0));
  FDRE \add_ln102_5_reg_1105_reg[20] 
       (.C(ap_clk),
        .CE(add_ln102_5_reg_11050),
        .D(\add_ln102_5_reg_1105_reg[23]_i_1_n_11 ),
        .Q(add_ln102_5_reg_1105[20]),
        .R(1'b0));
  FDRE \add_ln102_5_reg_1105_reg[21] 
       (.C(ap_clk),
        .CE(add_ln102_5_reg_11050),
        .D(\add_ln102_5_reg_1105_reg[23]_i_1_n_10 ),
        .Q(add_ln102_5_reg_1105[21]),
        .R(1'b0));
  FDRE \add_ln102_5_reg_1105_reg[22] 
       (.C(ap_clk),
        .CE(add_ln102_5_reg_11050),
        .D(\add_ln102_5_reg_1105_reg[23]_i_1_n_9 ),
        .Q(add_ln102_5_reg_1105[22]),
        .R(1'b0));
  FDRE \add_ln102_5_reg_1105_reg[23] 
       (.C(ap_clk),
        .CE(add_ln102_5_reg_11050),
        .D(\add_ln102_5_reg_1105_reg[23]_i_1_n_8 ),
        .Q(add_ln102_5_reg_1105[23]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln102_5_reg_1105_reg[23]_i_1 
       (.CI(\add_ln102_5_reg_1105_reg[19]_i_1_n_4 ),
        .CO({\add_ln102_5_reg_1105_reg[23]_i_1_n_4 ,\add_ln102_5_reg_1105_reg[23]_i_1_n_5 ,\add_ln102_5_reg_1105_reg[23]_i_1_n_6 ,\add_ln102_5_reg_1105_reg[23]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(add_ln102_4_reg_1085[23:20]),
        .O({\add_ln102_5_reg_1105_reg[23]_i_1_n_8 ,\add_ln102_5_reg_1105_reg[23]_i_1_n_9 ,\add_ln102_5_reg_1105_reg[23]_i_1_n_10 ,\add_ln102_5_reg_1105_reg[23]_i_1_n_11 }),
        .S({\add_ln102_5_reg_1105[23]_i_2_n_4 ,\add_ln102_5_reg_1105[23]_i_3_n_4 ,\add_ln102_5_reg_1105[23]_i_4_n_4 ,\add_ln102_5_reg_1105[23]_i_5_n_4 }));
  FDRE \add_ln102_5_reg_1105_reg[24] 
       (.C(ap_clk),
        .CE(add_ln102_5_reg_11050),
        .D(\add_ln102_5_reg_1105_reg[27]_i_1_n_11 ),
        .Q(add_ln102_5_reg_1105[24]),
        .R(1'b0));
  FDRE \add_ln102_5_reg_1105_reg[25] 
       (.C(ap_clk),
        .CE(add_ln102_5_reg_11050),
        .D(\add_ln102_5_reg_1105_reg[27]_i_1_n_10 ),
        .Q(add_ln102_5_reg_1105[25]),
        .R(1'b0));
  FDRE \add_ln102_5_reg_1105_reg[26] 
       (.C(ap_clk),
        .CE(add_ln102_5_reg_11050),
        .D(\add_ln102_5_reg_1105_reg[27]_i_1_n_9 ),
        .Q(add_ln102_5_reg_1105[26]),
        .R(1'b0));
  FDRE \add_ln102_5_reg_1105_reg[27] 
       (.C(ap_clk),
        .CE(add_ln102_5_reg_11050),
        .D(\add_ln102_5_reg_1105_reg[27]_i_1_n_8 ),
        .Q(add_ln102_5_reg_1105[27]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln102_5_reg_1105_reg[27]_i_1 
       (.CI(\add_ln102_5_reg_1105_reg[23]_i_1_n_4 ),
        .CO({\add_ln102_5_reg_1105_reg[27]_i_1_n_4 ,\add_ln102_5_reg_1105_reg[27]_i_1_n_5 ,\add_ln102_5_reg_1105_reg[27]_i_1_n_6 ,\add_ln102_5_reg_1105_reg[27]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(add_ln102_4_reg_1085[27:24]),
        .O({\add_ln102_5_reg_1105_reg[27]_i_1_n_8 ,\add_ln102_5_reg_1105_reg[27]_i_1_n_9 ,\add_ln102_5_reg_1105_reg[27]_i_1_n_10 ,\add_ln102_5_reg_1105_reg[27]_i_1_n_11 }),
        .S({\add_ln102_5_reg_1105[27]_i_2_n_4 ,\add_ln102_5_reg_1105[27]_i_3_n_4 ,\add_ln102_5_reg_1105[27]_i_4_n_4 ,\add_ln102_5_reg_1105[27]_i_5_n_4 }));
  FDRE \add_ln102_5_reg_1105_reg[28] 
       (.C(ap_clk),
        .CE(add_ln102_5_reg_11050),
        .D(\add_ln102_5_reg_1105_reg[31]_i_2_n_11 ),
        .Q(add_ln102_5_reg_1105[28]),
        .R(1'b0));
  FDRE \add_ln102_5_reg_1105_reg[29] 
       (.C(ap_clk),
        .CE(add_ln102_5_reg_11050),
        .D(\add_ln102_5_reg_1105_reg[31]_i_2_n_10 ),
        .Q(add_ln102_5_reg_1105[29]),
        .R(1'b0));
  FDRE \add_ln102_5_reg_1105_reg[2] 
       (.C(ap_clk),
        .CE(add_ln102_5_reg_11050),
        .D(\add_ln102_5_reg_1105_reg[3]_i_1_n_9 ),
        .Q(add_ln102_5_reg_1105[2]),
        .R(1'b0));
  FDRE \add_ln102_5_reg_1105_reg[30] 
       (.C(ap_clk),
        .CE(add_ln102_5_reg_11050),
        .D(\add_ln102_5_reg_1105_reg[31]_i_2_n_9 ),
        .Q(add_ln102_5_reg_1105[30]),
        .R(1'b0));
  FDRE \add_ln102_5_reg_1105_reg[31] 
       (.C(ap_clk),
        .CE(add_ln102_5_reg_11050),
        .D(\add_ln102_5_reg_1105_reg[31]_i_2_n_8 ),
        .Q(add_ln102_5_reg_1105[31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln102_5_reg_1105_reg[31]_i_2 
       (.CI(\add_ln102_5_reg_1105_reg[27]_i_1_n_4 ),
        .CO({\NLW_add_ln102_5_reg_1105_reg[31]_i_2_CO_UNCONNECTED [3],\add_ln102_5_reg_1105_reg[31]_i_2_n_5 ,\add_ln102_5_reg_1105_reg[31]_i_2_n_6 ,\add_ln102_5_reg_1105_reg[31]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,add_ln102_4_reg_1085[30:28]}),
        .O({\add_ln102_5_reg_1105_reg[31]_i_2_n_8 ,\add_ln102_5_reg_1105_reg[31]_i_2_n_9 ,\add_ln102_5_reg_1105_reg[31]_i_2_n_10 ,\add_ln102_5_reg_1105_reg[31]_i_2_n_11 }),
        .S({\add_ln102_5_reg_1105[31]_i_3_n_4 ,\add_ln102_5_reg_1105[31]_i_4_n_4 ,\add_ln102_5_reg_1105[31]_i_5_n_4 ,\add_ln102_5_reg_1105[31]_i_6_n_4 }));
  FDRE \add_ln102_5_reg_1105_reg[3] 
       (.C(ap_clk),
        .CE(add_ln102_5_reg_11050),
        .D(\add_ln102_5_reg_1105_reg[3]_i_1_n_8 ),
        .Q(add_ln102_5_reg_1105[3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln102_5_reg_1105_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln102_5_reg_1105_reg[3]_i_1_n_4 ,\add_ln102_5_reg_1105_reg[3]_i_1_n_5 ,\add_ln102_5_reg_1105_reg[3]_i_1_n_6 ,\add_ln102_5_reg_1105_reg[3]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(add_ln102_4_reg_1085[3:0]),
        .O({\add_ln102_5_reg_1105_reg[3]_i_1_n_8 ,\add_ln102_5_reg_1105_reg[3]_i_1_n_9 ,\add_ln102_5_reg_1105_reg[3]_i_1_n_10 ,\add_ln102_5_reg_1105_reg[3]_i_1_n_11 }),
        .S({\add_ln102_5_reg_1105[3]_i_2_n_4 ,\add_ln102_5_reg_1105[3]_i_3_n_4 ,\add_ln102_5_reg_1105[3]_i_4_n_4 ,\add_ln102_5_reg_1105[3]_i_5_n_4 }));
  FDRE \add_ln102_5_reg_1105_reg[4] 
       (.C(ap_clk),
        .CE(add_ln102_5_reg_11050),
        .D(\add_ln102_5_reg_1105_reg[7]_i_1_n_11 ),
        .Q(add_ln102_5_reg_1105[4]),
        .R(1'b0));
  FDRE \add_ln102_5_reg_1105_reg[5] 
       (.C(ap_clk),
        .CE(add_ln102_5_reg_11050),
        .D(\add_ln102_5_reg_1105_reg[7]_i_1_n_10 ),
        .Q(add_ln102_5_reg_1105[5]),
        .R(1'b0));
  FDRE \add_ln102_5_reg_1105_reg[6] 
       (.C(ap_clk),
        .CE(add_ln102_5_reg_11050),
        .D(\add_ln102_5_reg_1105_reg[7]_i_1_n_9 ),
        .Q(add_ln102_5_reg_1105[6]),
        .R(1'b0));
  FDRE \add_ln102_5_reg_1105_reg[7] 
       (.C(ap_clk),
        .CE(add_ln102_5_reg_11050),
        .D(\add_ln102_5_reg_1105_reg[7]_i_1_n_8 ),
        .Q(add_ln102_5_reg_1105[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln102_5_reg_1105_reg[7]_i_1 
       (.CI(\add_ln102_5_reg_1105_reg[3]_i_1_n_4 ),
        .CO({\add_ln102_5_reg_1105_reg[7]_i_1_n_4 ,\add_ln102_5_reg_1105_reg[7]_i_1_n_5 ,\add_ln102_5_reg_1105_reg[7]_i_1_n_6 ,\add_ln102_5_reg_1105_reg[7]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(add_ln102_4_reg_1085[7:4]),
        .O({\add_ln102_5_reg_1105_reg[7]_i_1_n_8 ,\add_ln102_5_reg_1105_reg[7]_i_1_n_9 ,\add_ln102_5_reg_1105_reg[7]_i_1_n_10 ,\add_ln102_5_reg_1105_reg[7]_i_1_n_11 }),
        .S({\add_ln102_5_reg_1105[7]_i_2_n_4 ,\add_ln102_5_reg_1105[7]_i_3_n_4 ,\add_ln102_5_reg_1105[7]_i_4_n_4 ,\add_ln102_5_reg_1105[7]_i_5_n_4 }));
  FDRE \add_ln102_5_reg_1105_reg[8] 
       (.C(ap_clk),
        .CE(add_ln102_5_reg_11050),
        .D(\add_ln102_5_reg_1105_reg[11]_i_1_n_11 ),
        .Q(add_ln102_5_reg_1105[8]),
        .R(1'b0));
  FDRE \add_ln102_5_reg_1105_reg[9] 
       (.C(ap_clk),
        .CE(add_ln102_5_reg_11050),
        .D(\add_ln102_5_reg_1105_reg[11]_i_1_n_10 ),
        .Q(add_ln102_5_reg_1105[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_6_reg_1125[11]_i_2 
       (.I0(add_ln102_5_reg_1105[11]),
        .I1(mul_ln102_6_reg_1120[11]),
        .O(\add_ln102_6_reg_1125[11]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_6_reg_1125[11]_i_3 
       (.I0(add_ln102_5_reg_1105[10]),
        .I1(mul_ln102_6_reg_1120[10]),
        .O(\add_ln102_6_reg_1125[11]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_6_reg_1125[11]_i_4 
       (.I0(add_ln102_5_reg_1105[9]),
        .I1(mul_ln102_6_reg_1120[9]),
        .O(\add_ln102_6_reg_1125[11]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_6_reg_1125[11]_i_5 
       (.I0(add_ln102_5_reg_1105[8]),
        .I1(mul_ln102_6_reg_1120[8]),
        .O(\add_ln102_6_reg_1125[11]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_6_reg_1125[15]_i_2 
       (.I0(add_ln102_5_reg_1105[15]),
        .I1(mul_ln102_6_reg_1120[15]),
        .O(\add_ln102_6_reg_1125[15]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_6_reg_1125[15]_i_3 
       (.I0(add_ln102_5_reg_1105[14]),
        .I1(mul_ln102_6_reg_1120[14]),
        .O(\add_ln102_6_reg_1125[15]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_6_reg_1125[15]_i_4 
       (.I0(add_ln102_5_reg_1105[13]),
        .I1(mul_ln102_6_reg_1120[13]),
        .O(\add_ln102_6_reg_1125[15]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_6_reg_1125[15]_i_5 
       (.I0(add_ln102_5_reg_1105[12]),
        .I1(mul_ln102_6_reg_1120[12]),
        .O(\add_ln102_6_reg_1125[15]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_6_reg_1125[19]_i_2 
       (.I0(add_ln102_5_reg_1105[19]),
        .I1(mul_ln102_6_reg_1120[19]),
        .O(\add_ln102_6_reg_1125[19]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_6_reg_1125[19]_i_3 
       (.I0(add_ln102_5_reg_1105[18]),
        .I1(mul_ln102_6_reg_1120[18]),
        .O(\add_ln102_6_reg_1125[19]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_6_reg_1125[19]_i_4 
       (.I0(add_ln102_5_reg_1105[17]),
        .I1(mul_ln102_6_reg_1120[17]),
        .O(\add_ln102_6_reg_1125[19]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_6_reg_1125[19]_i_5 
       (.I0(add_ln102_5_reg_1105[16]),
        .I1(mul_ln102_6_reg_1120[16]),
        .O(\add_ln102_6_reg_1125[19]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_6_reg_1125[23]_i_2 
       (.I0(add_ln102_5_reg_1105[23]),
        .I1(mul_ln102_6_reg_1120[23]),
        .O(\add_ln102_6_reg_1125[23]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_6_reg_1125[23]_i_3 
       (.I0(add_ln102_5_reg_1105[22]),
        .I1(mul_ln102_6_reg_1120[22]),
        .O(\add_ln102_6_reg_1125[23]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_6_reg_1125[23]_i_4 
       (.I0(add_ln102_5_reg_1105[21]),
        .I1(mul_ln102_6_reg_1120[21]),
        .O(\add_ln102_6_reg_1125[23]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_6_reg_1125[23]_i_5 
       (.I0(add_ln102_5_reg_1105[20]),
        .I1(mul_ln102_6_reg_1120[20]),
        .O(\add_ln102_6_reg_1125[23]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_6_reg_1125[27]_i_2 
       (.I0(add_ln102_5_reg_1105[27]),
        .I1(mul_ln102_6_reg_1120[27]),
        .O(\add_ln102_6_reg_1125[27]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_6_reg_1125[27]_i_3 
       (.I0(add_ln102_5_reg_1105[26]),
        .I1(mul_ln102_6_reg_1120[26]),
        .O(\add_ln102_6_reg_1125[27]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_6_reg_1125[27]_i_4 
       (.I0(add_ln102_5_reg_1105[25]),
        .I1(mul_ln102_6_reg_1120[25]),
        .O(\add_ln102_6_reg_1125[27]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_6_reg_1125[27]_i_5 
       (.I0(add_ln102_5_reg_1105[24]),
        .I1(mul_ln102_6_reg_1120[24]),
        .O(\add_ln102_6_reg_1125[27]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln102_6_reg_1125[31]_i_1 
       (.I0(ap_CS_fsm_pp0_stage38),
        .I1(\icmp_ln98_reg_853_reg_n_4_[0] ),
        .O(add_ln102_6_reg_11250));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_6_reg_1125[31]_i_3 
       (.I0(mul_ln102_6_reg_1120[31]),
        .I1(add_ln102_5_reg_1105[31]),
        .O(\add_ln102_6_reg_1125[31]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_6_reg_1125[31]_i_4 
       (.I0(add_ln102_5_reg_1105[30]),
        .I1(mul_ln102_6_reg_1120[30]),
        .O(\add_ln102_6_reg_1125[31]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_6_reg_1125[31]_i_5 
       (.I0(add_ln102_5_reg_1105[29]),
        .I1(mul_ln102_6_reg_1120[29]),
        .O(\add_ln102_6_reg_1125[31]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_6_reg_1125[31]_i_6 
       (.I0(add_ln102_5_reg_1105[28]),
        .I1(mul_ln102_6_reg_1120[28]),
        .O(\add_ln102_6_reg_1125[31]_i_6_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_6_reg_1125[3]_i_2 
       (.I0(add_ln102_5_reg_1105[3]),
        .I1(mul_ln102_6_reg_1120[3]),
        .O(\add_ln102_6_reg_1125[3]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_6_reg_1125[3]_i_3 
       (.I0(add_ln102_5_reg_1105[2]),
        .I1(mul_ln102_6_reg_1120[2]),
        .O(\add_ln102_6_reg_1125[3]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_6_reg_1125[3]_i_4 
       (.I0(add_ln102_5_reg_1105[1]),
        .I1(mul_ln102_6_reg_1120[1]),
        .O(\add_ln102_6_reg_1125[3]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_6_reg_1125[3]_i_5 
       (.I0(add_ln102_5_reg_1105[0]),
        .I1(mul_ln102_6_reg_1120[0]),
        .O(\add_ln102_6_reg_1125[3]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_6_reg_1125[7]_i_2 
       (.I0(add_ln102_5_reg_1105[7]),
        .I1(mul_ln102_6_reg_1120[7]),
        .O(\add_ln102_6_reg_1125[7]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_6_reg_1125[7]_i_3 
       (.I0(add_ln102_5_reg_1105[6]),
        .I1(mul_ln102_6_reg_1120[6]),
        .O(\add_ln102_6_reg_1125[7]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_6_reg_1125[7]_i_4 
       (.I0(add_ln102_5_reg_1105[5]),
        .I1(mul_ln102_6_reg_1120[5]),
        .O(\add_ln102_6_reg_1125[7]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_6_reg_1125[7]_i_5 
       (.I0(add_ln102_5_reg_1105[4]),
        .I1(mul_ln102_6_reg_1120[4]),
        .O(\add_ln102_6_reg_1125[7]_i_5_n_4 ));
  FDRE \add_ln102_6_reg_1125_reg[0] 
       (.C(ap_clk),
        .CE(add_ln102_6_reg_11250),
        .D(\add_ln102_6_reg_1125_reg[3]_i_1_n_11 ),
        .Q(add_ln102_6_reg_1125[0]),
        .R(1'b0));
  FDRE \add_ln102_6_reg_1125_reg[10] 
       (.C(ap_clk),
        .CE(add_ln102_6_reg_11250),
        .D(\add_ln102_6_reg_1125_reg[11]_i_1_n_9 ),
        .Q(add_ln102_6_reg_1125[10]),
        .R(1'b0));
  FDRE \add_ln102_6_reg_1125_reg[11] 
       (.C(ap_clk),
        .CE(add_ln102_6_reg_11250),
        .D(\add_ln102_6_reg_1125_reg[11]_i_1_n_8 ),
        .Q(add_ln102_6_reg_1125[11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln102_6_reg_1125_reg[11]_i_1 
       (.CI(\add_ln102_6_reg_1125_reg[7]_i_1_n_4 ),
        .CO({\add_ln102_6_reg_1125_reg[11]_i_1_n_4 ,\add_ln102_6_reg_1125_reg[11]_i_1_n_5 ,\add_ln102_6_reg_1125_reg[11]_i_1_n_6 ,\add_ln102_6_reg_1125_reg[11]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(add_ln102_5_reg_1105[11:8]),
        .O({\add_ln102_6_reg_1125_reg[11]_i_1_n_8 ,\add_ln102_6_reg_1125_reg[11]_i_1_n_9 ,\add_ln102_6_reg_1125_reg[11]_i_1_n_10 ,\add_ln102_6_reg_1125_reg[11]_i_1_n_11 }),
        .S({\add_ln102_6_reg_1125[11]_i_2_n_4 ,\add_ln102_6_reg_1125[11]_i_3_n_4 ,\add_ln102_6_reg_1125[11]_i_4_n_4 ,\add_ln102_6_reg_1125[11]_i_5_n_4 }));
  FDRE \add_ln102_6_reg_1125_reg[12] 
       (.C(ap_clk),
        .CE(add_ln102_6_reg_11250),
        .D(\add_ln102_6_reg_1125_reg[15]_i_1_n_11 ),
        .Q(add_ln102_6_reg_1125[12]),
        .R(1'b0));
  FDRE \add_ln102_6_reg_1125_reg[13] 
       (.C(ap_clk),
        .CE(add_ln102_6_reg_11250),
        .D(\add_ln102_6_reg_1125_reg[15]_i_1_n_10 ),
        .Q(add_ln102_6_reg_1125[13]),
        .R(1'b0));
  FDRE \add_ln102_6_reg_1125_reg[14] 
       (.C(ap_clk),
        .CE(add_ln102_6_reg_11250),
        .D(\add_ln102_6_reg_1125_reg[15]_i_1_n_9 ),
        .Q(add_ln102_6_reg_1125[14]),
        .R(1'b0));
  FDRE \add_ln102_6_reg_1125_reg[15] 
       (.C(ap_clk),
        .CE(add_ln102_6_reg_11250),
        .D(\add_ln102_6_reg_1125_reg[15]_i_1_n_8 ),
        .Q(add_ln102_6_reg_1125[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln102_6_reg_1125_reg[15]_i_1 
       (.CI(\add_ln102_6_reg_1125_reg[11]_i_1_n_4 ),
        .CO({\add_ln102_6_reg_1125_reg[15]_i_1_n_4 ,\add_ln102_6_reg_1125_reg[15]_i_1_n_5 ,\add_ln102_6_reg_1125_reg[15]_i_1_n_6 ,\add_ln102_6_reg_1125_reg[15]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(add_ln102_5_reg_1105[15:12]),
        .O({\add_ln102_6_reg_1125_reg[15]_i_1_n_8 ,\add_ln102_6_reg_1125_reg[15]_i_1_n_9 ,\add_ln102_6_reg_1125_reg[15]_i_1_n_10 ,\add_ln102_6_reg_1125_reg[15]_i_1_n_11 }),
        .S({\add_ln102_6_reg_1125[15]_i_2_n_4 ,\add_ln102_6_reg_1125[15]_i_3_n_4 ,\add_ln102_6_reg_1125[15]_i_4_n_4 ,\add_ln102_6_reg_1125[15]_i_5_n_4 }));
  FDRE \add_ln102_6_reg_1125_reg[16] 
       (.C(ap_clk),
        .CE(add_ln102_6_reg_11250),
        .D(\add_ln102_6_reg_1125_reg[19]_i_1_n_11 ),
        .Q(add_ln102_6_reg_1125[16]),
        .R(1'b0));
  FDRE \add_ln102_6_reg_1125_reg[17] 
       (.C(ap_clk),
        .CE(add_ln102_6_reg_11250),
        .D(\add_ln102_6_reg_1125_reg[19]_i_1_n_10 ),
        .Q(add_ln102_6_reg_1125[17]),
        .R(1'b0));
  FDRE \add_ln102_6_reg_1125_reg[18] 
       (.C(ap_clk),
        .CE(add_ln102_6_reg_11250),
        .D(\add_ln102_6_reg_1125_reg[19]_i_1_n_9 ),
        .Q(add_ln102_6_reg_1125[18]),
        .R(1'b0));
  FDRE \add_ln102_6_reg_1125_reg[19] 
       (.C(ap_clk),
        .CE(add_ln102_6_reg_11250),
        .D(\add_ln102_6_reg_1125_reg[19]_i_1_n_8 ),
        .Q(add_ln102_6_reg_1125[19]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln102_6_reg_1125_reg[19]_i_1 
       (.CI(\add_ln102_6_reg_1125_reg[15]_i_1_n_4 ),
        .CO({\add_ln102_6_reg_1125_reg[19]_i_1_n_4 ,\add_ln102_6_reg_1125_reg[19]_i_1_n_5 ,\add_ln102_6_reg_1125_reg[19]_i_1_n_6 ,\add_ln102_6_reg_1125_reg[19]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(add_ln102_5_reg_1105[19:16]),
        .O({\add_ln102_6_reg_1125_reg[19]_i_1_n_8 ,\add_ln102_6_reg_1125_reg[19]_i_1_n_9 ,\add_ln102_6_reg_1125_reg[19]_i_1_n_10 ,\add_ln102_6_reg_1125_reg[19]_i_1_n_11 }),
        .S({\add_ln102_6_reg_1125[19]_i_2_n_4 ,\add_ln102_6_reg_1125[19]_i_3_n_4 ,\add_ln102_6_reg_1125[19]_i_4_n_4 ,\add_ln102_6_reg_1125[19]_i_5_n_4 }));
  FDRE \add_ln102_6_reg_1125_reg[1] 
       (.C(ap_clk),
        .CE(add_ln102_6_reg_11250),
        .D(\add_ln102_6_reg_1125_reg[3]_i_1_n_10 ),
        .Q(add_ln102_6_reg_1125[1]),
        .R(1'b0));
  FDRE \add_ln102_6_reg_1125_reg[20] 
       (.C(ap_clk),
        .CE(add_ln102_6_reg_11250),
        .D(\add_ln102_6_reg_1125_reg[23]_i_1_n_11 ),
        .Q(add_ln102_6_reg_1125[20]),
        .R(1'b0));
  FDRE \add_ln102_6_reg_1125_reg[21] 
       (.C(ap_clk),
        .CE(add_ln102_6_reg_11250),
        .D(\add_ln102_6_reg_1125_reg[23]_i_1_n_10 ),
        .Q(add_ln102_6_reg_1125[21]),
        .R(1'b0));
  FDRE \add_ln102_6_reg_1125_reg[22] 
       (.C(ap_clk),
        .CE(add_ln102_6_reg_11250),
        .D(\add_ln102_6_reg_1125_reg[23]_i_1_n_9 ),
        .Q(add_ln102_6_reg_1125[22]),
        .R(1'b0));
  FDRE \add_ln102_6_reg_1125_reg[23] 
       (.C(ap_clk),
        .CE(add_ln102_6_reg_11250),
        .D(\add_ln102_6_reg_1125_reg[23]_i_1_n_8 ),
        .Q(add_ln102_6_reg_1125[23]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln102_6_reg_1125_reg[23]_i_1 
       (.CI(\add_ln102_6_reg_1125_reg[19]_i_1_n_4 ),
        .CO({\add_ln102_6_reg_1125_reg[23]_i_1_n_4 ,\add_ln102_6_reg_1125_reg[23]_i_1_n_5 ,\add_ln102_6_reg_1125_reg[23]_i_1_n_6 ,\add_ln102_6_reg_1125_reg[23]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(add_ln102_5_reg_1105[23:20]),
        .O({\add_ln102_6_reg_1125_reg[23]_i_1_n_8 ,\add_ln102_6_reg_1125_reg[23]_i_1_n_9 ,\add_ln102_6_reg_1125_reg[23]_i_1_n_10 ,\add_ln102_6_reg_1125_reg[23]_i_1_n_11 }),
        .S({\add_ln102_6_reg_1125[23]_i_2_n_4 ,\add_ln102_6_reg_1125[23]_i_3_n_4 ,\add_ln102_6_reg_1125[23]_i_4_n_4 ,\add_ln102_6_reg_1125[23]_i_5_n_4 }));
  FDRE \add_ln102_6_reg_1125_reg[24] 
       (.C(ap_clk),
        .CE(add_ln102_6_reg_11250),
        .D(\add_ln102_6_reg_1125_reg[27]_i_1_n_11 ),
        .Q(add_ln102_6_reg_1125[24]),
        .R(1'b0));
  FDRE \add_ln102_6_reg_1125_reg[25] 
       (.C(ap_clk),
        .CE(add_ln102_6_reg_11250),
        .D(\add_ln102_6_reg_1125_reg[27]_i_1_n_10 ),
        .Q(add_ln102_6_reg_1125[25]),
        .R(1'b0));
  FDRE \add_ln102_6_reg_1125_reg[26] 
       (.C(ap_clk),
        .CE(add_ln102_6_reg_11250),
        .D(\add_ln102_6_reg_1125_reg[27]_i_1_n_9 ),
        .Q(add_ln102_6_reg_1125[26]),
        .R(1'b0));
  FDRE \add_ln102_6_reg_1125_reg[27] 
       (.C(ap_clk),
        .CE(add_ln102_6_reg_11250),
        .D(\add_ln102_6_reg_1125_reg[27]_i_1_n_8 ),
        .Q(add_ln102_6_reg_1125[27]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln102_6_reg_1125_reg[27]_i_1 
       (.CI(\add_ln102_6_reg_1125_reg[23]_i_1_n_4 ),
        .CO({\add_ln102_6_reg_1125_reg[27]_i_1_n_4 ,\add_ln102_6_reg_1125_reg[27]_i_1_n_5 ,\add_ln102_6_reg_1125_reg[27]_i_1_n_6 ,\add_ln102_6_reg_1125_reg[27]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(add_ln102_5_reg_1105[27:24]),
        .O({\add_ln102_6_reg_1125_reg[27]_i_1_n_8 ,\add_ln102_6_reg_1125_reg[27]_i_1_n_9 ,\add_ln102_6_reg_1125_reg[27]_i_1_n_10 ,\add_ln102_6_reg_1125_reg[27]_i_1_n_11 }),
        .S({\add_ln102_6_reg_1125[27]_i_2_n_4 ,\add_ln102_6_reg_1125[27]_i_3_n_4 ,\add_ln102_6_reg_1125[27]_i_4_n_4 ,\add_ln102_6_reg_1125[27]_i_5_n_4 }));
  FDRE \add_ln102_6_reg_1125_reg[28] 
       (.C(ap_clk),
        .CE(add_ln102_6_reg_11250),
        .D(\add_ln102_6_reg_1125_reg[31]_i_2_n_11 ),
        .Q(add_ln102_6_reg_1125[28]),
        .R(1'b0));
  FDRE \add_ln102_6_reg_1125_reg[29] 
       (.C(ap_clk),
        .CE(add_ln102_6_reg_11250),
        .D(\add_ln102_6_reg_1125_reg[31]_i_2_n_10 ),
        .Q(add_ln102_6_reg_1125[29]),
        .R(1'b0));
  FDRE \add_ln102_6_reg_1125_reg[2] 
       (.C(ap_clk),
        .CE(add_ln102_6_reg_11250),
        .D(\add_ln102_6_reg_1125_reg[3]_i_1_n_9 ),
        .Q(add_ln102_6_reg_1125[2]),
        .R(1'b0));
  FDRE \add_ln102_6_reg_1125_reg[30] 
       (.C(ap_clk),
        .CE(add_ln102_6_reg_11250),
        .D(\add_ln102_6_reg_1125_reg[31]_i_2_n_9 ),
        .Q(add_ln102_6_reg_1125[30]),
        .R(1'b0));
  FDRE \add_ln102_6_reg_1125_reg[31] 
       (.C(ap_clk),
        .CE(add_ln102_6_reg_11250),
        .D(\add_ln102_6_reg_1125_reg[31]_i_2_n_8 ),
        .Q(add_ln102_6_reg_1125[31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln102_6_reg_1125_reg[31]_i_2 
       (.CI(\add_ln102_6_reg_1125_reg[27]_i_1_n_4 ),
        .CO({\NLW_add_ln102_6_reg_1125_reg[31]_i_2_CO_UNCONNECTED [3],\add_ln102_6_reg_1125_reg[31]_i_2_n_5 ,\add_ln102_6_reg_1125_reg[31]_i_2_n_6 ,\add_ln102_6_reg_1125_reg[31]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,add_ln102_5_reg_1105[30:28]}),
        .O({\add_ln102_6_reg_1125_reg[31]_i_2_n_8 ,\add_ln102_6_reg_1125_reg[31]_i_2_n_9 ,\add_ln102_6_reg_1125_reg[31]_i_2_n_10 ,\add_ln102_6_reg_1125_reg[31]_i_2_n_11 }),
        .S({\add_ln102_6_reg_1125[31]_i_3_n_4 ,\add_ln102_6_reg_1125[31]_i_4_n_4 ,\add_ln102_6_reg_1125[31]_i_5_n_4 ,\add_ln102_6_reg_1125[31]_i_6_n_4 }));
  FDRE \add_ln102_6_reg_1125_reg[3] 
       (.C(ap_clk),
        .CE(add_ln102_6_reg_11250),
        .D(\add_ln102_6_reg_1125_reg[3]_i_1_n_8 ),
        .Q(add_ln102_6_reg_1125[3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln102_6_reg_1125_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln102_6_reg_1125_reg[3]_i_1_n_4 ,\add_ln102_6_reg_1125_reg[3]_i_1_n_5 ,\add_ln102_6_reg_1125_reg[3]_i_1_n_6 ,\add_ln102_6_reg_1125_reg[3]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(add_ln102_5_reg_1105[3:0]),
        .O({\add_ln102_6_reg_1125_reg[3]_i_1_n_8 ,\add_ln102_6_reg_1125_reg[3]_i_1_n_9 ,\add_ln102_6_reg_1125_reg[3]_i_1_n_10 ,\add_ln102_6_reg_1125_reg[3]_i_1_n_11 }),
        .S({\add_ln102_6_reg_1125[3]_i_2_n_4 ,\add_ln102_6_reg_1125[3]_i_3_n_4 ,\add_ln102_6_reg_1125[3]_i_4_n_4 ,\add_ln102_6_reg_1125[3]_i_5_n_4 }));
  FDRE \add_ln102_6_reg_1125_reg[4] 
       (.C(ap_clk),
        .CE(add_ln102_6_reg_11250),
        .D(\add_ln102_6_reg_1125_reg[7]_i_1_n_11 ),
        .Q(add_ln102_6_reg_1125[4]),
        .R(1'b0));
  FDRE \add_ln102_6_reg_1125_reg[5] 
       (.C(ap_clk),
        .CE(add_ln102_6_reg_11250),
        .D(\add_ln102_6_reg_1125_reg[7]_i_1_n_10 ),
        .Q(add_ln102_6_reg_1125[5]),
        .R(1'b0));
  FDRE \add_ln102_6_reg_1125_reg[6] 
       (.C(ap_clk),
        .CE(add_ln102_6_reg_11250),
        .D(\add_ln102_6_reg_1125_reg[7]_i_1_n_9 ),
        .Q(add_ln102_6_reg_1125[6]),
        .R(1'b0));
  FDRE \add_ln102_6_reg_1125_reg[7] 
       (.C(ap_clk),
        .CE(add_ln102_6_reg_11250),
        .D(\add_ln102_6_reg_1125_reg[7]_i_1_n_8 ),
        .Q(add_ln102_6_reg_1125[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln102_6_reg_1125_reg[7]_i_1 
       (.CI(\add_ln102_6_reg_1125_reg[3]_i_1_n_4 ),
        .CO({\add_ln102_6_reg_1125_reg[7]_i_1_n_4 ,\add_ln102_6_reg_1125_reg[7]_i_1_n_5 ,\add_ln102_6_reg_1125_reg[7]_i_1_n_6 ,\add_ln102_6_reg_1125_reg[7]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(add_ln102_5_reg_1105[7:4]),
        .O({\add_ln102_6_reg_1125_reg[7]_i_1_n_8 ,\add_ln102_6_reg_1125_reg[7]_i_1_n_9 ,\add_ln102_6_reg_1125_reg[7]_i_1_n_10 ,\add_ln102_6_reg_1125_reg[7]_i_1_n_11 }),
        .S({\add_ln102_6_reg_1125[7]_i_2_n_4 ,\add_ln102_6_reg_1125[7]_i_3_n_4 ,\add_ln102_6_reg_1125[7]_i_4_n_4 ,\add_ln102_6_reg_1125[7]_i_5_n_4 }));
  FDRE \add_ln102_6_reg_1125_reg[8] 
       (.C(ap_clk),
        .CE(add_ln102_6_reg_11250),
        .D(\add_ln102_6_reg_1125_reg[11]_i_1_n_11 ),
        .Q(add_ln102_6_reg_1125[8]),
        .R(1'b0));
  FDRE \add_ln102_6_reg_1125_reg[9] 
       (.C(ap_clk),
        .CE(add_ln102_6_reg_11250),
        .D(\add_ln102_6_reg_1125_reg[11]_i_1_n_10 ),
        .Q(add_ln102_6_reg_1125[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_reg_990[11]_i_2 
       (.I0(add_ln100_1_reg_919[11]),
        .I1(mul_ln102_reg_975[11]),
        .O(\add_ln102_reg_990[11]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_reg_990[11]_i_3 
       (.I0(add_ln100_1_reg_919[10]),
        .I1(mul_ln102_reg_975[10]),
        .O(\add_ln102_reg_990[11]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_reg_990[11]_i_4 
       (.I0(add_ln100_1_reg_919[9]),
        .I1(mul_ln102_reg_975[9]),
        .O(\add_ln102_reg_990[11]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_reg_990[11]_i_5 
       (.I0(add_ln100_1_reg_919[8]),
        .I1(mul_ln102_reg_975[8]),
        .O(\add_ln102_reg_990[11]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_reg_990[15]_i_2 
       (.I0(add_ln100_1_reg_919[15]),
        .I1(mul_ln102_reg_975[15]),
        .O(\add_ln102_reg_990[15]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_reg_990[15]_i_3 
       (.I0(add_ln100_1_reg_919[14]),
        .I1(mul_ln102_reg_975[14]),
        .O(\add_ln102_reg_990[15]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_reg_990[15]_i_4 
       (.I0(add_ln100_1_reg_919[13]),
        .I1(mul_ln102_reg_975[13]),
        .O(\add_ln102_reg_990[15]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_reg_990[15]_i_5 
       (.I0(add_ln100_1_reg_919[12]),
        .I1(mul_ln102_reg_975[12]),
        .O(\add_ln102_reg_990[15]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_reg_990[19]_i_2 
       (.I0(add_ln100_1_reg_919[19]),
        .I1(mul_ln102_reg_975[19]),
        .O(\add_ln102_reg_990[19]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_reg_990[19]_i_3 
       (.I0(add_ln100_1_reg_919[18]),
        .I1(mul_ln102_reg_975[18]),
        .O(\add_ln102_reg_990[19]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_reg_990[19]_i_4 
       (.I0(add_ln100_1_reg_919[17]),
        .I1(mul_ln102_reg_975[17]),
        .O(\add_ln102_reg_990[19]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_reg_990[19]_i_5 
       (.I0(add_ln100_1_reg_919[16]),
        .I1(mul_ln102_reg_975[16]),
        .O(\add_ln102_reg_990[19]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_reg_990[23]_i_2 
       (.I0(add_ln100_1_reg_919[23]),
        .I1(mul_ln102_reg_975[23]),
        .O(\add_ln102_reg_990[23]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_reg_990[23]_i_3 
       (.I0(add_ln100_1_reg_919[22]),
        .I1(mul_ln102_reg_975[22]),
        .O(\add_ln102_reg_990[23]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_reg_990[23]_i_4 
       (.I0(add_ln100_1_reg_919[21]),
        .I1(mul_ln102_reg_975[21]),
        .O(\add_ln102_reg_990[23]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_reg_990[23]_i_5 
       (.I0(add_ln100_1_reg_919[20]),
        .I1(mul_ln102_reg_975[20]),
        .O(\add_ln102_reg_990[23]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_reg_990[27]_i_2 
       (.I0(add_ln100_1_reg_919[27]),
        .I1(mul_ln102_reg_975[27]),
        .O(\add_ln102_reg_990[27]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_reg_990[27]_i_3 
       (.I0(add_ln100_1_reg_919[26]),
        .I1(mul_ln102_reg_975[26]),
        .O(\add_ln102_reg_990[27]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_reg_990[27]_i_4 
       (.I0(add_ln100_1_reg_919[25]),
        .I1(mul_ln102_reg_975[25]),
        .O(\add_ln102_reg_990[27]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_reg_990[27]_i_5 
       (.I0(add_ln100_1_reg_919[24]),
        .I1(mul_ln102_reg_975[24]),
        .O(\add_ln102_reg_990[27]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln102_reg_990[31]_i_1 
       (.I0(ap_CS_fsm_pp0_stage8),
        .I1(\icmp_ln98_reg_853_reg_n_4_[0] ),
        .O(add_ln102_reg_9900));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_reg_990[31]_i_3 
       (.I0(mul_ln102_reg_975[31]),
        .I1(add_ln100_1_reg_919[31]),
        .O(\add_ln102_reg_990[31]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_reg_990[31]_i_4 
       (.I0(add_ln100_1_reg_919[30]),
        .I1(mul_ln102_reg_975[30]),
        .O(\add_ln102_reg_990[31]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_reg_990[31]_i_5 
       (.I0(add_ln100_1_reg_919[29]),
        .I1(mul_ln102_reg_975[29]),
        .O(\add_ln102_reg_990[31]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_reg_990[31]_i_6 
       (.I0(add_ln100_1_reg_919[28]),
        .I1(mul_ln102_reg_975[28]),
        .O(\add_ln102_reg_990[31]_i_6_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_reg_990[3]_i_2 
       (.I0(add_ln100_1_reg_919[3]),
        .I1(mul_ln102_reg_975[3]),
        .O(\add_ln102_reg_990[3]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_reg_990[3]_i_3 
       (.I0(add_ln100_1_reg_919[2]),
        .I1(mul_ln102_reg_975[2]),
        .O(\add_ln102_reg_990[3]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_reg_990[3]_i_4 
       (.I0(add_ln100_1_reg_919[1]),
        .I1(mul_ln102_reg_975[1]),
        .O(\add_ln102_reg_990[3]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_reg_990[3]_i_5 
       (.I0(add_ln100_1_reg_919[0]),
        .I1(mul_ln102_reg_975[0]),
        .O(\add_ln102_reg_990[3]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_reg_990[7]_i_2 
       (.I0(add_ln100_1_reg_919[7]),
        .I1(mul_ln102_reg_975[7]),
        .O(\add_ln102_reg_990[7]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_reg_990[7]_i_3 
       (.I0(add_ln100_1_reg_919[6]),
        .I1(mul_ln102_reg_975[6]),
        .O(\add_ln102_reg_990[7]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_reg_990[7]_i_4 
       (.I0(add_ln100_1_reg_919[5]),
        .I1(mul_ln102_reg_975[5]),
        .O(\add_ln102_reg_990[7]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_reg_990[7]_i_5 
       (.I0(add_ln100_1_reg_919[4]),
        .I1(mul_ln102_reg_975[4]),
        .O(\add_ln102_reg_990[7]_i_5_n_4 ));
  FDRE \add_ln102_reg_990_reg[0] 
       (.C(ap_clk),
        .CE(add_ln102_reg_9900),
        .D(data7[0]),
        .Q(add_ln102_reg_990[0]),
        .R(1'b0));
  FDRE \add_ln102_reg_990_reg[10] 
       (.C(ap_clk),
        .CE(add_ln102_reg_9900),
        .D(data7[10]),
        .Q(add_ln102_reg_990[10]),
        .R(1'b0));
  FDRE \add_ln102_reg_990_reg[11] 
       (.C(ap_clk),
        .CE(add_ln102_reg_9900),
        .D(data7[11]),
        .Q(add_ln102_reg_990[11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln102_reg_990_reg[11]_i_1 
       (.CI(\add_ln102_reg_990_reg[7]_i_1_n_4 ),
        .CO({\add_ln102_reg_990_reg[11]_i_1_n_4 ,\add_ln102_reg_990_reg[11]_i_1_n_5 ,\add_ln102_reg_990_reg[11]_i_1_n_6 ,\add_ln102_reg_990_reg[11]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(add_ln100_1_reg_919[11:8]),
        .O(data7[11:8]),
        .S({\add_ln102_reg_990[11]_i_2_n_4 ,\add_ln102_reg_990[11]_i_3_n_4 ,\add_ln102_reg_990[11]_i_4_n_4 ,\add_ln102_reg_990[11]_i_5_n_4 }));
  FDRE \add_ln102_reg_990_reg[12] 
       (.C(ap_clk),
        .CE(add_ln102_reg_9900),
        .D(data7[12]),
        .Q(add_ln102_reg_990[12]),
        .R(1'b0));
  FDRE \add_ln102_reg_990_reg[13] 
       (.C(ap_clk),
        .CE(add_ln102_reg_9900),
        .D(data7[13]),
        .Q(add_ln102_reg_990[13]),
        .R(1'b0));
  FDRE \add_ln102_reg_990_reg[14] 
       (.C(ap_clk),
        .CE(add_ln102_reg_9900),
        .D(data7[14]),
        .Q(add_ln102_reg_990[14]),
        .R(1'b0));
  FDRE \add_ln102_reg_990_reg[15] 
       (.C(ap_clk),
        .CE(add_ln102_reg_9900),
        .D(data7[15]),
        .Q(add_ln102_reg_990[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln102_reg_990_reg[15]_i_1 
       (.CI(\add_ln102_reg_990_reg[11]_i_1_n_4 ),
        .CO({\add_ln102_reg_990_reg[15]_i_1_n_4 ,\add_ln102_reg_990_reg[15]_i_1_n_5 ,\add_ln102_reg_990_reg[15]_i_1_n_6 ,\add_ln102_reg_990_reg[15]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(add_ln100_1_reg_919[15:12]),
        .O(data7[15:12]),
        .S({\add_ln102_reg_990[15]_i_2_n_4 ,\add_ln102_reg_990[15]_i_3_n_4 ,\add_ln102_reg_990[15]_i_4_n_4 ,\add_ln102_reg_990[15]_i_5_n_4 }));
  FDRE \add_ln102_reg_990_reg[16] 
       (.C(ap_clk),
        .CE(add_ln102_reg_9900),
        .D(data7[16]),
        .Q(add_ln102_reg_990[16]),
        .R(1'b0));
  FDRE \add_ln102_reg_990_reg[17] 
       (.C(ap_clk),
        .CE(add_ln102_reg_9900),
        .D(data7[17]),
        .Q(add_ln102_reg_990[17]),
        .R(1'b0));
  FDRE \add_ln102_reg_990_reg[18] 
       (.C(ap_clk),
        .CE(add_ln102_reg_9900),
        .D(data7[18]),
        .Q(add_ln102_reg_990[18]),
        .R(1'b0));
  FDRE \add_ln102_reg_990_reg[19] 
       (.C(ap_clk),
        .CE(add_ln102_reg_9900),
        .D(data7[19]),
        .Q(add_ln102_reg_990[19]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln102_reg_990_reg[19]_i_1 
       (.CI(\add_ln102_reg_990_reg[15]_i_1_n_4 ),
        .CO({\add_ln102_reg_990_reg[19]_i_1_n_4 ,\add_ln102_reg_990_reg[19]_i_1_n_5 ,\add_ln102_reg_990_reg[19]_i_1_n_6 ,\add_ln102_reg_990_reg[19]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(add_ln100_1_reg_919[19:16]),
        .O(data7[19:16]),
        .S({\add_ln102_reg_990[19]_i_2_n_4 ,\add_ln102_reg_990[19]_i_3_n_4 ,\add_ln102_reg_990[19]_i_4_n_4 ,\add_ln102_reg_990[19]_i_5_n_4 }));
  FDRE \add_ln102_reg_990_reg[1] 
       (.C(ap_clk),
        .CE(add_ln102_reg_9900),
        .D(data7[1]),
        .Q(add_ln102_reg_990[1]),
        .R(1'b0));
  FDRE \add_ln102_reg_990_reg[20] 
       (.C(ap_clk),
        .CE(add_ln102_reg_9900),
        .D(data7[20]),
        .Q(add_ln102_reg_990[20]),
        .R(1'b0));
  FDRE \add_ln102_reg_990_reg[21] 
       (.C(ap_clk),
        .CE(add_ln102_reg_9900),
        .D(data7[21]),
        .Q(add_ln102_reg_990[21]),
        .R(1'b0));
  FDRE \add_ln102_reg_990_reg[22] 
       (.C(ap_clk),
        .CE(add_ln102_reg_9900),
        .D(data7[22]),
        .Q(add_ln102_reg_990[22]),
        .R(1'b0));
  FDRE \add_ln102_reg_990_reg[23] 
       (.C(ap_clk),
        .CE(add_ln102_reg_9900),
        .D(data7[23]),
        .Q(add_ln102_reg_990[23]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln102_reg_990_reg[23]_i_1 
       (.CI(\add_ln102_reg_990_reg[19]_i_1_n_4 ),
        .CO({\add_ln102_reg_990_reg[23]_i_1_n_4 ,\add_ln102_reg_990_reg[23]_i_1_n_5 ,\add_ln102_reg_990_reg[23]_i_1_n_6 ,\add_ln102_reg_990_reg[23]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(add_ln100_1_reg_919[23:20]),
        .O(data7[23:20]),
        .S({\add_ln102_reg_990[23]_i_2_n_4 ,\add_ln102_reg_990[23]_i_3_n_4 ,\add_ln102_reg_990[23]_i_4_n_4 ,\add_ln102_reg_990[23]_i_5_n_4 }));
  FDRE \add_ln102_reg_990_reg[24] 
       (.C(ap_clk),
        .CE(add_ln102_reg_9900),
        .D(data7[24]),
        .Q(add_ln102_reg_990[24]),
        .R(1'b0));
  FDRE \add_ln102_reg_990_reg[25] 
       (.C(ap_clk),
        .CE(add_ln102_reg_9900),
        .D(data7[25]),
        .Q(add_ln102_reg_990[25]),
        .R(1'b0));
  FDRE \add_ln102_reg_990_reg[26] 
       (.C(ap_clk),
        .CE(add_ln102_reg_9900),
        .D(data7[26]),
        .Q(add_ln102_reg_990[26]),
        .R(1'b0));
  FDRE \add_ln102_reg_990_reg[27] 
       (.C(ap_clk),
        .CE(add_ln102_reg_9900),
        .D(data7[27]),
        .Q(add_ln102_reg_990[27]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln102_reg_990_reg[27]_i_1 
       (.CI(\add_ln102_reg_990_reg[23]_i_1_n_4 ),
        .CO({\add_ln102_reg_990_reg[27]_i_1_n_4 ,\add_ln102_reg_990_reg[27]_i_1_n_5 ,\add_ln102_reg_990_reg[27]_i_1_n_6 ,\add_ln102_reg_990_reg[27]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(add_ln100_1_reg_919[27:24]),
        .O(data7[27:24]),
        .S({\add_ln102_reg_990[27]_i_2_n_4 ,\add_ln102_reg_990[27]_i_3_n_4 ,\add_ln102_reg_990[27]_i_4_n_4 ,\add_ln102_reg_990[27]_i_5_n_4 }));
  FDRE \add_ln102_reg_990_reg[28] 
       (.C(ap_clk),
        .CE(add_ln102_reg_9900),
        .D(data7[28]),
        .Q(add_ln102_reg_990[28]),
        .R(1'b0));
  FDRE \add_ln102_reg_990_reg[29] 
       (.C(ap_clk),
        .CE(add_ln102_reg_9900),
        .D(data7[29]),
        .Q(add_ln102_reg_990[29]),
        .R(1'b0));
  FDRE \add_ln102_reg_990_reg[2] 
       (.C(ap_clk),
        .CE(add_ln102_reg_9900),
        .D(data7[2]),
        .Q(add_ln102_reg_990[2]),
        .R(1'b0));
  FDRE \add_ln102_reg_990_reg[30] 
       (.C(ap_clk),
        .CE(add_ln102_reg_9900),
        .D(data7[30]),
        .Q(add_ln102_reg_990[30]),
        .R(1'b0));
  FDRE \add_ln102_reg_990_reg[31] 
       (.C(ap_clk),
        .CE(add_ln102_reg_9900),
        .D(data7[31]),
        .Q(add_ln102_reg_990[31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln102_reg_990_reg[31]_i_2 
       (.CI(\add_ln102_reg_990_reg[27]_i_1_n_4 ),
        .CO({\NLW_add_ln102_reg_990_reg[31]_i_2_CO_UNCONNECTED [3],\add_ln102_reg_990_reg[31]_i_2_n_5 ,\add_ln102_reg_990_reg[31]_i_2_n_6 ,\add_ln102_reg_990_reg[31]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,add_ln100_1_reg_919[30:28]}),
        .O(data7[31:28]),
        .S({\add_ln102_reg_990[31]_i_3_n_4 ,\add_ln102_reg_990[31]_i_4_n_4 ,\add_ln102_reg_990[31]_i_5_n_4 ,\add_ln102_reg_990[31]_i_6_n_4 }));
  FDRE \add_ln102_reg_990_reg[3] 
       (.C(ap_clk),
        .CE(add_ln102_reg_9900),
        .D(data7[3]),
        .Q(add_ln102_reg_990[3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln102_reg_990_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln102_reg_990_reg[3]_i_1_n_4 ,\add_ln102_reg_990_reg[3]_i_1_n_5 ,\add_ln102_reg_990_reg[3]_i_1_n_6 ,\add_ln102_reg_990_reg[3]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(add_ln100_1_reg_919[3:0]),
        .O(data7[3:0]),
        .S({\add_ln102_reg_990[3]_i_2_n_4 ,\add_ln102_reg_990[3]_i_3_n_4 ,\add_ln102_reg_990[3]_i_4_n_4 ,\add_ln102_reg_990[3]_i_5_n_4 }));
  FDRE \add_ln102_reg_990_reg[4] 
       (.C(ap_clk),
        .CE(add_ln102_reg_9900),
        .D(data7[4]),
        .Q(add_ln102_reg_990[4]),
        .R(1'b0));
  FDRE \add_ln102_reg_990_reg[5] 
       (.C(ap_clk),
        .CE(add_ln102_reg_9900),
        .D(data7[5]),
        .Q(add_ln102_reg_990[5]),
        .R(1'b0));
  FDRE \add_ln102_reg_990_reg[6] 
       (.C(ap_clk),
        .CE(add_ln102_reg_9900),
        .D(data7[6]),
        .Q(add_ln102_reg_990[6]),
        .R(1'b0));
  FDRE \add_ln102_reg_990_reg[7] 
       (.C(ap_clk),
        .CE(add_ln102_reg_9900),
        .D(data7[7]),
        .Q(add_ln102_reg_990[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln102_reg_990_reg[7]_i_1 
       (.CI(\add_ln102_reg_990_reg[3]_i_1_n_4 ),
        .CO({\add_ln102_reg_990_reg[7]_i_1_n_4 ,\add_ln102_reg_990_reg[7]_i_1_n_5 ,\add_ln102_reg_990_reg[7]_i_1_n_6 ,\add_ln102_reg_990_reg[7]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(add_ln100_1_reg_919[7:4]),
        .O(data7[7:4]),
        .S({\add_ln102_reg_990[7]_i_2_n_4 ,\add_ln102_reg_990[7]_i_3_n_4 ,\add_ln102_reg_990[7]_i_4_n_4 ,\add_ln102_reg_990[7]_i_5_n_4 }));
  FDRE \add_ln102_reg_990_reg[8] 
       (.C(ap_clk),
        .CE(add_ln102_reg_9900),
        .D(data7[8]),
        .Q(add_ln102_reg_990[8]),
        .R(1'b0));
  FDRE \add_ln102_reg_990_reg[9] 
       (.C(ap_clk),
        .CE(add_ln102_reg_9900),
        .D(data7[9]),
        .Q(add_ln102_reg_990[9]),
        .R(1'b0));
  FDRE \add_ln98_9_reg_872_reg[3] 
       (.C(ap_clk),
        .CE(add_ln98_9_reg_8720),
        .D(flow_control_loop_pipe_sequential_init_U_n_17),
        .Q(add_ln98_9_reg_872),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFFAAAE)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_ready),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg),
        .I4(ap_CS_fsm_pp0_stage42),
        .O(ap_NS_fsm[0]));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT5 #(
    .INIT(32'hB8000000)) 
    \ap_CS_fsm[0]_i_2 
       (.I0(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(\icmp_ln98_reg_853_reg_n_4_[0] ),
        .I4(ap_CS_fsm_pp0_stage1),
        .O(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_ready));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(\ap_CS_fsm[1]_i_2_n_4 ),
        .I1(\ap_CS_fsm[1]_i_3_n_4 ),
        .I2(ap_CS_fsm_pp0_stage24),
        .I3(ap_CS_fsm_pp0_stage29),
        .I4(\ap_CS_fsm[1]_i_4_n_4 ),
        .I5(\ap_CS_fsm[1]_i_5_n_4 ),
        .O(ap_NS_fsm[1]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[1]_i_10 
       (.I0(\ap_CS_fsm_reg_n_4_[11] ),
        .I1(ap_CS_fsm_pp0_stage23),
        .I2(\ap_CS_fsm_reg_n_4_[36] ),
        .I3(ap_CS_fsm_pp0_stage28),
        .O(\ap_CS_fsm[1]_i_10_n_4 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[1]_i_2 
       (.I0(\ap_CS_fsm[1]_i_6_n_4 ),
        .I1(ap_CS_fsm_pp0_stage12),
        .I2(ap_CS_fsm_pp0_stage32),
        .I3(ap_CS_fsm_pp0_stage37),
        .I4(ap_CS_fsm_pp0_stage9),
        .I5(\ap_CS_fsm[1]_i_7_n_4 ),
        .O(\ap_CS_fsm[1]_i_2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[1]_i_3 
       (.I0(ap_CS_fsm_pp0_stage14),
        .I1(ap_CS_fsm_pp0_stage19),
        .O(\ap_CS_fsm[1]_i_3_n_4 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[1]_i_4 
       (.I0(\ap_CS_fsm_reg_n_4_[20] ),
        .I1(ap_CS_fsm_pp0_stage10),
        .I2(ap_CS_fsm_pp0_stage18),
        .I3(ap_CS_fsm_pp0_stage33),
        .O(\ap_CS_fsm[1]_i_4_n_4 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    \ap_CS_fsm[1]_i_5 
       (.I0(mul_32s_11s_32_2_1_U12_n_39),
        .I1(\ap_CS_fsm[1]_i_8_n_4 ),
        .I2(\ap_CS_fsm_reg_n_4_[26] ),
        .I3(ap_CS_fsm_pp0_stage38),
        .I4(ap_CS_fsm_pp0_stage22),
        .I5(ap_CS_fsm_pp0_stage27),
        .O(\ap_CS_fsm[1]_i_5_n_4 ));
  LUT4 #(
    .INIT(16'hEEEF)) 
    \ap_CS_fsm[1]_i_6 
       (.I0(ap_CS_fsm_pp0_stage40),
        .I1(ap_CS_fsm_pp0_stage30),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg),
        .O(\ap_CS_fsm[1]_i_6_n_4 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ap_CS_fsm[1]_i_7 
       (.I0(ap_CS_fsm_pp0_stage42),
        .I1(ap_CS_fsm_pp0_stage34),
        .I2(ap_CS_fsm_pp0_stage15),
        .I3(ap_CS_fsm_pp0_stage25),
        .I4(\ap_CS_fsm[1]_i_9_n_4 ),
        .O(\ap_CS_fsm[1]_i_7_n_4 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ap_CS_fsm[1]_i_8 
       (.I0(\ap_CS_fsm_reg_n_4_[21] ),
        .I1(\ap_CS_fsm_reg_n_4_[41] ),
        .I2(\ap_CS_fsm_reg_n_4_[16] ),
        .I3(\ap_CS_fsm_reg_n_4_[31] ),
        .I4(\ap_CS_fsm[1]_i_10_n_4 ),
        .O(\ap_CS_fsm[1]_i_8_n_4 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[1]_i_9 
       (.I0(ap_CS_fsm_pp0_stage35),
        .I1(ap_CS_fsm_pp0_stage13),
        .I2(ap_CS_fsm_pp0_stage17),
        .I3(ap_CS_fsm_pp0_stage39),
        .O(\ap_CS_fsm[1]_i_9_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT5 #(
    .INIT(32'h222AAA2A)) 
    \ap_CS_fsm[2]_i_1 
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(\icmp_ln98_reg_853_reg_n_4_[0] ),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg),
        .O(ap_NS_fsm[2]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(ap_CS_fsm_pp0_stage0),
        .S(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage9),
        .Q(ap_CS_fsm_pp0_stage10),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage10),
        .Q(\ap_CS_fsm_reg_n_4_[11] ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[11] ),
        .Q(ap_CS_fsm_pp0_stage12),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage12),
        .Q(ap_CS_fsm_pp0_stage13),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage13),
        .Q(ap_CS_fsm_pp0_stage14),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage14),
        .Q(ap_CS_fsm_pp0_stage15),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage15),
        .Q(\ap_CS_fsm_reg_n_4_[16] ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[16] ),
        .Q(ap_CS_fsm_pp0_stage17),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage17),
        .Q(ap_CS_fsm_pp0_stage18),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage18),
        .Q(ap_CS_fsm_pp0_stage19),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_pp0_stage1),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage19),
        .Q(\ap_CS_fsm_reg_n_4_[20] ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[20] ),
        .Q(\ap_CS_fsm_reg_n_4_[21] ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[21] ),
        .Q(ap_CS_fsm_pp0_stage22),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage22),
        .Q(ap_CS_fsm_pp0_stage23),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage23),
        .Q(ap_CS_fsm_pp0_stage24),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage24),
        .Q(ap_CS_fsm_pp0_stage25),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage25),
        .Q(\ap_CS_fsm_reg_n_4_[26] ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[26] ),
        .Q(ap_CS_fsm_pp0_stage27),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage27),
        .Q(ap_CS_fsm_pp0_stage28),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage28),
        .Q(ap_CS_fsm_pp0_stage29),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_pp0_stage2),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage29),
        .Q(ap_CS_fsm_pp0_stage30),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage30),
        .Q(\ap_CS_fsm_reg_n_4_[31] ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[32] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[31] ),
        .Q(ap_CS_fsm_pp0_stage32),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[33] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage32),
        .Q(ap_CS_fsm_pp0_stage33),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[34] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage33),
        .Q(ap_CS_fsm_pp0_stage34),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[35] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage34),
        .Q(ap_CS_fsm_pp0_stage35),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[36] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage35),
        .Q(\ap_CS_fsm_reg_n_4_[36] ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[37] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[36] ),
        .Q(ap_CS_fsm_pp0_stage37),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[38] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage37),
        .Q(ap_CS_fsm_pp0_stage38),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[39] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage38),
        .Q(ap_CS_fsm_pp0_stage39),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage2),
        .Q(ap_CS_fsm_pp0_stage3),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[40] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage39),
        .Q(ap_CS_fsm_pp0_stage40),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[41] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage40),
        .Q(\ap_CS_fsm_reg_n_4_[41] ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[42] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[41] ),
        .Q(ap_CS_fsm_pp0_stage42),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage3),
        .Q(ap_CS_fsm_pp0_stage4),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage4),
        .Q(ap_CS_fsm_pp0_stage5),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage5),
        .Q(ap_CS_fsm_pp0_stage6),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage6),
        .Q(ap_CS_fsm_pp0_stage7),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage7),
        .Q(ap_CS_fsm_pp0_stage8),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage8),
        .Q(ap_CS_fsm_pp0_stage9),
        .R(SR));
  LUT6 #(
    .INIT(64'h7000707070000000)) 
    ap_enable_reg_pp0_iter0_reg_i_1__1
       (.I0(\icmp_ln98_reg_853_reg_n_4_[0] ),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ap_rst_n),
        .I3(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(ap_enable_reg_pp0_iter0_reg),
        .O(ap_enable_reg_pp0_iter0_reg_i_1__1_n_4));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_reg_i_1__1_n_4),
        .Q(ap_enable_reg_pp0_iter0_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h000088AAA0008800)) 
    ap_enable_reg_pp0_iter1_i_1
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg),
        .I3(ap_CS_fsm_pp0_stage42),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(ap_enable_reg_pp0_iter1),
        .O(ap_enable_reg_pp0_iter1_i_1_n_4));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1_n_4),
        .Q(ap_enable_reg_pp0_iter1),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    dout_reg_i_1
       (.I0(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0[31]),
        .I1(Q[2]),
        .I2(dout_reg_1[31]),
        .O(grp_fu_157_p0[31]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout_reg_i_10
       (.I0(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0[22]),
        .I1(Q[2]),
        .I2(dout_reg_1[22]),
        .O(grp_fu_157_p0[22]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout_reg_i_11
       (.I0(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0[21]),
        .I1(Q[2]),
        .I2(dout_reg_1[21]),
        .O(grp_fu_157_p0[21]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout_reg_i_12
       (.I0(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0[20]),
        .I1(Q[2]),
        .I2(dout_reg_1[20]),
        .O(grp_fu_157_p0[20]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout_reg_i_13
       (.I0(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0[19]),
        .I1(Q[2]),
        .I2(dout_reg_1[19]),
        .O(grp_fu_157_p0[19]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout_reg_i_14
       (.I0(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0[18]),
        .I1(Q[2]),
        .I2(dout_reg_1[18]),
        .O(grp_fu_157_p0[18]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout_reg_i_15
       (.I0(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0[17]),
        .I1(Q[2]),
        .I2(dout_reg_1[17]),
        .O(grp_fu_157_p0[17]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout_reg_i_2
       (.I0(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0[30]),
        .I1(Q[2]),
        .I2(dout_reg_1[30]),
        .O(grp_fu_157_p0[30]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout_reg_i_3
       (.I0(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0[29]),
        .I1(Q[2]),
        .I2(dout_reg_1[29]),
        .O(grp_fu_157_p0[29]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout_reg_i_4
       (.I0(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0[28]),
        .I1(Q[2]),
        .I2(dout_reg_1[28]),
        .O(grp_fu_157_p0[28]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout_reg_i_5
       (.I0(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0[27]),
        .I1(Q[2]),
        .I2(dout_reg_1[27]),
        .O(grp_fu_157_p0[27]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout_reg_i_6
       (.I0(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0[26]),
        .I1(Q[2]),
        .I2(dout_reg_1[26]),
        .O(grp_fu_157_p0[26]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout_reg_i_7
       (.I0(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0[25]),
        .I1(Q[2]),
        .I2(dout_reg_1[25]),
        .O(grp_fu_157_p0[25]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout_reg_i_8
       (.I0(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0[24]),
        .I1(Q[2]),
        .I2(dout_reg_1[24]),
        .O(grp_fu_157_p0[24]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout_reg_i_9
       (.I0(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0[23]),
        .I1(Q[2]),
        .I2(dout_reg_1[23]),
        .O(grp_fu_157_p0[23]));
  FDRE \empty_26_reg_878_reg[0] 
       (.C(ap_clk),
        .CE(add_ln98_9_reg_8720),
        .D(flow_control_loop_pipe_sequential_init_U_n_24),
        .Q(p_shl_cast_mid1_fu_386_p1[2]),
        .R(1'b0));
  FDRE \empty_26_reg_878_reg[1] 
       (.C(ap_clk),
        .CE(add_ln98_9_reg_8720),
        .D(flow_control_loop_pipe_sequential_init_U_n_23),
        .Q(p_shl_cast_mid1_fu_386_p1[3]),
        .R(1'b0));
  FDRE \empty_26_reg_878_reg[2] 
       (.C(ap_clk),
        .CE(add_ln98_9_reg_8720),
        .D(flow_control_loop_pipe_sequential_init_U_n_25),
        .Q(p_shl_cast_mid1_fu_386_p1[4]),
        .R(1'b0));
  FDRE \empty_reg_847_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(ap_sig_allocacmp_i_1[0]),
        .Q(p_shl_cast_fu_366_p1[2]),
        .R(1'b0));
  FDRE \empty_reg_847_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(ap_sig_allocacmp_i_1[1]),
        .Q(p_shl_cast_fu_366_p1[3]),
        .R(1'b0));
  FDRE \empty_reg_847_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(ap_sig_allocacmp_i_1[2]),
        .Q(p_shl_cast_fu_366_p1[4]),
        .R(1'b0));
  design_2_sw_compute_0_0_sw_compute_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U
       (.B({flow_control_loop_pipe_sequential_init_U_n_26,flow_control_loop_pipe_sequential_init_U_n_27,out[9:0]}),
        .D(D),
        .Q({ap_CS_fsm_pp0_stage42,ap_CS_fsm_pp0_stage2,ap_CS_fsm_pp0_stage1,ap_CS_fsm_pp0_stage0}),
        .SR(SR),
        .add_ln98_9_reg_8720(add_ln98_9_reg_8720),
        .\add_ln98_9_reg_872_reg[3] (i_fu_96),
        .add_ln98_fu_301_p2(add_ln98_fu_301_p2),
        .\ap_CS_fsm_reg[8] (flow_control_loop_pipe_sequential_init_U_n_39),
        .\ap_CS_fsm_reg[8]_0 ({flow_control_loop_pipe_sequential_init_U_n_40,flow_control_loop_pipe_sequential_init_U_n_41}),
        .\ap_CS_fsm_reg[8]_1 ({flow_control_loop_pipe_sequential_init_U_n_42,flow_control_loop_pipe_sequential_init_U_n_43}),
        .\ap_CS_fsm_reg[8]_2 ({flow_control_loop_pipe_sequential_init_U_n_44,flow_control_loop_pipe_sequential_init_U_n_45}),
        .\ap_CS_fsm_reg[8]_3 ({flow_control_loop_pipe_sequential_init_U_n_46,flow_control_loop_pipe_sequential_init_U_n_47}),
        .\ap_CS_fsm_reg[8]_4 (Q[1]),
        .ap_clk(ap_clk),
        .ap_done_cache_reg_0(\icmp_ln98_reg_853_reg_n_4_[0] ),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .ap_loop_init_int_reg_0(flow_control_loop_pipe_sequential_init_U_n_24),
        .ap_rst_n(ap_rst_n),
        .ap_sig_allocacmp_i_1(ap_sig_allocacmp_i_1),
        .grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_ready(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_ready),
        .grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg),
        .i_fu_96016_out(i_fu_96016_out),
        .\i_fu_96_reg[0] (flow_control_loop_pipe_sequential_init_U_n_23),
        .\i_fu_96_reg[2] (flow_control_loop_pipe_sequential_init_U_n_25),
        .\i_fu_96_reg[3] (flow_control_loop_pipe_sequential_init_U_n_17),
        .icmp_ln98_fu_295_p2(icmp_ln98_fu_295_p2),
        .\icmp_ln98_reg_853_reg[0] (\indvar_flatten58_fu_100_reg_n_4_[2] ),
        .\icmp_ln98_reg_853_reg[0]_0 (\indvar_flatten58_fu_100_reg_n_4_[4] ),
        .\icmp_ln98_reg_853_reg[0]_1 (\indvar_flatten58_fu_100_reg_n_4_[0] ),
        .\icmp_ln98_reg_853_reg[0]_2 (\indvar_flatten58_fu_100_reg_n_4_[3] ),
        .\icmp_ln98_reg_853_reg[0]_3 (\indvar_flatten58_fu_100_reg_n_4_[1] ),
        .indvar_flatten58_fu_100(indvar_flatten58_fu_100),
        .\j_fu_92_reg[0] (sext_ln100_fu_342_p1),
        .k_cast_reg_656(k_cast_reg_656),
        .out(out[10]),
        .p_0_in(p_0_in),
        .sel({Q[2],w_address0}),
        .\select_ln98_reg_864_reg[1] (j_fu_92),
        .tmp_product(mul_32s_11s_32_2_1_U12_n_43),
        .tmp_product_0(mul_32s_11s_32_2_1_U12_n_45),
        .tmp_product_1(mul_32s_11s_32_2_1_U12_n_44),
        .tmp_product_2(mul_32s_11s_32_2_1_U12_n_39));
  LUT6 #(
    .INIT(64'hBFBFBFFFAAAAAAAA)) 
    grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg_i_1
       (.I0(Q[1]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(\icmp_ln98_reg_853_reg_n_4_[0] ),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg),
        .O(\ap_CS_fsm_reg[7]_0 ));
  FDRE \i_1_reg_841_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(ap_sig_allocacmp_i_1[3]),
        .Q(i_1_reg_841),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \i_fu_96[0]_i_1 
       (.I0(p_shl_cast_mid1_fu_386_p1[2]),
        .I1(icmp_ln99_reg_857),
        .I2(p_shl_cast_fu_366_p1[2]),
        .O(select_ln98_2_fu_407_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \i_fu_96[1]_i_1 
       (.I0(p_shl_cast_mid1_fu_386_p1[3]),
        .I1(icmp_ln99_reg_857),
        .I2(p_shl_cast_fu_366_p1[3]),
        .O(select_ln98_2_fu_407_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \i_fu_96[2]_i_1 
       (.I0(p_shl_cast_fu_366_p1[4]),
        .I1(icmp_ln99_reg_857),
        .I2(p_shl_cast_mid1_fu_386_p1[4]),
        .O(select_ln98_2_fu_407_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \i_fu_96[3]_i_1 
       (.I0(add_ln98_9_reg_872),
        .I1(icmp_ln99_reg_857),
        .I2(i_1_reg_841),
        .O(select_ln98_3_fu_795_p3));
  FDRE \i_fu_96_reg[0] 
       (.C(ap_clk),
        .CE(i_fu_960),
        .D(select_ln98_2_fu_407_p3[0]),
        .Q(i_fu_96[0]),
        .R(i_fu_96016_out));
  FDRE \i_fu_96_reg[1] 
       (.C(ap_clk),
        .CE(i_fu_960),
        .D(select_ln98_2_fu_407_p3[1]),
        .Q(i_fu_96[1]),
        .R(i_fu_96016_out));
  FDRE \i_fu_96_reg[2] 
       (.C(ap_clk),
        .CE(i_fu_960),
        .D(select_ln98_2_fu_407_p3[2]),
        .Q(i_fu_96[2]),
        .R(i_fu_96016_out));
  FDRE \i_fu_96_reg[3] 
       (.C(ap_clk),
        .CE(i_fu_960),
        .D(select_ln98_3_fu_795_p3),
        .Q(i_fu_96[3]),
        .R(i_fu_96016_out));
  FDRE \icmp_ln98_reg_853_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(icmp_ln98_fu_295_p2),
        .Q(\icmp_ln98_reg_853_reg_n_4_[0] ),
        .R(1'b0));
  FDRE \icmp_ln99_reg_857_reg[0] 
       (.C(ap_clk),
        .CE(add_ln98_9_reg_8720),
        .D(p_0_in),
        .Q(icmp_ln99_reg_857),
        .R(1'b0));
  FDRE \indvar_flatten58_fu_100_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten58_fu_100),
        .D(add_ln98_fu_301_p2[0]),
        .Q(\indvar_flatten58_fu_100_reg_n_4_[0] ),
        .R(1'b0));
  FDRE \indvar_flatten58_fu_100_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten58_fu_100),
        .D(add_ln98_fu_301_p2[1]),
        .Q(\indvar_flatten58_fu_100_reg_n_4_[1] ),
        .R(1'b0));
  FDRE \indvar_flatten58_fu_100_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten58_fu_100),
        .D(add_ln98_fu_301_p2[2]),
        .Q(\indvar_flatten58_fu_100_reg_n_4_[2] ),
        .R(1'b0));
  FDRE \indvar_flatten58_fu_100_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten58_fu_100),
        .D(add_ln98_fu_301_p2[3]),
        .Q(\indvar_flatten58_fu_100_reg_n_4_[3] ),
        .R(1'b0));
  FDRE \indvar_flatten58_fu_100_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten58_fu_100),
        .D(add_ln98_fu_301_p2[4]),
        .Q(\indvar_flatten58_fu_100_reg_n_4_[4] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \j_fu_92[0]_i_1 
       (.I0(sext_ln100_1_fu_419_p1[0]),
        .O(add_ln99_fu_800_p2[0]));
  LUT5 #(
    .INIT(32'h00B80000)) 
    \j_fu_92[1]_i_2 
       (.I0(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(\icmp_ln98_reg_853_reg_n_4_[0] ),
        .I4(ap_CS_fsm_pp0_stage42),
        .O(i_fu_960));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \j_fu_92[1]_i_3 
       (.I0(sext_ln100_1_fu_419_p1[0]),
        .I1(sext_ln100_1_fu_419_p1[1]),
        .O(add_ln99_fu_800_p2[1]));
  FDRE \j_fu_92_reg[0] 
       (.C(ap_clk),
        .CE(i_fu_960),
        .D(add_ln99_fu_800_p2[0]),
        .Q(j_fu_92[0]),
        .R(i_fu_96016_out));
  FDRE \j_fu_92_reg[1] 
       (.C(ap_clk),
        .CE(i_fu_960),
        .D(add_ln99_fu_800_p2[1]),
        .Q(j_fu_92[1]),
        .R(i_fu_96016_out));
  design_2_sw_compute_0_0_sw_compute_mul_32s_11s_32_2_1_0 mul_32s_11s_32_2_1_U12
       (.B({flow_control_loop_pipe_sequential_init_U_n_40,flow_control_loop_pipe_sequential_init_U_n_41,out[9:0]}),
        .D(dout_reg__0),
        .E(reg_2580),
        .Q({ap_CS_fsm_pp0_stage40,ap_CS_fsm_pp0_stage35,ap_CS_fsm_pp0_stage30,ap_CS_fsm_pp0_stage25,\ap_CS_fsm_reg_n_4_[20] ,ap_CS_fsm_pp0_stage15,ap_CS_fsm_pp0_stage10,ap_CS_fsm_pp0_stage8,ap_CS_fsm_pp0_stage7,ap_CS_fsm_pp0_stage6,ap_CS_fsm_pp0_stage5,ap_CS_fsm_pp0_stage4,ap_CS_fsm_pp0_stage3,ap_CS_fsm_pp0_stage2,ap_CS_fsm_pp0_stage1,ap_CS_fsm_pp0_stage0}),
        .\ap_CS_fsm_reg[2] (mul_32s_11s_32_2_1_U12_n_39),
        .\ap_CS_fsm_reg[3] (mul_32s_11s_32_2_1_U12_n_43),
        .\ap_CS_fsm_reg[5] (mul_32s_11s_32_2_1_U12_n_44),
        .\ap_CS_fsm_reg[5]_0 (mul_32s_11s_32_2_1_U12_n_45),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .dout_reg_0(dout_reg_2),
        .dout_reg_1(Q[2]),
        .dout_reg_2(dout_reg),
        .dout_reg_3(sext_ln100_1_fu_419_p1),
        .dout_reg_4(\tmp_s_reg_904_reg_n_4_[3] ),
        .dout_reg_5(dout_reg_0),
        .dout_reg_6(\tmp_s_reg_904_reg_n_4_[4] ),
        .grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg),
        .grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg_reg(w_ce0),
        .reg_2620(reg_2620),
        .sel(w_address0),
        .tmp_product_0(\icmp_ln98_reg_853_reg_n_4_[0] ));
  design_2_sw_compute_0_0_sw_compute_mul_32s_11s_32_2_1_1 mul_32s_11s_32_2_1_U13
       (.B({flow_control_loop_pipe_sequential_init_U_n_42,flow_control_loop_pipe_sequential_init_U_n_43,out[9:0]}),
        .D(dout_reg__0_0),
        .Q({ap_CS_fsm_pp0_stage4,ap_CS_fsm_pp0_stage0}),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .dout_reg_0(w_ce0),
        .dout_reg_1(dout_reg_2),
        .dout_reg_2(flow_control_loop_pipe_sequential_init_U_n_41),
        .dout_reg_3(\icmp_ln98_reg_853_reg_n_4_[0] ),
        .grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg),
        .reg_2620(reg_2620));
  design_2_sw_compute_0_0_sw_compute_mul_32s_11s_32_2_1_2 mul_32s_11s_32_2_1_U14
       (.B({flow_control_loop_pipe_sequential_init_U_n_44,out[9:0]}),
        .D(dout_reg__0_1),
        .Q({ap_CS_fsm_pp0_stage5,ap_CS_fsm_pp0_stage0}),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .dout_reg_0(w_ce0),
        .dout_reg_1(dout_reg_2),
        .dout_reg_2(flow_control_loop_pipe_sequential_init_U_n_43),
        .dout_reg_3(\icmp_ln98_reg_853_reg_n_4_[0] ),
        .grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg),
        .reg_2620(reg_2620));
  design_2_sw_compute_0_0_sw_compute_mul_32s_11s_32_2_1_3 mul_32s_11s_32_2_1_U15
       (.B({flow_control_loop_pipe_sequential_init_U_n_45,flow_control_loop_pipe_sequential_init_U_n_46,out[9:0]}),
        .D(dout_reg__0_2),
        .E(reg_2660),
        .Q({ap_CS_fsm_pp0_stage6,ap_CS_fsm_pp0_stage2,ap_CS_fsm_pp0_stage0}),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .dout_reg_0(w_ce0),
        .dout_reg_1(dout_reg_2),
        .dout_reg_2(flow_control_loop_pipe_sequential_init_U_n_44),
        .grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg),
        .reg_2620(reg_2620),
        .tmp_product_0(\icmp_ln98_reg_853_reg_n_4_[0] ));
  design_2_sw_compute_0_0_sw_compute_mul_32s_11s_32_2_1_4 mul_32s_11s_32_2_1_U16
       (.B({flow_control_loop_pipe_sequential_init_U_n_47,out[9:0]}),
        .D(dout_reg__0_3),
        .Q({ap_CS_fsm_pp0_stage7,ap_CS_fsm_pp0_stage0}),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .dout_reg_0(w_ce0),
        .dout_reg_1(dout_reg_2),
        .dout_reg_2(flow_control_loop_pipe_sequential_init_U_n_46),
        .dout_reg_3(\icmp_ln98_reg_853_reg_n_4_[0] ),
        .grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg),
        .reg_2620(reg_2620));
  design_2_sw_compute_0_0_sw_compute_mul_32s_11s_32_2_1_5 mul_32s_11s_32_2_1_U17
       (.B({flow_control_loop_pipe_sequential_init_U_n_26,flow_control_loop_pipe_sequential_init_U_n_27,out[9:0]}),
        .D(dout_reg__0_4),
        .Q({ap_CS_fsm_pp0_stage8,ap_CS_fsm_pp0_stage0}),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .dout_reg_0(w_ce0),
        .dout_reg_1(dout_reg_2),
        .dout_reg_2(\icmp_ln98_reg_853_reg_n_4_[0] ),
        .grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg),
        .reg_2620(reg_2620));
  design_2_sw_compute_0_0_sw_compute_mul_32s_11s_32_2_1_6 mul_32s_11s_32_2_1_U18
       (.B({flow_control_loop_pipe_sequential_init_U_n_39,out[9:0]}),
        .D(dout_reg__0_5),
        .Q({ap_CS_fsm_pp0_stage9,ap_CS_fsm_pp0_stage0}),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .dout_reg_0(w_ce0),
        .dout_reg_1(dout_reg_2),
        .dout_reg_2(\icmp_ln98_reg_853_reg_n_4_[0] ),
        .grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg),
        .reg_2620(reg_2620));
  LUT2 #(
    .INIT(4'h2)) 
    \mul_ln102_1_reg_1020[31]_i_1 
       (.I0(ap_CS_fsm_pp0_stage12),
        .I1(\icmp_ln98_reg_853_reg_n_4_[0] ),
        .O(mul_ln102_1_reg_10200));
  FDRE \mul_ln102_1_reg_1020_reg[0] 
       (.C(ap_clk),
        .CE(mul_ln102_1_reg_10200),
        .D(dout_reg__0[0]),
        .Q(mul_ln102_1_reg_1020[0]),
        .R(1'b0));
  FDRE \mul_ln102_1_reg_1020_reg[10] 
       (.C(ap_clk),
        .CE(mul_ln102_1_reg_10200),
        .D(dout_reg__0[10]),
        .Q(mul_ln102_1_reg_1020[10]),
        .R(1'b0));
  FDRE \mul_ln102_1_reg_1020_reg[11] 
       (.C(ap_clk),
        .CE(mul_ln102_1_reg_10200),
        .D(dout_reg__0[11]),
        .Q(mul_ln102_1_reg_1020[11]),
        .R(1'b0));
  FDRE \mul_ln102_1_reg_1020_reg[12] 
       (.C(ap_clk),
        .CE(mul_ln102_1_reg_10200),
        .D(dout_reg__0[12]),
        .Q(mul_ln102_1_reg_1020[12]),
        .R(1'b0));
  FDRE \mul_ln102_1_reg_1020_reg[13] 
       (.C(ap_clk),
        .CE(mul_ln102_1_reg_10200),
        .D(dout_reg__0[13]),
        .Q(mul_ln102_1_reg_1020[13]),
        .R(1'b0));
  FDRE \mul_ln102_1_reg_1020_reg[14] 
       (.C(ap_clk),
        .CE(mul_ln102_1_reg_10200),
        .D(dout_reg__0[14]),
        .Q(mul_ln102_1_reg_1020[14]),
        .R(1'b0));
  FDRE \mul_ln102_1_reg_1020_reg[15] 
       (.C(ap_clk),
        .CE(mul_ln102_1_reg_10200),
        .D(dout_reg__0[15]),
        .Q(mul_ln102_1_reg_1020[15]),
        .R(1'b0));
  FDRE \mul_ln102_1_reg_1020_reg[16] 
       (.C(ap_clk),
        .CE(mul_ln102_1_reg_10200),
        .D(dout_reg__0[16]),
        .Q(mul_ln102_1_reg_1020[16]),
        .R(1'b0));
  FDRE \mul_ln102_1_reg_1020_reg[17] 
       (.C(ap_clk),
        .CE(mul_ln102_1_reg_10200),
        .D(dout_reg__0[17]),
        .Q(mul_ln102_1_reg_1020[17]),
        .R(1'b0));
  FDRE \mul_ln102_1_reg_1020_reg[18] 
       (.C(ap_clk),
        .CE(mul_ln102_1_reg_10200),
        .D(dout_reg__0[18]),
        .Q(mul_ln102_1_reg_1020[18]),
        .R(1'b0));
  FDRE \mul_ln102_1_reg_1020_reg[19] 
       (.C(ap_clk),
        .CE(mul_ln102_1_reg_10200),
        .D(dout_reg__0[19]),
        .Q(mul_ln102_1_reg_1020[19]),
        .R(1'b0));
  FDRE \mul_ln102_1_reg_1020_reg[1] 
       (.C(ap_clk),
        .CE(mul_ln102_1_reg_10200),
        .D(dout_reg__0[1]),
        .Q(mul_ln102_1_reg_1020[1]),
        .R(1'b0));
  FDRE \mul_ln102_1_reg_1020_reg[20] 
       (.C(ap_clk),
        .CE(mul_ln102_1_reg_10200),
        .D(dout_reg__0[20]),
        .Q(mul_ln102_1_reg_1020[20]),
        .R(1'b0));
  FDRE \mul_ln102_1_reg_1020_reg[21] 
       (.C(ap_clk),
        .CE(mul_ln102_1_reg_10200),
        .D(dout_reg__0[21]),
        .Q(mul_ln102_1_reg_1020[21]),
        .R(1'b0));
  FDRE \mul_ln102_1_reg_1020_reg[22] 
       (.C(ap_clk),
        .CE(mul_ln102_1_reg_10200),
        .D(dout_reg__0[22]),
        .Q(mul_ln102_1_reg_1020[22]),
        .R(1'b0));
  FDRE \mul_ln102_1_reg_1020_reg[23] 
       (.C(ap_clk),
        .CE(mul_ln102_1_reg_10200),
        .D(dout_reg__0[23]),
        .Q(mul_ln102_1_reg_1020[23]),
        .R(1'b0));
  FDRE \mul_ln102_1_reg_1020_reg[24] 
       (.C(ap_clk),
        .CE(mul_ln102_1_reg_10200),
        .D(dout_reg__0[24]),
        .Q(mul_ln102_1_reg_1020[24]),
        .R(1'b0));
  FDRE \mul_ln102_1_reg_1020_reg[25] 
       (.C(ap_clk),
        .CE(mul_ln102_1_reg_10200),
        .D(dout_reg__0[25]),
        .Q(mul_ln102_1_reg_1020[25]),
        .R(1'b0));
  FDRE \mul_ln102_1_reg_1020_reg[26] 
       (.C(ap_clk),
        .CE(mul_ln102_1_reg_10200),
        .D(dout_reg__0[26]),
        .Q(mul_ln102_1_reg_1020[26]),
        .R(1'b0));
  FDRE \mul_ln102_1_reg_1020_reg[27] 
       (.C(ap_clk),
        .CE(mul_ln102_1_reg_10200),
        .D(dout_reg__0[27]),
        .Q(mul_ln102_1_reg_1020[27]),
        .R(1'b0));
  FDRE \mul_ln102_1_reg_1020_reg[28] 
       (.C(ap_clk),
        .CE(mul_ln102_1_reg_10200),
        .D(dout_reg__0[28]),
        .Q(mul_ln102_1_reg_1020[28]),
        .R(1'b0));
  FDRE \mul_ln102_1_reg_1020_reg[29] 
       (.C(ap_clk),
        .CE(mul_ln102_1_reg_10200),
        .D(dout_reg__0[29]),
        .Q(mul_ln102_1_reg_1020[29]),
        .R(1'b0));
  FDRE \mul_ln102_1_reg_1020_reg[2] 
       (.C(ap_clk),
        .CE(mul_ln102_1_reg_10200),
        .D(dout_reg__0[2]),
        .Q(mul_ln102_1_reg_1020[2]),
        .R(1'b0));
  FDRE \mul_ln102_1_reg_1020_reg[30] 
       (.C(ap_clk),
        .CE(mul_ln102_1_reg_10200),
        .D(dout_reg__0[30]),
        .Q(mul_ln102_1_reg_1020[30]),
        .R(1'b0));
  FDRE \mul_ln102_1_reg_1020_reg[31] 
       (.C(ap_clk),
        .CE(mul_ln102_1_reg_10200),
        .D(dout_reg__0[31]),
        .Q(mul_ln102_1_reg_1020[31]),
        .R(1'b0));
  FDRE \mul_ln102_1_reg_1020_reg[3] 
       (.C(ap_clk),
        .CE(mul_ln102_1_reg_10200),
        .D(dout_reg__0[3]),
        .Q(mul_ln102_1_reg_1020[3]),
        .R(1'b0));
  FDRE \mul_ln102_1_reg_1020_reg[4] 
       (.C(ap_clk),
        .CE(mul_ln102_1_reg_10200),
        .D(dout_reg__0[4]),
        .Q(mul_ln102_1_reg_1020[4]),
        .R(1'b0));
  FDRE \mul_ln102_1_reg_1020_reg[5] 
       (.C(ap_clk),
        .CE(mul_ln102_1_reg_10200),
        .D(dout_reg__0[5]),
        .Q(mul_ln102_1_reg_1020[5]),
        .R(1'b0));
  FDRE \mul_ln102_1_reg_1020_reg[6] 
       (.C(ap_clk),
        .CE(mul_ln102_1_reg_10200),
        .D(dout_reg__0[6]),
        .Q(mul_ln102_1_reg_1020[6]),
        .R(1'b0));
  FDRE \mul_ln102_1_reg_1020_reg[7] 
       (.C(ap_clk),
        .CE(mul_ln102_1_reg_10200),
        .D(dout_reg__0[7]),
        .Q(mul_ln102_1_reg_1020[7]),
        .R(1'b0));
  FDRE \mul_ln102_1_reg_1020_reg[8] 
       (.C(ap_clk),
        .CE(mul_ln102_1_reg_10200),
        .D(dout_reg__0[8]),
        .Q(mul_ln102_1_reg_1020[8]),
        .R(1'b0));
  FDRE \mul_ln102_1_reg_1020_reg[9] 
       (.C(ap_clk),
        .CE(mul_ln102_1_reg_10200),
        .D(dout_reg__0[9]),
        .Q(mul_ln102_1_reg_1020[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \mul_ln102_2_reg_1040[31]_i_1 
       (.I0(ap_CS_fsm_pp0_stage17),
        .I1(\icmp_ln98_reg_853_reg_n_4_[0] ),
        .O(mul_ln102_2_reg_10400));
  FDRE \mul_ln102_2_reg_1040_reg[0] 
       (.C(ap_clk),
        .CE(mul_ln102_2_reg_10400),
        .D(dout_reg__0_0[0]),
        .Q(mul_ln102_2_reg_1040[0]),
        .R(1'b0));
  FDRE \mul_ln102_2_reg_1040_reg[10] 
       (.C(ap_clk),
        .CE(mul_ln102_2_reg_10400),
        .D(dout_reg__0_0[10]),
        .Q(mul_ln102_2_reg_1040[10]),
        .R(1'b0));
  FDRE \mul_ln102_2_reg_1040_reg[11] 
       (.C(ap_clk),
        .CE(mul_ln102_2_reg_10400),
        .D(dout_reg__0_0[11]),
        .Q(mul_ln102_2_reg_1040[11]),
        .R(1'b0));
  FDRE \mul_ln102_2_reg_1040_reg[12] 
       (.C(ap_clk),
        .CE(mul_ln102_2_reg_10400),
        .D(dout_reg__0_0[12]),
        .Q(mul_ln102_2_reg_1040[12]),
        .R(1'b0));
  FDRE \mul_ln102_2_reg_1040_reg[13] 
       (.C(ap_clk),
        .CE(mul_ln102_2_reg_10400),
        .D(dout_reg__0_0[13]),
        .Q(mul_ln102_2_reg_1040[13]),
        .R(1'b0));
  FDRE \mul_ln102_2_reg_1040_reg[14] 
       (.C(ap_clk),
        .CE(mul_ln102_2_reg_10400),
        .D(dout_reg__0_0[14]),
        .Q(mul_ln102_2_reg_1040[14]),
        .R(1'b0));
  FDRE \mul_ln102_2_reg_1040_reg[15] 
       (.C(ap_clk),
        .CE(mul_ln102_2_reg_10400),
        .D(dout_reg__0_0[15]),
        .Q(mul_ln102_2_reg_1040[15]),
        .R(1'b0));
  FDRE \mul_ln102_2_reg_1040_reg[16] 
       (.C(ap_clk),
        .CE(mul_ln102_2_reg_10400),
        .D(dout_reg__0_0[16]),
        .Q(mul_ln102_2_reg_1040[16]),
        .R(1'b0));
  FDRE \mul_ln102_2_reg_1040_reg[17] 
       (.C(ap_clk),
        .CE(mul_ln102_2_reg_10400),
        .D(dout_reg__0_0[17]),
        .Q(mul_ln102_2_reg_1040[17]),
        .R(1'b0));
  FDRE \mul_ln102_2_reg_1040_reg[18] 
       (.C(ap_clk),
        .CE(mul_ln102_2_reg_10400),
        .D(dout_reg__0_0[18]),
        .Q(mul_ln102_2_reg_1040[18]),
        .R(1'b0));
  FDRE \mul_ln102_2_reg_1040_reg[19] 
       (.C(ap_clk),
        .CE(mul_ln102_2_reg_10400),
        .D(dout_reg__0_0[19]),
        .Q(mul_ln102_2_reg_1040[19]),
        .R(1'b0));
  FDRE \mul_ln102_2_reg_1040_reg[1] 
       (.C(ap_clk),
        .CE(mul_ln102_2_reg_10400),
        .D(dout_reg__0_0[1]),
        .Q(mul_ln102_2_reg_1040[1]),
        .R(1'b0));
  FDRE \mul_ln102_2_reg_1040_reg[20] 
       (.C(ap_clk),
        .CE(mul_ln102_2_reg_10400),
        .D(dout_reg__0_0[20]),
        .Q(mul_ln102_2_reg_1040[20]),
        .R(1'b0));
  FDRE \mul_ln102_2_reg_1040_reg[21] 
       (.C(ap_clk),
        .CE(mul_ln102_2_reg_10400),
        .D(dout_reg__0_0[21]),
        .Q(mul_ln102_2_reg_1040[21]),
        .R(1'b0));
  FDRE \mul_ln102_2_reg_1040_reg[22] 
       (.C(ap_clk),
        .CE(mul_ln102_2_reg_10400),
        .D(dout_reg__0_0[22]),
        .Q(mul_ln102_2_reg_1040[22]),
        .R(1'b0));
  FDRE \mul_ln102_2_reg_1040_reg[23] 
       (.C(ap_clk),
        .CE(mul_ln102_2_reg_10400),
        .D(dout_reg__0_0[23]),
        .Q(mul_ln102_2_reg_1040[23]),
        .R(1'b0));
  FDRE \mul_ln102_2_reg_1040_reg[24] 
       (.C(ap_clk),
        .CE(mul_ln102_2_reg_10400),
        .D(dout_reg__0_0[24]),
        .Q(mul_ln102_2_reg_1040[24]),
        .R(1'b0));
  FDRE \mul_ln102_2_reg_1040_reg[25] 
       (.C(ap_clk),
        .CE(mul_ln102_2_reg_10400),
        .D(dout_reg__0_0[25]),
        .Q(mul_ln102_2_reg_1040[25]),
        .R(1'b0));
  FDRE \mul_ln102_2_reg_1040_reg[26] 
       (.C(ap_clk),
        .CE(mul_ln102_2_reg_10400),
        .D(dout_reg__0_0[26]),
        .Q(mul_ln102_2_reg_1040[26]),
        .R(1'b0));
  FDRE \mul_ln102_2_reg_1040_reg[27] 
       (.C(ap_clk),
        .CE(mul_ln102_2_reg_10400),
        .D(dout_reg__0_0[27]),
        .Q(mul_ln102_2_reg_1040[27]),
        .R(1'b0));
  FDRE \mul_ln102_2_reg_1040_reg[28] 
       (.C(ap_clk),
        .CE(mul_ln102_2_reg_10400),
        .D(dout_reg__0_0[28]),
        .Q(mul_ln102_2_reg_1040[28]),
        .R(1'b0));
  FDRE \mul_ln102_2_reg_1040_reg[29] 
       (.C(ap_clk),
        .CE(mul_ln102_2_reg_10400),
        .D(dout_reg__0_0[29]),
        .Q(mul_ln102_2_reg_1040[29]),
        .R(1'b0));
  FDRE \mul_ln102_2_reg_1040_reg[2] 
       (.C(ap_clk),
        .CE(mul_ln102_2_reg_10400),
        .D(dout_reg__0_0[2]),
        .Q(mul_ln102_2_reg_1040[2]),
        .R(1'b0));
  FDRE \mul_ln102_2_reg_1040_reg[30] 
       (.C(ap_clk),
        .CE(mul_ln102_2_reg_10400),
        .D(dout_reg__0_0[30]),
        .Q(mul_ln102_2_reg_1040[30]),
        .R(1'b0));
  FDRE \mul_ln102_2_reg_1040_reg[31] 
       (.C(ap_clk),
        .CE(mul_ln102_2_reg_10400),
        .D(dout_reg__0_0[31]),
        .Q(mul_ln102_2_reg_1040[31]),
        .R(1'b0));
  FDRE \mul_ln102_2_reg_1040_reg[3] 
       (.C(ap_clk),
        .CE(mul_ln102_2_reg_10400),
        .D(dout_reg__0_0[3]),
        .Q(mul_ln102_2_reg_1040[3]),
        .R(1'b0));
  FDRE \mul_ln102_2_reg_1040_reg[4] 
       (.C(ap_clk),
        .CE(mul_ln102_2_reg_10400),
        .D(dout_reg__0_0[4]),
        .Q(mul_ln102_2_reg_1040[4]),
        .R(1'b0));
  FDRE \mul_ln102_2_reg_1040_reg[5] 
       (.C(ap_clk),
        .CE(mul_ln102_2_reg_10400),
        .D(dout_reg__0_0[5]),
        .Q(mul_ln102_2_reg_1040[5]),
        .R(1'b0));
  FDRE \mul_ln102_2_reg_1040_reg[6] 
       (.C(ap_clk),
        .CE(mul_ln102_2_reg_10400),
        .D(dout_reg__0_0[6]),
        .Q(mul_ln102_2_reg_1040[6]),
        .R(1'b0));
  FDRE \mul_ln102_2_reg_1040_reg[7] 
       (.C(ap_clk),
        .CE(mul_ln102_2_reg_10400),
        .D(dout_reg__0_0[7]),
        .Q(mul_ln102_2_reg_1040[7]),
        .R(1'b0));
  FDRE \mul_ln102_2_reg_1040_reg[8] 
       (.C(ap_clk),
        .CE(mul_ln102_2_reg_10400),
        .D(dout_reg__0_0[8]),
        .Q(mul_ln102_2_reg_1040[8]),
        .R(1'b0));
  FDRE \mul_ln102_2_reg_1040_reg[9] 
       (.C(ap_clk),
        .CE(mul_ln102_2_reg_10400),
        .D(dout_reg__0_0[9]),
        .Q(mul_ln102_2_reg_1040[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \mul_ln102_3_reg_1060[31]_i_1 
       (.I0(ap_CS_fsm_pp0_stage22),
        .I1(\icmp_ln98_reg_853_reg_n_4_[0] ),
        .O(mul_ln102_3_reg_10600));
  FDRE \mul_ln102_3_reg_1060_reg[0] 
       (.C(ap_clk),
        .CE(mul_ln102_3_reg_10600),
        .D(dout_reg__0_1[0]),
        .Q(mul_ln102_3_reg_1060[0]),
        .R(1'b0));
  FDRE \mul_ln102_3_reg_1060_reg[10] 
       (.C(ap_clk),
        .CE(mul_ln102_3_reg_10600),
        .D(dout_reg__0_1[10]),
        .Q(mul_ln102_3_reg_1060[10]),
        .R(1'b0));
  FDRE \mul_ln102_3_reg_1060_reg[11] 
       (.C(ap_clk),
        .CE(mul_ln102_3_reg_10600),
        .D(dout_reg__0_1[11]),
        .Q(mul_ln102_3_reg_1060[11]),
        .R(1'b0));
  FDRE \mul_ln102_3_reg_1060_reg[12] 
       (.C(ap_clk),
        .CE(mul_ln102_3_reg_10600),
        .D(dout_reg__0_1[12]),
        .Q(mul_ln102_3_reg_1060[12]),
        .R(1'b0));
  FDRE \mul_ln102_3_reg_1060_reg[13] 
       (.C(ap_clk),
        .CE(mul_ln102_3_reg_10600),
        .D(dout_reg__0_1[13]),
        .Q(mul_ln102_3_reg_1060[13]),
        .R(1'b0));
  FDRE \mul_ln102_3_reg_1060_reg[14] 
       (.C(ap_clk),
        .CE(mul_ln102_3_reg_10600),
        .D(dout_reg__0_1[14]),
        .Q(mul_ln102_3_reg_1060[14]),
        .R(1'b0));
  FDRE \mul_ln102_3_reg_1060_reg[15] 
       (.C(ap_clk),
        .CE(mul_ln102_3_reg_10600),
        .D(dout_reg__0_1[15]),
        .Q(mul_ln102_3_reg_1060[15]),
        .R(1'b0));
  FDRE \mul_ln102_3_reg_1060_reg[16] 
       (.C(ap_clk),
        .CE(mul_ln102_3_reg_10600),
        .D(dout_reg__0_1[16]),
        .Q(mul_ln102_3_reg_1060[16]),
        .R(1'b0));
  FDRE \mul_ln102_3_reg_1060_reg[17] 
       (.C(ap_clk),
        .CE(mul_ln102_3_reg_10600),
        .D(dout_reg__0_1[17]),
        .Q(mul_ln102_3_reg_1060[17]),
        .R(1'b0));
  FDRE \mul_ln102_3_reg_1060_reg[18] 
       (.C(ap_clk),
        .CE(mul_ln102_3_reg_10600),
        .D(dout_reg__0_1[18]),
        .Q(mul_ln102_3_reg_1060[18]),
        .R(1'b0));
  FDRE \mul_ln102_3_reg_1060_reg[19] 
       (.C(ap_clk),
        .CE(mul_ln102_3_reg_10600),
        .D(dout_reg__0_1[19]),
        .Q(mul_ln102_3_reg_1060[19]),
        .R(1'b0));
  FDRE \mul_ln102_3_reg_1060_reg[1] 
       (.C(ap_clk),
        .CE(mul_ln102_3_reg_10600),
        .D(dout_reg__0_1[1]),
        .Q(mul_ln102_3_reg_1060[1]),
        .R(1'b0));
  FDRE \mul_ln102_3_reg_1060_reg[20] 
       (.C(ap_clk),
        .CE(mul_ln102_3_reg_10600),
        .D(dout_reg__0_1[20]),
        .Q(mul_ln102_3_reg_1060[20]),
        .R(1'b0));
  FDRE \mul_ln102_3_reg_1060_reg[21] 
       (.C(ap_clk),
        .CE(mul_ln102_3_reg_10600),
        .D(dout_reg__0_1[21]),
        .Q(mul_ln102_3_reg_1060[21]),
        .R(1'b0));
  FDRE \mul_ln102_3_reg_1060_reg[22] 
       (.C(ap_clk),
        .CE(mul_ln102_3_reg_10600),
        .D(dout_reg__0_1[22]),
        .Q(mul_ln102_3_reg_1060[22]),
        .R(1'b0));
  FDRE \mul_ln102_3_reg_1060_reg[23] 
       (.C(ap_clk),
        .CE(mul_ln102_3_reg_10600),
        .D(dout_reg__0_1[23]),
        .Q(mul_ln102_3_reg_1060[23]),
        .R(1'b0));
  FDRE \mul_ln102_3_reg_1060_reg[24] 
       (.C(ap_clk),
        .CE(mul_ln102_3_reg_10600),
        .D(dout_reg__0_1[24]),
        .Q(mul_ln102_3_reg_1060[24]),
        .R(1'b0));
  FDRE \mul_ln102_3_reg_1060_reg[25] 
       (.C(ap_clk),
        .CE(mul_ln102_3_reg_10600),
        .D(dout_reg__0_1[25]),
        .Q(mul_ln102_3_reg_1060[25]),
        .R(1'b0));
  FDRE \mul_ln102_3_reg_1060_reg[26] 
       (.C(ap_clk),
        .CE(mul_ln102_3_reg_10600),
        .D(dout_reg__0_1[26]),
        .Q(mul_ln102_3_reg_1060[26]),
        .R(1'b0));
  FDRE \mul_ln102_3_reg_1060_reg[27] 
       (.C(ap_clk),
        .CE(mul_ln102_3_reg_10600),
        .D(dout_reg__0_1[27]),
        .Q(mul_ln102_3_reg_1060[27]),
        .R(1'b0));
  FDRE \mul_ln102_3_reg_1060_reg[28] 
       (.C(ap_clk),
        .CE(mul_ln102_3_reg_10600),
        .D(dout_reg__0_1[28]),
        .Q(mul_ln102_3_reg_1060[28]),
        .R(1'b0));
  FDRE \mul_ln102_3_reg_1060_reg[29] 
       (.C(ap_clk),
        .CE(mul_ln102_3_reg_10600),
        .D(dout_reg__0_1[29]),
        .Q(mul_ln102_3_reg_1060[29]),
        .R(1'b0));
  FDRE \mul_ln102_3_reg_1060_reg[2] 
       (.C(ap_clk),
        .CE(mul_ln102_3_reg_10600),
        .D(dout_reg__0_1[2]),
        .Q(mul_ln102_3_reg_1060[2]),
        .R(1'b0));
  FDRE \mul_ln102_3_reg_1060_reg[30] 
       (.C(ap_clk),
        .CE(mul_ln102_3_reg_10600),
        .D(dout_reg__0_1[30]),
        .Q(mul_ln102_3_reg_1060[30]),
        .R(1'b0));
  FDRE \mul_ln102_3_reg_1060_reg[31] 
       (.C(ap_clk),
        .CE(mul_ln102_3_reg_10600),
        .D(dout_reg__0_1[31]),
        .Q(mul_ln102_3_reg_1060[31]),
        .R(1'b0));
  FDRE \mul_ln102_3_reg_1060_reg[3] 
       (.C(ap_clk),
        .CE(mul_ln102_3_reg_10600),
        .D(dout_reg__0_1[3]),
        .Q(mul_ln102_3_reg_1060[3]),
        .R(1'b0));
  FDRE \mul_ln102_3_reg_1060_reg[4] 
       (.C(ap_clk),
        .CE(mul_ln102_3_reg_10600),
        .D(dout_reg__0_1[4]),
        .Q(mul_ln102_3_reg_1060[4]),
        .R(1'b0));
  FDRE \mul_ln102_3_reg_1060_reg[5] 
       (.C(ap_clk),
        .CE(mul_ln102_3_reg_10600),
        .D(dout_reg__0_1[5]),
        .Q(mul_ln102_3_reg_1060[5]),
        .R(1'b0));
  FDRE \mul_ln102_3_reg_1060_reg[6] 
       (.C(ap_clk),
        .CE(mul_ln102_3_reg_10600),
        .D(dout_reg__0_1[6]),
        .Q(mul_ln102_3_reg_1060[6]),
        .R(1'b0));
  FDRE \mul_ln102_3_reg_1060_reg[7] 
       (.C(ap_clk),
        .CE(mul_ln102_3_reg_10600),
        .D(dout_reg__0_1[7]),
        .Q(mul_ln102_3_reg_1060[7]),
        .R(1'b0));
  FDRE \mul_ln102_3_reg_1060_reg[8] 
       (.C(ap_clk),
        .CE(mul_ln102_3_reg_10600),
        .D(dout_reg__0_1[8]),
        .Q(mul_ln102_3_reg_1060[8]),
        .R(1'b0));
  FDRE \mul_ln102_3_reg_1060_reg[9] 
       (.C(ap_clk),
        .CE(mul_ln102_3_reg_10600),
        .D(dout_reg__0_1[9]),
        .Q(mul_ln102_3_reg_1060[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \mul_ln102_4_reg_1080[31]_i_1 
       (.I0(ap_CS_fsm_pp0_stage27),
        .I1(\icmp_ln98_reg_853_reg_n_4_[0] ),
        .O(mul_ln102_4_reg_10800));
  FDRE \mul_ln102_4_reg_1080_reg[0] 
       (.C(ap_clk),
        .CE(mul_ln102_4_reg_10800),
        .D(dout_reg__0_2[0]),
        .Q(mul_ln102_4_reg_1080[0]),
        .R(1'b0));
  FDRE \mul_ln102_4_reg_1080_reg[10] 
       (.C(ap_clk),
        .CE(mul_ln102_4_reg_10800),
        .D(dout_reg__0_2[10]),
        .Q(mul_ln102_4_reg_1080[10]),
        .R(1'b0));
  FDRE \mul_ln102_4_reg_1080_reg[11] 
       (.C(ap_clk),
        .CE(mul_ln102_4_reg_10800),
        .D(dout_reg__0_2[11]),
        .Q(mul_ln102_4_reg_1080[11]),
        .R(1'b0));
  FDRE \mul_ln102_4_reg_1080_reg[12] 
       (.C(ap_clk),
        .CE(mul_ln102_4_reg_10800),
        .D(dout_reg__0_2[12]),
        .Q(mul_ln102_4_reg_1080[12]),
        .R(1'b0));
  FDRE \mul_ln102_4_reg_1080_reg[13] 
       (.C(ap_clk),
        .CE(mul_ln102_4_reg_10800),
        .D(dout_reg__0_2[13]),
        .Q(mul_ln102_4_reg_1080[13]),
        .R(1'b0));
  FDRE \mul_ln102_4_reg_1080_reg[14] 
       (.C(ap_clk),
        .CE(mul_ln102_4_reg_10800),
        .D(dout_reg__0_2[14]),
        .Q(mul_ln102_4_reg_1080[14]),
        .R(1'b0));
  FDRE \mul_ln102_4_reg_1080_reg[15] 
       (.C(ap_clk),
        .CE(mul_ln102_4_reg_10800),
        .D(dout_reg__0_2[15]),
        .Q(mul_ln102_4_reg_1080[15]),
        .R(1'b0));
  FDRE \mul_ln102_4_reg_1080_reg[16] 
       (.C(ap_clk),
        .CE(mul_ln102_4_reg_10800),
        .D(dout_reg__0_2[16]),
        .Q(mul_ln102_4_reg_1080[16]),
        .R(1'b0));
  FDRE \mul_ln102_4_reg_1080_reg[17] 
       (.C(ap_clk),
        .CE(mul_ln102_4_reg_10800),
        .D(dout_reg__0_2[17]),
        .Q(mul_ln102_4_reg_1080[17]),
        .R(1'b0));
  FDRE \mul_ln102_4_reg_1080_reg[18] 
       (.C(ap_clk),
        .CE(mul_ln102_4_reg_10800),
        .D(dout_reg__0_2[18]),
        .Q(mul_ln102_4_reg_1080[18]),
        .R(1'b0));
  FDRE \mul_ln102_4_reg_1080_reg[19] 
       (.C(ap_clk),
        .CE(mul_ln102_4_reg_10800),
        .D(dout_reg__0_2[19]),
        .Q(mul_ln102_4_reg_1080[19]),
        .R(1'b0));
  FDRE \mul_ln102_4_reg_1080_reg[1] 
       (.C(ap_clk),
        .CE(mul_ln102_4_reg_10800),
        .D(dout_reg__0_2[1]),
        .Q(mul_ln102_4_reg_1080[1]),
        .R(1'b0));
  FDRE \mul_ln102_4_reg_1080_reg[20] 
       (.C(ap_clk),
        .CE(mul_ln102_4_reg_10800),
        .D(dout_reg__0_2[20]),
        .Q(mul_ln102_4_reg_1080[20]),
        .R(1'b0));
  FDRE \mul_ln102_4_reg_1080_reg[21] 
       (.C(ap_clk),
        .CE(mul_ln102_4_reg_10800),
        .D(dout_reg__0_2[21]),
        .Q(mul_ln102_4_reg_1080[21]),
        .R(1'b0));
  FDRE \mul_ln102_4_reg_1080_reg[22] 
       (.C(ap_clk),
        .CE(mul_ln102_4_reg_10800),
        .D(dout_reg__0_2[22]),
        .Q(mul_ln102_4_reg_1080[22]),
        .R(1'b0));
  FDRE \mul_ln102_4_reg_1080_reg[23] 
       (.C(ap_clk),
        .CE(mul_ln102_4_reg_10800),
        .D(dout_reg__0_2[23]),
        .Q(mul_ln102_4_reg_1080[23]),
        .R(1'b0));
  FDRE \mul_ln102_4_reg_1080_reg[24] 
       (.C(ap_clk),
        .CE(mul_ln102_4_reg_10800),
        .D(dout_reg__0_2[24]),
        .Q(mul_ln102_4_reg_1080[24]),
        .R(1'b0));
  FDRE \mul_ln102_4_reg_1080_reg[25] 
       (.C(ap_clk),
        .CE(mul_ln102_4_reg_10800),
        .D(dout_reg__0_2[25]),
        .Q(mul_ln102_4_reg_1080[25]),
        .R(1'b0));
  FDRE \mul_ln102_4_reg_1080_reg[26] 
       (.C(ap_clk),
        .CE(mul_ln102_4_reg_10800),
        .D(dout_reg__0_2[26]),
        .Q(mul_ln102_4_reg_1080[26]),
        .R(1'b0));
  FDRE \mul_ln102_4_reg_1080_reg[27] 
       (.C(ap_clk),
        .CE(mul_ln102_4_reg_10800),
        .D(dout_reg__0_2[27]),
        .Q(mul_ln102_4_reg_1080[27]),
        .R(1'b0));
  FDRE \mul_ln102_4_reg_1080_reg[28] 
       (.C(ap_clk),
        .CE(mul_ln102_4_reg_10800),
        .D(dout_reg__0_2[28]),
        .Q(mul_ln102_4_reg_1080[28]),
        .R(1'b0));
  FDRE \mul_ln102_4_reg_1080_reg[29] 
       (.C(ap_clk),
        .CE(mul_ln102_4_reg_10800),
        .D(dout_reg__0_2[29]),
        .Q(mul_ln102_4_reg_1080[29]),
        .R(1'b0));
  FDRE \mul_ln102_4_reg_1080_reg[2] 
       (.C(ap_clk),
        .CE(mul_ln102_4_reg_10800),
        .D(dout_reg__0_2[2]),
        .Q(mul_ln102_4_reg_1080[2]),
        .R(1'b0));
  FDRE \mul_ln102_4_reg_1080_reg[30] 
       (.C(ap_clk),
        .CE(mul_ln102_4_reg_10800),
        .D(dout_reg__0_2[30]),
        .Q(mul_ln102_4_reg_1080[30]),
        .R(1'b0));
  FDRE \mul_ln102_4_reg_1080_reg[31] 
       (.C(ap_clk),
        .CE(mul_ln102_4_reg_10800),
        .D(dout_reg__0_2[31]),
        .Q(mul_ln102_4_reg_1080[31]),
        .R(1'b0));
  FDRE \mul_ln102_4_reg_1080_reg[3] 
       (.C(ap_clk),
        .CE(mul_ln102_4_reg_10800),
        .D(dout_reg__0_2[3]),
        .Q(mul_ln102_4_reg_1080[3]),
        .R(1'b0));
  FDRE \mul_ln102_4_reg_1080_reg[4] 
       (.C(ap_clk),
        .CE(mul_ln102_4_reg_10800),
        .D(dout_reg__0_2[4]),
        .Q(mul_ln102_4_reg_1080[4]),
        .R(1'b0));
  FDRE \mul_ln102_4_reg_1080_reg[5] 
       (.C(ap_clk),
        .CE(mul_ln102_4_reg_10800),
        .D(dout_reg__0_2[5]),
        .Q(mul_ln102_4_reg_1080[5]),
        .R(1'b0));
  FDRE \mul_ln102_4_reg_1080_reg[6] 
       (.C(ap_clk),
        .CE(mul_ln102_4_reg_10800),
        .D(dout_reg__0_2[6]),
        .Q(mul_ln102_4_reg_1080[6]),
        .R(1'b0));
  FDRE \mul_ln102_4_reg_1080_reg[7] 
       (.C(ap_clk),
        .CE(mul_ln102_4_reg_10800),
        .D(dout_reg__0_2[7]),
        .Q(mul_ln102_4_reg_1080[7]),
        .R(1'b0));
  FDRE \mul_ln102_4_reg_1080_reg[8] 
       (.C(ap_clk),
        .CE(mul_ln102_4_reg_10800),
        .D(dout_reg__0_2[8]),
        .Q(mul_ln102_4_reg_1080[8]),
        .R(1'b0));
  FDRE \mul_ln102_4_reg_1080_reg[9] 
       (.C(ap_clk),
        .CE(mul_ln102_4_reg_10800),
        .D(dout_reg__0_2[9]),
        .Q(mul_ln102_4_reg_1080[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \mul_ln102_5_reg_1100[31]_i_1 
       (.I0(ap_CS_fsm_pp0_stage32),
        .I1(\icmp_ln98_reg_853_reg_n_4_[0] ),
        .O(mul_ln102_5_reg_11000));
  FDRE \mul_ln102_5_reg_1100_reg[0] 
       (.C(ap_clk),
        .CE(mul_ln102_5_reg_11000),
        .D(dout_reg__0_3[0]),
        .Q(mul_ln102_5_reg_1100[0]),
        .R(1'b0));
  FDRE \mul_ln102_5_reg_1100_reg[10] 
       (.C(ap_clk),
        .CE(mul_ln102_5_reg_11000),
        .D(dout_reg__0_3[10]),
        .Q(mul_ln102_5_reg_1100[10]),
        .R(1'b0));
  FDRE \mul_ln102_5_reg_1100_reg[11] 
       (.C(ap_clk),
        .CE(mul_ln102_5_reg_11000),
        .D(dout_reg__0_3[11]),
        .Q(mul_ln102_5_reg_1100[11]),
        .R(1'b0));
  FDRE \mul_ln102_5_reg_1100_reg[12] 
       (.C(ap_clk),
        .CE(mul_ln102_5_reg_11000),
        .D(dout_reg__0_3[12]),
        .Q(mul_ln102_5_reg_1100[12]),
        .R(1'b0));
  FDRE \mul_ln102_5_reg_1100_reg[13] 
       (.C(ap_clk),
        .CE(mul_ln102_5_reg_11000),
        .D(dout_reg__0_3[13]),
        .Q(mul_ln102_5_reg_1100[13]),
        .R(1'b0));
  FDRE \mul_ln102_5_reg_1100_reg[14] 
       (.C(ap_clk),
        .CE(mul_ln102_5_reg_11000),
        .D(dout_reg__0_3[14]),
        .Q(mul_ln102_5_reg_1100[14]),
        .R(1'b0));
  FDRE \mul_ln102_5_reg_1100_reg[15] 
       (.C(ap_clk),
        .CE(mul_ln102_5_reg_11000),
        .D(dout_reg__0_3[15]),
        .Q(mul_ln102_5_reg_1100[15]),
        .R(1'b0));
  FDRE \mul_ln102_5_reg_1100_reg[16] 
       (.C(ap_clk),
        .CE(mul_ln102_5_reg_11000),
        .D(dout_reg__0_3[16]),
        .Q(mul_ln102_5_reg_1100[16]),
        .R(1'b0));
  FDRE \mul_ln102_5_reg_1100_reg[17] 
       (.C(ap_clk),
        .CE(mul_ln102_5_reg_11000),
        .D(dout_reg__0_3[17]),
        .Q(mul_ln102_5_reg_1100[17]),
        .R(1'b0));
  FDRE \mul_ln102_5_reg_1100_reg[18] 
       (.C(ap_clk),
        .CE(mul_ln102_5_reg_11000),
        .D(dout_reg__0_3[18]),
        .Q(mul_ln102_5_reg_1100[18]),
        .R(1'b0));
  FDRE \mul_ln102_5_reg_1100_reg[19] 
       (.C(ap_clk),
        .CE(mul_ln102_5_reg_11000),
        .D(dout_reg__0_3[19]),
        .Q(mul_ln102_5_reg_1100[19]),
        .R(1'b0));
  FDRE \mul_ln102_5_reg_1100_reg[1] 
       (.C(ap_clk),
        .CE(mul_ln102_5_reg_11000),
        .D(dout_reg__0_3[1]),
        .Q(mul_ln102_5_reg_1100[1]),
        .R(1'b0));
  FDRE \mul_ln102_5_reg_1100_reg[20] 
       (.C(ap_clk),
        .CE(mul_ln102_5_reg_11000),
        .D(dout_reg__0_3[20]),
        .Q(mul_ln102_5_reg_1100[20]),
        .R(1'b0));
  FDRE \mul_ln102_5_reg_1100_reg[21] 
       (.C(ap_clk),
        .CE(mul_ln102_5_reg_11000),
        .D(dout_reg__0_3[21]),
        .Q(mul_ln102_5_reg_1100[21]),
        .R(1'b0));
  FDRE \mul_ln102_5_reg_1100_reg[22] 
       (.C(ap_clk),
        .CE(mul_ln102_5_reg_11000),
        .D(dout_reg__0_3[22]),
        .Q(mul_ln102_5_reg_1100[22]),
        .R(1'b0));
  FDRE \mul_ln102_5_reg_1100_reg[23] 
       (.C(ap_clk),
        .CE(mul_ln102_5_reg_11000),
        .D(dout_reg__0_3[23]),
        .Q(mul_ln102_5_reg_1100[23]),
        .R(1'b0));
  FDRE \mul_ln102_5_reg_1100_reg[24] 
       (.C(ap_clk),
        .CE(mul_ln102_5_reg_11000),
        .D(dout_reg__0_3[24]),
        .Q(mul_ln102_5_reg_1100[24]),
        .R(1'b0));
  FDRE \mul_ln102_5_reg_1100_reg[25] 
       (.C(ap_clk),
        .CE(mul_ln102_5_reg_11000),
        .D(dout_reg__0_3[25]),
        .Q(mul_ln102_5_reg_1100[25]),
        .R(1'b0));
  FDRE \mul_ln102_5_reg_1100_reg[26] 
       (.C(ap_clk),
        .CE(mul_ln102_5_reg_11000),
        .D(dout_reg__0_3[26]),
        .Q(mul_ln102_5_reg_1100[26]),
        .R(1'b0));
  FDRE \mul_ln102_5_reg_1100_reg[27] 
       (.C(ap_clk),
        .CE(mul_ln102_5_reg_11000),
        .D(dout_reg__0_3[27]),
        .Q(mul_ln102_5_reg_1100[27]),
        .R(1'b0));
  FDRE \mul_ln102_5_reg_1100_reg[28] 
       (.C(ap_clk),
        .CE(mul_ln102_5_reg_11000),
        .D(dout_reg__0_3[28]),
        .Q(mul_ln102_5_reg_1100[28]),
        .R(1'b0));
  FDRE \mul_ln102_5_reg_1100_reg[29] 
       (.C(ap_clk),
        .CE(mul_ln102_5_reg_11000),
        .D(dout_reg__0_3[29]),
        .Q(mul_ln102_5_reg_1100[29]),
        .R(1'b0));
  FDRE \mul_ln102_5_reg_1100_reg[2] 
       (.C(ap_clk),
        .CE(mul_ln102_5_reg_11000),
        .D(dout_reg__0_3[2]),
        .Q(mul_ln102_5_reg_1100[2]),
        .R(1'b0));
  FDRE \mul_ln102_5_reg_1100_reg[30] 
       (.C(ap_clk),
        .CE(mul_ln102_5_reg_11000),
        .D(dout_reg__0_3[30]),
        .Q(mul_ln102_5_reg_1100[30]),
        .R(1'b0));
  FDRE \mul_ln102_5_reg_1100_reg[31] 
       (.C(ap_clk),
        .CE(mul_ln102_5_reg_11000),
        .D(dout_reg__0_3[31]),
        .Q(mul_ln102_5_reg_1100[31]),
        .R(1'b0));
  FDRE \mul_ln102_5_reg_1100_reg[3] 
       (.C(ap_clk),
        .CE(mul_ln102_5_reg_11000),
        .D(dout_reg__0_3[3]),
        .Q(mul_ln102_5_reg_1100[3]),
        .R(1'b0));
  FDRE \mul_ln102_5_reg_1100_reg[4] 
       (.C(ap_clk),
        .CE(mul_ln102_5_reg_11000),
        .D(dout_reg__0_3[4]),
        .Q(mul_ln102_5_reg_1100[4]),
        .R(1'b0));
  FDRE \mul_ln102_5_reg_1100_reg[5] 
       (.C(ap_clk),
        .CE(mul_ln102_5_reg_11000),
        .D(dout_reg__0_3[5]),
        .Q(mul_ln102_5_reg_1100[5]),
        .R(1'b0));
  FDRE \mul_ln102_5_reg_1100_reg[6] 
       (.C(ap_clk),
        .CE(mul_ln102_5_reg_11000),
        .D(dout_reg__0_3[6]),
        .Q(mul_ln102_5_reg_1100[6]),
        .R(1'b0));
  FDRE \mul_ln102_5_reg_1100_reg[7] 
       (.C(ap_clk),
        .CE(mul_ln102_5_reg_11000),
        .D(dout_reg__0_3[7]),
        .Q(mul_ln102_5_reg_1100[7]),
        .R(1'b0));
  FDRE \mul_ln102_5_reg_1100_reg[8] 
       (.C(ap_clk),
        .CE(mul_ln102_5_reg_11000),
        .D(dout_reg__0_3[8]),
        .Q(mul_ln102_5_reg_1100[8]),
        .R(1'b0));
  FDRE \mul_ln102_5_reg_1100_reg[9] 
       (.C(ap_clk),
        .CE(mul_ln102_5_reg_11000),
        .D(dout_reg__0_3[9]),
        .Q(mul_ln102_5_reg_1100[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \mul_ln102_6_reg_1120[31]_i_1 
       (.I0(ap_CS_fsm_pp0_stage37),
        .I1(\icmp_ln98_reg_853_reg_n_4_[0] ),
        .O(mul_ln102_6_reg_11200));
  FDRE \mul_ln102_6_reg_1120_reg[0] 
       (.C(ap_clk),
        .CE(mul_ln102_6_reg_11200),
        .D(dout_reg__0_4[0]),
        .Q(mul_ln102_6_reg_1120[0]),
        .R(1'b0));
  FDRE \mul_ln102_6_reg_1120_reg[10] 
       (.C(ap_clk),
        .CE(mul_ln102_6_reg_11200),
        .D(dout_reg__0_4[10]),
        .Q(mul_ln102_6_reg_1120[10]),
        .R(1'b0));
  FDRE \mul_ln102_6_reg_1120_reg[11] 
       (.C(ap_clk),
        .CE(mul_ln102_6_reg_11200),
        .D(dout_reg__0_4[11]),
        .Q(mul_ln102_6_reg_1120[11]),
        .R(1'b0));
  FDRE \mul_ln102_6_reg_1120_reg[12] 
       (.C(ap_clk),
        .CE(mul_ln102_6_reg_11200),
        .D(dout_reg__0_4[12]),
        .Q(mul_ln102_6_reg_1120[12]),
        .R(1'b0));
  FDRE \mul_ln102_6_reg_1120_reg[13] 
       (.C(ap_clk),
        .CE(mul_ln102_6_reg_11200),
        .D(dout_reg__0_4[13]),
        .Q(mul_ln102_6_reg_1120[13]),
        .R(1'b0));
  FDRE \mul_ln102_6_reg_1120_reg[14] 
       (.C(ap_clk),
        .CE(mul_ln102_6_reg_11200),
        .D(dout_reg__0_4[14]),
        .Q(mul_ln102_6_reg_1120[14]),
        .R(1'b0));
  FDRE \mul_ln102_6_reg_1120_reg[15] 
       (.C(ap_clk),
        .CE(mul_ln102_6_reg_11200),
        .D(dout_reg__0_4[15]),
        .Q(mul_ln102_6_reg_1120[15]),
        .R(1'b0));
  FDRE \mul_ln102_6_reg_1120_reg[16] 
       (.C(ap_clk),
        .CE(mul_ln102_6_reg_11200),
        .D(dout_reg__0_4[16]),
        .Q(mul_ln102_6_reg_1120[16]),
        .R(1'b0));
  FDRE \mul_ln102_6_reg_1120_reg[17] 
       (.C(ap_clk),
        .CE(mul_ln102_6_reg_11200),
        .D(dout_reg__0_4[17]),
        .Q(mul_ln102_6_reg_1120[17]),
        .R(1'b0));
  FDRE \mul_ln102_6_reg_1120_reg[18] 
       (.C(ap_clk),
        .CE(mul_ln102_6_reg_11200),
        .D(dout_reg__0_4[18]),
        .Q(mul_ln102_6_reg_1120[18]),
        .R(1'b0));
  FDRE \mul_ln102_6_reg_1120_reg[19] 
       (.C(ap_clk),
        .CE(mul_ln102_6_reg_11200),
        .D(dout_reg__0_4[19]),
        .Q(mul_ln102_6_reg_1120[19]),
        .R(1'b0));
  FDRE \mul_ln102_6_reg_1120_reg[1] 
       (.C(ap_clk),
        .CE(mul_ln102_6_reg_11200),
        .D(dout_reg__0_4[1]),
        .Q(mul_ln102_6_reg_1120[1]),
        .R(1'b0));
  FDRE \mul_ln102_6_reg_1120_reg[20] 
       (.C(ap_clk),
        .CE(mul_ln102_6_reg_11200),
        .D(dout_reg__0_4[20]),
        .Q(mul_ln102_6_reg_1120[20]),
        .R(1'b0));
  FDRE \mul_ln102_6_reg_1120_reg[21] 
       (.C(ap_clk),
        .CE(mul_ln102_6_reg_11200),
        .D(dout_reg__0_4[21]),
        .Q(mul_ln102_6_reg_1120[21]),
        .R(1'b0));
  FDRE \mul_ln102_6_reg_1120_reg[22] 
       (.C(ap_clk),
        .CE(mul_ln102_6_reg_11200),
        .D(dout_reg__0_4[22]),
        .Q(mul_ln102_6_reg_1120[22]),
        .R(1'b0));
  FDRE \mul_ln102_6_reg_1120_reg[23] 
       (.C(ap_clk),
        .CE(mul_ln102_6_reg_11200),
        .D(dout_reg__0_4[23]),
        .Q(mul_ln102_6_reg_1120[23]),
        .R(1'b0));
  FDRE \mul_ln102_6_reg_1120_reg[24] 
       (.C(ap_clk),
        .CE(mul_ln102_6_reg_11200),
        .D(dout_reg__0_4[24]),
        .Q(mul_ln102_6_reg_1120[24]),
        .R(1'b0));
  FDRE \mul_ln102_6_reg_1120_reg[25] 
       (.C(ap_clk),
        .CE(mul_ln102_6_reg_11200),
        .D(dout_reg__0_4[25]),
        .Q(mul_ln102_6_reg_1120[25]),
        .R(1'b0));
  FDRE \mul_ln102_6_reg_1120_reg[26] 
       (.C(ap_clk),
        .CE(mul_ln102_6_reg_11200),
        .D(dout_reg__0_4[26]),
        .Q(mul_ln102_6_reg_1120[26]),
        .R(1'b0));
  FDRE \mul_ln102_6_reg_1120_reg[27] 
       (.C(ap_clk),
        .CE(mul_ln102_6_reg_11200),
        .D(dout_reg__0_4[27]),
        .Q(mul_ln102_6_reg_1120[27]),
        .R(1'b0));
  FDRE \mul_ln102_6_reg_1120_reg[28] 
       (.C(ap_clk),
        .CE(mul_ln102_6_reg_11200),
        .D(dout_reg__0_4[28]),
        .Q(mul_ln102_6_reg_1120[28]),
        .R(1'b0));
  FDRE \mul_ln102_6_reg_1120_reg[29] 
       (.C(ap_clk),
        .CE(mul_ln102_6_reg_11200),
        .D(dout_reg__0_4[29]),
        .Q(mul_ln102_6_reg_1120[29]),
        .R(1'b0));
  FDRE \mul_ln102_6_reg_1120_reg[2] 
       (.C(ap_clk),
        .CE(mul_ln102_6_reg_11200),
        .D(dout_reg__0_4[2]),
        .Q(mul_ln102_6_reg_1120[2]),
        .R(1'b0));
  FDRE \mul_ln102_6_reg_1120_reg[30] 
       (.C(ap_clk),
        .CE(mul_ln102_6_reg_11200),
        .D(dout_reg__0_4[30]),
        .Q(mul_ln102_6_reg_1120[30]),
        .R(1'b0));
  FDRE \mul_ln102_6_reg_1120_reg[31] 
       (.C(ap_clk),
        .CE(mul_ln102_6_reg_11200),
        .D(dout_reg__0_4[31]),
        .Q(mul_ln102_6_reg_1120[31]),
        .R(1'b0));
  FDRE \mul_ln102_6_reg_1120_reg[3] 
       (.C(ap_clk),
        .CE(mul_ln102_6_reg_11200),
        .D(dout_reg__0_4[3]),
        .Q(mul_ln102_6_reg_1120[3]),
        .R(1'b0));
  FDRE \mul_ln102_6_reg_1120_reg[4] 
       (.C(ap_clk),
        .CE(mul_ln102_6_reg_11200),
        .D(dout_reg__0_4[4]),
        .Q(mul_ln102_6_reg_1120[4]),
        .R(1'b0));
  FDRE \mul_ln102_6_reg_1120_reg[5] 
       (.C(ap_clk),
        .CE(mul_ln102_6_reg_11200),
        .D(dout_reg__0_4[5]),
        .Q(mul_ln102_6_reg_1120[5]),
        .R(1'b0));
  FDRE \mul_ln102_6_reg_1120_reg[6] 
       (.C(ap_clk),
        .CE(mul_ln102_6_reg_11200),
        .D(dout_reg__0_4[6]),
        .Q(mul_ln102_6_reg_1120[6]),
        .R(1'b0));
  FDRE \mul_ln102_6_reg_1120_reg[7] 
       (.C(ap_clk),
        .CE(mul_ln102_6_reg_11200),
        .D(dout_reg__0_4[7]),
        .Q(mul_ln102_6_reg_1120[7]),
        .R(1'b0));
  FDRE \mul_ln102_6_reg_1120_reg[8] 
       (.C(ap_clk),
        .CE(mul_ln102_6_reg_11200),
        .D(dout_reg__0_4[8]),
        .Q(mul_ln102_6_reg_1120[8]),
        .R(1'b0));
  FDRE \mul_ln102_6_reg_1120_reg[9] 
       (.C(ap_clk),
        .CE(mul_ln102_6_reg_11200),
        .D(dout_reg__0_4[9]),
        .Q(mul_ln102_6_reg_1120[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \mul_ln102_7_reg_1140[31]_i_1 
       (.I0(ap_CS_fsm_pp0_stage42),
        .I1(\icmp_ln98_reg_853_reg_n_4_[0] ),
        .O(mul_ln102_7_reg_11400));
  FDRE \mul_ln102_7_reg_1140_reg[0] 
       (.C(ap_clk),
        .CE(mul_ln102_7_reg_11400),
        .D(dout_reg__0_5[0]),
        .Q(mul_ln102_7_reg_1140[0]),
        .R(1'b0));
  FDRE \mul_ln102_7_reg_1140_reg[10] 
       (.C(ap_clk),
        .CE(mul_ln102_7_reg_11400),
        .D(dout_reg__0_5[10]),
        .Q(mul_ln102_7_reg_1140[10]),
        .R(1'b0));
  FDRE \mul_ln102_7_reg_1140_reg[11] 
       (.C(ap_clk),
        .CE(mul_ln102_7_reg_11400),
        .D(dout_reg__0_5[11]),
        .Q(mul_ln102_7_reg_1140[11]),
        .R(1'b0));
  FDRE \mul_ln102_7_reg_1140_reg[12] 
       (.C(ap_clk),
        .CE(mul_ln102_7_reg_11400),
        .D(dout_reg__0_5[12]),
        .Q(mul_ln102_7_reg_1140[12]),
        .R(1'b0));
  FDRE \mul_ln102_7_reg_1140_reg[13] 
       (.C(ap_clk),
        .CE(mul_ln102_7_reg_11400),
        .D(dout_reg__0_5[13]),
        .Q(mul_ln102_7_reg_1140[13]),
        .R(1'b0));
  FDRE \mul_ln102_7_reg_1140_reg[14] 
       (.C(ap_clk),
        .CE(mul_ln102_7_reg_11400),
        .D(dout_reg__0_5[14]),
        .Q(mul_ln102_7_reg_1140[14]),
        .R(1'b0));
  FDRE \mul_ln102_7_reg_1140_reg[15] 
       (.C(ap_clk),
        .CE(mul_ln102_7_reg_11400),
        .D(dout_reg__0_5[15]),
        .Q(mul_ln102_7_reg_1140[15]),
        .R(1'b0));
  FDRE \mul_ln102_7_reg_1140_reg[16] 
       (.C(ap_clk),
        .CE(mul_ln102_7_reg_11400),
        .D(dout_reg__0_5[16]),
        .Q(mul_ln102_7_reg_1140[16]),
        .R(1'b0));
  FDRE \mul_ln102_7_reg_1140_reg[17] 
       (.C(ap_clk),
        .CE(mul_ln102_7_reg_11400),
        .D(dout_reg__0_5[17]),
        .Q(mul_ln102_7_reg_1140[17]),
        .R(1'b0));
  FDRE \mul_ln102_7_reg_1140_reg[18] 
       (.C(ap_clk),
        .CE(mul_ln102_7_reg_11400),
        .D(dout_reg__0_5[18]),
        .Q(mul_ln102_7_reg_1140[18]),
        .R(1'b0));
  FDRE \mul_ln102_7_reg_1140_reg[19] 
       (.C(ap_clk),
        .CE(mul_ln102_7_reg_11400),
        .D(dout_reg__0_5[19]),
        .Q(mul_ln102_7_reg_1140[19]),
        .R(1'b0));
  FDRE \mul_ln102_7_reg_1140_reg[1] 
       (.C(ap_clk),
        .CE(mul_ln102_7_reg_11400),
        .D(dout_reg__0_5[1]),
        .Q(mul_ln102_7_reg_1140[1]),
        .R(1'b0));
  FDRE \mul_ln102_7_reg_1140_reg[20] 
       (.C(ap_clk),
        .CE(mul_ln102_7_reg_11400),
        .D(dout_reg__0_5[20]),
        .Q(mul_ln102_7_reg_1140[20]),
        .R(1'b0));
  FDRE \mul_ln102_7_reg_1140_reg[21] 
       (.C(ap_clk),
        .CE(mul_ln102_7_reg_11400),
        .D(dout_reg__0_5[21]),
        .Q(mul_ln102_7_reg_1140[21]),
        .R(1'b0));
  FDRE \mul_ln102_7_reg_1140_reg[22] 
       (.C(ap_clk),
        .CE(mul_ln102_7_reg_11400),
        .D(dout_reg__0_5[22]),
        .Q(mul_ln102_7_reg_1140[22]),
        .R(1'b0));
  FDRE \mul_ln102_7_reg_1140_reg[23] 
       (.C(ap_clk),
        .CE(mul_ln102_7_reg_11400),
        .D(dout_reg__0_5[23]),
        .Q(mul_ln102_7_reg_1140[23]),
        .R(1'b0));
  FDRE \mul_ln102_7_reg_1140_reg[24] 
       (.C(ap_clk),
        .CE(mul_ln102_7_reg_11400),
        .D(dout_reg__0_5[24]),
        .Q(mul_ln102_7_reg_1140[24]),
        .R(1'b0));
  FDRE \mul_ln102_7_reg_1140_reg[25] 
       (.C(ap_clk),
        .CE(mul_ln102_7_reg_11400),
        .D(dout_reg__0_5[25]),
        .Q(mul_ln102_7_reg_1140[25]),
        .R(1'b0));
  FDRE \mul_ln102_7_reg_1140_reg[26] 
       (.C(ap_clk),
        .CE(mul_ln102_7_reg_11400),
        .D(dout_reg__0_5[26]),
        .Q(mul_ln102_7_reg_1140[26]),
        .R(1'b0));
  FDRE \mul_ln102_7_reg_1140_reg[27] 
       (.C(ap_clk),
        .CE(mul_ln102_7_reg_11400),
        .D(dout_reg__0_5[27]),
        .Q(mul_ln102_7_reg_1140[27]),
        .R(1'b0));
  FDRE \mul_ln102_7_reg_1140_reg[28] 
       (.C(ap_clk),
        .CE(mul_ln102_7_reg_11400),
        .D(dout_reg__0_5[28]),
        .Q(mul_ln102_7_reg_1140[28]),
        .R(1'b0));
  FDRE \mul_ln102_7_reg_1140_reg[29] 
       (.C(ap_clk),
        .CE(mul_ln102_7_reg_11400),
        .D(dout_reg__0_5[29]),
        .Q(mul_ln102_7_reg_1140[29]),
        .R(1'b0));
  FDRE \mul_ln102_7_reg_1140_reg[2] 
       (.C(ap_clk),
        .CE(mul_ln102_7_reg_11400),
        .D(dout_reg__0_5[2]),
        .Q(mul_ln102_7_reg_1140[2]),
        .R(1'b0));
  FDRE \mul_ln102_7_reg_1140_reg[30] 
       (.C(ap_clk),
        .CE(mul_ln102_7_reg_11400),
        .D(dout_reg__0_5[30]),
        .Q(mul_ln102_7_reg_1140[30]),
        .R(1'b0));
  FDRE \mul_ln102_7_reg_1140_reg[31] 
       (.C(ap_clk),
        .CE(mul_ln102_7_reg_11400),
        .D(dout_reg__0_5[31]),
        .Q(mul_ln102_7_reg_1140[31]),
        .R(1'b0));
  FDRE \mul_ln102_7_reg_1140_reg[3] 
       (.C(ap_clk),
        .CE(mul_ln102_7_reg_11400),
        .D(dout_reg__0_5[3]),
        .Q(mul_ln102_7_reg_1140[3]),
        .R(1'b0));
  FDRE \mul_ln102_7_reg_1140_reg[4] 
       (.C(ap_clk),
        .CE(mul_ln102_7_reg_11400),
        .D(dout_reg__0_5[4]),
        .Q(mul_ln102_7_reg_1140[4]),
        .R(1'b0));
  FDRE \mul_ln102_7_reg_1140_reg[5] 
       (.C(ap_clk),
        .CE(mul_ln102_7_reg_11400),
        .D(dout_reg__0_5[5]),
        .Q(mul_ln102_7_reg_1140[5]),
        .R(1'b0));
  FDRE \mul_ln102_7_reg_1140_reg[6] 
       (.C(ap_clk),
        .CE(mul_ln102_7_reg_11400),
        .D(dout_reg__0_5[6]),
        .Q(mul_ln102_7_reg_1140[6]),
        .R(1'b0));
  FDRE \mul_ln102_7_reg_1140_reg[7] 
       (.C(ap_clk),
        .CE(mul_ln102_7_reg_11400),
        .D(dout_reg__0_5[7]),
        .Q(mul_ln102_7_reg_1140[7]),
        .R(1'b0));
  FDRE \mul_ln102_7_reg_1140_reg[8] 
       (.C(ap_clk),
        .CE(mul_ln102_7_reg_11400),
        .D(dout_reg__0_5[8]),
        .Q(mul_ln102_7_reg_1140[8]),
        .R(1'b0));
  FDRE \mul_ln102_7_reg_1140_reg[9] 
       (.C(ap_clk),
        .CE(mul_ln102_7_reg_11400),
        .D(dout_reg__0_5[9]),
        .Q(mul_ln102_7_reg_1140[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \mul_ln102_reg_975[31]_i_1 
       (.I0(ap_CS_fsm_pp0_stage7),
        .I1(\icmp_ln98_reg_853_reg_n_4_[0] ),
        .O(mul_ln102_reg_9750));
  FDRE \mul_ln102_reg_975_reg[0] 
       (.C(ap_clk),
        .CE(mul_ln102_reg_9750),
        .D(grp_fu_157_p_dout0[0]),
        .Q(mul_ln102_reg_975[0]),
        .R(1'b0));
  FDRE \mul_ln102_reg_975_reg[10] 
       (.C(ap_clk),
        .CE(mul_ln102_reg_9750),
        .D(grp_fu_157_p_dout0[10]),
        .Q(mul_ln102_reg_975[10]),
        .R(1'b0));
  FDRE \mul_ln102_reg_975_reg[11] 
       (.C(ap_clk),
        .CE(mul_ln102_reg_9750),
        .D(grp_fu_157_p_dout0[11]),
        .Q(mul_ln102_reg_975[11]),
        .R(1'b0));
  FDRE \mul_ln102_reg_975_reg[12] 
       (.C(ap_clk),
        .CE(mul_ln102_reg_9750),
        .D(grp_fu_157_p_dout0[12]),
        .Q(mul_ln102_reg_975[12]),
        .R(1'b0));
  FDRE \mul_ln102_reg_975_reg[13] 
       (.C(ap_clk),
        .CE(mul_ln102_reg_9750),
        .D(grp_fu_157_p_dout0[13]),
        .Q(mul_ln102_reg_975[13]),
        .R(1'b0));
  FDRE \mul_ln102_reg_975_reg[14] 
       (.C(ap_clk),
        .CE(mul_ln102_reg_9750),
        .D(grp_fu_157_p_dout0[14]),
        .Q(mul_ln102_reg_975[14]),
        .R(1'b0));
  FDRE \mul_ln102_reg_975_reg[15] 
       (.C(ap_clk),
        .CE(mul_ln102_reg_9750),
        .D(grp_fu_157_p_dout0[15]),
        .Q(mul_ln102_reg_975[15]),
        .R(1'b0));
  FDRE \mul_ln102_reg_975_reg[16] 
       (.C(ap_clk),
        .CE(mul_ln102_reg_9750),
        .D(grp_fu_157_p_dout0[16]),
        .Q(mul_ln102_reg_975[16]),
        .R(1'b0));
  FDRE \mul_ln102_reg_975_reg[17] 
       (.C(ap_clk),
        .CE(mul_ln102_reg_9750),
        .D(grp_fu_157_p_dout0[17]),
        .Q(mul_ln102_reg_975[17]),
        .R(1'b0));
  FDRE \mul_ln102_reg_975_reg[18] 
       (.C(ap_clk),
        .CE(mul_ln102_reg_9750),
        .D(grp_fu_157_p_dout0[18]),
        .Q(mul_ln102_reg_975[18]),
        .R(1'b0));
  FDRE \mul_ln102_reg_975_reg[19] 
       (.C(ap_clk),
        .CE(mul_ln102_reg_9750),
        .D(grp_fu_157_p_dout0[19]),
        .Q(mul_ln102_reg_975[19]),
        .R(1'b0));
  FDRE \mul_ln102_reg_975_reg[1] 
       (.C(ap_clk),
        .CE(mul_ln102_reg_9750),
        .D(grp_fu_157_p_dout0[1]),
        .Q(mul_ln102_reg_975[1]),
        .R(1'b0));
  FDRE \mul_ln102_reg_975_reg[20] 
       (.C(ap_clk),
        .CE(mul_ln102_reg_9750),
        .D(grp_fu_157_p_dout0[20]),
        .Q(mul_ln102_reg_975[20]),
        .R(1'b0));
  FDRE \mul_ln102_reg_975_reg[21] 
       (.C(ap_clk),
        .CE(mul_ln102_reg_9750),
        .D(grp_fu_157_p_dout0[21]),
        .Q(mul_ln102_reg_975[21]),
        .R(1'b0));
  FDRE \mul_ln102_reg_975_reg[22] 
       (.C(ap_clk),
        .CE(mul_ln102_reg_9750),
        .D(grp_fu_157_p_dout0[22]),
        .Q(mul_ln102_reg_975[22]),
        .R(1'b0));
  FDRE \mul_ln102_reg_975_reg[23] 
       (.C(ap_clk),
        .CE(mul_ln102_reg_9750),
        .D(grp_fu_157_p_dout0[23]),
        .Q(mul_ln102_reg_975[23]),
        .R(1'b0));
  FDRE \mul_ln102_reg_975_reg[24] 
       (.C(ap_clk),
        .CE(mul_ln102_reg_9750),
        .D(grp_fu_157_p_dout0[24]),
        .Q(mul_ln102_reg_975[24]),
        .R(1'b0));
  FDRE \mul_ln102_reg_975_reg[25] 
       (.C(ap_clk),
        .CE(mul_ln102_reg_9750),
        .D(grp_fu_157_p_dout0[25]),
        .Q(mul_ln102_reg_975[25]),
        .R(1'b0));
  FDRE \mul_ln102_reg_975_reg[26] 
       (.C(ap_clk),
        .CE(mul_ln102_reg_9750),
        .D(grp_fu_157_p_dout0[26]),
        .Q(mul_ln102_reg_975[26]),
        .R(1'b0));
  FDRE \mul_ln102_reg_975_reg[27] 
       (.C(ap_clk),
        .CE(mul_ln102_reg_9750),
        .D(grp_fu_157_p_dout0[27]),
        .Q(mul_ln102_reg_975[27]),
        .R(1'b0));
  FDRE \mul_ln102_reg_975_reg[28] 
       (.C(ap_clk),
        .CE(mul_ln102_reg_9750),
        .D(grp_fu_157_p_dout0[28]),
        .Q(mul_ln102_reg_975[28]),
        .R(1'b0));
  FDRE \mul_ln102_reg_975_reg[29] 
       (.C(ap_clk),
        .CE(mul_ln102_reg_9750),
        .D(grp_fu_157_p_dout0[29]),
        .Q(mul_ln102_reg_975[29]),
        .R(1'b0));
  FDRE \mul_ln102_reg_975_reg[2] 
       (.C(ap_clk),
        .CE(mul_ln102_reg_9750),
        .D(grp_fu_157_p_dout0[2]),
        .Q(mul_ln102_reg_975[2]),
        .R(1'b0));
  FDRE \mul_ln102_reg_975_reg[30] 
       (.C(ap_clk),
        .CE(mul_ln102_reg_9750),
        .D(grp_fu_157_p_dout0[30]),
        .Q(mul_ln102_reg_975[30]),
        .R(1'b0));
  FDRE \mul_ln102_reg_975_reg[31] 
       (.C(ap_clk),
        .CE(mul_ln102_reg_9750),
        .D(grp_fu_157_p_dout0[31]),
        .Q(mul_ln102_reg_975[31]),
        .R(1'b0));
  FDRE \mul_ln102_reg_975_reg[3] 
       (.C(ap_clk),
        .CE(mul_ln102_reg_9750),
        .D(grp_fu_157_p_dout0[3]),
        .Q(mul_ln102_reg_975[3]),
        .R(1'b0));
  FDRE \mul_ln102_reg_975_reg[4] 
       (.C(ap_clk),
        .CE(mul_ln102_reg_9750),
        .D(grp_fu_157_p_dout0[4]),
        .Q(mul_ln102_reg_975[4]),
        .R(1'b0));
  FDRE \mul_ln102_reg_975_reg[5] 
       (.C(ap_clk),
        .CE(mul_ln102_reg_9750),
        .D(grp_fu_157_p_dout0[5]),
        .Q(mul_ln102_reg_975[5]),
        .R(1'b0));
  FDRE \mul_ln102_reg_975_reg[6] 
       (.C(ap_clk),
        .CE(mul_ln102_reg_9750),
        .D(grp_fu_157_p_dout0[6]),
        .Q(mul_ln102_reg_975[6]),
        .R(1'b0));
  FDRE \mul_ln102_reg_975_reg[7] 
       (.C(ap_clk),
        .CE(mul_ln102_reg_9750),
        .D(grp_fu_157_p_dout0[7]),
        .Q(mul_ln102_reg_975[7]),
        .R(1'b0));
  FDRE \mul_ln102_reg_975_reg[8] 
       (.C(ap_clk),
        .CE(mul_ln102_reg_9750),
        .D(grp_fu_157_p_dout0[8]),
        .Q(mul_ln102_reg_975[8]),
        .R(1'b0));
  FDRE \mul_ln102_reg_975_reg[9] 
       (.C(ap_clk),
        .CE(mul_ln102_reg_9750),
        .D(grp_fu_157_p_dout0[9]),
        .Q(mul_ln102_reg_975[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hBABABABABBBBBABB)) 
    ram_reg_i_100
       (.I0(ram_reg_i_225_n_4),
        .I1(ram_reg_i_226_n_4),
        .I2(ram_reg_i_227_n_4),
        .I3(ram_reg_i_228_n_4),
        .I4(ram_reg_i_229_n_4),
        .I5(ram_reg_i_174_n_4),
        .O(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_acc_d0[20]));
  LUT6 #(
    .INIT(64'hBABABABABBBBBABB)) 
    ram_reg_i_102
       (.I0(ram_reg_i_230_n_4),
        .I1(ram_reg_i_231_n_4),
        .I2(ram_reg_i_232_n_4),
        .I3(ram_reg_i_233_n_4),
        .I4(ram_reg_i_234_n_4),
        .I5(ram_reg_i_174_n_4),
        .O(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_acc_d0[19]));
  LUT6 #(
    .INIT(64'hBABABABABBBBBABB)) 
    ram_reg_i_104
       (.I0(ram_reg_i_235_n_4),
        .I1(ram_reg_i_236_n_4),
        .I2(ram_reg_i_237_n_4),
        .I3(ram_reg_i_238_n_4),
        .I4(ram_reg_i_239_n_4),
        .I5(ram_reg_i_174_n_4),
        .O(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_acc_d0[18]));
  LUT6 #(
    .INIT(64'hBABABABABBBBBABB)) 
    ram_reg_i_106
       (.I0(ram_reg_i_240_n_4),
        .I1(ram_reg_i_241_n_4),
        .I2(ram_reg_i_242_n_4),
        .I3(ram_reg_i_243_n_4),
        .I4(ram_reg_i_244_n_4),
        .I5(ram_reg_i_174_n_4),
        .O(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_acc_d0[17]));
  LUT6 #(
    .INIT(64'hBABABABABBBBBABB)) 
    ram_reg_i_108
       (.I0(ram_reg_i_245_n_4),
        .I1(ram_reg_i_246_n_4),
        .I2(ram_reg_i_247_n_4),
        .I3(ram_reg_i_248_n_4),
        .I4(ram_reg_i_249_n_4),
        .I5(ram_reg_i_174_n_4),
        .O(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_acc_d0[16]));
  MUXF7 ram_reg_i_11
       (.I0(ram_reg_i_61_n_4),
        .I1(ram_reg_0),
        .O(ADDRBWRADDR[4]),
        .S(ram_reg));
  LUT6 #(
    .INIT(64'hBABABABABBBBBABB)) 
    ram_reg_i_110
       (.I0(ram_reg_i_250_n_4),
        .I1(ram_reg_i_251_n_4),
        .I2(ram_reg_i_252_n_4),
        .I3(ram_reg_i_253_n_4),
        .I4(ram_reg_i_254_n_4),
        .I5(ram_reg_i_174_n_4),
        .O(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_acc_d0[15]));
  LUT6 #(
    .INIT(64'hBABABABABBBBBABB)) 
    ram_reg_i_112
       (.I0(ram_reg_i_255_n_4),
        .I1(ram_reg_i_256_n_4),
        .I2(ram_reg_i_257_n_4),
        .I3(ram_reg_i_258_n_4),
        .I4(ram_reg_i_259_n_4),
        .I5(ram_reg_i_174_n_4),
        .O(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_acc_d0[14]));
  LUT6 #(
    .INIT(64'hBABABABABBBBBABB)) 
    ram_reg_i_114
       (.I0(ram_reg_i_260_n_4),
        .I1(ram_reg_i_261_n_4),
        .I2(ram_reg_i_262_n_4),
        .I3(ram_reg_i_263_n_4),
        .I4(ram_reg_i_264_n_4),
        .I5(ram_reg_i_174_n_4),
        .O(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_acc_d0[13]));
  LUT6 #(
    .INIT(64'hBABABABABBBBBABB)) 
    ram_reg_i_116
       (.I0(ram_reg_i_265_n_4),
        .I1(ram_reg_i_266_n_4),
        .I2(ram_reg_i_267_n_4),
        .I3(ram_reg_i_268_n_4),
        .I4(ram_reg_i_269_n_4),
        .I5(ram_reg_i_174_n_4),
        .O(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_acc_d0[12]));
  LUT6 #(
    .INIT(64'hBABABABABBBBBABB)) 
    ram_reg_i_118
       (.I0(ram_reg_i_270_n_4),
        .I1(ram_reg_i_271_n_4),
        .I2(ram_reg_i_272_n_4),
        .I3(ram_reg_i_273_n_4),
        .I4(ram_reg_i_274_n_4),
        .I5(ram_reg_i_174_n_4),
        .O(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_acc_d0[11]));
  LUT6 #(
    .INIT(64'hFFFF0C5500000C55)) 
    ram_reg_i_12
       (.I0(ram_reg_1),
        .I1(ram_reg_i_64_n_4),
        .I2(ram_reg_i_65_n_4),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(i_fu_64_reg[3]),
        .O(ADDRBWRADDR[3]));
  LUT6 #(
    .INIT(64'hBABABABABBBBBABB)) 
    ram_reg_i_120
       (.I0(ram_reg_i_275_n_4),
        .I1(ram_reg_i_276_n_4),
        .I2(ram_reg_i_277_n_4),
        .I3(ram_reg_i_278_n_4),
        .I4(ram_reg_i_279_n_4),
        .I5(ram_reg_i_174_n_4),
        .O(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_acc_d0[10]));
  LUT6 #(
    .INIT(64'hBABABABABBBBBBBA)) 
    ram_reg_i_122
       (.I0(ram_reg_i_280_n_4),
        .I1(ram_reg_i_281_n_4),
        .I2(ram_reg_i_282_n_4),
        .I3(ram_reg_i_283_n_4),
        .I4(ram_reg_i_284_n_4),
        .I5(ram_reg_i_174_n_4),
        .O(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_acc_d0[9]));
  LUT6 #(
    .INIT(64'hBABABABABBBBBBBA)) 
    ram_reg_i_124
       (.I0(ram_reg_i_285_n_4),
        .I1(ram_reg_i_286_n_4),
        .I2(ram_reg_i_287_n_4),
        .I3(ram_reg_i_288_n_4),
        .I4(ram_reg_i_289_n_4),
        .I5(ram_reg_i_174_n_4),
        .O(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_acc_d0[8]));
  LUT6 #(
    .INIT(64'hBABABABABBBBBABB)) 
    ram_reg_i_126
       (.I0(ram_reg_i_290_n_4),
        .I1(ram_reg_i_291_n_4),
        .I2(ram_reg_i_292_n_4),
        .I3(ram_reg_i_293_n_4),
        .I4(ram_reg_i_294_n_4),
        .I5(ram_reg_i_174_n_4),
        .O(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_acc_d0[7]));
  LUT6 #(
    .INIT(64'hBABABABABBBBBABB)) 
    ram_reg_i_128
       (.I0(ram_reg_i_295_n_4),
        .I1(ram_reg_i_296_n_4),
        .I2(ram_reg_i_297_n_4),
        .I3(ram_reg_i_298_n_4),
        .I4(ram_reg_i_299_n_4),
        .I5(ram_reg_i_174_n_4),
        .O(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_acc_d0[6]));
  LUT6 #(
    .INIT(64'hFFFF0C5500000C55)) 
    ram_reg_i_13
       (.I0(ram_reg_2),
        .I1(ram_reg_i_67_n_4),
        .I2(ram_reg_i_68_n_4),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(i_fu_64_reg[2]),
        .O(ADDRBWRADDR[2]));
  LUT6 #(
    .INIT(64'hBABABABABBBBBABB)) 
    ram_reg_i_130
       (.I0(ram_reg_i_300_n_4),
        .I1(ram_reg_i_301_n_4),
        .I2(ram_reg_i_302_n_4),
        .I3(ram_reg_i_303_n_4),
        .I4(ram_reg_i_304_n_4),
        .I5(ram_reg_i_174_n_4),
        .O(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_acc_d0[5]));
  LUT6 #(
    .INIT(64'hBABABABABBBBBABB)) 
    ram_reg_i_132
       (.I0(ram_reg_i_305_n_4),
        .I1(ram_reg_i_306_n_4),
        .I2(ram_reg_i_307_n_4),
        .I3(ram_reg_i_308_n_4),
        .I4(ram_reg_i_309_n_4),
        .I5(ram_reg_i_174_n_4),
        .O(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_acc_d0[4]));
  LUT6 #(
    .INIT(64'hBABABABABBBBBABB)) 
    ram_reg_i_134
       (.I0(ram_reg_i_310_n_4),
        .I1(ram_reg_i_311_n_4),
        .I2(ram_reg_i_312_n_4),
        .I3(ram_reg_i_313_n_4),
        .I4(ram_reg_i_314_n_4),
        .I5(ram_reg_i_174_n_4),
        .O(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_acc_d0[3]));
  LUT6 #(
    .INIT(64'hBABABABABBBBBABB)) 
    ram_reg_i_136
       (.I0(ram_reg_i_315_n_4),
        .I1(ram_reg_i_316_n_4),
        .I2(ram_reg_i_317_n_4),
        .I3(ram_reg_i_318_n_4),
        .I4(ram_reg_i_319_n_4),
        .I5(ram_reg_i_174_n_4),
        .O(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_acc_d0[2]));
  LUT6 #(
    .INIT(64'hBABABABABBBBBABB)) 
    ram_reg_i_138
       (.I0(ram_reg_i_320_n_4),
        .I1(ram_reg_i_321_n_4),
        .I2(ram_reg_i_322_n_4),
        .I3(ram_reg_i_323_n_4),
        .I4(ram_reg_i_324_n_4),
        .I5(ram_reg_i_174_n_4),
        .O(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_acc_d0[1]));
  LUT6 #(
    .INIT(64'hBABABABABBBBBBBA)) 
    ram_reg_i_140
       (.I0(ram_reg_i_325_n_4),
        .I1(ram_reg_i_326_n_4),
        .I2(ram_reg_i_327_n_4),
        .I3(ram_reg_i_328_n_4),
        .I4(ram_reg_i_329_n_4),
        .I5(ram_reg_i_174_n_4),
        .O(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_acc_d0[0]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_141
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_CS_fsm_pp0_stage0),
        .O(ram_reg_i_141_n_4));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    ram_reg_i_142
       (.I0(ram_reg_i_330_n_4),
        .I1(add_ln102_1_reg_10250),
        .I2(add_ln102_4_reg_10850),
        .I3(add_ln102_3_reg_10650),
        .I4(add_ln102_6_reg_11250),
        .I5(ap_enable_reg_pp0_iter0),
        .O(ram_reg_i_142_n_4));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_145
       (.I0(ram_reg_i_332_n_4),
        .I1(ram_reg_i_333_n_4),
        .I2(ram_reg_i_334_n_4),
        .I3(ram_reg_i_335_n_4),
        .I4(ram_reg_i_336_n_4),
        .I5(ram_reg_i_337_n_4),
        .O(ram_reg_i_145_n_4));
  LUT6 #(
    .INIT(64'h0505050505050515)) 
    ram_reg_i_146
       (.I0(ram_reg_i_164_n_4),
        .I1(ap_CS_fsm_pp0_stage39),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_CS_fsm_pp0_stage19),
        .I4(ap_CS_fsm_pp0_stage14),
        .I5(ap_CS_fsm_pp0_stage9),
        .O(ram_reg_i_146_n_4));
  LUT6 #(
    .INIT(64'h8AAA8A8A8AAAAAAA)) 
    ram_reg_i_148
       (.I0(ram_reg_i_146_n_4),
        .I1(zext_ln102_1_mid2_v_v_v_fu_503_p3[5]),
        .I2(ap_CS_fsm_pp0_stage4),
        .I3(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(ap_enable_reg_pp0_iter0_reg),
        .O(ram_reg_i_148_n_4));
  LUT6 #(
    .INIT(64'hFFFF0001FFFFFFFF)) 
    ram_reg_i_149
       (.I0(\acc_addr_reg_894_reg[5]_i_6_n_4 ),
        .I1(\acc_addr_reg_894[5]_i_5_n_4 ),
        .I2(\acc_addr_reg_894_reg[5]_i_4_n_4 ),
        .I3(\acc_addr_reg_894[5]_i_3_n_4 ),
        .I4(\acc_addr_reg_894[5]_i_2_n_4 ),
        .I5(ram_reg_i_156_n_4),
        .O(ram_reg_i_149_n_4));
  LUT6 #(
    .INIT(64'hFFFFFC550000FC55)) 
    ram_reg_i_15
       (.I0(ram_reg_3),
        .I1(ram_reg_i_72_n_4),
        .I2(ram_reg_i_73_n_4),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(i_fu_64_reg[1]),
        .O(ADDRBWRADDR[1]));
  LUT6 #(
    .INIT(64'hE200E200E200FFFF)) 
    ram_reg_i_150
       (.I0(ap_enable_reg_pp0_iter0_reg),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg),
        .I3(ap_CS_fsm_pp0_stage4),
        .I4(acc_addr_reg_894[5]),
        .I5(ram_reg_i_156_n_4),
        .O(ram_reg_i_150_n_4));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_151
       (.I0(zext_ln98_2_reg_929[5]),
        .I1(ram_reg_i_146_n_4),
        .O(ram_reg_i_151_n_4));
  LUT4 #(
    .INIT(16'h8A80)) 
    ram_reg_i_155
       (.I0(ap_CS_fsm_pp0_stage4),
        .I1(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .O(ram_reg_i_155_n_4));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_i_156
       (.I0(ram_reg_i_337_n_4),
        .I1(ram_reg_i_336_n_4),
        .I2(ram_reg_i_338_n_4),
        .I3(ram_reg_i_333_n_4),
        .I4(ram_reg_i_332_n_4),
        .I5(ram_reg_i_339_n_4),
        .O(ram_reg_i_156_n_4));
  LUT6 #(
    .INIT(64'hFFFEFAFAFEFEFAFA)) 
    ram_reg_i_157
       (.I0(ram_reg_i_340_n_4),
        .I1(ap_CS_fsm_pp0_stage39),
        .I2(ram_reg_i_164_n_4),
        .I3(ap_CS_fsm_pp0_stage4),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(zext_ln102_1_mid2_v_v_v_fu_503_p3[4]),
        .O(ram_reg_i_157_n_4));
  LUT6 #(
    .INIT(64'hFFFEFAFAFEFEFAFA)) 
    ram_reg_i_159
       (.I0(ram_reg_i_340_n_4),
        .I1(ap_CS_fsm_pp0_stage39),
        .I2(ram_reg_i_164_n_4),
        .I3(ap_CS_fsm_pp0_stage4),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(zext_ln102_1_mid2_v_v_v_fu_503_p3[3]),
        .O(ram_reg_i_159_n_4));
  LUT6 #(
    .INIT(64'hFFFFFC550000FC55)) 
    ram_reg_i_16
       (.I0(ram_reg_4),
        .I1(ram_reg_i_75_n_4),
        .I2(ram_reg_i_76_n_4),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(i_fu_64_reg[0]),
        .O(ADDRBWRADDR[0]));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT5 #(
    .INIT(32'hFF00FE00)) 
    ram_reg_i_161
       (.I0(ap_CS_fsm_pp0_stage19),
        .I1(ap_CS_fsm_pp0_stage14),
        .I2(ap_CS_fsm_pp0_stage9),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_CS_fsm_pp0_stage4),
        .O(ram_reg_i_161_n_4));
  LUT5 #(
    .INIT(32'h0001FFFF)) 
    ram_reg_i_162
       (.I0(ap_CS_fsm_pp0_stage39),
        .I1(ap_CS_fsm_pp0_stage29),
        .I2(ap_CS_fsm_pp0_stage24),
        .I3(ap_CS_fsm_pp0_stage34),
        .I4(ap_enable_reg_pp0_iter0),
        .O(ram_reg_i_162_n_4));
  LUT6 #(
    .INIT(64'hB8B8B8B8B8B8B800)) 
    ram_reg_i_164
       (.I0(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(ap_CS_fsm_pp0_stage34),
        .I4(ap_CS_fsm_pp0_stage24),
        .I5(ap_CS_fsm_pp0_stage29),
        .O(ram_reg_i_164_n_4));
  LUT5 #(
    .INIT(32'hB8B8B800)) 
    ram_reg_i_165
       (.I0(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(ap_CS_fsm_pp0_stage19),
        .I4(ap_CS_fsm_pp0_stage14),
        .O(ram_reg_i_165_n_4));
  LUT6 #(
    .INIT(64'h757F8A808A80757F)) 
    ram_reg_i_166
       (.I0(sext_ln100_1_fu_419_p1[0]),
        .I1(p_shl_cast_mid1_fu_386_p1[2]),
        .I2(icmp_ln99_reg_857),
        .I3(p_shl_cast_fu_366_p1[2]),
        .I4(\acc_addr_reg_894[1]_i_2_n_4 ),
        .I5(sext_ln100_1_fu_419_p1[1]),
        .O(ram_reg_i_166_n_4));
  LUT6 #(
    .INIT(64'h45FF454545FFFFFF)) 
    ram_reg_i_168
       (.I0(ap_CS_fsm_pp0_stage19),
        .I1(ap_CS_fsm_pp0_stage14),
        .I2(ap_CS_fsm_pp0_stage9),
        .I3(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(ap_enable_reg_pp0_iter0_reg),
        .O(ram_reg_i_168_n_4));
  LUT6 #(
    .INIT(64'hBBBB8B8888888B88)) 
    ram_reg_i_169
       (.I0(ram_reg_i_341_n_8),
        .I1(ram_reg_i_141_n_4),
        .I2(ram_reg_i_342_n_4),
        .I3(\add_ln102_5_reg_1105_reg[31]_i_2_n_8 ),
        .I4(ram_reg_i_343_n_4),
        .I5(\add_ln102_6_reg_1125_reg[31]_i_2_n_8 ),
        .O(ram_reg_i_169_n_4));
  LUT6 #(
    .INIT(64'h40444000FFFFFFFF)) 
    ram_reg_i_170
       (.I0(\add_ln102_4_reg_1085_reg[31]_i_2_n_8 ),
        .I1(ap_CS_fsm_pp0_stage28),
        .I2(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter0_reg),
        .I5(ram_reg_i_344_n_4),
        .O(ram_reg_i_170_n_4));
  LUT6 #(
    .INIT(64'hE0EEE000A0AAA000)) 
    ram_reg_i_171
       (.I0(ap_CS_fsm_pp0_stage28),
        .I1(ap_CS_fsm_pp0_stage23),
        .I2(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter0_reg),
        .I5(\add_ln102_3_reg_1065_reg[31]_i_2_n_8 ),
        .O(ram_reg_i_171_n_4));
  LUT6 #(
    .INIT(64'h5554445411100010)) 
    ram_reg_i_172
       (.I0(ram_reg_i_334_n_4),
        .I1(ram_reg_i_337_n_4),
        .I2(data8[31]),
        .I3(ram_reg_i_335_n_4),
        .I4(data7[31]),
        .I5(\add_ln102_1_reg_1025_reg[31]_i_2_n_8 ),
        .O(ram_reg_i_172_n_4));
  LUT5 #(
    .INIT(32'hA8080000)) 
    ram_reg_i_173
       (.I0(\add_ln102_2_reg_1045_reg[31]_i_2_n_8 ),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg),
        .I4(ap_CS_fsm_pp0_stage18),
        .O(ram_reg_i_173_n_4));
  LUT4 #(
    .INIT(16'h8A80)) 
    ram_reg_i_174
       (.I0(ap_CS_fsm_pp0_stage23),
        .I1(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .O(ram_reg_i_174_n_4));
  LUT6 #(
    .INIT(64'hBBBB8B8888888B88)) 
    ram_reg_i_175
       (.I0(ram_reg_i_341_n_9),
        .I1(ram_reg_i_141_n_4),
        .I2(ram_reg_i_342_n_4),
        .I3(\add_ln102_5_reg_1105_reg[31]_i_2_n_9 ),
        .I4(ram_reg_i_343_n_4),
        .I5(\add_ln102_6_reg_1125_reg[31]_i_2_n_9 ),
        .O(ram_reg_i_175_n_4));
  LUT6 #(
    .INIT(64'h55555555D5DDD555)) 
    ram_reg_i_176
       (.I0(ram_reg_i_344_n_4),
        .I1(ap_CS_fsm_pp0_stage28),
        .I2(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter0_reg),
        .I5(\add_ln102_4_reg_1085_reg[31]_i_2_n_9 ),
        .O(ram_reg_i_176_n_4));
  LUT6 #(
    .INIT(64'hE0EEE000A0AAA000)) 
    ram_reg_i_177
       (.I0(ap_CS_fsm_pp0_stage28),
        .I1(ap_CS_fsm_pp0_stage23),
        .I2(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter0_reg),
        .I5(\add_ln102_3_reg_1065_reg[31]_i_2_n_9 ),
        .O(ram_reg_i_177_n_4));
  LUT6 #(
    .INIT(64'hAAABBBABEEEFFFEF)) 
    ram_reg_i_178
       (.I0(ram_reg_i_334_n_4),
        .I1(ram_reg_i_337_n_4),
        .I2(data8[30]),
        .I3(ram_reg_i_335_n_4),
        .I4(data7[30]),
        .I5(\add_ln102_1_reg_1025_reg[31]_i_2_n_9 ),
        .O(ram_reg_i_178_n_4));
  LUT5 #(
    .INIT(32'hA8080000)) 
    ram_reg_i_179
       (.I0(\add_ln102_2_reg_1045_reg[31]_i_2_n_9 ),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg),
        .I4(ap_CS_fsm_pp0_stage18),
        .O(ram_reg_i_179_n_4));
  LUT6 #(
    .INIT(64'hBBBB8B8888888B88)) 
    ram_reg_i_180
       (.I0(ram_reg_i_341_n_10),
        .I1(ram_reg_i_141_n_4),
        .I2(ram_reg_i_342_n_4),
        .I3(\add_ln102_5_reg_1105_reg[31]_i_2_n_10 ),
        .I4(ram_reg_i_343_n_4),
        .I5(\add_ln102_6_reg_1125_reg[31]_i_2_n_10 ),
        .O(ram_reg_i_180_n_4));
  LUT6 #(
    .INIT(64'h55555555D5DDD555)) 
    ram_reg_i_181
       (.I0(ram_reg_i_344_n_4),
        .I1(ap_CS_fsm_pp0_stage28),
        .I2(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter0_reg),
        .I5(\add_ln102_4_reg_1085_reg[31]_i_2_n_10 ),
        .O(ram_reg_i_181_n_4));
  LUT6 #(
    .INIT(64'hE0EEE000A0AAA000)) 
    ram_reg_i_182
       (.I0(ap_CS_fsm_pp0_stage28),
        .I1(ap_CS_fsm_pp0_stage23),
        .I2(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter0_reg),
        .I5(\add_ln102_3_reg_1065_reg[31]_i_2_n_10 ),
        .O(ram_reg_i_182_n_4));
  LUT6 #(
    .INIT(64'hAAABBBABEEEFFFEF)) 
    ram_reg_i_183
       (.I0(ram_reg_i_334_n_4),
        .I1(ram_reg_i_337_n_4),
        .I2(data8[29]),
        .I3(ram_reg_i_335_n_4),
        .I4(data7[29]),
        .I5(\add_ln102_1_reg_1025_reg[31]_i_2_n_10 ),
        .O(ram_reg_i_183_n_4));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT5 #(
    .INIT(32'hA8080000)) 
    ram_reg_i_184
       (.I0(\add_ln102_2_reg_1045_reg[31]_i_2_n_10 ),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg),
        .I4(ap_CS_fsm_pp0_stage18),
        .O(ram_reg_i_184_n_4));
  LUT6 #(
    .INIT(64'hBBBB8B8888888B88)) 
    ram_reg_i_185
       (.I0(ram_reg_i_341_n_11),
        .I1(ram_reg_i_141_n_4),
        .I2(ram_reg_i_342_n_4),
        .I3(\add_ln102_5_reg_1105_reg[31]_i_2_n_11 ),
        .I4(ram_reg_i_343_n_4),
        .I5(\add_ln102_6_reg_1125_reg[31]_i_2_n_11 ),
        .O(ram_reg_i_185_n_4));
  LUT6 #(
    .INIT(64'h55555555D5DDD555)) 
    ram_reg_i_186
       (.I0(ram_reg_i_344_n_4),
        .I1(ap_CS_fsm_pp0_stage28),
        .I2(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter0_reg),
        .I5(\add_ln102_4_reg_1085_reg[31]_i_2_n_11 ),
        .O(ram_reg_i_186_n_4));
  LUT6 #(
    .INIT(64'hE0EEE000A0AAA000)) 
    ram_reg_i_187
       (.I0(ap_CS_fsm_pp0_stage28),
        .I1(ap_CS_fsm_pp0_stage23),
        .I2(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter0_reg),
        .I5(\add_ln102_3_reg_1065_reg[31]_i_2_n_11 ),
        .O(ram_reg_i_187_n_4));
  LUT6 #(
    .INIT(64'hAAABBBABEEEFFFEF)) 
    ram_reg_i_188
       (.I0(ram_reg_i_334_n_4),
        .I1(ram_reg_i_337_n_4),
        .I2(data8[28]),
        .I3(ram_reg_i_335_n_4),
        .I4(data7[28]),
        .I5(\add_ln102_1_reg_1025_reg[31]_i_2_n_11 ),
        .O(ram_reg_i_188_n_4));
  LUT5 #(
    .INIT(32'hA8080000)) 
    ram_reg_i_189
       (.I0(\add_ln102_2_reg_1045_reg[31]_i_2_n_11 ),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg),
        .I4(ap_CS_fsm_pp0_stage18),
        .O(ram_reg_i_189_n_4));
  LUT6 #(
    .INIT(64'hBBBB8B8888888B88)) 
    ram_reg_i_190
       (.I0(ram_reg_i_345_n_8),
        .I1(ram_reg_i_141_n_4),
        .I2(ram_reg_i_342_n_4),
        .I3(\add_ln102_5_reg_1105_reg[27]_i_1_n_8 ),
        .I4(ram_reg_i_343_n_4),
        .I5(\add_ln102_6_reg_1125_reg[27]_i_1_n_8 ),
        .O(ram_reg_i_190_n_4));
  LUT6 #(
    .INIT(64'h55555555D5DDD555)) 
    ram_reg_i_191
       (.I0(ram_reg_i_344_n_4),
        .I1(ap_CS_fsm_pp0_stage28),
        .I2(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter0_reg),
        .I5(\add_ln102_4_reg_1085_reg[27]_i_1_n_8 ),
        .O(ram_reg_i_191_n_4));
  LUT6 #(
    .INIT(64'hE0EEE000A0AAA000)) 
    ram_reg_i_192
       (.I0(ap_CS_fsm_pp0_stage28),
        .I1(ap_CS_fsm_pp0_stage23),
        .I2(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter0_reg),
        .I5(\add_ln102_3_reg_1065_reg[27]_i_1_n_8 ),
        .O(ram_reg_i_192_n_4));
  LUT6 #(
    .INIT(64'hAAABBBABEEEFFFEF)) 
    ram_reg_i_193
       (.I0(ram_reg_i_334_n_4),
        .I1(ram_reg_i_337_n_4),
        .I2(data8[27]),
        .I3(ram_reg_i_335_n_4),
        .I4(data7[27]),
        .I5(\add_ln102_1_reg_1025_reg[27]_i_1_n_8 ),
        .O(ram_reg_i_193_n_4));
  LUT5 #(
    .INIT(32'hA8080000)) 
    ram_reg_i_194
       (.I0(\add_ln102_2_reg_1045_reg[27]_i_1_n_8 ),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg),
        .I4(ap_CS_fsm_pp0_stage18),
        .O(ram_reg_i_194_n_4));
  LUT6 #(
    .INIT(64'hBBBB8B8888888B88)) 
    ram_reg_i_195
       (.I0(ram_reg_i_345_n_9),
        .I1(ram_reg_i_141_n_4),
        .I2(ram_reg_i_342_n_4),
        .I3(\add_ln102_5_reg_1105_reg[27]_i_1_n_9 ),
        .I4(ram_reg_i_343_n_4),
        .I5(\add_ln102_6_reg_1125_reg[27]_i_1_n_9 ),
        .O(ram_reg_i_195_n_4));
  LUT6 #(
    .INIT(64'h55555555D5DDD555)) 
    ram_reg_i_196
       (.I0(ram_reg_i_344_n_4),
        .I1(ap_CS_fsm_pp0_stage28),
        .I2(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter0_reg),
        .I5(\add_ln102_4_reg_1085_reg[27]_i_1_n_9 ),
        .O(ram_reg_i_196_n_4));
  LUT6 #(
    .INIT(64'hE0EEE000A0AAA000)) 
    ram_reg_i_197
       (.I0(ap_CS_fsm_pp0_stage28),
        .I1(ap_CS_fsm_pp0_stage23),
        .I2(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter0_reg),
        .I5(\add_ln102_3_reg_1065_reg[27]_i_1_n_9 ),
        .O(ram_reg_i_197_n_4));
  LUT6 #(
    .INIT(64'hAAABBBABEEEFFFEF)) 
    ram_reg_i_198
       (.I0(ram_reg_i_334_n_4),
        .I1(ram_reg_i_337_n_4),
        .I2(data8[26]),
        .I3(ram_reg_i_335_n_4),
        .I4(data7[26]),
        .I5(\add_ln102_1_reg_1025_reg[27]_i_1_n_9 ),
        .O(ram_reg_i_198_n_4));
  LUT5 #(
    .INIT(32'hA8080000)) 
    ram_reg_i_199
       (.I0(\add_ln102_2_reg_1045_reg[27]_i_1_n_9 ),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg),
        .I4(ap_CS_fsm_pp0_stage18),
        .O(ram_reg_i_199_n_4));
  LUT6 #(
    .INIT(64'hBBBB8B8888888B88)) 
    ram_reg_i_200
       (.I0(ram_reg_i_345_n_10),
        .I1(ram_reg_i_141_n_4),
        .I2(ram_reg_i_342_n_4),
        .I3(\add_ln102_5_reg_1105_reg[27]_i_1_n_10 ),
        .I4(ram_reg_i_343_n_4),
        .I5(\add_ln102_6_reg_1125_reg[27]_i_1_n_10 ),
        .O(ram_reg_i_200_n_4));
  LUT6 #(
    .INIT(64'h55555555D5DDD555)) 
    ram_reg_i_201
       (.I0(ram_reg_i_344_n_4),
        .I1(ap_CS_fsm_pp0_stage28),
        .I2(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter0_reg),
        .I5(\add_ln102_4_reg_1085_reg[27]_i_1_n_10 ),
        .O(ram_reg_i_201_n_4));
  LUT6 #(
    .INIT(64'hE0EEE000A0AAA000)) 
    ram_reg_i_202
       (.I0(ap_CS_fsm_pp0_stage28),
        .I1(ap_CS_fsm_pp0_stage23),
        .I2(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter0_reg),
        .I5(\add_ln102_3_reg_1065_reg[27]_i_1_n_10 ),
        .O(ram_reg_i_202_n_4));
  LUT6 #(
    .INIT(64'hAAABBBABEEEFFFEF)) 
    ram_reg_i_203
       (.I0(ram_reg_i_334_n_4),
        .I1(ram_reg_i_337_n_4),
        .I2(data8[25]),
        .I3(ram_reg_i_335_n_4),
        .I4(data7[25]),
        .I5(\add_ln102_1_reg_1025_reg[27]_i_1_n_10 ),
        .O(ram_reg_i_203_n_4));
  LUT5 #(
    .INIT(32'hA8080000)) 
    ram_reg_i_204
       (.I0(\add_ln102_2_reg_1045_reg[27]_i_1_n_10 ),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg),
        .I4(ap_CS_fsm_pp0_stage18),
        .O(ram_reg_i_204_n_4));
  LUT6 #(
    .INIT(64'hBBBB8B8888888B88)) 
    ram_reg_i_205
       (.I0(ram_reg_i_345_n_11),
        .I1(ram_reg_i_141_n_4),
        .I2(ram_reg_i_342_n_4),
        .I3(\add_ln102_5_reg_1105_reg[27]_i_1_n_11 ),
        .I4(ram_reg_i_343_n_4),
        .I5(\add_ln102_6_reg_1125_reg[27]_i_1_n_11 ),
        .O(ram_reg_i_205_n_4));
  LUT6 #(
    .INIT(64'h55555555D5DDD555)) 
    ram_reg_i_206
       (.I0(ram_reg_i_344_n_4),
        .I1(ap_CS_fsm_pp0_stage28),
        .I2(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter0_reg),
        .I5(\add_ln102_4_reg_1085_reg[27]_i_1_n_11 ),
        .O(ram_reg_i_206_n_4));
  LUT6 #(
    .INIT(64'hE0EEE000A0AAA000)) 
    ram_reg_i_207
       (.I0(ap_CS_fsm_pp0_stage28),
        .I1(ap_CS_fsm_pp0_stage23),
        .I2(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter0_reg),
        .I5(\add_ln102_3_reg_1065_reg[27]_i_1_n_11 ),
        .O(ram_reg_i_207_n_4));
  LUT6 #(
    .INIT(64'hAAABBBABEEEFFFEF)) 
    ram_reg_i_208
       (.I0(ram_reg_i_334_n_4),
        .I1(ram_reg_i_337_n_4),
        .I2(data8[24]),
        .I3(ram_reg_i_335_n_4),
        .I4(data7[24]),
        .I5(\add_ln102_1_reg_1025_reg[27]_i_1_n_11 ),
        .O(ram_reg_i_208_n_4));
  LUT5 #(
    .INIT(32'hA8080000)) 
    ram_reg_i_209
       (.I0(\add_ln102_2_reg_1045_reg[27]_i_1_n_11 ),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg),
        .I4(ap_CS_fsm_pp0_stage18),
        .O(ram_reg_i_209_n_4));
  LUT6 #(
    .INIT(64'hBBBB8B8888888B88)) 
    ram_reg_i_210
       (.I0(ram_reg_i_346_n_8),
        .I1(ram_reg_i_141_n_4),
        .I2(ram_reg_i_342_n_4),
        .I3(\add_ln102_5_reg_1105_reg[23]_i_1_n_8 ),
        .I4(ram_reg_i_343_n_4),
        .I5(\add_ln102_6_reg_1125_reg[23]_i_1_n_8 ),
        .O(ram_reg_i_210_n_4));
  LUT6 #(
    .INIT(64'h55555555D5DDD555)) 
    ram_reg_i_211
       (.I0(ram_reg_i_344_n_4),
        .I1(ap_CS_fsm_pp0_stage28),
        .I2(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter0_reg),
        .I5(\add_ln102_4_reg_1085_reg[23]_i_1_n_8 ),
        .O(ram_reg_i_211_n_4));
  LUT6 #(
    .INIT(64'hE0EEE000A0AAA000)) 
    ram_reg_i_212
       (.I0(ap_CS_fsm_pp0_stage28),
        .I1(ap_CS_fsm_pp0_stage23),
        .I2(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter0_reg),
        .I5(\add_ln102_3_reg_1065_reg[23]_i_1_n_8 ),
        .O(ram_reg_i_212_n_4));
  LUT6 #(
    .INIT(64'hAAABBBABEEEFFFEF)) 
    ram_reg_i_213
       (.I0(ram_reg_i_334_n_4),
        .I1(ram_reg_i_337_n_4),
        .I2(data8[23]),
        .I3(ram_reg_i_335_n_4),
        .I4(data7[23]),
        .I5(\add_ln102_1_reg_1025_reg[23]_i_1_n_8 ),
        .O(ram_reg_i_213_n_4));
  LUT5 #(
    .INIT(32'hA8080000)) 
    ram_reg_i_214
       (.I0(\add_ln102_2_reg_1045_reg[23]_i_1_n_8 ),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg),
        .I4(ap_CS_fsm_pp0_stage18),
        .O(ram_reg_i_214_n_4));
  LUT6 #(
    .INIT(64'hBBBB8B8888888B88)) 
    ram_reg_i_215
       (.I0(ram_reg_i_346_n_9),
        .I1(ram_reg_i_141_n_4),
        .I2(ram_reg_i_342_n_4),
        .I3(\add_ln102_5_reg_1105_reg[23]_i_1_n_9 ),
        .I4(ram_reg_i_343_n_4),
        .I5(\add_ln102_6_reg_1125_reg[23]_i_1_n_9 ),
        .O(ram_reg_i_215_n_4));
  LUT6 #(
    .INIT(64'h55555555D5DDD555)) 
    ram_reg_i_216
       (.I0(ram_reg_i_344_n_4),
        .I1(ap_CS_fsm_pp0_stage28),
        .I2(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter0_reg),
        .I5(\add_ln102_4_reg_1085_reg[23]_i_1_n_9 ),
        .O(ram_reg_i_216_n_4));
  LUT6 #(
    .INIT(64'hE0EEE000A0AAA000)) 
    ram_reg_i_217
       (.I0(ap_CS_fsm_pp0_stage28),
        .I1(ap_CS_fsm_pp0_stage23),
        .I2(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter0_reg),
        .I5(\add_ln102_3_reg_1065_reg[23]_i_1_n_9 ),
        .O(ram_reg_i_217_n_4));
  LUT6 #(
    .INIT(64'hAAABBBABEEEFFFEF)) 
    ram_reg_i_218
       (.I0(ram_reg_i_334_n_4),
        .I1(ram_reg_i_337_n_4),
        .I2(data8[22]),
        .I3(ram_reg_i_335_n_4),
        .I4(data7[22]),
        .I5(\add_ln102_1_reg_1025_reg[23]_i_1_n_9 ),
        .O(ram_reg_i_218_n_4));
  LUT5 #(
    .INIT(32'hA8080000)) 
    ram_reg_i_219
       (.I0(\add_ln102_2_reg_1045_reg[23]_i_1_n_9 ),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg),
        .I4(ap_CS_fsm_pp0_stage18),
        .O(ram_reg_i_219_n_4));
  LUT6 #(
    .INIT(64'hBBBB8B8888888B88)) 
    ram_reg_i_220
       (.I0(ram_reg_i_346_n_10),
        .I1(ram_reg_i_141_n_4),
        .I2(ram_reg_i_342_n_4),
        .I3(\add_ln102_5_reg_1105_reg[23]_i_1_n_10 ),
        .I4(ram_reg_i_343_n_4),
        .I5(\add_ln102_6_reg_1125_reg[23]_i_1_n_10 ),
        .O(ram_reg_i_220_n_4));
  LUT6 #(
    .INIT(64'h55555555D5DDD555)) 
    ram_reg_i_221
       (.I0(ram_reg_i_344_n_4),
        .I1(ap_CS_fsm_pp0_stage28),
        .I2(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter0_reg),
        .I5(\add_ln102_4_reg_1085_reg[23]_i_1_n_10 ),
        .O(ram_reg_i_221_n_4));
  LUT6 #(
    .INIT(64'hE0EEE000A0AAA000)) 
    ram_reg_i_222
       (.I0(ap_CS_fsm_pp0_stage28),
        .I1(ap_CS_fsm_pp0_stage23),
        .I2(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter0_reg),
        .I5(\add_ln102_3_reg_1065_reg[23]_i_1_n_10 ),
        .O(ram_reg_i_222_n_4));
  LUT6 #(
    .INIT(64'hAAABBBABEEEFFFEF)) 
    ram_reg_i_223
       (.I0(ram_reg_i_334_n_4),
        .I1(ram_reg_i_337_n_4),
        .I2(data8[21]),
        .I3(ram_reg_i_335_n_4),
        .I4(data7[21]),
        .I5(\add_ln102_1_reg_1025_reg[23]_i_1_n_10 ),
        .O(ram_reg_i_223_n_4));
  LUT5 #(
    .INIT(32'hA8080000)) 
    ram_reg_i_224
       (.I0(\add_ln102_2_reg_1045_reg[23]_i_1_n_10 ),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg),
        .I4(ap_CS_fsm_pp0_stage18),
        .O(ram_reg_i_224_n_4));
  LUT6 #(
    .INIT(64'hBBBB8B8888888B88)) 
    ram_reg_i_225
       (.I0(ram_reg_i_346_n_11),
        .I1(ram_reg_i_141_n_4),
        .I2(ram_reg_i_342_n_4),
        .I3(\add_ln102_5_reg_1105_reg[23]_i_1_n_11 ),
        .I4(ram_reg_i_343_n_4),
        .I5(\add_ln102_6_reg_1125_reg[23]_i_1_n_11 ),
        .O(ram_reg_i_225_n_4));
  LUT6 #(
    .INIT(64'h55555555D5DDD555)) 
    ram_reg_i_226
       (.I0(ram_reg_i_344_n_4),
        .I1(ap_CS_fsm_pp0_stage28),
        .I2(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter0_reg),
        .I5(\add_ln102_4_reg_1085_reg[23]_i_1_n_11 ),
        .O(ram_reg_i_226_n_4));
  LUT6 #(
    .INIT(64'hE0EEE000A0AAA000)) 
    ram_reg_i_227
       (.I0(ap_CS_fsm_pp0_stage28),
        .I1(ap_CS_fsm_pp0_stage23),
        .I2(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter0_reg),
        .I5(\add_ln102_3_reg_1065_reg[23]_i_1_n_11 ),
        .O(ram_reg_i_227_n_4));
  LUT6 #(
    .INIT(64'hAAABBBABEEEFFFEF)) 
    ram_reg_i_228
       (.I0(ram_reg_i_334_n_4),
        .I1(ram_reg_i_337_n_4),
        .I2(data8[20]),
        .I3(ram_reg_i_335_n_4),
        .I4(data7[20]),
        .I5(\add_ln102_1_reg_1025_reg[23]_i_1_n_11 ),
        .O(ram_reg_i_228_n_4));
  LUT5 #(
    .INIT(32'hA8080000)) 
    ram_reg_i_229
       (.I0(\add_ln102_2_reg_1045_reg[23]_i_1_n_11 ),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg),
        .I4(ap_CS_fsm_pp0_stage18),
        .O(ram_reg_i_229_n_4));
  LUT6 #(
    .INIT(64'hBBBB8B8888888B88)) 
    ram_reg_i_230
       (.I0(ram_reg_i_347_n_8),
        .I1(ram_reg_i_141_n_4),
        .I2(ram_reg_i_342_n_4),
        .I3(\add_ln102_5_reg_1105_reg[19]_i_1_n_8 ),
        .I4(ram_reg_i_343_n_4),
        .I5(\add_ln102_6_reg_1125_reg[19]_i_1_n_8 ),
        .O(ram_reg_i_230_n_4));
  LUT6 #(
    .INIT(64'h55555555D5DDD555)) 
    ram_reg_i_231
       (.I0(ram_reg_i_344_n_4),
        .I1(ap_CS_fsm_pp0_stage28),
        .I2(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter0_reg),
        .I5(\add_ln102_4_reg_1085_reg[19]_i_1_n_8 ),
        .O(ram_reg_i_231_n_4));
  LUT6 #(
    .INIT(64'hE0EEE000A0AAA000)) 
    ram_reg_i_232
       (.I0(ap_CS_fsm_pp0_stage28),
        .I1(ap_CS_fsm_pp0_stage23),
        .I2(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter0_reg),
        .I5(\add_ln102_3_reg_1065_reg[19]_i_1_n_8 ),
        .O(ram_reg_i_232_n_4));
  LUT6 #(
    .INIT(64'hAAABBBABEEEFFFEF)) 
    ram_reg_i_233
       (.I0(ram_reg_i_334_n_4),
        .I1(ram_reg_i_337_n_4),
        .I2(data8[19]),
        .I3(ram_reg_i_335_n_4),
        .I4(data7[19]),
        .I5(\add_ln102_1_reg_1025_reg[19]_i_1_n_8 ),
        .O(ram_reg_i_233_n_4));
  LUT5 #(
    .INIT(32'hA8080000)) 
    ram_reg_i_234
       (.I0(\add_ln102_2_reg_1045_reg[19]_i_1_n_8 ),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg),
        .I4(ap_CS_fsm_pp0_stage18),
        .O(ram_reg_i_234_n_4));
  LUT6 #(
    .INIT(64'hBBBB8B8888888B88)) 
    ram_reg_i_235
       (.I0(ram_reg_i_347_n_9),
        .I1(ram_reg_i_141_n_4),
        .I2(ram_reg_i_342_n_4),
        .I3(\add_ln102_5_reg_1105_reg[19]_i_1_n_9 ),
        .I4(ram_reg_i_343_n_4),
        .I5(\add_ln102_6_reg_1125_reg[19]_i_1_n_9 ),
        .O(ram_reg_i_235_n_4));
  LUT6 #(
    .INIT(64'h55555555D5DDD555)) 
    ram_reg_i_236
       (.I0(ram_reg_i_344_n_4),
        .I1(ap_CS_fsm_pp0_stage28),
        .I2(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter0_reg),
        .I5(\add_ln102_4_reg_1085_reg[19]_i_1_n_9 ),
        .O(ram_reg_i_236_n_4));
  LUT6 #(
    .INIT(64'hE0EEE000A0AAA000)) 
    ram_reg_i_237
       (.I0(ap_CS_fsm_pp0_stage28),
        .I1(ap_CS_fsm_pp0_stage23),
        .I2(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter0_reg),
        .I5(\add_ln102_3_reg_1065_reg[19]_i_1_n_9 ),
        .O(ram_reg_i_237_n_4));
  LUT6 #(
    .INIT(64'hAAABBBABEEEFFFEF)) 
    ram_reg_i_238
       (.I0(ram_reg_i_334_n_4),
        .I1(ram_reg_i_337_n_4),
        .I2(data8[18]),
        .I3(ram_reg_i_335_n_4),
        .I4(data7[18]),
        .I5(\add_ln102_1_reg_1025_reg[19]_i_1_n_9 ),
        .O(ram_reg_i_238_n_4));
  LUT5 #(
    .INIT(32'hA8080000)) 
    ram_reg_i_239
       (.I0(\add_ln102_2_reg_1045_reg[19]_i_1_n_9 ),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg),
        .I4(ap_CS_fsm_pp0_stage18),
        .O(ram_reg_i_239_n_4));
  LUT6 #(
    .INIT(64'hBBBB8B8888888B88)) 
    ram_reg_i_240
       (.I0(ram_reg_i_347_n_10),
        .I1(ram_reg_i_141_n_4),
        .I2(ram_reg_i_342_n_4),
        .I3(\add_ln102_5_reg_1105_reg[19]_i_1_n_10 ),
        .I4(ram_reg_i_343_n_4),
        .I5(\add_ln102_6_reg_1125_reg[19]_i_1_n_10 ),
        .O(ram_reg_i_240_n_4));
  LUT6 #(
    .INIT(64'h55555555D5DDD555)) 
    ram_reg_i_241
       (.I0(ram_reg_i_344_n_4),
        .I1(ap_CS_fsm_pp0_stage28),
        .I2(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter0_reg),
        .I5(\add_ln102_4_reg_1085_reg[19]_i_1_n_10 ),
        .O(ram_reg_i_241_n_4));
  LUT6 #(
    .INIT(64'hE0EEE000A0AAA000)) 
    ram_reg_i_242
       (.I0(ap_CS_fsm_pp0_stage28),
        .I1(ap_CS_fsm_pp0_stage23),
        .I2(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter0_reg),
        .I5(\add_ln102_3_reg_1065_reg[19]_i_1_n_10 ),
        .O(ram_reg_i_242_n_4));
  LUT6 #(
    .INIT(64'hAAABBBABEEEFFFEF)) 
    ram_reg_i_243
       (.I0(ram_reg_i_334_n_4),
        .I1(ram_reg_i_337_n_4),
        .I2(data8[17]),
        .I3(ram_reg_i_335_n_4),
        .I4(data7[17]),
        .I5(\add_ln102_1_reg_1025_reg[19]_i_1_n_10 ),
        .O(ram_reg_i_243_n_4));
  LUT5 #(
    .INIT(32'hA8080000)) 
    ram_reg_i_244
       (.I0(\add_ln102_2_reg_1045_reg[19]_i_1_n_10 ),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg),
        .I4(ap_CS_fsm_pp0_stage18),
        .O(ram_reg_i_244_n_4));
  LUT6 #(
    .INIT(64'hBBBB8B8888888B88)) 
    ram_reg_i_245
       (.I0(ram_reg_i_347_n_11),
        .I1(ram_reg_i_141_n_4),
        .I2(ram_reg_i_342_n_4),
        .I3(\add_ln102_5_reg_1105_reg[19]_i_1_n_11 ),
        .I4(ram_reg_i_343_n_4),
        .I5(\add_ln102_6_reg_1125_reg[19]_i_1_n_11 ),
        .O(ram_reg_i_245_n_4));
  LUT6 #(
    .INIT(64'h55555555D5DDD555)) 
    ram_reg_i_246
       (.I0(ram_reg_i_344_n_4),
        .I1(ap_CS_fsm_pp0_stage28),
        .I2(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter0_reg),
        .I5(\add_ln102_4_reg_1085_reg[19]_i_1_n_11 ),
        .O(ram_reg_i_246_n_4));
  LUT6 #(
    .INIT(64'hE0EEE000A0AAA000)) 
    ram_reg_i_247
       (.I0(ap_CS_fsm_pp0_stage28),
        .I1(ap_CS_fsm_pp0_stage23),
        .I2(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter0_reg),
        .I5(\add_ln102_3_reg_1065_reg[19]_i_1_n_11 ),
        .O(ram_reg_i_247_n_4));
  LUT6 #(
    .INIT(64'hAAABBBABEEEFFFEF)) 
    ram_reg_i_248
       (.I0(ram_reg_i_334_n_4),
        .I1(ram_reg_i_337_n_4),
        .I2(data8[16]),
        .I3(ram_reg_i_335_n_4),
        .I4(data7[16]),
        .I5(\add_ln102_1_reg_1025_reg[19]_i_1_n_11 ),
        .O(ram_reg_i_248_n_4));
  LUT5 #(
    .INIT(32'hA8080000)) 
    ram_reg_i_249
       (.I0(\add_ln102_2_reg_1045_reg[19]_i_1_n_11 ),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg),
        .I4(ap_CS_fsm_pp0_stage18),
        .O(ram_reg_i_249_n_4));
  LUT6 #(
    .INIT(64'hBBBB8B8888888B88)) 
    ram_reg_i_250
       (.I0(ram_reg_i_348_n_8),
        .I1(ram_reg_i_141_n_4),
        .I2(ram_reg_i_342_n_4),
        .I3(\add_ln102_5_reg_1105_reg[15]_i_1_n_8 ),
        .I4(ram_reg_i_343_n_4),
        .I5(\add_ln102_6_reg_1125_reg[15]_i_1_n_8 ),
        .O(ram_reg_i_250_n_4));
  LUT6 #(
    .INIT(64'h55555555D5DDD555)) 
    ram_reg_i_251
       (.I0(ram_reg_i_344_n_4),
        .I1(ap_CS_fsm_pp0_stage28),
        .I2(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter0_reg),
        .I5(\add_ln102_4_reg_1085_reg[15]_i_1_n_8 ),
        .O(ram_reg_i_251_n_4));
  LUT6 #(
    .INIT(64'hE0EEE000A0AAA000)) 
    ram_reg_i_252
       (.I0(ap_CS_fsm_pp0_stage28),
        .I1(ap_CS_fsm_pp0_stage23),
        .I2(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter0_reg),
        .I5(\add_ln102_3_reg_1065_reg[15]_i_1_n_8 ),
        .O(ram_reg_i_252_n_4));
  LUT6 #(
    .INIT(64'hAAABBBABEEEFFFEF)) 
    ram_reg_i_253
       (.I0(ram_reg_i_334_n_4),
        .I1(ram_reg_i_337_n_4),
        .I2(data8[15]),
        .I3(ram_reg_i_335_n_4),
        .I4(data7[15]),
        .I5(\add_ln102_1_reg_1025_reg[15]_i_1_n_8 ),
        .O(ram_reg_i_253_n_4));
  LUT5 #(
    .INIT(32'hA8080000)) 
    ram_reg_i_254
       (.I0(\add_ln102_2_reg_1045_reg[15]_i_1_n_8 ),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg),
        .I4(ap_CS_fsm_pp0_stage18),
        .O(ram_reg_i_254_n_4));
  LUT6 #(
    .INIT(64'hBBBB8B8888888B88)) 
    ram_reg_i_255
       (.I0(ram_reg_i_348_n_9),
        .I1(ram_reg_i_141_n_4),
        .I2(ram_reg_i_342_n_4),
        .I3(\add_ln102_5_reg_1105_reg[15]_i_1_n_9 ),
        .I4(ram_reg_i_343_n_4),
        .I5(\add_ln102_6_reg_1125_reg[15]_i_1_n_9 ),
        .O(ram_reg_i_255_n_4));
  LUT6 #(
    .INIT(64'h55555555D5DDD555)) 
    ram_reg_i_256
       (.I0(ram_reg_i_344_n_4),
        .I1(ap_CS_fsm_pp0_stage28),
        .I2(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter0_reg),
        .I5(\add_ln102_4_reg_1085_reg[15]_i_1_n_9 ),
        .O(ram_reg_i_256_n_4));
  LUT6 #(
    .INIT(64'hE0EEE000A0AAA000)) 
    ram_reg_i_257
       (.I0(ap_CS_fsm_pp0_stage28),
        .I1(ap_CS_fsm_pp0_stage23),
        .I2(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter0_reg),
        .I5(\add_ln102_3_reg_1065_reg[15]_i_1_n_9 ),
        .O(ram_reg_i_257_n_4));
  LUT6 #(
    .INIT(64'hAAABBBABEEEFFFEF)) 
    ram_reg_i_258
       (.I0(ram_reg_i_334_n_4),
        .I1(ram_reg_i_337_n_4),
        .I2(data8[14]),
        .I3(ram_reg_i_335_n_4),
        .I4(data7[14]),
        .I5(\add_ln102_1_reg_1025_reg[15]_i_1_n_9 ),
        .O(ram_reg_i_258_n_4));
  LUT5 #(
    .INIT(32'hA8080000)) 
    ram_reg_i_259
       (.I0(\add_ln102_2_reg_1045_reg[15]_i_1_n_9 ),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg),
        .I4(ap_CS_fsm_pp0_stage18),
        .O(ram_reg_i_259_n_4));
  LUT6 #(
    .INIT(64'hBBBB8B8888888B88)) 
    ram_reg_i_260
       (.I0(ram_reg_i_348_n_10),
        .I1(ram_reg_i_141_n_4),
        .I2(ram_reg_i_342_n_4),
        .I3(\add_ln102_5_reg_1105_reg[15]_i_1_n_10 ),
        .I4(ram_reg_i_343_n_4),
        .I5(\add_ln102_6_reg_1125_reg[15]_i_1_n_10 ),
        .O(ram_reg_i_260_n_4));
  LUT6 #(
    .INIT(64'h55555555D5DDD555)) 
    ram_reg_i_261
       (.I0(ram_reg_i_344_n_4),
        .I1(ap_CS_fsm_pp0_stage28),
        .I2(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter0_reg),
        .I5(\add_ln102_4_reg_1085_reg[15]_i_1_n_10 ),
        .O(ram_reg_i_261_n_4));
  LUT6 #(
    .INIT(64'hE0EEE000A0AAA000)) 
    ram_reg_i_262
       (.I0(ap_CS_fsm_pp0_stage28),
        .I1(ap_CS_fsm_pp0_stage23),
        .I2(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter0_reg),
        .I5(\add_ln102_3_reg_1065_reg[15]_i_1_n_10 ),
        .O(ram_reg_i_262_n_4));
  LUT6 #(
    .INIT(64'hAAABBBABEEEFFFEF)) 
    ram_reg_i_263
       (.I0(ram_reg_i_334_n_4),
        .I1(ram_reg_i_337_n_4),
        .I2(data8[13]),
        .I3(ram_reg_i_335_n_4),
        .I4(data7[13]),
        .I5(\add_ln102_1_reg_1025_reg[15]_i_1_n_10 ),
        .O(ram_reg_i_263_n_4));
  LUT5 #(
    .INIT(32'hA8080000)) 
    ram_reg_i_264
       (.I0(\add_ln102_2_reg_1045_reg[15]_i_1_n_10 ),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg),
        .I4(ap_CS_fsm_pp0_stage18),
        .O(ram_reg_i_264_n_4));
  LUT6 #(
    .INIT(64'hBBBB8B8888888B88)) 
    ram_reg_i_265
       (.I0(ram_reg_i_348_n_11),
        .I1(ram_reg_i_141_n_4),
        .I2(ram_reg_i_342_n_4),
        .I3(\add_ln102_5_reg_1105_reg[15]_i_1_n_11 ),
        .I4(ram_reg_i_343_n_4),
        .I5(\add_ln102_6_reg_1125_reg[15]_i_1_n_11 ),
        .O(ram_reg_i_265_n_4));
  LUT6 #(
    .INIT(64'h55555555D5DDD555)) 
    ram_reg_i_266
       (.I0(ram_reg_i_344_n_4),
        .I1(ap_CS_fsm_pp0_stage28),
        .I2(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter0_reg),
        .I5(\add_ln102_4_reg_1085_reg[15]_i_1_n_11 ),
        .O(ram_reg_i_266_n_4));
  LUT6 #(
    .INIT(64'hE0EEE000A0AAA000)) 
    ram_reg_i_267
       (.I0(ap_CS_fsm_pp0_stage28),
        .I1(ap_CS_fsm_pp0_stage23),
        .I2(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter0_reg),
        .I5(\add_ln102_3_reg_1065_reg[15]_i_1_n_11 ),
        .O(ram_reg_i_267_n_4));
  LUT6 #(
    .INIT(64'hAAABBBABEEEFFFEF)) 
    ram_reg_i_268
       (.I0(ram_reg_i_334_n_4),
        .I1(ram_reg_i_337_n_4),
        .I2(data8[12]),
        .I3(ram_reg_i_335_n_4),
        .I4(data7[12]),
        .I5(\add_ln102_1_reg_1025_reg[15]_i_1_n_11 ),
        .O(ram_reg_i_268_n_4));
  LUT5 #(
    .INIT(32'hA8080000)) 
    ram_reg_i_269
       (.I0(\add_ln102_2_reg_1045_reg[15]_i_1_n_11 ),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg),
        .I4(ap_CS_fsm_pp0_stage18),
        .O(ram_reg_i_269_n_4));
  LUT6 #(
    .INIT(64'hBBBB8B8888888B88)) 
    ram_reg_i_270
       (.I0(ram_reg_i_349_n_8),
        .I1(ram_reg_i_141_n_4),
        .I2(ram_reg_i_342_n_4),
        .I3(\add_ln102_5_reg_1105_reg[11]_i_1_n_8 ),
        .I4(ram_reg_i_343_n_4),
        .I5(\add_ln102_6_reg_1125_reg[11]_i_1_n_8 ),
        .O(ram_reg_i_270_n_4));
  LUT6 #(
    .INIT(64'h55555555D5DDD555)) 
    ram_reg_i_271
       (.I0(ram_reg_i_344_n_4),
        .I1(ap_CS_fsm_pp0_stage28),
        .I2(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter0_reg),
        .I5(\add_ln102_4_reg_1085_reg[11]_i_1_n_8 ),
        .O(ram_reg_i_271_n_4));
  LUT6 #(
    .INIT(64'hE0EEE000A0AAA000)) 
    ram_reg_i_272
       (.I0(ap_CS_fsm_pp0_stage28),
        .I1(ap_CS_fsm_pp0_stage23),
        .I2(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter0_reg),
        .I5(\add_ln102_3_reg_1065_reg[11]_i_1_n_8 ),
        .O(ram_reg_i_272_n_4));
  LUT6 #(
    .INIT(64'hAAABBBABEEEFFFEF)) 
    ram_reg_i_273
       (.I0(ram_reg_i_334_n_4),
        .I1(ram_reg_i_337_n_4),
        .I2(data8[11]),
        .I3(ram_reg_i_335_n_4),
        .I4(data7[11]),
        .I5(\add_ln102_1_reg_1025_reg[11]_i_1_n_8 ),
        .O(ram_reg_i_273_n_4));
  LUT5 #(
    .INIT(32'hA8080000)) 
    ram_reg_i_274
       (.I0(\add_ln102_2_reg_1045_reg[11]_i_1_n_8 ),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg),
        .I4(ap_CS_fsm_pp0_stage18),
        .O(ram_reg_i_274_n_4));
  LUT6 #(
    .INIT(64'hBBBB8B8888888B88)) 
    ram_reg_i_275
       (.I0(ram_reg_i_349_n_9),
        .I1(ram_reg_i_141_n_4),
        .I2(ram_reg_i_342_n_4),
        .I3(\add_ln102_5_reg_1105_reg[11]_i_1_n_9 ),
        .I4(ram_reg_i_343_n_4),
        .I5(\add_ln102_6_reg_1125_reg[11]_i_1_n_9 ),
        .O(ram_reg_i_275_n_4));
  LUT6 #(
    .INIT(64'h55555555D5DDD555)) 
    ram_reg_i_276
       (.I0(ram_reg_i_344_n_4),
        .I1(ap_CS_fsm_pp0_stage28),
        .I2(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter0_reg),
        .I5(\add_ln102_4_reg_1085_reg[11]_i_1_n_9 ),
        .O(ram_reg_i_276_n_4));
  LUT6 #(
    .INIT(64'hE0EEE000A0AAA000)) 
    ram_reg_i_277
       (.I0(ap_CS_fsm_pp0_stage28),
        .I1(ap_CS_fsm_pp0_stage23),
        .I2(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter0_reg),
        .I5(\add_ln102_3_reg_1065_reg[11]_i_1_n_9 ),
        .O(ram_reg_i_277_n_4));
  LUT6 #(
    .INIT(64'hAAABBBABEEEFFFEF)) 
    ram_reg_i_278
       (.I0(ram_reg_i_334_n_4),
        .I1(ram_reg_i_337_n_4),
        .I2(data8[10]),
        .I3(ram_reg_i_335_n_4),
        .I4(data7[10]),
        .I5(\add_ln102_1_reg_1025_reg[11]_i_1_n_9 ),
        .O(ram_reg_i_278_n_4));
  LUT5 #(
    .INIT(32'hA8080000)) 
    ram_reg_i_279
       (.I0(\add_ln102_2_reg_1045_reg[11]_i_1_n_9 ),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg),
        .I4(ap_CS_fsm_pp0_stage18),
        .O(ram_reg_i_279_n_4));
  LUT6 #(
    .INIT(64'hBBBB8B8888888B88)) 
    ram_reg_i_280
       (.I0(ram_reg_i_349_n_10),
        .I1(ram_reg_i_141_n_4),
        .I2(ram_reg_i_342_n_4),
        .I3(\add_ln102_5_reg_1105_reg[11]_i_1_n_10 ),
        .I4(ram_reg_i_343_n_4),
        .I5(\add_ln102_6_reg_1125_reg[11]_i_1_n_10 ),
        .O(ram_reg_i_280_n_4));
  LUT6 #(
    .INIT(64'h55555555D5DDD555)) 
    ram_reg_i_281
       (.I0(ram_reg_i_344_n_4),
        .I1(ap_CS_fsm_pp0_stage28),
        .I2(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter0_reg),
        .I5(\add_ln102_4_reg_1085_reg[11]_i_1_n_10 ),
        .O(ram_reg_i_281_n_4));
  LUT6 #(
    .INIT(64'hE0EEE000A0AAA000)) 
    ram_reg_i_282
       (.I0(ap_CS_fsm_pp0_stage28),
        .I1(ap_CS_fsm_pp0_stage23),
        .I2(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter0_reg),
        .I5(\add_ln102_3_reg_1065_reg[11]_i_1_n_10 ),
        .O(ram_reg_i_282_n_4));
  LUT6 #(
    .INIT(64'h5554445411100010)) 
    ram_reg_i_283
       (.I0(ram_reg_i_334_n_4),
        .I1(ram_reg_i_337_n_4),
        .I2(data8[9]),
        .I3(ram_reg_i_335_n_4),
        .I4(data7[9]),
        .I5(\add_ln102_1_reg_1025_reg[11]_i_1_n_10 ),
        .O(ram_reg_i_283_n_4));
  LUT5 #(
    .INIT(32'hA8080000)) 
    ram_reg_i_284
       (.I0(\add_ln102_2_reg_1045_reg[11]_i_1_n_10 ),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg),
        .I4(ap_CS_fsm_pp0_stage18),
        .O(ram_reg_i_284_n_4));
  LUT6 #(
    .INIT(64'hBBBB8B8888888B88)) 
    ram_reg_i_285
       (.I0(ram_reg_i_349_n_11),
        .I1(ram_reg_i_141_n_4),
        .I2(ram_reg_i_342_n_4),
        .I3(\add_ln102_5_reg_1105_reg[11]_i_1_n_11 ),
        .I4(ram_reg_i_343_n_4),
        .I5(\add_ln102_6_reg_1125_reg[11]_i_1_n_11 ),
        .O(ram_reg_i_285_n_4));
  LUT6 #(
    .INIT(64'h55555555D5DDD555)) 
    ram_reg_i_286
       (.I0(ram_reg_i_344_n_4),
        .I1(ap_CS_fsm_pp0_stage28),
        .I2(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter0_reg),
        .I5(\add_ln102_4_reg_1085_reg[11]_i_1_n_11 ),
        .O(ram_reg_i_286_n_4));
  LUT6 #(
    .INIT(64'hE0EEE000A0AAA000)) 
    ram_reg_i_287
       (.I0(ap_CS_fsm_pp0_stage28),
        .I1(ap_CS_fsm_pp0_stage23),
        .I2(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter0_reg),
        .I5(\add_ln102_3_reg_1065_reg[11]_i_1_n_11 ),
        .O(ram_reg_i_287_n_4));
  LUT6 #(
    .INIT(64'h5554445411100010)) 
    ram_reg_i_288
       (.I0(ram_reg_i_334_n_4),
        .I1(ram_reg_i_337_n_4),
        .I2(data8[8]),
        .I3(ram_reg_i_335_n_4),
        .I4(data7[8]),
        .I5(\add_ln102_1_reg_1025_reg[11]_i_1_n_11 ),
        .O(ram_reg_i_288_n_4));
  LUT5 #(
    .INIT(32'hA8080000)) 
    ram_reg_i_289
       (.I0(\add_ln102_2_reg_1045_reg[11]_i_1_n_11 ),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg),
        .I4(ap_CS_fsm_pp0_stage18),
        .O(ram_reg_i_289_n_4));
  LUT6 #(
    .INIT(64'hBBBB8B8888888B88)) 
    ram_reg_i_290
       (.I0(ram_reg_i_350_n_8),
        .I1(ram_reg_i_141_n_4),
        .I2(ram_reg_i_342_n_4),
        .I3(\add_ln102_5_reg_1105_reg[7]_i_1_n_8 ),
        .I4(ram_reg_i_343_n_4),
        .I5(\add_ln102_6_reg_1125_reg[7]_i_1_n_8 ),
        .O(ram_reg_i_290_n_4));
  LUT6 #(
    .INIT(64'h55555555D5DDD555)) 
    ram_reg_i_291
       (.I0(ram_reg_i_344_n_4),
        .I1(ap_CS_fsm_pp0_stage28),
        .I2(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter0_reg),
        .I5(\add_ln102_4_reg_1085_reg[7]_i_1_n_8 ),
        .O(ram_reg_i_291_n_4));
  LUT6 #(
    .INIT(64'hE0EEE000A0AAA000)) 
    ram_reg_i_292
       (.I0(ap_CS_fsm_pp0_stage28),
        .I1(ap_CS_fsm_pp0_stage23),
        .I2(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter0_reg),
        .I5(\add_ln102_3_reg_1065_reg[7]_i_1_n_8 ),
        .O(ram_reg_i_292_n_4));
  LUT6 #(
    .INIT(64'hAAABBBABEEEFFFEF)) 
    ram_reg_i_293
       (.I0(ram_reg_i_334_n_4),
        .I1(ram_reg_i_337_n_4),
        .I2(data8[7]),
        .I3(ram_reg_i_335_n_4),
        .I4(data7[7]),
        .I5(\add_ln102_1_reg_1025_reg[7]_i_1_n_8 ),
        .O(ram_reg_i_293_n_4));
  LUT5 #(
    .INIT(32'hA8080000)) 
    ram_reg_i_294
       (.I0(\add_ln102_2_reg_1045_reg[7]_i_1_n_8 ),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg),
        .I4(ap_CS_fsm_pp0_stage18),
        .O(ram_reg_i_294_n_4));
  LUT6 #(
    .INIT(64'hBBBB8B8888888B88)) 
    ram_reg_i_295
       (.I0(ram_reg_i_350_n_9),
        .I1(ram_reg_i_141_n_4),
        .I2(ram_reg_i_342_n_4),
        .I3(\add_ln102_5_reg_1105_reg[7]_i_1_n_9 ),
        .I4(ram_reg_i_343_n_4),
        .I5(\add_ln102_6_reg_1125_reg[7]_i_1_n_9 ),
        .O(ram_reg_i_295_n_4));
  LUT6 #(
    .INIT(64'h55555555D5DDD555)) 
    ram_reg_i_296
       (.I0(ram_reg_i_344_n_4),
        .I1(ap_CS_fsm_pp0_stage28),
        .I2(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter0_reg),
        .I5(\add_ln102_4_reg_1085_reg[7]_i_1_n_9 ),
        .O(ram_reg_i_296_n_4));
  LUT6 #(
    .INIT(64'hE0EEE000A0AAA000)) 
    ram_reg_i_297
       (.I0(ap_CS_fsm_pp0_stage28),
        .I1(ap_CS_fsm_pp0_stage23),
        .I2(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter0_reg),
        .I5(\add_ln102_3_reg_1065_reg[7]_i_1_n_9 ),
        .O(ram_reg_i_297_n_4));
  LUT6 #(
    .INIT(64'hAAABBBABEEEFFFEF)) 
    ram_reg_i_298
       (.I0(ram_reg_i_334_n_4),
        .I1(ram_reg_i_337_n_4),
        .I2(data8[6]),
        .I3(ram_reg_i_335_n_4),
        .I4(data7[6]),
        .I5(\add_ln102_1_reg_1025_reg[7]_i_1_n_9 ),
        .O(ram_reg_i_298_n_4));
  LUT5 #(
    .INIT(32'hA8080000)) 
    ram_reg_i_299
       (.I0(\add_ln102_2_reg_1045_reg[7]_i_1_n_9 ),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg),
        .I4(ap_CS_fsm_pp0_stage18),
        .O(ram_reg_i_299_n_4));
  LUT6 #(
    .INIT(64'hBBBB8B8888888B88)) 
    ram_reg_i_300
       (.I0(ram_reg_i_350_n_10),
        .I1(ram_reg_i_141_n_4),
        .I2(ram_reg_i_342_n_4),
        .I3(\add_ln102_5_reg_1105_reg[7]_i_1_n_10 ),
        .I4(ram_reg_i_343_n_4),
        .I5(\add_ln102_6_reg_1125_reg[7]_i_1_n_10 ),
        .O(ram_reg_i_300_n_4));
  LUT6 #(
    .INIT(64'h55555555D5DDD555)) 
    ram_reg_i_301
       (.I0(ram_reg_i_344_n_4),
        .I1(ap_CS_fsm_pp0_stage28),
        .I2(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter0_reg),
        .I5(\add_ln102_4_reg_1085_reg[7]_i_1_n_10 ),
        .O(ram_reg_i_301_n_4));
  LUT6 #(
    .INIT(64'hE0EEE000A0AAA000)) 
    ram_reg_i_302
       (.I0(ap_CS_fsm_pp0_stage28),
        .I1(ap_CS_fsm_pp0_stage23),
        .I2(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter0_reg),
        .I5(\add_ln102_3_reg_1065_reg[7]_i_1_n_10 ),
        .O(ram_reg_i_302_n_4));
  LUT6 #(
    .INIT(64'hAAABBBABEEEFFFEF)) 
    ram_reg_i_303
       (.I0(ram_reg_i_334_n_4),
        .I1(ram_reg_i_337_n_4),
        .I2(data8[5]),
        .I3(ram_reg_i_335_n_4),
        .I4(data7[5]),
        .I5(\add_ln102_1_reg_1025_reg[7]_i_1_n_10 ),
        .O(ram_reg_i_303_n_4));
  LUT5 #(
    .INIT(32'hA8080000)) 
    ram_reg_i_304
       (.I0(\add_ln102_2_reg_1045_reg[7]_i_1_n_10 ),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg),
        .I4(ap_CS_fsm_pp0_stage18),
        .O(ram_reg_i_304_n_4));
  LUT6 #(
    .INIT(64'hBBBB8B8888888B88)) 
    ram_reg_i_305
       (.I0(ram_reg_i_350_n_11),
        .I1(ram_reg_i_141_n_4),
        .I2(ram_reg_i_342_n_4),
        .I3(\add_ln102_5_reg_1105_reg[7]_i_1_n_11 ),
        .I4(ram_reg_i_343_n_4),
        .I5(\add_ln102_6_reg_1125_reg[7]_i_1_n_11 ),
        .O(ram_reg_i_305_n_4));
  LUT6 #(
    .INIT(64'h55555555D5DDD555)) 
    ram_reg_i_306
       (.I0(ram_reg_i_344_n_4),
        .I1(ap_CS_fsm_pp0_stage28),
        .I2(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter0_reg),
        .I5(\add_ln102_4_reg_1085_reg[7]_i_1_n_11 ),
        .O(ram_reg_i_306_n_4));
  LUT6 #(
    .INIT(64'hE0EEE000A0AAA000)) 
    ram_reg_i_307
       (.I0(ap_CS_fsm_pp0_stage28),
        .I1(ap_CS_fsm_pp0_stage23),
        .I2(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter0_reg),
        .I5(\add_ln102_3_reg_1065_reg[7]_i_1_n_11 ),
        .O(ram_reg_i_307_n_4));
  LUT6 #(
    .INIT(64'hAAABBBABEEEFFFEF)) 
    ram_reg_i_308
       (.I0(ram_reg_i_334_n_4),
        .I1(ram_reg_i_337_n_4),
        .I2(data8[4]),
        .I3(ram_reg_i_335_n_4),
        .I4(data7[4]),
        .I5(\add_ln102_1_reg_1025_reg[7]_i_1_n_11 ),
        .O(ram_reg_i_308_n_4));
  LUT5 #(
    .INIT(32'hA8080000)) 
    ram_reg_i_309
       (.I0(\add_ln102_2_reg_1045_reg[7]_i_1_n_11 ),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg),
        .I4(ap_CS_fsm_pp0_stage18),
        .O(ram_reg_i_309_n_4));
  LUT6 #(
    .INIT(64'hBBBB8B8888888B88)) 
    ram_reg_i_310
       (.I0(ram_reg_i_351_n_8),
        .I1(ram_reg_i_141_n_4),
        .I2(ram_reg_i_342_n_4),
        .I3(\add_ln102_5_reg_1105_reg[3]_i_1_n_8 ),
        .I4(ram_reg_i_343_n_4),
        .I5(\add_ln102_6_reg_1125_reg[3]_i_1_n_8 ),
        .O(ram_reg_i_310_n_4));
  LUT6 #(
    .INIT(64'h55555555D5DDD555)) 
    ram_reg_i_311
       (.I0(ram_reg_i_344_n_4),
        .I1(ap_CS_fsm_pp0_stage28),
        .I2(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter0_reg),
        .I5(\add_ln102_4_reg_1085_reg[3]_i_1_n_8 ),
        .O(ram_reg_i_311_n_4));
  LUT6 #(
    .INIT(64'hE0EEE000A0AAA000)) 
    ram_reg_i_312
       (.I0(ap_CS_fsm_pp0_stage28),
        .I1(ap_CS_fsm_pp0_stage23),
        .I2(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter0_reg),
        .I5(\add_ln102_3_reg_1065_reg[3]_i_1_n_8 ),
        .O(ram_reg_i_312_n_4));
  LUT6 #(
    .INIT(64'hAAABBBABEEEFFFEF)) 
    ram_reg_i_313
       (.I0(ram_reg_i_334_n_4),
        .I1(ram_reg_i_337_n_4),
        .I2(data8[3]),
        .I3(ram_reg_i_335_n_4),
        .I4(data7[3]),
        .I5(\add_ln102_1_reg_1025_reg[3]_i_1_n_8 ),
        .O(ram_reg_i_313_n_4));
  LUT5 #(
    .INIT(32'hA8080000)) 
    ram_reg_i_314
       (.I0(\add_ln102_2_reg_1045_reg[3]_i_1_n_8 ),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg),
        .I4(ap_CS_fsm_pp0_stage18),
        .O(ram_reg_i_314_n_4));
  LUT6 #(
    .INIT(64'hBBBB8B8888888B88)) 
    ram_reg_i_315
       (.I0(ram_reg_i_351_n_9),
        .I1(ram_reg_i_141_n_4),
        .I2(ram_reg_i_342_n_4),
        .I3(\add_ln102_5_reg_1105_reg[3]_i_1_n_9 ),
        .I4(ram_reg_i_343_n_4),
        .I5(\add_ln102_6_reg_1125_reg[3]_i_1_n_9 ),
        .O(ram_reg_i_315_n_4));
  LUT6 #(
    .INIT(64'h55555555D5DDD555)) 
    ram_reg_i_316
       (.I0(ram_reg_i_344_n_4),
        .I1(ap_CS_fsm_pp0_stage28),
        .I2(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter0_reg),
        .I5(\add_ln102_4_reg_1085_reg[3]_i_1_n_9 ),
        .O(ram_reg_i_316_n_4));
  LUT6 #(
    .INIT(64'hE0EEE000A0AAA000)) 
    ram_reg_i_317
       (.I0(ap_CS_fsm_pp0_stage28),
        .I1(ap_CS_fsm_pp0_stage23),
        .I2(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter0_reg),
        .I5(\add_ln102_3_reg_1065_reg[3]_i_1_n_9 ),
        .O(ram_reg_i_317_n_4));
  LUT6 #(
    .INIT(64'hAAABBBABEEEFFFEF)) 
    ram_reg_i_318
       (.I0(ram_reg_i_334_n_4),
        .I1(ram_reg_i_337_n_4),
        .I2(data8[2]),
        .I3(ram_reg_i_335_n_4),
        .I4(data7[2]),
        .I5(\add_ln102_1_reg_1025_reg[3]_i_1_n_9 ),
        .O(ram_reg_i_318_n_4));
  LUT5 #(
    .INIT(32'hA8080000)) 
    ram_reg_i_319
       (.I0(\add_ln102_2_reg_1045_reg[3]_i_1_n_9 ),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg),
        .I4(ap_CS_fsm_pp0_stage18),
        .O(ram_reg_i_319_n_4));
  LUT6 #(
    .INIT(64'hBBBB8B8888888B88)) 
    ram_reg_i_320
       (.I0(ram_reg_i_351_n_10),
        .I1(ram_reg_i_141_n_4),
        .I2(ram_reg_i_342_n_4),
        .I3(\add_ln102_5_reg_1105_reg[3]_i_1_n_10 ),
        .I4(ram_reg_i_343_n_4),
        .I5(\add_ln102_6_reg_1125_reg[3]_i_1_n_10 ),
        .O(ram_reg_i_320_n_4));
  LUT6 #(
    .INIT(64'h55555555D5DDD555)) 
    ram_reg_i_321
       (.I0(ram_reg_i_344_n_4),
        .I1(ap_CS_fsm_pp0_stage28),
        .I2(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter0_reg),
        .I5(\add_ln102_4_reg_1085_reg[3]_i_1_n_10 ),
        .O(ram_reg_i_321_n_4));
  LUT6 #(
    .INIT(64'hE0EEE000A0AAA000)) 
    ram_reg_i_322
       (.I0(ap_CS_fsm_pp0_stage28),
        .I1(ap_CS_fsm_pp0_stage23),
        .I2(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter0_reg),
        .I5(\add_ln102_3_reg_1065_reg[3]_i_1_n_10 ),
        .O(ram_reg_i_322_n_4));
  LUT6 #(
    .INIT(64'hAAABBBABEEEFFFEF)) 
    ram_reg_i_323
       (.I0(ram_reg_i_334_n_4),
        .I1(ram_reg_i_337_n_4),
        .I2(data8[1]),
        .I3(ram_reg_i_335_n_4),
        .I4(data7[1]),
        .I5(\add_ln102_1_reg_1025_reg[3]_i_1_n_10 ),
        .O(ram_reg_i_323_n_4));
  LUT5 #(
    .INIT(32'hA8080000)) 
    ram_reg_i_324
       (.I0(\add_ln102_2_reg_1045_reg[3]_i_1_n_10 ),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg),
        .I4(ap_CS_fsm_pp0_stage18),
        .O(ram_reg_i_324_n_4));
  LUT6 #(
    .INIT(64'hBBBB8B8888888B88)) 
    ram_reg_i_325
       (.I0(ram_reg_i_351_n_11),
        .I1(ram_reg_i_141_n_4),
        .I2(ram_reg_i_342_n_4),
        .I3(\add_ln102_5_reg_1105_reg[3]_i_1_n_11 ),
        .I4(ram_reg_i_343_n_4),
        .I5(\add_ln102_6_reg_1125_reg[3]_i_1_n_11 ),
        .O(ram_reg_i_325_n_4));
  LUT6 #(
    .INIT(64'h55555555D5DDD555)) 
    ram_reg_i_326
       (.I0(ram_reg_i_344_n_4),
        .I1(ap_CS_fsm_pp0_stage28),
        .I2(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter0_reg),
        .I5(\add_ln102_4_reg_1085_reg[3]_i_1_n_11 ),
        .O(ram_reg_i_326_n_4));
  LUT6 #(
    .INIT(64'hE0EEE000A0AAA000)) 
    ram_reg_i_327
       (.I0(ap_CS_fsm_pp0_stage28),
        .I1(ap_CS_fsm_pp0_stage23),
        .I2(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter0_reg),
        .I5(\add_ln102_3_reg_1065_reg[3]_i_1_n_11 ),
        .O(ram_reg_i_327_n_4));
  LUT6 #(
    .INIT(64'h5554445411100010)) 
    ram_reg_i_328
       (.I0(ram_reg_i_334_n_4),
        .I1(ram_reg_i_337_n_4),
        .I2(data8[0]),
        .I3(ram_reg_i_335_n_4),
        .I4(data7[0]),
        .I5(\add_ln102_1_reg_1025_reg[3]_i_1_n_11 ),
        .O(ram_reg_i_328_n_4));
  LUT5 #(
    .INIT(32'hA8080000)) 
    ram_reg_i_329
       (.I0(\add_ln102_2_reg_1045_reg[3]_i_1_n_11 ),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg),
        .I4(ap_CS_fsm_pp0_stage18),
        .O(ram_reg_i_329_n_4));
  LUT5 #(
    .INIT(32'h0000FFFE)) 
    ram_reg_i_330
       (.I0(ap_CS_fsm_pp0_stage33),
        .I1(ap_CS_fsm_pp0_stage18),
        .I2(ap_CS_fsm_pp0_stage3),
        .I3(ap_CS_fsm_pp0_stage8),
        .I4(\icmp_ln98_reg_853_reg_n_4_[0] ),
        .O(ram_reg_i_330_n_4));
  LUT5 #(
    .INIT(32'hFC0CA808)) 
    ram_reg_i_332
       (.I0(ap_CS_fsm_pp0_stage23),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg),
        .I4(ap_CS_fsm_pp0_stage33),
        .O(ram_reg_i_332_n_4));
  LUT5 #(
    .INIT(32'hFCACA0A0)) 
    ram_reg_i_333
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg),
        .I4(ap_CS_fsm_pp0_stage38),
        .O(ram_reg_i_333_n_4));
  LUT4 #(
    .INIT(16'h8A80)) 
    ram_reg_i_334
       (.I0(ap_CS_fsm_pp0_stage18),
        .I1(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .O(ram_reg_i_334_n_4));
  LUT4 #(
    .INIT(16'hB800)) 
    ram_reg_i_335
       (.I0(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(ap_CS_fsm_pp0_stage8),
        .O(ram_reg_i_335_n_4));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT4 #(
    .INIT(16'h8A80)) 
    ram_reg_i_336
       (.I0(ap_CS_fsm_pp0_stage28),
        .I1(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .O(ram_reg_i_336_n_4));
  LUT4 #(
    .INIT(16'h8A80)) 
    ram_reg_i_337
       (.I0(ap_CS_fsm_pp0_stage13),
        .I1(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .O(ram_reg_i_337_n_4));
  LUT5 #(
    .INIT(32'hEEE000E0)) 
    ram_reg_i_338
       (.I0(ap_CS_fsm_pp0_stage18),
        .I1(ap_CS_fsm_pp0_stage8),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg),
        .O(ram_reg_i_338_n_4));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT4 #(
    .INIT(16'h8A80)) 
    ram_reg_i_339
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .O(ram_reg_i_339_n_4));
  LUT6 #(
    .INIT(64'hFEFEFE000000FE00)) 
    ram_reg_i_340
       (.I0(ap_CS_fsm_pp0_stage9),
        .I1(ap_CS_fsm_pp0_stage14),
        .I2(ap_CS_fsm_pp0_stage19),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg),
        .O(ram_reg_i_340_n_4));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_i_341
       (.CI(ram_reg_i_345_n_4),
        .CO({NLW_ram_reg_i_341_CO_UNCONNECTED[3],ram_reg_i_341_n_5,ram_reg_i_341_n_6,ram_reg_i_341_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,add_ln102_6_reg_1125[30:28]}),
        .O({ram_reg_i_341_n_8,ram_reg_i_341_n_9,ram_reg_i_341_n_10,ram_reg_i_341_n_11}),
        .S({ram_reg_i_352_n_4,ram_reg_i_353_n_4,ram_reg_i_354_n_4,ram_reg_i_355_n_4}));
  LUT4 #(
    .INIT(16'h757F)) 
    ram_reg_i_342
       (.I0(ap_CS_fsm_pp0_stage33),
        .I1(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .O(ram_reg_i_342_n_4));
  LUT4 #(
    .INIT(16'h8A80)) 
    ram_reg_i_343
       (.I0(ap_CS_fsm_pp0_stage38),
        .I1(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .O(ram_reg_i_343_n_4));
  LUT6 #(
    .INIT(64'h001100FF1F111FFF)) 
    ram_reg_i_344
       (.I0(ap_CS_fsm_pp0_stage33),
        .I1(ap_CS_fsm_pp0_stage38),
        .I2(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter0_reg),
        .I5(ap_enable_reg_pp0_iter1),
        .O(ram_reg_i_344_n_4));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_i_345
       (.CI(ram_reg_i_346_n_4),
        .CO({ram_reg_i_345_n_4,ram_reg_i_345_n_5,ram_reg_i_345_n_6,ram_reg_i_345_n_7}),
        .CYINIT(1'b0),
        .DI(add_ln102_6_reg_1125[27:24]),
        .O({ram_reg_i_345_n_8,ram_reg_i_345_n_9,ram_reg_i_345_n_10,ram_reg_i_345_n_11}),
        .S({ram_reg_i_356_n_4,ram_reg_i_357_n_4,ram_reg_i_358_n_4,ram_reg_i_359_n_4}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_i_346
       (.CI(ram_reg_i_347_n_4),
        .CO({ram_reg_i_346_n_4,ram_reg_i_346_n_5,ram_reg_i_346_n_6,ram_reg_i_346_n_7}),
        .CYINIT(1'b0),
        .DI(add_ln102_6_reg_1125[23:20]),
        .O({ram_reg_i_346_n_8,ram_reg_i_346_n_9,ram_reg_i_346_n_10,ram_reg_i_346_n_11}),
        .S({ram_reg_i_360_n_4,ram_reg_i_361_n_4,ram_reg_i_362_n_4,ram_reg_i_363_n_4}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_i_347
       (.CI(ram_reg_i_348_n_4),
        .CO({ram_reg_i_347_n_4,ram_reg_i_347_n_5,ram_reg_i_347_n_6,ram_reg_i_347_n_7}),
        .CYINIT(1'b0),
        .DI(add_ln102_6_reg_1125[19:16]),
        .O({ram_reg_i_347_n_8,ram_reg_i_347_n_9,ram_reg_i_347_n_10,ram_reg_i_347_n_11}),
        .S({ram_reg_i_364_n_4,ram_reg_i_365_n_4,ram_reg_i_366_n_4,ram_reg_i_367_n_4}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_i_348
       (.CI(ram_reg_i_349_n_4),
        .CO({ram_reg_i_348_n_4,ram_reg_i_348_n_5,ram_reg_i_348_n_6,ram_reg_i_348_n_7}),
        .CYINIT(1'b0),
        .DI(add_ln102_6_reg_1125[15:12]),
        .O({ram_reg_i_348_n_8,ram_reg_i_348_n_9,ram_reg_i_348_n_10,ram_reg_i_348_n_11}),
        .S({ram_reg_i_368_n_4,ram_reg_i_369_n_4,ram_reg_i_370_n_4,ram_reg_i_371_n_4}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_i_349
       (.CI(ram_reg_i_350_n_4),
        .CO({ram_reg_i_349_n_4,ram_reg_i_349_n_5,ram_reg_i_349_n_6,ram_reg_i_349_n_7}),
        .CYINIT(1'b0),
        .DI(add_ln102_6_reg_1125[11:8]),
        .O({ram_reg_i_349_n_8,ram_reg_i_349_n_9,ram_reg_i_349_n_10,ram_reg_i_349_n_11}),
        .S({ram_reg_i_372_n_4,ram_reg_i_373_n_4,ram_reg_i_374_n_4,ram_reg_i_375_n_4}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_i_350
       (.CI(ram_reg_i_351_n_4),
        .CO({ram_reg_i_350_n_4,ram_reg_i_350_n_5,ram_reg_i_350_n_6,ram_reg_i_350_n_7}),
        .CYINIT(1'b0),
        .DI(add_ln102_6_reg_1125[7:4]),
        .O({ram_reg_i_350_n_8,ram_reg_i_350_n_9,ram_reg_i_350_n_10,ram_reg_i_350_n_11}),
        .S({ram_reg_i_376_n_4,ram_reg_i_377_n_4,ram_reg_i_378_n_4,ram_reg_i_379_n_4}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_i_351
       (.CI(1'b0),
        .CO({ram_reg_i_351_n_4,ram_reg_i_351_n_5,ram_reg_i_351_n_6,ram_reg_i_351_n_7}),
        .CYINIT(1'b0),
        .DI(add_ln102_6_reg_1125[3:0]),
        .O({ram_reg_i_351_n_8,ram_reg_i_351_n_9,ram_reg_i_351_n_10,ram_reg_i_351_n_11}),
        .S({ram_reg_i_380_n_4,ram_reg_i_381_n_4,ram_reg_i_382_n_4,ram_reg_i_383_n_4}));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_352
       (.I0(mul_ln102_7_reg_1140[31]),
        .I1(add_ln102_6_reg_1125[31]),
        .O(ram_reg_i_352_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_353
       (.I0(add_ln102_6_reg_1125[30]),
        .I1(mul_ln102_7_reg_1140[30]),
        .O(ram_reg_i_353_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_354
       (.I0(add_ln102_6_reg_1125[29]),
        .I1(mul_ln102_7_reg_1140[29]),
        .O(ram_reg_i_354_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_355
       (.I0(add_ln102_6_reg_1125[28]),
        .I1(mul_ln102_7_reg_1140[28]),
        .O(ram_reg_i_355_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_356
       (.I0(add_ln102_6_reg_1125[27]),
        .I1(mul_ln102_7_reg_1140[27]),
        .O(ram_reg_i_356_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_357
       (.I0(add_ln102_6_reg_1125[26]),
        .I1(mul_ln102_7_reg_1140[26]),
        .O(ram_reg_i_357_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_358
       (.I0(add_ln102_6_reg_1125[25]),
        .I1(mul_ln102_7_reg_1140[25]),
        .O(ram_reg_i_358_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_359
       (.I0(add_ln102_6_reg_1125[24]),
        .I1(mul_ln102_7_reg_1140[24]),
        .O(ram_reg_i_359_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_360
       (.I0(add_ln102_6_reg_1125[23]),
        .I1(mul_ln102_7_reg_1140[23]),
        .O(ram_reg_i_360_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_361
       (.I0(add_ln102_6_reg_1125[22]),
        .I1(mul_ln102_7_reg_1140[22]),
        .O(ram_reg_i_361_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_362
       (.I0(add_ln102_6_reg_1125[21]),
        .I1(mul_ln102_7_reg_1140[21]),
        .O(ram_reg_i_362_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_363
       (.I0(add_ln102_6_reg_1125[20]),
        .I1(mul_ln102_7_reg_1140[20]),
        .O(ram_reg_i_363_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_364
       (.I0(add_ln102_6_reg_1125[19]),
        .I1(mul_ln102_7_reg_1140[19]),
        .O(ram_reg_i_364_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_365
       (.I0(add_ln102_6_reg_1125[18]),
        .I1(mul_ln102_7_reg_1140[18]),
        .O(ram_reg_i_365_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_366
       (.I0(add_ln102_6_reg_1125[17]),
        .I1(mul_ln102_7_reg_1140[17]),
        .O(ram_reg_i_366_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_367
       (.I0(add_ln102_6_reg_1125[16]),
        .I1(mul_ln102_7_reg_1140[16]),
        .O(ram_reg_i_367_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_368
       (.I0(add_ln102_6_reg_1125[15]),
        .I1(mul_ln102_7_reg_1140[15]),
        .O(ram_reg_i_368_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_369
       (.I0(add_ln102_6_reg_1125[14]),
        .I1(mul_ln102_7_reg_1140[14]),
        .O(ram_reg_i_369_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_370
       (.I0(add_ln102_6_reg_1125[13]),
        .I1(mul_ln102_7_reg_1140[13]),
        .O(ram_reg_i_370_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_371
       (.I0(add_ln102_6_reg_1125[12]),
        .I1(mul_ln102_7_reg_1140[12]),
        .O(ram_reg_i_371_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_372
       (.I0(add_ln102_6_reg_1125[11]),
        .I1(mul_ln102_7_reg_1140[11]),
        .O(ram_reg_i_372_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_373
       (.I0(add_ln102_6_reg_1125[10]),
        .I1(mul_ln102_7_reg_1140[10]),
        .O(ram_reg_i_373_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_374
       (.I0(add_ln102_6_reg_1125[9]),
        .I1(mul_ln102_7_reg_1140[9]),
        .O(ram_reg_i_374_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_375
       (.I0(add_ln102_6_reg_1125[8]),
        .I1(mul_ln102_7_reg_1140[8]),
        .O(ram_reg_i_375_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_376
       (.I0(add_ln102_6_reg_1125[7]),
        .I1(mul_ln102_7_reg_1140[7]),
        .O(ram_reg_i_376_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_377
       (.I0(add_ln102_6_reg_1125[6]),
        .I1(mul_ln102_7_reg_1140[6]),
        .O(ram_reg_i_377_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_378
       (.I0(add_ln102_6_reg_1125[5]),
        .I1(mul_ln102_7_reg_1140[5]),
        .O(ram_reg_i_378_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_379
       (.I0(add_ln102_6_reg_1125[4]),
        .I1(mul_ln102_7_reg_1140[4]),
        .O(ram_reg_i_379_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_380
       (.I0(add_ln102_6_reg_1125[3]),
        .I1(mul_ln102_7_reg_1140[3]),
        .O(ram_reg_i_380_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_381
       (.I0(add_ln102_6_reg_1125[2]),
        .I1(mul_ln102_7_reg_1140[2]),
        .O(ram_reg_i_381_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_382
       (.I0(add_ln102_6_reg_1125[1]),
        .I1(mul_ln102_7_reg_1140[1]),
        .O(ram_reg_i_382_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_383
       (.I0(add_ln102_6_reg_1125[0]),
        .I1(mul_ln102_7_reg_1140[0]),
        .O(ram_reg_i_383_n_4));
  LUT6 #(
    .INIT(64'hEFE0EFEFEFE0EFE0)) 
    ram_reg_i_50
       (.I0(ram_reg_i_141_n_4),
        .I1(ram_reg_i_142_n_4),
        .I2(Q[2]),
        .I3(ram_reg_5),
        .I4(ram_reg_6),
        .I5(Q[0]),
        .O(WEBWE));
  LUT6 #(
    .INIT(64'hFBFBFBFBFBFBFBBB)) 
    ram_reg_i_53
       (.I0(ram_reg_i_145_n_4),
        .I1(ram_reg_i_146_n_4),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_CS_fsm_pp0_stage4),
        .I4(ap_CS_fsm_pp0_stage3),
        .I5(ap_CS_fsm_pp0_stage1),
        .O(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_acc_ce0));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT5 #(
    .INIT(32'hE2EEEEEE)) 
    ram_reg_i_59
       (.I0(zext_ln98_2_reg_929[5]),
        .I1(ram_reg_i_146_n_4),
        .I2(zext_ln102_1_mid2_v_v_v_fu_503_p3[5]),
        .I3(ap_CS_fsm_pp0_stage4),
        .I4(ap_enable_reg_pp0_iter0),
        .O(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_acc_address0));
  LUT6 #(
    .INIT(64'h888888888B8BBB8B)) 
    ram_reg_i_61
       (.I0(i_fu_64_reg[4]),
        .I1(Q[3]),
        .I2(ram_reg_i_148_n_4),
        .I3(ram_reg_i_149_n_4),
        .I4(ram_reg_i_150_n_4),
        .I5(ram_reg_i_151_n_4),
        .O(ram_reg_i_61_n_4));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_64
       (.I0(zext_ln98_2_reg_929[4]),
        .I1(ram_reg_i_146_n_4),
        .O(ram_reg_i_64_n_4));
  LUT6 #(
    .INIT(64'h00000000ABFBFBAB)) 
    ram_reg_i_65
       (.I0(ram_reg_i_155_n_4),
        .I1(acc_addr_reg_894[4]),
        .I2(ram_reg_i_156_n_4),
        .I3(\acc_addr_reg_894[5]_i_3_n_4 ),
        .I4(\acc_addr_reg_894[4]_i_2_n_4 ),
        .I5(ram_reg_i_157_n_4),
        .O(ram_reg_i_65_n_4));
  LUT6 #(
    .INIT(64'hFFFFFFFF04545404)) 
    ram_reg_i_67
       (.I0(ram_reg_i_155_n_4),
        .I1(acc_addr_reg_894[3]),
        .I2(ram_reg_i_156_n_4),
        .I3(\acc_addr_reg_894_reg[5]_i_6_n_4 ),
        .I4(\acc_addr_reg_894[3]_i_2_n_4 ),
        .I5(ram_reg_i_159_n_4),
        .O(ram_reg_i_67_n_4));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_68
       (.I0(zext_ln98_2_reg_929[3]),
        .I1(ram_reg_i_146_n_4),
        .O(ram_reg_i_68_n_4));
  LUT6 #(
    .INIT(64'h02220200AAAAAAAA)) 
    ram_reg_i_70
       (.I0(Q[2]),
        .I1(ram_reg_i_161_n_4),
        .I2(\acc_addr_reg_894[2]_i_2_n_4 ),
        .I3(ram_reg_i_156_n_4),
        .I4(acc_addr_reg_894[2]),
        .I5(ram_reg_i_162_n_4),
        .O(\ap_CS_fsm_reg[8]_0 ));
  LUT6 #(
    .INIT(64'h4445445544454444)) 
    ram_reg_i_72
       (.I0(ram_reg_i_164_n_4),
        .I1(ram_reg_i_165_n_4),
        .I2(ram_reg_i_166_n_4),
        .I3(ram_reg_i_161_n_4),
        .I4(ram_reg_i_156_n_4),
        .I5(acc_addr_reg_894[1]),
        .O(ram_reg_i_72_n_4));
  LUT5 #(
    .INIT(32'hB8B8B800)) 
    ram_reg_i_73
       (.I0(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(ap_CS_fsm_pp0_stage39),
        .I4(ap_CS_fsm_pp0_stage34),
        .O(ram_reg_i_73_n_4));
  LUT6 #(
    .INIT(64'h0000540455555555)) 
    ram_reg_i_75
       (.I0(ram_reg_i_164_n_4),
        .I1(acc_addr_reg_894[0]),
        .I2(ram_reg_i_156_n_4),
        .I3(data9[0]),
        .I4(ram_reg_i_161_n_4),
        .I5(ram_reg_i_168_n_4),
        .O(ram_reg_i_75_n_4));
  LUT6 #(
    .INIT(64'hBABABA000000BA00)) 
    ram_reg_i_76
       (.I0(ap_CS_fsm_pp0_stage39),
        .I1(ap_CS_fsm_pp0_stage34),
        .I2(ap_CS_fsm_pp0_stage29),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg),
        .O(ram_reg_i_76_n_4));
  LUT6 #(
    .INIT(64'hBABABABABBBBBBBA)) 
    ram_reg_i_78
       (.I0(ram_reg_i_169_n_4),
        .I1(ram_reg_i_170_n_4),
        .I2(ram_reg_i_171_n_4),
        .I3(ram_reg_i_172_n_4),
        .I4(ram_reg_i_173_n_4),
        .I5(ram_reg_i_174_n_4),
        .O(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_acc_d0[31]));
  LUT6 #(
    .INIT(64'hBABABABABBBBBABB)) 
    ram_reg_i_80
       (.I0(ram_reg_i_175_n_4),
        .I1(ram_reg_i_176_n_4),
        .I2(ram_reg_i_177_n_4),
        .I3(ram_reg_i_178_n_4),
        .I4(ram_reg_i_179_n_4),
        .I5(ram_reg_i_174_n_4),
        .O(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_acc_d0[30]));
  LUT6 #(
    .INIT(64'hBABABABABBBBBABB)) 
    ram_reg_i_82
       (.I0(ram_reg_i_180_n_4),
        .I1(ram_reg_i_181_n_4),
        .I2(ram_reg_i_182_n_4),
        .I3(ram_reg_i_183_n_4),
        .I4(ram_reg_i_184_n_4),
        .I5(ram_reg_i_174_n_4),
        .O(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_acc_d0[29]));
  LUT6 #(
    .INIT(64'hBABABABABBBBBABB)) 
    ram_reg_i_84
       (.I0(ram_reg_i_185_n_4),
        .I1(ram_reg_i_186_n_4),
        .I2(ram_reg_i_187_n_4),
        .I3(ram_reg_i_188_n_4),
        .I4(ram_reg_i_189_n_4),
        .I5(ram_reg_i_174_n_4),
        .O(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_acc_d0[28]));
  LUT6 #(
    .INIT(64'hBABABABABBBBBABB)) 
    ram_reg_i_86
       (.I0(ram_reg_i_190_n_4),
        .I1(ram_reg_i_191_n_4),
        .I2(ram_reg_i_192_n_4),
        .I3(ram_reg_i_193_n_4),
        .I4(ram_reg_i_194_n_4),
        .I5(ram_reg_i_174_n_4),
        .O(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_acc_d0[27]));
  LUT6 #(
    .INIT(64'hBABABABABBBBBABB)) 
    ram_reg_i_88
       (.I0(ram_reg_i_195_n_4),
        .I1(ram_reg_i_196_n_4),
        .I2(ram_reg_i_197_n_4),
        .I3(ram_reg_i_198_n_4),
        .I4(ram_reg_i_199_n_4),
        .I5(ram_reg_i_174_n_4),
        .O(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_acc_d0[26]));
  LUT6 #(
    .INIT(64'hBABABABABBBBBABB)) 
    ram_reg_i_90
       (.I0(ram_reg_i_200_n_4),
        .I1(ram_reg_i_201_n_4),
        .I2(ram_reg_i_202_n_4),
        .I3(ram_reg_i_203_n_4),
        .I4(ram_reg_i_204_n_4),
        .I5(ram_reg_i_174_n_4),
        .O(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_acc_d0[25]));
  LUT6 #(
    .INIT(64'hBABABABABBBBBABB)) 
    ram_reg_i_92
       (.I0(ram_reg_i_205_n_4),
        .I1(ram_reg_i_206_n_4),
        .I2(ram_reg_i_207_n_4),
        .I3(ram_reg_i_208_n_4),
        .I4(ram_reg_i_209_n_4),
        .I5(ram_reg_i_174_n_4),
        .O(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_acc_d0[24]));
  LUT6 #(
    .INIT(64'hBABABABABBBBBABB)) 
    ram_reg_i_94
       (.I0(ram_reg_i_210_n_4),
        .I1(ram_reg_i_211_n_4),
        .I2(ram_reg_i_212_n_4),
        .I3(ram_reg_i_213_n_4),
        .I4(ram_reg_i_214_n_4),
        .I5(ram_reg_i_174_n_4),
        .O(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_acc_d0[23]));
  LUT6 #(
    .INIT(64'hBABABABABBBBBABB)) 
    ram_reg_i_96
       (.I0(ram_reg_i_215_n_4),
        .I1(ram_reg_i_216_n_4),
        .I2(ram_reg_i_217_n_4),
        .I3(ram_reg_i_218_n_4),
        .I4(ram_reg_i_219_n_4),
        .I5(ram_reg_i_174_n_4),
        .O(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_acc_d0[22]));
  LUT6 #(
    .INIT(64'hBABABABABBBBBABB)) 
    ram_reg_i_98
       (.I0(ram_reg_i_220_n_4),
        .I1(ram_reg_i_221_n_4),
        .I2(ram_reg_i_222_n_4),
        .I3(ram_reg_i_223_n_4),
        .I4(ram_reg_i_224_n_4),
        .I5(ram_reg_i_174_n_4),
        .O(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_acc_d0[21]));
  FDRE \reg_258_reg[0] 
       (.C(ap_clk),
        .CE(reg_2580),
        .D(\reg_258_reg[10]_0 [0]),
        .Q(reg_258[0]),
        .R(1'b0));
  FDRE \reg_258_reg[10] 
       (.C(ap_clk),
        .CE(reg_2580),
        .D(\reg_258_reg[10]_0 [10]),
        .Q(reg_258[10]),
        .R(1'b0));
  FDRE \reg_258_reg[1] 
       (.C(ap_clk),
        .CE(reg_2580),
        .D(\reg_258_reg[10]_0 [1]),
        .Q(reg_258[1]),
        .R(1'b0));
  FDRE \reg_258_reg[2] 
       (.C(ap_clk),
        .CE(reg_2580),
        .D(\reg_258_reg[10]_0 [2]),
        .Q(reg_258[2]),
        .R(1'b0));
  FDRE \reg_258_reg[3] 
       (.C(ap_clk),
        .CE(reg_2580),
        .D(\reg_258_reg[10]_0 [3]),
        .Q(reg_258[3]),
        .R(1'b0));
  FDRE \reg_258_reg[4] 
       (.C(ap_clk),
        .CE(reg_2580),
        .D(\reg_258_reg[10]_0 [4]),
        .Q(reg_258[4]),
        .R(1'b0));
  FDRE \reg_258_reg[5] 
       (.C(ap_clk),
        .CE(reg_2580),
        .D(\reg_258_reg[10]_0 [5]),
        .Q(reg_258[5]),
        .R(1'b0));
  FDRE \reg_258_reg[6] 
       (.C(ap_clk),
        .CE(reg_2580),
        .D(\reg_258_reg[10]_0 [6]),
        .Q(reg_258[6]),
        .R(1'b0));
  FDRE \reg_258_reg[7] 
       (.C(ap_clk),
        .CE(reg_2580),
        .D(\reg_258_reg[10]_0 [7]),
        .Q(reg_258[7]),
        .R(1'b0));
  FDRE \reg_258_reg[8] 
       (.C(ap_clk),
        .CE(reg_2580),
        .D(\reg_258_reg[10]_0 [8]),
        .Q(reg_258[8]),
        .R(1'b0));
  FDRE \reg_258_reg[9] 
       (.C(ap_clk),
        .CE(reg_2580),
        .D(\reg_258_reg[10]_0 [9]),
        .Q(reg_258[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \reg_262[31]_i_2 
       (.I0(ap_enable_reg_pp0_iter0_reg),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg),
        .O(ap_enable_reg_pp0_iter0));
  FDRE \reg_262_reg[0] 
       (.C(ap_clk),
        .CE(reg_2620),
        .D(dout_reg_2[0]),
        .Q(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0[0]),
        .R(1'b0));
  FDRE \reg_262_reg[10] 
       (.C(ap_clk),
        .CE(reg_2620),
        .D(dout_reg_2[10]),
        .Q(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0[10]),
        .R(1'b0));
  FDRE \reg_262_reg[11] 
       (.C(ap_clk),
        .CE(reg_2620),
        .D(dout_reg_2[11]),
        .Q(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0[11]),
        .R(1'b0));
  FDRE \reg_262_reg[12] 
       (.C(ap_clk),
        .CE(reg_2620),
        .D(dout_reg_2[12]),
        .Q(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0[12]),
        .R(1'b0));
  FDRE \reg_262_reg[13] 
       (.C(ap_clk),
        .CE(reg_2620),
        .D(dout_reg_2[13]),
        .Q(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0[13]),
        .R(1'b0));
  FDRE \reg_262_reg[14] 
       (.C(ap_clk),
        .CE(reg_2620),
        .D(dout_reg_2[14]),
        .Q(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0[14]),
        .R(1'b0));
  FDRE \reg_262_reg[15] 
       (.C(ap_clk),
        .CE(reg_2620),
        .D(dout_reg_2[15]),
        .Q(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0[15]),
        .R(1'b0));
  FDRE \reg_262_reg[16] 
       (.C(ap_clk),
        .CE(reg_2620),
        .D(dout_reg_2[16]),
        .Q(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0[16]),
        .R(1'b0));
  FDRE \reg_262_reg[17] 
       (.C(ap_clk),
        .CE(reg_2620),
        .D(dout_reg_2[17]),
        .Q(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0[17]),
        .R(1'b0));
  FDRE \reg_262_reg[18] 
       (.C(ap_clk),
        .CE(reg_2620),
        .D(dout_reg_2[18]),
        .Q(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0[18]),
        .R(1'b0));
  FDRE \reg_262_reg[19] 
       (.C(ap_clk),
        .CE(reg_2620),
        .D(dout_reg_2[19]),
        .Q(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0[19]),
        .R(1'b0));
  FDRE \reg_262_reg[1] 
       (.C(ap_clk),
        .CE(reg_2620),
        .D(dout_reg_2[1]),
        .Q(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0[1]),
        .R(1'b0));
  FDRE \reg_262_reg[20] 
       (.C(ap_clk),
        .CE(reg_2620),
        .D(dout_reg_2[20]),
        .Q(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0[20]),
        .R(1'b0));
  FDRE \reg_262_reg[21] 
       (.C(ap_clk),
        .CE(reg_2620),
        .D(dout_reg_2[21]),
        .Q(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0[21]),
        .R(1'b0));
  FDRE \reg_262_reg[22] 
       (.C(ap_clk),
        .CE(reg_2620),
        .D(dout_reg_2[22]),
        .Q(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0[22]),
        .R(1'b0));
  FDRE \reg_262_reg[23] 
       (.C(ap_clk),
        .CE(reg_2620),
        .D(dout_reg_2[23]),
        .Q(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0[23]),
        .R(1'b0));
  FDRE \reg_262_reg[24] 
       (.C(ap_clk),
        .CE(reg_2620),
        .D(dout_reg_2[24]),
        .Q(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0[24]),
        .R(1'b0));
  FDRE \reg_262_reg[25] 
       (.C(ap_clk),
        .CE(reg_2620),
        .D(dout_reg_2[25]),
        .Q(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0[25]),
        .R(1'b0));
  FDRE \reg_262_reg[26] 
       (.C(ap_clk),
        .CE(reg_2620),
        .D(dout_reg_2[26]),
        .Q(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0[26]),
        .R(1'b0));
  FDRE \reg_262_reg[27] 
       (.C(ap_clk),
        .CE(reg_2620),
        .D(dout_reg_2[27]),
        .Q(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0[27]),
        .R(1'b0));
  FDRE \reg_262_reg[28] 
       (.C(ap_clk),
        .CE(reg_2620),
        .D(dout_reg_2[28]),
        .Q(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0[28]),
        .R(1'b0));
  FDRE \reg_262_reg[29] 
       (.C(ap_clk),
        .CE(reg_2620),
        .D(dout_reg_2[29]),
        .Q(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0[29]),
        .R(1'b0));
  FDRE \reg_262_reg[2] 
       (.C(ap_clk),
        .CE(reg_2620),
        .D(dout_reg_2[2]),
        .Q(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0[2]),
        .R(1'b0));
  FDRE \reg_262_reg[30] 
       (.C(ap_clk),
        .CE(reg_2620),
        .D(dout_reg_2[30]),
        .Q(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0[30]),
        .R(1'b0));
  FDRE \reg_262_reg[31] 
       (.C(ap_clk),
        .CE(reg_2620),
        .D(dout_reg_2[31]),
        .Q(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0[31]),
        .R(1'b0));
  FDRE \reg_262_reg[3] 
       (.C(ap_clk),
        .CE(reg_2620),
        .D(dout_reg_2[3]),
        .Q(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0[3]),
        .R(1'b0));
  FDRE \reg_262_reg[4] 
       (.C(ap_clk),
        .CE(reg_2620),
        .D(dout_reg_2[4]),
        .Q(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0[4]),
        .R(1'b0));
  FDRE \reg_262_reg[5] 
       (.C(ap_clk),
        .CE(reg_2620),
        .D(dout_reg_2[5]),
        .Q(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0[5]),
        .R(1'b0));
  FDRE \reg_262_reg[6] 
       (.C(ap_clk),
        .CE(reg_2620),
        .D(dout_reg_2[6]),
        .Q(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0[6]),
        .R(1'b0));
  FDRE \reg_262_reg[7] 
       (.C(ap_clk),
        .CE(reg_2620),
        .D(dout_reg_2[7]),
        .Q(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0[7]),
        .R(1'b0));
  FDRE \reg_262_reg[8] 
       (.C(ap_clk),
        .CE(reg_2620),
        .D(dout_reg_2[8]),
        .Q(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0[8]),
        .R(1'b0));
  FDRE \reg_262_reg[9] 
       (.C(ap_clk),
        .CE(reg_2620),
        .D(dout_reg_2[9]),
        .Q(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0[9]),
        .R(1'b0));
  FDRE \reg_266_reg[0] 
       (.C(ap_clk),
        .CE(reg_2660),
        .D(\reg_258_reg[10]_0 [0]),
        .Q(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din1[0]),
        .R(1'b0));
  FDRE \reg_266_reg[10] 
       (.C(ap_clk),
        .CE(reg_2660),
        .D(\reg_258_reg[10]_0 [10]),
        .Q(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din1[10]),
        .R(1'b0));
  FDRE \reg_266_reg[1] 
       (.C(ap_clk),
        .CE(reg_2660),
        .D(\reg_258_reg[10]_0 [1]),
        .Q(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din1[1]),
        .R(1'b0));
  FDRE \reg_266_reg[2] 
       (.C(ap_clk),
        .CE(reg_2660),
        .D(\reg_258_reg[10]_0 [2]),
        .Q(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din1[2]),
        .R(1'b0));
  FDRE \reg_266_reg[3] 
       (.C(ap_clk),
        .CE(reg_2660),
        .D(\reg_258_reg[10]_0 [3]),
        .Q(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din1[3]),
        .R(1'b0));
  FDRE \reg_266_reg[4] 
       (.C(ap_clk),
        .CE(reg_2660),
        .D(\reg_258_reg[10]_0 [4]),
        .Q(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din1[4]),
        .R(1'b0));
  FDRE \reg_266_reg[5] 
       (.C(ap_clk),
        .CE(reg_2660),
        .D(\reg_258_reg[10]_0 [5]),
        .Q(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din1[5]),
        .R(1'b0));
  FDRE \reg_266_reg[6] 
       (.C(ap_clk),
        .CE(reg_2660),
        .D(\reg_258_reg[10]_0 [6]),
        .Q(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din1[6]),
        .R(1'b0));
  FDRE \reg_266_reg[7] 
       (.C(ap_clk),
        .CE(reg_2660),
        .D(\reg_258_reg[10]_0 [7]),
        .Q(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din1[7]),
        .R(1'b0));
  FDRE \reg_266_reg[8] 
       (.C(ap_clk),
        .CE(reg_2660),
        .D(\reg_258_reg[10]_0 [8]),
        .Q(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din1[8]),
        .R(1'b0));
  FDRE \reg_266_reg[9] 
       (.C(ap_clk),
        .CE(reg_2660),
        .D(\reg_258_reg[10]_0 [9]),
        .Q(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din1[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln98_2_reg_889[2]_i_1 
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(\icmp_ln98_reg_853_reg_n_4_[0] ),
        .O(acc_addr_reg_8940));
  FDRE \select_ln98_2_reg_889_reg[0] 
       (.C(ap_clk),
        .CE(acc_addr_reg_8940),
        .D(select_ln98_2_fu_407_p3[0]),
        .Q(zext_ln102_1_mid2_v_v_v_fu_503_p3[3]),
        .R(1'b0));
  FDRE \select_ln98_2_reg_889_reg[1] 
       (.C(ap_clk),
        .CE(acc_addr_reg_8940),
        .D(select_ln98_2_fu_407_p3[1]),
        .Q(zext_ln102_1_mid2_v_v_v_fu_503_p3[4]),
        .R(1'b0));
  FDRE \select_ln98_2_reg_889_reg[2] 
       (.C(ap_clk),
        .CE(acc_addr_reg_8940),
        .D(select_ln98_2_fu_407_p3[2]),
        .Q(zext_ln102_1_mid2_v_v_v_fu_503_p3[5]),
        .R(1'b0));
  FDRE \select_ln98_reg_864_reg[0] 
       (.C(ap_clk),
        .CE(add_ln98_9_reg_8720),
        .D(sext_ln100_fu_342_p1[0]),
        .Q(sext_ln100_1_fu_419_p1[0]),
        .R(1'b0));
  FDRE \select_ln98_reg_864_reg[1] 
       (.C(ap_clk),
        .CE(add_ln98_9_reg_8720),
        .D(sext_ln100_fu_342_p1[1]),
        .Q(sext_ln100_1_fu_419_p1[1]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_10
       (.I0(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din1[1]),
        .I1(Q[2]),
        .I2(tmp_product[1]),
        .O(B[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_11
       (.I0(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din1[0]),
        .I1(Q[2]),
        .I2(tmp_product[0]),
        .O(B[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_12
       (.I0(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0[16]),
        .I1(Q[2]),
        .I2(dout_reg_1[16]),
        .O(grp_fu_157_p0[16]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_13
       (.I0(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0[15]),
        .I1(Q[2]),
        .I2(dout_reg_1[15]),
        .O(grp_fu_157_p0[15]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_14
       (.I0(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0[14]),
        .I1(Q[2]),
        .I2(dout_reg_1[14]),
        .O(grp_fu_157_p0[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_15
       (.I0(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0[13]),
        .I1(Q[2]),
        .I2(dout_reg_1[13]),
        .O(grp_fu_157_p0[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_16
       (.I0(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0[12]),
        .I1(Q[2]),
        .I2(dout_reg_1[12]),
        .O(grp_fu_157_p0[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_17
       (.I0(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0[11]),
        .I1(Q[2]),
        .I2(dout_reg_1[11]),
        .O(grp_fu_157_p0[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_18
       (.I0(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0[10]),
        .I1(Q[2]),
        .I2(dout_reg_1[10]),
        .O(grp_fu_157_p0[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_19
       (.I0(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0[9]),
        .I1(Q[2]),
        .I2(dout_reg_1[9]),
        .O(grp_fu_157_p0[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_1__6
       (.I0(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din1[10]),
        .I1(Q[2]),
        .I2(tmp_product[10]),
        .O(B[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_20
       (.I0(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0[8]),
        .I1(Q[2]),
        .I2(dout_reg_1[8]),
        .O(grp_fu_157_p0[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_21
       (.I0(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0[7]),
        .I1(Q[2]),
        .I2(dout_reg_1[7]),
        .O(grp_fu_157_p0[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_22
       (.I0(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0[6]),
        .I1(Q[2]),
        .I2(dout_reg_1[6]),
        .O(grp_fu_157_p0[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_23
       (.I0(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0[5]),
        .I1(Q[2]),
        .I2(dout_reg_1[5]),
        .O(grp_fu_157_p0[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_24
       (.I0(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0[4]),
        .I1(Q[2]),
        .I2(dout_reg_1[4]),
        .O(grp_fu_157_p0[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_25
       (.I0(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0[3]),
        .I1(Q[2]),
        .I2(dout_reg_1[3]),
        .O(grp_fu_157_p0[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_26
       (.I0(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0[2]),
        .I1(Q[2]),
        .I2(dout_reg_1[2]),
        .O(grp_fu_157_p0[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_27
       (.I0(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0[1]),
        .I1(Q[2]),
        .I2(dout_reg_1[1]),
        .O(grp_fu_157_p0[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_28
       (.I0(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din0[0]),
        .I1(Q[2]),
        .I2(dout_reg_1[0]),
        .O(grp_fu_157_p0[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_2__0
       (.I0(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din1[9]),
        .I1(Q[2]),
        .I2(tmp_product[9]),
        .O(B[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_3__0
       (.I0(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din1[8]),
        .I1(Q[2]),
        .I2(tmp_product[8]),
        .O(B[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_4
       (.I0(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din1[7]),
        .I1(Q[2]),
        .I2(tmp_product[7]),
        .O(B[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_5
       (.I0(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din1[6]),
        .I1(Q[2]),
        .I2(tmp_product[6]),
        .O(B[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_6
       (.I0(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din1[5]),
        .I1(Q[2]),
        .I2(tmp_product[5]),
        .O(B[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_7
       (.I0(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din1[4]),
        .I1(Q[2]),
        .I2(tmp_product[4]),
        .O(B[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_8
       (.I0(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din1[3]),
        .I1(Q[2]),
        .I2(tmp_product[3]),
        .O(B[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_9
       (.I0(grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_grp_fu_157_p_din1[2]),
        .I1(Q[2]),
        .I2(tmp_product[2]),
        .O(B[2]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \tmp_s_reg_904[3]_i_1 
       (.I0(sext_ln100_1_fu_419_p1[0]),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(\icmp_ln98_reg_853_reg_n_4_[0] ),
        .I3(\tmp_s_reg_904_reg_n_4_[3] ),
        .O(\tmp_s_reg_904[3]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \tmp_s_reg_904[4]_i_1 
       (.I0(sext_ln100_1_fu_419_p1[1]),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(\icmp_ln98_reg_853_reg_n_4_[0] ),
        .I3(\tmp_s_reg_904_reg_n_4_[4] ),
        .O(\tmp_s_reg_904[4]_i_1_n_4 ));
  FDRE \tmp_s_reg_904_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_s_reg_904[3]_i_1_n_4 ),
        .Q(\tmp_s_reg_904_reg_n_4_[3] ),
        .R(1'b0));
  FDRE \tmp_s_reg_904_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_s_reg_904[4]_i_1_n_4 ),
        .Q(\tmp_s_reg_904_reg_n_4_[4] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \zext_ln98_2_reg_929[3]_i_1 
       (.I0(zext_ln102_1_mid2_v_v_v_fu_503_p3[3]),
        .I1(ap_CS_fsm_pp0_stage4),
        .I2(\icmp_ln98_reg_853_reg_n_4_[0] ),
        .I3(zext_ln98_2_reg_929[3]),
        .O(\zext_ln98_2_reg_929[3]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \zext_ln98_2_reg_929[4]_i_1 
       (.I0(zext_ln102_1_mid2_v_v_v_fu_503_p3[4]),
        .I1(ap_CS_fsm_pp0_stage4),
        .I2(\icmp_ln98_reg_853_reg_n_4_[0] ),
        .I3(zext_ln98_2_reg_929[4]),
        .O(\zext_ln98_2_reg_929[4]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \zext_ln98_2_reg_929[5]_i_1 
       (.I0(zext_ln102_1_mid2_v_v_v_fu_503_p3[5]),
        .I1(ap_CS_fsm_pp0_stage4),
        .I2(\icmp_ln98_reg_853_reg_n_4_[0] ),
        .I3(zext_ln98_2_reg_929[5]),
        .O(\zext_ln98_2_reg_929[5]_i_1_n_4 ));
  FDRE \zext_ln98_2_reg_929_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\zext_ln98_2_reg_929[3]_i_1_n_4 ),
        .Q(zext_ln98_2_reg_929[3]),
        .R(1'b0));
  FDRE \zext_ln98_2_reg_929_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\zext_ln98_2_reg_929[4]_i_1_n_4 ),
        .Q(zext_ln98_2_reg_929[4]),
        .R(1'b0));
  FDRE \zext_ln98_2_reg_929_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\zext_ln98_2_reg_929[5]_i_1_n_4 ),
        .Q(zext_ln98_2_reg_929[5]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sw_compute_w_ROM_AUTO_1R" *) 
module design_2_sw_compute_0_0_sw_compute_w_ROM_AUTO_1R
   (Q,
    E,
    D,
    ap_clk);
  output [10:0]Q;
  input [0:0]E;
  input [10:0]D;
  input ap_clk;

  wire [10:0]D;
  wire [0:0]E;
  wire [10:0]Q;
  wire ap_clk;

  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \q0_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(D[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(D[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(D[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(D[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(D[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \q0_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(D[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \q0_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(D[9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
