{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1490675977260 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Design Assistant Quartus II 64-Bit " "Running Quartus II 64-Bit Design Assistant" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1490675977260 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 28 00:39:37 2017 " "Processing started: Tue Mar 28 00:39:37 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1490675977260 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Assistant" 0 -1 1490675977260 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_drc --read_settings_files=off --write_settings_files=off Project -c Project " "Command: quartus_drc --read_settings_files=off --write_settings_files=off Project -c Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Assistant" 0 -1 1490675977260 ""}
{ "Info" "ISTA_SDC_FOUND" "Project.sdc " "Reading SDC File: 'Project.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Design Assistant" 0 -1 1490675977998 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1490675978000 ""}  } {  } 0 332110 "%1!s!" 0 0 "Design Assistant" 0 -1 1490675978000 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Design Assistant" 0 -1 1490675978000 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Project.sdc 13 *clk clock " "Ignored filter at Project.sdc(13): *clk could not be matched with a clock" {  } { { "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.sdc" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.sdc" 13 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1490675978001 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Project.sdc 13 Argument -clock is an empty collection " "Ignored set_input_delay at Project.sdc(13): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \[get_clocks *clk\] -max 3 \[all_inputs\] " "set_input_delay -clock \[get_clocks *clk\] -max 3 \[all_inputs\]" {  } { { "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.sdc" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.sdc" 13 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1490675978001 ""}  } { { "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.sdc" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.sdc" 13 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1490675978001 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Project.sdc 15 Argument -clock is an empty collection " "Ignored set_input_delay at Project.sdc(15): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \[get_clocks *clk\] -min 2 \[all_inputs\] " "set_input_delay -clock \[get_clocks *clk\] -min 2 \[all_inputs\]" {  } { { "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.sdc" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1490675978001 ""}  } { { "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.sdc" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1490675978001 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Project.sdc 19 Argument -clock is an empty collection " "Ignored set_output_delay at Project.sdc(19): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \[get_clocks *clk\] 0 \[all_outputs\] " "set_output_delay -clock \[get_clocks *clk\] 0 \[all_outputs\]" {  } { { "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.sdc" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.sdc" 19 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1490675978001 ""}  } { { "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.sdc" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.sdc" 19 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1490675978001 ""}
{ "Warning" "WSTA_SCC_LOOP" "7 " "Found combinational loop of 7 nodes" { { "Warning" "WSTA_SCC_NODE" "stall~3\|combout " "Node \"stall~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490675978002 ""} { "Warning" "WSTA_SCC_NODE" "stall~0\|datae " "Node \"stall~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490675978002 ""} { "Warning" "WSTA_SCC_NODE" "stall~0\|combout " "Node \"stall~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490675978002 ""} { "Warning" "WSTA_SCC_NODE" "stall~3\|datac " "Node \"stall~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490675978002 ""} { "Warning" "WSTA_SCC_NODE" "stall~1\|datae " "Node \"stall~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490675978002 ""} { "Warning" "WSTA_SCC_NODE" "stall~1\|combout " "Node \"stall~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490675978002 ""} { "Warning" "WSTA_SCC_NODE" "stall~3\|datad " "Node \"stall~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490675978002 ""}  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 170 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Design Assistant" 0 -1 1490675978002 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[0\] " "Node: KEY\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register memaddr_M\[31\] KEY\[0\] " "Register memaddr_M\[31\] is being clocked by KEY\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1490675978003 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Design Assistant" 0 -1 1490675978003 "|Project|KEY[0]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1490675978004 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1490675978004 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Design Assistant" 0 -1 1490675978004 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Design Assistant" 0 -1 1490675978006 ""}
{ "Critical Warning" "WDRC_COMB_LOOP" "Rule A101: Design should not contain combinational loops 1 " "(Critical) Rule A101: Design should not contain combinational loops. Found 1 combinational loop(s) related to this rule." { { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " stall~3 " "Node  \"stall~3\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 170 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 853 9684 10422 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490675978062 ""}  } {  } 1 308037 "(Critical) %1!s!. Found %2!d! combinational loop(s) related to this rule." 0 0 "Design Assistant" 0 -1 1490675978062 ""}
{ "Info" "IDRC_HIGH_FANOUT" "Rule T101: Nodes with more than the specified number of fan-outs 30 12 " "(Information) Rule T101: Nodes with more than the specified number of fan-outs. (Value defined:30). Found 12 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " KEY\[0\]~inputCLKENA0 " "Node  \"KEY\[0\]~inputCLKENA0\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 1220 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490675978063 ""} { "Info" "IDRC_NODES_INFO" " Decoder3~2 " "Node  \"Decoder3~2\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 468 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 1087 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490675978063 ""} { "Info" "IDRC_NODES_INFO" " stall~3 " "Node  \"stall~3\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 170 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 853 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490675978063 ""} { "Info" "IDRC_NODES_INFO" " imem~1 " "Node  \"imem~1\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 148 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 783 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490675978063 ""} { "Info" "IDRC_NODES_INFO" " PC\[5\] " "Node  \"PC\[5\]\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 123 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 482 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490675978063 ""} { "Info" "IDRC_NODES_INFO" " imem~2 " "Node  \"imem~2\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 148 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 784 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490675978063 ""} { "Info" "IDRC_NODES_INFO" " imem~4 " "Node  \"imem~4\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 148 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 846 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490675978063 ""} { "Info" "IDRC_NODES_INFO" " imem~5 " "Node  \"imem~5\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 148 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 847 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490675978063 ""} { "Info" "IDRC_NODES_INFO" " alufunc_A\[5\] " "Node  \"alufunc_A\[5\]\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 309 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 550 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490675978063 ""} { "Info" "IDRC_NODES_INFO" " Decoder3~1 " "Node  \"Decoder3~1\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 468 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 1011 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490675978063 ""} { "Info" "IDRC_NODES_INFO" " Decoder3~0 " "Node  \"Decoder3~0\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 468 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 1010 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490675978063 ""} { "Info" "IDRC_NODES_INFO" " imem~8 " "Node  \"imem~8\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 148 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 1012 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490675978063 ""}  } {  } 0 308046 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1490675978063 ""}
{ "Info" "IDRC_TOP_FANOUT" "Rule T102: Top nodes with the highest number of fan-outs 50 50 " "(Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 50 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " KEY\[0\]~inputCLKENA0 " "Node  \"KEY\[0\]~inputCLKENA0\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 1220 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490675978064 ""} { "Info" "IDRC_NODES_INFO" " imem~1 " "Node  \"imem~1\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 148 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 783 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490675978064 ""} { "Info" "IDRC_NODES_INFO" " imem~2 " "Node  \"imem~2\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 148 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 784 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490675978064 ""} { "Info" "IDRC_NODES_INFO" " imem~5 " "Node  \"imem~5\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 148 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 847 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490675978064 ""} { "Info" "IDRC_NODES_INFO" " stall~3 " "Node  \"stall~3\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 170 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 853 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490675978064 ""} { "Info" "IDRC_NODES_INFO" " PC\[5\] " "Node  \"PC\[5\]\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 123 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 482 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490675978064 ""} { "Info" "IDRC_NODES_INFO" " alufunc_A\[5\] " "Node  \"alufunc_A\[5\]\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 309 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 550 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490675978064 ""} { "Info" "IDRC_NODES_INFO" " imem~4 " "Node  \"imem~4\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 148 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 846 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490675978064 ""} { "Info" "IDRC_NODES_INFO" " imem~8 " "Node  \"imem~8\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 148 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 1012 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490675978064 ""} { "Info" "IDRC_NODES_INFO" " Decoder3~2 " "Node  \"Decoder3~2\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 468 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 1087 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490675978064 ""} { "Info" "IDRC_NODES_INFO" " Decoder3~0 " "Node  \"Decoder3~0\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 468 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 1010 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490675978064 ""} { "Info" "IDRC_NODES_INFO" " Decoder3~1 " "Node  \"Decoder3~1\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 468 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 1011 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490675978064 ""} { "Info" "IDRC_NODES_INFO" " always6~6 " "Node  \"always6~6\"" {  } { { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 793 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490675978064 ""} { "Info" "IDRC_NODES_INFO" " imem~9 " "Node  \"imem~9\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 148 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 1013 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490675978064 ""} { "Info" "IDRC_NODES_INFO" " imem~3 " "Node  \"imem~3\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 148 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 785 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490675978064 ""} { "Info" "IDRC_NODES_INFO" " HEXout\[13\] " "Node  \"HEXout\[13\]\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 419 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 647 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490675978064 ""} { "Info" "IDRC_NODES_INFO" " HEXout\[12\] " "Node  \"HEXout\[12\]\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 419 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 648 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490675978064 ""} { "Info" "IDRC_NODES_INFO" " HEXout\[6\] " "Node  \"HEXout\[6\]\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 419 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 654 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490675978064 ""} { "Info" "IDRC_NODES_INFO" " HEXout\[9\] " "Node  \"HEXout\[9\]\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 419 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 651 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490675978064 ""} { "Info" "IDRC_NODES_INFO" " HEXout\[8\] " "Node  \"HEXout\[8\]\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 419 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 652 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490675978064 ""} { "Info" "IDRC_NODES_INFO" " HEXout\[7\] " "Node  \"HEXout\[7\]\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 419 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 653 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490675978064 ""} { "Info" "IDRC_NODES_INFO" " HEXout\[0\] " "Node  \"HEXout\[0\]\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 419 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 660 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490675978064 ""} { "Info" "IDRC_NODES_INFO" " HEXout\[5\] " "Node  \"HEXout\[5\]\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 419 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 655 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490675978064 ""} { "Info" "IDRC_NODES_INFO" " HEXout\[4\] " "Node  \"HEXout\[4\]\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 419 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 656 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490675978064 ""} { "Info" "IDRC_NODES_INFO" " HEXout\[3\] " "Node  \"HEXout\[3\]\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 419 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 657 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490675978064 ""} { "Info" "IDRC_NODES_INFO" " HEXout\[2\] " "Node  \"HEXout\[2\]\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 419 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 658 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490675978064 ""} { "Info" "IDRC_NODES_INFO" " HEXout\[22\] " "Node  \"HEXout\[22\]\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 419 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 638 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490675978064 ""} { "Info" "IDRC_NODES_INFO" " HEXout\[20\] " "Node  \"HEXout\[20\]\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 419 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 640 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490675978064 ""} { "Info" "IDRC_NODES_INFO" " HEXout\[1\] " "Node  \"HEXout\[1\]\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 419 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 659 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490675978064 ""} { "Info" "IDRC_NODES_INFO" " HEXout\[17\] " "Node  \"HEXout\[17\]\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 419 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 643 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490675978064 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Quartus II" 0 -1 1490675978064 ""}  } {  } 0 308044 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1490675978064 ""}
{ "Info" "IDRC_REPORT_HEALTH_POST_FITTER" "62 1 " "Design Assistant information: finished post-fitting analysis of current design -- generated 62 information messages and 1 warning messages" {  } {  } 2 308007 "Design Assistant information: finished post-fitting analysis of current design -- generated %1!d! information messages and %2!d! warning messages" 0 0 "Design Assistant" 0 -1 1490675978066 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Design Assistant 0 s 15 s Quartus II 64-Bit " "Quartus II 64-Bit Design Assistant was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "556 " "Peak virtual memory: 556 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1490675978117 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 28 00:39:38 2017 " "Processing ended: Tue Mar 28 00:39:38 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1490675978117 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1490675978117 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1490675978117 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Assistant" 0 -1 1490675978117 ""}
