0.6
2019.2
Nov  6 2019
21:57:16
C:/Users/8200390/Desktop/Arcitechture/ALU/ALU.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
C:/Users/8200390/Desktop/Arcitechture/ALU/ALU.srcs/sim_1/new/ALU_testbench.sv,1662994707,systemVerilog,,,,ALU_testbench,,,,,,,,
C:/Users/8200390/Desktop/Arcitechture/ALU/ALU.srcs/sources_1/new/alu_riscv.sv,1662994239,systemVerilog,C:/Users/8200390/Desktop/Arcitechture/ALU/ALU.srcs/sim_1/new/ALU_testbench.sv,C:/Users/8200390/Desktop/Arcitechture/ALU/ALU.srcs/sim_1/new/ALU_testbench.sv,,ALUOps;alu_riscv,,,,,,,,
