{"max_resources":[1385660,2771320,8955,4468,69283],"name":"Kernel System","children":[{"name":"Static Partition","type":"partition","children":[{"name":"Board interface","type":"resource","data":[480580,961160,2766,1292,0],"details":[{"text":"Platform interface logic.","type":"text"}]}]},{"name":"Global interconnect","type":"resource","data":[13691,19807,78,0,0],"details":[{"text":"Global interconnect for 2 global loads and 1 global store. Reduce number of global loads and stores to simplify global interconnect.","type":"text"},{"text":"For 2 global loads and 1 global store.","type":"brief"},{"text":"See %L for more information","type":"text","links":[{"link":"https://www.altera.com/documentation/mwh1391807516407.html#hnj1476724450050","guide":"Best Practices Guide : Global Memory Interconnect"}]}]},{"name":"System description ROM","type":"resource","data":[2,71,2,0,0],"details":[{"text":"This read-only memory contains information for the host about the system and about each kernel in the system, including kernel names, arguments, and attributes.  The system description ROM ensures that the binary image on the FPGA is compatible with the host program.","type":"text"},{"text":"Contains information for the host.","type":"brief"}]},{"name":"Pipe and channel resources","type":"group","children":[{"name":"SAXPY6_streaming16.cl:3 (p_y)","debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY6_streaming16.cl","line":3}]],"type":"resource","data":[15,1544,0,0,0],"details":[{"text":"Channel is implemented 512 bits wide by 1 deep.","type":"text"},{"text":"512b wide by 1 deep.","type":"brief"},{"text":"Requested depth was 0.","type":"text"},{"text":"Channel depth was changed for the following reason:","type":"text","details":[{"text":"instruction scheduling requirements","type":"text"}]},{"text":"See %L for more information","type":"text","links":[{"link":"https://www.altera.com/documentation/mwh1391807516407.html#qah1476410829821","guide":"Best Practices Guide : Channels"}]}]}],"data":[15,1544,0,0,0]},{"name":"SAXPY","total_kernel_resources":[4514,10962,47,16,8],"debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY6_streaming16.cl","line":23}]],"type":"function","total_percent":[0.719124,0.337312,0.395552,0.524846,0.358102],"children":[{"name":"Data control overhead","type":"resource","data":[508,803,16,0,2],"details":[{"text":"Feedback+Cluster logic","type":"brief"}]},{"name":"Function overhead","type":"resource","data":[1463,1467,0,0,6],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}]},{"name":"Private Variable: \n - 'i' (SAXPY6_streaming16.cl:23)","type":"resource","data":[32,130,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32","type":"text"},{"text":"1 register of width 33","type":"text"},{"text":"Register,\n1 reg, 32 width,\n1 reg, 33 width","type":"brief"}]},{"name":"No Source Line","children":[{"count":2,"name":"State","debug":[[{"filename":"","line":0}]],"type":"resource","data":[62,1281,2,0,0]}],"type":"resource","data":[62,1281,2,0,0]},{"name":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY6_streaming16.cl:23","debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY6_streaming16.cl","line":23}]],"children":[{"count":1,"name":"State","debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY6_streaming16.cl","line":23}]],"type":"resource","data":[0,36,0,0,0]},{"count":2,"debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY6_streaming16.cl","line":23}]],"name":"32-bit Integer Add","data":[64,0,0,0,0],"type":"resource"},{"count":2,"debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY6_streaming16.cl","line":23}]],"name":"32-bit Integer Compare","data":[70,2,0,0,0],"type":"resource"},{"count":1,"debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY6_streaming16.cl","line":23}]],"name":"32-bit Select","data":[32,32,0,0,0],"type":"resource"},{"count":2,"debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY6_streaming16.cl","line":23}]],"name":"33-bit Integer Add","data":[66,0,0,0,0],"type":"resource"},{"count":2,"debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY6_streaming16.cl","line":23}]],"name":"1-bit And","data":[2,0,0,0,0],"type":"resource"},{"count":1,"debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY6_streaming16.cl","line":23}]],"name":"33-bit Integer Compare","data":[11,0,0,0,0],"type":"resource"},{"count":2,"debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY6_streaming16.cl","line":23}]],"name":"33-bit Select","data":[27,0,0,0,0],"type":"resource"}],"type":"resource","data":[272,70,0,0,0]},{"name":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY6_streaming16.cl:26","debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY6_streaming16.cl","line":26}]],"children":[{"count":1,"name":"State","debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY6_streaming16.cl","line":26}]],"type":"resource","data":[0,33,0,0,0]},{"count":1,"debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY6_streaming16.cl","line":26}]],"name":"32-bit Integer to Floating-point Conversion","data":[382,385,0,0,0],"type":"resource"},{"count":16,"debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY6_streaming16.cl","line":26}]],"name":"Hardened Floating-Point Multiply-Add","data":[1024,2048,0,16,0],"type":"resource"},{"count":1,"debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY6_streaming16.cl","line":26}]],"name":"Load","data":[425,1957,13,0,0],"type":"resource"},{"count":1,"debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY6_streaming16.cl","line":26}]],"name":"Store","data":[345,2788,16,0,0],"type":"resource"}],"type":"resource","data":[2176,7211,29,16,0]},{"replace_name":"true","debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY6_streaming16.cl","line":25}]],"name":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY6_streaming16.cl:25","children":[{"count":1,"name":"Channel Read","debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY6_streaming16.cl","line":25}]],"type":"resource","data":[1,0,0,0,0]}],"data":[1,0,0,0,0],"type":"resource"}],"data":[4514,10962,47,16,8],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"1 compute unit.","type":"brief"}],"compute_units":1},{"name":"readY","total_kernel_resources":[2415,4031,17,0,8],"debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY6_streaming16.cl","line":10}]],"type":"function","total_percent":[0.31647,0.185832,0.145454,0.189838,0],"children":[{"name":"Data control overhead","type":"resource","data":[181,194,2,0,2],"details":[{"text":"Feedback+Cluster logic","type":"brief"}]},{"name":"Function overhead","type":"resource","data":[1463,1467,0,0,6],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}]},{"name":"Private Variable: \n - 'i' (SAXPY6_streaming16.cl:10)","type":"resource","data":[16,130,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32","type":"text"},{"text":"1 register of width 33","type":"text"},{"text":"Register,\n1 reg, 32 width,\n1 reg, 33 width","type":"brief"}]},{"name":"No Source Line","children":[{"count":2,"name":"State","debug":[[{"filename":"","line":0}]],"type":"resource","data":[54,210,2,0,0]}],"type":"resource","data":[54,210,2,0,0]},{"name":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY6_streaming16.cl:10","debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY6_streaming16.cl","line":10}]],"children":[{"count":1,"name":"State","debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY6_streaming16.cl","line":10}]],"type":"resource","data":[0,35.5,0,0,0]},{"count":2,"debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY6_streaming16.cl","line":10}]],"name":"32-bit Integer Add","data":[64,0,0,0,0],"type":"resource"},{"count":2,"debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY6_streaming16.cl","line":10}]],"name":"32-bit Integer Compare","data":[70,2,0,0,0],"type":"resource"},{"count":1,"debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY6_streaming16.cl","line":10}]],"name":"32-bit Select","data":[32,32,0,0,0],"type":"resource"},{"count":2,"debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY6_streaming16.cl","line":10}]],"name":"33-bit Integer Add","data":[66,0,0,0,0],"type":"resource"},{"count":2,"debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY6_streaming16.cl","line":10}]],"name":"1-bit And","data":[2,0,0,0,0],"type":"resource"},{"count":2,"debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY6_streaming16.cl","line":10}]],"name":"1-bit Xor","data":[1,1,0,0,0],"type":"resource"},{"count":1,"debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY6_streaming16.cl","line":10}]],"name":"33-bit Integer Compare","data":[11,0,0,0,0],"type":"resource"},{"count":2,"debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY6_streaming16.cl","line":10}]],"name":"33-bit Select","data":[27,0,0,0,0],"type":"resource"}],"type":"resource","data":[273,70.5,0,0,0]},{"name":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY6_streaming16.cl:11","debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY6_streaming16.cl","line":11}]],"children":[{"count":1,"name":"State","debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY6_streaming16.cl","line":11}]],"type":"resource","data":[0,0.5,0,0,0]},{"count":1,"debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY6_streaming16.cl","line":11}]],"name":"Load","data":[425,1957,13,0,0],"type":"resource"}],"type":"resource","data":[425,1957.5,13,0,0]},{"replace_name":"true","debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY6_streaming16.cl","line":12}]],"name":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY6_streaming16.cl:12","children":[{"count":1,"name":"Channel Write","debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY6_streaming16.cl","line":12}]],"type":"resource","data":[3,2,0,0,0]}],"data":[3,2,0,0,0],"type":"resource"}],"data":[2415,4031,17,0,8],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"1 compute unit.","type":"brief"}],"compute_units":1}],"data":[20637,36415,144,16,16],"total_percent":[70.0721,36.1948,35.9964,32.4958,29.2748],"total":[501217,997575,2910,1308,16],"debug_enabled":"true","columns":["","ALUTs","FFs","RAMs","DSPs","MLABs","Details"],"type":"module"}