--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5 -n 3
-fastpaths -xml mips_fpga_interface.twx mips_fpga_interface.ncd -o
mips_fpga_interface.twr mips_fpga_interface.pcf -ucf constraints.ucf

Design file:              mips_fpga_interface.ncd
Physical constraint file: mips_fpga_interface.pcf
Device,package,speed:     xc3s1000,ft256,-5 (PRODUCTION 1.39 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 588 paths analyzed, 110 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.412ns.
--------------------------------------------------------------------------------

Paths for end point mips_cpu/keyboard/keyrel_r (SLICE_X45Y18.CE), 29 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.588ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mips_cpu/keyboard/ps2_clk_r_2 (FF)
  Destination:          mips_cpu/keyboard/keyrel_r (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.412ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: mips_cpu/keyboard/ps2_clk_r_2 to mips_cpu/keyboard/keyrel_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y45.XQ      Tcko                  0.626   mips_cpu/keyboard/ps2_clk_r<2>
                                                       mips_cpu/keyboard/ps2_clk_r_2
    SLICE_X42Y12.F3      net (fanout=8)        2.742   mips_cpu/keyboard/ps2_clk_r<2>
    SLICE_X42Y12.X       Tilo                  0.529   mips_cpu/s<2>
                                                       mips_cpu/keyboard/keyrel_r_and000021
    SLICE_X44Y19.F4      net (fanout=1)        0.594   mips_cpu/keyboard/keyrel_r_and000021
    SLICE_X44Y19.X       Tilo                  0.529   mips_cpu/keyboard/keyrel_r_and000033
                                                       mips_cpu/keyboard/keyrel_r_and000033
    SLICE_X44Y18.F2      net (fanout=2)        0.148   mips_cpu/keyboard/keyrel_r_and000033
    SLICE_X44Y18.X       Tilo                  0.529   mips_cpu/keyboard/keyrel_r_not0001
                                                       mips_cpu/keyboard/keyrel_r_not00011
    SLICE_X45Y18.CE      net (fanout=1)        1.191   mips_cpu/keyboard/keyrel_r_not0001
    SLICE_X45Y18.CLK     Tceck                 0.524   mips_cpu/keyboard/keyrel_r
                                                       mips_cpu/keyboard/keyrel_r
    -------------------------------------------------  ---------------------------
    Total                                      7.412ns (2.737ns logic, 4.675ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.780ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mips_cpu/keyboard/sc_r_0 (FF)
  Destination:          mips_cpu/keyboard/keyrel_r (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.220ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: mips_cpu/keyboard/sc_r_0 to mips_cpu/keyboard/keyrel_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y18.YQ      Tcko                  0.626   mips_cpu/keyboard/sc_r<1>
                                                       mips_cpu/keyboard/sc_r_0
    SLICE_X42Y12.F4      net (fanout=8)        1.550   mips_cpu/keyboard/sc_r<0>
    SLICE_X42Y12.X       Tilo                  0.529   mips_cpu/s<2>
                                                       mips_cpu/keyboard/keyrel_r_and000021
    SLICE_X44Y19.F4      net (fanout=1)        0.594   mips_cpu/keyboard/keyrel_r_and000021
    SLICE_X44Y19.X       Tilo                  0.529   mips_cpu/keyboard/keyrel_r_and000033
                                                       mips_cpu/keyboard/keyrel_r_and000033
    SLICE_X44Y18.F2      net (fanout=2)        0.148   mips_cpu/keyboard/keyrel_r_and000033
    SLICE_X44Y18.X       Tilo                  0.529   mips_cpu/keyboard/keyrel_r_not0001
                                                       mips_cpu/keyboard/keyrel_r_not00011
    SLICE_X45Y18.CE      net (fanout=1)        1.191   mips_cpu/keyboard/keyrel_r_not0001
    SLICE_X45Y18.CLK     Tceck                 0.524   mips_cpu/keyboard/keyrel_r
                                                       mips_cpu/keyboard/keyrel_r
    -------------------------------------------------  ---------------------------
    Total                                      6.220ns (2.737ns logic, 3.483ns route)
                                                       (44.0% logic, 56.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.134ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mips_cpu/keyboard/bitcnt_r_0 (FF)
  Destination:          mips_cpu/keyboard/keyrel_r (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.866ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: mips_cpu/keyboard/bitcnt_r_0 to mips_cpu/keyboard/keyrel_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y21.XQ      Tcko                  0.626   mips_cpu/keyboard/bitcnt_r<0>
                                                       mips_cpu/keyboard/bitcnt_r_0
    SLICE_X49Y21.G1      net (fanout=6)        1.010   mips_cpu/keyboard/bitcnt_r<0>
    SLICE_X49Y21.Y       Tilo                  0.479   mips_cpu/keyboard/rdy_r
                                                       mips_cpu/keyboard/scancode_rdy_cmp_eq00001
    SLICE_X44Y19.F1      net (fanout=2)        0.830   mips_cpu/keyboard/scancode_rdy_cmp_eq0000
    SLICE_X44Y19.X       Tilo                  0.529   mips_cpu/keyboard/keyrel_r_and000033
                                                       mips_cpu/keyboard/keyrel_r_and000033
    SLICE_X44Y18.F2      net (fanout=2)        0.148   mips_cpu/keyboard/keyrel_r_and000033
    SLICE_X44Y18.X       Tilo                  0.529   mips_cpu/keyboard/keyrel_r_not0001
                                                       mips_cpu/keyboard/keyrel_r_not00011
    SLICE_X45Y18.CE      net (fanout=1)        1.191   mips_cpu/keyboard/keyrel_r_not0001
    SLICE_X45Y18.CLK     Tceck                 0.524   mips_cpu/keyboard/keyrel_r
                                                       mips_cpu/keyboard/keyrel_r
    -------------------------------------------------  ---------------------------
    Total                                      5.866ns (2.687ns logic, 3.179ns route)
                                                       (45.8% logic, 54.2% route)

--------------------------------------------------------------------------------

Paths for end point mips_cpu/keyboard/bitcnt_r_1 (SLICE_X48Y21.CE), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.307ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mips_cpu/keyboard/ps2_clk_r_2 (FF)
  Destination:          mips_cpu/keyboard/bitcnt_r_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.693ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: mips_cpu/keyboard/ps2_clk_r_2 to mips_cpu/keyboard/bitcnt_r_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y45.XQ      Tcko                  0.626   mips_cpu/keyboard/ps2_clk_r<2>
                                                       mips_cpu/keyboard/ps2_clk_r_2
    SLICE_X46Y22.F1      net (fanout=8)        2.356   mips_cpu/keyboard/ps2_clk_r<2>
    SLICE_X46Y22.X       Tilo                  0.529   mips_cpu/keyboard/ps2_clk_fall_edge
                                                       mips_cpu/keyboard/ps2_clk_edge11
    SLICE_X44Y18.G3      net (fanout=7)        0.898   mips_cpu/keyboard/ps2_clk_fall_edge
    SLICE_X44Y18.Y       Tilo                  0.529   mips_cpu/keyboard/keyrel_r_not0001
                                                       mips_cpu/keyboard/bitcnt_r_not00011
    SLICE_X48Y21.CE      net (fanout=3)        1.231   mips_cpu/keyboard/bitcnt_r_not0001
    SLICE_X48Y21.CLK     Tceck                 0.524   mips_cpu/keyboard/bitcnt_r<1>
                                                       mips_cpu/keyboard/bitcnt_r_1
    -------------------------------------------------  ---------------------------
    Total                                      6.693ns (2.208ns logic, 4.485ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.149ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mips_cpu/keyboard/timer_r_4 (FF)
  Destination:          mips_cpu/keyboard/bitcnt_r_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.800ns (Levels of Logic = 3)
  Clock Path Skew:      -0.051ns (0.383 - 0.434)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: mips_cpu/keyboard/timer_r_4 to mips_cpu/keyboard/bitcnt_r_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y19.YQ      Tcko                  0.626   mips_cpu/keyboard/timer_r<5>
                                                       mips_cpu/keyboard/timer_r_4
    SLICE_X44Y21.F1      net (fanout=2)        0.840   mips_cpu/keyboard/timer_r<4>
    SLICE_X44Y21.X       Tilo                  0.529   mips_cpu/keyboard/ps2_clk_quiet_cmp_eq000019
                                                       mips_cpu/keyboard/ps2_clk_quiet_cmp_eq000019
    SLICE_X46Y21.F2      net (fanout=1)        0.447   mips_cpu/keyboard/ps2_clk_quiet_cmp_eq000019
    SLICE_X46Y21.X       Tilo                  0.529   mips_cpu/keyboard/ps2_clk_quiet_cmp_eq0000
                                                       mips_cpu/keyboard/ps2_clk_quiet_cmp_eq000056
    SLICE_X44Y18.G1      net (fanout=6)        0.545   mips_cpu/keyboard/ps2_clk_quiet_cmp_eq0000
    SLICE_X44Y18.Y       Tilo                  0.529   mips_cpu/keyboard/keyrel_r_not0001
                                                       mips_cpu/keyboard/bitcnt_r_not00011
    SLICE_X48Y21.CE      net (fanout=3)        1.231   mips_cpu/keyboard/bitcnt_r_not0001
    SLICE_X48Y21.CLK     Tceck                 0.524   mips_cpu/keyboard/bitcnt_r<1>
                                                       mips_cpu/keyboard/bitcnt_r_1
    -------------------------------------------------  ---------------------------
    Total                                      5.800ns (2.737ns logic, 3.063ns route)
                                                       (47.2% logic, 52.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.229ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mips_cpu/keyboard/timer_r_12 (FF)
  Destination:          mips_cpu/keyboard/bitcnt_r_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.771ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: mips_cpu/keyboard/timer_r_12 to mips_cpu/keyboard/bitcnt_r_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y23.YQ      Tcko                  0.626   mips_cpu/keyboard/timer_r<13>
                                                       mips_cpu/keyboard/timer_r_12
    SLICE_X46Y18.F2      net (fanout=2)        0.759   mips_cpu/keyboard/timer_r<12>
    SLICE_X46Y18.X       Tilo                  0.529   mips_cpu/keyboard/ps2_clk_quiet_cmp_eq000041
                                                       mips_cpu/keyboard/ps2_clk_quiet_cmp_eq000041
    SLICE_X46Y21.F1      net (fanout=1)        0.499   mips_cpu/keyboard/ps2_clk_quiet_cmp_eq000041
    SLICE_X46Y21.X       Tilo                  0.529   mips_cpu/keyboard/ps2_clk_quiet_cmp_eq0000
                                                       mips_cpu/keyboard/ps2_clk_quiet_cmp_eq000056
    SLICE_X44Y18.G1      net (fanout=6)        0.545   mips_cpu/keyboard/ps2_clk_quiet_cmp_eq0000
    SLICE_X44Y18.Y       Tilo                  0.529   mips_cpu/keyboard/keyrel_r_not0001
                                                       mips_cpu/keyboard/bitcnt_r_not00011
    SLICE_X48Y21.CE      net (fanout=3)        1.231   mips_cpu/keyboard/bitcnt_r_not0001
    SLICE_X48Y21.CLK     Tceck                 0.524   mips_cpu/keyboard/bitcnt_r<1>
                                                       mips_cpu/keyboard/bitcnt_r_1
    -------------------------------------------------  ---------------------------
    Total                                      5.771ns (2.737ns logic, 3.034ns route)
                                                       (47.4% logic, 52.6% route)

--------------------------------------------------------------------------------

Paths for end point mips_cpu/keyboard/bitcnt_r_3 (SLICE_X48Y20.CE), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.307ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mips_cpu/keyboard/ps2_clk_r_2 (FF)
  Destination:          mips_cpu/keyboard/bitcnt_r_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.693ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: mips_cpu/keyboard/ps2_clk_r_2 to mips_cpu/keyboard/bitcnt_r_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y45.XQ      Tcko                  0.626   mips_cpu/keyboard/ps2_clk_r<2>
                                                       mips_cpu/keyboard/ps2_clk_r_2
    SLICE_X46Y22.F1      net (fanout=8)        2.356   mips_cpu/keyboard/ps2_clk_r<2>
    SLICE_X46Y22.X       Tilo                  0.529   mips_cpu/keyboard/ps2_clk_fall_edge
                                                       mips_cpu/keyboard/ps2_clk_edge11
    SLICE_X44Y18.G3      net (fanout=7)        0.898   mips_cpu/keyboard/ps2_clk_fall_edge
    SLICE_X44Y18.Y       Tilo                  0.529   mips_cpu/keyboard/keyrel_r_not0001
                                                       mips_cpu/keyboard/bitcnt_r_not00011
    SLICE_X48Y20.CE      net (fanout=3)        1.231   mips_cpu/keyboard/bitcnt_r_not0001
    SLICE_X48Y20.CLK     Tceck                 0.524   mips_cpu/keyboard/bitcnt_r<3>
                                                       mips_cpu/keyboard/bitcnt_r_3
    -------------------------------------------------  ---------------------------
    Total                                      6.693ns (2.208ns logic, 4.485ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.149ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mips_cpu/keyboard/timer_r_4 (FF)
  Destination:          mips_cpu/keyboard/bitcnt_r_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.800ns (Levels of Logic = 3)
  Clock Path Skew:      -0.051ns (0.383 - 0.434)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: mips_cpu/keyboard/timer_r_4 to mips_cpu/keyboard/bitcnt_r_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y19.YQ      Tcko                  0.626   mips_cpu/keyboard/timer_r<5>
                                                       mips_cpu/keyboard/timer_r_4
    SLICE_X44Y21.F1      net (fanout=2)        0.840   mips_cpu/keyboard/timer_r<4>
    SLICE_X44Y21.X       Tilo                  0.529   mips_cpu/keyboard/ps2_clk_quiet_cmp_eq000019
                                                       mips_cpu/keyboard/ps2_clk_quiet_cmp_eq000019
    SLICE_X46Y21.F2      net (fanout=1)        0.447   mips_cpu/keyboard/ps2_clk_quiet_cmp_eq000019
    SLICE_X46Y21.X       Tilo                  0.529   mips_cpu/keyboard/ps2_clk_quiet_cmp_eq0000
                                                       mips_cpu/keyboard/ps2_clk_quiet_cmp_eq000056
    SLICE_X44Y18.G1      net (fanout=6)        0.545   mips_cpu/keyboard/ps2_clk_quiet_cmp_eq0000
    SLICE_X44Y18.Y       Tilo                  0.529   mips_cpu/keyboard/keyrel_r_not0001
                                                       mips_cpu/keyboard/bitcnt_r_not00011
    SLICE_X48Y20.CE      net (fanout=3)        1.231   mips_cpu/keyboard/bitcnt_r_not0001
    SLICE_X48Y20.CLK     Tceck                 0.524   mips_cpu/keyboard/bitcnt_r<3>
                                                       mips_cpu/keyboard/bitcnt_r_3
    -------------------------------------------------  ---------------------------
    Total                                      5.800ns (2.737ns logic, 3.063ns route)
                                                       (47.2% logic, 52.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.229ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mips_cpu/keyboard/timer_r_12 (FF)
  Destination:          mips_cpu/keyboard/bitcnt_r_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.771ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: mips_cpu/keyboard/timer_r_12 to mips_cpu/keyboard/bitcnt_r_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y23.YQ      Tcko                  0.626   mips_cpu/keyboard/timer_r<13>
                                                       mips_cpu/keyboard/timer_r_12
    SLICE_X46Y18.F2      net (fanout=2)        0.759   mips_cpu/keyboard/timer_r<12>
    SLICE_X46Y18.X       Tilo                  0.529   mips_cpu/keyboard/ps2_clk_quiet_cmp_eq000041
                                                       mips_cpu/keyboard/ps2_clk_quiet_cmp_eq000041
    SLICE_X46Y21.F1      net (fanout=1)        0.499   mips_cpu/keyboard/ps2_clk_quiet_cmp_eq000041
    SLICE_X46Y21.X       Tilo                  0.529   mips_cpu/keyboard/ps2_clk_quiet_cmp_eq0000
                                                       mips_cpu/keyboard/ps2_clk_quiet_cmp_eq000056
    SLICE_X44Y18.G1      net (fanout=6)        0.545   mips_cpu/keyboard/ps2_clk_quiet_cmp_eq0000
    SLICE_X44Y18.Y       Tilo                  0.529   mips_cpu/keyboard/keyrel_r_not0001
                                                       mips_cpu/keyboard/bitcnt_r_not00011
    SLICE_X48Y20.CE      net (fanout=3)        1.231   mips_cpu/keyboard/bitcnt_r_not0001
    SLICE_X48Y20.CLK     Tceck                 0.524   mips_cpu/keyboard/bitcnt_r<3>
                                                       mips_cpu/keyboard/bitcnt_r_3
    -------------------------------------------------  ---------------------------
    Total                                      5.771ns (2.737ns logic, 3.034ns route)
                                                       (47.4% logic, 52.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point mips_cpu/keyboard/ps2_clk_r_2 (SLICE_X59Y45.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.709ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mips_cpu/keyboard/ps2_clk_r_1 (FF)
  Destination:          mips_cpu/keyboard/ps2_clk_r_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.709ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mips_cpu/keyboard/ps2_clk_r_1 to mips_cpu/keyboard/ps2_clk_r_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y45.YQ      Tcko                  0.501   mips_cpu/keyboard/ps2_clk_r<2>
                                                       mips_cpu/keyboard/ps2_clk_r_1
    SLICE_X59Y45.BX      net (fanout=1)        0.454   mips_cpu/keyboard/ps2_clk_r<1>
    SLICE_X59Y45.CLK     Tckdi       (-Th)     0.246   mips_cpu/keyboard/ps2_clk_r<2>
                                                       mips_cpu/keyboard/ps2_clk_r_2
    -------------------------------------------------  ---------------------------
    Total                                      0.709ns (0.255ns logic, 0.454ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------

Paths for end point mips_cpu/keyboard/ps2_clk_r_4 (SLICE_X47Y25.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.719ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mips_cpu/keyboard/ps2_clk_r_3 (FF)
  Destination:          mips_cpu/keyboard/ps2_clk_r_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.719ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mips_cpu/keyboard/ps2_clk_r_3 to mips_cpu/keyboard/ps2_clk_r_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y25.YQ      Tcko                  0.501   mips_cpu/keyboard/ps2_clk_r<4>
                                                       mips_cpu/keyboard/ps2_clk_r_3
    SLICE_X47Y25.BX      net (fanout=3)        0.464   mips_cpu/keyboard/ps2_clk_r<3>
    SLICE_X47Y25.CLK     Tckdi       (-Th)     0.246   mips_cpu/keyboard/ps2_clk_r<4>
                                                       mips_cpu/keyboard/ps2_clk_r_4
    -------------------------------------------------  ---------------------------
    Total                                      0.719ns (0.255ns logic, 0.464ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------

Paths for end point mips_cpu/keyboard/sc_r_8 (SLICE_X45Y23.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.763ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mips_cpu/keyboard/sc_r_9 (FF)
  Destination:          mips_cpu/keyboard/sc_r_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.763ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mips_cpu/keyboard/sc_r_9 to mips_cpu/keyboard/sc_r_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y23.XQ      Tcko                  0.501   mips_cpu/keyboard/sc_r<9>
                                                       mips_cpu/keyboard/sc_r_9
    SLICE_X45Y23.BY      net (fanout=1)        0.467   mips_cpu/keyboard/sc_r<9>
    SLICE_X45Y23.CLK     Tckdi       (-Th)     0.205   mips_cpu/keyboard/sc_r<9>
                                                       mips_cpu/keyboard/sc_r_8
    -------------------------------------------------  ---------------------------
    Total                                      0.763ns (0.296ns logic, 0.467ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.498ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.751ns (Trpw)
  Physical resource: mips_cpu/keyboard/sc_r<7>/SR
  Logical resource: mips_cpu/keyboard/sc_r_7/SR
  Location pin: SLICE_X45Y19.SR
  Clock network: mips_cpu/keyboard/error_r
--------------------------------------------------------------------------------
Slack: 8.498ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.751ns (Trpw)
  Physical resource: mips_cpu/keyboard/sc_r<7>/SR
  Logical resource: mips_cpu/keyboard/sc_r_7/SR
  Location pin: SLICE_X45Y19.SR
  Clock network: mips_cpu/keyboard/error_r
--------------------------------------------------------------------------------
Slack: 8.498ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.751ns (Trpw)
  Physical resource: mips_cpu/keyboard/sc_r<7>/SR
  Logical resource: mips_cpu/keyboard/sc_r_6/SR
  Location pin: SLICE_X45Y19.SR
  Clock network: mips_cpu/keyboard/error_r
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    7.412|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 588 paths, 0 nets, and 276 connections

Design statistics:
   Minimum period:   7.412ns{1}   (Maximum frequency: 134.916MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue May 16 17:59:36 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 166 MB



