INFO-FLOW: Workspace C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5 opened at Sat Aug 01 17:18:00 +0800 2020
Execute     config_clock -quiet -name default -period 50 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.117 sec.
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.171 sec.
Command     ap_source done; 0.171 sec.
Execute     set_part xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Command       ap_part_info done; 1.18 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.335 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Execute     config_sdx -target=none 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' config_export -vivado_optimization_level=2 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
Execute       config_export -vivado_optimization_level=2 
Execute         get_config_export -vivado_impl_strategy 
Execute         get_config_export -vivado_phys_opt 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -name_max_length 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' config_schedule -enable_dsp_full_reg=0 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_schedule -enable_dsp_full_reg=0
Execute       config_schedule -enable_dsp_full_reg=0 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_interface -m_axi_addr64 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' set_clock_uncertainty default 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
Execute       set_clock_uncertainty default 
Execute         get_clock_period -default -name=default 
Execute         config_clock -quiet -name default -uncertainty 6.25 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=verilog 
Execute     config_export -vivado_optimization_level=2 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_phys_opt 
Execute     config_export -vivado_phys_opt=place 
Execute     config_export -vivado_report_level=0 
Execute     config_schedule -effort=medium 
Execute     config_schedule -enable_dsp_full_reg=false 
Execute     config_schedule -relax_ii_for_timing=false 
Execute     config_schedule -verbose=false 
Execute     config_bind -effort=medium 
Command   open_solution done; 1.622 sec.
Execute   set_part xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute       get_default_platform 
Execute       license_isbetapart xc7z020 
Command       license_isbetapart done; error code: 1; 
Execute       ap_part_info -data single -name xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data resources 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_chip_info -quiet -speed slow 
Execute     add_library xilinx/zynq/zynq_fpv6 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     get_default_platform 
Command   set_part done; 0.134 sec.
Execute   create_clock -period 50 -name default 
Execute   config_sdx -target none 
Execute     send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' config_export -vivado_optimization_level=2 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
Execute     config_export -vivado_optimization_level=2 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_phys_opt 
Execute     get_config_compile -pipeline_loops 
Execute     get_config_compile -name_max_length 
Execute     get_config_schedule -enable_dsp_full_reg 
Execute     get_config_rtl -register_reset_num 
Execute     get_config_rtl -module_auto_prefix 
Execute     get_config_interface -m_axi_addr64 
Execute     send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' set_clock_uncertainty default 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
Execute     set_clock_uncertainty default 
Execute   config_export -format ip_catalog -rtl verilog -vivado_optimization_level 2 -vivado_phys_opt place -vivado_report_level 0 
Execute     get_config_export -vivado_impl_strategy 
Execute   config_schedule -effort medium -relax_ii_for_timing=0 
Execute   config_bind -effort medium 
Execute   source ./hls_proj/solution5/directives.tcl 
Execute     set_directive_expression_balance music/music_label6 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
Execute     set_directive_expression_balance reverse_bits/reverse_bits_label14 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
Execute     set_directive_expression_balance music/music_label15 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
Execute     set_directive_expression_balance music/music_label16 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
Execute     set_directive_dataflow func_pack 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'DATAFLOW' 
Execute     set_directive_inline qrf_vm 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'DATAFLOW' 
INFO-FLOW: Setting directive 'INLINE' 
Execute     set_directive_inline qrf_mm 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'DATAFLOW' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
Execute     set_directive_inline qrf_magnitude/Function_qrf_magnitude_real/Function_qrf_magnitude_real 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'DATAFLOW' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
Execute     set_directive_inline qrf_magnitude/Function_qrf_magnitude_complex/Function_qrf_magnitude_complex 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'DATAFLOW' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
Execute     set_directive_inline qrf_givens/Function_qrf_givens_real/Function_qrf_givens_real 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'DATAFLOW' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
Execute     set_directive_inline qrf_givens/Function_qrf_givens_complex/Function_qrf_givens_complex 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'DATAFLOW' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
Execute     set_directive_inline qrf_basic 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'DATAFLOW' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
Execute     set_directive_expression_balance qrf_givens/Function_qrf_givens_real/Function_qrf_givens_real 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'DATAFLOW' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
Execute     set_directive_expression_balance qrf_givens/Function_qrf_givens_complex/Function_qrf_givens_complex 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'DATAFLOW' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
Execute     set_directive_expression_balance qrf_magnitude/Function_qrf_magnitude_complex/Function_qrf_magnitude_complex 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'DATAFLOW' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
Execute     set_directive_expression_balance qrf_magnitude/Function_qrf_magnitude_real/Function_qrf_magnitude_real 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'DATAFLOW' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
Execute     set_directive_expression_balance qrf_mm 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'DATAFLOW' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
Execute     set_directive_expression_balance qrf_vm 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'DATAFLOW' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
Execute     set_directive_dataflow qrf_basic 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'DATAFLOW' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'DATAFLOW' 
Execute     set_directive_dataflow qrf_alt 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'DATAFLOW' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'DATAFLOW' 
INFO-FLOW: Setting directive 'DATAFLOW' 
Execute   csynth_design 
Execute     get_config_compile -dump_cfg 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'src/music.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling src/music.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       is_encrypted src/music.cpp 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2019.1/msys" -hls  -fno-exceptions  -D__llvm__  -E "src/music.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.1/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/music.pp.0.cpp" 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.1/msys -hls -fno-exceptions -D__llvm__ -E src/music.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.1/common/technology/autopilot -I C:/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/music.pp.0.cpp
Command       clang done; 1.757 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/music.pp.0.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/music.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.594 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/music.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2019.1/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.1/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/music.pp.0.cpp"  -o "C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/useless.bc"  
INFO-FLOW: exec C:/Xilinx/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.1/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.1/common/technology/autopilot -I C:/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/music.pp.0.cpp -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/useless.bc
Command       clang done; 4.635 sec.
INFO-FLOW: Done: GCC PP time: 8 seconds per iteration
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'DATAFLOW' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'DATAFLOW' 
INFO-FLOW: Setting directive 'DATAFLOW' 
Execute       source C:/Xilinx/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/Xilinx/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source C:/Xilinx/Vivado/2019.1/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'DATAFLOW' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'DATAFLOW' 
INFO-FLOW: Setting directive 'DATAFLOW' 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/music.pp.0.cpp std=gnu++98 -directive=C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/.systemc_flag -quiet -fix-errors C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/music.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.501 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/music.pp.0.cpp std=gnu++98 -directive=C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/all.directive.json -quiet -fix-errors C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/music.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 2.608 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/xilinx-dataflow-lawyer.music.pp.0.cpp.diag.yml C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/music.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/xilinx-dataflow-lawyer.music.pp.0.cpp.out.log 2> C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/xilinx-dataflow-lawyer.music.pp.0.cpp.err.log 
Command       ap_eval done; 0.895 sec.
Execute       source C:/Xilinx/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute         source C:/Xilinx/Vivado/2019.1/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
WARNING: [HLS 214-114] Only function calls and local variable declarations are allowed in a dataflow region: C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:451:7
WARNING: [HLS 214-114] Only function calls and local variable declarations are allowed in a dataflow region: C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:566:5
Execute       send_msg_by_id WARNING @200-471@%s%s 2 src/music.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file src/music.cpp
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/music.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/tidy-3.1.music.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/music.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/tidy-3.1.music.pp.0.cpp.out.log 2> C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/tidy-3.1.music.pp.0.cpp.err.log 
Command         ap_eval done; 2.972 sec.
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/music.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/xilinx-legacy-rewriter.music.pp.0.cpp.out.log 2> C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/xilinx-legacy-rewriter.music.pp.0.cpp.err.log 
Command         ap_eval done; 0.939 sec.
Command       tidy_31 done; 4.005 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 7.5 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/music.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/music.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 2.896 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Processing labels
Execute       clang -src C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/music.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/music.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.1/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/music.bc" 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/music.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.1/common/technology/autopilot -I C:/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/music.bc
Command       clang done; 4.848 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/music.g.bc -hls-opt -except-internalize music -LC:/Xilinx/Vivado/2019.1/win64/lib -lhlsm -lhlsmc++ -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/a.g 
Command       llvm-ld done; 4.663 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:33 . Memory (MB): peak = 185.934 ; gain = 95.590
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:33 . Memory (MB): peak = 185.934 ; gain = 95.590
Execute       get_config_sdx -target 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/a.pp.bc -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/a.pp.0.bc -f 
Command         transform done; 1.349 sec.
Execute         llvm-ld C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/a.pp.0.bc -disable-opt -LC:/Xilinx/Vivado/2019.1/win64/lib -lfloatconversion -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/a.g.0 
Command         llvm-ld done; 3.561 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top music -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/a.g.0.bc -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [XFORM 203-603] Inlining function 'reverse_bits' into 'bit_reverse' (src/music.cpp:159).
INFO: [XFORM 203-603] Inlining function 'bit_reverse' into 'fft' (src/music.cpp:219).
INFO: [XFORM 203-603] Inlining function 'fft' into 'music' (src/music.cpp:308).
INFO: [XFORM 203-603] Inlining function 'Autocorrelation' into 'music' (src/music.cpp:325).
INFO: [XFORM 203-603] Inlining function 'hls::qrf_magnitude<float>' into 'hls::qrf_givens<float>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:302).
INFO: [XFORM 203-603] Inlining function 'hls::qrf_magnitude<float>' into 'hls::qrf_givens<float>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282).
INFO: [XFORM 203-603] Inlining function 'hls::qrf_givens<float>' into 'hls::qrf_basic<false, 4, 4, QRF_CONFIG, std::complex<float>, std::complex<float> >' (C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503).
INFO: [XFORM 203-603] Inlining function 'hls::qrf_vm<std::complex<float> >' into 'hls::qrf_mm<std::complex<float> >' (C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:115).
INFO: [XFORM 203-603] Inlining function 'hls::qrf_vm<std::complex<float> >' into 'hls::qrf_mm<std::complex<float> >' (C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:114).
INFO: [XFORM 203-603] Inlining function 'hls::qrf_mm<std::complex<float> >' into 'hls::qrf_basic<false, 4, 4, QRF_CONFIG, std::complex<float>, std::complex<float> >' (C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524).
INFO: [XFORM 203-603] Inlining function 'hls::qrf_mm<std::complex<float> >' into 'hls::qrf_basic<false, 4, 4, QRF_CONFIG, std::complex<float>, std::complex<float> >' (C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516).
INFO: [XFORM 203-603] Inlining function 'hls::qrf_basic<false, 4, 4, QRF_CONFIG, std::complex<float>, std::complex<float> >' into 'hls::qrf_top<false, 4, 4, QRF_CONFIG, std::complex<float>, std::complex<float> >' (C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714).
INFO: [XFORM 203-603] Inlining function 'qr_decompose' into 'eig_decompose' (src/music.cpp:30).
INFO: [XFORM 203-603] Inlining function 'eig_decompose' into 'music' (src/music.cpp:326).
INFO: [XFORM 203-603] Inlining function 'sort_eigval' into 'music' (src/music.cpp:328).
Command         transform done; 4.023 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:42 . Memory (MB): peak = 419.383 ; gain = 329.039
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/a.g.1.bc -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'range_redux_payne_hanek_hotbm<29, float, 29, 29>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:470) automatically.
INFO: [XFORM 203-602] Inlining function 'table_lookup_4oPi_hotbm<23, 29>' into 'range_redux_payne_hanek_hotbm<29, float, 29, 29>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:496) automatically.
INFO: [XFORM 203-602] Inlining function 'clz<29, 58, 0>' into 'range_redux_payne_hanek_hotbm<29, float, 29, 29>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:524) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'fp_struct<float>::to_float' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_float' into 'fp_struct<float>::to_ieee' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369) automatically.
INFO: [XFORM 203-602] Inlining function 'clz' into 'scaled_fixed2ieee<29, 1>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:307) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::set_mantissa' into 'scaled_fixed2ieee<29, 1>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:340) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'scaled_fixed2ieee<29, 1>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:342) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::value_list<float>::sin_or_cos_approximation<29, 29>' into 'hotbm_::sin_or_cos<float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:279) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'hotbm_::sin_or_cos<float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:316) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::cos' into 'cosf' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c/sincosfloat.cpp:12) automatically.
INFO: [XFORM 203-602] Inlining function 'cosf' into 'std::cos' (C:/Xilinx/Vivado/2019.1/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\cmath:200) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::sin.1' into 'sinf' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c/sincosfloat.cpp:8) automatically.
INFO: [XFORM 203-602] Inlining function 'sinf' into 'std::sin' (C:/Xilinx/Vivado/2019.1/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\cmath:402) automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator*=<float>.2' into 'std::operator*<float>.4' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator/=' into 'std::operator/<float>.2' () automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_copysign<float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<float>' into 'generic_fabs<float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_fabs<float>' into 'hls::abs' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrtf' into 'hls::x_sqrt' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:110) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<float>' into 'hls::copysign' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/copysignfloat.cpp:7) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::copysign' into 'hls::copysignf' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/copysignfloat.cpp:11) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::copysignf' into 'hls::x_copysign' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:124) automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::real.3' into 'hls::x_conj<float>.1' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/std_complex_utils.h:154) automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::imag.3' into 'hls::x_conj<float>.1' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/std_complex_utils.h:155) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::x_conj<float>.1' into 'hls::x_conj<float>.1155' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/std_complex_utils.h:163) automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator*=<float>.2' into 'std::operator*<float>.5' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator+=<float>' into 'std::operator+<float>' () automatically.
INFO: [XFORM 203-602] Inlining function 'hls::x_conj<float>.1' into 'hls::x_conj<float>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/std_complex_utils.h:163) automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator*=<float>' into 'std::operator*<float>.3' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator-=' into 'std::operator-<float>' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator*=<float>' into 'std::operator*<float>.1' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator/=<float>' into 'std::operator/<float>' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator/=' into 'std::operator/<float>.1' () automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:470) automatically.
INFO: [XFORM 203-602] Inlining function 'table_lookup_4oPi_hotbm<52, 61>' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:496) automatically.
INFO: [XFORM 203-602] Inlining function 'clz<61, 124, 0>' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:524) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function '_ZL3clzi137' into 'scaled_fixed2ieee<63, 1>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:435) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::set_mantissa' into 'scaled_fixed2ieee<63, 1>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:463) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'scaled_fixed2ieee<63, 1>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:466) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::value_list<double>::sin_or_cos_approximation<63, 63>' into 'hotbm_::sin_or_cos<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:279) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'hotbm_::sin_or_cos<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:316) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::sin' into 'sin' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:8) automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator*=<float>.2' into 'std::operator*<float>.2' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator*=<float>.1' into 'std::operator*<float>' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::cos' into 'music' (src/music.cpp:238->src/music.cpp:308) automatically.
INFO: [XFORM 203-602] Inlining function 'std::sin' into 'music' (src/music.cpp:239->src/music.cpp:308) automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::real.2' into 'music' (src/music.cpp:321) automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::imag.2' into 'music' (src/music.cpp:322) automatically.
INFO: [XFORM 203-602] Inlining function 'std::conj<float>.2' into 'music' (src/music.cpp:114->src/music.cpp:325) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator*<float>.4' into 'music' (src/music.cpp:114->src/music.cpp:325) automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator+=<float>' into 'music' (src/music.cpp:114->src/music.cpp:325) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator/<float>.2' into 'music' (src/music.cpp:116->src/music.cpp:325) automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::real.1' into 'music' (src/music.cpp:25->src/music.cpp:326) automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::imag.1' into 'music' (src/music.cpp:26->src/music.cpp:326) automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::real.3' into 'music' (src/music.cpp:33->src/music.cpp:326) automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::imag.3' into 'music' (src/music.cpp:34->src/music.cpp:326) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator*<float>.3' into 'music' (src/music.cpp:37->src/music.cpp:326) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator-<float>' into 'music' (src/music.cpp:49->src/music.cpp:326) automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator/=<float>.1' into 'music' (src/music.cpp:59->src/music.cpp:326) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator*<float>.1' into 'music' (src/music.cpp:65->src/music.cpp:326) automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator-=<float>' into 'music' (src/music.cpp:65->src/music.cpp:326) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator-<float>.1' into 'music' (src/music.cpp:78->src/music.cpp:326) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator/<float>' into 'music' (src/music.cpp:78->src/music.cpp:326) automatically.
INFO: [XFORM 203-602] Inlining function 'std::sqrt' into 'music' (src/music.cpp:82->src/music.cpp:326) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator/<float>.1' into 'music' (src/music.cpp:85->src/music.cpp:326) automatically.
INFO: [XFORM 203-602] Inlining function 'sin' into 'music' (src/music.cpp:343) automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::real' into 'music' (src/music.cpp:344) automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::imag' into 'music' (src/music.cpp:345) automatically.
INFO: [XFORM 203-602] Inlining function 'std::conj<float>.1' into 'music' (src/music.cpp:355) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator*<float>.2' into 'music' (src/music.cpp:355) automatically.
INFO: [XFORM 203-602] Inlining function 'std::conj<float>' into 'music' (src/music.cpp:366) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator*<float>' into 'music' (src/music.cpp:389) automatically.
Command         transform done; 3.214 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/a.g.2.prechk.bc -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:425: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
Command         transform done; 0.975 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:11 ; elapsed = 00:00:46 . Memory (MB): peak = 543.113 ; gain = 452.770
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/a.g.1.bc to C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/a.o.1.bc -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/a.o.1.tmp.bc -f 
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'P_sm.data' (src/music.cpp:281).
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:295) in function 'scaled_fixed2ieee<29, 1>' automatically.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:295) in function 'scaled_fixed2ieee<29, 1>' completely with a factor of 1.
INFO: [XFORM 203-101] Partitioning array 'swap_table.3'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'swap_table.4'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'swap_table'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'neg_sin_table'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'neg_cos_table'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'swap_table.5'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'neg_sin_table.1'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'neg_cos_table.1'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'range_redux_payne_hanek_hotbm<29, float, 29, 29>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:470) automatically.
INFO: [XFORM 203-602] Inlining function 'table_lookup_4oPi_hotbm<23, 29>' into 'range_redux_payne_hanek_hotbm<29, float, 29, 29>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:496) automatically.
INFO: [XFORM 203-602] Inlining function 'clz<29, 58, 0>' into 'range_redux_payne_hanek_hotbm<29, float, 29, 29>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:524) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'fp_struct<float>::to_float' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_float' into 'fp_struct<float>::to_ieee' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369) automatically.
INFO: [XFORM 203-602] Inlining function 'clz' into 'scaled_fixed2ieee<29, 1>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:307) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::set_mantissa' into 'scaled_fixed2ieee<29, 1>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:340) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'scaled_fixed2ieee<29, 1>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:342) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::value_list<float>::sin_or_cos_approximation<29, 29>' into 'hotbm_::sin_or_cos<float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:279) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'hotbm_::sin_or_cos<float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:316) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::cos' into 'cosf' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c/sincosfloat.cpp:12) automatically.
INFO: [XFORM 203-602] Inlining function 'cosf' into 'std::cos' (C:/Xilinx/Vivado/2019.1/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\cmath:200) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::sin.1' into 'sinf' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c/sincosfloat.cpp:8) automatically.
INFO: [XFORM 203-602] Inlining function 'sinf' into 'std::sin' (C:/Xilinx/Vivado/2019.1/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\cmath:402) automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator*=<float>' into 'std::operator*<float>' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator/=' into 'std::operator/<float>.1' () automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_copysign<float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<float>' into 'generic_fabs<float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_fabs<float>' into 'hls::abs' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrtf' into 'hls::x_sqrt' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:110) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<float>' into 'hls::copysign' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/copysignfloat.cpp:7) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::copysign' into 'hls::copysignf' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/copysignfloat.cpp:11) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::copysignf' into 'hls::x_copysign' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:124) automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::real' into 'hls::x_conj<float>.1' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/std_complex_utils.h:154) automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::imag' into 'hls::x_conj<float>.1' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/std_complex_utils.h:155) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::x_conj<float>.1' into 'hls::x_conj<float>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/std_complex_utils.h:163) automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator+=<float>' into 'std::operator+<float>' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator-=' into 'std::operator-<float>' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator/=<float>' into 'std::operator/<float>' () automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:470) automatically.
INFO: [XFORM 203-602] Inlining function 'table_lookup_4oPi_hotbm<52, 61>' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:496) automatically.
INFO: [XFORM 203-602] Inlining function 'clz<61, 124, 0>' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:524) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function '_ZL3clzi137' into 'scaled_fixed2ieee<63, 1>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:435) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::set_mantissa' into 'scaled_fixed2ieee<63, 1>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:463) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'scaled_fixed2ieee<63, 1>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:466) automatically.
INFO: [XFORM 203-602] Inlining function 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' into 'hotbm_::sin_or_cos<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:268) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::value_list<double>::sin_or_cos_approximation<63, 63>' into 'hotbm_::sin_or_cos<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:279) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'hotbm_::sin_or_cos<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:316) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::sin' into 'sin' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:8) automatically.
INFO: [XFORM 203-602] Inlining function 'std::cos' into 'music' (src/music.cpp:238->src/music.cpp:308) automatically.
INFO: [XFORM 203-602] Inlining function 'std::sin' into 'music' (src/music.cpp:239->src/music.cpp:308) automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::real' into 'music' (src/music.cpp:321) automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::imag' into 'music' (src/music.cpp:322) automatically.
INFO: [XFORM 203-602] Inlining function 'std::conj<float>' into 'music' (src/music.cpp:114->src/music.cpp:325) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator*<float>' into 'music' (src/music.cpp:114->src/music.cpp:325) automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator+=<float>' into 'music' (src/music.cpp:114->src/music.cpp:325) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator/<float>.1' into 'music' (src/music.cpp:116->src/music.cpp:325) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator-<float>' into 'music' (src/music.cpp:49->src/music.cpp:326) automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator/=<float>' into 'music' (src/music.cpp:59->src/music.cpp:326) automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator-=<float>' into 'music' (src/music.cpp:65->src/music.cpp:326) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator-<float>.1' into 'music' (src/music.cpp:78->src/music.cpp:326) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator/<float>' into 'music' (src/music.cpp:78->src/music.cpp:326) automatically.
INFO: [XFORM 203-602] Inlining function 'std::sqrt' into 'music' (src/music.cpp:82->src/music.cpp:326) automatically.
INFO: [XFORM 203-602] Inlining function 'sin' into 'music' (src/music.cpp:343) automatically.
INFO: [XFORM 203-721] Changing loop 'Loop_qrf_out_row_assign_proc' (C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:532) to a process function for dataflow in function 'hls::qrf_top<false, 4, 4, QRF_CONFIG, std::complex<float>, std::complex<float> >'.
WARNING: [XFORM 203-713] All the elements of global array 'Qi._M_real'  should be updated in process function 'hls::qrf_top<false, 4, 4, QRF_CONFIG, std::complex<float>, std::complex<float> >_Loop_1_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Qi._M_imag'  should be updated in process function 'hls::qrf_top<false, 4, 4, QRF_CONFIG, std::complex<float>, std::complex<float> >_Loop_1_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Ri._M_real'  should be updated in process function 'hls::qrf_top<false, 4, 4, QRF_CONFIG, std::complex<float>, std::complex<float> >_Loop_1_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Ri._M_imag'  should be updated in process function 'hls::qrf_top<false, 4, 4, QRF_CONFIG, std::complex<float>, std::complex<float> >_Loop_1_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'R._M_real' should be updated in process function 'hls::qrf_top<false, 4, 4, QRF_CONFIG, std::complex<float>, std::complex<float> >_Loop_qrf_out_row_assign_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'R._M_imag' should be updated in process function 'hls::qrf_top<false, 4, 4, QRF_CONFIG, std::complex<float>, std::complex<float> >_Loop_qrf_out_row_assign_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Q._M_real' should be updated in process function 'hls::qrf_top<false, 4, 4, QRF_CONFIG, std::complex<float>, std::complex<float> >_Loop_qrf_out_row_assign_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Q._M_imag' should be updated in process function 'hls::qrf_top<false, 4, 4, QRF_CONFIG, std::complex<float>, std::complex<float> >_Loop_qrf_out_row_assign_proc', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'hls::qrf_top<false, 4, 4, QRF_CONFIG, std::complex<float>, std::complex<float> >', detected/extracted 2 process function(s): 
	 'hls::qrf_top<false, 4, 4, QRF_CONFIG, std::complex<float>, std::complex<float> >_Loop_1_proc'
	 'hls::qrf_top<false, 4, 4, QRF_CONFIG, std::complex<float>, std::complex<float> >_Loop_qrf_out_row_assign_proc'.
Command         transform done; 7.023 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/a.o.1.tmp.bc -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:443:20) to (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:467:1) in function 'scaled_fixed2ieee<63, 1>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:314:9) to (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:316:9) in function 'scaled_fixed2ieee<29, 1>'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:324:50) to (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:343:1) in function 'scaled_fixed2ieee<29, 1>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:461:7) to (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:544:1) in function 'range_redux_payne_hanek_hotbm<29, float, 29, 29>'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:238:18) to (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:316:12) in function 'hotbm_::sin_or_cos<float>'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:238:18) to (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:316:12) in function 'hotbm_::sin_or_cos<double>'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:168:1) to (C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:201:5) in function 'hls::qrf_top<false, 4, 4, QRF_CONFIG, std::complex<float>, std::complex<float> >_Loop_1_proc'... converting 4 basic blocks.
INFO: [XFORM 203-602] Inlining function 'range_redux_payne_hanek_hotbm<29, float, 29, 29>' into 'hotbm_::sin_or_cos<float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:268) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::x_copysign' into 'hls::qrf_top<false, 4, 4, QRF_CONFIG, std::complex<float>, std::complex<float> >_Loop_1_proc' (C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:285->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::abs' into 'hls::qrf_top<false, 4, 4, QRF_CONFIG, std::complex<float>, std::complex<float> >_Loop_1_proc' (C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:173->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::x_sqrt' into 'hls::qrf_top<false, 4, 4, QRF_CONFIG, std::complex<float>, std::complex<float> >_Loop_1_proc' (C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:215->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator/<float>.1' into 'hls::qrf_top<false, 4, 4, QRF_CONFIG, std::complex<float>, std::complex<float> >_Loop_1_proc' (C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:288->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator*<float>' into 'hls::qrf_top<false, 4, 4, QRF_CONFIG, std::complex<float>, std::complex<float> >_Loop_1_proc' (C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator+<float>' into 'hls::qrf_top<false, 4, 4, QRF_CONFIG, std::complex<float>, std::complex<float> >_Loop_1_proc' (C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::x_conj<float>' into 'hls::qrf_top<false, 4, 4, QRF_CONFIG, std::complex<float>, std::complex<float> >_Loop_1_proc' (C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:291->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator-<float>.1' into 'hls::qrf_top<false, 4, 4, QRF_CONFIG, std::complex<float>, std::complex<float> >_Loop_1_proc' (C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:294->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714) automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::real' into 'hls::qrf_top<false, 4, 4, QRF_CONFIG, std::complex<float>, std::complex<float> >_Loop_1_proc' (C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:296->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::x_real<float>' into 'hls::qrf_top<false, 4, 4, QRF_CONFIG, std::complex<float>, std::complex<float> >_Loop_1_proc' (C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:508->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::x_conj<float>' into 'hls::qrf_top<false, 4, 4, QRF_CONFIG, std::complex<float>, std::complex<float> >_Loop_qrf_out_row_assign_proc' (C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:538->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::sin_or_cos<double>' into 'music' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:140->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:8->src/music.cpp:343) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'music' (src/music.cpp:281)...4 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'hls::qrf_top<false, 4, 4, QRF_CONFIG, std::complex<float>, std::complex<float> >_Loop_1_proc' (C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:459)...6 expression(s) balanced.
Command         transform done; 2.68 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:20 ; elapsed = 00:00:56 . Memory (MB): peak = 733.125 ; gain = 642.781
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/a.o.2.bc -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'qrf_out_row_assign' (C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:532:55) in function 'hls::qrf_top<false, 4, 4, QRF_CONFIG, std::complex<float>, std::complex<float> >_Loop_qrf_out_row_assign_proc' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'qrf_in_row_assign' (C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:471:54) in function 'hls::qrf_top<false, 4, 4, QRF_CONFIG, std::complex<float>, std::complex<float> >_Loop_1_proc' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'qrf_row_loop' (C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:498:54) in function 'hls::qrf_top<false, 4, 4, QRF_CONFIG, std::complex<float>, std::complex<float> >_Loop_1_proc' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'qrf_col_loop' (C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:486:50) in function 'hls::qrf_top<false, 4, 4, QRF_CONFIG, std::complex<float>, std::complex<float> >_Loop_1_proc'.
WARNING: [XFORM 203-631] Renaming function 'scaled_fixed2ieee<63, 1>' to 'scaled_fixed2ieee' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:110:37)
WARNING: [XFORM 203-631] Renaming function 'scaled_fixed2ieee<29, 1>' to 'scaled_fixed2ieee.1' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:110:37)
WARNING: [XFORM 203-631] Renaming function 'hotbm_::sin_or_cos<float>' to 'sin_or_cos<float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:238)
WARNING: [XFORM 203-631] Renaming function 'hls::qrf_top<false, 4, 4, QRF_CONFIG, std::complex<float>, std::complex<float> >_Loop_qrf_out_row_assign_proc2' to 'qrf_top_Loop_qrf_out' (C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:155:11)
WARNING: [XFORM 203-631] Renaming function 'hls::qrf_top<false, 4, 4, QRF_CONFIG, std::complex<float>, std::complex<float> >_Loop_1_proc3' to 'qrf_top_Loop_1_proc3' (C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:459)
WARNING: [XFORM 203-631] Renaming function 'hls::qrf_top<false, 4, 4, QRF_CONFIG, std::complex<float>, std::complex<float> >' to 'qrf_top' (C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:449:3)
INFO: [HLS 200-472] Inferring partial write operation for 'out_bits.V' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:430:5)
Command         transform done; 4.864 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:25 ; elapsed = 00:01:00 . Memory (MB): peak = 834.941 ; gain = 744.598
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 27.788 sec.
Command     elaborate done; 57.979 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'music' ...
Execute       ap_set_top_model music 
WARNING: [SYN 201-103] Legalizing function name 'scaled_fixed2ieee.1' to 'scaled_fixed2ieee_1'.
WARNING: [SYN 201-103] Legalizing function name 'sin_or_cos<float>' to 'sin_or_cos_float_s'.
Execute       get_model_list music -filter all-wo-channel -topdown 
Execute       preproc_iomode -model music 
Execute       preproc_iomode -model scaled_fixed2ieee 
Execute       preproc_iomode -model qrf_top 
Execute       preproc_iomode -model qrf_top_Loop_qrf_out 
Execute       preproc_iomode -model qrf_top_Loop_1_proc3 
Execute       preproc_iomode -model sin_or_cos<float> 
Execute       preproc_iomode -model scaled_fixed2ieee.1 
Execute       get_model_list music -filter all-wo-channel 
INFO-FLOW: Model list for configure: scaled_fixed2ieee.1 sin_or_cos<float> qrf_top_Loop_1_proc3 qrf_top_Loop_qrf_out qrf_top scaled_fixed2ieee music
INFO-FLOW: Configuring Module : scaled_fixed2ieee.1 ...
Execute       set_default_model scaled_fixed2ieee.1 
Execute       apply_spec_resource_limit scaled_fixed2ieee.1 
INFO-FLOW: Configuring Module : sin_or_cos<float> ...
Execute       set_default_model sin_or_cos<float> 
Execute       apply_spec_resource_limit sin_or_cos<float> 
INFO-FLOW: Configuring Module : qrf_top_Loop_1_proc3 ...
Execute       set_default_model qrf_top_Loop_1_proc3 
Execute       apply_spec_resource_limit qrf_top_Loop_1_proc3 
INFO-FLOW: Configuring Module : qrf_top_Loop_qrf_out ...
Execute       set_default_model qrf_top_Loop_qrf_out 
Execute       apply_spec_resource_limit qrf_top_Loop_qrf_out 
INFO-FLOW: Configuring Module : qrf_top ...
Execute       set_default_model qrf_top 
Execute       apply_spec_resource_limit qrf_top 
INFO-FLOW: Configuring Module : scaled_fixed2ieee ...
Execute       set_default_model scaled_fixed2ieee 
Execute       apply_spec_resource_limit scaled_fixed2ieee 
INFO-FLOW: Configuring Module : music ...
Execute       set_default_model music 
Execute       apply_spec_resource_limit music 
INFO-FLOW: Model list for preprocess: scaled_fixed2ieee.1 sin_or_cos<float> qrf_top_Loop_1_proc3 qrf_top_Loop_qrf_out qrf_top scaled_fixed2ieee music
INFO-FLOW: Preprocessing Module: scaled_fixed2ieee.1 ...
Execute       set_default_model scaled_fixed2ieee.1 
Execute       cdfg_preprocess -model scaled_fixed2ieee.1 
Execute       rtl_gen_preprocess scaled_fixed2ieee.1 
INFO-FLOW: Preprocessing Module: sin_or_cos<float> ...
Execute       set_default_model sin_or_cos<float> 
Execute       cdfg_preprocess -model sin_or_cos<float> 
Execute       rtl_gen_preprocess sin_or_cos<float> 
INFO-FLOW: Preprocessing Module: qrf_top_Loop_1_proc3 ...
Execute       set_default_model qrf_top_Loop_1_proc3 
Execute       cdfg_preprocess -model qrf_top_Loop_1_proc3 
Execute       rtl_gen_preprocess qrf_top_Loop_1_proc3 
INFO-FLOW: Preprocessing Module: qrf_top_Loop_qrf_out ...
Execute       set_default_model qrf_top_Loop_qrf_out 
Execute       cdfg_preprocess -model qrf_top_Loop_qrf_out 
Execute       rtl_gen_preprocess qrf_top_Loop_qrf_out 
INFO-FLOW: Preprocessing Module: qrf_top ...
Execute       set_default_model qrf_top 
Execute       cdfg_preprocess -model qrf_top 
Execute       rtl_gen_preprocess qrf_top 
INFO-FLOW: Preprocessing Module: scaled_fixed2ieee ...
Execute       set_default_model scaled_fixed2ieee 
Execute       cdfg_preprocess -model scaled_fixed2ieee 
Execute       rtl_gen_preprocess scaled_fixed2ieee 
INFO-FLOW: Preprocessing Module: music ...
Execute       set_default_model music 
Execute       cdfg_preprocess -model music 
Execute       rtl_gen_preprocess music 
INFO-FLOW: Model list for synthesis: scaled_fixed2ieee.1 sin_or_cos<float> qrf_top_Loop_1_proc3 qrf_top_Loop_qrf_out qrf_top scaled_fixed2ieee music
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'scaled_fixed2ieee_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model scaled_fixed2ieee.1 
Execute       schedule -model scaled_fixed2ieee.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 60.845 seconds; current allocated memory: 754.650 MB.
Execute       syn_report -verbosereport -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/scaled_fixed2ieee_1.verbose.sched.rpt 
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
Execute       db_write -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/scaled_fixed2ieee_1.sched.adb -f 
INFO-FLOW: Finish scheduling scaled_fixed2ieee.1.
Execute       set_default_model scaled_fixed2ieee.1 
Execute       bind -model scaled_fixed2ieee.1 
BIND OPTION: effort=medium
BIND OPTION: model=scaled_fixed2ieee.1
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.376 seconds; current allocated memory: 754.895 MB.
Execute       syn_report -verbosereport -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/scaled_fixed2ieee_1.verbose.bind.rpt 
Execute       db_write -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/scaled_fixed2ieee_1.bind.adb -f 
INFO-FLOW: Finish binding scaled_fixed2ieee.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sin_or_cos_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model sin_or_cos<float> 
Execute       schedule -model sin_or_cos<float> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.124 sec.
INFO: [HLS 200-111]  Elapsed time: 0.472 seconds; current allocated memory: 755.449 MB.
Execute       syn_report -verbosereport -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/sin_or_cos_float_s.verbose.sched.rpt 
Execute       db_write -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/sin_or_cos_float_s.sched.adb -f 
INFO-FLOW: Finish scheduling sin_or_cos<float>.
Execute       set_default_model sin_or_cos<float> 
Execute       bind -model sin_or_cos<float> 
BIND OPTION: effort=medium
BIND OPTION: model=sin_or_cos<float>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.443 seconds; current allocated memory: 755.933 MB.
Execute       syn_report -verbosereport -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/sin_or_cos_float_s.verbose.bind.rpt 
Command       syn_report done; 0.172 sec.
Execute       db_write -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/sin_or_cos_float_s.bind.adb -f 
INFO-FLOW: Finish binding sin_or_cos<float>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'qrf_top_Loop_1_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model qrf_top_Loop_1_proc3 
Execute       schedule -model qrf_top_Loop_1_proc3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'qrf_in_col_assign_Qi'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'qrf_in_col_assign_Ri'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'qrf_r_update'.
INFO: [SCHED 204-61] Pipelining result : Target II = 4, Final II = 4, Depth = 10.
INFO: [SCHED 204-61] Pipelining loop 'qrf_q_update'.
INFO: [SCHED 204-61] Pipelining result : Target II = 4, Final II = 4, Depth = 10.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.012 sec.
INFO: [HLS 200-111]  Elapsed time: 1.484 seconds; current allocated memory: 757.694 MB.
Execute       syn_report -verbosereport -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/qrf_top_Loop_1_proc3.verbose.sched.rpt 
Command       syn_report done; 0.523 sec.
Execute       db_write -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/qrf_top_Loop_1_proc3.sched.adb -f 
Command       db_write done; 0.355 sec.
INFO-FLOW: Finish scheduling qrf_top_Loop_1_proc3.
Execute       set_default_model qrf_top_Loop_1_proc3 
Execute       bind -model qrf_top_Loop_1_proc3 
BIND OPTION: effort=medium
BIND OPTION: model=qrf_top_Loop_1_proc3
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.188 sec.
INFO: [HLS 200-111]  Elapsed time: 1.241 seconds; current allocated memory: 759.385 MB.
Execute       syn_report -verbosereport -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/qrf_top_Loop_1_proc3.verbose.bind.rpt 
Command       syn_report done; 0.692 sec.
Execute       db_write -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/qrf_top_Loop_1_proc3.bind.adb -f 
Command       db_write done; 0.376 sec.
INFO-FLOW: Finish binding qrf_top_Loop_1_proc3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'qrf_top_Loop_qrf_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model qrf_top_Loop_qrf_out 
Execute       schedule -model qrf_top_Loop_qrf_out 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'qrf_out_col_assign_Q'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'qrf_out_col_assign_R'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.114 sec.
INFO: [HLS 200-111]  Elapsed time: 1.394 seconds; current allocated memory: 759.776 MB.
Execute       syn_report -verbosereport -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/qrf_top_Loop_qrf_out.verbose.sched.rpt 
Execute       db_write -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/qrf_top_Loop_qrf_out.sched.adb -f 
INFO-FLOW: Finish scheduling qrf_top_Loop_qrf_out.
Execute       set_default_model qrf_top_Loop_qrf_out 
Execute       bind -model qrf_top_Loop_qrf_out 
BIND OPTION: effort=medium
BIND OPTION: model=qrf_top_Loop_qrf_out
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.353 seconds; current allocated memory: 759.985 MB.
Execute       syn_report -verbosereport -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/qrf_top_Loop_qrf_out.verbose.bind.rpt 
Execute       db_write -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/qrf_top_Loop_qrf_out.bind.adb -f 
INFO-FLOW: Finish binding qrf_top_Loop_qrf_out.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'qrf_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model qrf_top 
Execute       schedule -model qrf_top 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.366 seconds; current allocated memory: 760.014 MB.
Execute       syn_report -verbosereport -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/qrf_top.verbose.sched.rpt 
Execute       db_write -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/qrf_top.sched.adb -f 
INFO-FLOW: Finish scheduling qrf_top.
Execute       set_default_model qrf_top 
Execute       bind -model qrf_top 
BIND OPTION: effort=medium
BIND OPTION: model=qrf_top
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.35 sec.
INFO: [HLS 200-111]  Elapsed time: 0.554 seconds; current allocated memory: 760.179 MB.
Execute       syn_report -verbosereport -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/qrf_top.verbose.bind.rpt 
Command       syn_report done; 0.292 sec.
Execute       db_write -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/qrf_top.bind.adb -f 
INFO-FLOW: Finish binding qrf_top.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'scaled_fixed2ieee' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model scaled_fixed2ieee 
Execute       schedule -model scaled_fixed2ieee 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.621 seconds; current allocated memory: 760.601 MB.
Execute       syn_report -verbosereport -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/scaled_fixed2ieee.verbose.sched.rpt 
Execute       db_write -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/scaled_fixed2ieee.sched.adb -f 
INFO-FLOW: Finish scheduling scaled_fixed2ieee.
Execute       set_default_model scaled_fixed2ieee 
Execute       bind -model scaled_fixed2ieee 
BIND OPTION: effort=medium
BIND OPTION: model=scaled_fixed2ieee
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.393 seconds; current allocated memory: 760.898 MB.
Execute       syn_report -verbosereport -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/scaled_fixed2ieee.verbose.bind.rpt 
Command       syn_report done; 0.105 sec.
Execute       db_write -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/scaled_fixed2ieee.bind.adb -f 
INFO-FLOW: Finish binding scaled_fixed2ieee.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'music' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model music 
Execute       schedule -model music 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.511 sec.
INFO: [HLS 200-111]  Elapsed time: 1.9 seconds; current allocated memory: 764.411 MB.
Execute       syn_report -verbosereport -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/music.verbose.sched.rpt 
Command       syn_report done; 1.105 sec.
Execute       db_write -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/music.sched.adb -f 
Command       db_write done; 0.807 sec.
INFO-FLOW: Finish scheduling music.
Execute       set_default_model music 
Execute       bind -model music 
BIND OPTION: effort=medium
BIND OPTION: model=music
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.95 sec.
INFO: [HLS 200-111]  Elapsed time: 3.048 seconds; current allocated memory: 769.392 MB.
Execute       syn_report -verbosereport -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/music.verbose.bind.rpt 
Command       syn_report done; 1.982 sec.
Execute       db_write -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/music.bind.adb -f 
Command       db_write done; 0.889 sec.
INFO-FLOW: Finish binding music.
Execute       get_model_list music -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess scaled_fixed2ieee.1 
Execute       rtl_gen_preprocess sin_or_cos<float> 
Execute       rtl_gen_preprocess qrf_top_Loop_1_proc3 
Execute       rtl_gen_preprocess qrf_top_Loop_qrf_out 
Execute       rtl_gen_preprocess qrf_top 
Execute       rtl_gen_preprocess scaled_fixed2ieee 
Execute       rtl_gen_preprocess music 
INFO-FLOW: Model list for RTL generation: scaled_fixed2ieee.1 sin_or_cos<float> qrf_top_Loop_1_proc3 qrf_top_Loop_qrf_out qrf_top scaled_fixed2ieee music
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'scaled_fixed2ieee_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model scaled_fixed2ieee.1 -vendor xilinx -mg_file C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/scaled_fixed2ieee_1.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'scaled_fixed2ieee_1_out_bits_V' to 'scaled_fixed2ieeebkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'scaled_fixed2ieee_1_c' to 'scaled_fixed2ieeecud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'scaled_fixed2ieee_1'.
INFO: [HLS 200-111]  Elapsed time: 3.181 seconds; current allocated memory: 770.441 MB.
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/music.rtl_wrap.cfg.tcl 
Execute       gen_rtl scaled_fixed2ieee.1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/syn/systemc/scaled_fixed2ieee_1 -synmodules scaled_fixed2ieee.1 sin_or_cos<float> qrf_top_Loop_1_proc3 qrf_top_Loop_qrf_out qrf_top scaled_fixed2ieee music 
Execute       gen_rtl scaled_fixed2ieee.1 -style xilinx -f -lang vhdl -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/syn/vhdl/scaled_fixed2ieee_1 
Execute       gen_rtl scaled_fixed2ieee.1 -style xilinx -f -lang vlog -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/syn/verilog/scaled_fixed2ieee_1 
Execute       syn_report -csynth -model scaled_fixed2ieee.1 -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/syn/report/scaled_fixed2ieee_1_csynth.rpt 
Execute       syn_report -rtlxml -model scaled_fixed2ieee.1 -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/syn/report/scaled_fixed2ieee_1_csynth.xml 
Execute       syn_report -verbosereport -model scaled_fixed2ieee.1 -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/scaled_fixed2ieee_1.verbose.rpt 
Execute       db_write -model scaled_fixed2ieee.1 -f -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/scaled_fixed2ieee_1.adb 
Execute       gen_tb_info scaled_fixed2ieee.1 -p C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/scaled_fixed2ieee_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sin_or_cos_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model sin_or_cos<float> -vendor xilinx -mg_file C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/sin_or_cos_float_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'sin_or_cos_float_s_ref_4oPi_table_100_V' to 'sin_or_cos_float_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sin_or_cos_float_s_second_order_float_2' to 'sin_or_cos_float_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sin_or_cos_float_s_second_order_float_3' to 'sin_or_cos_float_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sin_or_cos_float_s_second_order_float_s' to 'sin_or_cos_float_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'music_mul_mul_15ns_15ns_30_1_1' to 'music_mul_mul_15nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'music_mul_mul_15ns_15s_30_1_1' to 'music_mul_mul_15nibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'music_mul_mul_15nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'music_mul_mul_15nibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'music_mux_164_1_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'music_mux_83_1_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sin_or_cos_float_s'.
Command       create_rtl_model done; 0.197 sec.
INFO: [HLS 200-111]  Elapsed time: 0.705 seconds; current allocated memory: 771.550 MB.
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/music.rtl_wrap.cfg.tcl 
Execute       gen_rtl sin_or_cos<float> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/syn/systemc/sin_or_cos_float_s -synmodules scaled_fixed2ieee.1 sin_or_cos<float> qrf_top_Loop_1_proc3 qrf_top_Loop_qrf_out qrf_top scaled_fixed2ieee music 
Execute       gen_rtl sin_or_cos<float> -style xilinx -f -lang vhdl -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/syn/vhdl/sin_or_cos_float_s 
Execute       gen_rtl sin_or_cos<float> -style xilinx -f -lang vlog -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/syn/verilog/sin_or_cos_float_s 
Execute       syn_report -csynth -model sin_or_cos<float> -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/syn/report/sin_or_cos_float_s_csynth.rpt 
Execute       syn_report -rtlxml -model sin_or_cos<float> -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/syn/report/sin_or_cos_float_s_csynth.xml 
Execute       syn_report -verbosereport -model sin_or_cos<float> -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/sin_or_cos_float_s.verbose.rpt 
Command       syn_report done; 0.202 sec.
Execute       db_write -model sin_or_cos<float> -f -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/sin_or_cos_float_s.adb 
Command       db_write done; 0.154 sec.
Execute       gen_tb_info sin_or_cos<float> -p C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/sin_or_cos_float_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'qrf_top_Loop_1_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model qrf_top_Loop_1_proc3 -vendor xilinx -mg_file C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/qrf_top_Loop_1_proc3.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'music_faddfsub_32ns_32ns_32_2_full_dsp_1' to 'music_faddfsub_32jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'music_fadd_32ns_32ns_32_2_full_dsp_1' to 'music_fadd_32ns_3kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'music_fsub_32ns_32ns_32_2_full_dsp_1' to 'music_fsub_32ns_3lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'music_fmul_32ns_32ns_32_2_max_dsp_1' to 'music_fmul_32ns_3mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'music_fdiv_32ns_32ns_32_5_1' to 'music_fdiv_32ns_3ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'music_fcmp_32ns_32ns_1_1_1' to 'music_fcmp_32ns_3ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'music_fsqrt_32ns_32ns_32_5_1' to 'music_fsqrt_32ns_pcA' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'music_fadd_32ns_3kbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'music_faddfsub_32jbC': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'music_fcmp_32ns_3ocq': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'music_fdiv_32ns_3ncg': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'music_fmul_32ns_3mb6': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'music_fsqrt_32ns_pcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'music_fsub_32ns_3lbW': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'qrf_top_Loop_1_proc3'.
Command       create_rtl_model done; 0.431 sec.
INFO: [HLS 200-111]  Elapsed time: 1.213 seconds; current allocated memory: 775.026 MB.
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/music.rtl_wrap.cfg.tcl 
Execute       gen_rtl qrf_top_Loop_1_proc3 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/syn/systemc/qrf_top_Loop_1_proc3 -synmodules scaled_fixed2ieee.1 sin_or_cos<float> qrf_top_Loop_1_proc3 qrf_top_Loop_qrf_out qrf_top scaled_fixed2ieee music 
Execute       gen_rtl qrf_top_Loop_1_proc3 -style xilinx -f -lang vhdl -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/syn/vhdl/qrf_top_Loop_1_proc3 
Execute       gen_rtl qrf_top_Loop_1_proc3 -style xilinx -f -lang vlog -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/syn/verilog/qrf_top_Loop_1_proc3 
Execute       syn_report -csynth -model qrf_top_Loop_1_proc3 -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/syn/report/qrf_top_Loop_1_proc3_csynth.rpt 
Command       syn_report done; 0.225 sec.
Execute       syn_report -rtlxml -model qrf_top_Loop_1_proc3 -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/syn/report/qrf_top_Loop_1_proc3_csynth.xml 
Command       syn_report done; 0.107 sec.
Execute       syn_report -verbosereport -model qrf_top_Loop_1_proc3 -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/qrf_top_Loop_1_proc3.verbose.rpt 
Command       syn_report done; 0.798 sec.
Execute       db_write -model qrf_top_Loop_1_proc3 -f -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/qrf_top_Loop_1_proc3.adb 
Command       db_write done; 0.594 sec.
Execute       gen_tb_info qrf_top_Loop_1_proc3 -p C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/qrf_top_Loop_1_proc3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'qrf_top_Loop_qrf_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model qrf_top_Loop_qrf_out -vendor xilinx -mg_file C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/qrf_top_Loop_qrf_out.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'qrf_top_Loop_qrf_out'.
INFO: [HLS 200-111]  Elapsed time: 2.671 seconds; current allocated memory: 776.252 MB.
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/music.rtl_wrap.cfg.tcl 
Execute       gen_rtl qrf_top_Loop_qrf_out -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/syn/systemc/qrf_top_Loop_qrf_out -synmodules scaled_fixed2ieee.1 sin_or_cos<float> qrf_top_Loop_1_proc3 qrf_top_Loop_qrf_out qrf_top scaled_fixed2ieee music 
Execute       gen_rtl qrf_top_Loop_qrf_out -style xilinx -f -lang vhdl -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/syn/vhdl/qrf_top_Loop_qrf_out 
Execute       gen_rtl qrf_top_Loop_qrf_out -style xilinx -f -lang vlog -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/syn/verilog/qrf_top_Loop_qrf_out 
Execute       syn_report -csynth -model qrf_top_Loop_qrf_out -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/syn/report/qrf_top_Loop_qrf_out_csynth.rpt 
Execute       syn_report -rtlxml -model qrf_top_Loop_qrf_out -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/syn/report/qrf_top_Loop_qrf_out_csynth.xml 
Execute       syn_report -verbosereport -model qrf_top_Loop_qrf_out -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/qrf_top_Loop_qrf_out.verbose.rpt 
Execute       db_write -model qrf_top_Loop_qrf_out -f -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/qrf_top_Loop_qrf_out.adb 
Command       db_write done; 0.146 sec.
Execute       gen_tb_info qrf_top_Loop_qrf_out -p C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/qrf_top_Loop_qrf_out 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'qrf_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model qrf_top -vendor xilinx -mg_file C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/qrf_top.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'qrf_top'.
INFO: [HLS 200-111]  Elapsed time: 0.745 seconds; current allocated memory: 777.078 MB.
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/music.rtl_wrap.cfg.tcl 
Execute       gen_rtl qrf_top -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/syn/systemc/qrf_top -synmodules scaled_fixed2ieee.1 sin_or_cos<float> qrf_top_Loop_1_proc3 qrf_top_Loop_qrf_out qrf_top scaled_fixed2ieee music 
Execute       gen_rtl qrf_top -style xilinx -f -lang vhdl -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/syn/vhdl/qrf_top 
Execute       gen_rtl qrf_top -style xilinx -f -lang vlog -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/syn/verilog/qrf_top 
Execute       syn_report -csynth -model qrf_top -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/syn/report/qrf_top_csynth.rpt 
Execute       syn_report -rtlxml -model qrf_top -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/syn/report/qrf_top_csynth.xml 
Execute       syn_report -verbosereport -model qrf_top -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/qrf_top.verbose.rpt 
Command       syn_report done; 0.303 sec.
Execute       db_write -model qrf_top -f -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/qrf_top.adb 
Command       db_write done; 0.111 sec.
Execute       gen_tb_info qrf_top -p C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/qrf_top 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'scaled_fixed2ieee' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model scaled_fixed2ieee -vendor xilinx -mg_file C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/scaled_fixed2ieee.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'scaled_fixed2ieee_out_bits_V' to 'scaled_fixed2ieeeqcK' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'scaled_fixed2ieee'.
INFO: [HLS 200-111]  Elapsed time: 0.821 seconds; current allocated memory: 777.856 MB.
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/music.rtl_wrap.cfg.tcl 
Execute       gen_rtl scaled_fixed2ieee -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/syn/systemc/scaled_fixed2ieee -synmodules scaled_fixed2ieee.1 sin_or_cos<float> qrf_top_Loop_1_proc3 qrf_top_Loop_qrf_out qrf_top scaled_fixed2ieee music 
Execute       gen_rtl scaled_fixed2ieee -style xilinx -f -lang vhdl -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/syn/vhdl/scaled_fixed2ieee 
Execute       gen_rtl scaled_fixed2ieee -style xilinx -f -lang vlog -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/syn/verilog/scaled_fixed2ieee 
Execute       syn_report -csynth -model scaled_fixed2ieee -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/syn/report/scaled_fixed2ieee_csynth.rpt 
Execute       syn_report -rtlxml -model scaled_fixed2ieee -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/syn/report/scaled_fixed2ieee_csynth.xml 
Execute       syn_report -verbosereport -model scaled_fixed2ieee -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/scaled_fixed2ieee.verbose.rpt 
Command       syn_report done; 0.133 sec.
Execute       db_write -model scaled_fixed2ieee -f -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/scaled_fixed2ieee.adb 
Command       db_write done; 0.182 sec.
Execute       gen_tb_info scaled_fixed2ieee -p C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/scaled_fixed2ieee 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'music' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model music -vendor xilinx -mg_file C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/music.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'music/data' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'music/data_re' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'music/data_im' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'music/P_sm_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'music/P_sm_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'music/P_sm_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'music' to 's_axilite & ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'music_ref_4oPi_table_256_V' to 'music_ref_4oPi_tarcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'music_fourth_order_double_4' to 'music_fourth_ordesc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'music_fourth_order_double_5' to 'music_fourth_ordetde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'music_fourth_order_double_6' to 'music_fourth_ordeudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'music_fourth_order_double_7' to 'music_fourth_ordevdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'music_fourth_order_double_s' to 'music_fourth_ordewdI' due to the length limit 20
INFO: [RTGEN 206-100] Bundling port 'return', 'data_re' and 'data_im' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'music_Rx_temp_M_real' to 'music_Rx_temp_M_rxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'music_Rx_temp_M_imag' to 'music_Rx_temp_M_iyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'music_eig_mat_M_real' to 'music_eig_mat_M_rzec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'music_eig_mat_M_imag' to 'music_eig_mat_M_iAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'music_Autocorr_Buffer_M_r' to 'music_Autocorr_BuBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'music_Autocorr_Buffer_M_i' to 'music_Autocorr_BuCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'music_temp_mat_M_real' to 'music_temp_mat_M_DeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'music_temp_mat_M_imag' to 'music_temp_mat_M_Ee0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'music_a_theta_M_real' to 'music_a_theta_M_rFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'music_a_theta_M_imag' to 'music_a_theta_M_iGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'music_fptrunc_64ns_32_1_1' to 'music_fptrunc_64nHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'music_fpext_32ns_64_1_1' to 'music_fpext_32ns_IfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'music_dmul_64ns_64ns_64_2_max_dsp_1' to 'music_dmul_64ns_6JfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'music_ddiv_64ns_64ns_64_8_1' to 'music_ddiv_64ns_6KfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'music_sitodp_32ns_64_2_1' to 'music_sitodp_32nsLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'music_mul_170ns_53ns_223_2_1' to 'music_mul_170ns_5Mgi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'music_ddiv_64ns_6KfY': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'music_dmul_64ns_6JfO': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'music_faddfsub_32jbC': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'music_fcmp_32ns_3ocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'music_fdiv_32ns_3ncg': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'music_fmul_32ns_3mb6': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'music_fpext_32ns_IfE': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'music_fptrunc_64nHfu': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'music_fsqrt_32ns_pcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'music_fsub_32ns_3lbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'music_mul_170ns_5Mgi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'music_mux_164_1_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'music_mux_83_1_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'music_sitodp_32nsLf8': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'music'.
Command       create_rtl_model done; 1.619 sec.
INFO: [HLS 200-111]  Elapsed time: 2.321 seconds; current allocated memory: 786.575 MB.
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/music.rtl_wrap.cfg.tcl 
Execute       gen_rtl music -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/syn/systemc/music -synmodules scaled_fixed2ieee.1 sin_or_cos<float> qrf_top_Loop_1_proc3 qrf_top_Loop_qrf_out qrf_top scaled_fixed2ieee music 
Execute       gen_rtl music -istop -style xilinx -f -lang vhdl -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/syn/vhdl/music 
Command       gen_rtl done; 0.448 sec.
Execute       gen_rtl music -istop -style xilinx -f -lang vlog -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/syn/verilog/music 
Command       gen_rtl done; 0.283 sec.
Execute       syn_report -csynth -model music -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/syn/report/music_csynth.rpt 
Command       syn_report done; 0.236 sec.
Execute       syn_report -rtlxml -model music -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/syn/report/music_csynth.xml 
Command       syn_report done; 0.216 sec.
Execute       syn_report -verbosereport -model music -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/music.verbose.rpt 
Command       syn_report done; 2.196 sec.
Execute       db_write -model music -f -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/music.adb 
Command       db_write done; 1.385 sec.
Execute       gen_tb_info music -p C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/music 
Execute       export_constraint_db -f -tool general -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/music.constraint.tcl 
Execute       syn_report -designview -model music -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/music.design.xml 
Command       syn_report done; 0.769 sec.
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model music -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/music_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model music -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/music.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks music 
Execute       get_config_export -vivado_clock 
Execute       sc_get_portdomain music 
INFO-FLOW: Model list for RTL component generation: scaled_fixed2ieee.1 sin_or_cos<float> qrf_top_Loop_1_proc3 qrf_top_Loop_qrf_out qrf_top scaled_fixed2ieee music
INFO-FLOW: Handling components in module [scaled_fixed2ieee_1] ... 
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/scaled_fixed2ieee_1.compgen.tcl 
INFO-FLOW: Found component scaled_fixed2ieeebkb.
INFO-FLOW: Append model scaled_fixed2ieeebkb
INFO-FLOW: Found component scaled_fixed2ieeecud.
INFO-FLOW: Append model scaled_fixed2ieeecud
INFO-FLOW: Handling components in module [sin_or_cos_float_s] ... 
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/sin_or_cos_float_s.compgen.tcl 
INFO-FLOW: Found component music_mux_83_1_1_1.
INFO-FLOW: Append model music_mux_83_1_1_1
INFO-FLOW: Found component music_mux_164_1_1_1.
INFO-FLOW: Append model music_mux_164_1_1_1
INFO-FLOW: Found component music_mux_164_1_1_1.
INFO-FLOW: Append model music_mux_164_1_1_1
INFO-FLOW: Found component music_mul_mul_15nhbi.
INFO-FLOW: Append model music_mul_mul_15nhbi
INFO-FLOW: Found component music_mul_mul_15nibs.
INFO-FLOW: Append model music_mul_mul_15nibs
INFO-FLOW: Found component sin_or_cos_float_dEe.
INFO-FLOW: Append model sin_or_cos_float_dEe
INFO-FLOW: Found component sin_or_cos_float_eOg.
INFO-FLOW: Append model sin_or_cos_float_eOg
INFO-FLOW: Found component sin_or_cos_float_fYi.
INFO-FLOW: Append model sin_or_cos_float_fYi
INFO-FLOW: Found component sin_or_cos_float_g8j.
INFO-FLOW: Append model sin_or_cos_float_g8j
INFO-FLOW: Handling components in module [qrf_top_Loop_1_proc3] ... 
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/qrf_top_Loop_1_proc3.compgen.tcl 
INFO-FLOW: Found component music_faddfsub_32jbC.
INFO-FLOW: Append model music_faddfsub_32jbC
INFO-FLOW: Found component music_fadd_32ns_3kbM.
INFO-FLOW: Append model music_fadd_32ns_3kbM
INFO-FLOW: Found component music_fsub_32ns_3lbW.
INFO-FLOW: Append model music_fsub_32ns_3lbW
INFO-FLOW: Found component music_fmul_32ns_3mb6.
INFO-FLOW: Append model music_fmul_32ns_3mb6
INFO-FLOW: Found component music_fdiv_32ns_3ncg.
INFO-FLOW: Append model music_fdiv_32ns_3ncg
INFO-FLOW: Found component music_fcmp_32ns_3ocq.
INFO-FLOW: Append model music_fcmp_32ns_3ocq
INFO-FLOW: Found component music_fsqrt_32ns_pcA.
INFO-FLOW: Append model music_fsqrt_32ns_pcA
INFO-FLOW: Handling components in module [qrf_top_Loop_qrf_out] ... 
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/qrf_top_Loop_qrf_out.compgen.tcl 
INFO-FLOW: Handling components in module [qrf_top] ... 
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/qrf_top.compgen.tcl 
INFO-FLOW: Handling components in module [scaled_fixed2ieee] ... 
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/scaled_fixed2ieee.compgen.tcl 
INFO-FLOW: Found component scaled_fixed2ieeeqcK.
INFO-FLOW: Append model scaled_fixed2ieeeqcK
INFO-FLOW: Found component scaled_fixed2ieee_c.
INFO-FLOW: Append model scaled_fixed2ieee_c
INFO-FLOW: Handling components in module [music] ... 
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/music.compgen.tcl 
INFO-FLOW: Found component music_fptrunc_64nHfu.
INFO-FLOW: Append model music_fptrunc_64nHfu
INFO-FLOW: Found component music_fpext_32ns_IfE.
INFO-FLOW: Append model music_fpext_32ns_IfE
INFO-FLOW: Found component music_dmul_64ns_6JfO.
INFO-FLOW: Append model music_dmul_64ns_6JfO
INFO-FLOW: Found component music_ddiv_64ns_6KfY.
INFO-FLOW: Append model music_ddiv_64ns_6KfY
INFO-FLOW: Found component music_sitodp_32nsLf8.
INFO-FLOW: Append model music_sitodp_32nsLf8
INFO-FLOW: Found component music_mul_170ns_5Mgi.
INFO-FLOW: Append model music_mul_170ns_5Mgi
INFO-FLOW: Found component music_fc.
INFO-FLOW: Append model music_fc
INFO-FLOW: Found component music_p.
INFO-FLOW: Append model music_p
INFO-FLOW: Found component music_theta.
INFO-FLOW: Append model music_theta
INFO-FLOW: Found component music_ref_4oPi_tarcU.
INFO-FLOW: Append model music_ref_4oPi_tarcU
INFO-FLOW: Found component music_fourth_ordesc4.
INFO-FLOW: Append model music_fourth_ordesc4
INFO-FLOW: Found component music_fourth_ordetde.
INFO-FLOW: Append model music_fourth_ordetde
INFO-FLOW: Found component music_fourth_ordeudo.
INFO-FLOW: Append model music_fourth_ordeudo
INFO-FLOW: Found component music_fourth_ordevdy.
INFO-FLOW: Append model music_fourth_ordevdy
INFO-FLOW: Found component music_fourth_ordewdI.
INFO-FLOW: Append model music_fourth_ordewdI
INFO-FLOW: Found component music_Q_temp_M_real.
INFO-FLOW: Append model music_Q_temp_M_real
INFO-FLOW: Found component music_FFT_Buffer_re.
INFO-FLOW: Append model music_FFT_Buffer_re
INFO-FLOW: Found component music_Autocorr_BuBew.
INFO-FLOW: Append model music_Autocorr_BuBew
INFO-FLOW: Found component music_Un_M_real.
INFO-FLOW: Append model music_Un_M_real
INFO-FLOW: Found component music_AUU_M_real.
INFO-FLOW: Append model music_AUU_M_real
INFO-FLOW: Found component music_eigval.
INFO-FLOW: Append model music_eigval
INFO-FLOW: Found component music_sort_index.
INFO-FLOW: Append model music_sort_index
INFO-FLOW: Found component music_w.
INFO-FLOW: Append model music_w
INFO-FLOW: Found component music_AXILiteS_s_axi.
INFO-FLOW: Append model music_AXILiteS_s_axi
INFO-FLOW: Found component music_data_m_axi.
INFO-FLOW: Append model music_data_m_axi
INFO-FLOW: Append model scaled_fixed2ieee_1
INFO-FLOW: Append model sin_or_cos_float_s
INFO-FLOW: Append model qrf_top_Loop_1_proc3
INFO-FLOW: Append model qrf_top_Loop_qrf_out
INFO-FLOW: Append model qrf_top
INFO-FLOW: Append model scaled_fixed2ieee
INFO-FLOW: Append model music
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: scaled_fixed2ieeebkb scaled_fixed2ieeecud music_mux_83_1_1_1 music_mux_164_1_1_1 music_mux_164_1_1_1 music_mul_mul_15nhbi music_mul_mul_15nibs sin_or_cos_float_dEe sin_or_cos_float_eOg sin_or_cos_float_fYi sin_or_cos_float_g8j music_faddfsub_32jbC music_fadd_32ns_3kbM music_fsub_32ns_3lbW music_fmul_32ns_3mb6 music_fdiv_32ns_3ncg music_fcmp_32ns_3ocq music_fsqrt_32ns_pcA scaled_fixed2ieeeqcK scaled_fixed2ieee_c music_fptrunc_64nHfu music_fpext_32ns_IfE music_dmul_64ns_6JfO music_ddiv_64ns_6KfY music_sitodp_32nsLf8 music_mul_170ns_5Mgi music_fc music_p music_theta music_ref_4oPi_tarcU music_fourth_ordesc4 music_fourth_ordetde music_fourth_ordeudo music_fourth_ordevdy music_fourth_ordewdI music_Q_temp_M_real music_FFT_Buffer_re music_Autocorr_BuBew music_Un_M_real music_AUU_M_real music_eigval music_sort_index music_w music_AXILiteS_s_axi music_data_m_axi scaled_fixed2ieee_1 sin_or_cos_float_s qrf_top_Loop_1_proc3 qrf_top_Loop_qrf_out qrf_top scaled_fixed2ieee music
INFO-FLOW: To file: write model scaled_fixed2ieeebkb
INFO-FLOW: To file: write model scaled_fixed2ieeecud
INFO-FLOW: To file: write model music_mux_83_1_1_1
INFO-FLOW: To file: write model music_mux_164_1_1_1
INFO-FLOW: To file: write model music_mux_164_1_1_1
INFO-FLOW: To file: write model music_mul_mul_15nhbi
INFO-FLOW: To file: write model music_mul_mul_15nibs
INFO-FLOW: To file: write model sin_or_cos_float_dEe
INFO-FLOW: To file: write model sin_or_cos_float_eOg
INFO-FLOW: To file: write model sin_or_cos_float_fYi
INFO-FLOW: To file: write model sin_or_cos_float_g8j
INFO-FLOW: To file: write model music_faddfsub_32jbC
INFO-FLOW: To file: write model music_fadd_32ns_3kbM
INFO-FLOW: To file: write model music_fsub_32ns_3lbW
INFO-FLOW: To file: write model music_fmul_32ns_3mb6
INFO-FLOW: To file: write model music_fdiv_32ns_3ncg
INFO-FLOW: To file: write model music_fcmp_32ns_3ocq
INFO-FLOW: To file: write model music_fsqrt_32ns_pcA
INFO-FLOW: To file: write model scaled_fixed2ieeeqcK
INFO-FLOW: To file: write model scaled_fixed2ieee_c
INFO-FLOW: To file: write model music_fptrunc_64nHfu
INFO-FLOW: To file: write model music_fpext_32ns_IfE
INFO-FLOW: To file: write model music_dmul_64ns_6JfO
INFO-FLOW: To file: write model music_ddiv_64ns_6KfY
INFO-FLOW: To file: write model music_sitodp_32nsLf8
INFO-FLOW: To file: write model music_mul_170ns_5Mgi
INFO-FLOW: To file: write model music_fc
INFO-FLOW: To file: write model music_p
INFO-FLOW: To file: write model music_theta
INFO-FLOW: To file: write model music_ref_4oPi_tarcU
INFO-FLOW: To file: write model music_fourth_ordesc4
INFO-FLOW: To file: write model music_fourth_ordetde
INFO-FLOW: To file: write model music_fourth_ordeudo
INFO-FLOW: To file: write model music_fourth_ordevdy
INFO-FLOW: To file: write model music_fourth_ordewdI
INFO-FLOW: To file: write model music_Q_temp_M_real
INFO-FLOW: To file: write model music_FFT_Buffer_re
INFO-FLOW: To file: write model music_Autocorr_BuBew
INFO-FLOW: To file: write model music_Un_M_real
INFO-FLOW: To file: write model music_AUU_M_real
INFO-FLOW: To file: write model music_eigval
INFO-FLOW: To file: write model music_sort_index
INFO-FLOW: To file: write model music_w
INFO-FLOW: To file: write model music_AXILiteS_s_axi
INFO-FLOW: To file: write model music_data_m_axi
INFO-FLOW: To file: write model scaled_fixed2ieee_1
INFO-FLOW: To file: write model sin_or_cos_float_s
INFO-FLOW: To file: write model qrf_top_Loop_1_proc3
INFO-FLOW: To file: write model qrf_top_Loop_qrf_out
INFO-FLOW: To file: write model qrf_top
INFO-FLOW: To file: write model scaled_fixed2ieee
INFO-FLOW: To file: write model music
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.109 sec.
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.161 sec.
Command       ap_source done; 0.161 sec.
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=50.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/global.setting.tcl 
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/global.setting.tcl 
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/scaled_fixed2ieee_1.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'scaled_fixed2ieeebkb_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'scaled_fixed2ieeecud_ram (RAM)' using distributed RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/sin_or_cos_float_s.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'sin_or_cos_float_dEe_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'sin_or_cos_float_eOg_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'sin_or_cos_float_fYi_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'sin_or_cos_float_g8j_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command       ap_source done; 0.459 sec.
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/qrf_top_Loop_1_proc3.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command       ap_source done; 0.52 sec.
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/qrf_top_Loop_qrf_out.compgen.tcl 
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/qrf_top.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'qrf_top_Qi_M_real_memcore_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/scaled_fixed2ieee.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'scaled_fixed2ieeeqcK_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'scaled_fixed2ieee_c_ram (RAM)' using distributed RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command       ap_source done; 0.112 sec.
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/music.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'music_mul_170ns_5Mgi_MulnS_0'
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'music_fc_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'music_p_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'music_theta_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'music_ref_4oPi_tarcU_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'music_fourth_ordesc4_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'music_fourth_ordetde_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'music_fourth_ordeudo_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'music_fourth_ordevdy_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'music_fourth_ordewdI_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'music_Q_temp_M_real_ram (RAM)' using distributed RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'music_FFT_Buffer_re_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'music_Autocorr_BuBew_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'music_Un_M_real_ram (RAM)' using distributed RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'music_AUU_M_real_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'music_eigval_ram (RAM)' using distributed RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'music_sort_index_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'music_w_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source ./AXILiteS.slave.tcl 
Execute         is_m_axi_addr64 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command       ap_source done; 1.85 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.108 sec.
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.163 sec.
Command       ap_source done; 0.163 sec.
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=music xml_exists=0
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/music.rtl_wrap.cfg.tcl 
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/music.rtl_wrap.cfg.tcl 
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/music.rtl_wrap.cfg.tcl 
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/music.tbgen.tcl 
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/music.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/global.setting.tcl 
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/scaled_fixed2ieee_1.compgen.tcl 
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/sin_or_cos_float_s.compgen.tcl 
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/qrf_top_Loop_1_proc3.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command       ap_source done; 0.234 sec.
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/qrf_top_Loop_qrf_out.compgen.tcl 
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/qrf_top.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/scaled_fixed2ieee.compgen.tcl 
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/music.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command       ap_source done; 0.165 sec.
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/global.setting.tcl 
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/scaled_fixed2ieee_1.compgen.tcl 
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/sin_or_cos_float_s.compgen.tcl 
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/qrf_top_Loop_1_proc3.compgen.tcl 
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/qrf_top_Loop_qrf_out.compgen.tcl 
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/qrf_top.compgen.tcl 
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/scaled_fixed2ieee.compgen.tcl 
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/music.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/global.setting.tcl 
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/scaled_fixed2ieee_1.compgen.tcl 
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/sin_or_cos_float_s.compgen.tcl 
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/qrf_top_Loop_1_proc3.compgen.tcl 
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/qrf_top_Loop_qrf_out.compgen.tcl 
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/qrf_top.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/scaled_fixed2ieee.compgen.tcl 
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/music.compgen.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/music.constraint.tcl 
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/music.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=8
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=7
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=1 #modelList=52 #gSsdmPorts=8
Execute       source C:/Xilinx/Vivado/2019.1/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/global.setting.tcl 
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/global.setting.tcl 
Execute       get_config_export -xo 
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/music.tbgen.tcl 
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/music.compgen.dataonly.tcl 
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/music.compgen.dataonly.tcl 
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/music.tbgen.tcl 
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/music.tbgen.tcl 
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/music.tbgen.tcl 
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/music.tbgen.tcl 
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/music.tbgen.tcl 
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/music.rtl_wrap.cfg.tcl 
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/music.compgen.dataonly.tcl 
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/music.constraint.tcl 
Execute       sc_get_clocks music 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/impl/misc/music_ap_ddiv_6_no_dsp_64_ip.tcl 
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/impl/misc/music_ap_dmul_0_max_dsp_64_ip.tcl 
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/impl/misc/music_ap_fadd_0_full_dsp_32_ip.tcl 
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/impl/misc/music_ap_faddfsub_0_full_dsp_32_ip.tcl 
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/impl/misc/music_ap_fcmp_0_no_dsp_32_ip.tcl 
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/impl/misc/music_ap_fdiv_3_no_dsp_32_ip.tcl 
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/impl/misc/music_ap_fmul_0_max_dsp_32_ip.tcl 
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/impl/misc/music_ap_fpext_0_no_dsp_32_ip.tcl 
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/impl/misc/music_ap_fptrunc_0_no_dsp_64_ip.tcl 
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/impl/misc/music_ap_fsqrt_3_no_dsp_32_ip.tcl 
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/impl/misc/music_ap_fsub_0_full_dsp_32_ip.tcl 
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/impl/misc/music_ap_sitodp_0_no_dsp_32_ip.tcl 
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/scaled_fixed2ieee_1.tbgen.tcl 
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/sin_or_cos_float_s.tbgen.tcl 
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/qrf_top_Loop_1_proc3.tbgen.tcl 
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/qrf_top_Loop_qrf_out.tbgen.tcl 
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/qrf_top.tbgen.tcl 
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/scaled_fixed2ieee.tbgen.tcl 
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/music.tbgen.tcl 
Execute       get_config_sdx -target 
Execute       get_config_sdx -profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:52 ; elapsed = 00:01:41 . Memory (MB): peak = 921.230 ; gain = 830.887
INFO: [VHDL 208-304] Generating VHDL RTL for music.
INFO: [VLOG 209-307] Generating Verilog RTL for music.
Command     autosyn done; 40.349 sec.
Command   csynth_design done; 98.342 sec.
Command ap_source done; 100.243 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5 opened at Sat Aug 01 17:20:15 +0800 2020
Execute     config_clock -quiet -name default -period 50 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.116 sec.
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.166 sec.
Command     ap_source done; 0.167 sec.
Execute     set_part xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Command       ap_part_info done; 1.205 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.355 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Execute     config_sdx -target=none 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' config_export -vivado_optimization_level=2 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
Execute       config_export -vivado_optimization_level=2 
Execute         get_config_export -vivado_impl_strategy 
Execute         get_config_export -vivado_phys_opt 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -name_max_length 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_interface -m_axi_addr64 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' set_clock_uncertainty default 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
Execute       set_clock_uncertainty default 
Execute         get_clock_period -default -name=default 
Execute         config_clock -quiet -name default -uncertainty 6.25 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=verilog 
Execute     config_export -vivado_optimization_level=2 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_phys_opt 
Execute     config_export -vivado_phys_opt=place 
Execute     config_export -vivado_report_level=0 
Execute     config_schedule -effort=medium 
Execute     config_schedule -enable_dsp_full_reg=0 
Execute     config_schedule -relax_ii_for_timing=0 
Execute     config_schedule -verbose=0 
Execute     config_bind -effort=medium 
Command   open_solution done; 1.618 sec.
Execute   export_design -rtl verilog -format ip_catalog 
Execute     get_config_export -acc 
Execute     get_config_export -clock_margin 
Execute     get_config_export -custom_script 
Execute     get_config_export -description 
Execute     get_config_export -display_name 
Execute     get_config_export -driver_input_dir 
Execute     get_config_export -ipname 
Execute     get_config_export -kernel_drc 
Execute     get_config_export -library 
Execute     get_config_export -qor_test 
Execute     get_config_export -sdaccel 
Execute     get_config_export -sim 
Execute     get_config_export -taxonomy 
Execute     get_config_export -use_ip 
Execute     get_config_export -use_netlist 
Execute     get_config_export -vendor 
Execute     get_config_export -version 
Execute     get_config_export -xo 
Execute     config_export -format=ip_catalog -rtl=verilog 
INFO-FLOW: DBG:CMD: export_design_wrap: -format ip_catalog -rtl verilog
Execute     source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/global.setting.tcl 
Execute     get_config_export -vivado_clock 
Execute     get_top 
Execute     get_config_sdx -target 
Execute     get_config_rtl -module_auto_prefix 
Execute     get_config_sdx -target 
Execute     get_config_sdx -target 
INFO-FLOW: DBG:CMD:   auto_impl: pack: -export -tool vivado -rtl verilog -sdx-target none
Execute     source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.107 sec.
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.16 sec.
Command     ap_source done; 0.16 sec.
Execute     source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=50.000 (was NA)
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute     source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: automg_wrap -export -pcore_version 1.00.a -rtl vlog -sdx-target none -tool Vivado -impltomg_flag
INFO-FLOW: DBG:CMD:     auto_generate -export -pcore_version 1.00.a -rtl vlog -sdx-target none -tool Vivado -impltomg_flag
Execute     source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.106 sec.
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.154 sec.
Command     ap_source done; 0.154 sec.
Execute     source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=music xml_exists=1
Execute     source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/music.rtl_wrap.cfg.tcl 
Execute     source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/music.rtl_wrap.cfg.tcl 
Execute     source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/music.rtl_wrap.cfg.tcl 
Execute     source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/music.tbgen.tcl 
Execute     source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/music.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute     source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/global.setting.tcl 
Execute     source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/scaled_fixed2ieee_1.compgen.tcl 
Execute     source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/sin_or_cos_float_s.compgen.tcl 
Execute     source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/qrf_top_Loop_1_proc3.compgen.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command     ap_source done; 0.222 sec.
Execute     source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/qrf_top_Loop_qrf_out.compgen.tcl 
Execute     source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/qrf_top.compgen.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/scaled_fixed2ieee.compgen.tcl 
Execute     source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/music.compgen.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command     ap_source done; 0.154 sec.
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute     source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/global.setting.tcl 
Execute     source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/scaled_fixed2ieee_1.compgen.tcl 
Execute     source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/sin_or_cos_float_s.compgen.tcl 
Execute     source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/qrf_top_Loop_1_proc3.compgen.tcl 
Execute     source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/qrf_top_Loop_qrf_out.compgen.tcl 
Execute     source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/qrf_top.compgen.tcl 
Execute     source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/scaled_fixed2ieee.compgen.tcl 
Execute     source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/music.compgen.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute     source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/global.setting.tcl 
Execute     source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/scaled_fixed2ieee_1.compgen.tcl 
Execute     source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/sin_or_cos_float_s.compgen.tcl 
Execute     source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/qrf_top_Loop_1_proc3.compgen.tcl 
Execute     source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/qrf_top_Loop_qrf_out.compgen.tcl 
Execute     source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/qrf_top.compgen.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/scaled_fixed2ieee.compgen.tcl 
Execute     source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/music.compgen.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/music.constraint.tcl 
Execute     source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/music.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=8
INFO-FLOW: DBG:CMD:       copying IP vlog from C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/impl/verilog
INFO-FLOW: DBG:CMD:       copying IP vhdl from C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/impl/vhdl
INFO-FLOW: DBG:CMD:       copy ip_driver_dir 1_0 C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/driver
INFO-FLOW: DBG:CMD:       generate_ip_script #gSsdmPorts=8
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/music.compgen.dataonly.tcl 
Execute     source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/music.compgen.dataonly.tcl 
Execute     source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/music.tbgen.tcl 
Execute     source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/music.tbgen.tcl 
Execute     source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/music.tbgen.tcl 
Execute     source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/music.tbgen.tcl 
Execute     source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/music.tbgen.tcl 
Execute     source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/global.setting.tcl 
Execute     get_config_sdx -target 
Execute     get_config_debug -directory 
INFO-FLOW: DBG:CMD:       generate_ip_auxiliary
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=music
Execute     source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/music.rtl_wrap.cfg.tcl 
Execute     source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/music.rtl_wrap.cfg.tcl 
Execute     source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/music.rtl_wrap.cfg.tcl 
Execute     source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/music.tbgen.tcl 
Execute     source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/music.tbgen.tcl 
Execute     source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/music.tbgen.tcl 
INFO-FLOW: DBG:CMD:       generate_top_info
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=music
Execute     source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/music.rtl_wrap.cfg.tcl 
Execute     source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/music.rtl_wrap.cfg.tcl 
Execute     source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/music.rtl_wrap.cfg.tcl 
Execute     source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/music.tbgen.tcl 
Execute     source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/music.tbgen.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_bd_script
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/music.tbgen.tcl 
Execute     source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/global.setting.tcl 
Execute     source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/music.constraint.tcl 
INFO-FLOW: DBG:CMD:       generate_ipi_example_script
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_syn_sh
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       generate_imp_constraints
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/music.constraint.tcl 
Execute     source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/music.tbgen.tcl 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.112 sec.
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.164 sec.
Command     ap_source done; 0.164 sec.
Execute     source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:     exec C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution5/impl/ip/pack.bat
Command   export_design done; 74.304 sec.
Command ap_source done; 75.938 sec.
Execute cleanup_all 
