#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Wed Jan 26 22:45:30 2022
# Process ID: 107381
# Current directory: /home/lqx/IdeaProjects/AIE
# Command line: vivado
# Log file: /home/lqx/IdeaProjects/AIE/vivado.log
# Journal file: /home/lqx/IdeaProjects/AIE/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2021.1/data/ip'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
update_module_reference testAxi4WriteMaster_Stream2Axi4WriteOnly_0_3
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axi' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-8018] Clock interface aclk has no prefix in its name to identify associated interfaces. The interfaces might be inferred incorrectly. It is advised to review ASSOCIATED_BUSIF value for this interface.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axi'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'aresetn'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Reading block design file </home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.srcs/sources_1/bd/testAxi4WriteMaster/testAxi4WriteMaster.bd>...
Adding component instance block -- xilinx.com:ip:axi_vip:1.1 - axi_vip_0
Adding component instance block -- xilinx.com:module_ref:Stream2Axi4WriteOnlyMasterInterface:1.0 - Stream2Axi4WriteOnly_0
Successfully read diagram <testAxi4WriteMaster> from block design file </home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.srcs/sources_1/bd/testAxi4WriteMaster/testAxi4WriteMaster.bd>
Upgrading '/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.srcs/sources_1/bd/testAxi4WriteMaster/testAxi4WriteMaster.bd'
INFO: [IP_Flow 19-1972] Upgraded testAxi4WriteMaster_Stream2Axi4WriteOnly_0_3 from Stream2Axi4WriteOnlyMasterInterface_v1_0 1.0 to Stream2Axi4WriteOnlyMasterInterface_v1_0 1.0
WARNING: [IP_Flow 19-4698] Upgrade has added port 'axi4Interface_pathNumb'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'startAddr'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'testAxi4WriteMaster_Stream2Axi4WriteOnly_0_3'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'testAxi4WriteMaster_Stream2Axi4WriteOnly_0_3' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
Wrote  : </home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.srcs/sources_1/bd/testAxi4WriteMaster/testAxi4WriteMaster.bd> 
Wrote  : </home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.srcs/sources_1/bd/testAxi4WriteMaster/ui/bd_21c743ad.ui> 
update_compile_order -fileset sources_1
startgroup
create_bd_port -dir I -from 31 -to 0 startAddr
connect_bd_net [get_bd_pins /Stream2Axi4WriteOnly_0/startAddr] [get_bd_ports startAddr]
endgroup
startgroup
create_bd_port -dir I -from 7 -to 0 axi4Interface_pathNumb
connect_bd_net [get_bd_pins /Stream2Axi4WriteOnly_0/axi4Interface_pathNumb] [get_bd_ports axi4Interface_pathNumb]
endgroup
save_bd_design
Wrote  : </home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.srcs/sources_1/bd/testAxi4WriteMaster/testAxi4WriteMaster.bd> 
Wrote  : </home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.srcs/sources_1/bd/testAxi4WriteMaster/ui/bd_21c743ad.ui> 
generate_target all [get_files  /home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.srcs/sources_1/bd/testAxi4WriteMaster/testAxi4WriteMaster.bd]
Wrote  : </home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.srcs/sources_1/bd/testAxi4WriteMaster/testAxi4WriteMaster.bd> 
VHDL Output written to : /home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.gen/sources_1/bd/testAxi4WriteMaster/synth/testAxi4WriteMaster.v
VHDL Output written to : /home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.gen/sources_1/bd/testAxi4WriteMaster/sim/testAxi4WriteMaster.v
VHDL Output written to : /home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.gen/sources_1/bd/testAxi4WriteMaster/hdl/testAxi4WriteMaster_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block Stream2Axi4WriteOnly_0 .
Exporting to file /home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.gen/sources_1/bd/testAxi4WriteMaster/hw_handoff/testAxi4WriteMaster.hwh
Generated Block Design Tcl file /home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.gen/sources_1/bd/testAxi4WriteMaster/hw_handoff/testAxi4WriteMaster_bd.tcl
Generated Hardware Definition File /home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.gen/sources_1/bd/testAxi4WriteMaster/synth/testAxi4WriteMaster.hwdef
catch { config_ip_cache -export [get_ips -all testAxi4WriteMaster_Stream2Axi4WriteOnly_0_3] }
export_ip_user_files -of_objects [get_files /home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.srcs/sources_1/bd/testAxi4WriteMaster/testAxi4WriteMaster.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.srcs/sources_1/bd/testAxi4WriteMaster/testAxi4WriteMaster.bd]
launch_runs testAxi4WriteMaster_Stream2Axi4WriteOnly_0_3_synth_1 -jobs 24
[Wed Jan 26 22:46:54 2022] Launched testAxi4WriteMaster_Stream2Axi4WriteOnly_0_3_synth_1...
Run output will be captured here: /home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.runs/testAxi4WriteMaster_Stream2Axi4WriteOnly_0_3_synth_1/runme.log
export_simulation -of_objects [get_files /home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.srcs/sources_1/bd/testAxi4WriteMaster/testAxi4WriteMaster.bd] -directory /home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.ip_user_files/sim_scripts -ip_user_files_dir /home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.ip_user_files -ipstatic_source_dir /home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.cache/compile_simlib/modelsim} {questa=/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.cache/compile_simlib/questa} {ies=/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.cache/compile_simlib/ies} {xcelium=/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.cache/compile_simlib/xcelium} {vcs=/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.cache/compile_simlib/vcs} {riviera=/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
update_module_reference testAxi4WriteMaster_Stream2Axi4WriteOnly_0_3
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axi' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-8018] Clock interface aclk has no prefix in its name to identify associated interfaces. The interfaces might be inferred incorrectly. It is advised to review ASSOCIATED_BUSIF value for this interface.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axi'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'aresetn'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading '/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.srcs/sources_1/bd/testAxi4WriteMaster/testAxi4WriteMaster.bd'
INFO: [IP_Flow 19-1972] Upgraded testAxi4WriteMaster_Stream2Axi4WriteOnly_0_3 from Stream2Axi4WriteOnlyMasterInterface_v1_0 1.0 to Stream2Axi4WriteOnlyMasterInterface_v1_0 1.0
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'axi4Interface_pathNumb'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'pathNUmb'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'testAxi4WriteMaster_Stream2Axi4WriteOnly_0_3'. These changes may impact your design.
CRITICAL WARNING: [BD 41-1167] The pin 'axi4Interface_pathNumb' is not found on the upgraded version of the cell '/Stream2Axi4WriteOnly_0'. Its connection to the net 'axi4Interface_pathNumb_1' has been removed.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'testAxi4WriteMaster_Stream2Axi4WriteOnly_0_3' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
Wrote  : </home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.srcs/sources_1/bd/testAxi4WriteMaster/testAxi4WriteMaster.bd> 
Wrote  : </home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.srcs/sources_1/bd/testAxi4WriteMaster/ui/bd_21c743ad.ui> 
delete_bd_objs [get_bd_nets axi4Interface_pathNumb_1] [get_bd_ports axi4Interface_pathNumb]
startgroup
create_bd_port -dir I -from 7 -to 0 pathNUmb
connect_bd_net [get_bd_pins /Stream2Axi4WriteOnly_0/pathNUmb] [get_bd_ports pathNUmb]
endgroup
save_bd_design
Wrote  : </home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.srcs/sources_1/bd/testAxi4WriteMaster/testAxi4WriteMaster.bd> 
Wrote  : </home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.srcs/sources_1/bd/testAxi4WriteMaster/ui/bd_21c743ad.ui> 
generate_target all [get_files  /home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.srcs/sources_1/bd/testAxi4WriteMaster/testAxi4WriteMaster.bd]
Wrote  : </home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.srcs/sources_1/bd/testAxi4WriteMaster/testAxi4WriteMaster.bd> 
VHDL Output written to : /home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.gen/sources_1/bd/testAxi4WriteMaster/synth/testAxi4WriteMaster.v
VHDL Output written to : /home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.gen/sources_1/bd/testAxi4WriteMaster/sim/testAxi4WriteMaster.v
VHDL Output written to : /home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.gen/sources_1/bd/testAxi4WriteMaster/hdl/testAxi4WriteMaster_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block Stream2Axi4WriteOnly_0 .
Exporting to file /home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.gen/sources_1/bd/testAxi4WriteMaster/hw_handoff/testAxi4WriteMaster.hwh
Generated Block Design Tcl file /home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.gen/sources_1/bd/testAxi4WriteMaster/hw_handoff/testAxi4WriteMaster_bd.tcl
Generated Hardware Definition File /home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.gen/sources_1/bd/testAxi4WriteMaster/synth/testAxi4WriteMaster.hwdef
catch { config_ip_cache -export [get_ips -all testAxi4WriteMaster_Stream2Axi4WriteOnly_0_3] }
export_ip_user_files -of_objects [get_files /home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.srcs/sources_1/bd/testAxi4WriteMaster/testAxi4WriteMaster.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.srcs/sources_1/bd/testAxi4WriteMaster/testAxi4WriteMaster.bd]
launch_runs testAxi4WriteMaster_Stream2Axi4WriteOnly_0_3_synth_1 -jobs 24
[Wed Jan 26 22:50:57 2022] Launched testAxi4WriteMaster_Stream2Axi4WriteOnly_0_3_synth_1...
Run output will be captured here: /home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.runs/testAxi4WriteMaster_Stream2Axi4WriteOnly_0_3_synth_1/runme.log
export_simulation -of_objects [get_files /home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.srcs/sources_1/bd/testAxi4WriteMaster/testAxi4WriteMaster.bd] -directory /home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.ip_user_files/sim_scripts -ip_user_files_dir /home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.ip_user_files -ipstatic_source_dir /home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.cache/compile_simlib/modelsim} {questa=/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.cache/compile_simlib/questa} {ies=/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.cache/compile_simlib/ies} {xcelium=/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.cache/compile_simlib/xcelium} {vcs=/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.cache/compile_simlib/vcs} {riviera=/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
update_module_reference testAxi4WriteMaster_Stream2Axi4WriteOnly_0_3
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axi' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-8018] Clock interface aclk has no prefix in its name to identify associated interfaces. The interfaces might be inferred incorrectly. It is advised to review ASSOCIATED_BUSIF value for this interface.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axi'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'aresetn'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading '/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.srcs/sources_1/bd/testAxi4WriteMaster/testAxi4WriteMaster.bd'
INFO: [IP_Flow 19-1972] Upgraded testAxi4WriteMaster_Stream2Axi4WriteOnly_0_3 from Stream2Axi4WriteOnlyMasterInterface_v1_0 1.0 to Stream2Axi4WriteOnlyMasterInterface_v1_0 1.0
INFO: [IP_Flow 19-4702] Upgrade has renamed port 'pathNUmb' as 'pathNumb'
Wrote  : </home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.srcs/sources_1/bd/testAxi4WriteMaster/testAxi4WriteMaster.bd> 
Wrote  : </home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.srcs/sources_1/bd/testAxi4WriteMaster/ui/bd_21c743ad.ui> 
generate_target all [get_files  /home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.srcs/sources_1/bd/testAxi4WriteMaster/testAxi4WriteMaster.bd]
Wrote  : </home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.srcs/sources_1/bd/testAxi4WriteMaster/testAxi4WriteMaster.bd> 
VHDL Output written to : /home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.gen/sources_1/bd/testAxi4WriteMaster/synth/testAxi4WriteMaster.v
VHDL Output written to : /home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.gen/sources_1/bd/testAxi4WriteMaster/sim/testAxi4WriteMaster.v
VHDL Output written to : /home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.gen/sources_1/bd/testAxi4WriteMaster/hdl/testAxi4WriteMaster_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block Stream2Axi4WriteOnly_0 .
Exporting to file /home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.gen/sources_1/bd/testAxi4WriteMaster/hw_handoff/testAxi4WriteMaster.hwh
Generated Block Design Tcl file /home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.gen/sources_1/bd/testAxi4WriteMaster/hw_handoff/testAxi4WriteMaster_bd.tcl
Generated Hardware Definition File /home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.gen/sources_1/bd/testAxi4WriteMaster/synth/testAxi4WriteMaster.hwdef
catch { config_ip_cache -export [get_ips -all testAxi4WriteMaster_Stream2Axi4WriteOnly_0_3] }
export_ip_user_files -of_objects [get_files /home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.srcs/sources_1/bd/testAxi4WriteMaster/testAxi4WriteMaster.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.srcs/sources_1/bd/testAxi4WriteMaster/testAxi4WriteMaster.bd]
launch_runs testAxi4WriteMaster_Stream2Axi4WriteOnly_0_3_synth_1 -jobs 24
[Wed Jan 26 22:54:47 2022] Launched testAxi4WriteMaster_Stream2Axi4WriteOnly_0_3_synth_1...
Run output will be captured here: /home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.runs/testAxi4WriteMaster_Stream2Axi4WriteOnly_0_3_synth_1/runme.log
export_simulation -of_objects [get_files /home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.srcs/sources_1/bd/testAxi4WriteMaster/testAxi4WriteMaster.bd] -directory /home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.ip_user_files/sim_scripts -ip_user_files_dir /home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.ip_user_files -ipstatic_source_dir /home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.cache/compile_simlib/modelsim} {questa=/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.cache/compile_simlib/questa} {ies=/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.cache/compile_simlib/ies} {xcelium=/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.cache/compile_simlib/xcelium} {vcs=/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.cache/compile_simlib/vcs} {riviera=/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'mst_str2axi4_slv_mem'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'mst_str2axi4_slv_mem' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -L axi_vip_v1_1_10 -L xilinx_vip -prj mst_str2axi4_slv_mem_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lqx/IdeaProjects/AIE/simWorkspace/Stream2Axi4WriteOnlyMasterInterfaceAddFifo/rtl/Stream2Axi4WriteOnlyMasterInterfaceAddFifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Stream2Axi4WriteOnlyMasterInterfaceAddFifo
INFO: [VRFC 10-311] analyzing module Stream2Axi4WriteOnlyMasterInterface
INFO: [VRFC 10-311] analyzing module StreamFifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.ip_user_files/bd/testAxi4WriteMaster/ip/testAxi4WriteMaster_Stream2Axi4WriteOnly_0_3/sim/testAxi4WriteMaster_Stream2Axi4WriteOnly_0_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testAxi4WriteMaster_Stream2Axi4WriteOnly_0_3
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.ip_user_files/bd/testAxi4WriteMaster/sim/testAxi4WriteMaster.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testAxi4WriteMaster
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.gen/sources_1/bd/testAxi4WriteMaster/hdl/testAxi4WriteMaster_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testAxi4WriteMaster_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/mst_str2axi4_slv_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mst_str2axi4_slv_mem
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.sim/sim_1/behav/xsim'
xelab -wto 3f0ffbce89cc4f29b9f33b71439d9e48 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_10 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mst_str2axi4_slv_mem_behav xil_defaultlib.mst_str2axi4_slv_mem xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 3f0ffbce89cc4f29b9f33b71439d9e48 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_10 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mst_str2axi4_slv_mem_behav xil_defaultlib.mst_str2axi4_slv_mem xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'pathNumb' on this module [/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/mst_str2axi4_slv_mem.sv:91]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
delete_bd_objs [get_bd_nets pathNUmb_1]
delete_bd_objs [get_bd_ports pathNUmb]
startgroup
create_bd_port -dir I -from 7 -to 0 pathNumb
connect_bd_net [get_bd_pins /Stream2Axi4WriteOnly_0/pathNumb] [get_bd_ports pathNumb]
endgroup
generate_target all [get_files  /home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.srcs/sources_1/bd/testAxi4WriteMaster/testAxi4WriteMaster.bd]
Wrote  : </home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.srcs/sources_1/bd/testAxi4WriteMaster/testAxi4WriteMaster.bd> 
Wrote  : </home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.srcs/sources_1/bd/testAxi4WriteMaster/ui/bd_21c743ad.ui> 
VHDL Output written to : /home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.gen/sources_1/bd/testAxi4WriteMaster/synth/testAxi4WriteMaster.v
VHDL Output written to : /home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.gen/sources_1/bd/testAxi4WriteMaster/sim/testAxi4WriteMaster.v
VHDL Output written to : /home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.gen/sources_1/bd/testAxi4WriteMaster/hdl/testAxi4WriteMaster_wrapper.v
Exporting to file /home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.gen/sources_1/bd/testAxi4WriteMaster/hw_handoff/testAxi4WriteMaster.hwh
Generated Block Design Tcl file /home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.gen/sources_1/bd/testAxi4WriteMaster/hw_handoff/testAxi4WriteMaster_bd.tcl
Generated Hardware Definition File /home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.gen/sources_1/bd/testAxi4WriteMaster/synth/testAxi4WriteMaster.hwdef
export_ip_user_files -of_objects [get_files /home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.srcs/sources_1/bd/testAxi4WriteMaster/testAxi4WriteMaster.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.srcs/sources_1/bd/testAxi4WriteMaster/testAxi4WriteMaster.bd]
export_simulation -of_objects [get_files /home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.srcs/sources_1/bd/testAxi4WriteMaster/testAxi4WriteMaster.bd] -directory /home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.ip_user_files/sim_scripts -ip_user_files_dir /home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.ip_user_files -ipstatic_source_dir /home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.cache/compile_simlib/modelsim} {questa=/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.cache/compile_simlib/questa} {ies=/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.cache/compile_simlib/ies} {xcelium=/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.cache/compile_simlib/xcelium} {vcs=/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.cache/compile_simlib/vcs} {riviera=/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'mst_str2axi4_slv_mem'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'mst_str2axi4_slv_mem' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -L axi_vip_v1_1_10 -L xilinx_vip -prj mst_str2axi4_slv_mem_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.ip_user_files/bd/testAxi4WriteMaster/ip/testAxi4WriteMaster_Stream2Axi4WriteOnly_0_3/sim/testAxi4WriteMaster_Stream2Axi4WriteOnly_0_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testAxi4WriteMaster_Stream2Axi4WriteOnly_0_3
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.ip_user_files/bd/testAxi4WriteMaster/sim/testAxi4WriteMaster.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testAxi4WriteMaster
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.gen/sources_1/bd/testAxi4WriteMaster/hdl/testAxi4WriteMaster_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testAxi4WriteMaster_wrapper
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.sim/sim_1/behav/xsim'
xelab -wto 3f0ffbce89cc4f29b9f33b71439d9e48 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_10 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mst_str2axi4_slv_mem_behav xil_defaultlib.mst_str2axi4_slv_mem xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 3f0ffbce89cc4f29b9f33b71439d9e48 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_10 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mst_str2axi4_slv_mem_behav xil_defaultlib.mst_str2axi4_slv_mem xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Compiling package xil_defaultlib.testAxi4WriteMaster_axi_vip_0_0_...
Compiling module xil_defaultlib.StreamFifo
Compiling module xil_defaultlib.Stream2Axi4WriteOnlyMasterInterf...
Compiling module xil_defaultlib.testAxi4WriteMaster_Stream2Axi4W...
Compiling module xilinx_vip.axi_vip_axi4pc(WDATA_WIDTH=32,RD...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_HAS_LOCK=0,C_AX...
Compiling module axi_vip_v1_1_10.axi_vip_v1_1_10_top(C_AXI_INTERF...
Compiling module xil_defaultlib.testAxi4WriteMaster_axi_vip_0_0
Compiling module xil_defaultlib.testAxi4WriteMaster
Compiling module xil_defaultlib.testAxi4WriteMaster_wrapper
Compiling module xil_defaultlib.mst_str2axi4_slv_mem
Compiling module xil_defaultlib.glbl
Built simulation snapshot mst_str2axi4_slv_mem_behav

****** Webtalk v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.sim/sim_1/behav/xsim/xsim.dir/mst_str2axi4_slv_mem_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Jan 26 22:58:37 2022...
run_program: Time (s): cpu = 00:00:18 ; elapsed = 00:00:07 . Memory (MB): peak = 9997.129 ; gain = 0.000 ; free physical = 91248 ; free virtual = 93919
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mst_str2axi4_slv_mem_behav -key {Behavioral:sim_1:Functional:mst_str2axi4_slv_mem} -tclbatch {mst_str2axi4_slv_mem.tcl} -protoinst "protoinst_files/testAxi4WriteMaster.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/testAxi4WriteMaster.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /mst_str2axi4_slv_mem/DUT/testAxi4WriteMaster_i//Stream2Axi4WriteOnly_0/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /mst_str2axi4_slv_mem/DUT/testAxi4WriteMaster_i//axi_vip_0/S_AXI
Time resolution is 1 ps
source mst_str2axi4_slv_mem.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /mst_str2axi4_slv_mem/slv_monitor_transaction was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /mst_str2axi4_slv_mem/slave_moniter_transaction_queue was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /mst_str2axi4_slv_mem/slv_scb_transaction was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /mst_str2axi4_slv_mem/slv_agent was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /mst_str2axi4_slv_mem/vipdata was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# run 1000ns
XilinxAXIVIP: Found at Path: mst_str2axi4_slv_mem.DUT.testAxi4WriteMaster_i.axi_vip_0.inst
open streamdata file successful !
open vipdata file successful !
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mst_str2axi4_slv_mem_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:25 ; elapsed = 00:00:11 . Memory (MB): peak = 9997.129 ; gain = 0.000 ; free physical = 91182 ; free virtual = 93865
run all
Executing Axi4 End Of Simulation checks
$finish called at time : 20830 ns : File "/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/mst_str2axi4_slv_mem.sv" Line 234
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mst_str2axi4_slv_mem'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'mst_str2axi4_slv_mem' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -L axi_vip_v1_1_10 -L xilinx_vip -prj mst_str2axi4_slv_mem_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.ip_user_files/bd/testAxi4WriteMaster/ip/testAxi4WriteMaster_Stream2Axi4WriteOnly_0_3/sim/testAxi4WriteMaster_Stream2Axi4WriteOnly_0_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testAxi4WriteMaster_Stream2Axi4WriteOnly_0_3
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.ip_user_files/bd/testAxi4WriteMaster/sim/testAxi4WriteMaster.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testAxi4WriteMaster
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.gen/sources_1/bd/testAxi4WriteMaster/hdl/testAxi4WriteMaster_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testAxi4WriteMaster_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/mst_str2axi4_slv_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mst_str2axi4_slv_mem
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mst_str2axi4_slv_mem'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.sim/sim_1/behav/xsim'
xelab -wto 3f0ffbce89cc4f29b9f33b71439d9e48 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_10 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mst_str2axi4_slv_mem_behav xil_defaultlib.mst_str2axi4_slv_mem xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 3f0ffbce89cc4f29b9f33b71439d9e48 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_10 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mst_str2axi4_slv_mem_behav xil_defaultlib.mst_str2axi4_slv_mem xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Compiling package xil_defaultlib.testAxi4WriteMaster_axi_vip_0_0_...
Compiling module xil_defaultlib.StreamFifo
Compiling module xil_defaultlib.Stream2Axi4WriteOnlyMasterInterf...
Compiling module xil_defaultlib.testAxi4WriteMaster_Stream2Axi4W...
Compiling module xilinx_vip.axi_vip_axi4pc(WDATA_WIDTH=32,RD...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_HAS_LOCK=0,C_AX...
Compiling module axi_vip_v1_1_10.axi_vip_v1_1_10_top(C_AXI_INTERF...
Compiling module xil_defaultlib.testAxi4WriteMaster_axi_vip_0_0
Compiling module xil_defaultlib.testAxi4WriteMaster
Compiling module xil_defaultlib.testAxi4WriteMaster_wrapper
Compiling module xil_defaultlib.mst_str2axi4_slv_mem
Compiling module xil_defaultlib.glbl
Built simulation snapshot mst_str2axi4_slv_mem_behav
run_program: Time (s): cpu = 00:00:17 ; elapsed = 00:00:05 . Memory (MB): peak = 10027.891 ; gain = 0.000 ; free physical = 91064 ; free virtual = 93795
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:17 ; elapsed = 00:00:05 . Memory (MB): peak = 10027.891 ; gain = 0.000 ; free physical = 91064 ; free virtual = 93795
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/testAxi4WriteMaster.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /mst_str2axi4_slv_mem/DUT/testAxi4WriteMaster_i//Stream2Axi4WriteOnly_0/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /mst_str2axi4_slv_mem/DUT/testAxi4WriteMaster_i//axi_vip_0/S_AXI
Time resolution is 1 ps
XilinxAXIVIP: Found at Path: mst_str2axi4_slv_mem.DUT.testAxi4WriteMaster_i.axi_vip_0.inst
open streamdata file successful !
open vipdata file successful !
relaunch_sim: Time (s): cpu = 00:00:25 ; elapsed = 00:00:10 . Memory (MB): peak = 10027.891 ; gain = 30.762 ; free physical = 91066 ; free virtual = 93798
run all
run: Time (s): cpu = 00:00:17 ; elapsed = 00:00:26 . Memory (MB): peak = 10027.891 ; gain = 0.000 ; free physical = 90798 ; free virtual = 93567
relaunch_sim
Executing Axi4 End Of Simulation checks
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mst_str2axi4_slv_mem'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'mst_str2axi4_slv_mem' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -L axi_vip_v1_1_10 -L xilinx_vip -prj mst_str2axi4_slv_mem_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/mst_str2axi4_slv_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mst_str2axi4_slv_mem
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mst_str2axi4_slv_mem'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.sim/sim_1/behav/xsim'
xelab -wto 3f0ffbce89cc4f29b9f33b71439d9e48 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_10 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mst_str2axi4_slv_mem_behav xil_defaultlib.mst_str2axi4_slv_mem xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 3f0ffbce89cc4f29b9f33b71439d9e48 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_10 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mst_str2axi4_slv_mem_behav xil_defaultlib.mst_str2axi4_slv_mem xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3818] variable 'startAddr' is driven by invalid combination of procedural drivers [/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/mst_str2axi4_slv_mem.sv:37]
WARNING: [VRFC 10-2921] 'startAddr' driven by this always_ff block should not be driven by any other process [/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/mst_str2axi4_slv_mem.sv:176]
ERROR: [VRFC 10-3818] variable 'offset' is driven by invalid combination of procedural drivers [/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/mst_str2axi4_slv_mem.sv:39]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mst_str2axi4_slv_mem'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'mst_str2axi4_slv_mem' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -L axi_vip_v1_1_10 -L xilinx_vip -prj mst_str2axi4_slv_mem_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/mst_str2axi4_slv_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mst_str2axi4_slv_mem
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mst_str2axi4_slv_mem'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.sim/sim_1/behav/xsim'
xelab -wto 3f0ffbce89cc4f29b9f33b71439d9e48 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_10 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mst_str2axi4_slv_mem_behav xil_defaultlib.mst_str2axi4_slv_mem xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 3f0ffbce89cc4f29b9f33b71439d9e48 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_10 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mst_str2axi4_slv_mem_behav xil_defaultlib.mst_str2axi4_slv_mem xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Compiling package xil_defaultlib.testAxi4WriteMaster_axi_vip_0_0_...
Compiling module xil_defaultlib.StreamFifo
Compiling module xil_defaultlib.Stream2Axi4WriteOnlyMasterInterf...
Compiling module xil_defaultlib.testAxi4WriteMaster_Stream2Axi4W...
Compiling module xilinx_vip.axi_vip_axi4pc(WDATA_WIDTH=32,RD...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_HAS_LOCK=0,C_AX...
Compiling module axi_vip_v1_1_10.axi_vip_v1_1_10_top(C_AXI_INTERF...
Compiling module xil_defaultlib.testAxi4WriteMaster_axi_vip_0_0
Compiling module xil_defaultlib.testAxi4WriteMaster
Compiling module xil_defaultlib.testAxi4WriteMaster_wrapper
Compiling module xil_defaultlib.mst_str2axi4_slv_mem
Compiling module xil_defaultlib.glbl
Built simulation snapshot mst_str2axi4_slv_mem_behav
run_program: Time (s): cpu = 00:00:18 ; elapsed = 00:00:06 . Memory (MB): peak = 10048.902 ; gain = 0.000 ; free physical = 90553 ; free virtual = 93479
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:18 ; elapsed = 00:00:06 . Memory (MB): peak = 10048.902 ; gain = 0.000 ; free physical = 90553 ; free virtual = 93479
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/testAxi4WriteMaster.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /mst_str2axi4_slv_mem/DUT/testAxi4WriteMaster_i//Stream2Axi4WriteOnly_0/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /mst_str2axi4_slv_mem/DUT/testAxi4WriteMaster_i//axi_vip_0/S_AXI
Time resolution is 1 ps
XilinxAXIVIP: Found at Path: mst_str2axi4_slv_mem.DUT.testAxi4WriteMaster_i.axi_vip_0.inst
open streamdata file successful !
open vipdata file successful !
relaunch_sim: Time (s): cpu = 00:00:19 ; elapsed = 00:00:09 . Memory (MB): peak = 10048.902 ; gain = 0.000 ; free physical = 90202 ; free virtual = 93121
run all
run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:25 . Memory (MB): peak = 10048.902 ; gain = 0.000 ; free physical = 90481 ; free virtual = 93428
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/mst_str2axi4_slv_mem/pathNumber_cnt}} 
relaunch_sim
Executing Axi4 End Of Simulation checks
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mst_str2axi4_slv_mem'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'mst_str2axi4_slv_mem' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -L axi_vip_v1_1_10 -L xilinx_vip -prj mst_str2axi4_slv_mem_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mst_str2axi4_slv_mem'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.sim/sim_1/behav/xsim'
xelab -wto 3f0ffbce89cc4f29b9f33b71439d9e48 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_10 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mst_str2axi4_slv_mem_behav xil_defaultlib.mst_str2axi4_slv_mem xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 3f0ffbce89cc4f29b9f33b71439d9e48 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_10 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mst_str2axi4_slv_mem_behav xil_defaultlib.mst_str2axi4_slv_mem xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/testAxi4WriteMaster.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /mst_str2axi4_slv_mem/DUT/testAxi4WriteMaster_i//Stream2Axi4WriteOnly_0/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /mst_str2axi4_slv_mem/DUT/testAxi4WriteMaster_i//axi_vip_0/S_AXI
Time resolution is 1 ps
XilinxAXIVIP: Found at Path: mst_str2axi4_slv_mem.DUT.testAxi4WriteMaster_i.axi_vip_0.inst
open streamdata file successful !
open vipdata file successful !
relaunch_sim: Time (s): cpu = 00:00:29 ; elapsed = 00:00:05 . Memory (MB): peak = 10048.902 ; gain = 0.000 ; free physical = 90644 ; free virtual = 93583
run all
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:23 . Memory (MB): peak = 10048.902 ; gain = 0.000 ; free physical = 90424 ; free virtual = 93391
relaunch_sim
Executing Axi4 End Of Simulation checks
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mst_str2axi4_slv_mem'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'mst_str2axi4_slv_mem' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -L axi_vip_v1_1_10 -L xilinx_vip -prj mst_str2axi4_slv_mem_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/mst_str2axi4_slv_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mst_str2axi4_slv_mem
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mst_str2axi4_slv_mem'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.sim/sim_1/behav/xsim'
xelab -wto 3f0ffbce89cc4f29b9f33b71439d9e48 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_10 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mst_str2axi4_slv_mem_behav xil_defaultlib.mst_str2axi4_slv_mem xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 3f0ffbce89cc4f29b9f33b71439d9e48 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_10 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mst_str2axi4_slv_mem_behav xil_defaultlib.mst_str2axi4_slv_mem xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Compiling package xil_defaultlib.testAxi4WriteMaster_axi_vip_0_0_...
Compiling module xil_defaultlib.StreamFifo
Compiling module xil_defaultlib.Stream2Axi4WriteOnlyMasterInterf...
Compiling module xil_defaultlib.testAxi4WriteMaster_Stream2Axi4W...
Compiling module xilinx_vip.axi_vip_axi4pc(WDATA_WIDTH=32,RD...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_HAS_LOCK=0,C_AX...
Compiling module axi_vip_v1_1_10.axi_vip_v1_1_10_top(C_AXI_INTERF...
Compiling module xil_defaultlib.testAxi4WriteMaster_axi_vip_0_0
Compiling module xil_defaultlib.testAxi4WriteMaster
Compiling module xil_defaultlib.testAxi4WriteMaster_wrapper
Compiling module xil_defaultlib.mst_str2axi4_slv_mem
Compiling module xil_defaultlib.glbl
Built simulation snapshot mst_str2axi4_slv_mem_behav
run_program: Time (s): cpu = 00:00:17 ; elapsed = 00:00:05 . Memory (MB): peak = 10094.930 ; gain = 0.000 ; free physical = 90636 ; free virtual = 93585
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 10094.930 ; gain = 0.000 ; free physical = 90636 ; free virtual = 93585
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/testAxi4WriteMaster.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /mst_str2axi4_slv_mem/DUT/testAxi4WriteMaster_i//Stream2Axi4WriteOnly_0/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /mst_str2axi4_slv_mem/DUT/testAxi4WriteMaster_i//axi_vip_0/S_AXI
Time resolution is 1 ps
XilinxAXIVIP: Found at Path: mst_str2axi4_slv_mem.DUT.testAxi4WriteMaster_i.axi_vip_0.inst
open streamdata file successful !
open vipdata file successful !
relaunch_sim: Time (s): cpu = 00:00:45 ; elapsed = 00:00:10 . Memory (MB): peak = 10094.930 ; gain = 46.027 ; free physical = 90638 ; free virtual = 93580
run all
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 10094.930 ; gain = 0.000 ; free physical = 90534 ; free virtual = 93492
relaunch_sim
Executing Axi4 End Of Simulation checks
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mst_str2axi4_slv_mem'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'mst_str2axi4_slv_mem' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -L axi_vip_v1_1_10 -L xilinx_vip -prj mst_str2axi4_slv_mem_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/mst_str2axi4_slv_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mst_str2axi4_slv_mem
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mst_str2axi4_slv_mem'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.sim/sim_1/behav/xsim'
xelab -wto 3f0ffbce89cc4f29b9f33b71439d9e48 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_10 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mst_str2axi4_slv_mem_behav xil_defaultlib.mst_str2axi4_slv_mem xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 3f0ffbce89cc4f29b9f33b71439d9e48 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_10 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mst_str2axi4_slv_mem_behav xil_defaultlib.mst_str2axi4_slv_mem xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Compiling package xil_defaultlib.testAxi4WriteMaster_axi_vip_0_0_...
Compiling module xil_defaultlib.StreamFifo
Compiling module xil_defaultlib.Stream2Axi4WriteOnlyMasterInterf...
Compiling module xil_defaultlib.testAxi4WriteMaster_Stream2Axi4W...
Compiling module xilinx_vip.axi_vip_axi4pc(WDATA_WIDTH=32,RD...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_HAS_LOCK=0,C_AX...
Compiling module axi_vip_v1_1_10.axi_vip_v1_1_10_top(C_AXI_INTERF...
Compiling module xil_defaultlib.testAxi4WriteMaster_axi_vip_0_0
Compiling module xil_defaultlib.testAxi4WriteMaster
Compiling module xil_defaultlib.testAxi4WriteMaster_wrapper
Compiling module xil_defaultlib.mst_str2axi4_slv_mem
Compiling module xil_defaultlib.glbl
Built simulation snapshot mst_str2axi4_slv_mem_behav
run_program: Time (s): cpu = 00:00:18 ; elapsed = 00:00:06 . Memory (MB): peak = 10102.934 ; gain = 0.000 ; free physical = 90640 ; free virtual = 93586
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:18 ; elapsed = 00:00:06 . Memory (MB): peak = 10102.934 ; gain = 0.000 ; free physical = 90640 ; free virtual = 93586
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/testAxi4WriteMaster.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /mst_str2axi4_slv_mem/DUT/testAxi4WriteMaster_i//Stream2Axi4WriteOnly_0/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /mst_str2axi4_slv_mem/DUT/testAxi4WriteMaster_i//axi_vip_0/S_AXI
Time resolution is 1 ps
XilinxAXIVIP: Found at Path: mst_str2axi4_slv_mem.DUT.testAxi4WriteMaster_i.axi_vip_0.inst
open streamdata file successful !
open vipdata file successful !
relaunch_sim: Time (s): cpu = 00:00:30 ; elapsed = 00:00:10 . Memory (MB): peak = 10102.934 ; gain = 0.000 ; free physical = 90633 ; free virtual = 93576
run all
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 10102.934 ; gain = 0.000 ; free physical = 90016 ; free virtual = 92971
relaunch_sim
Executing Axi4 End Of Simulation checks
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mst_str2axi4_slv_mem'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'mst_str2axi4_slv_mem' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -L axi_vip_v1_1_10 -L xilinx_vip -prj mst_str2axi4_slv_mem_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/mst_str2axi4_slv_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mst_str2axi4_slv_mem
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mst_str2axi4_slv_mem'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.sim/sim_1/behav/xsim'
xelab -wto 3f0ffbce89cc4f29b9f33b71439d9e48 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_10 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mst_str2axi4_slv_mem_behav xil_defaultlib.mst_str2axi4_slv_mem xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 3f0ffbce89cc4f29b9f33b71439d9e48 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_10 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mst_str2axi4_slv_mem_behav xil_defaultlib.mst_str2axi4_slv_mem xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Compiling package xil_defaultlib.testAxi4WriteMaster_axi_vip_0_0_...
Compiling module xil_defaultlib.StreamFifo
Compiling module xil_defaultlib.Stream2Axi4WriteOnlyMasterInterf...
Compiling module xil_defaultlib.testAxi4WriteMaster_Stream2Axi4W...
Compiling module xilinx_vip.axi_vip_axi4pc(WDATA_WIDTH=32,RD...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_HAS_LOCK=0,C_AX...
Compiling module axi_vip_v1_1_10.axi_vip_v1_1_10_top(C_AXI_INTERF...
Compiling module xil_defaultlib.testAxi4WriteMaster_axi_vip_0_0
Compiling module xil_defaultlib.testAxi4WriteMaster
Compiling module xil_defaultlib.testAxi4WriteMaster_wrapper
Compiling module xil_defaultlib.mst_str2axi4_slv_mem
Compiling module xil_defaultlib.glbl
Built simulation snapshot mst_str2axi4_slv_mem_behav
run_program: Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 10105.934 ; gain = 0.000 ; free physical = 90556 ; free virtual = 93505
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 10105.934 ; gain = 0.000 ; free physical = 90556 ; free virtual = 93505
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/testAxi4WriteMaster.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /mst_str2axi4_slv_mem/DUT/testAxi4WriteMaster_i//Stream2Axi4WriteOnly_0/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /mst_str2axi4_slv_mem/DUT/testAxi4WriteMaster_i//axi_vip_0/S_AXI
Time resolution is 1 ps
XilinxAXIVIP: Found at Path: mst_str2axi4_slv_mem.DUT.testAxi4WriteMaster_i.axi_vip_0.inst
open streamdata file successful !
open vipdata file successful !
relaunch_sim: Time (s): cpu = 00:00:27 ; elapsed = 00:00:09 . Memory (MB): peak = 10105.934 ; gain = 0.000 ; free physical = 90552 ; free virtual = 93499
run all
run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 10105.934 ; gain = 0.000 ; free physical = 90451 ; free virtual = 93420
relaunch_sim
Executing Axi4 End Of Simulation checks
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mst_str2axi4_slv_mem'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'mst_str2axi4_slv_mem' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -L axi_vip_v1_1_10 -L xilinx_vip -prj mst_str2axi4_slv_mem_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/mst_str2axi4_slv_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mst_str2axi4_slv_mem
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mst_str2axi4_slv_mem'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.sim/sim_1/behav/xsim'
xelab -wto 3f0ffbce89cc4f29b9f33b71439d9e48 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_10 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mst_str2axi4_slv_mem_behav xil_defaultlib.mst_str2axi4_slv_mem xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 3f0ffbce89cc4f29b9f33b71439d9e48 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_10 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mst_str2axi4_slv_mem_behav xil_defaultlib.mst_str2axi4_slv_mem xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Compiling package xil_defaultlib.testAxi4WriteMaster_axi_vip_0_0_...
Compiling module xil_defaultlib.StreamFifo
Compiling module xil_defaultlib.Stream2Axi4WriteOnlyMasterInterf...
Compiling module xil_defaultlib.testAxi4WriteMaster_Stream2Axi4W...
Compiling module xilinx_vip.axi_vip_axi4pc(WDATA_WIDTH=32,RD...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_HAS_LOCK=0,C_AX...
Compiling module axi_vip_v1_1_10.axi_vip_v1_1_10_top(C_AXI_INTERF...
Compiling module xil_defaultlib.testAxi4WriteMaster_axi_vip_0_0
Compiling module xil_defaultlib.testAxi4WriteMaster
Compiling module xil_defaultlib.testAxi4WriteMaster_wrapper
Compiling module xil_defaultlib.mst_str2axi4_slv_mem
Compiling module xil_defaultlib.glbl
Built simulation snapshot mst_str2axi4_slv_mem_behav
run_program: Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 10105.934 ; gain = 0.000 ; free physical = 90591 ; free virtual = 93546
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 10105.934 ; gain = 0.000 ; free physical = 90591 ; free virtual = 93546
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/testAxi4WriteMaster.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /mst_str2axi4_slv_mem/DUT/testAxi4WriteMaster_i//Stream2Axi4WriteOnly_0/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /mst_str2axi4_slv_mem/DUT/testAxi4WriteMaster_i//axi_vip_0/S_AXI
Time resolution is 1 ps
XilinxAXIVIP: Found at Path: mst_str2axi4_slv_mem.DUT.testAxi4WriteMaster_i.axi_vip_0.inst
open streamdata file successful !
open vipdata file successful !
relaunch_sim: Time (s): cpu = 00:00:39 ; elapsed = 00:00:12 . Memory (MB): peak = 10105.934 ; gain = 0.000 ; free physical = 90589 ; free virtual = 93540
relaunch_sim
Executing Axi4 End Of Simulation checks
Warning: AXI4_ERRS_BRESP_ALL_DONE_EOS: All write transaction addresses must have been matched with corresponding write response.
Time: 1 us  Iteration: 2  Process: /mst_str2axi4_slv_mem/DUT/testAxi4WriteMaster_i/axi_vip_0/inst/IF/PC/Always3109_141  Scope: mst_str2axi4_slv_mem.DUT.testAxi4WriteMaster_i.axi_vip_0.inst.IF.PC.arm_amba4_pc_msg_err  File: /tools/Xilinx/Vivado/2021.1/data/xilinx_vip/hdl/axi_vip_axi4pc.sv Line: 725
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mst_str2axi4_slv_mem'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'mst_str2axi4_slv_mem' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -L axi_vip_v1_1_10 -L xilinx_vip -prj mst_str2axi4_slv_mem_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mst_str2axi4_slv_mem'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.sim/sim_1/behav/xsim'
xelab -wto 3f0ffbce89cc4f29b9f33b71439d9e48 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_10 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mst_str2axi4_slv_mem_behav xil_defaultlib.mst_str2axi4_slv_mem xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 3f0ffbce89cc4f29b9f33b71439d9e48 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_10 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mst_str2axi4_slv_mem_behav xil_defaultlib.mst_str2axi4_slv_mem xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/testAxi4WriteMaster.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /mst_str2axi4_slv_mem/DUT/testAxi4WriteMaster_i//Stream2Axi4WriteOnly_0/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /mst_str2axi4_slv_mem/DUT/testAxi4WriteMaster_i//axi_vip_0/S_AXI
Time resolution is 1 ps
XilinxAXIVIP: Found at Path: mst_str2axi4_slv_mem.DUT.testAxi4WriteMaster_i.axi_vip_0.inst
open streamdata file successful !
open vipdata file successful !
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 10105.934 ; gain = 0.000 ; free physical = 90606 ; free virtual = 93557
run all
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 10105.934 ; gain = 0.000 ; free physical = 90489 ; free virtual = 93457
relaunch_sim
Executing Axi4 End Of Simulation checks
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mst_str2axi4_slv_mem'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'mst_str2axi4_slv_mem' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -L axi_vip_v1_1_10 -L xilinx_vip -prj mst_str2axi4_slv_mem_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/mst_str2axi4_slv_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mst_str2axi4_slv_mem
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mst_str2axi4_slv_mem'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.sim/sim_1/behav/xsim'
xelab -wto 3f0ffbce89cc4f29b9f33b71439d9e48 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_10 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mst_str2axi4_slv_mem_behav xil_defaultlib.mst_str2axi4_slv_mem xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 3f0ffbce89cc4f29b9f33b71439d9e48 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_10 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mst_str2axi4_slv_mem_behav xil_defaultlib.mst_str2axi4_slv_mem xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Compiling package xil_defaultlib.testAxi4WriteMaster_axi_vip_0_0_...
Compiling module xil_defaultlib.StreamFifo
Compiling module xil_defaultlib.Stream2Axi4WriteOnlyMasterInterf...
Compiling module xil_defaultlib.testAxi4WriteMaster_Stream2Axi4W...
Compiling module xilinx_vip.axi_vip_axi4pc(WDATA_WIDTH=32,RD...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_HAS_LOCK=0,C_AX...
Compiling module axi_vip_v1_1_10.axi_vip_v1_1_10_top(C_AXI_INTERF...
Compiling module xil_defaultlib.testAxi4WriteMaster_axi_vip_0_0
Compiling module xil_defaultlib.testAxi4WriteMaster
Compiling module xil_defaultlib.testAxi4WriteMaster_wrapper
Compiling module xil_defaultlib.mst_str2axi4_slv_mem
Compiling module xil_defaultlib.glbl
Built simulation snapshot mst_str2axi4_slv_mem_behav
run_program: Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 10105.934 ; gain = 0.000 ; free physical = 90604 ; free virtual = 93559
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 10105.934 ; gain = 0.000 ; free physical = 90604 ; free virtual = 93559
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/testAxi4WriteMaster.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /mst_str2axi4_slv_mem/DUT/testAxi4WriteMaster_i//Stream2Axi4WriteOnly_0/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /mst_str2axi4_slv_mem/DUT/testAxi4WriteMaster_i//axi_vip_0/S_AXI
Time resolution is 1 ps
XilinxAXIVIP: Found at Path: mst_str2axi4_slv_mem.DUT.testAxi4WriteMaster_i.axi_vip_0.inst
open streamdata file successful !
open vipdata file successful !
relaunch_sim: Time (s): cpu = 00:00:34 ; elapsed = 00:00:12 . Memory (MB): peak = 10105.934 ; gain = 0.000 ; free physical = 90602 ; free virtual = 93554
run all
close_sim
Executing Axi4 End Of Simulation checks
INFO: [Simtcl 6-16] Simulation closed
close_project
open_project /home/lqx/vivadoProject/TestPingPongBuffer/TestPingPongBuffer.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2021.1/data/ip'.
update_compile_order -fileset sources_1
close_project
open_project /home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2021.1/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'mst_str2axi4_slv_mem'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'mst_str2axi4_slv_mem' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -L axi_vip_v1_1_10 -L xilinx_vip -prj mst_str2axi4_slv_mem_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/mst_str2axi4_slv_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mst_str2axi4_slv_mem
ERROR: [VRFC 10-2989] 'interruptOut' is not declared [/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/mst_str2axi4_slv_mem.sv:139]
ERROR: [VRFC 10-2865] module 'mst_str2axi4_slv_mem' ignored due to previous errors [/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/mst_str2axi4_slv_mem.sv:17]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'mst_str2axi4_slv_mem'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'mst_str2axi4_slv_mem' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -L axi_vip_v1_1_10 -L xilinx_vip -prj mst_str2axi4_slv_mem_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/mst_str2axi4_slv_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mst_str2axi4_slv_mem
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.sim/sim_1/behav/xsim'
xelab -wto 3f0ffbce89cc4f29b9f33b71439d9e48 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_10 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mst_str2axi4_slv_mem_behav xil_defaultlib.mst_str2axi4_slv_mem xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 3f0ffbce89cc4f29b9f33b71439d9e48 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_10 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mst_str2axi4_slv_mem_behav xil_defaultlib.mst_str2axi4_slv_mem xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Compiling package xil_defaultlib.testAxi4WriteMaster_axi_vip_0_0_...
Compiling module xil_defaultlib.StreamFifo
Compiling module xil_defaultlib.Stream2Axi4WriteOnlyMasterInterf...
Compiling module xil_defaultlib.testAxi4WriteMaster_Stream2Axi4W...
Compiling module xilinx_vip.axi_vip_axi4pc(WDATA_WIDTH=32,RD...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_HAS_LOCK=0,C_AX...
Compiling module axi_vip_v1_1_10.axi_vip_v1_1_10_top(C_AXI_INTERF...
Compiling module xil_defaultlib.testAxi4WriteMaster_axi_vip_0_0
Compiling module xil_defaultlib.testAxi4WriteMaster
Compiling module xil_defaultlib.testAxi4WriteMaster_wrapper
Compiling module xil_defaultlib.mst_str2axi4_slv_mem
Compiling module xil_defaultlib.glbl
Built simulation snapshot mst_str2axi4_slv_mem_behav
run_program: Time (s): cpu = 00:00:17 ; elapsed = 00:00:05 . Memory (MB): peak = 10105.934 ; gain = 0.000 ; free physical = 91089 ; free virtual = 94145
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mst_str2axi4_slv_mem_behav -key {Behavioral:sim_1:Functional:mst_str2axi4_slv_mem} -tclbatch {mst_str2axi4_slv_mem.tcl} -protoinst "protoinst_files/testAxi4WriteMaster.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/testAxi4WriteMaster.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /mst_str2axi4_slv_mem/DUT/testAxi4WriteMaster_i//Stream2Axi4WriteOnly_0/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /mst_str2axi4_slv_mem/DUT/testAxi4WriteMaster_i//axi_vip_0/S_AXI
Time resolution is 1 ps
source mst_str2axi4_slv_mem.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /mst_str2axi4_slv_mem/slv_monitor_transaction was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /mst_str2axi4_slv_mem/slave_moniter_transaction_queue was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /mst_str2axi4_slv_mem/slv_scb_transaction was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /mst_str2axi4_slv_mem/slv_agent was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /mst_str2axi4_slv_mem/vipdata was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# run 1000ns
XilinxAXIVIP: Found at Path: mst_str2axi4_slv_mem.DUT.testAxi4WriteMaster_i.axi_vip_0.inst
open streamdata file successful !
open vipdata file successful !
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mst_str2axi4_slv_mem_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:21 ; elapsed = 00:00:10 . Memory (MB): peak = 10105.934 ; gain = 0.000 ; free physical = 91077 ; free virtual = 94133
run all
Executing Axi4 End Of Simulation checks
$finish called at time : 26770 ns : File "/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/mst_str2axi4_slv_mem.sv" Line 245
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/mst_str2axi4_slv_mem/pathNumber_cnt}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mst_str2axi4_slv_mem'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'mst_str2axi4_slv_mem' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -L axi_vip_v1_1_10 -L xilinx_vip -prj mst_str2axi4_slv_mem_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mst_str2axi4_slv_mem'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.sim/sim_1/behav/xsim'
xelab -wto 3f0ffbce89cc4f29b9f33b71439d9e48 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_10 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mst_str2axi4_slv_mem_behav xil_defaultlib.mst_str2axi4_slv_mem xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 3f0ffbce89cc4f29b9f33b71439d9e48 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_10 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mst_str2axi4_slv_mem_behav xil_defaultlib.mst_str2axi4_slv_mem xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/testAxi4WriteMaster.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /mst_str2axi4_slv_mem/DUT/testAxi4WriteMaster_i//Stream2Axi4WriteOnly_0/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /mst_str2axi4_slv_mem/DUT/testAxi4WriteMaster_i//axi_vip_0/S_AXI
Time resolution is 1 ps
XilinxAXIVIP: Found at Path: mst_str2axi4_slv_mem.DUT.testAxi4WriteMaster_i.axi_vip_0.inst
open streamdata file successful !
open vipdata file successful !
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 10105.934 ; gain = 0.000 ; free physical = 91072 ; free virtual = 94128
run all
Executing Axi4 End Of Simulation checks
$finish called at time : 26770 ns : File "/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/mst_str2axi4_slv_mem.sv" Line 245
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mst_str2axi4_slv_mem'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'mst_str2axi4_slv_mem' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -L axi_vip_v1_1_10 -L xilinx_vip -prj mst_str2axi4_slv_mem_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/mst_str2axi4_slv_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mst_str2axi4_slv_mem
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mst_str2axi4_slv_mem'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.sim/sim_1/behav/xsim'
xelab -wto 3f0ffbce89cc4f29b9f33b71439d9e48 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_10 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mst_str2axi4_slv_mem_behav xil_defaultlib.mst_str2axi4_slv_mem xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 3f0ffbce89cc4f29b9f33b71439d9e48 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_10 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mst_str2axi4_slv_mem_behav xil_defaultlib.mst_str2axi4_slv_mem xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Compiling package xil_defaultlib.testAxi4WriteMaster_axi_vip_0_0_...
Compiling module xil_defaultlib.StreamFifo
Compiling module xil_defaultlib.Stream2Axi4WriteOnlyMasterInterf...
Compiling module xil_defaultlib.testAxi4WriteMaster_Stream2Axi4W...
Compiling module xilinx_vip.axi_vip_axi4pc(WDATA_WIDTH=32,RD...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_HAS_LOCK=0,C_AX...
Compiling module axi_vip_v1_1_10.axi_vip_v1_1_10_top(C_AXI_INTERF...
Compiling module xil_defaultlib.testAxi4WriteMaster_axi_vip_0_0
Compiling module xil_defaultlib.testAxi4WriteMaster
Compiling module xil_defaultlib.testAxi4WriteMaster_wrapper
Compiling module xil_defaultlib.mst_str2axi4_slv_mem
Compiling module xil_defaultlib.glbl
Built simulation snapshot mst_str2axi4_slv_mem_behav
run_program: Time (s): cpu = 00:00:17 ; elapsed = 00:00:05 . Memory (MB): peak = 10105.934 ; gain = 0.000 ; free physical = 90697 ; free virtual = 93754
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 10105.934 ; gain = 0.000 ; free physical = 90697 ; free virtual = 93754
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/testAxi4WriteMaster.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /mst_str2axi4_slv_mem/DUT/testAxi4WriteMaster_i//Stream2Axi4WriteOnly_0/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /mst_str2axi4_slv_mem/DUT/testAxi4WriteMaster_i//axi_vip_0/S_AXI
Time resolution is 1 ps
XilinxAXIVIP: Found at Path: mst_str2axi4_slv_mem.DUT.testAxi4WriteMaster_i.axi_vip_0.inst
open streamdata file successful !
open vipdata file successful !
relaunch_sim: Time (s): cpu = 00:00:21 ; elapsed = 00:00:09 . Memory (MB): peak = 10105.934 ; gain = 0.000 ; free physical = 90691 ; free virtual = 93748
run all
Executing Axi4 End Of Simulation checks
$finish called at time : 26770 ns : File "/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/mst_str2axi4_slv_mem.sv" Line 243
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/mst_str2axi4_slv_mem/DUT/testAxi4WriteMaster_i/Stream2Axi4WriteOnly_0/m_axi_awaddr}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/mst_str2axi4_slv_mem/DUT/testAxi4WriteMaster_i/Stream2Axi4WriteOnly_0/m_axi_awvalid}} {{/mst_str2axi4_slv_mem/DUT/testAxi4WriteMaster_i/Stream2Axi4WriteOnly_0/m_axi_awready}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/mst_str2axi4_slv_mem/DUT/testAxi4WriteMaster_i/Stream2Axi4WriteOnly_0/m_axi_bvalid}} {{/mst_str2axi4_slv_mem/DUT/testAxi4WriteMaster_i/Stream2Axi4WriteOnly_0/m_axi_bready}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mst_str2axi4_slv_mem'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'mst_str2axi4_slv_mem' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -L axi_vip_v1_1_10 -L xilinx_vip -prj mst_str2axi4_slv_mem_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mst_str2axi4_slv_mem'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.sim/sim_1/behav/xsim'
xelab -wto 3f0ffbce89cc4f29b9f33b71439d9e48 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_10 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mst_str2axi4_slv_mem_behav xil_defaultlib.mst_str2axi4_slv_mem xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 3f0ffbce89cc4f29b9f33b71439d9e48 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_10 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mst_str2axi4_slv_mem_behav xil_defaultlib.mst_str2axi4_slv_mem xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/testAxi4WriteMaster.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /mst_str2axi4_slv_mem/DUT/testAxi4WriteMaster_i//Stream2Axi4WriteOnly_0/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /mst_str2axi4_slv_mem/DUT/testAxi4WriteMaster_i//axi_vip_0/S_AXI
Time resolution is 1 ps
XilinxAXIVIP: Found at Path: mst_str2axi4_slv_mem.DUT.testAxi4WriteMaster_i.axi_vip_0.inst
open streamdata file successful !
open vipdata file successful !
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 10209.992 ; gain = 0.000 ; free physical = 90668 ; free virtual = 93729
run all
Executing Axi4 End Of Simulation checks
$finish called at time : 26770 ns : File "/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/mst_str2axi4_slv_mem.sv" Line 243
close_sim
INFO: [Simtcl 6-16] Simulation closed
update_module_reference testAxi4WriteMaster_Stream2Axi4WriteOnly_0_3
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axi' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-8018] Clock interface aclk has no prefix in its name to identify associated interfaces. The interfaces might be inferred incorrectly. It is advised to review ASSOCIATED_BUSIF value for this interface.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axi'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'aresetn'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Reading block design file </home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.srcs/sources_1/bd/testAxi4WriteMaster/testAxi4WriteMaster.bd>...
Adding component instance block -- xilinx.com:ip:axi_vip:1.1 - axi_vip_0
Adding component instance block -- xilinx.com:module_ref:Stream2Axi4WriteOnlyMasterInterface:1.0 - Stream2Axi4WriteOnly_0
Successfully read diagram <testAxi4WriteMaster> from block design file </home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.srcs/sources_1/bd/testAxi4WriteMaster/testAxi4WriteMaster.bd>
Upgrading '/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.srcs/sources_1/bd/testAxi4WriteMaster/testAxi4WriteMaster.bd'
INFO: [IP_Flow 19-1972] Upgraded testAxi4WriteMaster_Stream2Axi4WriteOnly_0_3 from Stream2Axi4WriteOnlyMasterInterface_v1_0 1.0 to Stream2Axi4WriteOnlyMasterInterface_v1_0 1.0
Wrote  : </home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.srcs/sources_1/bd/testAxi4WriteMaster/testAxi4WriteMaster.bd> 
Wrote  : </home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.srcs/sources_1/bd/testAxi4WriteMaster/ui/bd_21c743ad.ui> 
generate_target Simulation [get_files /home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.srcs/sources_1/bd/testAxi4WriteMaster/testAxi4WriteMaster.bd]
Wrote  : </home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.srcs/sources_1/bd/testAxi4WriteMaster/testAxi4WriteMaster.bd> 
VHDL Output written to : /home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.gen/sources_1/bd/testAxi4WriteMaster/synth/testAxi4WriteMaster.v
VHDL Output written to : /home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.gen/sources_1/bd/testAxi4WriteMaster/sim/testAxi4WriteMaster.v
VHDL Output written to : /home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.gen/sources_1/bd/testAxi4WriteMaster/hdl/testAxi4WriteMaster_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block Stream2Axi4WriteOnly_0 .
Exporting to file /home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.gen/sources_1/bd/testAxi4WriteMaster/hw_handoff/testAxi4WriteMaster.hwh
Generated Block Design Tcl file /home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.gen/sources_1/bd/testAxi4WriteMaster/hw_handoff/testAxi4WriteMaster_bd.tcl
Generated Hardware Definition File /home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.gen/sources_1/bd/testAxi4WriteMaster/synth/testAxi4WriteMaster.hwdef
export_ip_user_files -of_objects [get_files /home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.srcs/sources_1/bd/testAxi4WriteMaster/testAxi4WriteMaster.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.srcs/sources_1/bd/testAxi4WriteMaster/testAxi4WriteMaster.bd] -directory /home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.ip_user_files/sim_scripts -ip_user_files_dir /home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.ip_user_files -ipstatic_source_dir /home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.cache/compile_simlib/modelsim} {questa=/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.cache/compile_simlib/questa} {ies=/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.cache/compile_simlib/ies} {xcelium=/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.cache/compile_simlib/xcelium} {vcs=/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.cache/compile_simlib/vcs} {riviera=/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'mst_str2axi4_slv_mem'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'mst_str2axi4_slv_mem' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -L axi_vip_v1_1_10 -L xilinx_vip -prj mst_str2axi4_slv_mem_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lqx/IdeaProjects/AIE/simWorkspace/Stream2Axi4WriteOnlyMasterInterfaceAddFifo/rtl/Stream2Axi4WriteOnlyMasterInterfaceAddFifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Stream2Axi4WriteOnlyMasterInterfaceAddFifo
INFO: [VRFC 10-311] analyzing module Stream2Axi4WriteOnlyMasterInterface
INFO: [VRFC 10-311] analyzing module StreamFifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.ip_user_files/bd/testAxi4WriteMaster/ip/testAxi4WriteMaster_Stream2Axi4WriteOnly_0_3/sim/testAxi4WriteMaster_Stream2Axi4WriteOnly_0_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testAxi4WriteMaster_Stream2Axi4WriteOnly_0_3
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.ip_user_files/bd/testAxi4WriteMaster/sim/testAxi4WriteMaster.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testAxi4WriteMaster
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.gen/sources_1/bd/testAxi4WriteMaster/hdl/testAxi4WriteMaster_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testAxi4WriteMaster_wrapper
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.sim/sim_1/behav/xsim'
xelab -wto 3f0ffbce89cc4f29b9f33b71439d9e48 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_10 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mst_str2axi4_slv_mem_behav xil_defaultlib.mst_str2axi4_slv_mem xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 3f0ffbce89cc4f29b9f33b71439d9e48 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_10 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mst_str2axi4_slv_mem_behav xil_defaultlib.mst_str2axi4_slv_mem xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Compiling package xil_defaultlib.testAxi4WriteMaster_axi_vip_0_0_...
Compiling module xil_defaultlib.StreamFifo
Compiling module xil_defaultlib.Stream2Axi4WriteOnlyMasterInterf...
Compiling module xil_defaultlib.testAxi4WriteMaster_Stream2Axi4W...
Compiling module xilinx_vip.axi_vip_axi4pc(WDATA_WIDTH=32,RD...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_HAS_LOCK=0,C_AX...
Compiling module axi_vip_v1_1_10.axi_vip_v1_1_10_top(C_AXI_INTERF...
Compiling module xil_defaultlib.testAxi4WriteMaster_axi_vip_0_0
Compiling module xil_defaultlib.testAxi4WriteMaster
Compiling module xil_defaultlib.testAxi4WriteMaster_wrapper
Compiling module xil_defaultlib.mst_str2axi4_slv_mem
Compiling module xil_defaultlib.glbl
Built simulation snapshot mst_str2axi4_slv_mem_behav
run_program: Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 10209.992 ; gain = 0.000 ; free physical = 90579 ; free virtual = 93649
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mst_str2axi4_slv_mem_behav -key {Behavioral:sim_1:Functional:mst_str2axi4_slv_mem} -tclbatch {mst_str2axi4_slv_mem.tcl} -protoinst "protoinst_files/testAxi4WriteMaster.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/testAxi4WriteMaster.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /mst_str2axi4_slv_mem/DUT/testAxi4WriteMaster_i//Stream2Axi4WriteOnly_0/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /mst_str2axi4_slv_mem/DUT/testAxi4WriteMaster_i//axi_vip_0/S_AXI
Time resolution is 1 ps
source mst_str2axi4_slv_mem.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /mst_str2axi4_slv_mem/slv_monitor_transaction was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /mst_str2axi4_slv_mem/slave_moniter_transaction_queue was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /mst_str2axi4_slv_mem/slv_scb_transaction was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /mst_str2axi4_slv_mem/slv_agent was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /mst_str2axi4_slv_mem/vipdata was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# run 1000ns
XilinxAXIVIP: Found at Path: mst_str2axi4_slv_mem.DUT.testAxi4WriteMaster_i.axi_vip_0.inst
open streamdata file successful !
open vipdata file successful !
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mst_str2axi4_slv_mem_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:20 ; elapsed = 00:00:09 . Memory (MB): peak = 10209.992 ; gain = 0.000 ; free physical = 90566 ; free virtual = 93636
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/mst_str2axi4_slv_mem/pathNumber_cnt}} 
run all
Executing Axi4 End Of Simulation checks
$finish called at time : 26770 ns : File "/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/mst_str2axi4_slv_mem.sv" Line 243
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mst_str2axi4_slv_mem'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'mst_str2axi4_slv_mem' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -L axi_vip_v1_1_10 -L xilinx_vip -prj mst_str2axi4_slv_mem_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.ip_user_files/bd/testAxi4WriteMaster/ip/testAxi4WriteMaster_Stream2Axi4WriteOnly_0_3/sim/testAxi4WriteMaster_Stream2Axi4WriteOnly_0_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testAxi4WriteMaster_Stream2Axi4WriteOnly_0_3
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.ip_user_files/bd/testAxi4WriteMaster/sim/testAxi4WriteMaster.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testAxi4WriteMaster
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.gen/sources_1/bd/testAxi4WriteMaster/hdl/testAxi4WriteMaster_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testAxi4WriteMaster_wrapper
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mst_str2axi4_slv_mem'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.sim/sim_1/behav/xsim'
xelab -wto 3f0ffbce89cc4f29b9f33b71439d9e48 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_10 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mst_str2axi4_slv_mem_behav xil_defaultlib.mst_str2axi4_slv_mem xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 3f0ffbce89cc4f29b9f33b71439d9e48 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_10 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mst_str2axi4_slv_mem_behav xil_defaultlib.mst_str2axi4_slv_mem xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Compiling package xil_defaultlib.testAxi4WriteMaster_axi_vip_0_0_...
Compiling module xil_defaultlib.StreamFifo
Compiling module xil_defaultlib.Stream2Axi4WriteOnlyMasterInterf...
Compiling module xil_defaultlib.testAxi4WriteMaster_Stream2Axi4W...
Compiling module xilinx_vip.axi_vip_axi4pc(WDATA_WIDTH=32,RD...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_HAS_LOCK=0,C_AX...
Compiling module axi_vip_v1_1_10.axi_vip_v1_1_10_top(C_AXI_INTERF...
Compiling module xil_defaultlib.testAxi4WriteMaster_axi_vip_0_0
Compiling module xil_defaultlib.testAxi4WriteMaster
Compiling module xil_defaultlib.testAxi4WriteMaster_wrapper
Compiling module xil_defaultlib.mst_str2axi4_slv_mem
Compiling module xil_defaultlib.glbl
Built simulation snapshot mst_str2axi4_slv_mem_behav
run_program: Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 10209.992 ; gain = 0.000 ; free physical = 90582 ; free virtual = 93653
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 10209.992 ; gain = 0.000 ; free physical = 90582 ; free virtual = 93653
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/testAxi4WriteMaster.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /mst_str2axi4_slv_mem/DUT/testAxi4WriteMaster_i//Stream2Axi4WriteOnly_0/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /mst_str2axi4_slv_mem/DUT/testAxi4WriteMaster_i//axi_vip_0/S_AXI
Time resolution is 1 ps
XilinxAXIVIP: Found at Path: mst_str2axi4_slv_mem.DUT.testAxi4WriteMaster_i.axi_vip_0.inst
open streamdata file successful !
open vipdata file successful !
relaunch_sim: Time (s): cpu = 00:00:20 ; elapsed = 00:00:09 . Memory (MB): peak = 10209.992 ; gain = 0.000 ; free physical = 90572 ; free virtual = 93642
run all
Executing Axi4 End Of Simulation checks
$finish called at time : 26770 ns : File "/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/mst_str2axi4_slv_mem.sv" Line 243
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mst_str2axi4_slv_mem'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'mst_str2axi4_slv_mem' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -L axi_vip_v1_1_10 -L xilinx_vip -prj mst_str2axi4_slv_mem_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.ip_user_files/bd/testAxi4WriteMaster/ip/testAxi4WriteMaster_Stream2Axi4WriteOnly_0_3/sim/testAxi4WriteMaster_Stream2Axi4WriteOnly_0_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testAxi4WriteMaster_Stream2Axi4WriteOnly_0_3
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.ip_user_files/bd/testAxi4WriteMaster/sim/testAxi4WriteMaster.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testAxi4WriteMaster
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.gen/sources_1/bd/testAxi4WriteMaster/hdl/testAxi4WriteMaster_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testAxi4WriteMaster_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/mst_str2axi4_slv_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mst_str2axi4_slv_mem
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mst_str2axi4_slv_mem'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.sim/sim_1/behav/xsim'
xelab -wto 3f0ffbce89cc4f29b9f33b71439d9e48 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_10 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mst_str2axi4_slv_mem_behav xil_defaultlib.mst_str2axi4_slv_mem xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 3f0ffbce89cc4f29b9f33b71439d9e48 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_10 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mst_str2axi4_slv_mem_behav xil_defaultlib.mst_str2axi4_slv_mem xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Compiling package xil_defaultlib.testAxi4WriteMaster_axi_vip_0_0_...
Compiling module xil_defaultlib.StreamFifo
Compiling module xil_defaultlib.Stream2Axi4WriteOnlyMasterInterf...
Compiling module xil_defaultlib.testAxi4WriteMaster_Stream2Axi4W...
Compiling module xilinx_vip.axi_vip_axi4pc(WDATA_WIDTH=32,RD...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_HAS_LOCK=0,C_AX...
Compiling module axi_vip_v1_1_10.axi_vip_v1_1_10_top(C_AXI_INTERF...
Compiling module xil_defaultlib.testAxi4WriteMaster_axi_vip_0_0
Compiling module xil_defaultlib.testAxi4WriteMaster
Compiling module xil_defaultlib.testAxi4WriteMaster_wrapper
Compiling module xil_defaultlib.mst_str2axi4_slv_mem
Compiling module xil_defaultlib.glbl
Built simulation snapshot mst_str2axi4_slv_mem_behav
run_program: Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 10209.992 ; gain = 0.000 ; free physical = 90512 ; free virtual = 93584
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 10209.992 ; gain = 0.000 ; free physical = 90512 ; free virtual = 93584
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/testAxi4WriteMaster.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /mst_str2axi4_slv_mem/DUT/testAxi4WriteMaster_i//Stream2Axi4WriteOnly_0/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /mst_str2axi4_slv_mem/DUT/testAxi4WriteMaster_i//axi_vip_0/S_AXI
Time resolution is 1 ps
XilinxAXIVIP: Found at Path: mst_str2axi4_slv_mem.DUT.testAxi4WriteMaster_i.axi_vip_0.inst
open streamdata file successful !
open vipdata file successful !
relaunch_sim: Time (s): cpu = 00:00:23 ; elapsed = 00:00:12 . Memory (MB): peak = 10209.992 ; gain = 0.000 ; free physical = 90486 ; free virtual = 93558
run all
Executing Axi4 End Of Simulation checks
$finish called at time : 26770 ns : File "/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/mst_str2axi4_slv_mem.sv" Line 244
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mst_str2axi4_slv_mem'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'mst_str2axi4_slv_mem' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -L axi_vip_v1_1_10 -L xilinx_vip -prj mst_str2axi4_slv_mem_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/mst_str2axi4_slv_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mst_str2axi4_slv_mem
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mst_str2axi4_slv_mem'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.sim/sim_1/behav/xsim'
xelab -wto 3f0ffbce89cc4f29b9f33b71439d9e48 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_10 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mst_str2axi4_slv_mem_behav xil_defaultlib.mst_str2axi4_slv_mem xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 3f0ffbce89cc4f29b9f33b71439d9e48 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_10 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mst_str2axi4_slv_mem_behav xil_defaultlib.mst_str2axi4_slv_mem xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Compiling package xil_defaultlib.testAxi4WriteMaster_axi_vip_0_0_...
Compiling module xil_defaultlib.StreamFifo
Compiling module xil_defaultlib.Stream2Axi4WriteOnlyMasterInterf...
Compiling module xil_defaultlib.testAxi4WriteMaster_Stream2Axi4W...
Compiling module xilinx_vip.axi_vip_axi4pc(WDATA_WIDTH=32,RD...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_HAS_LOCK=0,C_AX...
Compiling module axi_vip_v1_1_10.axi_vip_v1_1_10_top(C_AXI_INTERF...
Compiling module xil_defaultlib.testAxi4WriteMaster_axi_vip_0_0
Compiling module xil_defaultlib.testAxi4WriteMaster
Compiling module xil_defaultlib.testAxi4WriteMaster_wrapper
Compiling module xil_defaultlib.mst_str2axi4_slv_mem
Compiling module xil_defaultlib.glbl
Built simulation snapshot mst_str2axi4_slv_mem_behav
run_program: Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 10209.992 ; gain = 0.000 ; free physical = 91411 ; free virtual = 94902
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 10209.992 ; gain = 0.000 ; free physical = 91411 ; free virtual = 94902
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/testAxi4WriteMaster.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /mst_str2axi4_slv_mem/DUT/testAxi4WriteMaster_i//Stream2Axi4WriteOnly_0/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /mst_str2axi4_slv_mem/DUT/testAxi4WriteMaster_i//axi_vip_0/S_AXI
Time resolution is 1 ps
XilinxAXIVIP: Found at Path: mst_str2axi4_slv_mem.DUT.testAxi4WriteMaster_i.axi_vip_0.inst
open streamdata file successful !
open vipdata file successful !
relaunch_sim: Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 10209.992 ; gain = 0.000 ; free physical = 91230 ; free virtual = 94849
run all
Executing Axi4 End Of Simulation checks
$finish called at time : 26770 ns : File "/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/mst_str2axi4_slv_mem.sv" Line 247
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mst_str2axi4_slv_mem'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'mst_str2axi4_slv_mem' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -L axi_vip_v1_1_10 -L xilinx_vip -prj mst_str2axi4_slv_mem_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/mst_str2axi4_slv_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mst_str2axi4_slv_mem
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mst_str2axi4_slv_mem'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.sim/sim_1/behav/xsim'
xelab -wto 3f0ffbce89cc4f29b9f33b71439d9e48 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_10 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mst_str2axi4_slv_mem_behav xil_defaultlib.mst_str2axi4_slv_mem xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 3f0ffbce89cc4f29b9f33b71439d9e48 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_10 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mst_str2axi4_slv_mem_behav xil_defaultlib.mst_str2axi4_slv_mem xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Compiling package xil_defaultlib.testAxi4WriteMaster_axi_vip_0_0_...
Compiling module xil_defaultlib.StreamFifo
Compiling module xil_defaultlib.Stream2Axi4WriteOnlyMasterInterf...
Compiling module xil_defaultlib.testAxi4WriteMaster_Stream2Axi4W...
Compiling module xilinx_vip.axi_vip_axi4pc(WDATA_WIDTH=32,RD...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_HAS_LOCK=0,C_AX...
Compiling module axi_vip_v1_1_10.axi_vip_v1_1_10_top(C_AXI_INTERF...
Compiling module xil_defaultlib.testAxi4WriteMaster_axi_vip_0_0
Compiling module xil_defaultlib.testAxi4WriteMaster
Compiling module xil_defaultlib.testAxi4WriteMaster_wrapper
Compiling module xil_defaultlib.mst_str2axi4_slv_mem
Compiling module xil_defaultlib.glbl
Built simulation snapshot mst_str2axi4_slv_mem_behav
run_program: Time (s): cpu = 00:00:17 ; elapsed = 00:00:05 . Memory (MB): peak = 10209.992 ; gain = 0.000 ; free physical = 89296 ; free virtual = 94220
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:17 ; elapsed = 00:00:05 . Memory (MB): peak = 10209.992 ; gain = 0.000 ; free physical = 89296 ; free virtual = 94221
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/testAxi4WriteMaster.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /mst_str2axi4_slv_mem/DUT/testAxi4WriteMaster_i//Stream2Axi4WriteOnly_0/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /mst_str2axi4_slv_mem/DUT/testAxi4WriteMaster_i//axi_vip_0/S_AXI
Time resolution is 1 ps
XilinxAXIVIP: Found at Path: mst_str2axi4_slv_mem.DUT.testAxi4WriteMaster_i.axi_vip_0.inst
open streamdata file successful !
open vipdata file successful !
relaunch_sim: Time (s): cpu = 00:00:23 ; elapsed = 00:00:10 . Memory (MB): peak = 10209.992 ; gain = 0.000 ; free physical = 89288 ; free virtual = 94212
run all
Executing Axi4 End Of Simulation checks
$finish called at time : 26770 ns : File "/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/mst_str2axi4_slv_mem.sv" Line 247
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mst_str2axi4_slv_mem'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'mst_str2axi4_slv_mem' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -L axi_vip_v1_1_10 -L xilinx_vip -prj mst_str2axi4_slv_mem_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/mst_str2axi4_slv_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mst_str2axi4_slv_mem
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mst_str2axi4_slv_mem'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.sim/sim_1/behav/xsim'
xelab -wto 3f0ffbce89cc4f29b9f33b71439d9e48 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_10 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mst_str2axi4_slv_mem_behav xil_defaultlib.mst_str2axi4_slv_mem xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 3f0ffbce89cc4f29b9f33b71439d9e48 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_10 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mst_str2axi4_slv_mem_behav xil_defaultlib.mst_str2axi4_slv_mem xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Compiling package xil_defaultlib.testAxi4WriteMaster_axi_vip_0_0_...
Compiling module xil_defaultlib.StreamFifo
Compiling module xil_defaultlib.Stream2Axi4WriteOnlyMasterInterf...
Compiling module xil_defaultlib.testAxi4WriteMaster_Stream2Axi4W...
Compiling module xilinx_vip.axi_vip_axi4pc(WDATA_WIDTH=32,RD...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_HAS_LOCK=0,C_AX...
Compiling module axi_vip_v1_1_10.axi_vip_v1_1_10_top(C_AXI_INTERF...
Compiling module xil_defaultlib.testAxi4WriteMaster_axi_vip_0_0
Compiling module xil_defaultlib.testAxi4WriteMaster
Compiling module xil_defaultlib.testAxi4WriteMaster_wrapper
Compiling module xil_defaultlib.mst_str2axi4_slv_mem
Compiling module xil_defaultlib.glbl
Built simulation snapshot mst_str2axi4_slv_mem_behav
run_program: Time (s): cpu = 00:00:17 ; elapsed = 00:00:05 . Memory (MB): peak = 10209.992 ; gain = 0.000 ; free physical = 89299 ; free virtual = 94224
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 10209.992 ; gain = 0.000 ; free physical = 89299 ; free virtual = 94224
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/testAxi4WriteMaster.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /mst_str2axi4_slv_mem/DUT/testAxi4WriteMaster_i//Stream2Axi4WriteOnly_0/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /mst_str2axi4_slv_mem/DUT/testAxi4WriteMaster_i//axi_vip_0/S_AXI
Time resolution is 1 ps
XilinxAXIVIP: Found at Path: mst_str2axi4_slv_mem.DUT.testAxi4WriteMaster_i.axi_vip_0.inst
open streamdata file successful !
open vipdata file successful !
relaunch_sim: Time (s): cpu = 00:00:19 ; elapsed = 00:00:09 . Memory (MB): peak = 10209.992 ; gain = 0.000 ; free physical = 89293 ; free virtual = 94217
run all
Executing Axi4 End Of Simulation checks
$finish called at time : 26770 ns : File "/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/mst_str2axi4_slv_mem.sv" Line 247
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mst_str2axi4_slv_mem'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'mst_str2axi4_slv_mem' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -L axi_vip_v1_1_10 -L xilinx_vip -prj mst_str2axi4_slv_mem_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/mst_str2axi4_slv_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mst_str2axi4_slv_mem
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mst_str2axi4_slv_mem'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.sim/sim_1/behav/xsim'
xelab -wto 3f0ffbce89cc4f29b9f33b71439d9e48 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_10 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mst_str2axi4_slv_mem_behav xil_defaultlib.mst_str2axi4_slv_mem xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 3f0ffbce89cc4f29b9f33b71439d9e48 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_10 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mst_str2axi4_slv_mem_behav xil_defaultlib.mst_str2axi4_slv_mem xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Compiling package xil_defaultlib.testAxi4WriteMaster_axi_vip_0_0_...
Compiling module xil_defaultlib.StreamFifo
Compiling module xil_defaultlib.Stream2Axi4WriteOnlyMasterInterf...
Compiling module xil_defaultlib.testAxi4WriteMaster_Stream2Axi4W...
Compiling module xilinx_vip.axi_vip_axi4pc(WDATA_WIDTH=32,RD...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_HAS_LOCK=0,C_AX...
Compiling module axi_vip_v1_1_10.axi_vip_v1_1_10_top(C_AXI_INTERF...
Compiling module xil_defaultlib.testAxi4WriteMaster_axi_vip_0_0
Compiling module xil_defaultlib.testAxi4WriteMaster
Compiling module xil_defaultlib.testAxi4WriteMaster_wrapper
Compiling module xil_defaultlib.mst_str2axi4_slv_mem
Compiling module xil_defaultlib.glbl
Built simulation snapshot mst_str2axi4_slv_mem_behav
run_program: Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 10209.992 ; gain = 0.000 ; free physical = 89291 ; free virtual = 94216
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 10209.992 ; gain = 0.000 ; free physical = 89291 ; free virtual = 94216
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/testAxi4WriteMaster.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /mst_str2axi4_slv_mem/DUT/testAxi4WriteMaster_i//Stream2Axi4WriteOnly_0/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /mst_str2axi4_slv_mem/DUT/testAxi4WriteMaster_i//axi_vip_0/S_AXI
Time resolution is 1 ps
XilinxAXIVIP: Found at Path: mst_str2axi4_slv_mem.DUT.testAxi4WriteMaster_i.axi_vip_0.inst
open streamdata file successful !
open vipdata file successful !
relaunch_sim: Time (s): cpu = 00:00:21 ; elapsed = 00:00:10 . Memory (MB): peak = 10209.992 ; gain = 0.000 ; free physical = 89286 ; free virtual = 94211
run all
Executing Axi4 End Of Simulation checks
$finish called at time : 26770 ns : File "/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/mst_str2axi4_slv_mem.sv" Line 245
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mst_str2axi4_slv_mem'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'mst_str2axi4_slv_mem' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -L axi_vip_v1_1_10 -L xilinx_vip -prj mst_str2axi4_slv_mem_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/mst_str2axi4_slv_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mst_str2axi4_slv_mem
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mst_str2axi4_slv_mem'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.sim/sim_1/behav/xsim'
xelab -wto 3f0ffbce89cc4f29b9f33b71439d9e48 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_10 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mst_str2axi4_slv_mem_behav xil_defaultlib.mst_str2axi4_slv_mem xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 3f0ffbce89cc4f29b9f33b71439d9e48 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_10 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mst_str2axi4_slv_mem_behav xil_defaultlib.mst_str2axi4_slv_mem xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Compiling package xil_defaultlib.testAxi4WriteMaster_axi_vip_0_0_...
Compiling module xil_defaultlib.StreamFifo
Compiling module xil_defaultlib.Stream2Axi4WriteOnlyMasterInterf...
Compiling module xil_defaultlib.testAxi4WriteMaster_Stream2Axi4W...
Compiling module xilinx_vip.axi_vip_axi4pc(WDATA_WIDTH=32,RD...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_HAS_LOCK=0,C_AX...
Compiling module axi_vip_v1_1_10.axi_vip_v1_1_10_top(C_AXI_INTERF...
Compiling module xil_defaultlib.testAxi4WriteMaster_axi_vip_0_0
Compiling module xil_defaultlib.testAxi4WriteMaster
Compiling module xil_defaultlib.testAxi4WriteMaster_wrapper
Compiling module xil_defaultlib.mst_str2axi4_slv_mem
Compiling module xil_defaultlib.glbl
Built simulation snapshot mst_str2axi4_slv_mem_behav
run_program: Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 10209.992 ; gain = 0.000 ; free physical = 89291 ; free virtual = 94217
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 10209.992 ; gain = 0.000 ; free physical = 89291 ; free virtual = 94217
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/testAxi4WriteMaster.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /mst_str2axi4_slv_mem/DUT/testAxi4WriteMaster_i//Stream2Axi4WriteOnly_0/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /mst_str2axi4_slv_mem/DUT/testAxi4WriteMaster_i//axi_vip_0/S_AXI
Time resolution is 1 ps
XilinxAXIVIP: Found at Path: mst_str2axi4_slv_mem.DUT.testAxi4WriteMaster_i.axi_vip_0.inst
open streamdata file successful !
open vipdata file successful !
relaunch_sim: Time (s): cpu = 00:00:22 ; elapsed = 00:00:10 . Memory (MB): peak = 10209.992 ; gain = 0.000 ; free physical = 89282 ; free virtual = 94208
run all
Executing Axi4 End Of Simulation checks
$finish called at time : 26770 ns : File "/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/mst_str2axi4_slv_mem.sv" Line 245
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/mst_str2axi4_slv_mem/DUT/testAxi4WriteMaster_i/Stream2Axi4WriteOnly_0/m_axi_awaddr}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mst_str2axi4_slv_mem'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'mst_str2axi4_slv_mem' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -L axi_vip_v1_1_10 -L xilinx_vip -prj mst_str2axi4_slv_mem_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mst_str2axi4_slv_mem'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/TestStreamToAXI4WriteOnly.sim/sim_1/behav/xsim'
xelab -wto 3f0ffbce89cc4f29b9f33b71439d9e48 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_10 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mst_str2axi4_slv_mem_behav xil_defaultlib.mst_str2axi4_slv_mem xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 3f0ffbce89cc4f29b9f33b71439d9e48 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_10 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mst_str2axi4_slv_mem_behav xil_defaultlib.mst_str2axi4_slv_mem xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/testAxi4WriteMaster.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /mst_str2axi4_slv_mem/DUT/testAxi4WriteMaster_i//Stream2Axi4WriteOnly_0/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /mst_str2axi4_slv_mem/DUT/testAxi4WriteMaster_i//axi_vip_0/S_AXI
Time resolution is 1 ps
XilinxAXIVIP: Found at Path: mst_str2axi4_slv_mem.DUT.testAxi4WriteMaster_i.axi_vip_0.inst
open streamdata file successful !
open vipdata file successful !
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 10296.043 ; gain = 5.004 ; free physical = 89278 ; free virtual = 94204
run all
Executing Axi4 End Of Simulation checks
$finish called at time : 26770 ns : File "/home/lqx/vivadoProject/TestStreamToAXI4WriteOnly/mst_str2axi4_slv_mem.sv" Line 245
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Jan 27 00:21:15 2022...
