Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2.2 (win64) Build 4126759 Thu Feb  8 23:53:51 MST 2024
| Date         : Mon May 20 10:36:57 2024
| Host         : ERENACAREL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.062        0.000                      0                  628        0.067        0.000                      0                  628        3.000        0.000                       0                   395  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
sys_clk_pin           {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 4.630}        9.259           108.000         
  clkfbout_clk_wiz_0  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        4.062        0.000                      0                  628        0.067        0.000                      0                  628        4.130        0.000                       0                   391  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)              clk_out1_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_out1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_I }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.062ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.130ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.062ns  (required time - arrival time)
  Source:                 h_cntr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            h_sync_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.112ns  (logic 2.048ns (40.064%)  route 3.064ns (59.936%))
  Logic Levels:           4  (CARRY4=2 LUT2=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 7.829 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=389, routed)         1.712    -0.828    pxl_clk
    SLICE_X85Y109        FDRE                                         r  h_cntr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y109        FDRE (Prop_fdre_C_Q)         0.456    -0.372 r  h_cntr_reg_reg[1]/Q
                         net (fo=19, routed)          1.784     1.412    h_cntr_reg_reg__0[1]
    SLICE_X88Y103        LUT2 (Prop_lut2_I1_O)        0.152     1.564 r  h_sync_reg_i_17/O
                         net (fo=1, routed)           0.757     2.320    h_sync_reg_i_17_n_0
    SLICE_X88Y107        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.819     3.139 r  h_sync_reg_reg_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.139    h_sync_reg_reg_i_8_n_0
    SLICE_X88Y108        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     3.393 r  h_sync_reg_reg_i_3/CO[0]
                         net (fo=1, routed)           0.524     3.917    geqOp3_in
    SLICE_X86Y113        LUT2 (Prop_lut2_I1_O)        0.367     4.284 r  h_sync_reg_i_1/O
                         net (fo=1, routed)           0.000     4.284    h_sync_reg0
    SLICE_X86Y113        FDRE                                         r  h_sync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK_I (IN)
                         net (fo=0)                   0.000     9.259    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.162    11.832    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=389, routed)         1.591     7.829    pxl_clk
    SLICE_X86Y113        FDRE                                         r  h_sync_reg_reg/C
                         clock pessimism              0.560     8.389    
                         clock uncertainty           -0.072     8.317    
    SLICE_X86Y113        FDRE (Setup_fdre_C_D)        0.029     8.346    h_sync_reg_reg
  -------------------------------------------------------------------
                         required time                          8.346    
                         arrival time                          -4.284    
  -------------------------------------------------------------------
                         slack                                  4.062    

Slack (MET) :             4.115ns  (required time - arrival time)
  Source:                 MOUSE_X_POS_REG_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_MouseDisplay/enable_mouse_display_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.060ns  (logic 2.425ns (47.929%)  route 2.635ns (52.071%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 7.833 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=389, routed)         1.715    -0.825    pxl_clk
    SLICE_X85Y102        FDRE                                         r  MOUSE_X_POS_REG_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y102        FDRE (Prop_fdre_C_Q)         0.456    -0.369 f  MOUSE_X_POS_REG_reg[2]/Q
                         net (fo=5, routed)           1.132     0.763    Inst_MouseDisplay/Q[2]
    SLICE_X87Y104        LUT1 (Prop_lut1_I0_O)        0.124     0.887 r  Inst_MouseDisplay/i__carry_i_2__0/O
                         net (fo=1, routed)           0.000     0.887    Inst_MouseDisplay/i__carry_i_2__0_n_0
    SLICE_X87Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.437 r  Inst_MouseDisplay/minusOp_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.437    Inst_MouseDisplay/minusOp_inferred__1/i__carry_n_0
    SLICE_X87Y105        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.659 r  Inst_MouseDisplay/minusOp_inferred__1/i__carry__0/O[0]
                         net (fo=1, routed)           0.791     2.449    Inst_MouseDisplay/minusOp_inferred__1/i__carry__0_n_7
    SLICE_X88Y105        LUT2 (Prop_lut2_I1_O)        0.299     2.748 r  Inst_MouseDisplay/i__carry__0_i_3__2/O
                         net (fo=1, routed)           0.000     2.748    Inst_MouseDisplay/i__carry__0_i_3__2_n_0
    SLICE_X88Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.281 r  Inst_MouseDisplay/_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.281    Inst_MouseDisplay/_inferred__1/i__carry__0_n_0
    SLICE_X88Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.398 f  Inst_MouseDisplay/_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.712     4.110    Inst_MouseDisplay/_inferred__1/i__carry__1_n_0
    SLICE_X87Y107        LUT5 (Prop_lut5_I1_O)        0.124     4.234 r  Inst_MouseDisplay/enable_mouse_display_i_1/O
                         net (fo=1, routed)           0.000     4.234    Inst_MouseDisplay/enable_mouse_display_i_1_n_0
    SLICE_X87Y107        FDRE                                         r  Inst_MouseDisplay/enable_mouse_display_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK_I (IN)
                         net (fo=0)                   0.000     9.259    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.162    11.832    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=389, routed)         1.595     7.833    Inst_MouseDisplay/clk_out1
    SLICE_X87Y107        FDRE                                         r  Inst_MouseDisplay/enable_mouse_display_reg/C
                         clock pessimism              0.560     8.393    
                         clock uncertainty           -0.072     8.321    
    SLICE_X87Y107        FDRE (Setup_fdre_C_D)        0.029     8.350    Inst_MouseDisplay/enable_mouse_display_reg
  -------------------------------------------------------------------
                         required time                          8.350    
                         arrival time                          -4.234    
  -------------------------------------------------------------------
                         slack                                  4.115    

Slack (MET) :             4.240ns  (required time - arrival time)
  Source:                 Inst_MouseCtl/x_pos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_MouseCtl/x_pos_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.000ns  (logic 2.453ns (49.061%)  route 2.547ns (50.939%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 7.833 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=389, routed)         1.714    -0.826    Inst_MouseCtl/clk_out1
    SLICE_X83Y103        FDRE                                         r  Inst_MouseCtl/x_pos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y103        FDRE (Prop_fdre_C_Q)         0.456    -0.370 r  Inst_MouseCtl/x_pos_reg[4]/Q
                         net (fo=5, routed)           1.171     0.800    Inst_MouseCtl/x_pos[4]
    SLICE_X84Y103        LUT3 (Prop_lut3_I0_O)        0.124     0.924 r  Inst_MouseCtl/x_pos[7]_i_6/O
                         net (fo=1, routed)           0.000     0.924    Inst_MouseCtl/x_pos[7]_i_6_n_0
    SLICE_X84Y103        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.437 r  Inst_MouseCtl/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.437    Inst_MouseCtl/x_pos_reg[7]_i_2_n_0
    SLICE_X84Y104        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.676 r  Inst_MouseCtl/gtOp_carry_i_1/O[2]
                         net (fo=2, routed)           0.616     2.292    Inst_MouseCtl/plusOp3[10]
    SLICE_X82Y104        LUT2 (Prop_lut2_I0_O)        0.301     2.593 r  Inst_MouseCtl/gtOp_carry_i_3/O
                         net (fo=1, routed)           0.000     2.593    Inst_MouseCtl/gtOp_carry_i_3_n_0
    SLICE_X82Y104        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     3.084 r  Inst_MouseCtl/gtOp_carry/CO[1]
                         net (fo=12, routed)          0.761     3.845    Inst_MouseCtl/gtOp
    SLICE_X84Y101        LUT5 (Prop_lut5_I3_O)        0.329     4.174 r  Inst_MouseCtl/x_pos[0]_i_1/O
                         net (fo=1, routed)           0.000     4.174    Inst_MouseCtl/x_pos[0]_i_1_n_0
    SLICE_X84Y101        FDRE                                         r  Inst_MouseCtl/x_pos_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK_I (IN)
                         net (fo=0)                   0.000     9.259    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.162    11.832    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=389, routed)         1.595     7.833    Inst_MouseCtl/clk_out1
    SLICE_X84Y101        FDRE                                         r  Inst_MouseCtl/x_pos_reg[0]/C
                         clock pessimism              0.576     8.409    
                         clock uncertainty           -0.072     8.337    
    SLICE_X84Y101        FDRE (Setup_fdre_C_D)        0.077     8.414    Inst_MouseCtl/x_pos_reg[0]
  -------------------------------------------------------------------
                         required time                          8.414    
                         arrival time                          -4.174    
  -------------------------------------------------------------------
                         slack                                  4.240    

Slack (MET) :             4.264ns  (required time - arrival time)
  Source:                 Inst_MouseCtl/x_pos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_MouseCtl/x_pos_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.915ns  (logic 2.453ns (49.913%)  route 2.462ns (50.087%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 7.835 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=389, routed)         1.714    -0.826    Inst_MouseCtl/clk_out1
    SLICE_X83Y103        FDRE                                         r  Inst_MouseCtl/x_pos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y103        FDRE (Prop_fdre_C_Q)         0.456    -0.370 r  Inst_MouseCtl/x_pos_reg[4]/Q
                         net (fo=5, routed)           1.171     0.800    Inst_MouseCtl/x_pos[4]
    SLICE_X84Y103        LUT3 (Prop_lut3_I0_O)        0.124     0.924 r  Inst_MouseCtl/x_pos[7]_i_6/O
                         net (fo=1, routed)           0.000     0.924    Inst_MouseCtl/x_pos[7]_i_6_n_0
    SLICE_X84Y103        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.437 r  Inst_MouseCtl/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.437    Inst_MouseCtl/x_pos_reg[7]_i_2_n_0
    SLICE_X84Y104        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.676 r  Inst_MouseCtl/gtOp_carry_i_1/O[2]
                         net (fo=2, routed)           0.616     2.292    Inst_MouseCtl/plusOp3[10]
    SLICE_X82Y104        LUT2 (Prop_lut2_I0_O)        0.301     2.593 r  Inst_MouseCtl/gtOp_carry_i_3/O
                         net (fo=1, routed)           0.000     2.593    Inst_MouseCtl/gtOp_carry_i_3_n_0
    SLICE_X82Y104        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     3.084 r  Inst_MouseCtl/gtOp_carry/CO[1]
                         net (fo=12, routed)          0.675     3.759    Inst_MouseCtl/gtOp
    SLICE_X86Y102        LUT5 (Prop_lut5_I3_O)        0.329     4.088 r  Inst_MouseCtl/x_pos[1]_i_1/O
                         net (fo=1, routed)           0.000     4.088    Inst_MouseCtl/x_pos[1]_i_1_n_0
    SLICE_X86Y102        FDRE                                         r  Inst_MouseCtl/x_pos_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK_I (IN)
                         net (fo=0)                   0.000     9.259    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.162    11.832    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=389, routed)         1.597     7.835    Inst_MouseCtl/clk_out1
    SLICE_X86Y102        FDRE                                         r  Inst_MouseCtl/x_pos_reg[1]/C
                         clock pessimism              0.560     8.395    
                         clock uncertainty           -0.072     8.323    
    SLICE_X86Y102        FDRE (Setup_fdre_C_D)        0.029     8.352    Inst_MouseCtl/x_pos_reg[1]
  -------------------------------------------------------------------
                         required time                          8.352    
                         arrival time                          -4.088    
  -------------------------------------------------------------------
                         slack                                  4.264    

Slack (MET) :             4.267ns  (required time - arrival time)
  Source:                 Inst_MouseCtl/x_pos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_MouseCtl/x_pos_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.915ns  (logic 2.453ns (49.913%)  route 2.462ns (50.087%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 7.835 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=389, routed)         1.714    -0.826    Inst_MouseCtl/clk_out1
    SLICE_X83Y103        FDRE                                         r  Inst_MouseCtl/x_pos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y103        FDRE (Prop_fdre_C_Q)         0.456    -0.370 r  Inst_MouseCtl/x_pos_reg[4]/Q
                         net (fo=5, routed)           1.171     0.800    Inst_MouseCtl/x_pos[4]
    SLICE_X84Y103        LUT3 (Prop_lut3_I0_O)        0.124     0.924 r  Inst_MouseCtl/x_pos[7]_i_6/O
                         net (fo=1, routed)           0.000     0.924    Inst_MouseCtl/x_pos[7]_i_6_n_0
    SLICE_X84Y103        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.437 r  Inst_MouseCtl/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.437    Inst_MouseCtl/x_pos_reg[7]_i_2_n_0
    SLICE_X84Y104        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.676 r  Inst_MouseCtl/gtOp_carry_i_1/O[2]
                         net (fo=2, routed)           0.616     2.292    Inst_MouseCtl/plusOp3[10]
    SLICE_X82Y104        LUT2 (Prop_lut2_I0_O)        0.301     2.593 r  Inst_MouseCtl/gtOp_carry_i_3/O
                         net (fo=1, routed)           0.000     2.593    Inst_MouseCtl/gtOp_carry_i_3_n_0
    SLICE_X82Y104        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     3.084 f  Inst_MouseCtl/gtOp_carry/CO[1]
                         net (fo=12, routed)          0.675     3.759    Inst_MouseCtl/gtOp
    SLICE_X86Y102        LUT5 (Prop_lut5_I4_O)        0.329     4.088 r  Inst_MouseCtl/x_pos[8]_i_1/O
                         net (fo=1, routed)           0.000     4.088    Inst_MouseCtl/x_pos[8]_i_1_n_0
    SLICE_X86Y102        FDRE                                         r  Inst_MouseCtl/x_pos_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK_I (IN)
                         net (fo=0)                   0.000     9.259    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.162    11.832    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=389, routed)         1.597     7.835    Inst_MouseCtl/clk_out1
    SLICE_X86Y102        FDRE                                         r  Inst_MouseCtl/x_pos_reg[8]/C
                         clock pessimism              0.560     8.395    
                         clock uncertainty           -0.072     8.323    
    SLICE_X86Y102        FDRE (Setup_fdre_C_D)        0.032     8.355    Inst_MouseCtl/x_pos_reg[8]
  -------------------------------------------------------------------
                         required time                          8.355    
                         arrival time                          -4.088    
  -------------------------------------------------------------------
                         slack                                  4.267    

Slack (MET) :             4.269ns  (required time - arrival time)
  Source:                 Inst_MouseCtl/x_pos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_MouseCtl/x_pos_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.912ns  (logic 2.453ns (49.944%)  route 2.459ns (50.056%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 7.835 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=389, routed)         1.714    -0.826    Inst_MouseCtl/clk_out1
    SLICE_X83Y103        FDRE                                         r  Inst_MouseCtl/x_pos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y103        FDRE (Prop_fdre_C_Q)         0.456    -0.370 r  Inst_MouseCtl/x_pos_reg[4]/Q
                         net (fo=5, routed)           1.171     0.800    Inst_MouseCtl/x_pos[4]
    SLICE_X84Y103        LUT3 (Prop_lut3_I0_O)        0.124     0.924 r  Inst_MouseCtl/x_pos[7]_i_6/O
                         net (fo=1, routed)           0.000     0.924    Inst_MouseCtl/x_pos[7]_i_6_n_0
    SLICE_X84Y103        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.437 r  Inst_MouseCtl/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.437    Inst_MouseCtl/x_pos_reg[7]_i_2_n_0
    SLICE_X84Y104        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.676 r  Inst_MouseCtl/gtOp_carry_i_1/O[2]
                         net (fo=2, routed)           0.616     2.292    Inst_MouseCtl/plusOp3[10]
    SLICE_X82Y104        LUT2 (Prop_lut2_I0_O)        0.301     2.593 r  Inst_MouseCtl/gtOp_carry_i_3/O
                         net (fo=1, routed)           0.000     2.593    Inst_MouseCtl/gtOp_carry_i_3_n_0
    SLICE_X82Y104        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     3.084 r  Inst_MouseCtl/gtOp_carry/CO[1]
                         net (fo=12, routed)          0.672     3.756    Inst_MouseCtl/gtOp
    SLICE_X86Y102        LUT5 (Prop_lut5_I3_O)        0.329     4.085 r  Inst_MouseCtl/x_pos[2]_i_1/O
                         net (fo=1, routed)           0.000     4.085    Inst_MouseCtl/x_pos[2]_i_1_n_0
    SLICE_X86Y102        FDRE                                         r  Inst_MouseCtl/x_pos_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK_I (IN)
                         net (fo=0)                   0.000     9.259    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.162    11.832    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=389, routed)         1.597     7.835    Inst_MouseCtl/clk_out1
    SLICE_X86Y102        FDRE                                         r  Inst_MouseCtl/x_pos_reg[2]/C
                         clock pessimism              0.560     8.395    
                         clock uncertainty           -0.072     8.323    
    SLICE_X86Y102        FDRE (Setup_fdre_C_D)        0.031     8.354    Inst_MouseCtl/x_pos_reg[2]
  -------------------------------------------------------------------
                         required time                          8.354    
                         arrival time                          -4.085    
  -------------------------------------------------------------------
                         slack                                  4.269    

Slack (MET) :             4.269ns  (required time - arrival time)
  Source:                 Inst_MouseCtl/x_pos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_MouseCtl/x_pos_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.911ns  (logic 2.453ns (49.945%)  route 2.458ns (50.055%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 7.835 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=389, routed)         1.714    -0.826    Inst_MouseCtl/clk_out1
    SLICE_X83Y103        FDRE                                         r  Inst_MouseCtl/x_pos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y103        FDRE (Prop_fdre_C_Q)         0.456    -0.370 r  Inst_MouseCtl/x_pos_reg[4]/Q
                         net (fo=5, routed)           1.171     0.800    Inst_MouseCtl/x_pos[4]
    SLICE_X84Y103        LUT3 (Prop_lut3_I0_O)        0.124     0.924 r  Inst_MouseCtl/x_pos[7]_i_6/O
                         net (fo=1, routed)           0.000     0.924    Inst_MouseCtl/x_pos[7]_i_6_n_0
    SLICE_X84Y103        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.437 r  Inst_MouseCtl/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.437    Inst_MouseCtl/x_pos_reg[7]_i_2_n_0
    SLICE_X84Y104        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.676 r  Inst_MouseCtl/gtOp_carry_i_1/O[2]
                         net (fo=2, routed)           0.616     2.292    Inst_MouseCtl/plusOp3[10]
    SLICE_X82Y104        LUT2 (Prop_lut2_I0_O)        0.301     2.593 r  Inst_MouseCtl/gtOp_carry_i_3/O
                         net (fo=1, routed)           0.000     2.593    Inst_MouseCtl/gtOp_carry_i_3_n_0
    SLICE_X82Y104        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     3.084 r  Inst_MouseCtl/gtOp_carry/CO[1]
                         net (fo=12, routed)          0.672     3.756    Inst_MouseCtl/gtOp
    SLICE_X86Y102        LUT5 (Prop_lut5_I3_O)        0.329     4.085 r  Inst_MouseCtl/x_pos[3]_i_1/O
                         net (fo=1, routed)           0.000     4.085    Inst_MouseCtl/x_pos[3]_i_1_n_0
    SLICE_X86Y102        FDRE                                         r  Inst_MouseCtl/x_pos_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK_I (IN)
                         net (fo=0)                   0.000     9.259    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.162    11.832    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=389, routed)         1.597     7.835    Inst_MouseCtl/clk_out1
    SLICE_X86Y102        FDRE                                         r  Inst_MouseCtl/x_pos_reg[3]/C
                         clock pessimism              0.560     8.395    
                         clock uncertainty           -0.072     8.323    
    SLICE_X86Y102        FDRE (Setup_fdre_C_D)        0.031     8.354    Inst_MouseCtl/x_pos_reg[3]
  -------------------------------------------------------------------
                         required time                          8.354    
                         arrival time                          -4.085    
  -------------------------------------------------------------------
                         slack                                  4.269    

Slack (MET) :             4.429ns  (required time - arrival time)
  Source:                 Inst_MouseCtl/x_pos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_MouseCtl/x_pos_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.787ns  (logic 2.453ns (51.239%)  route 2.334ns (48.761%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 7.832 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=389, routed)         1.714    -0.826    Inst_MouseCtl/clk_out1
    SLICE_X83Y103        FDRE                                         r  Inst_MouseCtl/x_pos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y103        FDRE (Prop_fdre_C_Q)         0.456    -0.370 r  Inst_MouseCtl/x_pos_reg[4]/Q
                         net (fo=5, routed)           1.171     0.800    Inst_MouseCtl/x_pos[4]
    SLICE_X84Y103        LUT3 (Prop_lut3_I0_O)        0.124     0.924 r  Inst_MouseCtl/x_pos[7]_i_6/O
                         net (fo=1, routed)           0.000     0.924    Inst_MouseCtl/x_pos[7]_i_6_n_0
    SLICE_X84Y103        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.437 r  Inst_MouseCtl/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.437    Inst_MouseCtl/x_pos_reg[7]_i_2_n_0
    SLICE_X84Y104        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.676 r  Inst_MouseCtl/gtOp_carry_i_1/O[2]
                         net (fo=2, routed)           0.616     2.292    Inst_MouseCtl/plusOp3[10]
    SLICE_X82Y104        LUT2 (Prop_lut2_I0_O)        0.301     2.593 r  Inst_MouseCtl/gtOp_carry_i_3/O
                         net (fo=1, routed)           0.000     2.593    Inst_MouseCtl/gtOp_carry_i_3_n_0
    SLICE_X82Y104        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     3.084 r  Inst_MouseCtl/gtOp_carry/CO[1]
                         net (fo=12, routed)          0.548     3.632    Inst_MouseCtl/gtOp
    SLICE_X83Y103        LUT5 (Prop_lut5_I3_O)        0.329     3.961 r  Inst_MouseCtl/x_pos[4]_i_1/O
                         net (fo=1, routed)           0.000     3.961    Inst_MouseCtl/x_pos[4]_i_1_n_0
    SLICE_X83Y103        FDRE                                         r  Inst_MouseCtl/x_pos_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK_I (IN)
                         net (fo=0)                   0.000     9.259    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.162    11.832    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=389, routed)         1.594     7.832    Inst_MouseCtl/clk_out1
    SLICE_X83Y103        FDRE                                         r  Inst_MouseCtl/x_pos_reg[4]/C
                         clock pessimism              0.601     8.433    
                         clock uncertainty           -0.072     8.361    
    SLICE_X83Y103        FDRE (Setup_fdre_C_D)        0.029     8.390    Inst_MouseCtl/x_pos_reg[4]
  -------------------------------------------------------------------
                         required time                          8.390    
                         arrival time                          -3.961    
  -------------------------------------------------------------------
                         slack                                  4.429    

Slack (MET) :             4.434ns  (required time - arrival time)
  Source:                 Inst_MouseCtl/x_pos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_MouseCtl/x_pos_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.784ns  (logic 2.453ns (51.271%)  route 2.331ns (48.729%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 7.832 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=389, routed)         1.714    -0.826    Inst_MouseCtl/clk_out1
    SLICE_X83Y103        FDRE                                         r  Inst_MouseCtl/x_pos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y103        FDRE (Prop_fdre_C_Q)         0.456    -0.370 r  Inst_MouseCtl/x_pos_reg[4]/Q
                         net (fo=5, routed)           1.171     0.800    Inst_MouseCtl/x_pos[4]
    SLICE_X84Y103        LUT3 (Prop_lut3_I0_O)        0.124     0.924 r  Inst_MouseCtl/x_pos[7]_i_6/O
                         net (fo=1, routed)           0.000     0.924    Inst_MouseCtl/x_pos[7]_i_6_n_0
    SLICE_X84Y103        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.437 r  Inst_MouseCtl/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.437    Inst_MouseCtl/x_pos_reg[7]_i_2_n_0
    SLICE_X84Y104        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.676 r  Inst_MouseCtl/gtOp_carry_i_1/O[2]
                         net (fo=2, routed)           0.616     2.292    Inst_MouseCtl/plusOp3[10]
    SLICE_X82Y104        LUT2 (Prop_lut2_I0_O)        0.301     2.593 r  Inst_MouseCtl/gtOp_carry_i_3/O
                         net (fo=1, routed)           0.000     2.593    Inst_MouseCtl/gtOp_carry_i_3_n_0
    SLICE_X82Y104        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     3.084 r  Inst_MouseCtl/gtOp_carry/CO[1]
                         net (fo=12, routed)          0.545     3.629    Inst_MouseCtl/gtOp
    SLICE_X83Y103        LUT5 (Prop_lut5_I3_O)        0.329     3.958 r  Inst_MouseCtl/x_pos[5]_i_1/O
                         net (fo=1, routed)           0.000     3.958    Inst_MouseCtl/x_pos[5]_i_1_n_0
    SLICE_X83Y103        FDRE                                         r  Inst_MouseCtl/x_pos_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK_I (IN)
                         net (fo=0)                   0.000     9.259    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.162    11.832    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=389, routed)         1.594     7.832    Inst_MouseCtl/clk_out1
    SLICE_X83Y103        FDRE                                         r  Inst_MouseCtl/x_pos_reg[5]/C
                         clock pessimism              0.601     8.433    
                         clock uncertainty           -0.072     8.361    
    SLICE_X83Y103        FDRE (Setup_fdre_C_D)        0.031     8.392    Inst_MouseCtl/x_pos_reg[5]
  -------------------------------------------------------------------
                         required time                          8.392    
                         arrival time                          -3.958    
  -------------------------------------------------------------------
                         slack                                  4.434    

Slack (MET) :             4.455ns  (required time - arrival time)
  Source:                 h_cntr_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            v_cntr_reg_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.182ns  (logic 0.828ns (19.800%)  route 3.354ns (80.200%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 7.829 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=389, routed)         1.712    -0.828    pxl_clk
    SLICE_X85Y110        FDRE                                         r  h_cntr_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y110        FDRE (Prop_fdre_C_Q)         0.456    -0.372 r  h_cntr_reg_reg[7]/Q
                         net (fo=12, routed)          1.172     0.800    h_cntr_reg_reg__0[7]
    SLICE_X85Y108        LUT4 (Prop_lut4_I1_O)        0.124     0.924 r  h_cntr_reg[0]_i_3/O
                         net (fo=1, routed)           0.433     1.357    h_cntr_reg[0]_i_3_n_0
    SLICE_X85Y108        LUT5 (Prop_lut5_I0_O)        0.124     1.481 r  h_cntr_reg[0]_i_1/O
                         net (fo=24, routed)          1.258     2.739    eqOp4_in
    SLICE_X82Y110        LUT6 (Prop_lut6_I5_O)        0.124     2.863 r  v_cntr_reg[0]_i_1/O
                         net (fo=12, routed)          0.491     3.354    v_cntr_reg0
    SLICE_X84Y111        FDRE                                         r  v_cntr_reg_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK_I (IN)
                         net (fo=0)                   0.000     9.259    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.162    11.832    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=389, routed)         1.591     7.829    pxl_clk
    SLICE_X84Y111        FDRE                                         r  v_cntr_reg_reg[10]/C
                         clock pessimism              0.576     8.405    
                         clock uncertainty           -0.072     8.333    
    SLICE_X84Y111        FDRE (Setup_fdre_C_R)       -0.524     7.809    v_cntr_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          7.809    
                         arrival time                          -3.354    
  -------------------------------------------------------------------
                         slack                                  4.455    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 Inst_MouseCtl/Inst_Ps2Interface/rx_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_MouseCtl/y_overflow_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.148ns (42.475%)  route 0.200ns (57.525%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=389, routed)         0.608    -0.556    Inst_MouseCtl/Inst_Ps2Interface/clk_out1
    SLICE_X88Y99         FDRE                                         r  Inst_MouseCtl/Inst_Ps2Interface/rx_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y99         FDRE (Prop_fdre_C_Q)         0.148    -0.408 r  Inst_MouseCtl/Inst_Ps2Interface/rx_data_reg[7]/Q
                         net (fo=7, routed)           0.200    -0.208    Inst_MouseCtl/Inst_Ps2Interface_n_10
    SLICE_X85Y100        FDRE                                         r  Inst_MouseCtl/y_overflow_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=389, routed)         0.873    -0.800    Inst_MouseCtl/clk_out1
    SLICE_X85Y100        FDRE                                         r  Inst_MouseCtl/y_overflow_reg/C
                         clock pessimism              0.509    -0.291    
    SLICE_X85Y100        FDRE (Hold_fdre_C_D)         0.017    -0.274    Inst_MouseCtl/y_overflow_reg
  -------------------------------------------------------------------
                         required time                          0.274    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 Inst_MouseCtl/Inst_Ps2Interface/rx_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_MouseCtl/y_inc_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.246ns (55.718%)  route 0.196ns (44.282%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=389, routed)         0.608    -0.556    Inst_MouseCtl/Inst_Ps2Interface/clk_out1
    SLICE_X88Y99         FDRE                                         r  Inst_MouseCtl/Inst_Ps2Interface/rx_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y99         FDRE (Prop_fdre_C_Q)         0.148    -0.408 r  Inst_MouseCtl/Inst_Ps2Interface/rx_data_reg[7]/Q
                         net (fo=7, routed)           0.196    -0.213    Inst_MouseCtl/Inst_Ps2Interface/Q[7]
    SLICE_X83Y100        LUT6 (Prop_lut6_I5_O)        0.098    -0.115 r  Inst_MouseCtl/Inst_Ps2Interface/y_inc[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.115    Inst_MouseCtl/Inst_Ps2Interface_n_19
    SLICE_X83Y100        FDRE                                         r  Inst_MouseCtl/y_inc_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=389, routed)         0.873    -0.800    Inst_MouseCtl/clk_out1
    SLICE_X83Y100        FDRE                                         r  Inst_MouseCtl/y_inc_reg[7]/C
                         clock pessimism              0.509    -0.291    
    SLICE_X83Y100        FDRE (Hold_fdre_C_D)         0.092    -0.199    Inst_MouseCtl/y_inc_reg[7]
  -------------------------------------------------------------------
                         required time                          0.199    
                         arrival time                          -0.115    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 Inst_MouseCtl/Inst_Ps2Interface/rx_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_MouseCtl/x_inc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.164ns (40.425%)  route 0.242ns (59.575%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=389, routed)         0.608    -0.556    Inst_MouseCtl/Inst_Ps2Interface/clk_out1
    SLICE_X88Y99         FDRE                                         r  Inst_MouseCtl/Inst_Ps2Interface/rx_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.392 r  Inst_MouseCtl/Inst_Ps2Interface/rx_data_reg[2]/Q
                         net (fo=9, routed)           0.242    -0.151    Inst_MouseCtl/Inst_Ps2Interface_n_15
    SLICE_X85Y101        FDRE                                         r  Inst_MouseCtl/x_inc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=389, routed)         0.873    -0.800    Inst_MouseCtl/clk_out1
    SLICE_X85Y101        FDRE                                         r  Inst_MouseCtl/x_inc_reg[2]/C
                         clock pessimism              0.509    -0.291    
    SLICE_X85Y101        FDRE (Hold_fdre_C_D)         0.047    -0.244    Inst_MouseCtl/x_inc_reg[2]
  -------------------------------------------------------------------
                         required time                          0.244    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 Inst_MouseCtl/Inst_Ps2Interface/rx_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_MouseCtl/y_inc_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.249ns (52.719%)  route 0.223ns (47.281%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=389, routed)         0.608    -0.556    Inst_MouseCtl/Inst_Ps2Interface/clk_out1
    SLICE_X88Y99         FDRE                                         r  Inst_MouseCtl/Inst_Ps2Interface/rx_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y99         FDRE (Prop_fdre_C_Q)         0.148    -0.408 r  Inst_MouseCtl/Inst_Ps2Interface/rx_data_reg[4]/Q
                         net (fo=10, routed)          0.223    -0.185    Inst_MouseCtl/Inst_Ps2Interface/Q[4]
    SLICE_X83Y100        LUT5 (Prop_lut5_I2_O)        0.101    -0.084 r  Inst_MouseCtl/Inst_Ps2Interface/y_inc[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.084    Inst_MouseCtl/Inst_Ps2Interface_n_20
    SLICE_X83Y100        FDRE                                         r  Inst_MouseCtl/y_inc_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=389, routed)         0.873    -0.800    Inst_MouseCtl/clk_out1
    SLICE_X83Y100        FDRE                                         r  Inst_MouseCtl/y_inc_reg[6]/C
                         clock pessimism              0.509    -0.291    
    SLICE_X83Y100        FDRE (Hold_fdre_C_D)         0.107    -0.184    Inst_MouseCtl/y_inc_reg[6]
  -------------------------------------------------------------------
                         required time                          0.184    
                         arrival time                          -0.084    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 Inst_MouseCtl/tx_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_MouseCtl/Inst_Ps2Interface/frame_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.206ns (41.898%)  route 0.286ns (58.102%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=389, routed)         0.602    -0.562    Inst_MouseCtl/clk_out1
    SLICE_X88Y100        FDRE                                         r  Inst_MouseCtl/tx_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y100        FDRE (Prop_fdre_C_Q)         0.164    -0.398 r  Inst_MouseCtl/tx_data_reg[2]/Q
                         net (fo=2, routed)           0.286    -0.113    Inst_MouseCtl/Inst_Ps2Interface/frame_reg[8]_0[2]
    SLICE_X89Y99         LUT3 (Prop_lut3_I0_O)        0.042    -0.071 r  Inst_MouseCtl/Inst_Ps2Interface/frame[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.071    Inst_MouseCtl/Inst_Ps2Interface/p_1_in[3]
    SLICE_X89Y99         FDRE                                         r  Inst_MouseCtl/Inst_Ps2Interface/frame_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=389, routed)         0.880    -0.793    Inst_MouseCtl/Inst_Ps2Interface/clk_out1
    SLICE_X89Y99         FDRE                                         r  Inst_MouseCtl/Inst_Ps2Interface/frame_reg[3]/C
                         clock pessimism              0.509    -0.284    
    SLICE_X89Y99         FDRE (Hold_fdre_C_D)         0.107    -0.177    Inst_MouseCtl/Inst_Ps2Interface/frame_reg[3]
  -------------------------------------------------------------------
                         required time                          0.177    
                         arrival time                          -0.071    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 Inst_MouseCtl/Inst_Ps2Interface/rx_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_MouseCtl/y_inc_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.246ns (52.417%)  route 0.223ns (47.583%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=389, routed)         0.608    -0.556    Inst_MouseCtl/Inst_Ps2Interface/clk_out1
    SLICE_X88Y99         FDRE                                         r  Inst_MouseCtl/Inst_Ps2Interface/rx_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y99         FDRE (Prop_fdre_C_Q)         0.148    -0.408 r  Inst_MouseCtl/Inst_Ps2Interface/rx_data_reg[4]/Q
                         net (fo=10, routed)          0.223    -0.185    Inst_MouseCtl/Inst_Ps2Interface/Q[4]
    SLICE_X83Y100        LUT4 (Prop_lut4_I0_O)        0.098    -0.087 r  Inst_MouseCtl/Inst_Ps2Interface/y_inc[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.087    Inst_MouseCtl/Inst_Ps2Interface_n_21
    SLICE_X83Y100        FDRE                                         r  Inst_MouseCtl/y_inc_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=389, routed)         0.873    -0.800    Inst_MouseCtl/clk_out1
    SLICE_X83Y100        FDRE                                         r  Inst_MouseCtl/y_inc_reg[5]/C
                         clock pessimism              0.509    -0.291    
    SLICE_X83Y100        FDRE (Hold_fdre_C_D)         0.091    -0.200    Inst_MouseCtl/y_inc_reg[5]
  -------------------------------------------------------------------
                         required time                          0.200    
                         arrival time                          -0.087    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 Inst_MouseCtl/tx_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_MouseCtl/Inst_Ps2Interface/tx_parity_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.209ns (43.294%)  route 0.274ns (56.706%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=389, routed)         0.602    -0.562    Inst_MouseCtl/clk_out1
    SLICE_X88Y100        FDRE                                         r  Inst_MouseCtl/tx_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y100        FDRE (Prop_fdre_C_Q)         0.164    -0.398 r  Inst_MouseCtl/tx_data_reg[1]/Q
                         net (fo=2, routed)           0.274    -0.124    Inst_MouseCtl/Inst_Ps2Interface/frame_reg[8]_0[1]
    SLICE_X87Y99         LUT4 (Prop_lut4_I2_O)        0.045    -0.079 r  Inst_MouseCtl/Inst_Ps2Interface/tx_parity_i_1/O
                         net (fo=1, routed)           0.000    -0.079    Inst_MouseCtl/Inst_Ps2Interface/tx_parity_i_1_n_0
    SLICE_X87Y99         FDRE                                         r  Inst_MouseCtl/Inst_Ps2Interface/tx_parity_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=389, routed)         0.880    -0.793    Inst_MouseCtl/Inst_Ps2Interface/clk_out1
    SLICE_X87Y99         FDRE                                         r  Inst_MouseCtl/Inst_Ps2Interface/tx_parity_reg/C
                         clock pessimism              0.509    -0.284    
    SLICE_X87Y99         FDRE (Hold_fdre_C_D)         0.091    -0.193    Inst_MouseCtl/Inst_Ps2Interface/tx_parity_reg
  -------------------------------------------------------------------
                         required time                          0.193    
                         arrival time                          -0.079    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 Inst_MouseCtl/Inst_Ps2Interface/rx_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_MouseCtl/x_inc_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.148ns (36.508%)  route 0.257ns (63.492%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=389, routed)         0.608    -0.556    Inst_MouseCtl/Inst_Ps2Interface/clk_out1
    SLICE_X88Y99         FDRE                                         r  Inst_MouseCtl/Inst_Ps2Interface/rx_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y99         FDRE (Prop_fdre_C_Q)         0.148    -0.408 r  Inst_MouseCtl/Inst_Ps2Interface/rx_data_reg[6]/Q
                         net (fo=8, routed)           0.257    -0.151    Inst_MouseCtl/p_0_in
    SLICE_X85Y101        FDRE                                         r  Inst_MouseCtl/x_inc_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=389, routed)         0.873    -0.800    Inst_MouseCtl/clk_out1
    SLICE_X85Y101        FDRE                                         r  Inst_MouseCtl/x_inc_reg[6]/C
                         clock pessimism              0.509    -0.291    
    SLICE_X85Y101        FDRE (Hold_fdre_C_D)         0.023    -0.268    Inst_MouseCtl/x_inc_reg[6]
  -------------------------------------------------------------------
                         required time                          0.268    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 Inst_MouseCtl/Inst_Ps2Interface/frame_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_MouseCtl/Inst_Ps2Interface/rx_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.141ns (65.549%)  route 0.074ns (34.451%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=389, routed)         0.608    -0.556    Inst_MouseCtl/Inst_Ps2Interface/clk_out1
    SLICE_X89Y99         FDRE                                         r  Inst_MouseCtl/Inst_Ps2Interface/frame_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  Inst_MouseCtl/Inst_Ps2Interface/frame_reg[4]/Q
                         net (fo=3, routed)           0.074    -0.341    Inst_MouseCtl/Inst_Ps2Interface/CONV_INTEGER[3]
    SLICE_X88Y99         FDRE                                         r  Inst_MouseCtl/Inst_Ps2Interface/rx_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=389, routed)         0.880    -0.793    Inst_MouseCtl/Inst_Ps2Interface/clk_out1
    SLICE_X88Y99         FDRE                                         r  Inst_MouseCtl/Inst_Ps2Interface/rx_data_reg[3]/C
                         clock pessimism              0.250    -0.543    
    SLICE_X88Y99         FDRE (Hold_fdre_C_D)         0.076    -0.467    Inst_MouseCtl/Inst_Ps2Interface/rx_data_reg[3]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 Inst_MouseCtl/x_new_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_MouseCtl/x_pos_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.128ns (38.816%)  route 0.202ns (61.184%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=389, routed)         0.607    -0.557    Inst_MouseCtl/clk_out1
    SLICE_X85Y99         FDRE                                         r  Inst_MouseCtl/x_new_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y99         FDRE (Prop_fdre_C_Q)         0.128    -0.429 r  Inst_MouseCtl/x_new_reg/Q
                         net (fo=12, routed)          0.202    -0.228    Inst_MouseCtl/x_new_reg_n_0
    SLICE_X84Y101        FDRE                                         r  Inst_MouseCtl/x_pos_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=389, routed)         0.873    -0.800    Inst_MouseCtl/clk_out1
    SLICE_X84Y101        FDRE                                         r  Inst_MouseCtl/x_pos_reg[0]/C
                         clock pessimism              0.509    -0.291    
    SLICE_X84Y101        FDRE (Hold_fdre_C_CE)       -0.069    -0.360    Inst_MouseCtl/x_pos_reg[0]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.133    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 4.630 }
Period(ns):         9.259
Sources:            { clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         9.259       7.104      BUFGCTRL_X0Y16   clk_wiz_0_inst/U0/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         9.259       8.010      MMCME2_ADV_X1Y2  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X85Y103    MOUSE_X_POS_REG_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X87Y105    MOUSE_X_POS_REG_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X87Y105    MOUSE_X_POS_REG_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X85Y102    MOUSE_X_POS_REG_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X85Y102    MOUSE_X_POS_REG_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X85Y102    MOUSE_X_POS_REG_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X85Y102    MOUSE_X_POS_REG_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X85Y103    MOUSE_X_POS_REG_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.259       204.101    MMCME2_ADV_X1Y2  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X85Y103    MOUSE_X_POS_REG_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X85Y103    MOUSE_X_POS_REG_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X87Y105    MOUSE_X_POS_REG_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X87Y105    MOUSE_X_POS_REG_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X87Y105    MOUSE_X_POS_REG_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X87Y105    MOUSE_X_POS_REG_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X85Y102    MOUSE_X_POS_REG_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X85Y102    MOUSE_X_POS_REG_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X85Y102    MOUSE_X_POS_REG_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X85Y102    MOUSE_X_POS_REG_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X85Y103    MOUSE_X_POS_REG_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X85Y103    MOUSE_X_POS_REG_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X87Y105    MOUSE_X_POS_REG_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X87Y105    MOUSE_X_POS_REG_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X87Y105    MOUSE_X_POS_REG_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X87Y105    MOUSE_X_POS_REG_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X85Y102    MOUSE_X_POS_REG_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X85Y102    MOUSE_X_POS_REG_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X85Y102    MOUSE_X_POS_REG_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X85Y102    MOUSE_X_POS_REG_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   clk_wiz_0_inst/U0/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 h_sync_reg_dly_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_HS_O
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.918ns  (logic 4.021ns (45.086%)  route 4.897ns (54.914%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=389, routed)         1.709    -0.831    pxl_clk
    SLICE_X86Y115        FDRE                                         r  h_sync_reg_dly_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y115        FDRE (Prop_fdre_C_Q)         0.456    -0.375 r  h_sync_reg_dly_reg/Q
                         net (fo=1, routed)           4.897     4.522    VGA_HS_O_OBUF
    B11                  OBUF (Prop_obuf_I_O)         3.565     8.086 r  VGA_HS_O_OBUF_inst/O
                         net (fo=0)                   0.000     8.086    VGA_HS_O
    B11                                                               r  VGA_HS_O (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v_sync_reg_dly_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_VS_O
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.841ns  (logic 4.021ns (45.487%)  route 4.819ns (54.513%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=389, routed)         1.706    -0.834    pxl_clk
    SLICE_X81Y110        FDRE                                         r  v_sync_reg_dly_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y110        FDRE (Prop_fdre_C_Q)         0.456    -0.378 r  v_sync_reg_dly_reg/Q
                         net (fo=1, routed)           4.819     4.441    VGA_VS_O_OBUF
    B12                  OBUF (Prop_obuf_I_O)         3.565     8.006 r  VGA_VS_O_OBUF_inst/O
                         net (fo=0)                   0.000     8.006    VGA_VS_O
    B12                                                               r  VGA_VS_O (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_blue_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_BLUE_O[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.880ns  (logic 4.003ns (58.186%)  route 2.877ns (41.814%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=389, routed)         1.711    -0.829    pxl_clk
    SLICE_X86Y114        FDRE                                         r  vga_blue_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y114        FDRE (Prop_fdre_C_Q)         0.456    -0.373 r  vga_blue_reg_reg[0]/Q
                         net (fo=1, routed)           2.877     2.504    VGA_BLUE_O_OBUF[0]
    B7                   OBUF (Prop_obuf_I_O)         3.547     6.051 r  VGA_BLUE_O_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.051    VGA_BLUE_O[0]
    B7                                                                r  VGA_BLUE_O[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_MouseCtl/Inst_Ps2Interface/ps2_clk_h_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            PS2_CLK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.757ns  (logic 4.060ns (60.081%)  route 2.697ns (39.919%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=389, routed)         1.733    -0.807    Inst_MouseCtl/Inst_Ps2Interface/clk_out1
    SLICE_X88Y97         FDRE                                         r  Inst_MouseCtl/Inst_Ps2Interface/ps2_clk_h_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y97         FDRE (Prop_fdre_C_Q)         0.518    -0.289 f  Inst_MouseCtl/Inst_Ps2Interface/ps2_clk_h_reg_inv/Q
                         net (fo=1, routed)           2.697     2.409    PS2_CLK_IOBUF_inst/T
    F4                   OBUFT (TriStatE_obuft_T_O)
                                                      3.542     5.951 r  PS2_CLK_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     5.951    PS2_CLK
    F4                                                                r  PS2_CLK (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_blue_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_BLUE_O[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.739ns  (logic 4.070ns (60.392%)  route 2.669ns (39.608%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=389, routed)         1.711    -0.829    pxl_clk
    SLICE_X88Y113        FDRE                                         r  vga_blue_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y113        FDRE (Prop_fdre_C_Q)         0.518    -0.311 r  vga_blue_reg_reg[3]/Q
                         net (fo=1, routed)           2.669     2.358    VGA_BLUE_O_OBUF[3]
    D8                   OBUF (Prop_obuf_I_O)         3.552     5.909 r  VGA_BLUE_O_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.909    VGA_BLUE_O[3]
    D8                                                                r  VGA_BLUE_O[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_green_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_GREEN_O[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.738ns  (logic 3.994ns (59.280%)  route 2.744ns (40.720%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=389, routed)         1.711    -0.829    pxl_clk
    SLICE_X86Y114        FDRE                                         r  vga_green_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y114        FDRE (Prop_fdre_C_Q)         0.456    -0.373 r  vga_green_reg_reg[0]/Q
                         net (fo=1, routed)           2.744     2.371    VGA_GREEN_O_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         3.538     5.909 r  VGA_GREEN_O_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.909    VGA_GREEN_O[0]
    C6                                                                r  VGA_GREEN_O[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_red_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_RED_O[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.730ns  (logic 4.053ns (60.228%)  route 2.677ns (39.772%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=389, routed)         1.709    -0.831    pxl_clk
    SLICE_X88Y115        FDRE                                         r  vga_red_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y115        FDRE (Prop_fdre_C_Q)         0.518    -0.313 r  vga_red_reg_reg[2]/Q
                         net (fo=1, routed)           2.677     2.363    VGA_RED_O_OBUF[2]
    C5                   OBUF (Prop_obuf_I_O)         3.535     5.899 r  VGA_RED_O_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.899    VGA_RED_O[2]
    C5                                                                r  VGA_RED_O[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_green_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_GREEN_O[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.679ns  (logic 4.002ns (59.928%)  route 2.676ns (40.072%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=389, routed)         1.711    -0.829    pxl_clk
    SLICE_X89Y113        FDRE                                         r  vga_green_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y113        FDRE (Prop_fdre_C_Q)         0.456    -0.373 r  vga_green_reg_reg[3]/Q
                         net (fo=1, routed)           2.676     2.303    VGA_GREEN_O_OBUF[3]
    A6                   OBUF (Prop_obuf_I_O)         3.546     5.850 r  VGA_GREEN_O_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.850    VGA_GREEN_O[3]
    A6                                                                r  VGA_GREEN_O[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_green_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_GREEN_O[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.596ns  (logic 4.063ns (61.588%)  route 2.534ns (38.412%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=389, routed)         1.711    -0.829    pxl_clk
    SLICE_X88Y113        FDRE                                         r  vga_green_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y113        FDRE (Prop_fdre_C_Q)         0.518    -0.311 r  vga_green_reg_reg[1]/Q
                         net (fo=1, routed)           2.534     2.223    VGA_GREEN_O_OBUF[1]
    A5                   OBUF (Prop_obuf_I_O)         3.545     5.767 r  VGA_GREEN_O_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.767    VGA_GREEN_O[1]
    A5                                                                r  VGA_GREEN_O[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_green_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_GREEN_O[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.578ns  (logic 4.002ns (60.839%)  route 2.576ns (39.161%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=389, routed)         1.711    -0.829    pxl_clk
    SLICE_X89Y113        FDRE                                         r  vga_green_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y113        FDRE (Prop_fdre_C_Q)         0.456    -0.373 r  vga_green_reg_reg[2]/Q
                         net (fo=1, routed)           2.576     2.203    VGA_GREEN_O_OBUF[2]
    B6                   OBUF (Prop_obuf_I_O)         3.546     5.749 r  VGA_GREEN_O_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.749    VGA_GREEN_O[2]
    B6                                                                r  VGA_GREEN_O[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_MouseCtl/Inst_Ps2Interface/ps2_data_h_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            PS2_DATA
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.905ns  (logic 0.988ns (51.876%)  route 0.917ns (48.124%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=389, routed)         0.608    -0.556    Inst_MouseCtl/Inst_Ps2Interface/clk_out1
    SLICE_X88Y97         FDRE                                         r  Inst_MouseCtl/Inst_Ps2Interface/ps2_data_h_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y97         FDRE (Prop_fdre_C_Q)         0.164    -0.392 r  Inst_MouseCtl/Inst_Ps2Interface/ps2_data_h_reg_inv/Q
                         net (fo=1, routed)           0.917     0.524    PS2_DATA_IOBUF_inst/T
    B2                   OBUFT (TriStatD_obuft_T_O)
                                                      0.824     1.348 r  PS2_DATA_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     1.348    PS2_DATA
    B2                                                                r  PS2_DATA (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_red_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_RED_O[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.028ns  (logic 1.418ns (69.940%)  route 0.610ns (30.060%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=389, routed)         0.597    -0.567    pxl_clk
    SLICE_X88Y115        FDRE                                         r  vga_red_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y115        FDRE (Prop_fdre_C_Q)         0.164    -0.403 r  vga_red_reg_reg[0]/Q
                         net (fo=1, routed)           0.610     0.206    VGA_RED_O_OBUF[0]
    A3                   OBUF (Prop_obuf_I_O)         1.254     1.461 r  VGA_RED_O_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.461    VGA_RED_O[0]
    A3                                                                r  VGA_RED_O[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_red_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_RED_O[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.028ns  (logic 1.390ns (68.525%)  route 0.638ns (31.475%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=389, routed)         0.597    -0.567    pxl_clk
    SLICE_X89Y113        FDRE                                         r  vga_red_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y113        FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  vga_red_reg_reg[1]/Q
                         net (fo=1, routed)           0.638     0.212    VGA_RED_O_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         1.249     1.461 r  VGA_RED_O_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.461    VGA_RED_O[1]
    B4                                                                r  VGA_RED_O[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_MouseCtl/Inst_Ps2Interface/ps2_clk_h_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            PS2_CLK
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.051ns  (logic 0.988ns (48.161%)  route 1.063ns (51.839%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=389, routed)         0.608    -0.556    Inst_MouseCtl/Inst_Ps2Interface/clk_out1
    SLICE_X88Y97         FDRE                                         r  Inst_MouseCtl/Inst_Ps2Interface/ps2_clk_h_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y97         FDRE (Prop_fdre_C_Q)         0.164    -0.392 r  Inst_MouseCtl/Inst_Ps2Interface/ps2_clk_h_reg_inv/Q
                         net (fo=1, routed)           1.063     0.671    PS2_CLK_IOBUF_inst/T
    F4                   OBUFT (TriStatD_obuft_T_O)
                                                      0.824     1.495 r  PS2_CLK_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     1.495    PS2_CLK
    F4                                                                r  PS2_CLK (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_green_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_GREEN_O[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.083ns  (logic 1.388ns (66.630%)  route 0.695ns (33.370%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=389, routed)         0.597    -0.567    pxl_clk
    SLICE_X89Y113        FDRE                                         r  vga_green_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y113        FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  vga_green_reg_reg[2]/Q
                         net (fo=1, routed)           0.695     0.269    VGA_GREEN_O_OBUF[2]
    B6                   OBUF (Prop_obuf_I_O)         1.247     1.516 r  VGA_GREEN_O_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.516    VGA_GREEN_O[2]
    B6                                                                r  VGA_GREEN_O[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_blue_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_BLUE_O[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.084ns  (logic 1.388ns (66.607%)  route 0.696ns (33.393%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=389, routed)         0.597    -0.567    pxl_clk
    SLICE_X88Y114        FDRE                                         r  vga_blue_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y114        FDRE (Prop_fdre_C_Q)         0.164    -0.403 r  vga_blue_reg_reg[2]/Q
                         net (fo=1, routed)           0.696     0.293    VGA_BLUE_O_OBUF[2]
    D7                   OBUF (Prop_obuf_I_O)         1.224     1.517 r  VGA_BLUE_O_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.517    VGA_BLUE_O[2]
    D7                                                                r  VGA_BLUE_O[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_red_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_RED_O[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.094ns  (logic 1.393ns (66.533%)  route 0.701ns (33.467%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=389, routed)         0.597    -0.567    pxl_clk
    SLICE_X89Y113        FDRE                                         r  vga_red_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y113        FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  vga_red_reg_reg[3]/Q
                         net (fo=1, routed)           0.701     0.275    VGA_RED_O_OBUF[3]
    A4                   OBUF (Prop_obuf_I_O)         1.252     1.527 r  VGA_RED_O_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.527    VGA_RED_O[3]
    A4                                                                r  VGA_RED_O[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_blue_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_BLUE_O[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.116ns  (logic 1.393ns (65.826%)  route 0.723ns (34.174%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=389, routed)         0.597    -0.567    pxl_clk
    SLICE_X86Y114        FDRE                                         r  vga_blue_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y114        FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  vga_blue_reg_reg[1]/Q
                         net (fo=1, routed)           0.723     0.297    VGA_BLUE_O_OBUF[1]
    C7                   OBUF (Prop_obuf_I_O)         1.252     1.549 r  VGA_BLUE_O_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.549    VGA_BLUE_O[1]
    C7                                                                r  VGA_BLUE_O[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_green_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_GREEN_O[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.133ns  (logic 1.409ns (66.070%)  route 0.724ns (33.930%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=389, routed)         0.597    -0.567    pxl_clk
    SLICE_X88Y113        FDRE                                         r  vga_green_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y113        FDRE (Prop_fdre_C_Q)         0.164    -0.403 r  vga_green_reg_reg[1]/Q
                         net (fo=1, routed)           0.724     0.321    VGA_GREEN_O_OBUF[1]
    A5                   OBUF (Prop_obuf_I_O)         1.245     1.566 r  VGA_GREEN_O_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.566    VGA_GREEN_O[1]
    A5                                                                r  VGA_GREEN_O[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_green_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_GREEN_O[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.168ns  (logic 1.388ns (64.016%)  route 0.780ns (35.984%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=389, routed)         0.597    -0.567    pxl_clk
    SLICE_X89Y113        FDRE                                         r  vga_green_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y113        FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  vga_green_reg_reg[3]/Q
                         net (fo=1, routed)           0.780     0.354    VGA_GREEN_O_OBUF[3]
    A6                   OBUF (Prop_obuf_I_O)         1.247     1.601 r  VGA_GREEN_O_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.601    VGA_GREEN_O[3]
    A6                                                                r  VGA_GREEN_O[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.396ns  (logic 0.029ns (2.077%)  route 1.367ns (97.923%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK_I (IN)
                         net (fo=0)                   0.000     5.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.480     5.918    clk_wiz_0_inst/U0/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.163     2.755 f  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.544     3.298    clk_wiz_0_inst/U0/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.327 f  clk_wiz_0_inst/U0/clkf_buf/O
                         net (fo=1, routed)           0.824     4.151    clk_wiz_0_inst/U0/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.236ns  (logic 0.091ns (2.812%)  route 3.145ns (97.188%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.573    clk_wiz_0_inst/U0/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.324    -4.751 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.639    -3.112    clk_wiz_0_inst/U0/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_wiz_0_inst/U0/clkf_buf/O
                         net (fo=1, routed)           1.506    -1.515    clk_wiz_0_inst/U0/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PS2_DATA
                            (input port)
  Destination:            Inst_MouseCtl/Inst_Ps2Interface/ps2_data_clean_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.319ns  (logic 1.741ns (40.306%)  route 2.578ns (59.694%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -1.408ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.408ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B2                                                0.000     0.000 r  PS2_DATA (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2_DATA_IOBUF_inst/IO
    B2                   IBUF (Prop_ibuf_I_O)         1.493     1.493 r  PS2_DATA_IOBUF_inst/IBUF/O
                         net (fo=6, routed)           2.159     3.652    Inst_MouseCtl/Inst_Ps2Interface/PS2_DATA_IBUF
    SLICE_X87Y93         LUT6 (Prop_lut6_I0_O)        0.124     3.776 r  Inst_MouseCtl/Inst_Ps2Interface/ps2_data_clean_i_2/O
                         net (fo=1, routed)           0.420     4.195    Inst_MouseCtl/Inst_Ps2Interface/ps2_data_clean_0
    SLICE_X86Y94         LUT3 (Prop_lut3_I1_O)        0.124     4.319 r  Inst_MouseCtl/Inst_Ps2Interface/ps2_data_clean_i_1/O
                         net (fo=1, routed)           0.000     4.319    Inst_MouseCtl/Inst_Ps2Interface/ps2_data_clean_i_1_n_0
    SLICE_X86Y94         FDRE                                         r  Inst_MouseCtl/Inst_Ps2Interface/ps2_data_clean_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.573    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=389, routed)         1.612    -1.408    Inst_MouseCtl/Inst_Ps2Interface/clk_out1
    SLICE_X86Y94         FDRE                                         r  Inst_MouseCtl/Inst_Ps2Interface/ps2_data_clean_reg/C

Slack:                    inf
  Source:                 PS2_DATA
                            (input port)
  Destination:            Inst_MouseCtl/Inst_Ps2Interface/data_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.145ns  (logic 1.617ns (39.014%)  route 2.528ns (60.986%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.408ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.408ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B2                                                0.000     0.000 r  PS2_DATA (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2_DATA_IOBUF_inst/IO
    B2                   IBUF (Prop_ibuf_I_O)         1.493     1.493 r  PS2_DATA_IOBUF_inst/IBUF/O
                         net (fo=6, routed)           2.528     4.021    Inst_MouseCtl/Inst_Ps2Interface/PS2_DATA_IBUF
    SLICE_X88Y93         LUT6 (Prop_lut6_I0_O)        0.124     4.145 r  Inst_MouseCtl/Inst_Ps2Interface/data_count[0]_i_1/O
                         net (fo=1, routed)           0.000     4.145    Inst_MouseCtl/Inst_Ps2Interface/data_count[0]_i_1_n_0
    SLICE_X88Y93         FDRE                                         r  Inst_MouseCtl/Inst_Ps2Interface/data_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.573    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=389, routed)         1.612    -1.408    Inst_MouseCtl/Inst_Ps2Interface/clk_out1
    SLICE_X88Y93         FDRE                                         r  Inst_MouseCtl/Inst_Ps2Interface/data_count_reg[0]/C

Slack:                    inf
  Source:                 PS2_DATA
                            (input port)
  Destination:            Inst_MouseCtl/Inst_Ps2Interface/data_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.137ns  (logic 1.617ns (39.081%)  route 2.521ns (60.919%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.408ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.408ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B2                                                0.000     0.000 r  PS2_DATA (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2_DATA_IOBUF_inst/IO
    B2                   IBUF (Prop_ibuf_I_O)         1.493     1.493 r  PS2_DATA_IOBUF_inst/IBUF/O
                         net (fo=6, routed)           2.521     4.013    Inst_MouseCtl/Inst_Ps2Interface/PS2_DATA_IBUF
    SLICE_X88Y93         LUT6 (Prop_lut6_I0_O)        0.124     4.137 r  Inst_MouseCtl/Inst_Ps2Interface/data_count[3]_i_1/O
                         net (fo=1, routed)           0.000     4.137    Inst_MouseCtl/Inst_Ps2Interface/data_count[3]_i_1_n_0
    SLICE_X88Y93         FDRE                                         r  Inst_MouseCtl/Inst_Ps2Interface/data_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.573    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=389, routed)         1.612    -1.408    Inst_MouseCtl/Inst_Ps2Interface/clk_out1
    SLICE_X88Y93         FDRE                                         r  Inst_MouseCtl/Inst_Ps2Interface/data_count_reg[3]/C

Slack:                    inf
  Source:                 PS2_DATA
                            (input port)
  Destination:            Inst_MouseCtl/Inst_Ps2Interface/data_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.137ns  (logic 1.617ns (39.089%)  route 2.520ns (60.911%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.408ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.408ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B2                                                0.000     0.000 r  PS2_DATA (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2_DATA_IOBUF_inst/IO
    B2                   IBUF (Prop_ibuf_I_O)         1.493     1.493 r  PS2_DATA_IOBUF_inst/IBUF/O
                         net (fo=6, routed)           2.520     4.013    Inst_MouseCtl/Inst_Ps2Interface/PS2_DATA_IBUF
    SLICE_X88Y93         LUT6 (Prop_lut6_I0_O)        0.124     4.137 r  Inst_MouseCtl/Inst_Ps2Interface/data_count[1]_i_1/O
                         net (fo=1, routed)           0.000     4.137    Inst_MouseCtl/Inst_Ps2Interface/data_count[1]_i_1_n_0
    SLICE_X88Y93         FDRE                                         r  Inst_MouseCtl/Inst_Ps2Interface/data_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.573    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=389, routed)         1.612    -1.408    Inst_MouseCtl/Inst_Ps2Interface/clk_out1
    SLICE_X88Y93         FDRE                                         r  Inst_MouseCtl/Inst_Ps2Interface/data_count_reg[1]/C

Slack:                    inf
  Source:                 PS2_CLK
                            (input port)
  Destination:            Inst_MouseCtl/Inst_Ps2Interface/ps2_clk_clean_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.064ns  (logic 1.720ns (42.322%)  route 2.344ns (57.678%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -1.408ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.408ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F4                                                0.000     0.000 r  PS2_CLK (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2_CLK_IOBUF_inst/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  PS2_CLK_IOBUF_inst/IBUF/O
                         net (fo=6, routed)           2.182     3.654    Inst_MouseCtl/Inst_Ps2Interface/PS2_CLK_IBUF
    SLICE_X86Y94         LUT6 (Prop_lut6_I0_O)        0.124     3.778 r  Inst_MouseCtl/Inst_Ps2Interface/ps2_clk_clean_i_2/O
                         net (fo=1, routed)           0.162     3.940    Inst_MouseCtl/Inst_Ps2Interface/ps2_clk_clean_1
    SLICE_X86Y94         LUT3 (Prop_lut3_I1_O)        0.124     4.064 r  Inst_MouseCtl/Inst_Ps2Interface/ps2_clk_clean_i_1/O
                         net (fo=1, routed)           0.000     4.064    Inst_MouseCtl/Inst_Ps2Interface/ps2_clk_clean_i_1_n_0
    SLICE_X86Y94         FDRE                                         r  Inst_MouseCtl/Inst_Ps2Interface/ps2_clk_clean_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.573    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=389, routed)         1.612    -1.408    Inst_MouseCtl/Inst_Ps2Interface/clk_out1
    SLICE_X86Y94         FDRE                                         r  Inst_MouseCtl/Inst_Ps2Interface/ps2_clk_clean_reg/C

Slack:                    inf
  Source:                 PS2_CLK
                            (input port)
  Destination:            Inst_MouseCtl/Inst_Ps2Interface/clk_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.878ns  (logic 1.596ns (41.153%)  route 2.282ns (58.847%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.408ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.408ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F4                                                0.000     0.000 r  PS2_CLK (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2_CLK_IOBUF_inst/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  PS2_CLK_IOBUF_inst/IBUF/O
                         net (fo=6, routed)           2.282     3.754    Inst_MouseCtl/Inst_Ps2Interface/PS2_CLK_IBUF
    SLICE_X86Y95         LUT6 (Prop_lut6_I0_O)        0.124     3.878 r  Inst_MouseCtl/Inst_Ps2Interface/clk_count[0]_i_1/O
                         net (fo=1, routed)           0.000     3.878    Inst_MouseCtl/Inst_Ps2Interface/clk_count[0]_i_1_n_0
    SLICE_X86Y95         FDRE                                         r  Inst_MouseCtl/Inst_Ps2Interface/clk_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.573    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=389, routed)         1.612    -1.408    Inst_MouseCtl/Inst_Ps2Interface/clk_out1
    SLICE_X86Y95         FDRE                                         r  Inst_MouseCtl/Inst_Ps2Interface/clk_count_reg[0]/C

Slack:                    inf
  Source:                 PS2_CLK
                            (input port)
  Destination:            Inst_MouseCtl/Inst_Ps2Interface/clk_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.871ns  (logic 1.596ns (41.230%)  route 2.275ns (58.770%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.408ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.408ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F4                                                0.000     0.000 r  PS2_CLK (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2_CLK_IOBUF_inst/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  PS2_CLK_IOBUF_inst/IBUF/O
                         net (fo=6, routed)           2.275     3.747    Inst_MouseCtl/Inst_Ps2Interface/PS2_CLK_IBUF
    SLICE_X86Y95         LUT6 (Prop_lut6_I0_O)        0.124     3.871 r  Inst_MouseCtl/Inst_Ps2Interface/clk_count[1]_i_1/O
                         net (fo=1, routed)           0.000     3.871    Inst_MouseCtl/Inst_Ps2Interface/clk_count[1]_i_1_n_0
    SLICE_X86Y95         FDRE                                         r  Inst_MouseCtl/Inst_Ps2Interface/clk_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.573    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=389, routed)         1.612    -1.408    Inst_MouseCtl/Inst_Ps2Interface/clk_out1
    SLICE_X86Y95         FDRE                                         r  Inst_MouseCtl/Inst_Ps2Interface/clk_count_reg[1]/C

Slack:                    inf
  Source:                 PS2_DATA
                            (input port)
  Destination:            Inst_MouseCtl/Inst_Ps2Interface/data_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.779ns  (logic 1.617ns (42.792%)  route 2.162ns (57.208%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.408ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.408ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B2                                                0.000     0.000 r  PS2_DATA (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2_DATA_IOBUF_inst/IO
    B2                   IBUF (Prop_ibuf_I_O)         1.493     1.493 r  PS2_DATA_IOBUF_inst/IBUF/O
                         net (fo=6, routed)           2.162     3.655    Inst_MouseCtl/Inst_Ps2Interface/PS2_DATA_IBUF
    SLICE_X87Y93         LUT6 (Prop_lut6_I0_O)        0.124     3.779 r  Inst_MouseCtl/Inst_Ps2Interface/data_count[2]_i_1/O
                         net (fo=1, routed)           0.000     3.779    Inst_MouseCtl/Inst_Ps2Interface/data_count[2]_i_1_n_0
    SLICE_X87Y93         FDRE                                         r  Inst_MouseCtl/Inst_Ps2Interface/data_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.573    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=389, routed)         1.612    -1.408    Inst_MouseCtl/Inst_Ps2Interface/clk_out1
    SLICE_X87Y93         FDRE                                         r  Inst_MouseCtl/Inst_Ps2Interface/data_count_reg[2]/C

Slack:                    inf
  Source:                 PS2_DATA
                            (input port)
  Destination:            Inst_MouseCtl/Inst_Ps2Interface/data_inter_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.550ns  (logic 1.493ns (42.060%)  route 2.057ns (57.940%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.408ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.408ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B2                                                0.000     0.000 r  PS2_DATA (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2_DATA_IOBUF_inst/IO
    B2                   IBUF (Prop_ibuf_I_O)         1.493     1.493 r  PS2_DATA_IOBUF_inst/IBUF/O
                         net (fo=6, routed)           2.057     3.550    Inst_MouseCtl/Inst_Ps2Interface/PS2_DATA_IBUF
    SLICE_X88Y93         FDRE                                         r  Inst_MouseCtl/Inst_Ps2Interface/data_inter_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.573    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=389, routed)         1.612    -1.408    Inst_MouseCtl/Inst_Ps2Interface/clk_out1
    SLICE_X88Y93         FDRE                                         r  Inst_MouseCtl/Inst_Ps2Interface/data_inter_reg/C

Slack:                    inf
  Source:                 PS2_CLK
                            (input port)
  Destination:            Inst_MouseCtl/Inst_Ps2Interface/clk_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.483ns  (logic 1.596ns (45.815%)  route 1.887ns (54.185%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.408ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.408ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F4                                                0.000     0.000 r  PS2_CLK (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2_CLK_IOBUF_inst/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  PS2_CLK_IOBUF_inst/IBUF/O
                         net (fo=6, routed)           1.887     3.359    Inst_MouseCtl/Inst_Ps2Interface/PS2_CLK_IBUF
    SLICE_X86Y95         LUT6 (Prop_lut6_I0_O)        0.124     3.483 r  Inst_MouseCtl/Inst_Ps2Interface/clk_count[2]_i_1/O
                         net (fo=1, routed)           0.000     3.483    Inst_MouseCtl/Inst_Ps2Interface/clk_count[2]_i_1_n_0
    SLICE_X86Y95         FDRE                                         r  Inst_MouseCtl/Inst_Ps2Interface/clk_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.573    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=389, routed)         1.612    -1.408    Inst_MouseCtl/Inst_Ps2Interface/clk_out1
    SLICE_X86Y95         FDRE                                         r  Inst_MouseCtl/Inst_Ps2Interface/clk_count_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PS2_CLK
                            (input port)
  Destination:            Inst_MouseCtl/Inst_Ps2Interface/clk_inter_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.969ns  (logic 0.240ns (24.729%)  route 0.730ns (75.271%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.794ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F4                                                0.000     0.000 r  PS2_CLK (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2_CLK_IOBUF_inst/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  PS2_CLK_IOBUF_inst/IBUF/O
                         net (fo=6, routed)           0.730     0.969    Inst_MouseCtl/Inst_Ps2Interface/PS2_CLK_IBUF
    SLICE_X87Y95         FDRE                                         r  Inst_MouseCtl/Inst_Ps2Interface/clk_inter_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=389, routed)         0.879    -0.794    Inst_MouseCtl/Inst_Ps2Interface/clk_out1
    SLICE_X87Y95         FDRE                                         r  Inst_MouseCtl/Inst_Ps2Interface/clk_inter_reg/C

Slack:                    inf
  Source:                 PS2_CLK
                            (input port)
  Destination:            Inst_MouseCtl/Inst_Ps2Interface/clk_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.071ns  (logic 0.285ns (26.576%)  route 0.787ns (73.424%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.794ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F4                                                0.000     0.000 r  PS2_CLK (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2_CLK_IOBUF_inst/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  PS2_CLK_IOBUF_inst/IBUF/O
                         net (fo=6, routed)           0.787     1.026    Inst_MouseCtl/Inst_Ps2Interface/PS2_CLK_IBUF
    SLICE_X86Y95         LUT6 (Prop_lut6_I0_O)        0.045     1.071 r  Inst_MouseCtl/Inst_Ps2Interface/clk_count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.071    Inst_MouseCtl/Inst_Ps2Interface/clk_count[3]_i_1_n_0
    SLICE_X86Y95         FDRE                                         r  Inst_MouseCtl/Inst_Ps2Interface/clk_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=389, routed)         0.879    -0.794    Inst_MouseCtl/Inst_Ps2Interface/clk_out1
    SLICE_X86Y95         FDRE                                         r  Inst_MouseCtl/Inst_Ps2Interface/clk_count_reg[3]/C

Slack:                    inf
  Source:                 PS2_CLK
                            (input port)
  Destination:            Inst_MouseCtl/Inst_Ps2Interface/clk_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.075ns  (logic 0.285ns (26.485%)  route 0.790ns (73.515%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.794ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F4                                                0.000     0.000 r  PS2_CLK (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2_CLK_IOBUF_inst/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  PS2_CLK_IOBUF_inst/IBUF/O
                         net (fo=6, routed)           0.790     1.030    Inst_MouseCtl/Inst_Ps2Interface/PS2_CLK_IBUF
    SLICE_X86Y95         LUT6 (Prop_lut6_I0_O)        0.045     1.075 r  Inst_MouseCtl/Inst_Ps2Interface/clk_count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.075    Inst_MouseCtl/Inst_Ps2Interface/clk_count[2]_i_1_n_0
    SLICE_X86Y95         FDRE                                         r  Inst_MouseCtl/Inst_Ps2Interface/clk_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=389, routed)         0.879    -0.794    Inst_MouseCtl/Inst_Ps2Interface/clk_out1
    SLICE_X86Y95         FDRE                                         r  Inst_MouseCtl/Inst_Ps2Interface/clk_count_reg[2]/C

Slack:                    inf
  Source:                 PS2_DATA
                            (input port)
  Destination:            Inst_MouseCtl/Inst_Ps2Interface/data_inter_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.141ns  (logic 0.261ns (22.840%)  route 0.881ns (77.160%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.794ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B2                                                0.000     0.000 r  PS2_DATA (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2_DATA_IOBUF_inst/IO
    B2                   IBUF (Prop_ibuf_I_O)         0.261     0.261 r  PS2_DATA_IOBUF_inst/IBUF/O
                         net (fo=6, routed)           0.881     1.141    Inst_MouseCtl/Inst_Ps2Interface/PS2_DATA_IBUF
    SLICE_X88Y93         FDRE                                         r  Inst_MouseCtl/Inst_Ps2Interface/data_inter_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=389, routed)         0.879    -0.794    Inst_MouseCtl/Inst_Ps2Interface/clk_out1
    SLICE_X88Y93         FDRE                                         r  Inst_MouseCtl/Inst_Ps2Interface/data_inter_reg/C

Slack:                    inf
  Source:                 PS2_CLK
                            (input port)
  Destination:            Inst_MouseCtl/Inst_Ps2Interface/clk_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.196ns  (logic 0.285ns (23.798%)  route 0.912ns (76.202%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.794ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F4                                                0.000     0.000 r  PS2_CLK (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2_CLK_IOBUF_inst/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  PS2_CLK_IOBUF_inst/IBUF/O
                         net (fo=6, routed)           0.912     1.151    Inst_MouseCtl/Inst_Ps2Interface/PS2_CLK_IBUF
    SLICE_X86Y95         LUT6 (Prop_lut6_I0_O)        0.045     1.196 r  Inst_MouseCtl/Inst_Ps2Interface/clk_count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.196    Inst_MouseCtl/Inst_Ps2Interface/clk_count[1]_i_1_n_0
    SLICE_X86Y95         FDRE                                         r  Inst_MouseCtl/Inst_Ps2Interface/clk_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=389, routed)         0.879    -0.794    Inst_MouseCtl/Inst_Ps2Interface/clk_out1
    SLICE_X86Y95         FDRE                                         r  Inst_MouseCtl/Inst_Ps2Interface/clk_count_reg[1]/C

Slack:                    inf
  Source:                 PS2_CLK
                            (input port)
  Destination:            Inst_MouseCtl/Inst_Ps2Interface/clk_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.207ns  (logic 0.285ns (23.596%)  route 0.922ns (76.404%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.794ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F4                                                0.000     0.000 r  PS2_CLK (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2_CLK_IOBUF_inst/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  PS2_CLK_IOBUF_inst/IBUF/O
                         net (fo=6, routed)           0.922     1.162    Inst_MouseCtl/Inst_Ps2Interface/PS2_CLK_IBUF
    SLICE_X86Y95         LUT6 (Prop_lut6_I0_O)        0.045     1.207 r  Inst_MouseCtl/Inst_Ps2Interface/clk_count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.207    Inst_MouseCtl/Inst_Ps2Interface/clk_count[0]_i_1_n_0
    SLICE_X86Y95         FDRE                                         r  Inst_MouseCtl/Inst_Ps2Interface/clk_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=389, routed)         0.879    -0.794    Inst_MouseCtl/Inst_Ps2Interface/clk_out1
    SLICE_X86Y95         FDRE                                         r  Inst_MouseCtl/Inst_Ps2Interface/clk_count_reg[0]/C

Slack:                    inf
  Source:                 PS2_DATA
                            (input port)
  Destination:            Inst_MouseCtl/Inst_Ps2Interface/data_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.234ns  (logic 0.306ns (24.763%)  route 0.929ns (75.237%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.794ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B2                                                0.000     0.000 r  PS2_DATA (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2_DATA_IOBUF_inst/IO
    B2                   IBUF (Prop_ibuf_I_O)         0.261     0.261 r  PS2_DATA_IOBUF_inst/IBUF/O
                         net (fo=6, routed)           0.929     1.189    Inst_MouseCtl/Inst_Ps2Interface/PS2_DATA_IBUF
    SLICE_X87Y93         LUT6 (Prop_lut6_I0_O)        0.045     1.234 r  Inst_MouseCtl/Inst_Ps2Interface/data_count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.234    Inst_MouseCtl/Inst_Ps2Interface/data_count[2]_i_1_n_0
    SLICE_X87Y93         FDRE                                         r  Inst_MouseCtl/Inst_Ps2Interface/data_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=389, routed)         0.879    -0.794    Inst_MouseCtl/Inst_Ps2Interface/clk_out1
    SLICE_X87Y93         FDRE                                         r  Inst_MouseCtl/Inst_Ps2Interface/data_count_reg[2]/C

Slack:                    inf
  Source:                 PS2_CLK
                            (input port)
  Destination:            Inst_MouseCtl/Inst_Ps2Interface/ps2_clk_clean_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.260ns  (logic 0.330ns (26.158%)  route 0.931ns (73.842%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.794ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F4                                                0.000     0.000 r  PS2_CLK (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2_CLK_IOBUF_inst/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  PS2_CLK_IOBUF_inst/IBUF/O
                         net (fo=6, routed)           0.872     1.112    Inst_MouseCtl/Inst_Ps2Interface/PS2_CLK_IBUF
    SLICE_X86Y94         LUT6 (Prop_lut6_I0_O)        0.045     1.157 r  Inst_MouseCtl/Inst_Ps2Interface/ps2_clk_clean_i_2/O
                         net (fo=1, routed)           0.059     1.215    Inst_MouseCtl/Inst_Ps2Interface/ps2_clk_clean_1
    SLICE_X86Y94         LUT3 (Prop_lut3_I1_O)        0.045     1.260 r  Inst_MouseCtl/Inst_Ps2Interface/ps2_clk_clean_i_1/O
                         net (fo=1, routed)           0.000     1.260    Inst_MouseCtl/Inst_Ps2Interface/ps2_clk_clean_i_1_n_0
    SLICE_X86Y94         FDRE                                         r  Inst_MouseCtl/Inst_Ps2Interface/ps2_clk_clean_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=389, routed)         0.879    -0.794    Inst_MouseCtl/Inst_Ps2Interface/clk_out1
    SLICE_X86Y94         FDRE                                         r  Inst_MouseCtl/Inst_Ps2Interface/ps2_clk_clean_reg/C

Slack:                    inf
  Source:                 PS2_DATA
                            (input port)
  Destination:            Inst_MouseCtl/Inst_Ps2Interface/data_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.351ns  (logic 0.306ns (22.622%)  route 1.046ns (77.378%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.794ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B2                                                0.000     0.000 r  PS2_DATA (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2_DATA_IOBUF_inst/IO
    B2                   IBUF (Prop_ibuf_I_O)         0.261     0.261 r  PS2_DATA_IOBUF_inst/IBUF/O
                         net (fo=6, routed)           1.046     1.306    Inst_MouseCtl/Inst_Ps2Interface/PS2_DATA_IBUF
    SLICE_X88Y93         LUT6 (Prop_lut6_I0_O)        0.045     1.351 r  Inst_MouseCtl/Inst_Ps2Interface/data_count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.351    Inst_MouseCtl/Inst_Ps2Interface/data_count[3]_i_1_n_0
    SLICE_X88Y93         FDRE                                         r  Inst_MouseCtl/Inst_Ps2Interface/data_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=389, routed)         0.879    -0.794    Inst_MouseCtl/Inst_Ps2Interface/clk_out1
    SLICE_X88Y93         FDRE                                         r  Inst_MouseCtl/Inst_Ps2Interface/data_count_reg[3]/C

Slack:                    inf
  Source:                 PS2_DATA
                            (input port)
  Destination:            Inst_MouseCtl/Inst_Ps2Interface/data_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.351ns  (logic 0.306ns (22.620%)  route 1.046ns (77.380%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.794ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B2                                                0.000     0.000 r  PS2_DATA (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2_DATA_IOBUF_inst/IO
    B2                   IBUF (Prop_ibuf_I_O)         0.261     0.261 r  PS2_DATA_IOBUF_inst/IBUF/O
                         net (fo=6, routed)           1.046     1.306    Inst_MouseCtl/Inst_Ps2Interface/PS2_DATA_IBUF
    SLICE_X88Y93         LUT6 (Prop_lut6_I0_O)        0.045     1.351 r  Inst_MouseCtl/Inst_Ps2Interface/data_count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.351    Inst_MouseCtl/Inst_Ps2Interface/data_count[1]_i_1_n_0
    SLICE_X88Y93         FDRE                                         r  Inst_MouseCtl/Inst_Ps2Interface/data_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=389, routed)         0.879    -0.794    Inst_MouseCtl/Inst_Ps2Interface/clk_out1
    SLICE_X88Y93         FDRE                                         r  Inst_MouseCtl/Inst_Ps2Interface/data_count_reg[1]/C





