
*** Running vivado
    with args -log MainCPU.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source MainCPU.tcl


****** Vivado v2017.3 (64-bit)
  **** SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
  **** IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source MainCPU.tcl -notrace
Command: synth_design -top MainCPU -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12008 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 345.566 ; gain = 95.945
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'MainCPU' [E:/CPU/SingleCycleCPU2/SingleCycleCPU2.srcs/sources_1/new/MainCPU.v:23]
INFO: [Synth 8-638] synthesizing module 'CLOCK' [E:/CPU/SingleCycleCPU2/SingleCycleCPU2.srcs/sources_1/new/CLOCK.v:23]
INFO: [Synth 8-256] done synthesizing module 'CLOCK' (1#1) [E:/CPU/SingleCycleCPU2/SingleCycleCPU2.srcs/sources_1/new/CLOCK.v:23]
INFO: [Synth 8-638] synthesizing module 'KeyOn' [E:/CPU/SingleCycleCPU2/SingleCycleCPU2.srcs/sources_1/new/KeyOn.v:23]
INFO: [Synth 8-256] done synthesizing module 'KeyOn' (2#1) [E:/CPU/SingleCycleCPU2/SingleCycleCPU2.srcs/sources_1/new/KeyOn.v:23]
INFO: [Synth 8-638] synthesizing module 'SingleCycleCPU' [E:/CPU/SingleCycleCPU2/SingleCycleCPU2.srcs/sources_1/new/SingleCycleCPU.v:24]
INFO: [Synth 8-638] synthesizing module 'PC' [E:/CPU/SingleCycleCPU2/SingleCycleCPU2.srcs/sources_1/new/PC.v:23]
INFO: [Synth 8-256] done synthesizing module 'PC' (3#1) [E:/CPU/SingleCycleCPU2/SingleCycleCPU2.srcs/sources_1/new/PC.v:23]
INFO: [Synth 8-638] synthesizing module 'InstructionMemory' [E:/CPU/SingleCycleCPU2/SingleCycleCPU2.srcs/sources_1/new/InstructionMemory.v:23]
INFO: [Synth 8-3876] $readmem data file 'E:/Vivade/SingleStyleCPU/data/InstructionMemory.txt' is read successfully [E:/CPU/SingleCycleCPU2/SingleCycleCPU2.srcs/sources_1/new/InstructionMemory.v:30]
INFO: [Synth 8-256] done synthesizing module 'InstructionMemory' (4#1) [E:/CPU/SingleCycleCPU2/SingleCycleCPU2.srcs/sources_1/new/InstructionMemory.v:23]
INFO: [Synth 8-638] synthesizing module 'ControlUnit' [E:/CPU/SingleCycleCPU2/SingleCycleCPU2.srcs/sources_1/new/ControlUnit.v:23]
INFO: [Synth 8-256] done synthesizing module 'ControlUnit' (5#1) [E:/CPU/SingleCycleCPU2/SingleCycleCPU2.srcs/sources_1/new/ControlUnit.v:23]
INFO: [Synth 8-638] synthesizing module 'Select5' [E:/CPU/SingleCycleCPU2/SingleCycleCPU2.srcs/sources_1/new/Select5.v:23]
INFO: [Synth 8-256] done synthesizing module 'Select5' (6#1) [E:/CPU/SingleCycleCPU2/SingleCycleCPU2.srcs/sources_1/new/Select5.v:23]
INFO: [Synth 8-638] synthesizing module 'RegisterFile' [E:/CPU/SingleCycleCPU2/SingleCycleCPU2.srcs/sources_1/new/RegisterFile.v:23]
WARNING: [Synth 8-5788] Register Register_reg[1] in module RegisterFile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/CPU/SingleCycleCPU2/SingleCycleCPU2.srcs/sources_1/new/RegisterFile.v:37]
WARNING: [Synth 8-5788] Register Register_reg[2] in module RegisterFile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/CPU/SingleCycleCPU2/SingleCycleCPU2.srcs/sources_1/new/RegisterFile.v:37]
WARNING: [Synth 8-5788] Register Register_reg[3] in module RegisterFile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/CPU/SingleCycleCPU2/SingleCycleCPU2.srcs/sources_1/new/RegisterFile.v:37]
WARNING: [Synth 8-5788] Register Register_reg[4] in module RegisterFile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/CPU/SingleCycleCPU2/SingleCycleCPU2.srcs/sources_1/new/RegisterFile.v:37]
WARNING: [Synth 8-5788] Register Register_reg[5] in module RegisterFile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/CPU/SingleCycleCPU2/SingleCycleCPU2.srcs/sources_1/new/RegisterFile.v:37]
WARNING: [Synth 8-5788] Register Register_reg[6] in module RegisterFile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/CPU/SingleCycleCPU2/SingleCycleCPU2.srcs/sources_1/new/RegisterFile.v:37]
WARNING: [Synth 8-5788] Register Register_reg[7] in module RegisterFile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/CPU/SingleCycleCPU2/SingleCycleCPU2.srcs/sources_1/new/RegisterFile.v:37]
WARNING: [Synth 8-5788] Register Register_reg[8] in module RegisterFile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/CPU/SingleCycleCPU2/SingleCycleCPU2.srcs/sources_1/new/RegisterFile.v:37]
WARNING: [Synth 8-5788] Register Register_reg[9] in module RegisterFile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/CPU/SingleCycleCPU2/SingleCycleCPU2.srcs/sources_1/new/RegisterFile.v:37]
WARNING: [Synth 8-5788] Register Register_reg[10] in module RegisterFile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/CPU/SingleCycleCPU2/SingleCycleCPU2.srcs/sources_1/new/RegisterFile.v:37]
WARNING: [Synth 8-5788] Register Register_reg[11] in module RegisterFile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/CPU/SingleCycleCPU2/SingleCycleCPU2.srcs/sources_1/new/RegisterFile.v:37]
WARNING: [Synth 8-5788] Register Register_reg[12] in module RegisterFile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/CPU/SingleCycleCPU2/SingleCycleCPU2.srcs/sources_1/new/RegisterFile.v:37]
WARNING: [Synth 8-5788] Register Register_reg[13] in module RegisterFile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/CPU/SingleCycleCPU2/SingleCycleCPU2.srcs/sources_1/new/RegisterFile.v:37]
WARNING: [Synth 8-5788] Register Register_reg[14] in module RegisterFile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/CPU/SingleCycleCPU2/SingleCycleCPU2.srcs/sources_1/new/RegisterFile.v:37]
WARNING: [Synth 8-5788] Register Register_reg[15] in module RegisterFile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/CPU/SingleCycleCPU2/SingleCycleCPU2.srcs/sources_1/new/RegisterFile.v:37]
WARNING: [Synth 8-5788] Register Register_reg[16] in module RegisterFile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/CPU/SingleCycleCPU2/SingleCycleCPU2.srcs/sources_1/new/RegisterFile.v:37]
WARNING: [Synth 8-5788] Register Register_reg[17] in module RegisterFile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/CPU/SingleCycleCPU2/SingleCycleCPU2.srcs/sources_1/new/RegisterFile.v:37]
WARNING: [Synth 8-5788] Register Register_reg[18] in module RegisterFile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/CPU/SingleCycleCPU2/SingleCycleCPU2.srcs/sources_1/new/RegisterFile.v:37]
WARNING: [Synth 8-5788] Register Register_reg[19] in module RegisterFile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/CPU/SingleCycleCPU2/SingleCycleCPU2.srcs/sources_1/new/RegisterFile.v:37]
WARNING: [Synth 8-5788] Register Register_reg[20] in module RegisterFile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/CPU/SingleCycleCPU2/SingleCycleCPU2.srcs/sources_1/new/RegisterFile.v:37]
WARNING: [Synth 8-5788] Register Register_reg[21] in module RegisterFile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/CPU/SingleCycleCPU2/SingleCycleCPU2.srcs/sources_1/new/RegisterFile.v:37]
WARNING: [Synth 8-5788] Register Register_reg[22] in module RegisterFile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/CPU/SingleCycleCPU2/SingleCycleCPU2.srcs/sources_1/new/RegisterFile.v:37]
WARNING: [Synth 8-5788] Register Register_reg[23] in module RegisterFile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/CPU/SingleCycleCPU2/SingleCycleCPU2.srcs/sources_1/new/RegisterFile.v:37]
WARNING: [Synth 8-5788] Register Register_reg[24] in module RegisterFile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/CPU/SingleCycleCPU2/SingleCycleCPU2.srcs/sources_1/new/RegisterFile.v:37]
WARNING: [Synth 8-5788] Register Register_reg[25] in module RegisterFile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/CPU/SingleCycleCPU2/SingleCycleCPU2.srcs/sources_1/new/RegisterFile.v:37]
WARNING: [Synth 8-5788] Register Register_reg[26] in module RegisterFile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/CPU/SingleCycleCPU2/SingleCycleCPU2.srcs/sources_1/new/RegisterFile.v:37]
WARNING: [Synth 8-5788] Register Register_reg[27] in module RegisterFile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/CPU/SingleCycleCPU2/SingleCycleCPU2.srcs/sources_1/new/RegisterFile.v:37]
WARNING: [Synth 8-5788] Register Register_reg[28] in module RegisterFile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/CPU/SingleCycleCPU2/SingleCycleCPU2.srcs/sources_1/new/RegisterFile.v:37]
WARNING: [Synth 8-5788] Register Register_reg[29] in module RegisterFile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/CPU/SingleCycleCPU2/SingleCycleCPU2.srcs/sources_1/new/RegisterFile.v:37]
WARNING: [Synth 8-5788] Register Register_reg[30] in module RegisterFile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/CPU/SingleCycleCPU2/SingleCycleCPU2.srcs/sources_1/new/RegisterFile.v:37]
WARNING: [Synth 8-5788] Register Register_reg[31] in module RegisterFile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/CPU/SingleCycleCPU2/SingleCycleCPU2.srcs/sources_1/new/RegisterFile.v:37]
INFO: [Synth 8-256] done synthesizing module 'RegisterFile' (7#1) [E:/CPU/SingleCycleCPU2/SingleCycleCPU2.srcs/sources_1/new/RegisterFile.v:23]
INFO: [Synth 8-638] synthesizing module 'Extend_Sa' [E:/CPU/SingleCycleCPU2/SingleCycleCPU2.srcs/sources_1/new/ExtendSa.v:23]
INFO: [Synth 8-256] done synthesizing module 'Extend_Sa' (8#1) [E:/CPU/SingleCycleCPU2/SingleCycleCPU2.srcs/sources_1/new/ExtendSa.v:23]
INFO: [Synth 8-638] synthesizing module 'Select32' [E:/CPU/SingleCycleCPU2/SingleCycleCPU2.srcs/sources_1/new/Select32.v:23]
INFO: [Synth 8-256] done synthesizing module 'Select32' (9#1) [E:/CPU/SingleCycleCPU2/SingleCycleCPU2.srcs/sources_1/new/Select32.v:23]
INFO: [Synth 8-638] synthesizing module 'SignZeroExtend' [E:/CPU/SingleCycleCPU2/SingleCycleCPU2.srcs/sources_1/new/SignZeroExtend.v:23]
INFO: [Synth 8-256] done synthesizing module 'SignZeroExtend' (10#1) [E:/CPU/SingleCycleCPU2/SingleCycleCPU2.srcs/sources_1/new/SignZeroExtend.v:23]
INFO: [Synth 8-638] synthesizing module 'ALU' [E:/CPU/SingleCycleCPU2/SingleCycleCPU2.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-226] default block is never used [E:/CPU/SingleCycleCPU2/SingleCycleCPU2.srcs/sources_1/new/ALU.v:31]
INFO: [Synth 8-256] done synthesizing module 'ALU' (11#1) [E:/CPU/SingleCycleCPU2/SingleCycleCPU2.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-638] synthesizing module 'JumpPC' [E:/CPU/SingleCycleCPU2/SingleCycleCPU2.srcs/sources_1/new/JumpPC.v:23]
INFO: [Synth 8-256] done synthesizing module 'JumpPC' (12#1) [E:/CPU/SingleCycleCPU2/SingleCycleCPU2.srcs/sources_1/new/JumpPC.v:23]
INFO: [Synth 8-638] synthesizing module 'NextPC' [E:/CPU/SingleCycleCPU2/SingleCycleCPU2.srcs/sources_1/new/NextPC.v:23]
INFO: [Synth 8-256] done synthesizing module 'NextPC' (13#1) [E:/CPU/SingleCycleCPU2/SingleCycleCPU2.srcs/sources_1/new/NextPC.v:23]
INFO: [Synth 8-638] synthesizing module 'DataMemory' [E:/CPU/SingleCycleCPU2/SingleCycleCPU2.srcs/sources_1/new/DataMemory.v:23]
WARNING: [Synth 8-4767] Trying to implement RAM 'memory_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "memory_reg" dissolved into registers
INFO: [Synth 8-256] done synthesizing module 'DataMemory' (14#1) [E:/CPU/SingleCycleCPU2/SingleCycleCPU2.srcs/sources_1/new/DataMemory.v:23]
INFO: [Synth 8-256] done synthesizing module 'SingleCycleCPU' (15#1) [E:/CPU/SingleCycleCPU2/SingleCycleCPU2.srcs/sources_1/new/SingleCycleCPU.v:24]
INFO: [Synth 8-638] synthesizing module 'Shift' [E:/CPU/SingleCycleCPU2/SingleCycleCPU2.srcs/sources_1/new/Shift.v:23]
INFO: [Synth 8-256] done synthesizing module 'Shift' (16#1) [E:/CPU/SingleCycleCPU2/SingleCycleCPU2.srcs/sources_1/new/Shift.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'NextPC' does not match port width (8) of module 'Shift' [E:/CPU/SingleCycleCPU2/SingleCycleCPU2.srcs/sources_1/new/MainCPU.v:46]
INFO: [Synth 8-638] synthesizing module 'MUX' [E:/CPU/SingleCycleCPU2/SingleCycleCPU2.srcs/sources_1/new/MUX.v:23]
INFO: [Synth 8-226] default block is never used [E:/CPU/SingleCycleCPU2/SingleCycleCPU2.srcs/sources_1/new/MUX.v:49]
INFO: [Synth 8-226] default block is never used [E:/CPU/SingleCycleCPU2/SingleCycleCPU2.srcs/sources_1/new/MUX.v:69]
INFO: [Synth 8-256] done synthesizing module 'MUX' (17#1) [E:/CPU/SingleCycleCPU2/SingleCycleCPU2.srcs/sources_1/new/MUX.v:23]
INFO: [Synth 8-256] done synthesizing module 'MainCPU' (18#1) [E:/CPU/SingleCycleCPU2/SingleCycleCPU2.srcs/sources_1/new/MainCPU.v:23]
WARNING: [Synth 8-3331] design Shift has unconnected port CLK
WARNING: [Synth 8-3331] design Shift has unconnected port Reset
WARNING: [Synth 8-3331] design JumpPC has unconnected port PC[27]
WARNING: [Synth 8-3331] design JumpPC has unconnected port PC[26]
WARNING: [Synth 8-3331] design JumpPC has unconnected port PC[25]
WARNING: [Synth 8-3331] design JumpPC has unconnected port PC[24]
WARNING: [Synth 8-3331] design JumpPC has unconnected port PC[23]
WARNING: [Synth 8-3331] design JumpPC has unconnected port PC[22]
WARNING: [Synth 8-3331] design JumpPC has unconnected port PC[21]
WARNING: [Synth 8-3331] design JumpPC has unconnected port PC[20]
WARNING: [Synth 8-3331] design JumpPC has unconnected port PC[19]
WARNING: [Synth 8-3331] design JumpPC has unconnected port PC[18]
WARNING: [Synth 8-3331] design JumpPC has unconnected port PC[17]
WARNING: [Synth 8-3331] design JumpPC has unconnected port PC[16]
WARNING: [Synth 8-3331] design JumpPC has unconnected port PC[15]
WARNING: [Synth 8-3331] design JumpPC has unconnected port PC[14]
WARNING: [Synth 8-3331] design JumpPC has unconnected port PC[13]
WARNING: [Synth 8-3331] design JumpPC has unconnected port PC[12]
WARNING: [Synth 8-3331] design JumpPC has unconnected port PC[11]
WARNING: [Synth 8-3331] design JumpPC has unconnected port PC[10]
WARNING: [Synth 8-3331] design JumpPC has unconnected port PC[9]
WARNING: [Synth 8-3331] design JumpPC has unconnected port PC[8]
WARNING: [Synth 8-3331] design JumpPC has unconnected port PC[7]
WARNING: [Synth 8-3331] design JumpPC has unconnected port PC[6]
WARNING: [Synth 8-3331] design JumpPC has unconnected port PC[5]
WARNING: [Synth 8-3331] design JumpPC has unconnected port PC[4]
WARNING: [Synth 8-3331] design JumpPC has unconnected port PC[3]
WARNING: [Synth 8-3331] design JumpPC has unconnected port PC[2]
WARNING: [Synth 8-3331] design JumpPC has unconnected port PC[1]
WARNING: [Synth 8-3331] design JumpPC has unconnected port PC[0]
WARNING: [Synth 8-3331] design SignZeroExtend has unconnected port Sign
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port InsMemRW
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port IDataIn[31]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port IDataIn[30]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port IDataIn[29]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port IDataIn[28]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port IDataIn[27]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port IDataIn[26]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port IDataIn[25]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port IDataIn[24]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port IDataIn[23]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port IDataIn[22]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port IDataIn[21]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port IDataIn[20]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port IDataIn[19]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port IDataIn[18]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port IDataIn[17]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port IDataIn[16]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port IDataIn[15]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port IDataIn[14]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port IDataIn[13]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port IDataIn[12]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port IDataIn[11]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port IDataIn[10]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port IDataIn[9]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port IDataIn[8]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port IDataIn[7]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port IDataIn[6]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port IDataIn[5]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port IDataIn[4]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port IDataIn[3]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port IDataIn[2]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port IDataIn[1]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port IDataIn[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 392.656 ; gain = 143.035
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 392.656 ; gain = 143.035
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/CPU/SingleCycleCPU2/SingleCycleCPU2.srcs/constrs_1/new/MainCPU.xdc]
WARNING: [Vivado 12-507] No nets matched 'Key_IBUF'. [E:/CPU/SingleCycleCPU2/SingleCycleCPU2.srcs/constrs_1/new/MainCPU.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/CPU/SingleCycleCPU2/SingleCycleCPU2.srcs/constrs_1/new/MainCPU.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [E:/CPU/SingleCycleCPU2/SingleCycleCPU2.srcs/constrs_1/new/MainCPU.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/CPU/SingleCycleCPU2/SingleCycleCPU2.srcs/constrs_1/new/MainCPU.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/MainCPU_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/MainCPU_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 706.668 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 706.668 ; gain = 457.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 706.668 ; gain = 457.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 706.668 ; gain = 457.047
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element wires_reg was removed.  [E:/CPU/SingleCycleCPU2/SingleCycleCPU2.srcs/sources_1/new/CLOCK.v:35]
INFO: [Synth 8-5546] ROM "PCWre" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ALUSrcA" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DBDataSrc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "WR" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "PCSrc0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "Zero" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 706.668 ; gain = 457.047
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   3 Input     32 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 33    
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 35    
	   2 Input      8 Bit        Muxes := 57    
	   2 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   4 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 88    
	   5 Input      1 Bit        Muxes := 46    
	   4 Input      1 Bit        Muxes := 15    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module KeyOn 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module PC 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module InstructionMemory 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 3     
Module ControlUnit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 9     
Module Select5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module RegisterFile 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 32    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 32    
Module Select32 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NextPC 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module DataMemory 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      8 Bit        Muxes := 35    
	   2 Input      8 Bit        Muxes := 57    
	   4 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 55    
	   5 Input      1 Bit        Muxes := 46    
	   4 Input      1 Bit        Muxes := 15    
Module Shift 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
Module MUX 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "myCPU/alu/Zero" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element myclock/wires_reg was removed.  [E:/CPU/SingleCycleCPU2/SingleCycleCPU2.srcs/sources_1/new/CLOCK.v:35]
WARNING: [Synth 8-3917] design MainCPU has port dp driven by constant 1
WARNING: [Synth 8-3331] design DataMemory has unconnected port DAddr[31]
WARNING: [Synth 8-3331] design DataMemory has unconnected port DAddr[30]
WARNING: [Synth 8-3331] design DataMemory has unconnected port DAddr[29]
WARNING: [Synth 8-3331] design DataMemory has unconnected port DAddr[28]
WARNING: [Synth 8-3331] design DataMemory has unconnected port DAddr[27]
WARNING: [Synth 8-3331] design DataMemory has unconnected port DAddr[26]
WARNING: [Synth 8-3331] design DataMemory has unconnected port DAddr[25]
WARNING: [Synth 8-3331] design DataMemory has unconnected port DAddr[24]
WARNING: [Synth 8-3331] design DataMemory has unconnected port DAddr[23]
WARNING: [Synth 8-3331] design DataMemory has unconnected port DAddr[22]
WARNING: [Synth 8-3331] design DataMemory has unconnected port DAddr[21]
WARNING: [Synth 8-3331] design DataMemory has unconnected port DAddr[20]
WARNING: [Synth 8-3331] design DataMemory has unconnected port DAddr[19]
WARNING: [Synth 8-3331] design DataMemory has unconnected port DAddr[18]
WARNING: [Synth 8-3331] design DataMemory has unconnected port DAddr[17]
WARNING: [Synth 8-3331] design DataMemory has unconnected port DAddr[16]
WARNING: [Synth 8-3331] design DataMemory has unconnected port DAddr[15]
WARNING: [Synth 8-3331] design DataMemory has unconnected port DAddr[14]
WARNING: [Synth 8-3331] design DataMemory has unconnected port DAddr[13]
WARNING: [Synth 8-3331] design DataMemory has unconnected port DAddr[12]
WARNING: [Synth 8-3331] design DataMemory has unconnected port DAddr[11]
WARNING: [Synth 8-3331] design DataMemory has unconnected port DAddr[10]
WARNING: [Synth 8-3331] design DataMemory has unconnected port DAddr[9]
WARNING: [Synth 8-3331] design DataMemory has unconnected port DAddr[8]
WARNING: [Synth 8-3331] design DataMemory has unconnected port DAddr[7]
WARNING: [Synth 8-3331] design DataMemory has unconnected port DAddr[6]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/pc/IAddr_reg_rep[0] )
WARNING: [Synth 8-3332] Sequential element (myclock/wires_reg[18]) is unused and will be removed from module MainCPU.
WARNING: [Synth 8-3332] Sequential element (myclock/wires_reg[19]) is unused and will be removed from module MainCPU.
WARNING: [Synth 8-3332] Sequential element (myclock/wires_reg[20]) is unused and will be removed from module MainCPU.
WARNING: [Synth 8-3332] Sequential element (myclock/wires_reg[21]) is unused and will be removed from module MainCPU.
WARNING: [Synth 8-3332] Sequential element (myclock/wires_reg[22]) is unused and will be removed from module MainCPU.
WARNING: [Synth 8-3332] Sequential element (myclock/wires_reg[23]) is unused and will be removed from module MainCPU.
WARNING: [Synth 8-3332] Sequential element (myclock/wires_reg[24]) is unused and will be removed from module MainCPU.
WARNING: [Synth 8-3332] Sequential element (myclock/wires_reg[25]) is unused and will be removed from module MainCPU.
WARNING: [Synth 8-3332] Sequential element (myCPU/pc/IAddr_reg[31]) is unused and will be removed from module MainCPU.
WARNING: [Synth 8-3332] Sequential element (myCPU/pc/IAddr_reg[30]) is unused and will be removed from module MainCPU.
WARNING: [Synth 8-3332] Sequential element (myCPU/pc/IAddr_reg[29]) is unused and will be removed from module MainCPU.
WARNING: [Synth 8-3332] Sequential element (myCPU/pc/IAddr_reg[28]) is unused and will be removed from module MainCPU.
WARNING: [Synth 8-3332] Sequential element (myCPU/pc/IAddr_reg[27]) is unused and will be removed from module MainCPU.
WARNING: [Synth 8-3332] Sequential element (myCPU/pc/IAddr_reg[26]) is unused and will be removed from module MainCPU.
WARNING: [Synth 8-3332] Sequential element (myCPU/pc/IAddr_reg[25]) is unused and will be removed from module MainCPU.
WARNING: [Synth 8-3332] Sequential element (myCPU/pc/IAddr_reg[24]) is unused and will be removed from module MainCPU.
WARNING: [Synth 8-3332] Sequential element (myCPU/pc/IAddr_reg[23]) is unused and will be removed from module MainCPU.
WARNING: [Synth 8-3332] Sequential element (myCPU/pc/IAddr_reg[22]) is unused and will be removed from module MainCPU.
WARNING: [Synth 8-3332] Sequential element (myCPU/pc/IAddr_reg[21]) is unused and will be removed from module MainCPU.
WARNING: [Synth 8-3332] Sequential element (myCPU/pc/IAddr_reg[20]) is unused and will be removed from module MainCPU.
WARNING: [Synth 8-3332] Sequential element (myCPU/pc/IAddr_reg[19]) is unused and will be removed from module MainCPU.
WARNING: [Synth 8-3332] Sequential element (myCPU/pc/IAddr_reg[18]) is unused and will be removed from module MainCPU.
WARNING: [Synth 8-3332] Sequential element (myCPU/pc/IAddr_reg[17]) is unused and will be removed from module MainCPU.
WARNING: [Synth 8-3332] Sequential element (myCPU/pc/IAddr_reg[16]) is unused and will be removed from module MainCPU.
WARNING: [Synth 8-3332] Sequential element (myCPU/pc/IAddr_reg[15]) is unused and will be removed from module MainCPU.
WARNING: [Synth 8-3332] Sequential element (myCPU/pc/IAddr_reg[14]) is unused and will be removed from module MainCPU.
WARNING: [Synth 8-3332] Sequential element (myCPU/pc/IAddr_reg[13]) is unused and will be removed from module MainCPU.
WARNING: [Synth 8-3332] Sequential element (myCPU/pc/IAddr_reg[12]) is unused and will be removed from module MainCPU.
WARNING: [Synth 8-3332] Sequential element (myCPU/pc/IAddr_reg[11]) is unused and will be removed from module MainCPU.
WARNING: [Synth 8-3332] Sequential element (myCPU/pc/IAddr_reg[10]) is unused and will be removed from module MainCPU.
WARNING: [Synth 8-3332] Sequential element (myCPU/pc/IAddr_reg[9]) is unused and will be removed from module MainCPU.
WARNING: [Synth 8-3332] Sequential element (myCPU/pc/IAddr_reg[8]) is unused and will be removed from module MainCPU.
WARNING: [Synth 8-3332] Sequential element (myCPU/pc/IAddr_reg[0]) is unused and will be removed from module MainCPU.
WARNING: [Synth 8-3332] Sequential element (myCPU/pc/IAddr_reg_rep[31]) is unused and will be removed from module MainCPU.
WARNING: [Synth 8-3332] Sequential element (myCPU/pc/IAddr_reg_rep[30]) is unused and will be removed from module MainCPU.
WARNING: [Synth 8-3332] Sequential element (myCPU/pc/IAddr_reg_rep[29]) is unused and will be removed from module MainCPU.
WARNING: [Synth 8-3332] Sequential element (myCPU/pc/IAddr_reg_rep[28]) is unused and will be removed from module MainCPU.
WARNING: [Synth 8-3332] Sequential element (myCPU/pc/IAddr_reg_rep[27]) is unused and will be removed from module MainCPU.
WARNING: [Synth 8-3332] Sequential element (myCPU/pc/IAddr_reg_rep[26]) is unused and will be removed from module MainCPU.
WARNING: [Synth 8-3332] Sequential element (myCPU/pc/IAddr_reg_rep[25]) is unused and will be removed from module MainCPU.
WARNING: [Synth 8-3332] Sequential element (myCPU/pc/IAddr_reg_rep[24]) is unused and will be removed from module MainCPU.
WARNING: [Synth 8-3332] Sequential element (myCPU/pc/IAddr_reg_rep[23]) is unused and will be removed from module MainCPU.
WARNING: [Synth 8-3332] Sequential element (myCPU/pc/IAddr_reg_rep[22]) is unused and will be removed from module MainCPU.
WARNING: [Synth 8-3332] Sequential element (myCPU/pc/IAddr_reg_rep[21]) is unused and will be removed from module MainCPU.
WARNING: [Synth 8-3332] Sequential element (myCPU/pc/IAddr_reg_rep[20]) is unused and will be removed from module MainCPU.
WARNING: [Synth 8-3332] Sequential element (myCPU/pc/IAddr_reg_rep[19]) is unused and will be removed from module MainCPU.
WARNING: [Synth 8-3332] Sequential element (myCPU/pc/IAddr_reg_rep[18]) is unused and will be removed from module MainCPU.
WARNING: [Synth 8-3332] Sequential element (myCPU/pc/IAddr_reg_rep[17]) is unused and will be removed from module MainCPU.
WARNING: [Synth 8-3332] Sequential element (myCPU/pc/IAddr_reg_rep[16]) is unused and will be removed from module MainCPU.
WARNING: [Synth 8-3332] Sequential element (myCPU/pc/IAddr_reg_rep[15]) is unused and will be removed from module MainCPU.
WARNING: [Synth 8-3332] Sequential element (myCPU/pc/IAddr_reg_rep[14]) is unused and will be removed from module MainCPU.
WARNING: [Synth 8-3332] Sequential element (myCPU/pc/IAddr_reg_rep[13]) is unused and will be removed from module MainCPU.
WARNING: [Synth 8-3332] Sequential element (myCPU/pc/IAddr_reg_rep[12]) is unused and will be removed from module MainCPU.
WARNING: [Synth 8-3332] Sequential element (myCPU/pc/IAddr_reg_rep[11]) is unused and will be removed from module MainCPU.
WARNING: [Synth 8-3332] Sequential element (myCPU/pc/IAddr_reg_rep[10]) is unused and will be removed from module MainCPU.
WARNING: [Synth 8-3332] Sequential element (myCPU/pc/IAddr_reg_rep[9]) is unused and will be removed from module MainCPU.
WARNING: [Synth 8-3332] Sequential element (myCPU/pc/IAddr_reg_rep[8]) is unused and will be removed from module MainCPU.
WARNING: [Synth 8-3332] Sequential element (myCPU/pc/IAddr_reg_rep[7]) is unused and will be removed from module MainCPU.
WARNING: [Synth 8-3332] Sequential element (myCPU/pc/IAddr_reg_rep[0]) is unused and will be removed from module MainCPU.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/registerfile/Register_reg[0][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/registerfile/Register_reg[0][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/registerfile/Register_reg[0][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/registerfile/Register_reg[0][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/registerfile/Register_reg[0][25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/registerfile/Register_reg[0][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/registerfile/Register_reg[0][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/registerfile/Register_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/registerfile/Register_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/registerfile/Register_reg[0][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/registerfile/Register_reg[0][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/registerfile/Register_reg[0][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/registerfile/Register_reg[0][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/registerfile/Register_reg[0][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/registerfile/Register_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/registerfile/Register_reg[0][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/registerfile/Register_reg[0][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/registerfile/Register_reg[0][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/registerfile/Register_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/registerfile/Register_reg[0][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/registerfile/Register_reg[0][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/registerfile/Register_reg[0][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/registerfile/Register_reg[0][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/registerfile/Register_reg[0][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/registerfile/Register_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/registerfile/Register_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/registerfile/Register_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/registerfile/Register_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/registerfile/Register_reg[0][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/registerfile/Register_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/registerfile/Register_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/registerfile/Register_reg[0][7] )
WARNING: [Synth 8-3332] Sequential element (myCPU/registerfile/Register_reg[0][31]) is unused and will be removed from module MainCPU.
WARNING: [Synth 8-3332] Sequential element (myCPU/registerfile/Register_reg[0][30]) is unused and will be removed from module MainCPU.
WARNING: [Synth 8-3332] Sequential element (myCPU/registerfile/Register_reg[0][29]) is unused and will be removed from module MainCPU.
WARNING: [Synth 8-3332] Sequential element (myCPU/registerfile/Register_reg[0][28]) is unused and will be removed from module MainCPU.
WARNING: [Synth 8-3332] Sequential element (myCPU/registerfile/Register_reg[0][27]) is unused and will be removed from module MainCPU.
WARNING: [Synth 8-3332] Sequential element (myCPU/registerfile/Register_reg[0][26]) is unused and will be removed from module MainCPU.
WARNING: [Synth 8-3332] Sequential element (myCPU/registerfile/Register_reg[0][25]) is unused and will be removed from module MainCPU.
WARNING: [Synth 8-3332] Sequential element (myCPU/registerfile/Register_reg[0][24]) is unused and will be removed from module MainCPU.
WARNING: [Synth 8-3332] Sequential element (myCPU/registerfile/Register_reg[0][23]) is unused and will be removed from module MainCPU.
WARNING: [Synth 8-3332] Sequential element (myCPU/registerfile/Register_reg[0][22]) is unused and will be removed from module MainCPU.
WARNING: [Synth 8-3332] Sequential element (myCPU/registerfile/Register_reg[0][21]) is unused and will be removed from module MainCPU.
WARNING: [Synth 8-3332] Sequential element (myCPU/registerfile/Register_reg[0][20]) is unused and will be removed from module MainCPU.
WARNING: [Synth 8-3332] Sequential element (myCPU/registerfile/Register_reg[0][19]) is unused and will be removed from module MainCPU.
WARNING: [Synth 8-3332] Sequential element (myCPU/registerfile/Register_reg[0][18]) is unused and will be removed from module MainCPU.
WARNING: [Synth 8-3332] Sequential element (myCPU/registerfile/Register_reg[0][17]) is unused and will be removed from module MainCPU.
WARNING: [Synth 8-3332] Sequential element (myCPU/registerfile/Register_reg[0][16]) is unused and will be removed from module MainCPU.
WARNING: [Synth 8-3332] Sequential element (myCPU/registerfile/Register_reg[0][15]) is unused and will be removed from module MainCPU.
WARNING: [Synth 8-3332] Sequential element (myCPU/registerfile/Register_reg[0][14]) is unused and will be removed from module MainCPU.
WARNING: [Synth 8-3332] Sequential element (myCPU/registerfile/Register_reg[0][13]) is unused and will be removed from module MainCPU.
WARNING: [Synth 8-3332] Sequential element (myCPU/registerfile/Register_reg[0][12]) is unused and will be removed from module MainCPU.
WARNING: [Synth 8-3332] Sequential element (myCPU/registerfile/Register_reg[0][11]) is unused and will be removed from module MainCPU.
WARNING: [Synth 8-3332] Sequential element (myCPU/registerfile/Register_reg[0][10]) is unused and will be removed from module MainCPU.
WARNING: [Synth 8-3332] Sequential element (myCPU/registerfile/Register_reg[0][9]) is unused and will be removed from module MainCPU.
WARNING: [Synth 8-3332] Sequential element (myCPU/registerfile/Register_reg[0][8]) is unused and will be removed from module MainCPU.
WARNING: [Synth 8-3332] Sequential element (myCPU/registerfile/Register_reg[0][7]) is unused and will be removed from module MainCPU.
WARNING: [Synth 8-3332] Sequential element (myCPU/registerfile/Register_reg[0][6]) is unused and will be removed from module MainCPU.
WARNING: [Synth 8-3332] Sequential element (myCPU/registerfile/Register_reg[0][5]) is unused and will be removed from module MainCPU.
WARNING: [Synth 8-3332] Sequential element (myCPU/registerfile/Register_reg[0][4]) is unused and will be removed from module MainCPU.
WARNING: [Synth 8-3332] Sequential element (myCPU/registerfile/Register_reg[0][3]) is unused and will be removed from module MainCPU.
WARNING: [Synth 8-3332] Sequential element (myCPU/registerfile/Register_reg[0][2]) is unused and will be removed from module MainCPU.
WARNING: [Synth 8-3332] Sequential element (myCPU/registerfile/Register_reg[0][1]) is unused and will be removed from module MainCPU.
WARNING: [Synth 8-3332] Sequential element (myCPU/registerfile/Register_reg[0][0]) is unused and will be removed from module MainCPU.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:40 ; elapsed = 00:01:41 . Memory (MB): peak = 709.445 ; gain = 459.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------------+------------+---------------+----------------+
|Module Name       | RTL Object | Depth x Width | Implemented As | 
+------------------+------------+---------------+----------------+
|InstructionMemory | p_0_out    | 128x8         | LUT            | 
|InstructionMemory | p_0_out    | 128x8         | LUT            | 
|InstructionMemory | p_0_out    | 128x8         | LUT            | 
|InstructionMemory | p_0_out    | 128x8         | LUT            | 
|MainCPU           | p_0_out    | 128x8         | LUT            | 
|MainCPU           | p_0_out    | 128x8         | LUT            | 
|MainCPU           | p_0_out    | 128x8         | LUT            | 
|MainCPU           | p_0_out    | 128x8         | LUT            | 
+------------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:54 ; elapsed = 00:01:56 . Memory (MB): peak = 719.277 ; gain = 469.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:55 ; elapsed = 00:01:57 . Memory (MB): peak = 721.281 ; gain = 471.660
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:58 ; elapsed = 00:01:59 . Memory (MB): peak = 777.391 ; gain = 527.770
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:00 ; elapsed = 00:02:01 . Memory (MB): peak = 777.391 ; gain = 527.770
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:00 ; elapsed = 00:02:01 . Memory (MB): peak = 777.391 ; gain = 527.770
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:00 ; elapsed = 00:02:01 . Memory (MB): peak = 777.391 ; gain = 527.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:00 ; elapsed = 00:02:02 . Memory (MB): peak = 777.391 ; gain = 527.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:00 ; elapsed = 00:02:02 . Memory (MB): peak = 777.391 ; gain = 527.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:00 ; elapsed = 00:02:02 . Memory (MB): peak = 777.391 ; gain = 527.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    29|
|3     |LUT1   |    34|
|4     |LUT2   |    68|
|5     |LUT3   |   118|
|6     |LUT4   |   132|
|7     |LUT5   |   412|
|8     |LUT6   |  1414|
|9     |MUXF7  |   482|
|10    |MUXF8  |   162|
|11    |FDCE   |    33|
|12    |FDRE   |  1481|
|13    |IBUF   |     5|
|14    |OBUF   |    12|
+------+-------+------+

Report Instance Areas: 
+------+-----------------+---------------+------+
|      |Instance         |Module         |Cells |
+------+-----------------+---------------+------+
|1     |top              |               |  4384|
|2     |  myCPU          |SingleCycleCPU |  4321|
|3     |    alu          |ALU            |    12|
|4     |    data         |DataMemory     |  1352|
|5     |    next         |NextPC         |     4|
|6     |    pc           |PC             |   833|
|7     |    registerfile |RegisterFile   |  2119|
|8     |  myclock        |CLOCK          |    25|
|9     |  mykey          |KeyOn          |     2|
|10    |  mymux          |MUX            |    16|
+------+-----------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:00 ; elapsed = 00:02:02 . Memory (MB): peak = 777.391 ; gain = 527.770
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 120 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:40 ; elapsed = 00:01:53 . Memory (MB): peak = 777.391 ; gain = 213.758
Synthesis Optimization Complete : Time (s): cpu = 00:02:00 ; elapsed = 00:02:02 . Memory (MB): peak = 777.391 ; gain = 527.770
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 678 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
124 Infos, 218 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:04 ; elapsed = 00:02:05 . Memory (MB): peak = 777.391 ; gain = 539.293
INFO: [Common 17-1381] The checkpoint 'E:/CPU/SingleCycleCPU2/SingleCycleCPU2.runs/synth_1/MainCPU.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file MainCPU_utilization_synth.rpt -pb MainCPU_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.076 . Memory (MB): peak = 777.391 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Nov 20 21:02:42 2017...
