
EEE3096S_2022_Prac_2_Delays_and_I2C.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003660  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000080  08003720  08003720  00013720  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080037a0  080037a0  00020070  2**0
                  CONTENTS
  4 .ARM          00000000  080037a0  080037a0  00020070  2**0
                  CONTENTS
  5 .preinit_array 00000000  080037a0  080037a0  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080037a0  080037a0  000137a0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080037a4  080037a4  000137a4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  080037a8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000168  20000070  08003818  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200001d8  08003818  000201d8  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000c74b  00000000  00000000  00020098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001e55  00000000  00000000  0002c7e3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000a08  00000000  00000000  0002e638  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000940  00000000  00000000  0002f040  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000120fb  00000000  00000000  0002f980  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000d85e  00000000  00000000  00041a7b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0006a23d  00000000  00000000  0004f2d9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000b9516  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000026ac  00000000  00000000  000b9568  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000070 	.word	0x20000070
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08003708 	.word	0x08003708

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000074 	.word	0x20000074
 8000104:	08003708 	.word	0x08003708

08000108 <__gnu_thumb1_case_shi>:
 8000108:	b403      	push	{r0, r1}
 800010a:	4671      	mov	r1, lr
 800010c:	0849      	lsrs	r1, r1, #1
 800010e:	0040      	lsls	r0, r0, #1
 8000110:	0049      	lsls	r1, r1, #1
 8000112:	5e09      	ldrsh	r1, [r1, r0]
 8000114:	0049      	lsls	r1, r1, #1
 8000116:	448e      	add	lr, r1
 8000118:	bc03      	pop	{r0, r1}
 800011a:	4770      	bx	lr

0800011c <__udivsi3>:
 800011c:	2200      	movs	r2, #0
 800011e:	0843      	lsrs	r3, r0, #1
 8000120:	428b      	cmp	r3, r1
 8000122:	d374      	bcc.n	800020e <__udivsi3+0xf2>
 8000124:	0903      	lsrs	r3, r0, #4
 8000126:	428b      	cmp	r3, r1
 8000128:	d35f      	bcc.n	80001ea <__udivsi3+0xce>
 800012a:	0a03      	lsrs	r3, r0, #8
 800012c:	428b      	cmp	r3, r1
 800012e:	d344      	bcc.n	80001ba <__udivsi3+0x9e>
 8000130:	0b03      	lsrs	r3, r0, #12
 8000132:	428b      	cmp	r3, r1
 8000134:	d328      	bcc.n	8000188 <__udivsi3+0x6c>
 8000136:	0c03      	lsrs	r3, r0, #16
 8000138:	428b      	cmp	r3, r1
 800013a:	d30d      	bcc.n	8000158 <__udivsi3+0x3c>
 800013c:	22ff      	movs	r2, #255	; 0xff
 800013e:	0209      	lsls	r1, r1, #8
 8000140:	ba12      	rev	r2, r2
 8000142:	0c03      	lsrs	r3, r0, #16
 8000144:	428b      	cmp	r3, r1
 8000146:	d302      	bcc.n	800014e <__udivsi3+0x32>
 8000148:	1212      	asrs	r2, r2, #8
 800014a:	0209      	lsls	r1, r1, #8
 800014c:	d065      	beq.n	800021a <__udivsi3+0xfe>
 800014e:	0b03      	lsrs	r3, r0, #12
 8000150:	428b      	cmp	r3, r1
 8000152:	d319      	bcc.n	8000188 <__udivsi3+0x6c>
 8000154:	e000      	b.n	8000158 <__udivsi3+0x3c>
 8000156:	0a09      	lsrs	r1, r1, #8
 8000158:	0bc3      	lsrs	r3, r0, #15
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x46>
 800015e:	03cb      	lsls	r3, r1, #15
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b83      	lsrs	r3, r0, #14
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x52>
 800016a:	038b      	lsls	r3, r1, #14
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0b43      	lsrs	r3, r0, #13
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x5e>
 8000176:	034b      	lsls	r3, r1, #13
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0b03      	lsrs	r3, r0, #12
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x6a>
 8000182:	030b      	lsls	r3, r1, #12
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0ac3      	lsrs	r3, r0, #11
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x76>
 800018e:	02cb      	lsls	r3, r1, #11
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a83      	lsrs	r3, r0, #10
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x82>
 800019a:	028b      	lsls	r3, r1, #10
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0a43      	lsrs	r3, r0, #9
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x8e>
 80001a6:	024b      	lsls	r3, r1, #9
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0a03      	lsrs	r3, r0, #8
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x9a>
 80001b2:	020b      	lsls	r3, r1, #8
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	d2cd      	bcs.n	8000156 <__udivsi3+0x3a>
 80001ba:	09c3      	lsrs	r3, r0, #7
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xa8>
 80001c0:	01cb      	lsls	r3, r1, #7
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0983      	lsrs	r3, r0, #6
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xb4>
 80001cc:	018b      	lsls	r3, r1, #6
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	0943      	lsrs	r3, r0, #5
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xc0>
 80001d8:	014b      	lsls	r3, r1, #5
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0903      	lsrs	r3, r0, #4
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xcc>
 80001e4:	010b      	lsls	r3, r1, #4
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	08c3      	lsrs	r3, r0, #3
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xd8>
 80001f0:	00cb      	lsls	r3, r1, #3
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0883      	lsrs	r3, r0, #2
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xe4>
 80001fc:	008b      	lsls	r3, r1, #2
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0843      	lsrs	r3, r0, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xf0>
 8000208:	004b      	lsls	r3, r1, #1
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	1a41      	subs	r1, r0, r1
 8000210:	d200      	bcs.n	8000214 <__udivsi3+0xf8>
 8000212:	4601      	mov	r1, r0
 8000214:	4152      	adcs	r2, r2
 8000216:	4610      	mov	r0, r2
 8000218:	4770      	bx	lr
 800021a:	e7ff      	b.n	800021c <__udivsi3+0x100>
 800021c:	b501      	push	{r0, lr}
 800021e:	2000      	movs	r0, #0
 8000220:	f000 f806 	bl	8000230 <__aeabi_idiv0>
 8000224:	bd02      	pop	{r1, pc}
 8000226:	46c0      	nop			; (mov r8, r8)

08000228 <__aeabi_uidivmod>:
 8000228:	2900      	cmp	r1, #0
 800022a:	d0f7      	beq.n	800021c <__udivsi3+0x100>
 800022c:	e776      	b.n	800011c <__udivsi3>
 800022e:	4770      	bx	lr

08000230 <__aeabi_idiv0>:
 8000230:	4770      	bx	lr
 8000232:	46c0      	nop			; (mov r8, r8)

08000234 <main>:

/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void){
 8000234:	b580      	push	{r7, lr}
 8000236:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000238:	f000 fb22 	bl	8000880 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800023c:	f000 f82c 	bl	8000298 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000240:	f000 f91a 	bl	8000478 <MX_GPIO_Init>
  MX_I2C1_Init();
 8000244:	f000 f88a 	bl	800035c <MX_I2C1_Init>
  MX_DMA_Init();
 8000248:	f000 f8f8 	bl	800043c <MX_DMA_Init>
  MX_USART2_UART_Init();
 800024c:	f000 f8c6 	bl	80003dc <MX_USART2_UART_Init>
  {
    /* USER CODE END WHILE */
	//TO DO:
	//TASK 1
	//First run this with nothing else in the loop and scope pin PC8 on an oscilloscope
	HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_8);
 8000250:	2380      	movs	r3, #128	; 0x80
 8000252:	005b      	lsls	r3, r3, #1
 8000254:	4a0b      	ldr	r2, [pc, #44]	; (8000284 <main+0x50>)
 8000256:	0019      	movs	r1, r3
 8000258:	0010      	movs	r0, r2
 800025a:	f000 ff88 	bl	800116e <HAL_GPIO_TogglePin>

	//TO DO:
	//TASK 6

	//sprintf(buffer, "%d \r\n", 55555);
	sprintf(buffer, "%s \r\n", "helloWold");
 800025e:	4a0a      	ldr	r2, [pc, #40]	; (8000288 <main+0x54>)
 8000260:	490a      	ldr	r1, [pc, #40]	; (800028c <main+0x58>)
 8000262:	4b0b      	ldr	r3, [pc, #44]	; (8000290 <main+0x5c>)
 8000264:	0018      	movs	r0, r3
 8000266:	f002 fde5 	bl	8002e34 <siprintf>
	//This creates a string "55555555555555" with a pointer called buffer

	//Transmit data via UART
	//Blocking! fine for small buffers
	HAL_UART_Transmit(&huart2, buffer, sizeof(buffer), 1000);
 800026a:	23fa      	movs	r3, #250	; 0xfa
 800026c:	009b      	lsls	r3, r3, #2
 800026e:	4908      	ldr	r1, [pc, #32]	; (8000290 <main+0x5c>)
 8000270:	4808      	ldr	r0, [pc, #32]	; (8000294 <main+0x60>)
 8000272:	2220      	movs	r2, #32
 8000274:	f001 fe62 	bl	8001f3c <HAL_UART_Transmit>





	HAL_Delay(1000);
 8000278:	23fa      	movs	r3, #250	; 0xfa
 800027a:	009b      	lsls	r3, r3, #2
 800027c:	0018      	movs	r0, r3
 800027e:	f000 fb63 	bl	8000948 <HAL_Delay>
	HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_8);
 8000282:	e7e5      	b.n	8000250 <main+0x1c>
 8000284:	48000800 	.word	0x48000800
 8000288:	08003720 	.word	0x08003720
 800028c:	0800372c 	.word	0x0800372c
 8000290:	200001a0 	.word	0x200001a0
 8000294:	200000d8 	.word	0x200000d8

08000298 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000298:	b590      	push	{r4, r7, lr}
 800029a:	b097      	sub	sp, #92	; 0x5c
 800029c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800029e:	2428      	movs	r4, #40	; 0x28
 80002a0:	193b      	adds	r3, r7, r4
 80002a2:	0018      	movs	r0, r3
 80002a4:	2330      	movs	r3, #48	; 0x30
 80002a6:	001a      	movs	r2, r3
 80002a8:	2100      	movs	r1, #0
 80002aa:	f002 fdbb 	bl	8002e24 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80002ae:	2318      	movs	r3, #24
 80002b0:	18fb      	adds	r3, r7, r3
 80002b2:	0018      	movs	r0, r3
 80002b4:	2310      	movs	r3, #16
 80002b6:	001a      	movs	r2, r3
 80002b8:	2100      	movs	r1, #0
 80002ba:	f002 fdb3 	bl	8002e24 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80002be:	1d3b      	adds	r3, r7, #4
 80002c0:	0018      	movs	r0, r3
 80002c2:	2314      	movs	r3, #20
 80002c4:	001a      	movs	r2, r3
 80002c6:	2100      	movs	r1, #0
 80002c8:	f002 fdac 	bl	8002e24 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80002cc:	0021      	movs	r1, r4
 80002ce:	187b      	adds	r3, r7, r1
 80002d0:	2202      	movs	r2, #2
 80002d2:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80002d4:	187b      	adds	r3, r7, r1
 80002d6:	2201      	movs	r2, #1
 80002d8:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80002da:	187b      	adds	r3, r7, r1
 80002dc:	2210      	movs	r2, #16
 80002de:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80002e0:	187b      	adds	r3, r7, r1
 80002e2:	2202      	movs	r2, #2
 80002e4:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80002e6:	187b      	adds	r3, r7, r1
 80002e8:	2200      	movs	r2, #0
 80002ea:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 80002ec:	187b      	adds	r3, r7, r1
 80002ee:	22a0      	movs	r2, #160	; 0xa0
 80002f0:	0392      	lsls	r2, r2, #14
 80002f2:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 80002f4:	187b      	adds	r3, r7, r1
 80002f6:	2200      	movs	r2, #0
 80002f8:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80002fa:	187b      	adds	r3, r7, r1
 80002fc:	0018      	movs	r0, r3
 80002fe:	f001 f87f 	bl	8001400 <HAL_RCC_OscConfig>
 8000302:	1e03      	subs	r3, r0, #0
 8000304:	d001      	beq.n	800030a <SystemClock_Config+0x72>
  {
    Error_Handler();
 8000306:	f000 f92f 	bl	8000568 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800030a:	2118      	movs	r1, #24
 800030c:	187b      	adds	r3, r7, r1
 800030e:	2207      	movs	r2, #7
 8000310:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000312:	187b      	adds	r3, r7, r1
 8000314:	2202      	movs	r2, #2
 8000316:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000318:	187b      	adds	r3, r7, r1
 800031a:	2200      	movs	r2, #0
 800031c:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800031e:	187b      	adds	r3, r7, r1
 8000320:	2200      	movs	r2, #0
 8000322:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000324:	187b      	adds	r3, r7, r1
 8000326:	2101      	movs	r1, #1
 8000328:	0018      	movs	r0, r3
 800032a:	f001 fb83 	bl	8001a34 <HAL_RCC_ClockConfig>
 800032e:	1e03      	subs	r3, r0, #0
 8000330:	d001      	beq.n	8000336 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8000332:	f000 f919 	bl	8000568 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8000336:	1d3b      	adds	r3, r7, #4
 8000338:	2220      	movs	r2, #32
 800033a:	601a      	str	r2, [r3, #0]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 800033c:	1d3b      	adds	r3, r7, #4
 800033e:	2200      	movs	r2, #0
 8000340:	60da      	str	r2, [r3, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000342:	1d3b      	adds	r3, r7, #4
 8000344:	0018      	movs	r0, r3
 8000346:	f001 fcc7 	bl	8001cd8 <HAL_RCCEx_PeriphCLKConfig>
 800034a:	1e03      	subs	r3, r0, #0
 800034c:	d001      	beq.n	8000352 <SystemClock_Config+0xba>
  {
    Error_Handler();
 800034e:	f000 f90b 	bl	8000568 <Error_Handler>
  }
}
 8000352:	46c0      	nop			; (mov r8, r8)
 8000354:	46bd      	mov	sp, r7
 8000356:	b017      	add	sp, #92	; 0x5c
 8000358:	bd90      	pop	{r4, r7, pc}
	...

0800035c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800035c:	b580      	push	{r7, lr}
 800035e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000360:	4b1b      	ldr	r3, [pc, #108]	; (80003d0 <MX_I2C1_Init+0x74>)
 8000362:	4a1c      	ldr	r2, [pc, #112]	; (80003d4 <MX_I2C1_Init+0x78>)
 8000364:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x2000090E;
 8000366:	4b1a      	ldr	r3, [pc, #104]	; (80003d0 <MX_I2C1_Init+0x74>)
 8000368:	4a1b      	ldr	r2, [pc, #108]	; (80003d8 <MX_I2C1_Init+0x7c>)
 800036a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 800036c:	4b18      	ldr	r3, [pc, #96]	; (80003d0 <MX_I2C1_Init+0x74>)
 800036e:	2200      	movs	r2, #0
 8000370:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000372:	4b17      	ldr	r3, [pc, #92]	; (80003d0 <MX_I2C1_Init+0x74>)
 8000374:	2201      	movs	r2, #1
 8000376:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000378:	4b15      	ldr	r3, [pc, #84]	; (80003d0 <MX_I2C1_Init+0x74>)
 800037a:	2200      	movs	r2, #0
 800037c:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800037e:	4b14      	ldr	r3, [pc, #80]	; (80003d0 <MX_I2C1_Init+0x74>)
 8000380:	2200      	movs	r2, #0
 8000382:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000384:	4b12      	ldr	r3, [pc, #72]	; (80003d0 <MX_I2C1_Init+0x74>)
 8000386:	2200      	movs	r2, #0
 8000388:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800038a:	4b11      	ldr	r3, [pc, #68]	; (80003d0 <MX_I2C1_Init+0x74>)
 800038c:	2200      	movs	r2, #0
 800038e:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000390:	4b0f      	ldr	r3, [pc, #60]	; (80003d0 <MX_I2C1_Init+0x74>)
 8000392:	2200      	movs	r2, #0
 8000394:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000396:	4b0e      	ldr	r3, [pc, #56]	; (80003d0 <MX_I2C1_Init+0x74>)
 8000398:	0018      	movs	r0, r3
 800039a:	f000 ff03 	bl	80011a4 <HAL_I2C_Init>
 800039e:	1e03      	subs	r3, r0, #0
 80003a0:	d001      	beq.n	80003a6 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80003a2:	f000 f8e1 	bl	8000568 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80003a6:	4b0a      	ldr	r3, [pc, #40]	; (80003d0 <MX_I2C1_Init+0x74>)
 80003a8:	2100      	movs	r1, #0
 80003aa:	0018      	movs	r0, r3
 80003ac:	f000 ff90 	bl	80012d0 <HAL_I2CEx_ConfigAnalogFilter>
 80003b0:	1e03      	subs	r3, r0, #0
 80003b2:	d001      	beq.n	80003b8 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80003b4:	f000 f8d8 	bl	8000568 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80003b8:	4b05      	ldr	r3, [pc, #20]	; (80003d0 <MX_I2C1_Init+0x74>)
 80003ba:	2100      	movs	r1, #0
 80003bc:	0018      	movs	r0, r3
 80003be:	f000 ffd3 	bl	8001368 <HAL_I2CEx_ConfigDigitalFilter>
 80003c2:	1e03      	subs	r3, r0, #0
 80003c4:	d001      	beq.n	80003ca <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80003c6:	f000 f8cf 	bl	8000568 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80003ca:	46c0      	nop			; (mov r8, r8)
 80003cc:	46bd      	mov	sp, r7
 80003ce:	bd80      	pop	{r7, pc}
 80003d0:	2000008c 	.word	0x2000008c
 80003d4:	40005400 	.word	0x40005400
 80003d8:	2000090e 	.word	0x2000090e

080003dc <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80003dc:	b580      	push	{r7, lr}
 80003de:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80003e0:	4b14      	ldr	r3, [pc, #80]	; (8000434 <MX_USART2_UART_Init+0x58>)
 80003e2:	4a15      	ldr	r2, [pc, #84]	; (8000438 <MX_USART2_UART_Init+0x5c>)
 80003e4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 80003e6:	4b13      	ldr	r3, [pc, #76]	; (8000434 <MX_USART2_UART_Init+0x58>)
 80003e8:	2296      	movs	r2, #150	; 0x96
 80003ea:	0192      	lsls	r2, r2, #6
 80003ec:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80003ee:	4b11      	ldr	r3, [pc, #68]	; (8000434 <MX_USART2_UART_Init+0x58>)
 80003f0:	2200      	movs	r2, #0
 80003f2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80003f4:	4b0f      	ldr	r3, [pc, #60]	; (8000434 <MX_USART2_UART_Init+0x58>)
 80003f6:	2200      	movs	r2, #0
 80003f8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80003fa:	4b0e      	ldr	r3, [pc, #56]	; (8000434 <MX_USART2_UART_Init+0x58>)
 80003fc:	2200      	movs	r2, #0
 80003fe:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000400:	4b0c      	ldr	r3, [pc, #48]	; (8000434 <MX_USART2_UART_Init+0x58>)
 8000402:	220c      	movs	r2, #12
 8000404:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000406:	4b0b      	ldr	r3, [pc, #44]	; (8000434 <MX_USART2_UART_Init+0x58>)
 8000408:	2200      	movs	r2, #0
 800040a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800040c:	4b09      	ldr	r3, [pc, #36]	; (8000434 <MX_USART2_UART_Init+0x58>)
 800040e:	2200      	movs	r2, #0
 8000410:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000412:	4b08      	ldr	r3, [pc, #32]	; (8000434 <MX_USART2_UART_Init+0x58>)
 8000414:	2200      	movs	r2, #0
 8000416:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000418:	4b06      	ldr	r3, [pc, #24]	; (8000434 <MX_USART2_UART_Init+0x58>)
 800041a:	2200      	movs	r2, #0
 800041c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800041e:	4b05      	ldr	r3, [pc, #20]	; (8000434 <MX_USART2_UART_Init+0x58>)
 8000420:	0018      	movs	r0, r3
 8000422:	f001 fd37 	bl	8001e94 <HAL_UART_Init>
 8000426:	1e03      	subs	r3, r0, #0
 8000428:	d001      	beq.n	800042e <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 800042a:	f000 f89d 	bl	8000568 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800042e:	46c0      	nop			; (mov r8, r8)
 8000430:	46bd      	mov	sp, r7
 8000432:	bd80      	pop	{r7, pc}
 8000434:	200000d8 	.word	0x200000d8
 8000438:	40004400 	.word	0x40004400

0800043c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800043c:	b580      	push	{r7, lr}
 800043e:	b082      	sub	sp, #8
 8000440:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000442:	4b0c      	ldr	r3, [pc, #48]	; (8000474 <MX_DMA_Init+0x38>)
 8000444:	695a      	ldr	r2, [r3, #20]
 8000446:	4b0b      	ldr	r3, [pc, #44]	; (8000474 <MX_DMA_Init+0x38>)
 8000448:	2101      	movs	r1, #1
 800044a:	430a      	orrs	r2, r1
 800044c:	615a      	str	r2, [r3, #20]
 800044e:	4b09      	ldr	r3, [pc, #36]	; (8000474 <MX_DMA_Init+0x38>)
 8000450:	695b      	ldr	r3, [r3, #20]
 8000452:	2201      	movs	r2, #1
 8000454:	4013      	ands	r3, r2
 8000456:	607b      	str	r3, [r7, #4]
 8000458:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel4_5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_5_IRQn, 0, 0);
 800045a:	2200      	movs	r2, #0
 800045c:	2100      	movs	r1, #0
 800045e:	200b      	movs	r0, #11
 8000460:	f000 fb42 	bl	8000ae8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_5_IRQn);
 8000464:	200b      	movs	r0, #11
 8000466:	f000 fb54 	bl	8000b12 <HAL_NVIC_EnableIRQ>

}
 800046a:	46c0      	nop			; (mov r8, r8)
 800046c:	46bd      	mov	sp, r7
 800046e:	b002      	add	sp, #8
 8000470:	bd80      	pop	{r7, pc}
 8000472:	46c0      	nop			; (mov r8, r8)
 8000474:	40021000 	.word	0x40021000

08000478 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000478:	b590      	push	{r4, r7, lr}
 800047a:	b08b      	sub	sp, #44	; 0x2c
 800047c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800047e:	2414      	movs	r4, #20
 8000480:	193b      	adds	r3, r7, r4
 8000482:	0018      	movs	r0, r3
 8000484:	2314      	movs	r3, #20
 8000486:	001a      	movs	r2, r3
 8000488:	2100      	movs	r1, #0
 800048a:	f002 fccb 	bl	8002e24 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800048e:	4b34      	ldr	r3, [pc, #208]	; (8000560 <MX_GPIO_Init+0xe8>)
 8000490:	695a      	ldr	r2, [r3, #20]
 8000492:	4b33      	ldr	r3, [pc, #204]	; (8000560 <MX_GPIO_Init+0xe8>)
 8000494:	2180      	movs	r1, #128	; 0x80
 8000496:	03c9      	lsls	r1, r1, #15
 8000498:	430a      	orrs	r2, r1
 800049a:	615a      	str	r2, [r3, #20]
 800049c:	4b30      	ldr	r3, [pc, #192]	; (8000560 <MX_GPIO_Init+0xe8>)
 800049e:	695a      	ldr	r2, [r3, #20]
 80004a0:	2380      	movs	r3, #128	; 0x80
 80004a2:	03db      	lsls	r3, r3, #15
 80004a4:	4013      	ands	r3, r2
 80004a6:	613b      	str	r3, [r7, #16]
 80004a8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80004aa:	4b2d      	ldr	r3, [pc, #180]	; (8000560 <MX_GPIO_Init+0xe8>)
 80004ac:	695a      	ldr	r2, [r3, #20]
 80004ae:	4b2c      	ldr	r3, [pc, #176]	; (8000560 <MX_GPIO_Init+0xe8>)
 80004b0:	2180      	movs	r1, #128	; 0x80
 80004b2:	0289      	lsls	r1, r1, #10
 80004b4:	430a      	orrs	r2, r1
 80004b6:	615a      	str	r2, [r3, #20]
 80004b8:	4b29      	ldr	r3, [pc, #164]	; (8000560 <MX_GPIO_Init+0xe8>)
 80004ba:	695a      	ldr	r2, [r3, #20]
 80004bc:	2380      	movs	r3, #128	; 0x80
 80004be:	029b      	lsls	r3, r3, #10
 80004c0:	4013      	ands	r3, r2
 80004c2:	60fb      	str	r3, [r7, #12]
 80004c4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80004c6:	4b26      	ldr	r3, [pc, #152]	; (8000560 <MX_GPIO_Init+0xe8>)
 80004c8:	695a      	ldr	r2, [r3, #20]
 80004ca:	4b25      	ldr	r3, [pc, #148]	; (8000560 <MX_GPIO_Init+0xe8>)
 80004cc:	2180      	movs	r1, #128	; 0x80
 80004ce:	0309      	lsls	r1, r1, #12
 80004d0:	430a      	orrs	r2, r1
 80004d2:	615a      	str	r2, [r3, #20]
 80004d4:	4b22      	ldr	r3, [pc, #136]	; (8000560 <MX_GPIO_Init+0xe8>)
 80004d6:	695a      	ldr	r2, [r3, #20]
 80004d8:	2380      	movs	r3, #128	; 0x80
 80004da:	031b      	lsls	r3, r3, #12
 80004dc:	4013      	ands	r3, r2
 80004de:	60bb      	str	r3, [r7, #8]
 80004e0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80004e2:	4b1f      	ldr	r3, [pc, #124]	; (8000560 <MX_GPIO_Init+0xe8>)
 80004e4:	695a      	ldr	r2, [r3, #20]
 80004e6:	4b1e      	ldr	r3, [pc, #120]	; (8000560 <MX_GPIO_Init+0xe8>)
 80004e8:	2180      	movs	r1, #128	; 0x80
 80004ea:	02c9      	lsls	r1, r1, #11
 80004ec:	430a      	orrs	r2, r1
 80004ee:	615a      	str	r2, [r3, #20]
 80004f0:	4b1b      	ldr	r3, [pc, #108]	; (8000560 <MX_GPIO_Init+0xe8>)
 80004f2:	695a      	ldr	r2, [r3, #20]
 80004f4:	2380      	movs	r3, #128	; 0x80
 80004f6:	02db      	lsls	r3, r3, #11
 80004f8:	4013      	ands	r3, r2
 80004fa:	607b      	str	r3, [r7, #4]
 80004fc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LD4_Pin|LD3_Pin, GPIO_PIN_RESET);
 80004fe:	23c0      	movs	r3, #192	; 0xc0
 8000500:	009b      	lsls	r3, r3, #2
 8000502:	4818      	ldr	r0, [pc, #96]	; (8000564 <MX_GPIO_Init+0xec>)
 8000504:	2200      	movs	r2, #0
 8000506:	0019      	movs	r1, r3
 8000508:	f000 fe14 	bl	8001134 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800050c:	193b      	adds	r3, r7, r4
 800050e:	2201      	movs	r2, #1
 8000510:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000512:	193b      	adds	r3, r7, r4
 8000514:	2290      	movs	r2, #144	; 0x90
 8000516:	0352      	lsls	r2, r2, #13
 8000518:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800051a:	193b      	adds	r3, r7, r4
 800051c:	2200      	movs	r2, #0
 800051e:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000520:	193a      	adds	r2, r7, r4
 8000522:	2390      	movs	r3, #144	; 0x90
 8000524:	05db      	lsls	r3, r3, #23
 8000526:	0011      	movs	r1, r2
 8000528:	0018      	movs	r0, r3
 800052a:	f000 fc93 	bl	8000e54 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin;
 800052e:	0021      	movs	r1, r4
 8000530:	187b      	adds	r3, r7, r1
 8000532:	22c0      	movs	r2, #192	; 0xc0
 8000534:	0092      	lsls	r2, r2, #2
 8000536:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000538:	187b      	adds	r3, r7, r1
 800053a:	2201      	movs	r2, #1
 800053c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800053e:	187b      	adds	r3, r7, r1
 8000540:	2200      	movs	r2, #0
 8000542:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000544:	187b      	adds	r3, r7, r1
 8000546:	2200      	movs	r2, #0
 8000548:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800054a:	187b      	adds	r3, r7, r1
 800054c:	4a05      	ldr	r2, [pc, #20]	; (8000564 <MX_GPIO_Init+0xec>)
 800054e:	0019      	movs	r1, r3
 8000550:	0010      	movs	r0, r2
 8000552:	f000 fc7f 	bl	8000e54 <HAL_GPIO_Init>

}
 8000556:	46c0      	nop			; (mov r8, r8)
 8000558:	46bd      	mov	sp, r7
 800055a:	b00b      	add	sp, #44	; 0x2c
 800055c:	bd90      	pop	{r4, r7, pc}
 800055e:	46c0      	nop			; (mov r8, r8)
 8000560:	40021000 	.word	0x40021000
 8000564:	48000800 	.word	0x48000800

08000568 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000568:	b580      	push	{r7, lr}
 800056a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800056c:	b672      	cpsid	i
}
 800056e:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000570:	e7fe      	b.n	8000570 <Error_Handler+0x8>
	...

08000574 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000574:	b580      	push	{r7, lr}
 8000576:	b082      	sub	sp, #8
 8000578:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800057a:	4b0f      	ldr	r3, [pc, #60]	; (80005b8 <HAL_MspInit+0x44>)
 800057c:	699a      	ldr	r2, [r3, #24]
 800057e:	4b0e      	ldr	r3, [pc, #56]	; (80005b8 <HAL_MspInit+0x44>)
 8000580:	2101      	movs	r1, #1
 8000582:	430a      	orrs	r2, r1
 8000584:	619a      	str	r2, [r3, #24]
 8000586:	4b0c      	ldr	r3, [pc, #48]	; (80005b8 <HAL_MspInit+0x44>)
 8000588:	699b      	ldr	r3, [r3, #24]
 800058a:	2201      	movs	r2, #1
 800058c:	4013      	ands	r3, r2
 800058e:	607b      	str	r3, [r7, #4]
 8000590:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000592:	4b09      	ldr	r3, [pc, #36]	; (80005b8 <HAL_MspInit+0x44>)
 8000594:	69da      	ldr	r2, [r3, #28]
 8000596:	4b08      	ldr	r3, [pc, #32]	; (80005b8 <HAL_MspInit+0x44>)
 8000598:	2180      	movs	r1, #128	; 0x80
 800059a:	0549      	lsls	r1, r1, #21
 800059c:	430a      	orrs	r2, r1
 800059e:	61da      	str	r2, [r3, #28]
 80005a0:	4b05      	ldr	r3, [pc, #20]	; (80005b8 <HAL_MspInit+0x44>)
 80005a2:	69da      	ldr	r2, [r3, #28]
 80005a4:	2380      	movs	r3, #128	; 0x80
 80005a6:	055b      	lsls	r3, r3, #21
 80005a8:	4013      	ands	r3, r2
 80005aa:	603b      	str	r3, [r7, #0]
 80005ac:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80005ae:	46c0      	nop			; (mov r8, r8)
 80005b0:	46bd      	mov	sp, r7
 80005b2:	b002      	add	sp, #8
 80005b4:	bd80      	pop	{r7, pc}
 80005b6:	46c0      	nop			; (mov r8, r8)
 80005b8:	40021000 	.word	0x40021000

080005bc <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80005bc:	b590      	push	{r4, r7, lr}
 80005be:	b08b      	sub	sp, #44	; 0x2c
 80005c0:	af00      	add	r7, sp, #0
 80005c2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005c4:	2414      	movs	r4, #20
 80005c6:	193b      	adds	r3, r7, r4
 80005c8:	0018      	movs	r0, r3
 80005ca:	2314      	movs	r3, #20
 80005cc:	001a      	movs	r2, r3
 80005ce:	2100      	movs	r1, #0
 80005d0:	f002 fc28 	bl	8002e24 <memset>
  if(hi2c->Instance==I2C1)
 80005d4:	687b      	ldr	r3, [r7, #4]
 80005d6:	681b      	ldr	r3, [r3, #0]
 80005d8:	4a1c      	ldr	r2, [pc, #112]	; (800064c <HAL_I2C_MspInit+0x90>)
 80005da:	4293      	cmp	r3, r2
 80005dc:	d131      	bne.n	8000642 <HAL_I2C_MspInit+0x86>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80005de:	4b1c      	ldr	r3, [pc, #112]	; (8000650 <HAL_I2C_MspInit+0x94>)
 80005e0:	695a      	ldr	r2, [r3, #20]
 80005e2:	4b1b      	ldr	r3, [pc, #108]	; (8000650 <HAL_I2C_MspInit+0x94>)
 80005e4:	2180      	movs	r1, #128	; 0x80
 80005e6:	02c9      	lsls	r1, r1, #11
 80005e8:	430a      	orrs	r2, r1
 80005ea:	615a      	str	r2, [r3, #20]
 80005ec:	4b18      	ldr	r3, [pc, #96]	; (8000650 <HAL_I2C_MspInit+0x94>)
 80005ee:	695a      	ldr	r2, [r3, #20]
 80005f0:	2380      	movs	r3, #128	; 0x80
 80005f2:	02db      	lsls	r3, r3, #11
 80005f4:	4013      	ands	r3, r2
 80005f6:	613b      	str	r3, [r7, #16]
 80005f8:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80005fa:	0021      	movs	r1, r4
 80005fc:	187b      	adds	r3, r7, r1
 80005fe:	22c0      	movs	r2, #192	; 0xc0
 8000600:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000602:	187b      	adds	r3, r7, r1
 8000604:	2212      	movs	r2, #18
 8000606:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000608:	187b      	adds	r3, r7, r1
 800060a:	2200      	movs	r2, #0
 800060c:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800060e:	187b      	adds	r3, r7, r1
 8000610:	2203      	movs	r2, #3
 8000612:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
 8000614:	187b      	adds	r3, r7, r1
 8000616:	2201      	movs	r2, #1
 8000618:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800061a:	187b      	adds	r3, r7, r1
 800061c:	4a0d      	ldr	r2, [pc, #52]	; (8000654 <HAL_I2C_MspInit+0x98>)
 800061e:	0019      	movs	r1, r3
 8000620:	0010      	movs	r0, r2
 8000622:	f000 fc17 	bl	8000e54 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000626:	4b0a      	ldr	r3, [pc, #40]	; (8000650 <HAL_I2C_MspInit+0x94>)
 8000628:	69da      	ldr	r2, [r3, #28]
 800062a:	4b09      	ldr	r3, [pc, #36]	; (8000650 <HAL_I2C_MspInit+0x94>)
 800062c:	2180      	movs	r1, #128	; 0x80
 800062e:	0389      	lsls	r1, r1, #14
 8000630:	430a      	orrs	r2, r1
 8000632:	61da      	str	r2, [r3, #28]
 8000634:	4b06      	ldr	r3, [pc, #24]	; (8000650 <HAL_I2C_MspInit+0x94>)
 8000636:	69da      	ldr	r2, [r3, #28]
 8000638:	2380      	movs	r3, #128	; 0x80
 800063a:	039b      	lsls	r3, r3, #14
 800063c:	4013      	ands	r3, r2
 800063e:	60fb      	str	r3, [r7, #12]
 8000640:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8000642:	46c0      	nop			; (mov r8, r8)
 8000644:	46bd      	mov	sp, r7
 8000646:	b00b      	add	sp, #44	; 0x2c
 8000648:	bd90      	pop	{r4, r7, pc}
 800064a:	46c0      	nop			; (mov r8, r8)
 800064c:	40005400 	.word	0x40005400
 8000650:	40021000 	.word	0x40021000
 8000654:	48000400 	.word	0x48000400

08000658 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000658:	b590      	push	{r4, r7, lr}
 800065a:	b08b      	sub	sp, #44	; 0x2c
 800065c:	af00      	add	r7, sp, #0
 800065e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000660:	2414      	movs	r4, #20
 8000662:	193b      	adds	r3, r7, r4
 8000664:	0018      	movs	r0, r3
 8000666:	2314      	movs	r3, #20
 8000668:	001a      	movs	r2, r3
 800066a:	2100      	movs	r1, #0
 800066c:	f002 fbda 	bl	8002e24 <memset>
  if(huart->Instance==USART2)
 8000670:	687b      	ldr	r3, [r7, #4]
 8000672:	681b      	ldr	r3, [r3, #0]
 8000674:	4a33      	ldr	r2, [pc, #204]	; (8000744 <HAL_UART_MspInit+0xec>)
 8000676:	4293      	cmp	r3, r2
 8000678:	d160      	bne.n	800073c <HAL_UART_MspInit+0xe4>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800067a:	4b33      	ldr	r3, [pc, #204]	; (8000748 <HAL_UART_MspInit+0xf0>)
 800067c:	69da      	ldr	r2, [r3, #28]
 800067e:	4b32      	ldr	r3, [pc, #200]	; (8000748 <HAL_UART_MspInit+0xf0>)
 8000680:	2180      	movs	r1, #128	; 0x80
 8000682:	0289      	lsls	r1, r1, #10
 8000684:	430a      	orrs	r2, r1
 8000686:	61da      	str	r2, [r3, #28]
 8000688:	4b2f      	ldr	r3, [pc, #188]	; (8000748 <HAL_UART_MspInit+0xf0>)
 800068a:	69da      	ldr	r2, [r3, #28]
 800068c:	2380      	movs	r3, #128	; 0x80
 800068e:	029b      	lsls	r3, r3, #10
 8000690:	4013      	ands	r3, r2
 8000692:	613b      	str	r3, [r7, #16]
 8000694:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000696:	4b2c      	ldr	r3, [pc, #176]	; (8000748 <HAL_UART_MspInit+0xf0>)
 8000698:	695a      	ldr	r2, [r3, #20]
 800069a:	4b2b      	ldr	r3, [pc, #172]	; (8000748 <HAL_UART_MspInit+0xf0>)
 800069c:	2180      	movs	r1, #128	; 0x80
 800069e:	0289      	lsls	r1, r1, #10
 80006a0:	430a      	orrs	r2, r1
 80006a2:	615a      	str	r2, [r3, #20]
 80006a4:	4b28      	ldr	r3, [pc, #160]	; (8000748 <HAL_UART_MspInit+0xf0>)
 80006a6:	695a      	ldr	r2, [r3, #20]
 80006a8:	2380      	movs	r3, #128	; 0x80
 80006aa:	029b      	lsls	r3, r3, #10
 80006ac:	4013      	ands	r3, r2
 80006ae:	60fb      	str	r3, [r7, #12]
 80006b0:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80006b2:	0021      	movs	r1, r4
 80006b4:	187b      	adds	r3, r7, r1
 80006b6:	220c      	movs	r2, #12
 80006b8:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80006ba:	187b      	adds	r3, r7, r1
 80006bc:	2202      	movs	r2, #2
 80006be:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006c0:	187b      	adds	r3, r7, r1
 80006c2:	2200      	movs	r2, #0
 80006c4:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80006c6:	187b      	adds	r3, r7, r1
 80006c8:	2203      	movs	r2, #3
 80006ca:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 80006cc:	187b      	adds	r3, r7, r1
 80006ce:	2201      	movs	r2, #1
 80006d0:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80006d2:	187a      	adds	r2, r7, r1
 80006d4:	2390      	movs	r3, #144	; 0x90
 80006d6:	05db      	lsls	r3, r3, #23
 80006d8:	0011      	movs	r1, r2
 80006da:	0018      	movs	r0, r3
 80006dc:	f000 fbba 	bl	8000e54 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Channel4;
 80006e0:	4b1a      	ldr	r3, [pc, #104]	; (800074c <HAL_UART_MspInit+0xf4>)
 80006e2:	4a1b      	ldr	r2, [pc, #108]	; (8000750 <HAL_UART_MspInit+0xf8>)
 80006e4:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80006e6:	4b19      	ldr	r3, [pc, #100]	; (800074c <HAL_UART_MspInit+0xf4>)
 80006e8:	2210      	movs	r2, #16
 80006ea:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80006ec:	4b17      	ldr	r3, [pc, #92]	; (800074c <HAL_UART_MspInit+0xf4>)
 80006ee:	2200      	movs	r2, #0
 80006f0:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 80006f2:	4b16      	ldr	r3, [pc, #88]	; (800074c <HAL_UART_MspInit+0xf4>)
 80006f4:	2280      	movs	r2, #128	; 0x80
 80006f6:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80006f8:	4b14      	ldr	r3, [pc, #80]	; (800074c <HAL_UART_MspInit+0xf4>)
 80006fa:	2200      	movs	r2, #0
 80006fc:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80006fe:	4b13      	ldr	r3, [pc, #76]	; (800074c <HAL_UART_MspInit+0xf4>)
 8000700:	2200      	movs	r2, #0
 8000702:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8000704:	4b11      	ldr	r3, [pc, #68]	; (800074c <HAL_UART_MspInit+0xf4>)
 8000706:	2200      	movs	r2, #0
 8000708:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 800070a:	4b10      	ldr	r3, [pc, #64]	; (800074c <HAL_UART_MspInit+0xf4>)
 800070c:	2200      	movs	r2, #0
 800070e:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8000710:	4b0e      	ldr	r3, [pc, #56]	; (800074c <HAL_UART_MspInit+0xf4>)
 8000712:	0018      	movs	r0, r3
 8000714:	f000 fa1a 	bl	8000b4c <HAL_DMA_Init>
 8000718:	1e03      	subs	r3, r0, #0
 800071a:	d001      	beq.n	8000720 <HAL_UART_MspInit+0xc8>
    {
      Error_Handler();
 800071c:	f7ff ff24 	bl	8000568 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 8000720:	687b      	ldr	r3, [r7, #4]
 8000722:	4a0a      	ldr	r2, [pc, #40]	; (800074c <HAL_UART_MspInit+0xf4>)
 8000724:	66da      	str	r2, [r3, #108]	; 0x6c
 8000726:	4b09      	ldr	r3, [pc, #36]	; (800074c <HAL_UART_MspInit+0xf4>)
 8000728:	687a      	ldr	r2, [r7, #4]
 800072a:	625a      	str	r2, [r3, #36]	; 0x24

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 800072c:	2200      	movs	r2, #0
 800072e:	2100      	movs	r1, #0
 8000730:	201c      	movs	r0, #28
 8000732:	f000 f9d9 	bl	8000ae8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000736:	201c      	movs	r0, #28
 8000738:	f000 f9eb 	bl	8000b12 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800073c:	46c0      	nop			; (mov r8, r8)
 800073e:	46bd      	mov	sp, r7
 8000740:	b00b      	add	sp, #44	; 0x2c
 8000742:	bd90      	pop	{r4, r7, pc}
 8000744:	40004400 	.word	0x40004400
 8000748:	40021000 	.word	0x40021000
 800074c:	2000015c 	.word	0x2000015c
 8000750:	40020044 	.word	0x40020044

08000754 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000754:	b580      	push	{r7, lr}
 8000756:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000758:	e7fe      	b.n	8000758 <NMI_Handler+0x4>

0800075a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800075a:	b580      	push	{r7, lr}
 800075c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800075e:	e7fe      	b.n	800075e <HardFault_Handler+0x4>

08000760 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000760:	b580      	push	{r7, lr}
 8000762:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000764:	46c0      	nop			; (mov r8, r8)
 8000766:	46bd      	mov	sp, r7
 8000768:	bd80      	pop	{r7, pc}

0800076a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800076a:	b580      	push	{r7, lr}
 800076c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800076e:	46c0      	nop			; (mov r8, r8)
 8000770:	46bd      	mov	sp, r7
 8000772:	bd80      	pop	{r7, pc}

08000774 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000774:	b580      	push	{r7, lr}
 8000776:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000778:	f000 f8ca 	bl	8000910 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800077c:	46c0      	nop			; (mov r8, r8)
 800077e:	46bd      	mov	sp, r7
 8000780:	bd80      	pop	{r7, pc}
	...

08000784 <DMA1_Channel4_5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 4 and 5 interrupts.
  */
void DMA1_Channel4_5_IRQHandler(void)
{
 8000784:	b580      	push	{r7, lr}
 8000786:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_5_IRQn 0 */

  /* USER CODE END DMA1_Channel4_5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8000788:	4b03      	ldr	r3, [pc, #12]	; (8000798 <DMA1_Channel4_5_IRQHandler+0x14>)
 800078a:	0018      	movs	r0, r3
 800078c:	f000 faa3 	bl	8000cd6 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_5_IRQn 1 */

  /* USER CODE END DMA1_Channel4_5_IRQn 1 */
}
 8000790:	46c0      	nop			; (mov r8, r8)
 8000792:	46bd      	mov	sp, r7
 8000794:	bd80      	pop	{r7, pc}
 8000796:	46c0      	nop			; (mov r8, r8)
 8000798:	2000015c 	.word	0x2000015c

0800079c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 800079c:	b580      	push	{r7, lr}
 800079e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80007a0:	4b03      	ldr	r3, [pc, #12]	; (80007b0 <USART2_IRQHandler+0x14>)
 80007a2:	0018      	movs	r0, r3
 80007a4:	f001 fc74 	bl	8002090 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80007a8:	46c0      	nop			; (mov r8, r8)
 80007aa:	46bd      	mov	sp, r7
 80007ac:	bd80      	pop	{r7, pc}
 80007ae:	46c0      	nop			; (mov r8, r8)
 80007b0:	200000d8 	.word	0x200000d8

080007b4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80007b4:	b580      	push	{r7, lr}
 80007b6:	b086      	sub	sp, #24
 80007b8:	af00      	add	r7, sp, #0
 80007ba:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80007bc:	4a14      	ldr	r2, [pc, #80]	; (8000810 <_sbrk+0x5c>)
 80007be:	4b15      	ldr	r3, [pc, #84]	; (8000814 <_sbrk+0x60>)
 80007c0:	1ad3      	subs	r3, r2, r3
 80007c2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80007c4:	697b      	ldr	r3, [r7, #20]
 80007c6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80007c8:	4b13      	ldr	r3, [pc, #76]	; (8000818 <_sbrk+0x64>)
 80007ca:	681b      	ldr	r3, [r3, #0]
 80007cc:	2b00      	cmp	r3, #0
 80007ce:	d102      	bne.n	80007d6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80007d0:	4b11      	ldr	r3, [pc, #68]	; (8000818 <_sbrk+0x64>)
 80007d2:	4a12      	ldr	r2, [pc, #72]	; (800081c <_sbrk+0x68>)
 80007d4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80007d6:	4b10      	ldr	r3, [pc, #64]	; (8000818 <_sbrk+0x64>)
 80007d8:	681a      	ldr	r2, [r3, #0]
 80007da:	687b      	ldr	r3, [r7, #4]
 80007dc:	18d3      	adds	r3, r2, r3
 80007de:	693a      	ldr	r2, [r7, #16]
 80007e0:	429a      	cmp	r2, r3
 80007e2:	d207      	bcs.n	80007f4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80007e4:	f002 faf4 	bl	8002dd0 <__errno>
 80007e8:	0003      	movs	r3, r0
 80007ea:	220c      	movs	r2, #12
 80007ec:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80007ee:	2301      	movs	r3, #1
 80007f0:	425b      	negs	r3, r3
 80007f2:	e009      	b.n	8000808 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80007f4:	4b08      	ldr	r3, [pc, #32]	; (8000818 <_sbrk+0x64>)
 80007f6:	681b      	ldr	r3, [r3, #0]
 80007f8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80007fa:	4b07      	ldr	r3, [pc, #28]	; (8000818 <_sbrk+0x64>)
 80007fc:	681a      	ldr	r2, [r3, #0]
 80007fe:	687b      	ldr	r3, [r7, #4]
 8000800:	18d2      	adds	r2, r2, r3
 8000802:	4b05      	ldr	r3, [pc, #20]	; (8000818 <_sbrk+0x64>)
 8000804:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8000806:	68fb      	ldr	r3, [r7, #12]
}
 8000808:	0018      	movs	r0, r3
 800080a:	46bd      	mov	sp, r7
 800080c:	b006      	add	sp, #24
 800080e:	bd80      	pop	{r7, pc}
 8000810:	20002000 	.word	0x20002000
 8000814:	00000400 	.word	0x00000400
 8000818:	200001c0 	.word	0x200001c0
 800081c:	200001d8 	.word	0x200001d8

08000820 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000820:	b580      	push	{r7, lr}
 8000822:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8000824:	46c0      	nop			; (mov r8, r8)
 8000826:	46bd      	mov	sp, r7
 8000828:	bd80      	pop	{r7, pc}
	...

0800082c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800082c:	480d      	ldr	r0, [pc, #52]	; (8000864 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800082e:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000830:	480d      	ldr	r0, [pc, #52]	; (8000868 <LoopForever+0x6>)
  ldr r1, =_edata
 8000832:	490e      	ldr	r1, [pc, #56]	; (800086c <LoopForever+0xa>)
  ldr r2, =_sidata
 8000834:	4a0e      	ldr	r2, [pc, #56]	; (8000870 <LoopForever+0xe>)
  movs r3, #0
 8000836:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000838:	e002      	b.n	8000840 <LoopCopyDataInit>

0800083a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800083a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800083c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800083e:	3304      	adds	r3, #4

08000840 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000840:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000842:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000844:	d3f9      	bcc.n	800083a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000846:	4a0b      	ldr	r2, [pc, #44]	; (8000874 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000848:	4c0b      	ldr	r4, [pc, #44]	; (8000878 <LoopForever+0x16>)
  movs r3, #0
 800084a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800084c:	e001      	b.n	8000852 <LoopFillZerobss>

0800084e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800084e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000850:	3204      	adds	r2, #4

08000852 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000852:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000854:	d3fb      	bcc.n	800084e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8000856:	f7ff ffe3 	bl	8000820 <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 800085a:	f002 fabf 	bl	8002ddc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800085e:	f7ff fce9 	bl	8000234 <main>

08000862 <LoopForever>:

LoopForever:
    b LoopForever
 8000862:	e7fe      	b.n	8000862 <LoopForever>
  ldr   r0, =_estack
 8000864:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8000868:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800086c:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8000870:	080037a8 	.word	0x080037a8
  ldr r2, =_sbss
 8000874:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8000878:	200001d8 	.word	0x200001d8

0800087c <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800087c:	e7fe      	b.n	800087c <ADC1_COMP_IRQHandler>
	...

08000880 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000880:	b580      	push	{r7, lr}
 8000882:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000884:	4b07      	ldr	r3, [pc, #28]	; (80008a4 <HAL_Init+0x24>)
 8000886:	681a      	ldr	r2, [r3, #0]
 8000888:	4b06      	ldr	r3, [pc, #24]	; (80008a4 <HAL_Init+0x24>)
 800088a:	2110      	movs	r1, #16
 800088c:	430a      	orrs	r2, r1
 800088e:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8000890:	2000      	movs	r0, #0
 8000892:	f000 f809 	bl	80008a8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000896:	f7ff fe6d 	bl	8000574 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800089a:	2300      	movs	r3, #0
}
 800089c:	0018      	movs	r0, r3
 800089e:	46bd      	mov	sp, r7
 80008a0:	bd80      	pop	{r7, pc}
 80008a2:	46c0      	nop			; (mov r8, r8)
 80008a4:	40022000 	.word	0x40022000

080008a8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80008a8:	b590      	push	{r4, r7, lr}
 80008aa:	b083      	sub	sp, #12
 80008ac:	af00      	add	r7, sp, #0
 80008ae:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80008b0:	4b14      	ldr	r3, [pc, #80]	; (8000904 <HAL_InitTick+0x5c>)
 80008b2:	681c      	ldr	r4, [r3, #0]
 80008b4:	4b14      	ldr	r3, [pc, #80]	; (8000908 <HAL_InitTick+0x60>)
 80008b6:	781b      	ldrb	r3, [r3, #0]
 80008b8:	0019      	movs	r1, r3
 80008ba:	23fa      	movs	r3, #250	; 0xfa
 80008bc:	0098      	lsls	r0, r3, #2
 80008be:	f7ff fc2d 	bl	800011c <__udivsi3>
 80008c2:	0003      	movs	r3, r0
 80008c4:	0019      	movs	r1, r3
 80008c6:	0020      	movs	r0, r4
 80008c8:	f7ff fc28 	bl	800011c <__udivsi3>
 80008cc:	0003      	movs	r3, r0
 80008ce:	0018      	movs	r0, r3
 80008d0:	f000 f92f 	bl	8000b32 <HAL_SYSTICK_Config>
 80008d4:	1e03      	subs	r3, r0, #0
 80008d6:	d001      	beq.n	80008dc <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 80008d8:	2301      	movs	r3, #1
 80008da:	e00f      	b.n	80008fc <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80008dc:	687b      	ldr	r3, [r7, #4]
 80008de:	2b03      	cmp	r3, #3
 80008e0:	d80b      	bhi.n	80008fa <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80008e2:	6879      	ldr	r1, [r7, #4]
 80008e4:	2301      	movs	r3, #1
 80008e6:	425b      	negs	r3, r3
 80008e8:	2200      	movs	r2, #0
 80008ea:	0018      	movs	r0, r3
 80008ec:	f000 f8fc 	bl	8000ae8 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80008f0:	4b06      	ldr	r3, [pc, #24]	; (800090c <HAL_InitTick+0x64>)
 80008f2:	687a      	ldr	r2, [r7, #4]
 80008f4:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 80008f6:	2300      	movs	r3, #0
 80008f8:	e000      	b.n	80008fc <HAL_InitTick+0x54>
    return HAL_ERROR;
 80008fa:	2301      	movs	r3, #1
}
 80008fc:	0018      	movs	r0, r3
 80008fe:	46bd      	mov	sp, r7
 8000900:	b003      	add	sp, #12
 8000902:	bd90      	pop	{r4, r7, pc}
 8000904:	20000000 	.word	0x20000000
 8000908:	20000008 	.word	0x20000008
 800090c:	20000004 	.word	0x20000004

08000910 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000910:	b580      	push	{r7, lr}
 8000912:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000914:	4b05      	ldr	r3, [pc, #20]	; (800092c <HAL_IncTick+0x1c>)
 8000916:	781b      	ldrb	r3, [r3, #0]
 8000918:	001a      	movs	r2, r3
 800091a:	4b05      	ldr	r3, [pc, #20]	; (8000930 <HAL_IncTick+0x20>)
 800091c:	681b      	ldr	r3, [r3, #0]
 800091e:	18d2      	adds	r2, r2, r3
 8000920:	4b03      	ldr	r3, [pc, #12]	; (8000930 <HAL_IncTick+0x20>)
 8000922:	601a      	str	r2, [r3, #0]
}
 8000924:	46c0      	nop			; (mov r8, r8)
 8000926:	46bd      	mov	sp, r7
 8000928:	bd80      	pop	{r7, pc}
 800092a:	46c0      	nop			; (mov r8, r8)
 800092c:	20000008 	.word	0x20000008
 8000930:	200001c4 	.word	0x200001c4

08000934 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000934:	b580      	push	{r7, lr}
 8000936:	af00      	add	r7, sp, #0
  return uwTick;
 8000938:	4b02      	ldr	r3, [pc, #8]	; (8000944 <HAL_GetTick+0x10>)
 800093a:	681b      	ldr	r3, [r3, #0]
}
 800093c:	0018      	movs	r0, r3
 800093e:	46bd      	mov	sp, r7
 8000940:	bd80      	pop	{r7, pc}
 8000942:	46c0      	nop			; (mov r8, r8)
 8000944:	200001c4 	.word	0x200001c4

08000948 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000948:	b580      	push	{r7, lr}
 800094a:	b084      	sub	sp, #16
 800094c:	af00      	add	r7, sp, #0
 800094e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000950:	f7ff fff0 	bl	8000934 <HAL_GetTick>
 8000954:	0003      	movs	r3, r0
 8000956:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8000958:	687b      	ldr	r3, [r7, #4]
 800095a:	60fb      	str	r3, [r7, #12]
  
  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800095c:	68fb      	ldr	r3, [r7, #12]
 800095e:	3301      	adds	r3, #1
 8000960:	d005      	beq.n	800096e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000962:	4b0a      	ldr	r3, [pc, #40]	; (800098c <HAL_Delay+0x44>)
 8000964:	781b      	ldrb	r3, [r3, #0]
 8000966:	001a      	movs	r2, r3
 8000968:	68fb      	ldr	r3, [r7, #12]
 800096a:	189b      	adds	r3, r3, r2
 800096c:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 800096e:	46c0      	nop			; (mov r8, r8)
 8000970:	f7ff ffe0 	bl	8000934 <HAL_GetTick>
 8000974:	0002      	movs	r2, r0
 8000976:	68bb      	ldr	r3, [r7, #8]
 8000978:	1ad3      	subs	r3, r2, r3
 800097a:	68fa      	ldr	r2, [r7, #12]
 800097c:	429a      	cmp	r2, r3
 800097e:	d8f7      	bhi.n	8000970 <HAL_Delay+0x28>
  {
  }
}
 8000980:	46c0      	nop			; (mov r8, r8)
 8000982:	46c0      	nop			; (mov r8, r8)
 8000984:	46bd      	mov	sp, r7
 8000986:	b004      	add	sp, #16
 8000988:	bd80      	pop	{r7, pc}
 800098a:	46c0      	nop			; (mov r8, r8)
 800098c:	20000008 	.word	0x20000008

08000990 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000990:	b580      	push	{r7, lr}
 8000992:	b082      	sub	sp, #8
 8000994:	af00      	add	r7, sp, #0
 8000996:	0002      	movs	r2, r0
 8000998:	1dfb      	adds	r3, r7, #7
 800099a:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800099c:	1dfb      	adds	r3, r7, #7
 800099e:	781b      	ldrb	r3, [r3, #0]
 80009a0:	2b7f      	cmp	r3, #127	; 0x7f
 80009a2:	d809      	bhi.n	80009b8 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80009a4:	1dfb      	adds	r3, r7, #7
 80009a6:	781b      	ldrb	r3, [r3, #0]
 80009a8:	001a      	movs	r2, r3
 80009aa:	231f      	movs	r3, #31
 80009ac:	401a      	ands	r2, r3
 80009ae:	4b04      	ldr	r3, [pc, #16]	; (80009c0 <__NVIC_EnableIRQ+0x30>)
 80009b0:	2101      	movs	r1, #1
 80009b2:	4091      	lsls	r1, r2
 80009b4:	000a      	movs	r2, r1
 80009b6:	601a      	str	r2, [r3, #0]
  }
}
 80009b8:	46c0      	nop			; (mov r8, r8)
 80009ba:	46bd      	mov	sp, r7
 80009bc:	b002      	add	sp, #8
 80009be:	bd80      	pop	{r7, pc}
 80009c0:	e000e100 	.word	0xe000e100

080009c4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80009c4:	b590      	push	{r4, r7, lr}
 80009c6:	b083      	sub	sp, #12
 80009c8:	af00      	add	r7, sp, #0
 80009ca:	0002      	movs	r2, r0
 80009cc:	6039      	str	r1, [r7, #0]
 80009ce:	1dfb      	adds	r3, r7, #7
 80009d0:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80009d2:	1dfb      	adds	r3, r7, #7
 80009d4:	781b      	ldrb	r3, [r3, #0]
 80009d6:	2b7f      	cmp	r3, #127	; 0x7f
 80009d8:	d828      	bhi.n	8000a2c <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80009da:	4a2f      	ldr	r2, [pc, #188]	; (8000a98 <__NVIC_SetPriority+0xd4>)
 80009dc:	1dfb      	adds	r3, r7, #7
 80009de:	781b      	ldrb	r3, [r3, #0]
 80009e0:	b25b      	sxtb	r3, r3
 80009e2:	089b      	lsrs	r3, r3, #2
 80009e4:	33c0      	adds	r3, #192	; 0xc0
 80009e6:	009b      	lsls	r3, r3, #2
 80009e8:	589b      	ldr	r3, [r3, r2]
 80009ea:	1dfa      	adds	r2, r7, #7
 80009ec:	7812      	ldrb	r2, [r2, #0]
 80009ee:	0011      	movs	r1, r2
 80009f0:	2203      	movs	r2, #3
 80009f2:	400a      	ands	r2, r1
 80009f4:	00d2      	lsls	r2, r2, #3
 80009f6:	21ff      	movs	r1, #255	; 0xff
 80009f8:	4091      	lsls	r1, r2
 80009fa:	000a      	movs	r2, r1
 80009fc:	43d2      	mvns	r2, r2
 80009fe:	401a      	ands	r2, r3
 8000a00:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000a02:	683b      	ldr	r3, [r7, #0]
 8000a04:	019b      	lsls	r3, r3, #6
 8000a06:	22ff      	movs	r2, #255	; 0xff
 8000a08:	401a      	ands	r2, r3
 8000a0a:	1dfb      	adds	r3, r7, #7
 8000a0c:	781b      	ldrb	r3, [r3, #0]
 8000a0e:	0018      	movs	r0, r3
 8000a10:	2303      	movs	r3, #3
 8000a12:	4003      	ands	r3, r0
 8000a14:	00db      	lsls	r3, r3, #3
 8000a16:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000a18:	481f      	ldr	r0, [pc, #124]	; (8000a98 <__NVIC_SetPriority+0xd4>)
 8000a1a:	1dfb      	adds	r3, r7, #7
 8000a1c:	781b      	ldrb	r3, [r3, #0]
 8000a1e:	b25b      	sxtb	r3, r3
 8000a20:	089b      	lsrs	r3, r3, #2
 8000a22:	430a      	orrs	r2, r1
 8000a24:	33c0      	adds	r3, #192	; 0xc0
 8000a26:	009b      	lsls	r3, r3, #2
 8000a28:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000a2a:	e031      	b.n	8000a90 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000a2c:	4a1b      	ldr	r2, [pc, #108]	; (8000a9c <__NVIC_SetPriority+0xd8>)
 8000a2e:	1dfb      	adds	r3, r7, #7
 8000a30:	781b      	ldrb	r3, [r3, #0]
 8000a32:	0019      	movs	r1, r3
 8000a34:	230f      	movs	r3, #15
 8000a36:	400b      	ands	r3, r1
 8000a38:	3b08      	subs	r3, #8
 8000a3a:	089b      	lsrs	r3, r3, #2
 8000a3c:	3306      	adds	r3, #6
 8000a3e:	009b      	lsls	r3, r3, #2
 8000a40:	18d3      	adds	r3, r2, r3
 8000a42:	3304      	adds	r3, #4
 8000a44:	681b      	ldr	r3, [r3, #0]
 8000a46:	1dfa      	adds	r2, r7, #7
 8000a48:	7812      	ldrb	r2, [r2, #0]
 8000a4a:	0011      	movs	r1, r2
 8000a4c:	2203      	movs	r2, #3
 8000a4e:	400a      	ands	r2, r1
 8000a50:	00d2      	lsls	r2, r2, #3
 8000a52:	21ff      	movs	r1, #255	; 0xff
 8000a54:	4091      	lsls	r1, r2
 8000a56:	000a      	movs	r2, r1
 8000a58:	43d2      	mvns	r2, r2
 8000a5a:	401a      	ands	r2, r3
 8000a5c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000a5e:	683b      	ldr	r3, [r7, #0]
 8000a60:	019b      	lsls	r3, r3, #6
 8000a62:	22ff      	movs	r2, #255	; 0xff
 8000a64:	401a      	ands	r2, r3
 8000a66:	1dfb      	adds	r3, r7, #7
 8000a68:	781b      	ldrb	r3, [r3, #0]
 8000a6a:	0018      	movs	r0, r3
 8000a6c:	2303      	movs	r3, #3
 8000a6e:	4003      	ands	r3, r0
 8000a70:	00db      	lsls	r3, r3, #3
 8000a72:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000a74:	4809      	ldr	r0, [pc, #36]	; (8000a9c <__NVIC_SetPriority+0xd8>)
 8000a76:	1dfb      	adds	r3, r7, #7
 8000a78:	781b      	ldrb	r3, [r3, #0]
 8000a7a:	001c      	movs	r4, r3
 8000a7c:	230f      	movs	r3, #15
 8000a7e:	4023      	ands	r3, r4
 8000a80:	3b08      	subs	r3, #8
 8000a82:	089b      	lsrs	r3, r3, #2
 8000a84:	430a      	orrs	r2, r1
 8000a86:	3306      	adds	r3, #6
 8000a88:	009b      	lsls	r3, r3, #2
 8000a8a:	18c3      	adds	r3, r0, r3
 8000a8c:	3304      	adds	r3, #4
 8000a8e:	601a      	str	r2, [r3, #0]
}
 8000a90:	46c0      	nop			; (mov r8, r8)
 8000a92:	46bd      	mov	sp, r7
 8000a94:	b003      	add	sp, #12
 8000a96:	bd90      	pop	{r4, r7, pc}
 8000a98:	e000e100 	.word	0xe000e100
 8000a9c:	e000ed00 	.word	0xe000ed00

08000aa0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000aa0:	b580      	push	{r7, lr}
 8000aa2:	b082      	sub	sp, #8
 8000aa4:	af00      	add	r7, sp, #0
 8000aa6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000aa8:	687b      	ldr	r3, [r7, #4]
 8000aaa:	1e5a      	subs	r2, r3, #1
 8000aac:	2380      	movs	r3, #128	; 0x80
 8000aae:	045b      	lsls	r3, r3, #17
 8000ab0:	429a      	cmp	r2, r3
 8000ab2:	d301      	bcc.n	8000ab8 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000ab4:	2301      	movs	r3, #1
 8000ab6:	e010      	b.n	8000ada <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000ab8:	4b0a      	ldr	r3, [pc, #40]	; (8000ae4 <SysTick_Config+0x44>)
 8000aba:	687a      	ldr	r2, [r7, #4]
 8000abc:	3a01      	subs	r2, #1
 8000abe:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000ac0:	2301      	movs	r3, #1
 8000ac2:	425b      	negs	r3, r3
 8000ac4:	2103      	movs	r1, #3
 8000ac6:	0018      	movs	r0, r3
 8000ac8:	f7ff ff7c 	bl	80009c4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000acc:	4b05      	ldr	r3, [pc, #20]	; (8000ae4 <SysTick_Config+0x44>)
 8000ace:	2200      	movs	r2, #0
 8000ad0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000ad2:	4b04      	ldr	r3, [pc, #16]	; (8000ae4 <SysTick_Config+0x44>)
 8000ad4:	2207      	movs	r2, #7
 8000ad6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000ad8:	2300      	movs	r3, #0
}
 8000ada:	0018      	movs	r0, r3
 8000adc:	46bd      	mov	sp, r7
 8000ade:	b002      	add	sp, #8
 8000ae0:	bd80      	pop	{r7, pc}
 8000ae2:	46c0      	nop			; (mov r8, r8)
 8000ae4:	e000e010 	.word	0xe000e010

08000ae8 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000ae8:	b580      	push	{r7, lr}
 8000aea:	b084      	sub	sp, #16
 8000aec:	af00      	add	r7, sp, #0
 8000aee:	60b9      	str	r1, [r7, #8]
 8000af0:	607a      	str	r2, [r7, #4]
 8000af2:	210f      	movs	r1, #15
 8000af4:	187b      	adds	r3, r7, r1
 8000af6:	1c02      	adds	r2, r0, #0
 8000af8:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8000afa:	68ba      	ldr	r2, [r7, #8]
 8000afc:	187b      	adds	r3, r7, r1
 8000afe:	781b      	ldrb	r3, [r3, #0]
 8000b00:	b25b      	sxtb	r3, r3
 8000b02:	0011      	movs	r1, r2
 8000b04:	0018      	movs	r0, r3
 8000b06:	f7ff ff5d 	bl	80009c4 <__NVIC_SetPriority>
}
 8000b0a:	46c0      	nop			; (mov r8, r8)
 8000b0c:	46bd      	mov	sp, r7
 8000b0e:	b004      	add	sp, #16
 8000b10:	bd80      	pop	{r7, pc}

08000b12 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000b12:	b580      	push	{r7, lr}
 8000b14:	b082      	sub	sp, #8
 8000b16:	af00      	add	r7, sp, #0
 8000b18:	0002      	movs	r2, r0
 8000b1a:	1dfb      	adds	r3, r7, #7
 8000b1c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000b1e:	1dfb      	adds	r3, r7, #7
 8000b20:	781b      	ldrb	r3, [r3, #0]
 8000b22:	b25b      	sxtb	r3, r3
 8000b24:	0018      	movs	r0, r3
 8000b26:	f7ff ff33 	bl	8000990 <__NVIC_EnableIRQ>
}
 8000b2a:	46c0      	nop			; (mov r8, r8)
 8000b2c:	46bd      	mov	sp, r7
 8000b2e:	b002      	add	sp, #8
 8000b30:	bd80      	pop	{r7, pc}

08000b32 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000b32:	b580      	push	{r7, lr}
 8000b34:	b082      	sub	sp, #8
 8000b36:	af00      	add	r7, sp, #0
 8000b38:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000b3a:	687b      	ldr	r3, [r7, #4]
 8000b3c:	0018      	movs	r0, r3
 8000b3e:	f7ff ffaf 	bl	8000aa0 <SysTick_Config>
 8000b42:	0003      	movs	r3, r0
}
 8000b44:	0018      	movs	r0, r3
 8000b46:	46bd      	mov	sp, r7
 8000b48:	b002      	add	sp, #8
 8000b4a:	bd80      	pop	{r7, pc}

08000b4c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{ 
 8000b4c:	b580      	push	{r7, lr}
 8000b4e:	b084      	sub	sp, #16
 8000b50:	af00      	add	r7, sp, #0
 8000b52:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8000b54:	2300      	movs	r3, #0
 8000b56:	60fb      	str	r3, [r7, #12]
  
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 8000b58:	687b      	ldr	r3, [r7, #4]
 8000b5a:	2b00      	cmp	r3, #0
 8000b5c:	d101      	bne.n	8000b62 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8000b5e:	2301      	movs	r3, #1
 8000b60:	e036      	b.n	8000bd0 <HAL_DMA_Init+0x84>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8000b62:	687b      	ldr	r3, [r7, #4]
 8000b64:	2221      	movs	r2, #33	; 0x21
 8000b66:	2102      	movs	r1, #2
 8000b68:	5499      	strb	r1, [r3, r2]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8000b6a:	687b      	ldr	r3, [r7, #4]
 8000b6c:	681b      	ldr	r3, [r3, #0]
 8000b6e:	681b      	ldr	r3, [r3, #0]
 8000b70:	60fb      	str	r3, [r7, #12]
  
  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8000b72:	68fb      	ldr	r3, [r7, #12]
 8000b74:	4a18      	ldr	r2, [pc, #96]	; (8000bd8 <HAL_DMA_Init+0x8c>)
 8000b76:	4013      	ands	r3, r2
 8000b78:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));
  
  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8000b7a:	687b      	ldr	r3, [r7, #4]
 8000b7c:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000b7e:	687b      	ldr	r3, [r7, #4]
 8000b80:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8000b82:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000b84:	687b      	ldr	r3, [r7, #4]
 8000b86:	68db      	ldr	r3, [r3, #12]
 8000b88:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000b8a:	687b      	ldr	r3, [r7, #4]
 8000b8c:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000b8e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000b90:	687b      	ldr	r3, [r7, #4]
 8000b92:	695b      	ldr	r3, [r3, #20]
 8000b94:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8000b96:	687b      	ldr	r3, [r7, #4]
 8000b98:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000b9a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8000b9c:	687b      	ldr	r3, [r7, #4]
 8000b9e:	69db      	ldr	r3, [r3, #28]
 8000ba0:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8000ba2:	68fa      	ldr	r2, [r7, #12]
 8000ba4:	4313      	orrs	r3, r2
 8000ba6:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;  
 8000ba8:	687b      	ldr	r3, [r7, #4]
 8000baa:	681b      	ldr	r3, [r3, #0]
 8000bac:	68fa      	ldr	r2, [r7, #12]
 8000bae:	601a      	str	r2, [r3, #0]
  
  /* Initialize DmaBaseAddress and ChannelIndex parameters used 
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 8000bb0:	687b      	ldr	r3, [r7, #4]
 8000bb2:	0018      	movs	r0, r3
 8000bb4:	f000 f932 	bl	8000e1c <DMA_CalcBaseAndBitshift>
  
  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000bb8:	687b      	ldr	r3, [r7, #4]
 8000bba:	2200      	movs	r2, #0
 8000bbc:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8000bbe:	687b      	ldr	r3, [r7, #4]
 8000bc0:	2221      	movs	r2, #33	; 0x21
 8000bc2:	2101      	movs	r1, #1
 8000bc4:	5499      	strb	r1, [r3, r2]
  
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8000bc6:	687b      	ldr	r3, [r7, #4]
 8000bc8:	2220      	movs	r2, #32
 8000bca:	2100      	movs	r1, #0
 8000bcc:	5499      	strb	r1, [r3, r2]
  
  return HAL_OK;
 8000bce:	2300      	movs	r3, #0
}  
 8000bd0:	0018      	movs	r0, r3
 8000bd2:	46bd      	mov	sp, r7
 8000bd4:	b004      	add	sp, #16
 8000bd6:	bd80      	pop	{r7, pc}
 8000bd8:	ffffc00f 	.word	0xffffc00f

08000bdc <HAL_DMA_Abort>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8000bdc:	b580      	push	{r7, lr}
 8000bde:	b082      	sub	sp, #8
 8000be0:	af00      	add	r7, sp, #0
 8000be2:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8000be4:	687b      	ldr	r3, [r7, #4]
 8000be6:	2221      	movs	r2, #33	; 0x21
 8000be8:	5c9b      	ldrb	r3, [r3, r2]
 8000bea:	b2db      	uxtb	r3, r3
 8000bec:	2b02      	cmp	r3, #2
 8000bee:	d008      	beq.n	8000c02 <HAL_DMA_Abort+0x26>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000bf0:	687b      	ldr	r3, [r7, #4]
 8000bf2:	2204      	movs	r2, #4
 8000bf4:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000bf6:	687b      	ldr	r3, [r7, #4]
 8000bf8:	2220      	movs	r2, #32
 8000bfa:	2100      	movs	r1, #0
 8000bfc:	5499      	strb	r1, [r3, r2]
    
    return HAL_ERROR;
 8000bfe:	2301      	movs	r3, #1
 8000c00:	e020      	b.n	8000c44 <HAL_DMA_Abort+0x68>
  }
  else
  {
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8000c02:	687b      	ldr	r3, [r7, #4]
 8000c04:	681b      	ldr	r3, [r3, #0]
 8000c06:	681a      	ldr	r2, [r3, #0]
 8000c08:	687b      	ldr	r3, [r7, #4]
 8000c0a:	681b      	ldr	r3, [r3, #0]
 8000c0c:	210e      	movs	r1, #14
 8000c0e:	438a      	bics	r2, r1
 8000c10:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8000c12:	687b      	ldr	r3, [r7, #4]
 8000c14:	681b      	ldr	r3, [r3, #0]
 8000c16:	681a      	ldr	r2, [r3, #0]
 8000c18:	687b      	ldr	r3, [r7, #4]
 8000c1a:	681b      	ldr	r3, [r3, #0]
 8000c1c:	2101      	movs	r1, #1
 8000c1e:	438a      	bics	r2, r1
 8000c20:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8000c22:	687b      	ldr	r3, [r7, #4]
 8000c24:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000c26:	687b      	ldr	r3, [r7, #4]
 8000c28:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000c2a:	2101      	movs	r1, #1
 8000c2c:	4091      	lsls	r1, r2
 8000c2e:	000a      	movs	r2, r1
 8000c30:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY; 
 8000c32:	687b      	ldr	r3, [r7, #4]
 8000c34:	2221      	movs	r2, #33	; 0x21
 8000c36:	2101      	movs	r1, #1
 8000c38:	5499      	strb	r1, [r3, r2]
  
  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8000c3a:	687b      	ldr	r3, [r7, #4]
 8000c3c:	2220      	movs	r2, #32
 8000c3e:	2100      	movs	r1, #0
 8000c40:	5499      	strb	r1, [r3, r2]
  
  return HAL_OK;
 8000c42:	2300      	movs	r3, #0
}
 8000c44:	0018      	movs	r0, r3
 8000c46:	46bd      	mov	sp, r7
 8000c48:	b002      	add	sp, #8
 8000c4a:	bd80      	pop	{r7, pc}

08000c4c <HAL_DMA_Abort_IT>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8000c4c:	b580      	push	{r7, lr}
 8000c4e:	b084      	sub	sp, #16
 8000c50:	af00      	add	r7, sp, #0
 8000c52:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000c54:	210f      	movs	r1, #15
 8000c56:	187b      	adds	r3, r7, r1
 8000c58:	2200      	movs	r2, #0
 8000c5a:	701a      	strb	r2, [r3, #0]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8000c5c:	687b      	ldr	r3, [r7, #4]
 8000c5e:	2221      	movs	r2, #33	; 0x21
 8000c60:	5c9b      	ldrb	r3, [r3, r2]
 8000c62:	b2db      	uxtb	r3, r3
 8000c64:	2b02      	cmp	r3, #2
 8000c66:	d006      	beq.n	8000c76 <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000c68:	687b      	ldr	r3, [r7, #4]
 8000c6a:	2204      	movs	r2, #4
 8000c6c:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8000c6e:	187b      	adds	r3, r7, r1
 8000c70:	2201      	movs	r2, #1
 8000c72:	701a      	strb	r2, [r3, #0]
 8000c74:	e028      	b.n	8000cc8 <HAL_DMA_Abort_IT+0x7c>
  }
  else
  { 
  
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8000c76:	687b      	ldr	r3, [r7, #4]
 8000c78:	681b      	ldr	r3, [r3, #0]
 8000c7a:	681a      	ldr	r2, [r3, #0]
 8000c7c:	687b      	ldr	r3, [r7, #4]
 8000c7e:	681b      	ldr	r3, [r3, #0]
 8000c80:	210e      	movs	r1, #14
 8000c82:	438a      	bics	r2, r1
 8000c84:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8000c86:	687b      	ldr	r3, [r7, #4]
 8000c88:	681b      	ldr	r3, [r3, #0]
 8000c8a:	681a      	ldr	r2, [r3, #0]
 8000c8c:	687b      	ldr	r3, [r7, #4]
 8000c8e:	681b      	ldr	r3, [r3, #0]
 8000c90:	2101      	movs	r1, #1
 8000c92:	438a      	bics	r2, r1
 8000c94:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8000c96:	687b      	ldr	r3, [r7, #4]
 8000c98:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000c9a:	687b      	ldr	r3, [r7, #4]
 8000c9c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000c9e:	2101      	movs	r1, #1
 8000ca0:	4091      	lsls	r1, r2
 8000ca2:	000a      	movs	r2, r1
 8000ca4:	605a      	str	r2, [r3, #4]
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000ca6:	687b      	ldr	r3, [r7, #4]
 8000ca8:	2221      	movs	r2, #33	; 0x21
 8000caa:	2101      	movs	r1, #1
 8000cac:	5499      	strb	r1, [r3, r2]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000cae:	687b      	ldr	r3, [r7, #4]
 8000cb0:	2220      	movs	r2, #32
 8000cb2:	2100      	movs	r1, #0
 8000cb4:	5499      	strb	r1, [r3, r2]
    
    /* Call User Abort callback */ 
    if(hdma->XferAbortCallback != NULL)
 8000cb6:	687b      	ldr	r3, [r7, #4]
 8000cb8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000cba:	2b00      	cmp	r3, #0
 8000cbc:	d004      	beq.n	8000cc8 <HAL_DMA_Abort_IT+0x7c>
    {
      hdma->XferAbortCallback(hdma);
 8000cbe:	687b      	ldr	r3, [r7, #4]
 8000cc0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000cc2:	687a      	ldr	r2, [r7, #4]
 8000cc4:	0010      	movs	r0, r2
 8000cc6:	4798      	blx	r3
    } 
  }
  return status;
 8000cc8:	230f      	movs	r3, #15
 8000cca:	18fb      	adds	r3, r7, r3
 8000ccc:	781b      	ldrb	r3, [r3, #0]
}
 8000cce:	0018      	movs	r0, r3
 8000cd0:	46bd      	mov	sp, r7
 8000cd2:	b004      	add	sp, #16
 8000cd4:	bd80      	pop	{r7, pc}

08000cd6 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8000cd6:	b580      	push	{r7, lr}
 8000cd8:	b084      	sub	sp, #16
 8000cda:	af00      	add	r7, sp, #0
 8000cdc:	6078      	str	r0, [r7, #4]
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8000cde:	687b      	ldr	r3, [r7, #4]
 8000ce0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000ce2:	681b      	ldr	r3, [r3, #0]
 8000ce4:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8000ce6:	687b      	ldr	r3, [r7, #4]
 8000ce8:	681b      	ldr	r3, [r3, #0]
 8000cea:	681b      	ldr	r3, [r3, #0]
 8000cec:	60bb      	str	r3, [r7, #8]
          
  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8000cee:	687b      	ldr	r3, [r7, #4]
 8000cf0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000cf2:	2204      	movs	r2, #4
 8000cf4:	409a      	lsls	r2, r3
 8000cf6:	0013      	movs	r3, r2
 8000cf8:	68fa      	ldr	r2, [r7, #12]
 8000cfa:	4013      	ands	r3, r2
 8000cfc:	d024      	beq.n	8000d48 <HAL_DMA_IRQHandler+0x72>
 8000cfe:	68bb      	ldr	r3, [r7, #8]
 8000d00:	2204      	movs	r2, #4
 8000d02:	4013      	ands	r3, r2
 8000d04:	d020      	beq.n	8000d48 <HAL_DMA_IRQHandler+0x72>
  {
  	/* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8000d06:	687b      	ldr	r3, [r7, #4]
 8000d08:	681b      	ldr	r3, [r3, #0]
 8000d0a:	681b      	ldr	r3, [r3, #0]
 8000d0c:	2220      	movs	r2, #32
 8000d0e:	4013      	ands	r3, r2
 8000d10:	d107      	bne.n	8000d22 <HAL_DMA_IRQHandler+0x4c>
  	{
  		/* Disable the half transfer interrupt */
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8000d12:	687b      	ldr	r3, [r7, #4]
 8000d14:	681b      	ldr	r3, [r3, #0]
 8000d16:	681a      	ldr	r2, [r3, #0]
 8000d18:	687b      	ldr	r3, [r7, #4]
 8000d1a:	681b      	ldr	r3, [r3, #0]
 8000d1c:	2104      	movs	r1, #4
 8000d1e:	438a      	bics	r2, r1
 8000d20:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Clear the half transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 8000d22:	687b      	ldr	r3, [r7, #4]
 8000d24:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000d26:	687b      	ldr	r3, [r7, #4]
 8000d28:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000d2a:	2104      	movs	r1, #4
 8000d2c:	4091      	lsls	r1, r2
 8000d2e:	000a      	movs	r2, r1
 8000d30:	605a      	str	r2, [r3, #4]
  	
  	/* DMA peripheral state is not updated in Half Transfer */
  	/* State is updated only in Transfer Complete case */
  	
  	if(hdma->XferHalfCpltCallback != NULL)
 8000d32:	687b      	ldr	r3, [r7, #4]
 8000d34:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000d36:	2b00      	cmp	r3, #0
 8000d38:	d100      	bne.n	8000d3c <HAL_DMA_IRQHandler+0x66>
 8000d3a:	e06a      	b.n	8000e12 <HAL_DMA_IRQHandler+0x13c>
  	{
  		/* Half transfer callback */
  		hdma->XferHalfCpltCallback(hdma);
 8000d3c:	687b      	ldr	r3, [r7, #4]
 8000d3e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000d40:	687a      	ldr	r2, [r7, #4]
 8000d42:	0010      	movs	r0, r2
 8000d44:	4798      	blx	r3
  	if(hdma->XferHalfCpltCallback != NULL)
 8000d46:	e064      	b.n	8000e12 <HAL_DMA_IRQHandler+0x13c>
  	}
  }
  
  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 8000d48:	687b      	ldr	r3, [r7, #4]
 8000d4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d4c:	2202      	movs	r2, #2
 8000d4e:	409a      	lsls	r2, r3
 8000d50:	0013      	movs	r3, r2
 8000d52:	68fa      	ldr	r2, [r7, #12]
 8000d54:	4013      	ands	r3, r2
 8000d56:	d02b      	beq.n	8000db0 <HAL_DMA_IRQHandler+0xda>
 8000d58:	68bb      	ldr	r3, [r7, #8]
 8000d5a:	2202      	movs	r2, #2
 8000d5c:	4013      	ands	r3, r2
 8000d5e:	d027      	beq.n	8000db0 <HAL_DMA_IRQHandler+0xda>
  {
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8000d60:	687b      	ldr	r3, [r7, #4]
 8000d62:	681b      	ldr	r3, [r3, #0]
 8000d64:	681b      	ldr	r3, [r3, #0]
 8000d66:	2220      	movs	r2, #32
 8000d68:	4013      	ands	r3, r2
 8000d6a:	d10b      	bne.n	8000d84 <HAL_DMA_IRQHandler+0xae>
  	{
  		/* Disable the transfer complete  & transfer error interrupts */
  		/* if the DMA mode is not CIRCULAR */
  		hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 8000d6c:	687b      	ldr	r3, [r7, #4]
 8000d6e:	681b      	ldr	r3, [r3, #0]
 8000d70:	681a      	ldr	r2, [r3, #0]
 8000d72:	687b      	ldr	r3, [r7, #4]
 8000d74:	681b      	ldr	r3, [r3, #0]
 8000d76:	210a      	movs	r1, #10
 8000d78:	438a      	bics	r2, r1
 8000d7a:	601a      	str	r2, [r3, #0]
  		
  		/* Change the DMA state */
  		hdma->State = HAL_DMA_STATE_READY;
 8000d7c:	687b      	ldr	r3, [r7, #4]
 8000d7e:	2221      	movs	r2, #33	; 0x21
 8000d80:	2101      	movs	r1, #1
 8000d82:	5499      	strb	r1, [r3, r2]
  	}
  	
  	/* Clear the transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 8000d84:	687b      	ldr	r3, [r7, #4]
 8000d86:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000d88:	687b      	ldr	r3, [r7, #4]
 8000d8a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000d8c:	2102      	movs	r1, #2
 8000d8e:	4091      	lsls	r1, r2
 8000d90:	000a      	movs	r2, r1
 8000d92:	605a      	str	r2, [r3, #4]
  	
  	/* Process Unlocked */
  	__HAL_UNLOCK(hdma);
 8000d94:	687b      	ldr	r3, [r7, #4]
 8000d96:	2220      	movs	r2, #32
 8000d98:	2100      	movs	r1, #0
 8000d9a:	5499      	strb	r1, [r3, r2]
  	
  	if(hdma->XferCpltCallback != NULL)
 8000d9c:	687b      	ldr	r3, [r7, #4]
 8000d9e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000da0:	2b00      	cmp	r3, #0
 8000da2:	d036      	beq.n	8000e12 <HAL_DMA_IRQHandler+0x13c>
  	{
  		/* Transfer complete callback */
  		hdma->XferCpltCallback(hdma);
 8000da4:	687b      	ldr	r3, [r7, #4]
 8000da6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000da8:	687a      	ldr	r2, [r7, #4]
 8000daa:	0010      	movs	r0, r2
 8000dac:	4798      	blx	r3
  	if(hdma->XferCpltCallback != NULL)
 8000dae:	e030      	b.n	8000e12 <HAL_DMA_IRQHandler+0x13c>
  	}
  }
  
  /* Transfer Error Interrupt management ***************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8000db0:	687b      	ldr	r3, [r7, #4]
 8000db2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000db4:	2208      	movs	r2, #8
 8000db6:	409a      	lsls	r2, r3
 8000db8:	0013      	movs	r3, r2
 8000dba:	68fa      	ldr	r2, [r7, #12]
 8000dbc:	4013      	ands	r3, r2
 8000dbe:	d028      	beq.n	8000e12 <HAL_DMA_IRQHandler+0x13c>
 8000dc0:	68bb      	ldr	r3, [r7, #8]
 8000dc2:	2208      	movs	r2, #8
 8000dc4:	4013      	ands	r3, r2
 8000dc6:	d024      	beq.n	8000e12 <HAL_DMA_IRQHandler+0x13c>
  {
  	/* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8000dc8:	687b      	ldr	r3, [r7, #4]
 8000dca:	681b      	ldr	r3, [r3, #0]
 8000dcc:	681a      	ldr	r2, [r3, #0]
 8000dce:	687b      	ldr	r3, [r7, #4]
 8000dd0:	681b      	ldr	r3, [r3, #0]
 8000dd2:	210e      	movs	r1, #14
 8000dd4:	438a      	bics	r2, r1
 8000dd6:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8000dd8:	687b      	ldr	r3, [r7, #4]
 8000dda:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000ddc:	687b      	ldr	r3, [r7, #4]
 8000dde:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000de0:	2101      	movs	r1, #1
 8000de2:	4091      	lsls	r1, r2
 8000de4:	000a      	movs	r2, r1
 8000de6:	605a      	str	r2, [r3, #4]
    
    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8000de8:	687b      	ldr	r3, [r7, #4]
 8000dea:	2201      	movs	r2, #1
 8000dec:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;    
 8000dee:	687b      	ldr	r3, [r7, #4]
 8000df0:	2221      	movs	r2, #33	; 0x21
 8000df2:	2101      	movs	r1, #1
 8000df4:	5499      	strb	r1, [r3, r2]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8000df6:	687b      	ldr	r3, [r7, #4]
 8000df8:	2220      	movs	r2, #32
 8000dfa:	2100      	movs	r1, #0
 8000dfc:	5499      	strb	r1, [r3, r2]
    
    if(hdma->XferErrorCallback != NULL)
 8000dfe:	687b      	ldr	r3, [r7, #4]
 8000e00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e02:	2b00      	cmp	r3, #0
 8000e04:	d005      	beq.n	8000e12 <HAL_DMA_IRQHandler+0x13c>
    {
    	/* Transfer error callback */
    	hdma->XferErrorCallback(hdma);
 8000e06:	687b      	ldr	r3, [r7, #4]
 8000e08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e0a:	687a      	ldr	r2, [r7, #4]
 8000e0c:	0010      	movs	r0, r2
 8000e0e:	4798      	blx	r3
    }
   }
}  
 8000e10:	e7ff      	b.n	8000e12 <HAL_DMA_IRQHandler+0x13c>
 8000e12:	46c0      	nop			; (mov r8, r8)
 8000e14:	46bd      	mov	sp, r7
 8000e16:	b004      	add	sp, #16
 8000e18:	bd80      	pop	{r7, pc}
	...

08000e1c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8000e1c:	b580      	push	{r7, lr}
 8000e1e:	b082      	sub	sp, #8
 8000e20:	af00      	add	r7, sp, #0
 8000e22:	6078      	str	r0, [r7, #4]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8000e24:	687b      	ldr	r3, [r7, #4]
 8000e26:	681b      	ldr	r3, [r3, #0]
 8000e28:	4a08      	ldr	r2, [pc, #32]	; (8000e4c <DMA_CalcBaseAndBitshift+0x30>)
 8000e2a:	4694      	mov	ip, r2
 8000e2c:	4463      	add	r3, ip
 8000e2e:	2114      	movs	r1, #20
 8000e30:	0018      	movs	r0, r3
 8000e32:	f7ff f973 	bl	800011c <__udivsi3>
 8000e36:	0003      	movs	r3, r0
 8000e38:	009a      	lsls	r2, r3, #2
 8000e3a:	687b      	ldr	r3, [r7, #4]
 8000e3c:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8000e3e:	687b      	ldr	r3, [r7, #4]
 8000e40:	4a03      	ldr	r2, [pc, #12]	; (8000e50 <DMA_CalcBaseAndBitshift+0x34>)
 8000e42:	63da      	str	r2, [r3, #60]	; 0x3c
#endif
}
 8000e44:	46c0      	nop			; (mov r8, r8)
 8000e46:	46bd      	mov	sp, r7
 8000e48:	b002      	add	sp, #8
 8000e4a:	bd80      	pop	{r7, pc}
 8000e4c:	bffdfff8 	.word	0xbffdfff8
 8000e50:	40020000 	.word	0x40020000

08000e54 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000e54:	b580      	push	{r7, lr}
 8000e56:	b086      	sub	sp, #24
 8000e58:	af00      	add	r7, sp, #0
 8000e5a:	6078      	str	r0, [r7, #4]
 8000e5c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000e5e:	2300      	movs	r3, #0
 8000e60:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000e62:	e14f      	b.n	8001104 <HAL_GPIO_Init+0x2b0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000e64:	683b      	ldr	r3, [r7, #0]
 8000e66:	681b      	ldr	r3, [r3, #0]
 8000e68:	2101      	movs	r1, #1
 8000e6a:	697a      	ldr	r2, [r7, #20]
 8000e6c:	4091      	lsls	r1, r2
 8000e6e:	000a      	movs	r2, r1
 8000e70:	4013      	ands	r3, r2
 8000e72:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000e74:	68fb      	ldr	r3, [r7, #12]
 8000e76:	2b00      	cmp	r3, #0
 8000e78:	d100      	bne.n	8000e7c <HAL_GPIO_Init+0x28>
 8000e7a:	e140      	b.n	80010fe <HAL_GPIO_Init+0x2aa>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000e7c:	683b      	ldr	r3, [r7, #0]
 8000e7e:	685b      	ldr	r3, [r3, #4]
 8000e80:	2203      	movs	r2, #3
 8000e82:	4013      	ands	r3, r2
 8000e84:	2b01      	cmp	r3, #1
 8000e86:	d005      	beq.n	8000e94 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000e88:	683b      	ldr	r3, [r7, #0]
 8000e8a:	685b      	ldr	r3, [r3, #4]
 8000e8c:	2203      	movs	r2, #3
 8000e8e:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000e90:	2b02      	cmp	r3, #2
 8000e92:	d130      	bne.n	8000ef6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000e94:	687b      	ldr	r3, [r7, #4]
 8000e96:	689b      	ldr	r3, [r3, #8]
 8000e98:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8000e9a:	697b      	ldr	r3, [r7, #20]
 8000e9c:	005b      	lsls	r3, r3, #1
 8000e9e:	2203      	movs	r2, #3
 8000ea0:	409a      	lsls	r2, r3
 8000ea2:	0013      	movs	r3, r2
 8000ea4:	43da      	mvns	r2, r3
 8000ea6:	693b      	ldr	r3, [r7, #16]
 8000ea8:	4013      	ands	r3, r2
 8000eaa:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000eac:	683b      	ldr	r3, [r7, #0]
 8000eae:	68da      	ldr	r2, [r3, #12]
 8000eb0:	697b      	ldr	r3, [r7, #20]
 8000eb2:	005b      	lsls	r3, r3, #1
 8000eb4:	409a      	lsls	r2, r3
 8000eb6:	0013      	movs	r3, r2
 8000eb8:	693a      	ldr	r2, [r7, #16]
 8000eba:	4313      	orrs	r3, r2
 8000ebc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000ebe:	687b      	ldr	r3, [r7, #4]
 8000ec0:	693a      	ldr	r2, [r7, #16]
 8000ec2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000ec4:	687b      	ldr	r3, [r7, #4]
 8000ec6:	685b      	ldr	r3, [r3, #4]
 8000ec8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000eca:	2201      	movs	r2, #1
 8000ecc:	697b      	ldr	r3, [r7, #20]
 8000ece:	409a      	lsls	r2, r3
 8000ed0:	0013      	movs	r3, r2
 8000ed2:	43da      	mvns	r2, r3
 8000ed4:	693b      	ldr	r3, [r7, #16]
 8000ed6:	4013      	ands	r3, r2
 8000ed8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000eda:	683b      	ldr	r3, [r7, #0]
 8000edc:	685b      	ldr	r3, [r3, #4]
 8000ede:	091b      	lsrs	r3, r3, #4
 8000ee0:	2201      	movs	r2, #1
 8000ee2:	401a      	ands	r2, r3
 8000ee4:	697b      	ldr	r3, [r7, #20]
 8000ee6:	409a      	lsls	r2, r3
 8000ee8:	0013      	movs	r3, r2
 8000eea:	693a      	ldr	r2, [r7, #16]
 8000eec:	4313      	orrs	r3, r2
 8000eee:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000ef0:	687b      	ldr	r3, [r7, #4]
 8000ef2:	693a      	ldr	r2, [r7, #16]
 8000ef4:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000ef6:	683b      	ldr	r3, [r7, #0]
 8000ef8:	685b      	ldr	r3, [r3, #4]
 8000efa:	2203      	movs	r2, #3
 8000efc:	4013      	ands	r3, r2
 8000efe:	2b03      	cmp	r3, #3
 8000f00:	d017      	beq.n	8000f32 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000f02:	687b      	ldr	r3, [r7, #4]
 8000f04:	68db      	ldr	r3, [r3, #12]
 8000f06:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8000f08:	697b      	ldr	r3, [r7, #20]
 8000f0a:	005b      	lsls	r3, r3, #1
 8000f0c:	2203      	movs	r2, #3
 8000f0e:	409a      	lsls	r2, r3
 8000f10:	0013      	movs	r3, r2
 8000f12:	43da      	mvns	r2, r3
 8000f14:	693b      	ldr	r3, [r7, #16]
 8000f16:	4013      	ands	r3, r2
 8000f18:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000f1a:	683b      	ldr	r3, [r7, #0]
 8000f1c:	689a      	ldr	r2, [r3, #8]
 8000f1e:	697b      	ldr	r3, [r7, #20]
 8000f20:	005b      	lsls	r3, r3, #1
 8000f22:	409a      	lsls	r2, r3
 8000f24:	0013      	movs	r3, r2
 8000f26:	693a      	ldr	r2, [r7, #16]
 8000f28:	4313      	orrs	r3, r2
 8000f2a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000f2c:	687b      	ldr	r3, [r7, #4]
 8000f2e:	693a      	ldr	r2, [r7, #16]
 8000f30:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000f32:	683b      	ldr	r3, [r7, #0]
 8000f34:	685b      	ldr	r3, [r3, #4]
 8000f36:	2203      	movs	r2, #3
 8000f38:	4013      	ands	r3, r2
 8000f3a:	2b02      	cmp	r3, #2
 8000f3c:	d123      	bne.n	8000f86 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000f3e:	697b      	ldr	r3, [r7, #20]
 8000f40:	08da      	lsrs	r2, r3, #3
 8000f42:	687b      	ldr	r3, [r7, #4]
 8000f44:	3208      	adds	r2, #8
 8000f46:	0092      	lsls	r2, r2, #2
 8000f48:	58d3      	ldr	r3, [r2, r3]
 8000f4a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000f4c:	697b      	ldr	r3, [r7, #20]
 8000f4e:	2207      	movs	r2, #7
 8000f50:	4013      	ands	r3, r2
 8000f52:	009b      	lsls	r3, r3, #2
 8000f54:	220f      	movs	r2, #15
 8000f56:	409a      	lsls	r2, r3
 8000f58:	0013      	movs	r3, r2
 8000f5a:	43da      	mvns	r2, r3
 8000f5c:	693b      	ldr	r3, [r7, #16]
 8000f5e:	4013      	ands	r3, r2
 8000f60:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000f62:	683b      	ldr	r3, [r7, #0]
 8000f64:	691a      	ldr	r2, [r3, #16]
 8000f66:	697b      	ldr	r3, [r7, #20]
 8000f68:	2107      	movs	r1, #7
 8000f6a:	400b      	ands	r3, r1
 8000f6c:	009b      	lsls	r3, r3, #2
 8000f6e:	409a      	lsls	r2, r3
 8000f70:	0013      	movs	r3, r2
 8000f72:	693a      	ldr	r2, [r7, #16]
 8000f74:	4313      	orrs	r3, r2
 8000f76:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000f78:	697b      	ldr	r3, [r7, #20]
 8000f7a:	08da      	lsrs	r2, r3, #3
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	3208      	adds	r2, #8
 8000f80:	0092      	lsls	r2, r2, #2
 8000f82:	6939      	ldr	r1, [r7, #16]
 8000f84:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000f86:	687b      	ldr	r3, [r7, #4]
 8000f88:	681b      	ldr	r3, [r3, #0]
 8000f8a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8000f8c:	697b      	ldr	r3, [r7, #20]
 8000f8e:	005b      	lsls	r3, r3, #1
 8000f90:	2203      	movs	r2, #3
 8000f92:	409a      	lsls	r2, r3
 8000f94:	0013      	movs	r3, r2
 8000f96:	43da      	mvns	r2, r3
 8000f98:	693b      	ldr	r3, [r7, #16]
 8000f9a:	4013      	ands	r3, r2
 8000f9c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000f9e:	683b      	ldr	r3, [r7, #0]
 8000fa0:	685b      	ldr	r3, [r3, #4]
 8000fa2:	2203      	movs	r2, #3
 8000fa4:	401a      	ands	r2, r3
 8000fa6:	697b      	ldr	r3, [r7, #20]
 8000fa8:	005b      	lsls	r3, r3, #1
 8000faa:	409a      	lsls	r2, r3
 8000fac:	0013      	movs	r3, r2
 8000fae:	693a      	ldr	r2, [r7, #16]
 8000fb0:	4313      	orrs	r3, r2
 8000fb2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	693a      	ldr	r2, [r7, #16]
 8000fb8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000fba:	683b      	ldr	r3, [r7, #0]
 8000fbc:	685a      	ldr	r2, [r3, #4]
 8000fbe:	23c0      	movs	r3, #192	; 0xc0
 8000fc0:	029b      	lsls	r3, r3, #10
 8000fc2:	4013      	ands	r3, r2
 8000fc4:	d100      	bne.n	8000fc8 <HAL_GPIO_Init+0x174>
 8000fc6:	e09a      	b.n	80010fe <HAL_GPIO_Init+0x2aa>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000fc8:	4b54      	ldr	r3, [pc, #336]	; (800111c <HAL_GPIO_Init+0x2c8>)
 8000fca:	699a      	ldr	r2, [r3, #24]
 8000fcc:	4b53      	ldr	r3, [pc, #332]	; (800111c <HAL_GPIO_Init+0x2c8>)
 8000fce:	2101      	movs	r1, #1
 8000fd0:	430a      	orrs	r2, r1
 8000fd2:	619a      	str	r2, [r3, #24]
 8000fd4:	4b51      	ldr	r3, [pc, #324]	; (800111c <HAL_GPIO_Init+0x2c8>)
 8000fd6:	699b      	ldr	r3, [r3, #24]
 8000fd8:	2201      	movs	r2, #1
 8000fda:	4013      	ands	r3, r2
 8000fdc:	60bb      	str	r3, [r7, #8]
 8000fde:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000fe0:	4a4f      	ldr	r2, [pc, #316]	; (8001120 <HAL_GPIO_Init+0x2cc>)
 8000fe2:	697b      	ldr	r3, [r7, #20]
 8000fe4:	089b      	lsrs	r3, r3, #2
 8000fe6:	3302      	adds	r3, #2
 8000fe8:	009b      	lsls	r3, r3, #2
 8000fea:	589b      	ldr	r3, [r3, r2]
 8000fec:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000fee:	697b      	ldr	r3, [r7, #20]
 8000ff0:	2203      	movs	r2, #3
 8000ff2:	4013      	ands	r3, r2
 8000ff4:	009b      	lsls	r3, r3, #2
 8000ff6:	220f      	movs	r2, #15
 8000ff8:	409a      	lsls	r2, r3
 8000ffa:	0013      	movs	r3, r2
 8000ffc:	43da      	mvns	r2, r3
 8000ffe:	693b      	ldr	r3, [r7, #16]
 8001000:	4013      	ands	r3, r2
 8001002:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001004:	687a      	ldr	r2, [r7, #4]
 8001006:	2390      	movs	r3, #144	; 0x90
 8001008:	05db      	lsls	r3, r3, #23
 800100a:	429a      	cmp	r2, r3
 800100c:	d013      	beq.n	8001036 <HAL_GPIO_Init+0x1e2>
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	4a44      	ldr	r2, [pc, #272]	; (8001124 <HAL_GPIO_Init+0x2d0>)
 8001012:	4293      	cmp	r3, r2
 8001014:	d00d      	beq.n	8001032 <HAL_GPIO_Init+0x1de>
 8001016:	687b      	ldr	r3, [r7, #4]
 8001018:	4a43      	ldr	r2, [pc, #268]	; (8001128 <HAL_GPIO_Init+0x2d4>)
 800101a:	4293      	cmp	r3, r2
 800101c:	d007      	beq.n	800102e <HAL_GPIO_Init+0x1da>
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	4a42      	ldr	r2, [pc, #264]	; (800112c <HAL_GPIO_Init+0x2d8>)
 8001022:	4293      	cmp	r3, r2
 8001024:	d101      	bne.n	800102a <HAL_GPIO_Init+0x1d6>
 8001026:	2303      	movs	r3, #3
 8001028:	e006      	b.n	8001038 <HAL_GPIO_Init+0x1e4>
 800102a:	2305      	movs	r3, #5
 800102c:	e004      	b.n	8001038 <HAL_GPIO_Init+0x1e4>
 800102e:	2302      	movs	r3, #2
 8001030:	e002      	b.n	8001038 <HAL_GPIO_Init+0x1e4>
 8001032:	2301      	movs	r3, #1
 8001034:	e000      	b.n	8001038 <HAL_GPIO_Init+0x1e4>
 8001036:	2300      	movs	r3, #0
 8001038:	697a      	ldr	r2, [r7, #20]
 800103a:	2103      	movs	r1, #3
 800103c:	400a      	ands	r2, r1
 800103e:	0092      	lsls	r2, r2, #2
 8001040:	4093      	lsls	r3, r2
 8001042:	693a      	ldr	r2, [r7, #16]
 8001044:	4313      	orrs	r3, r2
 8001046:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001048:	4935      	ldr	r1, [pc, #212]	; (8001120 <HAL_GPIO_Init+0x2cc>)
 800104a:	697b      	ldr	r3, [r7, #20]
 800104c:	089b      	lsrs	r3, r3, #2
 800104e:	3302      	adds	r3, #2
 8001050:	009b      	lsls	r3, r3, #2
 8001052:	693a      	ldr	r2, [r7, #16]
 8001054:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001056:	4b36      	ldr	r3, [pc, #216]	; (8001130 <HAL_GPIO_Init+0x2dc>)
 8001058:	681b      	ldr	r3, [r3, #0]
 800105a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800105c:	68fb      	ldr	r3, [r7, #12]
 800105e:	43da      	mvns	r2, r3
 8001060:	693b      	ldr	r3, [r7, #16]
 8001062:	4013      	ands	r3, r2
 8001064:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001066:	683b      	ldr	r3, [r7, #0]
 8001068:	685a      	ldr	r2, [r3, #4]
 800106a:	2380      	movs	r3, #128	; 0x80
 800106c:	025b      	lsls	r3, r3, #9
 800106e:	4013      	ands	r3, r2
 8001070:	d003      	beq.n	800107a <HAL_GPIO_Init+0x226>
        {
          temp |= iocurrent;
 8001072:	693a      	ldr	r2, [r7, #16]
 8001074:	68fb      	ldr	r3, [r7, #12]
 8001076:	4313      	orrs	r3, r2
 8001078:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 800107a:	4b2d      	ldr	r3, [pc, #180]	; (8001130 <HAL_GPIO_Init+0x2dc>)
 800107c:	693a      	ldr	r2, [r7, #16]
 800107e:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 8001080:	4b2b      	ldr	r3, [pc, #172]	; (8001130 <HAL_GPIO_Init+0x2dc>)
 8001082:	685b      	ldr	r3, [r3, #4]
 8001084:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001086:	68fb      	ldr	r3, [r7, #12]
 8001088:	43da      	mvns	r2, r3
 800108a:	693b      	ldr	r3, [r7, #16]
 800108c:	4013      	ands	r3, r2
 800108e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001090:	683b      	ldr	r3, [r7, #0]
 8001092:	685a      	ldr	r2, [r3, #4]
 8001094:	2380      	movs	r3, #128	; 0x80
 8001096:	029b      	lsls	r3, r3, #10
 8001098:	4013      	ands	r3, r2
 800109a:	d003      	beq.n	80010a4 <HAL_GPIO_Init+0x250>
        {
          temp |= iocurrent;
 800109c:	693a      	ldr	r2, [r7, #16]
 800109e:	68fb      	ldr	r3, [r7, #12]
 80010a0:	4313      	orrs	r3, r2
 80010a2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80010a4:	4b22      	ldr	r3, [pc, #136]	; (8001130 <HAL_GPIO_Init+0x2dc>)
 80010a6:	693a      	ldr	r2, [r7, #16]
 80010a8:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80010aa:	4b21      	ldr	r3, [pc, #132]	; (8001130 <HAL_GPIO_Init+0x2dc>)
 80010ac:	689b      	ldr	r3, [r3, #8]
 80010ae:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80010b0:	68fb      	ldr	r3, [r7, #12]
 80010b2:	43da      	mvns	r2, r3
 80010b4:	693b      	ldr	r3, [r7, #16]
 80010b6:	4013      	ands	r3, r2
 80010b8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80010ba:	683b      	ldr	r3, [r7, #0]
 80010bc:	685a      	ldr	r2, [r3, #4]
 80010be:	2380      	movs	r3, #128	; 0x80
 80010c0:	035b      	lsls	r3, r3, #13
 80010c2:	4013      	ands	r3, r2
 80010c4:	d003      	beq.n	80010ce <HAL_GPIO_Init+0x27a>
        {
          temp |= iocurrent;
 80010c6:	693a      	ldr	r2, [r7, #16]
 80010c8:	68fb      	ldr	r3, [r7, #12]
 80010ca:	4313      	orrs	r3, r2
 80010cc:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80010ce:	4b18      	ldr	r3, [pc, #96]	; (8001130 <HAL_GPIO_Init+0x2dc>)
 80010d0:	693a      	ldr	r2, [r7, #16]
 80010d2:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 80010d4:	4b16      	ldr	r3, [pc, #88]	; (8001130 <HAL_GPIO_Init+0x2dc>)
 80010d6:	68db      	ldr	r3, [r3, #12]
 80010d8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80010da:	68fb      	ldr	r3, [r7, #12]
 80010dc:	43da      	mvns	r2, r3
 80010de:	693b      	ldr	r3, [r7, #16]
 80010e0:	4013      	ands	r3, r2
 80010e2:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80010e4:	683b      	ldr	r3, [r7, #0]
 80010e6:	685a      	ldr	r2, [r3, #4]
 80010e8:	2380      	movs	r3, #128	; 0x80
 80010ea:	039b      	lsls	r3, r3, #14
 80010ec:	4013      	ands	r3, r2
 80010ee:	d003      	beq.n	80010f8 <HAL_GPIO_Init+0x2a4>
        {
          temp |= iocurrent;
 80010f0:	693a      	ldr	r2, [r7, #16]
 80010f2:	68fb      	ldr	r3, [r7, #12]
 80010f4:	4313      	orrs	r3, r2
 80010f6:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80010f8:	4b0d      	ldr	r3, [pc, #52]	; (8001130 <HAL_GPIO_Init+0x2dc>)
 80010fa:	693a      	ldr	r2, [r7, #16]
 80010fc:	60da      	str	r2, [r3, #12]
      }
    }

    position++;
 80010fe:	697b      	ldr	r3, [r7, #20]
 8001100:	3301      	adds	r3, #1
 8001102:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001104:	683b      	ldr	r3, [r7, #0]
 8001106:	681a      	ldr	r2, [r3, #0]
 8001108:	697b      	ldr	r3, [r7, #20]
 800110a:	40da      	lsrs	r2, r3
 800110c:	1e13      	subs	r3, r2, #0
 800110e:	d000      	beq.n	8001112 <HAL_GPIO_Init+0x2be>
 8001110:	e6a8      	b.n	8000e64 <HAL_GPIO_Init+0x10>
  } 
}
 8001112:	46c0      	nop			; (mov r8, r8)
 8001114:	46c0      	nop			; (mov r8, r8)
 8001116:	46bd      	mov	sp, r7
 8001118:	b006      	add	sp, #24
 800111a:	bd80      	pop	{r7, pc}
 800111c:	40021000 	.word	0x40021000
 8001120:	40010000 	.word	0x40010000
 8001124:	48000400 	.word	0x48000400
 8001128:	48000800 	.word	0x48000800
 800112c:	48000c00 	.word	0x48000c00
 8001130:	40010400 	.word	0x40010400

08001134 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001134:	b580      	push	{r7, lr}
 8001136:	b082      	sub	sp, #8
 8001138:	af00      	add	r7, sp, #0
 800113a:	6078      	str	r0, [r7, #4]
 800113c:	0008      	movs	r0, r1
 800113e:	0011      	movs	r1, r2
 8001140:	1cbb      	adds	r3, r7, #2
 8001142:	1c02      	adds	r2, r0, #0
 8001144:	801a      	strh	r2, [r3, #0]
 8001146:	1c7b      	adds	r3, r7, #1
 8001148:	1c0a      	adds	r2, r1, #0
 800114a:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800114c:	1c7b      	adds	r3, r7, #1
 800114e:	781b      	ldrb	r3, [r3, #0]
 8001150:	2b00      	cmp	r3, #0
 8001152:	d004      	beq.n	800115e <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001154:	1cbb      	adds	r3, r7, #2
 8001156:	881a      	ldrh	r2, [r3, #0]
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800115c:	e003      	b.n	8001166 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800115e:	1cbb      	adds	r3, r7, #2
 8001160:	881a      	ldrh	r2, [r3, #0]
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001166:	46c0      	nop			; (mov r8, r8)
 8001168:	46bd      	mov	sp, r7
 800116a:	b002      	add	sp, #8
 800116c:	bd80      	pop	{r7, pc}

0800116e <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..F) to select the GPIO peripheral for STM32F0 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800116e:	b580      	push	{r7, lr}
 8001170:	b084      	sub	sp, #16
 8001172:	af00      	add	r7, sp, #0
 8001174:	6078      	str	r0, [r7, #4]
 8001176:	000a      	movs	r2, r1
 8001178:	1cbb      	adds	r3, r7, #2
 800117a:	801a      	strh	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	695b      	ldr	r3, [r3, #20]
 8001180:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001182:	1cbb      	adds	r3, r7, #2
 8001184:	881b      	ldrh	r3, [r3, #0]
 8001186:	68fa      	ldr	r2, [r7, #12]
 8001188:	4013      	ands	r3, r2
 800118a:	041a      	lsls	r2, r3, #16
 800118c:	68fb      	ldr	r3, [r7, #12]
 800118e:	43db      	mvns	r3, r3
 8001190:	1cb9      	adds	r1, r7, #2
 8001192:	8809      	ldrh	r1, [r1, #0]
 8001194:	400b      	ands	r3, r1
 8001196:	431a      	orrs	r2, r3
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	619a      	str	r2, [r3, #24]
}
 800119c:	46c0      	nop			; (mov r8, r8)
 800119e:	46bd      	mov	sp, r7
 80011a0:	b004      	add	sp, #16
 80011a2:	bd80      	pop	{r7, pc}

080011a4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80011a4:	b580      	push	{r7, lr}
 80011a6:	b082      	sub	sp, #8
 80011a8:	af00      	add	r7, sp, #0
 80011aa:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	2b00      	cmp	r3, #0
 80011b0:	d101      	bne.n	80011b6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80011b2:	2301      	movs	r3, #1
 80011b4:	e082      	b.n	80012bc <HAL_I2C_Init+0x118>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	2241      	movs	r2, #65	; 0x41
 80011ba:	5c9b      	ldrb	r3, [r3, r2]
 80011bc:	b2db      	uxtb	r3, r3
 80011be:	2b00      	cmp	r3, #0
 80011c0:	d107      	bne.n	80011d2 <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	2240      	movs	r2, #64	; 0x40
 80011c6:	2100      	movs	r1, #0
 80011c8:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	0018      	movs	r0, r3
 80011ce:	f7ff f9f5 	bl	80005bc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80011d2:	687b      	ldr	r3, [r7, #4]
 80011d4:	2241      	movs	r2, #65	; 0x41
 80011d6:	2124      	movs	r1, #36	; 0x24
 80011d8:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	681b      	ldr	r3, [r3, #0]
 80011de:	681a      	ldr	r2, [r3, #0]
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	681b      	ldr	r3, [r3, #0]
 80011e4:	2101      	movs	r1, #1
 80011e6:	438a      	bics	r2, r1
 80011e8:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	685a      	ldr	r2, [r3, #4]
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	681b      	ldr	r3, [r3, #0]
 80011f2:	4934      	ldr	r1, [pc, #208]	; (80012c4 <HAL_I2C_Init+0x120>)
 80011f4:	400a      	ands	r2, r1
 80011f6:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	681b      	ldr	r3, [r3, #0]
 80011fc:	689a      	ldr	r2, [r3, #8]
 80011fe:	687b      	ldr	r3, [r7, #4]
 8001200:	681b      	ldr	r3, [r3, #0]
 8001202:	4931      	ldr	r1, [pc, #196]	; (80012c8 <HAL_I2C_Init+0x124>)
 8001204:	400a      	ands	r2, r1
 8001206:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	68db      	ldr	r3, [r3, #12]
 800120c:	2b01      	cmp	r3, #1
 800120e:	d108      	bne.n	8001222 <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	689a      	ldr	r2, [r3, #8]
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	681b      	ldr	r3, [r3, #0]
 8001218:	2180      	movs	r1, #128	; 0x80
 800121a:	0209      	lsls	r1, r1, #8
 800121c:	430a      	orrs	r2, r1
 800121e:	609a      	str	r2, [r3, #8]
 8001220:	e007      	b.n	8001232 <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	689a      	ldr	r2, [r3, #8]
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	681b      	ldr	r3, [r3, #0]
 800122a:	2184      	movs	r1, #132	; 0x84
 800122c:	0209      	lsls	r1, r1, #8
 800122e:	430a      	orrs	r2, r1
 8001230:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	68db      	ldr	r3, [r3, #12]
 8001236:	2b02      	cmp	r3, #2
 8001238:	d104      	bne.n	8001244 <HAL_I2C_Init+0xa0>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	681b      	ldr	r3, [r3, #0]
 800123e:	2280      	movs	r2, #128	; 0x80
 8001240:	0112      	lsls	r2, r2, #4
 8001242:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	681b      	ldr	r3, [r3, #0]
 8001248:	685a      	ldr	r2, [r3, #4]
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	681b      	ldr	r3, [r3, #0]
 800124e:	491f      	ldr	r1, [pc, #124]	; (80012cc <HAL_I2C_Init+0x128>)
 8001250:	430a      	orrs	r2, r1
 8001252:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	681b      	ldr	r3, [r3, #0]
 8001258:	68da      	ldr	r2, [r3, #12]
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	681b      	ldr	r3, [r3, #0]
 800125e:	491a      	ldr	r1, [pc, #104]	; (80012c8 <HAL_I2C_Init+0x124>)
 8001260:	400a      	ands	r2, r1
 8001262:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	691a      	ldr	r2, [r3, #16]
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	695b      	ldr	r3, [r3, #20]
 800126c:	431a      	orrs	r2, r3
 800126e:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	699b      	ldr	r3, [r3, #24]
 8001274:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	681b      	ldr	r3, [r3, #0]
 800127a:	430a      	orrs	r2, r1
 800127c:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	69d9      	ldr	r1, [r3, #28]
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	6a1a      	ldr	r2, [r3, #32]
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	681b      	ldr	r3, [r3, #0]
 800128a:	430a      	orrs	r2, r1
 800128c:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	681b      	ldr	r3, [r3, #0]
 8001292:	681a      	ldr	r2, [r3, #0]
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	681b      	ldr	r3, [r3, #0]
 8001298:	2101      	movs	r1, #1
 800129a:	430a      	orrs	r2, r1
 800129c:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	2200      	movs	r2, #0
 80012a2:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	2241      	movs	r2, #65	; 0x41
 80012a8:	2120      	movs	r1, #32
 80012aa:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	2200      	movs	r2, #0
 80012b0:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	2242      	movs	r2, #66	; 0x42
 80012b6:	2100      	movs	r1, #0
 80012b8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80012ba:	2300      	movs	r3, #0
}
 80012bc:	0018      	movs	r0, r3
 80012be:	46bd      	mov	sp, r7
 80012c0:	b002      	add	sp, #8
 80012c2:	bd80      	pop	{r7, pc}
 80012c4:	f0ffffff 	.word	0xf0ffffff
 80012c8:	ffff7fff 	.word	0xffff7fff
 80012cc:	02008000 	.word	0x02008000

080012d0 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80012d0:	b580      	push	{r7, lr}
 80012d2:	b082      	sub	sp, #8
 80012d4:	af00      	add	r7, sp, #0
 80012d6:	6078      	str	r0, [r7, #4]
 80012d8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	2241      	movs	r2, #65	; 0x41
 80012de:	5c9b      	ldrb	r3, [r3, r2]
 80012e0:	b2db      	uxtb	r3, r3
 80012e2:	2b20      	cmp	r3, #32
 80012e4:	d138      	bne.n	8001358 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	2240      	movs	r2, #64	; 0x40
 80012ea:	5c9b      	ldrb	r3, [r3, r2]
 80012ec:	2b01      	cmp	r3, #1
 80012ee:	d101      	bne.n	80012f4 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80012f0:	2302      	movs	r3, #2
 80012f2:	e032      	b.n	800135a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	2240      	movs	r2, #64	; 0x40
 80012f8:	2101      	movs	r1, #1
 80012fa:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	2241      	movs	r2, #65	; 0x41
 8001300:	2124      	movs	r1, #36	; 0x24
 8001302:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	681b      	ldr	r3, [r3, #0]
 8001308:	681a      	ldr	r2, [r3, #0]
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	681b      	ldr	r3, [r3, #0]
 800130e:	2101      	movs	r1, #1
 8001310:	438a      	bics	r2, r1
 8001312:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	681b      	ldr	r3, [r3, #0]
 8001318:	681a      	ldr	r2, [r3, #0]
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	681b      	ldr	r3, [r3, #0]
 800131e:	4911      	ldr	r1, [pc, #68]	; (8001364 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 8001320:	400a      	ands	r2, r1
 8001322:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	681b      	ldr	r3, [r3, #0]
 8001328:	6819      	ldr	r1, [r3, #0]
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	681b      	ldr	r3, [r3, #0]
 800132e:	683a      	ldr	r2, [r7, #0]
 8001330:	430a      	orrs	r2, r1
 8001332:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	681b      	ldr	r3, [r3, #0]
 8001338:	681a      	ldr	r2, [r3, #0]
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	681b      	ldr	r3, [r3, #0]
 800133e:	2101      	movs	r1, #1
 8001340:	430a      	orrs	r2, r1
 8001342:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	2241      	movs	r2, #65	; 0x41
 8001348:	2120      	movs	r1, #32
 800134a:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	2240      	movs	r2, #64	; 0x40
 8001350:	2100      	movs	r1, #0
 8001352:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8001354:	2300      	movs	r3, #0
 8001356:	e000      	b.n	800135a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8001358:	2302      	movs	r3, #2
  }
}
 800135a:	0018      	movs	r0, r3
 800135c:	46bd      	mov	sp, r7
 800135e:	b002      	add	sp, #8
 8001360:	bd80      	pop	{r7, pc}
 8001362:	46c0      	nop			; (mov r8, r8)
 8001364:	ffffefff 	.word	0xffffefff

08001368 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8001368:	b580      	push	{r7, lr}
 800136a:	b084      	sub	sp, #16
 800136c:	af00      	add	r7, sp, #0
 800136e:	6078      	str	r0, [r7, #4]
 8001370:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	2241      	movs	r2, #65	; 0x41
 8001376:	5c9b      	ldrb	r3, [r3, r2]
 8001378:	b2db      	uxtb	r3, r3
 800137a:	2b20      	cmp	r3, #32
 800137c:	d139      	bne.n	80013f2 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	2240      	movs	r2, #64	; 0x40
 8001382:	5c9b      	ldrb	r3, [r3, r2]
 8001384:	2b01      	cmp	r3, #1
 8001386:	d101      	bne.n	800138c <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8001388:	2302      	movs	r3, #2
 800138a:	e033      	b.n	80013f4 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	2240      	movs	r2, #64	; 0x40
 8001390:	2101      	movs	r1, #1
 8001392:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	2241      	movs	r2, #65	; 0x41
 8001398:	2124      	movs	r1, #36	; 0x24
 800139a:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	681b      	ldr	r3, [r3, #0]
 80013a0:	681a      	ldr	r2, [r3, #0]
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	681b      	ldr	r3, [r3, #0]
 80013a6:	2101      	movs	r1, #1
 80013a8:	438a      	bics	r2, r1
 80013aa:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	681b      	ldr	r3, [r3, #0]
 80013b0:	681b      	ldr	r3, [r3, #0]
 80013b2:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80013b4:	68fb      	ldr	r3, [r7, #12]
 80013b6:	4a11      	ldr	r2, [pc, #68]	; (80013fc <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 80013b8:	4013      	ands	r3, r2
 80013ba:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80013bc:	683b      	ldr	r3, [r7, #0]
 80013be:	021b      	lsls	r3, r3, #8
 80013c0:	68fa      	ldr	r2, [r7, #12]
 80013c2:	4313      	orrs	r3, r2
 80013c4:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	681b      	ldr	r3, [r3, #0]
 80013ca:	68fa      	ldr	r2, [r7, #12]
 80013cc:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	681b      	ldr	r3, [r3, #0]
 80013d2:	681a      	ldr	r2, [r3, #0]
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	681b      	ldr	r3, [r3, #0]
 80013d8:	2101      	movs	r1, #1
 80013da:	430a      	orrs	r2, r1
 80013dc:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	2241      	movs	r2, #65	; 0x41
 80013e2:	2120      	movs	r1, #32
 80013e4:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	2240      	movs	r2, #64	; 0x40
 80013ea:	2100      	movs	r1, #0
 80013ec:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80013ee:	2300      	movs	r3, #0
 80013f0:	e000      	b.n	80013f4 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80013f2:	2302      	movs	r3, #2
  }
}
 80013f4:	0018      	movs	r0, r3
 80013f6:	46bd      	mov	sp, r7
 80013f8:	b004      	add	sp, #16
 80013fa:	bd80      	pop	{r7, pc}
 80013fc:	fffff0ff 	.word	0xfffff0ff

08001400 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001400:	b580      	push	{r7, lr}
 8001402:	b088      	sub	sp, #32
 8001404:	af00      	add	r7, sp, #0
 8001406:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	2b00      	cmp	r3, #0
 800140c:	d101      	bne.n	8001412 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800140e:	2301      	movs	r3, #1
 8001410:	e301      	b.n	8001a16 <HAL_RCC_OscConfig+0x616>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	681b      	ldr	r3, [r3, #0]
 8001416:	2201      	movs	r2, #1
 8001418:	4013      	ands	r3, r2
 800141a:	d100      	bne.n	800141e <HAL_RCC_OscConfig+0x1e>
 800141c:	e08d      	b.n	800153a <HAL_RCC_OscConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 800141e:	4bc3      	ldr	r3, [pc, #780]	; (800172c <HAL_RCC_OscConfig+0x32c>)
 8001420:	685b      	ldr	r3, [r3, #4]
 8001422:	220c      	movs	r2, #12
 8001424:	4013      	ands	r3, r2
 8001426:	2b04      	cmp	r3, #4
 8001428:	d00e      	beq.n	8001448 <HAL_RCC_OscConfig+0x48>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800142a:	4bc0      	ldr	r3, [pc, #768]	; (800172c <HAL_RCC_OscConfig+0x32c>)
 800142c:	685b      	ldr	r3, [r3, #4]
 800142e:	220c      	movs	r2, #12
 8001430:	4013      	ands	r3, r2
 8001432:	2b08      	cmp	r3, #8
 8001434:	d116      	bne.n	8001464 <HAL_RCC_OscConfig+0x64>
 8001436:	4bbd      	ldr	r3, [pc, #756]	; (800172c <HAL_RCC_OscConfig+0x32c>)
 8001438:	685a      	ldr	r2, [r3, #4]
 800143a:	2380      	movs	r3, #128	; 0x80
 800143c:	025b      	lsls	r3, r3, #9
 800143e:	401a      	ands	r2, r3
 8001440:	2380      	movs	r3, #128	; 0x80
 8001442:	025b      	lsls	r3, r3, #9
 8001444:	429a      	cmp	r2, r3
 8001446:	d10d      	bne.n	8001464 <HAL_RCC_OscConfig+0x64>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001448:	4bb8      	ldr	r3, [pc, #736]	; (800172c <HAL_RCC_OscConfig+0x32c>)
 800144a:	681a      	ldr	r2, [r3, #0]
 800144c:	2380      	movs	r3, #128	; 0x80
 800144e:	029b      	lsls	r3, r3, #10
 8001450:	4013      	ands	r3, r2
 8001452:	d100      	bne.n	8001456 <HAL_RCC_OscConfig+0x56>
 8001454:	e070      	b.n	8001538 <HAL_RCC_OscConfig+0x138>
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	685b      	ldr	r3, [r3, #4]
 800145a:	2b00      	cmp	r3, #0
 800145c:	d000      	beq.n	8001460 <HAL_RCC_OscConfig+0x60>
 800145e:	e06b      	b.n	8001538 <HAL_RCC_OscConfig+0x138>
      {
        return HAL_ERROR;
 8001460:	2301      	movs	r3, #1
 8001462:	e2d8      	b.n	8001a16 <HAL_RCC_OscConfig+0x616>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	685b      	ldr	r3, [r3, #4]
 8001468:	2b01      	cmp	r3, #1
 800146a:	d107      	bne.n	800147c <HAL_RCC_OscConfig+0x7c>
 800146c:	4baf      	ldr	r3, [pc, #700]	; (800172c <HAL_RCC_OscConfig+0x32c>)
 800146e:	681a      	ldr	r2, [r3, #0]
 8001470:	4bae      	ldr	r3, [pc, #696]	; (800172c <HAL_RCC_OscConfig+0x32c>)
 8001472:	2180      	movs	r1, #128	; 0x80
 8001474:	0249      	lsls	r1, r1, #9
 8001476:	430a      	orrs	r2, r1
 8001478:	601a      	str	r2, [r3, #0]
 800147a:	e02f      	b.n	80014dc <HAL_RCC_OscConfig+0xdc>
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	685b      	ldr	r3, [r3, #4]
 8001480:	2b00      	cmp	r3, #0
 8001482:	d10c      	bne.n	800149e <HAL_RCC_OscConfig+0x9e>
 8001484:	4ba9      	ldr	r3, [pc, #676]	; (800172c <HAL_RCC_OscConfig+0x32c>)
 8001486:	681a      	ldr	r2, [r3, #0]
 8001488:	4ba8      	ldr	r3, [pc, #672]	; (800172c <HAL_RCC_OscConfig+0x32c>)
 800148a:	49a9      	ldr	r1, [pc, #676]	; (8001730 <HAL_RCC_OscConfig+0x330>)
 800148c:	400a      	ands	r2, r1
 800148e:	601a      	str	r2, [r3, #0]
 8001490:	4ba6      	ldr	r3, [pc, #664]	; (800172c <HAL_RCC_OscConfig+0x32c>)
 8001492:	681a      	ldr	r2, [r3, #0]
 8001494:	4ba5      	ldr	r3, [pc, #660]	; (800172c <HAL_RCC_OscConfig+0x32c>)
 8001496:	49a7      	ldr	r1, [pc, #668]	; (8001734 <HAL_RCC_OscConfig+0x334>)
 8001498:	400a      	ands	r2, r1
 800149a:	601a      	str	r2, [r3, #0]
 800149c:	e01e      	b.n	80014dc <HAL_RCC_OscConfig+0xdc>
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	685b      	ldr	r3, [r3, #4]
 80014a2:	2b05      	cmp	r3, #5
 80014a4:	d10e      	bne.n	80014c4 <HAL_RCC_OscConfig+0xc4>
 80014a6:	4ba1      	ldr	r3, [pc, #644]	; (800172c <HAL_RCC_OscConfig+0x32c>)
 80014a8:	681a      	ldr	r2, [r3, #0]
 80014aa:	4ba0      	ldr	r3, [pc, #640]	; (800172c <HAL_RCC_OscConfig+0x32c>)
 80014ac:	2180      	movs	r1, #128	; 0x80
 80014ae:	02c9      	lsls	r1, r1, #11
 80014b0:	430a      	orrs	r2, r1
 80014b2:	601a      	str	r2, [r3, #0]
 80014b4:	4b9d      	ldr	r3, [pc, #628]	; (800172c <HAL_RCC_OscConfig+0x32c>)
 80014b6:	681a      	ldr	r2, [r3, #0]
 80014b8:	4b9c      	ldr	r3, [pc, #624]	; (800172c <HAL_RCC_OscConfig+0x32c>)
 80014ba:	2180      	movs	r1, #128	; 0x80
 80014bc:	0249      	lsls	r1, r1, #9
 80014be:	430a      	orrs	r2, r1
 80014c0:	601a      	str	r2, [r3, #0]
 80014c2:	e00b      	b.n	80014dc <HAL_RCC_OscConfig+0xdc>
 80014c4:	4b99      	ldr	r3, [pc, #612]	; (800172c <HAL_RCC_OscConfig+0x32c>)
 80014c6:	681a      	ldr	r2, [r3, #0]
 80014c8:	4b98      	ldr	r3, [pc, #608]	; (800172c <HAL_RCC_OscConfig+0x32c>)
 80014ca:	4999      	ldr	r1, [pc, #612]	; (8001730 <HAL_RCC_OscConfig+0x330>)
 80014cc:	400a      	ands	r2, r1
 80014ce:	601a      	str	r2, [r3, #0]
 80014d0:	4b96      	ldr	r3, [pc, #600]	; (800172c <HAL_RCC_OscConfig+0x32c>)
 80014d2:	681a      	ldr	r2, [r3, #0]
 80014d4:	4b95      	ldr	r3, [pc, #596]	; (800172c <HAL_RCC_OscConfig+0x32c>)
 80014d6:	4997      	ldr	r1, [pc, #604]	; (8001734 <HAL_RCC_OscConfig+0x334>)
 80014d8:	400a      	ands	r2, r1
 80014da:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	685b      	ldr	r3, [r3, #4]
 80014e0:	2b00      	cmp	r3, #0
 80014e2:	d014      	beq.n	800150e <HAL_RCC_OscConfig+0x10e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80014e4:	f7ff fa26 	bl	8000934 <HAL_GetTick>
 80014e8:	0003      	movs	r3, r0
 80014ea:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80014ec:	e008      	b.n	8001500 <HAL_RCC_OscConfig+0x100>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80014ee:	f7ff fa21 	bl	8000934 <HAL_GetTick>
 80014f2:	0002      	movs	r2, r0
 80014f4:	69bb      	ldr	r3, [r7, #24]
 80014f6:	1ad3      	subs	r3, r2, r3
 80014f8:	2b64      	cmp	r3, #100	; 0x64
 80014fa:	d901      	bls.n	8001500 <HAL_RCC_OscConfig+0x100>
          {
            return HAL_TIMEOUT;
 80014fc:	2303      	movs	r3, #3
 80014fe:	e28a      	b.n	8001a16 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001500:	4b8a      	ldr	r3, [pc, #552]	; (800172c <HAL_RCC_OscConfig+0x32c>)
 8001502:	681a      	ldr	r2, [r3, #0]
 8001504:	2380      	movs	r3, #128	; 0x80
 8001506:	029b      	lsls	r3, r3, #10
 8001508:	4013      	ands	r3, r2
 800150a:	d0f0      	beq.n	80014ee <HAL_RCC_OscConfig+0xee>
 800150c:	e015      	b.n	800153a <HAL_RCC_OscConfig+0x13a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800150e:	f7ff fa11 	bl	8000934 <HAL_GetTick>
 8001512:	0003      	movs	r3, r0
 8001514:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001516:	e008      	b.n	800152a <HAL_RCC_OscConfig+0x12a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001518:	f7ff fa0c 	bl	8000934 <HAL_GetTick>
 800151c:	0002      	movs	r2, r0
 800151e:	69bb      	ldr	r3, [r7, #24]
 8001520:	1ad3      	subs	r3, r2, r3
 8001522:	2b64      	cmp	r3, #100	; 0x64
 8001524:	d901      	bls.n	800152a <HAL_RCC_OscConfig+0x12a>
          {
            return HAL_TIMEOUT;
 8001526:	2303      	movs	r3, #3
 8001528:	e275      	b.n	8001a16 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800152a:	4b80      	ldr	r3, [pc, #512]	; (800172c <HAL_RCC_OscConfig+0x32c>)
 800152c:	681a      	ldr	r2, [r3, #0]
 800152e:	2380      	movs	r3, #128	; 0x80
 8001530:	029b      	lsls	r3, r3, #10
 8001532:	4013      	ands	r3, r2
 8001534:	d1f0      	bne.n	8001518 <HAL_RCC_OscConfig+0x118>
 8001536:	e000      	b.n	800153a <HAL_RCC_OscConfig+0x13a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001538:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	681b      	ldr	r3, [r3, #0]
 800153e:	2202      	movs	r2, #2
 8001540:	4013      	ands	r3, r2
 8001542:	d100      	bne.n	8001546 <HAL_RCC_OscConfig+0x146>
 8001544:	e069      	b.n	800161a <HAL_RCC_OscConfig+0x21a>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8001546:	4b79      	ldr	r3, [pc, #484]	; (800172c <HAL_RCC_OscConfig+0x32c>)
 8001548:	685b      	ldr	r3, [r3, #4]
 800154a:	220c      	movs	r2, #12
 800154c:	4013      	ands	r3, r2
 800154e:	d00b      	beq.n	8001568 <HAL_RCC_OscConfig+0x168>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8001550:	4b76      	ldr	r3, [pc, #472]	; (800172c <HAL_RCC_OscConfig+0x32c>)
 8001552:	685b      	ldr	r3, [r3, #4]
 8001554:	220c      	movs	r2, #12
 8001556:	4013      	ands	r3, r2
 8001558:	2b08      	cmp	r3, #8
 800155a:	d11c      	bne.n	8001596 <HAL_RCC_OscConfig+0x196>
 800155c:	4b73      	ldr	r3, [pc, #460]	; (800172c <HAL_RCC_OscConfig+0x32c>)
 800155e:	685a      	ldr	r2, [r3, #4]
 8001560:	2380      	movs	r3, #128	; 0x80
 8001562:	025b      	lsls	r3, r3, #9
 8001564:	4013      	ands	r3, r2
 8001566:	d116      	bne.n	8001596 <HAL_RCC_OscConfig+0x196>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001568:	4b70      	ldr	r3, [pc, #448]	; (800172c <HAL_RCC_OscConfig+0x32c>)
 800156a:	681b      	ldr	r3, [r3, #0]
 800156c:	2202      	movs	r2, #2
 800156e:	4013      	ands	r3, r2
 8001570:	d005      	beq.n	800157e <HAL_RCC_OscConfig+0x17e>
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	68db      	ldr	r3, [r3, #12]
 8001576:	2b01      	cmp	r3, #1
 8001578:	d001      	beq.n	800157e <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 800157a:	2301      	movs	r3, #1
 800157c:	e24b      	b.n	8001a16 <HAL_RCC_OscConfig+0x616>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800157e:	4b6b      	ldr	r3, [pc, #428]	; (800172c <HAL_RCC_OscConfig+0x32c>)
 8001580:	681b      	ldr	r3, [r3, #0]
 8001582:	22f8      	movs	r2, #248	; 0xf8
 8001584:	4393      	bics	r3, r2
 8001586:	0019      	movs	r1, r3
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	691b      	ldr	r3, [r3, #16]
 800158c:	00da      	lsls	r2, r3, #3
 800158e:	4b67      	ldr	r3, [pc, #412]	; (800172c <HAL_RCC_OscConfig+0x32c>)
 8001590:	430a      	orrs	r2, r1
 8001592:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001594:	e041      	b.n	800161a <HAL_RCC_OscConfig+0x21a>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	68db      	ldr	r3, [r3, #12]
 800159a:	2b00      	cmp	r3, #0
 800159c:	d024      	beq.n	80015e8 <HAL_RCC_OscConfig+0x1e8>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800159e:	4b63      	ldr	r3, [pc, #396]	; (800172c <HAL_RCC_OscConfig+0x32c>)
 80015a0:	681a      	ldr	r2, [r3, #0]
 80015a2:	4b62      	ldr	r3, [pc, #392]	; (800172c <HAL_RCC_OscConfig+0x32c>)
 80015a4:	2101      	movs	r1, #1
 80015a6:	430a      	orrs	r2, r1
 80015a8:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80015aa:	f7ff f9c3 	bl	8000934 <HAL_GetTick>
 80015ae:	0003      	movs	r3, r0
 80015b0:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80015b2:	e008      	b.n	80015c6 <HAL_RCC_OscConfig+0x1c6>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80015b4:	f7ff f9be 	bl	8000934 <HAL_GetTick>
 80015b8:	0002      	movs	r2, r0
 80015ba:	69bb      	ldr	r3, [r7, #24]
 80015bc:	1ad3      	subs	r3, r2, r3
 80015be:	2b02      	cmp	r3, #2
 80015c0:	d901      	bls.n	80015c6 <HAL_RCC_OscConfig+0x1c6>
          {
            return HAL_TIMEOUT;
 80015c2:	2303      	movs	r3, #3
 80015c4:	e227      	b.n	8001a16 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80015c6:	4b59      	ldr	r3, [pc, #356]	; (800172c <HAL_RCC_OscConfig+0x32c>)
 80015c8:	681b      	ldr	r3, [r3, #0]
 80015ca:	2202      	movs	r2, #2
 80015cc:	4013      	ands	r3, r2
 80015ce:	d0f1      	beq.n	80015b4 <HAL_RCC_OscConfig+0x1b4>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80015d0:	4b56      	ldr	r3, [pc, #344]	; (800172c <HAL_RCC_OscConfig+0x32c>)
 80015d2:	681b      	ldr	r3, [r3, #0]
 80015d4:	22f8      	movs	r2, #248	; 0xf8
 80015d6:	4393      	bics	r3, r2
 80015d8:	0019      	movs	r1, r3
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	691b      	ldr	r3, [r3, #16]
 80015de:	00da      	lsls	r2, r3, #3
 80015e0:	4b52      	ldr	r3, [pc, #328]	; (800172c <HAL_RCC_OscConfig+0x32c>)
 80015e2:	430a      	orrs	r2, r1
 80015e4:	601a      	str	r2, [r3, #0]
 80015e6:	e018      	b.n	800161a <HAL_RCC_OscConfig+0x21a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80015e8:	4b50      	ldr	r3, [pc, #320]	; (800172c <HAL_RCC_OscConfig+0x32c>)
 80015ea:	681a      	ldr	r2, [r3, #0]
 80015ec:	4b4f      	ldr	r3, [pc, #316]	; (800172c <HAL_RCC_OscConfig+0x32c>)
 80015ee:	2101      	movs	r1, #1
 80015f0:	438a      	bics	r2, r1
 80015f2:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80015f4:	f7ff f99e 	bl	8000934 <HAL_GetTick>
 80015f8:	0003      	movs	r3, r0
 80015fa:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80015fc:	e008      	b.n	8001610 <HAL_RCC_OscConfig+0x210>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80015fe:	f7ff f999 	bl	8000934 <HAL_GetTick>
 8001602:	0002      	movs	r2, r0
 8001604:	69bb      	ldr	r3, [r7, #24]
 8001606:	1ad3      	subs	r3, r2, r3
 8001608:	2b02      	cmp	r3, #2
 800160a:	d901      	bls.n	8001610 <HAL_RCC_OscConfig+0x210>
          {
            return HAL_TIMEOUT;
 800160c:	2303      	movs	r3, #3
 800160e:	e202      	b.n	8001a16 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001610:	4b46      	ldr	r3, [pc, #280]	; (800172c <HAL_RCC_OscConfig+0x32c>)
 8001612:	681b      	ldr	r3, [r3, #0]
 8001614:	2202      	movs	r2, #2
 8001616:	4013      	ands	r3, r2
 8001618:	d1f1      	bne.n	80015fe <HAL_RCC_OscConfig+0x1fe>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	681b      	ldr	r3, [r3, #0]
 800161e:	2208      	movs	r2, #8
 8001620:	4013      	ands	r3, r2
 8001622:	d036      	beq.n	8001692 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	69db      	ldr	r3, [r3, #28]
 8001628:	2b00      	cmp	r3, #0
 800162a:	d019      	beq.n	8001660 <HAL_RCC_OscConfig+0x260>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800162c:	4b3f      	ldr	r3, [pc, #252]	; (800172c <HAL_RCC_OscConfig+0x32c>)
 800162e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001630:	4b3e      	ldr	r3, [pc, #248]	; (800172c <HAL_RCC_OscConfig+0x32c>)
 8001632:	2101      	movs	r1, #1
 8001634:	430a      	orrs	r2, r1
 8001636:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001638:	f7ff f97c 	bl	8000934 <HAL_GetTick>
 800163c:	0003      	movs	r3, r0
 800163e:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001640:	e008      	b.n	8001654 <HAL_RCC_OscConfig+0x254>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001642:	f7ff f977 	bl	8000934 <HAL_GetTick>
 8001646:	0002      	movs	r2, r0
 8001648:	69bb      	ldr	r3, [r7, #24]
 800164a:	1ad3      	subs	r3, r2, r3
 800164c:	2b02      	cmp	r3, #2
 800164e:	d901      	bls.n	8001654 <HAL_RCC_OscConfig+0x254>
        {
          return HAL_TIMEOUT;
 8001650:	2303      	movs	r3, #3
 8001652:	e1e0      	b.n	8001a16 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001654:	4b35      	ldr	r3, [pc, #212]	; (800172c <HAL_RCC_OscConfig+0x32c>)
 8001656:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001658:	2202      	movs	r2, #2
 800165a:	4013      	ands	r3, r2
 800165c:	d0f1      	beq.n	8001642 <HAL_RCC_OscConfig+0x242>
 800165e:	e018      	b.n	8001692 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001660:	4b32      	ldr	r3, [pc, #200]	; (800172c <HAL_RCC_OscConfig+0x32c>)
 8001662:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001664:	4b31      	ldr	r3, [pc, #196]	; (800172c <HAL_RCC_OscConfig+0x32c>)
 8001666:	2101      	movs	r1, #1
 8001668:	438a      	bics	r2, r1
 800166a:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800166c:	f7ff f962 	bl	8000934 <HAL_GetTick>
 8001670:	0003      	movs	r3, r0
 8001672:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001674:	e008      	b.n	8001688 <HAL_RCC_OscConfig+0x288>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001676:	f7ff f95d 	bl	8000934 <HAL_GetTick>
 800167a:	0002      	movs	r2, r0
 800167c:	69bb      	ldr	r3, [r7, #24]
 800167e:	1ad3      	subs	r3, r2, r3
 8001680:	2b02      	cmp	r3, #2
 8001682:	d901      	bls.n	8001688 <HAL_RCC_OscConfig+0x288>
        {
          return HAL_TIMEOUT;
 8001684:	2303      	movs	r3, #3
 8001686:	e1c6      	b.n	8001a16 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001688:	4b28      	ldr	r3, [pc, #160]	; (800172c <HAL_RCC_OscConfig+0x32c>)
 800168a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800168c:	2202      	movs	r2, #2
 800168e:	4013      	ands	r3, r2
 8001690:	d1f1      	bne.n	8001676 <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	681b      	ldr	r3, [r3, #0]
 8001696:	2204      	movs	r2, #4
 8001698:	4013      	ands	r3, r2
 800169a:	d100      	bne.n	800169e <HAL_RCC_OscConfig+0x29e>
 800169c:	e0b4      	b.n	8001808 <HAL_RCC_OscConfig+0x408>
  {
    FlagStatus       pwrclkchanged = RESET;
 800169e:	201f      	movs	r0, #31
 80016a0:	183b      	adds	r3, r7, r0
 80016a2:	2200      	movs	r2, #0
 80016a4:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80016a6:	4b21      	ldr	r3, [pc, #132]	; (800172c <HAL_RCC_OscConfig+0x32c>)
 80016a8:	69da      	ldr	r2, [r3, #28]
 80016aa:	2380      	movs	r3, #128	; 0x80
 80016ac:	055b      	lsls	r3, r3, #21
 80016ae:	4013      	ands	r3, r2
 80016b0:	d110      	bne.n	80016d4 <HAL_RCC_OscConfig+0x2d4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80016b2:	4b1e      	ldr	r3, [pc, #120]	; (800172c <HAL_RCC_OscConfig+0x32c>)
 80016b4:	69da      	ldr	r2, [r3, #28]
 80016b6:	4b1d      	ldr	r3, [pc, #116]	; (800172c <HAL_RCC_OscConfig+0x32c>)
 80016b8:	2180      	movs	r1, #128	; 0x80
 80016ba:	0549      	lsls	r1, r1, #21
 80016bc:	430a      	orrs	r2, r1
 80016be:	61da      	str	r2, [r3, #28]
 80016c0:	4b1a      	ldr	r3, [pc, #104]	; (800172c <HAL_RCC_OscConfig+0x32c>)
 80016c2:	69da      	ldr	r2, [r3, #28]
 80016c4:	2380      	movs	r3, #128	; 0x80
 80016c6:	055b      	lsls	r3, r3, #21
 80016c8:	4013      	ands	r3, r2
 80016ca:	60fb      	str	r3, [r7, #12]
 80016cc:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80016ce:	183b      	adds	r3, r7, r0
 80016d0:	2201      	movs	r2, #1
 80016d2:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80016d4:	4b18      	ldr	r3, [pc, #96]	; (8001738 <HAL_RCC_OscConfig+0x338>)
 80016d6:	681a      	ldr	r2, [r3, #0]
 80016d8:	2380      	movs	r3, #128	; 0x80
 80016da:	005b      	lsls	r3, r3, #1
 80016dc:	4013      	ands	r3, r2
 80016de:	d11a      	bne.n	8001716 <HAL_RCC_OscConfig+0x316>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80016e0:	4b15      	ldr	r3, [pc, #84]	; (8001738 <HAL_RCC_OscConfig+0x338>)
 80016e2:	681a      	ldr	r2, [r3, #0]
 80016e4:	4b14      	ldr	r3, [pc, #80]	; (8001738 <HAL_RCC_OscConfig+0x338>)
 80016e6:	2180      	movs	r1, #128	; 0x80
 80016e8:	0049      	lsls	r1, r1, #1
 80016ea:	430a      	orrs	r2, r1
 80016ec:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80016ee:	f7ff f921 	bl	8000934 <HAL_GetTick>
 80016f2:	0003      	movs	r3, r0
 80016f4:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80016f6:	e008      	b.n	800170a <HAL_RCC_OscConfig+0x30a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80016f8:	f7ff f91c 	bl	8000934 <HAL_GetTick>
 80016fc:	0002      	movs	r2, r0
 80016fe:	69bb      	ldr	r3, [r7, #24]
 8001700:	1ad3      	subs	r3, r2, r3
 8001702:	2b64      	cmp	r3, #100	; 0x64
 8001704:	d901      	bls.n	800170a <HAL_RCC_OscConfig+0x30a>
        {
          return HAL_TIMEOUT;
 8001706:	2303      	movs	r3, #3
 8001708:	e185      	b.n	8001a16 <HAL_RCC_OscConfig+0x616>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800170a:	4b0b      	ldr	r3, [pc, #44]	; (8001738 <HAL_RCC_OscConfig+0x338>)
 800170c:	681a      	ldr	r2, [r3, #0]
 800170e:	2380      	movs	r3, #128	; 0x80
 8001710:	005b      	lsls	r3, r3, #1
 8001712:	4013      	ands	r3, r2
 8001714:	d0f0      	beq.n	80016f8 <HAL_RCC_OscConfig+0x2f8>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	689b      	ldr	r3, [r3, #8]
 800171a:	2b01      	cmp	r3, #1
 800171c:	d10e      	bne.n	800173c <HAL_RCC_OscConfig+0x33c>
 800171e:	4b03      	ldr	r3, [pc, #12]	; (800172c <HAL_RCC_OscConfig+0x32c>)
 8001720:	6a1a      	ldr	r2, [r3, #32]
 8001722:	4b02      	ldr	r3, [pc, #8]	; (800172c <HAL_RCC_OscConfig+0x32c>)
 8001724:	2101      	movs	r1, #1
 8001726:	430a      	orrs	r2, r1
 8001728:	621a      	str	r2, [r3, #32]
 800172a:	e035      	b.n	8001798 <HAL_RCC_OscConfig+0x398>
 800172c:	40021000 	.word	0x40021000
 8001730:	fffeffff 	.word	0xfffeffff
 8001734:	fffbffff 	.word	0xfffbffff
 8001738:	40007000 	.word	0x40007000
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	689b      	ldr	r3, [r3, #8]
 8001740:	2b00      	cmp	r3, #0
 8001742:	d10c      	bne.n	800175e <HAL_RCC_OscConfig+0x35e>
 8001744:	4bb6      	ldr	r3, [pc, #728]	; (8001a20 <HAL_RCC_OscConfig+0x620>)
 8001746:	6a1a      	ldr	r2, [r3, #32]
 8001748:	4bb5      	ldr	r3, [pc, #724]	; (8001a20 <HAL_RCC_OscConfig+0x620>)
 800174a:	2101      	movs	r1, #1
 800174c:	438a      	bics	r2, r1
 800174e:	621a      	str	r2, [r3, #32]
 8001750:	4bb3      	ldr	r3, [pc, #716]	; (8001a20 <HAL_RCC_OscConfig+0x620>)
 8001752:	6a1a      	ldr	r2, [r3, #32]
 8001754:	4bb2      	ldr	r3, [pc, #712]	; (8001a20 <HAL_RCC_OscConfig+0x620>)
 8001756:	2104      	movs	r1, #4
 8001758:	438a      	bics	r2, r1
 800175a:	621a      	str	r2, [r3, #32]
 800175c:	e01c      	b.n	8001798 <HAL_RCC_OscConfig+0x398>
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	689b      	ldr	r3, [r3, #8]
 8001762:	2b05      	cmp	r3, #5
 8001764:	d10c      	bne.n	8001780 <HAL_RCC_OscConfig+0x380>
 8001766:	4bae      	ldr	r3, [pc, #696]	; (8001a20 <HAL_RCC_OscConfig+0x620>)
 8001768:	6a1a      	ldr	r2, [r3, #32]
 800176a:	4bad      	ldr	r3, [pc, #692]	; (8001a20 <HAL_RCC_OscConfig+0x620>)
 800176c:	2104      	movs	r1, #4
 800176e:	430a      	orrs	r2, r1
 8001770:	621a      	str	r2, [r3, #32]
 8001772:	4bab      	ldr	r3, [pc, #684]	; (8001a20 <HAL_RCC_OscConfig+0x620>)
 8001774:	6a1a      	ldr	r2, [r3, #32]
 8001776:	4baa      	ldr	r3, [pc, #680]	; (8001a20 <HAL_RCC_OscConfig+0x620>)
 8001778:	2101      	movs	r1, #1
 800177a:	430a      	orrs	r2, r1
 800177c:	621a      	str	r2, [r3, #32]
 800177e:	e00b      	b.n	8001798 <HAL_RCC_OscConfig+0x398>
 8001780:	4ba7      	ldr	r3, [pc, #668]	; (8001a20 <HAL_RCC_OscConfig+0x620>)
 8001782:	6a1a      	ldr	r2, [r3, #32]
 8001784:	4ba6      	ldr	r3, [pc, #664]	; (8001a20 <HAL_RCC_OscConfig+0x620>)
 8001786:	2101      	movs	r1, #1
 8001788:	438a      	bics	r2, r1
 800178a:	621a      	str	r2, [r3, #32]
 800178c:	4ba4      	ldr	r3, [pc, #656]	; (8001a20 <HAL_RCC_OscConfig+0x620>)
 800178e:	6a1a      	ldr	r2, [r3, #32]
 8001790:	4ba3      	ldr	r3, [pc, #652]	; (8001a20 <HAL_RCC_OscConfig+0x620>)
 8001792:	2104      	movs	r1, #4
 8001794:	438a      	bics	r2, r1
 8001796:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	689b      	ldr	r3, [r3, #8]
 800179c:	2b00      	cmp	r3, #0
 800179e:	d014      	beq.n	80017ca <HAL_RCC_OscConfig+0x3ca>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80017a0:	f7ff f8c8 	bl	8000934 <HAL_GetTick>
 80017a4:	0003      	movs	r3, r0
 80017a6:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80017a8:	e009      	b.n	80017be <HAL_RCC_OscConfig+0x3be>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80017aa:	f7ff f8c3 	bl	8000934 <HAL_GetTick>
 80017ae:	0002      	movs	r2, r0
 80017b0:	69bb      	ldr	r3, [r7, #24]
 80017b2:	1ad3      	subs	r3, r2, r3
 80017b4:	4a9b      	ldr	r2, [pc, #620]	; (8001a24 <HAL_RCC_OscConfig+0x624>)
 80017b6:	4293      	cmp	r3, r2
 80017b8:	d901      	bls.n	80017be <HAL_RCC_OscConfig+0x3be>
        {
          return HAL_TIMEOUT;
 80017ba:	2303      	movs	r3, #3
 80017bc:	e12b      	b.n	8001a16 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80017be:	4b98      	ldr	r3, [pc, #608]	; (8001a20 <HAL_RCC_OscConfig+0x620>)
 80017c0:	6a1b      	ldr	r3, [r3, #32]
 80017c2:	2202      	movs	r2, #2
 80017c4:	4013      	ands	r3, r2
 80017c6:	d0f0      	beq.n	80017aa <HAL_RCC_OscConfig+0x3aa>
 80017c8:	e013      	b.n	80017f2 <HAL_RCC_OscConfig+0x3f2>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80017ca:	f7ff f8b3 	bl	8000934 <HAL_GetTick>
 80017ce:	0003      	movs	r3, r0
 80017d0:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80017d2:	e009      	b.n	80017e8 <HAL_RCC_OscConfig+0x3e8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80017d4:	f7ff f8ae 	bl	8000934 <HAL_GetTick>
 80017d8:	0002      	movs	r2, r0
 80017da:	69bb      	ldr	r3, [r7, #24]
 80017dc:	1ad3      	subs	r3, r2, r3
 80017de:	4a91      	ldr	r2, [pc, #580]	; (8001a24 <HAL_RCC_OscConfig+0x624>)
 80017e0:	4293      	cmp	r3, r2
 80017e2:	d901      	bls.n	80017e8 <HAL_RCC_OscConfig+0x3e8>
        {
          return HAL_TIMEOUT;
 80017e4:	2303      	movs	r3, #3
 80017e6:	e116      	b.n	8001a16 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80017e8:	4b8d      	ldr	r3, [pc, #564]	; (8001a20 <HAL_RCC_OscConfig+0x620>)
 80017ea:	6a1b      	ldr	r3, [r3, #32]
 80017ec:	2202      	movs	r2, #2
 80017ee:	4013      	ands	r3, r2
 80017f0:	d1f0      	bne.n	80017d4 <HAL_RCC_OscConfig+0x3d4>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80017f2:	231f      	movs	r3, #31
 80017f4:	18fb      	adds	r3, r7, r3
 80017f6:	781b      	ldrb	r3, [r3, #0]
 80017f8:	2b01      	cmp	r3, #1
 80017fa:	d105      	bne.n	8001808 <HAL_RCC_OscConfig+0x408>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80017fc:	4b88      	ldr	r3, [pc, #544]	; (8001a20 <HAL_RCC_OscConfig+0x620>)
 80017fe:	69da      	ldr	r2, [r3, #28]
 8001800:	4b87      	ldr	r3, [pc, #540]	; (8001a20 <HAL_RCC_OscConfig+0x620>)
 8001802:	4989      	ldr	r1, [pc, #548]	; (8001a28 <HAL_RCC_OscConfig+0x628>)
 8001804:	400a      	ands	r2, r1
 8001806:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	2210      	movs	r2, #16
 800180e:	4013      	ands	r3, r2
 8001810:	d063      	beq.n	80018da <HAL_RCC_OscConfig+0x4da>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	695b      	ldr	r3, [r3, #20]
 8001816:	2b01      	cmp	r3, #1
 8001818:	d12a      	bne.n	8001870 <HAL_RCC_OscConfig+0x470>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 800181a:	4b81      	ldr	r3, [pc, #516]	; (8001a20 <HAL_RCC_OscConfig+0x620>)
 800181c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800181e:	4b80      	ldr	r3, [pc, #512]	; (8001a20 <HAL_RCC_OscConfig+0x620>)
 8001820:	2104      	movs	r1, #4
 8001822:	430a      	orrs	r2, r1
 8001824:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 8001826:	4b7e      	ldr	r3, [pc, #504]	; (8001a20 <HAL_RCC_OscConfig+0x620>)
 8001828:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800182a:	4b7d      	ldr	r3, [pc, #500]	; (8001a20 <HAL_RCC_OscConfig+0x620>)
 800182c:	2101      	movs	r1, #1
 800182e:	430a      	orrs	r2, r1
 8001830:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001832:	f7ff f87f 	bl	8000934 <HAL_GetTick>
 8001836:	0003      	movs	r3, r0
 8001838:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 800183a:	e008      	b.n	800184e <HAL_RCC_OscConfig+0x44e>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 800183c:	f7ff f87a 	bl	8000934 <HAL_GetTick>
 8001840:	0002      	movs	r2, r0
 8001842:	69bb      	ldr	r3, [r7, #24]
 8001844:	1ad3      	subs	r3, r2, r3
 8001846:	2b02      	cmp	r3, #2
 8001848:	d901      	bls.n	800184e <HAL_RCC_OscConfig+0x44e>
        {
          return HAL_TIMEOUT;
 800184a:	2303      	movs	r3, #3
 800184c:	e0e3      	b.n	8001a16 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 800184e:	4b74      	ldr	r3, [pc, #464]	; (8001a20 <HAL_RCC_OscConfig+0x620>)
 8001850:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001852:	2202      	movs	r2, #2
 8001854:	4013      	ands	r3, r2
 8001856:	d0f1      	beq.n	800183c <HAL_RCC_OscConfig+0x43c>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8001858:	4b71      	ldr	r3, [pc, #452]	; (8001a20 <HAL_RCC_OscConfig+0x620>)
 800185a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800185c:	22f8      	movs	r2, #248	; 0xf8
 800185e:	4393      	bics	r3, r2
 8001860:	0019      	movs	r1, r3
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	699b      	ldr	r3, [r3, #24]
 8001866:	00da      	lsls	r2, r3, #3
 8001868:	4b6d      	ldr	r3, [pc, #436]	; (8001a20 <HAL_RCC_OscConfig+0x620>)
 800186a:	430a      	orrs	r2, r1
 800186c:	635a      	str	r2, [r3, #52]	; 0x34
 800186e:	e034      	b.n	80018da <HAL_RCC_OscConfig+0x4da>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	695b      	ldr	r3, [r3, #20]
 8001874:	3305      	adds	r3, #5
 8001876:	d111      	bne.n	800189c <HAL_RCC_OscConfig+0x49c>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8001878:	4b69      	ldr	r3, [pc, #420]	; (8001a20 <HAL_RCC_OscConfig+0x620>)
 800187a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800187c:	4b68      	ldr	r3, [pc, #416]	; (8001a20 <HAL_RCC_OscConfig+0x620>)
 800187e:	2104      	movs	r1, #4
 8001880:	438a      	bics	r2, r1
 8001882:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8001884:	4b66      	ldr	r3, [pc, #408]	; (8001a20 <HAL_RCC_OscConfig+0x620>)
 8001886:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001888:	22f8      	movs	r2, #248	; 0xf8
 800188a:	4393      	bics	r3, r2
 800188c:	0019      	movs	r1, r3
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	699b      	ldr	r3, [r3, #24]
 8001892:	00da      	lsls	r2, r3, #3
 8001894:	4b62      	ldr	r3, [pc, #392]	; (8001a20 <HAL_RCC_OscConfig+0x620>)
 8001896:	430a      	orrs	r2, r1
 8001898:	635a      	str	r2, [r3, #52]	; 0x34
 800189a:	e01e      	b.n	80018da <HAL_RCC_OscConfig+0x4da>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 800189c:	4b60      	ldr	r3, [pc, #384]	; (8001a20 <HAL_RCC_OscConfig+0x620>)
 800189e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80018a0:	4b5f      	ldr	r3, [pc, #380]	; (8001a20 <HAL_RCC_OscConfig+0x620>)
 80018a2:	2104      	movs	r1, #4
 80018a4:	430a      	orrs	r2, r1
 80018a6:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 80018a8:	4b5d      	ldr	r3, [pc, #372]	; (8001a20 <HAL_RCC_OscConfig+0x620>)
 80018aa:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80018ac:	4b5c      	ldr	r3, [pc, #368]	; (8001a20 <HAL_RCC_OscConfig+0x620>)
 80018ae:	2101      	movs	r1, #1
 80018b0:	438a      	bics	r2, r1
 80018b2:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80018b4:	f7ff f83e 	bl	8000934 <HAL_GetTick>
 80018b8:	0003      	movs	r3, r0
 80018ba:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80018bc:	e008      	b.n	80018d0 <HAL_RCC_OscConfig+0x4d0>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 80018be:	f7ff f839 	bl	8000934 <HAL_GetTick>
 80018c2:	0002      	movs	r2, r0
 80018c4:	69bb      	ldr	r3, [r7, #24]
 80018c6:	1ad3      	subs	r3, r2, r3
 80018c8:	2b02      	cmp	r3, #2
 80018ca:	d901      	bls.n	80018d0 <HAL_RCC_OscConfig+0x4d0>
        {
          return HAL_TIMEOUT;
 80018cc:	2303      	movs	r3, #3
 80018ce:	e0a2      	b.n	8001a16 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80018d0:	4b53      	ldr	r3, [pc, #332]	; (8001a20 <HAL_RCC_OscConfig+0x620>)
 80018d2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80018d4:	2202      	movs	r2, #2
 80018d6:	4013      	ands	r3, r2
 80018d8:	d1f1      	bne.n	80018be <HAL_RCC_OscConfig+0x4be>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	6a1b      	ldr	r3, [r3, #32]
 80018de:	2b00      	cmp	r3, #0
 80018e0:	d100      	bne.n	80018e4 <HAL_RCC_OscConfig+0x4e4>
 80018e2:	e097      	b.n	8001a14 <HAL_RCC_OscConfig+0x614>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80018e4:	4b4e      	ldr	r3, [pc, #312]	; (8001a20 <HAL_RCC_OscConfig+0x620>)
 80018e6:	685b      	ldr	r3, [r3, #4]
 80018e8:	220c      	movs	r2, #12
 80018ea:	4013      	ands	r3, r2
 80018ec:	2b08      	cmp	r3, #8
 80018ee:	d100      	bne.n	80018f2 <HAL_RCC_OscConfig+0x4f2>
 80018f0:	e06b      	b.n	80019ca <HAL_RCC_OscConfig+0x5ca>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	6a1b      	ldr	r3, [r3, #32]
 80018f6:	2b02      	cmp	r3, #2
 80018f8:	d14c      	bne.n	8001994 <HAL_RCC_OscConfig+0x594>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80018fa:	4b49      	ldr	r3, [pc, #292]	; (8001a20 <HAL_RCC_OscConfig+0x620>)
 80018fc:	681a      	ldr	r2, [r3, #0]
 80018fe:	4b48      	ldr	r3, [pc, #288]	; (8001a20 <HAL_RCC_OscConfig+0x620>)
 8001900:	494a      	ldr	r1, [pc, #296]	; (8001a2c <HAL_RCC_OscConfig+0x62c>)
 8001902:	400a      	ands	r2, r1
 8001904:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001906:	f7ff f815 	bl	8000934 <HAL_GetTick>
 800190a:	0003      	movs	r3, r0
 800190c:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800190e:	e008      	b.n	8001922 <HAL_RCC_OscConfig+0x522>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001910:	f7ff f810 	bl	8000934 <HAL_GetTick>
 8001914:	0002      	movs	r2, r0
 8001916:	69bb      	ldr	r3, [r7, #24]
 8001918:	1ad3      	subs	r3, r2, r3
 800191a:	2b02      	cmp	r3, #2
 800191c:	d901      	bls.n	8001922 <HAL_RCC_OscConfig+0x522>
          {
            return HAL_TIMEOUT;
 800191e:	2303      	movs	r3, #3
 8001920:	e079      	b.n	8001a16 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001922:	4b3f      	ldr	r3, [pc, #252]	; (8001a20 <HAL_RCC_OscConfig+0x620>)
 8001924:	681a      	ldr	r2, [r3, #0]
 8001926:	2380      	movs	r3, #128	; 0x80
 8001928:	049b      	lsls	r3, r3, #18
 800192a:	4013      	ands	r3, r2
 800192c:	d1f0      	bne.n	8001910 <HAL_RCC_OscConfig+0x510>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800192e:	4b3c      	ldr	r3, [pc, #240]	; (8001a20 <HAL_RCC_OscConfig+0x620>)
 8001930:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001932:	220f      	movs	r2, #15
 8001934:	4393      	bics	r3, r2
 8001936:	0019      	movs	r1, r3
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800193c:	4b38      	ldr	r3, [pc, #224]	; (8001a20 <HAL_RCC_OscConfig+0x620>)
 800193e:	430a      	orrs	r2, r1
 8001940:	62da      	str	r2, [r3, #44]	; 0x2c
 8001942:	4b37      	ldr	r3, [pc, #220]	; (8001a20 <HAL_RCC_OscConfig+0x620>)
 8001944:	685b      	ldr	r3, [r3, #4]
 8001946:	4a3a      	ldr	r2, [pc, #232]	; (8001a30 <HAL_RCC_OscConfig+0x630>)
 8001948:	4013      	ands	r3, r2
 800194a:	0019      	movs	r1, r3
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001954:	431a      	orrs	r2, r3
 8001956:	4b32      	ldr	r3, [pc, #200]	; (8001a20 <HAL_RCC_OscConfig+0x620>)
 8001958:	430a      	orrs	r2, r1
 800195a:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800195c:	4b30      	ldr	r3, [pc, #192]	; (8001a20 <HAL_RCC_OscConfig+0x620>)
 800195e:	681a      	ldr	r2, [r3, #0]
 8001960:	4b2f      	ldr	r3, [pc, #188]	; (8001a20 <HAL_RCC_OscConfig+0x620>)
 8001962:	2180      	movs	r1, #128	; 0x80
 8001964:	0449      	lsls	r1, r1, #17
 8001966:	430a      	orrs	r2, r1
 8001968:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800196a:	f7fe ffe3 	bl	8000934 <HAL_GetTick>
 800196e:	0003      	movs	r3, r0
 8001970:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001972:	e008      	b.n	8001986 <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001974:	f7fe ffde 	bl	8000934 <HAL_GetTick>
 8001978:	0002      	movs	r2, r0
 800197a:	69bb      	ldr	r3, [r7, #24]
 800197c:	1ad3      	subs	r3, r2, r3
 800197e:	2b02      	cmp	r3, #2
 8001980:	d901      	bls.n	8001986 <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 8001982:	2303      	movs	r3, #3
 8001984:	e047      	b.n	8001a16 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001986:	4b26      	ldr	r3, [pc, #152]	; (8001a20 <HAL_RCC_OscConfig+0x620>)
 8001988:	681a      	ldr	r2, [r3, #0]
 800198a:	2380      	movs	r3, #128	; 0x80
 800198c:	049b      	lsls	r3, r3, #18
 800198e:	4013      	ands	r3, r2
 8001990:	d0f0      	beq.n	8001974 <HAL_RCC_OscConfig+0x574>
 8001992:	e03f      	b.n	8001a14 <HAL_RCC_OscConfig+0x614>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001994:	4b22      	ldr	r3, [pc, #136]	; (8001a20 <HAL_RCC_OscConfig+0x620>)
 8001996:	681a      	ldr	r2, [r3, #0]
 8001998:	4b21      	ldr	r3, [pc, #132]	; (8001a20 <HAL_RCC_OscConfig+0x620>)
 800199a:	4924      	ldr	r1, [pc, #144]	; (8001a2c <HAL_RCC_OscConfig+0x62c>)
 800199c:	400a      	ands	r2, r1
 800199e:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80019a0:	f7fe ffc8 	bl	8000934 <HAL_GetTick>
 80019a4:	0003      	movs	r3, r0
 80019a6:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80019a8:	e008      	b.n	80019bc <HAL_RCC_OscConfig+0x5bc>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80019aa:	f7fe ffc3 	bl	8000934 <HAL_GetTick>
 80019ae:	0002      	movs	r2, r0
 80019b0:	69bb      	ldr	r3, [r7, #24]
 80019b2:	1ad3      	subs	r3, r2, r3
 80019b4:	2b02      	cmp	r3, #2
 80019b6:	d901      	bls.n	80019bc <HAL_RCC_OscConfig+0x5bc>
          {
            return HAL_TIMEOUT;
 80019b8:	2303      	movs	r3, #3
 80019ba:	e02c      	b.n	8001a16 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80019bc:	4b18      	ldr	r3, [pc, #96]	; (8001a20 <HAL_RCC_OscConfig+0x620>)
 80019be:	681a      	ldr	r2, [r3, #0]
 80019c0:	2380      	movs	r3, #128	; 0x80
 80019c2:	049b      	lsls	r3, r3, #18
 80019c4:	4013      	ands	r3, r2
 80019c6:	d1f0      	bne.n	80019aa <HAL_RCC_OscConfig+0x5aa>
 80019c8:	e024      	b.n	8001a14 <HAL_RCC_OscConfig+0x614>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	6a1b      	ldr	r3, [r3, #32]
 80019ce:	2b01      	cmp	r3, #1
 80019d0:	d101      	bne.n	80019d6 <HAL_RCC_OscConfig+0x5d6>
      {
        return HAL_ERROR;
 80019d2:	2301      	movs	r3, #1
 80019d4:	e01f      	b.n	8001a16 <HAL_RCC_OscConfig+0x616>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 80019d6:	4b12      	ldr	r3, [pc, #72]	; (8001a20 <HAL_RCC_OscConfig+0x620>)
 80019d8:	685b      	ldr	r3, [r3, #4]
 80019da:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 80019dc:	4b10      	ldr	r3, [pc, #64]	; (8001a20 <HAL_RCC_OscConfig+0x620>)
 80019de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80019e0:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80019e2:	697a      	ldr	r2, [r7, #20]
 80019e4:	2380      	movs	r3, #128	; 0x80
 80019e6:	025b      	lsls	r3, r3, #9
 80019e8:	401a      	ands	r2, r3
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019ee:	429a      	cmp	r2, r3
 80019f0:	d10e      	bne.n	8001a10 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 80019f2:	693b      	ldr	r3, [r7, #16]
 80019f4:	220f      	movs	r2, #15
 80019f6:	401a      	ands	r2, r3
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80019fc:	429a      	cmp	r2, r3
 80019fe:	d107      	bne.n	8001a10 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8001a00:	697a      	ldr	r2, [r7, #20]
 8001a02:	23f0      	movs	r3, #240	; 0xf0
 8001a04:	039b      	lsls	r3, r3, #14
 8001a06:	401a      	ands	r2, r3
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8001a0c:	429a      	cmp	r2, r3
 8001a0e:	d001      	beq.n	8001a14 <HAL_RCC_OscConfig+0x614>
        {
          return HAL_ERROR;
 8001a10:	2301      	movs	r3, #1
 8001a12:	e000      	b.n	8001a16 <HAL_RCC_OscConfig+0x616>
        }
      }
    }
  }

  return HAL_OK;
 8001a14:	2300      	movs	r3, #0
}
 8001a16:	0018      	movs	r0, r3
 8001a18:	46bd      	mov	sp, r7
 8001a1a:	b008      	add	sp, #32
 8001a1c:	bd80      	pop	{r7, pc}
 8001a1e:	46c0      	nop			; (mov r8, r8)
 8001a20:	40021000 	.word	0x40021000
 8001a24:	00001388 	.word	0x00001388
 8001a28:	efffffff 	.word	0xefffffff
 8001a2c:	feffffff 	.word	0xfeffffff
 8001a30:	ffc2ffff 	.word	0xffc2ffff

08001a34 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001a34:	b580      	push	{r7, lr}
 8001a36:	b084      	sub	sp, #16
 8001a38:	af00      	add	r7, sp, #0
 8001a3a:	6078      	str	r0, [r7, #4]
 8001a3c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	2b00      	cmp	r3, #0
 8001a42:	d101      	bne.n	8001a48 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001a44:	2301      	movs	r3, #1
 8001a46:	e0b3      	b.n	8001bb0 <HAL_RCC_ClockConfig+0x17c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001a48:	4b5b      	ldr	r3, [pc, #364]	; (8001bb8 <HAL_RCC_ClockConfig+0x184>)
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	2201      	movs	r2, #1
 8001a4e:	4013      	ands	r3, r2
 8001a50:	683a      	ldr	r2, [r7, #0]
 8001a52:	429a      	cmp	r2, r3
 8001a54:	d911      	bls.n	8001a7a <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001a56:	4b58      	ldr	r3, [pc, #352]	; (8001bb8 <HAL_RCC_ClockConfig+0x184>)
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	2201      	movs	r2, #1
 8001a5c:	4393      	bics	r3, r2
 8001a5e:	0019      	movs	r1, r3
 8001a60:	4b55      	ldr	r3, [pc, #340]	; (8001bb8 <HAL_RCC_ClockConfig+0x184>)
 8001a62:	683a      	ldr	r2, [r7, #0]
 8001a64:	430a      	orrs	r2, r1
 8001a66:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001a68:	4b53      	ldr	r3, [pc, #332]	; (8001bb8 <HAL_RCC_ClockConfig+0x184>)
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	2201      	movs	r2, #1
 8001a6e:	4013      	ands	r3, r2
 8001a70:	683a      	ldr	r2, [r7, #0]
 8001a72:	429a      	cmp	r2, r3
 8001a74:	d001      	beq.n	8001a7a <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 8001a76:	2301      	movs	r3, #1
 8001a78:	e09a      	b.n	8001bb0 <HAL_RCC_ClockConfig+0x17c>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	2202      	movs	r2, #2
 8001a80:	4013      	ands	r3, r2
 8001a82:	d015      	beq.n	8001ab0 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	681b      	ldr	r3, [r3, #0]
 8001a88:	2204      	movs	r2, #4
 8001a8a:	4013      	ands	r3, r2
 8001a8c:	d006      	beq.n	8001a9c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8001a8e:	4b4b      	ldr	r3, [pc, #300]	; (8001bbc <HAL_RCC_ClockConfig+0x188>)
 8001a90:	685a      	ldr	r2, [r3, #4]
 8001a92:	4b4a      	ldr	r3, [pc, #296]	; (8001bbc <HAL_RCC_ClockConfig+0x188>)
 8001a94:	21e0      	movs	r1, #224	; 0xe0
 8001a96:	00c9      	lsls	r1, r1, #3
 8001a98:	430a      	orrs	r2, r1
 8001a9a:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001a9c:	4b47      	ldr	r3, [pc, #284]	; (8001bbc <HAL_RCC_ClockConfig+0x188>)
 8001a9e:	685b      	ldr	r3, [r3, #4]
 8001aa0:	22f0      	movs	r2, #240	; 0xf0
 8001aa2:	4393      	bics	r3, r2
 8001aa4:	0019      	movs	r1, r3
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	689a      	ldr	r2, [r3, #8]
 8001aaa:	4b44      	ldr	r3, [pc, #272]	; (8001bbc <HAL_RCC_ClockConfig+0x188>)
 8001aac:	430a      	orrs	r2, r1
 8001aae:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	2201      	movs	r2, #1
 8001ab6:	4013      	ands	r3, r2
 8001ab8:	d040      	beq.n	8001b3c <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	685b      	ldr	r3, [r3, #4]
 8001abe:	2b01      	cmp	r3, #1
 8001ac0:	d107      	bne.n	8001ad2 <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001ac2:	4b3e      	ldr	r3, [pc, #248]	; (8001bbc <HAL_RCC_ClockConfig+0x188>)
 8001ac4:	681a      	ldr	r2, [r3, #0]
 8001ac6:	2380      	movs	r3, #128	; 0x80
 8001ac8:	029b      	lsls	r3, r3, #10
 8001aca:	4013      	ands	r3, r2
 8001acc:	d114      	bne.n	8001af8 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8001ace:	2301      	movs	r3, #1
 8001ad0:	e06e      	b.n	8001bb0 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	685b      	ldr	r3, [r3, #4]
 8001ad6:	2b02      	cmp	r3, #2
 8001ad8:	d107      	bne.n	8001aea <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001ada:	4b38      	ldr	r3, [pc, #224]	; (8001bbc <HAL_RCC_ClockConfig+0x188>)
 8001adc:	681a      	ldr	r2, [r3, #0]
 8001ade:	2380      	movs	r3, #128	; 0x80
 8001ae0:	049b      	lsls	r3, r3, #18
 8001ae2:	4013      	ands	r3, r2
 8001ae4:	d108      	bne.n	8001af8 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8001ae6:	2301      	movs	r3, #1
 8001ae8:	e062      	b.n	8001bb0 <HAL_RCC_ClockConfig+0x17c>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001aea:	4b34      	ldr	r3, [pc, #208]	; (8001bbc <HAL_RCC_ClockConfig+0x188>)
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	2202      	movs	r2, #2
 8001af0:	4013      	ands	r3, r2
 8001af2:	d101      	bne.n	8001af8 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8001af4:	2301      	movs	r3, #1
 8001af6:	e05b      	b.n	8001bb0 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001af8:	4b30      	ldr	r3, [pc, #192]	; (8001bbc <HAL_RCC_ClockConfig+0x188>)
 8001afa:	685b      	ldr	r3, [r3, #4]
 8001afc:	2203      	movs	r2, #3
 8001afe:	4393      	bics	r3, r2
 8001b00:	0019      	movs	r1, r3
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	685a      	ldr	r2, [r3, #4]
 8001b06:	4b2d      	ldr	r3, [pc, #180]	; (8001bbc <HAL_RCC_ClockConfig+0x188>)
 8001b08:	430a      	orrs	r2, r1
 8001b0a:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001b0c:	f7fe ff12 	bl	8000934 <HAL_GetTick>
 8001b10:	0003      	movs	r3, r0
 8001b12:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001b14:	e009      	b.n	8001b2a <HAL_RCC_ClockConfig+0xf6>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001b16:	f7fe ff0d 	bl	8000934 <HAL_GetTick>
 8001b1a:	0002      	movs	r2, r0
 8001b1c:	68fb      	ldr	r3, [r7, #12]
 8001b1e:	1ad3      	subs	r3, r2, r3
 8001b20:	4a27      	ldr	r2, [pc, #156]	; (8001bc0 <HAL_RCC_ClockConfig+0x18c>)
 8001b22:	4293      	cmp	r3, r2
 8001b24:	d901      	bls.n	8001b2a <HAL_RCC_ClockConfig+0xf6>
      {
        return HAL_TIMEOUT;
 8001b26:	2303      	movs	r3, #3
 8001b28:	e042      	b.n	8001bb0 <HAL_RCC_ClockConfig+0x17c>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001b2a:	4b24      	ldr	r3, [pc, #144]	; (8001bbc <HAL_RCC_ClockConfig+0x188>)
 8001b2c:	685b      	ldr	r3, [r3, #4]
 8001b2e:	220c      	movs	r2, #12
 8001b30:	401a      	ands	r2, r3
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	685b      	ldr	r3, [r3, #4]
 8001b36:	009b      	lsls	r3, r3, #2
 8001b38:	429a      	cmp	r2, r3
 8001b3a:	d1ec      	bne.n	8001b16 <HAL_RCC_ClockConfig+0xe2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001b3c:	4b1e      	ldr	r3, [pc, #120]	; (8001bb8 <HAL_RCC_ClockConfig+0x184>)
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	2201      	movs	r2, #1
 8001b42:	4013      	ands	r3, r2
 8001b44:	683a      	ldr	r2, [r7, #0]
 8001b46:	429a      	cmp	r2, r3
 8001b48:	d211      	bcs.n	8001b6e <HAL_RCC_ClockConfig+0x13a>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001b4a:	4b1b      	ldr	r3, [pc, #108]	; (8001bb8 <HAL_RCC_ClockConfig+0x184>)
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	2201      	movs	r2, #1
 8001b50:	4393      	bics	r3, r2
 8001b52:	0019      	movs	r1, r3
 8001b54:	4b18      	ldr	r3, [pc, #96]	; (8001bb8 <HAL_RCC_ClockConfig+0x184>)
 8001b56:	683a      	ldr	r2, [r7, #0]
 8001b58:	430a      	orrs	r2, r1
 8001b5a:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001b5c:	4b16      	ldr	r3, [pc, #88]	; (8001bb8 <HAL_RCC_ClockConfig+0x184>)
 8001b5e:	681b      	ldr	r3, [r3, #0]
 8001b60:	2201      	movs	r2, #1
 8001b62:	4013      	ands	r3, r2
 8001b64:	683a      	ldr	r2, [r7, #0]
 8001b66:	429a      	cmp	r2, r3
 8001b68:	d001      	beq.n	8001b6e <HAL_RCC_ClockConfig+0x13a>
    {
      return HAL_ERROR;
 8001b6a:	2301      	movs	r3, #1
 8001b6c:	e020      	b.n	8001bb0 <HAL_RCC_ClockConfig+0x17c>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	681b      	ldr	r3, [r3, #0]
 8001b72:	2204      	movs	r2, #4
 8001b74:	4013      	ands	r3, r2
 8001b76:	d009      	beq.n	8001b8c <HAL_RCC_ClockConfig+0x158>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8001b78:	4b10      	ldr	r3, [pc, #64]	; (8001bbc <HAL_RCC_ClockConfig+0x188>)
 8001b7a:	685b      	ldr	r3, [r3, #4]
 8001b7c:	4a11      	ldr	r2, [pc, #68]	; (8001bc4 <HAL_RCC_ClockConfig+0x190>)
 8001b7e:	4013      	ands	r3, r2
 8001b80:	0019      	movs	r1, r3
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	68da      	ldr	r2, [r3, #12]
 8001b86:	4b0d      	ldr	r3, [pc, #52]	; (8001bbc <HAL_RCC_ClockConfig+0x188>)
 8001b88:	430a      	orrs	r2, r1
 8001b8a:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8001b8c:	f000 f820 	bl	8001bd0 <HAL_RCC_GetSysClockFreq>
 8001b90:	0001      	movs	r1, r0
 8001b92:	4b0a      	ldr	r3, [pc, #40]	; (8001bbc <HAL_RCC_ClockConfig+0x188>)
 8001b94:	685b      	ldr	r3, [r3, #4]
 8001b96:	091b      	lsrs	r3, r3, #4
 8001b98:	220f      	movs	r2, #15
 8001b9a:	4013      	ands	r3, r2
 8001b9c:	4a0a      	ldr	r2, [pc, #40]	; (8001bc8 <HAL_RCC_ClockConfig+0x194>)
 8001b9e:	5cd3      	ldrb	r3, [r2, r3]
 8001ba0:	000a      	movs	r2, r1
 8001ba2:	40da      	lsrs	r2, r3
 8001ba4:	4b09      	ldr	r3, [pc, #36]	; (8001bcc <HAL_RCC_ClockConfig+0x198>)
 8001ba6:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8001ba8:	2000      	movs	r0, #0
 8001baa:	f7fe fe7d 	bl	80008a8 <HAL_InitTick>
  
  return HAL_OK;
 8001bae:	2300      	movs	r3, #0
}
 8001bb0:	0018      	movs	r0, r3
 8001bb2:	46bd      	mov	sp, r7
 8001bb4:	b004      	add	sp, #16
 8001bb6:	bd80      	pop	{r7, pc}
 8001bb8:	40022000 	.word	0x40022000
 8001bbc:	40021000 	.word	0x40021000
 8001bc0:	00001388 	.word	0x00001388
 8001bc4:	fffff8ff 	.word	0xfffff8ff
 8001bc8:	08003754 	.word	0x08003754
 8001bcc:	20000000 	.word	0x20000000

08001bd0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001bd0:	b590      	push	{r4, r7, lr}
 8001bd2:	b08f      	sub	sp, #60	; 0x3c
 8001bd4:	af00      	add	r7, sp, #0
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 8001bd6:	2314      	movs	r3, #20
 8001bd8:	18fb      	adds	r3, r7, r3
 8001bda:	4a2b      	ldr	r2, [pc, #172]	; (8001c88 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001bdc:	ca13      	ldmia	r2!, {r0, r1, r4}
 8001bde:	c313      	stmia	r3!, {r0, r1, r4}
 8001be0:	6812      	ldr	r2, [r2, #0]
 8001be2:	601a      	str	r2, [r3, #0]
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 8001be4:	1d3b      	adds	r3, r7, #4
 8001be6:	4a29      	ldr	r2, [pc, #164]	; (8001c8c <HAL_RCC_GetSysClockFreq+0xbc>)
 8001be8:	ca13      	ldmia	r2!, {r0, r1, r4}
 8001bea:	c313      	stmia	r3!, {r0, r1, r4}
 8001bec:	6812      	ldr	r2, [r2, #0]
 8001bee:	601a      	str	r2, [r3, #0]
                                           9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001bf0:	2300      	movs	r3, #0
 8001bf2:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001bf4:	2300      	movs	r3, #0
 8001bf6:	62bb      	str	r3, [r7, #40]	; 0x28
 8001bf8:	2300      	movs	r3, #0
 8001bfa:	637b      	str	r3, [r7, #52]	; 0x34
 8001bfc:	2300      	movs	r3, #0
 8001bfe:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t sysclockfreq = 0U;
 8001c00:	2300      	movs	r3, #0
 8001c02:	633b      	str	r3, [r7, #48]	; 0x30
  
  tmpreg = RCC->CFGR;
 8001c04:	4b22      	ldr	r3, [pc, #136]	; (8001c90 <HAL_RCC_GetSysClockFreq+0xc0>)
 8001c06:	685b      	ldr	r3, [r3, #4]
 8001c08:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001c0a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001c0c:	220c      	movs	r2, #12
 8001c0e:	4013      	ands	r3, r2
 8001c10:	2b04      	cmp	r3, #4
 8001c12:	d002      	beq.n	8001c1a <HAL_RCC_GetSysClockFreq+0x4a>
 8001c14:	2b08      	cmp	r3, #8
 8001c16:	d003      	beq.n	8001c20 <HAL_RCC_GetSysClockFreq+0x50>
 8001c18:	e02d      	b.n	8001c76 <HAL_RCC_GetSysClockFreq+0xa6>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001c1a:	4b1e      	ldr	r3, [pc, #120]	; (8001c94 <HAL_RCC_GetSysClockFreq+0xc4>)
 8001c1c:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001c1e:	e02d      	b.n	8001c7c <HAL_RCC_GetSysClockFreq+0xac>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8001c20:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001c22:	0c9b      	lsrs	r3, r3, #18
 8001c24:	220f      	movs	r2, #15
 8001c26:	4013      	ands	r3, r2
 8001c28:	2214      	movs	r2, #20
 8001c2a:	18ba      	adds	r2, r7, r2
 8001c2c:	5cd3      	ldrb	r3, [r2, r3]
 8001c2e:	627b      	str	r3, [r7, #36]	; 0x24
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8001c30:	4b17      	ldr	r3, [pc, #92]	; (8001c90 <HAL_RCC_GetSysClockFreq+0xc0>)
 8001c32:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c34:	220f      	movs	r2, #15
 8001c36:	4013      	ands	r3, r2
 8001c38:	1d3a      	adds	r2, r7, #4
 8001c3a:	5cd3      	ldrb	r3, [r2, r3]
 8001c3c:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8001c3e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001c40:	2380      	movs	r3, #128	; 0x80
 8001c42:	025b      	lsls	r3, r3, #9
 8001c44:	4013      	ands	r3, r2
 8001c46:	d009      	beq.n	8001c5c <HAL_RCC_GetSysClockFreq+0x8c>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8001c48:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001c4a:	4812      	ldr	r0, [pc, #72]	; (8001c94 <HAL_RCC_GetSysClockFreq+0xc4>)
 8001c4c:	f7fe fa66 	bl	800011c <__udivsi3>
 8001c50:	0003      	movs	r3, r0
 8001c52:	001a      	movs	r2, r3
 8001c54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c56:	4353      	muls	r3, r2
 8001c58:	637b      	str	r3, [r7, #52]	; 0x34
 8001c5a:	e009      	b.n	8001c70 <HAL_RCC_GetSysClockFreq+0xa0>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8001c5c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8001c5e:	000a      	movs	r2, r1
 8001c60:	0152      	lsls	r2, r2, #5
 8001c62:	1a52      	subs	r2, r2, r1
 8001c64:	0193      	lsls	r3, r2, #6
 8001c66:	1a9b      	subs	r3, r3, r2
 8001c68:	00db      	lsls	r3, r3, #3
 8001c6a:	185b      	adds	r3, r3, r1
 8001c6c:	021b      	lsls	r3, r3, #8
 8001c6e:	637b      	str	r3, [r7, #52]	; 0x34
#endif
      }
      sysclockfreq = pllclk;
 8001c70:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001c72:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001c74:	e002      	b.n	8001c7c <HAL_RCC_GetSysClockFreq+0xac>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001c76:	4b07      	ldr	r3, [pc, #28]	; (8001c94 <HAL_RCC_GetSysClockFreq+0xc4>)
 8001c78:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001c7a:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8001c7c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8001c7e:	0018      	movs	r0, r3
 8001c80:	46bd      	mov	sp, r7
 8001c82:	b00f      	add	sp, #60	; 0x3c
 8001c84:	bd90      	pop	{r4, r7, pc}
 8001c86:	46c0      	nop			; (mov r8, r8)
 8001c88:	08003734 	.word	0x08003734
 8001c8c:	08003744 	.word	0x08003744
 8001c90:	40021000 	.word	0x40021000
 8001c94:	007a1200 	.word	0x007a1200

08001c98 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001c98:	b580      	push	{r7, lr}
 8001c9a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001c9c:	4b02      	ldr	r3, [pc, #8]	; (8001ca8 <HAL_RCC_GetHCLKFreq+0x10>)
 8001c9e:	681b      	ldr	r3, [r3, #0]
}
 8001ca0:	0018      	movs	r0, r3
 8001ca2:	46bd      	mov	sp, r7
 8001ca4:	bd80      	pop	{r7, pc}
 8001ca6:	46c0      	nop			; (mov r8, r8)
 8001ca8:	20000000 	.word	0x20000000

08001cac <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001cac:	b580      	push	{r7, lr}
 8001cae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 8001cb0:	f7ff fff2 	bl	8001c98 <HAL_RCC_GetHCLKFreq>
 8001cb4:	0001      	movs	r1, r0
 8001cb6:	4b06      	ldr	r3, [pc, #24]	; (8001cd0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001cb8:	685b      	ldr	r3, [r3, #4]
 8001cba:	0a1b      	lsrs	r3, r3, #8
 8001cbc:	2207      	movs	r2, #7
 8001cbe:	4013      	ands	r3, r2
 8001cc0:	4a04      	ldr	r2, [pc, #16]	; (8001cd4 <HAL_RCC_GetPCLK1Freq+0x28>)
 8001cc2:	5cd3      	ldrb	r3, [r2, r3]
 8001cc4:	40d9      	lsrs	r1, r3
 8001cc6:	000b      	movs	r3, r1
}    
 8001cc8:	0018      	movs	r0, r3
 8001cca:	46bd      	mov	sp, r7
 8001ccc:	bd80      	pop	{r7, pc}
 8001cce:	46c0      	nop			; (mov r8, r8)
 8001cd0:	40021000 	.word	0x40021000
 8001cd4:	08003764 	.word	0x08003764

08001cd8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001cd8:	b580      	push	{r7, lr}
 8001cda:	b086      	sub	sp, #24
 8001cdc:	af00      	add	r7, sp, #0
 8001cde:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001ce0:	2300      	movs	r3, #0
 8001ce2:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 8001ce4:	2300      	movs	r3, #0
 8001ce6:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	681a      	ldr	r2, [r3, #0]
 8001cec:	2380      	movs	r3, #128	; 0x80
 8001cee:	025b      	lsls	r3, r3, #9
 8001cf0:	4013      	ands	r3, r2
 8001cf2:	d100      	bne.n	8001cf6 <HAL_RCCEx_PeriphCLKConfig+0x1e>
 8001cf4:	e08e      	b.n	8001e14 <HAL_RCCEx_PeriphCLKConfig+0x13c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 8001cf6:	2017      	movs	r0, #23
 8001cf8:	183b      	adds	r3, r7, r0
 8001cfa:	2200      	movs	r2, #0
 8001cfc:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001cfe:	4b5f      	ldr	r3, [pc, #380]	; (8001e7c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001d00:	69da      	ldr	r2, [r3, #28]
 8001d02:	2380      	movs	r3, #128	; 0x80
 8001d04:	055b      	lsls	r3, r3, #21
 8001d06:	4013      	ands	r3, r2
 8001d08:	d110      	bne.n	8001d2c <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 8001d0a:	4b5c      	ldr	r3, [pc, #368]	; (8001e7c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001d0c:	69da      	ldr	r2, [r3, #28]
 8001d0e:	4b5b      	ldr	r3, [pc, #364]	; (8001e7c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001d10:	2180      	movs	r1, #128	; 0x80
 8001d12:	0549      	lsls	r1, r1, #21
 8001d14:	430a      	orrs	r2, r1
 8001d16:	61da      	str	r2, [r3, #28]
 8001d18:	4b58      	ldr	r3, [pc, #352]	; (8001e7c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001d1a:	69da      	ldr	r2, [r3, #28]
 8001d1c:	2380      	movs	r3, #128	; 0x80
 8001d1e:	055b      	lsls	r3, r3, #21
 8001d20:	4013      	ands	r3, r2
 8001d22:	60bb      	str	r3, [r7, #8]
 8001d24:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001d26:	183b      	adds	r3, r7, r0
 8001d28:	2201      	movs	r2, #1
 8001d2a:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001d2c:	4b54      	ldr	r3, [pc, #336]	; (8001e80 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8001d2e:	681a      	ldr	r2, [r3, #0]
 8001d30:	2380      	movs	r3, #128	; 0x80
 8001d32:	005b      	lsls	r3, r3, #1
 8001d34:	4013      	ands	r3, r2
 8001d36:	d11a      	bne.n	8001d6e <HAL_RCCEx_PeriphCLKConfig+0x96>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001d38:	4b51      	ldr	r3, [pc, #324]	; (8001e80 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8001d3a:	681a      	ldr	r2, [r3, #0]
 8001d3c:	4b50      	ldr	r3, [pc, #320]	; (8001e80 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8001d3e:	2180      	movs	r1, #128	; 0x80
 8001d40:	0049      	lsls	r1, r1, #1
 8001d42:	430a      	orrs	r2, r1
 8001d44:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001d46:	f7fe fdf5 	bl	8000934 <HAL_GetTick>
 8001d4a:	0003      	movs	r3, r0
 8001d4c:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001d4e:	e008      	b.n	8001d62 <HAL_RCCEx_PeriphCLKConfig+0x8a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001d50:	f7fe fdf0 	bl	8000934 <HAL_GetTick>
 8001d54:	0002      	movs	r2, r0
 8001d56:	693b      	ldr	r3, [r7, #16]
 8001d58:	1ad3      	subs	r3, r2, r3
 8001d5a:	2b64      	cmp	r3, #100	; 0x64
 8001d5c:	d901      	bls.n	8001d62 <HAL_RCCEx_PeriphCLKConfig+0x8a>
        {
          return HAL_TIMEOUT;
 8001d5e:	2303      	movs	r3, #3
 8001d60:	e087      	b.n	8001e72 <HAL_RCCEx_PeriphCLKConfig+0x19a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001d62:	4b47      	ldr	r3, [pc, #284]	; (8001e80 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8001d64:	681a      	ldr	r2, [r3, #0]
 8001d66:	2380      	movs	r3, #128	; 0x80
 8001d68:	005b      	lsls	r3, r3, #1
 8001d6a:	4013      	ands	r3, r2
 8001d6c:	d0f0      	beq.n	8001d50 <HAL_RCCEx_PeriphCLKConfig+0x78>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8001d6e:	4b43      	ldr	r3, [pc, #268]	; (8001e7c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001d70:	6a1a      	ldr	r2, [r3, #32]
 8001d72:	23c0      	movs	r3, #192	; 0xc0
 8001d74:	009b      	lsls	r3, r3, #2
 8001d76:	4013      	ands	r3, r2
 8001d78:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001d7a:	68fb      	ldr	r3, [r7, #12]
 8001d7c:	2b00      	cmp	r3, #0
 8001d7e:	d034      	beq.n	8001dea <HAL_RCCEx_PeriphCLKConfig+0x112>
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	685a      	ldr	r2, [r3, #4]
 8001d84:	23c0      	movs	r3, #192	; 0xc0
 8001d86:	009b      	lsls	r3, r3, #2
 8001d88:	4013      	ands	r3, r2
 8001d8a:	68fa      	ldr	r2, [r7, #12]
 8001d8c:	429a      	cmp	r2, r3
 8001d8e:	d02c      	beq.n	8001dea <HAL_RCCEx_PeriphCLKConfig+0x112>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001d90:	4b3a      	ldr	r3, [pc, #232]	; (8001e7c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001d92:	6a1b      	ldr	r3, [r3, #32]
 8001d94:	4a3b      	ldr	r2, [pc, #236]	; (8001e84 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8001d96:	4013      	ands	r3, r2
 8001d98:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8001d9a:	4b38      	ldr	r3, [pc, #224]	; (8001e7c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001d9c:	6a1a      	ldr	r2, [r3, #32]
 8001d9e:	4b37      	ldr	r3, [pc, #220]	; (8001e7c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001da0:	2180      	movs	r1, #128	; 0x80
 8001da2:	0249      	lsls	r1, r1, #9
 8001da4:	430a      	orrs	r2, r1
 8001da6:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001da8:	4b34      	ldr	r3, [pc, #208]	; (8001e7c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001daa:	6a1a      	ldr	r2, [r3, #32]
 8001dac:	4b33      	ldr	r3, [pc, #204]	; (8001e7c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001dae:	4936      	ldr	r1, [pc, #216]	; (8001e88 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8001db0:	400a      	ands	r2, r1
 8001db2:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8001db4:	4b31      	ldr	r3, [pc, #196]	; (8001e7c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001db6:	68fa      	ldr	r2, [r7, #12]
 8001db8:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8001dba:	68fb      	ldr	r3, [r7, #12]
 8001dbc:	2201      	movs	r2, #1
 8001dbe:	4013      	ands	r3, r2
 8001dc0:	d013      	beq.n	8001dea <HAL_RCCEx_PeriphCLKConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001dc2:	f7fe fdb7 	bl	8000934 <HAL_GetTick>
 8001dc6:	0003      	movs	r3, r0
 8001dc8:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001dca:	e009      	b.n	8001de0 <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001dcc:	f7fe fdb2 	bl	8000934 <HAL_GetTick>
 8001dd0:	0002      	movs	r2, r0
 8001dd2:	693b      	ldr	r3, [r7, #16]
 8001dd4:	1ad3      	subs	r3, r2, r3
 8001dd6:	4a2d      	ldr	r2, [pc, #180]	; (8001e8c <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8001dd8:	4293      	cmp	r3, r2
 8001dda:	d901      	bls.n	8001de0 <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            return HAL_TIMEOUT;
 8001ddc:	2303      	movs	r3, #3
 8001dde:	e048      	b.n	8001e72 <HAL_RCCEx_PeriphCLKConfig+0x19a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001de0:	4b26      	ldr	r3, [pc, #152]	; (8001e7c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001de2:	6a1b      	ldr	r3, [r3, #32]
 8001de4:	2202      	movs	r2, #2
 8001de6:	4013      	ands	r3, r2
 8001de8:	d0f0      	beq.n	8001dcc <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001dea:	4b24      	ldr	r3, [pc, #144]	; (8001e7c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001dec:	6a1b      	ldr	r3, [r3, #32]
 8001dee:	4a25      	ldr	r2, [pc, #148]	; (8001e84 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8001df0:	4013      	ands	r3, r2
 8001df2:	0019      	movs	r1, r3
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	685a      	ldr	r2, [r3, #4]
 8001df8:	4b20      	ldr	r3, [pc, #128]	; (8001e7c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001dfa:	430a      	orrs	r2, r1
 8001dfc:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001dfe:	2317      	movs	r3, #23
 8001e00:	18fb      	adds	r3, r7, r3
 8001e02:	781b      	ldrb	r3, [r3, #0]
 8001e04:	2b01      	cmp	r3, #1
 8001e06:	d105      	bne.n	8001e14 <HAL_RCCEx_PeriphCLKConfig+0x13c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001e08:	4b1c      	ldr	r3, [pc, #112]	; (8001e7c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001e0a:	69da      	ldr	r2, [r3, #28]
 8001e0c:	4b1b      	ldr	r3, [pc, #108]	; (8001e7c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001e0e:	4920      	ldr	r1, [pc, #128]	; (8001e90 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8001e10:	400a      	ands	r2, r1
 8001e12:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	2201      	movs	r2, #1
 8001e1a:	4013      	ands	r3, r2
 8001e1c:	d009      	beq.n	8001e32 <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8001e1e:	4b17      	ldr	r3, [pc, #92]	; (8001e7c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001e20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e22:	2203      	movs	r2, #3
 8001e24:	4393      	bics	r3, r2
 8001e26:	0019      	movs	r1, r3
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	689a      	ldr	r2, [r3, #8]
 8001e2c:	4b13      	ldr	r3, [pc, #76]	; (8001e7c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001e2e:	430a      	orrs	r2, r1
 8001e30:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	681b      	ldr	r3, [r3, #0]
 8001e36:	2220      	movs	r2, #32
 8001e38:	4013      	ands	r3, r2
 8001e3a:	d009      	beq.n	8001e50 <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8001e3c:	4b0f      	ldr	r3, [pc, #60]	; (8001e7c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001e3e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e40:	2210      	movs	r2, #16
 8001e42:	4393      	bics	r3, r2
 8001e44:	0019      	movs	r1, r3
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	68da      	ldr	r2, [r3, #12]
 8001e4a:	4b0c      	ldr	r3, [pc, #48]	; (8001e7c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001e4c:	430a      	orrs	r2, r1
 8001e4e:	631a      	str	r2, [r3, #48]	; 0x30
#if defined(STM32F042x6) || defined(STM32F048xx)\
 || defined(STM32F051x8) || defined(STM32F058xx)\
 || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*------------------------------ CEC clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	681a      	ldr	r2, [r3, #0]
 8001e54:	2380      	movs	r3, #128	; 0x80
 8001e56:	00db      	lsls	r3, r3, #3
 8001e58:	4013      	ands	r3, r2
 8001e5a:	d009      	beq.n	8001e70 <HAL_RCCEx_PeriphCLKConfig+0x198>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8001e5c:	4b07      	ldr	r3, [pc, #28]	; (8001e7c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001e5e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e60:	2240      	movs	r2, #64	; 0x40
 8001e62:	4393      	bics	r3, r2
 8001e64:	0019      	movs	r1, r3
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	691a      	ldr	r2, [r3, #16]
 8001e6a:	4b04      	ldr	r3, [pc, #16]	; (8001e7c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001e6c:	430a      	orrs	r2, r1
 8001e6e:	631a      	str	r2, [r3, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 8001e70:	2300      	movs	r3, #0
}
 8001e72:	0018      	movs	r0, r3
 8001e74:	46bd      	mov	sp, r7
 8001e76:	b006      	add	sp, #24
 8001e78:	bd80      	pop	{r7, pc}
 8001e7a:	46c0      	nop			; (mov r8, r8)
 8001e7c:	40021000 	.word	0x40021000
 8001e80:	40007000 	.word	0x40007000
 8001e84:	fffffcff 	.word	0xfffffcff
 8001e88:	fffeffff 	.word	0xfffeffff
 8001e8c:	00001388 	.word	0x00001388
 8001e90:	efffffff 	.word	0xefffffff

08001e94 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001e94:	b580      	push	{r7, lr}
 8001e96:	b082      	sub	sp, #8
 8001e98:	af00      	add	r7, sp, #0
 8001e9a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	d101      	bne.n	8001ea6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001ea2:	2301      	movs	r3, #1
 8001ea4:	e044      	b.n	8001f30 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8001eaa:	2b00      	cmp	r3, #0
 8001eac:	d107      	bne.n	8001ebe <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	2274      	movs	r2, #116	; 0x74
 8001eb2:	2100      	movs	r1, #0
 8001eb4:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	0018      	movs	r0, r3
 8001eba:	f7fe fbcd 	bl	8000658 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	2224      	movs	r2, #36	; 0x24
 8001ec2:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	681a      	ldr	r2, [r3, #0]
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	2101      	movs	r1, #1
 8001ed0:	438a      	bics	r2, r1
 8001ed2:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	0018      	movs	r0, r3
 8001ed8:	f000 fbce 	bl	8002678 <UART_SetConfig>
 8001edc:	0003      	movs	r3, r0
 8001ede:	2b01      	cmp	r3, #1
 8001ee0:	d101      	bne.n	8001ee6 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8001ee2:	2301      	movs	r3, #1
 8001ee4:	e024      	b.n	8001f30 <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001eea:	2b00      	cmp	r3, #0
 8001eec:	d003      	beq.n	8001ef6 <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	0018      	movs	r0, r3
 8001ef2:	f000 fd01 	bl	80028f8 <UART_AdvFeatureConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	685a      	ldr	r2, [r3, #4]
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	490d      	ldr	r1, [pc, #52]	; (8001f38 <HAL_UART_Init+0xa4>)
 8001f02:	400a      	ands	r2, r1
 8001f04:	605a      	str	r2, [r3, #4]
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
#endif /* USART_CR2_LINEN */
#if defined (USART_CR3_SCEN)
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	689a      	ldr	r2, [r3, #8]
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	212a      	movs	r1, #42	; 0x2a
 8001f12:	438a      	bics	r2, r1
 8001f14:	609a      	str	r2, [r3, #8]
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	681a      	ldr	r2, [r3, #0]
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	2101      	movs	r1, #1
 8001f22:	430a      	orrs	r2, r1
 8001f24:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	0018      	movs	r0, r3
 8001f2a:	f000 fd99 	bl	8002a60 <UART_CheckIdleState>
 8001f2e:	0003      	movs	r3, r0
}
 8001f30:	0018      	movs	r0, r3
 8001f32:	46bd      	mov	sp, r7
 8001f34:	b002      	add	sp, #8
 8001f36:	bd80      	pop	{r7, pc}
 8001f38:	ffffb7ff 	.word	0xffffb7ff

08001f3c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001f3c:	b580      	push	{r7, lr}
 8001f3e:	b08a      	sub	sp, #40	; 0x28
 8001f40:	af02      	add	r7, sp, #8
 8001f42:	60f8      	str	r0, [r7, #12]
 8001f44:	60b9      	str	r1, [r7, #8]
 8001f46:	603b      	str	r3, [r7, #0]
 8001f48:	1dbb      	adds	r3, r7, #6
 8001f4a:	801a      	strh	r2, [r3, #0]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8001f4c:	68fb      	ldr	r3, [r7, #12]
 8001f4e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8001f50:	2b20      	cmp	r3, #32
 8001f52:	d000      	beq.n	8001f56 <HAL_UART_Transmit+0x1a>
 8001f54:	e096      	b.n	8002084 <HAL_UART_Transmit+0x148>
  {
    if ((pData == NULL) || (Size == 0U))
 8001f56:	68bb      	ldr	r3, [r7, #8]
 8001f58:	2b00      	cmp	r3, #0
 8001f5a:	d003      	beq.n	8001f64 <HAL_UART_Transmit+0x28>
 8001f5c:	1dbb      	adds	r3, r7, #6
 8001f5e:	881b      	ldrh	r3, [r3, #0]
 8001f60:	2b00      	cmp	r3, #0
 8001f62:	d101      	bne.n	8001f68 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8001f64:	2301      	movs	r3, #1
 8001f66:	e08e      	b.n	8002086 <HAL_UART_Transmit+0x14a>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001f68:	68fb      	ldr	r3, [r7, #12]
 8001f6a:	689a      	ldr	r2, [r3, #8]
 8001f6c:	2380      	movs	r3, #128	; 0x80
 8001f6e:	015b      	lsls	r3, r3, #5
 8001f70:	429a      	cmp	r2, r3
 8001f72:	d109      	bne.n	8001f88 <HAL_UART_Transmit+0x4c>
 8001f74:	68fb      	ldr	r3, [r7, #12]
 8001f76:	691b      	ldr	r3, [r3, #16]
 8001f78:	2b00      	cmp	r3, #0
 8001f7a:	d105      	bne.n	8001f88 <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8001f7c:	68bb      	ldr	r3, [r7, #8]
 8001f7e:	2201      	movs	r2, #1
 8001f80:	4013      	ands	r3, r2
 8001f82:	d001      	beq.n	8001f88 <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 8001f84:	2301      	movs	r3, #1
 8001f86:	e07e      	b.n	8002086 <HAL_UART_Transmit+0x14a>
      }
    }

    __HAL_LOCK(huart);
 8001f88:	68fb      	ldr	r3, [r7, #12]
 8001f8a:	2274      	movs	r2, #116	; 0x74
 8001f8c:	5c9b      	ldrb	r3, [r3, r2]
 8001f8e:	2b01      	cmp	r3, #1
 8001f90:	d101      	bne.n	8001f96 <HAL_UART_Transmit+0x5a>
 8001f92:	2302      	movs	r3, #2
 8001f94:	e077      	b.n	8002086 <HAL_UART_Transmit+0x14a>
 8001f96:	68fb      	ldr	r3, [r7, #12]
 8001f98:	2274      	movs	r2, #116	; 0x74
 8001f9a:	2101      	movs	r1, #1
 8001f9c:	5499      	strb	r1, [r3, r2]

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001f9e:	68fb      	ldr	r3, [r7, #12]
 8001fa0:	2280      	movs	r2, #128	; 0x80
 8001fa2:	2100      	movs	r1, #0
 8001fa4:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001fa6:	68fb      	ldr	r3, [r7, #12]
 8001fa8:	2221      	movs	r2, #33	; 0x21
 8001faa:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8001fac:	f7fe fcc2 	bl	8000934 <HAL_GetTick>
 8001fb0:	0003      	movs	r3, r0
 8001fb2:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8001fb4:	68fb      	ldr	r3, [r7, #12]
 8001fb6:	1dba      	adds	r2, r7, #6
 8001fb8:	2150      	movs	r1, #80	; 0x50
 8001fba:	8812      	ldrh	r2, [r2, #0]
 8001fbc:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8001fbe:	68fb      	ldr	r3, [r7, #12]
 8001fc0:	1dba      	adds	r2, r7, #6
 8001fc2:	2152      	movs	r1, #82	; 0x52
 8001fc4:	8812      	ldrh	r2, [r2, #0]
 8001fc6:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001fc8:	68fb      	ldr	r3, [r7, #12]
 8001fca:	689a      	ldr	r2, [r3, #8]
 8001fcc:	2380      	movs	r3, #128	; 0x80
 8001fce:	015b      	lsls	r3, r3, #5
 8001fd0:	429a      	cmp	r2, r3
 8001fd2:	d108      	bne.n	8001fe6 <HAL_UART_Transmit+0xaa>
 8001fd4:	68fb      	ldr	r3, [r7, #12]
 8001fd6:	691b      	ldr	r3, [r3, #16]
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	d104      	bne.n	8001fe6 <HAL_UART_Transmit+0xaa>
    {
      pdata8bits  = NULL;
 8001fdc:	2300      	movs	r3, #0
 8001fde:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8001fe0:	68bb      	ldr	r3, [r7, #8]
 8001fe2:	61bb      	str	r3, [r7, #24]
 8001fe4:	e003      	b.n	8001fee <HAL_UART_Transmit+0xb2>
    }
    else
    {
      pdata8bits  = pData;
 8001fe6:	68bb      	ldr	r3, [r7, #8]
 8001fe8:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8001fea:	2300      	movs	r3, #0
 8001fec:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8001fee:	68fb      	ldr	r3, [r7, #12]
 8001ff0:	2274      	movs	r2, #116	; 0x74
 8001ff2:	2100      	movs	r1, #0
 8001ff4:	5499      	strb	r1, [r3, r2]

    while (huart->TxXferCount > 0U)
 8001ff6:	e02d      	b.n	8002054 <HAL_UART_Transmit+0x118>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001ff8:	697a      	ldr	r2, [r7, #20]
 8001ffa:	68f8      	ldr	r0, [r7, #12]
 8001ffc:	683b      	ldr	r3, [r7, #0]
 8001ffe:	9300      	str	r3, [sp, #0]
 8002000:	0013      	movs	r3, r2
 8002002:	2200      	movs	r2, #0
 8002004:	2180      	movs	r1, #128	; 0x80
 8002006:	f000 fd73 	bl	8002af0 <UART_WaitOnFlagUntilTimeout>
 800200a:	1e03      	subs	r3, r0, #0
 800200c:	d001      	beq.n	8002012 <HAL_UART_Transmit+0xd6>
      {
        return HAL_TIMEOUT;
 800200e:	2303      	movs	r3, #3
 8002010:	e039      	b.n	8002086 <HAL_UART_Transmit+0x14a>
      }
      if (pdata8bits == NULL)
 8002012:	69fb      	ldr	r3, [r7, #28]
 8002014:	2b00      	cmp	r3, #0
 8002016:	d10b      	bne.n	8002030 <HAL_UART_Transmit+0xf4>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002018:	69bb      	ldr	r3, [r7, #24]
 800201a:	881a      	ldrh	r2, [r3, #0]
 800201c:	68fb      	ldr	r3, [r7, #12]
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	05d2      	lsls	r2, r2, #23
 8002022:	0dd2      	lsrs	r2, r2, #23
 8002024:	b292      	uxth	r2, r2
 8002026:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8002028:	69bb      	ldr	r3, [r7, #24]
 800202a:	3302      	adds	r3, #2
 800202c:	61bb      	str	r3, [r7, #24]
 800202e:	e008      	b.n	8002042 <HAL_UART_Transmit+0x106>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8002030:	69fb      	ldr	r3, [r7, #28]
 8002032:	781a      	ldrb	r2, [r3, #0]
 8002034:	68fb      	ldr	r3, [r7, #12]
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	b292      	uxth	r2, r2
 800203a:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800203c:	69fb      	ldr	r3, [r7, #28]
 800203e:	3301      	adds	r3, #1
 8002040:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002042:	68fb      	ldr	r3, [r7, #12]
 8002044:	2252      	movs	r2, #82	; 0x52
 8002046:	5a9b      	ldrh	r3, [r3, r2]
 8002048:	b29b      	uxth	r3, r3
 800204a:	3b01      	subs	r3, #1
 800204c:	b299      	uxth	r1, r3
 800204e:	68fb      	ldr	r3, [r7, #12]
 8002050:	2252      	movs	r2, #82	; 0x52
 8002052:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8002054:	68fb      	ldr	r3, [r7, #12]
 8002056:	2252      	movs	r2, #82	; 0x52
 8002058:	5a9b      	ldrh	r3, [r3, r2]
 800205a:	b29b      	uxth	r3, r3
 800205c:	2b00      	cmp	r3, #0
 800205e:	d1cb      	bne.n	8001ff8 <HAL_UART_Transmit+0xbc>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002060:	697a      	ldr	r2, [r7, #20]
 8002062:	68f8      	ldr	r0, [r7, #12]
 8002064:	683b      	ldr	r3, [r7, #0]
 8002066:	9300      	str	r3, [sp, #0]
 8002068:	0013      	movs	r3, r2
 800206a:	2200      	movs	r2, #0
 800206c:	2140      	movs	r1, #64	; 0x40
 800206e:	f000 fd3f 	bl	8002af0 <UART_WaitOnFlagUntilTimeout>
 8002072:	1e03      	subs	r3, r0, #0
 8002074:	d001      	beq.n	800207a <HAL_UART_Transmit+0x13e>
    {
      return HAL_TIMEOUT;
 8002076:	2303      	movs	r3, #3
 8002078:	e005      	b.n	8002086 <HAL_UART_Transmit+0x14a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800207a:	68fb      	ldr	r3, [r7, #12]
 800207c:	2220      	movs	r2, #32
 800207e:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8002080:	2300      	movs	r3, #0
 8002082:	e000      	b.n	8002086 <HAL_UART_Transmit+0x14a>
  }
  else
  {
    return HAL_BUSY;
 8002084:	2302      	movs	r3, #2
  }
}
 8002086:	0018      	movs	r0, r3
 8002088:	46bd      	mov	sp, r7
 800208a:	b008      	add	sp, #32
 800208c:	bd80      	pop	{r7, pc}
	...

08002090 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8002090:	b590      	push	{r4, r7, lr}
 8002092:	b0ab      	sub	sp, #172	; 0xac
 8002094:	af00      	add	r7, sp, #0
 8002096:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	69db      	ldr	r3, [r3, #28]
 800209e:	22a4      	movs	r2, #164	; 0xa4
 80020a0:	18b9      	adds	r1, r7, r2
 80020a2:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	20a0      	movs	r0, #160	; 0xa0
 80020ac:	1839      	adds	r1, r7, r0
 80020ae:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	689b      	ldr	r3, [r3, #8]
 80020b6:	219c      	movs	r1, #156	; 0x9c
 80020b8:	1879      	adds	r1, r7, r1
 80020ba:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80020bc:	0011      	movs	r1, r2
 80020be:	18bb      	adds	r3, r7, r2
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	4a99      	ldr	r2, [pc, #612]	; (8002328 <HAL_UART_IRQHandler+0x298>)
 80020c4:	4013      	ands	r3, r2
 80020c6:	2298      	movs	r2, #152	; 0x98
 80020c8:	18bc      	adds	r4, r7, r2
 80020ca:	6023      	str	r3, [r4, #0]
  if (errorflags == 0U)
 80020cc:	18bb      	adds	r3, r7, r2
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	2b00      	cmp	r3, #0
 80020d2:	d114      	bne.n	80020fe <HAL_UART_IRQHandler+0x6e>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 80020d4:	187b      	adds	r3, r7, r1
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	2220      	movs	r2, #32
 80020da:	4013      	ands	r3, r2
 80020dc:	d00f      	beq.n	80020fe <HAL_UART_IRQHandler+0x6e>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80020de:	183b      	adds	r3, r7, r0
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	2220      	movs	r2, #32
 80020e4:	4013      	ands	r3, r2
 80020e6:	d00a      	beq.n	80020fe <HAL_UART_IRQHandler+0x6e>
    {
      if (huart->RxISR != NULL)
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80020ec:	2b00      	cmp	r3, #0
 80020ee:	d100      	bne.n	80020f2 <HAL_UART_IRQHandler+0x62>
 80020f0:	e296      	b.n	8002620 <HAL_UART_IRQHandler+0x590>
      {
        huart->RxISR(huart);
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80020f6:	687a      	ldr	r2, [r7, #4]
 80020f8:	0010      	movs	r0, r2
 80020fa:	4798      	blx	r3
      }
      return;
 80020fc:	e290      	b.n	8002620 <HAL_UART_IRQHandler+0x590>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80020fe:	2398      	movs	r3, #152	; 0x98
 8002100:	18fb      	adds	r3, r7, r3
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	2b00      	cmp	r3, #0
 8002106:	d100      	bne.n	800210a <HAL_UART_IRQHandler+0x7a>
 8002108:	e114      	b.n	8002334 <HAL_UART_IRQHandler+0x2a4>
      && (((cr3its & USART_CR3_EIE) != 0U)
 800210a:	239c      	movs	r3, #156	; 0x9c
 800210c:	18fb      	adds	r3, r7, r3
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	2201      	movs	r2, #1
 8002112:	4013      	ands	r3, r2
 8002114:	d106      	bne.n	8002124 <HAL_UART_IRQHandler+0x94>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8002116:	23a0      	movs	r3, #160	; 0xa0
 8002118:	18fb      	adds	r3, r7, r3
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	4a83      	ldr	r2, [pc, #524]	; (800232c <HAL_UART_IRQHandler+0x29c>)
 800211e:	4013      	ands	r3, r2
 8002120:	d100      	bne.n	8002124 <HAL_UART_IRQHandler+0x94>
 8002122:	e107      	b.n	8002334 <HAL_UART_IRQHandler+0x2a4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8002124:	23a4      	movs	r3, #164	; 0xa4
 8002126:	18fb      	adds	r3, r7, r3
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	2201      	movs	r2, #1
 800212c:	4013      	ands	r3, r2
 800212e:	d012      	beq.n	8002156 <HAL_UART_IRQHandler+0xc6>
 8002130:	23a0      	movs	r3, #160	; 0xa0
 8002132:	18fb      	adds	r3, r7, r3
 8002134:	681a      	ldr	r2, [r3, #0]
 8002136:	2380      	movs	r3, #128	; 0x80
 8002138:	005b      	lsls	r3, r3, #1
 800213a:	4013      	ands	r3, r2
 800213c:	d00b      	beq.n	8002156 <HAL_UART_IRQHandler+0xc6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	2201      	movs	r2, #1
 8002144:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	2280      	movs	r2, #128	; 0x80
 800214a:	589b      	ldr	r3, [r3, r2]
 800214c:	2201      	movs	r2, #1
 800214e:	431a      	orrs	r2, r3
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	2180      	movs	r1, #128	; 0x80
 8002154:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8002156:	23a4      	movs	r3, #164	; 0xa4
 8002158:	18fb      	adds	r3, r7, r3
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	2202      	movs	r2, #2
 800215e:	4013      	ands	r3, r2
 8002160:	d011      	beq.n	8002186 <HAL_UART_IRQHandler+0xf6>
 8002162:	239c      	movs	r3, #156	; 0x9c
 8002164:	18fb      	adds	r3, r7, r3
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	2201      	movs	r2, #1
 800216a:	4013      	ands	r3, r2
 800216c:	d00b      	beq.n	8002186 <HAL_UART_IRQHandler+0xf6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	2202      	movs	r2, #2
 8002174:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	2280      	movs	r2, #128	; 0x80
 800217a:	589b      	ldr	r3, [r3, r2]
 800217c:	2204      	movs	r2, #4
 800217e:	431a      	orrs	r2, r3
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	2180      	movs	r1, #128	; 0x80
 8002184:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8002186:	23a4      	movs	r3, #164	; 0xa4
 8002188:	18fb      	adds	r3, r7, r3
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	2204      	movs	r2, #4
 800218e:	4013      	ands	r3, r2
 8002190:	d011      	beq.n	80021b6 <HAL_UART_IRQHandler+0x126>
 8002192:	239c      	movs	r3, #156	; 0x9c
 8002194:	18fb      	adds	r3, r7, r3
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	2201      	movs	r2, #1
 800219a:	4013      	ands	r3, r2
 800219c:	d00b      	beq.n	80021b6 <HAL_UART_IRQHandler+0x126>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	2204      	movs	r2, #4
 80021a4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	2280      	movs	r2, #128	; 0x80
 80021aa:	589b      	ldr	r3, [r3, r2]
 80021ac:	2202      	movs	r2, #2
 80021ae:	431a      	orrs	r2, r3
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	2180      	movs	r1, #128	; 0x80
 80021b4:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80021b6:	23a4      	movs	r3, #164	; 0xa4
 80021b8:	18fb      	adds	r3, r7, r3
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	2208      	movs	r2, #8
 80021be:	4013      	ands	r3, r2
 80021c0:	d017      	beq.n	80021f2 <HAL_UART_IRQHandler+0x162>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80021c2:	23a0      	movs	r3, #160	; 0xa0
 80021c4:	18fb      	adds	r3, r7, r3
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	2220      	movs	r2, #32
 80021ca:	4013      	ands	r3, r2
 80021cc:	d105      	bne.n	80021da <HAL_UART_IRQHandler+0x14a>
            ((cr3its & USART_CR3_EIE) != 0U)))
 80021ce:	239c      	movs	r3, #156	; 0x9c
 80021d0:	18fb      	adds	r3, r7, r3
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	2201      	movs	r2, #1
 80021d6:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80021d8:	d00b      	beq.n	80021f2 <HAL_UART_IRQHandler+0x162>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	2208      	movs	r2, #8
 80021e0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	2280      	movs	r2, #128	; 0x80
 80021e6:	589b      	ldr	r3, [r3, r2]
 80021e8:	2208      	movs	r2, #8
 80021ea:	431a      	orrs	r2, r3
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	2180      	movs	r1, #128	; 0x80
 80021f0:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80021f2:	23a4      	movs	r3, #164	; 0xa4
 80021f4:	18fb      	adds	r3, r7, r3
 80021f6:	681a      	ldr	r2, [r3, #0]
 80021f8:	2380      	movs	r3, #128	; 0x80
 80021fa:	011b      	lsls	r3, r3, #4
 80021fc:	4013      	ands	r3, r2
 80021fe:	d013      	beq.n	8002228 <HAL_UART_IRQHandler+0x198>
 8002200:	23a0      	movs	r3, #160	; 0xa0
 8002202:	18fb      	adds	r3, r7, r3
 8002204:	681a      	ldr	r2, [r3, #0]
 8002206:	2380      	movs	r3, #128	; 0x80
 8002208:	04db      	lsls	r3, r3, #19
 800220a:	4013      	ands	r3, r2
 800220c:	d00c      	beq.n	8002228 <HAL_UART_IRQHandler+0x198>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	2280      	movs	r2, #128	; 0x80
 8002214:	0112      	lsls	r2, r2, #4
 8002216:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	2280      	movs	r2, #128	; 0x80
 800221c:	589b      	ldr	r3, [r3, r2]
 800221e:	2220      	movs	r2, #32
 8002220:	431a      	orrs	r2, r3
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	2180      	movs	r1, #128	; 0x80
 8002226:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	2280      	movs	r2, #128	; 0x80
 800222c:	589b      	ldr	r3, [r3, r2]
 800222e:	2b00      	cmp	r3, #0
 8002230:	d100      	bne.n	8002234 <HAL_UART_IRQHandler+0x1a4>
 8002232:	e1f7      	b.n	8002624 <HAL_UART_IRQHandler+0x594>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8002234:	23a4      	movs	r3, #164	; 0xa4
 8002236:	18fb      	adds	r3, r7, r3
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	2220      	movs	r2, #32
 800223c:	4013      	ands	r3, r2
 800223e:	d00e      	beq.n	800225e <HAL_UART_IRQHandler+0x1ce>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8002240:	23a0      	movs	r3, #160	; 0xa0
 8002242:	18fb      	adds	r3, r7, r3
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	2220      	movs	r2, #32
 8002248:	4013      	ands	r3, r2
 800224a:	d008      	beq.n	800225e <HAL_UART_IRQHandler+0x1ce>
      {
        if (huart->RxISR != NULL)
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002250:	2b00      	cmp	r3, #0
 8002252:	d004      	beq.n	800225e <HAL_UART_IRQHandler+0x1ce>
        {
          huart->RxISR(huart);
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002258:	687a      	ldr	r2, [r7, #4]
 800225a:	0010      	movs	r0, r2
 800225c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	2280      	movs	r2, #128	; 0x80
 8002262:	589b      	ldr	r3, [r3, r2]
 8002264:	2194      	movs	r1, #148	; 0x94
 8002266:	187a      	adds	r2, r7, r1
 8002268:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	689b      	ldr	r3, [r3, #8]
 8002270:	2240      	movs	r2, #64	; 0x40
 8002272:	4013      	ands	r3, r2
 8002274:	2b40      	cmp	r3, #64	; 0x40
 8002276:	d004      	beq.n	8002282 <HAL_UART_IRQHandler+0x1f2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8002278:	187b      	adds	r3, r7, r1
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	2228      	movs	r2, #40	; 0x28
 800227e:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8002280:	d047      	beq.n	8002312 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	0018      	movs	r0, r3
 8002286:	f000 fcf7 	bl	8002c78 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	689b      	ldr	r3, [r3, #8]
 8002290:	2240      	movs	r2, #64	; 0x40
 8002292:	4013      	ands	r3, r2
 8002294:	2b40      	cmp	r3, #64	; 0x40
 8002296:	d137      	bne.n	8002308 <HAL_UART_IRQHandler+0x278>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002298:	f3ef 8310 	mrs	r3, PRIMASK
 800229c:	663b      	str	r3, [r7, #96]	; 0x60
  return(result);
 800229e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80022a0:	2090      	movs	r0, #144	; 0x90
 80022a2:	183a      	adds	r2, r7, r0
 80022a4:	6013      	str	r3, [r2, #0]
 80022a6:	2301      	movs	r3, #1
 80022a8:	667b      	str	r3, [r7, #100]	; 0x64
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80022aa:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80022ac:	f383 8810 	msr	PRIMASK, r3
}
 80022b0:	46c0      	nop			; (mov r8, r8)
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	689a      	ldr	r2, [r3, #8]
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	2140      	movs	r1, #64	; 0x40
 80022be:	438a      	bics	r2, r1
 80022c0:	609a      	str	r2, [r3, #8]
 80022c2:	183b      	adds	r3, r7, r0
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	66bb      	str	r3, [r7, #104]	; 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80022c8:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80022ca:	f383 8810 	msr	PRIMASK, r3
}
 80022ce:	46c0      	nop			; (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80022d4:	2b00      	cmp	r3, #0
 80022d6:	d012      	beq.n	80022fe <HAL_UART_IRQHandler+0x26e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80022dc:	4a14      	ldr	r2, [pc, #80]	; (8002330 <HAL_UART_IRQHandler+0x2a0>)
 80022de:	635a      	str	r2, [r3, #52]	; 0x34

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80022e4:	0018      	movs	r0, r3
 80022e6:	f7fe fcb1 	bl	8000c4c <HAL_DMA_Abort_IT>
 80022ea:	1e03      	subs	r3, r0, #0
 80022ec:	d01a      	beq.n	8002324 <HAL_UART_IRQHandler+0x294>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80022f2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80022f8:	0018      	movs	r0, r3
 80022fa:	4790      	blx	r2
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80022fc:	e012      	b.n	8002324 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	0018      	movs	r0, r3
 8002302:	f000 f9a5 	bl	8002650 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002306:	e00d      	b.n	8002324 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	0018      	movs	r0, r3
 800230c:	f000 f9a0 	bl	8002650 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002310:	e008      	b.n	8002324 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	0018      	movs	r0, r3
 8002316:	f000 f99b 	bl	8002650 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	2280      	movs	r2, #128	; 0x80
 800231e:	2100      	movs	r1, #0
 8002320:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 8002322:	e17f      	b.n	8002624 <HAL_UART_IRQHandler+0x594>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002324:	46c0      	nop			; (mov r8, r8)
    return;
 8002326:	e17d      	b.n	8002624 <HAL_UART_IRQHandler+0x594>
 8002328:	0000080f 	.word	0x0000080f
 800232c:	04000120 	.word	0x04000120
 8002330:	08002d3d 	.word	0x08002d3d

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002338:	2b01      	cmp	r3, #1
 800233a:	d000      	beq.n	800233e <HAL_UART_IRQHandler+0x2ae>
 800233c:	e131      	b.n	80025a2 <HAL_UART_IRQHandler+0x512>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800233e:	23a4      	movs	r3, #164	; 0xa4
 8002340:	18fb      	adds	r3, r7, r3
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	2210      	movs	r2, #16
 8002346:	4013      	ands	r3, r2
 8002348:	d100      	bne.n	800234c <HAL_UART_IRQHandler+0x2bc>
 800234a:	e12a      	b.n	80025a2 <HAL_UART_IRQHandler+0x512>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800234c:	23a0      	movs	r3, #160	; 0xa0
 800234e:	18fb      	adds	r3, r7, r3
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	2210      	movs	r2, #16
 8002354:	4013      	ands	r3, r2
 8002356:	d100      	bne.n	800235a <HAL_UART_IRQHandler+0x2ca>
 8002358:	e123      	b.n	80025a2 <HAL_UART_IRQHandler+0x512>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	2210      	movs	r2, #16
 8002360:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	689b      	ldr	r3, [r3, #8]
 8002368:	2240      	movs	r2, #64	; 0x40
 800236a:	4013      	ands	r3, r2
 800236c:	2b40      	cmp	r3, #64	; 0x40
 800236e:	d000      	beq.n	8002372 <HAL_UART_IRQHandler+0x2e2>
 8002370:	e09b      	b.n	80024aa <HAL_UART_IRQHandler+0x41a>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	685a      	ldr	r2, [r3, #4]
 800237a:	217e      	movs	r1, #126	; 0x7e
 800237c:	187b      	adds	r3, r7, r1
 800237e:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 8002380:	187b      	adds	r3, r7, r1
 8002382:	881b      	ldrh	r3, [r3, #0]
 8002384:	2b00      	cmp	r3, #0
 8002386:	d100      	bne.n	800238a <HAL_UART_IRQHandler+0x2fa>
 8002388:	e14e      	b.n	8002628 <HAL_UART_IRQHandler+0x598>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	2258      	movs	r2, #88	; 0x58
 800238e:	5a9b      	ldrh	r3, [r3, r2]
 8002390:	187a      	adds	r2, r7, r1
 8002392:	8812      	ldrh	r2, [r2, #0]
 8002394:	429a      	cmp	r2, r3
 8002396:	d300      	bcc.n	800239a <HAL_UART_IRQHandler+0x30a>
 8002398:	e146      	b.n	8002628 <HAL_UART_IRQHandler+0x598>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	187a      	adds	r2, r7, r1
 800239e:	215a      	movs	r1, #90	; 0x5a
 80023a0:	8812      	ldrh	r2, [r2, #0]
 80023a2:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80023a8:	699b      	ldr	r3, [r3, #24]
 80023aa:	2b20      	cmp	r3, #32
 80023ac:	d06e      	beq.n	800248c <HAL_UART_IRQHandler+0x3fc>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80023ae:	f3ef 8310 	mrs	r3, PRIMASK
 80023b2:	633b      	str	r3, [r7, #48]	; 0x30
  return(result);
 80023b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80023b6:	67bb      	str	r3, [r7, #120]	; 0x78
 80023b8:	2301      	movs	r3, #1
 80023ba:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80023bc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80023be:	f383 8810 	msr	PRIMASK, r3
}
 80023c2:	46c0      	nop			; (mov r8, r8)
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	681a      	ldr	r2, [r3, #0]
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	499a      	ldr	r1, [pc, #616]	; (8002638 <HAL_UART_IRQHandler+0x5a8>)
 80023d0:	400a      	ands	r2, r1
 80023d2:	601a      	str	r2, [r3, #0]
 80023d4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80023d6:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80023d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80023da:	f383 8810 	msr	PRIMASK, r3
}
 80023de:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80023e0:	f3ef 8310 	mrs	r3, PRIMASK
 80023e4:	63fb      	str	r3, [r7, #60]	; 0x3c
  return(result);
 80023e6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80023e8:	677b      	str	r3, [r7, #116]	; 0x74
 80023ea:	2301      	movs	r3, #1
 80023ec:	643b      	str	r3, [r7, #64]	; 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80023ee:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80023f0:	f383 8810 	msr	PRIMASK, r3
}
 80023f4:	46c0      	nop			; (mov r8, r8)
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	689a      	ldr	r2, [r3, #8]
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	2101      	movs	r1, #1
 8002402:	438a      	bics	r2, r1
 8002404:	609a      	str	r2, [r3, #8]
 8002406:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002408:	647b      	str	r3, [r7, #68]	; 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800240a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800240c:	f383 8810 	msr	PRIMASK, r3
}
 8002410:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002412:	f3ef 8310 	mrs	r3, PRIMASK
 8002416:	64bb      	str	r3, [r7, #72]	; 0x48
  return(result);
 8002418:	6cbb      	ldr	r3, [r7, #72]	; 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800241a:	673b      	str	r3, [r7, #112]	; 0x70
 800241c:	2301      	movs	r3, #1
 800241e:	64fb      	str	r3, [r7, #76]	; 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002420:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002422:	f383 8810 	msr	PRIMASK, r3
}
 8002426:	46c0      	nop			; (mov r8, r8)
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	689a      	ldr	r2, [r3, #8]
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	2140      	movs	r1, #64	; 0x40
 8002434:	438a      	bics	r2, r1
 8002436:	609a      	str	r2, [r3, #8]
 8002438:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800243a:	653b      	str	r3, [r7, #80]	; 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800243c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800243e:	f383 8810 	msr	PRIMASK, r3
}
 8002442:	46c0      	nop			; (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	2220      	movs	r2, #32
 8002448:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	2200      	movs	r2, #0
 800244e:	661a      	str	r2, [r3, #96]	; 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002450:	f3ef 8310 	mrs	r3, PRIMASK
 8002454:	657b      	str	r3, [r7, #84]	; 0x54
  return(result);
 8002456:	6d7b      	ldr	r3, [r7, #84]	; 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002458:	66fb      	str	r3, [r7, #108]	; 0x6c
 800245a:	2301      	movs	r3, #1
 800245c:	65bb      	str	r3, [r7, #88]	; 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800245e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002460:	f383 8810 	msr	PRIMASK, r3
}
 8002464:	46c0      	nop			; (mov r8, r8)
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	681a      	ldr	r2, [r3, #0]
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	2110      	movs	r1, #16
 8002472:	438a      	bics	r2, r1
 8002474:	601a      	str	r2, [r3, #0]
 8002476:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002478:	65fb      	str	r3, [r7, #92]	; 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800247a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800247c:	f383 8810 	msr	PRIMASK, r3
}
 8002480:	46c0      	nop			; (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002486:	0018      	movs	r0, r3
 8002488:	f7fe fba8 	bl	8000bdc <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	2258      	movs	r2, #88	; 0x58
 8002490:	5a9a      	ldrh	r2, [r3, r2]
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	215a      	movs	r1, #90	; 0x5a
 8002496:	5a5b      	ldrh	r3, [r3, r1]
 8002498:	b29b      	uxth	r3, r3
 800249a:	1ad3      	subs	r3, r2, r3
 800249c:	b29a      	uxth	r2, r3
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	0011      	movs	r1, r2
 80024a2:	0018      	movs	r0, r3
 80024a4:	f000 f8dc 	bl	8002660 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80024a8:	e0be      	b.n	8002628 <HAL_UART_IRQHandler+0x598>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	2258      	movs	r2, #88	; 0x58
 80024ae:	5a99      	ldrh	r1, [r3, r2]
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	225a      	movs	r2, #90	; 0x5a
 80024b4:	5a9b      	ldrh	r3, [r3, r2]
 80024b6:	b29a      	uxth	r2, r3
 80024b8:	208e      	movs	r0, #142	; 0x8e
 80024ba:	183b      	adds	r3, r7, r0
 80024bc:	1a8a      	subs	r2, r1, r2
 80024be:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	225a      	movs	r2, #90	; 0x5a
 80024c4:	5a9b      	ldrh	r3, [r3, r2]
 80024c6:	b29b      	uxth	r3, r3
 80024c8:	2b00      	cmp	r3, #0
 80024ca:	d100      	bne.n	80024ce <HAL_UART_IRQHandler+0x43e>
 80024cc:	e0ae      	b.n	800262c <HAL_UART_IRQHandler+0x59c>
          && (nb_rx_data > 0U))
 80024ce:	183b      	adds	r3, r7, r0
 80024d0:	881b      	ldrh	r3, [r3, #0]
 80024d2:	2b00      	cmp	r3, #0
 80024d4:	d100      	bne.n	80024d8 <HAL_UART_IRQHandler+0x448>
 80024d6:	e0a9      	b.n	800262c <HAL_UART_IRQHandler+0x59c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80024d8:	f3ef 8310 	mrs	r3, PRIMASK
 80024dc:	60fb      	str	r3, [r7, #12]
  return(result);
 80024de:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80024e0:	2488      	movs	r4, #136	; 0x88
 80024e2:	193a      	adds	r2, r7, r4
 80024e4:	6013      	str	r3, [r2, #0]
 80024e6:	2301      	movs	r3, #1
 80024e8:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80024ea:	693b      	ldr	r3, [r7, #16]
 80024ec:	f383 8810 	msr	PRIMASK, r3
}
 80024f0:	46c0      	nop			; (mov r8, r8)
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	681a      	ldr	r2, [r3, #0]
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	494f      	ldr	r1, [pc, #316]	; (800263c <HAL_UART_IRQHandler+0x5ac>)
 80024fe:	400a      	ands	r2, r1
 8002500:	601a      	str	r2, [r3, #0]
 8002502:	193b      	adds	r3, r7, r4
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002508:	697b      	ldr	r3, [r7, #20]
 800250a:	f383 8810 	msr	PRIMASK, r3
}
 800250e:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002510:	f3ef 8310 	mrs	r3, PRIMASK
 8002514:	61bb      	str	r3, [r7, #24]
  return(result);
 8002516:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002518:	2484      	movs	r4, #132	; 0x84
 800251a:	193a      	adds	r2, r7, r4
 800251c:	6013      	str	r3, [r2, #0]
 800251e:	2301      	movs	r3, #1
 8002520:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002522:	69fb      	ldr	r3, [r7, #28]
 8002524:	f383 8810 	msr	PRIMASK, r3
}
 8002528:	46c0      	nop			; (mov r8, r8)
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	689a      	ldr	r2, [r3, #8]
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	2101      	movs	r1, #1
 8002536:	438a      	bics	r2, r1
 8002538:	609a      	str	r2, [r3, #8]
 800253a:	193b      	adds	r3, r7, r4
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002540:	6a3b      	ldr	r3, [r7, #32]
 8002542:	f383 8810 	msr	PRIMASK, r3
}
 8002546:	46c0      	nop			; (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	2220      	movs	r2, #32
 800254c:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	2200      	movs	r2, #0
 8002552:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	2200      	movs	r2, #0
 8002558:	665a      	str	r2, [r3, #100]	; 0x64
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800255a:	f3ef 8310 	mrs	r3, PRIMASK
 800255e:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8002560:	6a7b      	ldr	r3, [r7, #36]	; 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002562:	2480      	movs	r4, #128	; 0x80
 8002564:	193a      	adds	r2, r7, r4
 8002566:	6013      	str	r3, [r2, #0]
 8002568:	2301      	movs	r3, #1
 800256a:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800256c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800256e:	f383 8810 	msr	PRIMASK, r3
}
 8002572:	46c0      	nop			; (mov r8, r8)
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	681a      	ldr	r2, [r3, #0]
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	2110      	movs	r1, #16
 8002580:	438a      	bics	r2, r1
 8002582:	601a      	str	r2, [r3, #0]
 8002584:	193b      	adds	r3, r7, r4
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800258a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800258c:	f383 8810 	msr	PRIMASK, r3
}
 8002590:	46c0      	nop			; (mov r8, r8)
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8002592:	183b      	adds	r3, r7, r0
 8002594:	881a      	ldrh	r2, [r3, #0]
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	0011      	movs	r1, r2
 800259a:	0018      	movs	r0, r3
 800259c:	f000 f860 	bl	8002660 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80025a0:	e044      	b.n	800262c <HAL_UART_IRQHandler+0x59c>
  }
#if defined(USART_CR1_UESM)
#if defined(USART_CR3_WUFIE)

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80025a2:	23a4      	movs	r3, #164	; 0xa4
 80025a4:	18fb      	adds	r3, r7, r3
 80025a6:	681a      	ldr	r2, [r3, #0]
 80025a8:	2380      	movs	r3, #128	; 0x80
 80025aa:	035b      	lsls	r3, r3, #13
 80025ac:	4013      	ands	r3, r2
 80025ae:	d010      	beq.n	80025d2 <HAL_UART_IRQHandler+0x542>
 80025b0:	239c      	movs	r3, #156	; 0x9c
 80025b2:	18fb      	adds	r3, r7, r3
 80025b4:	681a      	ldr	r2, [r3, #0]
 80025b6:	2380      	movs	r3, #128	; 0x80
 80025b8:	03db      	lsls	r3, r3, #15
 80025ba:	4013      	ands	r3, r2
 80025bc:	d009      	beq.n	80025d2 <HAL_UART_IRQHandler+0x542>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	2280      	movs	r2, #128	; 0x80
 80025c4:	0352      	lsls	r2, r2, #13
 80025c6:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	0018      	movs	r0, r3
 80025cc:	f000 fbf8 	bl	8002dc0 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80025d0:	e02f      	b.n	8002632 <HAL_UART_IRQHandler+0x5a2>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 80025d2:	23a4      	movs	r3, #164	; 0xa4
 80025d4:	18fb      	adds	r3, r7, r3
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	2280      	movs	r2, #128	; 0x80
 80025da:	4013      	ands	r3, r2
 80025dc:	d00f      	beq.n	80025fe <HAL_UART_IRQHandler+0x56e>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 80025de:	23a0      	movs	r3, #160	; 0xa0
 80025e0:	18fb      	adds	r3, r7, r3
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	2280      	movs	r2, #128	; 0x80
 80025e6:	4013      	ands	r3, r2
 80025e8:	d009      	beq.n	80025fe <HAL_UART_IRQHandler+0x56e>
  {
    if (huart->TxISR != NULL)
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80025ee:	2b00      	cmp	r3, #0
 80025f0:	d01e      	beq.n	8002630 <HAL_UART_IRQHandler+0x5a0>
    {
      huart->TxISR(huart);
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80025f6:	687a      	ldr	r2, [r7, #4]
 80025f8:	0010      	movs	r0, r2
 80025fa:	4798      	blx	r3
    }
    return;
 80025fc:	e018      	b.n	8002630 <HAL_UART_IRQHandler+0x5a0>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80025fe:	23a4      	movs	r3, #164	; 0xa4
 8002600:	18fb      	adds	r3, r7, r3
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	2240      	movs	r2, #64	; 0x40
 8002606:	4013      	ands	r3, r2
 8002608:	d013      	beq.n	8002632 <HAL_UART_IRQHandler+0x5a2>
 800260a:	23a0      	movs	r3, #160	; 0xa0
 800260c:	18fb      	adds	r3, r7, r3
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	2240      	movs	r2, #64	; 0x40
 8002612:	4013      	ands	r3, r2
 8002614:	d00d      	beq.n	8002632 <HAL_UART_IRQHandler+0x5a2>
  {
    UART_EndTransmit_IT(huart);
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	0018      	movs	r0, r3
 800261a:	f000 fba6 	bl	8002d6a <UART_EndTransmit_IT>
    return;
 800261e:	e008      	b.n	8002632 <HAL_UART_IRQHandler+0x5a2>
      return;
 8002620:	46c0      	nop			; (mov r8, r8)
 8002622:	e006      	b.n	8002632 <HAL_UART_IRQHandler+0x5a2>
    return;
 8002624:	46c0      	nop			; (mov r8, r8)
 8002626:	e004      	b.n	8002632 <HAL_UART_IRQHandler+0x5a2>
      return;
 8002628:	46c0      	nop			; (mov r8, r8)
 800262a:	e002      	b.n	8002632 <HAL_UART_IRQHandler+0x5a2>
      return;
 800262c:	46c0      	nop			; (mov r8, r8)
 800262e:	e000      	b.n	8002632 <HAL_UART_IRQHandler+0x5a2>
    return;
 8002630:	46c0      	nop			; (mov r8, r8)
  }

}
 8002632:	46bd      	mov	sp, r7
 8002634:	b02b      	add	sp, #172	; 0xac
 8002636:	bd90      	pop	{r4, r7, pc}
 8002638:	fffffeff 	.word	0xfffffeff
 800263c:	fffffedf 	.word	0xfffffedf

08002640 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8002640:	b580      	push	{r7, lr}
 8002642:	b082      	sub	sp, #8
 8002644:	af00      	add	r7, sp, #0
 8002646:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8002648:	46c0      	nop			; (mov r8, r8)
 800264a:	46bd      	mov	sp, r7
 800264c:	b002      	add	sp, #8
 800264e:	bd80      	pop	{r7, pc}

08002650 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8002650:	b580      	push	{r7, lr}
 8002652:	b082      	sub	sp, #8
 8002654:	af00      	add	r7, sp, #0
 8002656:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8002658:	46c0      	nop			; (mov r8, r8)
 800265a:	46bd      	mov	sp, r7
 800265c:	b002      	add	sp, #8
 800265e:	bd80      	pop	{r7, pc}

08002660 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8002660:	b580      	push	{r7, lr}
 8002662:	b082      	sub	sp, #8
 8002664:	af00      	add	r7, sp, #0
 8002666:	6078      	str	r0, [r7, #4]
 8002668:	000a      	movs	r2, r1
 800266a:	1cbb      	adds	r3, r7, #2
 800266c:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800266e:	46c0      	nop			; (mov r8, r8)
 8002670:	46bd      	mov	sp, r7
 8002672:	b002      	add	sp, #8
 8002674:	bd80      	pop	{r7, pc}
	...

08002678 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002678:	b580      	push	{r7, lr}
 800267a:	b088      	sub	sp, #32
 800267c:	af00      	add	r7, sp, #0
 800267e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8002680:	231e      	movs	r3, #30
 8002682:	18fb      	adds	r3, r7, r3
 8002684:	2200      	movs	r2, #0
 8002686:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	689a      	ldr	r2, [r3, #8]
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	691b      	ldr	r3, [r3, #16]
 8002690:	431a      	orrs	r2, r3
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	695b      	ldr	r3, [r3, #20]
 8002696:	431a      	orrs	r2, r3
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	69db      	ldr	r3, [r3, #28]
 800269c:	4313      	orrs	r3, r2
 800269e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	4a8d      	ldr	r2, [pc, #564]	; (80028dc <UART_SetConfig+0x264>)
 80026a8:	4013      	ands	r3, r2
 80026aa:	0019      	movs	r1, r3
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	697a      	ldr	r2, [r7, #20]
 80026b2:	430a      	orrs	r2, r1
 80026b4:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	685b      	ldr	r3, [r3, #4]
 80026bc:	4a88      	ldr	r2, [pc, #544]	; (80028e0 <UART_SetConfig+0x268>)
 80026be:	4013      	ands	r3, r2
 80026c0:	0019      	movs	r1, r3
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	68da      	ldr	r2, [r3, #12]
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	430a      	orrs	r2, r1
 80026cc:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	699b      	ldr	r3, [r3, #24]
 80026d2:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	6a1b      	ldr	r3, [r3, #32]
 80026d8:	697a      	ldr	r2, [r7, #20]
 80026da:	4313      	orrs	r3, r2
 80026dc:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	689b      	ldr	r3, [r3, #8]
 80026e4:	4a7f      	ldr	r2, [pc, #508]	; (80028e4 <UART_SetConfig+0x26c>)
 80026e6:	4013      	ands	r3, r2
 80026e8:	0019      	movs	r1, r3
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	697a      	ldr	r2, [r7, #20]
 80026f0:	430a      	orrs	r2, r1
 80026f2:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	4a7b      	ldr	r2, [pc, #492]	; (80028e8 <UART_SetConfig+0x270>)
 80026fa:	4293      	cmp	r3, r2
 80026fc:	d127      	bne.n	800274e <UART_SetConfig+0xd6>
 80026fe:	4b7b      	ldr	r3, [pc, #492]	; (80028ec <UART_SetConfig+0x274>)
 8002700:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002702:	2203      	movs	r2, #3
 8002704:	4013      	ands	r3, r2
 8002706:	2b03      	cmp	r3, #3
 8002708:	d00d      	beq.n	8002726 <UART_SetConfig+0xae>
 800270a:	d81b      	bhi.n	8002744 <UART_SetConfig+0xcc>
 800270c:	2b02      	cmp	r3, #2
 800270e:	d014      	beq.n	800273a <UART_SetConfig+0xc2>
 8002710:	d818      	bhi.n	8002744 <UART_SetConfig+0xcc>
 8002712:	2b00      	cmp	r3, #0
 8002714:	d002      	beq.n	800271c <UART_SetConfig+0xa4>
 8002716:	2b01      	cmp	r3, #1
 8002718:	d00a      	beq.n	8002730 <UART_SetConfig+0xb8>
 800271a:	e013      	b.n	8002744 <UART_SetConfig+0xcc>
 800271c:	231f      	movs	r3, #31
 800271e:	18fb      	adds	r3, r7, r3
 8002720:	2200      	movs	r2, #0
 8002722:	701a      	strb	r2, [r3, #0]
 8002724:	e021      	b.n	800276a <UART_SetConfig+0xf2>
 8002726:	231f      	movs	r3, #31
 8002728:	18fb      	adds	r3, r7, r3
 800272a:	2202      	movs	r2, #2
 800272c:	701a      	strb	r2, [r3, #0]
 800272e:	e01c      	b.n	800276a <UART_SetConfig+0xf2>
 8002730:	231f      	movs	r3, #31
 8002732:	18fb      	adds	r3, r7, r3
 8002734:	2204      	movs	r2, #4
 8002736:	701a      	strb	r2, [r3, #0]
 8002738:	e017      	b.n	800276a <UART_SetConfig+0xf2>
 800273a:	231f      	movs	r3, #31
 800273c:	18fb      	adds	r3, r7, r3
 800273e:	2208      	movs	r2, #8
 8002740:	701a      	strb	r2, [r3, #0]
 8002742:	e012      	b.n	800276a <UART_SetConfig+0xf2>
 8002744:	231f      	movs	r3, #31
 8002746:	18fb      	adds	r3, r7, r3
 8002748:	2210      	movs	r2, #16
 800274a:	701a      	strb	r2, [r3, #0]
 800274c:	e00d      	b.n	800276a <UART_SetConfig+0xf2>
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	4a67      	ldr	r2, [pc, #412]	; (80028f0 <UART_SetConfig+0x278>)
 8002754:	4293      	cmp	r3, r2
 8002756:	d104      	bne.n	8002762 <UART_SetConfig+0xea>
 8002758:	231f      	movs	r3, #31
 800275a:	18fb      	adds	r3, r7, r3
 800275c:	2200      	movs	r2, #0
 800275e:	701a      	strb	r2, [r3, #0]
 8002760:	e003      	b.n	800276a <UART_SetConfig+0xf2>
 8002762:	231f      	movs	r3, #31
 8002764:	18fb      	adds	r3, r7, r3
 8002766:	2210      	movs	r2, #16
 8002768:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	69da      	ldr	r2, [r3, #28]
 800276e:	2380      	movs	r3, #128	; 0x80
 8002770:	021b      	lsls	r3, r3, #8
 8002772:	429a      	cmp	r2, r3
 8002774:	d15d      	bne.n	8002832 <UART_SetConfig+0x1ba>
  {
    switch (clocksource)
 8002776:	231f      	movs	r3, #31
 8002778:	18fb      	adds	r3, r7, r3
 800277a:	781b      	ldrb	r3, [r3, #0]
 800277c:	2b08      	cmp	r3, #8
 800277e:	d015      	beq.n	80027ac <UART_SetConfig+0x134>
 8002780:	dc18      	bgt.n	80027b4 <UART_SetConfig+0x13c>
 8002782:	2b04      	cmp	r3, #4
 8002784:	d00d      	beq.n	80027a2 <UART_SetConfig+0x12a>
 8002786:	dc15      	bgt.n	80027b4 <UART_SetConfig+0x13c>
 8002788:	2b00      	cmp	r3, #0
 800278a:	d002      	beq.n	8002792 <UART_SetConfig+0x11a>
 800278c:	2b02      	cmp	r3, #2
 800278e:	d005      	beq.n	800279c <UART_SetConfig+0x124>
 8002790:	e010      	b.n	80027b4 <UART_SetConfig+0x13c>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002792:	f7ff fa8b 	bl	8001cac <HAL_RCC_GetPCLK1Freq>
 8002796:	0003      	movs	r3, r0
 8002798:	61bb      	str	r3, [r7, #24]
        break;
 800279a:	e012      	b.n	80027c2 <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800279c:	4b55      	ldr	r3, [pc, #340]	; (80028f4 <UART_SetConfig+0x27c>)
 800279e:	61bb      	str	r3, [r7, #24]
        break;
 80027a0:	e00f      	b.n	80027c2 <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80027a2:	f7ff fa15 	bl	8001bd0 <HAL_RCC_GetSysClockFreq>
 80027a6:	0003      	movs	r3, r0
 80027a8:	61bb      	str	r3, [r7, #24]
        break;
 80027aa:	e00a      	b.n	80027c2 <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80027ac:	2380      	movs	r3, #128	; 0x80
 80027ae:	021b      	lsls	r3, r3, #8
 80027b0:	61bb      	str	r3, [r7, #24]
        break;
 80027b2:	e006      	b.n	80027c2 <UART_SetConfig+0x14a>
      default:
        pclk = 0U;
 80027b4:	2300      	movs	r3, #0
 80027b6:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80027b8:	231e      	movs	r3, #30
 80027ba:	18fb      	adds	r3, r7, r3
 80027bc:	2201      	movs	r2, #1
 80027be:	701a      	strb	r2, [r3, #0]
        break;
 80027c0:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80027c2:	69bb      	ldr	r3, [r7, #24]
 80027c4:	2b00      	cmp	r3, #0
 80027c6:	d100      	bne.n	80027ca <UART_SetConfig+0x152>
 80027c8:	e07b      	b.n	80028c2 <UART_SetConfig+0x24a>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80027ca:	69bb      	ldr	r3, [r7, #24]
 80027cc:	005a      	lsls	r2, r3, #1
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	685b      	ldr	r3, [r3, #4]
 80027d2:	085b      	lsrs	r3, r3, #1
 80027d4:	18d2      	adds	r2, r2, r3
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	685b      	ldr	r3, [r3, #4]
 80027da:	0019      	movs	r1, r3
 80027dc:	0010      	movs	r0, r2
 80027de:	f7fd fc9d 	bl	800011c <__udivsi3>
 80027e2:	0003      	movs	r3, r0
 80027e4:	b29b      	uxth	r3, r3
 80027e6:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80027e8:	693b      	ldr	r3, [r7, #16]
 80027ea:	2b0f      	cmp	r3, #15
 80027ec:	d91c      	bls.n	8002828 <UART_SetConfig+0x1b0>
 80027ee:	693a      	ldr	r2, [r7, #16]
 80027f0:	2380      	movs	r3, #128	; 0x80
 80027f2:	025b      	lsls	r3, r3, #9
 80027f4:	429a      	cmp	r2, r3
 80027f6:	d217      	bcs.n	8002828 <UART_SetConfig+0x1b0>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80027f8:	693b      	ldr	r3, [r7, #16]
 80027fa:	b29a      	uxth	r2, r3
 80027fc:	200e      	movs	r0, #14
 80027fe:	183b      	adds	r3, r7, r0
 8002800:	210f      	movs	r1, #15
 8002802:	438a      	bics	r2, r1
 8002804:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002806:	693b      	ldr	r3, [r7, #16]
 8002808:	085b      	lsrs	r3, r3, #1
 800280a:	b29b      	uxth	r3, r3
 800280c:	2207      	movs	r2, #7
 800280e:	4013      	ands	r3, r2
 8002810:	b299      	uxth	r1, r3
 8002812:	183b      	adds	r3, r7, r0
 8002814:	183a      	adds	r2, r7, r0
 8002816:	8812      	ldrh	r2, [r2, #0]
 8002818:	430a      	orrs	r2, r1
 800281a:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	183a      	adds	r2, r7, r0
 8002822:	8812      	ldrh	r2, [r2, #0]
 8002824:	60da      	str	r2, [r3, #12]
 8002826:	e04c      	b.n	80028c2 <UART_SetConfig+0x24a>
      }
      else
      {
        ret = HAL_ERROR;
 8002828:	231e      	movs	r3, #30
 800282a:	18fb      	adds	r3, r7, r3
 800282c:	2201      	movs	r2, #1
 800282e:	701a      	strb	r2, [r3, #0]
 8002830:	e047      	b.n	80028c2 <UART_SetConfig+0x24a>
      }
    }
  }
  else
  {
    switch (clocksource)
 8002832:	231f      	movs	r3, #31
 8002834:	18fb      	adds	r3, r7, r3
 8002836:	781b      	ldrb	r3, [r3, #0]
 8002838:	2b08      	cmp	r3, #8
 800283a:	d015      	beq.n	8002868 <UART_SetConfig+0x1f0>
 800283c:	dc18      	bgt.n	8002870 <UART_SetConfig+0x1f8>
 800283e:	2b04      	cmp	r3, #4
 8002840:	d00d      	beq.n	800285e <UART_SetConfig+0x1e6>
 8002842:	dc15      	bgt.n	8002870 <UART_SetConfig+0x1f8>
 8002844:	2b00      	cmp	r3, #0
 8002846:	d002      	beq.n	800284e <UART_SetConfig+0x1d6>
 8002848:	2b02      	cmp	r3, #2
 800284a:	d005      	beq.n	8002858 <UART_SetConfig+0x1e0>
 800284c:	e010      	b.n	8002870 <UART_SetConfig+0x1f8>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800284e:	f7ff fa2d 	bl	8001cac <HAL_RCC_GetPCLK1Freq>
 8002852:	0003      	movs	r3, r0
 8002854:	61bb      	str	r3, [r7, #24]
        break;
 8002856:	e012      	b.n	800287e <UART_SetConfig+0x206>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002858:	4b26      	ldr	r3, [pc, #152]	; (80028f4 <UART_SetConfig+0x27c>)
 800285a:	61bb      	str	r3, [r7, #24]
        break;
 800285c:	e00f      	b.n	800287e <UART_SetConfig+0x206>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800285e:	f7ff f9b7 	bl	8001bd0 <HAL_RCC_GetSysClockFreq>
 8002862:	0003      	movs	r3, r0
 8002864:	61bb      	str	r3, [r7, #24]
        break;
 8002866:	e00a      	b.n	800287e <UART_SetConfig+0x206>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002868:	2380      	movs	r3, #128	; 0x80
 800286a:	021b      	lsls	r3, r3, #8
 800286c:	61bb      	str	r3, [r7, #24]
        break;
 800286e:	e006      	b.n	800287e <UART_SetConfig+0x206>
      default:
        pclk = 0U;
 8002870:	2300      	movs	r3, #0
 8002872:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8002874:	231e      	movs	r3, #30
 8002876:	18fb      	adds	r3, r7, r3
 8002878:	2201      	movs	r2, #1
 800287a:	701a      	strb	r2, [r3, #0]
        break;
 800287c:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 800287e:	69bb      	ldr	r3, [r7, #24]
 8002880:	2b00      	cmp	r3, #0
 8002882:	d01e      	beq.n	80028c2 <UART_SetConfig+0x24a>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	685b      	ldr	r3, [r3, #4]
 8002888:	085a      	lsrs	r2, r3, #1
 800288a:	69bb      	ldr	r3, [r7, #24]
 800288c:	18d2      	adds	r2, r2, r3
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	685b      	ldr	r3, [r3, #4]
 8002892:	0019      	movs	r1, r3
 8002894:	0010      	movs	r0, r2
 8002896:	f7fd fc41 	bl	800011c <__udivsi3>
 800289a:	0003      	movs	r3, r0
 800289c:	b29b      	uxth	r3, r3
 800289e:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80028a0:	693b      	ldr	r3, [r7, #16]
 80028a2:	2b0f      	cmp	r3, #15
 80028a4:	d909      	bls.n	80028ba <UART_SetConfig+0x242>
 80028a6:	693a      	ldr	r2, [r7, #16]
 80028a8:	2380      	movs	r3, #128	; 0x80
 80028aa:	025b      	lsls	r3, r3, #9
 80028ac:	429a      	cmp	r2, r3
 80028ae:	d204      	bcs.n	80028ba <UART_SetConfig+0x242>
      {
        huart->Instance->BRR = usartdiv;
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	693a      	ldr	r2, [r7, #16]
 80028b6:	60da      	str	r2, [r3, #12]
 80028b8:	e003      	b.n	80028c2 <UART_SetConfig+0x24a>
      }
      else
      {
        ret = HAL_ERROR;
 80028ba:	231e      	movs	r3, #30
 80028bc:	18fb      	adds	r3, r7, r3
 80028be:	2201      	movs	r2, #1
 80028c0:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	2200      	movs	r2, #0
 80028c6:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	2200      	movs	r2, #0
 80028cc:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 80028ce:	231e      	movs	r3, #30
 80028d0:	18fb      	adds	r3, r7, r3
 80028d2:	781b      	ldrb	r3, [r3, #0]
}
 80028d4:	0018      	movs	r0, r3
 80028d6:	46bd      	mov	sp, r7
 80028d8:	b008      	add	sp, #32
 80028da:	bd80      	pop	{r7, pc}
 80028dc:	ffff69f3 	.word	0xffff69f3
 80028e0:	ffffcfff 	.word	0xffffcfff
 80028e4:	fffff4ff 	.word	0xfffff4ff
 80028e8:	40013800 	.word	0x40013800
 80028ec:	40021000 	.word	0x40021000
 80028f0:	40004400 	.word	0x40004400
 80028f4:	007a1200 	.word	0x007a1200

080028f8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80028f8:	b580      	push	{r7, lr}
 80028fa:	b082      	sub	sp, #8
 80028fc:	af00      	add	r7, sp, #0
 80028fe:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002904:	2201      	movs	r2, #1
 8002906:	4013      	ands	r3, r2
 8002908:	d00b      	beq.n	8002922 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	685b      	ldr	r3, [r3, #4]
 8002910:	4a4a      	ldr	r2, [pc, #296]	; (8002a3c <UART_AdvFeatureConfig+0x144>)
 8002912:	4013      	ands	r3, r2
 8002914:	0019      	movs	r1, r3
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	430a      	orrs	r2, r1
 8002920:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002926:	2202      	movs	r2, #2
 8002928:	4013      	ands	r3, r2
 800292a:	d00b      	beq.n	8002944 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	685b      	ldr	r3, [r3, #4]
 8002932:	4a43      	ldr	r2, [pc, #268]	; (8002a40 <UART_AdvFeatureConfig+0x148>)
 8002934:	4013      	ands	r3, r2
 8002936:	0019      	movs	r1, r3
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	430a      	orrs	r2, r1
 8002942:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002948:	2204      	movs	r2, #4
 800294a:	4013      	ands	r3, r2
 800294c:	d00b      	beq.n	8002966 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	685b      	ldr	r3, [r3, #4]
 8002954:	4a3b      	ldr	r2, [pc, #236]	; (8002a44 <UART_AdvFeatureConfig+0x14c>)
 8002956:	4013      	ands	r3, r2
 8002958:	0019      	movs	r1, r3
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	430a      	orrs	r2, r1
 8002964:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800296a:	2208      	movs	r2, #8
 800296c:	4013      	ands	r3, r2
 800296e:	d00b      	beq.n	8002988 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	685b      	ldr	r3, [r3, #4]
 8002976:	4a34      	ldr	r2, [pc, #208]	; (8002a48 <UART_AdvFeatureConfig+0x150>)
 8002978:	4013      	ands	r3, r2
 800297a:	0019      	movs	r1, r3
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	430a      	orrs	r2, r1
 8002986:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800298c:	2210      	movs	r2, #16
 800298e:	4013      	ands	r3, r2
 8002990:	d00b      	beq.n	80029aa <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	689b      	ldr	r3, [r3, #8]
 8002998:	4a2c      	ldr	r2, [pc, #176]	; (8002a4c <UART_AdvFeatureConfig+0x154>)
 800299a:	4013      	ands	r3, r2
 800299c:	0019      	movs	r1, r3
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	430a      	orrs	r2, r1
 80029a8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029ae:	2220      	movs	r2, #32
 80029b0:	4013      	ands	r3, r2
 80029b2:	d00b      	beq.n	80029cc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	689b      	ldr	r3, [r3, #8]
 80029ba:	4a25      	ldr	r2, [pc, #148]	; (8002a50 <UART_AdvFeatureConfig+0x158>)
 80029bc:	4013      	ands	r3, r2
 80029be:	0019      	movs	r1, r3
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	430a      	orrs	r2, r1
 80029ca:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029d0:	2240      	movs	r2, #64	; 0x40
 80029d2:	4013      	ands	r3, r2
 80029d4:	d01d      	beq.n	8002a12 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	685b      	ldr	r3, [r3, #4]
 80029dc:	4a1d      	ldr	r2, [pc, #116]	; (8002a54 <UART_AdvFeatureConfig+0x15c>)
 80029de:	4013      	ands	r3, r2
 80029e0:	0019      	movs	r1, r3
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	430a      	orrs	r2, r1
 80029ec:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80029f2:	2380      	movs	r3, #128	; 0x80
 80029f4:	035b      	lsls	r3, r3, #13
 80029f6:	429a      	cmp	r2, r3
 80029f8:	d10b      	bne.n	8002a12 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	685b      	ldr	r3, [r3, #4]
 8002a00:	4a15      	ldr	r2, [pc, #84]	; (8002a58 <UART_AdvFeatureConfig+0x160>)
 8002a02:	4013      	ands	r3, r2
 8002a04:	0019      	movs	r1, r3
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	430a      	orrs	r2, r1
 8002a10:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a16:	2280      	movs	r2, #128	; 0x80
 8002a18:	4013      	ands	r3, r2
 8002a1a:	d00b      	beq.n	8002a34 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	685b      	ldr	r3, [r3, #4]
 8002a22:	4a0e      	ldr	r2, [pc, #56]	; (8002a5c <UART_AdvFeatureConfig+0x164>)
 8002a24:	4013      	ands	r3, r2
 8002a26:	0019      	movs	r1, r3
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	430a      	orrs	r2, r1
 8002a32:	605a      	str	r2, [r3, #4]
  }
}
 8002a34:	46c0      	nop			; (mov r8, r8)
 8002a36:	46bd      	mov	sp, r7
 8002a38:	b002      	add	sp, #8
 8002a3a:	bd80      	pop	{r7, pc}
 8002a3c:	fffdffff 	.word	0xfffdffff
 8002a40:	fffeffff 	.word	0xfffeffff
 8002a44:	fffbffff 	.word	0xfffbffff
 8002a48:	ffff7fff 	.word	0xffff7fff
 8002a4c:	ffffefff 	.word	0xffffefff
 8002a50:	ffffdfff 	.word	0xffffdfff
 8002a54:	ffefffff 	.word	0xffefffff
 8002a58:	ff9fffff 	.word	0xff9fffff
 8002a5c:	fff7ffff 	.word	0xfff7ffff

08002a60 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8002a60:	b580      	push	{r7, lr}
 8002a62:	b086      	sub	sp, #24
 8002a64:	af02      	add	r7, sp, #8
 8002a66:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	2280      	movs	r2, #128	; 0x80
 8002a6c:	2100      	movs	r1, #0
 8002a6e:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8002a70:	f7fd ff60 	bl	8000934 <HAL_GetTick>
 8002a74:	0003      	movs	r3, r0
 8002a76:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	2208      	movs	r2, #8
 8002a80:	4013      	ands	r3, r2
 8002a82:	2b08      	cmp	r3, #8
 8002a84:	d10c      	bne.n	8002aa0 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002a86:	68fb      	ldr	r3, [r7, #12]
 8002a88:	2280      	movs	r2, #128	; 0x80
 8002a8a:	0391      	lsls	r1, r2, #14
 8002a8c:	6878      	ldr	r0, [r7, #4]
 8002a8e:	4a17      	ldr	r2, [pc, #92]	; (8002aec <UART_CheckIdleState+0x8c>)
 8002a90:	9200      	str	r2, [sp, #0]
 8002a92:	2200      	movs	r2, #0
 8002a94:	f000 f82c 	bl	8002af0 <UART_WaitOnFlagUntilTimeout>
 8002a98:	1e03      	subs	r3, r0, #0
 8002a9a:	d001      	beq.n	8002aa0 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002a9c:	2303      	movs	r3, #3
 8002a9e:	e021      	b.n	8002ae4 <UART_CheckIdleState+0x84>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	2204      	movs	r2, #4
 8002aa8:	4013      	ands	r3, r2
 8002aaa:	2b04      	cmp	r3, #4
 8002aac:	d10c      	bne.n	8002ac8 <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002aae:	68fb      	ldr	r3, [r7, #12]
 8002ab0:	2280      	movs	r2, #128	; 0x80
 8002ab2:	03d1      	lsls	r1, r2, #15
 8002ab4:	6878      	ldr	r0, [r7, #4]
 8002ab6:	4a0d      	ldr	r2, [pc, #52]	; (8002aec <UART_CheckIdleState+0x8c>)
 8002ab8:	9200      	str	r2, [sp, #0]
 8002aba:	2200      	movs	r2, #0
 8002abc:	f000 f818 	bl	8002af0 <UART_WaitOnFlagUntilTimeout>
 8002ac0:	1e03      	subs	r3, r0, #0
 8002ac2:	d001      	beq.n	8002ac8 <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002ac4:	2303      	movs	r3, #3
 8002ac6:	e00d      	b.n	8002ae4 <UART_CheckIdleState+0x84>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	2220      	movs	r2, #32
 8002acc:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	2220      	movs	r2, #32
 8002ad2:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	2200      	movs	r2, #0
 8002ad8:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	2274      	movs	r2, #116	; 0x74
 8002ade:	2100      	movs	r1, #0
 8002ae0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002ae2:	2300      	movs	r3, #0
}
 8002ae4:	0018      	movs	r0, r3
 8002ae6:	46bd      	mov	sp, r7
 8002ae8:	b004      	add	sp, #16
 8002aea:	bd80      	pop	{r7, pc}
 8002aec:	01ffffff 	.word	0x01ffffff

08002af0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8002af0:	b580      	push	{r7, lr}
 8002af2:	b094      	sub	sp, #80	; 0x50
 8002af4:	af00      	add	r7, sp, #0
 8002af6:	60f8      	str	r0, [r7, #12]
 8002af8:	60b9      	str	r1, [r7, #8]
 8002afa:	603b      	str	r3, [r7, #0]
 8002afc:	1dfb      	adds	r3, r7, #7
 8002afe:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002b00:	e0a3      	b.n	8002c4a <UART_WaitOnFlagUntilTimeout+0x15a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002b02:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002b04:	3301      	adds	r3, #1
 8002b06:	d100      	bne.n	8002b0a <UART_WaitOnFlagUntilTimeout+0x1a>
 8002b08:	e09f      	b.n	8002c4a <UART_WaitOnFlagUntilTimeout+0x15a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002b0a:	f7fd ff13 	bl	8000934 <HAL_GetTick>
 8002b0e:	0002      	movs	r2, r0
 8002b10:	683b      	ldr	r3, [r7, #0]
 8002b12:	1ad3      	subs	r3, r2, r3
 8002b14:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8002b16:	429a      	cmp	r2, r3
 8002b18:	d302      	bcc.n	8002b20 <UART_WaitOnFlagUntilTimeout+0x30>
 8002b1a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002b1c:	2b00      	cmp	r3, #0
 8002b1e:	d13d      	bne.n	8002b9c <UART_WaitOnFlagUntilTimeout+0xac>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002b20:	f3ef 8310 	mrs	r3, PRIMASK
 8002b24:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 8002b26:	6abb      	ldr	r3, [r7, #40]	; 0x28
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002b28:	647b      	str	r3, [r7, #68]	; 0x44
 8002b2a:	2301      	movs	r3, #1
 8002b2c:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002b2e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002b30:	f383 8810 	msr	PRIMASK, r3
}
 8002b34:	46c0      	nop			; (mov r8, r8)
 8002b36:	68fb      	ldr	r3, [r7, #12]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	681a      	ldr	r2, [r3, #0]
 8002b3c:	68fb      	ldr	r3, [r7, #12]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	494c      	ldr	r1, [pc, #304]	; (8002c74 <UART_WaitOnFlagUntilTimeout+0x184>)
 8002b42:	400a      	ands	r2, r1
 8002b44:	601a      	str	r2, [r3, #0]
 8002b46:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002b48:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002b4a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002b4c:	f383 8810 	msr	PRIMASK, r3
}
 8002b50:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002b52:	f3ef 8310 	mrs	r3, PRIMASK
 8002b56:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 8002b58:	6b7b      	ldr	r3, [r7, #52]	; 0x34
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002b5a:	643b      	str	r3, [r7, #64]	; 0x40
 8002b5c:	2301      	movs	r3, #1
 8002b5e:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002b60:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002b62:	f383 8810 	msr	PRIMASK, r3
}
 8002b66:	46c0      	nop			; (mov r8, r8)
 8002b68:	68fb      	ldr	r3, [r7, #12]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	689a      	ldr	r2, [r3, #8]
 8002b6e:	68fb      	ldr	r3, [r7, #12]
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	2101      	movs	r1, #1
 8002b74:	438a      	bics	r2, r1
 8002b76:	609a      	str	r2, [r3, #8]
 8002b78:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002b7a:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002b7c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002b7e:	f383 8810 	msr	PRIMASK, r3
}
 8002b82:	46c0      	nop			; (mov r8, r8)

        huart->gState = HAL_UART_STATE_READY;
 8002b84:	68fb      	ldr	r3, [r7, #12]
 8002b86:	2220      	movs	r2, #32
 8002b88:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8002b8a:	68fb      	ldr	r3, [r7, #12]
 8002b8c:	2220      	movs	r2, #32
 8002b8e:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8002b90:	68fb      	ldr	r3, [r7, #12]
 8002b92:	2274      	movs	r2, #116	; 0x74
 8002b94:	2100      	movs	r1, #0
 8002b96:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8002b98:	2303      	movs	r3, #3
 8002b9a:	e067      	b.n	8002c6c <UART_WaitOnFlagUntilTimeout+0x17c>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8002b9c:	68fb      	ldr	r3, [r7, #12]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	2204      	movs	r2, #4
 8002ba4:	4013      	ands	r3, r2
 8002ba6:	d050      	beq.n	8002c4a <UART_WaitOnFlagUntilTimeout+0x15a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8002ba8:	68fb      	ldr	r3, [r7, #12]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	69da      	ldr	r2, [r3, #28]
 8002bae:	2380      	movs	r3, #128	; 0x80
 8002bb0:	011b      	lsls	r3, r3, #4
 8002bb2:	401a      	ands	r2, r3
 8002bb4:	2380      	movs	r3, #128	; 0x80
 8002bb6:	011b      	lsls	r3, r3, #4
 8002bb8:	429a      	cmp	r2, r3
 8002bba:	d146      	bne.n	8002c4a <UART_WaitOnFlagUntilTimeout+0x15a>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8002bbc:	68fb      	ldr	r3, [r7, #12]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	2280      	movs	r2, #128	; 0x80
 8002bc2:	0112      	lsls	r2, r2, #4
 8002bc4:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002bc6:	f3ef 8310 	mrs	r3, PRIMASK
 8002bca:	613b      	str	r3, [r7, #16]
  return(result);
 8002bcc:	693b      	ldr	r3, [r7, #16]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002bce:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002bd0:	2301      	movs	r3, #1
 8002bd2:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002bd4:	697b      	ldr	r3, [r7, #20]
 8002bd6:	f383 8810 	msr	PRIMASK, r3
}
 8002bda:	46c0      	nop			; (mov r8, r8)
 8002bdc:	68fb      	ldr	r3, [r7, #12]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	681a      	ldr	r2, [r3, #0]
 8002be2:	68fb      	ldr	r3, [r7, #12]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	4923      	ldr	r1, [pc, #140]	; (8002c74 <UART_WaitOnFlagUntilTimeout+0x184>)
 8002be8:	400a      	ands	r2, r1
 8002bea:	601a      	str	r2, [r3, #0]
 8002bec:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002bee:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002bf0:	69bb      	ldr	r3, [r7, #24]
 8002bf2:	f383 8810 	msr	PRIMASK, r3
}
 8002bf6:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002bf8:	f3ef 8310 	mrs	r3, PRIMASK
 8002bfc:	61fb      	str	r3, [r7, #28]
  return(result);
 8002bfe:	69fb      	ldr	r3, [r7, #28]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002c00:	64bb      	str	r3, [r7, #72]	; 0x48
 8002c02:	2301      	movs	r3, #1
 8002c04:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002c06:	6a3b      	ldr	r3, [r7, #32]
 8002c08:	f383 8810 	msr	PRIMASK, r3
}
 8002c0c:	46c0      	nop			; (mov r8, r8)
 8002c0e:	68fb      	ldr	r3, [r7, #12]
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	689a      	ldr	r2, [r3, #8]
 8002c14:	68fb      	ldr	r3, [r7, #12]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	2101      	movs	r1, #1
 8002c1a:	438a      	bics	r2, r1
 8002c1c:	609a      	str	r2, [r3, #8]
 8002c1e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002c20:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002c22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c24:	f383 8810 	msr	PRIMASK, r3
}
 8002c28:	46c0      	nop			; (mov r8, r8)

          huart->gState = HAL_UART_STATE_READY;
 8002c2a:	68fb      	ldr	r3, [r7, #12]
 8002c2c:	2220      	movs	r2, #32
 8002c2e:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8002c30:	68fb      	ldr	r3, [r7, #12]
 8002c32:	2220      	movs	r2, #32
 8002c34:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8002c36:	68fb      	ldr	r3, [r7, #12]
 8002c38:	2280      	movs	r2, #128	; 0x80
 8002c3a:	2120      	movs	r1, #32
 8002c3c:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002c3e:	68fb      	ldr	r3, [r7, #12]
 8002c40:	2274      	movs	r2, #116	; 0x74
 8002c42:	2100      	movs	r1, #0
 8002c44:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8002c46:	2303      	movs	r3, #3
 8002c48:	e010      	b.n	8002c6c <UART_WaitOnFlagUntilTimeout+0x17c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002c4a:	68fb      	ldr	r3, [r7, #12]
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	69db      	ldr	r3, [r3, #28]
 8002c50:	68ba      	ldr	r2, [r7, #8]
 8002c52:	4013      	ands	r3, r2
 8002c54:	68ba      	ldr	r2, [r7, #8]
 8002c56:	1ad3      	subs	r3, r2, r3
 8002c58:	425a      	negs	r2, r3
 8002c5a:	4153      	adcs	r3, r2
 8002c5c:	b2db      	uxtb	r3, r3
 8002c5e:	001a      	movs	r2, r3
 8002c60:	1dfb      	adds	r3, r7, #7
 8002c62:	781b      	ldrb	r3, [r3, #0]
 8002c64:	429a      	cmp	r2, r3
 8002c66:	d100      	bne.n	8002c6a <UART_WaitOnFlagUntilTimeout+0x17a>
 8002c68:	e74b      	b.n	8002b02 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002c6a:	2300      	movs	r3, #0
}
 8002c6c:	0018      	movs	r0, r3
 8002c6e:	46bd      	mov	sp, r7
 8002c70:	b014      	add	sp, #80	; 0x50
 8002c72:	bd80      	pop	{r7, pc}
 8002c74:	fffffe5f 	.word	0xfffffe5f

08002c78 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002c78:	b580      	push	{r7, lr}
 8002c7a:	b08e      	sub	sp, #56	; 0x38
 8002c7c:	af00      	add	r7, sp, #0
 8002c7e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002c80:	f3ef 8310 	mrs	r3, PRIMASK
 8002c84:	617b      	str	r3, [r7, #20]
  return(result);
 8002c86:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002c88:	637b      	str	r3, [r7, #52]	; 0x34
 8002c8a:	2301      	movs	r3, #1
 8002c8c:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002c8e:	69bb      	ldr	r3, [r7, #24]
 8002c90:	f383 8810 	msr	PRIMASK, r3
}
 8002c94:	46c0      	nop			; (mov r8, r8)
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	681a      	ldr	r2, [r3, #0]
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	4925      	ldr	r1, [pc, #148]	; (8002d38 <UART_EndRxTransfer+0xc0>)
 8002ca2:	400a      	ands	r2, r1
 8002ca4:	601a      	str	r2, [r3, #0]
 8002ca6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002ca8:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002caa:	69fb      	ldr	r3, [r7, #28]
 8002cac:	f383 8810 	msr	PRIMASK, r3
}
 8002cb0:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002cb2:	f3ef 8310 	mrs	r3, PRIMASK
 8002cb6:	623b      	str	r3, [r7, #32]
  return(result);
 8002cb8:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002cba:	633b      	str	r3, [r7, #48]	; 0x30
 8002cbc:	2301      	movs	r3, #1
 8002cbe:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002cc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cc2:	f383 8810 	msr	PRIMASK, r3
}
 8002cc6:	46c0      	nop			; (mov r8, r8)
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	689a      	ldr	r2, [r3, #8]
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	2101      	movs	r1, #1
 8002cd4:	438a      	bics	r2, r1
 8002cd6:	609a      	str	r2, [r3, #8]
 8002cd8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002cda:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002cdc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002cde:	f383 8810 	msr	PRIMASK, r3
}
 8002ce2:	46c0      	nop			; (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002ce8:	2b01      	cmp	r3, #1
 8002cea:	d118      	bne.n	8002d1e <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002cec:	f3ef 8310 	mrs	r3, PRIMASK
 8002cf0:	60bb      	str	r3, [r7, #8]
  return(result);
 8002cf2:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002cf4:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002cf6:	2301      	movs	r3, #1
 8002cf8:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	f383 8810 	msr	PRIMASK, r3
}
 8002d00:	46c0      	nop			; (mov r8, r8)
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	681a      	ldr	r2, [r3, #0]
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	2110      	movs	r1, #16
 8002d0e:	438a      	bics	r2, r1
 8002d10:	601a      	str	r2, [r3, #0]
 8002d12:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002d14:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002d16:	693b      	ldr	r3, [r7, #16]
 8002d18:	f383 8810 	msr	PRIMASK, r3
}
 8002d1c:	46c0      	nop			; (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	2220      	movs	r2, #32
 8002d22:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	2200      	movs	r2, #0
 8002d28:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	2200      	movs	r2, #0
 8002d2e:	665a      	str	r2, [r3, #100]	; 0x64
}
 8002d30:	46c0      	nop			; (mov r8, r8)
 8002d32:	46bd      	mov	sp, r7
 8002d34:	b00e      	add	sp, #56	; 0x38
 8002d36:	bd80      	pop	{r7, pc}
 8002d38:	fffffedf 	.word	0xfffffedf

08002d3c <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8002d3c:	b580      	push	{r7, lr}
 8002d3e:	b084      	sub	sp, #16
 8002d40:	af00      	add	r7, sp, #0
 8002d42:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d48:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8002d4a:	68fb      	ldr	r3, [r7, #12]
 8002d4c:	225a      	movs	r2, #90	; 0x5a
 8002d4e:	2100      	movs	r1, #0
 8002d50:	5299      	strh	r1, [r3, r2]
  huart->TxXferCount = 0U;
 8002d52:	68fb      	ldr	r3, [r7, #12]
 8002d54:	2252      	movs	r2, #82	; 0x52
 8002d56:	2100      	movs	r1, #0
 8002d58:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8002d5a:	68fb      	ldr	r3, [r7, #12]
 8002d5c:	0018      	movs	r0, r3
 8002d5e:	f7ff fc77 	bl	8002650 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8002d62:	46c0      	nop			; (mov r8, r8)
 8002d64:	46bd      	mov	sp, r7
 8002d66:	b004      	add	sp, #16
 8002d68:	bd80      	pop	{r7, pc}

08002d6a <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8002d6a:	b580      	push	{r7, lr}
 8002d6c:	b086      	sub	sp, #24
 8002d6e:	af00      	add	r7, sp, #0
 8002d70:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002d72:	f3ef 8310 	mrs	r3, PRIMASK
 8002d76:	60bb      	str	r3, [r7, #8]
  return(result);
 8002d78:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8002d7a:	617b      	str	r3, [r7, #20]
 8002d7c:	2301      	movs	r3, #1
 8002d7e:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002d80:	68fb      	ldr	r3, [r7, #12]
 8002d82:	f383 8810 	msr	PRIMASK, r3
}
 8002d86:	46c0      	nop			; (mov r8, r8)
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	681a      	ldr	r2, [r3, #0]
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	2140      	movs	r1, #64	; 0x40
 8002d94:	438a      	bics	r2, r1
 8002d96:	601a      	str	r2, [r3, #0]
 8002d98:	697b      	ldr	r3, [r7, #20]
 8002d9a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002d9c:	693b      	ldr	r3, [r7, #16]
 8002d9e:	f383 8810 	msr	PRIMASK, r3
}
 8002da2:	46c0      	nop			; (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	2220      	movs	r2, #32
 8002da8:	679a      	str	r2, [r3, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	2200      	movs	r2, #0
 8002dae:	669a      	str	r2, [r3, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	0018      	movs	r0, r3
 8002db4:	f7ff fc44 	bl	8002640 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8002db8:	46c0      	nop			; (mov r8, r8)
 8002dba:	46bd      	mov	sp, r7
 8002dbc:	b006      	add	sp, #24
 8002dbe:	bd80      	pop	{r7, pc}

08002dc0 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8002dc0:	b580      	push	{r7, lr}
 8002dc2:	b082      	sub	sp, #8
 8002dc4:	af00      	add	r7, sp, #0
 8002dc6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8002dc8:	46c0      	nop			; (mov r8, r8)
 8002dca:	46bd      	mov	sp, r7
 8002dcc:	b002      	add	sp, #8
 8002dce:	bd80      	pop	{r7, pc}

08002dd0 <__errno>:
 8002dd0:	4b01      	ldr	r3, [pc, #4]	; (8002dd8 <__errno+0x8>)
 8002dd2:	6818      	ldr	r0, [r3, #0]
 8002dd4:	4770      	bx	lr
 8002dd6:	46c0      	nop			; (mov r8, r8)
 8002dd8:	2000000c 	.word	0x2000000c

08002ddc <__libc_init_array>:
 8002ddc:	b570      	push	{r4, r5, r6, lr}
 8002dde:	2600      	movs	r6, #0
 8002de0:	4d0c      	ldr	r5, [pc, #48]	; (8002e14 <__libc_init_array+0x38>)
 8002de2:	4c0d      	ldr	r4, [pc, #52]	; (8002e18 <__libc_init_array+0x3c>)
 8002de4:	1b64      	subs	r4, r4, r5
 8002de6:	10a4      	asrs	r4, r4, #2
 8002de8:	42a6      	cmp	r6, r4
 8002dea:	d109      	bne.n	8002e00 <__libc_init_array+0x24>
 8002dec:	2600      	movs	r6, #0
 8002dee:	f000 fc8b 	bl	8003708 <_init>
 8002df2:	4d0a      	ldr	r5, [pc, #40]	; (8002e1c <__libc_init_array+0x40>)
 8002df4:	4c0a      	ldr	r4, [pc, #40]	; (8002e20 <__libc_init_array+0x44>)
 8002df6:	1b64      	subs	r4, r4, r5
 8002df8:	10a4      	asrs	r4, r4, #2
 8002dfa:	42a6      	cmp	r6, r4
 8002dfc:	d105      	bne.n	8002e0a <__libc_init_array+0x2e>
 8002dfe:	bd70      	pop	{r4, r5, r6, pc}
 8002e00:	00b3      	lsls	r3, r6, #2
 8002e02:	58eb      	ldr	r3, [r5, r3]
 8002e04:	4798      	blx	r3
 8002e06:	3601      	adds	r6, #1
 8002e08:	e7ee      	b.n	8002de8 <__libc_init_array+0xc>
 8002e0a:	00b3      	lsls	r3, r6, #2
 8002e0c:	58eb      	ldr	r3, [r5, r3]
 8002e0e:	4798      	blx	r3
 8002e10:	3601      	adds	r6, #1
 8002e12:	e7f2      	b.n	8002dfa <__libc_init_array+0x1e>
 8002e14:	080037a0 	.word	0x080037a0
 8002e18:	080037a0 	.word	0x080037a0
 8002e1c:	080037a0 	.word	0x080037a0
 8002e20:	080037a4 	.word	0x080037a4

08002e24 <memset>:
 8002e24:	0003      	movs	r3, r0
 8002e26:	1882      	adds	r2, r0, r2
 8002e28:	4293      	cmp	r3, r2
 8002e2a:	d100      	bne.n	8002e2e <memset+0xa>
 8002e2c:	4770      	bx	lr
 8002e2e:	7019      	strb	r1, [r3, #0]
 8002e30:	3301      	adds	r3, #1
 8002e32:	e7f9      	b.n	8002e28 <memset+0x4>

08002e34 <siprintf>:
 8002e34:	b40e      	push	{r1, r2, r3}
 8002e36:	b500      	push	{lr}
 8002e38:	490b      	ldr	r1, [pc, #44]	; (8002e68 <siprintf+0x34>)
 8002e3a:	b09c      	sub	sp, #112	; 0x70
 8002e3c:	ab1d      	add	r3, sp, #116	; 0x74
 8002e3e:	9002      	str	r0, [sp, #8]
 8002e40:	9006      	str	r0, [sp, #24]
 8002e42:	9107      	str	r1, [sp, #28]
 8002e44:	9104      	str	r1, [sp, #16]
 8002e46:	4809      	ldr	r0, [pc, #36]	; (8002e6c <siprintf+0x38>)
 8002e48:	4909      	ldr	r1, [pc, #36]	; (8002e70 <siprintf+0x3c>)
 8002e4a:	cb04      	ldmia	r3!, {r2}
 8002e4c:	9105      	str	r1, [sp, #20]
 8002e4e:	6800      	ldr	r0, [r0, #0]
 8002e50:	a902      	add	r1, sp, #8
 8002e52:	9301      	str	r3, [sp, #4]
 8002e54:	f000 f870 	bl	8002f38 <_svfiprintf_r>
 8002e58:	2300      	movs	r3, #0
 8002e5a:	9a02      	ldr	r2, [sp, #8]
 8002e5c:	7013      	strb	r3, [r2, #0]
 8002e5e:	b01c      	add	sp, #112	; 0x70
 8002e60:	bc08      	pop	{r3}
 8002e62:	b003      	add	sp, #12
 8002e64:	4718      	bx	r3
 8002e66:	46c0      	nop			; (mov r8, r8)
 8002e68:	7fffffff 	.word	0x7fffffff
 8002e6c:	2000000c 	.word	0x2000000c
 8002e70:	ffff0208 	.word	0xffff0208

08002e74 <__ssputs_r>:
 8002e74:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002e76:	688e      	ldr	r6, [r1, #8]
 8002e78:	b085      	sub	sp, #20
 8002e7a:	0007      	movs	r7, r0
 8002e7c:	000c      	movs	r4, r1
 8002e7e:	9203      	str	r2, [sp, #12]
 8002e80:	9301      	str	r3, [sp, #4]
 8002e82:	429e      	cmp	r6, r3
 8002e84:	d83c      	bhi.n	8002f00 <__ssputs_r+0x8c>
 8002e86:	2390      	movs	r3, #144	; 0x90
 8002e88:	898a      	ldrh	r2, [r1, #12]
 8002e8a:	00db      	lsls	r3, r3, #3
 8002e8c:	421a      	tst	r2, r3
 8002e8e:	d034      	beq.n	8002efa <__ssputs_r+0x86>
 8002e90:	6909      	ldr	r1, [r1, #16]
 8002e92:	6823      	ldr	r3, [r4, #0]
 8002e94:	6960      	ldr	r0, [r4, #20]
 8002e96:	1a5b      	subs	r3, r3, r1
 8002e98:	9302      	str	r3, [sp, #8]
 8002e9a:	2303      	movs	r3, #3
 8002e9c:	4343      	muls	r3, r0
 8002e9e:	0fdd      	lsrs	r5, r3, #31
 8002ea0:	18ed      	adds	r5, r5, r3
 8002ea2:	9b01      	ldr	r3, [sp, #4]
 8002ea4:	9802      	ldr	r0, [sp, #8]
 8002ea6:	3301      	adds	r3, #1
 8002ea8:	181b      	adds	r3, r3, r0
 8002eaa:	106d      	asrs	r5, r5, #1
 8002eac:	42ab      	cmp	r3, r5
 8002eae:	d900      	bls.n	8002eb2 <__ssputs_r+0x3e>
 8002eb0:	001d      	movs	r5, r3
 8002eb2:	0553      	lsls	r3, r2, #21
 8002eb4:	d532      	bpl.n	8002f1c <__ssputs_r+0xa8>
 8002eb6:	0029      	movs	r1, r5
 8002eb8:	0038      	movs	r0, r7
 8002eba:	f000 fb53 	bl	8003564 <_malloc_r>
 8002ebe:	1e06      	subs	r6, r0, #0
 8002ec0:	d109      	bne.n	8002ed6 <__ssputs_r+0x62>
 8002ec2:	230c      	movs	r3, #12
 8002ec4:	603b      	str	r3, [r7, #0]
 8002ec6:	2340      	movs	r3, #64	; 0x40
 8002ec8:	2001      	movs	r0, #1
 8002eca:	89a2      	ldrh	r2, [r4, #12]
 8002ecc:	4240      	negs	r0, r0
 8002ece:	4313      	orrs	r3, r2
 8002ed0:	81a3      	strh	r3, [r4, #12]
 8002ed2:	b005      	add	sp, #20
 8002ed4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002ed6:	9a02      	ldr	r2, [sp, #8]
 8002ed8:	6921      	ldr	r1, [r4, #16]
 8002eda:	f000 faba 	bl	8003452 <memcpy>
 8002ede:	89a3      	ldrh	r3, [r4, #12]
 8002ee0:	4a14      	ldr	r2, [pc, #80]	; (8002f34 <__ssputs_r+0xc0>)
 8002ee2:	401a      	ands	r2, r3
 8002ee4:	2380      	movs	r3, #128	; 0x80
 8002ee6:	4313      	orrs	r3, r2
 8002ee8:	81a3      	strh	r3, [r4, #12]
 8002eea:	9b02      	ldr	r3, [sp, #8]
 8002eec:	6126      	str	r6, [r4, #16]
 8002eee:	18f6      	adds	r6, r6, r3
 8002ef0:	6026      	str	r6, [r4, #0]
 8002ef2:	6165      	str	r5, [r4, #20]
 8002ef4:	9e01      	ldr	r6, [sp, #4]
 8002ef6:	1aed      	subs	r5, r5, r3
 8002ef8:	60a5      	str	r5, [r4, #8]
 8002efa:	9b01      	ldr	r3, [sp, #4]
 8002efc:	429e      	cmp	r6, r3
 8002efe:	d900      	bls.n	8002f02 <__ssputs_r+0x8e>
 8002f00:	9e01      	ldr	r6, [sp, #4]
 8002f02:	0032      	movs	r2, r6
 8002f04:	9903      	ldr	r1, [sp, #12]
 8002f06:	6820      	ldr	r0, [r4, #0]
 8002f08:	f000 faac 	bl	8003464 <memmove>
 8002f0c:	68a3      	ldr	r3, [r4, #8]
 8002f0e:	2000      	movs	r0, #0
 8002f10:	1b9b      	subs	r3, r3, r6
 8002f12:	60a3      	str	r3, [r4, #8]
 8002f14:	6823      	ldr	r3, [r4, #0]
 8002f16:	199e      	adds	r6, r3, r6
 8002f18:	6026      	str	r6, [r4, #0]
 8002f1a:	e7da      	b.n	8002ed2 <__ssputs_r+0x5e>
 8002f1c:	002a      	movs	r2, r5
 8002f1e:	0038      	movs	r0, r7
 8002f20:	f000 fb96 	bl	8003650 <_realloc_r>
 8002f24:	1e06      	subs	r6, r0, #0
 8002f26:	d1e0      	bne.n	8002eea <__ssputs_r+0x76>
 8002f28:	0038      	movs	r0, r7
 8002f2a:	6921      	ldr	r1, [r4, #16]
 8002f2c:	f000 faae 	bl	800348c <_free_r>
 8002f30:	e7c7      	b.n	8002ec2 <__ssputs_r+0x4e>
 8002f32:	46c0      	nop			; (mov r8, r8)
 8002f34:	fffffb7f 	.word	0xfffffb7f

08002f38 <_svfiprintf_r>:
 8002f38:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002f3a:	b0a1      	sub	sp, #132	; 0x84
 8002f3c:	9003      	str	r0, [sp, #12]
 8002f3e:	001d      	movs	r5, r3
 8002f40:	898b      	ldrh	r3, [r1, #12]
 8002f42:	000f      	movs	r7, r1
 8002f44:	0016      	movs	r6, r2
 8002f46:	061b      	lsls	r3, r3, #24
 8002f48:	d511      	bpl.n	8002f6e <_svfiprintf_r+0x36>
 8002f4a:	690b      	ldr	r3, [r1, #16]
 8002f4c:	2b00      	cmp	r3, #0
 8002f4e:	d10e      	bne.n	8002f6e <_svfiprintf_r+0x36>
 8002f50:	2140      	movs	r1, #64	; 0x40
 8002f52:	f000 fb07 	bl	8003564 <_malloc_r>
 8002f56:	6038      	str	r0, [r7, #0]
 8002f58:	6138      	str	r0, [r7, #16]
 8002f5a:	2800      	cmp	r0, #0
 8002f5c:	d105      	bne.n	8002f6a <_svfiprintf_r+0x32>
 8002f5e:	230c      	movs	r3, #12
 8002f60:	9a03      	ldr	r2, [sp, #12]
 8002f62:	3801      	subs	r0, #1
 8002f64:	6013      	str	r3, [r2, #0]
 8002f66:	b021      	add	sp, #132	; 0x84
 8002f68:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002f6a:	2340      	movs	r3, #64	; 0x40
 8002f6c:	617b      	str	r3, [r7, #20]
 8002f6e:	2300      	movs	r3, #0
 8002f70:	ac08      	add	r4, sp, #32
 8002f72:	6163      	str	r3, [r4, #20]
 8002f74:	3320      	adds	r3, #32
 8002f76:	7663      	strb	r3, [r4, #25]
 8002f78:	3310      	adds	r3, #16
 8002f7a:	76a3      	strb	r3, [r4, #26]
 8002f7c:	9507      	str	r5, [sp, #28]
 8002f7e:	0035      	movs	r5, r6
 8002f80:	782b      	ldrb	r3, [r5, #0]
 8002f82:	2b00      	cmp	r3, #0
 8002f84:	d001      	beq.n	8002f8a <_svfiprintf_r+0x52>
 8002f86:	2b25      	cmp	r3, #37	; 0x25
 8002f88:	d147      	bne.n	800301a <_svfiprintf_r+0xe2>
 8002f8a:	1bab      	subs	r3, r5, r6
 8002f8c:	9305      	str	r3, [sp, #20]
 8002f8e:	42b5      	cmp	r5, r6
 8002f90:	d00c      	beq.n	8002fac <_svfiprintf_r+0x74>
 8002f92:	0032      	movs	r2, r6
 8002f94:	0039      	movs	r1, r7
 8002f96:	9803      	ldr	r0, [sp, #12]
 8002f98:	f7ff ff6c 	bl	8002e74 <__ssputs_r>
 8002f9c:	1c43      	adds	r3, r0, #1
 8002f9e:	d100      	bne.n	8002fa2 <_svfiprintf_r+0x6a>
 8002fa0:	e0ae      	b.n	8003100 <_svfiprintf_r+0x1c8>
 8002fa2:	6962      	ldr	r2, [r4, #20]
 8002fa4:	9b05      	ldr	r3, [sp, #20]
 8002fa6:	4694      	mov	ip, r2
 8002fa8:	4463      	add	r3, ip
 8002faa:	6163      	str	r3, [r4, #20]
 8002fac:	782b      	ldrb	r3, [r5, #0]
 8002fae:	2b00      	cmp	r3, #0
 8002fb0:	d100      	bne.n	8002fb4 <_svfiprintf_r+0x7c>
 8002fb2:	e0a5      	b.n	8003100 <_svfiprintf_r+0x1c8>
 8002fb4:	2201      	movs	r2, #1
 8002fb6:	2300      	movs	r3, #0
 8002fb8:	4252      	negs	r2, r2
 8002fba:	6062      	str	r2, [r4, #4]
 8002fbc:	a904      	add	r1, sp, #16
 8002fbe:	3254      	adds	r2, #84	; 0x54
 8002fc0:	1852      	adds	r2, r2, r1
 8002fc2:	1c6e      	adds	r6, r5, #1
 8002fc4:	6023      	str	r3, [r4, #0]
 8002fc6:	60e3      	str	r3, [r4, #12]
 8002fc8:	60a3      	str	r3, [r4, #8]
 8002fca:	7013      	strb	r3, [r2, #0]
 8002fcc:	65a3      	str	r3, [r4, #88]	; 0x58
 8002fce:	2205      	movs	r2, #5
 8002fd0:	7831      	ldrb	r1, [r6, #0]
 8002fd2:	4854      	ldr	r0, [pc, #336]	; (8003124 <_svfiprintf_r+0x1ec>)
 8002fd4:	f000 fa32 	bl	800343c <memchr>
 8002fd8:	1c75      	adds	r5, r6, #1
 8002fda:	2800      	cmp	r0, #0
 8002fdc:	d11f      	bne.n	800301e <_svfiprintf_r+0xe6>
 8002fde:	6822      	ldr	r2, [r4, #0]
 8002fe0:	06d3      	lsls	r3, r2, #27
 8002fe2:	d504      	bpl.n	8002fee <_svfiprintf_r+0xb6>
 8002fe4:	2353      	movs	r3, #83	; 0x53
 8002fe6:	a904      	add	r1, sp, #16
 8002fe8:	185b      	adds	r3, r3, r1
 8002fea:	2120      	movs	r1, #32
 8002fec:	7019      	strb	r1, [r3, #0]
 8002fee:	0713      	lsls	r3, r2, #28
 8002ff0:	d504      	bpl.n	8002ffc <_svfiprintf_r+0xc4>
 8002ff2:	2353      	movs	r3, #83	; 0x53
 8002ff4:	a904      	add	r1, sp, #16
 8002ff6:	185b      	adds	r3, r3, r1
 8002ff8:	212b      	movs	r1, #43	; 0x2b
 8002ffa:	7019      	strb	r1, [r3, #0]
 8002ffc:	7833      	ldrb	r3, [r6, #0]
 8002ffe:	2b2a      	cmp	r3, #42	; 0x2a
 8003000:	d016      	beq.n	8003030 <_svfiprintf_r+0xf8>
 8003002:	0035      	movs	r5, r6
 8003004:	2100      	movs	r1, #0
 8003006:	200a      	movs	r0, #10
 8003008:	68e3      	ldr	r3, [r4, #12]
 800300a:	782a      	ldrb	r2, [r5, #0]
 800300c:	1c6e      	adds	r6, r5, #1
 800300e:	3a30      	subs	r2, #48	; 0x30
 8003010:	2a09      	cmp	r2, #9
 8003012:	d94e      	bls.n	80030b2 <_svfiprintf_r+0x17a>
 8003014:	2900      	cmp	r1, #0
 8003016:	d111      	bne.n	800303c <_svfiprintf_r+0x104>
 8003018:	e017      	b.n	800304a <_svfiprintf_r+0x112>
 800301a:	3501      	adds	r5, #1
 800301c:	e7b0      	b.n	8002f80 <_svfiprintf_r+0x48>
 800301e:	4b41      	ldr	r3, [pc, #260]	; (8003124 <_svfiprintf_r+0x1ec>)
 8003020:	6822      	ldr	r2, [r4, #0]
 8003022:	1ac0      	subs	r0, r0, r3
 8003024:	2301      	movs	r3, #1
 8003026:	4083      	lsls	r3, r0
 8003028:	4313      	orrs	r3, r2
 800302a:	002e      	movs	r6, r5
 800302c:	6023      	str	r3, [r4, #0]
 800302e:	e7ce      	b.n	8002fce <_svfiprintf_r+0x96>
 8003030:	9b07      	ldr	r3, [sp, #28]
 8003032:	1d19      	adds	r1, r3, #4
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	9107      	str	r1, [sp, #28]
 8003038:	2b00      	cmp	r3, #0
 800303a:	db01      	blt.n	8003040 <_svfiprintf_r+0x108>
 800303c:	930b      	str	r3, [sp, #44]	; 0x2c
 800303e:	e004      	b.n	800304a <_svfiprintf_r+0x112>
 8003040:	425b      	negs	r3, r3
 8003042:	60e3      	str	r3, [r4, #12]
 8003044:	2302      	movs	r3, #2
 8003046:	4313      	orrs	r3, r2
 8003048:	6023      	str	r3, [r4, #0]
 800304a:	782b      	ldrb	r3, [r5, #0]
 800304c:	2b2e      	cmp	r3, #46	; 0x2e
 800304e:	d10a      	bne.n	8003066 <_svfiprintf_r+0x12e>
 8003050:	786b      	ldrb	r3, [r5, #1]
 8003052:	2b2a      	cmp	r3, #42	; 0x2a
 8003054:	d135      	bne.n	80030c2 <_svfiprintf_r+0x18a>
 8003056:	9b07      	ldr	r3, [sp, #28]
 8003058:	3502      	adds	r5, #2
 800305a:	1d1a      	adds	r2, r3, #4
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	9207      	str	r2, [sp, #28]
 8003060:	2b00      	cmp	r3, #0
 8003062:	db2b      	blt.n	80030bc <_svfiprintf_r+0x184>
 8003064:	9309      	str	r3, [sp, #36]	; 0x24
 8003066:	4e30      	ldr	r6, [pc, #192]	; (8003128 <_svfiprintf_r+0x1f0>)
 8003068:	2203      	movs	r2, #3
 800306a:	0030      	movs	r0, r6
 800306c:	7829      	ldrb	r1, [r5, #0]
 800306e:	f000 f9e5 	bl	800343c <memchr>
 8003072:	2800      	cmp	r0, #0
 8003074:	d006      	beq.n	8003084 <_svfiprintf_r+0x14c>
 8003076:	2340      	movs	r3, #64	; 0x40
 8003078:	1b80      	subs	r0, r0, r6
 800307a:	4083      	lsls	r3, r0
 800307c:	6822      	ldr	r2, [r4, #0]
 800307e:	3501      	adds	r5, #1
 8003080:	4313      	orrs	r3, r2
 8003082:	6023      	str	r3, [r4, #0]
 8003084:	7829      	ldrb	r1, [r5, #0]
 8003086:	2206      	movs	r2, #6
 8003088:	4828      	ldr	r0, [pc, #160]	; (800312c <_svfiprintf_r+0x1f4>)
 800308a:	1c6e      	adds	r6, r5, #1
 800308c:	7621      	strb	r1, [r4, #24]
 800308e:	f000 f9d5 	bl	800343c <memchr>
 8003092:	2800      	cmp	r0, #0
 8003094:	d03c      	beq.n	8003110 <_svfiprintf_r+0x1d8>
 8003096:	4b26      	ldr	r3, [pc, #152]	; (8003130 <_svfiprintf_r+0x1f8>)
 8003098:	2b00      	cmp	r3, #0
 800309a:	d125      	bne.n	80030e8 <_svfiprintf_r+0x1b0>
 800309c:	2207      	movs	r2, #7
 800309e:	9b07      	ldr	r3, [sp, #28]
 80030a0:	3307      	adds	r3, #7
 80030a2:	4393      	bics	r3, r2
 80030a4:	3308      	adds	r3, #8
 80030a6:	9307      	str	r3, [sp, #28]
 80030a8:	6963      	ldr	r3, [r4, #20]
 80030aa:	9a04      	ldr	r2, [sp, #16]
 80030ac:	189b      	adds	r3, r3, r2
 80030ae:	6163      	str	r3, [r4, #20]
 80030b0:	e765      	b.n	8002f7e <_svfiprintf_r+0x46>
 80030b2:	4343      	muls	r3, r0
 80030b4:	0035      	movs	r5, r6
 80030b6:	2101      	movs	r1, #1
 80030b8:	189b      	adds	r3, r3, r2
 80030ba:	e7a6      	b.n	800300a <_svfiprintf_r+0xd2>
 80030bc:	2301      	movs	r3, #1
 80030be:	425b      	negs	r3, r3
 80030c0:	e7d0      	b.n	8003064 <_svfiprintf_r+0x12c>
 80030c2:	2300      	movs	r3, #0
 80030c4:	200a      	movs	r0, #10
 80030c6:	001a      	movs	r2, r3
 80030c8:	3501      	adds	r5, #1
 80030ca:	6063      	str	r3, [r4, #4]
 80030cc:	7829      	ldrb	r1, [r5, #0]
 80030ce:	1c6e      	adds	r6, r5, #1
 80030d0:	3930      	subs	r1, #48	; 0x30
 80030d2:	2909      	cmp	r1, #9
 80030d4:	d903      	bls.n	80030de <_svfiprintf_r+0x1a6>
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	d0c5      	beq.n	8003066 <_svfiprintf_r+0x12e>
 80030da:	9209      	str	r2, [sp, #36]	; 0x24
 80030dc:	e7c3      	b.n	8003066 <_svfiprintf_r+0x12e>
 80030de:	4342      	muls	r2, r0
 80030e0:	0035      	movs	r5, r6
 80030e2:	2301      	movs	r3, #1
 80030e4:	1852      	adds	r2, r2, r1
 80030e6:	e7f1      	b.n	80030cc <_svfiprintf_r+0x194>
 80030e8:	ab07      	add	r3, sp, #28
 80030ea:	9300      	str	r3, [sp, #0]
 80030ec:	003a      	movs	r2, r7
 80030ee:	0021      	movs	r1, r4
 80030f0:	4b10      	ldr	r3, [pc, #64]	; (8003134 <_svfiprintf_r+0x1fc>)
 80030f2:	9803      	ldr	r0, [sp, #12]
 80030f4:	e000      	b.n	80030f8 <_svfiprintf_r+0x1c0>
 80030f6:	bf00      	nop
 80030f8:	9004      	str	r0, [sp, #16]
 80030fa:	9b04      	ldr	r3, [sp, #16]
 80030fc:	3301      	adds	r3, #1
 80030fe:	d1d3      	bne.n	80030a8 <_svfiprintf_r+0x170>
 8003100:	89bb      	ldrh	r3, [r7, #12]
 8003102:	980d      	ldr	r0, [sp, #52]	; 0x34
 8003104:	065b      	lsls	r3, r3, #25
 8003106:	d400      	bmi.n	800310a <_svfiprintf_r+0x1d2>
 8003108:	e72d      	b.n	8002f66 <_svfiprintf_r+0x2e>
 800310a:	2001      	movs	r0, #1
 800310c:	4240      	negs	r0, r0
 800310e:	e72a      	b.n	8002f66 <_svfiprintf_r+0x2e>
 8003110:	ab07      	add	r3, sp, #28
 8003112:	9300      	str	r3, [sp, #0]
 8003114:	003a      	movs	r2, r7
 8003116:	0021      	movs	r1, r4
 8003118:	4b06      	ldr	r3, [pc, #24]	; (8003134 <_svfiprintf_r+0x1fc>)
 800311a:	9803      	ldr	r0, [sp, #12]
 800311c:	f000 f87c 	bl	8003218 <_printf_i>
 8003120:	e7ea      	b.n	80030f8 <_svfiprintf_r+0x1c0>
 8003122:	46c0      	nop			; (mov r8, r8)
 8003124:	0800376c 	.word	0x0800376c
 8003128:	08003772 	.word	0x08003772
 800312c:	08003776 	.word	0x08003776
 8003130:	00000000 	.word	0x00000000
 8003134:	08002e75 	.word	0x08002e75

08003138 <_printf_common>:
 8003138:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800313a:	0015      	movs	r5, r2
 800313c:	9301      	str	r3, [sp, #4]
 800313e:	688a      	ldr	r2, [r1, #8]
 8003140:	690b      	ldr	r3, [r1, #16]
 8003142:	000c      	movs	r4, r1
 8003144:	9000      	str	r0, [sp, #0]
 8003146:	4293      	cmp	r3, r2
 8003148:	da00      	bge.n	800314c <_printf_common+0x14>
 800314a:	0013      	movs	r3, r2
 800314c:	0022      	movs	r2, r4
 800314e:	602b      	str	r3, [r5, #0]
 8003150:	3243      	adds	r2, #67	; 0x43
 8003152:	7812      	ldrb	r2, [r2, #0]
 8003154:	2a00      	cmp	r2, #0
 8003156:	d001      	beq.n	800315c <_printf_common+0x24>
 8003158:	3301      	adds	r3, #1
 800315a:	602b      	str	r3, [r5, #0]
 800315c:	6823      	ldr	r3, [r4, #0]
 800315e:	069b      	lsls	r3, r3, #26
 8003160:	d502      	bpl.n	8003168 <_printf_common+0x30>
 8003162:	682b      	ldr	r3, [r5, #0]
 8003164:	3302      	adds	r3, #2
 8003166:	602b      	str	r3, [r5, #0]
 8003168:	6822      	ldr	r2, [r4, #0]
 800316a:	2306      	movs	r3, #6
 800316c:	0017      	movs	r7, r2
 800316e:	401f      	ands	r7, r3
 8003170:	421a      	tst	r2, r3
 8003172:	d027      	beq.n	80031c4 <_printf_common+0x8c>
 8003174:	0023      	movs	r3, r4
 8003176:	3343      	adds	r3, #67	; 0x43
 8003178:	781b      	ldrb	r3, [r3, #0]
 800317a:	1e5a      	subs	r2, r3, #1
 800317c:	4193      	sbcs	r3, r2
 800317e:	6822      	ldr	r2, [r4, #0]
 8003180:	0692      	lsls	r2, r2, #26
 8003182:	d430      	bmi.n	80031e6 <_printf_common+0xae>
 8003184:	0022      	movs	r2, r4
 8003186:	9901      	ldr	r1, [sp, #4]
 8003188:	9800      	ldr	r0, [sp, #0]
 800318a:	9e08      	ldr	r6, [sp, #32]
 800318c:	3243      	adds	r2, #67	; 0x43
 800318e:	47b0      	blx	r6
 8003190:	1c43      	adds	r3, r0, #1
 8003192:	d025      	beq.n	80031e0 <_printf_common+0xa8>
 8003194:	2306      	movs	r3, #6
 8003196:	6820      	ldr	r0, [r4, #0]
 8003198:	682a      	ldr	r2, [r5, #0]
 800319a:	68e1      	ldr	r1, [r4, #12]
 800319c:	2500      	movs	r5, #0
 800319e:	4003      	ands	r3, r0
 80031a0:	2b04      	cmp	r3, #4
 80031a2:	d103      	bne.n	80031ac <_printf_common+0x74>
 80031a4:	1a8d      	subs	r5, r1, r2
 80031a6:	43eb      	mvns	r3, r5
 80031a8:	17db      	asrs	r3, r3, #31
 80031aa:	401d      	ands	r5, r3
 80031ac:	68a3      	ldr	r3, [r4, #8]
 80031ae:	6922      	ldr	r2, [r4, #16]
 80031b0:	4293      	cmp	r3, r2
 80031b2:	dd01      	ble.n	80031b8 <_printf_common+0x80>
 80031b4:	1a9b      	subs	r3, r3, r2
 80031b6:	18ed      	adds	r5, r5, r3
 80031b8:	2700      	movs	r7, #0
 80031ba:	42bd      	cmp	r5, r7
 80031bc:	d120      	bne.n	8003200 <_printf_common+0xc8>
 80031be:	2000      	movs	r0, #0
 80031c0:	e010      	b.n	80031e4 <_printf_common+0xac>
 80031c2:	3701      	adds	r7, #1
 80031c4:	68e3      	ldr	r3, [r4, #12]
 80031c6:	682a      	ldr	r2, [r5, #0]
 80031c8:	1a9b      	subs	r3, r3, r2
 80031ca:	42bb      	cmp	r3, r7
 80031cc:	ddd2      	ble.n	8003174 <_printf_common+0x3c>
 80031ce:	0022      	movs	r2, r4
 80031d0:	2301      	movs	r3, #1
 80031d2:	9901      	ldr	r1, [sp, #4]
 80031d4:	9800      	ldr	r0, [sp, #0]
 80031d6:	9e08      	ldr	r6, [sp, #32]
 80031d8:	3219      	adds	r2, #25
 80031da:	47b0      	blx	r6
 80031dc:	1c43      	adds	r3, r0, #1
 80031de:	d1f0      	bne.n	80031c2 <_printf_common+0x8a>
 80031e0:	2001      	movs	r0, #1
 80031e2:	4240      	negs	r0, r0
 80031e4:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80031e6:	2030      	movs	r0, #48	; 0x30
 80031e8:	18e1      	adds	r1, r4, r3
 80031ea:	3143      	adds	r1, #67	; 0x43
 80031ec:	7008      	strb	r0, [r1, #0]
 80031ee:	0021      	movs	r1, r4
 80031f0:	1c5a      	adds	r2, r3, #1
 80031f2:	3145      	adds	r1, #69	; 0x45
 80031f4:	7809      	ldrb	r1, [r1, #0]
 80031f6:	18a2      	adds	r2, r4, r2
 80031f8:	3243      	adds	r2, #67	; 0x43
 80031fa:	3302      	adds	r3, #2
 80031fc:	7011      	strb	r1, [r2, #0]
 80031fe:	e7c1      	b.n	8003184 <_printf_common+0x4c>
 8003200:	0022      	movs	r2, r4
 8003202:	2301      	movs	r3, #1
 8003204:	9901      	ldr	r1, [sp, #4]
 8003206:	9800      	ldr	r0, [sp, #0]
 8003208:	9e08      	ldr	r6, [sp, #32]
 800320a:	321a      	adds	r2, #26
 800320c:	47b0      	blx	r6
 800320e:	1c43      	adds	r3, r0, #1
 8003210:	d0e6      	beq.n	80031e0 <_printf_common+0xa8>
 8003212:	3701      	adds	r7, #1
 8003214:	e7d1      	b.n	80031ba <_printf_common+0x82>
	...

08003218 <_printf_i>:
 8003218:	b5f0      	push	{r4, r5, r6, r7, lr}
 800321a:	b08b      	sub	sp, #44	; 0x2c
 800321c:	9206      	str	r2, [sp, #24]
 800321e:	000a      	movs	r2, r1
 8003220:	3243      	adds	r2, #67	; 0x43
 8003222:	9307      	str	r3, [sp, #28]
 8003224:	9005      	str	r0, [sp, #20]
 8003226:	9204      	str	r2, [sp, #16]
 8003228:	7e0a      	ldrb	r2, [r1, #24]
 800322a:	000c      	movs	r4, r1
 800322c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800322e:	2a78      	cmp	r2, #120	; 0x78
 8003230:	d807      	bhi.n	8003242 <_printf_i+0x2a>
 8003232:	2a62      	cmp	r2, #98	; 0x62
 8003234:	d809      	bhi.n	800324a <_printf_i+0x32>
 8003236:	2a00      	cmp	r2, #0
 8003238:	d100      	bne.n	800323c <_printf_i+0x24>
 800323a:	e0c1      	b.n	80033c0 <_printf_i+0x1a8>
 800323c:	2a58      	cmp	r2, #88	; 0x58
 800323e:	d100      	bne.n	8003242 <_printf_i+0x2a>
 8003240:	e08c      	b.n	800335c <_printf_i+0x144>
 8003242:	0026      	movs	r6, r4
 8003244:	3642      	adds	r6, #66	; 0x42
 8003246:	7032      	strb	r2, [r6, #0]
 8003248:	e022      	b.n	8003290 <_printf_i+0x78>
 800324a:	0010      	movs	r0, r2
 800324c:	3863      	subs	r0, #99	; 0x63
 800324e:	2815      	cmp	r0, #21
 8003250:	d8f7      	bhi.n	8003242 <_printf_i+0x2a>
 8003252:	f7fc ff59 	bl	8000108 <__gnu_thumb1_case_shi>
 8003256:	0016      	.short	0x0016
 8003258:	fff6001f 	.word	0xfff6001f
 800325c:	fff6fff6 	.word	0xfff6fff6
 8003260:	001ffff6 	.word	0x001ffff6
 8003264:	fff6fff6 	.word	0xfff6fff6
 8003268:	fff6fff6 	.word	0xfff6fff6
 800326c:	003600a8 	.word	0x003600a8
 8003270:	fff6009a 	.word	0xfff6009a
 8003274:	00b9fff6 	.word	0x00b9fff6
 8003278:	0036fff6 	.word	0x0036fff6
 800327c:	fff6fff6 	.word	0xfff6fff6
 8003280:	009e      	.short	0x009e
 8003282:	0026      	movs	r6, r4
 8003284:	681a      	ldr	r2, [r3, #0]
 8003286:	3642      	adds	r6, #66	; 0x42
 8003288:	1d11      	adds	r1, r2, #4
 800328a:	6019      	str	r1, [r3, #0]
 800328c:	6813      	ldr	r3, [r2, #0]
 800328e:	7033      	strb	r3, [r6, #0]
 8003290:	2301      	movs	r3, #1
 8003292:	e0a7      	b.n	80033e4 <_printf_i+0x1cc>
 8003294:	6808      	ldr	r0, [r1, #0]
 8003296:	6819      	ldr	r1, [r3, #0]
 8003298:	1d0a      	adds	r2, r1, #4
 800329a:	0605      	lsls	r5, r0, #24
 800329c:	d50b      	bpl.n	80032b6 <_printf_i+0x9e>
 800329e:	680d      	ldr	r5, [r1, #0]
 80032a0:	601a      	str	r2, [r3, #0]
 80032a2:	2d00      	cmp	r5, #0
 80032a4:	da03      	bge.n	80032ae <_printf_i+0x96>
 80032a6:	232d      	movs	r3, #45	; 0x2d
 80032a8:	9a04      	ldr	r2, [sp, #16]
 80032aa:	426d      	negs	r5, r5
 80032ac:	7013      	strb	r3, [r2, #0]
 80032ae:	4b61      	ldr	r3, [pc, #388]	; (8003434 <_printf_i+0x21c>)
 80032b0:	270a      	movs	r7, #10
 80032b2:	9303      	str	r3, [sp, #12]
 80032b4:	e01b      	b.n	80032ee <_printf_i+0xd6>
 80032b6:	680d      	ldr	r5, [r1, #0]
 80032b8:	601a      	str	r2, [r3, #0]
 80032ba:	0641      	lsls	r1, r0, #25
 80032bc:	d5f1      	bpl.n	80032a2 <_printf_i+0x8a>
 80032be:	b22d      	sxth	r5, r5
 80032c0:	e7ef      	b.n	80032a2 <_printf_i+0x8a>
 80032c2:	680d      	ldr	r5, [r1, #0]
 80032c4:	6819      	ldr	r1, [r3, #0]
 80032c6:	1d08      	adds	r0, r1, #4
 80032c8:	6018      	str	r0, [r3, #0]
 80032ca:	062e      	lsls	r6, r5, #24
 80032cc:	d501      	bpl.n	80032d2 <_printf_i+0xba>
 80032ce:	680d      	ldr	r5, [r1, #0]
 80032d0:	e003      	b.n	80032da <_printf_i+0xc2>
 80032d2:	066d      	lsls	r5, r5, #25
 80032d4:	d5fb      	bpl.n	80032ce <_printf_i+0xb6>
 80032d6:	680d      	ldr	r5, [r1, #0]
 80032d8:	b2ad      	uxth	r5, r5
 80032da:	4b56      	ldr	r3, [pc, #344]	; (8003434 <_printf_i+0x21c>)
 80032dc:	2708      	movs	r7, #8
 80032de:	9303      	str	r3, [sp, #12]
 80032e0:	2a6f      	cmp	r2, #111	; 0x6f
 80032e2:	d000      	beq.n	80032e6 <_printf_i+0xce>
 80032e4:	3702      	adds	r7, #2
 80032e6:	0023      	movs	r3, r4
 80032e8:	2200      	movs	r2, #0
 80032ea:	3343      	adds	r3, #67	; 0x43
 80032ec:	701a      	strb	r2, [r3, #0]
 80032ee:	6863      	ldr	r3, [r4, #4]
 80032f0:	60a3      	str	r3, [r4, #8]
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	db03      	blt.n	80032fe <_printf_i+0xe6>
 80032f6:	2204      	movs	r2, #4
 80032f8:	6821      	ldr	r1, [r4, #0]
 80032fa:	4391      	bics	r1, r2
 80032fc:	6021      	str	r1, [r4, #0]
 80032fe:	2d00      	cmp	r5, #0
 8003300:	d102      	bne.n	8003308 <_printf_i+0xf0>
 8003302:	9e04      	ldr	r6, [sp, #16]
 8003304:	2b00      	cmp	r3, #0
 8003306:	d00c      	beq.n	8003322 <_printf_i+0x10a>
 8003308:	9e04      	ldr	r6, [sp, #16]
 800330a:	0028      	movs	r0, r5
 800330c:	0039      	movs	r1, r7
 800330e:	f7fc ff8b 	bl	8000228 <__aeabi_uidivmod>
 8003312:	9b03      	ldr	r3, [sp, #12]
 8003314:	3e01      	subs	r6, #1
 8003316:	5c5b      	ldrb	r3, [r3, r1]
 8003318:	7033      	strb	r3, [r6, #0]
 800331a:	002b      	movs	r3, r5
 800331c:	0005      	movs	r5, r0
 800331e:	429f      	cmp	r7, r3
 8003320:	d9f3      	bls.n	800330a <_printf_i+0xf2>
 8003322:	2f08      	cmp	r7, #8
 8003324:	d109      	bne.n	800333a <_printf_i+0x122>
 8003326:	6823      	ldr	r3, [r4, #0]
 8003328:	07db      	lsls	r3, r3, #31
 800332a:	d506      	bpl.n	800333a <_printf_i+0x122>
 800332c:	6863      	ldr	r3, [r4, #4]
 800332e:	6922      	ldr	r2, [r4, #16]
 8003330:	4293      	cmp	r3, r2
 8003332:	dc02      	bgt.n	800333a <_printf_i+0x122>
 8003334:	2330      	movs	r3, #48	; 0x30
 8003336:	3e01      	subs	r6, #1
 8003338:	7033      	strb	r3, [r6, #0]
 800333a:	9b04      	ldr	r3, [sp, #16]
 800333c:	1b9b      	subs	r3, r3, r6
 800333e:	6123      	str	r3, [r4, #16]
 8003340:	9b07      	ldr	r3, [sp, #28]
 8003342:	0021      	movs	r1, r4
 8003344:	9300      	str	r3, [sp, #0]
 8003346:	9805      	ldr	r0, [sp, #20]
 8003348:	9b06      	ldr	r3, [sp, #24]
 800334a:	aa09      	add	r2, sp, #36	; 0x24
 800334c:	f7ff fef4 	bl	8003138 <_printf_common>
 8003350:	1c43      	adds	r3, r0, #1
 8003352:	d14c      	bne.n	80033ee <_printf_i+0x1d6>
 8003354:	2001      	movs	r0, #1
 8003356:	4240      	negs	r0, r0
 8003358:	b00b      	add	sp, #44	; 0x2c
 800335a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800335c:	3145      	adds	r1, #69	; 0x45
 800335e:	700a      	strb	r2, [r1, #0]
 8003360:	4a34      	ldr	r2, [pc, #208]	; (8003434 <_printf_i+0x21c>)
 8003362:	9203      	str	r2, [sp, #12]
 8003364:	681a      	ldr	r2, [r3, #0]
 8003366:	6821      	ldr	r1, [r4, #0]
 8003368:	ca20      	ldmia	r2!, {r5}
 800336a:	601a      	str	r2, [r3, #0]
 800336c:	0608      	lsls	r0, r1, #24
 800336e:	d516      	bpl.n	800339e <_printf_i+0x186>
 8003370:	07cb      	lsls	r3, r1, #31
 8003372:	d502      	bpl.n	800337a <_printf_i+0x162>
 8003374:	2320      	movs	r3, #32
 8003376:	4319      	orrs	r1, r3
 8003378:	6021      	str	r1, [r4, #0]
 800337a:	2710      	movs	r7, #16
 800337c:	2d00      	cmp	r5, #0
 800337e:	d1b2      	bne.n	80032e6 <_printf_i+0xce>
 8003380:	2320      	movs	r3, #32
 8003382:	6822      	ldr	r2, [r4, #0]
 8003384:	439a      	bics	r2, r3
 8003386:	6022      	str	r2, [r4, #0]
 8003388:	e7ad      	b.n	80032e6 <_printf_i+0xce>
 800338a:	2220      	movs	r2, #32
 800338c:	6809      	ldr	r1, [r1, #0]
 800338e:	430a      	orrs	r2, r1
 8003390:	6022      	str	r2, [r4, #0]
 8003392:	0022      	movs	r2, r4
 8003394:	2178      	movs	r1, #120	; 0x78
 8003396:	3245      	adds	r2, #69	; 0x45
 8003398:	7011      	strb	r1, [r2, #0]
 800339a:	4a27      	ldr	r2, [pc, #156]	; (8003438 <_printf_i+0x220>)
 800339c:	e7e1      	b.n	8003362 <_printf_i+0x14a>
 800339e:	0648      	lsls	r0, r1, #25
 80033a0:	d5e6      	bpl.n	8003370 <_printf_i+0x158>
 80033a2:	b2ad      	uxth	r5, r5
 80033a4:	e7e4      	b.n	8003370 <_printf_i+0x158>
 80033a6:	681a      	ldr	r2, [r3, #0]
 80033a8:	680d      	ldr	r5, [r1, #0]
 80033aa:	1d10      	adds	r0, r2, #4
 80033ac:	6949      	ldr	r1, [r1, #20]
 80033ae:	6018      	str	r0, [r3, #0]
 80033b0:	6813      	ldr	r3, [r2, #0]
 80033b2:	062e      	lsls	r6, r5, #24
 80033b4:	d501      	bpl.n	80033ba <_printf_i+0x1a2>
 80033b6:	6019      	str	r1, [r3, #0]
 80033b8:	e002      	b.n	80033c0 <_printf_i+0x1a8>
 80033ba:	066d      	lsls	r5, r5, #25
 80033bc:	d5fb      	bpl.n	80033b6 <_printf_i+0x19e>
 80033be:	8019      	strh	r1, [r3, #0]
 80033c0:	2300      	movs	r3, #0
 80033c2:	9e04      	ldr	r6, [sp, #16]
 80033c4:	6123      	str	r3, [r4, #16]
 80033c6:	e7bb      	b.n	8003340 <_printf_i+0x128>
 80033c8:	681a      	ldr	r2, [r3, #0]
 80033ca:	1d11      	adds	r1, r2, #4
 80033cc:	6019      	str	r1, [r3, #0]
 80033ce:	6816      	ldr	r6, [r2, #0]
 80033d0:	2100      	movs	r1, #0
 80033d2:	0030      	movs	r0, r6
 80033d4:	6862      	ldr	r2, [r4, #4]
 80033d6:	f000 f831 	bl	800343c <memchr>
 80033da:	2800      	cmp	r0, #0
 80033dc:	d001      	beq.n	80033e2 <_printf_i+0x1ca>
 80033de:	1b80      	subs	r0, r0, r6
 80033e0:	6060      	str	r0, [r4, #4]
 80033e2:	6863      	ldr	r3, [r4, #4]
 80033e4:	6123      	str	r3, [r4, #16]
 80033e6:	2300      	movs	r3, #0
 80033e8:	9a04      	ldr	r2, [sp, #16]
 80033ea:	7013      	strb	r3, [r2, #0]
 80033ec:	e7a8      	b.n	8003340 <_printf_i+0x128>
 80033ee:	6923      	ldr	r3, [r4, #16]
 80033f0:	0032      	movs	r2, r6
 80033f2:	9906      	ldr	r1, [sp, #24]
 80033f4:	9805      	ldr	r0, [sp, #20]
 80033f6:	9d07      	ldr	r5, [sp, #28]
 80033f8:	47a8      	blx	r5
 80033fa:	1c43      	adds	r3, r0, #1
 80033fc:	d0aa      	beq.n	8003354 <_printf_i+0x13c>
 80033fe:	6823      	ldr	r3, [r4, #0]
 8003400:	079b      	lsls	r3, r3, #30
 8003402:	d415      	bmi.n	8003430 <_printf_i+0x218>
 8003404:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003406:	68e0      	ldr	r0, [r4, #12]
 8003408:	4298      	cmp	r0, r3
 800340a:	daa5      	bge.n	8003358 <_printf_i+0x140>
 800340c:	0018      	movs	r0, r3
 800340e:	e7a3      	b.n	8003358 <_printf_i+0x140>
 8003410:	0022      	movs	r2, r4
 8003412:	2301      	movs	r3, #1
 8003414:	9906      	ldr	r1, [sp, #24]
 8003416:	9805      	ldr	r0, [sp, #20]
 8003418:	9e07      	ldr	r6, [sp, #28]
 800341a:	3219      	adds	r2, #25
 800341c:	47b0      	blx	r6
 800341e:	1c43      	adds	r3, r0, #1
 8003420:	d098      	beq.n	8003354 <_printf_i+0x13c>
 8003422:	3501      	adds	r5, #1
 8003424:	68e3      	ldr	r3, [r4, #12]
 8003426:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003428:	1a9b      	subs	r3, r3, r2
 800342a:	42ab      	cmp	r3, r5
 800342c:	dcf0      	bgt.n	8003410 <_printf_i+0x1f8>
 800342e:	e7e9      	b.n	8003404 <_printf_i+0x1ec>
 8003430:	2500      	movs	r5, #0
 8003432:	e7f7      	b.n	8003424 <_printf_i+0x20c>
 8003434:	0800377d 	.word	0x0800377d
 8003438:	0800378e 	.word	0x0800378e

0800343c <memchr>:
 800343c:	b2c9      	uxtb	r1, r1
 800343e:	1882      	adds	r2, r0, r2
 8003440:	4290      	cmp	r0, r2
 8003442:	d101      	bne.n	8003448 <memchr+0xc>
 8003444:	2000      	movs	r0, #0
 8003446:	4770      	bx	lr
 8003448:	7803      	ldrb	r3, [r0, #0]
 800344a:	428b      	cmp	r3, r1
 800344c:	d0fb      	beq.n	8003446 <memchr+0xa>
 800344e:	3001      	adds	r0, #1
 8003450:	e7f6      	b.n	8003440 <memchr+0x4>

08003452 <memcpy>:
 8003452:	2300      	movs	r3, #0
 8003454:	b510      	push	{r4, lr}
 8003456:	429a      	cmp	r2, r3
 8003458:	d100      	bne.n	800345c <memcpy+0xa>
 800345a:	bd10      	pop	{r4, pc}
 800345c:	5ccc      	ldrb	r4, [r1, r3]
 800345e:	54c4      	strb	r4, [r0, r3]
 8003460:	3301      	adds	r3, #1
 8003462:	e7f8      	b.n	8003456 <memcpy+0x4>

08003464 <memmove>:
 8003464:	b510      	push	{r4, lr}
 8003466:	4288      	cmp	r0, r1
 8003468:	d902      	bls.n	8003470 <memmove+0xc>
 800346a:	188b      	adds	r3, r1, r2
 800346c:	4298      	cmp	r0, r3
 800346e:	d303      	bcc.n	8003478 <memmove+0x14>
 8003470:	2300      	movs	r3, #0
 8003472:	e007      	b.n	8003484 <memmove+0x20>
 8003474:	5c8b      	ldrb	r3, [r1, r2]
 8003476:	5483      	strb	r3, [r0, r2]
 8003478:	3a01      	subs	r2, #1
 800347a:	d2fb      	bcs.n	8003474 <memmove+0x10>
 800347c:	bd10      	pop	{r4, pc}
 800347e:	5ccc      	ldrb	r4, [r1, r3]
 8003480:	54c4      	strb	r4, [r0, r3]
 8003482:	3301      	adds	r3, #1
 8003484:	429a      	cmp	r2, r3
 8003486:	d1fa      	bne.n	800347e <memmove+0x1a>
 8003488:	e7f8      	b.n	800347c <memmove+0x18>
	...

0800348c <_free_r>:
 800348c:	b570      	push	{r4, r5, r6, lr}
 800348e:	0005      	movs	r5, r0
 8003490:	2900      	cmp	r1, #0
 8003492:	d010      	beq.n	80034b6 <_free_r+0x2a>
 8003494:	1f0c      	subs	r4, r1, #4
 8003496:	6823      	ldr	r3, [r4, #0]
 8003498:	2b00      	cmp	r3, #0
 800349a:	da00      	bge.n	800349e <_free_r+0x12>
 800349c:	18e4      	adds	r4, r4, r3
 800349e:	0028      	movs	r0, r5
 80034a0:	f000 f918 	bl	80036d4 <__malloc_lock>
 80034a4:	4a1d      	ldr	r2, [pc, #116]	; (800351c <_free_r+0x90>)
 80034a6:	6813      	ldr	r3, [r2, #0]
 80034a8:	2b00      	cmp	r3, #0
 80034aa:	d105      	bne.n	80034b8 <_free_r+0x2c>
 80034ac:	6063      	str	r3, [r4, #4]
 80034ae:	6014      	str	r4, [r2, #0]
 80034b0:	0028      	movs	r0, r5
 80034b2:	f000 f917 	bl	80036e4 <__malloc_unlock>
 80034b6:	bd70      	pop	{r4, r5, r6, pc}
 80034b8:	42a3      	cmp	r3, r4
 80034ba:	d908      	bls.n	80034ce <_free_r+0x42>
 80034bc:	6821      	ldr	r1, [r4, #0]
 80034be:	1860      	adds	r0, r4, r1
 80034c0:	4283      	cmp	r3, r0
 80034c2:	d1f3      	bne.n	80034ac <_free_r+0x20>
 80034c4:	6818      	ldr	r0, [r3, #0]
 80034c6:	685b      	ldr	r3, [r3, #4]
 80034c8:	1841      	adds	r1, r0, r1
 80034ca:	6021      	str	r1, [r4, #0]
 80034cc:	e7ee      	b.n	80034ac <_free_r+0x20>
 80034ce:	001a      	movs	r2, r3
 80034d0:	685b      	ldr	r3, [r3, #4]
 80034d2:	2b00      	cmp	r3, #0
 80034d4:	d001      	beq.n	80034da <_free_r+0x4e>
 80034d6:	42a3      	cmp	r3, r4
 80034d8:	d9f9      	bls.n	80034ce <_free_r+0x42>
 80034da:	6811      	ldr	r1, [r2, #0]
 80034dc:	1850      	adds	r0, r2, r1
 80034de:	42a0      	cmp	r0, r4
 80034e0:	d10b      	bne.n	80034fa <_free_r+0x6e>
 80034e2:	6820      	ldr	r0, [r4, #0]
 80034e4:	1809      	adds	r1, r1, r0
 80034e6:	1850      	adds	r0, r2, r1
 80034e8:	6011      	str	r1, [r2, #0]
 80034ea:	4283      	cmp	r3, r0
 80034ec:	d1e0      	bne.n	80034b0 <_free_r+0x24>
 80034ee:	6818      	ldr	r0, [r3, #0]
 80034f0:	685b      	ldr	r3, [r3, #4]
 80034f2:	1841      	adds	r1, r0, r1
 80034f4:	6011      	str	r1, [r2, #0]
 80034f6:	6053      	str	r3, [r2, #4]
 80034f8:	e7da      	b.n	80034b0 <_free_r+0x24>
 80034fa:	42a0      	cmp	r0, r4
 80034fc:	d902      	bls.n	8003504 <_free_r+0x78>
 80034fe:	230c      	movs	r3, #12
 8003500:	602b      	str	r3, [r5, #0]
 8003502:	e7d5      	b.n	80034b0 <_free_r+0x24>
 8003504:	6821      	ldr	r1, [r4, #0]
 8003506:	1860      	adds	r0, r4, r1
 8003508:	4283      	cmp	r3, r0
 800350a:	d103      	bne.n	8003514 <_free_r+0x88>
 800350c:	6818      	ldr	r0, [r3, #0]
 800350e:	685b      	ldr	r3, [r3, #4]
 8003510:	1841      	adds	r1, r0, r1
 8003512:	6021      	str	r1, [r4, #0]
 8003514:	6063      	str	r3, [r4, #4]
 8003516:	6054      	str	r4, [r2, #4]
 8003518:	e7ca      	b.n	80034b0 <_free_r+0x24>
 800351a:	46c0      	nop			; (mov r8, r8)
 800351c:	200001c8 	.word	0x200001c8

08003520 <sbrk_aligned>:
 8003520:	b570      	push	{r4, r5, r6, lr}
 8003522:	4e0f      	ldr	r6, [pc, #60]	; (8003560 <sbrk_aligned+0x40>)
 8003524:	000d      	movs	r5, r1
 8003526:	6831      	ldr	r1, [r6, #0]
 8003528:	0004      	movs	r4, r0
 800352a:	2900      	cmp	r1, #0
 800352c:	d102      	bne.n	8003534 <sbrk_aligned+0x14>
 800352e:	f000 f8bf 	bl	80036b0 <_sbrk_r>
 8003532:	6030      	str	r0, [r6, #0]
 8003534:	0029      	movs	r1, r5
 8003536:	0020      	movs	r0, r4
 8003538:	f000 f8ba 	bl	80036b0 <_sbrk_r>
 800353c:	1c43      	adds	r3, r0, #1
 800353e:	d00a      	beq.n	8003556 <sbrk_aligned+0x36>
 8003540:	2303      	movs	r3, #3
 8003542:	1cc5      	adds	r5, r0, #3
 8003544:	439d      	bics	r5, r3
 8003546:	42a8      	cmp	r0, r5
 8003548:	d007      	beq.n	800355a <sbrk_aligned+0x3a>
 800354a:	1a29      	subs	r1, r5, r0
 800354c:	0020      	movs	r0, r4
 800354e:	f000 f8af 	bl	80036b0 <_sbrk_r>
 8003552:	1c43      	adds	r3, r0, #1
 8003554:	d101      	bne.n	800355a <sbrk_aligned+0x3a>
 8003556:	2501      	movs	r5, #1
 8003558:	426d      	negs	r5, r5
 800355a:	0028      	movs	r0, r5
 800355c:	bd70      	pop	{r4, r5, r6, pc}
 800355e:	46c0      	nop			; (mov r8, r8)
 8003560:	200001cc 	.word	0x200001cc

08003564 <_malloc_r>:
 8003564:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003566:	2203      	movs	r2, #3
 8003568:	1ccb      	adds	r3, r1, #3
 800356a:	4393      	bics	r3, r2
 800356c:	3308      	adds	r3, #8
 800356e:	0006      	movs	r6, r0
 8003570:	001f      	movs	r7, r3
 8003572:	2b0c      	cmp	r3, #12
 8003574:	d232      	bcs.n	80035dc <_malloc_r+0x78>
 8003576:	270c      	movs	r7, #12
 8003578:	42b9      	cmp	r1, r7
 800357a:	d831      	bhi.n	80035e0 <_malloc_r+0x7c>
 800357c:	0030      	movs	r0, r6
 800357e:	f000 f8a9 	bl	80036d4 <__malloc_lock>
 8003582:	4d32      	ldr	r5, [pc, #200]	; (800364c <_malloc_r+0xe8>)
 8003584:	682b      	ldr	r3, [r5, #0]
 8003586:	001c      	movs	r4, r3
 8003588:	2c00      	cmp	r4, #0
 800358a:	d12e      	bne.n	80035ea <_malloc_r+0x86>
 800358c:	0039      	movs	r1, r7
 800358e:	0030      	movs	r0, r6
 8003590:	f7ff ffc6 	bl	8003520 <sbrk_aligned>
 8003594:	0004      	movs	r4, r0
 8003596:	1c43      	adds	r3, r0, #1
 8003598:	d11e      	bne.n	80035d8 <_malloc_r+0x74>
 800359a:	682c      	ldr	r4, [r5, #0]
 800359c:	0025      	movs	r5, r4
 800359e:	2d00      	cmp	r5, #0
 80035a0:	d14a      	bne.n	8003638 <_malloc_r+0xd4>
 80035a2:	6823      	ldr	r3, [r4, #0]
 80035a4:	0029      	movs	r1, r5
 80035a6:	18e3      	adds	r3, r4, r3
 80035a8:	0030      	movs	r0, r6
 80035aa:	9301      	str	r3, [sp, #4]
 80035ac:	f000 f880 	bl	80036b0 <_sbrk_r>
 80035b0:	9b01      	ldr	r3, [sp, #4]
 80035b2:	4283      	cmp	r3, r0
 80035b4:	d143      	bne.n	800363e <_malloc_r+0xda>
 80035b6:	6823      	ldr	r3, [r4, #0]
 80035b8:	3703      	adds	r7, #3
 80035ba:	1aff      	subs	r7, r7, r3
 80035bc:	2303      	movs	r3, #3
 80035be:	439f      	bics	r7, r3
 80035c0:	3708      	adds	r7, #8
 80035c2:	2f0c      	cmp	r7, #12
 80035c4:	d200      	bcs.n	80035c8 <_malloc_r+0x64>
 80035c6:	270c      	movs	r7, #12
 80035c8:	0039      	movs	r1, r7
 80035ca:	0030      	movs	r0, r6
 80035cc:	f7ff ffa8 	bl	8003520 <sbrk_aligned>
 80035d0:	1c43      	adds	r3, r0, #1
 80035d2:	d034      	beq.n	800363e <_malloc_r+0xda>
 80035d4:	6823      	ldr	r3, [r4, #0]
 80035d6:	19df      	adds	r7, r3, r7
 80035d8:	6027      	str	r7, [r4, #0]
 80035da:	e013      	b.n	8003604 <_malloc_r+0xa0>
 80035dc:	2b00      	cmp	r3, #0
 80035de:	dacb      	bge.n	8003578 <_malloc_r+0x14>
 80035e0:	230c      	movs	r3, #12
 80035e2:	2500      	movs	r5, #0
 80035e4:	6033      	str	r3, [r6, #0]
 80035e6:	0028      	movs	r0, r5
 80035e8:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80035ea:	6822      	ldr	r2, [r4, #0]
 80035ec:	1bd1      	subs	r1, r2, r7
 80035ee:	d420      	bmi.n	8003632 <_malloc_r+0xce>
 80035f0:	290b      	cmp	r1, #11
 80035f2:	d917      	bls.n	8003624 <_malloc_r+0xc0>
 80035f4:	19e2      	adds	r2, r4, r7
 80035f6:	6027      	str	r7, [r4, #0]
 80035f8:	42a3      	cmp	r3, r4
 80035fa:	d111      	bne.n	8003620 <_malloc_r+0xbc>
 80035fc:	602a      	str	r2, [r5, #0]
 80035fe:	6863      	ldr	r3, [r4, #4]
 8003600:	6011      	str	r1, [r2, #0]
 8003602:	6053      	str	r3, [r2, #4]
 8003604:	0030      	movs	r0, r6
 8003606:	0025      	movs	r5, r4
 8003608:	f000 f86c 	bl	80036e4 <__malloc_unlock>
 800360c:	2207      	movs	r2, #7
 800360e:	350b      	adds	r5, #11
 8003610:	1d23      	adds	r3, r4, #4
 8003612:	4395      	bics	r5, r2
 8003614:	1aea      	subs	r2, r5, r3
 8003616:	429d      	cmp	r5, r3
 8003618:	d0e5      	beq.n	80035e6 <_malloc_r+0x82>
 800361a:	1b5b      	subs	r3, r3, r5
 800361c:	50a3      	str	r3, [r4, r2]
 800361e:	e7e2      	b.n	80035e6 <_malloc_r+0x82>
 8003620:	605a      	str	r2, [r3, #4]
 8003622:	e7ec      	b.n	80035fe <_malloc_r+0x9a>
 8003624:	6862      	ldr	r2, [r4, #4]
 8003626:	42a3      	cmp	r3, r4
 8003628:	d101      	bne.n	800362e <_malloc_r+0xca>
 800362a:	602a      	str	r2, [r5, #0]
 800362c:	e7ea      	b.n	8003604 <_malloc_r+0xa0>
 800362e:	605a      	str	r2, [r3, #4]
 8003630:	e7e8      	b.n	8003604 <_malloc_r+0xa0>
 8003632:	0023      	movs	r3, r4
 8003634:	6864      	ldr	r4, [r4, #4]
 8003636:	e7a7      	b.n	8003588 <_malloc_r+0x24>
 8003638:	002c      	movs	r4, r5
 800363a:	686d      	ldr	r5, [r5, #4]
 800363c:	e7af      	b.n	800359e <_malloc_r+0x3a>
 800363e:	230c      	movs	r3, #12
 8003640:	0030      	movs	r0, r6
 8003642:	6033      	str	r3, [r6, #0]
 8003644:	f000 f84e 	bl	80036e4 <__malloc_unlock>
 8003648:	e7cd      	b.n	80035e6 <_malloc_r+0x82>
 800364a:	46c0      	nop			; (mov r8, r8)
 800364c:	200001c8 	.word	0x200001c8

08003650 <_realloc_r>:
 8003650:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003652:	0007      	movs	r7, r0
 8003654:	000e      	movs	r6, r1
 8003656:	0014      	movs	r4, r2
 8003658:	2900      	cmp	r1, #0
 800365a:	d105      	bne.n	8003668 <_realloc_r+0x18>
 800365c:	0011      	movs	r1, r2
 800365e:	f7ff ff81 	bl	8003564 <_malloc_r>
 8003662:	0005      	movs	r5, r0
 8003664:	0028      	movs	r0, r5
 8003666:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8003668:	2a00      	cmp	r2, #0
 800366a:	d103      	bne.n	8003674 <_realloc_r+0x24>
 800366c:	f7ff ff0e 	bl	800348c <_free_r>
 8003670:	0025      	movs	r5, r4
 8003672:	e7f7      	b.n	8003664 <_realloc_r+0x14>
 8003674:	f000 f83e 	bl	80036f4 <_malloc_usable_size_r>
 8003678:	9001      	str	r0, [sp, #4]
 800367a:	4284      	cmp	r4, r0
 800367c:	d803      	bhi.n	8003686 <_realloc_r+0x36>
 800367e:	0035      	movs	r5, r6
 8003680:	0843      	lsrs	r3, r0, #1
 8003682:	42a3      	cmp	r3, r4
 8003684:	d3ee      	bcc.n	8003664 <_realloc_r+0x14>
 8003686:	0021      	movs	r1, r4
 8003688:	0038      	movs	r0, r7
 800368a:	f7ff ff6b 	bl	8003564 <_malloc_r>
 800368e:	1e05      	subs	r5, r0, #0
 8003690:	d0e8      	beq.n	8003664 <_realloc_r+0x14>
 8003692:	9b01      	ldr	r3, [sp, #4]
 8003694:	0022      	movs	r2, r4
 8003696:	429c      	cmp	r4, r3
 8003698:	d900      	bls.n	800369c <_realloc_r+0x4c>
 800369a:	001a      	movs	r2, r3
 800369c:	0031      	movs	r1, r6
 800369e:	0028      	movs	r0, r5
 80036a0:	f7ff fed7 	bl	8003452 <memcpy>
 80036a4:	0031      	movs	r1, r6
 80036a6:	0038      	movs	r0, r7
 80036a8:	f7ff fef0 	bl	800348c <_free_r>
 80036ac:	e7da      	b.n	8003664 <_realloc_r+0x14>
	...

080036b0 <_sbrk_r>:
 80036b0:	2300      	movs	r3, #0
 80036b2:	b570      	push	{r4, r5, r6, lr}
 80036b4:	4d06      	ldr	r5, [pc, #24]	; (80036d0 <_sbrk_r+0x20>)
 80036b6:	0004      	movs	r4, r0
 80036b8:	0008      	movs	r0, r1
 80036ba:	602b      	str	r3, [r5, #0]
 80036bc:	f7fd f87a 	bl	80007b4 <_sbrk>
 80036c0:	1c43      	adds	r3, r0, #1
 80036c2:	d103      	bne.n	80036cc <_sbrk_r+0x1c>
 80036c4:	682b      	ldr	r3, [r5, #0]
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	d000      	beq.n	80036cc <_sbrk_r+0x1c>
 80036ca:	6023      	str	r3, [r4, #0]
 80036cc:	bd70      	pop	{r4, r5, r6, pc}
 80036ce:	46c0      	nop			; (mov r8, r8)
 80036d0:	200001d0 	.word	0x200001d0

080036d4 <__malloc_lock>:
 80036d4:	b510      	push	{r4, lr}
 80036d6:	4802      	ldr	r0, [pc, #8]	; (80036e0 <__malloc_lock+0xc>)
 80036d8:	f000 f814 	bl	8003704 <__retarget_lock_acquire_recursive>
 80036dc:	bd10      	pop	{r4, pc}
 80036de:	46c0      	nop			; (mov r8, r8)
 80036e0:	200001d4 	.word	0x200001d4

080036e4 <__malloc_unlock>:
 80036e4:	b510      	push	{r4, lr}
 80036e6:	4802      	ldr	r0, [pc, #8]	; (80036f0 <__malloc_unlock+0xc>)
 80036e8:	f000 f80d 	bl	8003706 <__retarget_lock_release_recursive>
 80036ec:	bd10      	pop	{r4, pc}
 80036ee:	46c0      	nop			; (mov r8, r8)
 80036f0:	200001d4 	.word	0x200001d4

080036f4 <_malloc_usable_size_r>:
 80036f4:	1f0b      	subs	r3, r1, #4
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	1f18      	subs	r0, r3, #4
 80036fa:	2b00      	cmp	r3, #0
 80036fc:	da01      	bge.n	8003702 <_malloc_usable_size_r+0xe>
 80036fe:	580b      	ldr	r3, [r1, r0]
 8003700:	18c0      	adds	r0, r0, r3
 8003702:	4770      	bx	lr

08003704 <__retarget_lock_acquire_recursive>:
 8003704:	4770      	bx	lr

08003706 <__retarget_lock_release_recursive>:
 8003706:	4770      	bx	lr

08003708 <_init>:
 8003708:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800370a:	46c0      	nop			; (mov r8, r8)
 800370c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800370e:	bc08      	pop	{r3}
 8003710:	469e      	mov	lr, r3
 8003712:	4770      	bx	lr

08003714 <_fini>:
 8003714:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003716:	46c0      	nop			; (mov r8, r8)
 8003718:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800371a:	bc08      	pop	{r3}
 800371c:	469e      	mov	lr, r3
 800371e:	4770      	bx	lr
