Analysis & Synthesis report for DE1_SoC_Computer
Fri Mar 01 15:26:16 2024
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
 12. State Machine - |DE1_SoC_Computer|vga_driver:VGA1|v_state
 13. State Machine - |DE1_SoC_Computer|vga_driver:VGA1|h_state
 14. State Machine - |DE1_SoC_Computer|current_state2
 15. Registers Protected by Synthesis
 16. Registers Removed During Synthesis
 17. Removed Registers Triggering Further Register Optimizations
 18. General Register Statistics
 19. Inverted Register Statistics
 20. Registers Packed Into Inferred Megafunctions
 21. Multiplexer Restructuring Statistics (Restructuring Performed)
 22. Source assignments for Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll
 23. Source assignments for Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0
 24. Source assignments for Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad
 25. Source assignments for Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated
 26. Source assignments for Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
 27. Source assignments for Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
 28. Source assignments for Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
 29. Source assignments for Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
 30. Source assignments for Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0
 31. Source assignments for Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct
 32. Source assignments for Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll
 33. Source assignments for Computer_System:The_System|Computer_System_Onchip_SRAM:onchip_sram|altsyncram:the_altsyncram|altsyncram_1k52:auto_generated
 34. Source assignments for Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_demux:cmd_demux
 35. Source assignments for Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_demux:cmd_demux_001
 36. Source assignments for Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_rsp_demux:rsp_demux
 37. Source assignments for Computer_System:The_System|altera_reset_controller:rst_controller
 38. Source assignments for Computer_System:The_System|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 39. Source assignments for Computer_System:The_System|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 40. Source assignments for Computer_System:The_System|altera_reset_controller:rst_controller_001
 41. Source assignments for Computer_System:The_System|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 42. Source assignments for Computer_System:The_System|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 43. Source assignments for Computer_System:The_System|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1
 44. Source assignments for Computer_System:The_System|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1
 45. Source assignments for M10K:gen_solvers[27].M1|altsyncram:mem_rtl_0|altsyncram_fpk1:auto_generated
 46. Source assignments for M10K:gen_solvers[26].M1|altsyncram:mem_rtl_0|altsyncram_fpk1:auto_generated
 47. Source assignments for M10K:gen_solvers[25].M1|altsyncram:mem_rtl_0|altsyncram_fpk1:auto_generated
 48. Source assignments for M10K:gen_solvers[24].M1|altsyncram:mem_rtl_0|altsyncram_fpk1:auto_generated
 49. Source assignments for M10K:gen_solvers[23].M1|altsyncram:mem_rtl_0|altsyncram_fpk1:auto_generated
 50. Source assignments for M10K:gen_solvers[22].M1|altsyncram:mem_rtl_0|altsyncram_fpk1:auto_generated
 51. Source assignments for M10K:gen_solvers[21].M1|altsyncram:mem_rtl_0|altsyncram_fpk1:auto_generated
 52. Source assignments for M10K:gen_solvers[20].M1|altsyncram:mem_rtl_0|altsyncram_fpk1:auto_generated
 53. Source assignments for M10K:gen_solvers[19].M1|altsyncram:mem_rtl_0|altsyncram_fpk1:auto_generated
 54. Source assignments for M10K:gen_solvers[18].M1|altsyncram:mem_rtl_0|altsyncram_fpk1:auto_generated
 55. Source assignments for M10K:gen_solvers[17].M1|altsyncram:mem_rtl_0|altsyncram_fpk1:auto_generated
 56. Source assignments for M10K:gen_solvers[16].M1|altsyncram:mem_rtl_0|altsyncram_fpk1:auto_generated
 57. Source assignments for M10K:gen_solvers[15].M1|altsyncram:mem_rtl_0|altsyncram_fpk1:auto_generated
 58. Source assignments for M10K:gen_solvers[14].M1|altsyncram:mem_rtl_0|altsyncram_fpk1:auto_generated
 59. Source assignments for M10K:gen_solvers[13].M1|altsyncram:mem_rtl_0|altsyncram_fpk1:auto_generated
 60. Source assignments for M10K:gen_solvers[12].M1|altsyncram:mem_rtl_0|altsyncram_fpk1:auto_generated
 61. Source assignments for M10K:gen_solvers[11].M1|altsyncram:mem_rtl_0|altsyncram_fpk1:auto_generated
 62. Source assignments for M10K:gen_solvers[10].M1|altsyncram:mem_rtl_0|altsyncram_fpk1:auto_generated
 63. Source assignments for M10K:gen_solvers[9].M1|altsyncram:mem_rtl_0|altsyncram_fpk1:auto_generated
 64. Source assignments for M10K:gen_solvers[8].M1|altsyncram:mem_rtl_0|altsyncram_fpk1:auto_generated
 65. Source assignments for M10K:gen_solvers[7].M1|altsyncram:mem_rtl_0|altsyncram_fpk1:auto_generated
 66. Source assignments for M10K:gen_solvers[6].M1|altsyncram:mem_rtl_0|altsyncram_fpk1:auto_generated
 67. Source assignments for M10K:gen_solvers[5].M1|altsyncram:mem_rtl_0|altsyncram_fpk1:auto_generated
 68. Source assignments for M10K:gen_solvers[4].M1|altsyncram:mem_rtl_0|altsyncram_fpk1:auto_generated
 69. Source assignments for M10K:gen_solvers[3].M1|altsyncram:mem_rtl_0|altsyncram_fpk1:auto_generated
 70. Source assignments for M10K:gen_solvers[2].M1|altsyncram:mem_rtl_0|altsyncram_fpk1:auto_generated
 71. Source assignments for M10K:gen_solvers[1].M1|altsyncram:mem_rtl_0|altsyncram_fpk1:auto_generated
 72. Source assignments for M10K:gen_solvers[0].M1|altsyncram:mem_rtl_0|altsyncram_fpk1:auto_generated
 73. Parameter Settings for User Entity Instance: Top-level Entity: |DE1_SoC_Computer
 74. Parameter Settings for User Entity Instance: mandelbrot_iterate:gen_solvers[0].insts
 75. Parameter Settings for User Entity Instance: mandelbrot_iterate:gen_solvers[1].insts
 76. Parameter Settings for User Entity Instance: mandelbrot_iterate:gen_solvers[2].insts
 77. Parameter Settings for User Entity Instance: mandelbrot_iterate:gen_solvers[3].insts
 78. Parameter Settings for User Entity Instance: mandelbrot_iterate:gen_solvers[4].insts
 79. Parameter Settings for User Entity Instance: mandelbrot_iterate:gen_solvers[5].insts
 80. Parameter Settings for User Entity Instance: mandelbrot_iterate:gen_solvers[6].insts
 81. Parameter Settings for User Entity Instance: mandelbrot_iterate:gen_solvers[7].insts
 82. Parameter Settings for User Entity Instance: mandelbrot_iterate:gen_solvers[8].insts
 83. Parameter Settings for User Entity Instance: mandelbrot_iterate:gen_solvers[9].insts
 84. Parameter Settings for User Entity Instance: mandelbrot_iterate:gen_solvers[10].insts
 85. Parameter Settings for User Entity Instance: mandelbrot_iterate:gen_solvers[11].insts
 86. Parameter Settings for User Entity Instance: mandelbrot_iterate:gen_solvers[12].insts
 87. Parameter Settings for User Entity Instance: mandelbrot_iterate:gen_solvers[13].insts
 88. Parameter Settings for User Entity Instance: mandelbrot_iterate:gen_solvers[14].insts
 89. Parameter Settings for User Entity Instance: mandelbrot_iterate:gen_solvers[15].insts
 90. Parameter Settings for User Entity Instance: mandelbrot_iterate:gen_solvers[16].insts
 91. Parameter Settings for User Entity Instance: mandelbrot_iterate:gen_solvers[17].insts
 92. Parameter Settings for User Entity Instance: mandelbrot_iterate:gen_solvers[18].insts
 93. Parameter Settings for User Entity Instance: mandelbrot_iterate:gen_solvers[19].insts
 94. Parameter Settings for User Entity Instance: mandelbrot_iterate:gen_solvers[20].insts
 95. Parameter Settings for User Entity Instance: mandelbrot_iterate:gen_solvers[21].insts
 96. Parameter Settings for User Entity Instance: mandelbrot_iterate:gen_solvers[22].insts
 97. Parameter Settings for User Entity Instance: mandelbrot_iterate:gen_solvers[23].insts
 98. Parameter Settings for User Entity Instance: mandelbrot_iterate:gen_solvers[24].insts
 99. Parameter Settings for User Entity Instance: mandelbrot_iterate:gen_solvers[25].insts
100. Parameter Settings for User Entity Instance: mandelbrot_iterate:gen_solvers[26].insts
101. Parameter Settings for User Entity Instance: mandelbrot_iterate:gen_solvers[27].insts
102. Parameter Settings for User Entity Instance: video_pll:pll1|video_pll_0002:video_pll_inst|altera_pll:altera_pll_i
103. Parameter Settings for User Entity Instance: pll2:pll2|pll2_0002:pll2_inst|altera_pll:altera_pll_i
104. Parameter Settings for User Entity Instance: vga_driver:VGA1
105. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps
106. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll
107. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0
108. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy
109. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc
110. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads
111. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads
112. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc
113. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc
114. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc
115. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc
116. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc
117. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc
118. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc
119. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc
120. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc
121. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc
122. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc
123. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc
124. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc
125. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc
126. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc
127. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc
128. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc
129. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc
130. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc
131. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc
132. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc
133. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc
134. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc
135. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc
136. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc
137. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad
138. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad
139. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad
140. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad
141. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad
142. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs
143. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
144. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs
145. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
146. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs
147. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
148. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs
149. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
150. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hhp_qseq_synth_top:seq
151. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0
152. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct
153. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll
154. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_Onchip_SRAM:onchip_sram|altsyncram:the_altsyncram
155. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_System_PLL:system_pll|Computer_System_System_PLL_sys_pll:sys_pll|altera_pll:altera_pll_i
156. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_sram_s2_translator
157. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent
158. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size
159. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_sram_s2_agent
160. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_sram_s2_agent|altera_merlin_burst_uncompressor:uncompressor
161. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo
162. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rdata_fifo
163. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_router:router|Computer_System_mm_interconnect_0_router_default_decode:the_default_decode
164. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_router:router_001|Computer_System_mm_interconnect_0_router_default_decode:the_default_decode
165. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_router_002:router_002|Computer_System_mm_interconnect_0_router_002_default_decode:the_default_decode
166. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter
167. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter
168. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size
169. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment
170. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min
171. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub
172. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract
173. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub
174. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract
175. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub
176. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract
177. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub
178. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract
179. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub
180. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract
181. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub
182. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract
183. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb
184. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
185. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter
186. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor
187. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_cmd_width_adapter
188. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_cmd_width_adapter|altera_merlin_address_alignment:check_and_align_address_to_size
189. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
190. Parameter Settings for User Entity Instance: Computer_System:The_System|altera_reset_controller:rst_controller
191. Parameter Settings for User Entity Instance: Computer_System:The_System|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
192. Parameter Settings for User Entity Instance: Computer_System:The_System|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
193. Parameter Settings for User Entity Instance: Computer_System:The_System|altera_reset_controller:rst_controller_001
194. Parameter Settings for User Entity Instance: Computer_System:The_System|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
195. Parameter Settings for User Entity Instance: Computer_System:The_System|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
196. Parameter Settings for User Entity Instance: Computer_System:The_System|altera_reset_controller:rst_controller_002
197. Parameter Settings for User Entity Instance: Computer_System:The_System|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1
198. Parameter Settings for User Entity Instance: Computer_System:The_System|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1
199. Parameter Settings for Inferred Entity Instance: M10K:gen_solvers[27].M1|altsyncram:mem_rtl_0
200. Parameter Settings for Inferred Entity Instance: M10K:gen_solvers[26].M1|altsyncram:mem_rtl_0
201. Parameter Settings for Inferred Entity Instance: M10K:gen_solvers[25].M1|altsyncram:mem_rtl_0
202. Parameter Settings for Inferred Entity Instance: M10K:gen_solvers[24].M1|altsyncram:mem_rtl_0
203. Parameter Settings for Inferred Entity Instance: M10K:gen_solvers[23].M1|altsyncram:mem_rtl_0
204. Parameter Settings for Inferred Entity Instance: M10K:gen_solvers[22].M1|altsyncram:mem_rtl_0
205. Parameter Settings for Inferred Entity Instance: M10K:gen_solvers[21].M1|altsyncram:mem_rtl_0
206. Parameter Settings for Inferred Entity Instance: M10K:gen_solvers[20].M1|altsyncram:mem_rtl_0
207. Parameter Settings for Inferred Entity Instance: M10K:gen_solvers[19].M1|altsyncram:mem_rtl_0
208. Parameter Settings for Inferred Entity Instance: M10K:gen_solvers[18].M1|altsyncram:mem_rtl_0
209. Parameter Settings for Inferred Entity Instance: M10K:gen_solvers[17].M1|altsyncram:mem_rtl_0
210. Parameter Settings for Inferred Entity Instance: M10K:gen_solvers[16].M1|altsyncram:mem_rtl_0
211. Parameter Settings for Inferred Entity Instance: M10K:gen_solvers[15].M1|altsyncram:mem_rtl_0
212. Parameter Settings for Inferred Entity Instance: M10K:gen_solvers[14].M1|altsyncram:mem_rtl_0
213. Parameter Settings for Inferred Entity Instance: M10K:gen_solvers[13].M1|altsyncram:mem_rtl_0
214. Parameter Settings for Inferred Entity Instance: M10K:gen_solvers[12].M1|altsyncram:mem_rtl_0
215. Parameter Settings for Inferred Entity Instance: M10K:gen_solvers[11].M1|altsyncram:mem_rtl_0
216. Parameter Settings for Inferred Entity Instance: M10K:gen_solvers[10].M1|altsyncram:mem_rtl_0
217. Parameter Settings for Inferred Entity Instance: M10K:gen_solvers[9].M1|altsyncram:mem_rtl_0
218. Parameter Settings for Inferred Entity Instance: M10K:gen_solvers[8].M1|altsyncram:mem_rtl_0
219. Parameter Settings for Inferred Entity Instance: M10K:gen_solvers[7].M1|altsyncram:mem_rtl_0
220. Parameter Settings for Inferred Entity Instance: M10K:gen_solvers[6].M1|altsyncram:mem_rtl_0
221. Parameter Settings for Inferred Entity Instance: M10K:gen_solvers[5].M1|altsyncram:mem_rtl_0
222. Parameter Settings for Inferred Entity Instance: M10K:gen_solvers[4].M1|altsyncram:mem_rtl_0
223. Parameter Settings for Inferred Entity Instance: M10K:gen_solvers[3].M1|altsyncram:mem_rtl_0
224. Parameter Settings for Inferred Entity Instance: M10K:gen_solvers[2].M1|altsyncram:mem_rtl_0
225. Parameter Settings for Inferred Entity Instance: M10K:gen_solvers[1].M1|altsyncram:mem_rtl_0
226. Parameter Settings for Inferred Entity Instance: M10K:gen_solvers[0].M1|altsyncram:mem_rtl_0
227. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod1
228. Parameter Settings for Inferred Entity Instance: lpm_divide:Div2
229. Parameter Settings for Inferred Entity Instance: lpm_divide:Div0
230. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod0
231. Parameter Settings for Inferred Entity Instance: lpm_divide:Div1
232. altsyncram Parameter Settings by Entity Instance
233. Port Connectivity Checks: "Computer_System:The_System|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1"
234. Port Connectivity Checks: "Computer_System:The_System|altera_reset_controller:rst_controller_002"
235. Port Connectivity Checks: "Computer_System:The_System|altera_reset_controller:rst_controller_001"
236. Port Connectivity Checks: "Computer_System:The_System|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
237. Port Connectivity Checks: "Computer_System:The_System|altera_reset_controller:rst_controller"
238. Port Connectivity Checks: "Computer_System:The_System|Computer_System_irq_mapper:irq_mapper_001"
239. Port Connectivity Checks: "Computer_System:The_System|Computer_System_irq_mapper:irq_mapper"
240. Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_cmd_width_adapter|altera_merlin_address_alignment:check_and_align_address_to_size"
241. Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_cmd_width_adapter"
242. Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor"
243. Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter"
244. Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
245. Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub"
246. Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub"
247. Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub"
248. Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub"
249. Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub"
250. Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract"
251. Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub"
252. Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min"
253. Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size"
254. Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_router_002:router_002|Computer_System_mm_interconnect_0_router_002_default_decode:the_default_decode"
255. Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_router:router|Computer_System_mm_interconnect_0_router_default_decode:the_default_decode"
256. Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rdata_fifo"
257. Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo"
258. Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_sram_s2_agent"
259. Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size"
260. Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent"
261. Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_sram_s2_translator"
262. Port Connectivity Checks: "Computer_System:The_System|Computer_System_System_PLL:system_pll|Computer_System_System_PLL_sys_pll:sys_pll|altera_pll:altera_pll_i"
263. Port Connectivity Checks: "Computer_System:The_System|Computer_System_Onchip_SRAM:onchip_sram"
264. Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"
265. Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst"
266. Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs"
267. Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad"
268. Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad"
269. Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad"
270. Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad"
271. Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc"
272. Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc"
273. Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc"
274. Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc"
275. Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc"
276. Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc"
277. Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc"
278. Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc"
279. Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc"
280. Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc"
281. Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc"
282. Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc"
283. Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc"
284. Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc"
285. Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc"
286. Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc"
287. Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc"
288. Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc"
289. Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc"
290. Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc"
291. Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc"
292. Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc"
293. Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc"
294. Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc"
295. Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc"
296. Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads"
297. Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"
298. Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"
299. Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"
300. Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst"
301. Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps"
302. Port Connectivity Checks: "Computer_System:The_System"
303. Port Connectivity Checks: "pll2:pll2"
304. Port Connectivity Checks: "video_pll:pll1"
305. Port Connectivity Checks: "mandelbrot_iterate:gen_solvers[27].insts"
306. Port Connectivity Checks: "mandelbrot_iterate:gen_solvers[26].insts"
307. Port Connectivity Checks: "mandelbrot_iterate:gen_solvers[25].insts"
308. Port Connectivity Checks: "mandelbrot_iterate:gen_solvers[24].insts"
309. Port Connectivity Checks: "mandelbrot_iterate:gen_solvers[23].insts"
310. Port Connectivity Checks: "mandelbrot_iterate:gen_solvers[22].insts"
311. Port Connectivity Checks: "mandelbrot_iterate:gen_solvers[21].insts"
312. Port Connectivity Checks: "mandelbrot_iterate:gen_solvers[20].insts"
313. Port Connectivity Checks: "mandelbrot_iterate:gen_solvers[19].insts"
314. Port Connectivity Checks: "mandelbrot_iterate:gen_solvers[18].insts"
315. Port Connectivity Checks: "mandelbrot_iterate:gen_solvers[17].insts"
316. Port Connectivity Checks: "mandelbrot_iterate:gen_solvers[16].insts"
317. Port Connectivity Checks: "mandelbrot_iterate:gen_solvers[15].insts"
318. Port Connectivity Checks: "mandelbrot_iterate:gen_solvers[14].insts"
319. Port Connectivity Checks: "mandelbrot_iterate:gen_solvers[13].insts"
320. Port Connectivity Checks: "mandelbrot_iterate:gen_solvers[12].insts"
321. Port Connectivity Checks: "mandelbrot_iterate:gen_solvers[11].insts"
322. Port Connectivity Checks: "mandelbrot_iterate:gen_solvers[10].insts"
323. Port Connectivity Checks: "mandelbrot_iterate:gen_solvers[9].insts"
324. Port Connectivity Checks: "mandelbrot_iterate:gen_solvers[8].insts"
325. Port Connectivity Checks: "mandelbrot_iterate:gen_solvers[7].insts"
326. Port Connectivity Checks: "mandelbrot_iterate:gen_solvers[6].insts"
327. Port Connectivity Checks: "mandelbrot_iterate:gen_solvers[5].insts"
328. Port Connectivity Checks: "mandelbrot_iterate:gen_solvers[4].insts"
329. Port Connectivity Checks: "mandelbrot_iterate:gen_solvers[3].insts"
330. Port Connectivity Checks: "mandelbrot_iterate:gen_solvers[2].insts"
331. Port Connectivity Checks: "mandelbrot_iterate:gen_solvers[1].insts"
332. Port Connectivity Checks: "mandelbrot_iterate:gen_solvers[0].insts|signed_mult:inst3"
333. Port Connectivity Checks: "mandelbrot_iterate:gen_solvers[0].insts"
334. Port Connectivity Checks: "HexDigit:Digit5"
335. Port Connectivity Checks: "HexDigit:Digit4"
336. Port Connectivity Checks: "HexDigit:Digit1"
337. Port Connectivity Checks: "HexDigit:Digit0"
338. Post-Synthesis Netlist Statistics for Top Partition
339. Post-Synthesis Netlist Statistics for Partition Computer_System_ARM_A9_HPS_hps_io_border:border
340. Elapsed Time Per Partition
341. Analysis & Synthesis Messages
342. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Fri Mar 01 15:26:16 2024       ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                   ; DE1_SoC_Computer                            ;
; Top-level Entity Name           ; DE1_SoC_Computer                            ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 9615                                        ;
; Total pins                      ; 368                                         ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 2,696,416                                   ;
; Total DSP Blocks                ; 85                                          ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 3                                           ;
; Total DLLs                      ; 1                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; DE1_SoC_Computer   ; DE1_SoC_Computer   ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Maximum processors allowed for parallel compilation                             ; All                ;                    ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 20          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 5.43        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  42.0%      ;
;     Processor 3            ;  41.9%      ;
;     Processor 4            ;  41.9%      ;
;     Processor 5            ;  39.7%      ;
;     Processor 6            ;  39.7%      ;
;     Processor 7            ;  39.7%      ;
;     Processor 8            ;  39.7%      ;
;     Processor 9            ;  39.7%      ;
;     Processor 10           ;  39.7%      ;
;     Processor 11           ;  39.7%      ;
;     Processor 12           ;  39.7%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; File Name with User-Entered Path                                                                            ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                                                                                                                                     ; Library         ;
+-------------------------------------------------------------------------------------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Computer_System/synthesis/Computer_System.v                                                                 ; yes             ; User Verilog HDL File        ; C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/Computer_System/synthesis/Computer_System.v                                                                 ; Computer_System ;
; Computer_System/synthesis/submodules/altera_reset_controller.v                                              ; yes             ; User Verilog HDL File        ; C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_reset_controller.v                                              ; Computer_System ;
; Computer_System/synthesis/submodules/altera_reset_synchronizer.v                                            ; yes             ; User Verilog HDL File        ; C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_reset_synchronizer.v                                            ; Computer_System ;
; Computer_System/synthesis/submodules/Computer_System_irq_mapper.sv                                          ; yes             ; User SystemVerilog HDL File  ; C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_irq_mapper.sv                                          ; Computer_System ;
; Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v                                    ; yes             ; User Verilog HDL File        ; C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v                                    ; Computer_System ;
; Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter.v                  ; yes             ; User Verilog HDL File        ; C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter.v                  ; Computer_System ;
; Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; yes             ; User SystemVerilog HDL File  ; C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; Computer_System ;
; Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv                                         ; yes             ; User SystemVerilog HDL File  ; C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv                                         ; Computer_System ;
; Computer_System/synthesis/submodules/altera_merlin_address_alignment.sv                                     ; yes             ; User SystemVerilog HDL File  ; C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_merlin_address_alignment.sv                                     ; Computer_System ;
; Computer_System/synthesis/submodules/altera_merlin_burst_uncompressor.sv                                    ; yes             ; User SystemVerilog HDL File  ; C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_uncompressor.sv                                    ; Computer_System ;
; Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux.sv                           ; yes             ; User SystemVerilog HDL File  ; C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux.sv                           ; Computer_System ;
; Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv                                            ; yes             ; User SystemVerilog HDL File  ; C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv                                            ; Computer_System ;
; Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux.sv                         ; yes             ; User SystemVerilog HDL File  ; C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux.sv                         ; Computer_System ;
; Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux.sv                           ; yes             ; User SystemVerilog HDL File  ; C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux.sv                           ; Computer_System ;
; Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux.sv                         ; yes             ; User SystemVerilog HDL File  ; C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux.sv                         ; Computer_System ;
; Computer_System/synthesis/submodules/altera_merlin_burst_adapter.sv                                         ; yes             ; User SystemVerilog HDL File  ; C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter.sv                                         ; Computer_System ;
; Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv                                    ; yes             ; User SystemVerilog HDL File  ; C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv                                    ; Computer_System ;
; Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv                        ; yes             ; User SystemVerilog HDL File  ; C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv                        ; Computer_System ;
; Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv                            ; yes             ; User SystemVerilog HDL File  ; C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv                            ; Computer_System ;
; Computer_System/synthesis/submodules/altera_avalon_sc_fifo.v                                                ; yes             ; User Verilog HDL File        ; C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_avalon_sc_fifo.v                                                ; Computer_System ;
; Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv                                           ; yes             ; User SystemVerilog HDL File  ; C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv                                           ; Computer_System ;
; Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv                                         ; yes             ; User SystemVerilog HDL File  ; C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv                                         ; Computer_System ;
; Computer_System/synthesis/submodules/altera_merlin_slave_translator.sv                                      ; yes             ; User SystemVerilog HDL File  ; C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_translator.sv                                      ; Computer_System ;
; Computer_System/synthesis/submodules/Computer_System_System_PLL.v                                           ; yes             ; User Verilog HDL File        ; C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_System_PLL.v                                           ; Computer_System ;
; Computer_System/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v                            ; yes             ; User Verilog HDL File        ; C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v                            ; Computer_System ;
; Computer_System/synthesis/submodules/Computer_System_System_PLL_sys_pll.v                                   ; yes             ; User Verilog HDL File        ; C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_System_PLL_sys_pll.v                                   ; Computer_System ;
; Computer_System/synthesis/submodules/Computer_System_Onchip_SRAM.v                                          ; yes             ; User Verilog HDL File        ; C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_Onchip_SRAM.v                                          ; Computer_System ;
; Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS.v                                           ; yes             ; User Verilog HDL File        ; C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS.v                                           ; Computer_System ;
; Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io.v                                    ; yes             ; User Verilog HDL File        ; C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io.v                                    ; Computer_System ;
; Computer_System/synthesis/submodules/hps_sdram.v                                                            ; yes             ; User Verilog HDL File        ; C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/hps_sdram.v                                                            ; Computer_System ;
; Computer_System/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv                         ; yes             ; User SystemVerilog HDL File  ; C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv                         ; Computer_System ;
; Computer_System/synthesis/submodules/altera_mem_if_dll_cyclonev.sv                                          ; yes             ; User SystemVerilog HDL File  ; C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_mem_if_dll_cyclonev.sv                                          ; Computer_System ;
; Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv                   ; yes             ; User SystemVerilog HDL File  ; C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv                   ; Computer_System ;
; Computer_System/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v                                     ; yes             ; User Verilog HDL File        ; C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v                                     ; Computer_System ;
; Computer_System/synthesis/submodules/altera_mem_if_oct_cyclonev.sv                                          ; yes             ; User SystemVerilog HDL File  ; C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_mem_if_oct_cyclonev.sv                                          ; Computer_System ;
; Computer_System/synthesis/submodules/hps_sdram_p0.sv                                                        ; yes             ; User SystemVerilog HDL File  ; C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sv                                                        ; Computer_System ;
; Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v                                  ; yes             ; User Verilog HDL File        ; C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v                                  ; Computer_System ;
; Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v                                        ; yes             ; User Verilog HDL File        ; C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v                                        ; Computer_System ;
; Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v                                         ; yes             ; User Verilog HDL File        ; C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v                                         ; Computer_System ;
; Computer_System/synthesis/submodules/hps_sdram_p0_acv_ldc.v                                                 ; yes             ; User Verilog HDL File        ; C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_ldc.v                                                 ; Computer_System ;
; Computer_System/synthesis/submodules/hps_sdram_p0_altdqdqs.v                                                ; yes             ; User Verilog HDL File        ; C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_altdqdqs.v                                                ; Computer_System ;
; Computer_System/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v                                    ; yes             ; User Verilog HDL File        ; C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v                                    ; Computer_System ;
; Computer_System/synthesis/submodules/hps_sdram_p0_generic_ddio.v                                            ; yes             ; User Verilog HDL File        ; C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_generic_ddio.v                                            ; Computer_System ;
; Computer_System/synthesis/submodules/hps_sdram_pll.sv                                                       ; yes             ; User SystemVerilog HDL File  ; C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/hps_sdram_pll.sv                                                       ; Computer_System ;
; Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv                            ; yes             ; User SystemVerilog HDL File  ; C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv                            ; Computer_System ;
; Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_fpga_interfaces.sv                          ; yes             ; User SystemVerilog HDL File  ; C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_fpga_interfaces.sv                          ; Computer_System ;
; DE1_SoC_Computer.v                                                                                          ; yes             ; User Verilog HDL File        ; C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v                                                                                          ;                 ;
; hex_decoder.v                                                                                               ; yes             ; User Verilog HDL File        ; C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/hex_decoder.v                                                                                               ;                 ;
; video_pll.v                                                                                                 ; yes             ; User Wizard-Generated File   ; C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/video_pll.v                                                                                                 ; video_pll       ;
; video_pll/video_pll_0002.v                                                                                  ; yes             ; User Verilog HDL File        ; C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/video_pll/video_pll_0002.v                                                                                  ; video_pll       ;
; pll2.v                                                                                                      ; yes             ; User Wizard-Generated File   ; C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/pll2.v                                                                                                      ; pll2            ;
; pll2/pll2_0002.v                                                                                            ; yes             ; User Verilog HDL File        ; C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/pll2/pll2_0002.v                                                                                            ; pll2            ;
; altera_pll.v                                                                                                ; yes             ; Megafunction                 ; c:/programs/intelfpga/18.1/quartus/libraries/megafunctions/altera_pll.v                                                                                                                                                          ;                 ;
; altddio_out.tdf                                                                                             ; yes             ; Megafunction                 ; c:/programs/intelfpga/18.1/quartus/libraries/megafunctions/altddio_out.tdf                                                                                                                                                       ;                 ;
; aglobal181.inc                                                                                              ; yes             ; Megafunction                 ; c:/programs/intelfpga/18.1/quartus/libraries/megafunctions/aglobal181.inc                                                                                                                                                        ;                 ;
; stratix_ddio.inc                                                                                            ; yes             ; Megafunction                 ; c:/programs/intelfpga/18.1/quartus/libraries/megafunctions/stratix_ddio.inc                                                                                                                                                      ;                 ;
; cyclone_ddio.inc                                                                                            ; yes             ; Megafunction                 ; c:/programs/intelfpga/18.1/quartus/libraries/megafunctions/cyclone_ddio.inc                                                                                                                                                      ;                 ;
; lpm_mux.inc                                                                                                 ; yes             ; Megafunction                 ; c:/programs/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                                                                                                           ;                 ;
; stratix_lcell.inc                                                                                           ; yes             ; Megafunction                 ; c:/programs/intelfpga/18.1/quartus/libraries/megafunctions/stratix_lcell.inc                                                                                                                                                     ;                 ;
; db/ddio_out_uqe.tdf                                                                                         ; yes             ; Auto-Generated Megafunction  ; C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/db/ddio_out_uqe.tdf                                                                                         ;                 ;
; altsyncram.tdf                                                                                              ; yes             ; Megafunction                 ; c:/programs/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                                                                                                        ;                 ;
; stratix_ram_block.inc                                                                                       ; yes             ; Megafunction                 ; c:/programs/intelfpga/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                                                                                                 ;                 ;
; lpm_decode.inc                                                                                              ; yes             ; Megafunction                 ; c:/programs/intelfpga/18.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                                                                                                        ;                 ;
; a_rdenreg.inc                                                                                               ; yes             ; Megafunction                 ; c:/programs/intelfpga/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                                                                                         ;                 ;
; altrom.inc                                                                                                  ; yes             ; Megafunction                 ; c:/programs/intelfpga/18.1/quartus/libraries/megafunctions/altrom.inc                                                                                                                                                            ;                 ;
; altram.inc                                                                                                  ; yes             ; Megafunction                 ; c:/programs/intelfpga/18.1/quartus/libraries/megafunctions/altram.inc                                                                                                                                                            ;                 ;
; altdpram.inc                                                                                                ; yes             ; Megafunction                 ; c:/programs/intelfpga/18.1/quartus/libraries/megafunctions/altdpram.inc                                                                                                                                                          ;                 ;
; db/altsyncram_1k52.tdf                                                                                      ; yes             ; Auto-Generated Megafunction  ; C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/db/altsyncram_1k52.tdf                                                                                      ;                 ;
; db/altsyncram_fpk1.tdf                                                                                      ; yes             ; Auto-Generated Megafunction  ; C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf                                                                                      ;                 ;
; db/decode_5la.tdf                                                                                           ; yes             ; Auto-Generated Megafunction  ; C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/db/decode_5la.tdf                                                                                           ;                 ;
; db/decode_u0a.tdf                                                                                           ; yes             ; Auto-Generated Megafunction  ; C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/db/decode_u0a.tdf                                                                                           ;                 ;
; db/mux_lfb.tdf                                                                                              ; yes             ; Auto-Generated Megafunction  ; C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/db/mux_lfb.tdf                                                                                              ;                 ;
; lpm_divide.tdf                                                                                              ; yes             ; Megafunction                 ; c:/programs/intelfpga/18.1/quartus/libraries/megafunctions/lpm_divide.tdf                                                                                                                                                        ;                 ;
; abs_divider.inc                                                                                             ; yes             ; Megafunction                 ; c:/programs/intelfpga/18.1/quartus/libraries/megafunctions/abs_divider.inc                                                                                                                                                       ;                 ;
; sign_div_unsign.inc                                                                                         ; yes             ; Megafunction                 ; c:/programs/intelfpga/18.1/quartus/libraries/megafunctions/sign_div_unsign.inc                                                                                                                                                   ;                 ;
; db/lpm_divide_g3m.tdf                                                                                       ; yes             ; Auto-Generated Megafunction  ; C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/db/lpm_divide_g3m.tdf                                                                                       ;                 ;
; db/sign_div_unsign_jlh.tdf                                                                                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/db/sign_div_unsign_jlh.tdf                                                                                  ;                 ;
; db/alt_u_div_cve.tdf                                                                                        ; yes             ; Auto-Generated Megafunction  ; C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/db/alt_u_div_cve.tdf                                                                                        ;                 ;
; db/lpm_divide_dbm.tdf                                                                                       ; yes             ; Auto-Generated Megafunction  ; C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/db/lpm_divide_dbm.tdf                                                                                       ;                 ;
; db/lpm_divide_7dm.tdf                                                                                       ; yes             ; Auto-Generated Megafunction  ; C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/db/lpm_divide_7dm.tdf                                                                                       ;                 ;
; db/sign_div_unsign_dnh.tdf                                                                                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/db/sign_div_unsign_dnh.tdf                                                                                  ;                 ;
; db/alt_u_div_03f.tdf                                                                                        ; yes             ; Auto-Generated Megafunction  ; C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/db/alt_u_div_03f.tdf                                                                                        ;                 ;
; db/lpm_divide_l3m.tdf                                                                                       ; yes             ; Auto-Generated Megafunction  ; C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/db/lpm_divide_l3m.tdf                                                                                       ;                 ;
; db/sign_div_unsign_olh.tdf                                                                                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/db/sign_div_unsign_olh.tdf                                                                                  ;                 ;
; db/alt_u_div_mve.tdf                                                                                        ; yes             ; Auto-Generated Megafunction  ; C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/db/alt_u_div_mve.tdf                                                                                        ;                 ;
; db/lpm_divide_1dm.tdf                                                                                       ; yes             ; Auto-Generated Megafunction  ; C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/db/lpm_divide_1dm.tdf                                                                                       ;                 ;
; db/sign_div_unsign_7nh.tdf                                                                                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/db/sign_div_unsign_7nh.tdf                                                                                  ;                 ;
; db/alt_u_div_k2f.tdf                                                                                        ; yes             ; Auto-Generated Megafunction  ; C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/db/alt_u_div_k2f.tdf                                                                                        ;                 ;
+-------------------------------------------------------------------------------------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                        ;
+---------------------------------------------+----------------------------------------------------------------------+
; Resource                                    ; Usage                                                                ;
+---------------------------------------------+----------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 9366                                                                 ;
;                                             ;                                                                      ;
; Combinational ALUT usage for logic          ; 15893                                                                ;
;     -- 7 input functions                    ; 40                                                                   ;
;     -- 6 input functions                    ; 2431                                                                 ;
;     -- 5 input functions                    ; 1273                                                                 ;
;     -- 4 input functions                    ; 2024                                                                 ;
;     -- <=3 input functions                  ; 10125                                                                ;
;                                             ;                                                                      ;
; Dedicated logic registers                   ; 9429                                                                 ;
;                                             ;                                                                      ;
; I/O pins                                    ; 368                                                                  ;
; I/O registers                               ; 186                                                                  ;
; Total MLAB memory bits                      ; 0                                                                    ;
; Total block memory bits                     ; 2696416                                                              ;
;                                             ;                                                                      ;
; Total DSP Blocks                            ; 85                                                                   ;
;                                             ;                                                                      ;
; Total PLLs                                  ; 3                                                                    ;
;     -- PLLs                                 ; 3                                                                    ;
;                                             ;                                                                      ;
; Total DLLs                                  ; 1                                                                    ;
; Maximum fan-out node                        ; pll2:pll2|pll2_0002:pll2_inst|altera_pll:altera_pll_i|outclk_wire[0] ;
; Maximum fan-out                             ; 9171                                                                 ;
; Total fan-out                               ; 110512                                                               ;
; Average fan-out                             ; 4.03                                                                 ;
+---------------------------------------------+----------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-----------------+
; Compilation Hierarchy Node                                                                    ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                  ; Entity Name                                       ; Library Name    ;
+-----------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-----------------+
; |DE1_SoC_Computer                                                                             ; 15893 (6134)        ; 9429 (6639)               ; 2696416           ; 85         ; 368  ; 0            ; |DE1_SoC_Computer                                                                                                                                                                                                                                                                                                                                                                                                    ; DE1_SoC_Computer                                  ; work            ;
;    |Computer_System:The_System|                                                               ; 847 (0)             ; 483 (0)                   ; 8192              ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System                                                                                                                                                                                                                                                                                                                                                                         ; Computer_System                                   ; Computer_System ;
;       |Computer_System_ARM_A9_HPS:arm_a9_hps|                                                 ; 1 (0)               ; 36 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps                                                                                                                                                                                                                                                                                                                                   ; Computer_System_ARM_A9_HPS                        ; Computer_System ;
;          |Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces|                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces                                                                                                                                                                                                                                                                        ; Computer_System_ARM_A9_HPS_fpga_interfaces        ; Computer_System ;
;          |Computer_System_ARM_A9_HPS_hps_io:hps_io|                                           ; 1 (0)               ; 36 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io                                                                                                                                                                                                                                                                                          ; Computer_System_ARM_A9_HPS_hps_io                 ; Computer_System ;
;             |Computer_System_ARM_A9_HPS_hps_io_border:border|                                 ; 1 (1)               ; 36 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border                                                                                                                                                                                                                                          ; Computer_System_ARM_A9_HPS_hps_io_border          ; Computer_System ;
;                |hps_sdram:hps_sdram_inst|                                                     ; 0 (0)               ; 36 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst                                                                                                                                                                                                                 ; hps_sdram                                         ; Computer_System ;
;                   |altera_mem_if_dll_cyclonev:dll|                                            ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll                                                                                                                                                                                  ; altera_mem_if_dll_cyclonev                        ; Computer_System ;
;                   |altera_mem_if_hard_memory_controller_top_cyclonev:c0|                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0                                                                                                                                                            ; altera_mem_if_hard_memory_controller_top_cyclonev ; Computer_System ;
;                   |altera_mem_if_oct_cyclonev:oct|                                            ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct                                                                                                                                                                                  ; altera_mem_if_oct_cyclonev                        ; Computer_System ;
;                   |hps_sdram_p0:p0|                                                           ; 0 (0)               ; 36 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0                                                                                                                                                                                                 ; hps_sdram_p0                                      ; Computer_System ;
;                      |hps_sdram_p0_acv_hard_memphy:umemphy|                                   ; 0 (0)               ; 36 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy                                                                                                                                                            ; hps_sdram_p0_acv_hard_memphy                      ; Computer_System ;
;                         |hps_sdram_p0_acv_hard_io_pads:uio_pads|                              ; 0 (0)               ; 36 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads                                                                                                                     ; hps_sdram_p0_acv_hard_io_pads                     ; Computer_System ;
;                            |hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads                                                                  ; hps_sdram_p0_acv_hard_addr_cmd_pads               ; Computer_System ;
;                               |altddio_out:clock_gen[0].umem_ck_pad|                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad                             ; altddio_out                                       ; work            ;
;                                  |ddio_out_uqe:auto_generated|                                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated ; ddio_out_uqe                                      ; work            ;
;                               |hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; Computer_System ;
;                               |hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; Computer_System ;
;                               |hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; Computer_System ;
;                               |hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; Computer_System ;
;                               |hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; Computer_System ;
;                               |hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; Computer_System ;
;                               |hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; Computer_System ;
;                               |hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; Computer_System ;
;                               |hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; Computer_System ;
;                               |hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; Computer_System ;
;                               |hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; Computer_System ;
;                               |hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc|                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; Computer_System ;
;                               |hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; Computer_System ;
;                               |hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; Computer_System ;
;                               |hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; Computer_System ;
;                               |hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; Computer_System ;
;                               |hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; Computer_System ;
;                               |hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc|                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; Computer_System ;
;                               |hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc|                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; Computer_System ;
;                               |hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc|                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; Computer_System ;
;                               |hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc|                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; Computer_System ;
;                               |hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc|                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; Computer_System ;
;                               |hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc|                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; Computer_System ;
;                               |hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; Computer_System ;
;                               |hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc|                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; Computer_System ;
;                               |hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator| ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator    ; hps_sdram_p0_clock_pair_generator                 ; Computer_System ;
;                               |hps_sdram_p0_generic_ddio:uaddress_pad|                        ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad                           ; hps_sdram_p0_generic_ddio                         ; Computer_System ;
;                               |hps_sdram_p0_generic_ddio:ubank_pad|                           ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad                              ; hps_sdram_p0_generic_ddio                         ; Computer_System ;
;                               |hps_sdram_p0_generic_ddio:ucmd_pad|                            ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad                               ; hps_sdram_p0_generic_ddio                         ; Computer_System ;
;                               |hps_sdram_p0_generic_ddio:ureset_n_pad|                        ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad                           ; hps_sdram_p0_generic_ddio                         ; Computer_System ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|                   ; 0 (0)               ; 9 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs                                                                      ; hps_sdram_p0_altdqdqs                             ; Computer_System ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|   ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev       ; Computer_System ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|                   ; 0 (0)               ; 9 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs                                                                      ; hps_sdram_p0_altdqdqs                             ; Computer_System ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|   ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev       ; Computer_System ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|                   ; 0 (0)               ; 9 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs                                                                      ; hps_sdram_p0_altdqdqs                             ; Computer_System ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|   ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev       ; Computer_System ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|                   ; 0 (0)               ; 9 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs                                                                      ; hps_sdram_p0_altdqdqs                             ; Computer_System ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|   ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev       ; Computer_System ;
;                         |hps_sdram_p0_acv_ldc:memphy_ldc|                                     ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc                                                                                                                            ; hps_sdram_p0_acv_ldc                              ; Computer_System ;
;                   |hps_sdram_pll:pll|                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll                                                                                                                                                                                               ; hps_sdram_pll                                     ; Computer_System ;
;       |Computer_System_Onchip_SRAM:onchip_sram|                                               ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_Onchip_SRAM:onchip_sram                                                                                                                                                                                                                                                                                                                                 ; Computer_System_Onchip_SRAM                       ; Computer_System ;
;          |altsyncram:the_altsyncram|                                                          ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_Onchip_SRAM:onchip_sram|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                       ; altsyncram                                        ; work            ;
;             |altsyncram_1k52:auto_generated|                                                  ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_Onchip_SRAM:onchip_sram|altsyncram:the_altsyncram|altsyncram_1k52:auto_generated                                                                                                                                                                                                                                                                        ; altsyncram_1k52                                   ; work            ;
;       |Computer_System_System_PLL:system_pll|                                                 ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_System_PLL:system_pll                                                                                                                                                                                                                                                                                                                                   ; Computer_System_System_PLL                        ; Computer_System ;
;          |Computer_System_System_PLL_sys_pll:sys_pll|                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_System_PLL:system_pll|Computer_System_System_PLL_sys_pll:sys_pll                                                                                                                                                                                                                                                                                        ; Computer_System_System_PLL_sys_pll                ; Computer_System ;
;             |altera_pll:altera_pll_i|                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_System_PLL:system_pll|Computer_System_System_PLL_sys_pll:sys_pll|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                ; altera_pll                                        ; work            ;
;       |Computer_System_mm_interconnect_0:mm_interconnect_0|                                   ; 836 (0)             ; 416 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                     ; Computer_System_mm_interconnect_0                 ; Computer_System ;
;          |Computer_System_mm_interconnect_0_cmd_mux:cmd_mux|                                  ; 106 (101)           ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                                                                   ; Computer_System_mm_interconnect_0_cmd_mux         ; Computer_System ;
;             |altera_merlin_arbitrator:arb|                                                    ; 5 (5)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                      ; altera_merlin_arbitrator                          ; Computer_System ;
;          |Computer_System_mm_interconnect_0_rsp_demux:rsp_demux|                              ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                                                                                               ; Computer_System_mm_interconnect_0_rsp_demux       ; Computer_System ;
;          |altera_avalon_sc_fifo:onchip_sram_s2_agent_rdata_fifo|                              ; 39 (39)             ; 66 (66)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rdata_fifo                                                                                                                                                                                                                                                               ; altera_avalon_sc_fifo                             ; Computer_System ;
;          |altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|                                ; 43 (43)             ; 76 (76)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo                                                                                                                                                                                                                                                                 ; altera_avalon_sc_fifo                             ; Computer_System ;
;          |altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|                        ; 96 (56)             ; 16 (6)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent                                                                                                                                                                                                                                                         ; altera_merlin_axi_master_ni                       ; Computer_System ;
;             |altera_merlin_address_alignment:align_address_to_size|                           ; 40 (40)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                                                                   ; altera_merlin_address_alignment                   ; Computer_System ;
;          |altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|                           ; 135 (0)             ; 119 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter                                                                                                                                                                                                                                                            ; altera_merlin_burst_adapter                       ; Computer_System ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 135 (134)           ; 119 (119)                 ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                            ; altera_merlin_burst_adapter_13_1                  ; Computer_System ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                                      ; altera_merlin_address_alignment                   ; Computer_System ;
;          |altera_merlin_slave_agent:onchip_sram_s2_agent|                                     ; 63 (9)              ; 15 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_sram_s2_agent                                                                                                                                                                                                                                                                      ; altera_merlin_slave_agent                         ; Computer_System ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 54 (54)             ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_sram_s2_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                        ; altera_merlin_burst_uncompressor                  ; Computer_System ;
;          |altera_merlin_slave_translator:onchip_sram_s2_translator|                           ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_sram_s2_translator                                                                                                                                                                                                                                                            ; altera_merlin_slave_translator                    ; Computer_System ;
;          |altera_merlin_width_adapter:onchip_sram_s2_cmd_width_adapter|                       ; 107 (107)           ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_cmd_width_adapter                                                                                                                                                                                                                                                        ; altera_merlin_width_adapter                       ; Computer_System ;
;          |altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|                       ; 242 (242)           ; 96 (96)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter                                                                                                                                                                                                                                                        ; altera_merlin_width_adapter                       ; Computer_System ;
;       |altera_reset_controller:rst_controller_001|                                            ; 7 (6)               ; 16 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                                              ; altera_reset_controller                           ; Computer_System ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                     ; 1 (1)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                               ; altera_reset_synchronizer                         ; Computer_System ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                         ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                   ; altera_reset_synchronizer                         ; Computer_System ;
;       |altera_reset_controller:rst_controller_002|                                            ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|altera_reset_controller:rst_controller_002                                                                                                                                                                                                                                                                                                                              ; altera_reset_controller                           ; Computer_System ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                         ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                   ; altera_reset_synchronizer                         ; Computer_System ;
;       |altera_reset_controller:rst_controller|                                                ; 3 (2)               ; 12 (6)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                  ; altera_reset_controller                           ; Computer_System ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                     ; 1 (1)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                   ; altera_reset_synchronizer                         ; Computer_System ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                         ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                       ; altera_reset_synchronizer                         ; Computer_System ;
;    |HexDigit:Digit0|                                                                          ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|HexDigit:Digit0                                                                                                                                                                                                                                                                                                                                                                                    ; HexDigit                                          ; work            ;
;    |HexDigit:Digit1|                                                                          ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|HexDigit:Digit1                                                                                                                                                                                                                                                                                                                                                                                    ; HexDigit                                          ; work            ;
;    |HexDigit:Digit3|                                                                          ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|HexDigit:Digit3                                                                                                                                                                                                                                                                                                                                                                                    ; HexDigit                                          ; work            ;
;    |M10K:gen_solvers[0].M1|                                                                   ; 10 (0)              ; 1 (0)                     ; 96008             ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|M10K:gen_solvers[0].M1                                                                                                                                                                                                                                                                                                                                                                             ; M10K                                              ; work            ;
;       |altsyncram:mem_rtl_0|                                                                  ; 10 (0)              ; 1 (0)                     ; 96008             ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|M10K:gen_solvers[0].M1|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                                                                        ; altsyncram                                        ; work            ;
;          |altsyncram_fpk1:auto_generated|                                                     ; 10 (0)              ; 1 (1)                     ; 96008             ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|M10K:gen_solvers[0].M1|altsyncram:mem_rtl_0|altsyncram_fpk1:auto_generated                                                                                                                                                                                                                                                                                                                         ; altsyncram_fpk1                                   ; work            ;
;             |decode_5la:decode2|                                                              ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|M10K:gen_solvers[0].M1|altsyncram:mem_rtl_0|altsyncram_fpk1:auto_generated|decode_5la:decode2                                                                                                                                                                                                                                                                                                      ; decode_5la                                        ; work            ;
;             |mux_lfb:mux3|                                                                    ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|M10K:gen_solvers[0].M1|altsyncram:mem_rtl_0|altsyncram_fpk1:auto_generated|mux_lfb:mux3                                                                                                                                                                                                                                                                                                            ; mux_lfb                                           ; work            ;
;    |M10K:gen_solvers[10].M1|                                                                  ; 10 (0)              ; 1 (0)                     ; 96008             ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|M10K:gen_solvers[10].M1                                                                                                                                                                                                                                                                                                                                                                            ; M10K                                              ; work            ;
;       |altsyncram:mem_rtl_0|                                                                  ; 10 (0)              ; 1 (0)                     ; 96008             ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|M10K:gen_solvers[10].M1|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                                                                       ; altsyncram                                        ; work            ;
;          |altsyncram_fpk1:auto_generated|                                                     ; 10 (0)              ; 1 (1)                     ; 96008             ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|M10K:gen_solvers[10].M1|altsyncram:mem_rtl_0|altsyncram_fpk1:auto_generated                                                                                                                                                                                                                                                                                                                        ; altsyncram_fpk1                                   ; work            ;
;             |decode_5la:decode2|                                                              ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|M10K:gen_solvers[10].M1|altsyncram:mem_rtl_0|altsyncram_fpk1:auto_generated|decode_5la:decode2                                                                                                                                                                                                                                                                                                     ; decode_5la                                        ; work            ;
;             |mux_lfb:mux3|                                                                    ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|M10K:gen_solvers[10].M1|altsyncram:mem_rtl_0|altsyncram_fpk1:auto_generated|mux_lfb:mux3                                                                                                                                                                                                                                                                                                           ; mux_lfb                                           ; work            ;
;    |M10K:gen_solvers[11].M1|                                                                  ; 10 (0)              ; 1 (0)                     ; 96008             ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|M10K:gen_solvers[11].M1                                                                                                                                                                                                                                                                                                                                                                            ; M10K                                              ; work            ;
;       |altsyncram:mem_rtl_0|                                                                  ; 10 (0)              ; 1 (0)                     ; 96008             ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|M10K:gen_solvers[11].M1|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                                                                       ; altsyncram                                        ; work            ;
;          |altsyncram_fpk1:auto_generated|                                                     ; 10 (0)              ; 1 (1)                     ; 96008             ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|M10K:gen_solvers[11].M1|altsyncram:mem_rtl_0|altsyncram_fpk1:auto_generated                                                                                                                                                                                                                                                                                                                        ; altsyncram_fpk1                                   ; work            ;
;             |decode_5la:decode2|                                                              ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|M10K:gen_solvers[11].M1|altsyncram:mem_rtl_0|altsyncram_fpk1:auto_generated|decode_5la:decode2                                                                                                                                                                                                                                                                                                     ; decode_5la                                        ; work            ;
;             |mux_lfb:mux3|                                                                    ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|M10K:gen_solvers[11].M1|altsyncram:mem_rtl_0|altsyncram_fpk1:auto_generated|mux_lfb:mux3                                                                                                                                                                                                                                                                                                           ; mux_lfb                                           ; work            ;
;    |M10K:gen_solvers[12].M1|                                                                  ; 10 (0)              ; 1 (0)                     ; 96008             ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|M10K:gen_solvers[12].M1                                                                                                                                                                                                                                                                                                                                                                            ; M10K                                              ; work            ;
;       |altsyncram:mem_rtl_0|                                                                  ; 10 (0)              ; 1 (0)                     ; 96008             ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|M10K:gen_solvers[12].M1|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                                                                       ; altsyncram                                        ; work            ;
;          |altsyncram_fpk1:auto_generated|                                                     ; 10 (0)              ; 1 (1)                     ; 96008             ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|M10K:gen_solvers[12].M1|altsyncram:mem_rtl_0|altsyncram_fpk1:auto_generated                                                                                                                                                                                                                                                                                                                        ; altsyncram_fpk1                                   ; work            ;
;             |decode_5la:decode2|                                                              ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|M10K:gen_solvers[12].M1|altsyncram:mem_rtl_0|altsyncram_fpk1:auto_generated|decode_5la:decode2                                                                                                                                                                                                                                                                                                     ; decode_5la                                        ; work            ;
;             |mux_lfb:mux3|                                                                    ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|M10K:gen_solvers[12].M1|altsyncram:mem_rtl_0|altsyncram_fpk1:auto_generated|mux_lfb:mux3                                                                                                                                                                                                                                                                                                           ; mux_lfb                                           ; work            ;
;    |M10K:gen_solvers[13].M1|                                                                  ; 10 (0)              ; 1 (0)                     ; 96008             ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|M10K:gen_solvers[13].M1                                                                                                                                                                                                                                                                                                                                                                            ; M10K                                              ; work            ;
;       |altsyncram:mem_rtl_0|                                                                  ; 10 (0)              ; 1 (0)                     ; 96008             ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|M10K:gen_solvers[13].M1|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                                                                       ; altsyncram                                        ; work            ;
;          |altsyncram_fpk1:auto_generated|                                                     ; 10 (0)              ; 1 (1)                     ; 96008             ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|M10K:gen_solvers[13].M1|altsyncram:mem_rtl_0|altsyncram_fpk1:auto_generated                                                                                                                                                                                                                                                                                                                        ; altsyncram_fpk1                                   ; work            ;
;             |decode_5la:decode2|                                                              ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|M10K:gen_solvers[13].M1|altsyncram:mem_rtl_0|altsyncram_fpk1:auto_generated|decode_5la:decode2                                                                                                                                                                                                                                                                                                     ; decode_5la                                        ; work            ;
;             |mux_lfb:mux3|                                                                    ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|M10K:gen_solvers[13].M1|altsyncram:mem_rtl_0|altsyncram_fpk1:auto_generated|mux_lfb:mux3                                                                                                                                                                                                                                                                                                           ; mux_lfb                                           ; work            ;
;    |M10K:gen_solvers[14].M1|                                                                  ; 10 (0)              ; 1 (0)                     ; 96008             ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|M10K:gen_solvers[14].M1                                                                                                                                                                                                                                                                                                                                                                            ; M10K                                              ; work            ;
;       |altsyncram:mem_rtl_0|                                                                  ; 10 (0)              ; 1 (0)                     ; 96008             ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|M10K:gen_solvers[14].M1|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                                                                       ; altsyncram                                        ; work            ;
;          |altsyncram_fpk1:auto_generated|                                                     ; 10 (0)              ; 1 (1)                     ; 96008             ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|M10K:gen_solvers[14].M1|altsyncram:mem_rtl_0|altsyncram_fpk1:auto_generated                                                                                                                                                                                                                                                                                                                        ; altsyncram_fpk1                                   ; work            ;
;             |decode_5la:decode2|                                                              ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|M10K:gen_solvers[14].M1|altsyncram:mem_rtl_0|altsyncram_fpk1:auto_generated|decode_5la:decode2                                                                                                                                                                                                                                                                                                     ; decode_5la                                        ; work            ;
;             |mux_lfb:mux3|                                                                    ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|M10K:gen_solvers[14].M1|altsyncram:mem_rtl_0|altsyncram_fpk1:auto_generated|mux_lfb:mux3                                                                                                                                                                                                                                                                                                           ; mux_lfb                                           ; work            ;
;    |M10K:gen_solvers[15].M1|                                                                  ; 10 (0)              ; 1 (0)                     ; 96008             ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|M10K:gen_solvers[15].M1                                                                                                                                                                                                                                                                                                                                                                            ; M10K                                              ; work            ;
;       |altsyncram:mem_rtl_0|                                                                  ; 10 (0)              ; 1 (0)                     ; 96008             ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|M10K:gen_solvers[15].M1|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                                                                       ; altsyncram                                        ; work            ;
;          |altsyncram_fpk1:auto_generated|                                                     ; 10 (0)              ; 1 (1)                     ; 96008             ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|M10K:gen_solvers[15].M1|altsyncram:mem_rtl_0|altsyncram_fpk1:auto_generated                                                                                                                                                                                                                                                                                                                        ; altsyncram_fpk1                                   ; work            ;
;             |decode_5la:decode2|                                                              ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|M10K:gen_solvers[15].M1|altsyncram:mem_rtl_0|altsyncram_fpk1:auto_generated|decode_5la:decode2                                                                                                                                                                                                                                                                                                     ; decode_5la                                        ; work            ;
;             |mux_lfb:mux3|                                                                    ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|M10K:gen_solvers[15].M1|altsyncram:mem_rtl_0|altsyncram_fpk1:auto_generated|mux_lfb:mux3                                                                                                                                                                                                                                                                                                           ; mux_lfb                                           ; work            ;
;    |M10K:gen_solvers[16].M1|                                                                  ; 10 (0)              ; 1 (0)                     ; 96008             ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|M10K:gen_solvers[16].M1                                                                                                                                                                                                                                                                                                                                                                            ; M10K                                              ; work            ;
;       |altsyncram:mem_rtl_0|                                                                  ; 10 (0)              ; 1 (0)                     ; 96008             ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|M10K:gen_solvers[16].M1|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                                                                       ; altsyncram                                        ; work            ;
;          |altsyncram_fpk1:auto_generated|                                                     ; 10 (0)              ; 1 (1)                     ; 96008             ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|M10K:gen_solvers[16].M1|altsyncram:mem_rtl_0|altsyncram_fpk1:auto_generated                                                                                                                                                                                                                                                                                                                        ; altsyncram_fpk1                                   ; work            ;
;             |decode_5la:decode2|                                                              ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|M10K:gen_solvers[16].M1|altsyncram:mem_rtl_0|altsyncram_fpk1:auto_generated|decode_5la:decode2                                                                                                                                                                                                                                                                                                     ; decode_5la                                        ; work            ;
;             |mux_lfb:mux3|                                                                    ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|M10K:gen_solvers[16].M1|altsyncram:mem_rtl_0|altsyncram_fpk1:auto_generated|mux_lfb:mux3                                                                                                                                                                                                                                                                                                           ; mux_lfb                                           ; work            ;
;    |M10K:gen_solvers[17].M1|                                                                  ; 10 (0)              ; 1 (0)                     ; 96008             ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|M10K:gen_solvers[17].M1                                                                                                                                                                                                                                                                                                                                                                            ; M10K                                              ; work            ;
;       |altsyncram:mem_rtl_0|                                                                  ; 10 (0)              ; 1 (0)                     ; 96008             ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|M10K:gen_solvers[17].M1|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                                                                       ; altsyncram                                        ; work            ;
;          |altsyncram_fpk1:auto_generated|                                                     ; 10 (0)              ; 1 (1)                     ; 96008             ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|M10K:gen_solvers[17].M1|altsyncram:mem_rtl_0|altsyncram_fpk1:auto_generated                                                                                                                                                                                                                                                                                                                        ; altsyncram_fpk1                                   ; work            ;
;             |decode_5la:decode2|                                                              ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|M10K:gen_solvers[17].M1|altsyncram:mem_rtl_0|altsyncram_fpk1:auto_generated|decode_5la:decode2                                                                                                                                                                                                                                                                                                     ; decode_5la                                        ; work            ;
;             |mux_lfb:mux3|                                                                    ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|M10K:gen_solvers[17].M1|altsyncram:mem_rtl_0|altsyncram_fpk1:auto_generated|mux_lfb:mux3                                                                                                                                                                                                                                                                                                           ; mux_lfb                                           ; work            ;
;    |M10K:gen_solvers[18].M1|                                                                  ; 10 (0)              ; 1 (0)                     ; 96008             ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|M10K:gen_solvers[18].M1                                                                                                                                                                                                                                                                                                                                                                            ; M10K                                              ; work            ;
;       |altsyncram:mem_rtl_0|                                                                  ; 10 (0)              ; 1 (0)                     ; 96008             ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|M10K:gen_solvers[18].M1|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                                                                       ; altsyncram                                        ; work            ;
;          |altsyncram_fpk1:auto_generated|                                                     ; 10 (0)              ; 1 (1)                     ; 96008             ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|M10K:gen_solvers[18].M1|altsyncram:mem_rtl_0|altsyncram_fpk1:auto_generated                                                                                                                                                                                                                                                                                                                        ; altsyncram_fpk1                                   ; work            ;
;             |decode_5la:decode2|                                                              ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|M10K:gen_solvers[18].M1|altsyncram:mem_rtl_0|altsyncram_fpk1:auto_generated|decode_5la:decode2                                                                                                                                                                                                                                                                                                     ; decode_5la                                        ; work            ;
;             |mux_lfb:mux3|                                                                    ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|M10K:gen_solvers[18].M1|altsyncram:mem_rtl_0|altsyncram_fpk1:auto_generated|mux_lfb:mux3                                                                                                                                                                                                                                                                                                           ; mux_lfb                                           ; work            ;
;    |M10K:gen_solvers[19].M1|                                                                  ; 10 (0)              ; 1 (0)                     ; 96008             ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|M10K:gen_solvers[19].M1                                                                                                                                                                                                                                                                                                                                                                            ; M10K                                              ; work            ;
;       |altsyncram:mem_rtl_0|                                                                  ; 10 (0)              ; 1 (0)                     ; 96008             ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|M10K:gen_solvers[19].M1|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                                                                       ; altsyncram                                        ; work            ;
;          |altsyncram_fpk1:auto_generated|                                                     ; 10 (0)              ; 1 (1)                     ; 96008             ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|M10K:gen_solvers[19].M1|altsyncram:mem_rtl_0|altsyncram_fpk1:auto_generated                                                                                                                                                                                                                                                                                                                        ; altsyncram_fpk1                                   ; work            ;
;             |decode_5la:decode2|                                                              ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|M10K:gen_solvers[19].M1|altsyncram:mem_rtl_0|altsyncram_fpk1:auto_generated|decode_5la:decode2                                                                                                                                                                                                                                                                                                     ; decode_5la                                        ; work            ;
;             |mux_lfb:mux3|                                                                    ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|M10K:gen_solvers[19].M1|altsyncram:mem_rtl_0|altsyncram_fpk1:auto_generated|mux_lfb:mux3                                                                                                                                                                                                                                                                                                           ; mux_lfb                                           ; work            ;
;    |M10K:gen_solvers[1].M1|                                                                   ; 10 (0)              ; 1 (0)                     ; 96008             ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|M10K:gen_solvers[1].M1                                                                                                                                                                                                                                                                                                                                                                             ; M10K                                              ; work            ;
;       |altsyncram:mem_rtl_0|                                                                  ; 10 (0)              ; 1 (0)                     ; 96008             ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|M10K:gen_solvers[1].M1|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                                                                        ; altsyncram                                        ; work            ;
;          |altsyncram_fpk1:auto_generated|                                                     ; 10 (0)              ; 1 (1)                     ; 96008             ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|M10K:gen_solvers[1].M1|altsyncram:mem_rtl_0|altsyncram_fpk1:auto_generated                                                                                                                                                                                                                                                                                                                         ; altsyncram_fpk1                                   ; work            ;
;             |decode_5la:decode2|                                                              ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|M10K:gen_solvers[1].M1|altsyncram:mem_rtl_0|altsyncram_fpk1:auto_generated|decode_5la:decode2                                                                                                                                                                                                                                                                                                      ; decode_5la                                        ; work            ;
;             |mux_lfb:mux3|                                                                    ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|M10K:gen_solvers[1].M1|altsyncram:mem_rtl_0|altsyncram_fpk1:auto_generated|mux_lfb:mux3                                                                                                                                                                                                                                                                                                            ; mux_lfb                                           ; work            ;
;    |M10K:gen_solvers[20].M1|                                                                  ; 10 (0)              ; 1 (0)                     ; 96008             ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|M10K:gen_solvers[20].M1                                                                                                                                                                                                                                                                                                                                                                            ; M10K                                              ; work            ;
;       |altsyncram:mem_rtl_0|                                                                  ; 10 (0)              ; 1 (0)                     ; 96008             ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|M10K:gen_solvers[20].M1|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                                                                       ; altsyncram                                        ; work            ;
;          |altsyncram_fpk1:auto_generated|                                                     ; 10 (0)              ; 1 (1)                     ; 96008             ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|M10K:gen_solvers[20].M1|altsyncram:mem_rtl_0|altsyncram_fpk1:auto_generated                                                                                                                                                                                                                                                                                                                        ; altsyncram_fpk1                                   ; work            ;
;             |decode_5la:decode2|                                                              ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|M10K:gen_solvers[20].M1|altsyncram:mem_rtl_0|altsyncram_fpk1:auto_generated|decode_5la:decode2                                                                                                                                                                                                                                                                                                     ; decode_5la                                        ; work            ;
;             |mux_lfb:mux3|                                                                    ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|M10K:gen_solvers[20].M1|altsyncram:mem_rtl_0|altsyncram_fpk1:auto_generated|mux_lfb:mux3                                                                                                                                                                                                                                                                                                           ; mux_lfb                                           ; work            ;
;    |M10K:gen_solvers[21].M1|                                                                  ; 10 (0)              ; 1 (0)                     ; 96008             ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|M10K:gen_solvers[21].M1                                                                                                                                                                                                                                                                                                                                                                            ; M10K                                              ; work            ;
;       |altsyncram:mem_rtl_0|                                                                  ; 10 (0)              ; 1 (0)                     ; 96008             ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|M10K:gen_solvers[21].M1|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                                                                       ; altsyncram                                        ; work            ;
;          |altsyncram_fpk1:auto_generated|                                                     ; 10 (0)              ; 1 (1)                     ; 96008             ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|M10K:gen_solvers[21].M1|altsyncram:mem_rtl_0|altsyncram_fpk1:auto_generated                                                                                                                                                                                                                                                                                                                        ; altsyncram_fpk1                                   ; work            ;
;             |decode_5la:decode2|                                                              ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|M10K:gen_solvers[21].M1|altsyncram:mem_rtl_0|altsyncram_fpk1:auto_generated|decode_5la:decode2                                                                                                                                                                                                                                                                                                     ; decode_5la                                        ; work            ;
;             |mux_lfb:mux3|                                                                    ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|M10K:gen_solvers[21].M1|altsyncram:mem_rtl_0|altsyncram_fpk1:auto_generated|mux_lfb:mux3                                                                                                                                                                                                                                                                                                           ; mux_lfb                                           ; work            ;
;    |M10K:gen_solvers[22].M1|                                                                  ; 10 (0)              ; 1 (0)                     ; 96008             ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|M10K:gen_solvers[22].M1                                                                                                                                                                                                                                                                                                                                                                            ; M10K                                              ; work            ;
;       |altsyncram:mem_rtl_0|                                                                  ; 10 (0)              ; 1 (0)                     ; 96008             ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|M10K:gen_solvers[22].M1|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                                                                       ; altsyncram                                        ; work            ;
;          |altsyncram_fpk1:auto_generated|                                                     ; 10 (0)              ; 1 (1)                     ; 96008             ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|M10K:gen_solvers[22].M1|altsyncram:mem_rtl_0|altsyncram_fpk1:auto_generated                                                                                                                                                                                                                                                                                                                        ; altsyncram_fpk1                                   ; work            ;
;             |decode_5la:decode2|                                                              ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|M10K:gen_solvers[22].M1|altsyncram:mem_rtl_0|altsyncram_fpk1:auto_generated|decode_5la:decode2                                                                                                                                                                                                                                                                                                     ; decode_5la                                        ; work            ;
;             |mux_lfb:mux3|                                                                    ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|M10K:gen_solvers[22].M1|altsyncram:mem_rtl_0|altsyncram_fpk1:auto_generated|mux_lfb:mux3                                                                                                                                                                                                                                                                                                           ; mux_lfb                                           ; work            ;
;    |M10K:gen_solvers[23].M1|                                                                  ; 10 (0)              ; 1 (0)                     ; 96008             ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|M10K:gen_solvers[23].M1                                                                                                                                                                                                                                                                                                                                                                            ; M10K                                              ; work            ;
;       |altsyncram:mem_rtl_0|                                                                  ; 10 (0)              ; 1 (0)                     ; 96008             ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|M10K:gen_solvers[23].M1|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                                                                       ; altsyncram                                        ; work            ;
;          |altsyncram_fpk1:auto_generated|                                                     ; 10 (0)              ; 1 (1)                     ; 96008             ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|M10K:gen_solvers[23].M1|altsyncram:mem_rtl_0|altsyncram_fpk1:auto_generated                                                                                                                                                                                                                                                                                                                        ; altsyncram_fpk1                                   ; work            ;
;             |decode_5la:decode2|                                                              ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|M10K:gen_solvers[23].M1|altsyncram:mem_rtl_0|altsyncram_fpk1:auto_generated|decode_5la:decode2                                                                                                                                                                                                                                                                                                     ; decode_5la                                        ; work            ;
;             |mux_lfb:mux3|                                                                    ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|M10K:gen_solvers[23].M1|altsyncram:mem_rtl_0|altsyncram_fpk1:auto_generated|mux_lfb:mux3                                                                                                                                                                                                                                                                                                           ; mux_lfb                                           ; work            ;
;    |M10K:gen_solvers[24].M1|                                                                  ; 10 (0)              ; 1 (0)                     ; 96008             ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|M10K:gen_solvers[24].M1                                                                                                                                                                                                                                                                                                                                                                            ; M10K                                              ; work            ;
;       |altsyncram:mem_rtl_0|                                                                  ; 10 (0)              ; 1 (0)                     ; 96008             ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|M10K:gen_solvers[24].M1|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                                                                       ; altsyncram                                        ; work            ;
;          |altsyncram_fpk1:auto_generated|                                                     ; 10 (0)              ; 1 (1)                     ; 96008             ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|M10K:gen_solvers[24].M1|altsyncram:mem_rtl_0|altsyncram_fpk1:auto_generated                                                                                                                                                                                                                                                                                                                        ; altsyncram_fpk1                                   ; work            ;
;             |decode_5la:decode2|                                                              ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|M10K:gen_solvers[24].M1|altsyncram:mem_rtl_0|altsyncram_fpk1:auto_generated|decode_5la:decode2                                                                                                                                                                                                                                                                                                     ; decode_5la                                        ; work            ;
;             |mux_lfb:mux3|                                                                    ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|M10K:gen_solvers[24].M1|altsyncram:mem_rtl_0|altsyncram_fpk1:auto_generated|mux_lfb:mux3                                                                                                                                                                                                                                                                                                           ; mux_lfb                                           ; work            ;
;    |M10K:gen_solvers[25].M1|                                                                  ; 10 (0)              ; 1 (0)                     ; 96008             ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|M10K:gen_solvers[25].M1                                                                                                                                                                                                                                                                                                                                                                            ; M10K                                              ; work            ;
;       |altsyncram:mem_rtl_0|                                                                  ; 10 (0)              ; 1 (0)                     ; 96008             ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|M10K:gen_solvers[25].M1|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                                                                       ; altsyncram                                        ; work            ;
;          |altsyncram_fpk1:auto_generated|                                                     ; 10 (0)              ; 1 (1)                     ; 96008             ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|M10K:gen_solvers[25].M1|altsyncram:mem_rtl_0|altsyncram_fpk1:auto_generated                                                                                                                                                                                                                                                                                                                        ; altsyncram_fpk1                                   ; work            ;
;             |decode_5la:decode2|                                                              ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|M10K:gen_solvers[25].M1|altsyncram:mem_rtl_0|altsyncram_fpk1:auto_generated|decode_5la:decode2                                                                                                                                                                                                                                                                                                     ; decode_5la                                        ; work            ;
;             |mux_lfb:mux3|                                                                    ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|M10K:gen_solvers[25].M1|altsyncram:mem_rtl_0|altsyncram_fpk1:auto_generated|mux_lfb:mux3                                                                                                                                                                                                                                                                                                           ; mux_lfb                                           ; work            ;
;    |M10K:gen_solvers[26].M1|                                                                  ; 10 (0)              ; 1 (0)                     ; 96008             ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|M10K:gen_solvers[26].M1                                                                                                                                                                                                                                                                                                                                                                            ; M10K                                              ; work            ;
;       |altsyncram:mem_rtl_0|                                                                  ; 10 (0)              ; 1 (0)                     ; 96008             ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|M10K:gen_solvers[26].M1|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                                                                       ; altsyncram                                        ; work            ;
;          |altsyncram_fpk1:auto_generated|                                                     ; 10 (0)              ; 1 (1)                     ; 96008             ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|M10K:gen_solvers[26].M1|altsyncram:mem_rtl_0|altsyncram_fpk1:auto_generated                                                                                                                                                                                                                                                                                                                        ; altsyncram_fpk1                                   ; work            ;
;             |decode_5la:decode2|                                                              ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|M10K:gen_solvers[26].M1|altsyncram:mem_rtl_0|altsyncram_fpk1:auto_generated|decode_5la:decode2                                                                                                                                                                                                                                                                                                     ; decode_5la                                        ; work            ;
;             |mux_lfb:mux3|                                                                    ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|M10K:gen_solvers[26].M1|altsyncram:mem_rtl_0|altsyncram_fpk1:auto_generated|mux_lfb:mux3                                                                                                                                                                                                                                                                                                           ; mux_lfb                                           ; work            ;
;    |M10K:gen_solvers[27].M1|                                                                  ; 10 (0)              ; 1 (0)                     ; 96008             ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|M10K:gen_solvers[27].M1                                                                                                                                                                                                                                                                                                                                                                            ; M10K                                              ; work            ;
;       |altsyncram:mem_rtl_0|                                                                  ; 10 (0)              ; 1 (0)                     ; 96008             ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|M10K:gen_solvers[27].M1|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                                                                       ; altsyncram                                        ; work            ;
;          |altsyncram_fpk1:auto_generated|                                                     ; 10 (0)              ; 1 (1)                     ; 96008             ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|M10K:gen_solvers[27].M1|altsyncram:mem_rtl_0|altsyncram_fpk1:auto_generated                                                                                                                                                                                                                                                                                                                        ; altsyncram_fpk1                                   ; work            ;
;             |decode_5la:decode2|                                                              ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|M10K:gen_solvers[27].M1|altsyncram:mem_rtl_0|altsyncram_fpk1:auto_generated|decode_5la:decode2                                                                                                                                                                                                                                                                                                     ; decode_5la                                        ; work            ;
;             |mux_lfb:mux3|                                                                    ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|M10K:gen_solvers[27].M1|altsyncram:mem_rtl_0|altsyncram_fpk1:auto_generated|mux_lfb:mux3                                                                                                                                                                                                                                                                                                           ; mux_lfb                                           ; work            ;
;    |M10K:gen_solvers[2].M1|                                                                   ; 10 (0)              ; 1 (0)                     ; 96008             ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|M10K:gen_solvers[2].M1                                                                                                                                                                                                                                                                                                                                                                             ; M10K                                              ; work            ;
;       |altsyncram:mem_rtl_0|                                                                  ; 10 (0)              ; 1 (0)                     ; 96008             ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|M10K:gen_solvers[2].M1|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                                                                        ; altsyncram                                        ; work            ;
;          |altsyncram_fpk1:auto_generated|                                                     ; 10 (0)              ; 1 (1)                     ; 96008             ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|M10K:gen_solvers[2].M1|altsyncram:mem_rtl_0|altsyncram_fpk1:auto_generated                                                                                                                                                                                                                                                                                                                         ; altsyncram_fpk1                                   ; work            ;
;             |decode_5la:decode2|                                                              ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|M10K:gen_solvers[2].M1|altsyncram:mem_rtl_0|altsyncram_fpk1:auto_generated|decode_5la:decode2                                                                                                                                                                                                                                                                                                      ; decode_5la                                        ; work            ;
;             |mux_lfb:mux3|                                                                    ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|M10K:gen_solvers[2].M1|altsyncram:mem_rtl_0|altsyncram_fpk1:auto_generated|mux_lfb:mux3                                                                                                                                                                                                                                                                                                            ; mux_lfb                                           ; work            ;
;    |M10K:gen_solvers[3].M1|                                                                   ; 10 (0)              ; 1 (0)                     ; 96008             ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|M10K:gen_solvers[3].M1                                                                                                                                                                                                                                                                                                                                                                             ; M10K                                              ; work            ;
;       |altsyncram:mem_rtl_0|                                                                  ; 10 (0)              ; 1 (0)                     ; 96008             ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|M10K:gen_solvers[3].M1|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                                                                        ; altsyncram                                        ; work            ;
;          |altsyncram_fpk1:auto_generated|                                                     ; 10 (0)              ; 1 (1)                     ; 96008             ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|M10K:gen_solvers[3].M1|altsyncram:mem_rtl_0|altsyncram_fpk1:auto_generated                                                                                                                                                                                                                                                                                                                         ; altsyncram_fpk1                                   ; work            ;
;             |decode_5la:decode2|                                                              ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|M10K:gen_solvers[3].M1|altsyncram:mem_rtl_0|altsyncram_fpk1:auto_generated|decode_5la:decode2                                                                                                                                                                                                                                                                                                      ; decode_5la                                        ; work            ;
;             |mux_lfb:mux3|                                                                    ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|M10K:gen_solvers[3].M1|altsyncram:mem_rtl_0|altsyncram_fpk1:auto_generated|mux_lfb:mux3                                                                                                                                                                                                                                                                                                            ; mux_lfb                                           ; work            ;
;    |M10K:gen_solvers[4].M1|                                                                   ; 10 (0)              ; 1 (0)                     ; 96008             ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|M10K:gen_solvers[4].M1                                                                                                                                                                                                                                                                                                                                                                             ; M10K                                              ; work            ;
;       |altsyncram:mem_rtl_0|                                                                  ; 10 (0)              ; 1 (0)                     ; 96008             ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|M10K:gen_solvers[4].M1|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                                                                        ; altsyncram                                        ; work            ;
;          |altsyncram_fpk1:auto_generated|                                                     ; 10 (0)              ; 1 (1)                     ; 96008             ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|M10K:gen_solvers[4].M1|altsyncram:mem_rtl_0|altsyncram_fpk1:auto_generated                                                                                                                                                                                                                                                                                                                         ; altsyncram_fpk1                                   ; work            ;
;             |decode_5la:decode2|                                                              ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|M10K:gen_solvers[4].M1|altsyncram:mem_rtl_0|altsyncram_fpk1:auto_generated|decode_5la:decode2                                                                                                                                                                                                                                                                                                      ; decode_5la                                        ; work            ;
;             |mux_lfb:mux3|                                                                    ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|M10K:gen_solvers[4].M1|altsyncram:mem_rtl_0|altsyncram_fpk1:auto_generated|mux_lfb:mux3                                                                                                                                                                                                                                                                                                            ; mux_lfb                                           ; work            ;
;    |M10K:gen_solvers[5].M1|                                                                   ; 10 (0)              ; 1 (0)                     ; 96008             ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|M10K:gen_solvers[5].M1                                                                                                                                                                                                                                                                                                                                                                             ; M10K                                              ; work            ;
;       |altsyncram:mem_rtl_0|                                                                  ; 10 (0)              ; 1 (0)                     ; 96008             ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|M10K:gen_solvers[5].M1|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                                                                        ; altsyncram                                        ; work            ;
;          |altsyncram_fpk1:auto_generated|                                                     ; 10 (0)              ; 1 (1)                     ; 96008             ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|M10K:gen_solvers[5].M1|altsyncram:mem_rtl_0|altsyncram_fpk1:auto_generated                                                                                                                                                                                                                                                                                                                         ; altsyncram_fpk1                                   ; work            ;
;             |decode_5la:decode2|                                                              ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|M10K:gen_solvers[5].M1|altsyncram:mem_rtl_0|altsyncram_fpk1:auto_generated|decode_5la:decode2                                                                                                                                                                                                                                                                                                      ; decode_5la                                        ; work            ;
;             |mux_lfb:mux3|                                                                    ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|M10K:gen_solvers[5].M1|altsyncram:mem_rtl_0|altsyncram_fpk1:auto_generated|mux_lfb:mux3                                                                                                                                                                                                                                                                                                            ; mux_lfb                                           ; work            ;
;    |M10K:gen_solvers[6].M1|                                                                   ; 10 (0)              ; 1 (0)                     ; 96008             ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|M10K:gen_solvers[6].M1                                                                                                                                                                                                                                                                                                                                                                             ; M10K                                              ; work            ;
;       |altsyncram:mem_rtl_0|                                                                  ; 10 (0)              ; 1 (0)                     ; 96008             ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|M10K:gen_solvers[6].M1|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                                                                        ; altsyncram                                        ; work            ;
;          |altsyncram_fpk1:auto_generated|                                                     ; 10 (0)              ; 1 (1)                     ; 96008             ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|M10K:gen_solvers[6].M1|altsyncram:mem_rtl_0|altsyncram_fpk1:auto_generated                                                                                                                                                                                                                                                                                                                         ; altsyncram_fpk1                                   ; work            ;
;             |decode_5la:decode2|                                                              ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|M10K:gen_solvers[6].M1|altsyncram:mem_rtl_0|altsyncram_fpk1:auto_generated|decode_5la:decode2                                                                                                                                                                                                                                                                                                      ; decode_5la                                        ; work            ;
;             |mux_lfb:mux3|                                                                    ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|M10K:gen_solvers[6].M1|altsyncram:mem_rtl_0|altsyncram_fpk1:auto_generated|mux_lfb:mux3                                                                                                                                                                                                                                                                                                            ; mux_lfb                                           ; work            ;
;    |M10K:gen_solvers[7].M1|                                                                   ; 10 (0)              ; 1 (0)                     ; 96008             ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|M10K:gen_solvers[7].M1                                                                                                                                                                                                                                                                                                                                                                             ; M10K                                              ; work            ;
;       |altsyncram:mem_rtl_0|                                                                  ; 10 (0)              ; 1 (0)                     ; 96008             ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|M10K:gen_solvers[7].M1|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                                                                        ; altsyncram                                        ; work            ;
;          |altsyncram_fpk1:auto_generated|                                                     ; 10 (0)              ; 1 (1)                     ; 96008             ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|M10K:gen_solvers[7].M1|altsyncram:mem_rtl_0|altsyncram_fpk1:auto_generated                                                                                                                                                                                                                                                                                                                         ; altsyncram_fpk1                                   ; work            ;
;             |decode_5la:decode2|                                                              ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|M10K:gen_solvers[7].M1|altsyncram:mem_rtl_0|altsyncram_fpk1:auto_generated|decode_5la:decode2                                                                                                                                                                                                                                                                                                      ; decode_5la                                        ; work            ;
;             |mux_lfb:mux3|                                                                    ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|M10K:gen_solvers[7].M1|altsyncram:mem_rtl_0|altsyncram_fpk1:auto_generated|mux_lfb:mux3                                                                                                                                                                                                                                                                                                            ; mux_lfb                                           ; work            ;
;    |M10K:gen_solvers[8].M1|                                                                   ; 10 (0)              ; 1 (0)                     ; 96008             ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|M10K:gen_solvers[8].M1                                                                                                                                                                                                                                                                                                                                                                             ; M10K                                              ; work            ;
;       |altsyncram:mem_rtl_0|                                                                  ; 10 (0)              ; 1 (0)                     ; 96008             ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|M10K:gen_solvers[8].M1|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                                                                        ; altsyncram                                        ; work            ;
;          |altsyncram_fpk1:auto_generated|                                                     ; 10 (0)              ; 1 (1)                     ; 96008             ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|M10K:gen_solvers[8].M1|altsyncram:mem_rtl_0|altsyncram_fpk1:auto_generated                                                                                                                                                                                                                                                                                                                         ; altsyncram_fpk1                                   ; work            ;
;             |decode_5la:decode2|                                                              ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|M10K:gen_solvers[8].M1|altsyncram:mem_rtl_0|altsyncram_fpk1:auto_generated|decode_5la:decode2                                                                                                                                                                                                                                                                                                      ; decode_5la                                        ; work            ;
;             |mux_lfb:mux3|                                                                    ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|M10K:gen_solvers[8].M1|altsyncram:mem_rtl_0|altsyncram_fpk1:auto_generated|mux_lfb:mux3                                                                                                                                                                                                                                                                                                            ; mux_lfb                                           ; work            ;
;    |M10K:gen_solvers[9].M1|                                                                   ; 10 (0)              ; 1 (0)                     ; 96008             ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|M10K:gen_solvers[9].M1                                                                                                                                                                                                                                                                                                                                                                             ; M10K                                              ; work            ;
;       |altsyncram:mem_rtl_0|                                                                  ; 10 (0)              ; 1 (0)                     ; 96008             ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|M10K:gen_solvers[9].M1|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                                                                        ; altsyncram                                        ; work            ;
;          |altsyncram_fpk1:auto_generated|                                                     ; 10 (0)              ; 1 (1)                     ; 96008             ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|M10K:gen_solvers[9].M1|altsyncram:mem_rtl_0|altsyncram_fpk1:auto_generated                                                                                                                                                                                                                                                                                                                         ; altsyncram_fpk1                                   ; work            ;
;             |decode_5la:decode2|                                                              ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|M10K:gen_solvers[9].M1|altsyncram:mem_rtl_0|altsyncram_fpk1:auto_generated|decode_5la:decode2                                                                                                                                                                                                                                                                                                      ; decode_5la                                        ; work            ;
;             |mux_lfb:mux3|                                                                    ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|M10K:gen_solvers[9].M1|altsyncram:mem_rtl_0|altsyncram_fpk1:auto_generated|mux_lfb:mux3                                                                                                                                                                                                                                                                                                            ; mux_lfb                                           ; work            ;
;    |lpm_divide:Div0|                                                                          ; 656 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|lpm_divide:Div0                                                                                                                                                                                                                                                                                                                                                                                    ; lpm_divide                                        ; work            ;
;       |lpm_divide_7dm:auto_generated|                                                         ; 656 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|lpm_divide:Div0|lpm_divide_7dm:auto_generated                                                                                                                                                                                                                                                                                                                                                      ; lpm_divide_7dm                                    ; work            ;
;          |sign_div_unsign_dnh:divider|                                                        ; 656 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider                                                                                                                                                                                                                                                                                                                          ; sign_div_unsign_dnh                               ; work            ;
;             |alt_u_div_03f:divider|                                                           ; 656 (656)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider                                                                                                                                                                                                                                                                                                    ; alt_u_div_03f                                     ; work            ;
;    |lpm_divide:Div1|                                                                          ; 604 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|lpm_divide:Div1                                                                                                                                                                                                                                                                                                                                                                                    ; lpm_divide                                        ; work            ;
;       |lpm_divide_1dm:auto_generated|                                                         ; 604 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|lpm_divide:Div1|lpm_divide_1dm:auto_generated                                                                                                                                                                                                                                                                                                                                                      ; lpm_divide_1dm                                    ; work            ;
;          |sign_div_unsign_7nh:divider|                                                        ; 604 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|lpm_divide:Div1|lpm_divide_1dm:auto_generated|sign_div_unsign_7nh:divider                                                                                                                                                                                                                                                                                                                          ; sign_div_unsign_7nh                               ; work            ;
;             |alt_u_div_k2f:divider|                                                           ; 604 (604)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|lpm_divide:Div1|lpm_divide_1dm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_k2f:divider                                                                                                                                                                                                                                                                                                    ; alt_u_div_k2f                                     ; work            ;
;    |lpm_divide:Div2|                                                                          ; 57 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|lpm_divide:Div2                                                                                                                                                                                                                                                                                                                                                                                    ; lpm_divide                                        ; work            ;
;       |lpm_divide_dbm:auto_generated|                                                         ; 57 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|lpm_divide:Div2|lpm_divide_dbm:auto_generated                                                                                                                                                                                                                                                                                                                                                      ; lpm_divide_dbm                                    ; work            ;
;          |sign_div_unsign_jlh:divider|                                                        ; 57 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|lpm_divide:Div2|lpm_divide_dbm:auto_generated|sign_div_unsign_jlh:divider                                                                                                                                                                                                                                                                                                                          ; sign_div_unsign_jlh                               ; work            ;
;             |alt_u_div_cve:divider|                                                           ; 57 (57)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|lpm_divide:Div2|lpm_divide_dbm:auto_generated|sign_div_unsign_jlh:divider|alt_u_div_cve:divider                                                                                                                                                                                                                                                                                                    ; alt_u_div_cve                                     ; work            ;
;    |lpm_divide:Mod0|                                                                          ; 148 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|lpm_divide:Mod0                                                                                                                                                                                                                                                                                                                                                                                    ; lpm_divide                                        ; work            ;
;       |lpm_divide_l3m:auto_generated|                                                         ; 148 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|lpm_divide:Mod0|lpm_divide_l3m:auto_generated                                                                                                                                                                                                                                                                                                                                                      ; lpm_divide_l3m                                    ; work            ;
;          |sign_div_unsign_olh:divider|                                                        ; 148 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|lpm_divide:Mod0|lpm_divide_l3m:auto_generated|sign_div_unsign_olh:divider                                                                                                                                                                                                                                                                                                                          ; sign_div_unsign_olh                               ; work            ;
;             |alt_u_div_mve:divider|                                                           ; 148 (148)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|lpm_divide:Mod0|lpm_divide_l3m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_mve:divider                                                                                                                                                                                                                                                                                                    ; alt_u_div_mve                                     ; work            ;
;    |lpm_divide:Mod1|                                                                          ; 61 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|lpm_divide:Mod1                                                                                                                                                                                                                                                                                                                                                                                    ; lpm_divide                                        ; work            ;
;       |lpm_divide_g3m:auto_generated|                                                         ; 61 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|lpm_divide:Mod1|lpm_divide_g3m:auto_generated                                                                                                                                                                                                                                                                                                                                                      ; lpm_divide_g3m                                    ; work            ;
;          |sign_div_unsign_jlh:divider|                                                        ; 61 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|lpm_divide:Mod1|lpm_divide_g3m:auto_generated|sign_div_unsign_jlh:divider                                                                                                                                                                                                                                                                                                                          ; sign_div_unsign_jlh                               ; work            ;
;             |alt_u_div_cve:divider|                                                           ; 61 (61)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|lpm_divide:Mod1|lpm_divide_g3m:auto_generated|sign_div_unsign_jlh:divider|alt_u_div_cve:divider                                                                                                                                                                                                                                                                                                    ; alt_u_div_cve                                     ; work            ;
;    |mandelbrot_iterate:gen_solvers[0].insts|                                                  ; 254 (254)           ; 80 (80)                   ; 0                 ; 3          ; 0    ; 0            ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[0].insts                                                                                                                                                                                                                                                                                                                                                            ; mandelbrot_iterate                                ; work            ;
;       |signed_mult:inst1|                                                                     ; 0 (0)               ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[0].insts|signed_mult:inst1                                                                                                                                                                                                                                                                                                                                          ; signed_mult                                       ; work            ;
;       |signed_mult:inst2|                                                                     ; 0 (0)               ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[0].insts|signed_mult:inst2                                                                                                                                                                                                                                                                                                                                          ; signed_mult                                       ; work            ;
;       |signed_mult:inst3|                                                                     ; 0 (0)               ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[0].insts|signed_mult:inst3                                                                                                                                                                                                                                                                                                                                          ; signed_mult                                       ; work            ;
;    |mandelbrot_iterate:gen_solvers[10].insts|                                                 ; 249 (249)           ; 80 (80)                   ; 0                 ; 3          ; 0    ; 0            ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[10].insts                                                                                                                                                                                                                                                                                                                                                           ; mandelbrot_iterate                                ; work            ;
;       |signed_mult:inst1|                                                                     ; 0 (0)               ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[10].insts|signed_mult:inst1                                                                                                                                                                                                                                                                                                                                         ; signed_mult                                       ; work            ;
;       |signed_mult:inst2|                                                                     ; 0 (0)               ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[10].insts|signed_mult:inst2                                                                                                                                                                                                                                                                                                                                         ; signed_mult                                       ; work            ;
;       |signed_mult:inst3|                                                                     ; 0 (0)               ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[10].insts|signed_mult:inst3                                                                                                                                                                                                                                                                                                                                         ; signed_mult                                       ; work            ;
;    |mandelbrot_iterate:gen_solvers[11].insts|                                                 ; 248 (248)           ; 80 (80)                   ; 0                 ; 3          ; 0    ; 0            ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[11].insts                                                                                                                                                                                                                                                                                                                                                           ; mandelbrot_iterate                                ; work            ;
;       |signed_mult:inst1|                                                                     ; 0 (0)               ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[11].insts|signed_mult:inst1                                                                                                                                                                                                                                                                                                                                         ; signed_mult                                       ; work            ;
;       |signed_mult:inst2|                                                                     ; 0 (0)               ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[11].insts|signed_mult:inst2                                                                                                                                                                                                                                                                                                                                         ; signed_mult                                       ; work            ;
;       |signed_mult:inst3|                                                                     ; 0 (0)               ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[11].insts|signed_mult:inst3                                                                                                                                                                                                                                                                                                                                         ; signed_mult                                       ; work            ;
;    |mandelbrot_iterate:gen_solvers[12].insts|                                                 ; 248 (248)           ; 80 (80)                   ; 0                 ; 3          ; 0    ; 0            ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[12].insts                                                                                                                                                                                                                                                                                                                                                           ; mandelbrot_iterate                                ; work            ;
;       |signed_mult:inst1|                                                                     ; 0 (0)               ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[12].insts|signed_mult:inst1                                                                                                                                                                                                                                                                                                                                         ; signed_mult                                       ; work            ;
;       |signed_mult:inst2|                                                                     ; 0 (0)               ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[12].insts|signed_mult:inst2                                                                                                                                                                                                                                                                                                                                         ; signed_mult                                       ; work            ;
;       |signed_mult:inst3|                                                                     ; 0 (0)               ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[12].insts|signed_mult:inst3                                                                                                                                                                                                                                                                                                                                         ; signed_mult                                       ; work            ;
;    |mandelbrot_iterate:gen_solvers[13].insts|                                                 ; 248 (248)           ; 80 (80)                   ; 0                 ; 3          ; 0    ; 0            ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[13].insts                                                                                                                                                                                                                                                                                                                                                           ; mandelbrot_iterate                                ; work            ;
;       |signed_mult:inst1|                                                                     ; 0 (0)               ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[13].insts|signed_mult:inst1                                                                                                                                                                                                                                                                                                                                         ; signed_mult                                       ; work            ;
;       |signed_mult:inst2|                                                                     ; 0 (0)               ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[13].insts|signed_mult:inst2                                                                                                                                                                                                                                                                                                                                         ; signed_mult                                       ; work            ;
;       |signed_mult:inst3|                                                                     ; 0 (0)               ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[13].insts|signed_mult:inst3                                                                                                                                                                                                                                                                                                                                         ; signed_mult                                       ; work            ;
;    |mandelbrot_iterate:gen_solvers[14].insts|                                                 ; 248 (248)           ; 80 (80)                   ; 0                 ; 3          ; 0    ; 0            ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[14].insts                                                                                                                                                                                                                                                                                                                                                           ; mandelbrot_iterate                                ; work            ;
;       |signed_mult:inst1|                                                                     ; 0 (0)               ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[14].insts|signed_mult:inst1                                                                                                                                                                                                                                                                                                                                         ; signed_mult                                       ; work            ;
;       |signed_mult:inst2|                                                                     ; 0 (0)               ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[14].insts|signed_mult:inst2                                                                                                                                                                                                                                                                                                                                         ; signed_mult                                       ; work            ;
;       |signed_mult:inst3|                                                                     ; 0 (0)               ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[14].insts|signed_mult:inst3                                                                                                                                                                                                                                                                                                                                         ; signed_mult                                       ; work            ;
;    |mandelbrot_iterate:gen_solvers[15].insts|                                                 ; 248 (248)           ; 80 (80)                   ; 0                 ; 3          ; 0    ; 0            ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[15].insts                                                                                                                                                                                                                                                                                                                                                           ; mandelbrot_iterate                                ; work            ;
;       |signed_mult:inst1|                                                                     ; 0 (0)               ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[15].insts|signed_mult:inst1                                                                                                                                                                                                                                                                                                                                         ; signed_mult                                       ; work            ;
;       |signed_mult:inst2|                                                                     ; 0 (0)               ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[15].insts|signed_mult:inst2                                                                                                                                                                                                                                                                                                                                         ; signed_mult                                       ; work            ;
;       |signed_mult:inst3|                                                                     ; 0 (0)               ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[15].insts|signed_mult:inst3                                                                                                                                                                                                                                                                                                                                         ; signed_mult                                       ; work            ;
;    |mandelbrot_iterate:gen_solvers[16].insts|                                                 ; 248 (248)           ; 80 (80)                   ; 0                 ; 3          ; 0    ; 0            ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[16].insts                                                                                                                                                                                                                                                                                                                                                           ; mandelbrot_iterate                                ; work            ;
;       |signed_mult:inst1|                                                                     ; 0 (0)               ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[16].insts|signed_mult:inst1                                                                                                                                                                                                                                                                                                                                         ; signed_mult                                       ; work            ;
;       |signed_mult:inst2|                                                                     ; 0 (0)               ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[16].insts|signed_mult:inst2                                                                                                                                                                                                                                                                                                                                         ; signed_mult                                       ; work            ;
;       |signed_mult:inst3|                                                                     ; 0 (0)               ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[16].insts|signed_mult:inst3                                                                                                                                                                                                                                                                                                                                         ; signed_mult                                       ; work            ;
;    |mandelbrot_iterate:gen_solvers[17].insts|                                                 ; 248 (248)           ; 80 (80)                   ; 0                 ; 3          ; 0    ; 0            ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[17].insts                                                                                                                                                                                                                                                                                                                                                           ; mandelbrot_iterate                                ; work            ;
;       |signed_mult:inst1|                                                                     ; 0 (0)               ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[17].insts|signed_mult:inst1                                                                                                                                                                                                                                                                                                                                         ; signed_mult                                       ; work            ;
;       |signed_mult:inst2|                                                                     ; 0 (0)               ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[17].insts|signed_mult:inst2                                                                                                                                                                                                                                                                                                                                         ; signed_mult                                       ; work            ;
;       |signed_mult:inst3|                                                                     ; 0 (0)               ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[17].insts|signed_mult:inst3                                                                                                                                                                                                                                                                                                                                         ; signed_mult                                       ; work            ;
;    |mandelbrot_iterate:gen_solvers[18].insts|                                                 ; 248 (248)           ; 80 (80)                   ; 0                 ; 3          ; 0    ; 0            ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[18].insts                                                                                                                                                                                                                                                                                                                                                           ; mandelbrot_iterate                                ; work            ;
;       |signed_mult:inst1|                                                                     ; 0 (0)               ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[18].insts|signed_mult:inst1                                                                                                                                                                                                                                                                                                                                         ; signed_mult                                       ; work            ;
;       |signed_mult:inst2|                                                                     ; 0 (0)               ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[18].insts|signed_mult:inst2                                                                                                                                                                                                                                                                                                                                         ; signed_mult                                       ; work            ;
;       |signed_mult:inst3|                                                                     ; 0 (0)               ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[18].insts|signed_mult:inst3                                                                                                                                                                                                                                                                                                                                         ; signed_mult                                       ; work            ;
;    |mandelbrot_iterate:gen_solvers[19].insts|                                                 ; 248 (248)           ; 80 (80)                   ; 0                 ; 3          ; 0    ; 0            ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[19].insts                                                                                                                                                                                                                                                                                                                                                           ; mandelbrot_iterate                                ; work            ;
;       |signed_mult:inst1|                                                                     ; 0 (0)               ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[19].insts|signed_mult:inst1                                                                                                                                                                                                                                                                                                                                         ; signed_mult                                       ; work            ;
;       |signed_mult:inst2|                                                                     ; 0 (0)               ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[19].insts|signed_mult:inst2                                                                                                                                                                                                                                                                                                                                         ; signed_mult                                       ; work            ;
;       |signed_mult:inst3|                                                                     ; 0 (0)               ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[19].insts|signed_mult:inst3                                                                                                                                                                                                                                                                                                                                         ; signed_mult                                       ; work            ;
;    |mandelbrot_iterate:gen_solvers[1].insts|                                                  ; 247 (247)           ; 80 (80)                   ; 0                 ; 3          ; 0    ; 0            ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[1].insts                                                                                                                                                                                                                                                                                                                                                            ; mandelbrot_iterate                                ; work            ;
;       |signed_mult:inst1|                                                                     ; 0 (0)               ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[1].insts|signed_mult:inst1                                                                                                                                                                                                                                                                                                                                          ; signed_mult                                       ; work            ;
;       |signed_mult:inst2|                                                                     ; 0 (0)               ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[1].insts|signed_mult:inst2                                                                                                                                                                                                                                                                                                                                          ; signed_mult                                       ; work            ;
;       |signed_mult:inst3|                                                                     ; 0 (0)               ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[1].insts|signed_mult:inst3                                                                                                                                                                                                                                                                                                                                          ; signed_mult                                       ; work            ;
;    |mandelbrot_iterate:gen_solvers[20].insts|                                                 ; 248 (248)           ; 80 (80)                   ; 0                 ; 3          ; 0    ; 0            ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[20].insts                                                                                                                                                                                                                                                                                                                                                           ; mandelbrot_iterate                                ; work            ;
;       |signed_mult:inst1|                                                                     ; 0 (0)               ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[20].insts|signed_mult:inst1                                                                                                                                                                                                                                                                                                                                         ; signed_mult                                       ; work            ;
;       |signed_mult:inst2|                                                                     ; 0 (0)               ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[20].insts|signed_mult:inst2                                                                                                                                                                                                                                                                                                                                         ; signed_mult                                       ; work            ;
;       |signed_mult:inst3|                                                                     ; 0 (0)               ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[20].insts|signed_mult:inst3                                                                                                                                                                                                                                                                                                                                         ; signed_mult                                       ; work            ;
;    |mandelbrot_iterate:gen_solvers[21].insts|                                                 ; 248 (248)           ; 80 (80)                   ; 0                 ; 3          ; 0    ; 0            ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[21].insts                                                                                                                                                                                                                                                                                                                                                           ; mandelbrot_iterate                                ; work            ;
;       |signed_mult:inst1|                                                                     ; 0 (0)               ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[21].insts|signed_mult:inst1                                                                                                                                                                                                                                                                                                                                         ; signed_mult                                       ; work            ;
;       |signed_mult:inst2|                                                                     ; 0 (0)               ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[21].insts|signed_mult:inst2                                                                                                                                                                                                                                                                                                                                         ; signed_mult                                       ; work            ;
;       |signed_mult:inst3|                                                                     ; 0 (0)               ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[21].insts|signed_mult:inst3                                                                                                                                                                                                                                                                                                                                         ; signed_mult                                       ; work            ;
;    |mandelbrot_iterate:gen_solvers[22].insts|                                                 ; 248 (248)           ; 80 (80)                   ; 0                 ; 3          ; 0    ; 0            ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[22].insts                                                                                                                                                                                                                                                                                                                                                           ; mandelbrot_iterate                                ; work            ;
;       |signed_mult:inst1|                                                                     ; 0 (0)               ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[22].insts|signed_mult:inst1                                                                                                                                                                                                                                                                                                                                         ; signed_mult                                       ; work            ;
;       |signed_mult:inst2|                                                                     ; 0 (0)               ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[22].insts|signed_mult:inst2                                                                                                                                                                                                                                                                                                                                         ; signed_mult                                       ; work            ;
;       |signed_mult:inst3|                                                                     ; 0 (0)               ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[22].insts|signed_mult:inst3                                                                                                                                                                                                                                                                                                                                         ; signed_mult                                       ; work            ;
;    |mandelbrot_iterate:gen_solvers[23].insts|                                                 ; 248 (248)           ; 80 (80)                   ; 0                 ; 3          ; 0    ; 0            ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[23].insts                                                                                                                                                                                                                                                                                                                                                           ; mandelbrot_iterate                                ; work            ;
;       |signed_mult:inst1|                                                                     ; 0 (0)               ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[23].insts|signed_mult:inst1                                                                                                                                                                                                                                                                                                                                         ; signed_mult                                       ; work            ;
;       |signed_mult:inst2|                                                                     ; 0 (0)               ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[23].insts|signed_mult:inst2                                                                                                                                                                                                                                                                                                                                         ; signed_mult                                       ; work            ;
;       |signed_mult:inst3|                                                                     ; 0 (0)               ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[23].insts|signed_mult:inst3                                                                                                                                                                                                                                                                                                                                         ; signed_mult                                       ; work            ;
;    |mandelbrot_iterate:gen_solvers[24].insts|                                                 ; 248 (248)           ; 80 (80)                   ; 0                 ; 3          ; 0    ; 0            ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[24].insts                                                                                                                                                                                                                                                                                                                                                           ; mandelbrot_iterate                                ; work            ;
;       |signed_mult:inst1|                                                                     ; 0 (0)               ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[24].insts|signed_mult:inst1                                                                                                                                                                                                                                                                                                                                         ; signed_mult                                       ; work            ;
;       |signed_mult:inst2|                                                                     ; 0 (0)               ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[24].insts|signed_mult:inst2                                                                                                                                                                                                                                                                                                                                         ; signed_mult                                       ; work            ;
;       |signed_mult:inst3|                                                                     ; 0 (0)               ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[24].insts|signed_mult:inst3                                                                                                                                                                                                                                                                                                                                         ; signed_mult                                       ; work            ;
;    |mandelbrot_iterate:gen_solvers[25].insts|                                                 ; 248 (248)           ; 80 (80)                   ; 0                 ; 3          ; 0    ; 0            ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[25].insts                                                                                                                                                                                                                                                                                                                                                           ; mandelbrot_iterate                                ; work            ;
;       |signed_mult:inst1|                                                                     ; 0 (0)               ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[25].insts|signed_mult:inst1                                                                                                                                                                                                                                                                                                                                         ; signed_mult                                       ; work            ;
;       |signed_mult:inst2|                                                                     ; 0 (0)               ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[25].insts|signed_mult:inst2                                                                                                                                                                                                                                                                                                                                         ; signed_mult                                       ; work            ;
;       |signed_mult:inst3|                                                                     ; 0 (0)               ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[25].insts|signed_mult:inst3                                                                                                                                                                                                                                                                                                                                         ; signed_mult                                       ; work            ;
;    |mandelbrot_iterate:gen_solvers[26].insts|                                                 ; 248 (248)           ; 80 (80)                   ; 0                 ; 3          ; 0    ; 0            ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[26].insts                                                                                                                                                                                                                                                                                                                                                           ; mandelbrot_iterate                                ; work            ;
;       |signed_mult:inst1|                                                                     ; 0 (0)               ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[26].insts|signed_mult:inst1                                                                                                                                                                                                                                                                                                                                         ; signed_mult                                       ; work            ;
;       |signed_mult:inst2|                                                                     ; 0 (0)               ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[26].insts|signed_mult:inst2                                                                                                                                                                                                                                                                                                                                         ; signed_mult                                       ; work            ;
;       |signed_mult:inst3|                                                                     ; 0 (0)               ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[26].insts|signed_mult:inst3                                                                                                                                                                                                                                                                                                                                         ; signed_mult                                       ; work            ;
;    |mandelbrot_iterate:gen_solvers[27].insts|                                                 ; 250 (250)           ; 80 (80)                   ; 0                 ; 3          ; 0    ; 0            ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[27].insts                                                                                                                                                                                                                                                                                                                                                           ; mandelbrot_iterate                                ; work            ;
;       |signed_mult:inst1|                                                                     ; 0 (0)               ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[27].insts|signed_mult:inst1                                                                                                                                                                                                                                                                                                                                         ; signed_mult                                       ; work            ;
;       |signed_mult:inst2|                                                                     ; 0 (0)               ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[27].insts|signed_mult:inst2                                                                                                                                                                                                                                                                                                                                         ; signed_mult                                       ; work            ;
;       |signed_mult:inst3|                                                                     ; 0 (0)               ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[27].insts|signed_mult:inst3                                                                                                                                                                                                                                                                                                                                         ; signed_mult                                       ; work            ;
;    |mandelbrot_iterate:gen_solvers[2].insts|                                                  ; 247 (247)           ; 80 (80)                   ; 0                 ; 3          ; 0    ; 0            ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[2].insts                                                                                                                                                                                                                                                                                                                                                            ; mandelbrot_iterate                                ; work            ;
;       |signed_mult:inst1|                                                                     ; 0 (0)               ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[2].insts|signed_mult:inst1                                                                                                                                                                                                                                                                                                                                          ; signed_mult                                       ; work            ;
;       |signed_mult:inst2|                                                                     ; 0 (0)               ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[2].insts|signed_mult:inst2                                                                                                                                                                                                                                                                                                                                          ; signed_mult                                       ; work            ;
;       |signed_mult:inst3|                                                                     ; 0 (0)               ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[2].insts|signed_mult:inst3                                                                                                                                                                                                                                                                                                                                          ; signed_mult                                       ; work            ;
;    |mandelbrot_iterate:gen_solvers[3].insts|                                                  ; 247 (247)           ; 80 (80)                   ; 0                 ; 3          ; 0    ; 0            ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[3].insts                                                                                                                                                                                                                                                                                                                                                            ; mandelbrot_iterate                                ; work            ;
;       |signed_mult:inst1|                                                                     ; 0 (0)               ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[3].insts|signed_mult:inst1                                                                                                                                                                                                                                                                                                                                          ; signed_mult                                       ; work            ;
;       |signed_mult:inst2|                                                                     ; 0 (0)               ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[3].insts|signed_mult:inst2                                                                                                                                                                                                                                                                                                                                          ; signed_mult                                       ; work            ;
;       |signed_mult:inst3|                                                                     ; 0 (0)               ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[3].insts|signed_mult:inst3                                                                                                                                                                                                                                                                                                                                          ; signed_mult                                       ; work            ;
;    |mandelbrot_iterate:gen_solvers[4].insts|                                                  ; 248 (248)           ; 80 (80)                   ; 0                 ; 3          ; 0    ; 0            ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[4].insts                                                                                                                                                                                                                                                                                                                                                            ; mandelbrot_iterate                                ; work            ;
;       |signed_mult:inst1|                                                                     ; 0 (0)               ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[4].insts|signed_mult:inst1                                                                                                                                                                                                                                                                                                                                          ; signed_mult                                       ; work            ;
;       |signed_mult:inst2|                                                                     ; 0 (0)               ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[4].insts|signed_mult:inst2                                                                                                                                                                                                                                                                                                                                          ; signed_mult                                       ; work            ;
;       |signed_mult:inst3|                                                                     ; 0 (0)               ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[4].insts|signed_mult:inst3                                                                                                                                                                                                                                                                                                                                          ; signed_mult                                       ; work            ;
;    |mandelbrot_iterate:gen_solvers[5].insts|                                                  ; 248 (248)           ; 80 (80)                   ; 0                 ; 3          ; 0    ; 0            ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[5].insts                                                                                                                                                                                                                                                                                                                                                            ; mandelbrot_iterate                                ; work            ;
;       |signed_mult:inst1|                                                                     ; 0 (0)               ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[5].insts|signed_mult:inst1                                                                                                                                                                                                                                                                                                                                          ; signed_mult                                       ; work            ;
;       |signed_mult:inst2|                                                                     ; 0 (0)               ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[5].insts|signed_mult:inst2                                                                                                                                                                                                                                                                                                                                          ; signed_mult                                       ; work            ;
;       |signed_mult:inst3|                                                                     ; 0 (0)               ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[5].insts|signed_mult:inst3                                                                                                                                                                                                                                                                                                                                          ; signed_mult                                       ; work            ;
;    |mandelbrot_iterate:gen_solvers[6].insts|                                                  ; 248 (248)           ; 80 (80)                   ; 0                 ; 3          ; 0    ; 0            ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[6].insts                                                                                                                                                                                                                                                                                                                                                            ; mandelbrot_iterate                                ; work            ;
;       |signed_mult:inst1|                                                                     ; 0 (0)               ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[6].insts|signed_mult:inst1                                                                                                                                                                                                                                                                                                                                          ; signed_mult                                       ; work            ;
;       |signed_mult:inst2|                                                                     ; 0 (0)               ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[6].insts|signed_mult:inst2                                                                                                                                                                                                                                                                                                                                          ; signed_mult                                       ; work            ;
;       |signed_mult:inst3|                                                                     ; 0 (0)               ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[6].insts|signed_mult:inst3                                                                                                                                                                                                                                                                                                                                          ; signed_mult                                       ; work            ;
;    |mandelbrot_iterate:gen_solvers[7].insts|                                                  ; 248 (248)           ; 80 (80)                   ; 0                 ; 3          ; 0    ; 0            ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[7].insts                                                                                                                                                                                                                                                                                                                                                            ; mandelbrot_iterate                                ; work            ;
;       |signed_mult:inst1|                                                                     ; 0 (0)               ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[7].insts|signed_mult:inst1                                                                                                                                                                                                                                                                                                                                          ; signed_mult                                       ; work            ;
;       |signed_mult:inst2|                                                                     ; 0 (0)               ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[7].insts|signed_mult:inst2                                                                                                                                                                                                                                                                                                                                          ; signed_mult                                       ; work            ;
;       |signed_mult:inst3|                                                                     ; 0 (0)               ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[7].insts|signed_mult:inst3                                                                                                                                                                                                                                                                                                                                          ; signed_mult                                       ; work            ;
;    |mandelbrot_iterate:gen_solvers[8].insts|                                                  ; 250 (250)           ; 80 (80)                   ; 0                 ; 3          ; 0    ; 0            ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[8].insts                                                                                                                                                                                                                                                                                                                                                            ; mandelbrot_iterate                                ; work            ;
;       |signed_mult:inst1|                                                                     ; 0 (0)               ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[8].insts|signed_mult:inst1                                                                                                                                                                                                                                                                                                                                          ; signed_mult                                       ; work            ;
;       |signed_mult:inst2|                                                                     ; 0 (0)               ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[8].insts|signed_mult:inst2                                                                                                                                                                                                                                                                                                                                          ; signed_mult                                       ; work            ;
;       |signed_mult:inst3|                                                                     ; 0 (0)               ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[8].insts|signed_mult:inst3                                                                                                                                                                                                                                                                                                                                          ; signed_mult                                       ; work            ;
;    |mandelbrot_iterate:gen_solvers[9].insts|                                                  ; 249 (249)           ; 80 (80)                   ; 0                 ; 3          ; 0    ; 0            ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[9].insts                                                                                                                                                                                                                                                                                                                                                            ; mandelbrot_iterate                                ; work            ;
;       |signed_mult:inst1|                                                                     ; 0 (0)               ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[9].insts|signed_mult:inst1                                                                                                                                                                                                                                                                                                                                          ; signed_mult                                       ; work            ;
;       |signed_mult:inst2|                                                                     ; 0 (0)               ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[9].insts|signed_mult:inst2                                                                                                                                                                                                                                                                                                                                          ; signed_mult                                       ; work            ;
;       |signed_mult:inst3|                                                                     ; 0 (0)               ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[9].insts|signed_mult:inst3                                                                                                                                                                                                                                                                                                                                          ; signed_mult                                       ; work            ;
;    |pll2:pll2|                                                                                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|pll2:pll2                                                                                                                                                                                                                                                                                                                                                                                          ; pll2                                              ; pll2            ;
;       |pll2_0002:pll2_inst|                                                                   ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|pll2:pll2|pll2_0002:pll2_inst                                                                                                                                                                                                                                                                                                                                                                      ; pll2_0002                                         ; pll2            ;
;          |altera_pll:altera_pll_i|                                                            ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|pll2:pll2|pll2_0002:pll2_inst|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                                                                                              ; altera_pll                                        ; work            ;
;    |vga_driver:VGA1|                                                                          ; 132 (132)           ; 39 (39)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|vga_driver:VGA1                                                                                                                                                                                                                                                                                                                                                                                    ; vga_driver                                        ; work            ;
;    |video_pll:pll1|                                                                           ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|video_pll:pll1                                                                                                                                                                                                                                                                                                                                                                                     ; video_pll                                         ; video_pll       ;
;       |video_pll_0002:video_pll_inst|                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|video_pll:pll1|video_pll_0002:video_pll_inst                                                                                                                                                                                                                                                                                                                                                       ; video_pll_0002                                    ; video_pll       ;
;          |altera_pll:altera_pll_i|                                                            ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|video_pll:pll1|video_pll_0002:video_pll_inst|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                                                                               ; altera_pll                                        ; work            ;
+-----------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-----------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                  ;
+----------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                   ; Type       ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+----------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Computer_System:The_System|Computer_System_Onchip_SRAM:onchip_sram|altsyncram:the_altsyncram|altsyncram_1k52:auto_generated|ALTSYNCRAM ; AUTO       ; True Dual Port   ; 256          ; 32           ; 256          ; 32           ; 8192  ; None ;
; M10K:gen_solvers[0].M1|altsyncram:mem_rtl_0|altsyncram_fpk1:auto_generated|ALTSYNCRAM                                                  ; M10K block ; Simple Dual Port ; 12001        ; 8            ; 12001        ; 8            ; 96008 ; None ;
; M10K:gen_solvers[10].M1|altsyncram:mem_rtl_0|altsyncram_fpk1:auto_generated|ALTSYNCRAM                                                 ; M10K block ; Simple Dual Port ; 12001        ; 8            ; 12001        ; 8            ; 96008 ; None ;
; M10K:gen_solvers[11].M1|altsyncram:mem_rtl_0|altsyncram_fpk1:auto_generated|ALTSYNCRAM                                                 ; M10K block ; Simple Dual Port ; 12001        ; 8            ; 12001        ; 8            ; 96008 ; None ;
; M10K:gen_solvers[12].M1|altsyncram:mem_rtl_0|altsyncram_fpk1:auto_generated|ALTSYNCRAM                                                 ; M10K block ; Simple Dual Port ; 12001        ; 8            ; 12001        ; 8            ; 96008 ; None ;
; M10K:gen_solvers[13].M1|altsyncram:mem_rtl_0|altsyncram_fpk1:auto_generated|ALTSYNCRAM                                                 ; M10K block ; Simple Dual Port ; 12001        ; 8            ; 12001        ; 8            ; 96008 ; None ;
; M10K:gen_solvers[14].M1|altsyncram:mem_rtl_0|altsyncram_fpk1:auto_generated|ALTSYNCRAM                                                 ; M10K block ; Simple Dual Port ; 12001        ; 8            ; 12001        ; 8            ; 96008 ; None ;
; M10K:gen_solvers[15].M1|altsyncram:mem_rtl_0|altsyncram_fpk1:auto_generated|ALTSYNCRAM                                                 ; M10K block ; Simple Dual Port ; 12001        ; 8            ; 12001        ; 8            ; 96008 ; None ;
; M10K:gen_solvers[16].M1|altsyncram:mem_rtl_0|altsyncram_fpk1:auto_generated|ALTSYNCRAM                                                 ; M10K block ; Simple Dual Port ; 12001        ; 8            ; 12001        ; 8            ; 96008 ; None ;
; M10K:gen_solvers[17].M1|altsyncram:mem_rtl_0|altsyncram_fpk1:auto_generated|ALTSYNCRAM                                                 ; M10K block ; Simple Dual Port ; 12001        ; 8            ; 12001        ; 8            ; 96008 ; None ;
; M10K:gen_solvers[18].M1|altsyncram:mem_rtl_0|altsyncram_fpk1:auto_generated|ALTSYNCRAM                                                 ; M10K block ; Simple Dual Port ; 12001        ; 8            ; 12001        ; 8            ; 96008 ; None ;
; M10K:gen_solvers[19].M1|altsyncram:mem_rtl_0|altsyncram_fpk1:auto_generated|ALTSYNCRAM                                                 ; M10K block ; Simple Dual Port ; 12001        ; 8            ; 12001        ; 8            ; 96008 ; None ;
; M10K:gen_solvers[1].M1|altsyncram:mem_rtl_0|altsyncram_fpk1:auto_generated|ALTSYNCRAM                                                  ; M10K block ; Simple Dual Port ; 12001        ; 8            ; 12001        ; 8            ; 96008 ; None ;
; M10K:gen_solvers[20].M1|altsyncram:mem_rtl_0|altsyncram_fpk1:auto_generated|ALTSYNCRAM                                                 ; M10K block ; Simple Dual Port ; 12001        ; 8            ; 12001        ; 8            ; 96008 ; None ;
; M10K:gen_solvers[21].M1|altsyncram:mem_rtl_0|altsyncram_fpk1:auto_generated|ALTSYNCRAM                                                 ; M10K block ; Simple Dual Port ; 12001        ; 8            ; 12001        ; 8            ; 96008 ; None ;
; M10K:gen_solvers[22].M1|altsyncram:mem_rtl_0|altsyncram_fpk1:auto_generated|ALTSYNCRAM                                                 ; M10K block ; Simple Dual Port ; 12001        ; 8            ; 12001        ; 8            ; 96008 ; None ;
; M10K:gen_solvers[23].M1|altsyncram:mem_rtl_0|altsyncram_fpk1:auto_generated|ALTSYNCRAM                                                 ; M10K block ; Simple Dual Port ; 12001        ; 8            ; 12001        ; 8            ; 96008 ; None ;
; M10K:gen_solvers[24].M1|altsyncram:mem_rtl_0|altsyncram_fpk1:auto_generated|ALTSYNCRAM                                                 ; M10K block ; Simple Dual Port ; 12001        ; 8            ; 12001        ; 8            ; 96008 ; None ;
; M10K:gen_solvers[25].M1|altsyncram:mem_rtl_0|altsyncram_fpk1:auto_generated|ALTSYNCRAM                                                 ; M10K block ; Simple Dual Port ; 12001        ; 8            ; 12001        ; 8            ; 96008 ; None ;
; M10K:gen_solvers[26].M1|altsyncram:mem_rtl_0|altsyncram_fpk1:auto_generated|ALTSYNCRAM                                                 ; M10K block ; Simple Dual Port ; 12001        ; 8            ; 12001        ; 8            ; 96008 ; None ;
; M10K:gen_solvers[27].M1|altsyncram:mem_rtl_0|altsyncram_fpk1:auto_generated|ALTSYNCRAM                                                 ; M10K block ; Simple Dual Port ; 12001        ; 8            ; 12001        ; 8            ; 96008 ; None ;
; M10K:gen_solvers[2].M1|altsyncram:mem_rtl_0|altsyncram_fpk1:auto_generated|ALTSYNCRAM                                                  ; M10K block ; Simple Dual Port ; 12001        ; 8            ; 12001        ; 8            ; 96008 ; None ;
; M10K:gen_solvers[3].M1|altsyncram:mem_rtl_0|altsyncram_fpk1:auto_generated|ALTSYNCRAM                                                  ; M10K block ; Simple Dual Port ; 12001        ; 8            ; 12001        ; 8            ; 96008 ; None ;
; M10K:gen_solvers[4].M1|altsyncram:mem_rtl_0|altsyncram_fpk1:auto_generated|ALTSYNCRAM                                                  ; M10K block ; Simple Dual Port ; 12001        ; 8            ; 12001        ; 8            ; 96008 ; None ;
; M10K:gen_solvers[5].M1|altsyncram:mem_rtl_0|altsyncram_fpk1:auto_generated|ALTSYNCRAM                                                  ; M10K block ; Simple Dual Port ; 12001        ; 8            ; 12001        ; 8            ; 96008 ; None ;
; M10K:gen_solvers[6].M1|altsyncram:mem_rtl_0|altsyncram_fpk1:auto_generated|ALTSYNCRAM                                                  ; M10K block ; Simple Dual Port ; 12001        ; 8            ; 12001        ; 8            ; 96008 ; None ;
; M10K:gen_solvers[7].M1|altsyncram:mem_rtl_0|altsyncram_fpk1:auto_generated|ALTSYNCRAM                                                  ; M10K block ; Simple Dual Port ; 12001        ; 8            ; 12001        ; 8            ; 96008 ; None ;
; M10K:gen_solvers[8].M1|altsyncram:mem_rtl_0|altsyncram_fpk1:auto_generated|ALTSYNCRAM                                                  ; M10K block ; Simple Dual Port ; 12001        ; 8            ; 12001        ; 8            ; 96008 ; None ;
; M10K:gen_solvers[9].M1|altsyncram:mem_rtl_0|altsyncram_fpk1:auto_generated|ALTSYNCRAM                                                  ; M10K block ; Simple Dual Port ; 12001        ; 8            ; 12001        ; 8            ; 96008 ; None ;
+----------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+-------+------+


+-----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary  ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Two Independent 18x18           ; 1           ;
; Independent 27x27               ; 84          ;
; Total number of DSP blocks      ; 85          ;
;                                 ;             ;
; Fixed Point Signed Multiplier   ; 84          ;
; Fixed Point Unsigned Multiplier ; 1           ;
+---------------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                               ;
+--------+--------------------------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+
; Vendor ; IP Core Name                   ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                            ; IP Include File      ;
+--------+--------------------------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+
; N/A    ; Qsys                           ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System                                                                                                                                                                                                               ; Computer_System.qsys ;
; Altera ; altera_hps                     ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps                                                                                                                                                                         ; Computer_System.qsys ;
; Altera ; altera_hps_io                  ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io                                                                                                                                ; Computer_System.qsys ;
; Altera ; altera_irq_mapper              ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_irq_mapper:irq_mapper                                                                                                                                                                         ; Computer_System.qsys ;
; Altera ; altera_irq_mapper              ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_irq_mapper:irq_mapper_001                                                                                                                                                                     ; Computer_System.qsys ;
; Altera ; altera_mm_interconnect         ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0                                                                                                                                                           ; Computer_System.qsys ;
; Altera ; altera_merlin_axi_master_ni    ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent                                                                                               ; Computer_System.qsys ;
; Altera ; altera_avalon_st_adapter       ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                     ; Computer_System.qsys ;
; Altera ; error_adapter                  ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 ; Computer_System.qsys ;
; Altera ; altera_merlin_demultiplexer    ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                     ; Computer_System.qsys ;
; Altera ; altera_merlin_demultiplexer    ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_demux:cmd_demux_001                                                                                                 ; Computer_System.qsys ;
; Altera ; altera_merlin_multiplexer      ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                         ; Computer_System.qsys ;
; Altera ; altera_merlin_slave_agent      ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_sram_s2_agent                                                                                                            ; Computer_System.qsys ;
; Altera ; altera_avalon_sc_fifo          ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rdata_fifo                                                                                                     ; Computer_System.qsys ;
; Altera ; altera_avalon_sc_fifo          ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo                                                                                                       ; Computer_System.qsys ;
; Altera ; altera_merlin_burst_adapter    ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter                                                                                                  ; Computer_System.qsys ;
; Altera ; altera_merlin_width_adapter    ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_cmd_width_adapter                                                                                              ; Computer_System.qsys ;
; Altera ; altera_merlin_width_adapter    ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter                                                                                              ; Computer_System.qsys ;
; Altera ; altera_merlin_slave_translator ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_sram_s2_translator                                                                                                  ; Computer_System.qsys ;
; Altera ; altera_merlin_router           ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_router:router                                                                                                           ; Computer_System.qsys ;
; Altera ; altera_merlin_router           ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_router:router_001                                                                                                       ; Computer_System.qsys ;
; Altera ; altera_merlin_router           ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_router_002:router_002                                                                                                   ; Computer_System.qsys ;
; Altera ; altera_merlin_demultiplexer    ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                     ; Computer_System.qsys ;
; Altera ; altera_merlin_multiplexer      ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                         ; Computer_System.qsys ;
; Altera ; altera_merlin_multiplexer      ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_rsp_mux:rsp_mux_001                                                                                                     ; Computer_System.qsys ;
; Altera ; altera_avalon_onchip_memory2   ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_Onchip_SRAM:onchip_sram                                                                                                                                                                       ; Computer_System.qsys ;
; Altera ; altera_reset_controller        ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|altera_reset_controller:rst_controller                                                                                                                                                                        ; Computer_System.qsys ;
; Altera ; altera_reset_controller        ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|altera_reset_controller:rst_controller_001                                                                                                                                                                    ; Computer_System.qsys ;
; Altera ; altera_reset_controller        ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|altera_reset_controller:rst_controller_002                                                                                                                                                                    ; Computer_System.qsys ;
; Altera ; altera_pll                     ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_System_PLL:system_pll|Computer_System_System_PLL_sys_pll:sys_pll                                                                                                                              ; Computer_System.qsys ;
; Altera ; altera_pll                     ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|video_pll:pll1                                                                                                                                                                                                                           ; video_pll.v          ;
; Altera ; altera_pll                     ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|pll2:pll2                                                                                                                                                                                                                                ; pll2.v               ;
+--------+--------------------------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state ;
+-----------------------------+---------------+-----------------------------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                        ; state.ST_IDLE ; state.ST_UNCOMP_WR_SUBBURST ; state.ST_UNCOMP_TRANS ; state.ST_COMP_TRANS                                                                                                                                         ;
+-----------------------------+---------------+-----------------------------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; state.ST_IDLE               ; 0             ; 0                           ; 0                     ; 0                                                                                                                                                           ;
; state.ST_COMP_TRANS         ; 1             ; 0                           ; 0                     ; 1                                                                                                                                                           ;
; state.ST_UNCOMP_TRANS       ; 1             ; 0                           ; 1                     ; 0                                                                                                                                                           ;
; state.ST_UNCOMP_WR_SUBBURST ; 1             ; 1                           ; 0                     ; 0                                                                                                                                                           ;
+-----------------------------+---------------+-----------------------------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE1_SoC_Computer|vga_driver:VGA1|v_state                                                              ;
+------------------------+----------------------+-----------------------+-----------------------+------------------------+
; Name                   ; v_state.V_BACK_STATE ; v_state.V_PULSE_STATE ; v_state.V_FRONT_STATE ; v_state.V_ACTIVE_STATE ;
+------------------------+----------------------+-----------------------+-----------------------+------------------------+
; v_state.V_ACTIVE_STATE ; 0                    ; 0                     ; 0                     ; 0                      ;
; v_state.V_FRONT_STATE  ; 0                    ; 0                     ; 1                     ; 1                      ;
; v_state.V_PULSE_STATE  ; 0                    ; 1                     ; 0                     ; 1                      ;
; v_state.V_BACK_STATE   ; 1                    ; 0                     ; 0                     ; 1                      ;
+------------------------+----------------------+-----------------------+-----------------------+------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE1_SoC_Computer|vga_driver:VGA1|h_state                                                              ;
+------------------------+----------------------+-----------------------+-----------------------+------------------------+
; Name                   ; h_state.H_BACK_STATE ; h_state.H_PULSE_STATE ; h_state.H_FRONT_STATE ; h_state.H_ACTIVE_STATE ;
+------------------------+----------------------+-----------------------+-----------------------+------------------------+
; h_state.H_ACTIVE_STATE ; 0                    ; 0                     ; 0                     ; 0                      ;
; h_state.H_FRONT_STATE  ; 0                    ; 0                     ; 1                     ; 1                      ;
; h_state.H_PULSE_STATE  ; 0                    ; 1                     ; 0                     ; 1                      ;
; h_state.H_BACK_STATE   ; 1                    ; 0                     ; 0                     ; 1                      ;
+------------------------+----------------------+-----------------------+-----------------------+------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE1_SoC_Computer|current_state2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+
; Name                 ; current_state2.11000 ; current_state2.10111 ; current_state2.10110 ; current_state2.10101 ; current_state2.10100 ; current_state2.10011 ; current_state2.10010 ; current_state2.10001 ; current_state2.10000 ; current_state2.01111 ; current_state2.01110 ; current_state2.01101 ; current_state2.01100 ; current_state2.01011 ; current_state2.01010 ; current_state2.01001 ; current_state2.01000 ; current_state2.00111 ; current_state2.00110 ; current_state2.00101 ; current_state2.00100 ; current_state2.00011 ; current_state2.00010 ; current_state2.00001 ; current_state2.00000 ;
+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+
; current_state2.00000 ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ;
; current_state2.00001 ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ; 1                    ;
; current_state2.00010 ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ; 0                    ; 1                    ;
; current_state2.00011 ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ; 0                    ; 0                    ; 1                    ;
; current_state2.00100 ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ; 0                    ; 0                    ; 0                    ; 1                    ;
; current_state2.00101 ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ;
; current_state2.00110 ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ;
; current_state2.00111 ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ;
; current_state2.01000 ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ;
; current_state2.01001 ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ;
; current_state2.01010 ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ;
; current_state2.01011 ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ;
; current_state2.01100 ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ;
; current_state2.01101 ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ;
; current_state2.01110 ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ;
; current_state2.01111 ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ;
; current_state2.10000 ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ;
; current_state2.10001 ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ;
; current_state2.10010 ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ;
; current_state2.10011 ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ;
; current_state2.10100 ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ;
; current_state2.10101 ; 0                    ; 0                    ; 0                    ; 1                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ;
; current_state2.10110 ; 0                    ; 0                    ; 1                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ;
; current_state2.10111 ; 0                    ; 1                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ;
; current_state2.11000 ; 1                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ;
+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                               ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Computer_System:The_System|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[4]                                                ; yes                                                              ; yes                                        ;
; Computer_System:The_System|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[3]                                                ; yes                                                              ; yes                                        ;
; Computer_System:The_System|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[2]                                                ; yes                                                              ; yes                                        ;
; Computer_System:The_System|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[1]                                                ; yes                                                              ; yes                                        ;
; Computer_System:The_System|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]     ; yes                                                              ; yes                                        ;
; Computer_System:The_System|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[0]                                                ; yes                                                              ; yes                                        ;
; Computer_System:The_System|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]     ; yes                                                              ; yes                                        ;
; Computer_System:The_System|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]     ; yes                                                              ; yes                                        ;
; Computer_System:The_System|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                    ; yes                                                              ; yes                                        ;
; Computer_System:The_System|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]     ; yes                                                              ; yes                                        ;
; Computer_System:The_System|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0] ; yes                                                              ; yes                                        ;
; Computer_System:The_System|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]     ; yes                                                              ; yes                                        ;
; Computer_System:The_System|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                    ; yes                                                              ; yes                                        ;
; Computer_System:The_System|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]     ; yes                                                              ; yes                                        ;
; Computer_System:The_System|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1] ; yes                                                              ; yes                                        ;
; Computer_System:The_System|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                    ; yes                                                              ; yes                                        ;
; Computer_System:The_System|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]         ; yes                                                              ; yes                                        ;
; Computer_System:The_System|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]         ; yes                                                              ; yes                                        ;
; Total number of protected registers is 18                                                                                                                   ;                                                                  ;                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                         ; Reason for Removal                                                                                                                                                                                                                                             ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; offset_addr_y[23][1]                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                         ;
; offset_addr_y[23][0]                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                         ;
; COL_Y[23][1]                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                         ;
; COL_Y[23][0]                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                         ;
; offset_addr_y[24][1]                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                         ;
; offset_addr_y[24][0]                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                         ;
; COL_Y[24][1]                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                         ;
; COL_Y[24][0]                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                         ;
; offset_addr_y[25][1]                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                         ;
; offset_addr_y[25][0]                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                         ;
; COL_Y[25][1]                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                         ;
; COL_Y[25][0]                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                         ;
; offset_addr_y[26][1]                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                         ;
; offset_addr_y[26][0]                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                         ;
; COL_Y[26][1]                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                         ;
; COL_Y[26][0]                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                         ;
; offset_addr_y[27][1]                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                         ;
; offset_addr_y[27][0]                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                         ;
; COL_Y[27][1]                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                         ;
; COL_Y[27][0]                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                         ;
; COL_Y[22][0]                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                         ;
; COL_Y[22][1]                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                         ;
; offset_addr_y[22][0]                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                         ;
; offset_addr_y[22][1]                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                         ;
; COL_Y[21][0]                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                         ;
; COL_Y[21][1]                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                         ;
; offset_addr_y[21][0]                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                         ;
; offset_addr_y[21][1]                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                         ;
; COL_Y[20][0]                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                         ;
; COL_Y[20][1]                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                         ;
; offset_addr_y[20][0]                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                         ;
; offset_addr_y[20][1]                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                         ;
; COL_Y[19][0]                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                         ;
; COL_Y[19][1]                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                         ;
; offset_addr_y[19][0]                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                         ;
; offset_addr_y[19][1]                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                         ;
; COL_Y[18][0]                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                         ;
; COL_Y[18][1]                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                         ;
; offset_addr_y[18][0]                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                         ;
; offset_addr_y[18][1]                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                         ;
; COL_Y[17][0]                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                         ;
; COL_Y[17][1]                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                         ;
; offset_addr_y[17][0]                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                         ;
; offset_addr_y[17][1]                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                         ;
; COL_Y[16][0]                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                         ;
; COL_Y[16][1]                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                         ;
; offset_addr_y[16][0]                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                         ;
; offset_addr_y[16][1]                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                         ;
; COL_Y[15][0]                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                         ;
; COL_Y[15][1]                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                         ;
; offset_addr_y[15][0]                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                         ;
; offset_addr_y[15][1]                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                         ;
; COL_Y[14][0]                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                         ;
; COL_Y[14][1]                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                         ;
; offset_addr_y[14][0]                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                         ;
; offset_addr_y[14][1]                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                         ;
; COL_Y[13][0]                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                         ;
; COL_Y[13][1]                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                         ;
; offset_addr_y[13][0]                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                         ;
; offset_addr_y[13][1]                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                         ;
; COL_Y[12][0]                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                         ;
; COL_Y[12][1]                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                         ;
; offset_addr_y[12][0]                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                         ;
; offset_addr_y[12][1]                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                         ;
; COL_Y[11][0]                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                         ;
; COL_Y[11][1]                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                         ;
; offset_addr_y[11][0]                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                         ;
; offset_addr_y[11][1]                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                         ;
; COL_Y[10][0]                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                         ;
; COL_Y[10][1]                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                         ;
; offset_addr_y[10][0]                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                         ;
; offset_addr_y[10][1]                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                         ;
; COL_Y[9][0]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                         ;
; COL_Y[9][1]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                         ;
; offset_addr_y[9][0]                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                         ;
; offset_addr_y[9][1]                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                         ;
; COL_Y[8][0]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                         ;
; COL_Y[8][1]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                         ;
; offset_addr_y[8][0]                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                         ;
; offset_addr_y[8][1]                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                         ;
; COL_Y[7][0]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                         ;
; COL_Y[7][1]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                         ;
; offset_addr_y[7][0]                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                         ;
; offset_addr_y[7][1]                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                         ;
; COL_Y[6][0]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                         ;
; COL_Y[6][1]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                         ;
; offset_addr_y[6][0]                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                         ;
; offset_addr_y[6][1]                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                         ;
; COL_Y[5][0]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                         ;
; COL_Y[5][1]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                         ;
; offset_addr_y[5][0]                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                         ;
; offset_addr_y[5][1]                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                         ;
; COL_Y[4][0]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                         ;
; COL_Y[4][1]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                         ;
; offset_addr_y[4][0]                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                         ;
; offset_addr_y[4][1]                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                         ;
; COL_Y[3][0]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                         ;
; COL_Y[3][1]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                         ;
; offset_addr_y[3][0]                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                         ;
; offset_addr_y[3][1]                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                         ;
; COL_Y[2][0]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                         ;
; COL_Y[2][1]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                         ;
; offset_addr_y[2][0]                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                         ;
; offset_addr_y[2][1]                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                         ;
; COL_Y[1][0]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                         ;
; COL_Y[1][1]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                         ;
; offset_addr_y[1][0]                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                         ;
; offset_addr_y[1][1]                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                         ;
; COL_Y[0][0]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                         ;
; COL_Y[0][1]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                         ;
; offset_addr_y[0][0]                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                         ;
; offset_addr_y[0][1]                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                         ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|p0_use_reg                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                         ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                    ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..9]                         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                    ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux|locked[0,1]                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                         ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[67,99]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                         ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                         ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_sram_s2_translator|av_chipselect_pre                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                         ;
; vga_driver:VGA1|red_reg[0]                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                         ;
; vga_driver:VGA1|green_reg[0..4]                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                         ;
; vga_driver:VGA1|blue_reg[0..5]                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                         ;
; vga_driver:VGA1|red_reg[1..4]                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                         ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0,1,3..8]    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                         ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|p0_reg_endofpacket                                                                                        ; Lost fanout                                                                                                                                                                                                                                                    ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|p0_reg_data_field[0..31]                                                                                  ; Lost fanout                                                                                                                                                                                                                                                    ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|p0_reg_address_field[2,3]                                                                                 ; Lost fanout                                                                                                                                                                                                                                                    ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|p0_reg_byte_cnt_field[0..8]                                                                               ; Lost fanout                                                                                                                                                                                                                                                    ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|p0_reg_last_field[65..76]                                                                                 ; Lost fanout                                                                                                                                                                                                                                                    ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|p0_reg_channel[0,1]                                                                                       ; Lost fanout                                                                                                                                                                                                                                                    ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|p0_reg_ori_burst_size[0..2]                                                                               ; Lost fanout                                                                                                                                                                                                                                                    ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|p0_reg_response_status_field[0,1]                                                                         ; Lost fanout                                                                                                                                                                                                                                                    ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2]                ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[92]            ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1]                ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[91]            ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0]                ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[90]            ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[66]               ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69]            ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[1]            ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]    ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[0]            ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]    ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rdata_fifo|mem[1][32]                                                                                                       ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[1][66]                                                                                                         ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[1][69]                                                                                                      ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[0][69]                                                                                                         ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[0][66]                                                                                                      ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rdata_fifo|mem[0][33]                                                                                                       ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rdata_fifo|mem[0][32]                                                                                                    ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|response_status_reg[1]                                                                                    ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|response_status_reg[0]                                                                                 ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[29]              ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[29]   ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[28]              ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[28]   ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[27]              ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[27]   ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[26]              ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[26]   ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[25]              ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[25]   ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[24]              ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[24]   ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[23]              ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[23]   ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[22]              ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[22]   ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[21]              ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[21]   ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[20]              ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[20]   ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[19]              ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[19]   ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[18]              ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[18]   ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[17]              ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[17]   ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[16]              ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16]   ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[15]              ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[15]   ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[14]              ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[14]   ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[13]              ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[13]   ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[12]              ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12]   ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[11]              ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11]   ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[10]              ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10]   ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[9]               ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9]    ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[8]               ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8]    ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[7]               ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7]    ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[6]               ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6]    ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[5]               ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5]    ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[4]               ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4]    ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[3]               ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]    ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2]               ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]    ;
; sram_address[4..7]                                                                                                                                                                                                                                    ; Merged with sram_address[3]                                                                                                                                                                                                                                    ;
; write_addr[0][31]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[0][30]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[0][29]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[0][28]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[0][27]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[0][26]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[0][25]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[0][24]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[0][23]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[0][22]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[0][21]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[0][20]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[0][19]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[0][18]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[0][17]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[0][16]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[0][15]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[0][14]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[1][31]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[1][30]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[1][29]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[1][28]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[1][27]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[1][26]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[1][25]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[1][24]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[1][23]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[1][22]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[1][21]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[1][20]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[1][19]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[1][18]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[1][17]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[1][16]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[1][15]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[1][14]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[2][31]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[2][30]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[2][29]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[2][28]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[2][27]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[2][26]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[2][25]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[2][24]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[2][23]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[2][22]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[2][21]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[2][20]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[2][19]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[2][18]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[2][17]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[2][16]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[2][15]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[2][14]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[3][31]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[3][30]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[3][29]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[3][28]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[3][27]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[3][26]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[3][25]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[3][24]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[3][23]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[3][22]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[3][21]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[3][20]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[3][19]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[3][18]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[3][17]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[3][16]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[3][15]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[3][14]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[4][31]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[4][30]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[4][29]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[4][28]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[4][27]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[4][26]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[4][25]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[4][24]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[4][23]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[4][22]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[4][21]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[4][20]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[4][19]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[4][18]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[4][17]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[4][16]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[4][15]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[4][14]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[5][31]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[5][30]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[5][29]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[5][28]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[5][27]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[5][26]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[5][25]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[5][24]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[5][23]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[5][22]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[5][21]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[5][20]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[5][19]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[5][18]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[5][17]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[5][16]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[5][15]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[5][14]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[6][31]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[6][30]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[6][29]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[6][28]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[6][27]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[6][26]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[6][25]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[6][24]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[6][23]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[6][22]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[6][21]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[6][20]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[6][19]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[6][18]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[6][17]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[6][16]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[6][15]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[6][14]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[7][31]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[7][30]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[7][29]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[7][28]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[7][27]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[7][26]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[7][25]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[7][24]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[7][23]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[7][22]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[7][21]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[7][20]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[7][19]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[7][18]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[7][17]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[7][16]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[7][15]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[7][14]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[8][31]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[8][30]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[8][29]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[8][28]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[8][27]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[8][26]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[8][25]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[8][24]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[8][23]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[8][22]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[8][21]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[8][20]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[8][19]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[8][18]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[8][17]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[8][16]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[8][15]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[8][14]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[9][31]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[9][30]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[9][29]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[9][28]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[9][27]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[9][26]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[9][25]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[9][24]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[9][23]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[9][22]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[9][21]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[9][20]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[9][19]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[9][18]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[9][17]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[9][16]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[9][15]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[9][14]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[10][31]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[10][30]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[10][29]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[10][28]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[10][27]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[10][26]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[10][25]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[10][24]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[10][23]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[10][22]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[10][21]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[10][20]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[10][19]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[10][18]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[10][17]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[10][16]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[10][15]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[10][14]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[11][31]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[11][30]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[11][29]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[11][28]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[11][27]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[11][26]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[11][25]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[11][24]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[11][23]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[11][22]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[11][21]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[11][20]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[11][19]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[11][18]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[11][17]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[11][16]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[11][15]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[11][14]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[12][31]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[12][30]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[12][29]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[12][28]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[12][27]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[12][26]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[12][25]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[12][24]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[12][23]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[12][22]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[12][21]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[12][20]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[12][19]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[12][18]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[12][17]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[12][16]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[12][15]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[12][14]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[13][31]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[13][30]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[13][29]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[13][28]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[13][27]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[13][26]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[13][25]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[13][24]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[13][23]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[13][22]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[13][21]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[13][20]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[13][19]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[13][18]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[13][17]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[13][16]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[13][15]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[13][14]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[14][31]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[14][30]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[14][29]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[14][28]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[14][27]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[14][26]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[14][25]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[14][24]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[14][23]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[14][22]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[14][21]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[14][20]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[14][19]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[14][18]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[14][17]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[14][16]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[14][15]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[14][14]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[15][31]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[15][30]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[15][29]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[15][28]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[15][27]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[15][26]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[15][25]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[15][24]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[15][23]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[15][22]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[15][21]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[15][20]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[15][19]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[15][18]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[15][17]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[15][16]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[15][15]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[15][14]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[16][31]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[16][30]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[16][29]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[16][28]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[16][27]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[16][26]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[16][25]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[16][24]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[16][23]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[16][22]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[16][21]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[16][20]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[16][19]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[16][18]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[16][17]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[16][16]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[16][15]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[16][14]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[17][31]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[17][30]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[17][29]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[17][28]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[17][27]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[17][26]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[17][25]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[17][24]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[17][23]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[17][22]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[17][21]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[17][20]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[17][19]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[17][18]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[17][17]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[17][16]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[17][15]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[17][14]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[18][31]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[18][30]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[18][29]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[18][28]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[18][27]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[18][26]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[18][25]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[18][24]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[18][23]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[18][22]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[18][21]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[18][20]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[18][19]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[18][18]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[18][17]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[18][16]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[18][15]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[18][14]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[19][31]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[19][30]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[19][29]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[19][28]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[19][27]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[19][26]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[19][25]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[19][24]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[19][23]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[19][22]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[19][21]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[19][20]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[19][19]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[19][18]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[19][17]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[19][16]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[19][15]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[19][14]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[20][31]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[20][30]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[20][29]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[20][28]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[20][27]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[20][26]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[20][25]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[20][24]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[20][23]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[20][22]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[20][21]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[20][20]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[20][19]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[20][18]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[20][17]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[20][16]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[20][15]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[20][14]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[21][31]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[21][30]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[21][29]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[21][28]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[21][27]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[21][26]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[21][25]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[21][24]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[21][23]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[21][22]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[21][21]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[21][20]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[21][19]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[21][18]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[21][17]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[21][16]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[21][15]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[21][14]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[22][31]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[22][30]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[22][29]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[22][28]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[22][27]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[22][26]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[22][25]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[22][24]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[22][23]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[22][22]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[22][21]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[22][20]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[22][19]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[22][18]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[22][17]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[22][16]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[22][15]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[22][14]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[27][31]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[27][30]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[27][29]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[27][28]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[27][27]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[27][26]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[27][25]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[27][24]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[27][23]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[27][22]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[27][21]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[27][20]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[27][19]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[27][18]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[27][17]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[27][16]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[27][15]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[27][14]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[26][31]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[26][30]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[26][29]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[26][28]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[26][27]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[26][26]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[26][25]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[26][24]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[26][23]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[26][22]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[26][21]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[26][20]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[26][19]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[26][18]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[26][17]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[26][16]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[26][15]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[26][14]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[25][31]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[25][30]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[25][29]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[25][28]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[25][27]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[25][26]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[25][25]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[25][24]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[25][23]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[25][22]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[25][21]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[25][20]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[25][19]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[25][18]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[25][17]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[25][16]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[25][15]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[25][14]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[24][31]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[24][30]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[24][29]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[24][28]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[24][27]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[24][26]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[24][25]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[24][24]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[24][23]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[24][22]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[24][21]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[24][20]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[24][19]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[24][18]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[24][17]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[24][16]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[24][15]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[24][14]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[23][31]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[23][30]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[23][29]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[23][28]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[23][27]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[23][26]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[23][25]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[23][24]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[23][23]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[23][22]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[23][21]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[23][20]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[23][19]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[23][18]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[23][17]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[23][16]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[23][15]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; write_addr[23][14]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0]    ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1] ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[1][72]                                                                                                         ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[1][73]                                                                                                      ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1]    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                         ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[1][99]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                         ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[0][99]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                         ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[1][73]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                         ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[0][73]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                         ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[0][72]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                         ;
; Computer_System:The_System|altera_reset_controller:rst_controller|r_sync_rst_chain[1]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                    ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_cmd_width_adapter|byte_cnt_reg[0,1]                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                         ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0,1]  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                         ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rdata_fifo|mem[1][33]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                         ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rdata_fifo|mem[0][32]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                         ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|response_status_reg[0]                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                         ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_sram_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4..29]                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[8]    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                         ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux|share_count_zero_flag                                                                                                ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                         ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux|share_count[0]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                         ;
; sram_address[3]                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                         ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[0][65]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                    ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[0][64]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                    ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[0][63]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                    ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[0][62]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                    ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[0][61]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                    ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[0][60]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                    ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[0][59]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                    ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[0][58]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                    ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[0][57]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                    ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[0][56]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                    ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[0][55]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                    ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[0][54]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                    ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[0][53]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                    ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[0][52]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                    ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[0][51]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                    ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[0][50]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                    ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[0][49]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                    ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[0][48]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                    ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[0][47]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                    ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[0][46]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                    ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[0][45]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                    ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[0][44]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                    ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[0][43]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                    ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[0][42]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                    ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[0][41]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                    ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[0][40]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                    ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[0][89]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                    ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[0][88]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                    ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[0][87]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                    ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[0][86]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                    ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[0][85]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                    ;
; vga_driver:VGA1|v_state~5                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                    ;
; vga_driver:VGA1|v_state~6                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                    ;
; vga_driver:VGA1|v_state~7                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                    ;
; vga_driver:VGA1|v_state~8                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                    ;
; vga_driver:VGA1|v_state~9                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                    ;
; vga_driver:VGA1|v_state~10                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                    ;
; vga_driver:VGA1|v_state~11                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                    ;
; vga_driver:VGA1|v_state~12                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                    ;
; vga_driver:VGA1|h_state~5                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                    ;
; vga_driver:VGA1|h_state~6                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                    ;
; vga_driver:VGA1|h_state~7                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                    ;
; vga_driver:VGA1|h_state~8                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                    ;
; vga_driver:VGA1|h_state~9                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                    ;
; vga_driver:VGA1|h_state~10                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                    ;
; vga_driver:VGA1|h_state~11                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                    ;
; vga_driver:VGA1|h_state~12                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                    ;
; current_state2~2                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                    ;
; current_state2~3                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                    ;
; current_state2~4                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                    ;
; current_state2~5                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                    ;
; current_state2~6                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                    ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_sram_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                          ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_sram_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_sram_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                         ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10..29]  ; Lost fanout                                                                                                                                                                                                                                                    ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[29]          ; Lost fanout                                                                                                                                                                                                                                                    ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[29]                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_cmd_width_adapter|address_reg[29]                                                                                           ; Lost fanout                                                                                                                                                                                                                                                    ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[28]          ; Lost fanout                                                                                                                                                                                                                                                    ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[28]                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_cmd_width_adapter|address_reg[28]                                                                                           ; Lost fanout                                                                                                                                                                                                                                                    ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[27]          ; Lost fanout                                                                                                                                                                                                                                                    ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[27]                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_cmd_width_adapter|address_reg[27]                                                                                           ; Lost fanout                                                                                                                                                                                                                                                    ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[26]          ; Lost fanout                                                                                                                                                                                                                                                    ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[26]                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_cmd_width_adapter|address_reg[26]                                                                                           ; Lost fanout                                                                                                                                                                                                                                                    ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[25]          ; Lost fanout                                                                                                                                                                                                                                                    ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[25]                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_cmd_width_adapter|address_reg[25]                                                                                           ; Lost fanout                                                                                                                                                                                                                                                    ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[24]          ; Lost fanout                                                                                                                                                                                                                                                    ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[24]                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_cmd_width_adapter|address_reg[24]                                                                                           ; Lost fanout                                                                                                                                                                                                                                                    ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[23]          ; Lost fanout                                                                                                                                                                                                                                                    ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[23]                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_cmd_width_adapter|address_reg[23]                                                                                           ; Lost fanout                                                                                                                                                                                                                                                    ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[22]          ; Lost fanout                                                                                                                                                                                                                                                    ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[22]                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_cmd_width_adapter|address_reg[22]                                                                                           ; Lost fanout                                                                                                                                                                                                                                                    ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[21]          ; Lost fanout                                                                                                                                                                                                                                                    ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[21]                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_cmd_width_adapter|address_reg[21]                                                                                           ; Lost fanout                                                                                                                                                                                                                                                    ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[20]          ; Lost fanout                                                                                                                                                                                                                                                    ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[20]                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_cmd_width_adapter|address_reg[20]                                                                                           ; Lost fanout                                                                                                                                                                                                                                                    ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[19]          ; Lost fanout                                                                                                                                                                                                                                                    ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[19]                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_cmd_width_adapter|address_reg[19]                                                                                           ; Lost fanout                                                                                                                                                                                                                                                    ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[18]          ; Lost fanout                                                                                                                                                                                                                                                    ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[18]                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_cmd_width_adapter|address_reg[18]                                                                                           ; Lost fanout                                                                                                                                                                                                                                                    ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[17]          ; Lost fanout                                                                                                                                                                                                                                                    ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[17]                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_cmd_width_adapter|address_reg[17]                                                                                           ; Lost fanout                                                                                                                                                                                                                                                    ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[16]          ; Lost fanout                                                                                                                                                                                                                                                    ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[16]                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_cmd_width_adapter|address_reg[16]                                                                                           ; Lost fanout                                                                                                                                                                                                                                                    ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[15]          ; Lost fanout                                                                                                                                                                                                                                                    ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[15]                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_cmd_width_adapter|address_reg[15]                                                                                           ; Lost fanout                                                                                                                                                                                                                                                    ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[14]          ; Lost fanout                                                                                                                                                                                                                                                    ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[14]                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_cmd_width_adapter|address_reg[14]                                                                                           ; Lost fanout                                                                                                                                                                                                                                                    ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[13]          ; Lost fanout                                                                                                                                                                                                                                                    ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[13]                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_cmd_width_adapter|address_reg[13]                                                                                           ; Lost fanout                                                                                                                                                                                                                                                    ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[12]          ; Lost fanout                                                                                                                                                                                                                                                    ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[12]                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_cmd_width_adapter|address_reg[12]                                                                                           ; Lost fanout                                                                                                                                                                                                                                                    ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[11]          ; Lost fanout                                                                                                                                                                                                                                                    ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[11]                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_cmd_width_adapter|address_reg[11]                                                                                           ; Lost fanout                                                                                                                                                                                                                                                    ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[10]          ; Lost fanout                                                                                                                                                                                                                                                    ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[10]                                    ; Lost fanout                                                                                                                                                                                                                                                    ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_cmd_width_adapter|address_reg[10]                                                                                           ; Lost fanout                                                                                                                                                                                                                                                    ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[92]               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                         ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4..7] ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                         ;
; Total Number of Removed Registers = 949                                                                                                                                                                                                               ;                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                      ; Reason for Removal             ; Registers Removed due to This Register                                                                                                                                                                                                              ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|p0_use_reg                                                                                             ; Stuck at GND                   ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6],                         ;
;                                                                                                                                                                                                                                                    ; due to stuck port data_in      ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5],                         ;
;                                                                                                                                                                                                                                                    ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4],                         ;
;                                                                                                                                                                                                                                                    ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                         ;
;                                                                                                                                                                                                                                                    ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|p0_reg_endofpacket,                                                                                     ;
;                                                                                                                                                                                                                                                    ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|p0_reg_data_field[31],                                                                                  ;
;                                                                                                                                                                                                                                                    ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|p0_reg_data_field[30],                                                                                  ;
;                                                                                                                                                                                                                                                    ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|p0_reg_data_field[29],                                                                                  ;
;                                                                                                                                                                                                                                                    ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|p0_reg_data_field[28],                                                                                  ;
;                                                                                                                                                                                                                                                    ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|p0_reg_data_field[27],                                                                                  ;
;                                                                                                                                                                                                                                                    ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|p0_reg_data_field[26],                                                                                  ;
;                                                                                                                                                                                                                                                    ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|p0_reg_data_field[25],                                                                                  ;
;                                                                                                                                                                                                                                                    ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|p0_reg_data_field[24],                                                                                  ;
;                                                                                                                                                                                                                                                    ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|p0_reg_data_field[23],                                                                                  ;
;                                                                                                                                                                                                                                                    ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|p0_reg_data_field[22],                                                                                  ;
;                                                                                                                                                                                                                                                    ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|p0_reg_data_field[21],                                                                                  ;
;                                                                                                                                                                                                                                                    ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|p0_reg_data_field[20],                                                                                  ;
;                                                                                                                                                                                                                                                    ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|p0_reg_data_field[19],                                                                                  ;
;                                                                                                                                                                                                                                                    ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|p0_reg_data_field[18],                                                                                  ;
;                                                                                                                                                                                                                                                    ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|p0_reg_data_field[17],                                                                                  ;
;                                                                                                                                                                                                                                                    ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|p0_reg_data_field[16],                                                                                  ;
;                                                                                                                                                                                                                                                    ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|p0_reg_data_field[15],                                                                                  ;
;                                                                                                                                                                                                                                                    ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|p0_reg_data_field[14],                                                                                  ;
;                                                                                                                                                                                                                                                    ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|p0_reg_data_field[13],                                                                                  ;
;                                                                                                                                                                                                                                                    ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|p0_reg_data_field[12],                                                                                  ;
;                                                                                                                                                                                                                                                    ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|p0_reg_data_field[11],                                                                                  ;
;                                                                                                                                                                                                                                                    ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|p0_reg_data_field[10],                                                                                  ;
;                                                                                                                                                                                                                                                    ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|p0_reg_data_field[9],                                                                                   ;
;                                                                                                                                                                                                                                                    ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|p0_reg_data_field[8],                                                                                   ;
;                                                                                                                                                                                                                                                    ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|p0_reg_data_field[7],                                                                                   ;
;                                                                                                                                                                                                                                                    ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|p0_reg_data_field[6],                                                                                   ;
;                                                                                                                                                                                                                                                    ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|p0_reg_data_field[5],                                                                                   ;
;                                                                                                                                                                                                                                                    ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|p0_reg_data_field[4],                                                                                   ;
;                                                                                                                                                                                                                                                    ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|p0_reg_data_field[3],                                                                                   ;
;                                                                                                                                                                                                                                                    ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|p0_reg_data_field[2],                                                                                   ;
;                                                                                                                                                                                                                                                    ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|p0_reg_data_field[1],                                                                                   ;
;                                                                                                                                                                                                                                                    ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|p0_reg_data_field[0],                                                                                   ;
;                                                                                                                                                                                                                                                    ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|p0_reg_address_field[2],                                                                                ;
;                                                                                                                                                                                                                                                    ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|p0_reg_byte_cnt_field[8],                                                                               ;
;                                                                                                                                                                                                                                                    ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|p0_reg_byte_cnt_field[5],                                                                               ;
;                                                                                                                                                                                                                                                    ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|p0_reg_byte_cnt_field[4],                                                                               ;
;                                                                                                                                                                                                                                                    ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|p0_reg_byte_cnt_field[3],                                                                               ;
;                                                                                                                                                                                                                                                    ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|p0_reg_byte_cnt_field[2],                                                                               ;
;                                                                                                                                                                                                                                                    ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|p0_reg_byte_cnt_field[1],                                                                               ;
;                                                                                                                                                                                                                                                    ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|p0_reg_byte_cnt_field[0],                                                                               ;
;                                                                                                                                                                                                                                                    ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|p0_reg_last_field[76],                                                                                  ;
;                                                                                                                                                                                                                                                    ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|p0_reg_last_field[75],                                                                                  ;
;                                                                                                                                                                                                                                                    ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|p0_reg_last_field[74],                                                                                  ;
;                                                                                                                                                                                                                                                    ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|p0_reg_last_field[73],                                                                                  ;
;                                                                                                                                                                                                                                                    ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|p0_reg_last_field[72],                                                                                  ;
;                                                                                                                                                                                                                                                    ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|p0_reg_last_field[71],                                                                                  ;
;                                                                                                                                                                                                                                                    ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|p0_reg_last_field[70],                                                                                  ;
;                                                                                                                                                                                                                                                    ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|p0_reg_last_field[69],                                                                                  ;
;                                                                                                                                                                                                                                                    ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|p0_reg_last_field[68],                                                                                  ;
;                                                                                                                                                                                                                                                    ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|p0_reg_last_field[67],                                                                                  ;
;                                                                                                                                                                                                                                                    ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|p0_reg_last_field[66],                                                                                  ;
;                                                                                                                                                                                                                                                    ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|p0_reg_last_field[65],                                                                                  ;
;                                                                                                                                                                                                                                                    ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|p0_reg_channel[1],                                                                                      ;
;                                                                                                                                                                                                                                                    ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|p0_reg_channel[0],                                                                                      ;
;                                                                                                                                                                                                                                                    ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|p0_reg_ori_burst_size[2],                                                                               ;
;                                                                                                                                                                                                                                                    ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|p0_reg_ori_burst_size[1],                                                                               ;
;                                                                                                                                                                                                                                                    ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|p0_reg_ori_burst_size[0],                                                                               ;
;                                                                                                                                                                                                                                                    ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|p0_reg_response_status_field[1],                                                                        ;
;                                                                                                                                                                                                                                                    ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|p0_reg_response_status_field[0],                                                                        ;
;                                                                                                                                                                                                                                                    ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[0][99],                                                                                                      ;
;                                                                                                                                                                                                                                                    ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[0][73],                                                                                                      ;
;                                                                                                                                                                                                                                                    ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[0][72],                                                                                                      ;
;                                                                                                                                                                                                                                                    ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rdata_fifo|mem[0][32],                                                                                                    ;
;                                                                                                                                                                                                                                                    ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|response_status_reg[0],                                                                                 ;
;                                                                                                                                                                                                                                                    ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_sram_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                        ;
; write_addr[26][31]                                                                                                                                                                                                                                 ; Lost Fanouts                   ; write_addr[26][30], write_addr[26][29], write_addr[26][28], write_addr[26][27],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                    ;                                ; write_addr[26][26], write_addr[26][25], write_addr[26][24], write_addr[26][23],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                    ;                                ; write_addr[26][22], write_addr[26][21], write_addr[26][20], write_addr[26][19],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                    ;                                ; write_addr[26][18], write_addr[26][17], write_addr[26][16], write_addr[26][15],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                    ;                                ; write_addr[26][14]                                                                                                                                                                                                                                  ;
; write_addr[25][31]                                                                                                                                                                                                                                 ; Lost Fanouts                   ; write_addr[25][30], write_addr[25][29], write_addr[25][28], write_addr[25][27],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                    ;                                ; write_addr[25][26], write_addr[25][25], write_addr[25][24], write_addr[25][23],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                    ;                                ; write_addr[25][22], write_addr[25][21], write_addr[25][20], write_addr[25][19],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                    ;                                ; write_addr[25][18], write_addr[25][17], write_addr[25][16], write_addr[25][15],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                    ;                                ; write_addr[25][14]                                                                                                                                                                                                                                  ;
; write_addr[24][31]                                                                                                                                                                                                                                 ; Lost Fanouts                   ; write_addr[24][30], write_addr[24][29], write_addr[24][28], write_addr[24][27],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                    ;                                ; write_addr[24][26], write_addr[24][25], write_addr[24][24], write_addr[24][23],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                    ;                                ; write_addr[24][22], write_addr[24][21], write_addr[24][20], write_addr[24][19],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                    ;                                ; write_addr[24][18], write_addr[24][17], write_addr[24][16], write_addr[24][15],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                    ;                                ; write_addr[24][14]                                                                                                                                                                                                                                  ;
; write_addr[23][31]                                                                                                                                                                                                                                 ; Lost Fanouts                   ; write_addr[23][30], write_addr[23][29], write_addr[23][28], write_addr[23][27],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                    ;                                ; write_addr[23][26], write_addr[23][25], write_addr[23][24], write_addr[23][23],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                    ;                                ; write_addr[23][22], write_addr[23][21], write_addr[23][20], write_addr[23][19],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                    ;                                ; write_addr[23][18], write_addr[23][17], write_addr[23][16], write_addr[23][15],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                    ;                                ; write_addr[23][14]                                                                                                                                                                                                                                  ;
; write_addr[0][31]                                                                                                                                                                                                                                  ; Lost Fanouts                   ; write_addr[0][30], write_addr[0][29], write_addr[0][28], write_addr[0][27],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                    ;                                ; write_addr[0][26], write_addr[0][25], write_addr[0][24], write_addr[0][23],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                    ;                                ; write_addr[0][22], write_addr[0][21], write_addr[0][20], write_addr[0][19],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                    ;                                ; write_addr[0][18], write_addr[0][17], write_addr[0][16], write_addr[0][15],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                    ;                                ; write_addr[0][14]                                                                                                                                                                                                                                   ;
; write_addr[1][31]                                                                                                                                                                                                                                  ; Lost Fanouts                   ; write_addr[1][30], write_addr[1][29], write_addr[1][28], write_addr[1][27],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                    ;                                ; write_addr[1][26], write_addr[1][25], write_addr[1][24], write_addr[1][23],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                    ;                                ; write_addr[1][22], write_addr[1][21], write_addr[1][20], write_addr[1][19],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                    ;                                ; write_addr[1][18], write_addr[1][17], write_addr[1][16], write_addr[1][15],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                    ;                                ; write_addr[1][14]                                                                                                                                                                                                                                   ;
; write_addr[2][31]                                                                                                                                                                                                                                  ; Lost Fanouts                   ; write_addr[2][30], write_addr[2][29], write_addr[2][28], write_addr[2][27],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                    ;                                ; write_addr[2][26], write_addr[2][25], write_addr[2][24], write_addr[2][23],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                    ;                                ; write_addr[2][22], write_addr[2][21], write_addr[2][20], write_addr[2][19],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                    ;                                ; write_addr[2][18], write_addr[2][17], write_addr[2][16], write_addr[2][15],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                    ;                                ; write_addr[2][14]                                                                                                                                                                                                                                   ;
; write_addr[3][31]                                                                                                                                                                                                                                  ; Lost Fanouts                   ; write_addr[3][30], write_addr[3][29], write_addr[3][28], write_addr[3][27],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                    ;                                ; write_addr[3][26], write_addr[3][25], write_addr[3][24], write_addr[3][23],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                    ;                                ; write_addr[3][22], write_addr[3][21], write_addr[3][20], write_addr[3][19],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                    ;                                ; write_addr[3][18], write_addr[3][17], write_addr[3][16], write_addr[3][15],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                    ;                                ; write_addr[3][14]                                                                                                                                                                                                                                   ;
; write_addr[4][31]                                                                                                                                                                                                                                  ; Lost Fanouts                   ; write_addr[4][30], write_addr[4][29], write_addr[4][28], write_addr[4][27],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                    ;                                ; write_addr[4][26], write_addr[4][25], write_addr[4][24], write_addr[4][23],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                    ;                                ; write_addr[4][22], write_addr[4][21], write_addr[4][20], write_addr[4][19],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                    ;                                ; write_addr[4][18], write_addr[4][17], write_addr[4][16], write_addr[4][15],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                    ;                                ; write_addr[4][14]                                                                                                                                                                                                                                   ;
; write_addr[5][31]                                                                                                                                                                                                                                  ; Lost Fanouts                   ; write_addr[5][30], write_addr[5][29], write_addr[5][28], write_addr[5][27],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                    ;                                ; write_addr[5][26], write_addr[5][25], write_addr[5][24], write_addr[5][23],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                    ;                                ; write_addr[5][22], write_addr[5][21], write_addr[5][20], write_addr[5][19],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                    ;                                ; write_addr[5][18], write_addr[5][17], write_addr[5][16], write_addr[5][15],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                    ;                                ; write_addr[5][14]                                                                                                                                                                                                                                   ;
; write_addr[6][31]                                                                                                                                                                                                                                  ; Lost Fanouts                   ; write_addr[6][30], write_addr[6][29], write_addr[6][28], write_addr[6][27],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                    ;                                ; write_addr[6][26], write_addr[6][25], write_addr[6][24], write_addr[6][23],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                    ;                                ; write_addr[6][22], write_addr[6][21], write_addr[6][20], write_addr[6][19],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                    ;                                ; write_addr[6][18], write_addr[6][17], write_addr[6][16], write_addr[6][15],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                    ;                                ; write_addr[6][14]                                                                                                                                                                                                                                   ;
; write_addr[7][31]                                                                                                                                                                                                                                  ; Lost Fanouts                   ; write_addr[7][30], write_addr[7][29], write_addr[7][28], write_addr[7][27],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                    ;                                ; write_addr[7][26], write_addr[7][25], write_addr[7][24], write_addr[7][23],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                    ;                                ; write_addr[7][22], write_addr[7][21], write_addr[7][20], write_addr[7][19],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                    ;                                ; write_addr[7][18], write_addr[7][17], write_addr[7][16], write_addr[7][15],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                    ;                                ; write_addr[7][14]                                                                                                                                                                                                                                   ;
; write_addr[8][31]                                                                                                                                                                                                                                  ; Lost Fanouts                   ; write_addr[8][30], write_addr[8][29], write_addr[8][28], write_addr[8][27],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                    ;                                ; write_addr[8][26], write_addr[8][25], write_addr[8][24], write_addr[8][23],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                    ;                                ; write_addr[8][22], write_addr[8][21], write_addr[8][20], write_addr[8][19],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                    ;                                ; write_addr[8][18], write_addr[8][17], write_addr[8][16], write_addr[8][15],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                    ;                                ; write_addr[8][14]                                                                                                                                                                                                                                   ;
; write_addr[9][31]                                                                                                                                                                                                                                  ; Lost Fanouts                   ; write_addr[9][30], write_addr[9][29], write_addr[9][28], write_addr[9][27],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                    ;                                ; write_addr[9][26], write_addr[9][25], write_addr[9][24], write_addr[9][23],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                    ;                                ; write_addr[9][22], write_addr[9][21], write_addr[9][20], write_addr[9][19],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                    ;                                ; write_addr[9][18], write_addr[9][17], write_addr[9][16], write_addr[9][15],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                    ;                                ; write_addr[9][14]                                                                                                                                                                                                                                   ;
; write_addr[10][31]                                                                                                                                                                                                                                 ; Lost Fanouts                   ; write_addr[10][30], write_addr[10][29], write_addr[10][28], write_addr[10][27],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                    ;                                ; write_addr[10][26], write_addr[10][25], write_addr[10][24], write_addr[10][23],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                    ;                                ; write_addr[10][22], write_addr[10][21], write_addr[10][20], write_addr[10][19],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                    ;                                ; write_addr[10][18], write_addr[10][17], write_addr[10][16], write_addr[10][15],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                    ;                                ; write_addr[10][14]                                                                                                                                                                                                                                  ;
; write_addr[11][31]                                                                                                                                                                                                                                 ; Lost Fanouts                   ; write_addr[11][30], write_addr[11][29], write_addr[11][28], write_addr[11][27],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                    ;                                ; write_addr[11][26], write_addr[11][25], write_addr[11][24], write_addr[11][23],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                    ;                                ; write_addr[11][22], write_addr[11][21], write_addr[11][20], write_addr[11][19],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                    ;                                ; write_addr[11][18], write_addr[11][17], write_addr[11][16], write_addr[11][15],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                    ;                                ; write_addr[11][14]                                                                                                                                                                                                                                  ;
; write_addr[12][31]                                                                                                                                                                                                                                 ; Lost Fanouts                   ; write_addr[12][30], write_addr[12][29], write_addr[12][28], write_addr[12][27],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                    ;                                ; write_addr[12][26], write_addr[12][25], write_addr[12][24], write_addr[12][23],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                    ;                                ; write_addr[12][22], write_addr[12][21], write_addr[12][20], write_addr[12][19],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                    ;                                ; write_addr[12][18], write_addr[12][17], write_addr[12][16], write_addr[12][15],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                    ;                                ; write_addr[12][14]                                                                                                                                                                                                                                  ;
; write_addr[13][31]                                                                                                                                                                                                                                 ; Lost Fanouts                   ; write_addr[13][30], write_addr[13][29], write_addr[13][28], write_addr[13][27],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                    ;                                ; write_addr[13][26], write_addr[13][25], write_addr[13][24], write_addr[13][23],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                    ;                                ; write_addr[13][22], write_addr[13][21], write_addr[13][20], write_addr[13][19],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                    ;                                ; write_addr[13][18], write_addr[13][17], write_addr[13][16], write_addr[13][15],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                    ;                                ; write_addr[13][14]                                                                                                                                                                                                                                  ;
; write_addr[14][31]                                                                                                                                                                                                                                 ; Lost Fanouts                   ; write_addr[14][30], write_addr[14][29], write_addr[14][28], write_addr[14][27],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                    ;                                ; write_addr[14][26], write_addr[14][25], write_addr[14][24], write_addr[14][23],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                    ;                                ; write_addr[14][22], write_addr[14][21], write_addr[14][20], write_addr[14][19],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                    ;                                ; write_addr[14][18], write_addr[14][17], write_addr[14][16], write_addr[14][15],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                    ;                                ; write_addr[14][14]                                                                                                                                                                                                                                  ;
; write_addr[15][31]                                                                                                                                                                                                                                 ; Lost Fanouts                   ; write_addr[15][30], write_addr[15][29], write_addr[15][28], write_addr[15][27],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                    ;                                ; write_addr[15][26], write_addr[15][25], write_addr[15][24], write_addr[15][23],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                    ;                                ; write_addr[15][22], write_addr[15][21], write_addr[15][20], write_addr[15][19],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                    ;                                ; write_addr[15][18], write_addr[15][17], write_addr[15][16], write_addr[15][15],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                    ;                                ; write_addr[15][14]                                                                                                                                                                                                                                  ;
; write_addr[16][31]                                                                                                                                                                                                                                 ; Lost Fanouts                   ; write_addr[16][30], write_addr[16][29], write_addr[16][28], write_addr[16][27],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                    ;                                ; write_addr[16][26], write_addr[16][25], write_addr[16][24], write_addr[16][23],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                    ;                                ; write_addr[16][22], write_addr[16][21], write_addr[16][20], write_addr[16][19],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                    ;                                ; write_addr[16][18], write_addr[16][17], write_addr[16][16], write_addr[16][15],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                    ;                                ; write_addr[16][14]                                                                                                                                                                                                                                  ;
; write_addr[17][31]                                                                                                                                                                                                                                 ; Lost Fanouts                   ; write_addr[17][30], write_addr[17][29], write_addr[17][28], write_addr[17][27],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                    ;                                ; write_addr[17][26], write_addr[17][25], write_addr[17][24], write_addr[17][23],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                    ;                                ; write_addr[17][22], write_addr[17][21], write_addr[17][20], write_addr[17][19],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                    ;                                ; write_addr[17][18], write_addr[17][17], write_addr[17][16], write_addr[17][15],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                    ;                                ; write_addr[17][14]                                                                                                                                                                                                                                  ;
; write_addr[18][31]                                                                                                                                                                                                                                 ; Lost Fanouts                   ; write_addr[18][30], write_addr[18][29], write_addr[18][28], write_addr[18][27],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                    ;                                ; write_addr[18][26], write_addr[18][25], write_addr[18][24], write_addr[18][23],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                    ;                                ; write_addr[18][22], write_addr[18][21], write_addr[18][20], write_addr[18][19],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                    ;                                ; write_addr[18][18], write_addr[18][17], write_addr[18][16], write_addr[18][15],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                    ;                                ; write_addr[18][14]                                                                                                                                                                                                                                  ;
; write_addr[19][31]                                                                                                                                                                                                                                 ; Lost Fanouts                   ; write_addr[19][30], write_addr[19][29], write_addr[19][28], write_addr[19][27],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                    ;                                ; write_addr[19][26], write_addr[19][25], write_addr[19][24], write_addr[19][23],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                    ;                                ; write_addr[19][22], write_addr[19][21], write_addr[19][20], write_addr[19][19],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                    ;                                ; write_addr[19][18], write_addr[19][17], write_addr[19][16], write_addr[19][15],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                    ;                                ; write_addr[19][14]                                                                                                                                                                                                                                  ;
; write_addr[20][31]                                                                                                                                                                                                                                 ; Lost Fanouts                   ; write_addr[20][30], write_addr[20][29], write_addr[20][28], write_addr[20][27],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                    ;                                ; write_addr[20][26], write_addr[20][25], write_addr[20][24], write_addr[20][23],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                    ;                                ; write_addr[20][22], write_addr[20][21], write_addr[20][20], write_addr[20][19],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                    ;                                ; write_addr[20][18], write_addr[20][17], write_addr[20][16], write_addr[20][15],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                    ;                                ; write_addr[20][14]                                                                                                                                                                                                                                  ;
; write_addr[21][31]                                                                                                                                                                                                                                 ; Lost Fanouts                   ; write_addr[21][30], write_addr[21][29], write_addr[21][28], write_addr[21][27],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                    ;                                ; write_addr[21][26], write_addr[21][25], write_addr[21][24], write_addr[21][23],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                    ;                                ; write_addr[21][22], write_addr[21][21], write_addr[21][20], write_addr[21][19],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                    ;                                ; write_addr[21][18], write_addr[21][17], write_addr[21][16], write_addr[21][15],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                    ;                                ; write_addr[21][14]                                                                                                                                                                                                                                  ;
; write_addr[22][31]                                                                                                                                                                                                                                 ; Lost Fanouts                   ; write_addr[22][30], write_addr[22][29], write_addr[22][28], write_addr[22][27],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                    ;                                ; write_addr[22][26], write_addr[22][25], write_addr[22][24], write_addr[22][23],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                    ;                                ; write_addr[22][22], write_addr[22][21], write_addr[22][20], write_addr[22][19],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                    ;                                ; write_addr[22][18], write_addr[22][17], write_addr[22][16], write_addr[22][15],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                    ;                                ; write_addr[22][14]                                                                                                                                                                                                                                  ;
; write_addr[27][31]                                                                                                                                                                                                                                 ; Lost Fanouts                   ; write_addr[27][30], write_addr[27][29], write_addr[27][28], write_addr[27][27],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                    ;                                ; write_addr[27][26], write_addr[27][25], write_addr[27][24], write_addr[27][23],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                    ;                                ; write_addr[27][22], write_addr[27][21], write_addr[27][20], write_addr[27][19],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                    ;                                ; write_addr[27][18], write_addr[27][17], write_addr[27][16], write_addr[27][15],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                    ;                                ; write_addr[27][14]                                                                                                                                                                                                                                  ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                    ; Stuck at GND                   ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[9],                         ;
;                                                                                                                                                                                                                                                    ; due to stuck port clock_enable ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[8],                         ;
;                                                                                                                                                                                                                                                    ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7],                         ;
;                                                                                                                                                                                                                                                    ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                         ;
;                                                                                                                                                                                                                                                    ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                         ;
;                                                                                                                                                                                                                                                    ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                          ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[8] ; Stuck at GND                   ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[29],                                 ;
;                                                                                                                                                                                                                                                    ; due to stuck port data_in      ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_cmd_width_adapter|address_reg[29],                                                                                        ;
;                                                                                                                                                                                                                                                    ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_cmd_width_adapter|address_reg[28],                                                                                        ;
;                                                                                                                                                                                                                                                    ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_cmd_width_adapter|address_reg[27],                                                                                        ;
;                                                                                                                                                                                                                                                    ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[24]        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[0][62]                                                                                                      ; Lost Fanouts                   ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[26],   ;
;                                                                                                                                                                                                                                                    ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[26],       ;
;                                                                                                                                                                                                                                                    ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[26],                                 ;
;                                                                                                                                                                                                                                                    ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_cmd_width_adapter|address_reg[26]                                                                                         ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[0][61]                                                                                                      ; Lost Fanouts                   ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[25],   ;
;                                                                                                                                                                                                                                                    ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[25],       ;
;                                                                                                                                                                                                                                                    ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[25],                                 ;
;                                                                                                                                                                                                                                                    ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_cmd_width_adapter|address_reg[25]                                                                                         ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[0][59]                                                                                                      ; Lost Fanouts                   ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[23],   ;
;                                                                                                                                                                                                                                                    ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[23],       ;
;                                                                                                                                                                                                                                                    ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[23],                                 ;
;                                                                                                                                                                                                                                                    ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_cmd_width_adapter|address_reg[23]                                                                                         ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[0][58]                                                                                                      ; Lost Fanouts                   ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[22],   ;
;                                                                                                                                                                                                                                                    ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[22],       ;
;                                                                                                                                                                                                                                                    ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[22],                                 ;
;                                                                                                                                                                                                                                                    ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_cmd_width_adapter|address_reg[22]                                                                                         ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[0][57]                                                                                                      ; Lost Fanouts                   ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[21],   ;
;                                                                                                                                                                                                                                                    ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[21],       ;
;                                                                                                                                                                                                                                                    ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[21],                                 ;
;                                                                                                                                                                                                                                                    ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_cmd_width_adapter|address_reg[21]                                                                                         ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[0][56]                                                                                                      ; Lost Fanouts                   ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[20],   ;
;                                                                                                                                                                                                                                                    ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[20],       ;
;                                                                                                                                                                                                                                                    ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[20],                                 ;
;                                                                                                                                                                                                                                                    ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_cmd_width_adapter|address_reg[20]                                                                                         ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[0][55]                                                                                                      ; Lost Fanouts                   ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[19],   ;
;                                                                                                                                                                                                                                                    ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[19],       ;
;                                                                                                                                                                                                                                                    ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[19],                                 ;
;                                                                                                                                                                                                                                                    ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_cmd_width_adapter|address_reg[19]                                                                                         ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[0][54]                                                                                                      ; Lost Fanouts                   ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[18],   ;
;                                                                                                                                                                                                                                                    ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[18],       ;
;                                                                                                                                                                                                                                                    ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[18],                                 ;
;                                                                                                                                                                                                                                                    ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_cmd_width_adapter|address_reg[18]                                                                                         ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[0][53]                                                                                                      ; Lost Fanouts                   ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[17],   ;
;                                                                                                                                                                                                                                                    ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[17],       ;
;                                                                                                                                                                                                                                                    ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[17],                                 ;
;                                                                                                                                                                                                                                                    ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_cmd_width_adapter|address_reg[17]                                                                                         ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[0][52]                                                                                                      ; Lost Fanouts                   ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16],   ;
;                                                                                                                                                                                                                                                    ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[16],       ;
;                                                                                                                                                                                                                                                    ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[16],                                 ;
;                                                                                                                                                                                                                                                    ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_cmd_width_adapter|address_reg[16]                                                                                         ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[0][51]                                                                                                      ; Lost Fanouts                   ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[15],   ;
;                                                                                                                                                                                                                                                    ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[15],       ;
;                                                                                                                                                                                                                                                    ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[15],                                 ;
;                                                                                                                                                                                                                                                    ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_cmd_width_adapter|address_reg[15]                                                                                         ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[0][50]                                                                                                      ; Lost Fanouts                   ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[14],   ;
;                                                                                                                                                                                                                                                    ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[14],       ;
;                                                                                                                                                                                                                                                    ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[14],                                 ;
;                                                                                                                                                                                                                                                    ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_cmd_width_adapter|address_reg[14]                                                                                         ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[0][49]                                                                                                      ; Lost Fanouts                   ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[13],   ;
;                                                                                                                                                                                                                                                    ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[13],       ;
;                                                                                                                                                                                                                                                    ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[13],                                 ;
;                                                                                                                                                                                                                                                    ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_cmd_width_adapter|address_reg[13]                                                                                         ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[0][48]                                                                                                      ; Lost Fanouts                   ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12],   ;
;                                                                                                                                                                                                                                                    ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[12],       ;
;                                                                                                                                                                                                                                                    ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[12],                                 ;
;                                                                                                                                                                                                                                                    ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_cmd_width_adapter|address_reg[12]                                                                                         ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[0][47]                                                                                                      ; Lost Fanouts                   ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11],   ;
;                                                                                                                                                                                                                                                    ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[11],       ;
;                                                                                                                                                                                                                                                    ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[11],                                 ;
;                                                                                                                                                                                                                                                    ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_cmd_width_adapter|address_reg[11]                                                                                         ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[0][46]                                                                                                      ; Lost Fanouts                   ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10],   ;
;                                                                                                                                                                                                                                                    ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[10],       ;
;                                                                                                                                                                                                                                                    ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[10],                                 ;
;                                                                                                                                                                                                                                                    ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_cmd_width_adapter|address_reg[10]                                                                                         ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[92]            ; Stuck at GND                   ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[5], ;
;                                                                                                                                                                                                                                                    ; due to stuck port data_in      ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[6], ;
;                                                                                                                                                                                                                                                    ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[7], ;
;                                                                                                                                                                                                                                                    ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4]  ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[0][64]                                                                                                      ; Lost Fanouts                   ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[28],   ;
;                                                                                                                                                                                                                                                    ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[28],       ;
;                                                                                                                                                                                                                                                    ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[28]                                  ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[0][63]                                                                                                      ; Lost Fanouts                   ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[27],   ;
;                                                                                                                                                                                                                                                    ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[27],       ;
;                                                                                                                                                                                                                                                    ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[27]                                  ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[0][60]                                                                                                      ; Lost Fanouts                   ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[24],   ;
;                                                                                                                                                                                                                                                    ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[24],                                 ;
;                                                                                                                                                                                                                                                    ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_cmd_width_adapter|address_reg[24]                                                                                         ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[0][65]                                                                                                      ; Lost Fanouts                   ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[29],   ;
;                                                                                                                                                                                                                                                    ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[29]        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[99]            ; Stuck at GND                   ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[1][99]                                                                                                       ;
;                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                     ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg   ; Stuck at GND                   ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[1][73]                                                                                                       ;
;                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                     ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[8]        ; Stuck at GND                   ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]  ;
;                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                     ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_cmd_width_adapter|byte_cnt_reg[0]                                                                                        ; Stuck at GND                   ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0]  ;
;                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                     ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux|share_count_zero_flag                                                                                             ; Stuck at VCC                   ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux|share_count[0]                                                                                                     ;
;                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 9429  ;
; Number of registers using Synchronous Clear  ; 3834  ;
; Number of registers using Synchronous Load   ; 1952  ;
; Number of registers using Asynchronous Clear ; 425   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 8833  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                 ; Fan out ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_sram_s2_translator|waitrequest_reset_override                ; 12      ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|sop_enable                             ; 54      ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0] ; 2       ;
; IMAG_MAX_temp[23]                                                                                                                                                                 ; 4       ;
; REAL_MIN_temp[24]                                                                                                                                                                 ; 11      ;
; REAL_MIN_temp[25]                                                                                                                                                                 ; 11      ;
; REAL_MIN_temp[26]                                                                                                                                                                 ; 11      ;
; Computer_System:The_System|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                          ; 16      ;
; Computer_System:The_System|altera_reset_controller:rst_controller_001|r_sync_rst_chain[1]                                                                                         ; 1       ;
; Computer_System:The_System|altera_reset_controller:rst_controller|r_sync_rst_chain[2]                                                                                             ; 1       ;
; Computer_System:The_System|altera_reset_controller:rst_controller_001|r_sync_rst_chain[2]                                                                                         ; 2       ;
; x_step[11]                                                                                                                                                                        ; 9       ;
; x_step[12]                                                                                                                                                                        ; 9       ;
; x_step[15]                                                                                                                                                                        ; 9       ;
; x_step[0]                                                                                                                                                                         ; 38      ;
; x_step[3]                                                                                                                                                                         ; 9       ;
; x_step[8]                                                                                                                                                                         ; 9       ;
; x_step[7]                                                                                                                                                                         ; 9       ;
; x_step[4]                                                                                                                                                                         ; 9       ;
; Computer_System:The_System|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                           ; 1       ;
; Computer_System:The_System|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[3]                                                                      ; 1       ;
; Computer_System:The_System|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[2]                                                                      ; 4       ;
; Computer_System:The_System|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                          ; 2       ;
; Computer_System:The_System|altera_reset_controller:rst_controller|r_sync_rst_chain[3]                                                                                             ; 1       ;
; Computer_System:The_System|altera_reset_controller:rst_controller_001|r_sync_rst_chain[3]                                                                                         ; 1       ;
; max_iterations_temp[7]                                                                                                                                                            ; 28      ;
; max_iterations_temp[6]                                                                                                                                                            ; 28      ;
; max_iterations_temp[5]                                                                                                                                                            ; 28      ;
; max_iterations_temp[3]                                                                                                                                                            ; 28      ;
; max_iterations_temp[9]                                                                                                                                                            ; 28      ;
; max_iterations_temp[8]                                                                                                                                                            ; 28      ;
; y_step[3]                                                                                                                                                                         ; 32      ;
; y_step[11]                                                                                                                                                                        ; 32      ;
; y_step[15]                                                                                                                                                                        ; 32      ;
; y_step[7]                                                                                                                                                                         ; 32      ;
; Computer_System:The_System|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                           ; 1       ;
; Computer_System:The_System|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[1]                                                                      ; 1       ;
; Computer_System:The_System|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                          ; 1       ;
; Computer_System:The_System|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[0]                                                                      ; 1       ;
; Computer_System:The_System|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                          ; 1       ;
; Computer_System:The_System|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                          ; 1       ;
; Computer_System:The_System|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                              ; 1       ;
; Computer_System:The_System|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                           ; 1       ;
; Computer_System:The_System|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                               ; 1       ;
; Computer_System:The_System|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                           ; 1       ;
; Computer_System:The_System|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                               ; 1       ;
; Total number of inverted registers = 46                                                                                                                                           ;         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                               ;
+---------------------------------+-----------------------------------+------+
; Register Name                   ; Megafunction                      ; Type ;
+---------------------------------+-----------------------------------+------+
; M10K:gen_solvers[27].M1|q[0..7] ; M10K:gen_solvers[27].M1|mem_rtl_0 ; RAM  ;
; M10K:gen_solvers[26].M1|q[0..7] ; M10K:gen_solvers[26].M1|mem_rtl_0 ; RAM  ;
; M10K:gen_solvers[25].M1|q[0..7] ; M10K:gen_solvers[25].M1|mem_rtl_0 ; RAM  ;
; M10K:gen_solvers[24].M1|q[0..7] ; M10K:gen_solvers[24].M1|mem_rtl_0 ; RAM  ;
; M10K:gen_solvers[23].M1|q[0..7] ; M10K:gen_solvers[23].M1|mem_rtl_0 ; RAM  ;
; M10K:gen_solvers[22].M1|q[0..7] ; M10K:gen_solvers[22].M1|mem_rtl_0 ; RAM  ;
; M10K:gen_solvers[21].M1|q[0..7] ; M10K:gen_solvers[21].M1|mem_rtl_0 ; RAM  ;
; M10K:gen_solvers[20].M1|q[0..7] ; M10K:gen_solvers[20].M1|mem_rtl_0 ; RAM  ;
; M10K:gen_solvers[19].M1|q[0..7] ; M10K:gen_solvers[19].M1|mem_rtl_0 ; RAM  ;
; M10K:gen_solvers[18].M1|q[0..7] ; M10K:gen_solvers[18].M1|mem_rtl_0 ; RAM  ;
; M10K:gen_solvers[17].M1|q[0..7] ; M10K:gen_solvers[17].M1|mem_rtl_0 ; RAM  ;
; M10K:gen_solvers[16].M1|q[0..7] ; M10K:gen_solvers[16].M1|mem_rtl_0 ; RAM  ;
; M10K:gen_solvers[15].M1|q[0..7] ; M10K:gen_solvers[15].M1|mem_rtl_0 ; RAM  ;
; M10K:gen_solvers[14].M1|q[0..7] ; M10K:gen_solvers[14].M1|mem_rtl_0 ; RAM  ;
; M10K:gen_solvers[13].M1|q[0..7] ; M10K:gen_solvers[13].M1|mem_rtl_0 ; RAM  ;
; M10K:gen_solvers[12].M1|q[0..7] ; M10K:gen_solvers[12].M1|mem_rtl_0 ; RAM  ;
; M10K:gen_solvers[11].M1|q[0..7] ; M10K:gen_solvers[11].M1|mem_rtl_0 ; RAM  ;
; M10K:gen_solvers[10].M1|q[0..7] ; M10K:gen_solvers[10].M1|mem_rtl_0 ; RAM  ;
; M10K:gen_solvers[9].M1|q[0..7]  ; M10K:gen_solvers[9].M1|mem_rtl_0  ; RAM  ;
; M10K:gen_solvers[8].M1|q[0..7]  ; M10K:gen_solvers[8].M1|mem_rtl_0  ; RAM  ;
; M10K:gen_solvers[7].M1|q[0..7]  ; M10K:gen_solvers[7].M1|mem_rtl_0  ; RAM  ;
; M10K:gen_solvers[6].M1|q[0..7]  ; M10K:gen_solvers[6].M1|mem_rtl_0  ; RAM  ;
; M10K:gen_solvers[5].M1|q[0..7]  ; M10K:gen_solvers[5].M1|mem_rtl_0  ; RAM  ;
; M10K:gen_solvers[4].M1|q[0..7]  ; M10K:gen_solvers[4].M1|mem_rtl_0  ; RAM  ;
; M10K:gen_solvers[3].M1|q[0..7]  ; M10K:gen_solvers[3].M1|mem_rtl_0  ; RAM  ;
; M10K:gen_solvers[2].M1|q[0..7]  ; M10K:gen_solvers[2].M1|mem_rtl_0  ; RAM  ;
; M10K:gen_solvers[1].M1|q[0..7]  ; M10K:gen_solvers[1].M1|mem_rtl_0  ; RAM  ;
; M10K:gen_solvers[0].M1|q[0..7]  ; M10K:gen_solvers[0].M1|mem_rtl_0  ; RAM  ;
+---------------------------------+-----------------------------------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |DE1_SoC_Computer|time_counter[0][31]                                                                                                                                                                                                                                     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |DE1_SoC_Computer|time_counter[1][1]                                                                                                                                                                                                                                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |DE1_SoC_Computer|time_counter[2][31]                                                                                                                                                                                                                                     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |DE1_SoC_Computer|time_counter[3][0]                                                                                                                                                                                                                                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |DE1_SoC_Computer|time_counter[4][0]                                                                                                                                                                                                                                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |DE1_SoC_Computer|time_counter[5][31]                                                                                                                                                                                                                                     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |DE1_SoC_Computer|time_counter[6][12]                                                                                                                                                                                                                                     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |DE1_SoC_Computer|time_counter[7][3]                                                                                                                                                                                                                                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |DE1_SoC_Computer|time_counter[8][18]                                                                                                                                                                                                                                     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |DE1_SoC_Computer|time_counter[9][19]                                                                                                                                                                                                                                     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |DE1_SoC_Computer|time_counter[10][21]                                                                                                                                                                                                                                    ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |DE1_SoC_Computer|time_counter[11][4]                                                                                                                                                                                                                                     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |DE1_SoC_Computer|time_counter[12][5]                                                                                                                                                                                                                                     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |DE1_SoC_Computer|time_counter[13][26]                                                                                                                                                                                                                                    ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |DE1_SoC_Computer|time_counter[14][16]                                                                                                                                                                                                                                    ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |DE1_SoC_Computer|time_counter[15][10]                                                                                                                                                                                                                                    ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |DE1_SoC_Computer|time_counter[16][1]                                                                                                                                                                                                                                     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |DE1_SoC_Computer|time_counter[17][24]                                                                                                                                                                                                                                    ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |DE1_SoC_Computer|time_counter[18][27]                                                                                                                                                                                                                                    ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |DE1_SoC_Computer|time_counter[19][16]                                                                                                                                                                                                                                    ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |DE1_SoC_Computer|time_counter[20][14]                                                                                                                                                                                                                                    ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |DE1_SoC_Computer|time_counter[21][30]                                                                                                                                                                                                                                    ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |DE1_SoC_Computer|time_counter[22][23]                                                                                                                                                                                                                                    ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |DE1_SoC_Computer|time_counter[23][8]                                                                                                                                                                                                                                     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |DE1_SoC_Computer|time_counter[24][10]                                                                                                                                                                                                                                    ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |DE1_SoC_Computer|time_counter[25][10]                                                                                                                                                                                                                                    ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |DE1_SoC_Computer|time_counter[26][29]                                                                                                                                                                                                                                    ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |DE1_SoC_Computer|time_counter[27][30]                                                                                                                                                                                                                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |DE1_SoC_Computer|offset_addr_y[23][2]                                                                                                                                                                                                                                    ;
; 3:1                ; 25 bits   ; 50 LEs        ; 0 LEs                ; 50 LEs                 ; Yes        ; |DE1_SoC_Computer|imag_part[23][12]                                                                                                                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |DE1_SoC_Computer|offset_addr_y[24][5]                                                                                                                                                                                                                                    ;
; 3:1                ; 25 bits   ; 50 LEs        ; 0 LEs                ; 50 LEs                 ; Yes        ; |DE1_SoC_Computer|imag_part[24][15]                                                                                                                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |DE1_SoC_Computer|offset_addr_y[25][3]                                                                                                                                                                                                                                    ;
; 3:1                ; 25 bits   ; 50 LEs        ; 0 LEs                ; 50 LEs                 ; Yes        ; |DE1_SoC_Computer|imag_part[25][7]                                                                                                                                                                                                                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |DE1_SoC_Computer|offset_addr_y[26][6]                                                                                                                                                                                                                                    ;
; 3:1                ; 25 bits   ; 50 LEs        ; 0 LEs                ; 50 LEs                 ; Yes        ; |DE1_SoC_Computer|imag_part[26][2]                                                                                                                                                                                                                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |DE1_SoC_Computer|offset_addr_y[27][7]                                                                                                                                                                                                                                    ;
; 3:1                ; 25 bits   ; 50 LEs        ; 0 LEs                ; 50 LEs                 ; Yes        ; |DE1_SoC_Computer|imag_part[27][25]                                                                                                                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |DE1_SoC_Computer|offset_addr_y[22][4]                                                                                                                                                                                                                                    ;
; 3:1                ; 25 bits   ; 50 LEs        ; 0 LEs                ; 50 LEs                 ; Yes        ; |DE1_SoC_Computer|imag_part[22][2]                                                                                                                                                                                                                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |DE1_SoC_Computer|offset_addr_y[21][2]                                                                                                                                                                                                                                    ;
; 3:1                ; 25 bits   ; 50 LEs        ; 0 LEs                ; 50 LEs                 ; Yes        ; |DE1_SoC_Computer|imag_part[21][8]                                                                                                                                                                                                                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |DE1_SoC_Computer|offset_addr_y[20][4]                                                                                                                                                                                                                                    ;
; 3:1                ; 25 bits   ; 50 LEs        ; 0 LEs                ; 50 LEs                 ; Yes        ; |DE1_SoC_Computer|imag_part[20][17]                                                                                                                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |DE1_SoC_Computer|offset_addr_y[19][5]                                                                                                                                                                                                                                    ;
; 3:1                ; 25 bits   ; 50 LEs        ; 0 LEs                ; 50 LEs                 ; Yes        ; |DE1_SoC_Computer|imag_part[19][2]                                                                                                                                                                                                                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |DE1_SoC_Computer|offset_addr_y[18][2]                                                                                                                                                                                                                                    ;
; 3:1                ; 25 bits   ; 50 LEs        ; 0 LEs                ; 50 LEs                 ; Yes        ; |DE1_SoC_Computer|imag_part[18][12]                                                                                                                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |DE1_SoC_Computer|offset_addr_y[17][4]                                                                                                                                                                                                                                    ;
; 3:1                ; 25 bits   ; 50 LEs        ; 0 LEs                ; 50 LEs                 ; Yes        ; |DE1_SoC_Computer|imag_part[17][9]                                                                                                                                                                                                                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |DE1_SoC_Computer|offset_addr_y[16][4]                                                                                                                                                                                                                                    ;
; 3:1                ; 25 bits   ; 50 LEs        ; 0 LEs                ; 50 LEs                 ; Yes        ; |DE1_SoC_Computer|imag_part[16][21]                                                                                                                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |DE1_SoC_Computer|offset_addr_y[15][9]                                                                                                                                                                                                                                    ;
; 3:1                ; 25 bits   ; 50 LEs        ; 0 LEs                ; 50 LEs                 ; Yes        ; |DE1_SoC_Computer|imag_part[15][26]                                                                                                                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |DE1_SoC_Computer|offset_addr_y[14][7]                                                                                                                                                                                                                                    ;
; 3:1                ; 25 bits   ; 50 LEs        ; 0 LEs                ; 50 LEs                 ; Yes        ; |DE1_SoC_Computer|imag_part[14][16]                                                                                                                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |DE1_SoC_Computer|offset_addr_y[13][6]                                                                                                                                                                                                                                    ;
; 3:1                ; 25 bits   ; 50 LEs        ; 0 LEs                ; 50 LEs                 ; Yes        ; |DE1_SoC_Computer|imag_part[13][22]                                                                                                                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |DE1_SoC_Computer|offset_addr_y[12][6]                                                                                                                                                                                                                                    ;
; 3:1                ; 25 bits   ; 50 LEs        ; 0 LEs                ; 50 LEs                 ; Yes        ; |DE1_SoC_Computer|imag_part[12][2]                                                                                                                                                                                                                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |DE1_SoC_Computer|offset_addr_y[11][9]                                                                                                                                                                                                                                    ;
; 3:1                ; 25 bits   ; 50 LEs        ; 0 LEs                ; 50 LEs                 ; Yes        ; |DE1_SoC_Computer|imag_part[11][3]                                                                                                                                                                                                                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |DE1_SoC_Computer|offset_addr_y[10][6]                                                                                                                                                                                                                                    ;
; 3:1                ; 25 bits   ; 50 LEs        ; 0 LEs                ; 50 LEs                 ; Yes        ; |DE1_SoC_Computer|imag_part[10][6]                                                                                                                                                                                                                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |DE1_SoC_Computer|offset_addr_y[9][6]                                                                                                                                                                                                                                     ;
; 3:1                ; 25 bits   ; 50 LEs        ; 0 LEs                ; 50 LEs                 ; Yes        ; |DE1_SoC_Computer|imag_part[9][6]                                                                                                                                                                                                                                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |DE1_SoC_Computer|offset_addr_y[8][4]                                                                                                                                                                                                                                     ;
; 3:1                ; 25 bits   ; 50 LEs        ; 0 LEs                ; 50 LEs                 ; Yes        ; |DE1_SoC_Computer|imag_part[8][21]                                                                                                                                                                                                                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |DE1_SoC_Computer|offset_addr_y[7][6]                                                                                                                                                                                                                                     ;
; 3:1                ; 25 bits   ; 50 LEs        ; 0 LEs                ; 50 LEs                 ; Yes        ; |DE1_SoC_Computer|imag_part[7][11]                                                                                                                                                                                                                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |DE1_SoC_Computer|offset_addr_y[6][2]                                                                                                                                                                                                                                     ;
; 3:1                ; 25 bits   ; 50 LEs        ; 0 LEs                ; 50 LEs                 ; Yes        ; |DE1_SoC_Computer|imag_part[6][24]                                                                                                                                                                                                                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |DE1_SoC_Computer|offset_addr_y[5][9]                                                                                                                                                                                                                                     ;
; 3:1                ; 25 bits   ; 50 LEs        ; 0 LEs                ; 50 LEs                 ; Yes        ; |DE1_SoC_Computer|imag_part[5][7]                                                                                                                                                                                                                                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |DE1_SoC_Computer|offset_addr_y[4][3]                                                                                                                                                                                                                                     ;
; 3:1                ; 25 bits   ; 50 LEs        ; 0 LEs                ; 50 LEs                 ; Yes        ; |DE1_SoC_Computer|imag_part[4][26]                                                                                                                                                                                                                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |DE1_SoC_Computer|offset_addr_y[3][6]                                                                                                                                                                                                                                     ;
; 3:1                ; 25 bits   ; 50 LEs        ; 0 LEs                ; 50 LEs                 ; Yes        ; |DE1_SoC_Computer|imag_part[3][20]                                                                                                                                                                                                                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |DE1_SoC_Computer|offset_addr_y[2][4]                                                                                                                                                                                                                                     ;
; 3:1                ; 25 bits   ; 50 LEs        ; 0 LEs                ; 50 LEs                 ; Yes        ; |DE1_SoC_Computer|imag_part[2][13]                                                                                                                                                                                                                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |DE1_SoC_Computer|offset_addr_y[1][4]                                                                                                                                                                                                                                     ;
; 3:1                ; 25 bits   ; 50 LEs        ; 0 LEs                ; 50 LEs                 ; Yes        ; |DE1_SoC_Computer|imag_part[1][25]                                                                                                                                                                                                                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |DE1_SoC_Computer|offset_addr_y[0][5]                                                                                                                                                                                                                                     ;
; 3:1                ; 25 bits   ; 50 LEs        ; 0 LEs                ; 50 LEs                 ; Yes        ; |DE1_SoC_Computer|imag_part[0][10]                                                                                                                                                                                                                                        ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_Computer|write_addr[0][16]                                                                                                                                                                                                                                       ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_Computer|write_addr[1][29]                                                                                                                                                                                                                                       ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_Computer|write_addr[2][30]                                                                                                                                                                                                                                       ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_Computer|write_addr[3][14]                                                                                                                                                                                                                                       ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_Computer|write_addr[4][18]                                                                                                                                                                                                                                       ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_Computer|write_addr[5][28]                                                                                                                                                                                                                                       ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_Computer|write_addr[6][25]                                                                                                                                                                                                                                       ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_Computer|write_addr[7][18]                                                                                                                                                                                                                                       ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_Computer|write_addr[8][28]                                                                                                                                                                                                                                       ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_Computer|write_addr[9][13]                                                                                                                                                                                                                                       ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_Computer|write_addr[10][0]                                                                                                                                                                                                                                       ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_Computer|write_addr[11][29]                                                                                                                                                                                                                                      ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_Computer|write_addr[12][10]                                                                                                                                                                                                                                      ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_Computer|write_addr[13][5]                                                                                                                                                                                                                                       ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_Computer|write_addr[14][31]                                                                                                                                                                                                                                      ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_Computer|write_addr[15][29]                                                                                                                                                                                                                                      ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_Computer|write_addr[16][2]                                                                                                                                                                                                                                       ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_Computer|write_addr[17][14]                                                                                                                                                                                                                                      ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_Computer|write_addr[18][0]                                                                                                                                                                                                                                       ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_Computer|write_addr[19][29]                                                                                                                                                                                                                                      ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_Computer|write_addr[20][7]                                                                                                                                                                                                                                       ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_Computer|write_addr[21][4]                                                                                                                                                                                                                                       ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_Computer|write_addr[22][12]                                                                                                                                                                                                                                      ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_Computer|write_addr[23][16]                                                                                                                                                                                                                                      ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_Computer|write_addr[24][15]                                                                                                                                                                                                                                      ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_Computer|write_addr[25][6]                                                                                                                                                                                                                                       ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_Computer|write_addr[26][9]                                                                                                                                                                                                                                       ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_Computer|write_addr[27][12]                                                                                                                                                                                                                                      ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_Computer|we[23]                                                                                                                                                                                                                                                  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_Computer|we[24]                                                                                                                                                                                                                                                  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_Computer|reset_solver[25]                                                                                                                                                                                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_Computer|reset_solver[26]                                                                                                                                                                                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_Computer|we[27]                                                                                                                                                                                                                                                  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_Computer|reset_solver[22]                                                                                                                                                                                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_Computer|we[21]                                                                                                                                                                                                                                                  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_Computer|we[20]                                                                                                                                                                                                                                                  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_Computer|reset_solver[19]                                                                                                                                                                                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_Computer|reset_solver[18]                                                                                                                                                                                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_Computer|we[17]                                                                                                                                                                                                                                                  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_Computer|we[16]                                                                                                                                                                                                                                                  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_Computer|we[15]                                                                                                                                                                                                                                                  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_Computer|we[14]                                                                                                                                                                                                                                                  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_Computer|we[13]                                                                                                                                                                                                                                                  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_Computer|we[12]                                                                                                                                                                                                                                                  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_Computer|we[11]                                                                                                                                                                                                                                                  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_Computer|we[10]                                                                                                                                                                                                                                                  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_Computer|reset_solver[9]                                                                                                                                                                                                                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_Computer|reset_solver[8]                                                                                                                                                                                                                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_Computer|reset_solver[7]                                                                                                                                                                                                                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_Computer|we[6]                                                                                                                                                                                                                                                   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_Computer|we[5]                                                                                                                                                                                                                                                   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_Computer|reset_solver[4]                                                                                                                                                                                                                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_Computer|reset_solver[3]                                                                                                                                                                                                                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_Computer|we[2]                                                                                                                                                                                                                                                   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_Computer|reset_solver[1]                                                                                                                                                                                                                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_Computer|reset_solver[0]                                                                                                                                                                                                                                         ;
; 5:1                ; 10 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |DE1_SoC_Computer|offset_addr_x[23][1]                                                                                                                                                                                                                                    ;
; 5:1                ; 27 bits   ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; Yes        ; |DE1_SoC_Computer|real_part[23][7]                                                                                                                                                                                                                                        ;
; 5:1                ; 10 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |DE1_SoC_Computer|offset_addr_x[24][8]                                                                                                                                                                                                                                    ;
; 5:1                ; 27 bits   ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; Yes        ; |DE1_SoC_Computer|real_part[24][3]                                                                                                                                                                                                                                        ;
; 5:1                ; 10 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |DE1_SoC_Computer|offset_addr_x[25][3]                                                                                                                                                                                                                                    ;
; 5:1                ; 27 bits   ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; Yes        ; |DE1_SoC_Computer|real_part[25][5]                                                                                                                                                                                                                                        ;
; 5:1                ; 10 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |DE1_SoC_Computer|offset_addr_x[26][1]                                                                                                                                                                                                                                    ;
; 5:1                ; 27 bits   ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; Yes        ; |DE1_SoC_Computer|real_part[26][18]                                                                                                                                                                                                                                       ;
; 5:1                ; 10 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |DE1_SoC_Computer|offset_addr_x[27][9]                                                                                                                                                                                                                                    ;
; 5:1                ; 27 bits   ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; Yes        ; |DE1_SoC_Computer|real_part[27][5]                                                                                                                                                                                                                                        ;
; 5:1                ; 10 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |DE1_SoC_Computer|offset_addr_x[22][6]                                                                                                                                                                                                                                    ;
; 5:1                ; 27 bits   ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; Yes        ; |DE1_SoC_Computer|real_part[22][16]                                                                                                                                                                                                                                       ;
; 5:1                ; 10 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |DE1_SoC_Computer|offset_addr_x[21][2]                                                                                                                                                                                                                                    ;
; 5:1                ; 27 bits   ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; Yes        ; |DE1_SoC_Computer|real_part[21][23]                                                                                                                                                                                                                                       ;
; 5:1                ; 10 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |DE1_SoC_Computer|offset_addr_x[20][7]                                                                                                                                                                                                                                    ;
; 5:1                ; 27 bits   ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; Yes        ; |DE1_SoC_Computer|real_part[20][9]                                                                                                                                                                                                                                        ;
; 5:1                ; 10 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |DE1_SoC_Computer|offset_addr_x[19][4]                                                                                                                                                                                                                                    ;
; 5:1                ; 27 bits   ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; Yes        ; |DE1_SoC_Computer|real_part[19][21]                                                                                                                                                                                                                                       ;
; 5:1                ; 10 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |DE1_SoC_Computer|offset_addr_x[18][2]                                                                                                                                                                                                                                    ;
; 5:1                ; 27 bits   ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; Yes        ; |DE1_SoC_Computer|real_part[18][21]                                                                                                                                                                                                                                       ;
; 5:1                ; 10 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |DE1_SoC_Computer|offset_addr_x[17][0]                                                                                                                                                                                                                                    ;
; 5:1                ; 27 bits   ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; Yes        ; |DE1_SoC_Computer|real_part[17][14]                                                                                                                                                                                                                                       ;
; 5:1                ; 10 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |DE1_SoC_Computer|offset_addr_x[16][9]                                                                                                                                                                                                                                    ;
; 5:1                ; 27 bits   ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; Yes        ; |DE1_SoC_Computer|real_part[16][26]                                                                                                                                                                                                                                       ;
; 5:1                ; 10 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |DE1_SoC_Computer|offset_addr_x[15][8]                                                                                                                                                                                                                                    ;
; 5:1                ; 27 bits   ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; Yes        ; |DE1_SoC_Computer|real_part[15][23]                                                                                                                                                                                                                                       ;
; 5:1                ; 10 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |DE1_SoC_Computer|offset_addr_x[14][1]                                                                                                                                                                                                                                    ;
; 5:1                ; 27 bits   ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; Yes        ; |DE1_SoC_Computer|real_part[14][0]                                                                                                                                                                                                                                        ;
; 5:1                ; 10 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |DE1_SoC_Computer|offset_addr_x[13][9]                                                                                                                                                                                                                                    ;
; 5:1                ; 27 bits   ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; Yes        ; |DE1_SoC_Computer|real_part[13][17]                                                                                                                                                                                                                                       ;
; 5:1                ; 10 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |DE1_SoC_Computer|offset_addr_x[12][9]                                                                                                                                                                                                                                    ;
; 5:1                ; 27 bits   ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; Yes        ; |DE1_SoC_Computer|real_part[12][21]                                                                                                                                                                                                                                       ;
; 5:1                ; 10 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |DE1_SoC_Computer|offset_addr_x[11][7]                                                                                                                                                                                                                                    ;
; 5:1                ; 27 bits   ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; Yes        ; |DE1_SoC_Computer|real_part[11][24]                                                                                                                                                                                                                                       ;
; 5:1                ; 10 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |DE1_SoC_Computer|offset_addr_x[10][1]                                                                                                                                                                                                                                    ;
; 5:1                ; 27 bits   ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; Yes        ; |DE1_SoC_Computer|real_part[10][10]                                                                                                                                                                                                                                       ;
; 5:1                ; 10 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |DE1_SoC_Computer|offset_addr_x[9][3]                                                                                                                                                                                                                                     ;
; 5:1                ; 27 bits   ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; Yes        ; |DE1_SoC_Computer|real_part[9][26]                                                                                                                                                                                                                                        ;
; 5:1                ; 10 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |DE1_SoC_Computer|offset_addr_x[8][9]                                                                                                                                                                                                                                     ;
; 5:1                ; 27 bits   ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; Yes        ; |DE1_SoC_Computer|real_part[8][20]                                                                                                                                                                                                                                        ;
; 5:1                ; 10 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |DE1_SoC_Computer|offset_addr_x[7][2]                                                                                                                                                                                                                                     ;
; 5:1                ; 27 bits   ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; Yes        ; |DE1_SoC_Computer|real_part[7][26]                                                                                                                                                                                                                                        ;
; 5:1                ; 10 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |DE1_SoC_Computer|offset_addr_x[6][4]                                                                                                                                                                                                                                     ;
; 5:1                ; 27 bits   ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; Yes        ; |DE1_SoC_Computer|real_part[6][14]                                                                                                                                                                                                                                        ;
; 5:1                ; 10 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |DE1_SoC_Computer|offset_addr_x[5][9]                                                                                                                                                                                                                                     ;
; 5:1                ; 27 bits   ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; Yes        ; |DE1_SoC_Computer|real_part[5][23]                                                                                                                                                                                                                                        ;
; 5:1                ; 10 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |DE1_SoC_Computer|offset_addr_x[4][9]                                                                                                                                                                                                                                     ;
; 5:1                ; 27 bits   ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; Yes        ; |DE1_SoC_Computer|real_part[4][4]                                                                                                                                                                                                                                         ;
; 5:1                ; 10 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |DE1_SoC_Computer|offset_addr_x[3][0]                                                                                                                                                                                                                                     ;
; 5:1                ; 27 bits   ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; Yes        ; |DE1_SoC_Computer|real_part[3][19]                                                                                                                                                                                                                                        ;
; 5:1                ; 10 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |DE1_SoC_Computer|offset_addr_x[2][1]                                                                                                                                                                                                                                     ;
; 5:1                ; 27 bits   ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; Yes        ; |DE1_SoC_Computer|real_part[2][17]                                                                                                                                                                                                                                        ;
; 5:1                ; 10 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |DE1_SoC_Computer|offset_addr_x[1][2]                                                                                                                                                                                                                                     ;
; 5:1                ; 27 bits   ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; Yes        ; |DE1_SoC_Computer|real_part[1][6]                                                                                                                                                                                                                                         ;
; 5:1                ; 10 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |DE1_SoC_Computer|offset_addr_x[0][6]                                                                                                                                                                                                                                     ;
; 5:1                ; 27 bits   ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; Yes        ; |DE1_SoC_Computer|real_part[0][0]                                                                                                                                                                                                                                         ;
; 3:1                ; 70 bits   ; 140 LEs       ; 0 LEs                ; 140 LEs                ; Yes        ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[10].insts|zr[10]                                                                                                                                                                                                         ;
; 3:1                ; 70 bits   ; 140 LEs       ; 0 LEs                ; 140 LEs                ; Yes        ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[9].insts|zi[24]                                                                                                                                                                                                          ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_Computer|index[2]                                                                                                                                                                                                                                                ;
; 5:1                ; 31 bits   ; 93 LEs        ; 0 LEs                ; 93 LEs                 ; Yes        ; |DE1_SoC_Computer|max_counter[16]                                                                                                                                                                                                                                         ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[10].insts|color_reg[2]                                                                                                                                                                                                   ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[9].insts|color_reg[2]                                                                                                                                                                                                    ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[10].insts|color_reg[6]                                                                                                                                                                                                   ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[9].insts|color_reg[1]                                                                                                                                                                                                    ;
; 7:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[10].insts|color_reg[3]                                                                                                                                                                                                   ;
; 7:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[9].insts|color_reg[3]                                                                                                                                                                                                    ;
; 28:1               ; 32 bits   ; 576 LEs       ; 576 LEs              ; 0 LEs                  ; No         ; |DE1_SoC_Computer|Mux95                                                                                                                                                                                                                                                   ;
; 3:1                ; 70 bits   ; 140 LEs       ; 0 LEs                ; 140 LEs                ; Yes        ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[27].insts|iterations[4]                                                                                                                                                                                                  ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[27].insts|color_reg[0]                                                                                                                                                                                                   ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[27].insts|color_reg[1]                                                                                                                                                                                                   ;
; 7:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[27].insts|color_reg[3]                                                                                                                                                                                                   ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem                                                                                                                  ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2] ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_cmd_width_adapter|ShiftLeft0                                                                                                  ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_cmd_width_adapter|out_data[73]                                                                                                ;
; 3:1                ; 70 bits   ; 140 LEs       ; 0 LEs                ; 140 LEs                ; Yes        ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[8].insts|iterations[14]                                                                                                                                                                                                  ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[8].insts|color_reg[0]                                                                                                                                                                                                    ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[8].insts|color_reg[1]                                                                                                                                                                                                    ;
; 7:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[8].insts|color_reg[3]                                                                                                                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_sram_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_sram_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[8]                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_router_002:router_002|src_channel[0]                                                                                                   ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|ShiftRight0                                                                                                 ;
; 3:1                ; 70 bits   ; 140 LEs       ; 0 LEs                ; 140 LEs                ; Yes        ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[26].insts|iterations[11]                                                                                                                                                                                                 ;
; 3:1                ; 70 bits   ; 140 LEs       ; 0 LEs                ; 140 LEs                ; Yes        ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[25].insts|zr[26]                                                                                                                                                                                                         ;
; 3:1                ; 70 bits   ; 140 LEs       ; 0 LEs                ; 140 LEs                ; Yes        ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[24].insts|zr[26]                                                                                                                                                                                                         ;
; 3:1                ; 70 bits   ; 140 LEs       ; 0 LEs                ; 140 LEs                ; Yes        ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[23].insts|zi[23]                                                                                                                                                                                                         ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[26].insts|color_reg[2]                                                                                                                                                                                                   ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[25].insts|color_reg[2]                                                                                                                                                                                                   ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[24].insts|color_reg[2]                                                                                                                                                                                                   ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[23].insts|color_reg[0]                                                                                                                                                                                                   ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[26].insts|color_reg[1]                                                                                                                                                                                                   ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[25].insts|color_reg[6]                                                                                                                                                                                                   ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[24].insts|color_reg[1]                                                                                                                                                                                                   ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[23].insts|color_reg[6]                                                                                                                                                                                                   ;
; 7:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[26].insts|color_reg[5]                                                                                                                                                                                                   ;
; 7:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[25].insts|color_reg[4]                                                                                                                                                                                                   ;
; 7:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[24].insts|color_reg[3]                                                                                                                                                                                                   ;
; 7:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[23].insts|color_reg[4]                                                                                                                                                                                                   ;
; 3:1                ; 70 bits   ; 140 LEs       ; 0 LEs                ; 140 LEs                ; Yes        ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[3].insts|zr[9]                                                                                                                                                                                                           ;
; 3:1                ; 70 bits   ; 140 LEs       ; 0 LEs                ; 140 LEs                ; Yes        ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[2].insts|zr[13]                                                                                                                                                                                                          ;
; 3:1                ; 70 bits   ; 140 LEs       ; 0 LEs                ; 140 LEs                ; Yes        ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[1].insts|iterations[13]                                                                                                                                                                                                  ;
; 3:1                ; 70 bits   ; 140 LEs       ; 0 LEs                ; 140 LEs                ; Yes        ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[0].insts|iterations[6]                                                                                                                                                                                                   ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[3].insts|color_reg[0]                                                                                                                                                                                                    ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[2].insts|color_reg[0]                                                                                                                                                                                                    ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[1].insts|color_reg[0]                                                                                                                                                                                                    ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[3].insts|color_reg[1]                                                                                                                                                                                                    ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[2].insts|color_reg[6]                                                                                                                                                                                                    ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[1].insts|color_reg[6]                                                                                                                                                                                                    ;
; 7:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[3].insts|color_reg[5]                                                                                                                                                                                                    ;
; 7:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[2].insts|color_reg[5]                                                                                                                                                                                                    ;
; 7:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[1].insts|color_reg[5]                                                                                                                                                                                                    ;
; 10:1               ; 10 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |DE1_SoC_Computer|vga_driver:VGA1|v_counter[0]                                                                                                                                                                                                                            ;
; 10:1               ; 10 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |DE1_SoC_Computer|vga_driver:VGA1|h_counter[0]                                                                                                                                                                                                                            ;
; 58:1               ; 8 bits    ; 304 LEs       ; 144 LEs              ; 160 LEs                ; Yes        ; |DE1_SoC_Computer|vga_driver:VGA1|blue_reg[6]                                                                                                                                                                                                                             ;
; 3:1                ; 70 bits   ; 140 LEs       ; 0 LEs                ; 140 LEs                ; Yes        ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[14].insts|iterations[9]                                                                                                                                                                                                  ;
; 3:1                ; 70 bits   ; 140 LEs       ; 0 LEs                ; 140 LEs                ; Yes        ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[13].insts|zi[17]                                                                                                                                                                                                         ;
; 3:1                ; 70 bits   ; 140 LEs       ; 0 LEs                ; 140 LEs                ; Yes        ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[12].insts|iterations[5]                                                                                                                                                                                                  ;
; 3:1                ; 70 bits   ; 140 LEs       ; 0 LEs                ; 140 LEs                ; Yes        ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[11].insts|iterations[0]                                                                                                                                                                                                  ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[14].insts|color_reg[2]                                                                                                                                                                                                   ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[13].insts|color_reg[2]                                                                                                                                                                                                   ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[12].insts|color_reg[2]                                                                                                                                                                                                   ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[11].insts|color_reg[0]                                                                                                                                                                                                   ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[0].insts|color_reg[0]                                                                                                                                                                                                    ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[14].insts|color_reg[6]                                                                                                                                                                                                   ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[13].insts|color_reg[1]                                                                                                                                                                                                   ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[12].insts|color_reg[6]                                                                                                                                                                                                   ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[11].insts|color_reg[6]                                                                                                                                                                                                   ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[0].insts|color_reg[6]                                                                                                                                                                                                    ;
; 7:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[14].insts|color_reg[3]                                                                                                                                                                                                   ;
; 7:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[13].insts|color_reg[5]                                                                                                                                                                                                   ;
; 7:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[12].insts|color_reg[3]                                                                                                                                                                                                   ;
; 7:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[11].insts|color_reg[3]                                                                                                                                                                                                   ;
; 7:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[0].insts|color_reg[3]                                                                                                                                                                                                    ;
; 3:1                ; 70 bits   ; 140 LEs       ; 0 LEs                ; 140 LEs                ; Yes        ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[22].insts|iterations[11]                                                                                                                                                                                                 ;
; 3:1                ; 70 bits   ; 140 LEs       ; 0 LEs                ; 140 LEs                ; Yes        ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[21].insts|zr[26]                                                                                                                                                                                                         ;
; 3:1                ; 70 bits   ; 140 LEs       ; 0 LEs                ; 140 LEs                ; Yes        ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[20].insts|zr[26]                                                                                                                                                                                                         ;
; 3:1                ; 70 bits   ; 140 LEs       ; 0 LEs                ; 140 LEs                ; Yes        ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[19].insts|zi[23]                                                                                                                                                                                                         ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[22].insts|color_reg[2]                                                                                                                                                                                                   ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[21].insts|color_reg[2]                                                                                                                                                                                                   ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[20].insts|color_reg[2]                                                                                                                                                                                                   ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[19].insts|color_reg[0]                                                                                                                                                                                                   ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[22].insts|color_reg[1]                                                                                                                                                                                                   ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[21].insts|color_reg[6]                                                                                                                                                                                                   ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[20].insts|color_reg[1]                                                                                                                                                                                                   ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[19].insts|color_reg[6]                                                                                                                                                                                                   ;
; 7:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[22].insts|color_reg[5]                                                                                                                                                                                                   ;
; 7:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[21].insts|color_reg[4]                                                                                                                                                                                                   ;
; 7:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[20].insts|color_reg[3]                                                                                                                                                                                                   ;
; 7:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[19].insts|color_reg[4]                                                                                                                                                                                                   ;
; 3:1                ; 70 bits   ; 140 LEs       ; 0 LEs                ; 140 LEs                ; Yes        ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[18].insts|iterations[11]                                                                                                                                                                                                 ;
; 3:1                ; 70 bits   ; 140 LEs       ; 0 LEs                ; 140 LEs                ; Yes        ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[17].insts|zr[26]                                                                                                                                                                                                         ;
; 3:1                ; 70 bits   ; 140 LEs       ; 0 LEs                ; 140 LEs                ; Yes        ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[16].insts|zr[26]                                                                                                                                                                                                         ;
; 3:1                ; 70 bits   ; 140 LEs       ; 0 LEs                ; 140 LEs                ; Yes        ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[15].insts|zi[23]                                                                                                                                                                                                         ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[18].insts|color_reg[2]                                                                                                                                                                                                   ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[17].insts|color_reg[2]                                                                                                                                                                                                   ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[16].insts|color_reg[2]                                                                                                                                                                                                   ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[15].insts|color_reg[0]                                                                                                                                                                                                   ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[18].insts|color_reg[1]                                                                                                                                                                                                   ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[17].insts|color_reg[6]                                                                                                                                                                                                   ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[16].insts|color_reg[1]                                                                                                                                                                                                   ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[15].insts|color_reg[6]                                                                                                                                                                                                   ;
; 7:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[18].insts|color_reg[5]                                                                                                                                                                                                   ;
; 7:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[17].insts|color_reg[4]                                                                                                                                                                                                   ;
; 7:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[16].insts|color_reg[3]                                                                                                                                                                                                   ;
; 7:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[15].insts|color_reg[4]                                                                                                                                                                                                   ;
; 3:1                ; 70 bits   ; 140 LEs       ; 0 LEs                ; 140 LEs                ; Yes        ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[7].insts|iterations[11]                                                                                                                                                                                                  ;
; 3:1                ; 70 bits   ; 140 LEs       ; 0 LEs                ; 140 LEs                ; Yes        ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[6].insts|zr[26]                                                                                                                                                                                                          ;
; 3:1                ; 70 bits   ; 140 LEs       ; 0 LEs                ; 140 LEs                ; Yes        ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[5].insts|zr[26]                                                                                                                                                                                                          ;
; 3:1                ; 70 bits   ; 140 LEs       ; 0 LEs                ; 140 LEs                ; Yes        ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[4].insts|zi[23]                                                                                                                                                                                                          ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[7].insts|color_reg[2]                                                                                                                                                                                                    ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[6].insts|color_reg[2]                                                                                                                                                                                                    ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[5].insts|color_reg[2]                                                                                                                                                                                                    ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[4].insts|color_reg[0]                                                                                                                                                                                                    ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[7].insts|color_reg[1]                                                                                                                                                                                                    ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[6].insts|color_reg[6]                                                                                                                                                                                                    ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[5].insts|color_reg[1]                                                                                                                                                                                                    ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[4].insts|color_reg[6]                                                                                                                                                                                                    ;
; 7:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[7].insts|color_reg[5]                                                                                                                                                                                                    ;
; 7:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[6].insts|color_reg[4]                                                                                                                                                                                                    ;
; 7:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[5].insts|color_reg[3]                                                                                                                                                                                                    ;
; 7:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_Computer|mandelbrot_iterate:gen_solvers[4].insts|color_reg[4]                                                                                                                                                                                                    ;
; 4:1                ; 36 bits   ; 72 LEs        ; 72 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[21]                 ;
; 4:1                ; 22 bits   ; 44 LEs        ; 0 LEs                ; 44 LEs                 ; Yes        ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[14]                                      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[7]              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_cmd_width_adapter|int_output_sel[1]                                                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|Selector1                                                                                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|Selector14                                                                                                   ;
; 9:1                ; 32 bits   ; 192 LEs       ; 64 LEs               ; 128 LEs                ; Yes        ; |DE1_SoC_Computer|sram_writedata[28]                                                                                                                                                                                                                                      ;
; 19:1               ; 2 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |DE1_SoC_Computer|sram_address[1]                                                                                                                                                                                                                                         ;
; 19:1               ; 2 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |DE1_SoC_Computer|sram_address[3]                                                                                                                                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll ;
+---------------------------------------+-----------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value                 ; From ; To                                                                                                                                                   ;
+---------------------------------------+-----------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; IP_TOOL_NAME                          ; altera_mem_if_hps_pll ; -    ; -                                                                                                                                                    ;
; IP_TOOL_VERSION                       ; 18.1                  ; -    ; -                                                                                                                                                    ;
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100                   ; -    ; -                                                                                                                                                    ;
; ALLOW_SYNCH_CTRL_USAGE                ; OFF                   ; -    ; -                                                                                                                                                    ;
; AUTO_CLOCK_ENABLE_RECOGNITION         ; OFF                   ; -    ; -                                                                                                                                                    ;
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF                   ; -    ; -                                                                                                                                                    ;
+---------------------------------------+-----------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0 ;
+---------------------------------------+----------------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value                            ; From ; To                                                                                                                                      ;
+---------------------------------------+----------------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; IP_TOOL_NAME                          ; altera_mem_if_ddr3_hard_phy_core ; -    ; -                                                                                                                                       ;
; IP_TOOL_VERSION                       ; 18.1                             ; -    ; -                                                                                                                                       ;
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100                              ; -    ; -                                                                                                                                       ;
+---------------------------------------+----------------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad ;
+-------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                                                                                                                                                                                                                                             ;
+-------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                                                                                                                                                                                                                                                                                                  ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                                                                                                                                                                                                                                                                                                  ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated ;
+-----------------------------+---------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------+---------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                                                                                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------+---------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE             ; 12010 ; -    ; -                                                                                                                                                                                                                                                                                                                                                                   ;
; MESSAGE_DISABLE             ; 12161 ; -    ; -                                                                                                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE             ; 12010 ; -    ; -                                                                                                                                                                                                                                                                                                                                                                   ;
; MESSAGE_DISABLE             ; 12161 ; -    ; -                                                                                                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE             ; 12010 ; -    ; -                                                                                                                                                                                                                                                                                                                                                                   ;
; MESSAGE_DISABLE             ; 12161 ; -    ; -                                                                                                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE             ; 12010 ; -    ; -                                                                                                                                                                                                                                                                                                                                                                   ;
; MESSAGE_DISABLE             ; 12161 ; -    ; -                                                                                                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0 ;
+---------------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                                                                                                                                      ;
+---------------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100   ; -    ; -                                                                                                                                                                                                       ;
+---------------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct ;
+---------------------------------------+-------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value             ; From ; To                                                                                                                                                                    ;
+---------------------------------------+-------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; IP_TOOL_NAME                          ; altera_mem_if_oct ; -    ; -                                                                                                                                                                     ;
; IP_TOOL_VERSION                       ; 18.1              ; -    ; -                                                                                                                                                                     ;
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100               ; -    ; -                                                                                                                                                                     ;
; ALLOW_SYNCH_CTRL_USAGE                ; OFF               ; -    ; -                                                                                                                                                                     ;
; AUTO_CLOCK_ENABLE_RECOGNITION         ; OFF               ; -    ; -                                                                                                                                                                     ;
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF               ; -    ; -                                                                                                                                                                     ;
+---------------------------------------+-------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll ;
+---------------------------------------+-------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value             ; From ; To                                                                                                                                                                    ;
+---------------------------------------+-------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; IP_TOOL_NAME                          ; altera_mem_if_dll ; -    ; -                                                                                                                                                                     ;
; IP_TOOL_VERSION                       ; 18.1              ; -    ; -                                                                                                                                                                     ;
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100               ; -    ; -                                                                                                                                                                     ;
; ALLOW_SYNCH_CTRL_USAGE                ; OFF               ; -    ; -                                                                                                                                                                     ;
; AUTO_CLOCK_ENABLE_RECOGNITION         ; OFF               ; -    ; -                                                                                                                                                                     ;
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF               ; -    ; -                                                                                                                                                                     ;
+---------------------------------------+-------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Computer_System:The_System|Computer_System_Onchip_SRAM:onchip_sram|altsyncram:the_altsyncram|altsyncram_1k52:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                         ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                        ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                      ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_demux:cmd_demux_001 ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                             ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                            ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                          ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                         ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                        ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                      ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Source assignments for Computer_System:The_System|altera_reset_controller:rst_controller ;
+-------------------+-------+------+-------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                    ;
+-------------------+-------+------+-------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4]                ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3]                ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2]                ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                ;
+-------------------+-------+------+-------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Computer_System:The_System|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                               ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                           ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                           ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Computer_System:The_System|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                   ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                               ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for Computer_System:The_System|altera_reset_controller:rst_controller_001 ;
+-------------------+-------+------+-----------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                        ;
+-------------------+-------+------+-----------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4]                    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3]                    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2]                    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                    ;
+-------------------+-------+------+-----------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Computer_System:The_System|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                   ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                               ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Computer_System:The_System|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                       ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                   ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Computer_System:The_System|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                   ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                               ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Computer_System:The_System|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                       ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                   ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for M10K:gen_solvers[27].M1|altsyncram:mem_rtl_0|altsyncram_fpk1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------+
; Assignment                      ; Value              ; From ; To                                   ;
+---------------------------------+--------------------+------+--------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                    ;
+---------------------------------+--------------------+------+--------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for M10K:gen_solvers[26].M1|altsyncram:mem_rtl_0|altsyncram_fpk1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------+
; Assignment                      ; Value              ; From ; To                                   ;
+---------------------------------+--------------------+------+--------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                    ;
+---------------------------------+--------------------+------+--------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for M10K:gen_solvers[25].M1|altsyncram:mem_rtl_0|altsyncram_fpk1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------+
; Assignment                      ; Value              ; From ; To                                   ;
+---------------------------------+--------------------+------+--------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                    ;
+---------------------------------+--------------------+------+--------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for M10K:gen_solvers[24].M1|altsyncram:mem_rtl_0|altsyncram_fpk1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------+
; Assignment                      ; Value              ; From ; To                                   ;
+---------------------------------+--------------------+------+--------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                    ;
+---------------------------------+--------------------+------+--------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for M10K:gen_solvers[23].M1|altsyncram:mem_rtl_0|altsyncram_fpk1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------+
; Assignment                      ; Value              ; From ; To                                   ;
+---------------------------------+--------------------+------+--------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                    ;
+---------------------------------+--------------------+------+--------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for M10K:gen_solvers[22].M1|altsyncram:mem_rtl_0|altsyncram_fpk1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------+
; Assignment                      ; Value              ; From ; To                                   ;
+---------------------------------+--------------------+------+--------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                    ;
+---------------------------------+--------------------+------+--------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for M10K:gen_solvers[21].M1|altsyncram:mem_rtl_0|altsyncram_fpk1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------+
; Assignment                      ; Value              ; From ; To                                   ;
+---------------------------------+--------------------+------+--------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                    ;
+---------------------------------+--------------------+------+--------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for M10K:gen_solvers[20].M1|altsyncram:mem_rtl_0|altsyncram_fpk1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------+
; Assignment                      ; Value              ; From ; To                                   ;
+---------------------------------+--------------------+------+--------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                    ;
+---------------------------------+--------------------+------+--------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for M10K:gen_solvers[19].M1|altsyncram:mem_rtl_0|altsyncram_fpk1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------+
; Assignment                      ; Value              ; From ; To                                   ;
+---------------------------------+--------------------+------+--------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                    ;
+---------------------------------+--------------------+------+--------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for M10K:gen_solvers[18].M1|altsyncram:mem_rtl_0|altsyncram_fpk1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------+
; Assignment                      ; Value              ; From ; To                                   ;
+---------------------------------+--------------------+------+--------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                    ;
+---------------------------------+--------------------+------+--------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for M10K:gen_solvers[17].M1|altsyncram:mem_rtl_0|altsyncram_fpk1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------+
; Assignment                      ; Value              ; From ; To                                   ;
+---------------------------------+--------------------+------+--------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                    ;
+---------------------------------+--------------------+------+--------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for M10K:gen_solvers[16].M1|altsyncram:mem_rtl_0|altsyncram_fpk1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------+
; Assignment                      ; Value              ; From ; To                                   ;
+---------------------------------+--------------------+------+--------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                    ;
+---------------------------------+--------------------+------+--------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for M10K:gen_solvers[15].M1|altsyncram:mem_rtl_0|altsyncram_fpk1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------+
; Assignment                      ; Value              ; From ; To                                   ;
+---------------------------------+--------------------+------+--------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                    ;
+---------------------------------+--------------------+------+--------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for M10K:gen_solvers[14].M1|altsyncram:mem_rtl_0|altsyncram_fpk1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------+
; Assignment                      ; Value              ; From ; To                                   ;
+---------------------------------+--------------------+------+--------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                    ;
+---------------------------------+--------------------+------+--------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for M10K:gen_solvers[13].M1|altsyncram:mem_rtl_0|altsyncram_fpk1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------+
; Assignment                      ; Value              ; From ; To                                   ;
+---------------------------------+--------------------+------+--------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                    ;
+---------------------------------+--------------------+------+--------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for M10K:gen_solvers[12].M1|altsyncram:mem_rtl_0|altsyncram_fpk1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------+
; Assignment                      ; Value              ; From ; To                                   ;
+---------------------------------+--------------------+------+--------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                    ;
+---------------------------------+--------------------+------+--------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for M10K:gen_solvers[11].M1|altsyncram:mem_rtl_0|altsyncram_fpk1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------+
; Assignment                      ; Value              ; From ; To                                   ;
+---------------------------------+--------------------+------+--------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                    ;
+---------------------------------+--------------------+------+--------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for M10K:gen_solvers[10].M1|altsyncram:mem_rtl_0|altsyncram_fpk1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------+
; Assignment                      ; Value              ; From ; To                                   ;
+---------------------------------+--------------------+------+--------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                    ;
+---------------------------------+--------------------+------+--------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for M10K:gen_solvers[9].M1|altsyncram:mem_rtl_0|altsyncram_fpk1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------+
; Assignment                      ; Value              ; From ; To                                  ;
+---------------------------------+--------------------+------+-------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                   ;
+---------------------------------+--------------------+------+-------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for M10K:gen_solvers[8].M1|altsyncram:mem_rtl_0|altsyncram_fpk1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------+
; Assignment                      ; Value              ; From ; To                                  ;
+---------------------------------+--------------------+------+-------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                   ;
+---------------------------------+--------------------+------+-------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for M10K:gen_solvers[7].M1|altsyncram:mem_rtl_0|altsyncram_fpk1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------+
; Assignment                      ; Value              ; From ; To                                  ;
+---------------------------------+--------------------+------+-------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                   ;
+---------------------------------+--------------------+------+-------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for M10K:gen_solvers[6].M1|altsyncram:mem_rtl_0|altsyncram_fpk1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------+
; Assignment                      ; Value              ; From ; To                                  ;
+---------------------------------+--------------------+------+-------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                   ;
+---------------------------------+--------------------+------+-------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for M10K:gen_solvers[5].M1|altsyncram:mem_rtl_0|altsyncram_fpk1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------+
; Assignment                      ; Value              ; From ; To                                  ;
+---------------------------------+--------------------+------+-------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                   ;
+---------------------------------+--------------------+------+-------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for M10K:gen_solvers[4].M1|altsyncram:mem_rtl_0|altsyncram_fpk1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------+
; Assignment                      ; Value              ; From ; To                                  ;
+---------------------------------+--------------------+------+-------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                   ;
+---------------------------------+--------------------+------+-------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for M10K:gen_solvers[3].M1|altsyncram:mem_rtl_0|altsyncram_fpk1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------+
; Assignment                      ; Value              ; From ; To                                  ;
+---------------------------------+--------------------+------+-------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                   ;
+---------------------------------+--------------------+------+-------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for M10K:gen_solvers[2].M1|altsyncram:mem_rtl_0|altsyncram_fpk1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------+
; Assignment                      ; Value              ; From ; To                                  ;
+---------------------------------+--------------------+------+-------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                   ;
+---------------------------------+--------------------+------+-------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for M10K:gen_solvers[1].M1|altsyncram:mem_rtl_0|altsyncram_fpk1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------+
; Assignment                      ; Value              ; From ; To                                  ;
+---------------------------------+--------------------+------+-------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                   ;
+---------------------------------+--------------------+------+-------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for M10K:gen_solvers[0].M1|altsyncram:mem_rtl_0|altsyncram_fpk1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------+
; Assignment                      ; Value              ; From ; To                                  ;
+---------------------------------+--------------------+------+-------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                   ;
+---------------------------------+--------------------+------+-------------------------------------+


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |DE1_SoC_Computer ;
+----------------+-----------------------------+-----------------------------------+
; Parameter Name ; Value                       ; Type                              ;
+----------------+-----------------------------+-----------------------------------+
; SCREEN_WIDTH   ; 640                         ; Signed Integer                    ;
; SCREEN_HEIGHT  ; 480                         ; Signed Integer                    ;
; NUM_MODULES    ; 28                          ; Signed Integer                    ;
; MEM_SIZE       ; 12000                       ; Signed Integer                    ;
; ADDR_WIDTH     ; 15                          ; Signed Integer                    ;
; BLOCK_ROW      ; 92                          ; Signed Integer                    ;
; BLOCK_COL      ; 120                         ; Signed Integer                    ;
; SOLVER_ROW     ; 000000000000000000000000111 ; Unsigned Binary                   ;
; SOLVER_COL     ; 000000000000000000000000100 ; Unsigned Binary                   ;
; LEFT_X_MIN     ; 111011010100011110101110001 ; Unsigned Binary                   ;
; LEFT_X_MAX     ; 111100101011100001010010000 ; Unsigned Binary                   ;
; LEFT_Y_MIN     ; 111111010100011110101110001 ; Unsigned Binary                   ;
; LEFT_Y_MAX     ; 000000101011100001010001111 ; Unsigned Binary                   ;
; RIGHT_X_MIN    ; 111110000000000000000000000 ; Unsigned Binary                   ;
; RIGHT_X_MAX    ; 000001000000000000000000000 ; Unsigned Binary                   ;
; RIGHT_Y_MIN    ; 111110000000000000000000000 ; Unsigned Binary                   ;
; RIGHT_Y_MAX    ; 000010000000000000000000000 ; Unsigned Binary                   ;
+----------------+-----------------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mandelbrot_iterate:gen_solvers[0].insts ;
+----------------+-----------------------------+---------------------------------------+
; Parameter Name ; Value                       ; Type                                  ;
+----------------+-----------------------------+---------------------------------------+
; LEFT_X_MIN     ; 111011010100011110101110001 ; Unsigned Binary                       ;
; LEFT_X_MAX     ; 111100101011100001010010000 ; Unsigned Binary                       ;
; LEFT_Y_MIN     ; 111111010100011110101110001 ; Unsigned Binary                       ;
; LEFT_Y_MAX     ; 000000101011100001010001111 ; Unsigned Binary                       ;
; RIGHT_X_MIN    ; 111110000000000000000000000 ; Unsigned Binary                       ;
; RIGHT_X_MAX    ; 000001000000000000000000000 ; Unsigned Binary                       ;
; RIGHT_Y_MIN    ; 111110000000000000000000000 ; Unsigned Binary                       ;
; RIGHT_Y_MAX    ; 000010000000000000000000000 ; Unsigned Binary                       ;
+----------------+-----------------------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mandelbrot_iterate:gen_solvers[1].insts ;
+----------------+-----------------------------+---------------------------------------+
; Parameter Name ; Value                       ; Type                                  ;
+----------------+-----------------------------+---------------------------------------+
; LEFT_X_MIN     ; 111011010100011110101110001 ; Unsigned Binary                       ;
; LEFT_X_MAX     ; 111100101011100001010010000 ; Unsigned Binary                       ;
; LEFT_Y_MIN     ; 111111010100011110101110001 ; Unsigned Binary                       ;
; LEFT_Y_MAX     ; 000000101011100001010001111 ; Unsigned Binary                       ;
; RIGHT_X_MIN    ; 111110000000000000000000000 ; Unsigned Binary                       ;
; RIGHT_X_MAX    ; 000001000000000000000000000 ; Unsigned Binary                       ;
; RIGHT_Y_MIN    ; 111110000000000000000000000 ; Unsigned Binary                       ;
; RIGHT_Y_MAX    ; 000010000000000000000000000 ; Unsigned Binary                       ;
+----------------+-----------------------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mandelbrot_iterate:gen_solvers[2].insts ;
+----------------+-----------------------------+---------------------------------------+
; Parameter Name ; Value                       ; Type                                  ;
+----------------+-----------------------------+---------------------------------------+
; LEFT_X_MIN     ; 111011010100011110101110001 ; Unsigned Binary                       ;
; LEFT_X_MAX     ; 111100101011100001010010000 ; Unsigned Binary                       ;
; LEFT_Y_MIN     ; 111111010100011110101110001 ; Unsigned Binary                       ;
; LEFT_Y_MAX     ; 000000101011100001010001111 ; Unsigned Binary                       ;
; RIGHT_X_MIN    ; 111110000000000000000000000 ; Unsigned Binary                       ;
; RIGHT_X_MAX    ; 000001000000000000000000000 ; Unsigned Binary                       ;
; RIGHT_Y_MIN    ; 111110000000000000000000000 ; Unsigned Binary                       ;
; RIGHT_Y_MAX    ; 000010000000000000000000000 ; Unsigned Binary                       ;
+----------------+-----------------------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mandelbrot_iterate:gen_solvers[3].insts ;
+----------------+-----------------------------+---------------------------------------+
; Parameter Name ; Value                       ; Type                                  ;
+----------------+-----------------------------+---------------------------------------+
; LEFT_X_MIN     ; 111011010100011110101110001 ; Unsigned Binary                       ;
; LEFT_X_MAX     ; 111100101011100001010010000 ; Unsigned Binary                       ;
; LEFT_Y_MIN     ; 111111010100011110101110001 ; Unsigned Binary                       ;
; LEFT_Y_MAX     ; 000000101011100001010001111 ; Unsigned Binary                       ;
; RIGHT_X_MIN    ; 111110000000000000000000000 ; Unsigned Binary                       ;
; RIGHT_X_MAX    ; 000001000000000000000000000 ; Unsigned Binary                       ;
; RIGHT_Y_MIN    ; 111110000000000000000000000 ; Unsigned Binary                       ;
; RIGHT_Y_MAX    ; 000010000000000000000000000 ; Unsigned Binary                       ;
+----------------+-----------------------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mandelbrot_iterate:gen_solvers[4].insts ;
+----------------+-----------------------------+---------------------------------------+
; Parameter Name ; Value                       ; Type                                  ;
+----------------+-----------------------------+---------------------------------------+
; LEFT_X_MIN     ; 111011010100011110101110001 ; Unsigned Binary                       ;
; LEFT_X_MAX     ; 111100101011100001010010000 ; Unsigned Binary                       ;
; LEFT_Y_MIN     ; 111111010100011110101110001 ; Unsigned Binary                       ;
; LEFT_Y_MAX     ; 000000101011100001010001111 ; Unsigned Binary                       ;
; RIGHT_X_MIN    ; 111110000000000000000000000 ; Unsigned Binary                       ;
; RIGHT_X_MAX    ; 000001000000000000000000000 ; Unsigned Binary                       ;
; RIGHT_Y_MIN    ; 111110000000000000000000000 ; Unsigned Binary                       ;
; RIGHT_Y_MAX    ; 000010000000000000000000000 ; Unsigned Binary                       ;
+----------------+-----------------------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mandelbrot_iterate:gen_solvers[5].insts ;
+----------------+-----------------------------+---------------------------------------+
; Parameter Name ; Value                       ; Type                                  ;
+----------------+-----------------------------+---------------------------------------+
; LEFT_X_MIN     ; 111011010100011110101110001 ; Unsigned Binary                       ;
; LEFT_X_MAX     ; 111100101011100001010010000 ; Unsigned Binary                       ;
; LEFT_Y_MIN     ; 111111010100011110101110001 ; Unsigned Binary                       ;
; LEFT_Y_MAX     ; 000000101011100001010001111 ; Unsigned Binary                       ;
; RIGHT_X_MIN    ; 111110000000000000000000000 ; Unsigned Binary                       ;
; RIGHT_X_MAX    ; 000001000000000000000000000 ; Unsigned Binary                       ;
; RIGHT_Y_MIN    ; 111110000000000000000000000 ; Unsigned Binary                       ;
; RIGHT_Y_MAX    ; 000010000000000000000000000 ; Unsigned Binary                       ;
+----------------+-----------------------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mandelbrot_iterate:gen_solvers[6].insts ;
+----------------+-----------------------------+---------------------------------------+
; Parameter Name ; Value                       ; Type                                  ;
+----------------+-----------------------------+---------------------------------------+
; LEFT_X_MIN     ; 111011010100011110101110001 ; Unsigned Binary                       ;
; LEFT_X_MAX     ; 111100101011100001010010000 ; Unsigned Binary                       ;
; LEFT_Y_MIN     ; 111111010100011110101110001 ; Unsigned Binary                       ;
; LEFT_Y_MAX     ; 000000101011100001010001111 ; Unsigned Binary                       ;
; RIGHT_X_MIN    ; 111110000000000000000000000 ; Unsigned Binary                       ;
; RIGHT_X_MAX    ; 000001000000000000000000000 ; Unsigned Binary                       ;
; RIGHT_Y_MIN    ; 111110000000000000000000000 ; Unsigned Binary                       ;
; RIGHT_Y_MAX    ; 000010000000000000000000000 ; Unsigned Binary                       ;
+----------------+-----------------------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mandelbrot_iterate:gen_solvers[7].insts ;
+----------------+-----------------------------+---------------------------------------+
; Parameter Name ; Value                       ; Type                                  ;
+----------------+-----------------------------+---------------------------------------+
; LEFT_X_MIN     ; 111011010100011110101110001 ; Unsigned Binary                       ;
; LEFT_X_MAX     ; 111100101011100001010010000 ; Unsigned Binary                       ;
; LEFT_Y_MIN     ; 111111010100011110101110001 ; Unsigned Binary                       ;
; LEFT_Y_MAX     ; 000000101011100001010001111 ; Unsigned Binary                       ;
; RIGHT_X_MIN    ; 111110000000000000000000000 ; Unsigned Binary                       ;
; RIGHT_X_MAX    ; 000001000000000000000000000 ; Unsigned Binary                       ;
; RIGHT_Y_MIN    ; 111110000000000000000000000 ; Unsigned Binary                       ;
; RIGHT_Y_MAX    ; 000010000000000000000000000 ; Unsigned Binary                       ;
+----------------+-----------------------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mandelbrot_iterate:gen_solvers[8].insts ;
+----------------+-----------------------------+---------------------------------------+
; Parameter Name ; Value                       ; Type                                  ;
+----------------+-----------------------------+---------------------------------------+
; LEFT_X_MIN     ; 111011010100011110101110001 ; Unsigned Binary                       ;
; LEFT_X_MAX     ; 111100101011100001010010000 ; Unsigned Binary                       ;
; LEFT_Y_MIN     ; 111111010100011110101110001 ; Unsigned Binary                       ;
; LEFT_Y_MAX     ; 000000101011100001010001111 ; Unsigned Binary                       ;
; RIGHT_X_MIN    ; 111110000000000000000000000 ; Unsigned Binary                       ;
; RIGHT_X_MAX    ; 000001000000000000000000000 ; Unsigned Binary                       ;
; RIGHT_Y_MIN    ; 111110000000000000000000000 ; Unsigned Binary                       ;
; RIGHT_Y_MAX    ; 000010000000000000000000000 ; Unsigned Binary                       ;
+----------------+-----------------------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mandelbrot_iterate:gen_solvers[9].insts ;
+----------------+-----------------------------+---------------------------------------+
; Parameter Name ; Value                       ; Type                                  ;
+----------------+-----------------------------+---------------------------------------+
; LEFT_X_MIN     ; 111011010100011110101110001 ; Unsigned Binary                       ;
; LEFT_X_MAX     ; 111100101011100001010010000 ; Unsigned Binary                       ;
; LEFT_Y_MIN     ; 111111010100011110101110001 ; Unsigned Binary                       ;
; LEFT_Y_MAX     ; 000000101011100001010001111 ; Unsigned Binary                       ;
; RIGHT_X_MIN    ; 111110000000000000000000000 ; Unsigned Binary                       ;
; RIGHT_X_MAX    ; 000001000000000000000000000 ; Unsigned Binary                       ;
; RIGHT_Y_MIN    ; 111110000000000000000000000 ; Unsigned Binary                       ;
; RIGHT_Y_MAX    ; 000010000000000000000000000 ; Unsigned Binary                       ;
+----------------+-----------------------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mandelbrot_iterate:gen_solvers[10].insts ;
+----------------+-----------------------------+----------------------------------------+
; Parameter Name ; Value                       ; Type                                   ;
+----------------+-----------------------------+----------------------------------------+
; LEFT_X_MIN     ; 111011010100011110101110001 ; Unsigned Binary                        ;
; LEFT_X_MAX     ; 111100101011100001010010000 ; Unsigned Binary                        ;
; LEFT_Y_MIN     ; 111111010100011110101110001 ; Unsigned Binary                        ;
; LEFT_Y_MAX     ; 000000101011100001010001111 ; Unsigned Binary                        ;
; RIGHT_X_MIN    ; 111110000000000000000000000 ; Unsigned Binary                        ;
; RIGHT_X_MAX    ; 000001000000000000000000000 ; Unsigned Binary                        ;
; RIGHT_Y_MIN    ; 111110000000000000000000000 ; Unsigned Binary                        ;
; RIGHT_Y_MAX    ; 000010000000000000000000000 ; Unsigned Binary                        ;
+----------------+-----------------------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mandelbrot_iterate:gen_solvers[11].insts ;
+----------------+-----------------------------+----------------------------------------+
; Parameter Name ; Value                       ; Type                                   ;
+----------------+-----------------------------+----------------------------------------+
; LEFT_X_MIN     ; 111011010100011110101110001 ; Unsigned Binary                        ;
; LEFT_X_MAX     ; 111100101011100001010010000 ; Unsigned Binary                        ;
; LEFT_Y_MIN     ; 111111010100011110101110001 ; Unsigned Binary                        ;
; LEFT_Y_MAX     ; 000000101011100001010001111 ; Unsigned Binary                        ;
; RIGHT_X_MIN    ; 111110000000000000000000000 ; Unsigned Binary                        ;
; RIGHT_X_MAX    ; 000001000000000000000000000 ; Unsigned Binary                        ;
; RIGHT_Y_MIN    ; 111110000000000000000000000 ; Unsigned Binary                        ;
; RIGHT_Y_MAX    ; 000010000000000000000000000 ; Unsigned Binary                        ;
+----------------+-----------------------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mandelbrot_iterate:gen_solvers[12].insts ;
+----------------+-----------------------------+----------------------------------------+
; Parameter Name ; Value                       ; Type                                   ;
+----------------+-----------------------------+----------------------------------------+
; LEFT_X_MIN     ; 111011010100011110101110001 ; Unsigned Binary                        ;
; LEFT_X_MAX     ; 111100101011100001010010000 ; Unsigned Binary                        ;
; LEFT_Y_MIN     ; 111111010100011110101110001 ; Unsigned Binary                        ;
; LEFT_Y_MAX     ; 000000101011100001010001111 ; Unsigned Binary                        ;
; RIGHT_X_MIN    ; 111110000000000000000000000 ; Unsigned Binary                        ;
; RIGHT_X_MAX    ; 000001000000000000000000000 ; Unsigned Binary                        ;
; RIGHT_Y_MIN    ; 111110000000000000000000000 ; Unsigned Binary                        ;
; RIGHT_Y_MAX    ; 000010000000000000000000000 ; Unsigned Binary                        ;
+----------------+-----------------------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mandelbrot_iterate:gen_solvers[13].insts ;
+----------------+-----------------------------+----------------------------------------+
; Parameter Name ; Value                       ; Type                                   ;
+----------------+-----------------------------+----------------------------------------+
; LEFT_X_MIN     ; 111011010100011110101110001 ; Unsigned Binary                        ;
; LEFT_X_MAX     ; 111100101011100001010010000 ; Unsigned Binary                        ;
; LEFT_Y_MIN     ; 111111010100011110101110001 ; Unsigned Binary                        ;
; LEFT_Y_MAX     ; 000000101011100001010001111 ; Unsigned Binary                        ;
; RIGHT_X_MIN    ; 111110000000000000000000000 ; Unsigned Binary                        ;
; RIGHT_X_MAX    ; 000001000000000000000000000 ; Unsigned Binary                        ;
; RIGHT_Y_MIN    ; 111110000000000000000000000 ; Unsigned Binary                        ;
; RIGHT_Y_MAX    ; 000010000000000000000000000 ; Unsigned Binary                        ;
+----------------+-----------------------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mandelbrot_iterate:gen_solvers[14].insts ;
+----------------+-----------------------------+----------------------------------------+
; Parameter Name ; Value                       ; Type                                   ;
+----------------+-----------------------------+----------------------------------------+
; LEFT_X_MIN     ; 111011010100011110101110001 ; Unsigned Binary                        ;
; LEFT_X_MAX     ; 111100101011100001010010000 ; Unsigned Binary                        ;
; LEFT_Y_MIN     ; 111111010100011110101110001 ; Unsigned Binary                        ;
; LEFT_Y_MAX     ; 000000101011100001010001111 ; Unsigned Binary                        ;
; RIGHT_X_MIN    ; 111110000000000000000000000 ; Unsigned Binary                        ;
; RIGHT_X_MAX    ; 000001000000000000000000000 ; Unsigned Binary                        ;
; RIGHT_Y_MIN    ; 111110000000000000000000000 ; Unsigned Binary                        ;
; RIGHT_Y_MAX    ; 000010000000000000000000000 ; Unsigned Binary                        ;
+----------------+-----------------------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mandelbrot_iterate:gen_solvers[15].insts ;
+----------------+-----------------------------+----------------------------------------+
; Parameter Name ; Value                       ; Type                                   ;
+----------------+-----------------------------+----------------------------------------+
; LEFT_X_MIN     ; 111011010100011110101110001 ; Unsigned Binary                        ;
; LEFT_X_MAX     ; 111100101011100001010010000 ; Unsigned Binary                        ;
; LEFT_Y_MIN     ; 111111010100011110101110001 ; Unsigned Binary                        ;
; LEFT_Y_MAX     ; 000000101011100001010001111 ; Unsigned Binary                        ;
; RIGHT_X_MIN    ; 111110000000000000000000000 ; Unsigned Binary                        ;
; RIGHT_X_MAX    ; 000001000000000000000000000 ; Unsigned Binary                        ;
; RIGHT_Y_MIN    ; 111110000000000000000000000 ; Unsigned Binary                        ;
; RIGHT_Y_MAX    ; 000010000000000000000000000 ; Unsigned Binary                        ;
+----------------+-----------------------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mandelbrot_iterate:gen_solvers[16].insts ;
+----------------+-----------------------------+----------------------------------------+
; Parameter Name ; Value                       ; Type                                   ;
+----------------+-----------------------------+----------------------------------------+
; LEFT_X_MIN     ; 111011010100011110101110001 ; Unsigned Binary                        ;
; LEFT_X_MAX     ; 111100101011100001010010000 ; Unsigned Binary                        ;
; LEFT_Y_MIN     ; 111111010100011110101110001 ; Unsigned Binary                        ;
; LEFT_Y_MAX     ; 000000101011100001010001111 ; Unsigned Binary                        ;
; RIGHT_X_MIN    ; 111110000000000000000000000 ; Unsigned Binary                        ;
; RIGHT_X_MAX    ; 000001000000000000000000000 ; Unsigned Binary                        ;
; RIGHT_Y_MIN    ; 111110000000000000000000000 ; Unsigned Binary                        ;
; RIGHT_Y_MAX    ; 000010000000000000000000000 ; Unsigned Binary                        ;
+----------------+-----------------------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mandelbrot_iterate:gen_solvers[17].insts ;
+----------------+-----------------------------+----------------------------------------+
; Parameter Name ; Value                       ; Type                                   ;
+----------------+-----------------------------+----------------------------------------+
; LEFT_X_MIN     ; 111011010100011110101110001 ; Unsigned Binary                        ;
; LEFT_X_MAX     ; 111100101011100001010010000 ; Unsigned Binary                        ;
; LEFT_Y_MIN     ; 111111010100011110101110001 ; Unsigned Binary                        ;
; LEFT_Y_MAX     ; 000000101011100001010001111 ; Unsigned Binary                        ;
; RIGHT_X_MIN    ; 111110000000000000000000000 ; Unsigned Binary                        ;
; RIGHT_X_MAX    ; 000001000000000000000000000 ; Unsigned Binary                        ;
; RIGHT_Y_MIN    ; 111110000000000000000000000 ; Unsigned Binary                        ;
; RIGHT_Y_MAX    ; 000010000000000000000000000 ; Unsigned Binary                        ;
+----------------+-----------------------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mandelbrot_iterate:gen_solvers[18].insts ;
+----------------+-----------------------------+----------------------------------------+
; Parameter Name ; Value                       ; Type                                   ;
+----------------+-----------------------------+----------------------------------------+
; LEFT_X_MIN     ; 111011010100011110101110001 ; Unsigned Binary                        ;
; LEFT_X_MAX     ; 111100101011100001010010000 ; Unsigned Binary                        ;
; LEFT_Y_MIN     ; 111111010100011110101110001 ; Unsigned Binary                        ;
; LEFT_Y_MAX     ; 000000101011100001010001111 ; Unsigned Binary                        ;
; RIGHT_X_MIN    ; 111110000000000000000000000 ; Unsigned Binary                        ;
; RIGHT_X_MAX    ; 000001000000000000000000000 ; Unsigned Binary                        ;
; RIGHT_Y_MIN    ; 111110000000000000000000000 ; Unsigned Binary                        ;
; RIGHT_Y_MAX    ; 000010000000000000000000000 ; Unsigned Binary                        ;
+----------------+-----------------------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mandelbrot_iterate:gen_solvers[19].insts ;
+----------------+-----------------------------+----------------------------------------+
; Parameter Name ; Value                       ; Type                                   ;
+----------------+-----------------------------+----------------------------------------+
; LEFT_X_MIN     ; 111011010100011110101110001 ; Unsigned Binary                        ;
; LEFT_X_MAX     ; 111100101011100001010010000 ; Unsigned Binary                        ;
; LEFT_Y_MIN     ; 111111010100011110101110001 ; Unsigned Binary                        ;
; LEFT_Y_MAX     ; 000000101011100001010001111 ; Unsigned Binary                        ;
; RIGHT_X_MIN    ; 111110000000000000000000000 ; Unsigned Binary                        ;
; RIGHT_X_MAX    ; 000001000000000000000000000 ; Unsigned Binary                        ;
; RIGHT_Y_MIN    ; 111110000000000000000000000 ; Unsigned Binary                        ;
; RIGHT_Y_MAX    ; 000010000000000000000000000 ; Unsigned Binary                        ;
+----------------+-----------------------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mandelbrot_iterate:gen_solvers[20].insts ;
+----------------+-----------------------------+----------------------------------------+
; Parameter Name ; Value                       ; Type                                   ;
+----------------+-----------------------------+----------------------------------------+
; LEFT_X_MIN     ; 111011010100011110101110001 ; Unsigned Binary                        ;
; LEFT_X_MAX     ; 111100101011100001010010000 ; Unsigned Binary                        ;
; LEFT_Y_MIN     ; 111111010100011110101110001 ; Unsigned Binary                        ;
; LEFT_Y_MAX     ; 000000101011100001010001111 ; Unsigned Binary                        ;
; RIGHT_X_MIN    ; 111110000000000000000000000 ; Unsigned Binary                        ;
; RIGHT_X_MAX    ; 000001000000000000000000000 ; Unsigned Binary                        ;
; RIGHT_Y_MIN    ; 111110000000000000000000000 ; Unsigned Binary                        ;
; RIGHT_Y_MAX    ; 000010000000000000000000000 ; Unsigned Binary                        ;
+----------------+-----------------------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mandelbrot_iterate:gen_solvers[21].insts ;
+----------------+-----------------------------+----------------------------------------+
; Parameter Name ; Value                       ; Type                                   ;
+----------------+-----------------------------+----------------------------------------+
; LEFT_X_MIN     ; 111011010100011110101110001 ; Unsigned Binary                        ;
; LEFT_X_MAX     ; 111100101011100001010010000 ; Unsigned Binary                        ;
; LEFT_Y_MIN     ; 111111010100011110101110001 ; Unsigned Binary                        ;
; LEFT_Y_MAX     ; 000000101011100001010001111 ; Unsigned Binary                        ;
; RIGHT_X_MIN    ; 111110000000000000000000000 ; Unsigned Binary                        ;
; RIGHT_X_MAX    ; 000001000000000000000000000 ; Unsigned Binary                        ;
; RIGHT_Y_MIN    ; 111110000000000000000000000 ; Unsigned Binary                        ;
; RIGHT_Y_MAX    ; 000010000000000000000000000 ; Unsigned Binary                        ;
+----------------+-----------------------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mandelbrot_iterate:gen_solvers[22].insts ;
+----------------+-----------------------------+----------------------------------------+
; Parameter Name ; Value                       ; Type                                   ;
+----------------+-----------------------------+----------------------------------------+
; LEFT_X_MIN     ; 111011010100011110101110001 ; Unsigned Binary                        ;
; LEFT_X_MAX     ; 111100101011100001010010000 ; Unsigned Binary                        ;
; LEFT_Y_MIN     ; 111111010100011110101110001 ; Unsigned Binary                        ;
; LEFT_Y_MAX     ; 000000101011100001010001111 ; Unsigned Binary                        ;
; RIGHT_X_MIN    ; 111110000000000000000000000 ; Unsigned Binary                        ;
; RIGHT_X_MAX    ; 000001000000000000000000000 ; Unsigned Binary                        ;
; RIGHT_Y_MIN    ; 111110000000000000000000000 ; Unsigned Binary                        ;
; RIGHT_Y_MAX    ; 000010000000000000000000000 ; Unsigned Binary                        ;
+----------------+-----------------------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mandelbrot_iterate:gen_solvers[23].insts ;
+----------------+-----------------------------+----------------------------------------+
; Parameter Name ; Value                       ; Type                                   ;
+----------------+-----------------------------+----------------------------------------+
; LEFT_X_MIN     ; 111011010100011110101110001 ; Unsigned Binary                        ;
; LEFT_X_MAX     ; 111100101011100001010010000 ; Unsigned Binary                        ;
; LEFT_Y_MIN     ; 111111010100011110101110001 ; Unsigned Binary                        ;
; LEFT_Y_MAX     ; 000000101011100001010001111 ; Unsigned Binary                        ;
; RIGHT_X_MIN    ; 111110000000000000000000000 ; Unsigned Binary                        ;
; RIGHT_X_MAX    ; 000001000000000000000000000 ; Unsigned Binary                        ;
; RIGHT_Y_MIN    ; 111110000000000000000000000 ; Unsigned Binary                        ;
; RIGHT_Y_MAX    ; 000010000000000000000000000 ; Unsigned Binary                        ;
+----------------+-----------------------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mandelbrot_iterate:gen_solvers[24].insts ;
+----------------+-----------------------------+----------------------------------------+
; Parameter Name ; Value                       ; Type                                   ;
+----------------+-----------------------------+----------------------------------------+
; LEFT_X_MIN     ; 111011010100011110101110001 ; Unsigned Binary                        ;
; LEFT_X_MAX     ; 111100101011100001010010000 ; Unsigned Binary                        ;
; LEFT_Y_MIN     ; 111111010100011110101110001 ; Unsigned Binary                        ;
; LEFT_Y_MAX     ; 000000101011100001010001111 ; Unsigned Binary                        ;
; RIGHT_X_MIN    ; 111110000000000000000000000 ; Unsigned Binary                        ;
; RIGHT_X_MAX    ; 000001000000000000000000000 ; Unsigned Binary                        ;
; RIGHT_Y_MIN    ; 111110000000000000000000000 ; Unsigned Binary                        ;
; RIGHT_Y_MAX    ; 000010000000000000000000000 ; Unsigned Binary                        ;
+----------------+-----------------------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mandelbrot_iterate:gen_solvers[25].insts ;
+----------------+-----------------------------+----------------------------------------+
; Parameter Name ; Value                       ; Type                                   ;
+----------------+-----------------------------+----------------------------------------+
; LEFT_X_MIN     ; 111011010100011110101110001 ; Unsigned Binary                        ;
; LEFT_X_MAX     ; 111100101011100001010010000 ; Unsigned Binary                        ;
; LEFT_Y_MIN     ; 111111010100011110101110001 ; Unsigned Binary                        ;
; LEFT_Y_MAX     ; 000000101011100001010001111 ; Unsigned Binary                        ;
; RIGHT_X_MIN    ; 111110000000000000000000000 ; Unsigned Binary                        ;
; RIGHT_X_MAX    ; 000001000000000000000000000 ; Unsigned Binary                        ;
; RIGHT_Y_MIN    ; 111110000000000000000000000 ; Unsigned Binary                        ;
; RIGHT_Y_MAX    ; 000010000000000000000000000 ; Unsigned Binary                        ;
+----------------+-----------------------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mandelbrot_iterate:gen_solvers[26].insts ;
+----------------+-----------------------------+----------------------------------------+
; Parameter Name ; Value                       ; Type                                   ;
+----------------+-----------------------------+----------------------------------------+
; LEFT_X_MIN     ; 111011010100011110101110001 ; Unsigned Binary                        ;
; LEFT_X_MAX     ; 111100101011100001010010000 ; Unsigned Binary                        ;
; LEFT_Y_MIN     ; 111111010100011110101110001 ; Unsigned Binary                        ;
; LEFT_Y_MAX     ; 000000101011100001010001111 ; Unsigned Binary                        ;
; RIGHT_X_MIN    ; 111110000000000000000000000 ; Unsigned Binary                        ;
; RIGHT_X_MAX    ; 000001000000000000000000000 ; Unsigned Binary                        ;
; RIGHT_Y_MIN    ; 111110000000000000000000000 ; Unsigned Binary                        ;
; RIGHT_Y_MAX    ; 000010000000000000000000000 ; Unsigned Binary                        ;
+----------------+-----------------------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mandelbrot_iterate:gen_solvers[27].insts ;
+----------------+-----------------------------+----------------------------------------+
; Parameter Name ; Value                       ; Type                                   ;
+----------------+-----------------------------+----------------------------------------+
; LEFT_X_MIN     ; 111011010100011110101110001 ; Unsigned Binary                        ;
; LEFT_X_MAX     ; 111100101011100001010010000 ; Unsigned Binary                        ;
; LEFT_Y_MIN     ; 111111010100011110101110001 ; Unsigned Binary                        ;
; LEFT_Y_MAX     ; 000000101011100001010001111 ; Unsigned Binary                        ;
; RIGHT_X_MIN    ; 111110000000000000000000000 ; Unsigned Binary                        ;
; RIGHT_X_MAX    ; 000001000000000000000000000 ; Unsigned Binary                        ;
; RIGHT_Y_MIN    ; 111110000000000000000000000 ; Unsigned Binary                        ;
; RIGHT_Y_MAX    ; 000010000000000000000000000 ; Unsigned Binary                        ;
+----------------+-----------------------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video_pll:pll1|video_pll_0002:video_pll_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+---------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                              ;
+--------------------------------------+------------------------+---------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                            ;
; fractional_vco_multiplier            ; false                  ; String                                            ;
; pll_type                             ; General                ; String                                            ;
; pll_subtype                          ; General                ; String                                            ;
; number_of_clocks                     ; 1                      ; Signed Integer                                    ;
; operation_mode                       ; direct                 ; String                                            ;
; deserialization_factor               ; 4                      ; Signed Integer                                    ;
; data_rate                            ; 0                      ; Signed Integer                                    ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                    ;
; output_clock_frequency0              ; 25.125000 MHz          ; String                                            ;
; phase_shift0                         ; 0 ps                   ; String                                            ;
; duty_cycle0                          ; 50                     ; Signed Integer                                    ;
; output_clock_frequency1              ; 0 MHz                  ; String                                            ;
; phase_shift1                         ; 0 ps                   ; String                                            ;
; duty_cycle1                          ; 50                     ; Signed Integer                                    ;
; output_clock_frequency2              ; 0 MHz                  ; String                                            ;
; phase_shift2                         ; 0 ps                   ; String                                            ;
; duty_cycle2                          ; 50                     ; Signed Integer                                    ;
; output_clock_frequency3              ; 0 MHz                  ; String                                            ;
; phase_shift3                         ; 0 ps                   ; String                                            ;
; duty_cycle3                          ; 50                     ; Signed Integer                                    ;
; output_clock_frequency4              ; 0 MHz                  ; String                                            ;
; phase_shift4                         ; 0 ps                   ; String                                            ;
; duty_cycle4                          ; 50                     ; Signed Integer                                    ;
; output_clock_frequency5              ; 0 MHz                  ; String                                            ;
; phase_shift5                         ; 0 ps                   ; String                                            ;
; duty_cycle5                          ; 50                     ; Signed Integer                                    ;
; output_clock_frequency6              ; 0 MHz                  ; String                                            ;
; phase_shift6                         ; 0 ps                   ; String                                            ;
; duty_cycle6                          ; 50                     ; Signed Integer                                    ;
; output_clock_frequency7              ; 0 MHz                  ; String                                            ;
; phase_shift7                         ; 0 ps                   ; String                                            ;
; duty_cycle7                          ; 50                     ; Signed Integer                                    ;
; output_clock_frequency8              ; 0 MHz                  ; String                                            ;
; phase_shift8                         ; 0 ps                   ; String                                            ;
; duty_cycle8                          ; 50                     ; Signed Integer                                    ;
; output_clock_frequency9              ; 0 MHz                  ; String                                            ;
; phase_shift9                         ; 0 ps                   ; String                                            ;
; duty_cycle9                          ; 50                     ; Signed Integer                                    ;
; output_clock_frequency10             ; 0 MHz                  ; String                                            ;
; phase_shift10                        ; 0 ps                   ; String                                            ;
; duty_cycle10                         ; 50                     ; Signed Integer                                    ;
; output_clock_frequency11             ; 0 MHz                  ; String                                            ;
; phase_shift11                        ; 0 ps                   ; String                                            ;
; duty_cycle11                         ; 50                     ; Signed Integer                                    ;
; output_clock_frequency12             ; 0 MHz                  ; String                                            ;
; phase_shift12                        ; 0 ps                   ; String                                            ;
; duty_cycle12                         ; 50                     ; Signed Integer                                    ;
; output_clock_frequency13             ; 0 MHz                  ; String                                            ;
; phase_shift13                        ; 0 ps                   ; String                                            ;
; duty_cycle13                         ; 50                     ; Signed Integer                                    ;
; output_clock_frequency14             ; 0 MHz                  ; String                                            ;
; phase_shift14                        ; 0 ps                   ; String                                            ;
; duty_cycle14                         ; 50                     ; Signed Integer                                    ;
; output_clock_frequency15             ; 0 MHz                  ; String                                            ;
; phase_shift15                        ; 0 ps                   ; String                                            ;
; duty_cycle15                         ; 50                     ; Signed Integer                                    ;
; output_clock_frequency16             ; 0 MHz                  ; String                                            ;
; phase_shift16                        ; 0 ps                   ; String                                            ;
; duty_cycle16                         ; 50                     ; Signed Integer                                    ;
; output_clock_frequency17             ; 0 MHz                  ; String                                            ;
; phase_shift17                        ; 0 ps                   ; String                                            ;
; duty_cycle17                         ; 50                     ; Signed Integer                                    ;
; clock_name_0                         ;                        ; String                                            ;
; clock_name_1                         ;                        ; String                                            ;
; clock_name_2                         ;                        ; String                                            ;
; clock_name_3                         ;                        ; String                                            ;
; clock_name_4                         ;                        ; String                                            ;
; clock_name_5                         ;                        ; String                                            ;
; clock_name_6                         ;                        ; String                                            ;
; clock_name_7                         ;                        ; String                                            ;
; clock_name_8                         ;                        ; String                                            ;
; clock_name_global_0                  ; false                  ; String                                            ;
; clock_name_global_1                  ; false                  ; String                                            ;
; clock_name_global_2                  ; false                  ; String                                            ;
; clock_name_global_3                  ; false                  ; String                                            ;
; clock_name_global_4                  ; false                  ; String                                            ;
; clock_name_global_5                  ; false                  ; String                                            ;
; clock_name_global_6                  ; false                  ; String                                            ;
; clock_name_global_7                  ; false                  ; String                                            ;
; clock_name_global_8                  ; false                  ; String                                            ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                    ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                    ;
; m_cnt_bypass_en                      ; false                  ; String                                            ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                            ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                    ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                    ;
; n_cnt_bypass_en                      ; false                  ; String                                            ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                            ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                    ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                    ;
; c_cnt_bypass_en0                     ; false                  ; String                                            ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                            ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                            ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                    ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                    ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                    ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                    ;
; c_cnt_bypass_en1                     ; false                  ; String                                            ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                            ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                            ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                    ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                    ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                    ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                    ;
; c_cnt_bypass_en2                     ; false                  ; String                                            ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                            ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                            ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                    ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                    ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                    ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                    ;
; c_cnt_bypass_en3                     ; false                  ; String                                            ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                            ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                            ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                    ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                    ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                    ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                    ;
; c_cnt_bypass_en4                     ; false                  ; String                                            ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                            ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                            ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                    ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                    ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                    ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                    ;
; c_cnt_bypass_en5                     ; false                  ; String                                            ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                            ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                            ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                    ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                    ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                    ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                    ;
; c_cnt_bypass_en6                     ; false                  ; String                                            ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                            ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                            ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                    ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                    ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                    ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                    ;
; c_cnt_bypass_en7                     ; false                  ; String                                            ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                            ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                            ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                    ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                    ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                    ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                    ;
; c_cnt_bypass_en8                     ; false                  ; String                                            ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                            ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                            ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                    ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                    ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                    ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                    ;
; c_cnt_bypass_en9                     ; false                  ; String                                            ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                            ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                            ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                    ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                    ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                    ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                    ;
; c_cnt_bypass_en10                    ; false                  ; String                                            ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                            ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                            ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                    ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                    ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                    ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                    ;
; c_cnt_bypass_en11                    ; false                  ; String                                            ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                            ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                            ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                    ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                    ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                    ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                    ;
; c_cnt_bypass_en12                    ; false                  ; String                                            ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                            ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                            ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                    ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                    ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                    ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                    ;
; c_cnt_bypass_en13                    ; false                  ; String                                            ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                            ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                            ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                    ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                    ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                    ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                    ;
; c_cnt_bypass_en14                    ; false                  ; String                                            ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                            ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                            ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                    ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                    ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                    ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                    ;
; c_cnt_bypass_en15                    ; false                  ; String                                            ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                            ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                            ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                    ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                    ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                    ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                    ;
; c_cnt_bypass_en16                    ; false                  ; String                                            ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                            ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                            ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                    ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                    ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                    ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                    ;
; c_cnt_bypass_en17                    ; false                  ; String                                            ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                            ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                            ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                    ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                    ;
; pll_vco_div                          ; 1                      ; Signed Integer                                    ;
; pll_slf_rst                          ; false                  ; String                                            ;
; pll_bw_sel                           ; low                    ; String                                            ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                            ;
; pll_cp_current                       ; 0                      ; Signed Integer                                    ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                    ;
; pll_fractional_division              ; 1                      ; Signed Integer                                    ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                    ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                            ;
; mimic_fbclk_type                     ; gclk                   ; String                                            ;
; pll_fbclk_mux_1                      ; glb                    ; String                                            ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                            ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                            ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                    ;
; refclk1_frequency                    ; 0 MHz                  ; String                                            ;
; pll_clkin_0_src                      ; clk_0                  ; String                                            ;
; pll_clkin_1_src                      ; clk_0                  ; String                                            ;
; pll_clk_loss_sw_en                   ; false                  ; String                                            ;
; pll_auto_clk_sw_en                   ; false                  ; String                                            ;
; pll_manu_clk_sw_en                   ; false                  ; String                                            ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                    ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                            ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                            ;
+--------------------------------------+------------------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll2:pll2|pll2_0002:pll2_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+------------------------------------+
; Parameter Name                       ; Value                  ; Type                               ;
+--------------------------------------+------------------------+------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                             ;
; fractional_vco_multiplier            ; false                  ; String                             ;
; pll_type                             ; General                ; String                             ;
; pll_subtype                          ; General                ; String                             ;
; number_of_clocks                     ; 1                      ; Signed Integer                     ;
; operation_mode                       ; direct                 ; String                             ;
; deserialization_factor               ; 4                      ; Signed Integer                     ;
; data_rate                            ; 0                      ; Signed Integer                     ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                     ;
; output_clock_frequency0              ; 150.000000 MHz         ; String                             ;
; phase_shift0                         ; 0 ps                   ; String                             ;
; duty_cycle0                          ; 50                     ; Signed Integer                     ;
; output_clock_frequency1              ; 0 MHz                  ; String                             ;
; phase_shift1                         ; 0 ps                   ; String                             ;
; duty_cycle1                          ; 50                     ; Signed Integer                     ;
; output_clock_frequency2              ; 0 MHz                  ; String                             ;
; phase_shift2                         ; 0 ps                   ; String                             ;
; duty_cycle2                          ; 50                     ; Signed Integer                     ;
; output_clock_frequency3              ; 0 MHz                  ; String                             ;
; phase_shift3                         ; 0 ps                   ; String                             ;
; duty_cycle3                          ; 50                     ; Signed Integer                     ;
; output_clock_frequency4              ; 0 MHz                  ; String                             ;
; phase_shift4                         ; 0 ps                   ; String                             ;
; duty_cycle4                          ; 50                     ; Signed Integer                     ;
; output_clock_frequency5              ; 0 MHz                  ; String                             ;
; phase_shift5                         ; 0 ps                   ; String                             ;
; duty_cycle5                          ; 50                     ; Signed Integer                     ;
; output_clock_frequency6              ; 0 MHz                  ; String                             ;
; phase_shift6                         ; 0 ps                   ; String                             ;
; duty_cycle6                          ; 50                     ; Signed Integer                     ;
; output_clock_frequency7              ; 0 MHz                  ; String                             ;
; phase_shift7                         ; 0 ps                   ; String                             ;
; duty_cycle7                          ; 50                     ; Signed Integer                     ;
; output_clock_frequency8              ; 0 MHz                  ; String                             ;
; phase_shift8                         ; 0 ps                   ; String                             ;
; duty_cycle8                          ; 50                     ; Signed Integer                     ;
; output_clock_frequency9              ; 0 MHz                  ; String                             ;
; phase_shift9                         ; 0 ps                   ; String                             ;
; duty_cycle9                          ; 50                     ; Signed Integer                     ;
; output_clock_frequency10             ; 0 MHz                  ; String                             ;
; phase_shift10                        ; 0 ps                   ; String                             ;
; duty_cycle10                         ; 50                     ; Signed Integer                     ;
; output_clock_frequency11             ; 0 MHz                  ; String                             ;
; phase_shift11                        ; 0 ps                   ; String                             ;
; duty_cycle11                         ; 50                     ; Signed Integer                     ;
; output_clock_frequency12             ; 0 MHz                  ; String                             ;
; phase_shift12                        ; 0 ps                   ; String                             ;
; duty_cycle12                         ; 50                     ; Signed Integer                     ;
; output_clock_frequency13             ; 0 MHz                  ; String                             ;
; phase_shift13                        ; 0 ps                   ; String                             ;
; duty_cycle13                         ; 50                     ; Signed Integer                     ;
; output_clock_frequency14             ; 0 MHz                  ; String                             ;
; phase_shift14                        ; 0 ps                   ; String                             ;
; duty_cycle14                         ; 50                     ; Signed Integer                     ;
; output_clock_frequency15             ; 0 MHz                  ; String                             ;
; phase_shift15                        ; 0 ps                   ; String                             ;
; duty_cycle15                         ; 50                     ; Signed Integer                     ;
; output_clock_frequency16             ; 0 MHz                  ; String                             ;
; phase_shift16                        ; 0 ps                   ; String                             ;
; duty_cycle16                         ; 50                     ; Signed Integer                     ;
; output_clock_frequency17             ; 0 MHz                  ; String                             ;
; phase_shift17                        ; 0 ps                   ; String                             ;
; duty_cycle17                         ; 50                     ; Signed Integer                     ;
; clock_name_0                         ;                        ; String                             ;
; clock_name_1                         ;                        ; String                             ;
; clock_name_2                         ;                        ; String                             ;
; clock_name_3                         ;                        ; String                             ;
; clock_name_4                         ;                        ; String                             ;
; clock_name_5                         ;                        ; String                             ;
; clock_name_6                         ;                        ; String                             ;
; clock_name_7                         ;                        ; String                             ;
; clock_name_8                         ;                        ; String                             ;
; clock_name_global_0                  ; false                  ; String                             ;
; clock_name_global_1                  ; false                  ; String                             ;
; clock_name_global_2                  ; false                  ; String                             ;
; clock_name_global_3                  ; false                  ; String                             ;
; clock_name_global_4                  ; false                  ; String                             ;
; clock_name_global_5                  ; false                  ; String                             ;
; clock_name_global_6                  ; false                  ; String                             ;
; clock_name_global_7                  ; false                  ; String                             ;
; clock_name_global_8                  ; false                  ; String                             ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                     ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                     ;
; m_cnt_bypass_en                      ; false                  ; String                             ;
; m_cnt_odd_div_duty_en                ; false                  ; String                             ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                     ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                     ;
; n_cnt_bypass_en                      ; false                  ; String                             ;
; n_cnt_odd_div_duty_en                ; false                  ; String                             ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en0                     ; false                  ; String                             ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                             ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en1                     ; false                  ; String                             ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                             ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en2                     ; false                  ; String                             ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                             ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en3                     ; false                  ; String                             ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                             ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en4                     ; false                  ; String                             ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                             ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en5                     ; false                  ; String                             ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                             ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en6                     ; false                  ; String                             ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                             ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en7                     ; false                  ; String                             ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                             ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en8                     ; false                  ; String                             ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                             ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en9                     ; false                  ; String                             ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                             ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en10                    ; false                  ; String                             ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                             ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en11                    ; false                  ; String                             ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                             ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en12                    ; false                  ; String                             ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                             ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en13                    ; false                  ; String                             ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                             ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en14                    ; false                  ; String                             ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                             ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en15                    ; false                  ; String                             ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                             ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en16                    ; false                  ; String                             ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                             ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en17                    ; false                  ; String                             ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                             ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                     ;
; pll_vco_div                          ; 1                      ; Signed Integer                     ;
; pll_slf_rst                          ; false                  ; String                             ;
; pll_bw_sel                           ; low                    ; String                             ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                             ;
; pll_cp_current                       ; 0                      ; Signed Integer                     ;
; pll_bwctrl                           ; 0                      ; Signed Integer                     ;
; pll_fractional_division              ; 1                      ; Signed Integer                     ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                     ;
; pll_dsm_out_sel                      ; 1st_order              ; String                             ;
; mimic_fbclk_type                     ; gclk                   ; String                             ;
; pll_fbclk_mux_1                      ; glb                    ; String                             ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                             ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                             ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                     ;
; refclk1_frequency                    ; 0 MHz                  ; String                             ;
; pll_clkin_0_src                      ; clk_0                  ; String                             ;
; pll_clkin_1_src                      ; clk_0                  ; String                             ;
; pll_clk_loss_sw_en                   ; false                  ; String                             ;
; pll_auto_clk_sw_en                   ; false                  ; String                             ;
; pll_manu_clk_sw_en                   ; false                  ; String                             ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                     ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                             ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                             ;
+--------------------------------------+------------------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_driver:VGA1 ;
+----------------+------------+--------------------------------+
; Parameter Name ; Value      ; Type                           ;
+----------------+------------+--------------------------------+
; H_ACTIVE       ; 1001111111 ; Unsigned Binary                ;
; H_FRONT        ; 0000001111 ; Unsigned Binary                ;
; H_PULSE        ; 0001011111 ; Unsigned Binary                ;
; H_BACK         ; 0000101111 ; Unsigned Binary                ;
; V_ACTIVE       ; 0111011111 ; Unsigned Binary                ;
; V_FRONT        ; 0000001001 ; Unsigned Binary                ;
; V_PULSE        ; 0000000001 ; Unsigned Binary                ;
; V_BACK         ; 0000100000 ; Unsigned Binary                ;
; LOW            ; 0          ; Unsigned Binary                ;
; HIGH           ; 1          ; Unsigned Binary                ;
; H_ACTIVE_STATE ; 00000000   ; Unsigned Binary                ;
; H_FRONT_STATE  ; 00000001   ; Unsigned Binary                ;
; H_PULSE_STATE  ; 00000010   ; Unsigned Binary                ;
; H_BACK_STATE   ; 00000011   ; Unsigned Binary                ;
; V_ACTIVE_STATE ; 00000000   ; Unsigned Binary                ;
; V_FRONT_STATE  ; 00000001   ; Unsigned Binary                ;
; V_PULSE_STATE  ; 00000010   ; Unsigned Binary                ;
; V_BACK_STATE   ; 00000011   ; Unsigned Binary                ;
+----------------+------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; F2S_Width      ; 2     ; Signed Integer                                                                       ;
; S2F_Width      ; 3     ; Signed Integer                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll ;
+----------------------------+-----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name             ; Value     ; Type                                                                                                                                                                                                     ;
+----------------------------+-----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY              ; Cyclone V ; String                                                                                                                                                                                                   ;
; IS_HHP_HPS                 ; true      ; String                                                                                                                                                                                                   ;
; GENERIC_PLL                ; true      ; String                                                                                                                                                                                                   ;
; REF_CLK_FREQ               ; 25.0 MHz  ; String                                                                                                                                                                                                   ;
; REF_CLK_PERIOD_PS          ; 40000     ; Signed Integer                                                                                                                                                                                           ;
; PLL_MEM_CLK_FREQ_STR       ; 400.0 MHz ; String                                                                                                                                                                                                   ;
; PLL_WRITE_CLK_FREQ_STR     ; 400.0 MHz ; String                                                                                                                                                                                                   ;
; PLL_DR_CLK_FREQ_STR        ;           ; String                                                                                                                                                                                                   ;
; PLL_MEM_CLK_FREQ_SIM_STR   ; 2500 ps   ; String                                                                                                                                                                                                   ;
; PLL_WRITE_CLK_FREQ_SIM_STR ; 2500 ps   ; String                                                                                                                                                                                                   ;
; PLL_DR_CLK_FREQ_SIM_STR    ; 0 ps      ; String                                                                                                                                                                                                   ;
; MEM_CLK_PHASE              ; 0 ps      ; String                                                                                                                                                                                                   ;
; WRITE_CLK_PHASE            ; 1875 ps   ; String                                                                                                                                                                                                   ;
; DR_CLK_PHASE               ;           ; String                                                                                                                                                                                                   ;
+----------------------------+-----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0 ;
+--------------------------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                       ; Value            ; Type                                                                                                                                                                                  ;
+--------------------------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY                        ; Cyclone V        ; String                                                                                                                                                                                ;
; IS_HHP_HPS                           ; true             ; String                                                                                                                                                                                ;
; ALTERA_ALT_MEM_IF_PHY_FAST_SIM_MODEL ; 0                ; Signed Integer                                                                                                                                                                        ;
; OCT_TERM_CONTROL_WIDTH               ; 16               ; Signed Integer                                                                                                                                                                        ;
; MEM_IF_ADDR_WIDTH                    ; 15               ; Signed Integer                                                                                                                                                                        ;
; MEM_IF_BANKADDR_WIDTH                ; 3                ; Signed Integer                                                                                                                                                                        ;
; MEM_IF_CK_WIDTH                      ; 1                ; Signed Integer                                                                                                                                                                        ;
; MEM_IF_CLK_EN_WIDTH                  ; 1                ; Signed Integer                                                                                                                                                                        ;
; MEM_IF_CS_WIDTH                      ; 1                ; Signed Integer                                                                                                                                                                        ;
; MEM_IF_DM_WIDTH                      ; 4                ; Signed Integer                                                                                                                                                                        ;
; MEM_IF_CONTROL_WIDTH                 ; 1                ; Signed Integer                                                                                                                                                                        ;
; MEM_IF_DQ_WIDTH                      ; 32               ; Signed Integer                                                                                                                                                                        ;
; MEM_IF_DQS_WIDTH                     ; 4                ; Signed Integer                                                                                                                                                                        ;
; MEM_IF_READ_DQS_WIDTH                ; 4                ; Signed Integer                                                                                                                                                                        ;
; MEM_IF_WRITE_DQS_WIDTH               ; 4                ; Signed Integer                                                                                                                                                                        ;
; MEM_IF_ODT_WIDTH                     ; 1                ; Signed Integer                                                                                                                                                                        ;
; DLL_DELAY_CTRL_WIDTH                 ; 7                ; Signed Integer                                                                                                                                                                        ;
; SCC_DATA_WIDTH                       ; 1                ; Signed Integer                                                                                                                                                                        ;
; READ_VALID_FIFO_SIZE                 ; 16               ; Signed Integer                                                                                                                                                                        ;
; READ_FIFO_SIZE                       ; 8                ; Signed Integer                                                                                                                                                                        ;
; MR1_ODS                              ; 1                ; Signed Integer                                                                                                                                                                        ;
; MR1_RTT                              ; 1                ; Signed Integer                                                                                                                                                                        ;
; MR2_RTT_WR                           ; 1                ; Signed Integer                                                                                                                                                                        ;
; DLL_OFFSET_CTRL_WIDTH                ; 6                ; Signed Integer                                                                                                                                                                        ;
; CALIB_REG_WIDTH                      ; 8                ; Signed Integer                                                                                                                                                                        ;
; TB_PROTOCOL                          ; DDR3             ; String                                                                                                                                                                                ;
; TB_MEM_CLK_FREQ                      ; 400.0            ; String                                                                                                                                                                                ;
; TB_RATE                              ; FULL             ; String                                                                                                                                                                                ;
; TB_MEM_DQ_WIDTH                      ; 32               ; String                                                                                                                                                                                ;
; TB_MEM_DQS_WIDTH                     ; 4                ; String                                                                                                                                                                                ;
; TB_PLL_DLL_MASTER                    ; true             ; String                                                                                                                                                                                ;
; FAST_SIM_CALIBRATION                 ; false            ; String                                                                                                                                                                                ;
; AC_ROM_INIT_FILE_NAME                ; hps_AC_ROM.hex   ; String                                                                                                                                                                                ;
; INST_ROM_INIT_FILE_NAME              ; hps_inst_ROM.hex ; String                                                                                                                                                                                ;
+--------------------------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy ;
+---------------------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value            ; Type                                                                                                                                                                                                                            ;
+---------------------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY                   ; Cyclone V        ; String                                                                                                                                                                                                                          ;
; IS_HHP_HPS                      ; true             ; String                                                                                                                                                                                                                          ;
; OCT_SERIES_TERM_CONTROL_WIDTH   ; 16               ; Signed Integer                                                                                                                                                                                                                  ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH ; 16               ; Signed Integer                                                                                                                                                                                                                  ;
; MEM_ADDRESS_WIDTH               ; 15               ; Signed Integer                                                                                                                                                                                                                  ;
; MEM_BANK_WIDTH                  ; 3                ; Signed Integer                                                                                                                                                                                                                  ;
; MEM_IF_CS_WIDTH                 ; 1                ; Signed Integer                                                                                                                                                                                                                  ;
; MEM_CLK_EN_WIDTH                ; 1                ; Signed Integer                                                                                                                                                                                                                  ;
; MEM_CK_WIDTH                    ; 1                ; Signed Integer                                                                                                                                                                                                                  ;
; MEM_ODT_WIDTH                   ; 1                ; Signed Integer                                                                                                                                                                                                                  ;
; MEM_DQS_WIDTH                   ; 4                ; Signed Integer                                                                                                                                                                                                                  ;
; MEM_DM_WIDTH                    ; 4                ; Signed Integer                                                                                                                                                                                                                  ;
; MEM_CONTROL_WIDTH               ; 1                ; Signed Integer                                                                                                                                                                                                                  ;
; MEM_DQ_WIDTH                    ; 32               ; Signed Integer                                                                                                                                                                                                                  ;
; MEM_READ_DQS_WIDTH              ; 4                ; Signed Integer                                                                                                                                                                                                                  ;
; MEM_WRITE_DQS_WIDTH             ; 4                ; Signed Integer                                                                                                                                                                                                                  ;
; DLL_DELAY_CTRL_WIDTH            ; 7                ; Signed Integer                                                                                                                                                                                                                  ;
; MR1_ODS                         ; 1                ; Signed Integer                                                                                                                                                                                                                  ;
; MR1_RTT                         ; 1                ; Signed Integer                                                                                                                                                                                                                  ;
; MR2_RTT_WR                      ; 1                ; Signed Integer                                                                                                                                                                                                                  ;
; TB_PROTOCOL                     ; DDR3             ; String                                                                                                                                                                                                                          ;
; TB_MEM_CLK_FREQ                 ; 400.0            ; String                                                                                                                                                                                                                          ;
; TB_RATE                         ; FULL             ; String                                                                                                                                                                                                                          ;
; TB_MEM_DQ_WIDTH                 ; 32               ; String                                                                                                                                                                                                                          ;
; TB_MEM_DQS_WIDTH                ; 4                ; String                                                                                                                                                                                                                          ;
; TB_PLL_DLL_MASTER               ; true             ; String                                                                                                                                                                                                                          ;
; FAST_SIM_MODEL                  ; 0                ; Signed Integer                                                                                                                                                                                                                  ;
; FAST_SIM_CALIBRATION            ; false            ; String                                                                                                                                                                                                                          ;
; CALIB_REG_WIDTH                 ; 8                ; Signed Integer                                                                                                                                                                                                                  ;
; AC_ROM_INIT_FILE_NAME           ; hps_AC_ROM.hex   ; String                                                                                                                                                                                                                          ;
; INST_ROM_INIT_FILE_NAME         ; hps_inst_ROM.hex ; String                                                                                                                                                                                                                          ;
+---------------------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                  ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                        ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                        ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads ;
+---------------------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value     ; Type                                                                                                                                                                                                                                                                          ;
+---------------------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY                   ; Cyclone V ; String                                                                                                                                                                                                                                                                        ;
; FAST_SIM_MODEL                  ; 0         ; Signed Integer                                                                                                                                                                                                                                                                ;
; OCT_SERIES_TERM_CONTROL_WIDTH   ; 16        ; Signed Integer                                                                                                                                                                                                                                                                ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH ; 16        ; Signed Integer                                                                                                                                                                                                                                                                ;
; MEM_ADDRESS_WIDTH               ; 15        ; Signed Integer                                                                                                                                                                                                                                                                ;
; MEM_BANK_WIDTH                  ; 3         ; Signed Integer                                                                                                                                                                                                                                                                ;
; MEM_CHIP_SELECT_WIDTH           ; 1         ; Signed Integer                                                                                                                                                                                                                                                                ;
; MEM_CLK_EN_WIDTH                ; 1         ; Signed Integer                                                                                                                                                                                                                                                                ;
; MEM_CK_WIDTH                    ; 1         ; Signed Integer                                                                                                                                                                                                                                                                ;
; MEM_ODT_WIDTH                   ; 1         ; Signed Integer                                                                                                                                                                                                                                                                ;
; MEM_DQS_WIDTH                   ; 4         ; Signed Integer                                                                                                                                                                                                                                                                ;
; MEM_DM_WIDTH                    ; 4         ; Signed Integer                                                                                                                                                                                                                                                                ;
; MEM_CONTROL_WIDTH               ; 1         ; Signed Integer                                                                                                                                                                                                                                                                ;
; MEM_DQ_WIDTH                    ; 32        ; Signed Integer                                                                                                                                                                                                                                                                ;
; MEM_READ_DQS_WIDTH              ; 4         ; Signed Integer                                                                                                                                                                                                                                                                ;
; MEM_WRITE_DQS_WIDTH             ; 4         ; Signed Integer                                                                                                                                                                                                                                                                ;
; DLL_DELAY_CTRL_WIDTH            ; 7         ; Signed Integer                                                                                                                                                                                                                                                                ;
; ADC_PHASE_SETTING               ; 0         ; Signed Integer                                                                                                                                                                                                                                                                ;
; ADC_INVERT_PHASE                ; true      ; String                                                                                                                                                                                                                                                                        ;
; IS_HHP_HPS                      ; true      ; String                                                                                                                                                                                                                                                                        ;
+---------------------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads ;
+-----------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value     ; Type                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY         ; Cyclone V ; String                                                                                                                                                                                                                                                                                                                                     ;
; MEM_ADDRESS_WIDTH     ; 15        ; Signed Integer                                                                                                                                                                                                                                                                                                                             ;
; MEM_BANK_WIDTH        ; 3         ; Signed Integer                                                                                                                                                                                                                                                                                                                             ;
; MEM_CHIP_SELECT_WIDTH ; 1         ; Signed Integer                                                                                                                                                                                                                                                                                                                             ;
; MEM_CLK_EN_WIDTH      ; 1         ; Signed Integer                                                                                                                                                                                                                                                                                                                             ;
; MEM_CK_WIDTH          ; 1         ; Signed Integer                                                                                                                                                                                                                                                                                                                             ;
; MEM_ODT_WIDTH         ; 1         ; Signed Integer                                                                                                                                                                                                                                                                                                                             ;
; MEM_CONTROL_WIDTH     ; 1         ; Signed Integer                                                                                                                                                                                                                                                                                                                             ;
; AFI_ADDRESS_WIDTH     ; 60        ; Signed Integer                                                                                                                                                                                                                                                                                                                             ;
; AFI_BANK_WIDTH        ; 12        ; Signed Integer                                                                                                                                                                                                                                                                                                                             ;
; AFI_CHIP_SELECT_WIDTH ; 4         ; Signed Integer                                                                                                                                                                                                                                                                                                                             ;
; AFI_CLK_EN_WIDTH      ; 4         ; Signed Integer                                                                                                                                                                                                                                                                                                                             ;
; AFI_ODT_WIDTH         ; 4         ; Signed Integer                                                                                                                                                                                                                                                                                                                             ;
; AFI_CONTROL_WIDTH     ; 4         ; Signed Integer                                                                                                                                                                                                                                                                                                                             ;
; DLL_WIDTH             ; 7         ; Signed Integer                                                                                                                                                                                                                                                                                                                             ;
; ADC_PHASE_SETTING     ; 0         ; Signed Integer                                                                                                                                                                                                                                                                                                                             ;
; ADC_INVERT_PHASE      ; true      ; String                                                                                                                                                                                                                                                                                                                                     ;
; IS_HHP_HPS            ; true      ; String                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                 ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                 ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                         ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                 ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                 ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                         ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                 ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                 ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                         ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                 ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                 ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                         ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                 ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                 ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                         ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                 ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                 ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                         ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                 ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                 ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                         ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                 ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                 ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                         ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                 ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                 ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                         ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                 ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                 ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                         ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                          ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                          ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                          ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                          ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                          ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                          ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                          ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                          ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                          ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                          ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                          ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                          ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                          ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                          ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                          ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 15    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                                                                                                                                                                                                                                                        ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                                                                                                                                                                                                                                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                                                                                ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                                                                                ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                                                                              ;
; WIDTH                  ; 1            ; Signed Integer                                                                                                                                                                                                                                                                                                                                                              ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                                                                                                                                                                                                                                                                                                                                     ;
; OE_REG                 ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                                                                     ;
; extend_oe_disable      ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                                                                     ;
; INTENDED_DEVICE_FAMILY ; Cyclone V    ; Untyped                                                                                                                                                                                                                                                                                                                                                                     ;
; DEVICE_FAMILY          ; Cyclone V    ; Untyped                                                                                                                                                                                                                                                                                                                                                                     ;
; CBXI_PARAMETER         ; ddio_out_uqe ; Untyped                                                                                                                                                                                                                                                                                                                                                                     ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value ; Type                                                                                                                                                                                                                                                                                                                            ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ;       ; String                                                                                                                                                                                                                                                                                                                          ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+----------------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value   ; Type                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIN_WIDTH                        ; 8       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; PIN_TYPE                         ; bidir   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_INPUT_PHASE_ALIGNMENT        ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_OUTPUT_PHASE_ALIGNMENT       ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_HALF_RATE_INPUT              ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_HALF_RATE_OUTPUT             ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; DIFFERENTIAL_CAPTURE_STROBE      ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; SEPARATE_CAPTURE_STROBE          ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; INPUT_FREQ                       ; 400.0   ; Signed Float                                                                                                                                                                                                                                                                                                                                                                              ;
; INPUT_FREQ_PS                    ; 2500 ps ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; DELAY_CHAIN_BUFFER_MODE          ; high    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; DQS_PHASE_SETTING                ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; DQS_PHASE_SHIFT                  ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; DQS_ENABLE_PHASE_SETTING         ; 3       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; USE_DYNAMIC_CONFIG               ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; INVERT_CAPTURE_STROBE            ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; SWAP_CAPTURE_STROBE_POLARITY     ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_TERMINATION_CONTROL          ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_OCT_ENA_IN_FOR_OCT           ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_DQS_ENABLE                   ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_IO_CONFIG                    ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_DQS_CONFIG                   ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_OFFSET_CTRL                  ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; HR_DDIO_OUT_HAS_THREE_REGS       ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_OUTPUT_STROBE                ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; DIFFERENTIAL_OUTPUT_STROBE       ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_OUTPUT_STROBE_RESET          ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_BIDIR_STROBE                 ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; REVERSE_READ_WORDS               ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; NATURAL_ALIGNMENT                ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; EXTRA_OUTPUT_WIDTH               ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; PREAMBLE_TYPE                    ; high    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_DATA_OE_FOR_OCT              ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; DQS_ENABLE_WIDTH                 ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; EMIF_UNALIGNED_PREAMBLE_SUPPORT  ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; EMIF_BYPASS_OCT_DDIO             ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_2X_FF                        ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_DQS_TRACKING                 ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; SEPERATE_LDC_FOR_WRITE_STROBE    ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; DQS_ENABLE_PHASECTRL             ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; DYNAMIC_MODE                     ; dynamic ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; OCT_SERIES_TERM_CONTROL_WIDTH    ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH  ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; DLL_WIDTH                        ; 7       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; REGULAR_WRITE_BUS_ORDERING       ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; USE_HARD_FIFOS                   ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; CALIBRATION_SUPPORT              ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_DQSIN_FOR_VFIFO_READ         ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; HHP_HPS                          ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_LDC_AS_LOW_SKEW_CLOCK        ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; DLL_USE_2X_CLK                   ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; DQS_ENABLE_AFTER_T7              ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; LFIFO_OCT_EN_MASK                ; -1      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value ; Type                                                                                                                                                                                                                                                                                                                            ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ;       ; String                                                                                                                                                                                                                                                                                                                          ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+----------------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value   ; Type                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIN_WIDTH                        ; 8       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; PIN_TYPE                         ; bidir   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_INPUT_PHASE_ALIGNMENT        ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_OUTPUT_PHASE_ALIGNMENT       ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_HALF_RATE_INPUT              ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_HALF_RATE_OUTPUT             ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; DIFFERENTIAL_CAPTURE_STROBE      ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; SEPARATE_CAPTURE_STROBE          ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; INPUT_FREQ                       ; 400.0   ; Signed Float                                                                                                                                                                                                                                                                                                                                                                              ;
; INPUT_FREQ_PS                    ; 2500 ps ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; DELAY_CHAIN_BUFFER_MODE          ; high    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; DQS_PHASE_SETTING                ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; DQS_PHASE_SHIFT                  ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; DQS_ENABLE_PHASE_SETTING         ; 3       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; USE_DYNAMIC_CONFIG               ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; INVERT_CAPTURE_STROBE            ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; SWAP_CAPTURE_STROBE_POLARITY     ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_TERMINATION_CONTROL          ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_OCT_ENA_IN_FOR_OCT           ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_DQS_ENABLE                   ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_IO_CONFIG                    ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_DQS_CONFIG                   ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_OFFSET_CTRL                  ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; HR_DDIO_OUT_HAS_THREE_REGS       ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_OUTPUT_STROBE                ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; DIFFERENTIAL_OUTPUT_STROBE       ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_OUTPUT_STROBE_RESET          ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_BIDIR_STROBE                 ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; REVERSE_READ_WORDS               ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; NATURAL_ALIGNMENT                ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; EXTRA_OUTPUT_WIDTH               ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; PREAMBLE_TYPE                    ; high    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_DATA_OE_FOR_OCT              ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; DQS_ENABLE_WIDTH                 ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; EMIF_UNALIGNED_PREAMBLE_SUPPORT  ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; EMIF_BYPASS_OCT_DDIO             ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_2X_FF                        ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_DQS_TRACKING                 ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; SEPERATE_LDC_FOR_WRITE_STROBE    ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; DQS_ENABLE_PHASECTRL             ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; DYNAMIC_MODE                     ; dynamic ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; OCT_SERIES_TERM_CONTROL_WIDTH    ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH  ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; DLL_WIDTH                        ; 7       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; REGULAR_WRITE_BUS_ORDERING       ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; USE_HARD_FIFOS                   ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; CALIBRATION_SUPPORT              ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_DQSIN_FOR_VFIFO_READ         ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; HHP_HPS                          ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_LDC_AS_LOW_SKEW_CLOCK        ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; DLL_USE_2X_CLK                   ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; DQS_ENABLE_AFTER_T7              ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; LFIFO_OCT_EN_MASK                ; -1      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value ; Type                                                                                                                                                                                                                                                                                                                            ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ;       ; String                                                                                                                                                                                                                                                                                                                          ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+----------------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value   ; Type                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIN_WIDTH                        ; 8       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; PIN_TYPE                         ; bidir   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_INPUT_PHASE_ALIGNMENT        ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_OUTPUT_PHASE_ALIGNMENT       ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_HALF_RATE_INPUT              ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_HALF_RATE_OUTPUT             ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; DIFFERENTIAL_CAPTURE_STROBE      ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; SEPARATE_CAPTURE_STROBE          ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; INPUT_FREQ                       ; 400.0   ; Signed Float                                                                                                                                                                                                                                                                                                                                                                              ;
; INPUT_FREQ_PS                    ; 2500 ps ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; DELAY_CHAIN_BUFFER_MODE          ; high    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; DQS_PHASE_SETTING                ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; DQS_PHASE_SHIFT                  ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; DQS_ENABLE_PHASE_SETTING         ; 3       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; USE_DYNAMIC_CONFIG               ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; INVERT_CAPTURE_STROBE            ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; SWAP_CAPTURE_STROBE_POLARITY     ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_TERMINATION_CONTROL          ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_OCT_ENA_IN_FOR_OCT           ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_DQS_ENABLE                   ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_IO_CONFIG                    ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_DQS_CONFIG                   ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_OFFSET_CTRL                  ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; HR_DDIO_OUT_HAS_THREE_REGS       ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_OUTPUT_STROBE                ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; DIFFERENTIAL_OUTPUT_STROBE       ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_OUTPUT_STROBE_RESET          ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_BIDIR_STROBE                 ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; REVERSE_READ_WORDS               ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; NATURAL_ALIGNMENT                ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; EXTRA_OUTPUT_WIDTH               ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; PREAMBLE_TYPE                    ; high    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_DATA_OE_FOR_OCT              ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; DQS_ENABLE_WIDTH                 ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; EMIF_UNALIGNED_PREAMBLE_SUPPORT  ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; EMIF_BYPASS_OCT_DDIO             ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_2X_FF                        ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_DQS_TRACKING                 ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; SEPERATE_LDC_FOR_WRITE_STROBE    ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; DQS_ENABLE_PHASECTRL             ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; DYNAMIC_MODE                     ; dynamic ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; OCT_SERIES_TERM_CONTROL_WIDTH    ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH  ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; DLL_WIDTH                        ; 7       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; REGULAR_WRITE_BUS_ORDERING       ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; USE_HARD_FIFOS                   ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; CALIBRATION_SUPPORT              ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_DQSIN_FOR_VFIFO_READ         ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; HHP_HPS                          ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_LDC_AS_LOW_SKEW_CLOCK        ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; DLL_USE_2X_CLK                   ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; DQS_ENABLE_AFTER_T7              ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; LFIFO_OCT_EN_MASK                ; -1      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value ; Type                                                                                                                                                                                                                                                                                                                            ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ;       ; String                                                                                                                                                                                                                                                                                                                          ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+----------------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value   ; Type                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIN_WIDTH                        ; 8       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; PIN_TYPE                         ; bidir   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_INPUT_PHASE_ALIGNMENT        ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_OUTPUT_PHASE_ALIGNMENT       ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_HALF_RATE_INPUT              ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_HALF_RATE_OUTPUT             ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; DIFFERENTIAL_CAPTURE_STROBE      ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; SEPARATE_CAPTURE_STROBE          ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; INPUT_FREQ                       ; 400.0   ; Signed Float                                                                                                                                                                                                                                                                                                                                                                              ;
; INPUT_FREQ_PS                    ; 2500 ps ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; DELAY_CHAIN_BUFFER_MODE          ; high    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; DQS_PHASE_SETTING                ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; DQS_PHASE_SHIFT                  ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; DQS_ENABLE_PHASE_SETTING         ; 3       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; USE_DYNAMIC_CONFIG               ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; INVERT_CAPTURE_STROBE            ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; SWAP_CAPTURE_STROBE_POLARITY     ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_TERMINATION_CONTROL          ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_OCT_ENA_IN_FOR_OCT           ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_DQS_ENABLE                   ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_IO_CONFIG                    ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_DQS_CONFIG                   ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_OFFSET_CTRL                  ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; HR_DDIO_OUT_HAS_THREE_REGS       ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_OUTPUT_STROBE                ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; DIFFERENTIAL_OUTPUT_STROBE       ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_OUTPUT_STROBE_RESET          ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_BIDIR_STROBE                 ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; REVERSE_READ_WORDS               ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; NATURAL_ALIGNMENT                ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; EXTRA_OUTPUT_WIDTH               ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; PREAMBLE_TYPE                    ; high    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_DATA_OE_FOR_OCT              ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; DQS_ENABLE_WIDTH                 ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; EMIF_UNALIGNED_PREAMBLE_SUPPORT  ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; EMIF_BYPASS_OCT_DDIO             ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_2X_FF                        ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_DQS_TRACKING                 ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; SEPERATE_LDC_FOR_WRITE_STROBE    ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; DQS_ENABLE_PHASECTRL             ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; DYNAMIC_MODE                     ; dynamic ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; OCT_SERIES_TERM_CONTROL_WIDTH    ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH  ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; DLL_WIDTH                        ; 7       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; REGULAR_WRITE_BUS_ORDERING       ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; USE_HARD_FIFOS                   ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; CALIBRATION_SUPPORT              ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_DQSIN_FOR_VFIFO_READ         ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; HHP_HPS                          ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_LDC_AS_LOW_SKEW_CLOCK        ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; DLL_USE_2X_CLK                   ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; DQS_ENABLE_AFTER_T7              ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; LFIFO_OCT_EN_MASK                ; -1      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hhp_qseq_synth_top:seq ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; APB_DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                                                                                                          ;
; APB_ADDR_WIDTH     ; 32    ; Signed Integer                                                                                                                                                                                                                          ;
; AVL_DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                                                                                                          ;
; AVL_ADDR_WIDTH     ; 16    ; Signed Integer                                                                                                                                                                                                                          ;
; AVL_MMR_DATA_WIDTH ; 32    ; Signed Integer                                                                                                                                                                                                                          ;
; AVL_MMR_ADDR_WIDTH ; 8     ; Signed Integer                                                                                                                                                                                                                          ;
; MEM_IF_DQS_WIDTH   ; 4     ; Signed Integer                                                                                                                                                                                                                          ;
; MEM_IF_DQ_WIDTH    ; 32    ; Signed Integer                                                                                                                                                                                                                          ;
; MEM_IF_DM_WIDTH    ; 4     ; Signed Integer                                                                                                                                                                                                                          ;
; MEM_IF_CS_WIDTH    ; 1     ; Signed Integer                                                                                                                                                                                                                          ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0 ;
+-----------------------------------------+------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                          ; Value                                                            ; Type                                                                                                                                                                    ;
+-----------------------------------------+------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AVL_SIZE_WIDTH                          ; 3                                                                ; Signed Integer                                                                                                                                                          ;
; AVL_ADDR_WIDTH                          ; 27                                                               ; Signed Integer                                                                                                                                                          ;
; AVL_DATA_WIDTH                          ; 64                                                               ; Signed Integer                                                                                                                                                          ;
; MEM_IF_CLK_PAIR_COUNT                   ; 1                                                                ; Signed Integer                                                                                                                                                          ;
; MEM_IF_CS_WIDTH                         ; 1                                                                ; Signed Integer                                                                                                                                                          ;
; MEM_IF_DQS_WIDTH                        ; 4                                                                ; Signed Integer                                                                                                                                                          ;
; MEM_IF_CHIP_BITS                        ; 1                                                                ; Signed Integer                                                                                                                                                          ;
; AFI_ADDR_WIDTH                          ; 15                                                               ; Signed Integer                                                                                                                                                          ;
; AFI_BANKADDR_WIDTH                      ; 3                                                                ; Signed Integer                                                                                                                                                          ;
; AFI_CONTROL_WIDTH                       ; 1                                                                ; Signed Integer                                                                                                                                                          ;
; AFI_CS_WIDTH                            ; 1                                                                ; Signed Integer                                                                                                                                                          ;
; AFI_ODT_WIDTH                           ; 1                                                                ; Signed Integer                                                                                                                                                          ;
; AFI_DM_WIDTH                            ; 8                                                                ; Signed Integer                                                                                                                                                          ;
; AFI_DQ_WIDTH                            ; 64                                                               ; Signed Integer                                                                                                                                                          ;
; AFI_WRITE_DQS_WIDTH                     ; 4                                                                ; Signed Integer                                                                                                                                                          ;
; AFI_RATE_RATIO                          ; 1                                                                ; Signed Integer                                                                                                                                                          ;
; AFI_WLAT_WIDTH                          ; 6                                                                ; Signed Integer                                                                                                                                                          ;
; AFI_RLAT_WIDTH                          ; 6                                                                ; Signed Integer                                                                                                                                                          ;
; CSR_BE_WIDTH                            ; 1                                                                ; Signed Integer                                                                                                                                                          ;
; CSR_ADDR_WIDTH                          ; 10                                                               ; Signed Integer                                                                                                                                                          ;
; CSR_DATA_WIDTH                          ; 8                                                                ; Signed Integer                                                                                                                                                          ;
; AVL_DATA_WIDTH_PORT_0                   ; 1                                                                ; Signed Integer                                                                                                                                                          ;
; AVL_DATA_WIDTH_PORT_1                   ; 1                                                                ; Signed Integer                                                                                                                                                          ;
; AVL_DATA_WIDTH_PORT_2                   ; 1                                                                ; Signed Integer                                                                                                                                                          ;
; AVL_DATA_WIDTH_PORT_3                   ; 1                                                                ; Signed Integer                                                                                                                                                          ;
; AVL_DATA_WIDTH_PORT_4                   ; 1                                                                ; Signed Integer                                                                                                                                                          ;
; AVL_DATA_WIDTH_PORT_5                   ; 1                                                                ; Signed Integer                                                                                                                                                          ;
; AVL_ADDR_WIDTH_PORT_0                   ; 1                                                                ; Signed Integer                                                                                                                                                          ;
; AVL_ADDR_WIDTH_PORT_1                   ; 1                                                                ; Signed Integer                                                                                                                                                          ;
; AVL_ADDR_WIDTH_PORT_2                   ; 1                                                                ; Signed Integer                                                                                                                                                          ;
; AVL_ADDR_WIDTH_PORT_3                   ; 1                                                                ; Signed Integer                                                                                                                                                          ;
; AVL_ADDR_WIDTH_PORT_4                   ; 1                                                                ; Signed Integer                                                                                                                                                          ;
; AVL_ADDR_WIDTH_PORT_5                   ; 1                                                                ; Signed Integer                                                                                                                                                          ;
; AVL_NUM_SYMBOLS_PORT_0                  ; 1                                                                ; Signed Integer                                                                                                                                                          ;
; AVL_NUM_SYMBOLS_PORT_1                  ; 1                                                                ; Signed Integer                                                                                                                                                          ;
; AVL_NUM_SYMBOLS_PORT_2                  ; 1                                                                ; Signed Integer                                                                                                                                                          ;
; AVL_NUM_SYMBOLS_PORT_3                  ; 1                                                                ; Signed Integer                                                                                                                                                          ;
; AVL_NUM_SYMBOLS_PORT_4                  ; 1                                                                ; Signed Integer                                                                                                                                                          ;
; AVL_NUM_SYMBOLS_PORT_5                  ; 1                                                                ; Signed Integer                                                                                                                                                          ;
; LSB_WFIFO_PORT_0                        ; 5                                                                ; Signed Integer                                                                                                                                                          ;
; MSB_WFIFO_PORT_0                        ; 5                                                                ; Signed Integer                                                                                                                                                          ;
; LSB_RFIFO_PORT_0                        ; 5                                                                ; Signed Integer                                                                                                                                                          ;
; MSB_RFIFO_PORT_0                        ; 5                                                                ; Signed Integer                                                                                                                                                          ;
; LSB_WFIFO_PORT_1                        ; 5                                                                ; Signed Integer                                                                                                                                                          ;
; MSB_WFIFO_PORT_1                        ; 5                                                                ; Signed Integer                                                                                                                                                          ;
; LSB_RFIFO_PORT_1                        ; 5                                                                ; Signed Integer                                                                                                                                                          ;
; MSB_RFIFO_PORT_1                        ; 5                                                                ; Signed Integer                                                                                                                                                          ;
; LSB_WFIFO_PORT_2                        ; 5                                                                ; Signed Integer                                                                                                                                                          ;
; MSB_WFIFO_PORT_2                        ; 5                                                                ; Signed Integer                                                                                                                                                          ;
; LSB_RFIFO_PORT_2                        ; 5                                                                ; Signed Integer                                                                                                                                                          ;
; MSB_RFIFO_PORT_2                        ; 5                                                                ; Signed Integer                                                                                                                                                          ;
; LSB_WFIFO_PORT_3                        ; 5                                                                ; Signed Integer                                                                                                                                                          ;
; MSB_WFIFO_PORT_3                        ; 5                                                                ; Signed Integer                                                                                                                                                          ;
; LSB_RFIFO_PORT_3                        ; 5                                                                ; Signed Integer                                                                                                                                                          ;
; MSB_RFIFO_PORT_3                        ; 5                                                                ; Signed Integer                                                                                                                                                          ;
; LSB_WFIFO_PORT_4                        ; 5                                                                ; Signed Integer                                                                                                                                                          ;
; MSB_WFIFO_PORT_4                        ; 5                                                                ; Signed Integer                                                                                                                                                          ;
; LSB_RFIFO_PORT_4                        ; 5                                                                ; Signed Integer                                                                                                                                                          ;
; MSB_RFIFO_PORT_4                        ; 5                                                                ; Signed Integer                                                                                                                                                          ;
; LSB_WFIFO_PORT_5                        ; 5                                                                ; Signed Integer                                                                                                                                                          ;
; MSB_WFIFO_PORT_5                        ; 5                                                                ; Signed Integer                                                                                                                                                          ;
; LSB_RFIFO_PORT_5                        ; 5                                                                ; Signed Integer                                                                                                                                                          ;
; MSB_RFIFO_PORT_5                        ; 5                                                                ; Signed Integer                                                                                                                                                          ;
; HARD_PHY                                ; 1                                                                ; Signed Integer                                                                                                                                                          ;
; ENUM_ATTR_COUNTER_ONE_RESET             ; DISABLED                                                         ; String                                                                                                                                                                  ;
; ENUM_ATTR_COUNTER_ZERO_RESET            ; DISABLED                                                         ; String                                                                                                                                                                  ;
; ENUM_ATTR_STATIC_CONFIG_VALID           ; DISABLED                                                         ; String                                                                                                                                                                  ;
; ENUM_AUTO_PCH_ENABLE_0                  ; DISABLED                                                         ; String                                                                                                                                                                  ;
; ENUM_AUTO_PCH_ENABLE_1                  ; DISABLED                                                         ; String                                                                                                                                                                  ;
; ENUM_AUTO_PCH_ENABLE_2                  ; DISABLED                                                         ; String                                                                                                                                                                  ;
; ENUM_AUTO_PCH_ENABLE_3                  ; DISABLED                                                         ; String                                                                                                                                                                  ;
; ENUM_AUTO_PCH_ENABLE_4                  ; DISABLED                                                         ; String                                                                                                                                                                  ;
; ENUM_AUTO_PCH_ENABLE_5                  ; DISABLED                                                         ; String                                                                                                                                                                  ;
; ENUM_CAL_REQ                            ; DISABLED                                                         ; String                                                                                                                                                                  ;
; ENUM_CFG_BURST_LENGTH                   ; BL_8                                                             ; String                                                                                                                                                                  ;
; ENUM_CFG_INTERFACE_WIDTH                ; DWIDTH_32                                                        ; String                                                                                                                                                                  ;
; ENUM_CFG_SELF_RFSH_EXIT_CYCLES          ; SELF_RFSH_EXIT_CYCLES_512                                        ; String                                                                                                                                                                  ;
; ENUM_CFG_STARVE_LIMIT                   ; STARVE_LIMIT_10                                                  ; String                                                                                                                                                                  ;
; ENUM_CFG_TYPE                           ; DDR3                                                             ; String                                                                                                                                                                  ;
; ENUM_CLOCK_OFF_0                        ; DISABLED                                                         ; String                                                                                                                                                                  ;
; ENUM_CLOCK_OFF_1                        ; DISABLED                                                         ; String                                                                                                                                                                  ;
; ENUM_CLOCK_OFF_2                        ; DISABLED                                                         ; String                                                                                                                                                                  ;
; ENUM_CLOCK_OFF_3                        ; DISABLED                                                         ; String                                                                                                                                                                  ;
; ENUM_CLOCK_OFF_4                        ; DISABLED                                                         ; String                                                                                                                                                                  ;
; ENUM_CLOCK_OFF_5                        ; DISABLED                                                         ; String                                                                                                                                                                  ;
; ENUM_CLR_INTR                           ; NO_CLR_INTR                                                      ; String                                                                                                                                                                  ;
; ENUM_CMD_PORT_IN_USE_0                  ; FALSE                                                            ; String                                                                                                                                                                  ;
; ENUM_CMD_PORT_IN_USE_1                  ; FALSE                                                            ; String                                                                                                                                                                  ;
; ENUM_CMD_PORT_IN_USE_2                  ; FALSE                                                            ; String                                                                                                                                                                  ;
; ENUM_CMD_PORT_IN_USE_3                  ; FALSE                                                            ; String                                                                                                                                                                  ;
; ENUM_CMD_PORT_IN_USE_4                  ; FALSE                                                            ; String                                                                                                                                                                  ;
; ENUM_CMD_PORT_IN_USE_5                  ; FALSE                                                            ; String                                                                                                                                                                  ;
; ENUM_CPORT0_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                                                                  ;
; ENUM_CPORT0_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                                                                  ;
; ENUM_CPORT0_TYPE                        ; DISABLE                                                          ; String                                                                                                                                                                  ;
; ENUM_CPORT0_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                                                                  ;
; ENUM_CPORT1_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                                                                  ;
; ENUM_CPORT1_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                                                                  ;
; ENUM_CPORT1_TYPE                        ; DISABLE                                                          ; String                                                                                                                                                                  ;
; ENUM_CPORT1_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                                                                  ;
; ENUM_CPORT2_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                                                                  ;
; ENUM_CPORT2_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                                                                  ;
; ENUM_CPORT2_TYPE                        ; DISABLE                                                          ; String                                                                                                                                                                  ;
; ENUM_CPORT2_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                                                                  ;
; ENUM_CPORT3_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                                                                  ;
; ENUM_CPORT3_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                                                                  ;
; ENUM_CPORT3_TYPE                        ; DISABLE                                                          ; String                                                                                                                                                                  ;
; ENUM_CPORT3_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                                                                  ;
; ENUM_CPORT4_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                                                                  ;
; ENUM_CPORT4_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                                                                  ;
; ENUM_CPORT4_TYPE                        ; DISABLE                                                          ; String                                                                                                                                                                  ;
; ENUM_CPORT4_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                                                                  ;
; ENUM_CPORT5_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                                                                  ;
; ENUM_CPORT5_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                                                                  ;
; ENUM_CPORT5_TYPE                        ; DISABLE                                                          ; String                                                                                                                                                                  ;
; ENUM_CPORT5_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                                                                  ;
; ENUM_CTL_ADDR_ORDER                     ; CHIP_ROW_BANK_COL                                                ; String                                                                                                                                                                  ;
; ENUM_CTL_ECC_ENABLED                    ; CTL_ECC_DISABLED                                                 ; String                                                                                                                                                                  ;
; ENUM_CTL_ECC_RMW_ENABLED                ; CTL_ECC_RMW_DISABLED                                             ; String                                                                                                                                                                  ;
; ENUM_CTL_REGDIMM_ENABLED                ; REGDIMM_DISABLED                                                 ; String                                                                                                                                                                  ;
; ENUM_CTL_USR_REFRESH                    ; CTL_USR_REFRESH_DISABLED                                         ; String                                                                                                                                                                  ;
; ENUM_CTRL_WIDTH                         ; DATA_WIDTH_64_BIT                                                ; String                                                                                                                                                                  ;
; ENUM_DELAY_BONDING                      ; BONDING_LATENCY_0                                                ; String                                                                                                                                                                  ;
; ENUM_DFX_BYPASS_ENABLE                  ; DFX_BYPASS_DISABLED                                              ; String                                                                                                                                                                  ;
; ENUM_DISABLE_MERGING                    ; MERGING_ENABLED                                                  ; String                                                                                                                                                                  ;
; ENUM_ECC_DQ_WIDTH                       ; ECC_DQ_WIDTH_0                                                   ; String                                                                                                                                                                  ;
; ENUM_ENABLE_ATPG                        ; DISABLED                                                         ; String                                                                                                                                                                  ;
; ENUM_ENABLE_BONDING_0                   ; DISABLED                                                         ; String                                                                                                                                                                  ;
; ENUM_ENABLE_BONDING_1                   ; DISABLED                                                         ; String                                                                                                                                                                  ;
; ENUM_ENABLE_BONDING_2                   ; DISABLED                                                         ; String                                                                                                                                                                  ;
; ENUM_ENABLE_BONDING_3                   ; DISABLED                                                         ; String                                                                                                                                                                  ;
; ENUM_ENABLE_BONDING_4                   ; DISABLED                                                         ; String                                                                                                                                                                  ;
; ENUM_ENABLE_BONDING_5                   ; DISABLED                                                         ; String                                                                                                                                                                  ;
; ENUM_ENABLE_BONDING_WRAPBACK            ; DISABLED                                                         ; String                                                                                                                                                                  ;
; ENUM_ENABLE_DQS_TRACKING                ; ENABLED                                                          ; String                                                                                                                                                                  ;
; ENUM_ENABLE_ECC_CODE_OVERWRITES         ; DISABLED                                                         ; String                                                                                                                                                                  ;
; ENUM_ENABLE_FAST_EXIT_PPD               ; DISABLED                                                         ; String                                                                                                                                                                  ;
; ENUM_ENABLE_INTR                        ; DISABLED                                                         ; String                                                                                                                                                                  ;
; ENUM_ENABLE_NO_DM                       ; DISABLED                                                         ; String                                                                                                                                                                  ;
; ENUM_ENABLE_PIPELINEGLOBAL              ; DISABLED                                                         ; String                                                                                                                                                                  ;
; ENUM_GANGED_ARF                         ; DISABLED                                                         ; String                                                                                                                                                                  ;
; ENUM_GEN_DBE                            ; GEN_DBE_DISABLED                                                 ; String                                                                                                                                                                  ;
; ENUM_GEN_SBE                            ; GEN_SBE_DISABLED                                                 ; String                                                                                                                                                                  ;
; ENUM_INC_SYNC                           ; FIFO_SET_2                                                       ; String                                                                                                                                                                  ;
; ENUM_LOCAL_IF_CS_WIDTH                  ; ADDR_WIDTH_0                                                     ; String                                                                                                                                                                  ;
; ENUM_MASK_CORR_DROPPED_INTR             ; DISABLED                                                         ; String                                                                                                                                                                  ;
; ENUM_MASK_DBE_INTR                      ; DISABLED                                                         ; String                                                                                                                                                                  ;
; ENUM_MASK_SBE_INTR                      ; DISABLED                                                         ; String                                                                                                                                                                  ;
; ENUM_MEM_IF_AL                          ; AL_0                                                             ; String                                                                                                                                                                  ;
; ENUM_MEM_IF_BANKADDR_WIDTH              ; ADDR_WIDTH_3                                                     ; String                                                                                                                                                                  ;
; ENUM_MEM_IF_BURSTLENGTH                 ; MEM_IF_BURSTLENGTH_8                                             ; String                                                                                                                                                                  ;
; ENUM_MEM_IF_COLADDR_WIDTH               ; ADDR_WIDTH_10                                                    ; String                                                                                                                                                                  ;
; ENUM_MEM_IF_CS_PER_RANK                 ; MEM_IF_CS_PER_RANK_1                                             ; String                                                                                                                                                                  ;
; ENUM_MEM_IF_CS_WIDTH                    ; MEM_IF_CS_WIDTH_1                                                ; String                                                                                                                                                                  ;
; ENUM_MEM_IF_DQ_PER_CHIP                 ; MEM_IF_DQ_PER_CHIP_8                                             ; String                                                                                                                                                                  ;
; ENUM_MEM_IF_DQS_WIDTH                   ; DQS_WIDTH_4                                                      ; String                                                                                                                                                                  ;
; ENUM_MEM_IF_DWIDTH                      ; MEM_IF_DWIDTH_32                                                 ; String                                                                                                                                                                  ;
; ENUM_MEM_IF_MEMTYPE                     ; DDR3_SDRAM                                                       ; String                                                                                                                                                                  ;
; ENUM_MEM_IF_ROWADDR_WIDTH               ; ADDR_WIDTH_15                                                    ; String                                                                                                                                                                  ;
; ENUM_MEM_IF_SPEEDBIN                    ; DDR3_1600_8_8_8                                                  ; String                                                                                                                                                                  ;
; ENUM_MEM_IF_TCCD                        ; TCCD_4                                                           ; String                                                                                                                                                                  ;
; ENUM_MEM_IF_TCL                         ; TCL_11                                                           ; String                                                                                                                                                                  ;
; ENUM_MEM_IF_TCWL                        ; TCWL_8                                                           ; String                                                                                                                                                                  ;
; ENUM_MEM_IF_TFAW                        ; TFAW_12                                                          ; String                                                                                                                                                                  ;
; ENUM_MEM_IF_TMRD                        ; TMRD_4                                                           ; String                                                                                                                                                                  ;
; ENUM_MEM_IF_TRAS                        ; TRAS_14                                                          ; String                                                                                                                                                                  ;
; ENUM_MEM_IF_TRC                         ; TRC_20                                                           ; String                                                                                                                                                                  ;
; ENUM_MEM_IF_TRCD                        ; TRCD_6                                                           ; String                                                                                                                                                                  ;
; ENUM_MEM_IF_TRP                         ; TRP_6                                                            ; String                                                                                                                                                                  ;
; ENUM_MEM_IF_TRRD                        ; TRRD_3                                                           ; String                                                                                                                                                                  ;
; ENUM_MEM_IF_TRTP                        ; TRTP_3                                                           ; String                                                                                                                                                                  ;
; ENUM_MEM_IF_TWR                         ; TWR_6                                                            ; String                                                                                                                                                                  ;
; ENUM_MEM_IF_TWTR                        ; TWTR_4                                                           ; String                                                                                                                                                                  ;
; ENUM_MMR_CFG_MEM_BL                     ; MP_BL_8                                                          ; String                                                                                                                                                                  ;
; ENUM_OUTPUT_REGD                        ; DISABLED                                                         ; String                                                                                                                                                                  ;
; ENUM_PDN_EXIT_CYCLES                    ; SLOW_EXIT                                                        ; String                                                                                                                                                                  ;
; ENUM_PORT0_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                                                                                  ;
; ENUM_PORT1_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                                                                                  ;
; ENUM_PORT2_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                                                                                  ;
; ENUM_PORT3_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                                                                                  ;
; ENUM_PORT4_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                                                                                  ;
; ENUM_PORT5_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_0_0                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_0_1                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_0_2                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_0_3                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_0_4                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_0_5                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_1_0                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_1_1                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_1_2                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_1_3                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_1_4                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_1_5                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_2_0                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_2_1                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_2_2                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_2_3                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_2_4                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_2_5                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_3_0                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_3_1                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_3_2                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_3_3                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_3_4                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_3_5                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_4_0                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_4_1                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_4_2                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_4_3                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_4_4                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_4_5                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_5_0                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_5_1                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_5_2                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_5_3                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_5_4                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_5_5                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_6_0                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_6_1                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_6_2                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_6_3                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_6_4                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_6_5                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_7_0                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_7_1                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_7_2                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_7_3                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_7_4                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_7_5                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_RCFG_STATIC_WEIGHT_0               ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_RCFG_STATIC_WEIGHT_1               ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_RCFG_STATIC_WEIGHT_2               ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_RCFG_STATIC_WEIGHT_3               ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_RCFG_STATIC_WEIGHT_4               ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_RCFG_STATIC_WEIGHT_5               ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_RCFG_USER_PRIORITY_0               ; PRIORITY_1                                                       ; String                                                                                                                                                                  ;
; ENUM_RCFG_USER_PRIORITY_1               ; PRIORITY_1                                                       ; String                                                                                                                                                                  ;
; ENUM_RCFG_USER_PRIORITY_2               ; PRIORITY_1                                                       ; String                                                                                                                                                                  ;
; ENUM_RCFG_USER_PRIORITY_3               ; PRIORITY_1                                                       ; String                                                                                                                                                                  ;
; ENUM_RCFG_USER_PRIORITY_4               ; PRIORITY_1                                                       ; String                                                                                                                                                                  ;
; ENUM_RCFG_USER_PRIORITY_5               ; PRIORITY_1                                                       ; String                                                                                                                                                                  ;
; ENUM_RD_DWIDTH_0                        ; DWIDTH_0                                                         ; String                                                                                                                                                                  ;
; ENUM_RD_DWIDTH_1                        ; DWIDTH_0                                                         ; String                                                                                                                                                                  ;
; ENUM_RD_DWIDTH_2                        ; DWIDTH_0                                                         ; String                                                                                                                                                                  ;
; ENUM_RD_DWIDTH_3                        ; DWIDTH_0                                                         ; String                                                                                                                                                                  ;
; ENUM_RD_DWIDTH_4                        ; DWIDTH_0                                                         ; String                                                                                                                                                                  ;
; ENUM_RD_DWIDTH_5                        ; DWIDTH_0                                                         ; String                                                                                                                                                                  ;
; ENUM_RD_FIFO_IN_USE_0                   ; FALSE                                                            ; String                                                                                                                                                                  ;
; ENUM_RD_FIFO_IN_USE_1                   ; FALSE                                                            ; String                                                                                                                                                                  ;
; ENUM_RD_FIFO_IN_USE_2                   ; FALSE                                                            ; String                                                                                                                                                                  ;
; ENUM_RD_FIFO_IN_USE_3                   ; FALSE                                                            ; String                                                                                                                                                                  ;
; ENUM_RD_PORT_INFO_0                     ; USE_NO                                                           ; String                                                                                                                                                                  ;
; ENUM_RD_PORT_INFO_1                     ; USE_NO                                                           ; String                                                                                                                                                                  ;
; ENUM_RD_PORT_INFO_2                     ; USE_NO                                                           ; String                                                                                                                                                                  ;
; ENUM_RD_PORT_INFO_3                     ; USE_NO                                                           ; String                                                                                                                                                                  ;
; ENUM_RD_PORT_INFO_4                     ; USE_NO                                                           ; String                                                                                                                                                                  ;
; ENUM_RD_PORT_INFO_5                     ; USE_NO                                                           ; String                                                                                                                                                                  ;
; ENUM_READ_ODT_CHIP                      ; ODT_DISABLED                                                     ; String                                                                                                                                                                  ;
; ENUM_REORDER_DATA                       ; DATA_REORDERING                                                  ; String                                                                                                                                                                  ;
; ENUM_RFIFO0_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                                                                  ;
; ENUM_RFIFO1_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                                                                  ;
; ENUM_RFIFO2_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                                                                  ;
; ENUM_RFIFO3_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                                                                  ;
; ENUM_SINGLE_READY_0                     ; CONCATENATE_RDY                                                  ; String                                                                                                                                                                  ;
; ENUM_SINGLE_READY_1                     ; CONCATENATE_RDY                                                  ; String                                                                                                                                                                  ;
; ENUM_SINGLE_READY_2                     ; CONCATENATE_RDY                                                  ; String                                                                                                                                                                  ;
; ENUM_SINGLE_READY_3                     ; CONCATENATE_RDY                                                  ; String                                                                                                                                                                  ;
; ENUM_STATIC_WEIGHT_0                    ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_STATIC_WEIGHT_1                    ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_STATIC_WEIGHT_2                    ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_STATIC_WEIGHT_3                    ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_STATIC_WEIGHT_4                    ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_STATIC_WEIGHT_5                    ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_SYNC_MODE_0                        ; ASYNCHRONOUS                                                     ; String                                                                                                                                                                  ;
; ENUM_SYNC_MODE_1                        ; ASYNCHRONOUS                                                     ; String                                                                                                                                                                  ;
; ENUM_SYNC_MODE_2                        ; ASYNCHRONOUS                                                     ; String                                                                                                                                                                  ;
; ENUM_SYNC_MODE_3                        ; ASYNCHRONOUS                                                     ; String                                                                                                                                                                  ;
; ENUM_SYNC_MODE_4                        ; ASYNCHRONOUS                                                     ; String                                                                                                                                                                  ;
; ENUM_SYNC_MODE_5                        ; ASYNCHRONOUS                                                     ; String                                                                                                                                                                  ;
; ENUM_TEST_MODE                          ; NORMAL_MODE                                                      ; String                                                                                                                                                                  ;
; ENUM_THLD_JAR1_0                        ; THRESHOLD_32                                                     ; String                                                                                                                                                                  ;
; ENUM_THLD_JAR1_1                        ; THRESHOLD_32                                                     ; String                                                                                                                                                                  ;
; ENUM_THLD_JAR1_2                        ; THRESHOLD_32                                                     ; String                                                                                                                                                                  ;
; ENUM_THLD_JAR1_3                        ; THRESHOLD_32                                                     ; String                                                                                                                                                                  ;
; ENUM_THLD_JAR1_4                        ; THRESHOLD_32                                                     ; String                                                                                                                                                                  ;
; ENUM_THLD_JAR1_5                        ; THRESHOLD_32                                                     ; String                                                                                                                                                                  ;
; ENUM_THLD_JAR2_0                        ; THRESHOLD_16                                                     ; String                                                                                                                                                                  ;
; ENUM_THLD_JAR2_1                        ; THRESHOLD_16                                                     ; String                                                                                                                                                                  ;
; ENUM_THLD_JAR2_2                        ; THRESHOLD_16                                                     ; String                                                                                                                                                                  ;
; ENUM_THLD_JAR2_3                        ; THRESHOLD_16                                                     ; String                                                                                                                                                                  ;
; ENUM_THLD_JAR2_4                        ; THRESHOLD_16                                                     ; String                                                                                                                                                                  ;
; ENUM_THLD_JAR2_5                        ; THRESHOLD_16                                                     ; String                                                                                                                                                                  ;
; ENUM_USE_ALMOST_EMPTY_0                 ; EMPTY                                                            ; String                                                                                                                                                                  ;
; ENUM_USE_ALMOST_EMPTY_1                 ; EMPTY                                                            ; String                                                                                                                                                                  ;
; ENUM_USE_ALMOST_EMPTY_2                 ; EMPTY                                                            ; String                                                                                                                                                                  ;
; ENUM_USE_ALMOST_EMPTY_3                 ; EMPTY                                                            ; String                                                                                                                                                                  ;
; ENUM_USER_ECC_EN                        ; DISABLE                                                          ; String                                                                                                                                                                  ;
; ENUM_USER_PRIORITY_0                    ; PRIORITY_1                                                       ; String                                                                                                                                                                  ;
; ENUM_USER_PRIORITY_1                    ; PRIORITY_1                                                       ; String                                                                                                                                                                  ;
; ENUM_USER_PRIORITY_2                    ; PRIORITY_1                                                       ; String                                                                                                                                                                  ;
; ENUM_USER_PRIORITY_3                    ; PRIORITY_1                                                       ; String                                                                                                                                                                  ;
; ENUM_USER_PRIORITY_4                    ; PRIORITY_1                                                       ; String                                                                                                                                                                  ;
; ENUM_USER_PRIORITY_5                    ; PRIORITY_1                                                       ; String                                                                                                                                                                  ;
; ENUM_WFIFO0_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                                                                  ;
; ENUM_WFIFO0_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                                                                  ;
; ENUM_WFIFO1_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                                                                  ;
; ENUM_WFIFO1_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                                                                  ;
; ENUM_WFIFO2_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                                                                  ;
; ENUM_WFIFO2_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                                                                  ;
; ENUM_WFIFO3_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                                                                  ;
; ENUM_WFIFO3_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                                                                  ;
; ENUM_WR_DWIDTH_0                        ; DWIDTH_0                                                         ; String                                                                                                                                                                  ;
; ENUM_WR_DWIDTH_1                        ; DWIDTH_0                                                         ; String                                                                                                                                                                  ;
; ENUM_WR_DWIDTH_2                        ; DWIDTH_0                                                         ; String                                                                                                                                                                  ;
; ENUM_WR_DWIDTH_3                        ; DWIDTH_0                                                         ; String                                                                                                                                                                  ;
; ENUM_WR_DWIDTH_4                        ; DWIDTH_0                                                         ; String                                                                                                                                                                  ;
; ENUM_WR_DWIDTH_5                        ; DWIDTH_0                                                         ; String                                                                                                                                                                  ;
; ENUM_WR_FIFO_IN_USE_0                   ; FALSE                                                            ; String                                                                                                                                                                  ;
; ENUM_WR_FIFO_IN_USE_1                   ; FALSE                                                            ; String                                                                                                                                                                  ;
; ENUM_WR_FIFO_IN_USE_2                   ; FALSE                                                            ; String                                                                                                                                                                  ;
; ENUM_WR_FIFO_IN_USE_3                   ; FALSE                                                            ; String                                                                                                                                                                  ;
; ENUM_WR_PORT_INFO_0                     ; USE_NO                                                           ; String                                                                                                                                                                  ;
; ENUM_WR_PORT_INFO_1                     ; USE_NO                                                           ; String                                                                                                                                                                  ;
; ENUM_WR_PORT_INFO_2                     ; USE_NO                                                           ; String                                                                                                                                                                  ;
; ENUM_WR_PORT_INFO_3                     ; USE_NO                                                           ; String                                                                                                                                                                  ;
; ENUM_WR_PORT_INFO_4                     ; USE_NO                                                           ; String                                                                                                                                                                  ;
; ENUM_WR_PORT_INFO_5                     ; USE_NO                                                           ; String                                                                                                                                                                  ;
; ENUM_WRITE_ODT_CHIP                     ; WRITE_CHIP0_ODT0_CHIP1                                           ; String                                                                                                                                                                  ;
; ENUM_ENABLE_BURST_INTERRUPT             ; DISABLED                                                         ; String                                                                                                                                                                  ;
; ENUM_ENABLE_BURST_TERMINATE             ; DISABLED                                                         ; String                                                                                                                                                                  ;
; INTG_POWER_SAVING_EXIT_CYCLES           ; 5                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_MEM_CLK_ENTRY_CYCLES               ; 10                                                               ; Signed Integer                                                                                                                                                          ;
; INTG_PRIORITY_REMAP                     ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_MEM_AUTO_PD_CYCLES                 ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_CYC_TO_RLD_JARS_0                  ; 1                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_CYC_TO_RLD_JARS_1                  ; 1                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_CYC_TO_RLD_JARS_2                  ; 1                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_CYC_TO_RLD_JARS_3                  ; 1                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_CYC_TO_RLD_JARS_4                  ; 1                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_CYC_TO_RLD_JARS_5                  ; 1                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_EXTRA_CTL_CLK_ACT_TO_ACT           ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_EXTRA_CTL_CLK_ACT_TO_PCH           ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_EXTRA_CTL_CLK_ACT_TO_RDWR          ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_EXTRA_CTL_CLK_ARF_PERIOD           ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_EXTRA_CTL_CLK_ARF_TO_VALID         ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT      ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_EXTRA_CTL_CLK_PCH_ALL_TO_VALID     ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_EXTRA_CTL_CLK_PCH_TO_VALID         ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_EXTRA_CTL_CLK_PDN_PERIOD           ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_EXTRA_CTL_CLK_PDN_TO_VALID         ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_EXTRA_CTL_CLK_RD_AP_TO_VALID       ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_EXTRA_CTL_CLK_RD_TO_PCH            ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_EXTRA_CTL_CLK_RD_TO_RD             ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP   ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_EXTRA_CTL_CLK_RD_TO_WR             ; 2                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_EXTRA_CTL_CLK_RD_TO_WR_BC          ; 2                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP   ; 2                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_EXTRA_CTL_CLK_SRF_TO_VALID         ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL        ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_EXTRA_CTL_CLK_WR_AP_TO_VALID       ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_EXTRA_CTL_CLK_WR_TO_PCH            ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_EXTRA_CTL_CLK_WR_TO_RD             ; 3                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_EXTRA_CTL_CLK_WR_TO_RD_BC          ; 3                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP   ; 3                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_EXTRA_CTL_CLK_WR_TO_WR             ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP   ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_MEM_IF_TREFI                       ; 3120                                                             ; Signed Integer                                                                                                                                                          ;
; INTG_MEM_IF_TRFC                        ; 104                                                              ; Signed Integer                                                                                                                                                          ;
; INTG_RCFG_SUM_WT_PRIORITY_0             ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_RCFG_SUM_WT_PRIORITY_1             ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_RCFG_SUM_WT_PRIORITY_2             ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_RCFG_SUM_WT_PRIORITY_3             ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_RCFG_SUM_WT_PRIORITY_4             ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_RCFG_SUM_WT_PRIORITY_5             ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_RCFG_SUM_WT_PRIORITY_6             ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_RCFG_SUM_WT_PRIORITY_7             ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_SUM_WT_PRIORITY_0                  ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_SUM_WT_PRIORITY_1                  ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_SUM_WT_PRIORITY_2                  ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_SUM_WT_PRIORITY_3                  ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_SUM_WT_PRIORITY_4                  ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_SUM_WT_PRIORITY_5                  ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_SUM_WT_PRIORITY_6                  ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_SUM_WT_PRIORITY_7                  ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; VECT_ATTR_COUNTER_ONE_MASK              ; 0000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary                                                                                                                                                         ;
; VECT_ATTR_COUNTER_ONE_MATCH             ; 0000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary                                                                                                                                                         ;
; VECT_ATTR_COUNTER_ZERO_MASK             ; 0000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary                                                                                                                                                         ;
; VECT_ATTR_COUNTER_ZERO_MATCH            ; 0000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary                                                                                                                                                         ;
; VECT_ATTR_DEBUG_SELECT_BYTE             ; 00000000000000000000000000000000                                 ; Unsigned Binary                                                                                                                                                         ;
+-----------------------------------------+------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct ;
+------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value ; Type                                                                                                                                                                                                                          ;
+------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OCT_TERM_CONTROL_WIDTH ; 16    ; Signed Integer                                                                                                                                                                                                                ;
+------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll ;
+----------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name             ; Value   ; Type                                                                                                                                                                                                                    ;
+----------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH       ; 7       ; Signed Integer                                                                                                                                                                                                          ;
; DELAY_BUFFER_MODE          ; HIGH    ; String                                                                                                                                                                                                                  ;
; DELAY_CHAIN_LENGTH         ; 8       ; Signed Integer                                                                                                                                                                                                          ;
; DLL_INPUT_FREQUENCY_PS_STR ; 2500 ps ; String                                                                                                                                                                                                                  ;
; DLL_OFFSET_CTRL_WIDTH      ; 6       ; Signed Integer                                                                                                                                                                                                          ;
+----------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_Onchip_SRAM:onchip_sram|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                          ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                       ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                       ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                       ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                ;
; WIDTHAD_B                          ; 8                    ; Signed Integer                                                                ;
; NUMWORDS_B                         ; 256                  ; Signed Integer                                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                       ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                                ;
; WIDTH_BYTEENA_B                    ; 4                    ; Signed Integer                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                       ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                       ;
; MAXIMUM_DEPTH                      ; 256                  ; Signed Integer                                                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                       ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_1k52      ; Untyped                                                                       ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_System_PLL:system_pll|Computer_System_System_PLL_sys_pll:sys_pll|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                                                                                             ;
+--------------------------------------+------------------------+------------------------------------------------------------------------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                                                                                           ;
; fractional_vco_multiplier            ; false                  ; String                                                                                                           ;
; pll_type                             ; General                ; String                                                                                                           ;
; pll_subtype                          ; General                ; String                                                                                                           ;
; number_of_clocks                     ; 2                      ; Signed Integer                                                                                                   ;
; operation_mode                       ; direct                 ; String                                                                                                           ;
; deserialization_factor               ; 4                      ; Signed Integer                                                                                                   ;
; data_rate                            ; 0                      ; Signed Integer                                                                                                   ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                                                                                   ;
; output_clock_frequency0              ; 100.000000 MHz         ; String                                                                                                           ;
; phase_shift0                         ; 0 ps                   ; String                                                                                                           ;
; duty_cycle0                          ; 50                     ; Signed Integer                                                                                                   ;
; output_clock_frequency1              ; 100.000000 MHz         ; String                                                                                                           ;
; phase_shift1                         ; -3000 ps               ; String                                                                                                           ;
; duty_cycle1                          ; 50                     ; Signed Integer                                                                                                   ;
; output_clock_frequency2              ; 0 MHz                  ; String                                                                                                           ;
; phase_shift2                         ; 0 ps                   ; String                                                                                                           ;
; duty_cycle2                          ; 50                     ; Signed Integer                                                                                                   ;
; output_clock_frequency3              ; 0 MHz                  ; String                                                                                                           ;
; phase_shift3                         ; 0 ps                   ; String                                                                                                           ;
; duty_cycle3                          ; 50                     ; Signed Integer                                                                                                   ;
; output_clock_frequency4              ; 0 MHz                  ; String                                                                                                           ;
; phase_shift4                         ; 0 ps                   ; String                                                                                                           ;
; duty_cycle4                          ; 50                     ; Signed Integer                                                                                                   ;
; output_clock_frequency5              ; 0 MHz                  ; String                                                                                                           ;
; phase_shift5                         ; 0 ps                   ; String                                                                                                           ;
; duty_cycle5                          ; 50                     ; Signed Integer                                                                                                   ;
; output_clock_frequency6              ; 0 MHz                  ; String                                                                                                           ;
; phase_shift6                         ; 0 ps                   ; String                                                                                                           ;
; duty_cycle6                          ; 50                     ; Signed Integer                                                                                                   ;
; output_clock_frequency7              ; 0 MHz                  ; String                                                                                                           ;
; phase_shift7                         ; 0 ps                   ; String                                                                                                           ;
; duty_cycle7                          ; 50                     ; Signed Integer                                                                                                   ;
; output_clock_frequency8              ; 0 MHz                  ; String                                                                                                           ;
; phase_shift8                         ; 0 ps                   ; String                                                                                                           ;
; duty_cycle8                          ; 50                     ; Signed Integer                                                                                                   ;
; output_clock_frequency9              ; 0 MHz                  ; String                                                                                                           ;
; phase_shift9                         ; 0 ps                   ; String                                                                                                           ;
; duty_cycle9                          ; 50                     ; Signed Integer                                                                                                   ;
; output_clock_frequency10             ; 0 MHz                  ; String                                                                                                           ;
; phase_shift10                        ; 0 ps                   ; String                                                                                                           ;
; duty_cycle10                         ; 50                     ; Signed Integer                                                                                                   ;
; output_clock_frequency11             ; 0 MHz                  ; String                                                                                                           ;
; phase_shift11                        ; 0 ps                   ; String                                                                                                           ;
; duty_cycle11                         ; 50                     ; Signed Integer                                                                                                   ;
; output_clock_frequency12             ; 0 MHz                  ; String                                                                                                           ;
; phase_shift12                        ; 0 ps                   ; String                                                                                                           ;
; duty_cycle12                         ; 50                     ; Signed Integer                                                                                                   ;
; output_clock_frequency13             ; 0 MHz                  ; String                                                                                                           ;
; phase_shift13                        ; 0 ps                   ; String                                                                                                           ;
; duty_cycle13                         ; 50                     ; Signed Integer                                                                                                   ;
; output_clock_frequency14             ; 0 MHz                  ; String                                                                                                           ;
; phase_shift14                        ; 0 ps                   ; String                                                                                                           ;
; duty_cycle14                         ; 50                     ; Signed Integer                                                                                                   ;
; output_clock_frequency15             ; 0 MHz                  ; String                                                                                                           ;
; phase_shift15                        ; 0 ps                   ; String                                                                                                           ;
; duty_cycle15                         ; 50                     ; Signed Integer                                                                                                   ;
; output_clock_frequency16             ; 0 MHz                  ; String                                                                                                           ;
; phase_shift16                        ; 0 ps                   ; String                                                                                                           ;
; duty_cycle16                         ; 50                     ; Signed Integer                                                                                                   ;
; output_clock_frequency17             ; 0 MHz                  ; String                                                                                                           ;
; phase_shift17                        ; 0 ps                   ; String                                                                                                           ;
; duty_cycle17                         ; 50                     ; Signed Integer                                                                                                   ;
; clock_name_0                         ;                        ; String                                                                                                           ;
; clock_name_1                         ;                        ; String                                                                                                           ;
; clock_name_2                         ;                        ; String                                                                                                           ;
; clock_name_3                         ;                        ; String                                                                                                           ;
; clock_name_4                         ;                        ; String                                                                                                           ;
; clock_name_5                         ;                        ; String                                                                                                           ;
; clock_name_6                         ;                        ; String                                                                                                           ;
; clock_name_7                         ;                        ; String                                                                                                           ;
; clock_name_8                         ;                        ; String                                                                                                           ;
; clock_name_global_0                  ; false                  ; String                                                                                                           ;
; clock_name_global_1                  ; false                  ; String                                                                                                           ;
; clock_name_global_2                  ; false                  ; String                                                                                                           ;
; clock_name_global_3                  ; false                  ; String                                                                                                           ;
; clock_name_global_4                  ; false                  ; String                                                                                                           ;
; clock_name_global_5                  ; false                  ; String                                                                                                           ;
; clock_name_global_6                  ; false                  ; String                                                                                                           ;
; clock_name_global_7                  ; false                  ; String                                                                                                           ;
; clock_name_global_8                  ; false                  ; String                                                                                                           ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                                                                                   ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                                                                                   ;
; m_cnt_bypass_en                      ; false                  ; String                                                                                                           ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                                                                                           ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                                                                                   ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                                                                                   ;
; n_cnt_bypass_en                      ; false                  ; String                                                                                                           ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                                                                                           ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                                                                                   ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                                                                                   ;
; c_cnt_bypass_en0                     ; false                  ; String                                                                                                           ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                                                                                           ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                                                                                           ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                                                                                   ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                                                                                   ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                                                                                   ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                                                                                   ;
; c_cnt_bypass_en1                     ; false                  ; String                                                                                                           ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                                                                                           ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                                                                                           ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                                                                                   ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                                                                                   ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                                                                                   ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                                                                                   ;
; c_cnt_bypass_en2                     ; false                  ; String                                                                                                           ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                                                                                           ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                                                                                           ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                                                                                   ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                                                                                   ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                                                                                   ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                                                                                   ;
; c_cnt_bypass_en3                     ; false                  ; String                                                                                                           ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                                                                                           ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                                                                                           ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                                                                                   ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                                                                                   ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                                                                                   ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                                                                                   ;
; c_cnt_bypass_en4                     ; false                  ; String                                                                                                           ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                                                                                           ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                                                                                           ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                                                                                   ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                                                                                   ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                                                                                   ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                                                                                   ;
; c_cnt_bypass_en5                     ; false                  ; String                                                                                                           ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                                                                                           ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                                                                                           ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                                                                                   ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                                                                                   ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                                                                                   ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                                                                                   ;
; c_cnt_bypass_en6                     ; false                  ; String                                                                                                           ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                                                                                           ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                                                                                           ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                                                                                   ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                                                                                   ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                                                                                   ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                                                                                   ;
; c_cnt_bypass_en7                     ; false                  ; String                                                                                                           ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                                                                                           ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                                                                                           ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                                                                                   ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                                                                                   ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                                                                                   ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                                                                                   ;
; c_cnt_bypass_en8                     ; false                  ; String                                                                                                           ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                                                                                           ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                                                                                           ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                                                                                   ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                                                                                   ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                                                                                   ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                                                                                   ;
; c_cnt_bypass_en9                     ; false                  ; String                                                                                                           ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                                                                                           ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                                                                                           ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                                                                                   ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                                                                                   ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                                                                                   ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                                                                                   ;
; c_cnt_bypass_en10                    ; false                  ; String                                                                                                           ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                                                                                           ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                                                                                           ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                                                                                   ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                                                                                   ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                                                                                   ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                                                                                   ;
; c_cnt_bypass_en11                    ; false                  ; String                                                                                                           ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                                                                                           ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                                                                                           ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                                                                                   ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                                                                                   ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                                                                                   ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                                                                                   ;
; c_cnt_bypass_en12                    ; false                  ; String                                                                                                           ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                                                                                           ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                                                                                           ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                                                                                   ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                                                                                   ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                                                                                   ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                                                                                   ;
; c_cnt_bypass_en13                    ; false                  ; String                                                                                                           ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                                                                                           ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                                                                                           ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                                                                                   ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                                                                                   ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                                                                                   ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                                                                                   ;
; c_cnt_bypass_en14                    ; false                  ; String                                                                                                           ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                                                                                           ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                                                                                           ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                                                                                   ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                                                                                   ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                                                                                   ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                                                                                   ;
; c_cnt_bypass_en15                    ; false                  ; String                                                                                                           ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                                                                                           ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                                                                                           ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                                                                                   ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                                                                                   ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                                                                                   ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                                                                                   ;
; c_cnt_bypass_en16                    ; false                  ; String                                                                                                           ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                                                                                           ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                                                                                           ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                                                                                   ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                                                                                   ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                                                                                   ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                                                                                   ;
; c_cnt_bypass_en17                    ; false                  ; String                                                                                                           ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                                                                                           ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                                                                                           ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                                                                                   ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                                                                                   ;
; pll_vco_div                          ; 1                      ; Signed Integer                                                                                                   ;
; pll_slf_rst                          ; false                  ; String                                                                                                           ;
; pll_bw_sel                           ; low                    ; String                                                                                                           ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                                                                                           ;
; pll_cp_current                       ; 0                      ; Signed Integer                                                                                                   ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                                                                                   ;
; pll_fractional_division              ; 1                      ; Signed Integer                                                                                                   ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                                                                                   ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                                                                                           ;
; mimic_fbclk_type                     ; gclk                   ; String                                                                                                           ;
; pll_fbclk_mux_1                      ; glb                    ; String                                                                                                           ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                                                                                           ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                                                                                           ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                                                                                   ;
; refclk1_frequency                    ; 0 MHz                  ; String                                                                                                           ;
; pll_clkin_0_src                      ; clk_0                  ; String                                                                                                           ;
; pll_clkin_1_src                      ; clk_0                  ; String                                                                                                           ;
; pll_clk_loss_sw_en                   ; false                  ; String                                                                                                           ;
; pll_auto_clk_sw_en                   ; false                  ; String                                                                                                           ;
; pll_manu_clk_sw_en                   ; false                  ; String                                                                                                           ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                                                                                   ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                                                                           ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                                                                           ;
+--------------------------------------+------------------------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_sram_s2_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                        ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 8     ; Signed Integer                                                                                                                              ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                              ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                              ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                              ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                              ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                                              ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                              ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                              ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                              ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                              ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                              ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                              ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                              ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                              ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                              ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                              ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                              ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                              ;
; UAV_ADDRESS_W                  ; 30    ; Signed Integer                                                                                                                              ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                              ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                              ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                              ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                              ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                              ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                              ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                              ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; ID_WIDTH                  ; 12    ; Signed Integer                                                                                                                                      ;
; ADDR_WIDTH                ; 30    ; Signed Integer                                                                                                                                      ;
; RDATA_WIDTH               ; 128   ; Signed Integer                                                                                                                                      ;
; WDATA_WIDTH               ; 128   ; Signed Integer                                                                                                                                      ;
; ADDR_USER_WIDTH           ; 1     ; Signed Integer                                                                                                                                      ;
; DATA_USER_WIDTH           ; 1     ; Signed Integer                                                                                                                                      ;
; AXI_LOCK_WIDTH            ; 2     ; Signed Integer                                                                                                                                      ;
; AXI_BURST_LENGTH_WIDTH    ; 4     ; Signed Integer                                                                                                                                      ;
; WRITE_ISSUING_CAPABILITY  ; 8     ; Signed Integer                                                                                                                                      ;
; READ_ISSUING_CAPABILITY   ; 8     ; Signed Integer                                                                                                                                      ;
; AXI_VERSION               ; AXI3  ; String                                                                                                                                              ;
; PKT_THREAD_ID_H           ; 220   ; Signed Integer                                                                                                                                      ;
; PKT_THREAD_ID_L           ; 209   ; Signed Integer                                                                                                                                      ;
; PKT_QOS_H                 ; 206   ; Signed Integer                                                                                                                                      ;
; PKT_QOS_L                 ; 206   ; Signed Integer                                                                                                                                      ;
; PKT_BEGIN_BURST           ; 205   ; Signed Integer                                                                                                                                      ;
; PKT_CACHE_H               ; 227   ; Signed Integer                                                                                                                                      ;
; PKT_CACHE_L               ; 224   ; Signed Integer                                                                                                                                      ;
; PKT_ADDR_SIDEBAND_H       ; 203   ; Signed Integer                                                                                                                                      ;
; PKT_ADDR_SIDEBAND_L       ; 203   ; Signed Integer                                                                                                                                      ;
; PKT_DATA_SIDEBAND_H       ; 204   ; Signed Integer                                                                                                                                      ;
; PKT_DATA_SIDEBAND_L       ; 204   ; Signed Integer                                                                                                                                      ;
; PKT_PROTECTION_H          ; 223   ; Signed Integer                                                                                                                                      ;
; PKT_PROTECTION_L          ; 221   ; Signed Integer                                                                                                                                      ;
; PKT_BURST_SIZE_H          ; 200   ; Signed Integer                                                                                                                                      ;
; PKT_BURST_SIZE_L          ; 198   ; Signed Integer                                                                                                                                      ;
; PKT_BURST_TYPE_H          ; 202   ; Signed Integer                                                                                                                                      ;
; PKT_BURST_TYPE_L          ; 201   ; Signed Integer                                                                                                                                      ;
; PKT_RESPONSE_STATUS_L     ; 228   ; Signed Integer                                                                                                                                      ;
; PKT_RESPONSE_STATUS_H     ; 229   ; Signed Integer                                                                                                                                      ;
; PKT_BURSTWRAP_H           ; 197   ; Signed Integer                                                                                                                                      ;
; PKT_BURSTWRAP_L           ; 189   ; Signed Integer                                                                                                                                      ;
; PKT_BYTE_CNT_H            ; 188   ; Signed Integer                                                                                                                                      ;
; PKT_BYTE_CNT_L            ; 180   ; Signed Integer                                                                                                                                      ;
; PKT_ADDR_H                ; 173   ; Signed Integer                                                                                                                                      ;
; PKT_ADDR_L                ; 144   ; Signed Integer                                                                                                                                      ;
; PKT_TRANS_EXCLUSIVE       ; 179   ; Signed Integer                                                                                                                                      ;
; PKT_TRANS_LOCK            ; 178   ; Signed Integer                                                                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 174   ; Signed Integer                                                                                                                                      ;
; PKT_TRANS_POSTED          ; 175   ; Signed Integer                                                                                                                                      ;
; PKT_TRANS_WRITE           ; 176   ; Signed Integer                                                                                                                                      ;
; PKT_TRANS_READ            ; 177   ; Signed Integer                                                                                                                                      ;
; PKT_DATA_H                ; 127   ; Signed Integer                                                                                                                                      ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                      ;
; PKT_BYTEEN_H              ; 143   ; Signed Integer                                                                                                                                      ;
; PKT_BYTEEN_L              ; 128   ; Signed Integer                                                                                                                                      ;
; PKT_SRC_ID_H              ; 207   ; Signed Integer                                                                                                                                      ;
; PKT_SRC_ID_L              ; 207   ; Signed Integer                                                                                                                                      ;
; PKT_DEST_ID_H             ; 208   ; Signed Integer                                                                                                                                      ;
; PKT_DEST_ID_L             ; 208   ; Signed Integer                                                                                                                                      ;
; PKT_ORI_BURST_SIZE_H      ; 232   ; Signed Integer                                                                                                                                      ;
; PKT_ORI_BURST_SIZE_L      ; 230   ; Signed Integer                                                                                                                                      ;
; ST_DATA_W                 ; 233   ; Signed Integer                                                                                                                                      ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                                                      ;
; ID                        ; 0     ; Signed Integer                                                                                                                                      ;
; PKT_BURSTWRAP_W           ; 9     ; Signed Integer                                                                                                                                      ;
; PKT_BYTE_CNT_W            ; 9     ; Signed Integer                                                                                                                                      ;
; PKT_ADDR_W                ; 30    ; Signed Integer                                                                                                                                      ;
; PKT_DATA_W                ; 128   ; Signed Integer                                                                                                                                      ;
; PKT_BYTEEN_W              ; 16    ; Signed Integer                                                                                                                                      ;
; PKT_SRC_ID_W              ; 1     ; Signed Integer                                                                                                                                      ;
; PKT_DEST_ID_W             ; 1     ; Signed Integer                                                                                                                                      ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                              ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 30    ; Signed Integer                                                                                                                                                                                                    ;
; BURSTWRAP_W       ; 9     ; Signed Integer                                                                                                                                                                                                    ;
; TYPE_W            ; 2     ; Signed Integer                                                                                                                                                                                                    ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                                    ;
; INCREMENT_ADDRESS ; 1     ; Signed Integer                                                                                                                                                                                                    ;
; NUMSYMBOLS        ; 16    ; Signed Integer                                                                                                                                                                                                    ;
; SELECT_BITS       ; 4     ; Signed Integer                                                                                                                                                                                                    ;
; IN_DATA_W         ; 43    ; Signed Integer                                                                                                                                                                                                    ;
; OUT_DATA_W        ; 34    ; Signed Integer                                                                                                                                                                                                    ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_sram_s2_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                   ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 97    ; Signed Integer                                                                                                                         ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                         ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                         ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                         ;
; PKT_ADDR_H                ; 65    ; Signed Integer                                                                                                                         ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_LOCK            ; 70    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 66    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_POSTED          ; 67    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_WRITE           ; 68    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_READ            ; 69    ; Signed Integer                                                                                                                         ;
; PKT_SRC_ID_H              ; 99    ; Signed Integer                                                                                                                         ;
; PKT_SRC_ID_L              ; 99    ; Signed Integer                                                                                                                         ;
; PKT_DEST_ID_H             ; 100   ; Signed Integer                                                                                                                         ;
; PKT_DEST_ID_L             ; 100   ; Signed Integer                                                                                                                         ;
; PKT_BURSTWRAP_H           ; 89    ; Signed Integer                                                                                                                         ;
; PKT_BURSTWRAP_L           ; 81    ; Signed Integer                                                                                                                         ;
; PKT_BYTE_CNT_H            ; 80    ; Signed Integer                                                                                                                         ;
; PKT_BYTE_CNT_L            ; 72    ; Signed Integer                                                                                                                         ;
; PKT_PROTECTION_H          ; 115   ; Signed Integer                                                                                                                         ;
; PKT_PROTECTION_L          ; 113   ; Signed Integer                                                                                                                         ;
; PKT_RESPONSE_STATUS_H     ; 121   ; Signed Integer                                                                                                                         ;
; PKT_RESPONSE_STATUS_L     ; 120   ; Signed Integer                                                                                                                         ;
; PKT_BURST_SIZE_H          ; 92    ; Signed Integer                                                                                                                         ;
; PKT_BURST_SIZE_L          ; 90    ; Signed Integer                                                                                                                         ;
; PKT_ORI_BURST_SIZE_L      ; 122   ; Signed Integer                                                                                                                         ;
; PKT_ORI_BURST_SIZE_H      ; 124   ; Signed Integer                                                                                                                         ;
; ST_DATA_W                 ; 125   ; Signed Integer                                                                                                                         ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                                         ;
; ADDR_W                    ; 30    ; Signed Integer                                                                                                                         ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                         ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                         ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                         ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                         ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                                         ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                         ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                         ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                         ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                         ;
; FIFO_DATA_W               ; 126   ; Signed Integer                                                                                                                         ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                         ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_sram_s2_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 30    ; Signed Integer                                                                                                                                                                                  ;
; BURSTWRAP_W    ; 9     ; Signed Integer                                                                                                                                                                                  ;
; BYTE_CNT_W     ; 9     ; Signed Integer                                                                                                                                                                                  ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                  ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                              ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                    ;
; BITS_PER_SYMBOL     ; 126   ; Signed Integer                                                                                                                                    ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                    ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                    ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                    ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                    ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                    ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                    ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                    ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                    ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                    ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                    ;
; DATA_WIDTH          ; 126   ; Signed Integer                                                                                                                                    ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                    ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rdata_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                      ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                                                      ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                      ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                      ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                      ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                                      ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                      ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                      ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                      ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                      ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                                                      ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                      ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                      ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_router:router|Computer_System_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                      ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                            ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_router:router_001|Computer_System_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                          ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_router_002:router_002|Computer_System_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                  ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; -1    ; Signed Integer                                                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; 0     ; Signed Integer                                                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; 1     ; Signed Integer                                                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                        ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                             ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                                           ;
; COMPRESSED_READ_SUPPORT   ; 1     ; Signed Integer                                                                                                                                   ;
; PKT_BEGIN_BURST           ; 97    ; Signed Integer                                                                                                                                   ;
; PKT_ADDR_H                ; 65    ; Signed Integer                                                                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                   ;
; PKT_BYTE_CNT_H            ; 80    ; Signed Integer                                                                                                                                   ;
; PKT_BYTE_CNT_L            ; 72    ; Signed Integer                                                                                                                                   ;
; PKT_BURSTWRAP_H           ; 89    ; Signed Integer                                                                                                                                   ;
; PKT_BURSTWRAP_L           ; 81    ; Signed Integer                                                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 66    ; Signed Integer                                                                                                                                   ;
; PKT_TRANS_WRITE           ; 68    ; Signed Integer                                                                                                                                   ;
; PKT_TRANS_READ            ; 69    ; Signed Integer                                                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                   ;
; PKT_BURST_TYPE_H          ; 94    ; Signed Integer                                                                                                                                   ;
; PKT_BURST_TYPE_L          ; 93    ; Signed Integer                                                                                                                                   ;
; PKT_BURST_SIZE_H          ; 92    ; Signed Integer                                                                                                                                   ;
; PKT_BURST_SIZE_L          ; 90    ; Signed Integer                                                                                                                                   ;
; ST_DATA_W                 ; 125   ; Signed Integer                                                                                                                                   ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                                                   ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                                                   ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                   ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                                                   ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                                                   ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                                                   ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                   ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                   ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                   ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                   ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                   ;
; OUT_BYTE_CNT_H            ; 74    ; Signed Integer                                                                                                                                   ;
; OUT_BURSTWRAP_H           ; 89    ; Signed Integer                                                                                                                                   ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                                             ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 97    ; Signed Integer                                                                                                                                                                                                                   ;
; PKT_ADDR_H                ; 65    ; Signed Integer                                                                                                                                                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                                                                   ;
; PKT_BYTE_CNT_H            ; 80    ; Signed Integer                                                                                                                                                                                                                   ;
; PKT_BYTE_CNT_L            ; 72    ; Signed Integer                                                                                                                                                                                                                   ;
; PKT_BURSTWRAP_H           ; 89    ; Signed Integer                                                                                                                                                                                                                   ;
; PKT_BURSTWRAP_L           ; 81    ; Signed Integer                                                                                                                                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 66    ; Signed Integer                                                                                                                                                                                                                   ;
; PKT_TRANS_WRITE           ; 68    ; Signed Integer                                                                                                                                                                                                                   ;
; PKT_TRANS_READ            ; 69    ; Signed Integer                                                                                                                                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                                                                   ;
; PKT_BURST_TYPE_H          ; 94    ; Signed Integer                                                                                                                                                                                                                   ;
; PKT_BURST_TYPE_L          ; 93    ; Signed Integer                                                                                                                                                                                                                   ;
; PKT_BURST_SIZE_H          ; 92    ; Signed Integer                                                                                                                                                                                                                   ;
; PKT_BURST_SIZE_L          ; 90    ; Signed Integer                                                                                                                                                                                                                   ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                                                                                                                                   ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                                                                                                   ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                                                                                                   ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                                                                                                   ;
; ST_DATA_W                 ; 125   ; Signed Integer                                                                                                                                                                                                                   ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                                                                                                                                   ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                                                                                                   ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                                                                                                                                   ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                                                                                                   ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                                                                                                   ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                                                                                                                                   ;
; OUT_BYTE_CNT_H            ; 74    ; Signed Integer                                                                                                                                                                                                                   ;
; OUT_BURSTWRAP_H           ; 89    ; Signed Integer                                                                                                                                                                                                                   ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                           ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 30    ; Signed Integer                                                                                                                                                                                                                                                                                 ;
; BURSTWRAP_W       ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                 ;
; TYPE_W            ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                 ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                 ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                 ;
; NUMSYMBOLS        ; 4     ; Signed Integer                                                                                                                                                                                                                                                                                 ;
; SELECT_BITS       ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                 ;
; IN_DATA_W         ; 33    ; Signed Integer                                                                                                                                                                                                                                                                                 ;
; OUT_DATA_W        ; 32    ; Signed Integer                                                                                                                                                                                                                                                                                 ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                             ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_W    ; 9     ; Signed Integer                                                                                                                                                                                                                                                                   ;
; PKT_BURSTWRAP_W   ; 9     ; Signed Integer                                                                                                                                                                                                                                                                   ;
; PIPELINE_POSITION ; 2     ; Signed Integer                                                                                                                                                                                                                                                                   ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                        ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                              ;
; SCHEME         ; round-robin ; String                                                                                                                                                                      ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                              ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                             ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                                                                                                   ;
; IN_PKT_ADDR_H                 ; 65    ; Signed Integer                                                                                                                                   ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                                   ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                                                                                                   ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                                                                                                   ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                                                                                                   ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 66    ; Signed Integer                                                                                                                                   ;
; IN_PKT_BYTE_CNT_L             ; 72    ; Signed Integer                                                                                                                                   ;
; IN_PKT_BYTE_CNT_H             ; 80    ; Signed Integer                                                                                                                                   ;
; IN_PKT_BURSTWRAP_L            ; 81    ; Signed Integer                                                                                                                                   ;
; IN_PKT_BURSTWRAP_H            ; 89    ; Signed Integer                                                                                                                                   ;
; IN_PKT_BURST_SIZE_L           ; 90    ; Signed Integer                                                                                                                                   ;
; IN_PKT_BURST_SIZE_H           ; 92    ; Signed Integer                                                                                                                                   ;
; IN_PKT_RESPONSE_STATUS_L      ; 120   ; Signed Integer                                                                                                                                   ;
; IN_PKT_RESPONSE_STATUS_H      ; 121   ; Signed Integer                                                                                                                                   ;
; IN_PKT_TRANS_EXCLUSIVE        ; 71    ; Signed Integer                                                                                                                                   ;
; IN_PKT_BURST_TYPE_L           ; 93    ; Signed Integer                                                                                                                                   ;
; IN_PKT_BURST_TYPE_H           ; 94    ; Signed Integer                                                                                                                                   ;
; IN_PKT_ORI_BURST_SIZE_L       ; 122   ; Signed Integer                                                                                                                                   ;
; IN_PKT_ORI_BURST_SIZE_H       ; 124   ; Signed Integer                                                                                                                                   ;
; IN_PKT_TRANS_WRITE            ; 68    ; Signed Integer                                                                                                                                   ;
; IN_ST_DATA_W                  ; 125   ; Signed Integer                                                                                                                                   ;
; OUT_PKT_ADDR_L                ; 144   ; Signed Integer                                                                                                                                   ;
; OUT_PKT_ADDR_H                ; 173   ; Signed Integer                                                                                                                                   ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                   ;
; OUT_PKT_DATA_H                ; 127   ; Signed Integer                                                                                                                                   ;
; OUT_PKT_BYTEEN_L              ; 128   ; Signed Integer                                                                                                                                   ;
; OUT_PKT_BYTEEN_H              ; 143   ; Signed Integer                                                                                                                                   ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 174   ; Signed Integer                                                                                                                                   ;
; OUT_PKT_BYTE_CNT_L            ; 180   ; Signed Integer                                                                                                                                   ;
; OUT_PKT_BYTE_CNT_H            ; 188   ; Signed Integer                                                                                                                                   ;
; OUT_PKT_BURST_SIZE_L          ; 198   ; Signed Integer                                                                                                                                   ;
; OUT_PKT_BURST_SIZE_H          ; 200   ; Signed Integer                                                                                                                                   ;
; OUT_PKT_RESPONSE_STATUS_L     ; 228   ; Signed Integer                                                                                                                                   ;
; OUT_PKT_RESPONSE_STATUS_H     ; 229   ; Signed Integer                                                                                                                                   ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 179   ; Signed Integer                                                                                                                                   ;
; OUT_PKT_BURST_TYPE_L          ; 201   ; Signed Integer                                                                                                                                   ;
; OUT_PKT_BURST_TYPE_H          ; 202   ; Signed Integer                                                                                                                                   ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 230   ; Signed Integer                                                                                                                                   ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 232   ; Signed Integer                                                                                                                                   ;
; OUT_ST_DATA_W                 ; 233   ; Signed Integer                                                                                                                                   ;
; ST_CHANNEL_W                  ; 2     ; Signed Integer                                                                                                                                   ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                                                   ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                                   ;
; CONSTANT_BURST_SIZE           ; 0     ; Signed Integer                                                                                                                                   ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                                                                                                   ;
; ENABLE_ADDRESS_ALIGNMENT      ; 1     ; Signed Integer                                                                                                                                   ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 30    ; Signed Integer                                                                                                                                                                                                ;
; BURSTWRAP_W    ; 9     ; Signed Integer                                                                                                                                                                                                ;
; BYTE_CNT_W     ; 9     ; Signed Integer                                                                                                                                                                                                ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                                ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_cmd_width_adapter ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                             ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 144   ; Signed Integer                                                                                                                                   ;
; IN_PKT_ADDR_H                 ; 173   ; Signed Integer                                                                                                                                   ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                                   ;
; IN_PKT_DATA_H                 ; 127   ; Signed Integer                                                                                                                                   ;
; IN_PKT_BYTEEN_L               ; 128   ; Signed Integer                                                                                                                                   ;
; IN_PKT_BYTEEN_H               ; 143   ; Signed Integer                                                                                                                                   ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 174   ; Signed Integer                                                                                                                                   ;
; IN_PKT_BYTE_CNT_L             ; 180   ; Signed Integer                                                                                                                                   ;
; IN_PKT_BYTE_CNT_H             ; 188   ; Signed Integer                                                                                                                                   ;
; IN_PKT_BURSTWRAP_L            ; 189   ; Signed Integer                                                                                                                                   ;
; IN_PKT_BURSTWRAP_H            ; 197   ; Signed Integer                                                                                                                                   ;
; IN_PKT_BURST_SIZE_L           ; 198   ; Signed Integer                                                                                                                                   ;
; IN_PKT_BURST_SIZE_H           ; 200   ; Signed Integer                                                                                                                                   ;
; IN_PKT_RESPONSE_STATUS_L      ; 228   ; Signed Integer                                                                                                                                   ;
; IN_PKT_RESPONSE_STATUS_H      ; 229   ; Signed Integer                                                                                                                                   ;
; IN_PKT_TRANS_EXCLUSIVE        ; 179   ; Signed Integer                                                                                                                                   ;
; IN_PKT_BURST_TYPE_L           ; 201   ; Signed Integer                                                                                                                                   ;
; IN_PKT_BURST_TYPE_H           ; 202   ; Signed Integer                                                                                                                                   ;
; IN_PKT_ORI_BURST_SIZE_L       ; 230   ; Signed Integer                                                                                                                                   ;
; IN_PKT_ORI_BURST_SIZE_H       ; 232   ; Signed Integer                                                                                                                                   ;
; IN_PKT_TRANS_WRITE            ; 176   ; Signed Integer                                                                                                                                   ;
; IN_ST_DATA_W                  ; 233   ; Signed Integer                                                                                                                                   ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                   ;
; OUT_PKT_ADDR_H                ; 65    ; Signed Integer                                                                                                                                   ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                   ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                   ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                   ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                   ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 66    ; Signed Integer                                                                                                                                   ;
; OUT_PKT_BYTE_CNT_L            ; 72    ; Signed Integer                                                                                                                                   ;
; OUT_PKT_BYTE_CNT_H            ; 80    ; Signed Integer                                                                                                                                   ;
; OUT_PKT_BURST_SIZE_L          ; 90    ; Signed Integer                                                                                                                                   ;
; OUT_PKT_BURST_SIZE_H          ; 92    ; Signed Integer                                                                                                                                   ;
; OUT_PKT_RESPONSE_STATUS_L     ; 120   ; Signed Integer                                                                                                                                   ;
; OUT_PKT_RESPONSE_STATUS_H     ; 121   ; Signed Integer                                                                                                                                   ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 71    ; Signed Integer                                                                                                                                   ;
; OUT_PKT_BURST_TYPE_L          ; 93    ; Signed Integer                                                                                                                                   ;
; OUT_PKT_BURST_TYPE_H          ; 94    ; Signed Integer                                                                                                                                   ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 122   ; Signed Integer                                                                                                                                   ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 124   ; Signed Integer                                                                                                                                   ;
; OUT_ST_DATA_W                 ; 125   ; Signed Integer                                                                                                                                   ;
; ST_CHANNEL_W                  ; 2     ; Signed Integer                                                                                                                                   ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                                                   ;
; PACKING                       ; 0     ; Signed Integer                                                                                                                                   ;
; CONSTANT_BURST_SIZE           ; 0     ; Signed Integer                                                                                                                                   ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                                                                                                   ;
; ENABLE_ADDRESS_ALIGNMENT      ; 1     ; Signed Integer                                                                                                                                   ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_cmd_width_adapter|altera_merlin_address_alignment:check_and_align_address_to_size ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                         ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 30    ; Signed Integer                                                                                                                                                                                                               ;
; BURSTWRAP_W       ; 9     ; Signed Integer                                                                                                                                                                                                               ;
; TYPE_W            ; 2     ; Signed Integer                                                                                                                                                                                                               ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                                               ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                                                               ;
; NUMSYMBOLS        ; 16    ; Signed Integer                                                                                                                                                                                                               ;
; SELECT_BITS       ; 4     ; Signed Integer                                                                                                                                                                                                               ;
; IN_DATA_W         ; 43    ; Signed Integer                                                                                                                                                                                                               ;
; OUT_DATA_W        ; 34    ; Signed Integer                                                                                                                                                                                                               ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                    ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                          ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                          ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                          ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                          ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                          ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                          ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                          ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                          ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                          ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                          ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                          ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                          ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                          ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                          ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                          ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                          ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|altera_reset_controller:rst_controller ;
+---------------------------+----------+-------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                    ;
+---------------------------+----------+-------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                          ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                  ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                          ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                                          ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                          ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                          ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                          ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                          ;
+---------------------------+----------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                  ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                       ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+-----------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                        ;
+---------------------------+----------+-----------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                                              ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                              ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                              ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                              ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                              ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                              ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                              ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                              ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                              ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                              ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                              ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                              ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                              ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                              ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                              ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                              ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                              ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                      ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                              ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                                              ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                              ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                              ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                              ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                              ;
+---------------------------+----------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                      ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                           ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|altera_reset_controller:rst_controller_002 ;
+---------------------------+----------+-----------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                        ;
+---------------------------+----------+-----------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                              ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                              ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                              ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                              ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                              ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                              ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                              ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                              ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                              ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                              ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                              ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                              ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                              ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                              ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                              ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                              ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                              ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                      ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                              ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                              ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                              ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                              ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                              ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                              ;
+---------------------------+----------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                      ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                           ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: M10K:gen_solvers[27].M1|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------+
; Parameter Name                     ; Value                ; Type                              ;
+------------------------------------+----------------------+-----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                           ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                           ;
; WIDTH_A                            ; 8                    ; Untyped                           ;
; WIDTHAD_A                          ; 14                   ; Untyped                           ;
; NUMWORDS_A                         ; 12001                ; Untyped                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                           ;
; WIDTH_B                            ; 8                    ; Untyped                           ;
; WIDTHAD_B                          ; 14                   ; Untyped                           ;
; NUMWORDS_B                         ; 12001                ; Untyped                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                           ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                           ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                           ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                           ;
; CBXI_PARAMETER                     ; altsyncram_fpk1      ; Untyped                           ;
+------------------------------------+----------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: M10K:gen_solvers[26].M1|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------+
; Parameter Name                     ; Value                ; Type                              ;
+------------------------------------+----------------------+-----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                           ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                           ;
; WIDTH_A                            ; 8                    ; Untyped                           ;
; WIDTHAD_A                          ; 14                   ; Untyped                           ;
; NUMWORDS_A                         ; 12001                ; Untyped                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                           ;
; WIDTH_B                            ; 8                    ; Untyped                           ;
; WIDTHAD_B                          ; 14                   ; Untyped                           ;
; NUMWORDS_B                         ; 12001                ; Untyped                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                           ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                           ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                           ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                           ;
; CBXI_PARAMETER                     ; altsyncram_fpk1      ; Untyped                           ;
+------------------------------------+----------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: M10K:gen_solvers[25].M1|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------+
; Parameter Name                     ; Value                ; Type                              ;
+------------------------------------+----------------------+-----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                           ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                           ;
; WIDTH_A                            ; 8                    ; Untyped                           ;
; WIDTHAD_A                          ; 14                   ; Untyped                           ;
; NUMWORDS_A                         ; 12001                ; Untyped                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                           ;
; WIDTH_B                            ; 8                    ; Untyped                           ;
; WIDTHAD_B                          ; 14                   ; Untyped                           ;
; NUMWORDS_B                         ; 12001                ; Untyped                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                           ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                           ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                           ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                           ;
; CBXI_PARAMETER                     ; altsyncram_fpk1      ; Untyped                           ;
+------------------------------------+----------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: M10K:gen_solvers[24].M1|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------+
; Parameter Name                     ; Value                ; Type                              ;
+------------------------------------+----------------------+-----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                           ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                           ;
; WIDTH_A                            ; 8                    ; Untyped                           ;
; WIDTHAD_A                          ; 14                   ; Untyped                           ;
; NUMWORDS_A                         ; 12001                ; Untyped                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                           ;
; WIDTH_B                            ; 8                    ; Untyped                           ;
; WIDTHAD_B                          ; 14                   ; Untyped                           ;
; NUMWORDS_B                         ; 12001                ; Untyped                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                           ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                           ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                           ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                           ;
; CBXI_PARAMETER                     ; altsyncram_fpk1      ; Untyped                           ;
+------------------------------------+----------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: M10K:gen_solvers[23].M1|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------+
; Parameter Name                     ; Value                ; Type                              ;
+------------------------------------+----------------------+-----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                           ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                           ;
; WIDTH_A                            ; 8                    ; Untyped                           ;
; WIDTHAD_A                          ; 14                   ; Untyped                           ;
; NUMWORDS_A                         ; 12001                ; Untyped                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                           ;
; WIDTH_B                            ; 8                    ; Untyped                           ;
; WIDTHAD_B                          ; 14                   ; Untyped                           ;
; NUMWORDS_B                         ; 12001                ; Untyped                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                           ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                           ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                           ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                           ;
; CBXI_PARAMETER                     ; altsyncram_fpk1      ; Untyped                           ;
+------------------------------------+----------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: M10K:gen_solvers[22].M1|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------+
; Parameter Name                     ; Value                ; Type                              ;
+------------------------------------+----------------------+-----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                           ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                           ;
; WIDTH_A                            ; 8                    ; Untyped                           ;
; WIDTHAD_A                          ; 14                   ; Untyped                           ;
; NUMWORDS_A                         ; 12001                ; Untyped                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                           ;
; WIDTH_B                            ; 8                    ; Untyped                           ;
; WIDTHAD_B                          ; 14                   ; Untyped                           ;
; NUMWORDS_B                         ; 12001                ; Untyped                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                           ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                           ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                           ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                           ;
; CBXI_PARAMETER                     ; altsyncram_fpk1      ; Untyped                           ;
+------------------------------------+----------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: M10K:gen_solvers[21].M1|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------+
; Parameter Name                     ; Value                ; Type                              ;
+------------------------------------+----------------------+-----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                           ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                           ;
; WIDTH_A                            ; 8                    ; Untyped                           ;
; WIDTHAD_A                          ; 14                   ; Untyped                           ;
; NUMWORDS_A                         ; 12001                ; Untyped                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                           ;
; WIDTH_B                            ; 8                    ; Untyped                           ;
; WIDTHAD_B                          ; 14                   ; Untyped                           ;
; NUMWORDS_B                         ; 12001                ; Untyped                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                           ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                           ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                           ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                           ;
; CBXI_PARAMETER                     ; altsyncram_fpk1      ; Untyped                           ;
+------------------------------------+----------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: M10K:gen_solvers[20].M1|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------+
; Parameter Name                     ; Value                ; Type                              ;
+------------------------------------+----------------------+-----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                           ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                           ;
; WIDTH_A                            ; 8                    ; Untyped                           ;
; WIDTHAD_A                          ; 14                   ; Untyped                           ;
; NUMWORDS_A                         ; 12001                ; Untyped                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                           ;
; WIDTH_B                            ; 8                    ; Untyped                           ;
; WIDTHAD_B                          ; 14                   ; Untyped                           ;
; NUMWORDS_B                         ; 12001                ; Untyped                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                           ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                           ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                           ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                           ;
; CBXI_PARAMETER                     ; altsyncram_fpk1      ; Untyped                           ;
+------------------------------------+----------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: M10K:gen_solvers[19].M1|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------+
; Parameter Name                     ; Value                ; Type                              ;
+------------------------------------+----------------------+-----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                           ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                           ;
; WIDTH_A                            ; 8                    ; Untyped                           ;
; WIDTHAD_A                          ; 14                   ; Untyped                           ;
; NUMWORDS_A                         ; 12001                ; Untyped                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                           ;
; WIDTH_B                            ; 8                    ; Untyped                           ;
; WIDTHAD_B                          ; 14                   ; Untyped                           ;
; NUMWORDS_B                         ; 12001                ; Untyped                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                           ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                           ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                           ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                           ;
; CBXI_PARAMETER                     ; altsyncram_fpk1      ; Untyped                           ;
+------------------------------------+----------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: M10K:gen_solvers[18].M1|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------+
; Parameter Name                     ; Value                ; Type                              ;
+------------------------------------+----------------------+-----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                           ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                           ;
; WIDTH_A                            ; 8                    ; Untyped                           ;
; WIDTHAD_A                          ; 14                   ; Untyped                           ;
; NUMWORDS_A                         ; 12001                ; Untyped                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                           ;
; WIDTH_B                            ; 8                    ; Untyped                           ;
; WIDTHAD_B                          ; 14                   ; Untyped                           ;
; NUMWORDS_B                         ; 12001                ; Untyped                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                           ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                           ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                           ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                           ;
; CBXI_PARAMETER                     ; altsyncram_fpk1      ; Untyped                           ;
+------------------------------------+----------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: M10K:gen_solvers[17].M1|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------+
; Parameter Name                     ; Value                ; Type                              ;
+------------------------------------+----------------------+-----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                           ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                           ;
; WIDTH_A                            ; 8                    ; Untyped                           ;
; WIDTHAD_A                          ; 14                   ; Untyped                           ;
; NUMWORDS_A                         ; 12001                ; Untyped                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                           ;
; WIDTH_B                            ; 8                    ; Untyped                           ;
; WIDTHAD_B                          ; 14                   ; Untyped                           ;
; NUMWORDS_B                         ; 12001                ; Untyped                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                           ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                           ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                           ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                           ;
; CBXI_PARAMETER                     ; altsyncram_fpk1      ; Untyped                           ;
+------------------------------------+----------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: M10K:gen_solvers[16].M1|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------+
; Parameter Name                     ; Value                ; Type                              ;
+------------------------------------+----------------------+-----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                           ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                           ;
; WIDTH_A                            ; 8                    ; Untyped                           ;
; WIDTHAD_A                          ; 14                   ; Untyped                           ;
; NUMWORDS_A                         ; 12001                ; Untyped                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                           ;
; WIDTH_B                            ; 8                    ; Untyped                           ;
; WIDTHAD_B                          ; 14                   ; Untyped                           ;
; NUMWORDS_B                         ; 12001                ; Untyped                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                           ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                           ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                           ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                           ;
; CBXI_PARAMETER                     ; altsyncram_fpk1      ; Untyped                           ;
+------------------------------------+----------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: M10K:gen_solvers[15].M1|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------+
; Parameter Name                     ; Value                ; Type                              ;
+------------------------------------+----------------------+-----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                           ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                           ;
; WIDTH_A                            ; 8                    ; Untyped                           ;
; WIDTHAD_A                          ; 14                   ; Untyped                           ;
; NUMWORDS_A                         ; 12001                ; Untyped                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                           ;
; WIDTH_B                            ; 8                    ; Untyped                           ;
; WIDTHAD_B                          ; 14                   ; Untyped                           ;
; NUMWORDS_B                         ; 12001                ; Untyped                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                           ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                           ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                           ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                           ;
; CBXI_PARAMETER                     ; altsyncram_fpk1      ; Untyped                           ;
+------------------------------------+----------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: M10K:gen_solvers[14].M1|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------+
; Parameter Name                     ; Value                ; Type                              ;
+------------------------------------+----------------------+-----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                           ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                           ;
; WIDTH_A                            ; 8                    ; Untyped                           ;
; WIDTHAD_A                          ; 14                   ; Untyped                           ;
; NUMWORDS_A                         ; 12001                ; Untyped                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                           ;
; WIDTH_B                            ; 8                    ; Untyped                           ;
; WIDTHAD_B                          ; 14                   ; Untyped                           ;
; NUMWORDS_B                         ; 12001                ; Untyped                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                           ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                           ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                           ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                           ;
; CBXI_PARAMETER                     ; altsyncram_fpk1      ; Untyped                           ;
+------------------------------------+----------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: M10K:gen_solvers[13].M1|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------+
; Parameter Name                     ; Value                ; Type                              ;
+------------------------------------+----------------------+-----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                           ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                           ;
; WIDTH_A                            ; 8                    ; Untyped                           ;
; WIDTHAD_A                          ; 14                   ; Untyped                           ;
; NUMWORDS_A                         ; 12001                ; Untyped                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                           ;
; WIDTH_B                            ; 8                    ; Untyped                           ;
; WIDTHAD_B                          ; 14                   ; Untyped                           ;
; NUMWORDS_B                         ; 12001                ; Untyped                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                           ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                           ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                           ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                           ;
; CBXI_PARAMETER                     ; altsyncram_fpk1      ; Untyped                           ;
+------------------------------------+----------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: M10K:gen_solvers[12].M1|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------+
; Parameter Name                     ; Value                ; Type                              ;
+------------------------------------+----------------------+-----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                           ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                           ;
; WIDTH_A                            ; 8                    ; Untyped                           ;
; WIDTHAD_A                          ; 14                   ; Untyped                           ;
; NUMWORDS_A                         ; 12001                ; Untyped                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                           ;
; WIDTH_B                            ; 8                    ; Untyped                           ;
; WIDTHAD_B                          ; 14                   ; Untyped                           ;
; NUMWORDS_B                         ; 12001                ; Untyped                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                           ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                           ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                           ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                           ;
; CBXI_PARAMETER                     ; altsyncram_fpk1      ; Untyped                           ;
+------------------------------------+----------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: M10K:gen_solvers[11].M1|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------+
; Parameter Name                     ; Value                ; Type                              ;
+------------------------------------+----------------------+-----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                           ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                           ;
; WIDTH_A                            ; 8                    ; Untyped                           ;
; WIDTHAD_A                          ; 14                   ; Untyped                           ;
; NUMWORDS_A                         ; 12001                ; Untyped                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                           ;
; WIDTH_B                            ; 8                    ; Untyped                           ;
; WIDTHAD_B                          ; 14                   ; Untyped                           ;
; NUMWORDS_B                         ; 12001                ; Untyped                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                           ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                           ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                           ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                           ;
; CBXI_PARAMETER                     ; altsyncram_fpk1      ; Untyped                           ;
+------------------------------------+----------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: M10K:gen_solvers[10].M1|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------+
; Parameter Name                     ; Value                ; Type                              ;
+------------------------------------+----------------------+-----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                           ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                           ;
; WIDTH_A                            ; 8                    ; Untyped                           ;
; WIDTHAD_A                          ; 14                   ; Untyped                           ;
; NUMWORDS_A                         ; 12001                ; Untyped                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                           ;
; WIDTH_B                            ; 8                    ; Untyped                           ;
; WIDTHAD_B                          ; 14                   ; Untyped                           ;
; NUMWORDS_B                         ; 12001                ; Untyped                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                           ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                           ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                           ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                           ;
; CBXI_PARAMETER                     ; altsyncram_fpk1      ; Untyped                           ;
+------------------------------------+----------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: M10K:gen_solvers[9].M1|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+----------------------------------+
; Parameter Name                     ; Value                ; Type                             ;
+------------------------------------+----------------------+----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                          ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                          ;
; WIDTH_A                            ; 8                    ; Untyped                          ;
; WIDTHAD_A                          ; 14                   ; Untyped                          ;
; NUMWORDS_A                         ; 12001                ; Untyped                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WIDTH_B                            ; 8                    ; Untyped                          ;
; WIDTHAD_B                          ; 14                   ; Untyped                          ;
; NUMWORDS_B                         ; 12001                ; Untyped                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                          ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                          ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                          ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                          ;
; CBXI_PARAMETER                     ; altsyncram_fpk1      ; Untyped                          ;
+------------------------------------+----------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: M10K:gen_solvers[8].M1|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+----------------------------------+
; Parameter Name                     ; Value                ; Type                             ;
+------------------------------------+----------------------+----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                          ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                          ;
; WIDTH_A                            ; 8                    ; Untyped                          ;
; WIDTHAD_A                          ; 14                   ; Untyped                          ;
; NUMWORDS_A                         ; 12001                ; Untyped                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WIDTH_B                            ; 8                    ; Untyped                          ;
; WIDTHAD_B                          ; 14                   ; Untyped                          ;
; NUMWORDS_B                         ; 12001                ; Untyped                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                          ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                          ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                          ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                          ;
; CBXI_PARAMETER                     ; altsyncram_fpk1      ; Untyped                          ;
+------------------------------------+----------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: M10K:gen_solvers[7].M1|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+----------------------------------+
; Parameter Name                     ; Value                ; Type                             ;
+------------------------------------+----------------------+----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                          ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                          ;
; WIDTH_A                            ; 8                    ; Untyped                          ;
; WIDTHAD_A                          ; 14                   ; Untyped                          ;
; NUMWORDS_A                         ; 12001                ; Untyped                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WIDTH_B                            ; 8                    ; Untyped                          ;
; WIDTHAD_B                          ; 14                   ; Untyped                          ;
; NUMWORDS_B                         ; 12001                ; Untyped                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                          ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                          ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                          ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                          ;
; CBXI_PARAMETER                     ; altsyncram_fpk1      ; Untyped                          ;
+------------------------------------+----------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: M10K:gen_solvers[6].M1|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+----------------------------------+
; Parameter Name                     ; Value                ; Type                             ;
+------------------------------------+----------------------+----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                          ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                          ;
; WIDTH_A                            ; 8                    ; Untyped                          ;
; WIDTHAD_A                          ; 14                   ; Untyped                          ;
; NUMWORDS_A                         ; 12001                ; Untyped                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WIDTH_B                            ; 8                    ; Untyped                          ;
; WIDTHAD_B                          ; 14                   ; Untyped                          ;
; NUMWORDS_B                         ; 12001                ; Untyped                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                          ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                          ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                          ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                          ;
; CBXI_PARAMETER                     ; altsyncram_fpk1      ; Untyped                          ;
+------------------------------------+----------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: M10K:gen_solvers[5].M1|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+----------------------------------+
; Parameter Name                     ; Value                ; Type                             ;
+------------------------------------+----------------------+----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                          ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                          ;
; WIDTH_A                            ; 8                    ; Untyped                          ;
; WIDTHAD_A                          ; 14                   ; Untyped                          ;
; NUMWORDS_A                         ; 12001                ; Untyped                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WIDTH_B                            ; 8                    ; Untyped                          ;
; WIDTHAD_B                          ; 14                   ; Untyped                          ;
; NUMWORDS_B                         ; 12001                ; Untyped                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                          ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                          ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                          ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                          ;
; CBXI_PARAMETER                     ; altsyncram_fpk1      ; Untyped                          ;
+------------------------------------+----------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: M10K:gen_solvers[4].M1|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+----------------------------------+
; Parameter Name                     ; Value                ; Type                             ;
+------------------------------------+----------------------+----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                          ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                          ;
; WIDTH_A                            ; 8                    ; Untyped                          ;
; WIDTHAD_A                          ; 14                   ; Untyped                          ;
; NUMWORDS_A                         ; 12001                ; Untyped                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WIDTH_B                            ; 8                    ; Untyped                          ;
; WIDTHAD_B                          ; 14                   ; Untyped                          ;
; NUMWORDS_B                         ; 12001                ; Untyped                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                          ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                          ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                          ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                          ;
; CBXI_PARAMETER                     ; altsyncram_fpk1      ; Untyped                          ;
+------------------------------------+----------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: M10K:gen_solvers[3].M1|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+----------------------------------+
; Parameter Name                     ; Value                ; Type                             ;
+------------------------------------+----------------------+----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                          ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                          ;
; WIDTH_A                            ; 8                    ; Untyped                          ;
; WIDTHAD_A                          ; 14                   ; Untyped                          ;
; NUMWORDS_A                         ; 12001                ; Untyped                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WIDTH_B                            ; 8                    ; Untyped                          ;
; WIDTHAD_B                          ; 14                   ; Untyped                          ;
; NUMWORDS_B                         ; 12001                ; Untyped                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                          ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                          ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                          ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                          ;
; CBXI_PARAMETER                     ; altsyncram_fpk1      ; Untyped                          ;
+------------------------------------+----------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: M10K:gen_solvers[2].M1|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+----------------------------------+
; Parameter Name                     ; Value                ; Type                             ;
+------------------------------------+----------------------+----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                          ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                          ;
; WIDTH_A                            ; 8                    ; Untyped                          ;
; WIDTHAD_A                          ; 14                   ; Untyped                          ;
; NUMWORDS_A                         ; 12001                ; Untyped                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WIDTH_B                            ; 8                    ; Untyped                          ;
; WIDTHAD_B                          ; 14                   ; Untyped                          ;
; NUMWORDS_B                         ; 12001                ; Untyped                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                          ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                          ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                          ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                          ;
; CBXI_PARAMETER                     ; altsyncram_fpk1      ; Untyped                          ;
+------------------------------------+----------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: M10K:gen_solvers[1].M1|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+----------------------------------+
; Parameter Name                     ; Value                ; Type                             ;
+------------------------------------+----------------------+----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                          ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                          ;
; WIDTH_A                            ; 8                    ; Untyped                          ;
; WIDTHAD_A                          ; 14                   ; Untyped                          ;
; NUMWORDS_A                         ; 12001                ; Untyped                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WIDTH_B                            ; 8                    ; Untyped                          ;
; WIDTHAD_B                          ; 14                   ; Untyped                          ;
; NUMWORDS_B                         ; 12001                ; Untyped                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                          ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                          ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                          ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                          ;
; CBXI_PARAMETER                     ; altsyncram_fpk1      ; Untyped                          ;
+------------------------------------+----------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: M10K:gen_solvers[0].M1|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+----------------------------------+
; Parameter Name                     ; Value                ; Type                             ;
+------------------------------------+----------------------+----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                          ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                          ;
; WIDTH_A                            ; 8                    ; Untyped                          ;
; WIDTHAD_A                          ; 14                   ; Untyped                          ;
; NUMWORDS_A                         ; 12001                ; Untyped                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WIDTH_B                            ; 8                    ; Untyped                          ;
; WIDTHAD_B                          ; 14                   ; Untyped                          ;
; NUMWORDS_B                         ; 12001                ; Untyped                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                          ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                          ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                          ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                          ;
; CBXI_PARAMETER                     ; altsyncram_fpk1      ; Untyped                          ;
+------------------------------------+----------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod1 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                ;
; LPM_WIDTHD             ; 3              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_g3m ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div2 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                ;
; LPM_WIDTHD             ; 3              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_dbm ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div0 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                ;
; LPM_WIDTHD             ; 18             ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_7dm ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod0 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_l3m ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div1 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                ;
; LPM_WIDTHD             ; 21             ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_1dm ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                         ;
+-------------------------------------------+----------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                        ;
+-------------------------------------------+----------------------------------------------------------------------------------------------+
; Number of entity instances                ; 29                                                                                           ;
; Entity Instance                           ; Computer_System:The_System|Computer_System_Onchip_SRAM:onchip_sram|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                              ;
;     -- WIDTH_A                            ; 32                                                                                           ;
;     -- NUMWORDS_A                         ; 256                                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                 ;
;     -- WIDTH_B                            ; 32                                                                                           ;
;     -- NUMWORDS_B                         ; 256                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                    ;
; Entity Instance                           ; M10K:gen_solvers[27].M1|altsyncram:mem_rtl_0                                                 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                    ;
;     -- WIDTH_A                            ; 8                                                                                            ;
;     -- NUMWORDS_A                         ; 12001                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                 ;
;     -- WIDTH_B                            ; 8                                                                                            ;
;     -- NUMWORDS_B                         ; 12001                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                    ;
; Entity Instance                           ; M10K:gen_solvers[26].M1|altsyncram:mem_rtl_0                                                 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                    ;
;     -- WIDTH_A                            ; 8                                                                                            ;
;     -- NUMWORDS_A                         ; 12001                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                 ;
;     -- WIDTH_B                            ; 8                                                                                            ;
;     -- NUMWORDS_B                         ; 12001                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                    ;
; Entity Instance                           ; M10K:gen_solvers[25].M1|altsyncram:mem_rtl_0                                                 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                    ;
;     -- WIDTH_A                            ; 8                                                                                            ;
;     -- NUMWORDS_A                         ; 12001                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                 ;
;     -- WIDTH_B                            ; 8                                                                                            ;
;     -- NUMWORDS_B                         ; 12001                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                    ;
; Entity Instance                           ; M10K:gen_solvers[24].M1|altsyncram:mem_rtl_0                                                 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                    ;
;     -- WIDTH_A                            ; 8                                                                                            ;
;     -- NUMWORDS_A                         ; 12001                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                 ;
;     -- WIDTH_B                            ; 8                                                                                            ;
;     -- NUMWORDS_B                         ; 12001                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                    ;
; Entity Instance                           ; M10K:gen_solvers[23].M1|altsyncram:mem_rtl_0                                                 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                    ;
;     -- WIDTH_A                            ; 8                                                                                            ;
;     -- NUMWORDS_A                         ; 12001                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                 ;
;     -- WIDTH_B                            ; 8                                                                                            ;
;     -- NUMWORDS_B                         ; 12001                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                    ;
; Entity Instance                           ; M10K:gen_solvers[22].M1|altsyncram:mem_rtl_0                                                 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                    ;
;     -- WIDTH_A                            ; 8                                                                                            ;
;     -- NUMWORDS_A                         ; 12001                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                 ;
;     -- WIDTH_B                            ; 8                                                                                            ;
;     -- NUMWORDS_B                         ; 12001                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                    ;
; Entity Instance                           ; M10K:gen_solvers[21].M1|altsyncram:mem_rtl_0                                                 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                    ;
;     -- WIDTH_A                            ; 8                                                                                            ;
;     -- NUMWORDS_A                         ; 12001                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                 ;
;     -- WIDTH_B                            ; 8                                                                                            ;
;     -- NUMWORDS_B                         ; 12001                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                    ;
; Entity Instance                           ; M10K:gen_solvers[20].M1|altsyncram:mem_rtl_0                                                 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                    ;
;     -- WIDTH_A                            ; 8                                                                                            ;
;     -- NUMWORDS_A                         ; 12001                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                 ;
;     -- WIDTH_B                            ; 8                                                                                            ;
;     -- NUMWORDS_B                         ; 12001                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                    ;
; Entity Instance                           ; M10K:gen_solvers[19].M1|altsyncram:mem_rtl_0                                                 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                    ;
;     -- WIDTH_A                            ; 8                                                                                            ;
;     -- NUMWORDS_A                         ; 12001                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                 ;
;     -- WIDTH_B                            ; 8                                                                                            ;
;     -- NUMWORDS_B                         ; 12001                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                    ;
; Entity Instance                           ; M10K:gen_solvers[18].M1|altsyncram:mem_rtl_0                                                 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                    ;
;     -- WIDTH_A                            ; 8                                                                                            ;
;     -- NUMWORDS_A                         ; 12001                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                 ;
;     -- WIDTH_B                            ; 8                                                                                            ;
;     -- NUMWORDS_B                         ; 12001                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                    ;
; Entity Instance                           ; M10K:gen_solvers[17].M1|altsyncram:mem_rtl_0                                                 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                    ;
;     -- WIDTH_A                            ; 8                                                                                            ;
;     -- NUMWORDS_A                         ; 12001                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                 ;
;     -- WIDTH_B                            ; 8                                                                                            ;
;     -- NUMWORDS_B                         ; 12001                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                    ;
; Entity Instance                           ; M10K:gen_solvers[16].M1|altsyncram:mem_rtl_0                                                 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                    ;
;     -- WIDTH_A                            ; 8                                                                                            ;
;     -- NUMWORDS_A                         ; 12001                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                 ;
;     -- WIDTH_B                            ; 8                                                                                            ;
;     -- NUMWORDS_B                         ; 12001                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                    ;
; Entity Instance                           ; M10K:gen_solvers[15].M1|altsyncram:mem_rtl_0                                                 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                    ;
;     -- WIDTH_A                            ; 8                                                                                            ;
;     -- NUMWORDS_A                         ; 12001                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                 ;
;     -- WIDTH_B                            ; 8                                                                                            ;
;     -- NUMWORDS_B                         ; 12001                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                    ;
; Entity Instance                           ; M10K:gen_solvers[14].M1|altsyncram:mem_rtl_0                                                 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                    ;
;     -- WIDTH_A                            ; 8                                                                                            ;
;     -- NUMWORDS_A                         ; 12001                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                 ;
;     -- WIDTH_B                            ; 8                                                                                            ;
;     -- NUMWORDS_B                         ; 12001                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                    ;
; Entity Instance                           ; M10K:gen_solvers[13].M1|altsyncram:mem_rtl_0                                                 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                    ;
;     -- WIDTH_A                            ; 8                                                                                            ;
;     -- NUMWORDS_A                         ; 12001                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                 ;
;     -- WIDTH_B                            ; 8                                                                                            ;
;     -- NUMWORDS_B                         ; 12001                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                    ;
; Entity Instance                           ; M10K:gen_solvers[12].M1|altsyncram:mem_rtl_0                                                 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                    ;
;     -- WIDTH_A                            ; 8                                                                                            ;
;     -- NUMWORDS_A                         ; 12001                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                 ;
;     -- WIDTH_B                            ; 8                                                                                            ;
;     -- NUMWORDS_B                         ; 12001                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                    ;
; Entity Instance                           ; M10K:gen_solvers[11].M1|altsyncram:mem_rtl_0                                                 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                    ;
;     -- WIDTH_A                            ; 8                                                                                            ;
;     -- NUMWORDS_A                         ; 12001                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                 ;
;     -- WIDTH_B                            ; 8                                                                                            ;
;     -- NUMWORDS_B                         ; 12001                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                    ;
; Entity Instance                           ; M10K:gen_solvers[10].M1|altsyncram:mem_rtl_0                                                 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                    ;
;     -- WIDTH_A                            ; 8                                                                                            ;
;     -- NUMWORDS_A                         ; 12001                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                 ;
;     -- WIDTH_B                            ; 8                                                                                            ;
;     -- NUMWORDS_B                         ; 12001                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                    ;
; Entity Instance                           ; M10K:gen_solvers[9].M1|altsyncram:mem_rtl_0                                                  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                    ;
;     -- WIDTH_A                            ; 8                                                                                            ;
;     -- NUMWORDS_A                         ; 12001                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                 ;
;     -- WIDTH_B                            ; 8                                                                                            ;
;     -- NUMWORDS_B                         ; 12001                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                    ;
; Entity Instance                           ; M10K:gen_solvers[8].M1|altsyncram:mem_rtl_0                                                  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                    ;
;     -- WIDTH_A                            ; 8                                                                                            ;
;     -- NUMWORDS_A                         ; 12001                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                 ;
;     -- WIDTH_B                            ; 8                                                                                            ;
;     -- NUMWORDS_B                         ; 12001                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                    ;
; Entity Instance                           ; M10K:gen_solvers[7].M1|altsyncram:mem_rtl_0                                                  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                    ;
;     -- WIDTH_A                            ; 8                                                                                            ;
;     -- NUMWORDS_A                         ; 12001                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                 ;
;     -- WIDTH_B                            ; 8                                                                                            ;
;     -- NUMWORDS_B                         ; 12001                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                    ;
; Entity Instance                           ; M10K:gen_solvers[6].M1|altsyncram:mem_rtl_0                                                  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                    ;
;     -- WIDTH_A                            ; 8                                                                                            ;
;     -- NUMWORDS_A                         ; 12001                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                 ;
;     -- WIDTH_B                            ; 8                                                                                            ;
;     -- NUMWORDS_B                         ; 12001                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                    ;
; Entity Instance                           ; M10K:gen_solvers[5].M1|altsyncram:mem_rtl_0                                                  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                    ;
;     -- WIDTH_A                            ; 8                                                                                            ;
;     -- NUMWORDS_A                         ; 12001                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                 ;
;     -- WIDTH_B                            ; 8                                                                                            ;
;     -- NUMWORDS_B                         ; 12001                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                    ;
; Entity Instance                           ; M10K:gen_solvers[4].M1|altsyncram:mem_rtl_0                                                  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                    ;
;     -- WIDTH_A                            ; 8                                                                                            ;
;     -- NUMWORDS_A                         ; 12001                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                 ;
;     -- WIDTH_B                            ; 8                                                                                            ;
;     -- NUMWORDS_B                         ; 12001                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                    ;
; Entity Instance                           ; M10K:gen_solvers[3].M1|altsyncram:mem_rtl_0                                                  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                    ;
;     -- WIDTH_A                            ; 8                                                                                            ;
;     -- NUMWORDS_A                         ; 12001                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                 ;
;     -- WIDTH_B                            ; 8                                                                                            ;
;     -- NUMWORDS_B                         ; 12001                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                    ;
; Entity Instance                           ; M10K:gen_solvers[2].M1|altsyncram:mem_rtl_0                                                  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                    ;
;     -- WIDTH_A                            ; 8                                                                                            ;
;     -- NUMWORDS_A                         ; 12001                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                 ;
;     -- WIDTH_B                            ; 8                                                                                            ;
;     -- NUMWORDS_B                         ; 12001                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                    ;
; Entity Instance                           ; M10K:gen_solvers[1].M1|altsyncram:mem_rtl_0                                                  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                    ;
;     -- WIDTH_A                            ; 8                                                                                            ;
;     -- NUMWORDS_A                         ; 12001                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                 ;
;     -- WIDTH_B                            ; 8                                                                                            ;
;     -- NUMWORDS_B                         ; 12001                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                    ;
; Entity Instance                           ; M10K:gen_solvers[0].M1|altsyncram:mem_rtl_0                                                  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                    ;
;     -- WIDTH_A                            ; 8                                                                                            ;
;     -- NUMWORDS_A                         ; 12001                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                 ;
;     -- WIDTH_B                            ; 8                                                                                            ;
;     -- NUMWORDS_B                         ; 12001                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                    ;
+-------------------------------------------+----------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                            ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                                       ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|altera_reset_controller:rst_controller_002" ;
+----------------+--------+----------+--------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                      ;
+----------------+--------+----------+--------------------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                                       ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                                 ;
+----------------+--------+----------+--------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|altera_reset_controller:rst_controller_001" ;
+----------------+-------+----------+---------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                       ;
+----------------+-------+----------+---------------------------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                                                  ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                                                  ;
; reset_in2      ; Input ; Info     ; Stuck at GND                                                  ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                                                  ;
; reset_in3      ; Input ; Info     ; Stuck at GND                                                  ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                                                  ;
; reset_in4      ; Input ; Info     ; Stuck at GND                                                  ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                                                  ;
; reset_in5      ; Input ; Info     ; Stuck at GND                                                  ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                                                  ;
; reset_in6      ; Input ; Info     ; Stuck at GND                                                  ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                                                  ;
; reset_in7      ; Input ; Info     ; Stuck at GND                                                  ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                                                  ;
; reset_in8      ; Input ; Info     ; Stuck at GND                                                  ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                                                  ;
; reset_in9      ; Input ; Info     ; Stuck at GND                                                  ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                                                  ;
; reset_in10     ; Input ; Info     ; Stuck at GND                                                  ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                                                  ;
; reset_in11     ; Input ; Info     ; Stuck at GND                                                  ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                                                  ;
; reset_in12     ; Input ; Info     ; Stuck at GND                                                  ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                                                  ;
; reset_in13     ; Input ; Info     ; Stuck at GND                                                  ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                                                  ;
; reset_in14     ; Input ; Info     ; Stuck at GND                                                  ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                                                  ;
; reset_in15     ; Input ; Info     ; Stuck at GND                                                  ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                                                  ;
+----------------+-------+----------+---------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                        ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                                   ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|altera_reset_controller:rst_controller" ;
+----------------+-------+----------+-----------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                   ;
+----------------+-------+----------+-----------------------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                                              ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                                              ;
; reset_in2      ; Input ; Info     ; Stuck at GND                                              ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                                              ;
; reset_in3      ; Input ; Info     ; Stuck at GND                                              ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                                              ;
; reset_in4      ; Input ; Info     ; Stuck at GND                                              ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                                              ;
; reset_in5      ; Input ; Info     ; Stuck at GND                                              ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                                              ;
; reset_in6      ; Input ; Info     ; Stuck at GND                                              ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                                              ;
; reset_in7      ; Input ; Info     ; Stuck at GND                                              ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                                              ;
; reset_in8      ; Input ; Info     ; Stuck at GND                                              ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                                              ;
; reset_in9      ; Input ; Info     ; Stuck at GND                                              ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                                              ;
; reset_in10     ; Input ; Info     ; Stuck at GND                                              ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                                              ;
; reset_in11     ; Input ; Info     ; Stuck at GND                                              ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                                              ;
; reset_in12     ; Input ; Info     ; Stuck at GND                                              ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                                              ;
; reset_in13     ; Input ; Info     ; Stuck at GND                                              ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                                              ;
; reset_in14     ; Input ; Info     ; Stuck at GND                                              ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                                              ;
; reset_in15     ; Input ; Info     ; Stuck at GND                                              ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                                              ;
+----------------+-------+----------+-----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_irq_mapper:irq_mapper_001" ;
+-------+-------+----------+-----------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                               ;
+-------+-------+----------+-----------------------------------------------------------------------+
; clk   ; Input ; Info     ; Explicitly unconnected                                                ;
; reset ; Input ; Info     ; Explicitly unconnected                                                ;
+-------+-------+----------+-----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_irq_mapper:irq_mapper" ;
+-------+-------+----------+-------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                           ;
+-------+-------+----------+-------------------------------------------------------------------+
; clk   ; Input ; Info     ; Explicitly unconnected                                            ;
; reset ; Input ; Info     ; Explicitly unconnected                                            ;
+-------+-------+----------+-------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_cmd_width_adapter|altera_merlin_address_alignment:check_and_align_address_to_size" ;
+------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                                                                          ;
+------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; in_data[42..33]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                     ;
; out_data[33..30] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                              ;
; in_valid         ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                           ;
; in_sop           ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                           ;
; in_eop           ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                           ;
; out_ready        ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                           ;
+------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_cmd_width_adapter" ;
+----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                                       ;
+----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                                  ;
+----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor" ;
+----------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                                                    ;
+----------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sink_valid           ; Input  ; Info     ; Stuck at GND                                                                                                                                                               ;
; sink_ready           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                        ;
; sink_is_compressed   ; Input  ; Info     ; Stuck at VCC                                                                                                                                                               ;
; sink_burstsize[2]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                               ;
; sink_burstsize[1]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                               ;
; sink_burstsize[0]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                               ;
; source_startofpacket ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                        ;
; source_valid         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                        ;
; source_addr          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                        ;
; source_burstwrap     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                     ;
; source_byte_cnt      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                        ;
; source_is_compressed ; Output ; Info     ; Explicitly unconnected                                                                                                                                                     ;
; source_burstsize     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                     ;
+----------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter" ;
+----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                                       ;
+----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                                  ;
+----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                    ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                                               ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub" ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                        ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[9] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                   ;
; b[9] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                   ;
; diff ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                            ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub" ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                  ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[9]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                             ;
; b[9]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                             ;
; diff[8..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                      ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub" ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                  ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[9]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                             ;
; b[9]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                             ;
; diff[8..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                      ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub" ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                  ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[9]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                             ;
; b[9]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                             ;
; diff[8..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                      ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub" ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                  ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[9]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                             ;
; b[9]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                             ;
; diff[8..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                      ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract" ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                    ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cin  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                               ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub" ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                  ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[9]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                             ;
; b[9]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                             ;
; diff[8..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                      ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min" ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                        ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; d[8..3] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                                   ;
; d[1..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                                   ;
; d[2]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                   ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size" ;
+------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                                                                                                                                            ;
+------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clk              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                       ;
; reset            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                       ;
; in_valid         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                       ;
; in_sop           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                       ;
; in_eop           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                       ;
; out_ready        ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                                                                                             ;
; out_data[31..30] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                ;
+------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_router_002:router_002|Computer_System_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                                              ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                               ;
; default_src_channel    ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                               ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_router:router|Computer_System_mm_interconnect_0_router_default_decode:the_default_decode" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                                  ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                      ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                   ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                   ;
; default_src_channel    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                      ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rdata_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                  ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_sram_s2_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                        ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                   ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                   ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size" ;
+------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                                                               ;
+------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; out_data[33..30] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                   ;
+------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent" ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                 ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; awuser   ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; aruser   ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; awqos    ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; arqos    ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; awregion ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; arregion ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; wuser    ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; ruser    ; Output ; Info     ; Explicitly unconnected                                                                                                                  ;
; buser    ; Output ; Info     ; Explicitly unconnected                                                                                                                  ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_sram_s2_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                           ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_System_PLL:system_pll|Computer_System_System_PLL_sys_pll:sys_pll|altera_pll:altera_pll_i"                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; fboutclk          ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; fbclk             ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; refclk1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_en          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; updn              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; num_phase_shifts  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; scanclk           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cntsel            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; reconfig_to_pll   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; extswitch         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; adjpllin          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cclk              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_done        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; reconfig_from_pll ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; activeclk         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; clkbad            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; phout             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; lvds_clk          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; loaden            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; extclk_out        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; cascade_out       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; zdbfbclk          ; Bidir  ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_Onchip_SRAM:onchip_sram" ;
+--------+-------+----------+--------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                            ;
+--------+-------+----------+--------------------------------------------------------------------+
; freeze ; Input ; Info     ; Stuck at GND                                                       ;
+--------+-------+----------+--------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0" ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                                                                                                               ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; local_init_done         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; local_cal_success       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; local_cal_fail          ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; afi_init_req            ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; afi_cal_req             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; afi_seq_busy            ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; afi_ctl_refresh_done    ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; afi_ctl_long_idle       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; mp_cmd_clk_0            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; mp_cmd_reset_n_0        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                          ;
; mp_cmd_clk_1            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; mp_cmd_reset_n_1        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                          ;
; mp_cmd_clk_2            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; mp_cmd_reset_n_2        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                          ;
; mp_cmd_clk_3            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; mp_cmd_reset_n_3        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                          ;
; mp_cmd_clk_4            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; mp_cmd_reset_n_4        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                          ;
; mp_cmd_clk_5            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; mp_cmd_reset_n_5        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                          ;
; mp_rfifo_clk_0          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; mp_rfifo_reset_n_0      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                          ;
; mp_wfifo_clk_0          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; mp_wfifo_reset_n_0      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                          ;
; mp_rfifo_clk_1          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; mp_rfifo_reset_n_1      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                          ;
; mp_wfifo_clk_1          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; mp_wfifo_reset_n_1      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                          ;
; mp_rfifo_clk_2          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; mp_rfifo_reset_n_2      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                          ;
; mp_wfifo_clk_2          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; mp_wfifo_reset_n_2      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                          ;
; mp_rfifo_clk_3          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; mp_rfifo_reset_n_3      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                          ;
; mp_wfifo_clk_3          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; mp_wfifo_reset_n_3      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                          ;
; csr_clk                 ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; csr_reset_n             ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                          ;
; avl_ready_0             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; avl_burstbegin_0        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_addr_0              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_rdata_valid_0       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; avl_rdata_0             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; avl_wdata_0             ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_be_0                ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_read_req_0          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_write_req_0         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_size_0              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_ready_1             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; avl_burstbegin_1        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_addr_1              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_rdata_valid_1       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; avl_rdata_1             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; avl_wdata_1             ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_be_1                ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_read_req_1          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_write_req_1         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_size_1              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_ready_2             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; avl_burstbegin_2        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_addr_2              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_rdata_valid_2       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; avl_rdata_2             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; avl_wdata_2             ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_be_2                ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_read_req_2          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_write_req_2         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_size_2              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_ready_3             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; avl_burstbegin_3        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_addr_3              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_rdata_valid_3       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; avl_rdata_3             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; avl_wdata_3             ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_be_3                ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_read_req_3          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_write_req_3         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_size_3              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_ready_4             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; avl_burstbegin_4        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_addr_4              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_rdata_valid_4       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; avl_rdata_4             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; avl_wdata_4             ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_be_4                ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_read_req_4          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_write_req_4         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_size_4              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_ready_5             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; avl_burstbegin_5        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_addr_5              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_rdata_valid_5       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; avl_rdata_5             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; avl_wdata_5             ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_be_5                ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_read_req_5          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_write_req_5         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_size_5              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; csr_write_req           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; csr_read_req            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; csr_waitrequest         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; csr_addr                ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; csr_be                  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; csr_wdata               ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; csr_rdata               ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; csr_rdata_valid         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; local_multicast         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; local_refresh_req       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; local_refresh_chip      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; local_refresh_ack       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; local_self_rfsh_req     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; local_self_rfsh_chip    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; local_self_rfsh_ack     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; local_deep_powerdn_req  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; local_deep_powerdn_chip ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; local_deep_powerdn_ack  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; local_powerdn_ack       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; local_priority          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; bonding_in_1            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; bonding_in_2            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; bonding_in_3            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; bonding_out_1           ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; bonding_out_2           ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; bonding_out_3           ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; ctl_init_req            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                              ;
; local_sts_ctl_empty     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                              ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst" ;
+---------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                     ;
+---------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dll_offsetdelay_in  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                                                                                ;
; capture_strobe_in   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                                                                                ;
; capture_strobe_n_in ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                                                                                ;
; capture_strobe_ena  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                                                                                ;
; output_strobe_out   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                    ;
; output_strobe_n_out ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                    ;
; dr_clock_in         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                                                                                ;
; read_data_in        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                                                                                ;
; write_data_out      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                    ;
+---------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                          ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; capture_strobe_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                              ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad" ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; halfratebypass ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad" ;
+----------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; halfratebypass ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad" ;
+----------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; halfratebypass ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad" ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; halfratebypass ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads" ;
+------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                 ;
+------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; phy_ddio_address ; Input ; Warning  ; Input port expression (64 bits) is wider than the input port (60 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                                                                                      ;
; phy_ddio_cs_n    ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (4 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                                                                                        ;
; phy_ddio_cke     ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (4 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                                                                                        ;
; phy_ddio_odt     ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (4 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                                                                                        ;
+------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads" ;
+-----------------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                        ; Type  ; Severity ; Details                                                                                                                                                                                                                                                   ;
+-----------------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; phy_ddio_dmdout             ; Input ; Warning  ; Input port expression (20 bits) is smaller than the input port (25 bits) it drives.  Extra input bit(s) "phy_ddio_dmdout[24..20]" will be connected to GND.                                                                                               ;
; seq_read_latency_counter    ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                              ;
; seq_read_increment_vfifo_fr ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                              ;
; seq_read_increment_vfifo_hr ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                              ;
+-----------------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc" ;
+--------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                ;
+--------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; hr_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                               ;
+--------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0" ;
+---------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                      ; Type   ; Severity ; Details                                                                                                                                                                        ;
+---------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_reset_export_n        ; Output ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; avl_clk                   ; Output ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; avl_reset_n               ; Output ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; scc_clk                   ; Output ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; scc_reset_n               ; Output ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; avl_address               ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; avl_write                 ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; avl_writedata             ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; avl_read                  ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; avl_readdata              ; Output ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; avl_waitrequest           ; Output ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; scc_data                  ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; scc_dqs_ena               ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; scc_dqs_io_ena            ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; scc_dq_ena                ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; scc_dm_ena                ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; capture_strobe_tracking   ; Output ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; scc_upd                   ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; csr_soft_reset_req        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; io_intaddrdout            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; io_intbadout              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; io_intcasndout            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; io_intckdout              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; io_intckedout             ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; io_intckndout             ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; io_intcsndout             ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; io_intdmdout              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; io_intdqdin               ; Output ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; io_intdqdout              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; io_intdqoe                ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; io_intdqsbdout            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; io_intdqsboe              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; io_intdqsdout             ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; io_intdqslogicdqsena      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; io_intdqslogicfiforeset   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; io_intdqslogicincrdataen  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; io_intdqslogicincwrptr    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; io_intdqslogicoct         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; io_intdqslogicrdatavalid  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; io_intdqslogicreadlatency ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; io_intdqsoe               ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; io_intodtdout             ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; io_intrasndout            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; io_intresetndout          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; io_intwendout             ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; io_intafirlat             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; io_intafiwlat             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; phy_clk                   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                       ;
; phy_reset_n               ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                       ;
+---------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst" ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                    ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; pll_ref_clk    ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                               ;
; global_reset_n ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                               ;
; soft_reset_n   ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                               ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps" ;
+----------------+--------+----------+---------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                 ;
+----------------+--------+----------+---------------------------------------------------------+
; f2h_AWID       ; Input  ; Info     ; Explicitly unconnected                                  ;
; f2h_AWADDR     ; Input  ; Info     ; Explicitly unconnected                                  ;
; f2h_AWLEN      ; Input  ; Info     ; Explicitly unconnected                                  ;
; f2h_AWSIZE     ; Input  ; Info     ; Explicitly unconnected                                  ;
; f2h_AWBURST    ; Input  ; Info     ; Explicitly unconnected                                  ;
; f2h_AWLOCK     ; Input  ; Info     ; Explicitly unconnected                                  ;
; f2h_AWCACHE    ; Input  ; Info     ; Explicitly unconnected                                  ;
; f2h_AWPROT     ; Input  ; Info     ; Explicitly unconnected                                  ;
; f2h_AWVALID    ; Input  ; Info     ; Explicitly unconnected                                  ;
; f2h_AWREADY    ; Output ; Info     ; Explicitly unconnected                                  ;
; f2h_AWUSER     ; Input  ; Info     ; Explicitly unconnected                                  ;
; f2h_WID        ; Input  ; Info     ; Explicitly unconnected                                  ;
; f2h_WDATA      ; Input  ; Info     ; Explicitly unconnected                                  ;
; f2h_WSTRB      ; Input  ; Info     ; Explicitly unconnected                                  ;
; f2h_WLAST      ; Input  ; Info     ; Explicitly unconnected                                  ;
; f2h_WVALID     ; Input  ; Info     ; Explicitly unconnected                                  ;
; f2h_WREADY     ; Output ; Info     ; Explicitly unconnected                                  ;
; f2h_BID        ; Output ; Info     ; Explicitly unconnected                                  ;
; f2h_BRESP      ; Output ; Info     ; Explicitly unconnected                                  ;
; f2h_BVALID     ; Output ; Info     ; Explicitly unconnected                                  ;
; f2h_BREADY     ; Input  ; Info     ; Explicitly unconnected                                  ;
; f2h_ARID       ; Input  ; Info     ; Explicitly unconnected                                  ;
; f2h_ARADDR     ; Input  ; Info     ; Explicitly unconnected                                  ;
; f2h_ARLEN      ; Input  ; Info     ; Explicitly unconnected                                  ;
; f2h_ARSIZE     ; Input  ; Info     ; Explicitly unconnected                                  ;
; f2h_ARBURST    ; Input  ; Info     ; Explicitly unconnected                                  ;
; f2h_ARLOCK     ; Input  ; Info     ; Explicitly unconnected                                  ;
; f2h_ARCACHE    ; Input  ; Info     ; Explicitly unconnected                                  ;
; f2h_ARPROT     ; Input  ; Info     ; Explicitly unconnected                                  ;
; f2h_ARVALID    ; Input  ; Info     ; Explicitly unconnected                                  ;
; f2h_ARREADY    ; Output ; Info     ; Explicitly unconnected                                  ;
; f2h_ARUSER     ; Input  ; Info     ; Explicitly unconnected                                  ;
; f2h_RID        ; Output ; Info     ; Explicitly unconnected                                  ;
; f2h_RDATA      ; Output ; Info     ; Explicitly unconnected                                  ;
; f2h_RRESP      ; Output ; Info     ; Explicitly unconnected                                  ;
; f2h_RLAST      ; Output ; Info     ; Explicitly unconnected                                  ;
; f2h_RVALID     ; Output ; Info     ; Explicitly unconnected                                  ;
; f2h_RREADY     ; Input  ; Info     ; Explicitly unconnected                                  ;
; h2f_lw_AWID    ; Output ; Info     ; Explicitly unconnected                                  ;
; h2f_lw_AWADDR  ; Output ; Info     ; Explicitly unconnected                                  ;
; h2f_lw_AWLEN   ; Output ; Info     ; Explicitly unconnected                                  ;
; h2f_lw_AWSIZE  ; Output ; Info     ; Explicitly unconnected                                  ;
; h2f_lw_AWBURST ; Output ; Info     ; Explicitly unconnected                                  ;
; h2f_lw_AWLOCK  ; Output ; Info     ; Explicitly unconnected                                  ;
; h2f_lw_AWCACHE ; Output ; Info     ; Explicitly unconnected                                  ;
; h2f_lw_AWPROT  ; Output ; Info     ; Explicitly unconnected                                  ;
; h2f_lw_AWVALID ; Output ; Info     ; Explicitly unconnected                                  ;
; h2f_lw_AWREADY ; Input  ; Info     ; Explicitly unconnected                                  ;
; h2f_lw_WID     ; Output ; Info     ; Explicitly unconnected                                  ;
; h2f_lw_WDATA   ; Output ; Info     ; Explicitly unconnected                                  ;
; h2f_lw_WSTRB   ; Output ; Info     ; Explicitly unconnected                                  ;
; h2f_lw_WLAST   ; Output ; Info     ; Explicitly unconnected                                  ;
; h2f_lw_WVALID  ; Output ; Info     ; Explicitly unconnected                                  ;
; h2f_lw_WREADY  ; Input  ; Info     ; Explicitly unconnected                                  ;
; h2f_lw_BID     ; Input  ; Info     ; Explicitly unconnected                                  ;
; h2f_lw_BRESP   ; Input  ; Info     ; Explicitly unconnected                                  ;
; h2f_lw_BVALID  ; Input  ; Info     ; Explicitly unconnected                                  ;
; h2f_lw_BREADY  ; Output ; Info     ; Explicitly unconnected                                  ;
; h2f_lw_ARID    ; Output ; Info     ; Explicitly unconnected                                  ;
; h2f_lw_ARADDR  ; Output ; Info     ; Explicitly unconnected                                  ;
; h2f_lw_ARLEN   ; Output ; Info     ; Explicitly unconnected                                  ;
; h2f_lw_ARSIZE  ; Output ; Info     ; Explicitly unconnected                                  ;
; h2f_lw_ARBURST ; Output ; Info     ; Explicitly unconnected                                  ;
; h2f_lw_ARLOCK  ; Output ; Info     ; Explicitly unconnected                                  ;
; h2f_lw_ARCACHE ; Output ; Info     ; Explicitly unconnected                                  ;
; h2f_lw_ARPROT  ; Output ; Info     ; Explicitly unconnected                                  ;
; h2f_lw_ARVALID ; Output ; Info     ; Explicitly unconnected                                  ;
; h2f_lw_ARREADY ; Input  ; Info     ; Explicitly unconnected                                  ;
; h2f_lw_RID     ; Input  ; Info     ; Explicitly unconnected                                  ;
; h2f_lw_RDATA   ; Input  ; Info     ; Explicitly unconnected                                  ;
; h2f_lw_RRESP   ; Input  ; Info     ; Explicitly unconnected                                  ;
; h2f_lw_RLAST   ; Input  ; Info     ; Explicitly unconnected                                  ;
; h2f_lw_RVALID  ; Input  ; Info     ; Explicitly unconnected                                  ;
; h2f_lw_RREADY  ; Output ; Info     ; Explicitly unconnected                                  ;
+----------------+--------+----------+---------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System"                                                                                                         ;
+---------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port                            ; Type   ; Severity ; Details                                                                                                  ;
+---------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; system_pll_ref_reset_reset      ; Input  ; Info     ; Stuck at GND                                                                                             ;
; onchip_sram_s1_clken            ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; onchip_sram_s1_chipselect       ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; onchip_sram_s1_readdata[31..27] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; onchip_sram_s1_byteenable       ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; sdram_clk_clk                   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "pll2:pll2"               ;
+--------+--------+----------+------------------------+
; Port   ; Type   ; Severity ; Details                ;
+--------+--------+----------+------------------------+
; locked ; Output ; Info     ; Explicitly unconnected ;
+--------+--------+----------+------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "video_pll:pll1"          ;
+--------+--------+----------+------------------------+
; Port   ; Type   ; Severity ; Details                ;
+--------+--------+----------+------------------------+
; locked ; Output ; Info     ; Explicitly unconnected ;
+--------+--------+----------+------------------------+


+----------------------------------------------------------------------+
; Port Connectivity Checks: "mandelbrot_iterate:gen_solvers[27].insts" ;
+----------+-------+----------+----------------------------------------+
; Port     ; Type  ; Severity ; Details                                ;
+----------+-------+----------+----------------------------------------+
; i[4..3]  ; Input ; Info     ; Stuck at VCC                           ;
; i[1..0]  ; Input ; Info     ; Stuck at VCC                           ;
; i[31..5] ; Input ; Info     ; Stuck at GND                           ;
; i[2]     ; Input ; Info     ; Stuck at GND                           ;
+----------+-------+----------+----------------------------------------+


+----------------------------------------------------------------------+
; Port Connectivity Checks: "mandelbrot_iterate:gen_solvers[26].insts" ;
+----------+-------+----------+----------------------------------------+
; Port     ; Type  ; Severity ; Details                                ;
+----------+-------+----------+----------------------------------------+
; i[4..3]  ; Input ; Info     ; Stuck at VCC                           ;
; i[31..5] ; Input ; Info     ; Stuck at GND                           ;
; i[2]     ; Input ; Info     ; Stuck at GND                           ;
; i[1]     ; Input ; Info     ; Stuck at VCC                           ;
; i[0]     ; Input ; Info     ; Stuck at GND                           ;
+----------+-------+----------+----------------------------------------+


+----------------------------------------------------------------------+
; Port Connectivity Checks: "mandelbrot_iterate:gen_solvers[25].insts" ;
+----------+-------+----------+----------------------------------------+
; Port     ; Type  ; Severity ; Details                                ;
+----------+-------+----------+----------------------------------------+
; i[4..3]  ; Input ; Info     ; Stuck at VCC                           ;
; i[31..5] ; Input ; Info     ; Stuck at GND                           ;
; i[2..1]  ; Input ; Info     ; Stuck at GND                           ;
; i[0]     ; Input ; Info     ; Stuck at VCC                           ;
+----------+-------+----------+----------------------------------------+


+----------------------------------------------------------------------+
; Port Connectivity Checks: "mandelbrot_iterate:gen_solvers[24].insts" ;
+----------+-------+----------+----------------------------------------+
; Port     ; Type  ; Severity ; Details                                ;
+----------+-------+----------+----------------------------------------+
; i[4..3]  ; Input ; Info     ; Stuck at VCC                           ;
; i[31..5] ; Input ; Info     ; Stuck at GND                           ;
; i[2..0]  ; Input ; Info     ; Stuck at GND                           ;
+----------+-------+----------+----------------------------------------+


+----------------------------------------------------------------------+
; Port Connectivity Checks: "mandelbrot_iterate:gen_solvers[23].insts" ;
+----------+-------+----------+----------------------------------------+
; Port     ; Type  ; Severity ; Details                                ;
+----------+-------+----------+----------------------------------------+
; i[2..0]  ; Input ; Info     ; Stuck at VCC                           ;
; i[31..5] ; Input ; Info     ; Stuck at GND                           ;
; i[4]     ; Input ; Info     ; Stuck at VCC                           ;
; i[3]     ; Input ; Info     ; Stuck at GND                           ;
+----------+-------+----------+----------------------------------------+


+----------------------------------------------------------------------+
; Port Connectivity Checks: "mandelbrot_iterate:gen_solvers[22].insts" ;
+----------+-------+----------+----------------------------------------+
; Port     ; Type  ; Severity ; Details                                ;
+----------+-------+----------+----------------------------------------+
; i[2..1]  ; Input ; Info     ; Stuck at VCC                           ;
; i[31..5] ; Input ; Info     ; Stuck at GND                           ;
; i[4]     ; Input ; Info     ; Stuck at VCC                           ;
; i[3]     ; Input ; Info     ; Stuck at GND                           ;
; i[0]     ; Input ; Info     ; Stuck at GND                           ;
+----------+-------+----------+----------------------------------------+


+----------------------------------------------------------------------+
; Port Connectivity Checks: "mandelbrot_iterate:gen_solvers[21].insts" ;
+----------+-------+----------+----------------------------------------+
; Port     ; Type  ; Severity ; Details                                ;
+----------+-------+----------+----------------------------------------+
; i[31..5] ; Input ; Info     ; Stuck at GND                           ;
; i[4]     ; Input ; Info     ; Stuck at VCC                           ;
; i[3]     ; Input ; Info     ; Stuck at GND                           ;
; i[2]     ; Input ; Info     ; Stuck at VCC                           ;
; i[1]     ; Input ; Info     ; Stuck at GND                           ;
; i[0]     ; Input ; Info     ; Stuck at VCC                           ;
+----------+-------+----------+----------------------------------------+


+----------------------------------------------------------------------+
; Port Connectivity Checks: "mandelbrot_iterate:gen_solvers[20].insts" ;
+----------+-------+----------+----------------------------------------+
; Port     ; Type  ; Severity ; Details                                ;
+----------+-------+----------+----------------------------------------+
; i[31..5] ; Input ; Info     ; Stuck at GND                           ;
; i[1..0]  ; Input ; Info     ; Stuck at GND                           ;
; i[4]     ; Input ; Info     ; Stuck at VCC                           ;
; i[3]     ; Input ; Info     ; Stuck at GND                           ;
; i[2]     ; Input ; Info     ; Stuck at VCC                           ;
+----------+-------+----------+----------------------------------------+


+----------------------------------------------------------------------+
; Port Connectivity Checks: "mandelbrot_iterate:gen_solvers[19].insts" ;
+----------+-------+----------+----------------------------------------+
; Port     ; Type  ; Severity ; Details                                ;
+----------+-------+----------+----------------------------------------+
; i[1..0]  ; Input ; Info     ; Stuck at VCC                           ;
; i[31..5] ; Input ; Info     ; Stuck at GND                           ;
; i[3..2]  ; Input ; Info     ; Stuck at GND                           ;
; i[4]     ; Input ; Info     ; Stuck at VCC                           ;
+----------+-------+----------+----------------------------------------+


+----------------------------------------------------------------------+
; Port Connectivity Checks: "mandelbrot_iterate:gen_solvers[18].insts" ;
+----------+-------+----------+----------------------------------------+
; Port     ; Type  ; Severity ; Details                                ;
+----------+-------+----------+----------------------------------------+
; i[31..5] ; Input ; Info     ; Stuck at GND                           ;
; i[3..2]  ; Input ; Info     ; Stuck at GND                           ;
; i[4]     ; Input ; Info     ; Stuck at VCC                           ;
; i[1]     ; Input ; Info     ; Stuck at VCC                           ;
; i[0]     ; Input ; Info     ; Stuck at GND                           ;
+----------+-------+----------+----------------------------------------+


+----------------------------------------------------------------------+
; Port Connectivity Checks: "mandelbrot_iterate:gen_solvers[17].insts" ;
+----------+-------+----------+----------------------------------------+
; Port     ; Type  ; Severity ; Details                                ;
+----------+-------+----------+----------------------------------------+
; i[31..5] ; Input ; Info     ; Stuck at GND                           ;
; i[3..1]  ; Input ; Info     ; Stuck at GND                           ;
; i[4]     ; Input ; Info     ; Stuck at VCC                           ;
; i[0]     ; Input ; Info     ; Stuck at VCC                           ;
+----------+-------+----------+----------------------------------------+


+----------------------------------------------------------------------+
; Port Connectivity Checks: "mandelbrot_iterate:gen_solvers[16].insts" ;
+----------+-------+----------+----------------------------------------+
; Port     ; Type  ; Severity ; Details                                ;
+----------+-------+----------+----------------------------------------+
; i[31..5] ; Input ; Info     ; Stuck at GND                           ;
; i[3..0]  ; Input ; Info     ; Stuck at GND                           ;
; i[4]     ; Input ; Info     ; Stuck at VCC                           ;
+----------+-------+----------+----------------------------------------+


+----------------------------------------------------------------------+
; Port Connectivity Checks: "mandelbrot_iterate:gen_solvers[15].insts" ;
+----------+-------+----------+----------------------------------------+
; Port     ; Type  ; Severity ; Details                                ;
+----------+-------+----------+----------------------------------------+
; i[3..0]  ; Input ; Info     ; Stuck at VCC                           ;
; i[31..4] ; Input ; Info     ; Stuck at GND                           ;
+----------+-------+----------+----------------------------------------+


+----------------------------------------------------------------------+
; Port Connectivity Checks: "mandelbrot_iterate:gen_solvers[14].insts" ;
+----------+-------+----------+----------------------------------------+
; Port     ; Type  ; Severity ; Details                                ;
+----------+-------+----------+----------------------------------------+
; i[3..1]  ; Input ; Info     ; Stuck at VCC                           ;
; i[31..4] ; Input ; Info     ; Stuck at GND                           ;
; i[0]     ; Input ; Info     ; Stuck at GND                           ;
+----------+-------+----------+----------------------------------------+


+----------------------------------------------------------------------+
; Port Connectivity Checks: "mandelbrot_iterate:gen_solvers[13].insts" ;
+----------+-------+----------+----------------------------------------+
; Port     ; Type  ; Severity ; Details                                ;
+----------+-------+----------+----------------------------------------+
; i[3..2]  ; Input ; Info     ; Stuck at VCC                           ;
; i[31..4] ; Input ; Info     ; Stuck at GND                           ;
; i[1]     ; Input ; Info     ; Stuck at GND                           ;
; i[0]     ; Input ; Info     ; Stuck at VCC                           ;
+----------+-------+----------+----------------------------------------+


+----------------------------------------------------------------------+
; Port Connectivity Checks: "mandelbrot_iterate:gen_solvers[12].insts" ;
+----------+-------+----------+----------------------------------------+
; Port     ; Type  ; Severity ; Details                                ;
+----------+-------+----------+----------------------------------------+
; i[3..2]  ; Input ; Info     ; Stuck at VCC                           ;
; i[31..4] ; Input ; Info     ; Stuck at GND                           ;
; i[1..0]  ; Input ; Info     ; Stuck at GND                           ;
+----------+-------+----------+----------------------------------------+


+----------------------------------------------------------------------+
; Port Connectivity Checks: "mandelbrot_iterate:gen_solvers[11].insts" ;
+----------+-------+----------+----------------------------------------+
; Port     ; Type  ; Severity ; Details                                ;
+----------+-------+----------+----------------------------------------+
; i[1..0]  ; Input ; Info     ; Stuck at VCC                           ;
; i[31..4] ; Input ; Info     ; Stuck at GND                           ;
; i[3]     ; Input ; Info     ; Stuck at VCC                           ;
; i[2]     ; Input ; Info     ; Stuck at GND                           ;
+----------+-------+----------+----------------------------------------+


+----------------------------------------------------------------------+
; Port Connectivity Checks: "mandelbrot_iterate:gen_solvers[10].insts" ;
+----------+-------+----------+----------------------------------------+
; Port     ; Type  ; Severity ; Details                                ;
+----------+-------+----------+----------------------------------------+
; i[31..4] ; Input ; Info     ; Stuck at GND                           ;
; i[3]     ; Input ; Info     ; Stuck at VCC                           ;
; i[2]     ; Input ; Info     ; Stuck at GND                           ;
; i[1]     ; Input ; Info     ; Stuck at VCC                           ;
; i[0]     ; Input ; Info     ; Stuck at GND                           ;
+----------+-------+----------+----------------------------------------+


+---------------------------------------------------------------------+
; Port Connectivity Checks: "mandelbrot_iterate:gen_solvers[9].insts" ;
+----------+-------+----------+---------------------------------------+
; Port     ; Type  ; Severity ; Details                               ;
+----------+-------+----------+---------------------------------------+
; i[31..4] ; Input ; Info     ; Stuck at GND                          ;
; i[2..1]  ; Input ; Info     ; Stuck at GND                          ;
; i[3]     ; Input ; Info     ; Stuck at VCC                          ;
; i[0]     ; Input ; Info     ; Stuck at VCC                          ;
+----------+-------+----------+---------------------------------------+


+---------------------------------------------------------------------+
; Port Connectivity Checks: "mandelbrot_iterate:gen_solvers[8].insts" ;
+----------+-------+----------+---------------------------------------+
; Port     ; Type  ; Severity ; Details                               ;
+----------+-------+----------+---------------------------------------+
; i[31..4] ; Input ; Info     ; Stuck at GND                          ;
; i[2..0]  ; Input ; Info     ; Stuck at GND                          ;
; i[3]     ; Input ; Info     ; Stuck at VCC                          ;
+----------+-------+----------+---------------------------------------+


+---------------------------------------------------------------------+
; Port Connectivity Checks: "mandelbrot_iterate:gen_solvers[7].insts" ;
+----------+-------+----------+---------------------------------------+
; Port     ; Type  ; Severity ; Details                               ;
+----------+-------+----------+---------------------------------------+
; i[2..0]  ; Input ; Info     ; Stuck at VCC                          ;
; i[31..3] ; Input ; Info     ; Stuck at GND                          ;
+----------+-------+----------+---------------------------------------+


+---------------------------------------------------------------------+
; Port Connectivity Checks: "mandelbrot_iterate:gen_solvers[6].insts" ;
+----------+-------+----------+---------------------------------------+
; Port     ; Type  ; Severity ; Details                               ;
+----------+-------+----------+---------------------------------------+
; i[2..1]  ; Input ; Info     ; Stuck at VCC                          ;
; i[31..3] ; Input ; Info     ; Stuck at GND                          ;
; i[0]     ; Input ; Info     ; Stuck at GND                          ;
+----------+-------+----------+---------------------------------------+


+---------------------------------------------------------------------+
; Port Connectivity Checks: "mandelbrot_iterate:gen_solvers[5].insts" ;
+----------+-------+----------+---------------------------------------+
; Port     ; Type  ; Severity ; Details                               ;
+----------+-------+----------+---------------------------------------+
; i[31..3] ; Input ; Info     ; Stuck at GND                          ;
; i[2]     ; Input ; Info     ; Stuck at VCC                          ;
; i[1]     ; Input ; Info     ; Stuck at GND                          ;
; i[0]     ; Input ; Info     ; Stuck at VCC                          ;
+----------+-------+----------+---------------------------------------+


+---------------------------------------------------------------------+
; Port Connectivity Checks: "mandelbrot_iterate:gen_solvers[4].insts" ;
+----------+-------+----------+---------------------------------------+
; Port     ; Type  ; Severity ; Details                               ;
+----------+-------+----------+---------------------------------------+
; i[31..3] ; Input ; Info     ; Stuck at GND                          ;
; i[1..0]  ; Input ; Info     ; Stuck at GND                          ;
; i[2]     ; Input ; Info     ; Stuck at VCC                          ;
+----------+-------+----------+---------------------------------------+


+---------------------------------------------------------------------+
; Port Connectivity Checks: "mandelbrot_iterate:gen_solvers[3].insts" ;
+----------+-------+----------+---------------------------------------+
; Port     ; Type  ; Severity ; Details                               ;
+----------+-------+----------+---------------------------------------+
; i[1..0]  ; Input ; Info     ; Stuck at VCC                          ;
; i[31..2] ; Input ; Info     ; Stuck at GND                          ;
+----------+-------+----------+---------------------------------------+


+---------------------------------------------------------------------+
; Port Connectivity Checks: "mandelbrot_iterate:gen_solvers[2].insts" ;
+----------+-------+----------+---------------------------------------+
; Port     ; Type  ; Severity ; Details                               ;
+----------+-------+----------+---------------------------------------+
; i[31..2] ; Input ; Info     ; Stuck at GND                          ;
; i[1]     ; Input ; Info     ; Stuck at VCC                          ;
; i[0]     ; Input ; Info     ; Stuck at GND                          ;
+----------+-------+----------+---------------------------------------+


+---------------------------------------------------------------------+
; Port Connectivity Checks: "mandelbrot_iterate:gen_solvers[1].insts" ;
+----------+-------+----------+---------------------------------------+
; Port     ; Type  ; Severity ; Details                               ;
+----------+-------+----------+---------------------------------------+
; i[31..1] ; Input ; Info     ; Stuck at GND                          ;
; i[0]     ; Input ; Info     ; Stuck at VCC                          ;
+----------+-------+----------+---------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mandelbrot_iterate:gen_solvers[0].insts|signed_mult:inst3"                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; out[26] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------+
; Port Connectivity Checks: "mandelbrot_iterate:gen_solvers[0].insts" ;
+------+-------+----------+-------------------------------------------+
; Port ; Type  ; Severity ; Details                                   ;
+------+-------+----------+-------------------------------------------+
; i    ; Input ; Info     ; Stuck at GND                              ;
+------+-------+----------+-------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "HexDigit:Digit5"                                                                                                                                                                       ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; num       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (4 bits) it drives.  The 28 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; num[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; num[1]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; num[0]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "HexDigit:Digit4"                                                                                                                                                                       ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; num       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (4 bits) it drives.  The 28 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; num[2..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; num[3]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "HexDigit:Digit1"                                                                                                                                                                  ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                            ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; num  ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (4 bits) it drives.  The 28 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "HexDigit:Digit0"                                                                                                                                                                  ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                            ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; num  ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (4 bits) it drives.  The 28 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition                    ;
+----------------------------------------------------------------+-------+
; Type                                                           ; Count ;
+----------------------------------------------------------------+-------+
; arriav_ff                                                      ; 9393  ;
;     CLR                                                        ; 93    ;
;     ENA                                                        ; 2932  ;
;     ENA CLR                                                    ; 212   ;
;     ENA CLR SCLR                                               ; 104   ;
;     ENA CLR SLD                                                ; 16    ;
;     ENA SCLR                                                   ; 3633  ;
;     ENA SLD                                                    ; 1936  ;
;     SCLR                                                       ; 97    ;
;     plain                                                      ; 370   ;
; arriav_hps_interface_boot_from_fpga                            ; 1     ;
; arriav_hps_interface_clocks_resets                             ; 1     ;
; arriav_hps_interface_dbg_apb                                   ; 1     ;
; arriav_hps_interface_fpga2hps                                  ; 1     ;
; arriav_hps_interface_fpga2sdram                                ; 1     ;
; arriav_hps_interface_hps2fpga                                  ; 1     ;
; arriav_hps_interface_hps2fpga_light_weight                     ; 1     ;
; arriav_hps_interface_interrupts                                ; 1     ;
; arriav_hps_interface_tpiu_trace                                ; 1     ;
; arriav_io_obuf                                                 ; 97    ;
; arriav_lcell_comb                                              ; 15896 ;
;     arith                                                      ; 5541  ;
;         0 data inputs                                          ; 97    ;
;         1 data inputs                                          ; 2355  ;
;         2 data inputs                                          ; 2505  ;
;         3 data inputs                                          ; 306   ;
;         4 data inputs                                          ; 263   ;
;         5 data inputs                                          ; 15    ;
;     extend                                                     ; 40    ;
;         7 data inputs                                          ; 40    ;
;     normal                                                     ; 8581  ;
;         0 data inputs                                          ; 4     ;
;         1 data inputs                                          ; 356   ;
;         2 data inputs                                          ; 1236  ;
;         3 data inputs                                          ; 1536  ;
;         4 data inputs                                          ; 1760  ;
;         5 data inputs                                          ; 1258  ;
;         6 data inputs                                          ; 2431  ;
;     shared                                                     ; 1734  ;
;         0 data inputs                                          ; 33    ;
;         1 data inputs                                          ; 113   ;
;         2 data inputs                                          ; 806   ;
;         3 data inputs                                          ; 781   ;
;         4 data inputs                                          ; 1     ;
; arriav_mac                                                     ; 85    ;
; blackbox                                                       ; 1     ;
;                 omputer_System_ARM_A9_HPS_hps_io_border:border ; 1     ;
; boundary_port                                                  ; 368   ;
; generic_pll                                                    ; 3     ;
; stratixv_ram_block                                             ; 480   ;
;                                                                ;       ;
; Max LUT depth                                                  ; 47.40 ;
; Average LUT depth                                              ; 5.70  ;
+----------------------------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition Computer_System_ARM_A9_HPS_hps_io_border:border ;
+------------------------------------+------------------------------------------------------------+
; Type                               ; Count                                                      ;
+------------------------------------+------------------------------------------------------------+
; arriav_clk_phase_select            ; 46                                                         ;
; arriav_ddio_in                     ; 32                                                         ;
; arriav_ddio_oe                     ; 4                                                          ;
; arriav_ddio_out                    ; 252                                                        ;
; arriav_delay_chain                 ; 124                                                        ;
; arriav_dll                         ; 1                                                          ;
; arriav_dqs_config                  ; 4                                                          ;
; arriav_dqs_delay_chain             ; 4                                                          ;
; arriav_dqs_enable_ctrl             ; 4                                                          ;
; arriav_ff                          ; 36                                                         ;
;     plain                          ; 36                                                         ;
; arriav_hps_peripheral_emac         ; 1                                                          ;
; arriav_hps_peripheral_gpio         ; 1                                                          ;
; arriav_hps_peripheral_i2c          ; 2                                                          ;
; arriav_hps_peripheral_qspi         ; 1                                                          ;
; arriav_hps_peripheral_sdmmc        ; 1                                                          ;
; arriav_hps_peripheral_spi_master   ; 1                                                          ;
; arriav_hps_peripheral_uart         ; 1                                                          ;
; arriav_hps_peripheral_usb          ; 1                                                          ;
; arriav_hps_sdram_pll               ; 1                                                          ;
; arriav_io_config                   ; 40                                                         ;
; arriav_io_ibuf                     ; 36                                                         ;
; arriav_io_obuf                     ; 77                                                         ;
; arriav_ir_fifo_userdes             ; 32                                                         ;
; arriav_lcell_comb                  ; 1                                                          ;
;     normal                         ; 1                                                          ;
;         0 data inputs              ; 1                                                          ;
; arriav_leveling_delay_chain        ; 40                                                         ;
; arriav_lfifo                       ; 4                                                          ;
; arriav_mem_phy                     ; 1                                                          ;
; arriav_read_fifo_read_clock_select ; 32                                                         ;
; arriav_vfifo                       ; 4                                                          ;
; boundary_port                      ; 128                                                        ;
; cyclonev_hmc                       ; 1                                                          ;
; cyclonev_termination               ; 1                                                          ;
; cyclonev_termination_logic         ; 1                                                          ;
; stratixv_pseudo_diff_out           ; 5                                                          ;
;                                    ;                                                            ;
; Max LUT depth                      ; 0.00                                                       ;
; Average LUT depth                  ; 0.00                                                       ;
+------------------------------------+------------------------------------------------------------+


+----------------------------------------------------------------+
; Elapsed Time Per Partition                                     ;
+-------------------------------------------------+--------------+
; Partition Name                                  ; Elapsed Time ;
+-------------------------------------------------+--------------+
; Top                                             ; 00:00:28     ;
; Computer_System_ARM_A9_HPS_hps_io_border:border ; 00:00:00     ;
+-------------------------------------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Fri Mar 01 15:22:55 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC_Computer -c DE1_SoC_Computer
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/computer_system.v
    Info (12023): Found entity 1: Computer_System File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/Computer_System/synthesis/Computer_System.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_irq_mapper.sv
    Info (12023): Found entity 1: Computer_System_irq_mapper File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0.v
    Info (12023): Found entity 1: Computer_System_mm_interconnect_0 File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: Computer_System_mm_interconnect_0_avalon_st_adapter File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_width_adapter.sv
    Info (12023): Found entity 1: altera_merlin_width_adapter File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_merlin_address_alignment.sv Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_0_rsp_mux File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_0_rsp_demux File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_0_cmd_mux File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_0_cmd_demux File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_uncompressed_only File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv Line: 39
Info (12021): Found 5 design units, including 5 entities, in source file computer_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 40
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 55
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 77
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 98
    Info (12023): Found entity 5: altera_merlin_burst_adapter_13_1 File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 264
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_new File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_new.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_incr_burst_converter.sv
    Info (12023): Found entity 1: altera_incr_burst_converter File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_incr_burst_converter.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_wrap_burst_converter.sv
    Info (12023): Found entity 1: altera_wrap_burst_converter File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_wrap_burst_converter.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_default_burst_converter.sv
    Info (12023): Found entity 1: altera_default_burst_converter File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_default_burst_converter.sv Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_avalon_st_pipeline_stage.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_0_router_002_default_decode File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: Computer_System_mm_interconnect_0_router_002 File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_0_router_default_decode File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: Computer_System_mm_interconnect_0_router File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_axi_master_ni.sv
    Info (12023): Found entity 1: altera_merlin_axi_master_ni File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_system_pll.v
    Info (12023): Found entity 1: Computer_System_System_PLL File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_System_PLL.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v
    Info (12023): Found entity 1: altera_up_avalon_reset_from_locked_signal File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_system_pll_sys_pll.v
    Info (12023): Found entity 1: Computer_System_System_PLL_sys_pll File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_System_PLL_sys_pll.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_onchip_sram.v
    Info (12023): Found entity 1: Computer_System_Onchip_SRAM File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_Onchip_SRAM.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_arm_a9_hps.v
    Info (12023): Found entity 1: Computer_System_ARM_A9_HPS File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_arm_a9_hps_hps_io.v
    Info (12023): Found entity 1: Computer_System_ARM_A9_HPS_hps_io File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram.v
    Info (12023): Found entity 1: hps_sdram File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/hps_sdram.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv
    Info (12023): Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_dll_cyclonev File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_mem_if_dll_cyclonev.sv Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v
    Info (12023): Found entity 1: altera_mem_if_hhp_qseq_synth_top File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_oct_cyclonev File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_mem_if_oct_cyclonev.sv Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0.sv
    Info (12023): Found entity 1: hps_sdram_p0 File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_io_pads File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_memphy File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_ldc File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_ldc.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v
    Info (12023): Found entity 1: hps_sdram_p0_altdqdqs File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_altdqdqs.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v
    Info (12023): Found entity 1: hps_sdram_p0_clock_pair_generator File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v
    Info (12023): Found entity 1: hps_sdram_p0_generic_ddio File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_generic_ddio.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0_iss_probe.v
    Info (12023): Found entity 1: hps_sdram_p0_iss_probe File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_iss_probe.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv
    Info (12023): Found entity 1: hps_sdram_p0_phy_csr File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_phy_csr.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0_reset.v
    Info (12023): Found entity 1: hps_sdram_p0_reset File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_reset.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0_reset_sync.v
    Info (12023): Found entity 1: hps_sdram_p0_reset_sync File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_reset_sync.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_pll.sv
    Info (12023): Found entity 1: hps_sdram_pll File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/hps_sdram_pll.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_arm_a9_hps_hps_io_border.sv
    Info (12023): Found entity 1: Computer_System_ARM_A9_HPS_hps_io_border File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_arm_a9_hps_fpga_interfaces.sv
    Info (12023): Found entity 1: Computer_System_ARM_A9_HPS_fpga_interfaces File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_fpga_interfaces.sv Line: 14
Info (12021): Found 5 design units, including 5 entities, in source file de1_soc_computer.v
    Info (12023): Found entity 1: DE1_SoC_Computer File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 3
    Info (12023): Found entity 2: M10K File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 1246
    Info (12023): Found entity 3: mandelbrot_iterate File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 1266
    Info (12023): Found entity 4: signed_mult File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 1361
    Info (12023): Found entity 5: vga_driver File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 1373
Info (12021): Found 1 design units, including 1 entities, in source file hex_decoder.v
    Info (12023): Found entity 1: HexDigit File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/hex_decoder.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file video_pll.v
    Info (12023): Found entity 1: video_pll File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/video_pll.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file video_pll/video_pll_0002.v
    Info (12023): Found entity 1: video_pll_0002 File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/video_pll/video_pll_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file pll2.v
    Info (12023): Found entity 1: pll2 File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/pll2.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file pll2/pll2_0002.v
    Info (12023): Found entity 1: pll2_0002 File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/pll2/pll2_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file ite_pll.v
    Info (12023): Found entity 1: ite_pll File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/ite_pll.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file ite_pll/ite_pll_0002.v
    Info (12023): Found entity 1: ite_pll_0002 File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/ite_pll/ite_pll_0002.v Line: 2
Warning (10236): Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for "pll_dr_clk" File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/hps_sdram_pll.sv Line: 168
Info (12127): Elaborating entity "DE1_SoC_Computer" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at DE1_SoC_Computer.v(416): object "vga_x_cood" assigned a value but never read File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 416
Warning (10036): Verilog HDL or VHDL warning at DE1_SoC_Computer.v(417): object "vga_y_cood" assigned a value but never read File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 417
Warning (10036): Verilog HDL or VHDL warning at DE1_SoC_Computer.v(497): object "rst_value_imag" assigned a value but never read File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 497
Warning (10036): Verilog HDL or VHDL warning at DE1_SoC_Computer.v(500): object "x_step_81" assigned a value but never read File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 500
Warning (10036): Verilog HDL or VHDL warning at DE1_SoC_Computer.v(501): object "y_step_81" assigned a value but never read File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 501
Warning (10036): Verilog HDL or VHDL warning at DE1_SoC_Computer.v(504): object "REAL_MAX" assigned a value but never read File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 504
Warning (10036): Verilog HDL or VHDL warning at DE1_SoC_Computer.v(505): object "IMAG_MIN" assigned a value but never read File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 505
Warning (10036): Verilog HDL or VHDL warning at DE1_SoC_Computer.v(506): object "IMAG_MAX" assigned a value but never read File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 506
Warning (10036): Verilog HDL or VHDL warning at DE1_SoC_Computer.v(509): object "REAL_MAX_temp" assigned a value but never read File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 509
Warning (10036): Verilog HDL or VHDL warning at DE1_SoC_Computer.v(510): object "IMAG_MIN_temp" assigned a value but never read File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 510
Warning (10230): Verilog HDL assignment warning at DE1_SoC_Computer.v(686): truncated value with size 27 to match size of target (10) File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 686
Warning (10230): Verilog HDL assignment warning at DE1_SoC_Computer.v(687): truncated value with size 27 to match size of target (10) File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 687
Warning (10230): Verilog HDL assignment warning at DE1_SoC_Computer.v(736): truncated value with size 27 to match size of target (10) File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 736
Warning (10230): Verilog HDL assignment warning at DE1_SoC_Computer.v(737): truncated value with size 32 to match size of target (10) File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 737
Warning (10230): Verilog HDL assignment warning at DE1_SoC_Computer.v(739): truncated value with size 27 to match size of target (10) File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 739
Warning (10230): Verilog HDL assignment warning at DE1_SoC_Computer.v(747): truncated value with size 32 to match size of target (10) File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 747
Warning (10230): Verilog HDL assignment warning at DE1_SoC_Computer.v(749): truncated value with size 27 to match size of target (10) File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 749
Warning (10230): Verilog HDL assignment warning at DE1_SoC_Computer.v(750): truncated value with size 32 to match size of target (10) File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 750
Warning (10230): Verilog HDL assignment warning at DE1_SoC_Computer.v(752): truncated value with size 27 to match size of target (10) File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 752
Warning (10230): Verilog HDL assignment warning at DE1_SoC_Computer.v(755): truncated value with size 27 to match size of target (10) File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 755
Warning (10230): Verilog HDL assignment warning at DE1_SoC_Computer.v(879): truncated value with size 32 to match size of target (27) File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 879
Warning (10230): Verilog HDL assignment warning at DE1_SoC_Computer.v(891): truncated value with size 32 to match size of target (27) File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 891
Warning (10230): Verilog HDL assignment warning at DE1_SoC_Computer.v(903): truncated value with size 32 to match size of target (27) File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 903
Warning (10230): Verilog HDL assignment warning at DE1_SoC_Computer.v(915): truncated value with size 32 to match size of target (27) File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 915
Warning (10230): Verilog HDL assignment warning at DE1_SoC_Computer.v(1011): truncated value with size 32 to match size of target (5) File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 1011
Warning (10034): Output port "DRAM_ADDR" at DE1_SoC_Computer.v(209) has no driver File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 209
Warning (10034): Output port "DRAM_BA" at DE1_SoC_Computer.v(210) has no driver File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 210
Warning (10034): Output port "LEDR" at DE1_SoC_Computer.v(245) has no driver File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 245
Warning (10034): Output port "ADC_DIN" at DE1_SoC_Computer.v(196) has no driver File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 196
Warning (10034): Output port "ADC_SCLK" at DE1_SoC_Computer.v(198) has no driver File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 198
Warning (10034): Output port "AUD_DACDAT" at DE1_SoC_Computer.v(204) has no driver File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 204
Warning (10034): Output port "AUD_XCK" at DE1_SoC_Computer.v(206) has no driver File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 206
Warning (10034): Output port "DRAM_CAS_N" at DE1_SoC_Computer.v(211) has no driver File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 211
Warning (10034): Output port "DRAM_CKE" at DE1_SoC_Computer.v(212) has no driver File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 212
Warning (10034): Output port "DRAM_CLK" at DE1_SoC_Computer.v(213) has no driver File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 213
Warning (10034): Output port "DRAM_CS_N" at DE1_SoC_Computer.v(214) has no driver File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 214
Warning (10034): Output port "DRAM_LDQM" at DE1_SoC_Computer.v(216) has no driver File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 216
Warning (10034): Output port "DRAM_RAS_N" at DE1_SoC_Computer.v(217) has no driver File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 217
Warning (10034): Output port "DRAM_UDQM" at DE1_SoC_Computer.v(218) has no driver File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 218
Warning (10034): Output port "DRAM_WE_N" at DE1_SoC_Computer.v(219) has no driver File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 219
Warning (10034): Output port "FPGA_I2C_SCLK" at DE1_SoC_Computer.v(222) has no driver File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 222
Warning (10034): Output port "IRDA_TXD" at DE1_SoC_Computer.v(239) has no driver File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 239
Warning (10034): Output port "TD_RESET_N" at DE1_SoC_Computer.v(261) has no driver File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 261
Info (12128): Elaborating entity "HexDigit" for hierarchy "HexDigit:Digit0" File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 527
Info (12128): Elaborating entity "mandelbrot_iterate" for hierarchy "mandelbrot_iterate:gen_solvers[0].insts" File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 579
Warning (10230): Verilog HDL assignment warning at DE1_SoC_Computer.v(1309): truncated value with size 32 to match size of target (16) File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 1309
Info (12128): Elaborating entity "signed_mult" for hierarchy "mandelbrot_iterate:gen_solvers[0].insts|signed_mult:inst1" File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 1293
Info (12128): Elaborating entity "M10K" for hierarchy "M10K:gen_solvers[0].M1" File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 587
Info (12128): Elaborating entity "video_pll" for hierarchy "video_pll:pll1" File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 1038
Info (12128): Elaborating entity "video_pll_0002" for hierarchy "video_pll:pll1|video_pll_0002:video_pll_inst" File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/video_pll.v Line: 20
Info (12128): Elaborating entity "altera_pll" for hierarchy "video_pll:pll1|video_pll_0002:video_pll_inst|altera_pll:altera_pll_i" File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/video_pll/video_pll_0002.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "video_pll:pll1|video_pll_0002:video_pll_inst|altera_pll:altera_pll_i" File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/video_pll/video_pll_0002.v Line: 85
Info (12133): Instantiated megafunction "video_pll:pll1|video_pll_0002:video_pll_inst|altera_pll:altera_pll_i" with the following parameter: File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/video_pll/video_pll_0002.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "25.125000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "pll2" for hierarchy "pll2:pll2" File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 1045
Info (12128): Elaborating entity "pll2_0002" for hierarchy "pll2:pll2|pll2_0002:pll2_inst" File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/pll2.v Line: 20
Info (12128): Elaborating entity "altera_pll" for hierarchy "pll2:pll2|pll2_0002:pll2_inst|altera_pll:altera_pll_i" File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/pll2/pll2_0002.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "pll2:pll2|pll2_0002:pll2_inst|altera_pll:altera_pll_i" File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/pll2/pll2_0002.v Line: 85
Info (12133): Instantiated megafunction "pll2:pll2|pll2_0002:pll2_inst|altera_pll:altera_pll_i" with the following parameter: File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/pll2/pll2_0002.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "150.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "vga_driver" for hierarchy "vga_driver:VGA1" File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 1068
Info (12128): Elaborating entity "Computer_System" for hierarchy "Computer_System:The_System" File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 1236
Info (12128): Elaborating entity "Computer_System_ARM_A9_HPS" for hierarchy "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps" File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/Computer_System/synthesis/Computer_System.v Line: 338
Info (12128): Elaborating entity "Computer_System_ARM_A9_HPS_fpga_interfaces" for hierarchy "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces" File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS.v Line: 346
Info (12128): Elaborating entity "Computer_System_ARM_A9_HPS_hps_io" for hierarchy "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io" File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS.v Line: 421
Info (12128): Elaborating entity "Computer_System_ARM_A9_HPS_hps_io_border" for hierarchy "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border" File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io.v Line: 157
Info (12128): Elaborating entity "hps_sdram" for hierarchy "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst" File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv Line: 461
Info (12128): Elaborating entity "hps_sdram_pll" for hierarchy "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll" File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/hps_sdram.v Line: 105
Warning (10036): Verilog HDL or VHDL warning at hps_sdram_pll.sv(168): object "pll_dr_clk" assigned a value but never read File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/hps_sdram_pll.sv Line: 168
Warning (10034): Output port "pll_locked" at hps_sdram_pll.sv(91) has no driver File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/hps_sdram_pll.sv Line: 91
Info (12128): Elaborating entity "hps_sdram_p0" for hierarchy "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0" File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/hps_sdram.v Line: 230
Info (10648): Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sv Line: 405
Info (12128): Elaborating entity "hps_sdram_p0_acv_hard_memphy" for hierarchy "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy" File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sv Line: 573
Warning (10858): Verilog HDL warning at hps_sdram_p0_acv_hard_memphy.v(420): object reset_n_seq_clk used but never assigned File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 420
Warning (10230): Verilog HDL assignment warning at hps_sdram_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1) File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 557
Warning (10030): Net "reset_n_seq_clk" at hps_sdram_p0_acv_hard_memphy.v(420) has no driver or initial value, using a default initial value '0' File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 420
Warning (10034): Output port "ctl_reset_export_n" at hps_sdram_p0_acv_hard_memphy.v(222) has no driver File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 222
Info (12128): Elaborating entity "hps_sdram_p0_acv_ldc" for hierarchy "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc" File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 554
Warning (10036): Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object "phy_clk_dq" assigned a value but never read File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_ldc.v Line: 45
Warning (10036): Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object "phy_clk_dqs_2x" assigned a value but never read File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_ldc.v Line: 47
Info (12128): Elaborating entity "hps_sdram_p0_acv_hard_io_pads" for hierarchy "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads" File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 780
Warning (10034): Output port "ddio_phy_dqdin[179..140]" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 191
Warning (10034): Output port "ddio_phy_dqdin[107..104]" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 191
Warning (10034): Output port "ddio_phy_dqdin[71..68]" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 191
Warning (10034): Output port "ddio_phy_dqdin[35..32]" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 191
Info (12128): Elaborating entity "hps_sdram_p0_acv_hard_addr_cmd_pads" for hierarchy "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads" File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 244
Info (12128): Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad" File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 157
Info (12128): Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad" File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 166
Info (12128): Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad" File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 189
Info (12128): Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad" File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 198
Info (12128): Elaborating entity "altddio_out" for hierarchy "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad" File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 317
Info (12130): Elaborated megafunction instantiation "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad" File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 317
Info (12133): Instantiated megafunction "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad" with the following parameter: File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 317
    Info (12134): Parameter "extend_oe_disable" = "UNUSED"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "invert_output" = "OFF"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altddio_out"
    Info (12134): Parameter "oe_reg" = "UNUSED"
    Info (12134): Parameter "power_up_high" = "OFF"
    Info (12134): Parameter "width" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf
    Info (12023): Found entity 1: ddio_out_uqe File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/db/ddio_out_uqe.tdf Line: 27
Info (12128): Elaborating entity "ddio_out_uqe" for hierarchy "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated" File: c:/programs/intelfpga/18.1/quartus/libraries/megafunctions/altddio_out.tdf Line: 100
Info (12128): Elaborating entity "hps_sdram_p0_clock_pair_generator" for hierarchy "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator" File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 337
Info (12128): Elaborating entity "hps_sdram_p0_altdqdqs" for hierarchy "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs" File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 317
Info (12128): Elaborating entity "altdq_dqs2_acv_connect_to_hard_phy_cyclonev" for hierarchy "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst" File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_altdqdqs.v Line: 146
Info (12128): Elaborating entity "altera_mem_if_hhp_qseq_synth_top" for hierarchy "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hhp_qseq_synth_top:seq" File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/hps_sdram.v Line: 238
Info (12128): Elaborating entity "altera_mem_if_hard_memory_controller_top_cyclonev" for hierarchy "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0" File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/hps_sdram.v Line: 794
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (1) File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1166
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1) File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1167
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1) File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1168
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1) File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1169
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1) File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1170
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1) File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1171
Info (12128): Elaborating entity "altera_mem_if_oct_cyclonev" for hierarchy "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct" File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/hps_sdram.v Line: 802
Info (12128): Elaborating entity "altera_mem_if_dll_cyclonev" for hierarchy "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll" File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/hps_sdram.v Line: 814
Info (12128): Elaborating entity "Computer_System_Onchip_SRAM" for hierarchy "Computer_System:The_System|Computer_System_Onchip_SRAM:onchip_sram" File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/Computer_System/synthesis/Computer_System.v Line: 362
Info (12128): Elaborating entity "altsyncram" for hierarchy "Computer_System:The_System|Computer_System_Onchip_SRAM:onchip_sram|altsyncram:the_altsyncram" File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_Onchip_SRAM.v Line: 98
Info (12130): Elaborated megafunction instantiation "Computer_System:The_System|Computer_System_Onchip_SRAM:onchip_sram|altsyncram:the_altsyncram" File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_Onchip_SRAM.v Line: 98
Info (12133): Instantiated megafunction "Computer_System:The_System|Computer_System_Onchip_SRAM:onchip_sram|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_Onchip_SRAM.v Line: 98
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "256"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "256"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "width_byteena_b" = "4"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "8"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1k52.tdf
    Info (12023): Found entity 1: altsyncram_1k52 File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/db/altsyncram_1k52.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_1k52" for hierarchy "Computer_System:The_System|Computer_System_Onchip_SRAM:onchip_sram|altsyncram:the_altsyncram|altsyncram_1k52:auto_generated" File: c:/programs/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "Computer_System_System_PLL" for hierarchy "Computer_System:The_System|Computer_System_System_PLL:system_pll" File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/Computer_System/synthesis/Computer_System.v Line: 370
Info (12128): Elaborating entity "Computer_System_System_PLL_sys_pll" for hierarchy "Computer_System:The_System|Computer_System_System_PLL:system_pll|Computer_System_System_PLL_sys_pll:sys_pll" File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_System_PLL.v Line: 25
Info (12128): Elaborating entity "altera_pll" for hierarchy "Computer_System:The_System|Computer_System_System_PLL:system_pll|Computer_System_System_PLL_sys_pll:sys_pll|altera_pll:altera_pll_i" File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_System_PLL_sys_pll.v Line: 88
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "Computer_System:The_System|Computer_System_System_PLL:system_pll|Computer_System_System_PLL_sys_pll:sys_pll|altera_pll:altera_pll_i" File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_System_PLL_sys_pll.v Line: 88
Info (12133): Instantiated megafunction "Computer_System:The_System|Computer_System_System_PLL:system_pll|Computer_System_System_PLL_sys_pll:sys_pll|altera_pll:altera_pll_i" with the following parameter: File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_System_PLL_sys_pll.v Line: 88
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "2"
    Info (12134): Parameter "output_clock_frequency0" = "100.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "100.000000 MHz"
    Info (12134): Parameter "phase_shift1" = "-3000 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "altera_up_avalon_reset_from_locked_signal" for hierarchy "Computer_System:The_System|Computer_System_System_PLL:system_pll|altera_up_avalon_reset_from_locked_signal:reset_from_locked" File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_System_PLL.v Line: 30
Info (12128): Elaborating entity "Computer_System_mm_interconnect_0" for hierarchy "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0" File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/Computer_System/synthesis/Computer_System.v Line: 419
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_sram_s2_translator" File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v Line: 245
Info (12128): Elaborating entity "altera_merlin_axi_master_ni" for hierarchy "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent" File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v Line: 373
Info (12128): Elaborating entity "altera_merlin_address_alignment" for hierarchy "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size" File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv Line: 485
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_sram_s2_agent" File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v Line: 457
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_sram_s2_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo" File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v Line: 498
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rdata_fifo" File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v Line: 539
Info (12128): Elaborating entity "Computer_System_mm_interconnect_0_router" for hierarchy "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_router:router" File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v Line: 555
Info (12128): Elaborating entity "Computer_System_mm_interconnect_0_router_default_decode" for hierarchy "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_router:router|Computer_System_mm_interconnect_0_router_default_decode:the_default_decode" File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv Line: 174
Info (12128): Elaborating entity "Computer_System_mm_interconnect_0_router_002" for hierarchy "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_router_002:router_002" File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v Line: 587
Info (12128): Elaborating entity "Computer_System_mm_interconnect_0_router_002_default_decode" for hierarchy "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_router_002:router_002|Computer_System_mm_interconnect_0_router_002_default_decode:the_default_decode" File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv Line: 181
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter" File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v Line: 637
Info (12128): Elaborating entity "altera_merlin_burst_adapter_13_1" for hierarchy "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter" File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 181
Info (12128): Elaborating entity "altera_merlin_address_alignment" for hierarchy "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size" File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 778
Info (12128): Elaborating entity "altera_merlin_burst_adapter_burstwrap_increment" for hierarchy "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment" File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 979
Info (12128): Elaborating entity "altera_merlin_burst_adapter_min" for hierarchy "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min" File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 1004
Info (12128): Elaborating entity "altera_merlin_burst_adapter_subtractor" for hierarchy "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub" File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 157
Info (12128): Elaborating entity "altera_merlin_burst_adapter_adder" for hierarchy "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract" File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 88
Info (12128): Elaborating entity "Computer_System_mm_interconnect_0_cmd_demux" for hierarchy "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_demux:cmd_demux" File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v Line: 654
Info (12128): Elaborating entity "Computer_System_mm_interconnect_0_cmd_mux" for hierarchy "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux" File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v Line: 694
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb" File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux.sv Line: 287
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "Computer_System_mm_interconnect_0_rsp_demux" for hierarchy "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_rsp_demux:rsp_demux" File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v Line: 717
Info (12128): Elaborating entity "Computer_System_mm_interconnect_0_rsp_mux" for hierarchy "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_rsp_mux:rsp_mux" File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v Line: 734
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter" File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v Line: 817
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object "in_write" assigned a value but never read File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv Line: 283
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object "aligned_addr" assigned a value but never read File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv Line: 742
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object "aligned_byte_cnt" assigned a value but never read File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv Line: 743
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_cmd_width_adapter" File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v Line: 883
Warning (10240): Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable "data_reg", which holds its previous value in one or more paths through the always construct File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv Line: 459
Warning (10240): Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable "byteen_reg", which holds its previous value in one or more paths through the always construct File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv Line: 459
Info (12128): Elaborating entity "altera_merlin_address_alignment" for hierarchy "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_cmd_width_adapter|altera_merlin_address_alignment:check_and_align_address_to_size" File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv Line: 388
Info (12128): Elaborating entity "Computer_System_mm_interconnect_0_avalon_st_adapter" for hierarchy "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v Line: 912
Info (12128): Elaborating entity "Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "Computer_System_irq_mapper" for hierarchy "Computer_System:The_System|Computer_System_irq_mapper:irq_mapper" File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/Computer_System/synthesis/Computer_System.v Line: 425
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "Computer_System:The_System|altera_reset_controller:rst_controller" File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/Computer_System/synthesis/Computer_System.v Line: 494
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "Computer_System:The_System|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "Computer_System:The_System|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "Computer_System:The_System|altera_reset_controller:rst_controller_002" File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/Computer_System/synthesis/Computer_System.v Line: 620
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following PLL node(s):
        Warning (14320): Synthesized away node "Computer_System:The_System|Computer_System_System_PLL:system_pll|Computer_System_System_PLL_sys_pll:sys_pll|altera_pll:altera_pll_i|outclk_wire[1]" File: c:/programs/intelfpga/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 748
Warning (20013): Ignored 16 assignments for entity "ite_pll" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity ite_pll -sip ite_pll.sip -library lib_ite_pll was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity ite_pll -sip ite_pll.sip -library lib_ite_pll was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity ite_pll -sip ite_pll.sip -library lib_ite_pll was ignored
Warning (20013): Ignored 317 assignments for entity "ite_pll_0002" -- entity does not exist in design
Warning (20013): Ignored 16 assignments for entity "ite_pll" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity ite_pll -sip ite_pll.sip -library lib_ite_pll was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity ite_pll -sip ite_pll.sip -library lib_ite_pll was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity ite_pll -sip ite_pll.sip -library lib_ite_pll was ignored
Warning (20013): Ignored 317 assignments for entity "ite_pll_0002" -- entity does not exist in design
Warning (20013): Ignored 16 assignments for entity "ite_pll" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity ite_pll -sip ite_pll.sip -library lib_ite_pll was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity ite_pll -sip ite_pll.sip -library lib_ite_pll was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity ite_pll -sip ite_pll.sip -library lib_ite_pll was ignored
Warning (20013): Ignored 317 assignments for entity "ite_pll_0002" -- entity does not exist in design
Warning (20013): Ignored 16 assignments for entity "ite_pll" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity ite_pll -sip ite_pll.sip -library lib_ite_pll was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity ite_pll -sip ite_pll.sip -library lib_ite_pll was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity ite_pll -sip ite_pll.sip -library lib_ite_pll was ignored
Warning (20013): Ignored 317 assignments for entity "ite_pll_0002" -- entity does not exist in design
Warning (20013): Ignored 16 assignments for entity "ite_pll" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity ite_pll -sip ite_pll.sip -library lib_ite_pll was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity ite_pll -sip ite_pll.sip -library lib_ite_pll was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity ite_pll -sip ite_pll.sip -library lib_ite_pll was ignored
Warning (20013): Ignored 317 assignments for entity "ite_pll_0002" -- entity does not exist in design
Warning (20013): Ignored 16 assignments for entity "ite_pll" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity ite_pll -sip ite_pll.sip -library lib_ite_pll was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity ite_pll -sip ite_pll.sip -library lib_ite_pll was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity ite_pll -sip ite_pll.sip -library lib_ite_pll was ignored
Warning (20013): Ignored 16 assignments for entity "ite_pll" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity ite_pll -sip ite_pll.sip -library lib_ite_pll was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity ite_pll -sip ite_pll.sip -library lib_ite_pll was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity ite_pll -sip ite_pll.sip -library lib_ite_pll was ignored
Warning (20013): Ignored 317 assignments for entity "ite_pll_0002" -- entity does not exist in design
Warning (20013): Ignored 317 assignments for entity "ite_pll_0002" -- entity does not exist in design
Warning (20013): Ignored 16 assignments for entity "ite_pll" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity ite_pll -sip ite_pll.sip -library lib_ite_pll was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity ite_pll -sip ite_pll.sip -library lib_ite_pll was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity ite_pll -sip ite_pll.sip -library lib_ite_pll was ignored
Warning (20013): Ignored 16 assignments for entity "ite_pll" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity ite_pll -sip ite_pll.sip -library lib_ite_pll was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity ite_pll -sip ite_pll.sip -library lib_ite_pll was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity ite_pll -sip ite_pll.sip -library lib_ite_pll was ignored
Warning (20013): Ignored 317 assignments for entity "ite_pll_0002" -- entity does not exist in design
Warning (20013): Ignored 317 assignments for entity "ite_pll_0002" -- entity does not exist in design
Warning (20013): Ignored 16 assignments for entity "ite_pll" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity ite_pll -sip ite_pll.sip -library lib_ite_pll was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity ite_pll -sip ite_pll.sip -library lib_ite_pll was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity ite_pll -sip ite_pll.sip -library lib_ite_pll was ignored
Warning (20013): Ignored 317 assignments for entity "ite_pll_0002" -- entity does not exist in design
Warning (20013): Ignored 16 assignments for entity "ite_pll" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity ite_pll -sip ite_pll.sip -library lib_ite_pll was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity ite_pll -sip ite_pll.sip -library lib_ite_pll was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity ite_pll -sip ite_pll.sip -library lib_ite_pll was ignored
Warning (20013): Ignored 317 assignments for entity "ite_pll_0002" -- entity does not exist in design
Warning (20013): Ignored 16 assignments for entity "ite_pll" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity ite_pll -sip ite_pll.sip -library lib_ite_pll was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity ite_pll -sip ite_pll.sip -library lib_ite_pll was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity ite_pll -sip ite_pll.sip -library lib_ite_pll was ignored
Warning (20013): Ignored 317 assignments for entity "ite_pll_0002" -- entity does not exist in design
Info (19000): Inferred 28 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "M10K:gen_solvers[27].M1|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 14
        Info (286033): Parameter NUMWORDS_A set to 12001
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 14
        Info (286033): Parameter NUMWORDS_B set to 12001
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter RAM_BLOCK_TYPE set to M10K
    Info (276029): Inferred altsyncram megafunction from the following design logic: "M10K:gen_solvers[26].M1|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 14
        Info (286033): Parameter NUMWORDS_A set to 12001
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 14
        Info (286033): Parameter NUMWORDS_B set to 12001
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter RAM_BLOCK_TYPE set to M10K
    Info (276029): Inferred altsyncram megafunction from the following design logic: "M10K:gen_solvers[25].M1|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 14
        Info (286033): Parameter NUMWORDS_A set to 12001
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 14
        Info (286033): Parameter NUMWORDS_B set to 12001
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter RAM_BLOCK_TYPE set to M10K
    Info (276029): Inferred altsyncram megafunction from the following design logic: "M10K:gen_solvers[24].M1|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 14
        Info (286033): Parameter NUMWORDS_A set to 12001
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 14
        Info (286033): Parameter NUMWORDS_B set to 12001
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter RAM_BLOCK_TYPE set to M10K
    Info (276029): Inferred altsyncram megafunction from the following design logic: "M10K:gen_solvers[23].M1|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 14
        Info (286033): Parameter NUMWORDS_A set to 12001
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 14
        Info (286033): Parameter NUMWORDS_B set to 12001
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter RAM_BLOCK_TYPE set to M10K
    Info (276029): Inferred altsyncram megafunction from the following design logic: "M10K:gen_solvers[22].M1|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 14
        Info (286033): Parameter NUMWORDS_A set to 12001
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 14
        Info (286033): Parameter NUMWORDS_B set to 12001
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter RAM_BLOCK_TYPE set to M10K
    Info (276029): Inferred altsyncram megafunction from the following design logic: "M10K:gen_solvers[21].M1|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 14
        Info (286033): Parameter NUMWORDS_A set to 12001
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 14
        Info (286033): Parameter NUMWORDS_B set to 12001
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter RAM_BLOCK_TYPE set to M10K
    Info (276029): Inferred altsyncram megafunction from the following design logic: "M10K:gen_solvers[20].M1|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 14
        Info (286033): Parameter NUMWORDS_A set to 12001
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 14
        Info (286033): Parameter NUMWORDS_B set to 12001
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter RAM_BLOCK_TYPE set to M10K
    Info (276029): Inferred altsyncram megafunction from the following design logic: "M10K:gen_solvers[19].M1|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 14
        Info (286033): Parameter NUMWORDS_A set to 12001
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 14
        Info (286033): Parameter NUMWORDS_B set to 12001
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter RAM_BLOCK_TYPE set to M10K
    Info (276029): Inferred altsyncram megafunction from the following design logic: "M10K:gen_solvers[18].M1|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 14
        Info (286033): Parameter NUMWORDS_A set to 12001
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 14
        Info (286033): Parameter NUMWORDS_B set to 12001
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter RAM_BLOCK_TYPE set to M10K
    Info (276029): Inferred altsyncram megafunction from the following design logic: "M10K:gen_solvers[17].M1|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 14
        Info (286033): Parameter NUMWORDS_A set to 12001
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 14
        Info (286033): Parameter NUMWORDS_B set to 12001
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter RAM_BLOCK_TYPE set to M10K
    Info (276029): Inferred altsyncram megafunction from the following design logic: "M10K:gen_solvers[16].M1|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 14
        Info (286033): Parameter NUMWORDS_A set to 12001
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 14
        Info (286033): Parameter NUMWORDS_B set to 12001
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter RAM_BLOCK_TYPE set to M10K
    Info (276029): Inferred altsyncram megafunction from the following design logic: "M10K:gen_solvers[15].M1|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 14
        Info (286033): Parameter NUMWORDS_A set to 12001
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 14
        Info (286033): Parameter NUMWORDS_B set to 12001
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter RAM_BLOCK_TYPE set to M10K
    Info (276029): Inferred altsyncram megafunction from the following design logic: "M10K:gen_solvers[14].M1|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 14
        Info (286033): Parameter NUMWORDS_A set to 12001
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 14
        Info (286033): Parameter NUMWORDS_B set to 12001
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter RAM_BLOCK_TYPE set to M10K
    Info (276029): Inferred altsyncram megafunction from the following design logic: "M10K:gen_solvers[13].M1|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 14
        Info (286033): Parameter NUMWORDS_A set to 12001
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 14
        Info (286033): Parameter NUMWORDS_B set to 12001
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter RAM_BLOCK_TYPE set to M10K
    Info (276029): Inferred altsyncram megafunction from the following design logic: "M10K:gen_solvers[12].M1|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 14
        Info (286033): Parameter NUMWORDS_A set to 12001
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 14
        Info (286033): Parameter NUMWORDS_B set to 12001
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter RAM_BLOCK_TYPE set to M10K
    Info (276029): Inferred altsyncram megafunction from the following design logic: "M10K:gen_solvers[11].M1|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 14
        Info (286033): Parameter NUMWORDS_A set to 12001
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 14
        Info (286033): Parameter NUMWORDS_B set to 12001
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter RAM_BLOCK_TYPE set to M10K
    Info (276029): Inferred altsyncram megafunction from the following design logic: "M10K:gen_solvers[10].M1|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 14
        Info (286033): Parameter NUMWORDS_A set to 12001
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 14
        Info (286033): Parameter NUMWORDS_B set to 12001
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter RAM_BLOCK_TYPE set to M10K
    Info (276029): Inferred altsyncram megafunction from the following design logic: "M10K:gen_solvers[9].M1|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 14
        Info (286033): Parameter NUMWORDS_A set to 12001
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 14
        Info (286033): Parameter NUMWORDS_B set to 12001
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter RAM_BLOCK_TYPE set to M10K
    Info (276029): Inferred altsyncram megafunction from the following design logic: "M10K:gen_solvers[8].M1|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 14
        Info (286033): Parameter NUMWORDS_A set to 12001
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 14
        Info (286033): Parameter NUMWORDS_B set to 12001
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter RAM_BLOCK_TYPE set to M10K
    Info (276029): Inferred altsyncram megafunction from the following design logic: "M10K:gen_solvers[7].M1|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 14
        Info (286033): Parameter NUMWORDS_A set to 12001
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 14
        Info (286033): Parameter NUMWORDS_B set to 12001
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter RAM_BLOCK_TYPE set to M10K
    Info (276029): Inferred altsyncram megafunction from the following design logic: "M10K:gen_solvers[6].M1|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 14
        Info (286033): Parameter NUMWORDS_A set to 12001
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 14
        Info (286033): Parameter NUMWORDS_B set to 12001
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter RAM_BLOCK_TYPE set to M10K
    Info (276029): Inferred altsyncram megafunction from the following design logic: "M10K:gen_solvers[5].M1|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 14
        Info (286033): Parameter NUMWORDS_A set to 12001
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 14
        Info (286033): Parameter NUMWORDS_B set to 12001
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter RAM_BLOCK_TYPE set to M10K
    Info (276029): Inferred altsyncram megafunction from the following design logic: "M10K:gen_solvers[4].M1|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 14
        Info (286033): Parameter NUMWORDS_A set to 12001
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 14
        Info (286033): Parameter NUMWORDS_B set to 12001
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter RAM_BLOCK_TYPE set to M10K
    Info (276029): Inferred altsyncram megafunction from the following design logic: "M10K:gen_solvers[3].M1|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 14
        Info (286033): Parameter NUMWORDS_A set to 12001
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 14
        Info (286033): Parameter NUMWORDS_B set to 12001
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter RAM_BLOCK_TYPE set to M10K
    Info (276029): Inferred altsyncram megafunction from the following design logic: "M10K:gen_solvers[2].M1|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 14
        Info (286033): Parameter NUMWORDS_A set to 12001
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 14
        Info (286033): Parameter NUMWORDS_B set to 12001
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter RAM_BLOCK_TYPE set to M10K
    Info (276029): Inferred altsyncram megafunction from the following design logic: "M10K:gen_solvers[1].M1|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 14
        Info (286033): Parameter NUMWORDS_A set to 12001
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 14
        Info (286033): Parameter NUMWORDS_B set to 12001
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter RAM_BLOCK_TYPE set to M10K
    Info (276029): Inferred altsyncram megafunction from the following design logic: "M10K:gen_solvers[0].M1|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 14
        Info (286033): Parameter NUMWORDS_A set to 12001
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 14
        Info (286033): Parameter NUMWORDS_B set to 12001
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter RAM_BLOCK_TYPE set to M10K
Info (278001): Inferred 5 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod1" File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 538
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div2" File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 540
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div0" File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 527
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod0" File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 527
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div1" File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 528
Info (12130): Elaborated megafunction instantiation "M10K:gen_solvers[27].M1|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "M10K:gen_solvers[27].M1|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "14"
    Info (12134): Parameter "NUMWORDS_A" = "12001"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "14"
    Info (12134): Parameter "NUMWORDS_B" = "12001"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "M10K"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_fpk1.tdf
    Info (12023): Found entity 1: altsyncram_fpk1 File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_5la.tdf
    Info (12023): Found entity 1: decode_5la File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/db/decode_5la.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_u0a.tdf
    Info (12023): Found entity 1: decode_u0a File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/db/decode_u0a.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_lfb.tdf
    Info (12023): Found entity 1: mux_lfb File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/db/mux_lfb.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "lpm_divide:Mod1" File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 538
Info (12133): Instantiated megafunction "lpm_divide:Mod1" with the following parameter: File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 538
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "3"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_g3m.tdf
    Info (12023): Found entity 1: lpm_divide_g3m File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/db/lpm_divide_g3m.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_jlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_jlh File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/db/sign_div_unsign_jlh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_cve.tdf
    Info (12023): Found entity 1: alt_u_div_cve File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/db/alt_u_div_cve.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "lpm_divide:Div2" File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 540
Info (12133): Instantiated megafunction "lpm_divide:Div2" with the following parameter: File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 540
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "3"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_dbm.tdf
    Info (12023): Found entity 1: lpm_divide_dbm File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/db/lpm_divide_dbm.tdf Line: 24
Info (12130): Elaborated megafunction instantiation "lpm_divide:Div0" File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 527
Info (12133): Instantiated megafunction "lpm_divide:Div0" with the following parameter: File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 527
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "18"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_7dm.tdf
    Info (12023): Found entity 1: lpm_divide_7dm File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/db/lpm_divide_7dm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dnh.tdf
    Info (12023): Found entity 1: sign_div_unsign_dnh File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/db/sign_div_unsign_dnh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_03f.tdf
    Info (12023): Found entity 1: alt_u_div_03f File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/db/alt_u_div_03f.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "lpm_divide:Mod0" File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 527
Info (12133): Instantiated megafunction "lpm_divide:Mod0" with the following parameter: File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 527
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_l3m.tdf
    Info (12023): Found entity 1: lpm_divide_l3m File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/db/lpm_divide_l3m.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf
    Info (12023): Found entity 1: sign_div_unsign_olh File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/db/sign_div_unsign_olh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_mve.tdf
    Info (12023): Found entity 1: alt_u_div_mve File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/db/alt_u_div_mve.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "lpm_divide:Div1" File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 528
Info (12133): Instantiated megafunction "lpm_divide:Div1" with the following parameter: File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 528
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "21"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_1dm.tdf
    Info (12023): Found entity 1: lpm_divide_1dm File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/db/lpm_divide_1dm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_7nh File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/db/sign_div_unsign_7nh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_k2f.tdf
    Info (12023): Found entity 1: alt_u_div_k2f File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/db/alt_u_div_k2f.tdf Line: 22
Warning (12241): 38 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "ADC_CS_N" has no driver File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 195
    Warning (13040): bidirectional pin "AUD_ADCLRCK" has no driver File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 202
    Warning (13040): bidirectional pin "AUD_BCLK" has no driver File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 203
    Warning (13040): bidirectional pin "AUD_DACLRCK" has no driver File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 205
    Warning (13040): bidirectional pin "DRAM_DQ[0]" has no driver File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 215
    Warning (13040): bidirectional pin "DRAM_DQ[1]" has no driver File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 215
    Warning (13040): bidirectional pin "DRAM_DQ[2]" has no driver File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 215
    Warning (13040): bidirectional pin "DRAM_DQ[3]" has no driver File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 215
    Warning (13040): bidirectional pin "DRAM_DQ[4]" has no driver File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 215
    Warning (13040): bidirectional pin "DRAM_DQ[5]" has no driver File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 215
    Warning (13040): bidirectional pin "DRAM_DQ[6]" has no driver File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 215
    Warning (13040): bidirectional pin "DRAM_DQ[7]" has no driver File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 215
    Warning (13040): bidirectional pin "DRAM_DQ[8]" has no driver File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 215
    Warning (13040): bidirectional pin "DRAM_DQ[9]" has no driver File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 215
    Warning (13040): bidirectional pin "DRAM_DQ[10]" has no driver File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 215
    Warning (13040): bidirectional pin "DRAM_DQ[11]" has no driver File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 215
    Warning (13040): bidirectional pin "DRAM_DQ[12]" has no driver File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 215
    Warning (13040): bidirectional pin "DRAM_DQ[13]" has no driver File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 215
    Warning (13040): bidirectional pin "DRAM_DQ[14]" has no driver File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 215
    Warning (13040): bidirectional pin "DRAM_DQ[15]" has no driver File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 215
    Warning (13040): bidirectional pin "FPGA_I2C_SDAT" has no driver File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 223
    Warning (13040): bidirectional pin "GPIO_0[0]" has no driver File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 226
    Warning (13040): bidirectional pin "GPIO_0[1]" has no driver File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 226
    Warning (13040): bidirectional pin "GPIO_0[2]" has no driver File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 226
    Warning (13040): bidirectional pin "GPIO_0[3]" has no driver File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 226
    Warning (13040): bidirectional pin "GPIO_0[4]" has no driver File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 226
    Warning (13040): bidirectional pin "GPIO_0[5]" has no driver File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 226
    Warning (13040): bidirectional pin "GPIO_0[6]" has no driver File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 226
    Warning (13040): bidirectional pin "GPIO_0[7]" has no driver File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 226
    Warning (13040): bidirectional pin "GPIO_0[8]" has no driver File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 226
    Warning (13040): bidirectional pin "GPIO_0[9]" has no driver File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 226
    Warning (13040): bidirectional pin "GPIO_0[10]" has no driver File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 226
    Warning (13040): bidirectional pin "GPIO_0[11]" has no driver File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 226
    Warning (13040): bidirectional pin "GPIO_0[12]" has no driver File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 226
    Warning (13040): bidirectional pin "GPIO_0[13]" has no driver File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 226
    Warning (13040): bidirectional pin "GPIO_0[14]" has no driver File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 226
    Warning (13040): bidirectional pin "GPIO_0[15]" has no driver File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 226
    Warning (13040): bidirectional pin "GPIO_0[16]" has no driver File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 226
    Warning (13040): bidirectional pin "GPIO_0[17]" has no driver File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 226
    Warning (13040): bidirectional pin "GPIO_0[18]" has no driver File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 226
    Warning (13040): bidirectional pin "GPIO_0[19]" has no driver File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 226
    Warning (13040): bidirectional pin "GPIO_0[20]" has no driver File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 226
    Warning (13040): bidirectional pin "GPIO_0[21]" has no driver File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 226
    Warning (13040): bidirectional pin "GPIO_0[22]" has no driver File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 226
    Warning (13040): bidirectional pin "GPIO_0[23]" has no driver File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 226
    Warning (13040): bidirectional pin "GPIO_0[24]" has no driver File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 226
    Warning (13040): bidirectional pin "GPIO_0[25]" has no driver File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 226
    Warning (13040): bidirectional pin "GPIO_0[26]" has no driver File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 226
    Warning (13040): bidirectional pin "GPIO_0[27]" has no driver File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 226
    Warning (13040): bidirectional pin "GPIO_0[28]" has no driver File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 226
    Warning (13040): bidirectional pin "GPIO_0[29]" has no driver File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 226
    Warning (13040): bidirectional pin "GPIO_0[30]" has no driver File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 226
    Warning (13040): bidirectional pin "GPIO_0[31]" has no driver File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 226
    Warning (13040): bidirectional pin "GPIO_0[32]" has no driver File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 226
    Warning (13040): bidirectional pin "GPIO_0[33]" has no driver File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 226
    Warning (13040): bidirectional pin "GPIO_0[34]" has no driver File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 226
    Warning (13040): bidirectional pin "GPIO_0[35]" has no driver File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 226
    Warning (13040): bidirectional pin "GPIO_1[0]" has no driver File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 227
    Warning (13040): bidirectional pin "GPIO_1[1]" has no driver File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 227
    Warning (13040): bidirectional pin "GPIO_1[2]" has no driver File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 227
    Warning (13040): bidirectional pin "GPIO_1[3]" has no driver File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 227
    Warning (13040): bidirectional pin "GPIO_1[4]" has no driver File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 227
    Warning (13040): bidirectional pin "GPIO_1[5]" has no driver File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 227
    Warning (13040): bidirectional pin "GPIO_1[6]" has no driver File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 227
    Warning (13040): bidirectional pin "GPIO_1[7]" has no driver File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 227
    Warning (13040): bidirectional pin "GPIO_1[8]" has no driver File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 227
    Warning (13040): bidirectional pin "GPIO_1[9]" has no driver File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 227
    Warning (13040): bidirectional pin "GPIO_1[10]" has no driver File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 227
    Warning (13040): bidirectional pin "GPIO_1[11]" has no driver File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 227
    Warning (13040): bidirectional pin "GPIO_1[12]" has no driver File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 227
    Warning (13040): bidirectional pin "GPIO_1[13]" has no driver File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 227
    Warning (13040): bidirectional pin "GPIO_1[14]" has no driver File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 227
    Warning (13040): bidirectional pin "GPIO_1[15]" has no driver File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 227
    Warning (13040): bidirectional pin "GPIO_1[16]" has no driver File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 227
    Warning (13040): bidirectional pin "GPIO_1[17]" has no driver File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 227
    Warning (13040): bidirectional pin "GPIO_1[18]" has no driver File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 227
    Warning (13040): bidirectional pin "GPIO_1[19]" has no driver File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 227
    Warning (13040): bidirectional pin "GPIO_1[20]" has no driver File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 227
    Warning (13040): bidirectional pin "GPIO_1[21]" has no driver File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 227
    Warning (13040): bidirectional pin "GPIO_1[22]" has no driver File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 227
    Warning (13040): bidirectional pin "GPIO_1[23]" has no driver File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 227
    Warning (13040): bidirectional pin "GPIO_1[24]" has no driver File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 227
    Warning (13040): bidirectional pin "GPIO_1[25]" has no driver File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 227
    Warning (13040): bidirectional pin "GPIO_1[26]" has no driver File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 227
    Warning (13040): bidirectional pin "GPIO_1[27]" has no driver File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 227
    Warning (13040): bidirectional pin "GPIO_1[28]" has no driver File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 227
    Warning (13040): bidirectional pin "GPIO_1[29]" has no driver File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 227
    Warning (13040): bidirectional pin "GPIO_1[30]" has no driver File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 227
    Warning (13040): bidirectional pin "GPIO_1[31]" has no driver File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 227
    Warning (13040): bidirectional pin "GPIO_1[32]" has no driver File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 227
    Warning (13040): bidirectional pin "GPIO_1[33]" has no driver File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 227
    Warning (13040): bidirectional pin "GPIO_1[34]" has no driver File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 227
    Warning (13040): bidirectional pin "GPIO_1[35]" has no driver File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 227
    Warning (13040): bidirectional pin "PS2_CLK" has no driver File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 248
    Warning (13040): bidirectional pin "PS2_DAT" has no driver File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 249
    Warning (13040): bidirectional pin "PS2_CLK2" has no driver File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 251
    Warning (13040): bidirectional pin "PS2_DAT2" has no driver File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 252
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "HPS_DDR3_DQ[0]~synth" File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 289
    Warning (13010): Node "HPS_DDR3_DQ[1]~synth" File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 289
    Warning (13010): Node "HPS_DDR3_DQ[2]~synth" File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 289
    Warning (13010): Node "HPS_DDR3_DQ[3]~synth" File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 289
    Warning (13010): Node "HPS_DDR3_DQ[4]~synth" File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 289
    Warning (13010): Node "HPS_DDR3_DQ[5]~synth" File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 289
    Warning (13010): Node "HPS_DDR3_DQ[6]~synth" File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 289
    Warning (13010): Node "HPS_DDR3_DQ[7]~synth" File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 289
    Warning (13010): Node "HPS_DDR3_DQ[8]~synth" File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 289
    Warning (13010): Node "HPS_DDR3_DQ[9]~synth" File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 289
    Warning (13010): Node "HPS_DDR3_DQ[10]~synth" File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 289
    Warning (13010): Node "HPS_DDR3_DQ[11]~synth" File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 289
    Warning (13010): Node "HPS_DDR3_DQ[12]~synth" File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 289
    Warning (13010): Node "HPS_DDR3_DQ[13]~synth" File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 289
    Warning (13010): Node "HPS_DDR3_DQ[14]~synth" File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 289
    Warning (13010): Node "HPS_DDR3_DQ[15]~synth" File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 289
    Warning (13010): Node "HPS_DDR3_DQ[16]~synth" File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 289
    Warning (13010): Node "HPS_DDR3_DQ[17]~synth" File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 289
    Warning (13010): Node "HPS_DDR3_DQ[18]~synth" File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 289
    Warning (13010): Node "HPS_DDR3_DQ[19]~synth" File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 289
    Warning (13010): Node "HPS_DDR3_DQ[20]~synth" File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 289
    Warning (13010): Node "HPS_DDR3_DQ[21]~synth" File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 289
    Warning (13010): Node "HPS_DDR3_DQ[22]~synth" File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 289
    Warning (13010): Node "HPS_DDR3_DQ[23]~synth" File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 289
    Warning (13010): Node "HPS_DDR3_DQ[24]~synth" File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 289
    Warning (13010): Node "HPS_DDR3_DQ[25]~synth" File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 289
    Warning (13010): Node "HPS_DDR3_DQ[26]~synth" File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 289
    Warning (13010): Node "HPS_DDR3_DQ[27]~synth" File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 289
    Warning (13010): Node "HPS_DDR3_DQ[28]~synth" File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 289
    Warning (13010): Node "HPS_DDR3_DQ[29]~synth" File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 289
    Warning (13010): Node "HPS_DDR3_DQ[30]~synth" File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 289
    Warning (13010): Node "HPS_DDR3_DQ[31]~synth" File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 289
    Warning (13010): Node "HPS_DDR3_DQS_N[0]~synth" File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 290
    Warning (13010): Node "HPS_DDR3_DQS_N[1]~synth" File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 290
    Warning (13010): Node "HPS_DDR3_DQS_N[2]~synth" File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 290
    Warning (13010): Node "HPS_DDR3_DQS_N[3]~synth" File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 290
    Warning (13010): Node "HPS_DDR3_DQS_P[0]~synth" File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 291
    Warning (13010): Node "HPS_DDR3_DQS_P[1]~synth" File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 291
    Warning (13010): Node "HPS_DDR3_DQS_P[2]~synth" File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 291
    Warning (13010): Node "HPS_DDR3_DQS_P[3]~synth" File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 291
    Warning (13010): Node "HPS_ENET_INT_N~synth" File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 300
    Warning (13010): Node "HPS_ENET_MDIO~synth" File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 302
    Warning (13010): Node "HPS_FLASH_DATA[0]~synth" File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 310
    Warning (13010): Node "HPS_FLASH_DATA[1]~synth" File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 310
    Warning (13010): Node "HPS_FLASH_DATA[2]~synth" File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 310
    Warning (13010): Node "HPS_FLASH_DATA[3]~synth" File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 310
    Warning (13010): Node "HPS_GSENSOR_INT~synth" File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 315
    Warning (13010): Node "HPS_GPIO[0]~synth" File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 318
    Warning (13010): Node "HPS_GPIO[1]~synth" File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 318
    Warning (13010): Node "HPS_I2C_CONTROL~synth" File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 321
    Warning (13010): Node "HPS_I2C1_SCLK~synth" File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 322
    Warning (13010): Node "HPS_I2C1_SDAT~synth" File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 323
    Warning (13010): Node "HPS_I2C2_SCLK~synth" File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 324
    Warning (13010): Node "HPS_I2C2_SDAT~synth" File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 325
    Warning (13010): Node "HPS_KEY~synth" File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 328
    Warning (13010): Node "HPS_LED~synth" File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 331
    Warning (13010): Node "HPS_SD_CMD~synth" File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 335
    Warning (13010): Node "HPS_SD_DATA[0]~synth" File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 336
    Warning (13010): Node "HPS_SD_DATA[1]~synth" File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 336
    Warning (13010): Node "HPS_SD_DATA[2]~synth" File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 336
    Warning (13010): Node "HPS_SD_DATA[3]~synth" File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 336
    Warning (13010): Node "HPS_SPIM_SS~synth" File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 342
    Warning (13010): Node "HPS_CONV_USB_N~synth" File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 349
    Warning (13010): Node "HPS_USB_DATA[0]~synth" File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 351
    Warning (13010): Node "HPS_USB_DATA[1]~synth" File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 351
    Warning (13010): Node "HPS_USB_DATA[2]~synth" File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 351
    Warning (13010): Node "HPS_USB_DATA[3]~synth" File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 351
    Warning (13010): Node "HPS_USB_DATA[4]~synth" File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 351
    Warning (13010): Node "HPS_USB_DATA[5]~synth" File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 351
    Warning (13010): Node "HPS_USB_DATA[6]~synth" File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 351
    Warning (13010): Node "HPS_USB_DATA[7]~synth" File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 351
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "TD_RESET_N" is stuck at GND File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 261
    Warning (13410): Pin "VGA_B[0]" is stuck at GND File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 265
    Warning (13410): Pin "VGA_B[1]" is stuck at GND File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 265
    Warning (13410): Pin "VGA_B[2]" is stuck at GND File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 265
    Warning (13410): Pin "VGA_B[3]" is stuck at GND File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 265
    Warning (13410): Pin "VGA_B[4]" is stuck at GND File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 265
    Warning (13410): Pin "VGA_B[5]" is stuck at GND File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 265
    Warning (13410): Pin "VGA_G[0]" is stuck at GND File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 268
    Warning (13410): Pin "VGA_G[1]" is stuck at GND File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 268
    Warning (13410): Pin "VGA_G[2]" is stuck at GND File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 268
    Warning (13410): Pin "VGA_G[3]" is stuck at GND File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 268
    Warning (13410): Pin "VGA_G[4]" is stuck at GND File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 268
    Warning (13410): Pin "VGA_R[0]" is stuck at GND File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 270
    Warning (13410): Pin "VGA_R[1]" is stuck at GND File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 270
    Warning (13410): Pin "VGA_R[2]" is stuck at GND File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 270
    Warning (13410): Pin "VGA_R[3]" is stuck at GND File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 270
    Warning (13410): Pin "VGA_R[4]" is stuck at GND File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 270
    Warning (13410): Pin "VGA_SYNC_N" is stuck at GND File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 271
    Warning (13410): Pin "ADC_DIN" is stuck at GND File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 196
    Warning (13410): Pin "ADC_SCLK" is stuck at GND File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 198
    Warning (13410): Pin "AUD_DACDAT" is stuck at GND File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 204
    Warning (13410): Pin "AUD_XCK" is stuck at GND File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 206
    Warning (13410): Pin "DRAM_ADDR[0]" is stuck at GND File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 209
    Warning (13410): Pin "DRAM_ADDR[1]" is stuck at GND File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 209
    Warning (13410): Pin "DRAM_ADDR[2]" is stuck at GND File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 209
    Warning (13410): Pin "DRAM_ADDR[3]" is stuck at GND File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 209
    Warning (13410): Pin "DRAM_ADDR[4]" is stuck at GND File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 209
    Warning (13410): Pin "DRAM_ADDR[5]" is stuck at GND File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 209
    Warning (13410): Pin "DRAM_ADDR[6]" is stuck at GND File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 209
    Warning (13410): Pin "DRAM_ADDR[7]" is stuck at GND File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 209
    Warning (13410): Pin "DRAM_ADDR[8]" is stuck at GND File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 209
    Warning (13410): Pin "DRAM_ADDR[9]" is stuck at GND File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 209
    Warning (13410): Pin "DRAM_ADDR[10]" is stuck at GND File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 209
    Warning (13410): Pin "DRAM_ADDR[11]" is stuck at GND File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 209
    Warning (13410): Pin "DRAM_ADDR[12]" is stuck at GND File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 209
    Warning (13410): Pin "DRAM_BA[0]" is stuck at GND File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 210
    Warning (13410): Pin "DRAM_BA[1]" is stuck at GND File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 210
    Warning (13410): Pin "DRAM_CAS_N" is stuck at GND File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 211
    Warning (13410): Pin "DRAM_CKE" is stuck at GND File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 212
    Warning (13410): Pin "DRAM_CLK" is stuck at GND File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 213
    Warning (13410): Pin "DRAM_CS_N" is stuck at GND File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 214
    Warning (13410): Pin "DRAM_LDQM" is stuck at GND File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 216
    Warning (13410): Pin "DRAM_RAS_N" is stuck at GND File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 217
    Warning (13410): Pin "DRAM_UDQM" is stuck at GND File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 218
    Warning (13410): Pin "DRAM_WE_N" is stuck at GND File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 219
    Warning (13410): Pin "FPGA_I2C_SCLK" is stuck at GND File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 222
    Warning (13410): Pin "HEX2[0]" is stuck at VCC File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 232
    Warning (13410): Pin "HEX2[1]" is stuck at VCC File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 232
    Warning (13410): Pin "HEX2[2]" is stuck at VCC File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 232
    Warning (13410): Pin "HEX2[3]" is stuck at VCC File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 232
    Warning (13410): Pin "HEX2[4]" is stuck at VCC File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 232
    Warning (13410): Pin "HEX2[5]" is stuck at VCC File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 232
    Warning (13410): Pin "HEX2[6]" is stuck at VCC File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 232
    Warning (13410): Pin "HEX4[0]" is stuck at GND File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 234
    Warning (13410): Pin "HEX4[1]" is stuck at GND File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 234
    Warning (13410): Pin "HEX4[2]" is stuck at GND File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 234
    Warning (13410): Pin "HEX4[3]" is stuck at GND File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 234
    Warning (13410): Pin "HEX4[4]" is stuck at GND File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 234
    Warning (13410): Pin "HEX4[5]" is stuck at GND File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 234
    Warning (13410): Pin "HEX4[6]" is stuck at GND File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 234
    Warning (13410): Pin "HEX5[0]" is stuck at GND File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 235
    Warning (13410): Pin "HEX5[1]" is stuck at GND File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 235
    Warning (13410): Pin "HEX5[2]" is stuck at VCC File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 235
    Warning (13410): Pin "HEX5[3]" is stuck at GND File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 235
    Warning (13410): Pin "HEX5[4]" is stuck at GND File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 235
    Warning (13410): Pin "HEX5[5]" is stuck at VCC File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 235
    Warning (13410): Pin "HEX5[6]" is stuck at GND File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 235
    Warning (13410): Pin "IRDA_TXD" is stuck at GND File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 239
    Warning (13410): Pin "LEDR[0]" is stuck at GND File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 245
    Warning (13410): Pin "LEDR[1]" is stuck at GND File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 245
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 245
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 245
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 245
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 245
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 245
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 245
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 245
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 245
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 726 registers lost all their fanouts during netlist optimizations.
Info (286031): Timing-Driven Synthesis is running on partition "Computer_System_ARM_A9_HPS_hps_io_border:border"
Warning (20013): Ignored 16 assignments for entity "ite_pll" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity ite_pll -sip ite_pll.sip -library lib_ite_pll was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity ite_pll -sip ite_pll.sip -library lib_ite_pll was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity ite_pll -sip ite_pll.sip -library lib_ite_pll was ignored
Warning (20013): Ignored 317 assignments for entity "ite_pll_0002" -- entity does not exist in design
Info (144001): Generated suppressed messages file C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 18 node(s), including 0 DDIO, 3 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance Computer_System:The_System|Computer_System_System_PLL:system_pll|Computer_System_System_PLL_sys_pll:sys_pll|altera_pll:altera_pll_i|general[0].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: c:/programs/intelfpga/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 748
    Info: Must be connected
Warning (21074): Design contains 30 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "TD_DATA[2]" File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 259
    Warning (15610): No output dependent on input pin "TD_DATA[3]" File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 259
    Warning (15610): No output dependent on input pin "TD_DATA[4]" File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 259
    Warning (15610): No output dependent on input pin "TD_DATA[5]" File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 259
    Warning (15610): No output dependent on input pin "TD_DATA[6]" File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 259
    Warning (15610): No output dependent on input pin "TD_DATA[7]" File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 259
    Warning (15610): No output dependent on input pin "TD_HS" File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 260
    Warning (15610): No output dependent on input pin "TD_VS" File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 262
    Warning (15610): No output dependent on input pin "CLOCK2_50" File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 190
    Warning (15610): No output dependent on input pin "CLOCK3_50" File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 191
    Warning (15610): No output dependent on input pin "CLOCK4_50" File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 192
    Warning (15610): No output dependent on input pin "ADC_DOUT" File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 197
    Warning (15610): No output dependent on input pin "AUD_ADCDAT" File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 201
    Warning (15610): No output dependent on input pin "IRDA_RXD" File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 238
    Warning (15610): No output dependent on input pin "KEY[1]" File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 242
    Warning (15610): No output dependent on input pin "KEY[2]" File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 242
    Warning (15610): No output dependent on input pin "KEY[3]" File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 242
    Warning (15610): No output dependent on input pin "SW[0]" File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 255
    Warning (15610): No output dependent on input pin "SW[1]" File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 255
    Warning (15610): No output dependent on input pin "SW[2]" File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 255
    Warning (15610): No output dependent on input pin "SW[3]" File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 255
    Warning (15610): No output dependent on input pin "SW[4]" File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 255
    Warning (15610): No output dependent on input pin "SW[5]" File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 255
    Warning (15610): No output dependent on input pin "SW[6]" File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 255
    Warning (15610): No output dependent on input pin "SW[7]" File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 255
    Warning (15610): No output dependent on input pin "SW[8]" File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 255
    Warning (15610): No output dependent on input pin "SW[9]" File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 255
    Warning (15610): No output dependent on input pin "TD_CLK27" File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 258
    Warning (15610): No output dependent on input pin "TD_DATA[0]" File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 259
    Warning (15610): No output dependent on input pin "TD_DATA[1]" File: C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v Line: 259
Info (21057): Implemented 20705 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 44 input pins
    Info (21059): Implemented 156 output pins
    Info (21060): Implemented 168 bidirectional pins
    Info (21061): Implemented 19118 logic cells
    Info (21064): Implemented 480 RAM segments
    Info (21065): Implemented 3 PLLs
    Info (21066): Implemented 1 delay-locked loops
    Info (21062): Implemented 85 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 418 warnings
    Info: Peak virtual memory: 5367 megabytes
    Info: Processing ended: Fri Mar 01 15:26:16 2024
    Info: Elapsed time: 00:03:21
    Info: Total CPU time (on all processors): 00:05:51


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/28_mouse/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.map.smsg.


