// Seed: 116720741
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  inout logic [7:0] id_2;
  inout wire id_1;
  assign id_2[-1] = -1;
  logic id_6;
  ;
endmodule
module module_1 #(
    parameter id_5 = 32'd8
) (
    id_1,
    id_2,
    id_3,
    id_4,
    _id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  input wire id_7;
  inout logic [7:0] id_6;
  inout wire _id_5;
  output wire id_4;
  inout logic [7:0] id_3;
  module_0 modCall_1 (
      id_1,
      id_3,
      id_8,
      id_1,
      id_1
  );
  input wire id_2;
  inout wire id_1;
  assign id_3[id_5 :-1] = id_6[1];
  wire id_9;
  ;
endmodule
