{NETLIST ripple_carry_adder_4bit
{VERSION 2 0 0}

{CELL ripple_carry_adder_4bit
    {PORT A2 VSS B0 A3 C4 B1 B2 S0 VDD 
      S1 B3 C0 S2 A0 A1 S3 }
    {INST XI3/MM28=n12 {TYPE MOS} {PROP n="adder_1bit/n12" Length=0.1 Width=0.25 }
	{PIN XI3/net150=DRN C0=GATE VSS=SRC VSS=BULK }}
    {INST XI3/MM15=n12 {TYPE MOS} {PROP n="adder_1bit/n12" Length=0.1 Width=0.25 }
	{PIN XI3/net153=DRN C0=GATE XI3/net144=SRC VSS=BULK }}
    {INST XI0/MM0=p12 {TYPE MOS} {PROP n="adder_1bit/p12" Length=0.1 Width=0.5 }
	{PIN C4=DRN XI0/net153=GATE VDD=SRC VDD=BULK }}
    {INST XI3/MM38=p12 {TYPE MOS} {PROP n="adder_1bit/p12" Length=0.1 Width=0.5 }
	{PIN XI3/net153=DRN C0=GATE XI3/net138=SRC VDD=BULK }}
    {INST XI0/MM1=n12 {TYPE MOS} {PROP n="adder_1bit/n12" Length=0.1 Width=0.25 }
	{PIN C4=DRN XI0/net153=GATE VSS=SRC VSS=BULK }}
    {INST XI3/MM32=n12 {TYPE MOS} {PROP n="adder_1bit/n12" Length=0.1 Width=0.25 }
	{PIN XI3/net152=DRN C0=GATE VSS=SRC VSS=BULK }}
    {INST XI3/MM22=p12 {TYPE MOS} {PROP n="adder_1bit/p12" Length=0.1 Width=0.5 }
	{PIN XI3/net148=DRN C0=GATE XI3/net146=SRC VDD=BULK }}
    {INST XI3/MM25=p12 {TYPE MOS} {PROP n="adder_1bit/p12" Length=0.1 Width=0.5 }
	{PIN XI3/net155=DRN C0=GATE XI3/net148=SRC VDD=BULK }}
    {INST XI3/MM21=p12 {TYPE MOS} {PROP n="adder_1bit/p12" Length=0.1 Width=0.5 }
	{PIN XI3/net146=DRN B0=GATE XI3/net145=SRC VDD=BULK }}
    {INST XI3/MM19=p12 {TYPE MOS} {PROP n="adder_1bit/p12" Length=0.1 Width=0.5 }
	{PIN XI3/net148=DRN XI3/net153=GATE VDD=SRC VDD=BULK }}
    {INST XI3/MM36=p12 {TYPE MOS} {PROP n="adder_1bit/p12" Length=0.1 Width=0.5 }
	{PIN XI3/net139=DRN A0=GATE XI3/net138=SRC VDD=BULK }}
    {INST XI3/MM13=n12 {TYPE MOS} {PROP n="adder_1bit/n12" Length=0.1 Width=0.25 }
	{PIN XI3/net153=DRN A0=GATE XI3/net140=SRC VSS=BULK }}
    {INST XI3/MM2=p12 {TYPE MOS} {PROP n="adder_1bit/p12" Length=0.1 Width=0.5 }
	{PIN S0=DRN XI3/net155=GATE VDD=SRC VDD=BULK }}
    {INST XI3/MM27=n12 {TYPE MOS} {PROP n="adder_1bit/n12" Length=0.1 Width=0.25 }
	{PIN XI3/net151=DRN B0=GATE XI3/net150=SRC VSS=BULK }}
    {INST XI0/MM19=p12 {TYPE MOS} {PROP n="adder_1bit/p12" Length=0.1 Width=0.5 }
	{PIN XI0/net148=DRN XI0/net153=GATE VDD=SRC VDD=BULK }}
    {INST XI3/MM1=n12 {TYPE MOS} {PROP n="adder_1bit/n12" Length=0.1 Width=0.25 }
	{PIN net40=DRN XI3/net153=GATE VSS=SRC VSS=BULK }}
    {INST XI3/MM29=n12 {TYPE MOS} {PROP n="adder_1bit/n12" Length=0.1 Width=0.25 }
	{PIN XI3/net155=DRN XI3/net153=GATE XI3/net152=SRC VSS=BULK }}
    {INST XI0/MM38=p12 {TYPE MOS} {PROP n="adder_1bit/p12" Length=0.1 Width=0.5 }
	{PIN XI0/net153=DRN net43=GATE XI0/net138=SRC VDD=BULK }}
    {INST XI0/MM37=p12 {TYPE MOS} {PROP n="adder_1bit/p12" Length=0.1 Width=0.5 }
	{PIN XI0/net153=DRN B3=GATE XI0/net139=SRC VDD=BULK }}
    {INST XI3/MM3=n12 {TYPE MOS} {PROP n="adder_1bit/n12" Length=0.1 Width=0.25 }
	{PIN S0=DRN XI3/net155=GATE VSS=SRC VSS=BULK }}
    {INST XI0/MM13=n12 {TYPE MOS} {PROP n="adder_1bit/n12" Length=0.1 Width=0.25 }
	{PIN XI0/net153=DRN A3=GATE XI0/net140=SRC VSS=BULK }}
    {INST XI0/MM15=n12 {TYPE MOS} {PROP n="adder_1bit/n12" Length=0.1 Width=0.25 }
	{PIN XI0/net153=DRN net43=GATE XI0/net144=SRC VSS=BULK }}
    {INST XI0/MM29=n12 {TYPE MOS} {PROP n="adder_1bit/n12" Length=0.1 Width=0.25 }
	{PIN XI0/net155=DRN XI0/net153=GATE XI0/net152=SRC VSS=BULK }}
    {INST XI3/MM0=p12 {TYPE MOS} {PROP n="adder_1bit/p12" Length=0.1 Width=0.5 }
	{PIN net40=DRN XI3/net153=GATE VDD=SRC VDD=BULK }}
    {INST XI3/MM37=p12 {TYPE MOS} {PROP n="adder_1bit/p12" Length=0.1 Width=0.5 }
	{PIN XI3/net153=DRN B0=GATE XI3/net139=SRC VDD=BULK }}
    {INST XI3/MM26=n12 {TYPE MOS} {PROP n="adder_1bit/n12" Length=0.1 Width=0.25 }
	{PIN XI3/net155=DRN A0=GATE XI3/net151=SRC VSS=BULK }}
    {INST XI3/MM14=n12 {TYPE MOS} {PROP n="adder_1bit/n12" Length=0.1 Width=0.25 }
	{PIN XI3/net140=DRN B0=GATE VSS=SRC VSS=BULK }}
    {INST XI0/MM17=n12 {TYPE MOS} {PROP n="adder_1bit/n12" Length=0.1 Width=0.25 }
	{PIN XI0/net144=DRN B3=GATE VSS=SRC VSS=BULK }}
    {INST XI0/MM27=n12 {TYPE MOS} {PROP n="adder_1bit/n12" Length=0.1 Width=0.25 }
	{PIN XI0/net151=DRN B3=GATE XI0/net150=SRC VSS=BULK }}
    {INST XI0/MM32=n12 {TYPE MOS} {PROP n="adder_1bit/n12" Length=0.1 Width=0.25 }
	{PIN XI0/net152=DRN net43=GATE VSS=SRC VSS=BULK }}
    {INST XI2/MM22=p12 {TYPE MOS} {PROP n="adder_1bit/p12" Length=0.1 Width=0.5 }
	{PIN XI2/net148=DRN net40=GATE XI2/net146=SRC VDD=BULK }}
    {INST XI2/MM32=n12 {TYPE MOS} {PROP n="adder_1bit/n12" Length=0.1 Width=0.25 }
	{PIN XI2/net152=DRN net40=GATE VSS=SRC VSS=BULK }}
    {INST XI3/MM35=p12 {TYPE MOS} {PROP n="adder_1bit/p12" Length=0.1 Width=0.5 }
	{PIN XI3/net138=DRN B0=GATE VDD=SRC VDD=BULK }}
    {INST XI3/MM34=p12 {TYPE MOS} {PROP n="adder_1bit/p12" Length=0.1 Width=0.5 }
	{PIN XI3/net138=DRN A0=GATE VDD=SRC VDD=BULK }}
    {INST XI0/MM3=n12 {TYPE MOS} {PROP n="adder_1bit/n12" Length=0.1 Width=0.25 }
	{PIN S3=DRN XI0/net155=GATE VSS=SRC VSS=BULK }}
    {INST XI0/MM14=n12 {TYPE MOS} {PROP n="adder_1bit/n12" Length=0.1 Width=0.25 }
	{PIN XI0/net140=DRN B3=GATE VSS=SRC VSS=BULK }}
    {INST XI2/MM28=n12 {TYPE MOS} {PROP n="adder_1bit/n12" Length=0.1 Width=0.25 }
	{PIN XI2/net150=DRN net40=GATE VSS=SRC VSS=BULK }}
    {INST XI0/MM30=n12 {TYPE MOS} {PROP n="adder_1bit/n12" Length=0.1 Width=0.25 }
	{PIN XI0/net152=DRN A3=GATE VSS=SRC VSS=BULK }}
    {INST XI0/MM22=p12 {TYPE MOS} {PROP n="adder_1bit/p12" Length=0.1 Width=0.5 }
	{PIN XI0/net148=DRN net43=GATE XI0/net146=SRC VDD=BULK }}
    {INST XI1/MM1=n12 {TYPE MOS} {PROP n="adder_1bit/n12" Length=0.1 Width=0.25 }
	{PIN net43=DRN XI1/net153=GATE VSS=SRC VSS=BULK }}
    {INST XI0/MM24=p12 {TYPE MOS} {PROP n="adder_1bit/p12" Length=0.1 Width=0.5 }
	{PIN XI0/net155=DRN B3=GATE XI0/net148=SRC VDD=BULK }}
    {INST XI3/MM17=n12 {TYPE MOS} {PROP n="adder_1bit/n12" Length=0.1 Width=0.25 }
	{PIN XI3/net144=DRN B0=GATE VSS=SRC VSS=BULK }}
    {INST XI3/MM16=n12 {TYPE MOS} {PROP n="adder_1bit/n12" Length=0.1 Width=0.25 }
	{PIN XI3/net144=DRN A0=GATE VSS=SRC VSS=BULK }}
    {INST XI0/MM36=p12 {TYPE MOS} {PROP n="adder_1bit/p12" Length=0.1 Width=0.5 }
	{PIN XI0/net139=DRN A3=GATE XI0/net138=SRC VDD=BULK }}
    {INST XI2/MM38=p12 {TYPE MOS} {PROP n="adder_1bit/p12" Length=0.1 Width=0.5 }
	{PIN XI2/net153=DRN net40=GATE XI2/net138=SRC VDD=BULK }}
    {INST XI0/MM20=p12 {TYPE MOS} {PROP n="adder_1bit/p12" Length=0.1 Width=0.5 }
	{PIN XI0/net145=DRN A3=GATE VDD=SRC VDD=BULK }}
    {INST XI3/MM20=p12 {TYPE MOS} {PROP n="adder_1bit/p12" Length=0.1 Width=0.5 }
	{PIN XI3/net145=DRN A0=GATE VDD=SRC VDD=BULK }}
    {INST XI0/MM34=p12 {TYPE MOS} {PROP n="adder_1bit/p12" Length=0.1 Width=0.5 }
	{PIN XI0/net138=DRN A3=GATE VDD=SRC VDD=BULK }}
    {INST XI0/MM16=n12 {TYPE MOS} {PROP n="adder_1bit/n12" Length=0.1 Width=0.25 }
	{PIN XI0/net144=DRN A3=GATE VSS=SRC VSS=BULK }}
    {INST XI2/MM25=p12 {TYPE MOS} {PROP n="adder_1bit/p12" Length=0.1 Width=0.5 }
	{PIN XI2/net155=DRN net40=GATE XI2/net148=SRC VDD=BULK }}
    {INST XI0/MM25=p12 {TYPE MOS} {PROP n="adder_1bit/p12" Length=0.1 Width=0.5 }
	{PIN XI0/net155=DRN net43=GATE XI0/net148=SRC VDD=BULK }}
    {INST XI0/MM2=p12 {TYPE MOS} {PROP n="adder_1bit/p12" Length=0.1 Width=0.5 }
	{PIN S3=DRN XI0/net155=GATE VDD=SRC VDD=BULK }}
    {INST XI0/MM28=n12 {TYPE MOS} {PROP n="adder_1bit/n12" Length=0.1 Width=0.25 }
	{PIN XI0/net150=DRN net43=GATE VSS=SRC VSS=BULK }}
    {INST XI0/MM31=n12 {TYPE MOS} {PROP n="adder_1bit/n12" Length=0.1 Width=0.25 }
	{PIN XI0/net152=DRN B3=GATE VSS=SRC VSS=BULK }}
    {INST XI2/MM15=n12 {TYPE MOS} {PROP n="adder_1bit/n12" Length=0.1 Width=0.25 }
	{PIN XI2/net153=DRN net40=GATE XI2/net144=SRC VSS=BULK }}
    {INST XI3/MM24=p12 {TYPE MOS} {PROP n="adder_1bit/p12" Length=0.1 Width=0.5 }
	{PIN XI3/net155=DRN B0=GATE XI3/net148=SRC VDD=BULK }}
    {INST XI3/MM23=p12 {TYPE MOS} {PROP n="adder_1bit/p12" Length=0.1 Width=0.5 }
	{PIN XI3/net155=DRN A0=GATE XI3/net148=SRC VDD=BULK }}
    {INST XI1/MM0=p12 {TYPE MOS} {PROP n="adder_1bit/p12" Length=0.1 Width=0.5 }
	{PIN net43=DRN XI1/net153=GATE VDD=SRC VDD=BULK }}
    {INST XI3/MM31=n12 {TYPE MOS} {PROP n="adder_1bit/n12" Length=0.1 Width=0.25 }
	{PIN XI3/net152=DRN B0=GATE VSS=SRC VSS=BULK }}
    {INST XI3/MM30=n12 {TYPE MOS} {PROP n="adder_1bit/n12" Length=0.1 Width=0.25 }
	{PIN XI3/net152=DRN A0=GATE VSS=SRC VSS=BULK }}
    {INST XI0/MM21=p12 {TYPE MOS} {PROP n="adder_1bit/p12" Length=0.1 Width=0.5 }
	{PIN XI0/net146=DRN B3=GATE XI0/net145=SRC VDD=BULK }}
    {INST XI0/MM35=p12 {TYPE MOS} {PROP n="adder_1bit/p12" Length=0.1 Width=0.5 }
	{PIN XI0/net138=DRN B3=GATE VDD=SRC VDD=BULK }}
    {INST XI0/MM26=n12 {TYPE MOS} {PROP n="adder_1bit/n12" Length=0.1 Width=0.25 }
	{PIN XI0/net155=DRN A3=GATE XI0/net151=SRC VSS=BULK }}
    {INST XI0/MM23=p12 {TYPE MOS} {PROP n="adder_1bit/p12" Length=0.1 Width=0.5 }
	{PIN XI0/net155=DRN A3=GATE XI0/net148=SRC VDD=BULK }}
    {INST XI2/MM26=n12 {TYPE MOS} {PROP n="adder_1bit/n12" Length=0.1 Width=0.25 }
	{PIN XI2/net155=DRN A1=GATE XI2/net151=SRC VSS=BULK }}
    {INST XI1/MM29=n12 {TYPE MOS} {PROP n="adder_1bit/n12" Length=0.1 Width=0.25 }
	{PIN XI1/net155=DRN XI1/net153=GATE XI1/net152=SRC VSS=BULK }}
    {INST XI2/MM3=n12 {TYPE MOS} {PROP n="adder_1bit/n12" Length=0.1 Width=0.25 }
	{PIN S1=DRN XI2/net155=GATE VSS=SRC VSS=BULK }}
    {INST XI2/MM21=p12 {TYPE MOS} {PROP n="adder_1bit/p12" Length=0.1 Width=0.5 }
	{PIN XI2/net146=DRN B1=GATE XI2/net145=SRC VDD=BULK }}
    {INST XI2/MM13=n12 {TYPE MOS} {PROP n="adder_1bit/n12" Length=0.1 Width=0.25 }
	{PIN XI2/net153=DRN A1=GATE XI2/net140=SRC VSS=BULK }}
    {INST XI2/MM27=n12 {TYPE MOS} {PROP n="adder_1bit/n12" Length=0.1 Width=0.25 }
	{PIN XI2/net151=DRN B1=GATE XI2/net150=SRC VSS=BULK }}
    {INST XI2/MM1=n12 {TYPE MOS} {PROP n="adder_1bit/n12" Length=0.1 Width=0.25 }
	{PIN net38=DRN XI2/net153=GATE VSS=SRC VSS=BULK }}
    {INST XI1/MM38=p12 {TYPE MOS} {PROP n="adder_1bit/p12" Length=0.1 Width=0.5 }
	{PIN XI1/net153=DRN net38=GATE XI1/net138=SRC VDD=BULK }}
    {INST XI2/MM36=p12 {TYPE MOS} {PROP n="adder_1bit/p12" Length=0.1 Width=0.5 }
	{PIN XI2/net139=DRN A1=GATE XI2/net138=SRC VDD=BULK }}
    {INST XI1/MM37=p12 {TYPE MOS} {PROP n="adder_1bit/p12" Length=0.1 Width=0.5 }
	{PIN XI1/net153=DRN B2=GATE XI1/net139=SRC VDD=BULK }}
    {INST XI2/MM19=p12 {TYPE MOS} {PROP n="adder_1bit/p12" Length=0.1 Width=0.5 }
	{PIN XI2/net148=DRN XI2/net153=GATE VDD=SRC VDD=BULK }}
    {INST XI1/MM19=p12 {TYPE MOS} {PROP n="adder_1bit/p12" Length=0.1 Width=0.5 }
	{PIN XI1/net148=DRN XI1/net153=GATE VDD=SRC VDD=BULK }}
    {INST XI2/MM29=n12 {TYPE MOS} {PROP n="adder_1bit/n12" Length=0.1 Width=0.25 }
	{PIN XI2/net155=DRN XI2/net153=GATE XI2/net152=SRC VSS=BULK }}
    {INST XI2/MM2=p12 {TYPE MOS} {PROP n="adder_1bit/p12" Length=0.1 Width=0.5 }
	{PIN S1=DRN XI2/net155=GATE VDD=SRC VDD=BULK }}
    {INST XI1/MM13=n12 {TYPE MOS} {PROP n="adder_1bit/n12" Length=0.1 Width=0.25 }
	{PIN XI1/net153=DRN A2=GATE XI1/net140=SRC VSS=BULK }}
    {INST XI1/MM15=n12 {TYPE MOS} {PROP n="adder_1bit/n12" Length=0.1 Width=0.25 }
	{PIN XI1/net153=DRN net38=GATE XI1/net144=SRC VSS=BULK }}
    {INST XI2/MM0=p12 {TYPE MOS} {PROP n="adder_1bit/p12" Length=0.1 Width=0.5 }
	{PIN net38=DRN XI2/net153=GATE VDD=SRC VDD=BULK }}
    {INST XI2/MM37=p12 {TYPE MOS} {PROP n="adder_1bit/p12" Length=0.1 Width=0.5 }
	{PIN XI2/net153=DRN B1=GATE XI2/net139=SRC VDD=BULK }}
    {INST XI1/MM3=n12 {TYPE MOS} {PROP n="adder_1bit/n12" Length=0.1 Width=0.25 }
	{PIN S2=DRN XI1/net155=GATE VSS=SRC VSS=BULK }}
    {INST XI1/MM35=p12 {TYPE MOS} {PROP n="adder_1bit/p12" Length=0.1 Width=0.5 }
	{PIN XI1/net138=DRN B2=GATE VDD=SRC VDD=BULK }}
    {INST XI2/MM23=p12 {TYPE MOS} {PROP n="adder_1bit/p12" Length=0.1 Width=0.5 }
	{PIN XI2/net155=DRN A1=GATE XI2/net148=SRC VDD=BULK }}
    {INST XI2/MM24=p12 {TYPE MOS} {PROP n="adder_1bit/p12" Length=0.1 Width=0.5 }
	{PIN XI2/net155=DRN B1=GATE XI2/net148=SRC VDD=BULK }}
    {INST XI1/MM2=p12 {TYPE MOS} {PROP n="adder_1bit/p12" Length=0.1 Width=0.5 }
	{PIN S2=DRN XI1/net155=GATE VDD=SRC VDD=BULK }}
    {INST XI1/MM28=n12 {TYPE MOS} {PROP n="adder_1bit/n12" Length=0.1 Width=0.25 }
	{PIN XI1/net150=DRN net38=GATE VSS=SRC VSS=BULK }}
    {INST XI2/MM30=n12 {TYPE MOS} {PROP n="adder_1bit/n12" Length=0.1 Width=0.25 }
	{PIN XI2/net152=DRN A1=GATE VSS=SRC VSS=BULK }}
    {INST XI2/MM31=n12 {TYPE MOS} {PROP n="adder_1bit/n12" Length=0.1 Width=0.25 }
	{PIN XI2/net152=DRN B1=GATE VSS=SRC VSS=BULK }}
    {INST XI1/MM30=n12 {TYPE MOS} {PROP n="adder_1bit/n12" Length=0.1 Width=0.25 }
	{PIN XI1/net152=DRN A2=GATE VSS=SRC VSS=BULK }}
    {INST XI1/MM21=p12 {TYPE MOS} {PROP n="adder_1bit/p12" Length=0.1 Width=0.5 }
	{PIN XI1/net146=DRN B2=GATE XI1/net145=SRC VDD=BULK }}
    {INST XI1/MM25=p12 {TYPE MOS} {PROP n="adder_1bit/p12" Length=0.1 Width=0.5 }
	{PIN XI1/net155=DRN net38=GATE XI1/net148=SRC VDD=BULK }}
    {INST XI1/MM14=n12 {TYPE MOS} {PROP n="adder_1bit/n12" Length=0.1 Width=0.25 }
	{PIN XI1/net140=DRN B2=GATE VSS=SRC VSS=BULK }}
    {INST XI2/MM20=p12 {TYPE MOS} {PROP n="adder_1bit/p12" Length=0.1 Width=0.5 }
	{PIN XI2/net145=DRN A1=GATE VDD=SRC VDD=BULK }}
    {INST XI1/MM36=p12 {TYPE MOS} {PROP n="adder_1bit/p12" Length=0.1 Width=0.5 }
	{PIN XI1/net139=DRN A2=GATE XI1/net138=SRC VDD=BULK }}
    {INST XI1/MM26=n12 {TYPE MOS} {PROP n="adder_1bit/n12" Length=0.1 Width=0.25 }
	{PIN XI1/net155=DRN A2=GATE XI1/net151=SRC VSS=BULK }}
    {INST XI1/MM16=n12 {TYPE MOS} {PROP n="adder_1bit/n12" Length=0.1 Width=0.25 }
	{PIN XI1/net144=DRN A2=GATE VSS=SRC VSS=BULK }}
    {INST XI1/MM31=n12 {TYPE MOS} {PROP n="adder_1bit/n12" Length=0.1 Width=0.25 }
	{PIN XI1/net152=DRN B2=GATE VSS=SRC VSS=BULK }}
    {INST XI2/MM14=n12 {TYPE MOS} {PROP n="adder_1bit/n12" Length=0.1 Width=0.25 }
	{PIN XI2/net140=DRN B1=GATE VSS=SRC VSS=BULK }}
    {INST XI2/MM16=n12 {TYPE MOS} {PROP n="adder_1bit/n12" Length=0.1 Width=0.25 }
	{PIN XI2/net144=DRN A1=GATE VSS=SRC VSS=BULK }}
    {INST XI2/MM17=n12 {TYPE MOS} {PROP n="adder_1bit/n12" Length=0.1 Width=0.25 }
	{PIN XI2/net144=DRN B1=GATE VSS=SRC VSS=BULK }}
    {INST XI1/MM23=p12 {TYPE MOS} {PROP n="adder_1bit/p12" Length=0.1 Width=0.5 }
	{PIN XI1/net155=DRN A2=GATE XI1/net148=SRC VDD=BULK }}
    {INST XI1/MM17=n12 {TYPE MOS} {PROP n="adder_1bit/n12" Length=0.1 Width=0.25 }
	{PIN XI1/net144=DRN B2=GATE VSS=SRC VSS=BULK }}
    {INST XI1/MM22=p12 {TYPE MOS} {PROP n="adder_1bit/p12" Length=0.1 Width=0.5 }
	{PIN XI1/net148=DRN net38=GATE XI1/net146=SRC VDD=BULK }}
    {INST XI1/MM27=n12 {TYPE MOS} {PROP n="adder_1bit/n12" Length=0.1 Width=0.25 }
	{PIN XI1/net151=DRN B2=GATE XI1/net150=SRC VSS=BULK }}
    {INST XI1/MM32=n12 {TYPE MOS} {PROP n="adder_1bit/n12" Length=0.1 Width=0.25 }
	{PIN XI1/net152=DRN net38=GATE VSS=SRC VSS=BULK }}
    {INST XI1/MM34=p12 {TYPE MOS} {PROP n="adder_1bit/p12" Length=0.1 Width=0.5 }
	{PIN XI1/net138=DRN A2=GATE VDD=SRC VDD=BULK }}
    {INST XI1/MM24=p12 {TYPE MOS} {PROP n="adder_1bit/p12" Length=0.1 Width=0.5 }
	{PIN XI1/net155=DRN B2=GATE XI1/net148=SRC VDD=BULK }}
    {INST XI1/MM20=p12 {TYPE MOS} {PROP n="adder_1bit/p12" Length=0.1 Width=0.5 }
	{PIN XI1/net145=DRN A2=GATE VDD=SRC VDD=BULK }}
    {INST XI2/MM34=p12 {TYPE MOS} {PROP n="adder_1bit/p12" Length=0.1 Width=0.5 }
	{PIN XI2/net138=DRN A1=GATE VDD=SRC VDD=BULK }}
    {INST XI2/MM35=p12 {TYPE MOS} {PROP n="adder_1bit/p12" Length=0.1 Width=0.5 }
	{PIN XI2/net138=DRN B1=GATE VDD=SRC VDD=BULK }}
}
}
