

================================================================
== Vitis HLS Report for 'Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP'
================================================================
* Date:           Fri Apr  4 16:48:04 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        Crypto
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7vx485t-ffg1761-3


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.00 ns|  3.765 ns|     1.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+-----------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  |                    Pipeline                   |
    |   min   |   max   |    min    |    max    |  min |  max |                      Type                     |
    +---------+---------+-----------+-----------+------+------+-----------------------------------------------+
    |     4100|     4100|  24.600 us|  24.600 us|  4097|  4097|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+------+------+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                         |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                Loop Name                |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP  |     4098|     4098|         4|          1|          1|  4096|       yes|
        +-----------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     121|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|      29|      33|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|     357|      63|    -|
|Register         |        -|     -|      50|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     436|     217|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     2060|  2800|  607200|  303600|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------+-----------------------+---------+----+----+----+-----+
    |           Instance          |         Module        | BRAM_18K| DSP| FF | LUT| URAM|
    +-----------------------------+-----------------------+---------+----+----+----+-----+
    |sparsemux_17_3_32_1_1_U2368  |sparsemux_17_3_32_1_1  |        0|   0|  29|  33|    0|
    +-----------------------------+-----------------------+---------+----+----+----+-----+
    |Total                        |                       |        0|   0|  29|  33|    0|
    +-----------------------------+-----------------------+---------+----+----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln96_2_fu_271_p2       |         +|   0|  0|  20|          13|           1|
    |add_ln96_fu_288_p2         |         +|   0|  0|  14|           7|           1|
    |add_ln98_2_fu_349_p2       |         +|   0|  0|  17|          10|          10|
    |add_ln98_fu_330_p2         |         +|   0|  0|  14|           7|           1|
    |ap_block_pp0_stage0_01001  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln96_fu_265_p2        |      icmp|   0|  0|  21|          13|          14|
    |icmp_ln98_fu_294_p2        |      icmp|   0|  0|  15|           7|           8|
    |select_ln96_1_fu_308_p3    |    select|   0|  0|   7|           1|           7|
    |select_ln96_fu_300_p3      |    select|   0|  0|   7|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 121|          62|          47|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |DataOutStream_TDATA_blk_n              |   9|          2|    1|          2|
    |ap_done_int                            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten6_load  |   9|          2|   13|         26|
    |indvar_flatten6_fu_114                 |   9|          2|   13|         26|
    |j_fu_110                               |   9|          2|    7|         14|
    |k_fu_106                               |   9|          2|    7|         14|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  |  63|         14|   43|         86|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                           |   1|   0|    1|          0|
    |ap_done_reg                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3             |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg    |   1|   0|    1|          0|
    |indvar_flatten6_fu_114              |  13|   0|   13|          0|
    |j_fu_110                            |   7|   0|    7|          0|
    |k_fu_106                            |   7|   0|    7|          0|
    |select_ln96_1_reg_443               |   7|   0|    7|          0|
    |trunc_ln98_2_reg_453                |   3|   0|    3|          0|
    |trunc_ln98_2_reg_453_pp0_iter2_reg  |   3|   0|    3|          0|
    |trunc_ln98_reg_448                  |   3|   0|    3|          0|
    +------------------------------------+----+----+-----+-----------+
    |Total                               |  50|   0|   50|          0|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------------------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |                      Source Object                     |    C Type    |
+----------------------+-----+-----+------------+--------------------------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP|  return value|
|DataOutStream_TREADY  |   in|    1|        axis|                                  DataOutStream_V_data_V|       pointer|
|DataOutStream_TDATA   |  out|   32|        axis|                                  DataOutStream_V_data_V|       pointer|
|mul_ln99              |   in|   10|     ap_none|                                                mul_ln99|        scalar|
|DataRAM_address0      |  out|   13|   ap_memory|                                                 DataRAM|         array|
|DataRAM_ce0           |  out|    1|   ap_memory|                                                 DataRAM|         array|
|DataRAM_q0            |   in|   32|   ap_memory|                                                 DataRAM|         array|
|DataRAM_1_address0    |  out|   13|   ap_memory|                                               DataRAM_1|         array|
|DataRAM_1_ce0         |  out|    1|   ap_memory|                                               DataRAM_1|         array|
|DataRAM_1_q0          |   in|   32|   ap_memory|                                               DataRAM_1|         array|
|DataRAM_2_address0    |  out|   13|   ap_memory|                                               DataRAM_2|         array|
|DataRAM_2_ce0         |  out|    1|   ap_memory|                                               DataRAM_2|         array|
|DataRAM_2_q0          |   in|   32|   ap_memory|                                               DataRAM_2|         array|
|DataRAM_3_address0    |  out|   13|   ap_memory|                                               DataRAM_3|         array|
|DataRAM_3_ce0         |  out|    1|   ap_memory|                                               DataRAM_3|         array|
|DataRAM_3_q0          |   in|   32|   ap_memory|                                               DataRAM_3|         array|
|DataRAM_4_address0    |  out|   13|   ap_memory|                                               DataRAM_4|         array|
|DataRAM_4_ce0         |  out|    1|   ap_memory|                                               DataRAM_4|         array|
|DataRAM_4_q0          |   in|   32|   ap_memory|                                               DataRAM_4|         array|
|DataRAM_5_address0    |  out|   13|   ap_memory|                                               DataRAM_5|         array|
|DataRAM_5_ce0         |  out|    1|   ap_memory|                                               DataRAM_5|         array|
|DataRAM_5_q0          |   in|   32|   ap_memory|                                               DataRAM_5|         array|
|DataRAM_6_address0    |  out|   13|   ap_memory|                                               DataRAM_6|         array|
|DataRAM_6_ce0         |  out|    1|   ap_memory|                                               DataRAM_6|         array|
|DataRAM_6_q0          |   in|   32|   ap_memory|                                               DataRAM_6|         array|
|DataRAM_7_address0    |  out|   13|   ap_memory|                                               DataRAM_7|         array|
|DataRAM_7_ce0         |  out|    1|   ap_memory|                                               DataRAM_7|         array|
|DataRAM_7_q0          |   in|   32|   ap_memory|                                               DataRAM_7|         array|
|DataOutStream_TVALID  |  out|    1|        axis|                                  DataOutStream_V_last_V|       pointer|
|DataOutStream_TLAST   |  out|    1|        axis|                                  DataOutStream_V_last_V|       pointer|
|DataOutStream_TKEEP   |  out|    4|        axis|                                  DataOutStream_V_keep_V|       pointer|
|DataOutStream_TSTRB   |  out|    4|        axis|                                  DataOutStream_V_strb_V|       pointer|
+----------------------+-----+-----+------------+--------------------------------------------------------+--------------+

