#-----------------------------------------------------------
# Vivado v2014.2 (64-bit)
# SW Build 932637 on Wed Jun 11 13:12:34 MDT 2014
# IP Build 924643 on Fri May 30 09:20:16 MDT 2014
# Start of session at: Thu Nov 13 15:08:54 2014
# Process ID: 98974
# Log file: /scratch/skarandikar/test_ps_sfp/vivado.log
# Journal file: /scratch/skarandikar/test_ps_sfp/vivado.jou
#-----------------------------------------------------------
start_gui
create_project project_1 . -part xc7z045ffg900-2
set_property board_part xilinx.com:zc706:part0:1.0 [current_project]
create_bd_design "design_1"
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.4 processing_system7_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
startgroup
set_property -dict [list CONFIG.PCW_IMPORT_BOARD_PRESET {/scratch/skarandikar/ps7_system_prj.xml}] [get_bd_cells processing_system7_0]
endgroup
startgroup
set_property -dict [list CONFIG.PCW_USE_M_AXI_GP0 {0} CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {0} CONFIG.PCW_QSPI_GRP_IO1_ENABLE {0}] [get_bd_cells processing_system7_0]
endgroup
startgroup
create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gmii_rtl:1.0 GMII_ETHERNET_1
connect_bd_intf_net [get_bd_intf_pins processing_system7_0/GMII_ETHERNET_1] [get_bd_intf_ports GMII_ETHERNET_1]
endgroup
startgroup
create_bd_intf_port -mode Master -vlnv xilinx.com:interface:mdio_rtl:1.0 MDIO_ETHERNET_1
connect_bd_intf_net [get_bd_intf_pins processing_system7_0/MDIO_ETHERNET_1] [get_bd_intf_ports MDIO_ETHERNET_1]
endgroup
startgroup
create_bd_intf_port -mode Master -vlnv xilinx.com:interface:ptp_rtl:1.0 PTP_ETHERNET_1
connect_bd_intf_net [get_bd_intf_pins processing_system7_0/PTP_ETHERNET_1] [get_bd_intf_ports PTP_ETHERNET_1]
endgroup
startgroup
create_bd_port -dir O -type clk FCLK_CLK0
connect_bd_net [get_bd_pins /processing_system7_0/FCLK_CLK0] [get_bd_ports FCLK_CLK0]
endgroup
startgroup
create_bd_port -dir O -type rst FCLK_RESET0_N
connect_bd_net [get_bd_pins /processing_system7_0/FCLK_RESET0_N] [get_bd_ports FCLK_RESET0_N]
endgroup
startgroup
create_bd_port -dir I -type intr ENET1_EXT_INTIN
connect_bd_net [get_bd_pins /processing_system7_0/ENET1_EXT_INTIN] [get_bd_ports ENET1_EXT_INTIN]
endgroup
make_wrapper -files [get_files /scratch/skarandikar/test_ps_sfp/project_1.srcs/sources_1/bd/design_1/design_1.bd] -top
import_files -force -norecurse /scratch/skarandikar/test_ps_sfp/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
create_ip -name gig_ethernet_pcs_pma -vendor xilinx.com -library ip -module_name gig_ethernet_pcs_pma_0
set_property -dict [list CONFIG.USE_BOARD_FLOW {true} CONFIG.ETHERNET_BOARD_INTERFACE {sfp} CONFIG.DIFFCLK_BOARD_INTERFACE {jit_att_mgt_clk} CONFIG.SupportLevel {Include_Shared_Logic_in_Core} CONFIG.C_PHYADDR {6}] [get_ips gig_ethernet_pcs_pma_0]
generate_target {instantiation_template} [get_files /scratch/skarandikar/test_ps_sfp/project_1.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/gig_ethernet_pcs_pma_0.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  /scratch/skarandikar/test_ps_sfp/project_1.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/gig_ethernet_pcs_pma_0.xci]
create_ip_run [get_files -of_objects [get_fileset sources_1] /scratch/skarandikar/test_ps_sfp/project_1.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/gig_ethernet_pcs_pma_0.xci]
launch_run  gig_ethernet_pcs_pma_0_synth_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
close [ open /scratch/skarandikar/test_ps_sfp/project_1.srcs/constrs_1/new/base.xdc w ]
add_files -fileset constrs_1 /scratch/skarandikar/test_ps_sfp/project_1.srcs/constrs_1/new/base.xdc
open_project /scratch/skarandikar/sampleFINAL/tri_mode_ethernet_mac_0_example/tri_mode_ethernet_mac_0_example.xpr
current_project project_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
open_run impl_1
file mkdir /scratch/skarandikar/test_ps_sfp/project_1.sdk
file copy -force /scratch/skarandikar/test_ps_sfp/project_1.runs/impl_1/design_1_wrapper.sysdef /scratch/skarandikar/test_ps_sfp/project_1.sdk/design_1_wrapper.hdf

launch_sdk -workspace /scratch/skarandikar/test_ps_sfp/project_1.sdk -hwspec /scratch/skarandikar/test_ps_sfp/project_1.sdk/design_1_wrapper.hdf
launch_sdk -workspace /scratch/skarandikar/test_ps_sfp/project_1.sdk -hwspec /scratch/skarandikar/test_ps_sfp/project_1.sdk/design_1_wrapper.hdf
open_bd_design {/scratch/skarandikar/test_ps_sfp/project_1.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {/scratch/skarandikar/test_ps_sfp/project_1.srcs/sources_1/bd/design_1/design_1.bd}
create_ip -name ila -vendor xilinx.com -library ip -module_name ila_0
set_property -dict [list CONFIG.C_PROBE2_WIDTH {8} CONFIG.C_PROBE1_WIDTH {8} CONFIG.C_PROBE0_WIDTH {16} CONFIG.C_DATA_DEPTH {131072} CONFIG.C_NUM_OF_PROBES {20}] [get_ips ila_0]
generate_target {instantiation_template} [get_files /scratch/skarandikar/test_ps_sfp/project_1.srcs/sources_1/ip/ila_0/ila_0.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  /scratch/skarandikar/test_ps_sfp/project_1.srcs/sources_1/ip/ila_0/ila_0.xci]
create_ip_run [get_files -of_objects [get_fileset sources_1] /scratch/skarandikar/test_ps_sfp/project_1.srcs/sources_1/ip/ila_0/ila_0.xci]
launch_run  ila_0_synth_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
reset_run impl_1 -noclean_dir 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
refresh_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
refresh_design
file copy -force /scratch/skarandikar/test_ps_sfp/project_1.runs/impl_1/design_1_wrapper.sysdef /scratch/skarandikar/test_ps_sfp/project_1.sdk/design_1_wrapper.hdf

launch_sdk -workspace /scratch/skarandikar/test_ps_sfp/project_1.sdk -hwspec /scratch/skarandikar/test_ps_sfp/project_1.sdk/design_1_wrapper.hdf
open_bd_design {/scratch/skarandikar/test_ps_sfp/project_1.srcs/sources_1/bd/design_1/design_1.bd}
launch_sdk -workspace /scratch/skarandikar/test_ps_sfp/project_1.sdk -hwspec /scratch/skarandikar/test_ps_sfp/project_1.sdk/design_1_wrapper.hdf
launch_sdk -workspace /scratch/skarandikar/test_ps_sfp/project_1.sdk -hwspec /scratch/skarandikar/test_ps_sfp/project_1.sdk/design_1_wrapper.hdf
close_project
