# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../../桌面资料/MipsPCPU-main/Project/Static_Pipeline_CPU.srcs/sources_1/new/adder.v"
verilog xil_defaultlib  "../../../../桌面资料/MipsPCPU-main/Project/Static_Pipeline_CPU.srcs/sources_1/new/luislt.v"
verilog xil_defaultlib  "../../../../桌面资料/MipsPCPU-main/Project/Static_Pipeline_CPU.srcs/sources_1/new/Pipe_ID_EXE.v"
verilog xil_defaultlib  "../../../../桌面资料/MipsPCPU-main/Project/Static_Pipeline_CPU.srcs/sources_1/new/dmem.v"
verilog xil_defaultlib  "../../../../桌面资料/MipsPCPU-main/Project/Static_Pipeline_CPU.srcs/sources_1/new/pc.v"
verilog xil_defaultlib  "../../../../桌面资料/MipsPCPU-main/Project/Static_Pipeline_CPU.srcs/sources_1/new/Pipe_MEM_WB.v"
verilog xil_defaultlib  "../../../../桌面资料/MipsPCPU-main/Project/Static_Pipeline_CPU.srcs/sources_1/new/control.v"
verilog xil_defaultlib  "../../../../桌面资料/MipsPCPU-main/Project/Static_Pipeline_CPU.srcs/sources_1/new/Pipe_EXE_MEM.v"
verilog xil_defaultlib  "../../../../桌面资料/MipsPCPU-main/Project/Static_Pipeline_CPU.srcs/sources_1/new/conflict.v"
verilog xil_defaultlib  "../../../../桌面资料/MipsPCPU-main/Project/Static_Pipeline_CPU.srcs/sources_1/new/Pipe_IF_ID.v"
verilog xil_defaultlib  "../../../../桌面资料/MipsPCPU-main/Project/Static_Pipeline_CPU.srcs/sources_1/new/alu.v"
verilog xil_defaultlib  "../../../../桌面资料/MipsPCPU-main/Project/Static_Pipeline_CPU.srcs/sources_1/new/seg7x16.v"
verilog xil_defaultlib  "../../../../桌面资料/MipsPCPU-main/Project/Static_Pipeline_CPU.srcs/sources_1/new/divider.v"
verilog xil_defaultlib  "../../../../桌面资料/MipsPCPU-main/Project/Static_Pipeline_CPU.srcs/sources_1/new/pcpu_onboard.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
