# RISC-V CPU
- This is a 32 - bit Version and have 5 stages  of pipeline.
- Only integer operations are supported in this version.

# Design

Design base on this architecture
![.](./architecture.png)