onerror {resume}
quietly WaveActivateNextPane {} 0
add wave -noupdate /a_pipelined_mips_tb/pipelined_mips_pu/dp/reset
add wave -noupdate /a_pipelined_mips_tb/pipelined_mips_pu/dp/clk
add wave -noupdate -group HAZARD /a_pipelined_mips_tb/pipelined_mips_pu/dp/hazard_detector/stall_f
add wave -noupdate -group HAZARD /a_pipelined_mips_tb/pipelined_mips_pu/dp/hazard_detector/stall_d
add wave -noupdate -group HAZARD /a_pipelined_mips_tb/pipelined_mips_pu/dp/hazard_detector/stall_e
add wave -noupdate -group HAZARD /a_pipelined_mips_tb/pipelined_mips_pu/dp/hazard_detector/stall_m
add wave -noupdate -group HAZARD /a_pipelined_mips_tb/pipelined_mips_pu/dp/hazard_detector/flush_d
add wave -noupdate -group HAZARD /a_pipelined_mips_tb/pipelined_mips_pu/dp/hazard_detector/flush_e
add wave -noupdate -group HAZARD /a_pipelined_mips_tb/pipelined_mips_pu/dp/hazard_detector/flush_w
add wave -noupdate -group HAZARD /a_pipelined_mips_tb/pipelined_mips_pu/dp/hazard_detector/rs_d
add wave -noupdate -group HAZARD /a_pipelined_mips_tb/pipelined_mips_pu/dp/hazard_detector/rt_d
add wave -noupdate -group HAZARD /a_pipelined_mips_tb/pipelined_mips_pu/dp/hazard_detector/rt_e
add wave -noupdate -group HAZARD /a_pipelined_mips_tb/pipelined_mips_pu/dp/hazard_detector/writereg_e
add wave -noupdate -group HAZARD /a_pipelined_mips_tb/pipelined_mips_pu/dp/hazard_detector/writereg_m
add wave -noupdate -group HAZARD /a_pipelined_mips_tb/pipelined_mips_pu/dp/hazard_detector/regwrite_e
add wave -noupdate -group HAZARD /a_pipelined_mips_tb/pipelined_mips_pu/dp/hazard_detector/branch_d
add wave -noupdate -group HAZARD /a_pipelined_mips_tb/pipelined_mips_pu/dp/hazard_detector/jump_d
add wave -noupdate -group HAZARD /a_pipelined_mips_tb/pipelined_mips_pu/dp/hazard_detector/memread_d
add wave -noupdate -group HAZARD /a_pipelined_mips_tb/pipelined_mips_pu/dp/hazard_detector/memwrite_d
add wave -noupdate -group HAZARD /a_pipelined_mips_tb/pipelined_mips_pu/dp/hazard_detector/memtoreg_e
add wave -noupdate -group HAZARD /a_pipelined_mips_tb/pipelined_mips_pu/dp/hazard_detector/memread_e
add wave -noupdate -group HAZARD /a_pipelined_mips_tb/pipelined_mips_pu/dp/hazard_detector/memwrite_e
add wave -noupdate -group HAZARD /a_pipelined_mips_tb/pipelined_mips_pu/dp/hazard_detector/memtoreg_m
add wave -noupdate -group HAZARD /a_pipelined_mips_tb/pipelined_mips_pu/dp/hazard_detector/memread_m
add wave -noupdate -group HAZARD /a_pipelined_mips_tb/pipelined_mips_pu/dp/hazard_detector/memwrite_m
add wave -noupdate -group HAZARD /a_pipelined_mips_tb/pipelined_mips_pu/dp/hazard_detector/memready_m
add wave -noupdate -group HAZARD /a_pipelined_mips_tb/pipelined_mips_pu/dp/hazard_detector/jump_flush
add wave -noupdate -group HAZARD /a_pipelined_mips_tb/pipelined_mips_pu/dp/hazard_detector/branch_not_taken
add wave -noupdate -group HAZARD /a_pipelined_mips_tb/pipelined_mips_pu/dp/hazard_detector/flush_no_stall
add wave -noupdate -group HAZARD /a_pipelined_mips_tb/pipelined_mips_pu/dp/hazard_detector/branch_haz_e
add wave -noupdate -group HAZARD /a_pipelined_mips_tb/pipelined_mips_pu/dp/hazard_detector/branch_haz_m
add wave -noupdate -group HAZARD /a_pipelined_mips_tb/pipelined_mips_pu/dp/hazard_detector/lw_use_haz
add wave -noupdate -group HAZARD /a_pipelined_mips_tb/pipelined_mips_pu/dp/hazard_detector/lw_stall
add wave -noupdate -group HAZARD /a_pipelined_mips_tb/pipelined_mips_pu/dp/hazard_detector/branch_stall
add wave -noupdate -group HAZARD /a_pipelined_mips_tb/pipelined_mips_pu/dp/hazard_detector/data_stall
add wave -noupdate -group HAZARD /a_pipelined_mips_tb/pipelined_mips_pu/dp/hazard_detector/mem_stall
add wave -noupdate -group FORWARD /a_pipelined_mips_tb/pipelined_mips_pu/dp/data_forward/rs_d
add wave -noupdate -group FORWARD /a_pipelined_mips_tb/pipelined_mips_pu/dp/data_forward/rt_d
add wave -noupdate -group FORWARD /a_pipelined_mips_tb/pipelined_mips_pu/dp/data_forward/rs_e
add wave -noupdate -group FORWARD /a_pipelined_mips_tb/pipelined_mips_pu/dp/data_forward/rt_e
add wave -noupdate -group FORWARD /a_pipelined_mips_tb/pipelined_mips_pu/dp/data_forward/writereg_m
add wave -noupdate -group FORWARD /a_pipelined_mips_tb/pipelined_mips_pu/dp/data_forward/writereg_w
add wave -noupdate -group FORWARD /a_pipelined_mips_tb/pipelined_mips_pu/dp/data_forward/regwrite_m
add wave -noupdate -group FORWARD /a_pipelined_mips_tb/pipelined_mips_pu/dp/data_forward/regwrite_w
add wave -noupdate -group FORWARD /a_pipelined_mips_tb/pipelined_mips_pu/dp/data_forward/forwardA_d
add wave -noupdate -group FORWARD /a_pipelined_mips_tb/pipelined_mips_pu/dp/data_forward/forwardB_d
add wave -noupdate -group FORWARD /a_pipelined_mips_tb/pipelined_mips_pu/dp/data_forward/forwardA_e
add wave -noupdate -group FORWARD /a_pipelined_mips_tb/pipelined_mips_pu/dp/data_forward/forwardB_e
add wave -noupdate -expand -group PIPELINE -radix unsigned /a_pipelined_mips_tb/pipelined_mips_pu/dp/pc_f
add wave -noupdate -expand -group PIPELINE /a_pipelined_mips_tb/pipelined_mips_pu/dp/instr_d
add wave -noupdate -expand -group PIPELINE -radix decimal /a_pipelined_mips_tb/pipelined_mips_pu/dp/aluout_e
add wave -noupdate -expand -group PIPELINE -radix decimal /a_pipelined_mips_tb/pipelined_mips_pu/dp/readdata_m
add wave -noupdate -expand -group PIPELINE -radix decimal /a_pipelined_mips_tb/pipelined_mips_pu/dp/result_w
add wave -noupdate -group REGISTER_FILE /a_pipelined_mips_tb/pipelined_mips_pu/dp/rf_ID/rf
add wave -noupdate -group REGISTER_FILE /a_pipelined_mips_tb/pipelined_mips_pu/dp/rf_ID/wr_en
add wave -noupdate -group REGISTER_FILE -radix unsigned /a_pipelined_mips_tb/pipelined_mips_pu/dp/rf_ID/rd_reg_addr1
add wave -noupdate -group REGISTER_FILE -radix unsigned /a_pipelined_mips_tb/pipelined_mips_pu/dp/rf_ID/rd_reg_addr2
add wave -noupdate -group REGISTER_FILE -radix unsigned /a_pipelined_mips_tb/pipelined_mips_pu/dp/rf_ID/wr_reg_addr
add wave -noupdate -group REGISTER_FILE -radix decimal /a_pipelined_mips_tb/pipelined_mips_pu/dp/rf_ID/wr_data
add wave -noupdate -group REGISTER_FILE -radix decimal /a_pipelined_mips_tb/pipelined_mips_pu/dp/rf_ID/rd_data1
add wave -noupdate -group REGISTER_FILE -radix decimal /a_pipelined_mips_tb/pipelined_mips_pu/dp/rf_ID/rd_data2
add wave -noupdate -group DATA_MEMORY -radix decimal -childformat {{{/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[0]} -radix decimal} {{/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[1]} -radix decimal} {{/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[2]} -radix decimal} {{/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[3]} -radix decimal} {{/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[4]} -radix decimal} {{/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[5]} -radix decimal} {{/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[6]} -radix decimal} {{/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[7]} -radix decimal} {{/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[8]} -radix decimal} {{/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[9]} -radix decimal} {{/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[10]} -radix decimal} {{/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[11]} -radix decimal} {{/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[12]} -radix decimal} {{/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[13]} -radix decimal} {{/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[14]} -radix decimal} {{/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[15]} -radix decimal} {{/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[16]} -radix decimal} {{/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[17]} -radix decimal} {{/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[18]} -radix decimal} {{/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[19]} -radix decimal} {{/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[20]} -radix decimal} {{/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[21]} -radix decimal} {{/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[22]} -radix decimal} {{/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[23]} -radix decimal} {{/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[24]} -radix decimal} {{/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[25]} -radix decimal} {{/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[26]} -radix decimal} {{/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[27]} -radix decimal} {{/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[28]} -radix decimal} {{/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[29]} -radix decimal} {{/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[30]} -radix decimal} {{/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[31]} -radix decimal} {{/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[32]} -radix decimal} {{/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[33]} -radix decimal} {{/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[34]} -radix decimal} {{/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[35]} -radix decimal} {{/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[36]} -radix decimal} {{/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[37]} -radix decimal} {{/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[38]} -radix decimal} {{/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[39]} -radix decimal} {{/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[40]} -radix decimal} {{/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[41]} -radix decimal} {{/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[42]} -radix decimal} {{/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[43]} -radix decimal} {{/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[44]} -radix decimal} {{/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[45]} -radix decimal} {{/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[46]} -radix decimal} {{/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[47]} -radix decimal} {{/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[48]} -radix decimal} {{/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[49]} -radix decimal} {{/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[50]} -radix decimal} {{/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[51]} -radix decimal} {{/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[52]} -radix decimal} {{/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[53]} -radix decimal} {{/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[54]} -radix decimal} {{/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[55]} -radix decimal} {{/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[56]} -radix decimal} {{/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[57]} -radix decimal} {{/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[58]} -radix decimal} {{/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[59]} -radix decimal} {{/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[60]} -radix decimal} {{/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[61]} -radix decimal} {{/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[62]} -radix decimal} {{/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[63]} -radix decimal} {{/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[64]} -radix decimal} {{/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[65]} -radix decimal} {{/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[66]} -radix decimal} {{/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[67]} -radix decimal} {{/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[68]} -radix decimal} {{/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[69]} -radix decimal} {{/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[70]} -radix decimal} {{/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[71]} -radix decimal} {{/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[72]} -radix decimal} {{/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[73]} -radix decimal} {{/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[74]} -radix decimal} {{/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[75]} -radix decimal} {{/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[76]} -radix decimal} {{/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[77]} -radix decimal} {{/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[78]} -radix decimal} {{/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[79]} -radix decimal} {{/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[80]} -radix decimal} {{/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[81]} -radix decimal} {{/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[82]} -radix decimal} {{/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[83]} -radix decimal} {{/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[84]} -radix decimal} {{/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[85]} -radix decimal} {{/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[86]} -radix decimal} {{/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[87]} -radix decimal} {{/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[88]} -radix decimal} {{/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[89]} -radix decimal} {{/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[90]} -radix decimal} {{/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[91]} -radix decimal} {{/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[92]} -radix decimal} {{/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[93]} -radix decimal} {{/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[94]} -radix decimal} {{/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[95]} -radix decimal} {{/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[96]} -radix decimal} {{/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[97]} -radix decimal} {{/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[98]} -radix decimal} {{/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[99]} -radix decimal} {{/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[100]} -radix decimal} {{/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[101]} -radix decimal} {{/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[102]} -radix decimal} {{/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[103]} -radix decimal} {{/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[104]} -radix decimal} {{/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[105]} -radix decimal} {{/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[106]} -radix decimal} {{/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[107]} -radix decimal} {{/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[108]} -radix decimal} {{/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[109]} -radix decimal} {{/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[110]} -radix decimal} {{/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[111]} -radix decimal} {{/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[112]} -radix decimal} {{/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[113]} -radix decimal} {{/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[114]} -radix decimal} {{/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[115]} -radix decimal} {{/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[116]} -radix decimal} {{/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[117]} -radix decimal} {{/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[118]} -radix decimal} {{/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[119]} -radix decimal} {{/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[120]} -radix decimal} {{/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[121]} -radix decimal} {{/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[122]} -radix decimal} {{/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[123]} -radix decimal} {{/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[124]} -radix decimal} {{/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[125]} -radix decimal} {{/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[126]} -radix decimal} {{/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[127]} -radix decimal}} -subitemconfig {{/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[0]} {-height 16 -radix decimal} {/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[1]} {-height 16 -radix decimal} {/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[2]} {-height 16 -radix decimal} {/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[3]} {-height 16 -radix decimal} {/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[4]} {-height 16 -radix decimal} {/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[5]} {-height 16 -radix decimal} {/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[6]} {-height 16 -radix decimal} {/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[7]} {-height 16 -radix decimal} {/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[8]} {-height 16 -radix decimal} {/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[9]} {-height 16 -radix decimal} {/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[10]} {-height 16 -radix decimal} {/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[11]} {-height 16 -radix decimal} {/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[12]} {-height 16 -radix decimal} {/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[13]} {-height 16 -radix decimal} {/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[14]} {-height 16 -radix decimal} {/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[15]} {-height 16 -radix decimal} {/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[16]} {-height 16 -radix decimal} {/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[17]} {-height 16 -radix decimal} {/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[18]} {-height 16 -radix decimal} {/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[19]} {-height 16 -radix decimal} {/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[20]} {-height 16 -radix decimal} {/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[21]} {-height 16 -radix decimal} {/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[22]} {-height 16 -radix decimal} {/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[23]} {-height 16 -radix decimal} {/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[24]} {-height 16 -radix decimal} {/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[25]} {-height 16 -radix decimal} {/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[26]} {-height 16 -radix decimal} {/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[27]} {-height 16 -radix decimal} {/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[28]} {-height 16 -radix decimal} {/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[29]} {-height 16 -radix decimal} {/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[30]} {-height 16 -radix decimal} {/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[31]} {-height 16 -radix decimal} {/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[32]} {-height 16 -radix decimal} {/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[33]} {-height 16 -radix decimal} {/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[34]} {-height 16 -radix decimal} {/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[35]} {-height 16 -radix decimal} {/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[36]} {-height 16 -radix decimal} {/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[37]} {-height 16 -radix decimal} {/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[38]} {-height 16 -radix decimal} {/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[39]} {-height 16 -radix decimal} {/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[40]} {-height 16 -radix decimal} {/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[41]} {-height 16 -radix decimal} {/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[42]} {-height 16 -radix decimal} {/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[43]} {-height 16 -radix decimal} {/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[44]} {-height 16 -radix decimal} {/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[45]} {-height 16 -radix decimal} {/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[46]} {-height 16 -radix decimal} {/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[47]} {-height 16 -radix decimal} {/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[48]} {-height 16 -radix decimal} {/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[49]} {-height 16 -radix decimal} {/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[50]} {-height 16 -radix decimal} {/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[51]} {-height 16 -radix decimal} {/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[52]} {-height 16 -radix decimal} {/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[53]} {-height 16 -radix decimal} {/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[54]} {-height 16 -radix decimal} {/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[55]} {-height 16 -radix decimal} {/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[56]} {-height 16 -radix decimal} {/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[57]} {-height 16 -radix decimal} {/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[58]} {-height 16 -radix decimal} {/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[59]} {-height 16 -radix decimal} {/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[60]} {-height 16 -radix decimal} {/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[61]} {-height 16 -radix decimal} {/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[62]} {-height 16 -radix decimal} {/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[63]} {-height 16 -radix decimal} {/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[64]} {-height 16 -radix decimal} {/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[65]} {-height 16 -radix decimal} {/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[66]} {-height 16 -radix decimal} {/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[67]} {-height 16 -radix decimal} {/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[68]} {-height 16 -radix decimal} {/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[69]} {-height 16 -radix decimal} {/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[70]} {-height 16 -radix decimal} {/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[71]} {-height 16 -radix decimal} {/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[72]} {-height 16 -radix decimal} {/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[73]} {-height 16 -radix decimal} {/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[74]} {-height 16 -radix decimal} {/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[75]} {-height 16 -radix decimal} {/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[76]} {-height 16 -radix decimal} {/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[77]} {-height 16 -radix decimal} {/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[78]} {-height 16 -radix decimal} {/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[79]} {-height 16 -radix decimal} {/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[80]} {-height 16 -radix decimal} {/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[81]} {-height 16 -radix decimal} {/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[82]} {-height 16 -radix decimal} {/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[83]} {-height 16 -radix decimal} {/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[84]} {-height 16 -radix decimal} {/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[85]} {-height 16 -radix decimal} {/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[86]} {-height 16 -radix decimal} {/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[87]} {-height 16 -radix decimal} {/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[88]} {-height 16 -radix decimal} {/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[89]} {-height 16 -radix decimal} {/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[90]} {-height 16 -radix decimal} {/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[91]} {-height 16 -radix decimal} {/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[92]} {-height 16 -radix decimal} {/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[93]} {-height 16 -radix decimal} {/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[94]} {-height 16 -radix decimal} {/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[95]} {-height 16 -radix decimal} {/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[96]} {-height 16 -radix decimal} {/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[97]} {-height 16 -radix decimal} {/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[98]} {-height 16 -radix decimal} {/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[99]} {-height 16 -radix decimal} {/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[100]} {-height 16 -radix decimal} {/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[101]} {-height 16 -radix decimal} {/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[102]} {-height 16 -radix decimal} {/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[103]} {-height 16 -radix decimal} {/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[104]} {-height 16 -radix decimal} {/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[105]} {-height 16 -radix decimal} {/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[106]} {-height 16 -radix decimal} {/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[107]} {-height 16 -radix decimal} {/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[108]} {-height 16 -radix decimal} {/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[109]} {-height 16 -radix decimal} {/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[110]} {-height 16 -radix decimal} {/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[111]} {-height 16 -radix decimal} {/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[112]} {-height 16 -radix decimal} {/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[113]} {-height 16 -radix decimal} {/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[114]} {-height 16 -radix decimal} {/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[115]} {-height 16 -radix decimal} {/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[116]} {-height 16 -radix decimal} {/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[117]} {-height 16 -radix decimal} {/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[118]} {-height 16 -radix decimal} {/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[119]} {-height 16 -radix decimal} {/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[120]} {-height 16 -radix decimal} {/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[121]} {-height 16 -radix decimal} {/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[122]} {-height 16 -radix decimal} {/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[123]} {-height 16 -radix decimal} {/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[124]} {-height 16 -radix decimal} {/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[125]} {-height 16 -radix decimal} {/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[126]} {-height 16 -radix decimal} {/a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM[127]} {-height 16 -radix decimal}} /a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/RAM
add wave -noupdate -group DATA_MEMORY /a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/wr_en
add wave -noupdate -group DATA_MEMORY /a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/rd_en
add wave -noupdate -group DATA_MEMORY /a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/addr
add wave -noupdate -group DATA_MEMORY -radix decimal /a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/wr_data
add wave -noupdate -group DATA_MEMORY -radix decimal /a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/rd_data
add wave -noupdate -group DATA_MEMORY /a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/ready
add wave -noupdate -group DATA_MEMORY /a_pipelined_mips_tb/pipelined_mips_pu/dp/data_memory_unit/done
add wave -noupdate -group etc -radix unsigned /a_pipelined_mips_tb/pipelined_mips_pu/dp/pc_f
add wave -noupdate -group etc /a_pipelined_mips_tb/pipelined_mips_pu/dp/instr_f
add wave -noupdate -group etc /a_pipelined_mips_tb/pipelined_mips_pu/dp/memread_d
add wave -noupdate -group etc /a_pipelined_mips_tb/pipelined_mips_pu/dp/instr_d
add wave -noupdate -group etc /a_pipelined_mips_tb/pipelined_mips_pu/dp/aluctrl_e
add wave -noupdate -group etc /a_pipelined_mips_tb/pipelined_mips_pu/dp/alusrc_e
add wave -noupdate -group etc -radix decimal /a_pipelined_mips_tb/pipelined_mips_pu/dp/srca_e
add wave -noupdate -group etc -radix decimal /a_pipelined_mips_tb/pipelined_mips_pu/dp/srcb_e
add wave -noupdate -group etc -radix decimal /a_pipelined_mips_tb/pipelined_mips_pu/dp/aluout_e
add wave -noupdate -group etc /a_pipelined_mips_tb/pipelined_mips_pu/dp/outselect_e
add wave -noupdate -group etc /a_pipelined_mips_tb/pipelined_mips_pu/dp/memread_m
add wave -noupdate -group etc /a_pipelined_mips_tb/pipelined_mips_pu/dp/memwrite_m
add wave -noupdate -group etc /a_pipelined_mips_tb/pipelined_mips_pu/dp/memready_m
add wave -noupdate -group etc -radix decimal /a_pipelined_mips_tb/pipelined_mips_pu/dp/writedata_m
add wave -noupdate -group etc -radix decimal /a_pipelined_mips_tb/pipelined_mips_pu/dp/readdata_m
add wave -noupdate -group etc /a_pipelined_mips_tb/pipelined_mips_pu/dp/memtoreg_w
add wave -noupdate -group etc -radix decimal /a_pipelined_mips_tb/pipelined_mips_pu/dp/execout_w
add wave -noupdate -group etc -radix decimal /a_pipelined_mips_tb/pipelined_mips_pu/dp/readdata_w
add wave -noupdate -group etc -radix decimal /a_pipelined_mips_tb/pipelined_mips_pu/dp/result_w
add wave -noupdate -group etc /a_pipelined_mips_tb/pipelined_mips_pu/dp/regwrite_m
add wave -noupdate -group etc -radix unsigned /a_pipelined_mips_tb/pipelined_mips_pu/dp/writereg_w
TreeUpdate [SetDefaultTree]
WaveRestoreCursors {{Cursor 1} {120 ps} 0} {{Cursor 2} {1359 ps} 0}
quietly wave cursor active 2
configure wave -namecolwidth 169
configure wave -valuecolwidth 100
configure wave -justifyvalue left
configure wave -signalnamewidth 1
configure wave -snapdistance 10
configure wave -datasetprefix 0
configure wave -rowmargin 4
configure wave -childrowmargin 2
configure wave -gridoffset 0
configure wave -gridperiod 1
configure wave -griddelta 40
configure wave -timeline 0
configure wave -timelineunits ns
update
WaveRestoreZoom {19815 ps} {20086 ps}
