

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-ffe0a1a00e984ecce9bf36e17ab94c4de0de8108_modified_0.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_n_mem_for_l2wb_pcommit                   32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel_for_l2wb_pcommit                    2 # number of memory subpartition in each memory module
-gpgpu_dl2_bsize_for_l2wb_pcommit                  128 # default 128 bytes
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:1:128:256,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      80 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config            536870913 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   60 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=3:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=2:CDLR=3:WR=10:nbkgrp=4:CCDL=2:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         200 # DRAM latency (default 30)
-dram_write_latency                   600 # DRAM write latency (default 100)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                  256 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1132.0:1132.0:1132.0:850.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled               e2c96ab854920b9b814ed0b032e65335  /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/spmv/build/nvm_default/spmv
Extracting PTX file and ptxas options    1: spmv.1.sm_70.ptx -arch=sm_70
      0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     3 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     10 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 64
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000000e2000 	high:20 low:13
addr_dec_mask[ROW]   = 00000001fff00000 	high:33 low:20
addr_dec_mask[COL]   = 000000000001c0ff 	high:17 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000002000
GPGPU-Sim uArch: clock freqs: 1132000000.000000:1132000000.000000:1132000000.000000:850000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000088339222615:0.00000000088339222615:0.00000000088339222615:0.00000000117647058824
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/spmv/build/nvm_default/spmv
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/spmv/build/nvm_default/spmv
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/spmv/build/nvm_default/spmv
Running md5sum using "md5sum /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/spmv/build/nvm_default/spmv "
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/spmv/build/nvm_default/spmv
Extracting specific PTX file named spmv.1.sm_70.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z13spmv_jds_nvmbPfPKfPKiS3_S1_S3_i : hostFun 0x0x40402b, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing spmv.1.sm_70.ptx
GPGPU-Sim PTX: allocating global region for "tex_x_float" from 0x100 to 0x104 (global memory space)
GPGPU-Sim PTX: allocating constant region for "jds_ptr_int" from 0x180 to 0x4fa0 (global memory space) 1
GPGPU-Sim PTX: allocating constant region for "sh_zcnt_int" from 0x5000 to 0x9e20 (global memory space) 2
GPGPU-Sim PTX: allocating global region for "NVM_log" from 0x9e80 to 0x4009e80 (global memory space)
GPGPU-Sim PTX: allocating global region for "NVM_flag" from 0x4009e80 to 0x4409e80 (global memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z13spmv_jds_nvmoPfPKfPKiS3_S1_S3_i'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z13spmv_jds_nvmuPfPKfPKiS3_S1_S3_i'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z13spmv_jds_nvm1PfPKfPKiS3_S1_S3_i'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z13spmv_jds_nvm2PfPKfPKiS3_S1_S3_i'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z13spmv_jds_nvmgPfPKfPKiS3_S1_S3_i'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z13spmv_jds_nvm3PfPKfPKiS3_S1_S3_i'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z13spmv_jds_nvm4PfPKfPKiS3_S1_S3_i'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z13spmv_jds_nvmiPfPKfPKiS3_S1_S3_i'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z13spmv_jds_nvm6PfPKfPKiS3_S1_S3_i'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z13spmv_jds_nvm5PfPKfPKiS3_S1_S3_i'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z13spmv_jds_nvmbPfPKfPKiS3_S1_S3_i'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file spmv.1.sm_70.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from spmv.1.sm_70.ptx
GPGPU-Sim PTX: Binary info : gmem=71303168, cmem=40000
GPGPU-Sim PTX: Kernel '_Z13spmv_jds_nvmbPfPKfPKiS3_S1_S3_i' : regs=31, lmem=0, smem=0, cmem=412
GPGPU-Sim PTX: Kernel '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i' : regs=31, lmem=0, smem=0, cmem=412
GPGPU-Sim PTX: Kernel '_Z13spmv_jds_nvm5PfPKfPKiS3_S1_S3_i' : regs=32, lmem=0, smem=0, cmem=412
GPGPU-Sim PTX: Kernel '_Z13spmv_jds_nvm6PfPKfPKiS3_S1_S3_i' : regs=32, lmem=0, smem=0, cmem=412
GPGPU-Sim PTX: Kernel '_Z13spmv_jds_nvmiPfPKfPKiS3_S1_S3_i' : regs=32, lmem=0, smem=0, cmem=412
GPGPU-Sim PTX: Kernel '_Z13spmv_jds_nvm4PfPKfPKiS3_S1_S3_i' : regs=32, lmem=0, smem=0, cmem=412
GPGPU-Sim PTX: Kernel '_Z13spmv_jds_nvm3PfPKfPKiS3_S1_S3_i' : regs=32, lmem=0, smem=0, cmem=412
GPGPU-Sim PTX: Kernel '_Z13spmv_jds_nvmgPfPKfPKiS3_S1_S3_i' : regs=32, lmem=0, smem=0, cmem=412
GPGPU-Sim PTX: Kernel '_Z13spmv_jds_nvm2PfPKfPKiS3_S1_S3_i' : regs=31, lmem=0, smem=0, cmem=412
GPGPU-Sim PTX: Kernel '_Z13spmv_jds_nvm1PfPKfPKiS3_S1_S3_i' : regs=31, lmem=0, smem=0, cmem=412
GPGPU-Sim PTX: Kernel '_Z13spmv_jds_nvmuPfPKfPKiS3_S1_S3_i' : regs=31, lmem=0, smem=0, cmem=412
GPGPU-Sim PTX: Kernel '_Z13spmv_jds_nvmoPfPKfPKiS3_S1_S3_i' : regs=31, lmem=0, smem=0, cmem=412
GPGPU-Sim PTX: __cudaRegisterFunction _Z8spmv_jdsPfPKfPKiS3_S1_S3_i : hostFun 0x0x403e2e, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z13spmv_jds_nvm5PfPKfPKiS3_S1_S3_i : hostFun 0x0x403c31, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z13spmv_jds_nvm6PfPKfPKiS3_S1_S3_i : hostFun 0x0x403a34, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z13spmv_jds_nvmiPfPKfPKiS3_S1_S3_i : hostFun 0x0x403837, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z13spmv_jds_nvm4PfPKfPKiS3_S1_S3_i : hostFun 0x0x40363a, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z13spmv_jds_nvm3PfPKfPKiS3_S1_S3_i : hostFun 0x0x40343d, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z13spmv_jds_nvmgPfPKfPKiS3_S1_S3_i : hostFun 0x0x403240, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z13spmv_jds_nvm2PfPKfPKiS3_S1_S3_i : hostFun 0x0x403043, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z13spmv_jds_nvm1PfPKfPKiS3_S1_S3_i : hostFun 0x0x402e46, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z13spmv_jds_nvmuPfPKfPKiS3_S1_S3_i : hostFun 0x0x402c49, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z13spmv_jds_nvmoPfPKfPKiS3_S1_S3_i : hostFun 0x0x402a4c, fat_cubin_handle = 1
GPGPU-Sim PTX: in __cudaRegisterTexture:
GPGPU-Sim PTX:   int dim = 1
GPGPU-Sim PTX:   int norm = 0
GPGPU-Sim PTX:   int ext = 0
GPGPU-Sim PTX:   Execution warning: Not finished implementing "void __cudaRegisterTextureInternal(void**, const textureReference*, const void**, const char*, int, int, int, gpgpu_context*)"
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x60e2e0; deviceAddress = jds_ptr_int; deviceName = jds_ptr_int
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 20000 bytes
GPGPU-Sim PTX registering constant jds_ptr_int (20000 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x613100; deviceAddress = sh_zcnt_int; deviceName = sh_zcnt_int
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 20000 bytes
GPGPU-Sim PTX registering constant sh_zcnt_int (20000 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x617f20; deviceAddress = NVM_log; deviceName = NVM_log
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 67108864 bytes
GPGPU-Sim PTX registering global NVM_log hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x4617f20; deviceAddress = NVM_flag; deviceName = NVM_flag
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4194304 bytes
GPGPU-Sim PTX registering global NVM_flag hostVar to name mapping
/home/pli11/Videos/parboil_benchmark/parboil/benchmarks/spmv/build/nvm_default/spmv -i /home/pli11/Videos/parboil_benchmark/parboil/datasets/spmv/large/input/Dubcova3.mtx.bin,/home/pli11/Videos/parboil_benchmark/parboil/datasets/spmv/large/input/vector.bin -o /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/spmv/run/large/Dubcova3.mtx.out 
CUDA accelerated sparse matrix vector multiplication****
Original version by Li-Wen Chang <lchang20@illinois.edu> and Shengzhao Wu<wu14@illinois.edu>
This version maintained by Chris Rodrigues  ***********
Converting COO to JDS format (146689x146689)
3636649 matrix entries, warp size = 32, row padding align = 1, pack size = 1

Padding data....146720 rows, 4585 groups
Allocating data space: 3637664 entries (0.027903% padding)
Finished converting.
JDS format has 146720 columns, 49 rows.
nz_count_len = 4585
GPGPU-Sim PTX: cudaMemcpyToSymbol: symbol = 0x60e2e0
GPGPU-Sim PTX: starting gpgpu_ptx_sim_memcpy_symbol with hostVar 0x0x60e2e0
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: Found PTX symbol w/ hostVar=0x60e2e0
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: copying const memory 200 bytes  to  symbol jds_ptr_int+0 @0x180 ...
GPGPU-Sim PTX: cudaMemcpyToSymbol: symbol = 0x613100
GPGPU-Sim PTX: starting gpgpu_ptx_sim_memcpy_symbol with hostVar 0x0x613100
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: Found PTX symbol w/ hostVar=0x613100
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: copying const memory 18340 bytes  to  symbol sh_zcnt_int+0 @0x5000 ...
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
event update
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdd8849498..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdd8849490..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdd8849488..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdd8849480..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdd8849478..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdd8849470..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdd8849530..

GPGPU-Sim PTX: cudaLaunch for 0x0x403a34 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z13spmv_jds_nvm6PfPKfPKiS3_S1_S3_i'...
GPGPU-Sim PTX: Finding dominators for '_Z13spmv_jds_nvm6PfPKfPKiS3_S1_S3_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z13spmv_jds_nvm6PfPKfPKiS3_S1_S3_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z13spmv_jds_nvm6PfPKfPKiS3_S1_S3_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z13spmv_jds_nvm6PfPKfPKiS3_S1_S3_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z13spmv_jds_nvm6PfPKfPKiS3_S1_S3_i'...
GPGPU-Sim PTX: reconvergence points for _Z13spmv_jds_nvm6PfPKfPKiS3_S1_S3_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x37b0 (spmv.1.sm_70.ptx:2366) @%p2 bra BB8_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3848 (spmv.1.sm_70.ptx:2398) setp.ge.s32%p3, %r3, %r13;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x3850 (spmv.1.sm_70.ptx:2399) @%p3 bra BB8_21;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3df8 (spmv.1.sm_70.ptx:2621) setp.eq.s32%p1, %r16, %r21;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x38f8 (spmv.1.sm_70.ptx:2421) @%p4 bra BB8_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3d68 (spmv.1.sm_70.ptx:2593) fma.rn.f32 %f40, %f49, %f50, %f47;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x3950 (spmv.1.sm_70.ptx:2433) @%p5 bra BB8_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3d58 (spmv.1.sm_70.ptx:2589) ld.global.f32 %f49, [%rd130];
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x3988 (spmv.1.sm_70.ptx:2441) @%p6 bra BB8_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3b98 (spmv.1.sm_70.ptx:2528) setp.lt.u32%p9, %r47, 4;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x39a0 (spmv.1.sm_70.ptx:2445) @%p7 bra BB8_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3b08 (spmv.1.sm_70.ptx:2508) mul.wide.s32 %rd74, %r119, 4;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x39a8 (spmv.1.sm_70.ptx:2446) bra.uni BB8_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3a00 (spmv.1.sm_70.ptx:2467) setp.eq.s32%p8, %r48, 2;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x39b8 (spmv.1.sm_70.ptx:2450) bra.uni BB8_15;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3b08 (spmv.1.sm_70.ptx:2508) mul.wide.s32 %rd74, %r119, 4;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x39c8 (spmv.1.sm_70.ptx:2454) bra.uni BB8_20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3d68 (spmv.1.sm_70.ptx:2593) fma.rn.f32 %f40, %f49, %f50, %f47;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x39e0 (spmv.1.sm_70.ptx:2459) bra.uni BB8_19;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3d58 (spmv.1.sm_70.ptx:2589) ld.global.f32 %f49, [%rd130];
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x39f8 (spmv.1.sm_70.ptx:2464) bra.uni BB8_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3b98 (spmv.1.sm_70.ptx:2528) setp.lt.u32%p9, %r47, 4;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x3a10 (spmv.1.sm_70.ptx:2469) @%p8 bra BB8_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3a90 (spmv.1.sm_70.ptx:2491) mul.wide.u32 %rd65, %r118, 4;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x3a18 (spmv.1.sm_70.ptx:2470) bra.uni BB8_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3a30 (spmv.1.sm_70.ptx:2477) ld.global.f32 %f22, [%rd2];
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x3a28 (spmv.1.sm_70.ptx:2474) bra.uni BB8_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3a90 (spmv.1.sm_70.ptx:2491) mul.wide.u32 %rd65, %r118, 4;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x3ba0 (spmv.1.sm_70.ptx:2529) @%p9 bra BB8_19;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3d58 (spmv.1.sm_70.ptx:2589) ld.global.f32 %f49, [%rd130];
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x3d50 (spmv.1.sm_70.ptx:2586) @%p10 bra BB8_18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3d58 (spmv.1.sm_70.ptx:2589) ld.global.f32 %f49, [%rd130];
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x3e08 (spmv.1.sm_70.ptx:2623) @!%p1 bra BB8_23;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3eb0 (spmv.1.sm_70.ptx:2658) ret;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x3e10 (spmv.1.sm_70.ptx:2624) bra.uni BB8_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e18 (spmv.1.sm_70.ptx:2627) mov.u32 %r111, %ctaid.y;
GPGPU-Sim PTX: ... end of reconvergence points for _Z13spmv_jds_nvm6PfPKfPKiS3_S1_S3_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z13spmv_jds_nvm6PfPKfPKiS3_S1_S3_i'.
GPGPU-Sim PTX: pushing kernel '_Z13spmv_jds_nvm6PfPKfPKiS3_S1_S3_i' to stream 0, gridDim= (765,1,1) blockDim = (192,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z13spmv_jds_nvm6PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: CTA/core = 10, limited by: threads regs
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z13spmv_jds_nvm6PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z13spmv_jds_nvm6PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z13spmv_jds_nvm6PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z13spmv_jds_nvm6PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z13spmv_jds_nvm6PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z13spmv_jds_nvm6PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z13spmv_jds_nvm6PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z13spmv_jds_nvm6PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z13spmv_jds_nvm6PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z13spmv_jds_nvm6PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z13spmv_jds_nvm6PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z13spmv_jds_nvm6PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z13spmv_jds_nvm6PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z13spmv_jds_nvm6PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z13spmv_jds_nvm6PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z13spmv_jds_nvm6PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z13spmv_jds_nvm6PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z13spmv_jds_nvm6PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z13spmv_jds_nvm6PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z13spmv_jds_nvm6PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z13spmv_jds_nvm6PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z13spmv_jds_nvm6PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z13spmv_jds_nvm6PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z13spmv_jds_nvm6PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z13spmv_jds_nvm6PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z13spmv_jds_nvm6PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z13spmv_jds_nvm6PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z13spmv_jds_nvm6PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z13spmv_jds_nvm6PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z13spmv_jds_nvm6PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z13spmv_jds_nvm6PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z13spmv_jds_nvm6PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z13spmv_jds_nvm6PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z13spmv_jds_nvm6PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z13spmv_jds_nvm6PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z13spmv_jds_nvm6PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z13spmv_jds_nvm6PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z13spmv_jds_nvm6PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z13spmv_jds_nvm6PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z13spmv_jds_nvm6PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_Z13spmv_jds_nvm6PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z13spmv_jds_nvm6PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z13spmv_jds_nvm6PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z13spmv_jds_nvm6PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z13spmv_jds_nvm6PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_Z13spmv_jds_nvm6PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_Z13spmv_jds_nvm6PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_Z13spmv_jds_nvm6PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_Z13spmv_jds_nvm6PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_Z13spmv_jds_nvm6PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_Z13spmv_jds_nvm6PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_Z13spmv_jds_nvm6PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 53 bind to kernel 1 '_Z13spmv_jds_nvm6PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_Z13spmv_jds_nvm6PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_Z13spmv_jds_nvm6PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_Z13spmv_jds_nvm6PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_Z13spmv_jds_nvm6PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_Z13spmv_jds_nvm6PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_Z13spmv_jds_nvm6PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_Z13spmv_jds_nvm6PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_Z13spmv_jds_nvm6PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_Z13spmv_jds_nvm6PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 63 bind to kernel 1 '_Z13spmv_jds_nvm6PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 64 bind to kernel 1 '_Z13spmv_jds_nvm6PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 65 bind to kernel 1 '_Z13spmv_jds_nvm6PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_Z13spmv_jds_nvm6PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 67 bind to kernel 1 '_Z13spmv_jds_nvm6PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 68 bind to kernel 1 '_Z13spmv_jds_nvm6PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 69 bind to kernel 1 '_Z13spmv_jds_nvm6PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 70 bind to kernel 1 '_Z13spmv_jds_nvm6PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 71 bind to kernel 1 '_Z13spmv_jds_nvm6PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 72 bind to kernel 1 '_Z13spmv_jds_nvm6PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 73 bind to kernel 1 '_Z13spmv_jds_nvm6PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_Z13spmv_jds_nvm6PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 75 bind to kernel 1 '_Z13spmv_jds_nvm6PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 76 bind to kernel 1 '_Z13spmv_jds_nvm6PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 77 bind to kernel 1 '_Z13spmv_jds_nvm6PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 78 bind to kernel 1 '_Z13spmv_jds_nvm6PfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 79 bind to kernel 1 '_Z13spmv_jds_nvm6PfPKfPKiS3_S1_S3_i'
kernel_name = _Z13spmv_jds_nvm6PfPKfPKiS3_S1_S3_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 61137
gpu_sim_insn = 43221473
gpu_ipc =     706.9609
gpu_tot_sim_cycle = 61137
gpu_tot_sim_insn = 43221473
gpu_tot_ipc =     706.9609
gpu_tot_issued_cta = 765
gpu_occupancy = 86.2740% 
gpu_tot_occupancy = 86.2740% 
max_total_param_size = 0
gpu_stall_dramfull = 1383779
gpu_stall_icnt2sh    = 0
partiton_level_parallism =      19.3266
partiton_level_parallism_total  =      19.3266
partiton_level_parallism_util =      21.3396
partiton_level_parallism_util_total  =      21.3396
L2_BW  =     691.9603 GB/Sec
L2_BW_total  =     691.9603 GB/Sec
gpu_total_sim_rate=74263
############## bottleneck_stats #############
cycles: core 61137, icnt 61137, l2 61137, dram 45907
gpu_ipc	706.961
gpu_tot_issued_cta = 765, average cycles = 80
n_dram_writes	 0, n_dram_reads	 0
n_GLOBAL_ACC_R	 703820 
n_LOCAL_ACC_R	 0 
n_CONST_ACC_R	 0 
n_TEXTURE_ACC_R	 0 
n_GLOBAL_ACC_W	 0 
n_LOCAL_ACC_W	 0 
n_L1_WRBK_ACC	 0 
n_L2_WRBK_ACC	 604 
n_L1_WR_ALLOC_R	 0 
n_L2_WR_ALLOC_R	 0 

n_sm	 80, n_schedulers	 4
scheduler util	0.072	80
L1D data util	0.877	80	1.020	3
L1D tag util	0.290	80	0.346	2
L2 data util	0.792	64	0.803	11
L2 tag util	0.299	64	0.438	3
n_l2_access	 1171129
icnt s2m util	0.000	0	0.000	3	flits per packet: -nan
icnt m2s util	0.000	0	0.000	3	flits per packet: -nan
sum=0
n_mem	 32
dram util	0.480	32	0.486	5

latency_l1_hit:	8007216, num_l1_reqs:	400342
L1 hit latency:	20
latency_l2_hit:	238695097, num_l2_reqs:	253319
L2 hit latency:	942
latency_dram:	884282133, num_dram_reqs:	715796
DRAM latency:	1235

n_reg	65536, n_smem	98304, n_thread	2048, n_tb	32
reg file	0.938
smem size	0.000
thread slot	0.938
TB slot    	0.312
L1I tag util	0.149	80	0.159	18

n_mem_pipe	1, n_sp_pipe	4, n_sfu_pipe	4
mem pipe util	0.081	80	0.087	18
sp pipe util	0.000	0	0.000	18
sfu pipe util	0.000	0	0.000	18
ldst mem cycle	0.043	80	0.049	25

smem port	0.000	0

n_reg_bank	16
reg port	0.051	16	0.059	2
L1D tag util	0.290	80	0.346	2
L1D fill util	0.194	80	0.223	0
n_l1d_mshr	4096
L1D mshr util	0.054	80
n_l1d_missq	16
L1D missq util	0.014	80
L1D hit rate	0.282
L1D miss rate	0.716
L1D rsfail rate	0.002
L2 tag util	0.299	64	0.438	3
L2 fill util	0.180	64	0.182	34
n_l2_mshr	192
n_l2_missq	32
L2 mshr util	0.583	64	0.658	62
L2 missq util	0.006	64	0.006	11
L2 hit rate	0.216
L2 miss rate	0.618
L2 rsfail rate	0.166

dram activity	0.695	32	0.720	10

load trans eff	0.597
load trans sz	32.000
load_useful_bytes 26840840, load_transaction_bytes 44971488, icnt_m2s_bytes 0
n_gmem_load_insns 261317, n_gmem_load_accesses 1405359
n_smem_access_insn 0, n_smem_accesses 0

tmp_counter/12	0.351

run 0.006, fetch 0.000, sync 0.111, control 0.000, data 0.880, struct 0.002
############ end_bottleneck_stats #############

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 20674, Miss = 14436, Miss_rate = 0.698, Pending_hits = 0, Reservation_fails = 333
	L1D_cache_core[1]: Access = 21037, Miss = 14232, Miss_rate = 0.677, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 21005, Miss = 14361, Miss_rate = 0.684, Pending_hits = 0, Reservation_fails = 162
	L1D_cache_core[3]: Access = 20865, Miss = 14432, Miss_rate = 0.692, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 19226, Miss = 13692, Miss_rate = 0.712, Pending_hits = 0, Reservation_fails = 132
	L1D_cache_core[5]: Access = 19708, Miss = 13813, Miss_rate = 0.701, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 19370, Miss = 13262, Miss_rate = 0.685, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 19584, Miss = 13604, Miss_rate = 0.695, Pending_hits = 0, Reservation_fails = 62
	L1D_cache_core[8]: Access = 19832, Miss = 14073, Miss_rate = 0.710, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 19845, Miss = 13757, Miss_rate = 0.693, Pending_hits = 0, Reservation_fails = 127
	L1D_cache_core[10]: Access = 19337, Miss = 13481, Miss_rate = 0.697, Pending_hits = 0, Reservation_fails = 484
	L1D_cache_core[11]: Access = 19507, Miss = 13612, Miss_rate = 0.698, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 20059, Miss = 13809, Miss_rate = 0.688, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 20222, Miss = 13950, Miss_rate = 0.690, Pending_hits = 0, Reservation_fails = 165
	L1D_cache_core[14]: Access = 19643, Miss = 13749, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 19099, Miss = 13174, Miss_rate = 0.690, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 18478, Miss = 12972, Miss_rate = 0.702, Pending_hits = 0, Reservation_fails = 315
	L1D_cache_core[17]: Access = 18629, Miss = 13045, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 19193, Miss = 13586, Miss_rate = 0.708, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 18998, Miss = 13676, Miss_rate = 0.720, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 18929, Miss = 13180, Miss_rate = 0.696, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 18882, Miss = 13227, Miss_rate = 0.701, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 18666, Miss = 13148, Miss_rate = 0.704, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 17672, Miss = 12462, Miss_rate = 0.705, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 17504, Miss = 12597, Miss_rate = 0.720, Pending_hits = 0, Reservation_fails = 277
	L1D_cache_core[25]: Access = 17849, Miss = 12784, Miss_rate = 0.716, Pending_hits = 0, Reservation_fails = 40
	L1D_cache_core[26]: Access = 17851, Miss = 12808, Miss_rate = 0.717, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 17592, Miss = 12551, Miss_rate = 0.713, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 17616, Miss = 12516, Miss_rate = 0.710, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 17826, Miss = 12825, Miss_rate = 0.719, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 17807, Miss = 12552, Miss_rate = 0.705, Pending_hits = 0, Reservation_fails = 160
	L1D_cache_core[31]: Access = 17702, Miss = 12611, Miss_rate = 0.712, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 17568, Miss = 12571, Miss_rate = 0.716, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 17492, Miss = 13284, Miss_rate = 0.759, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 17904, Miss = 14076, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 17817, Miss = 14025, Miss_rate = 0.787, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 17573, Miss = 13788, Miss_rate = 0.785, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 17549, Miss = 13576, Miss_rate = 0.774, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 17724, Miss = 13780, Miss_rate = 0.777, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 17509, Miss = 13268, Miss_rate = 0.758, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 17359, Miss = 13503, Miss_rate = 0.778, Pending_hits = 0, Reservation_fails = 110
	L1D_cache_core[41]: Access = 17669, Miss = 13590, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 351
	L1D_cache_core[42]: Access = 17655, Miss = 13625, Miss_rate = 0.772, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 17510, Miss = 13598, Miss_rate = 0.777, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 16218, Miss = 12457, Miss_rate = 0.768, Pending_hits = 0, Reservation_fails = 137
	L1D_cache_core[45]: Access = 16450, Miss = 11669, Miss_rate = 0.709, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 16706, Miss = 11625, Miss_rate = 0.696, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[47]: Access = 16607, Miss = 11993, Miss_rate = 0.722, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 16471, Miss = 11859, Miss_rate = 0.720, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 16451, Miss = 11568, Miss_rate = 0.703, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 16744, Miss = 11967, Miss_rate = 0.715, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 16316, Miss = 11396, Miss_rate = 0.698, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 16572, Miss = 12087, Miss_rate = 0.729, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 16337, Miss = 11606, Miss_rate = 0.710, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 16424, Miss = 11475, Miss_rate = 0.699, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 16400, Miss = 11787, Miss_rate = 0.719, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 16408, Miss = 11931, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 16513, Miss = 11907, Miss_rate = 0.721, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 16532, Miss = 11715, Miss_rate = 0.709, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 16624, Miss = 11897, Miss_rate = 0.716, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 16558, Miss = 11769, Miss_rate = 0.711, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 16409, Miss = 11466, Miss_rate = 0.699, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 16713, Miss = 12006, Miss_rate = 0.718, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 16695, Miss = 11939, Miss_rate = 0.715, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 16418, Miss = 11774, Miss_rate = 0.717, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 16447, Miss = 11475, Miss_rate = 0.698, Pending_hits = 0, Reservation_fails = 378
	L1D_cache_core[66]: Access = 16584, Miss = 11812, Miss_rate = 0.712, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 16465, Miss = 11662, Miss_rate = 0.708, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 16579, Miss = 11877, Miss_rate = 0.716, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 16218, Miss = 11569, Miss_rate = 0.713, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 16511, Miss = 11792, Miss_rate = 0.714, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 16489, Miss = 11742, Miss_rate = 0.712, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 16329, Miss = 11523, Miss_rate = 0.706, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 16751, Miss = 12035, Miss_rate = 0.718, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 16597, Miss = 11942, Miss_rate = 0.720, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 16505, Miss = 11850, Miss_rate = 0.718, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 16279, Miss = 11626, Miss_rate = 0.714, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 16689, Miss = 11912, Miss_rate = 0.714, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 16795, Miss = 12245, Miss_rate = 0.729, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 16513, Miss = 11895, Miss_rate = 0.720, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 1415853
	L1D_total_cache_misses = 1015511
	L1D_total_cache_miss_rate = 0.7172
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 3236
	L1D_cache_data_port_util = 0.089
	L1D_cache_fill_port_util = 0.211
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 400342
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 893288
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3236
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 111033
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 11190
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1404663
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 11190

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 3236
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 
distro:
294, 298, 320, 287, 309, 305, 323, 331, 320, 324, 324, 324, 316, 320, 320, 320, 331, 331, 331, 320, 320, 320, 320, 324, 331, 320, 320, 309, 313, 313, 331, 324, 320, 313, 324, 313, 317, 279, 279, 279, 279, 279, 316, 279, 279, 279, 279, 279, 317, 279, 279, 279, 279, 279, 317, 279, 279, 279, 279, 279, 
gpgpu_n_tot_thrd_icount = 44820960
gpgpu_n_tot_w_icount = 1400655
gpgpu_n_stall_shd_mem = 1368633
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 961396
gpgpu_n_mem_write_global = 221262
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 8360637
gpgpu_n_store_insn = 200020
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 2970410
gpgpu_n_param_mem_insn = 881280
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1153211
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 203789
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:236791	W0_Idle:400	W0_Scoreboard:16322496	W1:20538	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1383295
single_issue_nums: WS0:361318	WS1:353200	WS2:349006	WS3:340309	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7691168 {8:961396,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2128176 {8:210072,40:11190,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 37947640 {40:948691,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1752896 {8:219112,}
maxmflatency = 6170 
max_icnt2mem_latency = 4814 
maxmrqlatency = 2010 
max_icnt2sh_latency = 61 
averagemflatency = 1406 
avg_icnt2mem_latency = 555 
avg_mrq_latency = 50 
avg_icnt2sh_latency = 2 
mrq_lat_table:99144 	70208 	41757 	51840 	78885 	170162 	123702 	56970 	10567 	941 	84 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	81761 	116776 	373337 	322871 	251540 	21500 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	5109 	6255 	5526 	424827 	98854 	54120 	95169 	120485 	122796 	160606 	87514 	310 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	1004762 	131842 	26894 	4029 	258 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	1 	44 	38 	28 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        60        60        48        56        48        56        56        52        56        56        60        56        56        52        56        60 
dram[1]:        56        60        56        52        52        56        56        64        52        52        64        56        52        60        56        62 
dram[2]:        56        52        56        60        52        56        48        56        56        56        60        60        52        52        56        60 
dram[3]:        56        60        52        56        48        56        52        60        52        64        64        56        56        52        60        64 
dram[4]:        56        60        56        52        52        60        48        56        52        52        56        56        56        56        60        60 
dram[5]:        52        52        56        56        52        52        48        56        44        56        60        52        60        56        60        60 
dram[6]:        56        64        52        56        51        56        52        56        52        56        56        64        64        52        60        64 
dram[7]:        56        64        56        52        52        64        64        52        60        52        60        56        60        56        60        56 
dram[8]:        56        56        56        56        48        48        52        56        60        52        64        52        52        56        60        64 
dram[9]:        60        54        56        56        56        52        44        52        48        56        60        60        56        52        64        64 
dram[10]:        56        64        52        52        60        56        52        56        52        60        56        52        56        56        64        64 
dram[11]:        64        60        52        56        52        52        52        56        64        52        56        52        56        56        64        64 
dram[12]:        64        60        52        60        52        52        52        44        56        56        56        64        56        52        64        64 
dram[13]:        56        52        52        52        52        56        56        56        60        52        60        60        52        64        64        64 
dram[14]:        60        52        56        64        52        52        64        56        56        56        60        60        52        56        64        60 
dram[15]:        64        48        56        60        52        56        60        56        64        48        56        60        56        52        64        64 
dram[16]:        64        56        56        52        52        55        56        56        52        64        56        60        60        56        64        60 
dram[17]:        60        52        56        56        56        52        52        52        52        60        60        52        52        56        64        60 
dram[18]:        56        57        52        56        56        56        60        48        44        56        56        56        56        52        64        64 
dram[19]:        52        60        52        64        52        64        56        56        56        56        52        56        56        56        64        64 
dram[20]:        56        52        56        60        56        52        56        48        56        52        64        52        52        56        64        64 
dram[21]:        60        56        52        60        56        44        56        48        52        52        60        56        56        52        60        64 
dram[22]:        56        56        52        52        64        56        56        56        60        52        55        56        52        56        64        56 
dram[23]:        56        52        52        56        48        52        52        56        52        56        60        52        52        56        60        52 
dram[24]:        56        48        52        56        48        56        56        48        52        52        56        60        56        52        64        60 
dram[25]:        52        64        56        56        52        52        52        52        52        60        56        57        60        56        64        64 
dram[26]:        60        52        52        52        56        52        52        56        56        56        60        52        52        56        64        64 
dram[27]:        56        56        52        52        64        57        52        52        52        44        56        56        56        52        64        64 
dram[28]:        52        60        56        52        56        52        60        48        60        60        52        56        56        56        64        60 
dram[29]:        52        52        56        56        56        52        52        56        56        56        60        56        52        56        64        64 
dram[30]:        56        48        52        60        56        56        51        64        52        56        60        56        56        52        64        64 
dram[31]:        52        44        52        52        52        56        56        56        56        44        64        56        52        56        64        60 
maximum service time to same row:
dram[0]:      5903      7165      6533      6581      7119      7291      8633      8750      9688      9234     10786     10212     12062     11480      7021      9882 
dram[1]:      5886      5918      6493      6468      7207      6742      8558      8859      9712      9460     10770     10456     11880     11781      7355      6788 
dram[2]:      5896      7890      6531      6525      8902      6661      8557      8815      9926      9360     10886     10432     11827     12226      7163      6230 
dram[3]:      8172      5968      6132      7248      6792      6689      8553      8741      9890      9601     10561     10467     12141     12197     11372      6568 
dram[4]:      5887      7445      6107      6934      6807      6779      8235      8597      9445      9495     10343     10471     11736     11892      6838      6622 
dram[5]:      7885      5898      6147      6063      6749      6807      8489      8115      9231      9435     10627      9939     11214     11873      6609      9756 
dram[6]:      5907      6027      6149      6031      6705      6831      8184      8174      9116      9809     10402     10055     11744     11708      6716      6398 
dram[7]:      5887      5888      6165      6009      6742      6705      8493      8673      9254      9638     10348     10292     11258     11317      6347      8330 
dram[8]:      5875      5902      6570      6055      6800      6629      8502      8640      9311      9219      9983     10447     11600     11804      6485      9631 
dram[9]:      5879      5887      6606      6064      6854      6669      8538      8621      9393      9239     10276     10573     12098     11697      9034      6940 
dram[10]:      5888      5890      6675      6099      6920      9277      8080      8661      9864      8807     10029      9904     11817     11697      6996      6915 
dram[11]:      5876      5903      6095      6103      6924      7147      8059      8654      9435      9211      9963      9981     11600     11772      6524      9069 
dram[12]:      5879      6635      6045      6068      6799      6931      8213      7988      9445      9190     10371     10968     11551     11859      7800     10922 
dram[13]:      7219      5891      6071      6093      6766      6866      8661      8510      9236      9469     10339     10286     11560     12209      6427      6569 
dram[14]:      5908      5904      6135      6099      6815      6859      8665      8613      9278      9452     10673     10107     11499     11950      7350      6487 
dram[15]:      8633      5888      6133      6148      6866      6854      8754      8586      9365      9292      9890     10507     10676     11637     10417     10207 
dram[16]:      5892      6828      6599      6064      6844      7233      8768      8694      9307      9182      9926     10432     11042     11741      6559      6566 
dram[17]:      5879      5903      6032      6056      8178      6803      8150      8638      9352      9296     10362     10488     11053     11699      6804      6526 
dram[18]:      5882      5890      6031      6077      7900      6830      8163      8170      9268      9688     10066     11034     11773     11804      6520      6916 
dram[19]:      7296      5892      6398      6100      6808      6782      8674      8526      9351      9441     10355     10015     11644     11771      6887      6597 
dram[20]:      5879      5906      6056      6100      6880      6820      8634      8508      9286      9427      9999      9945     11534     11861      6551      6871 
dram[21]:      5883      5891      6043      6133      6936      6900      8628      8613      9388      9444     10320      9973     11679     11571      6717      6503 
dram[22]:      5891      5894      6081      6561      7219      6836      8626      8150      9276      9694     10489      9840     11595     11813      6841      5971 
dram[23]:      5880      5902      6100      6163      6860      6831      8661      8572      9239      9291     10448      9901     11655     11873      6984      6011 
dram[24]:      6041      5882      6116      6549      6777      7394      8652      8429      9162      9148      9862     10279     11586     11528      6430      5963 
dram[25]:      5892      5895      6563      6088      6830      7259      8701      8437      9175      9228      9824     10485     11631     11635      7000      6791 
dram[26]:      5882      5903      6168      6112      6858      8663      8556      8437      9190      9268      9947     10597     11892     11693      9195      6522 
dram[27]:      6575      5883      6156      6137      6866      7344      8150      8608      9116      9359     10113     11258     11828     11865      7619      7188 
dram[28]:      5894      5895      6559      6127      6848      7284      8409      8566      9210      9633     10418     11206     12275     12117      6706      7204 
dram[29]:      8180      7022      6526      6123      6866      7337      8379      8653      9206      9694     10395      9830     11127     12313      6997      6704 
dram[30]:      5886      5883      6514      6531      7478      7223      8554      8630      9248      9658     10073      9729     11370     12018      9353      6645 
dram[31]:      5920      5896      6577      6542      7410      7153      8638      8795      9119      9740     10178     10179     11458     12097      6619      9040 
average row accesses per activate:
dram[0]: 12.828829 10.801527 11.060606 10.686567 10.198529 12.035088 10.255639 10.044444  9.678322 10.125000  9.714286  9.877698  8.895425  9.178082 12.126126 10.983606 
dram[1]: 12.872727 11.375000 10.733334  9.993055  9.880281 10.328359 10.888889 10.816000 11.794871  9.424658  9.039735 10.080292 10.926829  9.027027 11.361344 11.423729 
dram[2]: 10.829457 10.020548  9.768707 10.041958 10.298508 10.568182  9.479167  9.739130 10.162963  9.702127  9.296552 10.822580 10.650794 10.128788 12.000000 11.893806 
dram[3]: 11.866667 11.192307 10.091549 10.437037 10.242647 10.268657  9.363636 10.663935 10.315789  9.296552  9.926471  9.652174  9.712231  9.485714 11.482759 11.166667 
dram[4]: 12.198276 10.882353  9.793103 10.716418 11.000000 10.790698  9.531915 10.153846  9.742857 10.195489  9.013333  8.422360  8.145454  9.788321 11.858407 11.000000 
dram[5]: 11.704918 10.310345  9.526316 12.637168 10.960629 10.790698 10.695312 11.876106  9.805756 11.627119  9.365518 11.122951  9.876812 10.603174 10.959350 12.518518 
dram[6]:  8.950000 10.567376  9.552631 11.419354 10.129497 10.718750  9.661972 11.200000 10.043796 10.449613  9.566434  9.875000  8.772727 10.137404 10.488189 12.108109 
dram[7]: 10.883721 11.067669  9.944445 10.260870 10.086957 10.816000  9.874074  9.102041 11.327731  8.919463  7.958580  8.947020  9.889706 10.488189  9.347222 10.707317 
dram[8]: 10.382353  9.662337  9.506667  9.486486  9.758865  9.406897 11.066667  9.368055 10.393939 10.307693  9.433566  9.607142  9.710145  9.940298 10.838710 11.649123 
dram[9]: 11.830508  9.219512 10.847328 10.200000  9.899281 10.781250  9.702127  9.197279  9.956835 12.214286  9.181208  9.607142  9.705036  9.492958 11.482759 12.923077 
dram[10]: 10.830770  8.879519 10.827067 10.992367 10.160583  9.809859 12.009009 10.480620  9.622377 10.208955  9.527778 10.134328 10.666667  9.635715 13.048544 10.500000 
dram[11]: 10.686567 11.206349  8.323699 10.766917 10.308824 10.205882  9.650350 10.232558  9.956204  9.380281  8.600000  8.824676  8.766233  9.735294 11.200000 12.072072 
dram[12]: 11.424000  9.772414 10.028169  9.793103 10.635659 10.103703 10.593750  9.542857 10.086957 10.967742 11.559322  9.340278  9.811594  9.735294 12.236363 11.487180 
dram[13]: 11.341269 11.606558 10.376812  9.693877 10.315789 10.294118 11.333333 10.480620 11.252032 10.117647  9.468966  9.163265 10.343512 10.000000 13.264706 10.121212 
dram[14]: 11.516129 10.423358 11.131783 10.013986 11.666667 10.564885 10.511628 10.149254 10.465649 10.242424 11.211382  9.333333  9.624113  8.496816 12.171171 11.057377 
dram[15]: 10.084507 10.156029 10.318841  9.653334 10.583333  9.971429 10.381680 10.240602 10.625000  9.678322 10.208955  9.631206  9.896297  8.887417 11.294118 12.990292 
dram[16]: 11.333333 12.310345 11.069767 10.510949 10.477612 10.192593 10.812500 10.774194  9.286667  9.862319  9.633802  8.875817 10.105263  9.963235 12.144144 11.310925 
dram[17]: 10.394160 11.424000  9.682432 10.736842 10.370370 10.395522 10.298508 11.482759  9.449664 11.858407  9.206667  9.904411 10.944000 11.710526 11.452991 12.800000 
dram[18]: 10.127660 10.746268  9.440000 11.184615 10.575758  9.561644 12.017699  9.060811  7.849162 10.345864  9.441380  9.337931 10.156716 10.121212 10.551181 11.551724 
dram[19]: 11.275591 11.062500 12.347826 10.000000 10.412213 10.072992 13.600000 11.111111 10.375940  9.932836  9.757143  9.310345 11.107438  9.054054 11.482759 10.780488 
dram[20]: 11.069767  9.146497  9.903448 10.000000 10.740157  9.432432  9.697842 10.634921 10.849206  9.482269  9.114865  9.368055  8.894737  8.867550 13.434343 11.074380 
dram[21]: 11.365079 10.676692 10.169014 12.341881 10.671756  9.711267 10.593750 10.236641 10.865079 11.180327  8.515723  9.224490  9.933333  8.748387 10.720000 12.416667 
dram[22]: 10.400000 11.007751 11.460318  9.958621 10.883721 10.843750 10.784000 10.796748 11.491526 11.322034 10.338462  9.678322  9.918518  9.971014 11.824561 10.934959 
dram[23]: 10.507463 10.127660  9.842465 11.238095 10.235294 10.769841  9.434483 10.666667 10.285714 10.942149  8.705129  9.560284  8.966443 10.335877 11.226891 10.212121 
dram[24]: 11.463414  8.930818 10.736842  9.503356 10.750000  9.741007  9.661972  9.954199 11.529411  9.647058  9.039735  9.087838 10.000000  8.789474 10.425197 11.016394 
dram[25]: 10.364964 12.273504 12.102564 10.417266 10.051471 10.897637 10.664062 11.050847  8.987013 11.684211 10.523077 10.480620 10.225564  9.443662 11.517241 12.876190 
dram[26]: 12.033613 10.481751 11.312000 10.696297 10.635659  9.671233  9.294520 10.058824 10.212121  9.351352 10.457364  9.026316 10.165414  9.268966 13.575758 11.721739 
dram[27]: 10.736842 10.347826 11.966102  9.031446 10.172933  9.192053  8.973684 10.037313  9.566434  8.792208 10.366412  8.409938 10.000000  8.675324 11.517241 10.259542 
dram[28]: 10.787879 10.738461 11.512196  9.220779 11.239670  9.771428 12.290909 10.838710 10.179105 10.162963  9.555555  9.189189  8.907285 10.862904 10.551181 12.256881 
dram[29]:  9.430464 11.387096 11.312500 12.350877 11.965218 10.333333  9.633802 11.140496 10.496241 11.404959 10.166667  9.669014  9.136987  9.285714 10.688000 11.495727 
dram[30]: 11.069767 10.923077 10.184397 10.923077 10.586466 11.032258  9.857142 11.789474  8.745341 11.213115 10.419847  9.321918 10.566929  9.303449 10.774194 11.721739 
dram[31]: 10.347826  9.610738 11.187500 10.442029 11.186992 10.298508 11.214876  8.986667 10.192593 10.793651 10.133333  9.060000  9.753623  8.842105 13.198020 11.620689 
average row locality = 704260/68307 = 10.310217
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1424      1412      1460      1432      1388      1372      1364      1356      1384      1379      1360      1374      1361      1340      1346      1340 
dram[1]:      1416      1432      1449      1439      1404      1384      1372      1352      1380      1376      1365      1381      1344      1336      1352      1348 
dram[2]:      1400      1436      1436      1436      1380      1396      1364      1344      1372      1368      1348      1343      1344      1340      1344      1344 
dram[3]:      1424      1416      1436      1412      1393      1376      1339      1301      1372      1348      1350      1332      1350      1328      1332      1340 
dram[4]:      1416      1436      1420      1436      1364      1392      1344      1320      1364      1357      1352      1356      1344      1341      1340      1364 
dram[5]:      1428      1416      1448      1428      1392      1392      1378      1342      1364      1372      1358      1357      1363      1336      1348      1352 
dram[6]:      1432      1408      1452      1416      1408      1372      1372      1344      1376      1348      1368      1344      1351      1328      1332      1344 
dram[7]:      1404      1396      1432      1416      1392      1352      1336      1340      1348      1329      1345      1351      1345      1332      1346      1319 
dram[8]:      1412      1401      1426      1404      1376      1364      1328      1350      1372      1340      1352      1345      1340      1332      1344      1328 
dram[9]:      1396      1428      1420      1428      1376      1380      1368      1352      1384      1368      1368      1345      1349      1348      1332      1344 
dram[10]:      1408      1432      1440      1440      1392      1393      1336      1352      1376      1368      1372      1358      1344      1350      1344      1344 
dram[11]:      1432      1412      1440      1432      1405      1388      1380      1320      1364      1332      1379      1359      1350      1324      1344      1340 
dram[12]:      1428      1420      1424      1420      1372      1364      1356      1336      1392      1360      1364      1345      1354      1324      1346      1344 
dram[13]:      1432      1416      1432      1432      1373      1400      1360      1352      1384      1376      1373      1347      1355      1330      1353      1336 
dram[14]:      1428      1428      1436      1432      1400      1384      1356      1360      1373      1352      1379      1344      1357      1337      1351      1349 
dram[15]:      1432      1432      1424      1448      1397      1396      1360      1364      1360      1384      1368      1358      1336      1342      1344      1338 
dram[16]:      1428      1428      1428      1440      1404      1376      1384      1336      1396      1363      1368      1360      1344      1362      1348      1346 
dram[17]:      1424      1428      1433      1428      1400      1396      1380      1332      1408      1340      1381      1347      1368      1343      1340      1344 
dram[18]:      1428      1440      1416      1454      1396      1396      1360      1343      1408      1376      1369      1354      1361      1336      1340      1340 
dram[19]:      1432      1416      1420      1420      1364      1380      1360      1300      1380      1331      1366      1350      1344      1340      1332      1326 
dram[20]:      1428      1436      1436      1440      1364      1396      1348      1340      1367      1337      1349      1351      1352      1339      1332      1340 
dram[21]:      1432      1421      1444      1444      1398      1380      1356      1340      1372      1364      1361      1356      1341      1356      1340      1341 
dram[22]:      1404      1420      1444      1444      1404      1388      1348      1328      1356      1336      1344      1384      1339      1376      1348      1345 
dram[23]:      1408      1428      1437      1416      1392      1358      1368      1312      1368      1324      1361      1348      1336      1354      1336      1348 
dram[24]:      1410      1420      1428      1416      1377      1355      1372      1304      1372      1312      1373      1345      1340      1336      1324      1344 
dram[25]:      1420      1436      1416      1448      1368      1384      1365      1304      1384      1332      1368      1352      1360      1341      1336      1352 
dram[26]:      1432      1436      1414      1444      1372      1412      1358      1368      1348      1384      1349      1372      1352      1344      1344      1348 
dram[27]:      1428      1428      1412      1436      1356      1388      1364      1345      1368      1356      1358      1354      1340      1336      1336      1344 
dram[28]:      1424      1396      1416      1420      1360      1368      1352      1344      1364      1372      1376      1360      1345      1347      1340      1337 
dram[29]:      1424      1412      1448      1408      1376      1364      1368      1348      1396      1380      1342      1373      1334      1365      1336      1345 
dram[30]:      1424      1420      1436      1420      1408      1368      1380      1344      1408      1368      1368      1361      1348      1349      1336      1348 
dram[31]:      1424      1432      1432      1441      1376      1380      1360      1348      1376      1360      1368      1359      1346      1344      1333      1348 
total dram reads = 703820
bank skew: 1460/1300 = 1.12
chip skew: 22130/21783 = 1.02
number of total write accesses:
dram[0]:         0         9         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0        65         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0        74         0         0         0         0         1         0         0         0         0         0         0         0         0         0 
dram[3]:         0       115         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0       139         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0       231         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0       273         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0       253         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0       281         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0       294         4         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0       131         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         3         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         1         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:        11         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:        15         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 1900
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       7318      6469      1868      1258      2469      1939      2888      1871      2845      1987      2007      1256      1844      1137      1776      1060
dram[1]:       7211      5981      1642      1327      1981      2106      2507      1988      2472      1972      1704      1379      1542      1307      1501      1226
dram[2]:       8918      6492      2177      1432      2693      2122      3600      2229      3751      2303      2353      1452      2084      1358      1985      1302
dram[3]:       7901      7856      1886      1703      2312      2335      3077      2782      3073      2998      2066      1716      1871      1467      1741      1389
dram[4]:       7584      6547      1395      1353      1747      1971      2213      2165      2404      2358      1518      1370      1265      1258      1187      1229
dram[5]:       6491      6204      1296      1403      1696      2065      1985      2207      2112      2373      1472      1432      1257      1326      1171      1211
dram[6]:       5852      7186      1140      1503      1536      2070      1745      2492      1804      2745      1235      1558      1171      1319      1074      1209
dram[7]:       7171      6974      1222      1528      1582      2144      2081      2507      2177      2653      1313      1523      1143      1276      1122      1213
dram[8]:       7417      6459      1444      1475      1791      2084      2304      2332      2465      2560      1494      1446      1278      1282      1211      1214
dram[9]:       8102      5038      1547      1260      1769      1920      2409      1838      2603      1818      1535      1237      1354      1198      1221      1112
dram[10]:       7618      5030      1474      1098      1726      1648      2242      1659      2432      1618      1447      1074      1251      1096      1191      1006
dram[11]:       7342      5319      1258      1123      1535      1656      2009      1649      2240      1619      1380      1080      1115      1042      1050       971
dram[12]:       5823      6511      1180      1192      2278      1737      1667      2015      1722      2004      1162      1246      1073      1120       976      1022
dram[13]:       5132      6993      1011      1258      1979      1771      1461      2038      1463      2046      1019      1180       952      1111       919      1026
dram[14]:       6323      7247      1127      1431      2016      1982      1748      2424      1803      2461      1111      1477      1028      1388       955      1179
dram[15]:       6270      6640      1154      1288      1889      1860      1840      2084      1815      2079      1130      1327      1050      1212       969      1099
dram[16]:       7014      5529      1281      1128      1987      1652      1980      1696      1962      1704      1258      1161      1042      1068       982       990
dram[17]:       7372      5443      1440      1122      2200      1565      2198      1651      2244      1617      1443      1070      1199       981      1124       946
dram[18]:       6347      6511      1227      1243      1810      1889      1948      1998      1927      2004      1236      1192      1128      1099      1052      1043
dram[19]:       7283      8382      1352      1800      2251      2268      2203      3178      2362      3091      1387      1805      1176      1672      1129      1507
dram[20]:       7165      7195      1306      1468      1970      2013      2144      2425      2267      2500      1357      1495      1124      1371      1067      1249
dram[21]:       7246      7262      1414      1533      2139      1971      2201      2439      2240      2558      1453      1639      1293      1399      1151      1278
dram[22]:       7303      6717      1298      1312      1951      1770      2143      2069      2234      2016      1304      1323      1168      1142      1067      1093
dram[23]:       6822      7255      1279      1267      1879      1772      1981      2288      2076      2307      1252      1280      1089      1154      1000      1091
dram[24]:       7170      7812      1388      1444      2020      1982      2169      2499      2335      2568      1320      1412      1244      1278      1147      1140
dram[25]:       7084      6944      1386      1451      2073      1734      2102      2401      2239      2289      1369      1317      1236      1229      1107      1153
dram[26]:       6366      7247      1242      1407      1940      1649      1842      2309      1886      2311      1226      1372      1129      1256      1030      1208
dram[27]:       6262      6790      1269      1308      1913      1664      1907      2136      1980      2045      1225      1354      1158      1221      1065      1177
dram[28]:       6195      6240      1150      1192      1772      1523      1739      1880      1801      1795      1132      1206      1019      1026       936       971
dram[29]:       6163      6453      1194      1237      1911      1563      1757      2019      1779      1804      1155      1215      1056      1094      1017       993
dram[30]:       6734      6937      1359      1409      2070      1784      2070      2235      2153      2171      1288      1396      1241      1259      1193      1210
dram[31]:       6918      8043      1618      1864      2264      2433      2403      3153      2526      2994      1614      2012      1475      1903      1405      1727
maximum mf latency per bank:
dram[0]:       5758      4843      3693      4554      4142      3860      4611      4361      4595      4229      4963      4144      4532      4256      4464      4133
dram[1]:       5459      5139      4014      3654      3858      4191      4908      4406      4562      4433      4706      4384      4218      4139      4507      4503
dram[2]:       5862      5048      4445      3530      4938      4308      5065      4448      5130      4961      4712      4253      5387      4159      4496      4575
dram[3]:       5643      5867      5282      5284      5114      5849      4668      4732      4789      5616      4950      4602      4527      4336      4473      3982
dram[4]:       5450      5333      4729      4677      4430      4709      4744      5220      4942      5364      4783      4964      4605      4082      4418      4639
dram[5]:       5104      5022      3932      4112      4334      4133      4117      4740      5111      4341      4193      4481      4339      4158      4693      4058
dram[6]:       5174      5943      4110      5008      4217      4550      4107      4820      4196      5195      4161      5255      4304      4806      4193      4196
dram[7]:       5545      5600      4471      4641      5129      5225      4690      5298      5165      4927      4847      5022      4179      5108      4004      4656
dram[8]:       5371      5615      4975      4819      4365      4449      4285      4991      4881      5234      4414      5195      4163      4077      4667      4282
dram[9]:       6127      5273      5189      3902      4999      4506      5859      4590      5236      5211      6096      4729      4605      4070      4936      4001
dram[10]:       5524      4817      4449      3938      5520      3654      4609      4135      4710      4356      5327      4321      5225      3779      5115      4344
dram[11]:       5488      4808      4717      3781      4650      3860      4896      4254      4820      4320      5083      4284      4338      3689      4846      4002
dram[12]:       4793      5481      4046      4112      4113      4946      3907      4442      4712      4578      4243      5113      4649      3925      3873      4120
dram[13]:       4884      5438      3652      4804      3972      5113      4091      5162      4701      5056      4024      4434      4657      5044      3917      4614
dram[14]:       5219      5401      4825      4883      4293      4744      4196      4898      4349      4856      4127      4880      4765      5069      4162      3865
dram[15]:       4986      5127      4552      4471      4018      4938      4435      4148      4352      4292      4064      4615      4513      4354      4148      3783
dram[16]:       5561      4847      4704      3836      4607      4002      4838      4078      4730      4184      4257      4284      4778      3755      4324      4023
dram[17]:       5479      4817      4297      3412      4172      3685      4678      3982      4630      4120      4818      4069      4280      3849      4717      4010
dram[18]:       5183      5244      4410      4781      3984      4269      4670      4560      4710      5003      4612      4529      3625      4298      4210      4236
dram[19]:       5408      6092      4133      5814      5009      4930      5247      5795      4819      5719      4599      6170      3910      5041      4712      5161
dram[20]:       5811      5242      5047      4790      4955      4363      4703      4856      5370      4982      5092      4902      4077      4524      4736      4084
dram[21]:       5655      5017      4980      4450      4335      4757      5094      4358      5261      4196      4662      4191      4447      4172      5588      4108
dram[22]:       5547      5070      4870      4539      5151      4988      5130      4061      4514      4573      5043      4126      4589      3834      5130      4966
dram[23]:       5250      5550      4686      4762      4959      5225      5312      4654      4928      5100      4471      4902      4133      4173      4212      4488
dram[24]:       5312      5969      4413      5603      5054      5623      4775      5298      4700      5414      4649      4806      4984      5556      3654      5403
dram[25]:       5287      5415      4830      4782      4644      5042      5158      5150      4700      5510      5170      4609      5133      4537      3932      4345
dram[26]:       5101      5947      3851      5206      4257      4441      4144      5607      4396      5017      4808      5430      4249      5716      3469      5214
dram[27]:       4741      5418      3935      4674      4188      4948      3832      4669      4135      4613      4311      5002      4024      4420      3851      4655
dram[28]:       5048      5013      4287      4573      3983      3974      4111      4371      4400      4598      4718      4548      4471      4681      4040      4276
dram[29]:       5108      5149      3703      4936      4089      3830      4199      4600      4003      4745      4377      4978      4302      4656      4009      4294
dram[30]:       5176      5274      3843      4933      4312      5030      4501      4463      4661      4827      4595      4937      4067      4751      4295      4548
dram[31]:       4941      5678      3860      4934      4147      5241      4439      5339      4726      4998      3905      5409      4023      4483      4155      4959
Memory Partition 0: 
Cache L2_bank_000:

Cache L2_bank_001:

In Dram Latency Queue (total = 214): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45907 n_nop=22722 n_act=2116 n_pre=2100 n_ref_event=0 n_req=22095 n_rd=22087 n_rd_L2_A=0 n_write=0 n_wr_bk=9 bw_util=0.4813
n_activity=35694 dram_eff=0.619
bk0: 1424a 39407i bk1: 1412a 36961i bk2: 1460a 38846i bk3: 1432a 38552i bk4: 1386a 38808i bk5: 1372a 39153i bk6: 1364a 38817i bk7: 1356a 38927i bk8: 1384a 37962i bk9: 1377a 38386i bk10: 1360a 37820i bk11: 1373a 38228i bk12: 1361a 37823i bk13: 1340a 37948i bk14: 1346a 38896i bk15: 1340a 38798i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904214
Row_Buffer_Locality_read = 0.904292
Row_Buffer_Locality_write = 0.333333
Bank_Level_Parallism = 4.592354
Bank_Level_Parallism_Col = 3.802329
Bank_Level_Parallism_Ready = 2.635500
write_to_read_ratio_blp_rw_average = 0.017678
GrpLevelPara = 2.533969 

BW Util details:
bwutil = 0.481321 
total_CMD = 45907 
util_bw = 22096 
Wasted_Col = 6129 
Wasted_Row = 2537 
Idle = 15145 

BW Util Bottlenecks: 
RCDc_limit = 6242 
RCDWRc_limit = 11 
WTRc_limit = 32 
RTWc_limit = 203 
CCDLc_limit = 3145 
rwq = 0 
CCDLc_limit_alone = 3134 
WTRc_limit_alone = 32 
RTWc_limit_alone = 192 

Commands details: 
total_CMD = 45907 
n_nop = 22722 
Read = 22087 
Write = 0 
L2_Alloc = 0 
L2_WB = 9 
n_act = 2116 
n_pre = 2100 
n_ref = 0 
n_req = 22095 
total_req = 22096 

Dual Bus Interface Util: 
issued_total_row = 4216 
issued_total_col = 22096 
Row_Bus_Util =  0.091838 
CoL_Bus_Util = 0.481321 
Either_Row_CoL_Bus_Util = 0.505043 
Issued_on_Two_Bus_Simul_Util = 0.068116 
issued_two_Eff = 0.134872 
queue_avg = 19.019735 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=19.0197
Memory Partition 1: 
Cache L2_bank_002:

Cache L2_bank_003:

In Dram Latency Queue (total = 211): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45907 n_nop=22430 n_act=2103 n_pre=2087 n_ref_event=0 n_req=22154 n_rd=22128 n_rd_L2_A=0 n_write=0 n_wr_bk=65 bw_util=0.4834
n_activity=37302 dram_eff=0.595
bk0: 1416a 39324i bk1: 1432a 36934i bk2: 1449a 38910i bk3: 1439a 38439i bk4: 1402a 38648i bk5: 1384a 38707i bk6: 1372a 38901i bk7: 1352a 38685i bk8: 1380a 39275i bk9: 1376a 37706i bk10: 1365a 38036i bk11: 1381a 38185i bk12: 1344a 39033i bk13: 1336a 38083i bk14: 1352a 39543i bk15: 1348a 39004i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.905069
Row_Buffer_Locality_read = 0.905102
Row_Buffer_Locality_write = 0.875000
Bank_Level_Parallism = 4.260004
Bank_Level_Parallism_Col = 3.561891
Bank_Level_Parallism_Ready = 2.550985
write_to_read_ratio_blp_rw_average = 0.020019
GrpLevelPara = 2.437903 

BW Util details:
bwutil = 0.483434 
total_CMD = 45907 
util_bw = 22193 
Wasted_Col = 7254 
Wasted_Row = 3241 
Idle = 13219 

BW Util Bottlenecks: 
RCDc_limit = 7263 
RCDWRc_limit = 17 
WTRc_limit = 93 
RTWc_limit = 326 
CCDLc_limit = 3430 
rwq = 0 
CCDLc_limit_alone = 3393 
WTRc_limit_alone = 85 
RTWc_limit_alone = 297 

Commands details: 
total_CMD = 45907 
n_nop = 22430 
Read = 22128 
Write = 0 
L2_Alloc = 0 
L2_WB = 65 
n_act = 2103 
n_pre = 2087 
n_ref = 0 
n_req = 22154 
total_req = 22193 

Dual Bus Interface Util: 
issued_total_row = 4190 
issued_total_col = 22193 
Row_Bus_Util =  0.091271 
CoL_Bus_Util = 0.483434 
Either_Row_CoL_Bus_Util = 0.511404 
Issued_on_Two_Bus_Simul_Util = 0.063302 
issued_two_Eff = 0.123781 
queue_avg = 20.526783 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=20.5268
Memory Partition 2: 
Cache L2_bank_004:

Cache L2_bank_005:

In Dram Latency Queue (total = 240): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45907 n_nop=22550 n_act=2139 n_pre=2125 n_ref_event=0 n_req=22023 n_rd=21981 n_rd_L2_A=0 n_write=0 n_wr_bk=75 bw_util=0.4804
n_activity=36821 dram_eff=0.599
bk0: 1396a 38684i bk1: 1436a 36638i bk2: 1436a 38527i bk3: 1436a 38373i bk4: 1380a 38770i bk5: 1395a 38720i bk6: 1364a 38732i bk7: 1344a 38480i bk8: 1372a 38826i bk9: 1368a 38128i bk10: 1348a 38374i bk11: 1341a 38626i bk12: 1341a 38955i bk13: 1336a 38491i bk14: 1344a 39458i bk15: 1344a 39185i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.902739
Row_Buffer_Locality_read = 0.902888
Row_Buffer_Locality_write = 0.785714
Bank_Level_Parallism = 4.309750
Bank_Level_Parallism_Col = 3.600627
Bank_Level_Parallism_Ready = 2.567827
write_to_read_ratio_blp_rw_average = 0.020228
GrpLevelPara = 2.460552 

BW Util details:
bwutil = 0.480450 
total_CMD = 45907 
util_bw = 22056 
Wasted_Col = 7238 
Wasted_Row = 3087 
Idle = 13526 

BW Util Bottlenecks: 
RCDc_limit = 7432 
RCDWRc_limit = 30 
WTRc_limit = 89 
RTWc_limit = 297 
CCDLc_limit = 3511 
rwq = 0 
CCDLc_limit_alone = 3487 
WTRc_limit_alone = 80 
RTWc_limit_alone = 282 

Commands details: 
total_CMD = 45907 
n_nop = 22550 
Read = 21981 
Write = 0 
L2_Alloc = 0 
L2_WB = 75 
n_act = 2139 
n_pre = 2125 
n_ref = 0 
n_req = 22023 
total_req = 22056 

Dual Bus Interface Util: 
issued_total_row = 4264 
issued_total_col = 22056 
Row_Bus_Util =  0.092883 
CoL_Bus_Util = 0.480450 
Either_Row_CoL_Bus_Util = 0.508789 
Issued_on_Two_Bus_Simul_Util = 0.064544 
issued_two_Eff = 0.126857 
queue_avg = 20.388046 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=20.388
Memory Partition 3: 
Cache L2_bank_006:

Cache L2_bank_007:

In Dram Latency Queue (total = 248): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45907 n_nop=22769 n_act=2129 n_pre=2113 n_ref_event=0 n_req=21888 n_rd=21842 n_rd_L2_A=0 n_write=0 n_wr_bk=115 bw_util=0.4783
n_activity=36177 dram_eff=0.6069
bk0: 1424a 38841i bk1: 1416a 36406i bk2: 1433a 38341i bk3: 1408a 38196i bk4: 1393a 38812i bk5: 1376a 38432i bk6: 1339a 38522i bk7: 1301a 38709i bk8: 1372a 38444i bk9: 1348a 37963i bk10: 1350a 38281i bk11: 1332a 38171i bk12: 1350a 38099i bk13: 1328a 38157i bk14: 1332a 39030i bk15: 1340a 38672i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.902705
Row_Buffer_Locality_read = 0.902944
Row_Buffer_Locality_write = 0.769231
Bank_Level_Parallism = 4.526467
Bank_Level_Parallism_Col = 3.786704
Bank_Level_Parallism_Ready = 2.683062
write_to_read_ratio_blp_rw_average = 0.027910
GrpLevelPara = 2.497948 

BW Util details:
bwutil = 0.478293 
total_CMD = 45907 
util_bw = 21957 
Wasted_Col = 6820 
Wasted_Row = 2885 
Idle = 14245 

BW Util Bottlenecks: 
RCDc_limit = 6736 
RCDWRc_limit = 51 
WTRc_limit = 153 
RTWc_limit = 420 
CCDLc_limit = 3455 
rwq = 0 
CCDLc_limit_alone = 3416 
WTRc_limit_alone = 136 
RTWc_limit_alone = 398 

Commands details: 
total_CMD = 45907 
n_nop = 22769 
Read = 21842 
Write = 0 
L2_Alloc = 0 
L2_WB = 115 
n_act = 2129 
n_pre = 2113 
n_ref = 0 
n_req = 21888 
total_req = 21957 

Dual Bus Interface Util: 
issued_total_row = 4242 
issued_total_col = 21957 
Row_Bus_Util =  0.092404 
CoL_Bus_Util = 0.478293 
Either_Row_CoL_Bus_Util = 0.504019 
Issued_on_Two_Bus_Simul_Util = 0.066678 
issued_two_Eff = 0.132293 
queue_avg = 18.949093 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.9491
Memory Partition 4: 
Cache L2_bank_008:

Cache L2_bank_009:

In Dram Latency Queue (total = 250): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45907 n_nop=22593 n_act=2178 n_pre=2162 n_ref_event=0 n_req=21990 n_rd=21944 n_rd_L2_A=0 n_write=0 n_wr_bk=139 bw_util=0.481
n_activity=36704 dram_eff=0.6017
bk0: 1415a 39514i bk1: 1436a 37475i bk2: 1420a 38720i bk3: 1436a 38786i bk4: 1364a 39333i bk5: 1392a 38816i bk6: 1344a 38994i bk7: 1320a 39092i bk8: 1364a 38539i bk9: 1356a 38578i bk10: 1352a 38401i bk11: 1356a 38008i bk12: 1344a 38076i bk13: 1341a 38516i bk14: 1340a 39821i bk15: 1364a 39333i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900946
Row_Buffer_Locality_read = 0.900930
Row_Buffer_Locality_write = 0.909091
Bank_Level_Parallism = 4.278264
Bank_Level_Parallism_Col = 3.487729
Bank_Level_Parallism_Ready = 2.400670
write_to_read_ratio_blp_rw_average = 0.020853
GrpLevelPara = 2.429410 

BW Util details:
bwutil = 0.481038 
total_CMD = 45907 
util_bw = 22083 
Wasted_Col = 6977 
Wasted_Row = 2845 
Idle = 14002 

BW Util Bottlenecks: 
RCDc_limit = 6929 
RCDWRc_limit = 21 
WTRc_limit = 280 
RTWc_limit = 345 
CCDLc_limit = 3648 
rwq = 0 
CCDLc_limit_alone = 3615 
WTRc_limit_alone = 262 
RTWc_limit_alone = 330 

Commands details: 
total_CMD = 45907 
n_nop = 22593 
Read = 21944 
Write = 0 
L2_Alloc = 0 
L2_WB = 139 
n_act = 2178 
n_pre = 2162 
n_ref = 0 
n_req = 21990 
total_req = 22083 

Dual Bus Interface Util: 
issued_total_row = 4340 
issued_total_col = 22083 
Row_Bus_Util =  0.094539 
CoL_Bus_Util = 0.481038 
Either_Row_CoL_Bus_Util = 0.507853 
Issued_on_Two_Bus_Simul_Util = 0.067724 
issued_two_Eff = 0.133353 
queue_avg = 18.382708 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.3827
Memory Partition 5: 
Cache L2_bank_010:

Cache L2_bank_011:

In Dram Latency Queue (total = 234): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45907 n_nop=22397 n_act=2048 n_pre=2032 n_ref_event=0 n_req=22153 n_rd=22061 n_rd_L2_A=0 n_write=0 n_wr_bk=231 bw_util=0.4856
n_activity=36574 dram_eff=0.6095
bk0: 1428a 38885i bk1: 1416a 35558i bk2: 1448a 38184i bk3: 1428a 38903i bk4: 1392a 39337i bk5: 1392a 38801i bk6: 1368a 38886i bk7: 1341a 39413i bk8: 1363a 38651i bk9: 1372a 38805i bk10: 1358a 38558i bk11: 1356a 38718i bk12: 1363a 38367i bk13: 1336a 38723i bk14: 1348a 39068i bk15: 1352a 39266i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.907510
Row_Buffer_Locality_read = 0.908176
Row_Buffer_Locality_write = 0.721519
Bank_Level_Parallism = 4.294274
Bank_Level_Parallism_Col = 3.581965
Bank_Level_Parallism_Ready = 2.540732
write_to_read_ratio_blp_rw_average = 0.044888
GrpLevelPara = 2.459640 

BW Util details:
bwutil = 0.485590 
total_CMD = 45907 
util_bw = 22292 
Wasted_Col = 7262 
Wasted_Row = 2705 
Idle = 13648 

BW Util Bottlenecks: 
RCDc_limit = 6740 
RCDWRc_limit = 146 
WTRc_limit = 608 
RTWc_limit = 933 
CCDLc_limit = 3648 
rwq = 0 
CCDLc_limit_alone = 3543 
WTRc_limit_alone = 554 
RTWc_limit_alone = 882 

Commands details: 
total_CMD = 45907 
n_nop = 22397 
Read = 22061 
Write = 0 
L2_Alloc = 0 
L2_WB = 231 
n_act = 2048 
n_pre = 2032 
n_ref = 0 
n_req = 22153 
total_req = 22292 

Dual Bus Interface Util: 
issued_total_row = 4080 
issued_total_col = 22292 
Row_Bus_Util =  0.088875 
CoL_Bus_Util = 0.485590 
Either_Row_CoL_Bus_Util = 0.512122 
Issued_on_Two_Bus_Simul_Util = 0.062343 
issued_two_Eff = 0.121735 
queue_avg = 20.171434 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=20.1714
Memory Partition 6: 
Cache L2_bank_012:

Cache L2_bank_013:

In Dram Latency Queue (total = 248): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45907 n_nop=22315 n_act=2173 n_pre=2158 n_ref_event=0 n_req=22077 n_rd=21994 n_rd_L2_A=0 n_write=0 n_wr_bk=269 bw_util=0.485
n_activity=36885 dram_eff=0.6036
bk0: 1432a 37856i bk1: 1408a 35857i bk2: 1452a 38335i bk3: 1416a 38623i bk4: 1408a 38980i bk5: 1372a 38754i bk6: 1372a 38603i bk7: 1344a 38803i bk8: 1376a 38609i bk9: 1348a 38592i bk10: 1368a 38589i bk11: 1343a 38524i bk12: 1351a 37975i bk13: 1328a 38589i bk14: 1332a 39133i bk15: 1344a 39072i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.901522
Row_Buffer_Locality_read = 0.901928
Row_Buffer_Locality_write = 0.792683
Bank_Level_Parallism = 4.355764
Bank_Level_Parallism_Col = 3.570659
Bank_Level_Parallism_Ready = 2.486098
write_to_read_ratio_blp_rw_average = 0.045763
GrpLevelPara = 2.454401 

BW Util details:
bwutil = 0.484959 
total_CMD = 45907 
util_bw = 22263 
Wasted_Col = 7530 
Wasted_Row = 2737 
Idle = 13377 

BW Util Bottlenecks: 
RCDc_limit = 7466 
RCDWRc_limit = 109 
WTRc_limit = 693 
RTWc_limit = 968 
CCDLc_limit = 3990 
rwq = 0 
CCDLc_limit_alone = 3820 
WTRc_limit_alone = 585 
RTWc_limit_alone = 906 

Commands details: 
total_CMD = 45907 
n_nop = 22315 
Read = 21994 
Write = 0 
L2_Alloc = 0 
L2_WB = 269 
n_act = 2173 
n_pre = 2158 
n_ref = 0 
n_req = 22077 
total_req = 22263 

Dual Bus Interface Util: 
issued_total_row = 4331 
issued_total_col = 22263 
Row_Bus_Util =  0.094343 
CoL_Bus_Util = 0.484959 
Either_Row_CoL_Bus_Util = 0.513909 
Issued_on_Two_Bus_Simul_Util = 0.065393 
issued_two_Eff = 0.127247 
queue_avg = 18.843269 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.8433
Memory Partition 7: 
Cache L2_bank_014:

Cache L2_bank_015:

In Dram Latency Queue (total = 243): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45907 n_nop=22515 n_act=2206 n_pre=2191 n_ref_event=0 n_req=21860 n_rd=21773 n_rd_L2_A=0 n_write=0 n_wr_bk=245 bw_util=0.4796
n_activity=36904 dram_eff=0.5966
bk0: 1404a 39407i bk1: 1396a 36919i bk2: 1432a 39049i bk3: 1416a 38873i bk4: 1392a 39048i bk5: 1352a 39154i bk6: 1332a 39329i bk7: 1337a 38799i bk8: 1348a 39475i bk9: 1329a 38733i bk10: 1345a 38354i bk11: 1351a 38643i bk12: 1345a 39241i bk13: 1332a 39169i bk14: 1346a 39208i bk15: 1316a 39632i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.899002
Row_Buffer_Locality_read = 0.899431
Row_Buffer_Locality_write = 0.776316
Bank_Level_Parallism = 4.065963
Bank_Level_Parallism_Col = 3.274504
Bank_Level_Parallism_Ready = 2.208965
write_to_read_ratio_blp_rw_average = 0.039030
GrpLevelPara = 2.353618 

BW Util details:
bwutil = 0.479622 
total_CMD = 45907 
util_bw = 22018 
Wasted_Col = 7732 
Wasted_Row = 3041 
Idle = 13116 

BW Util Bottlenecks: 
RCDc_limit = 7782 
RCDWRc_limit = 109 
WTRc_limit = 502 
RTWc_limit = 813 
CCDLc_limit = 4050 
rwq = 0 
CCDLc_limit_alone = 3934 
WTRc_limit_alone = 444 
RTWc_limit_alone = 755 

Commands details: 
total_CMD = 45907 
n_nop = 22515 
Read = 21773 
Write = 0 
L2_Alloc = 0 
L2_WB = 245 
n_act = 2206 
n_pre = 2191 
n_ref = 0 
n_req = 21860 
total_req = 22018 

Dual Bus Interface Util: 
issued_total_row = 4397 
issued_total_col = 22018 
Row_Bus_Util =  0.095781 
CoL_Bus_Util = 0.479622 
Either_Row_CoL_Bus_Util = 0.509552 
Issued_on_Two_Bus_Simul_Util = 0.065851 
issued_two_Eff = 0.129232 
queue_avg = 17.725880 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=17.7259
Memory Partition 8: 
Cache L2_bank_016:

Cache L2_bank_017:

In Dram Latency Queue (total = 246): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45907 n_nop=22580 n_act=2193 n_pre=2177 n_ref_event=0 n_req=21901 n_rd=21810 n_rd_L2_A=0 n_write=0 n_wr_bk=281 bw_util=0.4812
n_activity=36510 dram_eff=0.6051
bk0: 1412a 38709i bk1: 1401a 35703i bk2: 1426a 38514i bk3: 1404a 38330i bk4: 1376a 38857i bk5: 1364a 38185i bk6: 1328a 39457i bk7: 1349a 38187i bk8: 1372a 38742i bk9: 1340a 38097i bk10: 1349a 38540i bk11: 1345a 38330i bk12: 1340a 38776i bk13: 1332a 39067i bk14: 1344a 39375i bk15: 1328a 39245i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.899849
Row_Buffer_Locality_read = 0.900183
Row_Buffer_Locality_write = 0.816092
Bank_Level_Parallism = 4.381070
Bank_Level_Parallism_Col = 3.542702
Bank_Level_Parallism_Ready = 2.434973
write_to_read_ratio_blp_rw_average = 0.049675
GrpLevelPara = 2.461781 

BW Util details:
bwutil = 0.481212 
total_CMD = 45907 
util_bw = 22091 
Wasted_Col = 7363 
Wasted_Row = 2569 
Idle = 13884 

BW Util Bottlenecks: 
RCDc_limit = 6960 
RCDWRc_limit = 97 
WTRc_limit = 880 
RTWc_limit = 1093 
CCDLc_limit = 3906 
rwq = 0 
CCDLc_limit_alone = 3767 
WTRc_limit_alone = 798 
RTWc_limit_alone = 1036 

Commands details: 
total_CMD = 45907 
n_nop = 22580 
Read = 21810 
Write = 0 
L2_Alloc = 0 
L2_WB = 281 
n_act = 2193 
n_pre = 2177 
n_ref = 0 
n_req = 21901 
total_req = 22091 

Dual Bus Interface Util: 
issued_total_row = 4370 
issued_total_col = 22091 
Row_Bus_Util =  0.095192 
CoL_Bus_Util = 0.481212 
Either_Row_CoL_Bus_Util = 0.508136 
Issued_on_Two_Bus_Simul_Util = 0.068268 
issued_two_Eff = 0.134351 
queue_avg = 18.418846 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.4188
Memory Partition 9: 
Cache L2_bank_018:

Cache L2_bank_019:

In Dram Latency Queue (total = 242): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45907 n_nop=22295 n_act=2148 n_pre=2133 n_ref_event=0 n_req=22075 n_rd=21981 n_rd_L2_A=0 n_write=0 n_wr_bk=294 bw_util=0.4852
n_activity=37106 dram_eff=0.6003
bk0: 1396a 38916i bk1: 1424a 35000i bk2: 1420a 38976i bk3: 1428a 38534i bk4: 1376a 38590i bk5: 1380a 39066i bk6: 1368a 38372i bk7: 1352a 38201i bk8: 1384a 38139i bk9: 1368a 38993i bk10: 1368a 37814i bk11: 1345a 38225i bk12: 1348a 38327i bk13: 1348a 38397i bk14: 1332a 38775i bk15: 1344a 39316i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.902632
Row_Buffer_Locality_read = 0.903330
Row_Buffer_Locality_write = 0.730337
Bank_Level_Parallism = 4.328105
Bank_Level_Parallism_Col = 3.594769
Bank_Level_Parallism_Ready = 2.584108
write_to_read_ratio_blp_rw_average = 0.055141
GrpLevelPara = 2.456711 

BW Util details:
bwutil = 0.485220 
total_CMD = 45907 
util_bw = 22275 
Wasted_Col = 7953 
Wasted_Row = 2798 
Idle = 12881 

BW Util Bottlenecks: 
RCDc_limit = 7519 
RCDWRc_limit = 155 
WTRc_limit = 855 
RTWc_limit = 1308 
CCDLc_limit = 3773 
rwq = 0 
CCDLc_limit_alone = 3577 
WTRc_limit_alone = 757 
RTWc_limit_alone = 1210 

Commands details: 
total_CMD = 45907 
n_nop = 22295 
Read = 21981 
Write = 0 
L2_Alloc = 0 
L2_WB = 294 
n_act = 2148 
n_pre = 2133 
n_ref = 0 
n_req = 22075 
total_req = 22275 

Dual Bus Interface Util: 
issued_total_row = 4281 
issued_total_col = 22275 
Row_Bus_Util =  0.093254 
CoL_Bus_Util = 0.485220 
Either_Row_CoL_Bus_Util = 0.514344 
Issued_on_Two_Bus_Simul_Util = 0.064130 
issued_two_Eff = 0.124682 
queue_avg = 19.642408 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=19.6424
Memory Partition 10: 
Cache L2_bank_020:

Cache L2_bank_021:

In Dram Latency Queue (total = 251): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45907 n_nop=22413 n_act=2131 n_pre=2115 n_ref_event=0 n_req=22091 n_rd=22043 n_rd_L2_A=0 n_write=0 n_wr_bk=131 bw_util=0.483
n_activity=37362 dram_eff=0.5935
bk0: 1408a 38836i bk1: 1432a 36015i bk2: 1440a 38991i bk3: 1440a 38789i bk4: 1392a 38749i bk5: 1393a 38358i bk6: 1332a 39429i bk7: 1352a 38864i bk8: 1376a 38487i bk9: 1368a 38683i bk10: 1372a 38692i bk11: 1358a 38866i bk12: 1344a 38954i bk13: 1348a 38518i bk14: 1344a 39831i bk15: 1344a 38932i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.903518
Row_Buffer_Locality_read = 0.904377
Row_Buffer_Locality_write = 0.452381
Bank_Level_Parallism = 4.163606
Bank_Level_Parallism_Col = 3.431388
Bank_Level_Parallism_Ready = 2.437540
write_to_read_ratio_blp_rw_average = 0.036165
GrpLevelPara = 2.397276 

BW Util details:
bwutil = 0.483020 
total_CMD = 45907 
util_bw = 22174 
Wasted_Col = 7782 
Wasted_Row = 3093 
Idle = 12858 

BW Util Bottlenecks: 
RCDc_limit = 7388 
RCDWRc_limit = 135 
WTRc_limit = 327 
RTWc_limit = 901 
CCDLc_limit = 3864 
rwq = 0 
CCDLc_limit_alone = 3765 
WTRc_limit_alone = 288 
RTWc_limit_alone = 841 

Commands details: 
total_CMD = 45907 
n_nop = 22413 
Read = 22043 
Write = 0 
L2_Alloc = 0 
L2_WB = 131 
n_act = 2131 
n_pre = 2115 
n_ref = 0 
n_req = 22091 
total_req = 22174 

Dual Bus Interface Util: 
issued_total_row = 4246 
issued_total_col = 22174 
Row_Bus_Util =  0.092491 
CoL_Bus_Util = 0.483020 
Either_Row_CoL_Bus_Util = 0.511774 
Issued_on_Two_Bus_Simul_Util = 0.063738 
issued_two_Eff = 0.124542 
queue_avg = 18.749537 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.7495
Memory Partition 11: 
Cache L2_bank_022:

Cache L2_bank_023:

In Dram Latency Queue (total = 224): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45907 n_nop=22572 n_act=2223 n_pre=2208 n_ref_event=0 n_req=22001 n_rd=21993 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.4791
n_activity=37092 dram_eff=0.5929
bk0: 1432a 38936i bk1: 1412a 38848i bk2: 1440a 38102i bk3: 1432a 38976i bk4: 1401a 39066i bk5: 1388a 38615i bk6: 1380a 38396i bk7: 1320a 38948i bk8: 1364a 38735i bk9: 1332a 38520i bk10: 1375a 38344i bk11: 1359a 38187i bk12: 1350a 38230i bk13: 1324a 38897i bk14: 1344a 39410i bk15: 1340a 39501i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.898886
Row_Buffer_Locality_read = 0.898886
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 4.190864
Bank_Level_Parallism_Col = 3.412241
Bank_Level_Parallism_Ready = 2.417906
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.381963 

BW Util details:
bwutil = 0.479077 
total_CMD = 45907 
util_bw = 21993 
Wasted_Col = 7561 
Wasted_Row = 3087 
Idle = 13266 

BW Util Bottlenecks: 
RCDc_limit = 7981 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3934 
rwq = 0 
CCDLc_limit_alone = 3934 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45907 
n_nop = 22572 
Read = 21993 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2223 
n_pre = 2208 
n_ref = 0 
n_req = 22001 
total_req = 21993 

Dual Bus Interface Util: 
issued_total_row = 4431 
issued_total_col = 21993 
Row_Bus_Util =  0.096521 
CoL_Bus_Util = 0.479077 
Either_Row_CoL_Bus_Util = 0.508310 
Issued_on_Two_Bus_Simul_Util = 0.067288 
issued_two_Eff = 0.132376 
queue_avg = 17.822750 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=17.8228
Memory Partition 12: 
Cache L2_bank_024:

Cache L2_bank_025:

In Dram Latency Queue (total = 181): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45907 n_nop=22693 n_act=2113 n_pre=2098 n_ref_event=0 n_req=21949 n_rd=21945 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.478
n_activity=36326 dram_eff=0.6041
bk0: 1428a 38554i bk1: 1416a 38261i bk2: 1424a 38476i bk3: 1420a 38332i bk4: 1372a 39043i bk5: 1364a 38882i bk6: 1356a 38802i bk7: 1336a 38962i bk8: 1392a 38266i bk9: 1360a 38862i bk10: 1364a 39103i bk11: 1345a 38423i bk12: 1354a 38149i bk13: 1324a 38478i bk14: 1346a 39098i bk15: 1344a 39263i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.903673
Row_Buffer_Locality_read = 0.903673
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 4.344487
Bank_Level_Parallism_Col = 3.594289
Bank_Level_Parallism_Ready = 2.560811
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.451080 

BW Util details:
bwutil = 0.478032 
total_CMD = 45907 
util_bw = 21945 
Wasted_Col = 6763 
Wasted_Row = 2942 
Idle = 14257 

BW Util Bottlenecks: 
RCDc_limit = 7109 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3436 
rwq = 0 
CCDLc_limit_alone = 3436 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45907 
n_nop = 22693 
Read = 21945 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2113 
n_pre = 2098 
n_ref = 0 
n_req = 21949 
total_req = 21945 

Dual Bus Interface Util: 
issued_total_row = 4211 
issued_total_col = 21945 
Row_Bus_Util =  0.091729 
CoL_Bus_Util = 0.478032 
Either_Row_CoL_Bus_Util = 0.505675 
Issued_on_Two_Bus_Simul_Util = 0.064086 
issued_two_Eff = 0.126734 
queue_avg = 18.147472 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.1475
Memory Partition 13: 
Cache L2_bank_026:

Cache L2_bank_027:

In Dram Latency Queue (total = 226): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45907 n_nop=22549 n_act=2099 n_pre=2084 n_ref_event=0 n_req=22051 n_rd=22038 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.4801
n_activity=36622 dram_eff=0.6018
bk0: 1428a 38949i bk1: 1416a 38906i bk2: 1432a 39001i bk3: 1424a 38693i bk4: 1372a 39052i bk5: 1400a 39099i bk6: 1360a 39386i bk7: 1352a 39350i bk8: 1384a 39159i bk9: 1376a 38839i bk10: 1373a 38476i bk11: 1347a 38609i bk12: 1355a 39165i bk13: 1330a 38997i bk14: 1353a 40042i bk15: 1336a 38987i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904719
Row_Buffer_Locality_read = 0.904719
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 4.131750
Bank_Level_Parallism_Col = 3.389688
Bank_Level_Parallism_Ready = 2.375079
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.402325 

BW Util details:
bwutil = 0.480058 
total_CMD = 45907 
util_bw = 22038 
Wasted_Col = 6901 
Wasted_Row = 2970 
Idle = 13998 

BW Util Bottlenecks: 
RCDc_limit = 7247 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3537 
rwq = 0 
CCDLc_limit_alone = 3537 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45907 
n_nop = 22549 
Read = 22038 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2099 
n_pre = 2084 
n_ref = 0 
n_req = 22051 
total_req = 22038 

Dual Bus Interface Util: 
issued_total_row = 4183 
issued_total_col = 22038 
Row_Bus_Util =  0.091119 
CoL_Bus_Util = 0.480058 
Either_Row_CoL_Bus_Util = 0.508811 
Issued_on_Two_Bus_Simul_Util = 0.062365 
issued_two_Eff = 0.122570 
queue_avg = 17.319994 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=17.32
Memory Partition 14: 
Cache L2_bank_028:

Cache L2_bank_029:

In Dram Latency Queue (total = 241): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45907 n_nop=22549 n_act=2107 n_pre=2092 n_ref_event=0 n_req=22066 n_rd=22059 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.4805
n_activity=36184 dram_eff=0.6096
bk0: 1428a 38961i bk1: 1428a 38635i bk2: 1436a 39033i bk3: 1432a 38452i bk4: 1400a 39408i bk5: 1384a 39117i bk6: 1356a 39120i bk7: 1360a 38859i bk8: 1371a 38814i bk9: 1352a 38870i bk10: 1378a 38981i bk11: 1344a 38307i bk12: 1357a 38713i bk13: 1333a 38223i bk14: 1351a 39291i bk15: 1349a 39186i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904447
Row_Buffer_Locality_read = 0.904447
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 4.274676
Bank_Level_Parallism_Col = 3.501576
Bank_Level_Parallism_Ready = 2.464572
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.444736 

BW Util details:
bwutil = 0.480515 
total_CMD = 45907 
util_bw = 22059 
Wasted_Col = 6752 
Wasted_Row = 2677 
Idle = 14419 

BW Util Bottlenecks: 
RCDc_limit = 7266 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3538 
rwq = 0 
CCDLc_limit_alone = 3538 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45907 
n_nop = 22549 
Read = 22059 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2107 
n_pre = 2092 
n_ref = 0 
n_req = 22066 
total_req = 22059 

Dual Bus Interface Util: 
issued_total_row = 4199 
issued_total_col = 22059 
Row_Bus_Util =  0.091468 
CoL_Bus_Util = 0.480515 
Either_Row_CoL_Bus_Util = 0.508811 
Issued_on_Two_Bus_Simul_Util = 0.063171 
issued_two_Eff = 0.124154 
queue_avg = 15.719542 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.7195
Memory Partition 15: 
Cache L2_bank_030:

Cache L2_bank_031:

In Dram Latency Queue (total = 222): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45907 n_nop=22547 n_act=2159 n_pre=2145 n_ref_event=0 n_req=22084 n_rd=22078 n_rd_L2_A=0 n_write=0 n_wr_bk=3 bw_util=0.481
n_activity=36321 dram_eff=0.6079
bk0: 1432a 38495i bk1: 1432a 38730i bk2: 1424a 38890i bk3: 1448a 38756i bk4: 1396a 39039i bk5: 1396a 38861i bk6: 1360a 38855i bk7: 1360a 38754i bk8: 1360a 38808i bk9: 1384a 38384i bk10: 1368a 38481i bk11: 1358a 38701i bk12: 1336a 38462i bk13: 1342a 38240i bk14: 1344a 39064i bk15: 1338a 39833i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.902133
Row_Buffer_Locality_read = 0.902174
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 4.316520
Bank_Level_Parallism_Col = 3.507931
Bank_Level_Parallism_Ready = 2.455142
write_to_read_ratio_blp_rw_average = 0.001744
GrpLevelPara = 2.410803 

BW Util details:
bwutil = 0.480994 
total_CMD = 45907 
util_bw = 22081 
Wasted_Col = 6796 
Wasted_Row = 2685 
Idle = 14345 

BW Util Bottlenecks: 
RCDc_limit = 7236 
RCDWRc_limit = 7 
WTRc_limit = 8 
RTWc_limit = 44 
CCDLc_limit = 3612 
rwq = 0 
CCDLc_limit_alone = 3608 
WTRc_limit_alone = 8 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 45907 
n_nop = 22547 
Read = 22078 
Write = 0 
L2_Alloc = 0 
L2_WB = 3 
n_act = 2159 
n_pre = 2145 
n_ref = 0 
n_req = 22084 
total_req = 22081 

Dual Bus Interface Util: 
issued_total_row = 4304 
issued_total_col = 22081 
Row_Bus_Util =  0.093755 
CoL_Bus_Util = 0.480994 
Either_Row_CoL_Bus_Util = 0.508855 
Issued_on_Two_Bus_Simul_Util = 0.065894 
issued_two_Eff = 0.129495 
queue_avg = 15.230858 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.2309
Memory Partition 16: 
Cache L2_bank_032:

Cache L2_bank_033:

In Dram Latency Queue (total = 214): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45907 n_nop=22617 n_act=2110 n_pre=2095 n_ref_event=0 n_req=22111 n_rd=22093 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.4813
n_activity=35940 dram_eff=0.6147
bk0: 1428a 39565i bk1: 1428a 39645i bk2: 1428a 39306i bk3: 1440a 38994i bk4: 1404a 39380i bk5: 1376a 39242i bk6: 1384a 39444i bk7: 1336a 39187i bk8: 1392a 38421i bk9: 1360a 38599i bk10: 1368a 38287i bk11: 1357a 37708i bk12: 1344a 38630i bk13: 1354a 38665i bk14: 1348a 39690i bk15: 1346a 39345i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904467
Row_Buffer_Locality_read = 0.904467
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 4.252014
Bank_Level_Parallism_Col = 3.447645
Bank_Level_Parallism_Ready = 2.361019
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.403458 

BW Util details:
bwutil = 0.481256 
total_CMD = 45907 
util_bw = 22093 
Wasted_Col = 6383 
Wasted_Row = 2685 
Idle = 14746 

BW Util Bottlenecks: 
RCDc_limit = 6763 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3611 
rwq = 0 
CCDLc_limit_alone = 3611 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45907 
n_nop = 22617 
Read = 22093 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2110 
n_pre = 2095 
n_ref = 0 
n_req = 22111 
total_req = 22093 

Dual Bus Interface Util: 
issued_total_row = 4205 
issued_total_col = 22093 
Row_Bus_Util =  0.091598 
CoL_Bus_Util = 0.481256 
Either_Row_CoL_Bus_Util = 0.507330 
Issued_on_Two_Bus_Simul_Util = 0.065524 
issued_two_Eff = 0.129154 
queue_avg = 14.319864 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=63 avg=14.3199
Memory Partition 17: 
Cache L2_bank_034:

Cache L2_bank_035:

In Dram Latency Queue (total = 232): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45907 n_nop=22579 n_act=2070 n_pre=2054 n_ref_event=0 n_req=22092 n_rd=22079 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.481
n_activity=36155 dram_eff=0.6107
bk0: 1424a 38729i bk1: 1428a 38654i bk2: 1433a 38449i bk3: 1428a 38824i bk4: 1400a 39067i bk5: 1392a 38905i bk6: 1380a 38807i bk7: 1332a 39093i bk8: 1408a 38249i bk9: 1340a 39090i bk10: 1381a 38130i bk11: 1347a 38407i bk12: 1368a 38828i bk13: 1334a 38899i bk14: 1340a 39058i bk15: 1344a 39307i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.906209
Row_Buffer_Locality_read = 0.906209
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 4.295250
Bank_Level_Parallism_Col = 3.573516
Bank_Level_Parallism_Ready = 2.523484
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.433123 

BW Util details:
bwutil = 0.480951 
total_CMD = 45907 
util_bw = 22079 
Wasted_Col = 6666 
Wasted_Row = 2940 
Idle = 14222 

BW Util Bottlenecks: 
RCDc_limit = 7073 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3488 
rwq = 0 
CCDLc_limit_alone = 3488 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45907 
n_nop = 22579 
Read = 22079 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2070 
n_pre = 2054 
n_ref = 0 
n_req = 22092 
total_req = 22079 

Dual Bus Interface Util: 
issued_total_row = 4124 
issued_total_col = 22079 
Row_Bus_Util =  0.089834 
CoL_Bus_Util = 0.480951 
Either_Row_CoL_Bus_Util = 0.508158 
Issued_on_Two_Bus_Simul_Util = 0.062627 
issued_two_Eff = 0.123242 
queue_avg = 16.861654 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.8617
Memory Partition 18: 
Cache L2_bank_036:

Cache L2_bank_037:

In Dram Latency Queue (total = 240): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45907 n_nop=22427 n_act=2204 n_pre=2189 n_ref_event=0 n_req=22117 n_rd=22108 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.4816
n_activity=36262 dram_eff=0.6097
bk0: 1428a 39084i bk1: 1440a 38985i bk2: 1416a 38404i bk3: 1454a 39465i bk4: 1396a 39208i bk5: 1396a 38794i bk6: 1358a 40061i bk7: 1340a 38834i bk8: 1404a 37595i bk9: 1376a 38680i bk10: 1369a 38281i bk11: 1354a 38657i bk12: 1361a 38998i bk13: 1336a 38913i bk14: 1340a 39031i bk15: 1340a 39779i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900271
Row_Buffer_Locality_read = 0.900271
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 4.184151
Bank_Level_Parallism_Col = 3.387376
Bank_Level_Parallism_Ready = 2.340374
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.388659 

BW Util details:
bwutil = 0.481582 
total_CMD = 45907 
util_bw = 22108 
Wasted_Col = 6975 
Wasted_Row = 2907 
Idle = 13917 

BW Util Bottlenecks: 
RCDc_limit = 7604 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3542 
rwq = 0 
CCDLc_limit_alone = 3542 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45907 
n_nop = 22427 
Read = 22108 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2204 
n_pre = 2189 
n_ref = 0 
n_req = 22117 
total_req = 22108 

Dual Bus Interface Util: 
issued_total_row = 4393 
issued_total_col = 22108 
Row_Bus_Util =  0.095693 
CoL_Bus_Util = 0.481582 
Either_Row_CoL_Bus_Util = 0.511469 
Issued_on_Two_Bus_Simul_Util = 0.065807 
issued_two_Eff = 0.128663 
queue_avg = 14.234256 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.2343
Memory Partition 19: 
Cache L2_bank_038:

Cache L2_bank_039:

In Dram Latency Queue (total = 247): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45907 n_nop=22745 n_act=2057 n_pre=2041 n_ref_event=0 n_req=21861 n_rd=21861 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.4762
n_activity=37192 dram_eff=0.5878
bk0: 1432a 38864i bk1: 1416a 39054i bk2: 1420a 39530i bk3: 1420a 38900i bk4: 1364a 39061i bk5: 1380a 39255i bk6: 1360a 40014i bk7: 1300a 39601i bk8: 1380a 38628i bk9: 1331a 38982i bk10: 1366a 38521i bk11: 1350a 38624i bk12: 1344a 38855i bk13: 1340a 38263i bk14: 1332a 39467i bk15: 1326a 39098i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.905905
Row_Buffer_Locality_read = 0.905905
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 4.099134
Bank_Level_Parallism_Col = 3.387918
Bank_Level_Parallism_Ready = 2.419880
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.334122 

BW Util details:
bwutil = 0.476202 
total_CMD = 45907 
util_bw = 21861 
Wasted_Col = 7144 
Wasted_Row = 3113 
Idle = 13789 

BW Util Bottlenecks: 
RCDc_limit = 7644 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3697 
rwq = 0 
CCDLc_limit_alone = 3697 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45907 
n_nop = 22745 
Read = 21861 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2057 
n_pre = 2041 
n_ref = 0 
n_req = 21861 
total_req = 21861 

Dual Bus Interface Util: 
issued_total_row = 4098 
issued_total_col = 21861 
Row_Bus_Util =  0.089267 
CoL_Bus_Util = 0.476202 
Either_Row_CoL_Bus_Util = 0.504542 
Issued_on_Two_Bus_Simul_Util = 0.060928 
issued_two_Eff = 0.120758 
queue_avg = 14.405755 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.4058
Memory Partition 20: 
Cache L2_bank_040:

Cache L2_bank_041:

In Dram Latency Queue (total = 244): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45907 n_nop=22595 n_act=2196 n_pre=2181 n_ref_event=0 n_req=21955 n_rd=21950 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.4781
n_activity=37065 dram_eff=0.5922
bk0: 1428a 38910i bk1: 1436a 38343i bk2: 1436a 38758i bk3: 1440a 38811i bk4: 1364a 39208i bk5: 1396a 38498i bk6: 1348a 38990i bk7: 1340a 39353i bk8: 1367a 38774i bk9: 1337a 38421i bk10: 1349a 38440i bk11: 1348a 38550i bk12: 1352a 38167i bk13: 1339a 38318i bk14: 1330a 40210i bk15: 1340a 39470i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.899913
Row_Buffer_Locality_read = 0.899913
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 4.212197
Bank_Level_Parallism_Col = 3.404983
Bank_Level_Parallism_Ready = 2.376902
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.346039 

BW Util details:
bwutil = 0.478141 
total_CMD = 45907 
util_bw = 21950 
Wasted_Col = 7184 
Wasted_Row = 2973 
Idle = 13800 

BW Util Bottlenecks: 
RCDc_limit = 7634 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4019 
rwq = 0 
CCDLc_limit_alone = 4019 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45907 
n_nop = 22595 
Read = 21950 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2196 
n_pre = 2181 
n_ref = 0 
n_req = 21955 
total_req = 21950 

Dual Bus Interface Util: 
issued_total_row = 4377 
issued_total_col = 21950 
Row_Bus_Util =  0.095345 
CoL_Bus_Util = 0.478141 
Either_Row_CoL_Bus_Util = 0.507809 
Issued_on_Two_Bus_Simul_Util = 0.065676 
issued_two_Eff = 0.129333 
queue_avg = 15.404143 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.4041
Memory Partition 21: 
Cache L2_bank_042:

Cache L2_bank_043:

In Dram Latency Queue (total = 232): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45907 n_nop=22638 n_act=2125 n_pre=2110 n_ref_event=0 n_req=22047 n_rd=22030 n_rd_L2_A=0 n_write=0 n_wr_bk=1 bw_util=0.4799
n_activity=35972 dram_eff=0.6124
bk0: 1432a 38653i bk1: 1420a 38737i bk2: 1443a 38576i bk3: 1444a 39673i bk4: 1398a 38872i bk5: 1379a 38815i bk6: 1356a 39078i bk7: 1340a 39008i bk8: 1368a 38906i bk9: 1364a 38579i bk10: 1353a 37732i bk11: 1356a 38207i bk12: 1341a 38594i bk13: 1356a 38200i bk14: 1339a 39048i bk15: 1341a 39511i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.903472
Row_Buffer_Locality_read = 0.903513
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 4.339305
Bank_Level_Parallism_Col = 3.579853
Bank_Level_Parallism_Ready = 2.504108
write_to_read_ratio_blp_rw_average = 0.000913
GrpLevelPara = 2.440428 

BW Util details:
bwutil = 0.479905 
total_CMD = 45907 
util_bw = 22031 
Wasted_Col = 6530 
Wasted_Row = 2862 
Idle = 14484 

BW Util Bottlenecks: 
RCDc_limit = 6934 
RCDWRc_limit = 6 
WTRc_limit = 0 
RTWc_limit = 30 
CCDLc_limit = 3440 
rwq = 0 
CCDLc_limit_alone = 3436 
WTRc_limit_alone = 0 
RTWc_limit_alone = 26 

Commands details: 
total_CMD = 45907 
n_nop = 22638 
Read = 22030 
Write = 0 
L2_Alloc = 0 
L2_WB = 1 
n_act = 2125 
n_pre = 2110 
n_ref = 0 
n_req = 22047 
total_req = 22031 

Dual Bus Interface Util: 
issued_total_row = 4235 
issued_total_col = 22031 
Row_Bus_Util =  0.092252 
CoL_Bus_Util = 0.479905 
Either_Row_CoL_Bus_Util = 0.506873 
Issued_on_Two_Bus_Simul_Util = 0.065284 
issued_two_Eff = 0.128798 
queue_avg = 16.369770 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.3698
Memory Partition 22: 
Cache L2_bank_044:

Cache L2_bank_045:

In Dram Latency Queue (total = 255): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45907 n_nop=22604 n_act=2059 n_pre=2043 n_ref_event=0 n_req=22008 n_rd=22008 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.4794
n_activity=36525 dram_eff=0.6025
bk0: 1404a 38914i bk1: 1420a 39074i bk2: 1444a 39079i bk3: 1444a 38826i bk4: 1404a 39235i bk5: 1388a 39493i bk6: 1348a 38991i bk7: 1328a 39257i bk8: 1356a 39202i bk9: 1336a 39101i bk10: 1344a 38604i bk11: 1384a 38156i bk12: 1339a 38694i bk13: 1376a 38456i bk14: 1348a 39414i bk15: 1345a 39512i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.906443
Row_Buffer_Locality_read = 0.906443
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 4.194214
Bank_Level_Parallism_Col = 3.454892
Bank_Level_Parallism_Ready = 2.442521
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.392590 

BW Util details:
bwutil = 0.479404 
total_CMD = 45907 
util_bw = 22008 
Wasted_Col = 6834 
Wasted_Row = 2752 
Idle = 14313 

BW Util Bottlenecks: 
RCDc_limit = 7313 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3573 
rwq = 0 
CCDLc_limit_alone = 3573 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45907 
n_nop = 22604 
Read = 22008 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2059 
n_pre = 2043 
n_ref = 0 
n_req = 22008 
total_req = 22008 

Dual Bus Interface Util: 
issued_total_row = 4102 
issued_total_col = 22008 
Row_Bus_Util =  0.089355 
CoL_Bus_Util = 0.479404 
Either_Row_CoL_Bus_Util = 0.507613 
Issued_on_Two_Bus_Simul_Util = 0.061145 
issued_two_Eff = 0.120457 
queue_avg = 16.364542 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.3645
Memory Partition 23: 
Cache L2_bank_046:

Cache L2_bank_047:

In Dram Latency Queue (total = 244): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45907 n_nop=22697 n_act=2158 n_pre=2142 n_ref_event=0 n_req=21894 n_rd=21889 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.4768
n_activity=36656 dram_eff=0.5971
bk0: 1408a 38731i bk1: 1428a 38315i bk2: 1437a 38470i bk3: 1416a 39283i bk4: 1392a 38943i bk5: 1356a 39075i bk6: 1368a 38434i bk7: 1312a 39203i bk8: 1368a 38560i bk9: 1324a 39052i bk10: 1358a 38057i bk11: 1348a 38191i bk12: 1336a 37816i bk13: 1354a 38725i bk14: 1336a 39323i bk15: 1348a 38978i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.901370
Row_Buffer_Locality_read = 0.901370
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 4.325675
Bank_Level_Parallism_Col = 3.540462
Bank_Level_Parallism_Ready = 2.509160
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.402183 

BW Util details:
bwutil = 0.476812 
total_CMD = 45907 
util_bw = 21889 
Wasted_Col = 7061 
Wasted_Row = 2778 
Idle = 14179 

BW Util Bottlenecks: 
RCDc_limit = 7436 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3828 
rwq = 0 
CCDLc_limit_alone = 3828 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45907 
n_nop = 22697 
Read = 21889 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2158 
n_pre = 2142 
n_ref = 0 
n_req = 21894 
total_req = 21889 

Dual Bus Interface Util: 
issued_total_row = 4300 
issued_total_col = 21889 
Row_Bus_Util =  0.093668 
CoL_Bus_Util = 0.476812 
Either_Row_CoL_Bus_Util = 0.505587 
Issued_on_Two_Bus_Simul_Util = 0.064892 
issued_two_Eff = 0.128350 
queue_avg = 16.017731 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.0177
Memory Partition 24: 
Cache L2_bank_048:

Cache L2_bank_049:

In Dram Latency Queue (total = 235): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45907 n_nop=22725 n_act=2193 n_pre=2177 n_ref_event=0 n_req=21828 n_rd=21817 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.4752
n_activity=36939 dram_eff=0.5906
bk0: 1410a 38933i bk1: 1420a 38133i bk2: 1428a 38921i bk3: 1416a 38558i bk4: 1376a 39106i bk5: 1354a 38815i bk6: 1372a 38742i bk7: 1304a 38896i bk8: 1372a 38793i bk9: 1312a 38490i bk10: 1364a 38127i bk11: 1345a 37961i bk12: 1340a 38530i bk13: 1336a 38077i bk14: 1324a 38966i bk15: 1344a 39098i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.899487
Row_Buffer_Locality_read = 0.899487
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 4.355650
Bank_Level_Parallism_Col = 3.549025
Bank_Level_Parallism_Ready = 2.522941
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.410406 

BW Util details:
bwutil = 0.475243 
total_CMD = 45907 
util_bw = 21817 
Wasted_Col = 7091 
Wasted_Row = 2817 
Idle = 14182 

BW Util Bottlenecks: 
RCDc_limit = 7808 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3666 
rwq = 0 
CCDLc_limit_alone = 3666 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45907 
n_nop = 22725 
Read = 21817 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2193 
n_pre = 2177 
n_ref = 0 
n_req = 21828 
total_req = 21817 

Dual Bus Interface Util: 
issued_total_row = 4370 
issued_total_col = 21817 
Row_Bus_Util =  0.095192 
CoL_Bus_Util = 0.475243 
Either_Row_CoL_Bus_Util = 0.504977 
Issued_on_Two_Bus_Simul_Util = 0.065458 
issued_two_Eff = 0.129626 
queue_avg = 16.678873 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.6789
Memory Partition 25: 
Cache L2_bank_050:

Cache L2_bank_051:

In Dram Latency Queue (total = 249): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45907 n_nop=22621 n_act=2042 n_pre=2026 n_ref_event=0 n_req=21966 n_rd=21963 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.4784
n_activity=36559 dram_eff=0.6008
bk0: 1420a 38914i bk1: 1436a 39179i bk2: 1416a 39693i bk3: 1448a 38950i bk4: 1366a 38712i bk5: 1384a 39344i bk6: 1364a 39334i bk7: 1304a 39498i bk8: 1384a 37964i bk9: 1332a 39278i bk10: 1368a 38850i bk11: 1352a 38898i bk12: 1360a 38866i bk13: 1341a 38567i bk14: 1336a 39337i bk15: 1352a 39764i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.907034
Row_Buffer_Locality_read = 0.907034
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 4.106150
Bank_Level_Parallism_Col = 3.408726
Bank_Level_Parallism_Ready = 2.414788
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.396395 

BW Util details:
bwutil = 0.478424 
total_CMD = 45907 
util_bw = 21963 
Wasted_Col = 6945 
Wasted_Row = 3075 
Idle = 13924 

BW Util Bottlenecks: 
RCDc_limit = 7353 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3522 
rwq = 0 
CCDLc_limit_alone = 3522 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45907 
n_nop = 22621 
Read = 21963 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2042 
n_pre = 2026 
n_ref = 0 
n_req = 21966 
total_req = 21963 

Dual Bus Interface Util: 
issued_total_row = 4068 
issued_total_col = 21963 
Row_Bus_Util =  0.088614 
CoL_Bus_Util = 0.478424 
Either_Row_CoL_Bus_Util = 0.507243 
Issued_on_Two_Bus_Simul_Util = 0.059795 
issued_two_Eff = 0.117882 
queue_avg = 17.433790 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=17.4338
Memory Partition 26: 
Cache L2_bank_052:

Cache L2_bank_053:

In Dram Latency Queue (total = 245): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45907 n_nop=22576 n_act=2125 n_pre=2110 n_ref_event=0 n_req=22077 n_rd=22074 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.4808
n_activity=36630 dram_eff=0.6026
bk0: 1432a 39302i bk1: 1436a 38437i bk2: 1414a 39194i bk3: 1444a 38827i bk4: 1372a 39216i bk5: 1411a 38332i bk6: 1356a 38332i bk7: 1368a 38740i bk8: 1348a 38768i bk9: 1384a 37804i bk10: 1349a 38584i bk11: 1372a 37778i bk12: 1352a 38459i bk13: 1344a 38219i bk14: 1344a 39684i bk15: 1348a 39403i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.903696
Row_Buffer_Locality_read = 0.903696
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 4.303280
Bank_Level_Parallism_Col = 3.556499
Bank_Level_Parallism_Ready = 2.535608
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.435433 

BW Util details:
bwutil = 0.480842 
total_CMD = 45907 
util_bw = 22074 
Wasted_Col = 6943 
Wasted_Row = 2937 
Idle = 13953 

BW Util Bottlenecks: 
RCDc_limit = 7215 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3525 
rwq = 0 
CCDLc_limit_alone = 3525 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45907 
n_nop = 22576 
Read = 22074 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2125 
n_pre = 2110 
n_ref = 0 
n_req = 22077 
total_req = 22074 

Dual Bus Interface Util: 
issued_total_row = 4235 
issued_total_col = 22074 
Row_Bus_Util =  0.092252 
CoL_Bus_Util = 0.480842 
Either_Row_CoL_Bus_Util = 0.508223 
Issued_on_Two_Bus_Simul_Util = 0.064870 
issued_two_Eff = 0.127641 
queue_avg = 17.895397 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=17.8954
Memory Partition 27: 
Cache L2_bank_054:

Cache L2_bank_055:

In Dram Latency Queue (total = 206): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45907 n_nop=22546 n_act=2241 n_pre=2226 n_ref_event=0 n_req=21949 n_rd=21941 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.4779
n_activity=37146 dram_eff=0.5907
bk0: 1428a 38765i bk1: 1427a 38749i bk2: 1412a 39401i bk3: 1436a 38279i bk4: 1352a 38915i bk5: 1388a 38824i bk6: 1364a 38522i bk7: 1345a 39214i bk8: 1368a 38566i bk9: 1353a 38527i bk10: 1358a 38914i bk11: 1354a 38279i bk12: 1340a 38891i bk13: 1336a 38485i bk14: 1336a 39400i bk15: 1344a 39004i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.897831
Row_Buffer_Locality_read = 0.897831
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 4.223239
Bank_Level_Parallism_Col = 3.409100
Bank_Level_Parallism_Ready = 2.358689
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.393979 

BW Util details:
bwutil = 0.477945 
total_CMD = 45907 
util_bw = 21941 
Wasted_Col = 7119 
Wasted_Row = 3076 
Idle = 13771 

BW Util Bottlenecks: 
RCDc_limit = 7795 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3780 
rwq = 0 
CCDLc_limit_alone = 3780 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45907 
n_nop = 22546 
Read = 21941 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2241 
n_pre = 2226 
n_ref = 0 
n_req = 21949 
total_req = 21941 

Dual Bus Interface Util: 
issued_total_row = 4467 
issued_total_col = 21941 
Row_Bus_Util =  0.097305 
CoL_Bus_Util = 0.477945 
Either_Row_CoL_Bus_Util = 0.508877 
Issued_on_Two_Bus_Simul_Util = 0.066373 
issued_two_Eff = 0.130431 
queue_avg = 17.906855 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=17.9069
Memory Partition 28: 
Cache L2_bank_056:

Cache L2_bank_057:

In Dram Latency Queue (total = 177): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45907 n_nop=22808 n_act=2106 n_pre=2090 n_ref_event=0 n_req=21921 n_rd=21920 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.4775
n_activity=36449 dram_eff=0.6014
bk0: 1424a 38536i bk1: 1396a 39130i bk2: 1416a 39232i bk3: 1420a 38543i bk4: 1360a 39256i bk5: 1368a 39120i bk6: 1352a 39848i bk7: 1344a 39459i bk8: 1364a 38645i bk9: 1372a 38749i bk10: 1376a 38435i bk11: 1360a 38434i bk12: 1345a 38225i bk13: 1347a 39407i bk14: 1340a 39363i bk15: 1336a 39512i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.903923
Row_Buffer_Locality_read = 0.903923
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 4.274179
Bank_Level_Parallism_Col = 3.473620
Bank_Level_Parallism_Ready = 2.404608
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.438531 

BW Util details:
bwutil = 0.477487 
total_CMD = 45907 
util_bw = 21920 
Wasted_Col = 6408 
Wasted_Row = 2681 
Idle = 14898 

BW Util Bottlenecks: 
RCDc_limit = 6702 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3313 
rwq = 0 
CCDLc_limit_alone = 3313 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45907 
n_nop = 22808 
Read = 21920 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2106 
n_pre = 2090 
n_ref = 0 
n_req = 21921 
total_req = 21920 

Dual Bus Interface Util: 
issued_total_row = 4196 
issued_total_col = 21920 
Row_Bus_Util =  0.091402 
CoL_Bus_Util = 0.477487 
Either_Row_CoL_Bus_Util = 0.503169 
Issued_on_Two_Bus_Simul_Util = 0.065720 
issued_two_Eff = 0.130612 
queue_avg = 17.099026 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=17.099
Memory Partition 29: 
Cache L2_bank_058:

Cache L2_bank_059:

In Dram Latency Queue (total = 183): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45907 n_nop=22630 n_act=2090 n_pre=2074 n_ref_event=0 n_req=22019 n_rd=22018 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.4796
n_activity=36561 dram_eff=0.6022
bk0: 1424a 38174i bk1: 1412a 38754i bk2: 1448a 38873i bk3: 1408a 39111i bk4: 1376a 39447i bk5: 1364a 38677i bk6: 1368a 38703i bk7: 1348a 38902i bk8: 1396a 38722i bk9: 1380a 38548i bk10: 1342a 38444i bk11: 1373a 38088i bk12: 1334a 38388i bk13: 1365a 38055i bk14: 1336a 39143i bk15: 1344a 39042i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.905082
Row_Buffer_Locality_read = 0.905082
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 4.359488
Bank_Level_Parallism_Col = 3.641306
Bank_Level_Parallism_Ready = 2.607685
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.465908 

BW Util details:
bwutil = 0.479622 
total_CMD = 45907 
util_bw = 22018 
Wasted_Col = 6609 
Wasted_Row = 2904 
Idle = 14376 

BW Util Bottlenecks: 
RCDc_limit = 7165 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3355 
rwq = 0 
CCDLc_limit_alone = 3355 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45907 
n_nop = 22630 
Read = 22018 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2090 
n_pre = 2074 
n_ref = 0 
n_req = 22019 
total_req = 22018 

Dual Bus Interface Util: 
issued_total_row = 4164 
issued_total_col = 22018 
Row_Bus_Util =  0.090705 
CoL_Bus_Util = 0.479622 
Either_Row_CoL_Bus_Util = 0.507047 
Issued_on_Two_Bus_Simul_Util = 0.063280 
issued_two_Eff = 0.124801 
queue_avg = 17.871458 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=17.8715
Memory Partition 30: 
Cache L2_bank_060:

Cache L2_bank_061:

In Dram Latency Queue (total = 206): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45907 n_nop=22664 n_act=2111 n_pre=2096 n_ref_event=0 n_req=22090 n_rd=22075 n_rd_L2_A=0 n_write=0 n_wr_bk=11 bw_util=0.4811
n_activity=36151 dram_eff=0.6109
bk0: 1424a 38048i bk1: 1420a 38663i bk2: 1436a 38738i bk3: 1420a 38923i bk4: 1408a 39001i bk5: 1368a 38978i bk6: 1380a 38672i bk7: 1344a 39322i bk8: 1408a 38034i bk9: 1368a 38585i bk10: 1364a 38835i bk11: 1361a 38145i bk12: 1341a 38991i bk13: 1349a 38481i bk14: 1336a 39303i bk15: 1348a 39137i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904352
Row_Buffer_Locality_read = 0.904425
Row_Buffer_Locality_write = 0.500000
Bank_Level_Parallism = 4.441611
Bank_Level_Parallism_Col = 3.609604
Bank_Level_Parallism_Ready = 2.476094
write_to_read_ratio_blp_rw_average = 0.012396
GrpLevelPara = 2.486934 

BW Util details:
bwutil = 0.481103 
total_CMD = 45907 
util_bw = 22086 
Wasted_Col = 6203 
Wasted_Row = 2496 
Idle = 15122 

BW Util Bottlenecks: 
RCDc_limit = 6430 
RCDWRc_limit = 8 
WTRc_limit = 15 
RTWc_limit = 190 
CCDLc_limit = 3358 
rwq = 0 
CCDLc_limit_alone = 3342 
WTRc_limit_alone = 15 
RTWc_limit_alone = 174 

Commands details: 
total_CMD = 45907 
n_nop = 22664 
Read = 22075 
Write = 0 
L2_Alloc = 0 
L2_WB = 11 
n_act = 2111 
n_pre = 2096 
n_ref = 0 
n_req = 22090 
total_req = 22086 

Dual Bus Interface Util: 
issued_total_row = 4207 
issued_total_col = 22086 
Row_Bus_Util =  0.091642 
CoL_Bus_Util = 0.481103 
Either_Row_CoL_Bus_Util = 0.506306 
Issued_on_Two_Bus_Simul_Util = 0.066439 
issued_two_Eff = 0.131222 
queue_avg = 19.435490 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=19.4355
Memory Partition 31: 
Cache L2_bank_062:

Cache L2_bank_063:

In Dram Latency Queue (total = 246): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45907 n_nop=22717 n_act=2133 n_pre=2118 n_ref_event=0 n_req=22031 n_rd=22023 n_rd_L2_A=0 n_write=0 n_wr_bk=15 bw_util=0.4801
n_activity=37157 dram_eff=0.5931
bk0: 1424a 36832i bk1: 1432a 38321i bk2: 1432a 38813i bk3: 1441a 38835i bk4: 1376a 39040i bk5: 1380a 39015i bk6: 1356a 38995i bk7: 1348a 38460i bk8: 1376a 38172i bk9: 1360a 38584i bk10: 1368a 38432i bk11: 1359a 38042i bk12: 1346a 38457i bk13: 1344a 38236i bk14: 1333a 39704i bk15: 1348a 39130i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.903123
Row_Buffer_Locality_read = 0.903242
Row_Buffer_Locality_write = 0.250000
Bank_Level_Parallism = 4.399577
Bank_Level_Parallism_Col = 3.664798
Bank_Level_Parallism_Ready = 2.553272
write_to_read_ratio_blp_rw_average = 0.018690
GrpLevelPara = 2.494040 

BW Util details:
bwutil = 0.480058 
total_CMD = 45907 
util_bw = 22038 
Wasted_Col = 6595 
Wasted_Row = 3068 
Idle = 14206 

BW Util Bottlenecks: 
RCDc_limit = 6602 
RCDWRc_limit = 3 
WTRc_limit = 16 
RTWc_limit = 287 
CCDLc_limit = 3310 
rwq = 0 
CCDLc_limit_alone = 3291 
WTRc_limit_alone = 16 
RTWc_limit_alone = 268 

Commands details: 
total_CMD = 45907 
n_nop = 22717 
Read = 22023 
Write = 0 
L2_Alloc = 0 
L2_WB = 15 
n_act = 2133 
n_pre = 2118 
n_ref = 0 
n_req = 22031 
total_req = 22038 

Dual Bus Interface Util: 
issued_total_row = 4251 
issued_total_col = 22038 
Row_Bus_Util =  0.092600 
CoL_Bus_Util = 0.480058 
Either_Row_CoL_Bus_Util = 0.505152 
Issued_on_Two_Bus_Simul_Util = 0.067506 
issued_two_Eff = 0.133635 
queue_avg = 19.794563 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=19.7946

========= L2 cache stats =========
L2_cache_bank[0]: Access = 15198, Miss = 11306, Miss_rate = 0.744, Pending_hits = 15, Reservation_fails = 4645
L2_cache_bank[1]: Access = 15560, Miss = 11402, Miss_rate = 0.733, Pending_hits = 16, Reservation_fails = 3403
L2_cache_bank[2]: Access = 15066, Miss = 11335, Miss_rate = 0.752, Pending_hits = 12, Reservation_fails = 2212
L2_cache_bank[3]: Access = 15438, Miss = 11379, Miss_rate = 0.737, Pending_hits = 29, Reservation_fails = 11313
L2_cache_bank[4]: Access = 14756, Miss = 11293, Miss_rate = 0.765, Pending_hits = 22, Reservation_fails = 2111
L2_cache_bank[5]: Access = 15422, Miss = 11359, Miss_rate = 0.737, Pending_hits = 23, Reservation_fails = 9778
L2_cache_bank[6]: Access = 15058, Miss = 11267, Miss_rate = 0.748, Pending_hits = 10, Reservation_fails = 6029
L2_cache_bank[7]: Access = 15019, Miss = 11227, Miss_rate = 0.748, Pending_hits = 26, Reservation_fails = 6200
L2_cache_bank[8]: Access = 14954, Miss = 11255, Miss_rate = 0.753, Pending_hits = 14, Reservation_fails = 2875
L2_cache_bank[9]: Access = 15346, Miss = 11364, Miss_rate = 0.741, Pending_hits = 22, Reservation_fails = 5632
L2_cache_bank[10]: Access = 15200, Miss = 11353, Miss_rate = 0.747, Pending_hits = 18, Reservation_fails = 6467
L2_cache_bank[11]: Access = 15710, Miss = 11454, Miss_rate = 0.729, Pending_hits = 15, Reservation_fails = 3347
L2_cache_bank[12]: Access = 14903, Miss = 11303, Miss_rate = 0.758, Pending_hits = 13, Reservation_fails = 5315
L2_cache_bank[13]: Access = 15490, Miss = 11386, Miss_rate = 0.735, Pending_hits = 16, Reservation_fails = 1683
L2_cache_bank[14]: Access = 14782, Miss = 11211, Miss_rate = 0.758, Pending_hits = 14, Reservation_fails = 3248
L2_cache_bank[15]: Access = 15207, Miss = 11272, Miss_rate = 0.741, Pending_hits = 12, Reservation_fails = 836
L2_cache_bank[16]: Access = 14723, Miss = 11251, Miss_rate = 0.764, Pending_hits = 13, Reservation_fails = 4075
L2_cache_bank[17]: Access = 15370, Miss = 11309, Miss_rate = 0.736, Pending_hits = 7, Reservation_fails = 2496
L2_cache_bank[18]: Access = 14689, Miss = 11305, Miss_rate = 0.770, Pending_hits = 23, Reservation_fails = 2651
L2_cache_bank[19]: Access = 15773, Miss = 11379, Miss_rate = 0.721, Pending_hits = 9, Reservation_fails = 7703
L2_cache_bank[20]: Access = 14811, Miss = 11332, Miss_rate = 0.765, Pending_hits = 10, Reservation_fails = 2222
L2_cache_bank[21]: Access = 15778, Miss = 11341, Miss_rate = 0.719, Pending_hits = 18, Reservation_fails = 4264
L2_cache_bank[22]: Access = 14901, Miss = 11347, Miss_rate = 0.761, Pending_hits = 23, Reservation_fails = 1637
L2_cache_bank[23]: Access = 15430, Miss = 11159, Miss_rate = 0.723, Pending_hits = 12, Reservation_fails = 2378
L2_cache_bank[24]: Access = 15774, Miss = 11270, Miss_rate = 0.714, Pending_hits = 14, Reservation_fails = 2638
L2_cache_bank[25]: Access = 15129, Miss = 11120, Miss_rate = 0.735, Pending_hits = 17, Reservation_fails = 419
L2_cache_bank[26]: Access = 15537, Miss = 11294, Miss_rate = 0.727, Pending_hits = 23, Reservation_fails = 1977
L2_cache_bank[27]: Access = 15252, Miss = 11244, Miss_rate = 0.737, Pending_hits = 14, Reservation_fails = 729
L2_cache_bank[28]: Access = 15421, Miss = 11346, Miss_rate = 0.736, Pending_hits = 5, Reservation_fails = 374
L2_cache_bank[29]: Access = 15367, Miss = 11299, Miss_rate = 0.735, Pending_hits = 12, Reservation_fails = 1207
L2_cache_bank[30]: Access = 15576, Miss = 11268, Miss_rate = 0.723, Pending_hits = 12, Reservation_fails = 970
L2_cache_bank[31]: Access = 15395, Miss = 11324, Miss_rate = 0.736, Pending_hits = 13, Reservation_fails = 2733
L2_cache_bank[32]: Access = 15477, Miss = 11313, Miss_rate = 0.731, Pending_hits = 19, Reservation_fails = 1271
L2_cache_bank[33]: Access = 15481, Miss = 11291, Miss_rate = 0.729, Pending_hits = 10, Reservation_fails = 3036
L2_cache_bank[34]: Access = 15525, Miss = 11353, Miss_rate = 0.731, Pending_hits = 10, Reservation_fails = 3154
L2_cache_bank[35]: Access = 15250, Miss = 11257, Miss_rate = 0.738, Pending_hits = 11, Reservation_fails = 2703
L2_cache_bank[36]: Access = 15338, Miss = 11334, Miss_rate = 0.739, Pending_hits = 4, Reservation_fails = 3021
L2_cache_bank[37]: Access = 15426, Miss = 11307, Miss_rate = 0.733, Pending_hits = 8, Reservation_fails = 962
L2_cache_bank[38]: Access = 15248, Miss = 11280, Miss_rate = 0.740, Pending_hits = 7, Reservation_fails = 126
L2_cache_bank[39]: Access = 15244, Miss = 11173, Miss_rate = 0.733, Pending_hits = 10, Reservation_fails = 418
L2_cache_bank[40]: Access = 15379, Miss = 11260, Miss_rate = 0.732, Pending_hits = 17, Reservation_fails = 2324
L2_cache_bank[41]: Access = 15230, Miss = 11302, Miss_rate = 0.742, Pending_hits = 5, Reservation_fails = 2385
L2_cache_bank[42]: Access = 15468, Miss = 11295, Miss_rate = 0.730, Pending_hits = 13, Reservation_fails = 613
L2_cache_bank[43]: Access = 15173, Miss = 11315, Miss_rate = 0.746, Pending_hits = 7, Reservation_fails = 1620
L2_cache_bank[44]: Access = 15303, Miss = 11285, Miss_rate = 0.737, Pending_hits = 15, Reservation_fails = 2203
L2_cache_bank[45]: Access = 15282, Miss = 11303, Miss_rate = 0.740, Pending_hits = 10, Reservation_fails = 1550
L2_cache_bank[46]: Access = 15175, Miss = 11220, Miss_rate = 0.739, Pending_hits = 24, Reservation_fails = 2787
L2_cache_bank[47]: Access = 15083, Miss = 11220, Miss_rate = 0.744, Pending_hits = 7, Reservation_fails = 2753
L2_cache_bank[48]: Access = 15224, Miss = 11276, Miss_rate = 0.741, Pending_hits = 20, Reservation_fails = 3034
L2_cache_bank[49]: Access = 15061, Miss = 11127, Miss_rate = 0.739, Pending_hits = 7, Reservation_fails = 3454
L2_cache_bank[50]: Access = 15471, Miss = 11319, Miss_rate = 0.732, Pending_hits = 17, Reservation_fails = 2036
L2_cache_bank[51]: Access = 15031, Miss = 11265, Miss_rate = 0.749, Pending_hits = 17, Reservation_fails = 4299
L2_cache_bank[52]: Access = 15407, Miss = 11288, Miss_rate = 0.733, Pending_hits = 15, Reservation_fails = 3430
L2_cache_bank[53]: Access = 15146, Miss = 11355, Miss_rate = 0.750, Pending_hits = 18, Reservation_fails = 3836
L2_cache_bank[54]: Access = 15253, Miss = 11218, Miss_rate = 0.735, Pending_hits = 18, Reservation_fails = 1573
L2_cache_bank[55]: Access = 15144, Miss = 11217, Miss_rate = 0.741, Pending_hits = 15, Reservation_fails = 4821
L2_cache_bank[56]: Access = 15283, Miss = 11197, Miss_rate = 0.733, Pending_hits = 17, Reservation_fails = 747
L2_cache_bank[57]: Access = 15168, Miss = 11161, Miss_rate = 0.736, Pending_hits = 8, Reservation_fails = 616
L2_cache_bank[58]: Access = 15334, Miss = 11252, Miss_rate = 0.734, Pending_hits = 9, Reservation_fails = 1350
L2_cache_bank[59]: Access = 14997, Miss = 11210, Miss_rate = 0.747, Pending_hits = 17, Reservation_fails = 1914
L2_cache_bank[60]: Access = 15417, Miss = 11407, Miss_rate = 0.740, Pending_hits = 23, Reservation_fails = 5231
L2_cache_bank[61]: Access = 15021, Miss = 11218, Miss_rate = 0.747, Pending_hits = 7, Reservation_fails = 1809
L2_cache_bank[62]: Access = 15469, Miss = 11420, Miss_rate = 0.738, Pending_hits = 23, Reservation_fails = 7418
L2_cache_bank[63]: Access = 15299, Miss = 11335, Miss_rate = 0.741, Pending_hits = 10, Reservation_fails = 4226
L2_total_cache_accesses = 976842
L2_total_cache_misses = 722527
L2_total_cache_miss_rate = 0.7397
L2_total_cache_pending_hits = 920
L2_total_cache_reservation_fails = 194287
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 244461
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 920
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 177889
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 194287
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 533109
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 8934
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2271
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 9258
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 956379
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 20463
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 194287
L2_cache_data_port_util = 0.065
L2_cache_fill_port_util = 0.180

icnt_total_pkts_mem_to_simt=1167803
icnt_total_pkts_simt_to_mem=1182658
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 1182658
Req_Network_cycles = 61137
Req_Network_injected_packets_per_cycle =      19.3444 
Req_Network_conflicts_per_cycle =      20.9041
Req_Network_conflicts_per_cycle_util =      22.9615
Req_Bank_Level_Parallism =      21.2460
Req_Network_in_buffer_full_per_cycle =       0.3364
Req_Network_in_buffer_avg_util =      44.8188
Req_Network_out_buffer_full_per_cycle =       0.4606
Req_Network_out_buffer_avg_util =     103.8563

Reply_Network_injected_packets_num = 1167855
Reply_Network_cycles = 61137
Reply_Network_injected_packets_per_cycle =       19.1023
Reply_Network_conflicts_per_cycle =        5.0591
Reply_Network_conflicts_per_cycle_util =       5.5848
Reply_Bank_Level_Parallism =      21.0867
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.2199
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.2388
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 9 min, 42 sec (582 sec)
gpgpu_simulation_rate = 74263 (inst/sec)
gpgpu_simulation_rate = 105 (cycle/sec)
gpgpu_silicon_slowdown = 10780952x
GPGPU-Sim: *** simulation thread exiting ***
GPGPU-Sim: ** break due to reaching the maximum cycles (or instructions) **
GPGPU-Sim: *** exit detected ***
