0.7
2020.2
May 22 2024
19:03:11
C:/Users/pasir/Desktop/FPGA_Projects/Full_Adder/full_adder.sv,1719414706,systemVerilog,,C:/Users/pasir/Desktop/FPGA_Projects/Full_Adder/n_adder.sv,,full_adder,,uvm,,,,,,
C:/Users/pasir/Desktop/FPGA_Projects/Full_Adder/full_adder_tb.sv,1719416274,systemVerilog,,,,full_adder_tb,,uvm,,,,,,
C:/Users/pasir/Desktop/FPGA_Projects/Full_Adder/n_adder.sv,1719416053,systemVerilog,,C:/Users/pasir/Desktop/FPGA_Projects/Full_Adder/n_adder_tb.sv,,n_adder,,uvm,,,,,,
C:/Users/pasir/Desktop/FPGA_Projects/Full_Adder/n_adder_tb.sv,1719419020,systemVerilog,,,,n_adder_tb,,uvm,,,,,,
C:/Users/pasir/Desktop/FPGA_Projects/Full_Adder/project_1/project_1.sim/sim_1/behav/xsim/glbl.v,1708598507,verilog,,,,glbl,,uvm,,,,,,
