Analysis & Synthesis report for tbs_core_ethernet_board
Mon Mar 24 16:40:37 2025
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |tbs_core_ethernet_board|tbs_core_ethernet:tbs_core_0|state
 10. State Machine - |tbs_core_ethernet_board|tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|ethernet_rx:ethernet_rx_entity|ethernet_rx_controller:ethernet_rx_controller_0|current_state
 11. State Machine - |tbs_core_ethernet_board|tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|current_state
 12. State Machine - |tbs_core_ethernet_board|tbs_core_ethernet:tbs_core_0|uart:uart_0|uart_rx:uart_rx_0|rx_state
 13. State Machine - |tbs_core_ethernet_board|tbs_core_ethernet:tbs_core_0|uart:uart_0|uart_tx:uart_tx_0|tx_state
 14. State Machine - |tbs_core_ethernet_board|tbs_core_ethernet:tbs_core_0|debouncer:debouncer_6|state
 15. State Machine - |tbs_core_ethernet_board|tbs_core_ethernet:tbs_core_0|debouncer:debouncer_5|state
 16. State Machine - |tbs_core_ethernet_board|tbs_core_ethernet:tbs_core_0|debouncer:debouncer_4|state
 17. State Machine - |tbs_core_ethernet_board|tbs_core_ethernet:tbs_core_0|debouncer:debouncer_3|state
 18. State Machine - |tbs_core_ethernet_board|tbs_core_ethernet:tbs_core_0|debouncer:debouncer_2|state
 19. State Machine - |tbs_core_ethernet_board|tbs_core_ethernet:tbs_core_0|debouncer:debouncer_1|state
 20. State Machine - |tbs_core_ethernet_board|tbs_core_ethernet:tbs_core_0|debouncer:debouncer_0|state
 21. Registers Removed During Synthesis
 22. Removed Registers Triggering Further Register Optimizations
 23. General Register Statistics
 24. Inverted Register Statistics
 25. Registers Packed Into Inferred Megafunctions
 26. Multiplexer Restructuring Statistics (Restructuring Performed)
 27. Source assignments for tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_storage:eth_ram_tx|dual_ram:tx_ram|altsyncram:mem_rtl_0|altsyncram_qji1:auto_generated
 28. Source assignments for tbs_core_ethernet:tbs_core_0|spike_memory:spike_memory_0|dual_ram:\gen_dual_ram:dual_ram_0|altsyncram:mem_rtl_0|altsyncram_gmi1:auto_generated
 29. Source assignments for tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|cyclicShift:header_shift_register|altshift_taps:shiftRegister_rtl_0|shift_taps_vsv:auto_generated|altsyncram_pcc1:altsyncram5
 30. Source assignments for tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|cyclicShift:header_shift_register|altshift_taps:shiftRegister_rtl_0|shift_taps_vsv:auto_generated|cntr_h1h:cntr6
 31. Parameter Settings for User Entity Instance: tbs_core_ethernet:tbs_core_0
 32. Parameter Settings for User Entity Instance: tbs_core_ethernet:tbs_core_0|sync_chain:sync_chain_0
 33. Parameter Settings for User Entity Instance: tbs_core_ethernet:tbs_core_0|sync_chain:sync_chain_2
 34. Parameter Settings for User Entity Instance: tbs_core_ethernet:tbs_core_0|debouncer:debouncer_0
 35. Parameter Settings for User Entity Instance: tbs_core_ethernet:tbs_core_0|debouncer:debouncer_0|sync_chain:sync_chain_0
 36. Parameter Settings for User Entity Instance: tbs_core_ethernet:tbs_core_0|debouncer:debouncer_1
 37. Parameter Settings for User Entity Instance: tbs_core_ethernet:tbs_core_0|debouncer:debouncer_1|sync_chain:sync_chain_0
 38. Parameter Settings for User Entity Instance: tbs_core_ethernet:tbs_core_0|debouncer:debouncer_2
 39. Parameter Settings for User Entity Instance: tbs_core_ethernet:tbs_core_0|debouncer:debouncer_2|sync_chain:sync_chain_0
 40. Parameter Settings for User Entity Instance: tbs_core_ethernet:tbs_core_0|debouncer:debouncer_3
 41. Parameter Settings for User Entity Instance: tbs_core_ethernet:tbs_core_0|debouncer:debouncer_3|sync_chain:sync_chain_0
 42. Parameter Settings for User Entity Instance: tbs_core_ethernet:tbs_core_0|debouncer:debouncer_4
 43. Parameter Settings for User Entity Instance: tbs_core_ethernet:tbs_core_0|debouncer:debouncer_4|sync_chain:sync_chain_0
 44. Parameter Settings for User Entity Instance: tbs_core_ethernet:tbs_core_0|debouncer:debouncer_5
 45. Parameter Settings for User Entity Instance: tbs_core_ethernet:tbs_core_0|debouncer:debouncer_5|sync_chain:sync_chain_0
 46. Parameter Settings for User Entity Instance: tbs_core_ethernet:tbs_core_0|debouncer:debouncer_6
 47. Parameter Settings for User Entity Instance: tbs_core_ethernet:tbs_core_0|debouncer:debouncer_6|sync_chain:sync_chain_0
 48. Parameter Settings for User Entity Instance: tbs_core_ethernet:tbs_core_0|sync_chain:sync_chain_1
 49. Parameter Settings for User Entity Instance: tbs_core_ethernet:tbs_core_0|adaptive_threshold_control:adaptive_ctrl_0
 50. Parameter Settings for User Entity Instance: tbs_core_ethernet:tbs_core_0|adaptive_threshold_control:adaptive_ctrl_0|spike_shift_reg:spike_shift_reg_0
 51. Parameter Settings for User Entity Instance: tbs_core_ethernet:tbs_core_0|adaptive_threshold_control:adaptive_ctrl_0|weyls_discrepancy:weyls_discrepancy_0
 52. Parameter Settings for User Entity Instance: tbs_core_ethernet:tbs_core_0|adaptive_threshold_control:adaptive_ctrl_0|weyls_discrepancy:weyls_discrepancy_0|spike_2_thermocode:\gen_spike_2_tc:0:spike_2_tc
 53. Parameter Settings for User Entity Instance: tbs_core_ethernet:tbs_core_0|adaptive_threshold_control:adaptive_ctrl_0|weyls_discrepancy:weyls_discrepancy_0|spike_2_thermocode:\gen_spike_2_tc:1:spike_2_tc
 54. Parameter Settings for User Entity Instance: tbs_core_ethernet:tbs_core_0|adaptive_threshold_control:adaptive_ctrl_0|weyls_discrepancy:weyls_discrepancy_0|spike_2_thermocode:\gen_spike_2_tc:2:spike_2_tc
 55. Parameter Settings for User Entity Instance: tbs_core_ethernet:tbs_core_0|adaptive_threshold_control:adaptive_ctrl_0|weyls_discrepancy:weyls_discrepancy_0|spike_2_thermocode:\gen_spike_2_tc:3:spike_2_tc
 56. Parameter Settings for User Entity Instance: tbs_core_ethernet:tbs_core_0|adaptive_threshold_control:adaptive_ctrl_0|weyls_discrepancy:weyls_discrepancy_0|spike_2_thermocode:\gen_spike_2_tc:4:spike_2_tc
 57. Parameter Settings for User Entity Instance: tbs_core_ethernet:tbs_core_0|adaptive_threshold_control:adaptive_ctrl_0|weyls_discrepancy:weyls_discrepancy_0|spike_2_thermocode:\gen_spike_2_tc:5:spike_2_tc
 58. Parameter Settings for User Entity Instance: tbs_core_ethernet:tbs_core_0|adaptive_threshold_control:adaptive_ctrl_0|weyls_discrepancy:weyls_discrepancy_0|spike_2_thermocode:\gen_spike_2_tc:6:spike_2_tc
 59. Parameter Settings for User Entity Instance: tbs_core_ethernet:tbs_core_0|adaptive_threshold_control:adaptive_ctrl_0|weyls_discrepancy:weyls_discrepancy_0|spike_2_thermocode:\gen_spike_2_tc:7:spike_2_tc
 60. Parameter Settings for User Entity Instance: tbs_core_ethernet:tbs_core_0|adaptive_threshold_control:adaptive_ctrl_0|weyls_discrepancy:weyls_discrepancy_0|spike_2_thermocode:\gen_spike_2_tc:8:spike_2_tc
 61. Parameter Settings for User Entity Instance: tbs_core_ethernet:tbs_core_0|adaptive_threshold_control:adaptive_ctrl_0|weyls_discrepancy:weyls_discrepancy_0|spike_2_thermocode:\gen_spike_2_tc:9:spike_2_tc
 62. Parameter Settings for User Entity Instance: tbs_core_ethernet:tbs_core_0|adaptive_threshold_control:adaptive_ctrl_0|weyls_discrepancy:weyls_discrepancy_0|spike_2_thermocode:\gen_spike_2_tc:10:spike_2_tc
 63. Parameter Settings for User Entity Instance: tbs_core_ethernet:tbs_core_0|adaptive_threshold_control:adaptive_ctrl_0|weyls_discrepancy:weyls_discrepancy_0|spike_2_thermocode:\gen_spike_2_tc:11:spike_2_tc
 64. Parameter Settings for User Entity Instance: tbs_core_ethernet:tbs_core_0|adaptive_threshold_control:adaptive_ctrl_0|weyls_discrepancy:weyls_discrepancy_0|spike_2_thermocode:\gen_spike_2_tc:12:spike_2_tc
 65. Parameter Settings for User Entity Instance: tbs_core_ethernet:tbs_core_0|adaptive_threshold_control:adaptive_ctrl_0|weyls_discrepancy:weyls_discrepancy_0|spike_2_thermocode:\gen_spike_2_tc:13:spike_2_tc
 66. Parameter Settings for User Entity Instance: tbs_core_ethernet:tbs_core_0|adaptive_threshold_control:adaptive_ctrl_0|weyls_discrepancy:weyls_discrepancy_0|spike_2_thermocode:\gen_spike_2_tc:14:spike_2_tc
 67. Parameter Settings for User Entity Instance: tbs_core_ethernet:tbs_core_0|adaptive_threshold_control:adaptive_ctrl_0|weyls_discrepancy:weyls_discrepancy_0|priority_encoder:priority_encoder_0
 68. Parameter Settings for User Entity Instance: tbs_core_ethernet:tbs_core_0|adaptive_threshold_control:adaptive_ctrl_0|weyls_discrepancy:weyls_discrepancy_0|priority_encoder:priority_encoder_1
 69. Parameter Settings for User Entity Instance: tbs_core_ethernet:tbs_core_0|dac_control:dac_control_0
 70. Parameter Settings for User Entity Instance: tbs_core_ethernet:tbs_core_0|dac_control:dac_control_0|sync_chain:sync_chain_0
 71. Parameter Settings for User Entity Instance: tbs_core_ethernet:tbs_core_0|dac_control:dac_control_1
 72. Parameter Settings for User Entity Instance: tbs_core_ethernet:tbs_core_0|dac_control:dac_control_1|sync_chain:sync_chain_0
 73. Parameter Settings for User Entity Instance: tbs_core_ethernet:tbs_core_0|analog_trig:analog_trigger_0
 74. Parameter Settings for User Entity Instance: tbs_core_ethernet:tbs_core_0|sc_noc_generator:sc_noc_generator_0
 75. Parameter Settings for User Entity Instance: tbs_core_ethernet:tbs_core_0|time_measurement:time_measurement_0
 76. Parameter Settings for User Entity Instance: tbs_core_ethernet:tbs_core_0|spike_encoder:spike_encoder_0
 77. Parameter Settings for User Entity Instance: tbs_core_ethernet:tbs_core_0|spike_memory:spike_memory_0
 78. Parameter Settings for User Entity Instance: tbs_core_ethernet:tbs_core_0|spike_memory:spike_memory_0|dual_ram:\gen_dual_ram:dual_ram_0
 79. Parameter Settings for User Entity Instance: tbs_core_ethernet:tbs_core_0|memory2uart:memory2uart_0
 80. Parameter Settings for User Entity Instance: tbs_core_ethernet:tbs_core_0|uart:uart_0
 81. Parameter Settings for User Entity Instance: tbs_core_ethernet:tbs_core_0|uart:uart_0|uart_tx:uart_tx_0
 82. Parameter Settings for User Entity Instance: tbs_core_ethernet:tbs_core_0|uart:uart_0|uart_rx:uart_rx_0
 83. Parameter Settings for User Entity Instance: tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0
 84. Parameter Settings for User Entity Instance: tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|vector_synchronizer:syncing_physical
 85. Parameter Settings for User Entity Instance: tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|vector_synchronizer:syncing_physical|synchronizer:\GEN_SYNC:3:sync
 86. Parameter Settings for User Entity Instance: tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|vector_synchronizer:syncing_physical|synchronizer:\GEN_SYNC:2:sync
 87. Parameter Settings for User Entity Instance: tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|vector_synchronizer:syncing_physical|synchronizer:\GEN_SYNC:1:sync
 88. Parameter Settings for User Entity Instance: tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|vector_synchronizer:syncing_physical|synchronizer:\GEN_SYNC:0:sync
 89. Parameter Settings for User Entity Instance: tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|vector_synchronizer:syncing_data
 90. Parameter Settings for User Entity Instance: tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|vector_synchronizer:syncing_data|synchronizer:\GEN_SYNC:3:sync
 91. Parameter Settings for User Entity Instance: tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|vector_synchronizer:syncing_data|synchronizer:\GEN_SYNC:2:sync
 92. Parameter Settings for User Entity Instance: tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|vector_synchronizer:syncing_data|synchronizer:\GEN_SYNC:1:sync
 93. Parameter Settings for User Entity Instance: tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|vector_synchronizer:syncing_data|synchronizer:\GEN_SYNC:0:sync
 94. Parameter Settings for User Entity Instance: tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity
 95. Parameter Settings for User Entity Instance: tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_storage:eth_ram_tx
 96. Parameter Settings for User Entity Instance: tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_storage:eth_ram_tx|ram_strobeGenerator:eth_ram_tx_reset
 97. Parameter Settings for User Entity Instance: tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_storage:eth_ram_tx|dual_ram:tx_ram
 98. Parameter Settings for User Entity Instance: tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_storage:eth_ram_tx|address:addr_a_creator
 99. Parameter Settings for User Entity Instance: tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_storage:eth_ram_tx|address:addr_b_creator
100. Parameter Settings for User Entity Instance: tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data
101. Parameter Settings for User Entity Instance: tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|cyclicShift:header_shift_register
102. Parameter Settings for User Entity Instance: tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|ethernet_rx:ethernet_rx_entity
103. Parameter Settings for User Entity Instance: tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|ethernet_rx:ethernet_rx_entity|ethernet_rx_storage:ethernet_rx_storage_0
104. Parameter Settings for User Entity Instance: tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|ethernet_rx:ethernet_rx_entity|ethernet_rx_storage:ethernet_rx_storage_0|ram_strobeGenerator:eth_ram_rx_reset
105. Parameter Settings for User Entity Instance: tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|ethernet_rx:ethernet_rx_entity|ethernet_rx_storage:ethernet_rx_storage_0|dual_ram:rx_RAM
106. Parameter Settings for User Entity Instance: tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|ethernet_rx:ethernet_rx_entity|ethernet_rx_controller:ethernet_rx_controller_0
107. Parameter Settings for Inferred Entity Instance: tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_storage:eth_ram_tx|dual_ram:tx_ram|altsyncram:mem_rtl_0
108. Parameter Settings for Inferred Entity Instance: tbs_core_ethernet:tbs_core_0|spike_memory:spike_memory_0|dual_ram:\gen_dual_ram:dual_ram_0|altsyncram:mem_rtl_0
109. Parameter Settings for Inferred Entity Instance: tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|cyclicShift:header_shift_register|altshift_taps:shiftRegister_rtl_0
110. altsyncram Parameter Settings by Entity Instance
111. altshift_taps Parameter Settings by Entity Instance
112. Port Connectivity Checks: "tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|ethernet_rx:ethernet_rx_entity|ethernet_rx_storage:ethernet_rx_storage_0|dual_ram:rx_RAM"
113. Port Connectivity Checks: "tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|ethernet_rx:ethernet_rx_entity|ethernet_rx_storage:ethernet_rx_storage_0|ram_strobeGenerator:eth_ram_rx_reset"
114. Port Connectivity Checks: "tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|ethernet_rx:ethernet_rx_entity"
115. Port Connectivity Checks: "tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_storage:eth_ram_tx|dual_ram:tx_ram"
116. Port Connectivity Checks: "tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_storage:eth_ram_tx|ram_strobeGenerator:eth_ram_tx_reset"
117. Port Connectivity Checks: "tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity"
118. Port Connectivity Checks: "tbs_core_ethernet:tbs_core_0|spike_memory:spike_memory_0|dual_ram:\gen_dual_ram:dual_ram_0"
119. Port Connectivity Checks: "tbs_core_ethernet:tbs_core_0|adaptive_threshold_control:adaptive_ctrl_0|weyls_discrepancy:weyls_discrepancy_0|spike_2_thermocode:\gen_spike_2_tc:0:spike_2_tc"
120. Port Connectivity Checks: "tbs_core_ethernet:tbs_core_0|adaptive_threshold_control:adaptive_ctrl_0"
121. Port Connectivity Checks: "tbs_core_ethernet:tbs_core_0|sync_chain:sync_chain_0"
122. Post-Synthesis Netlist Statistics for Top Partition
123. Elapsed Time Per Partition
124. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Mon Mar 24 16:40:36 2025       ;
; Quartus Prime Version           ; 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Revision Name                   ; tbs_core_ethernet_board                     ;
; Top-level Entity Name           ; tbs_core_ethernet_board                     ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 1336                                        ;
; Total pins                      ; 61                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 6,698                                       ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                                       ;
+---------------------------------------------------------------------------------+-------------------------+-------------------------+
; Option                                                                          ; Setting                 ; Default Value           ;
+---------------------------------------------------------------------------------+-------------------------+-------------------------+
; Device                                                                          ; 5CSXFC6D6F31C6          ;                         ;
; Top-level entity name                                                           ; tbs_core_ethernet_board ; tbs_core_ethernet_board ;
; Family name                                                                     ; Cyclone V               ; Cyclone V               ;
; Maximum processors allowed for parallel compilation                             ; All                     ;                         ;
; Use smart compilation                                                           ; Off                     ; Off                     ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                      ; On                      ;
; Enable compact report table                                                     ; Off                     ; Off                     ;
; Restructure Multiplexers                                                        ; Auto                    ; Auto                    ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                     ; Off                     ;
; Create Debugging Nodes for IP Cores                                             ; Off                     ; Off                     ;
; Preserve fewer node names                                                       ; On                      ; On                      ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable                  ; Enable                  ;
; Verilog Version                                                                 ; Verilog_2001            ; Verilog_2001            ;
; VHDL Version                                                                    ; VHDL_1993               ; VHDL_1993               ;
; State Machine Processing                                                        ; Auto                    ; Auto                    ;
; Safe State Machine                                                              ; Off                     ; Off                     ;
; Extract Verilog State Machines                                                  ; On                      ; On                      ;
; Extract VHDL State Machines                                                     ; On                      ; On                      ;
; Ignore Verilog initial constructs                                               ; Off                     ; Off                     ;
; Iteration limit for constant Verilog loops                                      ; 5000                    ; 5000                    ;
; Iteration limit for non-constant Verilog loops                                  ; 250                     ; 250                     ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                      ; On                      ;
; Infer RAMs from Raw Logic                                                       ; On                      ; On                      ;
; Parallel Synthesis                                                              ; On                      ; On                      ;
; DSP Block Balancing                                                             ; Auto                    ; Auto                    ;
; NOT Gate Push-Back                                                              ; On                      ; On                      ;
; Power-Up Don't Care                                                             ; On                      ; On                      ;
; Remove Redundant Logic Cells                                                    ; Off                     ; Off                     ;
; Remove Duplicate Registers                                                      ; On                      ; On                      ;
; Ignore CARRY Buffers                                                            ; Off                     ; Off                     ;
; Ignore CASCADE Buffers                                                          ; Off                     ; Off                     ;
; Ignore GLOBAL Buffers                                                           ; Off                     ; Off                     ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                     ; Off                     ;
; Ignore LCELL Buffers                                                            ; Off                     ; Off                     ;
; Ignore SOFT Buffers                                                             ; On                      ; On                      ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                     ; Off                     ;
; Optimization Technique                                                          ; Balanced                ; Balanced                ;
; Carry Chain Length                                                              ; 70                      ; 70                      ;
; Auto Carry Chains                                                               ; On                      ; On                      ;
; Auto Open-Drain Pins                                                            ; On                      ; On                      ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                     ; Off                     ;
; Auto ROM Replacement                                                            ; On                      ; On                      ;
; Auto RAM Replacement                                                            ; On                      ; On                      ;
; Auto DSP Block Replacement                                                      ; On                      ; On                      ;
; Auto Shift Register Replacement                                                 ; Auto                    ; Auto                    ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto                    ; Auto                    ;
; Auto Clock Enable Replacement                                                   ; On                      ; On                      ;
; Strict RAM Replacement                                                          ; Off                     ; Off                     ;
; Allow Synchronous Control Signals                                               ; On                      ; On                      ;
; Force Use of Synchronous Clear Signals                                          ; Off                     ; Off                     ;
; Auto Resource Sharing                                                           ; Off                     ; Off                     ;
; Allow Any RAM Size For Recognition                                              ; Off                     ; Off                     ;
; Allow Any ROM Size For Recognition                                              ; Off                     ; Off                     ;
; Allow Any Shift Register Size For Recognition                                   ; Off                     ; Off                     ;
; Use LogicLock Constraints during Resource Balancing                             ; On                      ; On                      ;
; Ignore translate_off and synthesis_off directives                               ; Off                     ; Off                     ;
; Timing-Driven Synthesis                                                         ; On                      ; On                      ;
; Report Parameter Settings                                                       ; On                      ; On                      ;
; Report Source Assignments                                                       ; On                      ; On                      ;
; Report Connectivity Checks                                                      ; On                      ; On                      ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                     ; Off                     ;
; Synchronization Register Chain Length                                           ; 3                       ; 3                       ;
; Power Optimization During Synthesis                                             ; Normal compilation      ; Normal compilation      ;
; HDL message level                                                               ; Level2                  ; Level2                  ;
; Suppress Register Optimization Related Messages                                 ; Off                     ; Off                     ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000                    ; 5000                    ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000                    ; 5000                    ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                     ; 100                     ;
; Clock MUX Protection                                                            ; On                      ; On                      ;
; Auto Gated Clock Conversion                                                     ; Off                     ; Off                     ;
; Block Design Naming                                                             ; Auto                    ; Auto                    ;
; SDC constraint protection                                                       ; Off                     ; Off                     ;
; Synthesis Effort                                                                ; Auto                    ; Auto                    ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                      ; On                      ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                     ; Off                     ;
; Analysis & Synthesis Message Level                                              ; Medium                  ; Medium                  ;
; Disable Register Merging Across Hierarchies                                     ; Auto                    ; Auto                    ;
; Resource Aware Inference For Block RAM                                          ; On                      ; On                      ;
; Automatic Parallel Synthesis                                                    ; On                      ; On                      ;
; Partial Reconfiguration Bitstream ID                                            ; Off                     ; Off                     ;
+---------------------------------------------------------------------------------+-------------------------+-------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.2%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
;     Processor 5            ;   0.1%      ;
;     Processor 6            ;   0.1%      ;
;     Processor 7            ;   0.1%      ;
;     Processor 8            ;   0.1%      ;
;     Processor 9            ;   0.1%      ;
;     Processors 10-16       ;   0.1%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                                                  ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                                                              ; Library ;
+-----------------------------------------------------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; ../../rtl/tbs_core_ethernet_ea.vhd                                                ; yes             ; User VHDL File               ; C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/rtl/tbs_core_ethernet_ea.vhd                                                ;         ;
; ../../rtl/quartus_board/tbs_core_ethernet_board.vhd                               ; yes             ; User VHDL File               ; C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/rtl/quartus_board/tbs_core_ethernet_board.vhd                               ;         ;
; ../../ethernet/rtl/vector_synchronizer_ea.vhd                                     ; yes             ; User VHDL File               ; C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/vector_synchronizer_ea.vhd                                     ;         ;
; ../../ethernet/rtl/synchronizer_ea.vhd                                            ; yes             ; User VHDL File               ; C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/synchronizer_ea.vhd                                            ;         ;
; ../../ethernet/rtl/std_p.vhd                                                      ; yes             ; User VHDL File               ; C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/std_p.vhd                                                      ;         ;
; ../../ethernet/rtl/sr_ff_ea.vhd                                                   ; yes             ; User VHDL File               ; C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/sr_ff_ea.vhd                                                   ;         ;
; ../../ethernet/rtl/ram_strobeGenerator_ea.vhd                                     ; yes             ; User VHDL File               ; C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/ram_strobeGenerator_ea.vhd                                     ;         ;
; ../../ethernet/rtl/ethernet_tx_storage_ea.vhd                                     ; yes             ; User VHDL File               ; C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/ethernet_tx_storage_ea.vhd                                     ;         ;
; ../../ethernet/rtl/ethernet_tx_ea.vhd                                             ; yes             ; User VHDL File               ; C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/ethernet_tx_ea.vhd                                             ;         ;
; ../../ethernet/rtl/ethernet_tx_controller_ea.vhd                                  ; yes             ; User VHDL File               ; C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/ethernet_tx_controller_ea.vhd                                  ;         ;
; ../../ethernet/rtl/ethernet_rx_storage_ea.vhd                                     ; yes             ; User VHDL File               ; C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/ethernet_rx_storage_ea.vhd                                     ;         ;
; ../../ethernet/rtl/ethernet_rx_ea.vhd                                             ; yes             ; User VHDL File               ; C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/ethernet_rx_ea.vhd                                             ;         ;
; ../../ethernet/rtl/ethernet_rx_controller_ea.vhd                                  ; yes             ; User VHDL File               ; C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/ethernet_rx_controller_ea.vhd                                  ;         ;
; ../../ethernet/rtl/ethernet_ea.vhd                                                ; yes             ; User VHDL File               ; C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/ethernet_ea.vhd                                                ;         ;
; ../../ethernet/rtl/dual_ram_ea.vhd                                                ; yes             ; User VHDL File               ; C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/dual_ram_ea.vhd                                                ;         ;
; ../../ethernet/rtl/cyclicShift_ea.vhd                                             ; yes             ; User VHDL File               ; C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/cyclicShift_ea.vhd                                             ;         ;
; ../../ethernet/rtl/address_ea.vhd                                                 ; yes             ; User VHDL File               ; C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/address_ea.vhd                                                 ;         ;
; ../../uart/rtl/uart_tx_ea.vhd                                                     ; yes             ; User VHDL File               ; C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/uart/rtl/uart_tx_ea.vhd                                                     ;         ;
; ../../uart/rtl/uart_rx_ea.vhd                                                     ; yes             ; User VHDL File               ; C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/uart/rtl/uart_rx_ea.vhd                                                     ;         ;
; ../../uart/rtl/uart_ea.vhd                                                        ; yes             ; User VHDL File               ; C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/uart/rtl/uart_ea.vhd                                                        ;         ;
; ../../sc_noc_generator/rtl/sc_noc_generator_ea.vhd                                ; yes             ; User VHDL File               ; C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/sc_noc_generator/rtl/sc_noc_generator_ea.vhd                                ;         ;
; ../../analog_trigger/rtl/analog_trigger_ea.vhd                                    ; yes             ; User VHDL File               ; C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/analog_trigger/rtl/analog_trigger_ea.vhd                                    ;         ;
; ../../debouncer/rtl/debouncer_ea.vhd                                              ; yes             ; User VHDL File               ; C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/debouncer/rtl/debouncer_ea.vhd                                              ;         ;
; ../../sim/vhdl/TBSSimVals_p.vhd                                                   ; yes             ; User VHDL File               ; C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/sim/vhdl/TBSSimVals_p.vhd                                                   ;         ;
; ../../time_measurement/rtl/time_measurement_ea.vhd                                ; yes             ; User VHDL File               ; C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/time_measurement/rtl/time_measurement_ea.vhd                                ;         ;
; ../../sync_chain/rtl/sync_chain_ea.vhd                                            ; yes             ; User VHDL File               ; C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/sync_chain/rtl/sync_chain_ea.vhd                                            ;         ;
; ../../spike_memory/rtl/spike_memory_ea.vhd                                        ; yes             ; User VHDL File               ; C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/spike_memory/rtl/spike_memory_ea.vhd                                        ;         ;
; ../../spike_encoder/rtl/spike_encoder_ea.vhd                                      ; yes             ; User VHDL File               ; C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/spike_encoder/rtl/spike_encoder_ea.vhd                                      ;         ;
; ../../spike_detector/rtl/spike_detector_ea.vhd                                    ; yes             ; User VHDL File               ; C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/spike_detector/rtl/spike_detector_ea.vhd                                    ;         ;
; ../../memory2uart/rtl/memory2uart_ea.vhd                                          ; yes             ; User VHDL File               ; C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/memory2uart/rtl/memory2uart_ea.vhd                                          ;         ;
; ../../dac_control/rtl/dac_control_ea.vhd                                          ; yes             ; User VHDL File               ; C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/dac_control/rtl/dac_control_ea.vhd                                          ;         ;
; ../../adaptive_threshold_control/sim/vhdl/AdaptiveCtrlSimVals_p.vhd               ; yes             ; User VHDL File               ; C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/adaptive_threshold_control/sim/vhdl/AdaptiveCtrlSimVals_p.vhd               ;         ;
; ../../adaptive_threshold_control/sim/vhdl/adaptive_std_p.vhd                      ; yes             ; User VHDL File               ; C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/adaptive_threshold_control/sim/vhdl/adaptive_std_p.vhd                      ;         ;
; ../../adaptive_threshold_control/Weyls-Discrepancy/rtl/weyls_discrepancy_ea.vhd   ; yes             ; User VHDL File               ; C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/adaptive_threshold_control/Weyls-Discrepancy/rtl/weyls_discrepancy_ea.vhd   ;         ;
; ../../adaptive_threshold_control/Spike-Buffering/rtl/spike_shift_reg_ea.vhd       ; yes             ; User VHDL File               ; C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/adaptive_threshold_control/Spike-Buffering/rtl/spike_shift_reg_ea.vhd       ;         ;
; ../../adaptive_threshold_control/Spike-2-Thermocode/rtl/spike_2_thermocode_ea.vhd ; yes             ; User VHDL File               ; C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/adaptive_threshold_control/Spike-2-Thermocode/rtl/spike_2_thermocode_ea.vhd ;         ;
; ../../adaptive_threshold_control/rtl/adaptive_threshold_control_ea.vhd            ; yes             ; User VHDL File               ; C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/adaptive_threshold_control/rtl/adaptive_threshold_control_ea.vhd            ;         ;
; ../../adaptive_threshold_control/Priority-Encoder/rtl/priority_encoder_ea.vhd     ; yes             ; User VHDL File               ; C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/adaptive_threshold_control/Priority-Encoder/rtl/priority_encoder_ea.vhd     ;         ;
; altsyncram.tdf                                                                    ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                                     ;         ;
; stratix_ram_block.inc                                                             ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                              ;         ;
; lpm_mux.inc                                                                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                                        ;         ;
; lpm_decode.inc                                                                    ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                                     ;         ;
; aglobal201.inc                                                                    ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc                                                                                     ;         ;
; a_rdenreg.inc                                                                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                      ;         ;
; altrom.inc                                                                        ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altrom.inc                                                                                         ;         ;
; altram.inc                                                                        ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.inc                                                                                         ;         ;
; altdpram.inc                                                                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.inc                                                                                       ;         ;
; db/altsyncram_qji1.tdf                                                            ; yes             ; Auto-Generated Megafunction  ; C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/quartus/tbs_core_ethernet_board/db/altsyncram_qji1.tdf                      ;         ;
; db/altsyncram_gmi1.tdf                                                            ; yes             ; Auto-Generated Megafunction  ; C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/quartus/tbs_core_ethernet_board/db/altsyncram_gmi1.tdf                      ;         ;
; altshift_taps.tdf                                                                 ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf                                                                                  ;         ;
; lpm_counter.inc                                                                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_counter.inc                                                                                    ;         ;
; lpm_compare.inc                                                                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_compare.inc                                                                                    ;         ;
; lpm_constant.inc                                                                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_constant.inc                                                                                   ;         ;
; db/shift_taps_vsv.tdf                                                             ; yes             ; Auto-Generated Megafunction  ; C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/quartus/tbs_core_ethernet_board/db/shift_taps_vsv.tdf                       ;         ;
; db/altsyncram_pcc1.tdf                                                            ; yes             ; Auto-Generated Megafunction  ; C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/quartus/tbs_core_ethernet_board/db/altsyncram_pcc1.tdf                      ;         ;
; db/cntr_thf.tdf                                                                   ; yes             ; Auto-Generated Megafunction  ; C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/quartus/tbs_core_ethernet_board/db/cntr_thf.tdf                             ;         ;
; db/cmpr_b9c.tdf                                                                   ; yes             ; Auto-Generated Megafunction  ; C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/quartus/tbs_core_ethernet_board/db/cmpr_b9c.tdf                             ;         ;
; db/cntr_h1h.tdf                                                                   ; yes             ; Auto-Generated Megafunction  ; C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/quartus/tbs_core_ethernet_board/db/cntr_h1h.tdf                             ;         ;
+-----------------------------------------------------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                 ;
+---------------------------------------------+---------------+
; Resource                                    ; Usage         ;
+---------------------------------------------+---------------+
; Estimate of Logic utilization (ALMs needed) ; 1070          ;
;                                             ;               ;
; Combinational ALUT usage for logic          ; 1764          ;
;     -- 7 input functions                    ; 5             ;
;     -- 6 input functions                    ; 225           ;
;     -- 5 input functions                    ; 295           ;
;     -- 4 input functions                    ; 334           ;
;     -- <=3 input functions                  ; 905           ;
;                                             ;               ;
; Dedicated logic registers                   ; 1336          ;
;                                             ;               ;
; I/O pins                                    ; 61            ;
; Total MLAB memory bits                      ; 0             ;
; Total block memory bits                     ; 6698          ;
;                                             ;               ;
; Total DSP Blocks                            ; 0             ;
;                                             ;               ;
; Maximum fan-out node                        ; clock_i~input ;
; Maximum fan-out                             ; 1370          ;
; Total fan-out                               ; 12087         ;
; Average fan-out                             ; 3.71          ;
+---------------------------------------------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------+
; Compilation Hierarchy Node                                     ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                             ; Entity Name                ; Library Name ;
+----------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------+
; |tbs_core_ethernet_board                                       ; 1764 (1)            ; 1336 (0)                  ; 6698              ; 0          ; 61   ; 0            ; |tbs_core_ethernet_board                                                                                                                                                                                                                                                        ; tbs_core_ethernet_board    ; work         ;
;    |tbs_core_ethernet:tbs_core_0|                              ; 1763 (150)          ; 1336 (93)                 ; 6698              ; 0          ; 0    ; 0            ; |tbs_core_ethernet_board|tbs_core_ethernet:tbs_core_0                                                                                                                                                                                                                           ; tbs_core_ethernet          ; work         ;
;       |adaptive_threshold_control:adaptive_ctrl_0|             ; 770 (142)           ; 381 (39)                  ; 0                 ; 0          ; 0    ; 0            ; |tbs_core_ethernet_board|tbs_core_ethernet:tbs_core_0|adaptive_threshold_control:adaptive_ctrl_0                                                                                                                                                                                ; adaptive_threshold_control ; work         ;
;          |spike_shift_reg:spike_shift_reg_0|                   ; 525 (525)           ; 331 (331)                 ; 0                 ; 0          ; 0    ; 0            ; |tbs_core_ethernet_board|tbs_core_ethernet:tbs_core_0|adaptive_threshold_control:adaptive_ctrl_0|spike_shift_reg:spike_shift_reg_0                                                                                                                                              ; spike_shift_reg            ; work         ;
;          |weyls_discrepancy:weyls_discrepancy_0|               ; 103 (31)            ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |tbs_core_ethernet_board|tbs_core_ethernet:tbs_core_0|adaptive_threshold_control:adaptive_ctrl_0|weyls_discrepancy:weyls_discrepancy_0                                                                                                                                          ; weyls_discrepancy          ; work         ;
;             |spike_2_thermocode:\gen_spike_2_tc:10:spike_2_tc| ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |tbs_core_ethernet_board|tbs_core_ethernet:tbs_core_0|adaptive_threshold_control:adaptive_ctrl_0|weyls_discrepancy:weyls_discrepancy_0|spike_2_thermocode:\gen_spike_2_tc:10:spike_2_tc                                                                                         ; spike_2_thermocode         ; work         ;
;             |spike_2_thermocode:\gen_spike_2_tc:11:spike_2_tc| ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |tbs_core_ethernet_board|tbs_core_ethernet:tbs_core_0|adaptive_threshold_control:adaptive_ctrl_0|weyls_discrepancy:weyls_discrepancy_0|spike_2_thermocode:\gen_spike_2_tc:11:spike_2_tc                                                                                         ; spike_2_thermocode         ; work         ;
;             |spike_2_thermocode:\gen_spike_2_tc:12:spike_2_tc| ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |tbs_core_ethernet_board|tbs_core_ethernet:tbs_core_0|adaptive_threshold_control:adaptive_ctrl_0|weyls_discrepancy:weyls_discrepancy_0|spike_2_thermocode:\gen_spike_2_tc:12:spike_2_tc                                                                                         ; spike_2_thermocode         ; work         ;
;             |spike_2_thermocode:\gen_spike_2_tc:13:spike_2_tc| ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |tbs_core_ethernet_board|tbs_core_ethernet:tbs_core_0|adaptive_threshold_control:adaptive_ctrl_0|weyls_discrepancy:weyls_discrepancy_0|spike_2_thermocode:\gen_spike_2_tc:13:spike_2_tc                                                                                         ; spike_2_thermocode         ; work         ;
;             |spike_2_thermocode:\gen_spike_2_tc:1:spike_2_tc|  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |tbs_core_ethernet_board|tbs_core_ethernet:tbs_core_0|adaptive_threshold_control:adaptive_ctrl_0|weyls_discrepancy:weyls_discrepancy_0|spike_2_thermocode:\gen_spike_2_tc:1:spike_2_tc                                                                                          ; spike_2_thermocode         ; work         ;
;             |spike_2_thermocode:\gen_spike_2_tc:2:spike_2_tc|  ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |tbs_core_ethernet_board|tbs_core_ethernet:tbs_core_0|adaptive_threshold_control:adaptive_ctrl_0|weyls_discrepancy:weyls_discrepancy_0|spike_2_thermocode:\gen_spike_2_tc:2:spike_2_tc                                                                                          ; spike_2_thermocode         ; work         ;
;             |spike_2_thermocode:\gen_spike_2_tc:3:spike_2_tc|  ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |tbs_core_ethernet_board|tbs_core_ethernet:tbs_core_0|adaptive_threshold_control:adaptive_ctrl_0|weyls_discrepancy:weyls_discrepancy_0|spike_2_thermocode:\gen_spike_2_tc:3:spike_2_tc                                                                                          ; spike_2_thermocode         ; work         ;
;             |spike_2_thermocode:\gen_spike_2_tc:4:spike_2_tc|  ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |tbs_core_ethernet_board|tbs_core_ethernet:tbs_core_0|adaptive_threshold_control:adaptive_ctrl_0|weyls_discrepancy:weyls_discrepancy_0|spike_2_thermocode:\gen_spike_2_tc:4:spike_2_tc                                                                                          ; spike_2_thermocode         ; work         ;
;             |spike_2_thermocode:\gen_spike_2_tc:5:spike_2_tc|  ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |tbs_core_ethernet_board|tbs_core_ethernet:tbs_core_0|adaptive_threshold_control:adaptive_ctrl_0|weyls_discrepancy:weyls_discrepancy_0|spike_2_thermocode:\gen_spike_2_tc:5:spike_2_tc                                                                                          ; spike_2_thermocode         ; work         ;
;             |spike_2_thermocode:\gen_spike_2_tc:6:spike_2_tc|  ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |tbs_core_ethernet_board|tbs_core_ethernet:tbs_core_0|adaptive_threshold_control:adaptive_ctrl_0|weyls_discrepancy:weyls_discrepancy_0|spike_2_thermocode:\gen_spike_2_tc:6:spike_2_tc                                                                                          ; spike_2_thermocode         ; work         ;
;             |spike_2_thermocode:\gen_spike_2_tc:7:spike_2_tc|  ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |tbs_core_ethernet_board|tbs_core_ethernet:tbs_core_0|adaptive_threshold_control:adaptive_ctrl_0|weyls_discrepancy:weyls_discrepancy_0|spike_2_thermocode:\gen_spike_2_tc:7:spike_2_tc                                                                                          ; spike_2_thermocode         ; work         ;
;             |spike_2_thermocode:\gen_spike_2_tc:8:spike_2_tc|  ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |tbs_core_ethernet_board|tbs_core_ethernet:tbs_core_0|adaptive_threshold_control:adaptive_ctrl_0|weyls_discrepancy:weyls_discrepancy_0|spike_2_thermocode:\gen_spike_2_tc:8:spike_2_tc                                                                                          ; spike_2_thermocode         ; work         ;
;             |spike_2_thermocode:\gen_spike_2_tc:9:spike_2_tc|  ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |tbs_core_ethernet_board|tbs_core_ethernet:tbs_core_0|adaptive_threshold_control:adaptive_ctrl_0|weyls_discrepancy:weyls_discrepancy_0|spike_2_thermocode:\gen_spike_2_tc:9:spike_2_tc                                                                                          ; spike_2_thermocode         ; work         ;
;       |analog_trig:analog_trigger_0|                           ; 14 (14)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |tbs_core_ethernet_board|tbs_core_ethernet:tbs_core_0|analog_trig:analog_trigger_0                                                                                                                                                                                              ; analog_trig                ; work         ;
;       |dac_control:dac_control_0|                              ; 78 (78)             ; 28 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |tbs_core_ethernet_board|tbs_core_ethernet:tbs_core_0|dac_control:dac_control_0                                                                                                                                                                                                 ; dac_control                ; work         ;
;          |sync_chain:sync_chain_0|                             ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |tbs_core_ethernet_board|tbs_core_ethernet:tbs_core_0|dac_control:dac_control_0|sync_chain:sync_chain_0                                                                                                                                                                         ; sync_chain                 ; work         ;
;       |dac_control:dac_control_1|                              ; 65 (65)             ; 22 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |tbs_core_ethernet_board|tbs_core_ethernet:tbs_core_0|dac_control:dac_control_1                                                                                                                                                                                                 ; dac_control                ; work         ;
;          |sync_chain:sync_chain_0|                             ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |tbs_core_ethernet_board|tbs_core_ethernet:tbs_core_0|dac_control:dac_control_1|sync_chain:sync_chain_0                                                                                                                                                                         ; sync_chain                 ; work         ;
;       |debouncer:debouncer_0|                                  ; 23 (23)             ; 21 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |tbs_core_ethernet_board|tbs_core_ethernet:tbs_core_0|debouncer:debouncer_0                                                                                                                                                                                                     ; debouncer                  ; work         ;
;          |sync_chain:sync_chain_0|                             ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |tbs_core_ethernet_board|tbs_core_ethernet:tbs_core_0|debouncer:debouncer_0|sync_chain:sync_chain_0                                                                                                                                                                             ; sync_chain                 ; work         ;
;       |debouncer:debouncer_1|                                  ; 23 (23)             ; 21 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |tbs_core_ethernet_board|tbs_core_ethernet:tbs_core_0|debouncer:debouncer_1                                                                                                                                                                                                     ; debouncer                  ; work         ;
;          |sync_chain:sync_chain_0|                             ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |tbs_core_ethernet_board|tbs_core_ethernet:tbs_core_0|debouncer:debouncer_1|sync_chain:sync_chain_0                                                                                                                                                                             ; sync_chain                 ; work         ;
;       |debouncer:debouncer_2|                                  ; 23 (23)             ; 21 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |tbs_core_ethernet_board|tbs_core_ethernet:tbs_core_0|debouncer:debouncer_2                                                                                                                                                                                                     ; debouncer                  ; work         ;
;          |sync_chain:sync_chain_0|                             ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |tbs_core_ethernet_board|tbs_core_ethernet:tbs_core_0|debouncer:debouncer_2|sync_chain:sync_chain_0                                                                                                                                                                             ; sync_chain                 ; work         ;
;       |debouncer:debouncer_3|                                  ; 23 (23)             ; 21 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |tbs_core_ethernet_board|tbs_core_ethernet:tbs_core_0|debouncer:debouncer_3                                                                                                                                                                                                     ; debouncer                  ; work         ;
;          |sync_chain:sync_chain_0|                             ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |tbs_core_ethernet_board|tbs_core_ethernet:tbs_core_0|debouncer:debouncer_3|sync_chain:sync_chain_0                                                                                                                                                                             ; sync_chain                 ; work         ;
;       |debouncer:debouncer_4|                                  ; 23 (23)             ; 21 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |tbs_core_ethernet_board|tbs_core_ethernet:tbs_core_0|debouncer:debouncer_4                                                                                                                                                                                                     ; debouncer                  ; work         ;
;          |sync_chain:sync_chain_0|                             ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |tbs_core_ethernet_board|tbs_core_ethernet:tbs_core_0|debouncer:debouncer_4|sync_chain:sync_chain_0                                                                                                                                                                             ; sync_chain                 ; work         ;
;       |debouncer:debouncer_5|                                  ; 23 (23)             ; 21 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |tbs_core_ethernet_board|tbs_core_ethernet:tbs_core_0|debouncer:debouncer_5                                                                                                                                                                                                     ; debouncer                  ; work         ;
;          |sync_chain:sync_chain_0|                             ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |tbs_core_ethernet_board|tbs_core_ethernet:tbs_core_0|debouncer:debouncer_5|sync_chain:sync_chain_0                                                                                                                                                                             ; sync_chain                 ; work         ;
;       |debouncer:debouncer_6|                                  ; 23 (23)             ; 21 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |tbs_core_ethernet_board|tbs_core_ethernet:tbs_core_0|debouncer:debouncer_6                                                                                                                                                                                                     ; debouncer                  ; work         ;
;          |sync_chain:sync_chain_0|                             ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |tbs_core_ethernet_board|tbs_core_ethernet:tbs_core_0|debouncer:debouncer_6|sync_chain:sync_chain_0                                                                                                                                                                             ; sync_chain                 ; work         ;
;       |ethernet:ethernet_0|                                    ; 330 (0)             ; 458 (0)                   ; 4138              ; 0          ; 0    ; 0            ; |tbs_core_ethernet_board|tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0                                                                                                                                                                                                       ; ethernet                   ; work         ;
;          |ethernet_tx:ethernet_tx_entity|                      ; 330 (30)            ; 456 (10)                  ; 4138              ; 0          ; 0    ; 0            ; |tbs_core_ethernet_board|tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity                                                                                                                                                                        ; ethernet_tx                ; work         ;
;             |ethernet_tx_controller:eth_transmit_data|         ; 273 (103)           ; 427 (59)                  ; 42                ; 0          ; 0    ; 0            ; |tbs_core_ethernet_board|tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data                                                                                                                               ; ethernet_tx_controller     ; work         ;
;                |cyclicShift:header_shift_register|             ; 170 (148)           ; 368 (358)                 ; 42                ; 0          ; 0    ; 0            ; |tbs_core_ethernet_board|tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|cyclicShift:header_shift_register                                                                                             ; cyclicShift                ; work         ;
;                   |altshift_taps:shiftRegister_rtl_0|          ; 22 (0)              ; 10 (0)                    ; 42                ; 0          ; 0    ; 0            ; |tbs_core_ethernet_board|tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|cyclicShift:header_shift_register|altshift_taps:shiftRegister_rtl_0                                                           ; altshift_taps              ; work         ;
;                      |shift_taps_vsv:auto_generated|           ; 22 (8)              ; 10 (4)                    ; 42                ; 0          ; 0    ; 0            ; |tbs_core_ethernet_board|tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|cyclicShift:header_shift_register|altshift_taps:shiftRegister_rtl_0|shift_taps_vsv:auto_generated                             ; shift_taps_vsv             ; work         ;
;                         |altsyncram_pcc1:altsyncram5|          ; 0 (0)               ; 0 (0)                     ; 42                ; 0          ; 0    ; 0            ; |tbs_core_ethernet_board|tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|cyclicShift:header_shift_register|altshift_taps:shiftRegister_rtl_0|shift_taps_vsv:auto_generated|altsyncram_pcc1:altsyncram5 ; altsyncram_pcc1            ; work         ;
;                         |cntr_h1h:cntr6|                       ; 7 (7)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |tbs_core_ethernet_board|tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|cyclicShift:header_shift_register|altshift_taps:shiftRegister_rtl_0|shift_taps_vsv:auto_generated|cntr_h1h:cntr6              ; cntr_h1h                   ; work         ;
;                         |cntr_thf:cntr1|                       ; 7 (7)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |tbs_core_ethernet_board|tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|cyclicShift:header_shift_register|altshift_taps:shiftRegister_rtl_0|shift_taps_vsv:auto_generated|cntr_thf:cntr1              ; cntr_thf                   ; work         ;
;             |ethernet_tx_storage:eth_ram_tx|                   ; 27 (0)              ; 19 (1)                    ; 4096              ; 0          ; 0    ; 0            ; |tbs_core_ethernet_board|tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_storage:eth_ram_tx                                                                                                                                         ; ethernet_tx_storage        ; work         ;
;                |address:addr_a_creator|                        ; 16 (16)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |tbs_core_ethernet_board|tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_storage:eth_ram_tx|address:addr_a_creator                                                                                                                  ; address                    ; work         ;
;                |address:addr_b_creator|                        ; 11 (11)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |tbs_core_ethernet_board|tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_storage:eth_ram_tx|address:addr_b_creator                                                                                                                  ; address                    ; work         ;
;                |dual_ram:tx_ram|                               ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |tbs_core_ethernet_board|tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_storage:eth_ram_tx|dual_ram:tx_ram                                                                                                                         ; dual_ram                   ; work         ;
;                   |altsyncram:mem_rtl_0|                       ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |tbs_core_ethernet_board|tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_storage:eth_ram_tx|dual_ram:tx_ram|altsyncram:mem_rtl_0                                                                                                    ; altsyncram                 ; work         ;
;                      |altsyncram_qji1:auto_generated|          ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |tbs_core_ethernet_board|tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_storage:eth_ram_tx|dual_ram:tx_ram|altsyncram:mem_rtl_0|altsyncram_qji1:auto_generated                                                                     ; altsyncram_qji1            ; work         ;
;          |vector_synchronizer:syncing_physical|                ; 0 (0)               ; 2 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |tbs_core_ethernet_board|tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|vector_synchronizer:syncing_physical                                                                                                                                                                  ; vector_synchronizer        ; work         ;
;             |synchronizer:\GEN_SYNC:2:sync|                    ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |tbs_core_ethernet_board|tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|vector_synchronizer:syncing_physical|synchronizer:\GEN_SYNC:2:sync                                                                                                                                    ; synchronizer               ; work         ;
;       |memory2uart:memory2uart_0|                              ; 3 (3)               ; 27 (27)                   ; 0                 ; 0          ; 0    ; 0            ; |tbs_core_ethernet_board|tbs_core_ethernet:tbs_core_0|memory2uart:memory2uart_0                                                                                                                                                                                                 ; memory2uart                ; work         ;
;       |sc_noc_generator:sc_noc_generator_0|                    ; 24 (24)             ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |tbs_core_ethernet_board|tbs_core_ethernet:tbs_core_0|sc_noc_generator:sc_noc_generator_0                                                                                                                                                                                       ; sc_noc_generator           ; work         ;
;       |spike_detector:spike_detector_0|                        ; 8 (8)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |tbs_core_ethernet_board|tbs_core_ethernet:tbs_core_0|spike_detector:spike_detector_0                                                                                                                                                                                           ; spike_detector             ; work         ;
;       |spike_encoder:spike_encoder_0|                          ; 25 (25)             ; 23 (23)                   ; 0                 ; 0          ; 0    ; 0            ; |tbs_core_ethernet_board|tbs_core_ethernet:tbs_core_0|spike_encoder:spike_encoder_0                                                                                                                                                                                             ; spike_encoder              ; work         ;
;       |spike_memory:spike_memory_0|                            ; 39 (39)             ; 62 (62)                   ; 2560              ; 0          ; 0    ; 0            ; |tbs_core_ethernet_board|tbs_core_ethernet:tbs_core_0|spike_memory:spike_memory_0                                                                                                                                                                                               ; spike_memory               ; work         ;
;          |dual_ram:\gen_dual_ram:dual_ram_0|                   ; 0 (0)               ; 0 (0)                     ; 2560              ; 0          ; 0    ; 0            ; |tbs_core_ethernet_board|tbs_core_ethernet:tbs_core_0|spike_memory:spike_memory_0|dual_ram:\gen_dual_ram:dual_ram_0                                                                                                                                                             ; dual_ram                   ; work         ;
;             |altsyncram:mem_rtl_0|                             ; 0 (0)               ; 0 (0)                     ; 2560              ; 0          ; 0    ; 0            ; |tbs_core_ethernet_board|tbs_core_ethernet:tbs_core_0|spike_memory:spike_memory_0|dual_ram:\gen_dual_ram:dual_ram_0|altsyncram:mem_rtl_0                                                                                                                                        ; altsyncram                 ; work         ;
;                |altsyncram_gmi1:auto_generated|                ; 0 (0)               ; 0 (0)                     ; 2560              ; 0          ; 0    ; 0            ; |tbs_core_ethernet_board|tbs_core_ethernet:tbs_core_0|spike_memory:spike_memory_0|dual_ram:\gen_dual_ram:dual_ram_0|altsyncram:mem_rtl_0|altsyncram_gmi1:auto_generated                                                                                                         ; altsyncram_gmi1            ; work         ;
;       |sync_chain:sync_chain_0|                                ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |tbs_core_ethernet_board|tbs_core_ethernet:tbs_core_0|sync_chain:sync_chain_0                                                                                                                                                                                                   ; sync_chain                 ; work         ;
;       |sync_chain:sync_chain_1|                                ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |tbs_core_ethernet_board|tbs_core_ethernet:tbs_core_0|sync_chain:sync_chain_1                                                                                                                                                                                                   ; sync_chain                 ; work         ;
;       |sync_chain:sync_chain_2|                                ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |tbs_core_ethernet_board|tbs_core_ethernet:tbs_core_0|sync_chain:sync_chain_2                                                                                                                                                                                                   ; sync_chain                 ; work         ;
;       |time_measurement:time_measurement_0|                    ; 24 (24)             ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |tbs_core_ethernet_board|tbs_core_ethernet:tbs_core_0|time_measurement:time_measurement_0                                                                                                                                                                                       ; time_measurement           ; work         ;
;       |uart:uart_0|                                            ; 72 (0)              ; 43 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |tbs_core_ethernet_board|tbs_core_ethernet:tbs_core_0|uart:uart_0                                                                                                                                                                                                               ; uart                       ; work         ;
;          |uart_rx:uart_rx_0|                                   ; 41 (41)             ; 25 (25)                   ; 0                 ; 0          ; 0    ; 0            ; |tbs_core_ethernet_board|tbs_core_ethernet:tbs_core_0|uart:uart_0|uart_rx:uart_rx_0                                                                                                                                                                                             ; uart_rx                    ; work         ;
;          |uart_tx:uart_tx_0|                                   ; 31 (31)             ; 18 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |tbs_core_ethernet_board|tbs_core_ethernet:tbs_core_0|uart:uart_0|uart_tx:uart_tx_0                                                                                                                                                                                             ; uart_tx                    ; work         ;
+----------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                                                                                                                                                              ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|cyclicShift:header_shift_register|altshift_taps:shiftRegister_rtl_0|shift_taps_vsv:auto_generated|altsyncram_pcc1:altsyncram5|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 7            ; 6            ; 7            ; 6            ; 42   ; None ;
; tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_storage:eth_ram_tx|dual_ram:tx_ram|altsyncram:mem_rtl_0|altsyncram_qji1:auto_generated|ALTSYNCRAM                                                                     ; AUTO ; Simple Dual Port ; 512          ; 8            ; 512          ; 8            ; 4096 ; None ;
; tbs_core_ethernet:tbs_core_0|spike_memory:spike_memory_0|dual_ram:\gen_dual_ram:dual_ram_0|altsyncram:mem_rtl_0|altsyncram_gmi1:auto_generated|ALTSYNCRAM                                                                                                         ; AUTO ; Simple Dual Port ; 128          ; 20           ; 128          ; 20           ; 2560 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |tbs_core_ethernet_board|tbs_core_ethernet:tbs_core_0|state                                                                                                                               ;
+--------------------------+---------------------+--------------------------+------------------------+--------------------------+--------------------+-----------------+-----------------+------------------+
; Name                     ; state.main_sampling ; state.wait_for_trigger_2 ; state.ignore_trigger_1 ; state.wait_for_trigger_1 ; state.wait_for_dac ; state.main_init ; state.main_idle ; state.main_reset ;
+--------------------------+---------------------+--------------------------+------------------------+--------------------------+--------------------+-----------------+-----------------+------------------+
; state.main_reset         ; 0                   ; 0                        ; 0                      ; 0                        ; 0                  ; 0               ; 0               ; 0                ;
; state.main_idle          ; 0                   ; 0                        ; 0                      ; 0                        ; 0                  ; 0               ; 1               ; 1                ;
; state.main_init          ; 0                   ; 0                        ; 0                      ; 0                        ; 0                  ; 1               ; 0               ; 1                ;
; state.wait_for_dac       ; 0                   ; 0                        ; 0                      ; 0                        ; 1                  ; 0               ; 0               ; 1                ;
; state.wait_for_trigger_1 ; 0                   ; 0                        ; 0                      ; 1                        ; 0                  ; 0               ; 0               ; 1                ;
; state.ignore_trigger_1   ; 0                   ; 0                        ; 1                      ; 0                        ; 0                  ; 0               ; 0               ; 1                ;
; state.wait_for_trigger_2 ; 0                   ; 1                        ; 0                      ; 0                        ; 0                  ; 0               ; 0               ; 1                ;
; state.main_sampling      ; 1                   ; 0                        ; 0                      ; 0                        ; 0                  ; 0               ; 0               ; 1                ;
+--------------------------+---------------------+--------------------------+------------------------+--------------------------+--------------------+-----------------+-----------------+------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |tbs_core_ethernet_board|tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|ethernet_rx:ethernet_rx_entity|ethernet_rx_controller:ethernet_rx_controller_0|current_state ;
+---------------------------------+----------------------------+-----------------------------+---------------------------------+--------------------------------+------------------------+
; Name                            ; current_state.IGNOREPACKET ; current_state.RECEIVING_CRC ; current_state.RECEIVING_PAYLOAD ; current_state.RECEIVING_HEADER ; current_state.IDLE     ;
+---------------------------------+----------------------------+-----------------------------+---------------------------------+--------------------------------+------------------------+
; current_state.IDLE              ; 0                          ; 0                           ; 0                               ; 0                              ; 0                      ;
; current_state.RECEIVING_HEADER  ; 0                          ; 0                           ; 0                               ; 1                              ; 1                      ;
; current_state.RECEIVING_PAYLOAD ; 0                          ; 0                           ; 1                               ; 0                              ; 1                      ;
; current_state.RECEIVING_CRC     ; 0                          ; 1                           ; 0                               ; 0                              ; 1                      ;
; current_state.IGNOREPACKET      ; 1                          ; 0                           ; 0                               ; 0                              ; 1                      ;
+---------------------------------+----------------------------+-----------------------------+---------------------------------+--------------------------------+------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |tbs_core_ethernet_board|tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|current_state ;
+-------------------------------+---------------------------+-------------------------------+------------------------------+------------------------------------------------------+
; Name                          ; current_state.SENDING_CRC ; current_state.SENDING_PAYLOAD ; current_state.SENDING_HEADER ; current_state.IDLE                                   ;
+-------------------------------+---------------------------+-------------------------------+------------------------------+------------------------------------------------------+
; current_state.IDLE            ; 0                         ; 0                             ; 0                            ; 0                                                    ;
; current_state.SENDING_HEADER  ; 0                         ; 0                             ; 1                            ; 1                                                    ;
; current_state.SENDING_PAYLOAD ; 0                         ; 1                             ; 0                            ; 1                                                    ;
; current_state.SENDING_CRC     ; 1                         ; 0                             ; 0                            ; 1                                                    ;
+-------------------------------+---------------------------+-------------------------------+------------------------------+------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------+
; State Machine - |tbs_core_ethernet_board|tbs_core_ethernet:tbs_core_0|uart:uart_0|uart_rx:uart_rx_0|rx_state ;
+--------------------+------------------+--------------------+-------------------+-----------------------------+
; Name               ; rx_state.STOPBIT ; rx_state.RECEIVING ; rx_state.STARTBIT ; rx_state.IDLE               ;
+--------------------+------------------+--------------------+-------------------+-----------------------------+
; rx_state.IDLE      ; 0                ; 0                  ; 0                 ; 0                           ;
; rx_state.STARTBIT  ; 0                ; 0                  ; 1                 ; 1                           ;
; rx_state.RECEIVING ; 0                ; 1                  ; 0                 ; 1                           ;
; rx_state.STOPBIT   ; 1                ; 0                  ; 0                 ; 1                           ;
+--------------------+------------------+--------------------+-------------------+-----------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------+
; State Machine - |tbs_core_ethernet_board|tbs_core_ethernet:tbs_core_0|uart:uart_0|uart_tx:uart_tx_0|tx_state            ;
+-----------------------+------------------+-----------------------+-------------------+------------------+---------------+
; Name                  ; tx_state.STOPBIT ; tx_state.TRANSMITTING ; tx_state.STARTBIT ; tx_state.STARTTX ; tx_state.IDLE ;
+-----------------------+------------------+-----------------------+-------------------+------------------+---------------+
; tx_state.IDLE         ; 0                ; 0                     ; 0                 ; 0                ; 0             ;
; tx_state.STARTTX      ; 0                ; 0                     ; 0                 ; 1                ; 1             ;
; tx_state.STARTBIT     ; 0                ; 0                     ; 1                 ; 0                ; 1             ;
; tx_state.TRANSMITTING ; 0                ; 1                     ; 0                 ; 0                ; 1             ;
; tx_state.STOPBIT      ; 1                ; 0                     ; 0                 ; 0                ; 1             ;
+-----------------------+------------------+-----------------------+-------------------+------------------+---------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------+
; State Machine - |tbs_core_ethernet_board|tbs_core_ethernet:tbs_core_0|debouncer:debouncer_6|state       ;
+---------------------------+---------------------------+--------------------------+----------------------+
; Name                      ; state.debouncer_wait_high ; state.debouncer_wait_low ; state.debouncer_idle ;
+---------------------------+---------------------------+--------------------------+----------------------+
; state.debouncer_idle      ; 0                         ; 0                        ; 0                    ;
; state.debouncer_wait_low  ; 0                         ; 1                        ; 1                    ;
; state.debouncer_wait_high ; 1                         ; 0                        ; 1                    ;
+---------------------------+---------------------------+--------------------------+----------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------+
; State Machine - |tbs_core_ethernet_board|tbs_core_ethernet:tbs_core_0|debouncer:debouncer_5|state       ;
+---------------------------+---------------------------+--------------------------+----------------------+
; Name                      ; state.debouncer_wait_high ; state.debouncer_wait_low ; state.debouncer_idle ;
+---------------------------+---------------------------+--------------------------+----------------------+
; state.debouncer_idle      ; 0                         ; 0                        ; 0                    ;
; state.debouncer_wait_low  ; 0                         ; 1                        ; 1                    ;
; state.debouncer_wait_high ; 1                         ; 0                        ; 1                    ;
+---------------------------+---------------------------+--------------------------+----------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------+
; State Machine - |tbs_core_ethernet_board|tbs_core_ethernet:tbs_core_0|debouncer:debouncer_4|state       ;
+---------------------------+---------------------------+--------------------------+----------------------+
; Name                      ; state.debouncer_wait_high ; state.debouncer_wait_low ; state.debouncer_idle ;
+---------------------------+---------------------------+--------------------------+----------------------+
; state.debouncer_idle      ; 0                         ; 0                        ; 0                    ;
; state.debouncer_wait_low  ; 0                         ; 1                        ; 1                    ;
; state.debouncer_wait_high ; 1                         ; 0                        ; 1                    ;
+---------------------------+---------------------------+--------------------------+----------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------+
; State Machine - |tbs_core_ethernet_board|tbs_core_ethernet:tbs_core_0|debouncer:debouncer_3|state       ;
+---------------------------+---------------------------+--------------------------+----------------------+
; Name                      ; state.debouncer_wait_high ; state.debouncer_wait_low ; state.debouncer_idle ;
+---------------------------+---------------------------+--------------------------+----------------------+
; state.debouncer_idle      ; 0                         ; 0                        ; 0                    ;
; state.debouncer_wait_low  ; 0                         ; 1                        ; 1                    ;
; state.debouncer_wait_high ; 1                         ; 0                        ; 1                    ;
+---------------------------+---------------------------+--------------------------+----------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------+
; State Machine - |tbs_core_ethernet_board|tbs_core_ethernet:tbs_core_0|debouncer:debouncer_2|state       ;
+---------------------------+---------------------------+--------------------------+----------------------+
; Name                      ; state.debouncer_wait_high ; state.debouncer_wait_low ; state.debouncer_idle ;
+---------------------------+---------------------------+--------------------------+----------------------+
; state.debouncer_idle      ; 0                         ; 0                        ; 0                    ;
; state.debouncer_wait_low  ; 0                         ; 1                        ; 1                    ;
; state.debouncer_wait_high ; 1                         ; 0                        ; 1                    ;
+---------------------------+---------------------------+--------------------------+----------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------+
; State Machine - |tbs_core_ethernet_board|tbs_core_ethernet:tbs_core_0|debouncer:debouncer_1|state       ;
+---------------------------+---------------------------+--------------------------+----------------------+
; Name                      ; state.debouncer_wait_high ; state.debouncer_wait_low ; state.debouncer_idle ;
+---------------------------+---------------------------+--------------------------+----------------------+
; state.debouncer_idle      ; 0                         ; 0                        ; 0                    ;
; state.debouncer_wait_low  ; 0                         ; 1                        ; 1                    ;
; state.debouncer_wait_high ; 1                         ; 0                        ; 1                    ;
+---------------------------+---------------------------+--------------------------+----------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------+
; State Machine - |tbs_core_ethernet_board|tbs_core_ethernet:tbs_core_0|debouncer:debouncer_0|state       ;
+---------------------------+---------------------------+--------------------------+----------------------+
; Name                      ; state.debouncer_wait_high ; state.debouncer_wait_low ; state.debouncer_idle ;
+---------------------------+---------------------------+--------------------------+----------------------+
; state.debouncer_idle      ; 0                         ; 0                        ; 0                    ;
; state.debouncer_wait_low  ; 0                         ; 1                        ; 1                    ;
; state.debouncer_wait_high ; 1                         ; 0                        ; 1                    ;
+---------------------------+---------------------------+--------------------------+----------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                 ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+
; Register name                                                                                                                                                   ; Reason for Removal                                                               ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+
; tbs_core_ethernet:tbs_core_0|dac_control:dac_control_1|dac_init_value[0..6,8]                                                                                   ; Stuck at GND due to stuck port data_in                                           ;
; tbs_core_ethernet:tbs_core_0|dac_control:dac_control_0|dac_init_value[0]                                                                                        ; Stuck at GND due to stuck port data_in                                           ;
; tbs_core_ethernet:tbs_core_0|analog_trigger_duty_cycle_adj_uart[7]                                                                                              ; Merged with tbs_core_ethernet:tbs_core_0|analog_trigger_duty_cycle_adj_uart[0]   ;
; tbs_core_ethernet:tbs_core_0|analog_trigger_period_adj_uart[7]                                                                                                  ; Merged with tbs_core_ethernet:tbs_core_0|analog_trigger_period_adj_uart[4]       ;
; tbs_core_ethernet:tbs_core_0|analog_trigger_period_adj_uart[1,2]                                                                                                ; Merged with tbs_core_ethernet:tbs_core_0|analog_trigger_period_adj_uart[0]       ;
; tbs_core_ethernet:tbs_core_0|sc_noc_generator_duty_cycle_adj_uart[1..6,10]                                                                                      ; Merged with tbs_core_ethernet:tbs_core_0|sc_noc_generator_duty_cycle_adj_uart[0] ;
; tbs_core_ethernet:tbs_core_0|sc_noc_generator_overlap_adj_uart[0..7]                                                                                            ; Merged with tbs_core_ethernet:tbs_core_0|sc_noc_generator_duty_cycle_adj_uart[0] ;
; tbs_core_ethernet:tbs_core_0|sc_noc_generator_overlap_adj_uart[10]                                                                                              ; Merged with tbs_core_ethernet:tbs_core_0|sc_noc_generator_duty_cycle_adj_uart[9] ;
; tbs_core_ethernet:tbs_core_0|sc_noc_generator_period_adj_uart[10]                                                                                               ; Merged with tbs_core_ethernet:tbs_core_0|sc_noc_generator_duty_cycle_adj_uart[9] ;
; tbs_core_ethernet:tbs_core_0|sc_noc_generator_overlap_adj_uart[9]                                                                                               ; Merged with tbs_core_ethernet:tbs_core_0|sc_noc_generator_duty_cycle_adj_uart[8] ;
; tbs_core_ethernet:tbs_core_0|sc_noc_generator_overlap_adj_uart[8]                                                                                               ; Merged with tbs_core_ethernet:tbs_core_0|sc_noc_generator_duty_cycle_adj_uart[7] ;
; tbs_core_ethernet:tbs_core_0|sc_noc_generator_period_adj_uart[1..8]                                                                                             ; Merged with tbs_core_ethernet:tbs_core_0|sc_noc_generator_period_adj_uart[0]     ;
; tbs_core_ethernet:tbs_core_0|baudrate_adj_uart[8]                                                                                                               ; Merged with tbs_core_ethernet:tbs_core_0|baudrate_adj_uart[5]                    ;
; tbs_core_ethernet:tbs_core_0|baudrate_adj_uart[3]                                                                                                               ; Merged with tbs_core_ethernet:tbs_core_0|baudrate_adj_uart[1]                    ;
; tbs_core_ethernet:tbs_core_0|tbs_virtual_delta_steps_adj_uart[6,7]                                                                                              ; Merged with tbs_core_ethernet:tbs_core_0|tbs_virtual_delta_steps_adj_uart[0]     ;
; tbs_core_ethernet:tbs_core_0|atbs_max_delta_steps_adj_uart[1,7]                                                                                                 ; Merged with tbs_core_ethernet:tbs_core_0|atbs_max_delta_steps_adj_uart[0]        ;
; tbs_core_ethernet:tbs_core_0|atbs_win_length_adj_uart[1..5,18,19]                                                                                               ; Merged with tbs_core_ethernet:tbs_core_0|atbs_win_length_adj_uart[0]             ;
; tbs_core_ethernet:tbs_core_0|analog_trigger_duty_cycle_adj_uart[0]                                                                                              ; Stuck at GND due to stuck port data_in                                           ;
; tbs_core_ethernet:tbs_core_0|sc_noc_generator_duty_cycle_adj_uart[0]                                                                                            ; Stuck at GND due to stuck port data_in                                           ;
; tbs_core_ethernet:tbs_core_0|tbs_virtual_delta_steps_adj_uart[0]                                                                                                ; Stuck at GND due to stuck port data_in                                           ;
; tbs_core_ethernet:tbs_core_0|atbs_win_length_adj_uart[0]                                                                                                        ; Stuck at GND due to stuck port data_in                                           ;
; tbs_core_ethernet:tbs_core_0|atbs_max_delta_steps_adj_uart[0]                                                                                                   ; Stuck at GND due to stuck port data_in                                           ;
; tbs_core_ethernet:tbs_core_0|sc_noc_generator_period_adj_uart[0]                                                                                                ; Stuck at VCC due to stuck port data_in                                           ;
; tbs_core_ethernet:tbs_core_0|analog_trigger_period_adj_uart[0]                                                                                                  ; Stuck at VCC due to stuck port data_in                                           ;
; tbs_core_ethernet:tbs_core_0|dac_control:dac_control_0|dac_init_value[8]                                                                                        ; Stuck at GND due to stuck port data_in                                           ;
; tbs_core_ethernet:tbs_core_0|analog_trigger_duty_cycle_adj_uart[4]                                                                                              ; Merged with tbs_core_ethernet:tbs_core_0|analog_trigger_duty_cycle_adj_uart[3]   ;
; tbs_core_ethernet:tbs_core_0|baudrate_adj_uart[2]                                                                                                               ; Merged with tbs_core_ethernet:tbs_core_0|baudrate_adj_uart[7]                    ;
; tbs_core_ethernet:tbs_core_0|baudrate_adj_uart[0]                                                                                                               ; Merged with tbs_core_ethernet:tbs_core_0|baudrate_adj_uart[4]                    ;
; tbs_core_ethernet:tbs_core_0|analog_trigger_period_adj_uart[3]                                                                                                  ; Merged with tbs_core_ethernet:tbs_core_0|analog_trigger_period_adj_uart[5]       ;
; tbs_core_ethernet:tbs_core_0|atbs_win_length_adj_uart[12]                                                                                                       ; Merged with tbs_core_ethernet:tbs_core_0|atbs_win_length_adj_uart[17]            ;
; tbs_core_ethernet:tbs_core_0|atbs_win_length_adj_uart[6]                                                                                                        ; Merged with tbs_core_ethernet:tbs_core_0|atbs_win_length_adj_uart[13]            ;
; tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|ethernet_rx:ethernet_rx_entity|ethernet_rx_controller:ethernet_rx_controller_0|discard_packet_signal           ; Lost fanout                                                                      ;
; tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|vector_synchronizer:syncing_physical|synchronizer:\GEN_SYNC:1:sync|synchronizer_chain[1]                       ; Lost fanout                                                                      ;
; tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|ethernet_rx:ethernet_rx_entity|ethernet_rx_controller:ethernet_rx_controller_0|nibble                          ; Lost fanout                                                                      ;
; tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|vector_synchronizer:syncing_physical|synchronizer:\GEN_SYNC:3:sync|synchronizer_chain[1]                       ; Lost fanout                                                                      ;
; tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|ethernet_rx:ethernet_rx_entity|ethernet_rx_controller:ethernet_rx_controller_0|rx_clk_before                   ; Lost fanout                                                                      ;
; tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|ethernet_rx:ethernet_rx_entity|ethernet_rx_controller:ethernet_rx_controller_0|byte_number[0..8]               ; Lost fanout                                                                      ;
; tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|ethernet_rx:ethernet_rx_entity|ethernet_rx_controller:ethernet_rx_controller_0|rx_byte[0..7]                   ; Lost fanout                                                                      ;
; tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|vector_synchronizer:syncing_physical|synchronizer:\GEN_SYNC:1:sync|synchronizer_chain[0]                       ; Lost fanout                                                                      ;
; tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|vector_synchronizer:syncing_physical|synchronizer:\GEN_SYNC:3:sync|synchronizer_chain[0]                       ; Lost fanout                                                                      ;
; tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|vector_synchronizer:syncing_data|synchronizer:\GEN_SYNC:3:sync|synchronizer_chain[1]                           ; Lost fanout                                                                      ;
; tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|vector_synchronizer:syncing_data|synchronizer:\GEN_SYNC:2:sync|synchronizer_chain[1]                           ; Lost fanout                                                                      ;
; tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|vector_synchronizer:syncing_data|synchronizer:\GEN_SYNC:1:sync|synchronizer_chain[1]                           ; Lost fanout                                                                      ;
; tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|vector_synchronizer:syncing_data|synchronizer:\GEN_SYNC:0:sync|synchronizer_chain[1]                           ; Lost fanout                                                                      ;
; tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|vector_synchronizer:syncing_data|synchronizer:\GEN_SYNC:3:sync|synchronizer_chain[0]                           ; Lost fanout                                                                      ;
; tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|vector_synchronizer:syncing_data|synchronizer:\GEN_SYNC:2:sync|synchronizer_chain[0]                           ; Lost fanout                                                                      ;
; tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|vector_synchronizer:syncing_data|synchronizer:\GEN_SYNC:1:sync|synchronizer_chain[0]                           ; Lost fanout                                                                      ;
; tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|vector_synchronizer:syncing_data|synchronizer:\GEN_SYNC:0:sync|synchronizer_chain[0]                           ; Lost fanout                                                                      ;
; tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|ethernet_rx:ethernet_rx_entity|ethernet_rx_controller:ethernet_rx_controller_0|current_state.IDLE              ; Lost fanout                                                                      ;
; tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|ethernet_rx:ethernet_rx_entity|ethernet_rx_controller:ethernet_rx_controller_0|current_state.RECEIVING_HEADER  ; Lost fanout                                                                      ;
; tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|ethernet_rx:ethernet_rx_entity|ethernet_rx_controller:ethernet_rx_controller_0|current_state.RECEIVING_PAYLOAD ; Lost fanout                                                                      ;
; tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|ethernet_rx:ethernet_rx_entity|ethernet_rx_controller:ethernet_rx_controller_0|current_state.RECEIVING_CRC     ; Lost fanout                                                                      ;
; tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|ethernet_rx:ethernet_rx_entity|ethernet_rx_controller:ethernet_rx_controller_0|current_state.IGNOREPACKET      ; Lost fanout                                                                      ;
; tbs_core_ethernet:tbs_core_0|debouncer:debouncer_6|state.debouncer_wait_low                                                                                     ; Lost fanout                                                                      ;
; tbs_core_ethernet:tbs_core_0|debouncer:debouncer_6|state.debouncer_wait_high                                                                                    ; Lost fanout                                                                      ;
; tbs_core_ethernet:tbs_core_0|debouncer:debouncer_5|state.debouncer_wait_low                                                                                     ; Lost fanout                                                                      ;
; tbs_core_ethernet:tbs_core_0|debouncer:debouncer_5|state.debouncer_wait_high                                                                                    ; Lost fanout                                                                      ;
; tbs_core_ethernet:tbs_core_0|debouncer:debouncer_4|state.debouncer_wait_low                                                                                     ; Lost fanout                                                                      ;
; tbs_core_ethernet:tbs_core_0|debouncer:debouncer_4|state.debouncer_wait_high                                                                                    ; Lost fanout                                                                      ;
; tbs_core_ethernet:tbs_core_0|debouncer:debouncer_3|state.debouncer_wait_low                                                                                     ; Lost fanout                                                                      ;
; tbs_core_ethernet:tbs_core_0|debouncer:debouncer_3|state.debouncer_wait_high                                                                                    ; Lost fanout                                                                      ;
; tbs_core_ethernet:tbs_core_0|debouncer:debouncer_2|state.debouncer_wait_low                                                                                     ; Lost fanout                                                                      ;
; tbs_core_ethernet:tbs_core_0|debouncer:debouncer_2|state.debouncer_wait_high                                                                                    ; Lost fanout                                                                      ;
; tbs_core_ethernet:tbs_core_0|debouncer:debouncer_1|state.debouncer_wait_low                                                                                     ; Lost fanout                                                                      ;
; tbs_core_ethernet:tbs_core_0|debouncer:debouncer_1|state.debouncer_wait_high                                                                                    ; Lost fanout                                                                      ;
; tbs_core_ethernet:tbs_core_0|debouncer:debouncer_0|state.debouncer_wait_low                                                                                     ; Lost fanout                                                                      ;
; tbs_core_ethernet:tbs_core_0|debouncer:debouncer_0|state.debouncer_wait_high                                                                                    ; Lost fanout                                                                      ;
; Total Number of Removed Registers = 118                                                                                                                         ;                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                   ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                         ; Reason for Removal ; Registers Removed due to This Register                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|ethernet_rx:ethernet_rx_entity|ethernet_rx_controller:ethernet_rx_controller_0|discard_packet_signal ; Lost Fanouts       ; tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|ethernet_rx:ethernet_rx_entity|ethernet_rx_controller:ethernet_rx_controller_0|nibble,                          ;
;                                                                                                                                                       ;                    ; tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|vector_synchronizer:syncing_physical|synchronizer:\GEN_SYNC:3:sync|synchronizer_chain[1],                       ;
;                                                                                                                                                       ;                    ; tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|ethernet_rx:ethernet_rx_entity|ethernet_rx_controller:ethernet_rx_controller_0|rx_clk_before,                   ;
;                                                                                                                                                       ;                    ; tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|ethernet_rx:ethernet_rx_entity|ethernet_rx_controller:ethernet_rx_controller_0|byte_number[3],                  ;
;                                                                                                                                                       ;                    ; tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|ethernet_rx:ethernet_rx_entity|ethernet_rx_controller:ethernet_rx_controller_0|byte_number[2],                  ;
;                                                                                                                                                       ;                    ; tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|ethernet_rx:ethernet_rx_entity|ethernet_rx_controller:ethernet_rx_controller_0|byte_number[4],                  ;
;                                                                                                                                                       ;                    ; tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|ethernet_rx:ethernet_rx_entity|ethernet_rx_controller:ethernet_rx_controller_0|byte_number[6],                  ;
;                                                                                                                                                       ;                    ; tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|ethernet_rx:ethernet_rx_entity|ethernet_rx_controller:ethernet_rx_controller_0|byte_number[7],                  ;
;                                                                                                                                                       ;                    ; tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|ethernet_rx:ethernet_rx_entity|ethernet_rx_controller:ethernet_rx_controller_0|byte_number[8],                  ;
;                                                                                                                                                       ;                    ; tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|ethernet_rx:ethernet_rx_entity|ethernet_rx_controller:ethernet_rx_controller_0|rx_byte[7],                      ;
;                                                                                                                                                       ;                    ; tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|vector_synchronizer:syncing_physical|synchronizer:\GEN_SYNC:3:sync|synchronizer_chain[0],                       ;
;                                                                                                                                                       ;                    ; tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|vector_synchronizer:syncing_data|synchronizer:\GEN_SYNC:3:sync|synchronizer_chain[1],                           ;
;                                                                                                                                                       ;                    ; tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|vector_synchronizer:syncing_data|synchronizer:\GEN_SYNC:3:sync|synchronizer_chain[0],                           ;
;                                                                                                                                                       ;                    ; tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|ethernet_rx:ethernet_rx_entity|ethernet_rx_controller:ethernet_rx_controller_0|current_state.IDLE,              ;
;                                                                                                                                                       ;                    ; tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|ethernet_rx:ethernet_rx_entity|ethernet_rx_controller:ethernet_rx_controller_0|current_state.RECEIVING_HEADER,  ;
;                                                                                                                                                       ;                    ; tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|ethernet_rx:ethernet_rx_entity|ethernet_rx_controller:ethernet_rx_controller_0|current_state.RECEIVING_PAYLOAD, ;
;                                                                                                                                                       ;                    ; tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|ethernet_rx:ethernet_rx_entity|ethernet_rx_controller:ethernet_rx_controller_0|current_state.RECEIVING_CRC,     ;
;                                                                                                                                                       ;                    ; tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|ethernet_rx:ethernet_rx_entity|ethernet_rx_controller:ethernet_rx_controller_0|current_state.IGNOREPACKET       ;
; tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|ethernet_rx:ethernet_rx_entity|ethernet_rx_controller:ethernet_rx_controller_0|rx_byte[6]            ; Lost Fanouts       ; tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|vector_synchronizer:syncing_data|synchronizer:\GEN_SYNC:2:sync|synchronizer_chain[1],                           ;
;                                                                                                                                                       ;                    ; tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|vector_synchronizer:syncing_data|synchronizer:\GEN_SYNC:2:sync|synchronizer_chain[0]                            ;
; tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|ethernet_rx:ethernet_rx_entity|ethernet_rx_controller:ethernet_rx_controller_0|rx_byte[5]            ; Lost Fanouts       ; tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|vector_synchronizer:syncing_data|synchronizer:\GEN_SYNC:1:sync|synchronizer_chain[1],                           ;
;                                                                                                                                                       ;                    ; tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|vector_synchronizer:syncing_data|synchronizer:\GEN_SYNC:1:sync|synchronizer_chain[0]                            ;
; tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|ethernet_rx:ethernet_rx_entity|ethernet_rx_controller:ethernet_rx_controller_0|rx_byte[4]            ; Lost Fanouts       ; tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|vector_synchronizer:syncing_data|synchronizer:\GEN_SYNC:0:sync|synchronizer_chain[1],                           ;
;                                                                                                                                                       ;                    ; tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|vector_synchronizer:syncing_data|synchronizer:\GEN_SYNC:0:sync|synchronizer_chain[0]                            ;
; tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|vector_synchronizer:syncing_physical|synchronizer:\GEN_SYNC:1:sync|synchronizer_chain[1]             ; Lost Fanouts       ; tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|vector_synchronizer:syncing_physical|synchronizer:\GEN_SYNC:1:sync|synchronizer_chain[0]                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1336  ;
; Number of registers using Synchronous Clear  ; 339   ;
; Number of registers using Synchronous Load   ; 43    ;
; Number of registers using Asynchronous Clear ; 1268  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 953   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                          ; Fan out ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; tbs_core_ethernet:tbs_core_0|enable_analog_uart                                                                                                                                                                                                            ; 3       ;
; tbs_core_ethernet:tbs_core_0|signal_select_in_uart                                                                                                                                                                                                         ; 2       ;
; tbs_core_ethernet:tbs_core_0|analog_trigger_duty_cycle_adj_uart[2]                                                                                                                                                                                         ; 1       ;
; tbs_core_ethernet:tbs_core_0|sc_noc_generator_duty_cycle_adj_uart[8]                                                                                                                                                                                       ; 5       ;
; tbs_core_ethernet:tbs_core_0|baudrate_adj_uart[6]                                                                                                                                                                                                          ; 7       ;
; tbs_core_ethernet:tbs_core_0|adaptive_threshold_control:adaptive_ctrl_0|steps_to_upper_v[3]                                                                                                                                                                ; 4       ;
; tbs_core_ethernet:tbs_core_0|adaptive_threshold_control:adaptive_ctrl_0|steps_to_upper_v[6]                                                                                                                                                                ; 5       ;
; tbs_core_ethernet:tbs_core_0|adaptive_threshold_control:adaptive_ctrl_0|steps_to_upper_v[5]                                                                                                                                                                ; 5       ;
; tbs_core_ethernet:tbs_core_0|adaptive_threshold_control:adaptive_ctrl_0|steps_to_upper_v[4]                                                                                                                                                                ; 4       ;
; tbs_core_ethernet:tbs_core_0|adaptive_threshold_control:adaptive_ctrl_0|steps_to_upper_v[2]                                                                                                                                                                ; 4       ;
; tbs_core_ethernet:tbs_core_0|adaptive_threshold_control:adaptive_ctrl_0|steps_to_upper_v[0]                                                                                                                                                                ; 4       ;
; tbs_core_ethernet:tbs_core_0|adaptive_threshold_control:adaptive_ctrl_0|steps_to_lower_v[3]                                                                                                                                                                ; 4       ;
; tbs_core_ethernet:tbs_core_0|adaptive_threshold_control:adaptive_ctrl_0|steps_to_lower_v[6]                                                                                                                                                                ; 5       ;
; tbs_core_ethernet:tbs_core_0|adaptive_threshold_control:adaptive_ctrl_0|steps_to_lower_v[5]                                                                                                                                                                ; 5       ;
; tbs_core_ethernet:tbs_core_0|adaptive_threshold_control:adaptive_ctrl_0|steps_to_lower_v[4]                                                                                                                                                                ; 4       ;
; tbs_core_ethernet:tbs_core_0|adaptive_threshold_control:adaptive_ctrl_0|steps_to_lower_v[2]                                                                                                                                                                ; 4       ;
; tbs_core_ethernet:tbs_core_0|adaptive_threshold_control:adaptive_ctrl_0|steps_to_lower_v[1]                                                                                                                                                                ; 4       ;
; tbs_core_ethernet:tbs_core_0|adaptive_threshold_control:adaptive_ctrl_0|steps_to_lower_v[0]                                                                                                                                                                ; 4       ;
; tbs_core_ethernet:tbs_core_0|adaptive_threshold_control:adaptive_ctrl_0|delta_steps[0]                                                                                                                                                                     ; 9       ;
; tbs_core_ethernet:tbs_core_0|select_tbs_delta_steps_uart                                                                                                                                                                                                   ; 3       ;
; tbs_core_ethernet:tbs_core_0|tbs_virtual_delta_steps_adj_uart[3]                                                                                                                                                                                           ; 8       ;
; tbs_core_ethernet:tbs_core_0|analog_trigger_period_adj_uart[6]                                                                                                                                                                                             ; 1       ;
; tbs_core_ethernet:tbs_core_0|sc_noc_generator_period_adj_uart[9]                                                                                                                                                                                           ; 1       ;
; tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|cyclicShift:header_shift_register|shiftRegister[0][4]                                                                             ; 2       ;
; tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|CRC32[28]                                                                                                                         ; 2       ;
; tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|CRC32[20]                                                                                                                         ; 2       ;
; tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|CRC32[4]                                                                                                                          ; 6       ;
; tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|CRC32[12]                                                                                                                         ; 2       ;
; tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|cyclicShift:header_shift_register|shiftRegister[0][0]                                                                             ; 2       ;
; tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|CRC32[24]                                                                                                                         ; 2       ;
; tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|CRC32[16]                                                                                                                         ; 2       ;
; tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|CRC32[0]                                                                                                                          ; 3       ;
; tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|CRC32[8]                                                                                                                          ; 2       ;
; tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|CRC32[29]                                                                                                                         ; 2       ;
; tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|CRC32[21]                                                                                                                         ; 2       ;
; tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|CRC32[5]                                                                                                                          ; 10      ;
; tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|CRC32[13]                                                                                                                         ; 2       ;
; tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|CRC32[25]                                                                                                                         ; 2       ;
; tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|CRC32[17]                                                                                                                         ; 2       ;
; tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|CRC32[1]                                                                                                                          ; 5       ;
; tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|CRC32[9]                                                                                                                          ; 2       ;
; tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|cyclicShift:header_shift_register|shiftRegister[0][6]                                                                             ; 2       ;
; tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|CRC32[30]                                                                                                                         ; 2       ;
; tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|CRC32[22]                                                                                                                         ; 2       ;
; tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|CRC32[6]                                                                                                                          ; 2       ;
; tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|CRC32[14]                                                                                                                         ; 2       ;
; tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|cyclicShift:header_shift_register|shiftRegister[0][2]                                                                             ; 2       ;
; tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|CRC32[26]                                                                                                                         ; 2       ;
; tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|CRC32[18]                                                                                                                         ; 2       ;
; tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|CRC32[2]                                                                                                                          ; 2       ;
; tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|CRC32[10]                                                                                                                         ; 2       ;
; tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|CRC32[31]                                                                                                                         ; 2       ;
; tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|CRC32[23]                                                                                                                         ; 2       ;
; tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|CRC32[7]                                                                                                                          ; 4       ;
; tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|CRC32[15]                                                                                                                         ; 2       ;
; tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|CRC32[27]                                                                                                                         ; 2       ;
; tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|CRC32[19]                                                                                                                         ; 2       ;
; tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|CRC32[3]                                                                                                                          ; 2       ;
; tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|CRC32[11]                                                                                                                         ; 2       ;
; tbs_core_ethernet:tbs_core_0|trigger_start_mode_uart                                                                                                                                                                                                       ; 3       ;
; tbs_core_ethernet:tbs_core_0|atbs_max_delta_steps_adj_uart[5]                                                                                                                                                                                              ; 1       ;
; tbs_core_ethernet:tbs_core_0|adaptive_threshold_control:adaptive_ctrl_0|prev_delta_steps[0]                                                                                                                                                                ; 3       ;
; tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|cyclicShift:header_shift_register|shiftRegister[1][4]                                                                             ; 1       ;
; tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|cyclicShift:header_shift_register|shiftRegister[1][0]                                                                             ; 1       ;
; tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|cyclicShift:header_shift_register|shiftRegister[1][6]                                                                             ; 1       ;
; tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|cyclicShift:header_shift_register|shiftRegister[1][2]                                                                             ; 1       ;
; tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|cyclicShift:header_shift_register|altshift_taps:shiftRegister_rtl_0|shift_taps_vsv:auto_generated|dffe7                           ; 6       ;
; tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|cyclicShift:header_shift_register|shiftRegister[7][7]                                                                             ; 1       ;
; tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|cyclicShift:header_shift_register|shiftRegister[2][4]                                                                             ; 1       ;
; tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|cyclicShift:header_shift_register|shiftRegister[2][0]                                                                             ; 1       ;
; tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|cyclicShift:header_shift_register|shiftRegister[2][6]                                                                             ; 1       ;
; tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|cyclicShift:header_shift_register|shiftRegister[2][2]                                                                             ; 1       ;
; tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|cyclicShift:header_shift_register|shiftRegister[8][3]                                                                             ; 1       ;
; tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|cyclicShift:header_shift_register|shiftRegister[3][4]                                                                             ; 1       ;
; tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|cyclicShift:header_shift_register|shiftRegister[3][0]                                                                             ; 1       ;
; tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|cyclicShift:header_shift_register|shiftRegister[3][6]                                                                             ; 1       ;
; tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|cyclicShift:header_shift_register|shiftRegister[3][2]                                                                             ; 1       ;
; tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|cyclicShift:header_shift_register|shiftRegister[9][7]                                                                             ; 1       ;
; tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|cyclicShift:header_shift_register|shiftRegister[9][3]                                                                             ; 1       ;
; tbs_core_ethernet:tbs_core_0|atbs_win_length_adj_uart[10]                                                                                                                                                                                                  ; 15      ;
; tbs_core_ethernet:tbs_core_0|atbs_win_length_adj_uart[13]                                                                                                                                                                                                  ; 30      ;
; tbs_core_ethernet:tbs_core_0|atbs_win_length_adj_uart[8]                                                                                                                                                                                                   ; 15      ;
; tbs_core_ethernet:tbs_core_0|atbs_win_length_adj_uart[11]                                                                                                                                                                                                  ; 15      ;
; tbs_core_ethernet:tbs_core_0|atbs_win_length_adj_uart[14]                                                                                                                                                                                                  ; 15      ;
; tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|cyclicShift:header_shift_register|shiftRegister[4][4]                                                                             ; 1       ;
; tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|cyclicShift:header_shift_register|shiftRegister[4][0]                                                                             ; 1       ;
; tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|cyclicShift:header_shift_register|shiftRegister[4][6]                                                                             ; 1       ;
; tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|cyclicShift:header_shift_register|shiftRegister[4][2]                                                                             ; 1       ;
; tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|cyclicShift:header_shift_register|altshift_taps:shiftRegister_rtl_0|shift_taps_vsv:auto_generated|cntr_h1h:cntr6|counter_reg_bit2 ; 1       ;
; tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|cyclicShift:header_shift_register|shiftRegister[10][7]                                                                            ; 1       ;
; tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|cyclicShift:header_shift_register|shiftRegister[10][3]                                                                            ; 1       ;
; tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|cyclicShift:header_shift_register|shiftRegister[5][4]                                                                             ; 1       ;
; tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|cyclicShift:header_shift_register|shiftRegister[5][0]                                                                             ; 1       ;
; tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|cyclicShift:header_shift_register|shiftRegister[5][6]                                                                             ; 1       ;
; tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|cyclicShift:header_shift_register|shiftRegister[5][2]                                                                             ; 1       ;
; tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|cyclicShift:header_shift_register|shiftRegister[6][4]                                                                             ; 1       ;
; tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|cyclicShift:header_shift_register|shiftRegister[6][0]                                                                             ; 1       ;
; tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|cyclicShift:header_shift_register|shiftRegister[6][6]                                                                             ; 1       ;
; tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|cyclicShift:header_shift_register|shiftRegister[6][2]                                                                             ; 1       ;
; tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|cyclicShift:header_shift_register|altshift_taps:shiftRegister_rtl_0|shift_taps_vsv:auto_generated|cntr_h1h:cntr6|counter_reg_bit0 ; 1       ;
; Total number of inverted registers = 200*                                                                                                                                                                                                                  ;         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
* Table truncated at 100 items. To change the number of inverted registers reported, set the "Number of Inverted Registers Reported" option under Assignments->Settings->Analysis and Synthesis Settings->More Settings


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+
; Register Name                                                                                                                                                                              ; Megafunction                                                                                                                                                                   ; Type       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+
; tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_storage:eth_ram_tx|dual_ram:tx_ram|b_data_o[0..7]                                              ; tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_storage:eth_ram_tx|dual_ram:tx_ram|mem_rtl_0                                       ; RAM        ;
; tbs_core_ethernet:tbs_core_0|spike_memory:spike_memory_0|dual_ram:\gen_dual_ram:dual_ram_0|b_data_o[0..19]                                                                                 ; tbs_core_ethernet:tbs_core_0|spike_memory:spike_memory_0|dual_ram:\gen_dual_ram:dual_ram_0|mem_rtl_0                                                                           ; RAM        ;
; tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|cyclicShift:header_shift_register|shiftRegister[11..17][3]        ; tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|cyclicShift:header_shift_register|shiftRegister_rtl_0 ; SHIFT_TAPS ;
; tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|cyclicShift:header_shift_register|shiftRegister[0..6][3,7]        ; tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|cyclicShift:header_shift_register|shiftRegister_rtl_0 ; SHIFT_TAPS ;
; tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|cyclicShift:header_shift_register|shiftRegister[35..40][4]        ; tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|cyclicShift:header_shift_register|shiftRegister_rtl_0 ; SHIFT_TAPS ;
; tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|cyclicShift:header_shift_register|shiftRegister[34][4,5]          ; tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|cyclicShift:header_shift_register|shiftRegister_rtl_0 ; SHIFT_TAPS ;
; tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|cyclicShift:header_shift_register|shiftRegister[19..25,28..33][5] ; tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|cyclicShift:header_shift_register|shiftRegister_rtl_0 ; SHIFT_TAPS ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |tbs_core_ethernet_board|tbs_core_ethernet:tbs_core_0|uart:uart_0|uart_tx:uart_tx_0|transmit_counter_value[2]                                                                  ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |tbs_core_ethernet_board|tbs_core_ethernet:tbs_core_0|uart:uart_0|uart_rx:uart_rx_0|receive_counter_value[0]                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |tbs_core_ethernet_board|tbs_core_ethernet:tbs_core_0|dac_control:dac_control_0|dac_init_value[7]                                                                              ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |tbs_core_ethernet_board|tbs_core_ethernet:tbs_core_0|dac_control:dac_control_0|dac_init_value[5]                                                                              ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |tbs_core_ethernet_board|tbs_core_ethernet:tbs_core_0|adaptive_threshold_control:adaptive_ctrl_0|steps_to_upper_v[1]                                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |tbs_core_ethernet_board|tbs_core_ethernet:tbs_core_0|adaptive_threshold_control:adaptive_ctrl_0|steps_to_lower_v[7]                                                           ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |tbs_core_ethernet_board|tbs_core_ethernet:tbs_core_0|memory2uart:memory2uart_0|shift_reg_out[2][2]                                                                            ;
; 3:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |tbs_core_ethernet_board|tbs_core_ethernet:tbs_core_0|uart:uart_0|uart_rx:uart_rx_0|baud_counter_value[8]                                                                      ;
; 3:1                ; 27 bits   ; 54 LEs        ; 0 LEs                ; 54 LEs                 ; Yes        ; |tbs_core_ethernet_board|tbs_core_ethernet:tbs_core_0|spike_memory:spike_memory_0|a_data[7]                                                                                    ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |tbs_core_ethernet_board|tbs_core_ethernet:tbs_core_0|spike_memory:spike_memory_0|tail[2]                                                                                      ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |tbs_core_ethernet_board|tbs_core_ethernet:tbs_core_0|adaptive_threshold_control:adaptive_ctrl_0|prev_delta_steps[2]                                                           ;
; 3:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |tbs_core_ethernet_board|tbs_core_ethernet:tbs_core_0|adaptive_threshold_control:adaptive_ctrl_0|spike_shift_reg:spike_shift_reg_0|overflow_marker[13]                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |tbs_core_ethernet_board|tbs_core_ethernet:tbs_core_0|adaptive_threshold_control:adaptive_ctrl_0|spike_shift_reg:spike_shift_reg_0|spikes[13][0]                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |tbs_core_ethernet_board|tbs_core_ethernet:tbs_core_0|adaptive_threshold_control:adaptive_ctrl_0|spike_shift_reg:spike_shift_reg_0|spikes[14][0]                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |tbs_core_ethernet_board|tbs_core_ethernet:tbs_core_0|adaptive_threshold_control:adaptive_ctrl_0|spike_shift_reg:spike_shift_reg_0|spikes[12][0]                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |tbs_core_ethernet_board|tbs_core_ethernet:tbs_core_0|adaptive_threshold_control:adaptive_ctrl_0|spike_shift_reg:spike_shift_reg_0|spikes[11][0]                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |tbs_core_ethernet_board|tbs_core_ethernet:tbs_core_0|adaptive_threshold_control:adaptive_ctrl_0|spike_shift_reg:spike_shift_reg_0|spikes[10][0]                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |tbs_core_ethernet_board|tbs_core_ethernet:tbs_core_0|adaptive_threshold_control:adaptive_ctrl_0|spike_shift_reg:spike_shift_reg_0|spikes[9][0]                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |tbs_core_ethernet_board|tbs_core_ethernet:tbs_core_0|adaptive_threshold_control:adaptive_ctrl_0|spike_shift_reg:spike_shift_reg_0|spikes[8][0]                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |tbs_core_ethernet_board|tbs_core_ethernet:tbs_core_0|adaptive_threshold_control:adaptive_ctrl_0|spike_shift_reg:spike_shift_reg_0|spikes[6][1]                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |tbs_core_ethernet_board|tbs_core_ethernet:tbs_core_0|adaptive_threshold_control:adaptive_ctrl_0|spike_shift_reg:spike_shift_reg_0|spikes[5][1]                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |tbs_core_ethernet_board|tbs_core_ethernet:tbs_core_0|adaptive_threshold_control:adaptive_ctrl_0|spike_shift_reg:spike_shift_reg_0|spikes[4][0]                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |tbs_core_ethernet_board|tbs_core_ethernet:tbs_core_0|adaptive_threshold_control:adaptive_ctrl_0|spike_shift_reg:spike_shift_reg_0|spikes[3][1]                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |tbs_core_ethernet_board|tbs_core_ethernet:tbs_core_0|adaptive_threshold_control:adaptive_ctrl_0|spike_shift_reg:spike_shift_reg_0|spikes[2][1]                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |tbs_core_ethernet_board|tbs_core_ethernet:tbs_core_0|adaptive_threshold_control:adaptive_ctrl_0|spike_shift_reg:spike_shift_reg_0|spikes[1][1]                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |tbs_core_ethernet_board|tbs_core_ethernet:tbs_core_0|adaptive_threshold_control:adaptive_ctrl_0|spike_shift_reg:spike_shift_reg_0|spikes[0][0]                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |tbs_core_ethernet_board|tbs_core_ethernet:tbs_core_0|adaptive_threshold_control:adaptive_ctrl_0|spike_shift_reg:spike_shift_reg_0|spikes[7][0]                                ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |tbs_core_ethernet_board|tbs_core_ethernet:tbs_core_0|spike_memory:spike_memory_0|tx_active[2]                                                                                 ;
; 4:1                ; 19 bits   ; 38 LEs        ; 0 LEs                ; 38 LEs                 ; Yes        ; |tbs_core_ethernet_board|tbs_core_ethernet:tbs_core_0|spike_encoder:spike_encoder_0|encoded_spike[6]                                                                           ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |tbs_core_ethernet_board|tbs_core_ethernet:tbs_core_0|baudrate_adj_uart[5]                                                                                                     ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |tbs_core_ethernet_board|tbs_core_ethernet:tbs_core_0|baudrate_adj_uart[1]                                                                                                     ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |tbs_core_ethernet_board|tbs_core_ethernet:tbs_core_0|atbs_max_delta_steps_adj_uart[2]                                                                                         ;
; 6:1                ; 6 bits    ; 24 LEs        ; 18 LEs               ; 6 LEs                  ; Yes        ; |tbs_core_ethernet_board|tbs_core_ethernet:tbs_core_0|atbs_max_delta_steps_adj_uart[6]                                                                                         ;
; 6:1                ; 6 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |tbs_core_ethernet_board|tbs_core_ethernet:tbs_core_0|adaptive_threshold_control:adaptive_ctrl_0|delta_steps[2]                                                                ;
; 7:1                ; 5 bits    ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |tbs_core_ethernet_board|tbs_core_ethernet:tbs_core_0|atbs_win_length_adj_uart[9]                                                                                              ;
; 7:1                ; 7 bits    ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |tbs_core_ethernet_board|tbs_core_ethernet:tbs_core_0|analog_trigger_duty_cycle_adj_uart[1]                                                                                    ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tbs_core_ethernet_board|tbs_core_ethernet:tbs_core_0|dac_control:dac_control_0|dac_counter_value[2]                                                                           ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tbs_core_ethernet_board|tbs_core_ethernet:tbs_core_0|dac_control:dac_control_1|dac_counter_value[1]                                                                           ;
; 8:1                ; 8 bits    ; 40 LEs        ; 32 LEs               ; 8 LEs                  ; Yes        ; |tbs_core_ethernet_board|tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|byte_to_send[2]              ;
; 8:1                ; 9 bits    ; 45 LEs        ; 0 LEs                ; 45 LEs                 ; Yes        ; |tbs_core_ethernet_board|tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|byte_number[1]               ;
; 13:1               ; 9 bits    ; 72 LEs        ; 0 LEs                ; 72 LEs                 ; Yes        ; |tbs_core_ethernet_board|tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|ethernet_rx:ethernet_rx_entity|ethernet_rx_controller:ethernet_rx_controller_0|byte_number[6]        ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |tbs_core_ethernet_board|tbs_core_ethernet:tbs_core_0|adaptive_threshold_control:adaptive_ctrl_0|steps_to_upper_v[6]                                                           ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |tbs_core_ethernet_board|tbs_core_ethernet:tbs_core_0|adaptive_threshold_control:adaptive_ctrl_0|steps_to_lower_v[5]                                                           ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |tbs_core_ethernet_board|tbs_core_ethernet:tbs_core_0|sc_noc_generator_period_adj_uart[9]                                                                                      ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |tbs_core_ethernet_board|tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|CRC32[10]                    ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |tbs_core_ethernet_board|tbs_core_ethernet:tbs_core_0|baudrate_adj_uart[0]                                                                                                     ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |tbs_core_ethernet_board|tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|CRC32[7]                     ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |tbs_core_ethernet_board|tbs_core_ethernet:tbs_core_0|atbs_max_delta_steps_adj_uart[5]                                                                                         ;
; 7:1                ; 11 bits   ; 44 LEs        ; 44 LEs               ; 0 LEs                  ; Yes        ; |tbs_core_ethernet_board|tbs_core_ethernet:tbs_core_0|atbs_win_length_adj_uart[11]                                                                                             ;
; 10:1               ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |tbs_core_ethernet_board|tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|CRC32[21]                    ;
; 10:1               ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |tbs_core_ethernet_board|tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|CRC32[23]                    ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |tbs_core_ethernet_board|tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_storage:eth_ram_tx|address:addr_a_creator|next_address[1] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |tbs_core_ethernet_board|tbs_core_ethernet:tbs_core_0|adaptive_threshold_control:adaptive_ctrl_0|delta_steps_upper_o[5]                                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |tbs_core_ethernet_board|tbs_core_ethernet:tbs_core_0|adaptive_threshold_control:adaptive_ctrl_0|delta_steps_lower_o[5]                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |tbs_core_ethernet_board|tbs_core_ethernet:tbs_core_0|next_state                                                                                                               ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |tbs_core_ethernet_board|tbs_core_ethernet:tbs_core_0|adaptive_threshold_control:adaptive_ctrl_0|delta_steps_limited[4]                                                        ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; No         ; |tbs_core_ethernet_board|tbs_core_ethernet:tbs_core_0|debouncer:debouncer_6|Selector2                                                                                          ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; No         ; |tbs_core_ethernet_board|tbs_core_ethernet:tbs_core_0|debouncer:debouncer_5|Selector2                                                                                          ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; No         ; |tbs_core_ethernet_board|tbs_core_ethernet:tbs_core_0|debouncer:debouncer_4|Selector2                                                                                          ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; No         ; |tbs_core_ethernet_board|tbs_core_ethernet:tbs_core_0|debouncer:debouncer_3|Selector0                                                                                          ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; No         ; |tbs_core_ethernet_board|tbs_core_ethernet:tbs_core_0|debouncer:debouncer_2|Selector2                                                                                          ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; No         ; |tbs_core_ethernet_board|tbs_core_ethernet:tbs_core_0|debouncer:debouncer_1|Selector2                                                                                          ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; No         ; |tbs_core_ethernet_board|tbs_core_ethernet:tbs_core_0|debouncer:debouncer_0|Selector2                                                                                          ;
; 8:1                ; 4 bits    ; 20 LEs        ; 12 LEs               ; 8 LEs                  ; No         ; |tbs_core_ethernet_board|tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|Selector0                    ;
; 8:1                ; 4 bits    ; 20 LEs        ; 12 LEs               ; 8 LEs                  ; No         ; |tbs_core_ethernet_board|tbs_core_ethernet:tbs_core_0|uart:uart_0|uart_rx:uart_rx_0|Selector2                                                                                  ;
; 16:1               ; 5 bits    ; 50 LEs        ; 40 LEs               ; 10 LEs                 ; No         ; |tbs_core_ethernet_board|tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|ethernet_rx:ethernet_rx_entity|ethernet_rx_controller:ethernet_rx_controller_0|Selector0             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_storage:eth_ram_tx|dual_ram:tx_ram|altsyncram:mem_rtl_0|altsyncram_qji1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                          ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                           ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tbs_core_ethernet:tbs_core_0|spike_memory:spike_memory_0|dual_ram:\gen_dual_ram:dual_ram_0|altsyncram:mem_rtl_0|altsyncram_gmi1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|cyclicShift:header_shift_register|altshift_taps:shiftRegister_rtl_0|shift_taps_vsv:auto_generated|altsyncram_pcc1:altsyncram5 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|cyclicShift:header_shift_register|altshift_taps:shiftRegister_rtl_0|shift_taps_vsv:auto_generated|cntr_h1h:cntr6 ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                                                                               ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit0                                                                                                                                                                                                                 ;
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit2                                                                                                                                                                                                                 ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tbs_core_ethernet:tbs_core_0 ;
+----------------------------+---------+------------------------------------+
; Parameter Name             ; Value   ; Type                               ;
+----------------------------+---------+------------------------------------+
; clk_freq                   ; 8000000 ; Signed Integer                     ;
; main_counter_bitwidth      ; 20      ; Signed Integer                     ;
; main_counter_max           ; 800000  ; Signed Integer                     ;
; debouncer_bitwidth         ; 16      ; Signed Integer                     ;
; debouncer_max              ; 65536   ; Signed Integer                     ;
; n_ff                       ; 2       ; Signed Integer                     ;
; n_channels                 ; 2       ; Signed Integer                     ;
; max_clipping_value         ; 255     ; Signed Integer                     ;
; min_clipping_value         ; 0       ; Signed Integer                     ;
; d_max_lim                  ; 2       ; Signed Integer                     ;
; d_min_lim                  ; 2       ; Signed Integer                     ;
; weylsd_bits                ; 3       ; Signed Integer                     ;
; delta_steps_bitwidth       ; 8       ; Signed Integer                     ;
; time_counter_bitwidth      ; 19      ; Signed Integer                     ;
; time_counter_max           ; 524288  ; Signed Integer                     ;
; dac_settling_clks          ; 80      ; Signed Integer                     ;
; dac_bitwidth               ; 8       ; Signed Integer                     ;
; trigger_counter_bitwidth   ; 8       ; Signed Integer                     ;
; trigger_counter_max        ; 160     ; Signed Integer                     ;
; sc_noc_counter_bitwidth    ; 11      ; Signed Integer                     ;
; sc_noc_counter_max         ; 2048    ; Signed Integer                     ;
; addr_bitwidth              ; 7       ; Signed Integer                     ;
; data_bitwidth              ; 20      ; Signed Integer                     ;
; uart_baud_counter_bitwidth ; 9       ; Signed Integer                     ;
; uart_baud_counter_max      ; 417     ; Signed Integer                     ;
; uart_data_length           ; 8       ; Signed Integer                     ;
; n_payload_bytes            ; 300     ; Signed Integer                     ;
+----------------------------+---------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tbs_core_ethernet:tbs_core_0|sync_chain:sync_chain_0 ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; n_ff           ; 2     ; Signed Integer                                                           ;
; n_channels     ; 1     ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tbs_core_ethernet:tbs_core_0|sync_chain:sync_chain_2 ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; n_ff           ; 2     ; Signed Integer                                                           ;
; n_channels     ; 1     ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tbs_core_ethernet:tbs_core_0|debouncer:debouncer_0 ;
+--------------------+-------+--------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                               ;
+--------------------+-------+--------------------------------------------------------------------+
; debouncer_bitwidth ; 16    ; Signed Integer                                                     ;
; debouncer_max      ; 65536 ; Signed Integer                                                     ;
+--------------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tbs_core_ethernet:tbs_core_0|debouncer:debouncer_0|sync_chain:sync_chain_0 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; n_ff           ; 2     ; Signed Integer                                                                                 ;
; n_channels     ; 1     ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tbs_core_ethernet:tbs_core_0|debouncer:debouncer_1 ;
+--------------------+-------+--------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                               ;
+--------------------+-------+--------------------------------------------------------------------+
; debouncer_bitwidth ; 16    ; Signed Integer                                                     ;
; debouncer_max      ; 65536 ; Signed Integer                                                     ;
+--------------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tbs_core_ethernet:tbs_core_0|debouncer:debouncer_1|sync_chain:sync_chain_0 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; n_ff           ; 2     ; Signed Integer                                                                                 ;
; n_channels     ; 1     ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tbs_core_ethernet:tbs_core_0|debouncer:debouncer_2 ;
+--------------------+-------+--------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                               ;
+--------------------+-------+--------------------------------------------------------------------+
; debouncer_bitwidth ; 16    ; Signed Integer                                                     ;
; debouncer_max      ; 65536 ; Signed Integer                                                     ;
+--------------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tbs_core_ethernet:tbs_core_0|debouncer:debouncer_2|sync_chain:sync_chain_0 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; n_ff           ; 2     ; Signed Integer                                                                                 ;
; n_channels     ; 1     ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tbs_core_ethernet:tbs_core_0|debouncer:debouncer_3 ;
+--------------------+-------+--------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                               ;
+--------------------+-------+--------------------------------------------------------------------+
; debouncer_bitwidth ; 16    ; Signed Integer                                                     ;
; debouncer_max      ; 65536 ; Signed Integer                                                     ;
+--------------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tbs_core_ethernet:tbs_core_0|debouncer:debouncer_3|sync_chain:sync_chain_0 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; n_ff           ; 2     ; Signed Integer                                                                                 ;
; n_channels     ; 1     ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tbs_core_ethernet:tbs_core_0|debouncer:debouncer_4 ;
+--------------------+-------+--------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                               ;
+--------------------+-------+--------------------------------------------------------------------+
; debouncer_bitwidth ; 16    ; Signed Integer                                                     ;
; debouncer_max      ; 65536 ; Signed Integer                                                     ;
+--------------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tbs_core_ethernet:tbs_core_0|debouncer:debouncer_4|sync_chain:sync_chain_0 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; n_ff           ; 2     ; Signed Integer                                                                                 ;
; n_channels     ; 1     ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tbs_core_ethernet:tbs_core_0|debouncer:debouncer_5 ;
+--------------------+-------+--------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                               ;
+--------------------+-------+--------------------------------------------------------------------+
; debouncer_bitwidth ; 16    ; Signed Integer                                                     ;
; debouncer_max      ; 65536 ; Signed Integer                                                     ;
+--------------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tbs_core_ethernet:tbs_core_0|debouncer:debouncer_5|sync_chain:sync_chain_0 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; n_ff           ; 2     ; Signed Integer                                                                                 ;
; n_channels     ; 1     ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tbs_core_ethernet:tbs_core_0|debouncer:debouncer_6 ;
+--------------------+-------+--------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                               ;
+--------------------+-------+--------------------------------------------------------------------+
; debouncer_bitwidth ; 16    ; Signed Integer                                                     ;
; debouncer_max      ; 65536 ; Signed Integer                                                     ;
+--------------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tbs_core_ethernet:tbs_core_0|debouncer:debouncer_6|sync_chain:sync_chain_0 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; n_ff           ; 2     ; Signed Integer                                                                                 ;
; n_channels     ; 1     ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tbs_core_ethernet:tbs_core_0|sync_chain:sync_chain_1 ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; n_ff           ; 2     ; Signed Integer                                                           ;
; n_channels     ; 2     ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tbs_core_ethernet:tbs_core_0|adaptive_threshold_control:adaptive_ctrl_0 ;
+-----------------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                 ;
+-----------------------+-------+--------------------------------------------------------------------------------------+
; win_bits              ; 20    ; Signed Integer                                                                       ;
; time_counter_bitwidth ; 19    ; Signed Integer                                                                       ;
; delta_steps_bitwidth  ; 8     ; Signed Integer                                                                       ;
; dac_bitwidth          ; 8     ; Signed Integer                                                                       ;
; max_clipping_value    ; 255   ; Signed Integer                                                                       ;
; min_clipping_value    ; 0     ; Signed Integer                                                                       ;
; weylsd_bits           ; 3     ; Signed Integer                                                                       ;
; d_max_lim             ; 2     ; Signed Integer                                                                       ;
+-----------------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tbs_core_ethernet:tbs_core_0|adaptive_threshold_control:adaptive_ctrl_0|spike_shift_reg:spike_shift_reg_0 ;
+-----------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                                                   ;
+-----------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; win_bits              ; 20    ; Signed Integer                                                                                                         ;
; time_counter_bitwidth ; 19    ; Signed Integer                                                                                                         ;
+-----------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tbs_core_ethernet:tbs_core_0|adaptive_threshold_control:adaptive_ctrl_0|weyls_discrepancy:weyls_discrepancy_0 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; level_of_reg   ; 8     ; Signed Integer                                                                                                                    ;
; weylsd_bits    ; 3     ; Signed Integer                                                                                                                    ;
; thermo_bits    ; 6     ; Signed Integer                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tbs_core_ethernet:tbs_core_0|adaptive_threshold_control:adaptive_ctrl_0|weyls_discrepancy:weyls_discrepancy_0|spike_2_thermocode:\gen_spike_2_tc:0:spike_2_tc ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; thermo_bits    ; 6     ; Signed Integer                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tbs_core_ethernet:tbs_core_0|adaptive_threshold_control:adaptive_ctrl_0|weyls_discrepancy:weyls_discrepancy_0|spike_2_thermocode:\gen_spike_2_tc:1:spike_2_tc ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; thermo_bits    ; 6     ; Signed Integer                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tbs_core_ethernet:tbs_core_0|adaptive_threshold_control:adaptive_ctrl_0|weyls_discrepancy:weyls_discrepancy_0|spike_2_thermocode:\gen_spike_2_tc:2:spike_2_tc ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; thermo_bits    ; 6     ; Signed Integer                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tbs_core_ethernet:tbs_core_0|adaptive_threshold_control:adaptive_ctrl_0|weyls_discrepancy:weyls_discrepancy_0|spike_2_thermocode:\gen_spike_2_tc:3:spike_2_tc ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; thermo_bits    ; 6     ; Signed Integer                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tbs_core_ethernet:tbs_core_0|adaptive_threshold_control:adaptive_ctrl_0|weyls_discrepancy:weyls_discrepancy_0|spike_2_thermocode:\gen_spike_2_tc:4:spike_2_tc ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; thermo_bits    ; 6     ; Signed Integer                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tbs_core_ethernet:tbs_core_0|adaptive_threshold_control:adaptive_ctrl_0|weyls_discrepancy:weyls_discrepancy_0|spike_2_thermocode:\gen_spike_2_tc:5:spike_2_tc ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; thermo_bits    ; 6     ; Signed Integer                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tbs_core_ethernet:tbs_core_0|adaptive_threshold_control:adaptive_ctrl_0|weyls_discrepancy:weyls_discrepancy_0|spike_2_thermocode:\gen_spike_2_tc:6:spike_2_tc ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; thermo_bits    ; 6     ; Signed Integer                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tbs_core_ethernet:tbs_core_0|adaptive_threshold_control:adaptive_ctrl_0|weyls_discrepancy:weyls_discrepancy_0|spike_2_thermocode:\gen_spike_2_tc:7:spike_2_tc ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; thermo_bits    ; 6     ; Signed Integer                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tbs_core_ethernet:tbs_core_0|adaptive_threshold_control:adaptive_ctrl_0|weyls_discrepancy:weyls_discrepancy_0|spike_2_thermocode:\gen_spike_2_tc:8:spike_2_tc ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; thermo_bits    ; 6     ; Signed Integer                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tbs_core_ethernet:tbs_core_0|adaptive_threshold_control:adaptive_ctrl_0|weyls_discrepancy:weyls_discrepancy_0|spike_2_thermocode:\gen_spike_2_tc:9:spike_2_tc ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; thermo_bits    ; 6     ; Signed Integer                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tbs_core_ethernet:tbs_core_0|adaptive_threshold_control:adaptive_ctrl_0|weyls_discrepancy:weyls_discrepancy_0|spike_2_thermocode:\gen_spike_2_tc:10:spike_2_tc ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; thermo_bits    ; 6     ; Signed Integer                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tbs_core_ethernet:tbs_core_0|adaptive_threshold_control:adaptive_ctrl_0|weyls_discrepancy:weyls_discrepancy_0|spike_2_thermocode:\gen_spike_2_tc:11:spike_2_tc ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; thermo_bits    ; 6     ; Signed Integer                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tbs_core_ethernet:tbs_core_0|adaptive_threshold_control:adaptive_ctrl_0|weyls_discrepancy:weyls_discrepancy_0|spike_2_thermocode:\gen_spike_2_tc:12:spike_2_tc ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; thermo_bits    ; 6     ; Signed Integer                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tbs_core_ethernet:tbs_core_0|adaptive_threshold_control:adaptive_ctrl_0|weyls_discrepancy:weyls_discrepancy_0|spike_2_thermocode:\gen_spike_2_tc:13:spike_2_tc ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; thermo_bits    ; 6     ; Signed Integer                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tbs_core_ethernet:tbs_core_0|adaptive_threshold_control:adaptive_ctrl_0|weyls_discrepancy:weyls_discrepancy_0|spike_2_thermocode:\gen_spike_2_tc:14:spike_2_tc ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; thermo_bits    ; 6     ; Signed Integer                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tbs_core_ethernet:tbs_core_0|adaptive_threshold_control:adaptive_ctrl_0|weyls_discrepancy:weyls_discrepancy_0|priority_encoder:priority_encoder_0 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; in_bits        ; 3     ; Signed Integer                                                                                                                                                        ;
; out_bits       ; 3     ; Signed Integer                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tbs_core_ethernet:tbs_core_0|adaptive_threshold_control:adaptive_ctrl_0|weyls_discrepancy:weyls_discrepancy_0|priority_encoder:priority_encoder_1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; in_bits        ; 3     ; Signed Integer                                                                                                                                                        ;
; out_bits       ; 3     ; Signed Integer                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tbs_core_ethernet:tbs_core_0|dac_control:dac_control_0 ;
+----------------------+-------+----------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                 ;
+----------------------+-------+----------------------------------------------------------------------+
; delta_steps_bitwidth ; 8     ; Signed Integer                                                       ;
; dac_bitwidth         ; 8     ; Signed Integer                                                       ;
; dac_is_uppper        ; 1     ; Signed Integer                                                       ;
; dac_settling_clks    ; 80    ; Signed Integer                                                       ;
+----------------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tbs_core_ethernet:tbs_core_0|dac_control:dac_control_0|sync_chain:sync_chain_0 ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; n_ff           ; 2     ; Signed Integer                                                                                     ;
; n_channels     ; 1     ; Signed Integer                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tbs_core_ethernet:tbs_core_0|dac_control:dac_control_1 ;
+----------------------+-------+----------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                 ;
+----------------------+-------+----------------------------------------------------------------------+
; delta_steps_bitwidth ; 8     ; Signed Integer                                                       ;
; dac_bitwidth         ; 8     ; Signed Integer                                                       ;
; dac_is_uppper        ; 0     ; Signed Integer                                                       ;
; dac_settling_clks    ; 80    ; Signed Integer                                                       ;
+----------------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tbs_core_ethernet:tbs_core_0|dac_control:dac_control_1|sync_chain:sync_chain_0 ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; n_ff           ; 2     ; Signed Integer                                                                                     ;
; n_channels     ; 1     ; Signed Integer                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tbs_core_ethernet:tbs_core_0|analog_trig:analog_trigger_0 ;
+--------------------------+-------+---------------------------------------------------------------------+
; Parameter Name           ; Value ; Type                                                                ;
+--------------------------+-------+---------------------------------------------------------------------+
; trigger_counter_bitwidth ; 8     ; Signed Integer                                                      ;
+--------------------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tbs_core_ethernet:tbs_core_0|sc_noc_generator:sc_noc_generator_0 ;
+-------------------------+-------+-----------------------------------------------------------------------------+
; Parameter Name          ; Value ; Type                                                                        ;
+-------------------------+-------+-----------------------------------------------------------------------------+
; sc_noc_counter_bitwidth ; 11    ; Signed Integer                                                              ;
+-------------------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tbs_core_ethernet:tbs_core_0|time_measurement:time_measurement_0 ;
+-----------------------+--------+------------------------------------------------------------------------------+
; Parameter Name        ; Value  ; Type                                                                         ;
+-----------------------+--------+------------------------------------------------------------------------------+
; time_counter_bitwidth ; 19     ; Signed Integer                                                               ;
; time_counter_max      ; 524288 ; Signed Integer                                                               ;
+-----------------------+--------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tbs_core_ethernet:tbs_core_0|spike_encoder:spike_encoder_0 ;
+-----------------------+-------+-------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                    ;
+-----------------------+-------+-------------------------------------------------------------------------+
; time_counter_bitwidth ; 19    ; Signed Integer                                                          ;
; data_bitwidth         ; 20    ; Signed Integer                                                          ;
+-----------------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tbs_core_ethernet:tbs_core_0|spike_memory:spike_memory_0 ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; data_bitwidth  ; 20    ; Signed Integer                                                               ;
; addr_bitwidth  ; 7     ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tbs_core_ethernet:tbs_core_0|spike_memory:spike_memory_0|dual_ram:\gen_dual_ram:dual_ram_0 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; data_bitwidth  ; 20    ; Signed Integer                                                                                                 ;
; addr_bitwidth  ; 7     ; Signed Integer                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tbs_core_ethernet:tbs_core_0|memory2uart:memory2uart_0 ;
+------------------+-------+--------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                     ;
+------------------+-------+--------------------------------------------------------------------------+
; data_bitwidth    ; 20    ; Signed Integer                                                           ;
; uart_data_length ; 8     ; Signed Integer                                                           ;
+------------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tbs_core_ethernet:tbs_core_0|uart:uart_0 ;
+----------------------------+-------+--------------------------------------------------+
; Parameter Name             ; Value ; Type                                             ;
+----------------------------+-------+--------------------------------------------------+
; uart_baud_counter_bitwidth ; 9     ; Signed Integer                                   ;
; uart_data_length           ; 8     ; Signed Integer                                   ;
+----------------------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tbs_core_ethernet:tbs_core_0|uart:uart_0|uart_tx:uart_tx_0 ;
+----------------------------+-------+--------------------------------------------------------------------+
; Parameter Name             ; Value ; Type                                                               ;
+----------------------------+-------+--------------------------------------------------------------------+
; uart_baud_counter_bitwidth ; 9     ; Signed Integer                                                     ;
; uart_data_length           ; 8     ; Signed Integer                                                     ;
+----------------------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tbs_core_ethernet:tbs_core_0|uart:uart_0|uart_rx:uart_rx_0 ;
+----------------------------+-------+--------------------------------------------------------------------+
; Parameter Name             ; Value ; Type                                                               ;
+----------------------------+-------+--------------------------------------------------------------------+
; uart_baud_counter_bitwidth ; 9     ; Signed Integer                                                     ;
; uart_data_length           ; 8     ; Signed Integer                                                     ;
+----------------------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0 ;
+-----------------+-------+---------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                ;
+-----------------+-------+---------------------------------------------------------------------+
; n_payload_bytes ; 300   ; Signed Integer                                                      ;
+-----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|vector_synchronizer:syncing_physical ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; sync_cnt       ; 2     ; Signed Integer                                                                                            ;
; sync_len       ; 4     ; Signed Integer                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|vector_synchronizer:syncing_physical|synchronizer:\GEN_SYNC:3:sync ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; sync_cnt       ; 2     ; Signed Integer                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|vector_synchronizer:syncing_physical|synchronizer:\GEN_SYNC:2:sync ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; sync_cnt       ; 2     ; Signed Integer                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|vector_synchronizer:syncing_physical|synchronizer:\GEN_SYNC:1:sync ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; sync_cnt       ; 2     ; Signed Integer                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|vector_synchronizer:syncing_physical|synchronizer:\GEN_SYNC:0:sync ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; sync_cnt       ; 2     ; Signed Integer                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|vector_synchronizer:syncing_data ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; sync_cnt       ; 2     ; Signed Integer                                                                                        ;
; sync_len       ; 4     ; Signed Integer                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|vector_synchronizer:syncing_data|synchronizer:\GEN_SYNC:3:sync ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; sync_cnt       ; 2     ; Signed Integer                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|vector_synchronizer:syncing_data|synchronizer:\GEN_SYNC:2:sync ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; sync_cnt       ; 2     ; Signed Integer                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|vector_synchronizer:syncing_data|synchronizer:\GEN_SYNC:1:sync ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; sync_cnt       ; 2     ; Signed Integer                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|vector_synchronizer:syncing_data|synchronizer:\GEN_SYNC:0:sync ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; sync_cnt       ; 2     ; Signed Integer                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity ;
+-----------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                               ;
+-----------------+-------+----------------------------------------------------------------------------------------------------+
; inter_frame_gap ; 0     ; Signed Integer                                                                                     ;
; ram_initialise  ; '0'   ; Enumerated                                                                                         ;
; n_payload_bytes ; 300   ; Signed Integer                                                                                     ;
+-----------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_storage:eth_ram_tx ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; ram_initialise ; '0'   ; Enumerated                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_storage:eth_ram_tx|ram_strobeGenerator:eth_ram_tx_reset ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; max_count      ; 2     ; Signed Integer                                                                                                                                                          ;
; max_strobes    ; 300   ; Signed Integer                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_storage:eth_ram_tx|dual_ram:tx_ram ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; data_bitwidth  ; 8     ; Signed Integer                                                                                                                                     ;
; addr_bitwidth  ; 9     ; Signed Integer                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_storage:eth_ram_tx|address:addr_a_creator ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; addr_bitwidth  ; 9     ; Signed Integer                                                                                                                                            ;
; addr_max_value ; 300   ; Signed Integer                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_storage:eth_ram_tx|address:addr_b_creator ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; addr_bitwidth  ; 9     ; Signed Integer                                                                                                                                            ;
; addr_max_value ; 300   ; Signed Integer                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                        ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; n_payload_bytes ; 300   ; Signed Integer                                                                                                                              ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|cyclicShift:header_shift_register ;
+------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value            ; Type                                                                                                                                                              ;
+------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; shift_size       ; 50               ; Signed Integer                                                                                                                                                    ;
; ip_frame_length  ; 0000000101001000 ; Unsigned Binary                                                                                                                                                   ;
; udp_frame_length ; 0000000100110100 ; Unsigned Binary                                                                                                                                                   ;
; ip_cs_h          ; 00000001         ; Unsigned Binary                                                                                                                                                   ;
; ip_cs_l          ; 10011000         ; Unsigned Binary                                                                                                                                                   ;
+------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|ethernet_rx:ethernet_rx_entity ;
+-----------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                               ;
+-----------------+-------+----------------------------------------------------------------------------------------------------+
; ram_initialise  ; '0'   ; Enumerated                                                                                         ;
; n_payload_bytes ; 300   ; Signed Integer                                                                                     ;
; check_mac       ; '1'   ; Enumerated                                                                                         ;
; check_ip        ; '1'   ; Enumerated                                                                                         ;
; check_length    ; '1'   ; Enumerated                                                                                         ;
+-----------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|ethernet_rx:ethernet_rx_entity|ethernet_rx_storage:ethernet_rx_storage_0 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; ram_initialise ; '0'   ; Enumerated                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|ethernet_rx:ethernet_rx_entity|ethernet_rx_storage:ethernet_rx_storage_0|ram_strobeGenerator:eth_ram_rx_reset ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; max_count      ; 2     ; Signed Integer                                                                                                                                                                     ;
; max_strobes    ; 300   ; Signed Integer                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|ethernet_rx:ethernet_rx_entity|ethernet_rx_storage:ethernet_rx_storage_0|dual_ram:rx_RAM ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data_bitwidth  ; 8     ; Signed Integer                                                                                                                                                ;
; addr_bitwidth  ; 9     ; Signed Integer                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|ethernet_rx:ethernet_rx_entity|ethernet_rx_controller:ethernet_rx_controller_0 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                               ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; n_payload_bytes ; 300   ; Signed Integer                                                                                                                                     ;
; check_mac       ; '1'   ; Enumerated                                                                                                                                         ;
; check_ip        ; '1'   ; Enumerated                                                                                                                                         ;
; check_length    ; '1'   ; Enumerated                                                                                                                                         ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_storage:eth_ram_tx|dual_ram:tx_ram|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                     ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                  ;
; WIDTH_A                            ; 8                    ; Untyped                                                                                                                                  ;
; WIDTHAD_A                          ; 9                    ; Untyped                                                                                                                                  ;
; NUMWORDS_A                         ; 512                  ; Untyped                                                                                                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                  ;
; WIDTH_B                            ; 8                    ; Untyped                                                                                                                                  ;
; WIDTHAD_B                          ; 9                    ; Untyped                                                                                                                                  ;
; NUMWORDS_B                         ; 512                  ; Untyped                                                                                                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                  ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                  ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_qji1      ; Untyped                                                                                                                                  ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: tbs_core_ethernet:tbs_core_0|spike_memory:spike_memory_0|dual_ram:\gen_dual_ram:dual_ram_0|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                              ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                              ;
; WIDTH_A                            ; 20                   ; Untyped                                                                                              ;
; WIDTHAD_A                          ; 7                    ; Untyped                                                                                              ;
; NUMWORDS_A                         ; 128                  ; Untyped                                                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                              ;
; WIDTH_B                            ; 20                   ; Untyped                                                                                              ;
; WIDTHAD_B                          ; 7                    ; Untyped                                                                                              ;
; NUMWORDS_B                         ; 128                  ; Untyped                                                                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                              ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                              ;
; CBXI_PARAMETER                     ; altsyncram_gmi1      ; Untyped                                                                                              ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|cyclicShift:header_shift_register|altshift_taps:shiftRegister_rtl_0 ;
+----------------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                                                                                                                        ;
+----------------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                                                                                                                     ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                                                                                                                                     ;
; TAP_DISTANCE   ; 7              ; Untyped                                                                                                                                                                                                     ;
; WIDTH          ; 6              ; Untyped                                                                                                                                                                                                     ;
; POWER_UP_STATE ; DONT_CARE      ; Untyped                                                                                                                                                                                                     ;
; CBXI_PARAMETER ; shift_taps_vsv ; Untyped                                                                                                                                                                                                     ;
+----------------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                               ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 2                                                                                                                                                   ;
; Entity Instance                           ; tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_storage:eth_ram_tx|dual_ram:tx_ram|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                           ;
;     -- WIDTH_A                            ; 8                                                                                                                                                   ;
;     -- NUMWORDS_A                         ; 512                                                                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                        ;
;     -- WIDTH_B                            ; 8                                                                                                                                                   ;
;     -- NUMWORDS_B                         ; 512                                                                                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                           ;
; Entity Instance                           ; tbs_core_ethernet:tbs_core_0|spike_memory:spike_memory_0|dual_ram:\gen_dual_ram:dual_ram_0|altsyncram:mem_rtl_0                                     ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                           ;
;     -- WIDTH_A                            ; 20                                                                                                                                                  ;
;     -- NUMWORDS_A                         ; 128                                                                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                        ;
;     -- WIDTH_B                            ; 20                                                                                                                                                  ;
;     -- NUMWORDS_B                         ; 128                                                                                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                           ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altshift_taps Parameter Settings by Entity Instance                                                                                                                                                                       ;
+----------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                                                                        ;
+----------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 1                                                                                                                                                                                            ;
; Entity Instance            ; tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|cyclicShift:header_shift_register|altshift_taps:shiftRegister_rtl_0 ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                                                                                                            ;
;     -- TAP_DISTANCE        ; 7                                                                                                                                                                                            ;
;     -- WIDTH               ; 6                                                                                                                                                                                            ;
+----------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|ethernet_rx:ethernet_rx_entity|ethernet_rx_storage:ethernet_rx_storage_0|dual_ram:rx_RAM" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                               ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; a_data_o  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                   ;
; b_write_i ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; b_data_i  ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|ethernet_rx:ethernet_rx_entity|ethernet_rx_storage:ethernet_rx_storage_0|ram_strobeGenerator:eth_ram_rx_reset" ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                   ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; enable_i   ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; strobe_o   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                       ;
; finished_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                       ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|ethernet_rx:ethernet_rx_entity"                    ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; rx_finished_strobe_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rx_ip_wrong_o        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rx_mac_wrong_o       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rx_crc_wrong_o       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rx_discard_packet_o  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rx_port_o            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ram_a_write_o        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ram_a_addr_o         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ram_b_addr_i         ; Input  ; Info     ; Stuck at GND                                                                        ;
; ram_b_data_o         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ram_initialised_o    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_storage:eth_ram_tx|dual_ram:tx_ram" ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                    ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; a_data_o  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                        ;
; b_write_i ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; b_data_i  ; Input  ; Info     ; Stuck at GND                                                                                                               ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_storage:eth_ram_tx|ram_strobeGenerator:eth_ram_tx_reset" ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                        ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; enable_i   ; Input  ; Info     ; Stuck at GND                                                                                                                                   ;
; strobe_o   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                            ;
; finished_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                            ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity"                       ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                             ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------+
; tx_err_o                ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; tx_finished_o           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ram_b_overflow_strobe_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ram_initialised_o       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tbs_core_ethernet:tbs_core_0|spike_memory:spike_memory_0|dual_ram:\gen_dual_ram:dual_ram_0" ;
+-----------+--------+----------+----------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                ;
+-----------+--------+----------+----------------------------------------------------------------------------------------+
; a_data_o  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.    ;
; b_write_i ; Input  ; Info     ; Stuck at GND                                                                           ;
; b_data_i  ; Input  ; Info     ; Stuck at GND                                                                           ;
+-----------+--------+----------+----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tbs_core_ethernet:tbs_core_0|adaptive_threshold_control:adaptive_ctrl_0|weyls_discrepancy:weyls_discrepancy_0|spike_2_thermocode:\gen_spike_2_tc:0:spike_2_tc" ;
+----------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                               ;
+----------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; thermo_i[2..0] ; Input ; Info     ; Stuck at VCC                                                                                                                                          ;
; thermo_i[5..3] ; Input ; Info     ; Stuck at GND                                                                                                                                          ;
+----------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tbs_core_ethernet:tbs_core_0|adaptive_threshold_control:adaptive_ctrl_0" ;
+------------+-------+----------+---------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                             ;
+------------+-------+----------+---------------------------------------------------------------------+
; d_max_i[2] ; Input ; Info     ; Stuck at GND                                                        ;
; d_max_i[1] ; Input ; Info     ; Stuck at VCC                                                        ;
; d_max_i[0] ; Input ; Info     ; Stuck at GND                                                        ;
; d_min_i[2] ; Input ; Info     ; Stuck at GND                                                        ;
; d_min_i[1] ; Input ; Info     ; Stuck at VCC                                                        ;
; d_min_i[0] ; Input ; Info     ; Stuck at GND                                                        ;
+------------+-------+----------+---------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "tbs_core_ethernet:tbs_core_0|sync_chain:sync_chain_0" ;
+---------+-------+----------+-----------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                             ;
+---------+-------+----------+-----------------------------------------------------+
; async_i ; Input ; Info     ; Stuck at VCC                                        ;
+---------+-------+----------+-----------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 1336                        ;
;     CLR               ; 156                         ;
;     CLR SCLR          ; 200                         ;
;     ENA               ; 6                           ;
;     ENA CLR           ; 818                         ;
;     ENA CLR SCLR      ; 59                          ;
;     ENA CLR SCLR SLD  ; 19                          ;
;     ENA CLR SLD       ; 16                          ;
;     ENA SCLR          ; 27                          ;
;     ENA SCLR SLD      ; 8                           ;
;     SCLR              ; 26                          ;
;     plain             ; 1                           ;
; arriav_lcell_comb     ; 1766                        ;
;     arith             ; 566                         ;
;         0 data inputs ; 20                          ;
;         1 data inputs ; 301                         ;
;         2 data inputs ; 190                         ;
;         3 data inputs ; 5                           ;
;         4 data inputs ; 10                          ;
;         5 data inputs ; 40                          ;
;     extend            ; 5                           ;
;         7 data inputs ; 5                           ;
;     normal            ; 1188                        ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 163                         ;
;         2 data inputs ; 146                         ;
;         3 data inputs ; 74                          ;
;         4 data inputs ; 324                         ;
;         5 data inputs ; 255                         ;
;         6 data inputs ; 225                         ;
;     shared            ; 7                           ;
;         2 data inputs ; 7                           ;
; boundary_port         ; 61                          ;
; stratixv_ram_block    ; 34                          ;
;                       ;                             ;
; Max LUT depth         ; 9.40                        ;
; Average LUT depth     ; 3.66                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:14     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Mon Mar 24 16:39:54 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off tbs_core_ethernet_board -c tbs_core_ethernet_board
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file /simon dorrer/jku-linz/master/semester 2/master-thesis/fpga-design/tbs_core/rtl/tbs_core_ethernet_ea.vhd
    Info (12022): Found design unit 1: tbs_core_ethernet-rtl File: C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/rtl/tbs_core_ethernet_ea.vhd Line: 130
    Info (12023): Found entity 1: tbs_core_ethernet File: C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/rtl/tbs_core_ethernet_ea.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /simon dorrer/jku-linz/master/semester 2/master-thesis/fpga-design/tbs_core/rtl/quartus_board/tbs_core_ethernet_board.vhd
    Info (12022): Found design unit 1: tbs_core_ethernet_board-rtl File: C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/rtl/quartus_board/tbs_core_ethernet_board.vhd Line: 91
    Info (12023): Found entity 1: tbs_core_ethernet_board File: C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/rtl/quartus_board/tbs_core_ethernet_board.vhd Line: 24
Info (12021): Found 2 design units, including 1 entities, in source file /simon dorrer/jku-linz/master/semester 2/master-thesis/fpga-design/tbs_core/ethernet/rtl/vector_synchronizer_ea.vhd
    Info (12022): Found design unit 1: vector_synchronizer-rtl File: C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/vector_synchronizer_ea.vhd Line: 25
    Info (12023): Found entity 1: vector_synchronizer File: C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/vector_synchronizer_ea.vhd Line: 12
Info (12021): Found 2 design units, including 1 entities, in source file /simon dorrer/jku-linz/master/semester 2/master-thesis/fpga-design/tbs_core/ethernet/rtl/synchronizer_ea.vhd
    Info (12022): Found design unit 1: synchronizer-rtl File: C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/synchronizer_ea.vhd Line: 24
    Info (12023): Found entity 1: synchronizer File: C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/synchronizer_ea.vhd Line: 12
Info (12021): Found 4 design units, including 0 entities, in source file /simon dorrer/jku-linz/master/semester 2/master-thesis/fpga-design/tbs_core/ethernet/rtl/std_p.vhd
    Info (12022): Found design unit 1: StandardDefinitions File: C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/std_p.vhd Line: 14
    Info (12022): Found design unit 2: EthernetDefinitions File: C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/std_p.vhd Line: 29
    Info (12022): Found design unit 3: EthernetDefinitions-body File: C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/std_p.vhd Line: 59
    Info (12022): Found design unit 4: RAMDefinitions File: C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/std_p.vhd Line: 122
Info (12021): Found 2 design units, including 1 entities, in source file /simon dorrer/jku-linz/master/semester 2/master-thesis/fpga-design/tbs_core/ethernet/rtl/sr_ff_ea.vhd
    Info (12022): Found design unit 1: sr_ff-rtl File: C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/sr_ff_ea.vhd Line: 20
    Info (12023): Found entity 1: sr_ff File: C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/sr_ff_ea.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file /simon dorrer/jku-linz/master/semester 2/master-thesis/fpga-design/tbs_core/ethernet/rtl/ram_strobegenerator_ea.vhd
    Info (12022): Found design unit 1: ram_strobeGenerator-rtl File: C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/ram_strobeGenerator_ea.vhd Line: 28
    Info (12023): Found entity 1: ram_strobeGenerator File: C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/ram_strobeGenerator_ea.vhd Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file /simon dorrer/jku-linz/master/semester 2/master-thesis/fpga-design/tbs_core/ethernet/rtl/ethernet_tx_storage_ea.vhd
    Info (12022): Found design unit 1: ethernet_tx_storage-rtl File: C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/ethernet_tx_storage_ea.vhd Line: 35
    Info (12023): Found entity 1: ethernet_tx_storage File: C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/ethernet_tx_storage_ea.vhd Line: 16
Info (12021): Found 2 design units, including 1 entities, in source file /simon dorrer/jku-linz/master/semester 2/master-thesis/fpga-design/tbs_core/ethernet/rtl/ethernet_tx_ea.vhd
    Info (12022): Found design unit 1: ethernet_tx-rtl File: C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/ethernet_tx_ea.vhd Line: 43
    Info (12023): Found entity 1: ethernet_tx File: C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/ethernet_tx_ea.vhd Line: 16
Info (12021): Found 2 design units, including 1 entities, in source file /simon dorrer/jku-linz/master/semester 2/master-thesis/fpga-design/tbs_core/ethernet/rtl/ethernet_tx_controller_ea.vhd
    Info (12022): Found design unit 1: ethernet_tx_controller-rtl File: C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/ethernet_tx_controller_ea.vhd Line: 44
    Info (12023): Found entity 1: ethernet_tx_controller File: C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/ethernet_tx_controller_ea.vhd Line: 20
Info (12021): Found 2 design units, including 1 entities, in source file /simon dorrer/jku-linz/master/semester 2/master-thesis/fpga-design/tbs_core/ethernet/rtl/ethernet_rx_storage_ea.vhd
    Info (12022): Found design unit 1: ethernet_rx_storage-rtl File: C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/ethernet_rx_storage_ea.vhd Line: 33
    Info (12023): Found entity 1: ethernet_rx_storage File: C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/ethernet_rx_storage_ea.vhd Line: 16
Info (12021): Found 2 design units, including 1 entities, in source file /simon dorrer/jku-linz/master/semester 2/master-thesis/fpga-design/tbs_core/ethernet/rtl/ethernet_rx_ea.vhd
    Info (12022): Found design unit 1: ethernet_rx-rtl File: C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/ethernet_rx_ea.vhd Line: 46
    Info (12023): Found entity 1: ethernet_rx File: C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/ethernet_rx_ea.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file /simon dorrer/jku-linz/master/semester 2/master-thesis/fpga-design/tbs_core/ethernet/rtl/ethernet_rx_controller_ea.vhd
    Info (12022): Found design unit 1: ethernet_rx_controller-rtl File: C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/ethernet_rx_controller_ea.vhd Line: 54
    Info (12023): Found entity 1: ethernet_rx_controller File: C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/ethernet_rx_controller_ea.vhd Line: 20
Info (12021): Found 2 design units, including 1 entities, in source file /simon dorrer/jku-linz/master/semester 2/master-thesis/fpga-design/tbs_core/ethernet/rtl/ethernet_ea.vhd
    Info (12022): Found design unit 1: ethernet-rtl File: C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/ethernet_ea.vhd Line: 50
    Info (12023): Found entity 1: ethernet File: C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/ethernet_ea.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file /simon dorrer/jku-linz/master/semester 2/master-thesis/fpga-design/tbs_core/ethernet/rtl/dual_ram_ea.vhd
    Info (12022): Found design unit 1: dual_ram-rtl File: C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/dual_ram_ea.vhd Line: 35
    Info (12023): Found entity 1: dual_ram File: C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/dual_ram_ea.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file /simon dorrer/jku-linz/master/semester 2/master-thesis/fpga-design/tbs_core/ethernet/rtl/cyclicshift_ea.vhd
    Info (12022): Found design unit 1: cyclicShift-rtl File: C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/cyclicShift_ea.vhd Line: 31
    Info (12023): Found entity 1: cyclicShift File: C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/cyclicShift_ea.vhd Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file /simon dorrer/jku-linz/master/semester 2/master-thesis/fpga-design/tbs_core/ethernet/rtl/address_ea.vhd
    Info (12022): Found design unit 1: address-rtl File: C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/address_ea.vhd Line: 25
    Info (12023): Found entity 1: address File: C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/address_ea.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file /simon dorrer/jku-linz/master/semester 2/master-thesis/fpga-design/tbs_core/uart/rtl/uart_tx_ea.vhd
    Info (12022): Found design unit 1: uart_tx-rtl File: C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/uart/rtl/uart_tx_ea.vhd Line: 29
    Info (12023): Found entity 1: uart_tx File: C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/uart/rtl/uart_tx_ea.vhd Line: 12
Info (12021): Found 2 design units, including 1 entities, in source file /simon dorrer/jku-linz/master/semester 2/master-thesis/fpga-design/tbs_core/uart/rtl/uart_rx_ea.vhd
    Info (12022): Found design unit 1: uart_rx-rtl File: C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/uart/rtl/uart_rx_ea.vhd Line: 28
    Info (12023): Found entity 1: uart_rx File: C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/uart/rtl/uart_rx_ea.vhd Line: 12
Info (12021): Found 2 design units, including 1 entities, in source file /simon dorrer/jku-linz/master/semester 2/master-thesis/fpga-design/tbs_core/uart/rtl/uart_ea.vhd
    Info (12022): Found design unit 1: uart-rtl File: C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/uart/rtl/uart_ea.vhd Line: 40
    Info (12023): Found entity 1: uart File: C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/uart/rtl/uart_ea.vhd Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file /simon dorrer/jku-linz/master/semester 2/master-thesis/fpga-design/tbs_core/sc_noc_generator/rtl/sc_noc_generator_ea.vhd
    Info (12022): Found design unit 1: sc_noc_generator-rtl File: C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/sc_noc_generator/rtl/sc_noc_generator_ea.vhd Line: 31
    Info (12023): Found entity 1: sc_noc_generator File: C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/sc_noc_generator/rtl/sc_noc_generator_ea.vhd Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file /simon dorrer/jku-linz/master/semester 2/master-thesis/fpga-design/tbs_core/analog_trigger/rtl/analog_trigger_ea.vhd
    Info (12022): Found design unit 1: analog_trig-rtl File: C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/analog_trigger/rtl/analog_trigger_ea.vhd Line: 28
    Info (12023): Found entity 1: analog_trig File: C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/analog_trigger/rtl/analog_trigger_ea.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file /simon dorrer/jku-linz/master/semester 2/master-thesis/fpga-design/tbs_core/debouncer/rtl/debouncer_ea.vhd
    Info (12022): Found design unit 1: debouncer-rtl File: C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/debouncer/rtl/debouncer_ea.vhd Line: 26
    Info (12023): Found entity 1: debouncer File: C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/debouncer/rtl/debouncer_ea.vhd Line: 12
Info (12021): Found 1 design units, including 0 entities, in source file /simon dorrer/jku-linz/master/semester 2/master-thesis/fpga-design/tbs_core/sim/vhdl/tbssimvals_p.vhd
    Info (12022): Found design unit 1: TBSSimVals File: C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/sim/vhdl/TBSSimVals_p.vhd Line: 12
Info (12021): Found 2 design units, including 1 entities, in source file /simon dorrer/jku-linz/master/semester 2/master-thesis/fpga-design/tbs_core/time_measurement/rtl/time_measurement_ea.vhd
    Info (12022): Found design unit 1: time_measurement-rtl File: C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/time_measurement/rtl/time_measurement_ea.vhd Line: 36
    Info (12023): Found entity 1: time_measurement File: C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/time_measurement/rtl/time_measurement_ea.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file /simon dorrer/jku-linz/master/semester 2/master-thesis/fpga-design/tbs_core/sync_chain/rtl/sync_chain_ea.vhd
    Info (12022): Found design unit 1: sync_chain-rtl File: C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/sync_chain/rtl/sync_chain_ea.vhd Line: 31
    Info (12023): Found entity 1: sync_chain File: C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/sync_chain/rtl/sync_chain_ea.vhd Line: 17
Info (12021): Found 2 design units, including 1 entities, in source file /simon dorrer/jku-linz/master/semester 2/master-thesis/fpga-design/tbs_core/spike_memory/rtl/spike_memory_ea.vhd
    Info (12022): Found design unit 1: spike_memory-rtl File: C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/spike_memory/rtl/spike_memory_ea.vhd Line: 38
    Info (12023): Found entity 1: spike_memory File: C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/spike_memory/rtl/spike_memory_ea.vhd Line: 15
Info (15248): File "C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/spike_memory/rtl/dual_ram_ea.vhd" is a duplicate of already analyzed file "C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/dual_ram_ea.vhd" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file /simon dorrer/jku-linz/master/semester 2/master-thesis/fpga-design/tbs_core/spike_memory/rtl/dual_ram_ea.vhd
Info (12021): Found 2 design units, including 1 entities, in source file /simon dorrer/jku-linz/master/semester 2/master-thesis/fpga-design/tbs_core/spike_encoder/rtl/spike_encoder_ea.vhd
    Info (12022): Found design unit 1: spike_encoder-rtl File: C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/spike_encoder/rtl/spike_encoder_ea.vhd Line: 38
    Info (12023): Found entity 1: spike_encoder File: C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/spike_encoder/rtl/spike_encoder_ea.vhd Line: 17
Info (12021): Found 2 design units, including 1 entities, in source file /simon dorrer/jku-linz/master/semester 2/master-thesis/fpga-design/tbs_core/spike_detector/rtl/spike_detector_ea.vhd
    Info (12022): Found design unit 1: spike_detector-rtl File: C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/spike_detector/rtl/spike_detector_ea.vhd Line: 42
    Info (12023): Found entity 1: spike_detector File: C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/spike_detector/rtl/spike_detector_ea.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file /simon dorrer/jku-linz/master/semester 2/master-thesis/fpga-design/tbs_core/memory2uart/rtl/memory2uart_ea.vhd
    Info (12022): Found design unit 1: memory2uart-rtl File: C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/memory2uart/rtl/memory2uart_ea.vhd Line: 37
    Info (12023): Found entity 1: memory2uart File: C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/memory2uart/rtl/memory2uart_ea.vhd Line: 18
Info (12021): Found 2 design units, including 1 entities, in source file /simon dorrer/jku-linz/master/semester 2/master-thesis/fpga-design/tbs_core/dac_control/rtl/dac_control_ea.vhd
    Info (12022): Found design unit 1: dac_control-rtl File: C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/dac_control/rtl/dac_control_ea.vhd Line: 45
    Info (12023): Found entity 1: dac_control File: C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/dac_control/rtl/dac_control_ea.vhd Line: 13
Info (12021): Found 1 design units, including 0 entities, in source file /simon dorrer/jku-linz/master/semester 2/master-thesis/fpga-design/tbs_core/adaptive_threshold_control/sim/vhdl/adaptivectrlsimvals_p.vhd
    Info (12022): Found design unit 1: AdaptiveCtrlSimVals File: C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/adaptive_threshold_control/sim/vhdl/AdaptiveCtrlSimVals_p.vhd Line: 17
Info (12021): Found 1 design units, including 0 entities, in source file /simon dorrer/jku-linz/master/semester 2/master-thesis/fpga-design/tbs_core/adaptive_threshold_control/sim/vhdl/adaptive_std_p.vhd
    Info (12022): Found design unit 1: adaptive_std File: C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/adaptive_threshold_control/sim/vhdl/adaptive_std_p.vhd Line: 12
Info (12021): Found 2 design units, including 1 entities, in source file /simon dorrer/jku-linz/master/semester 2/master-thesis/fpga-design/tbs_core/adaptive_threshold_control/weyls-discrepancy/rtl/weyls_discrepancy_ea.vhd
    Info (12022): Found design unit 1: weyls_discrepancy-rtl File: C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/adaptive_threshold_control/Weyls-Discrepancy/rtl/weyls_discrepancy_ea.vhd Line: 46
    Info (12023): Found entity 1: weyls_discrepancy File: C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/adaptive_threshold_control/Weyls-Discrepancy/rtl/weyls_discrepancy_ea.vhd Line: 29
Info (12021): Found 2 design units, including 1 entities, in source file /simon dorrer/jku-linz/master/semester 2/master-thesis/fpga-design/tbs_core/adaptive_threshold_control/spike-buffering/rtl/spike_shift_reg_ea.vhd
    Info (12022): Found design unit 1: spike_shift_reg-rtl File: C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/adaptive_threshold_control/Spike-Buffering/rtl/spike_shift_reg_ea.vhd Line: 36
    Info (12023): Found entity 1: spike_shift_reg File: C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/adaptive_threshold_control/Spike-Buffering/rtl/spike_shift_reg_ea.vhd Line: 17
Info (12021): Found 2 design units, including 1 entities, in source file /simon dorrer/jku-linz/master/semester 2/master-thesis/fpga-design/tbs_core/adaptive_threshold_control/spike-2-thermocode/rtl/spike_2_thermocode_ea.vhd
    Info (12022): Found design unit 1: spike_2_thermocode-rtl File: C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/adaptive_threshold_control/Spike-2-Thermocode/rtl/spike_2_thermocode_ea.vhd Line: 27
    Info (12023): Found entity 1: spike_2_thermocode File: C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/adaptive_threshold_control/Spike-2-Thermocode/rtl/spike_2_thermocode_ea.vhd Line: 16
Info (12021): Found 2 design units, including 1 entities, in source file /simon dorrer/jku-linz/master/semester 2/master-thesis/fpga-design/tbs_core/adaptive_threshold_control/rtl/adaptive_threshold_control_ea.vhd
    Info (12022): Found design unit 1: adaptive_threshold_control-rtl File: C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/adaptive_threshold_control/rtl/adaptive_threshold_control_ea.vhd Line: 58
    Info (12023): Found entity 1: adaptive_threshold_control File: C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/adaptive_threshold_control/rtl/adaptive_threshold_control_ea.vhd Line: 19
Info (12021): Found 2 design units, including 1 entities, in source file /simon dorrer/jku-linz/master/semester 2/master-thesis/fpga-design/tbs_core/adaptive_threshold_control/priority-encoder/rtl/priority_encoder_ea.vhd
    Info (12022): Found design unit 1: priority_encoder-rtl File: C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/adaptive_threshold_control/Priority-Encoder/rtl/priority_encoder_ea.vhd Line: 31
    Info (12023): Found entity 1: priority_encoder File: C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/adaptive_threshold_control/Priority-Encoder/rtl/priority_encoder_ea.vhd Line: 17
Info (12127): Elaborating entity "tbs_core_ethernet_board" for the top level hierarchy
Info (12129): Elaborating entity "tbs_core_ethernet" using architecture "A:rtl" for hierarchy "tbs_core_ethernet:tbs_core_0" File: C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/rtl/quartus_board/tbs_core_ethernet_board.vhd Line: 101
Warning (10541): VHDL Signal Declaration warning at tbs_core_ethernet_ea.vhd(122): used implicit default value for signal "tx_err_o" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/rtl/tbs_core_ethernet_ea.vhd Line: 122
Info (12129): Elaborating entity "sync_chain" using architecture "A:rtl" for hierarchy "tbs_core_ethernet:tbs_core_0|sync_chain:sync_chain_0" File: C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/rtl/tbs_core_ethernet_ea.vhd Line: 449
Info (12129): Elaborating entity "debouncer" using architecture "A:rtl" for hierarchy "tbs_core_ethernet:tbs_core_0|debouncer:debouncer_0" File: C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/rtl/tbs_core_ethernet_ea.vhd Line: 486
Info (12129): Elaborating entity "sync_chain" using architecture "A:rtl" for hierarchy "tbs_core_ethernet:tbs_core_0|sync_chain:sync_chain_1" File: C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/rtl/tbs_core_ethernet_ea.vhd Line: 644
Info (12129): Elaborating entity "spike_detector" using architecture "A:rtl" for hierarchy "tbs_core_ethernet:tbs_core_0|spike_detector:spike_detector_0" File: C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/rtl/tbs_core_ethernet_ea.vhd Line: 661
Info (12129): Elaborating entity "adaptive_threshold_control" using architecture "A:rtl" for hierarchy "tbs_core_ethernet:tbs_core_0|adaptive_threshold_control:adaptive_ctrl_0" File: C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/rtl/tbs_core_ethernet_ea.vhd Line: 683
Info (12129): Elaborating entity "spike_shift_reg" using architecture "A:rtl" for hierarchy "tbs_core_ethernet:tbs_core_0|adaptive_threshold_control:adaptive_ctrl_0|spike_shift_reg:spike_shift_reg_0" File: C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/adaptive_threshold_control/rtl/adaptive_threshold_control_ea.vhd Line: 133
Info (12129): Elaborating entity "weyls_discrepancy" using architecture "A:rtl" for hierarchy "tbs_core_ethernet:tbs_core_0|adaptive_threshold_control:adaptive_ctrl_0|weyls_discrepancy:weyls_discrepancy_0" File: C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/adaptive_threshold_control/rtl/adaptive_threshold_control_ea.vhd Line: 153
Info (12129): Elaborating entity "spike_2_thermocode" using architecture "A:rtl" for hierarchy "tbs_core_ethernet:tbs_core_0|adaptive_threshold_control:adaptive_ctrl_0|weyls_discrepancy:weyls_discrepancy_0|spike_2_thermocode:\gen_spike_2_tc:0:spike_2_tc" File: C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/adaptive_threshold_control/Weyls-Discrepancy/rtl/weyls_discrepancy_ea.vhd Line: 107
Info (12129): Elaborating entity "priority_encoder" using architecture "A:rtl" for hierarchy "tbs_core_ethernet:tbs_core_0|adaptive_threshold_control:adaptive_ctrl_0|weyls_discrepancy:weyls_discrepancy_0|priority_encoder:priority_encoder_0" File: C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/adaptive_threshold_control/Weyls-Discrepancy/rtl/weyls_discrepancy_ea.vhd Line: 164
Info (12129): Elaborating entity "dac_control" using architecture "A:rtl" for hierarchy "tbs_core_ethernet:tbs_core_0|dac_control:dac_control_0" File: C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/rtl/tbs_core_ethernet_ea.vhd Line: 720
Info (12129): Elaborating entity "dac_control" using architecture "A:rtl" for hierarchy "tbs_core_ethernet:tbs_core_0|dac_control:dac_control_1" File: C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/rtl/tbs_core_ethernet_ea.vhd Line: 755
Info (12129): Elaborating entity "analog_trig" using architecture "A:rtl" for hierarchy "tbs_core_ethernet:tbs_core_0|analog_trig:analog_trigger_0" File: C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/rtl/tbs_core_ethernet_ea.vhd Line: 870
Info (12129): Elaborating entity "sc_noc_generator" using architecture "A:rtl" for hierarchy "tbs_core_ethernet:tbs_core_0|sc_noc_generator:sc_noc_generator_0" File: C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/rtl/tbs_core_ethernet_ea.vhd Line: 891
Info (12129): Elaborating entity "time_measurement" using architecture "A:rtl" for hierarchy "tbs_core_ethernet:tbs_core_0|time_measurement:time_measurement_0" File: C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/rtl/tbs_core_ethernet_ea.vhd Line: 915
Info (12129): Elaborating entity "spike_encoder" using architecture "A:rtl" for hierarchy "tbs_core_ethernet:tbs_core_0|spike_encoder:spike_encoder_0" File: C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/rtl/tbs_core_ethernet_ea.vhd Line: 930
Info (12129): Elaborating entity "spike_memory" using architecture "A:rtl" for hierarchy "tbs_core_ethernet:tbs_core_0|spike_memory:spike_memory_0" File: C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/rtl/tbs_core_ethernet_ea.vhd Line: 953
Info (12129): Elaborating entity "dual_ram" using architecture "A:rtl" for hierarchy "tbs_core_ethernet:tbs_core_0|spike_memory:spike_memory_0|dual_ram:\gen_dual_ram:dual_ram_0" File: C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/spike_memory/rtl/spike_memory_ea.vhd Line: 230
Info (12129): Elaborating entity "memory2uart" using architecture "A:rtl" for hierarchy "tbs_core_ethernet:tbs_core_0|memory2uart:memory2uart_0" File: C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/rtl/tbs_core_ethernet_ea.vhd Line: 976
Info (12129): Elaborating entity "uart" using architecture "A:rtl" for hierarchy "tbs_core_ethernet:tbs_core_0|uart:uart_0" File: C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/rtl/tbs_core_ethernet_ea.vhd Line: 994
Info (12129): Elaborating entity "uart_tx" using architecture "A:rtl" for hierarchy "tbs_core_ethernet:tbs_core_0|uart:uart_0|uart_tx:uart_tx_0" File: C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/uart/rtl/uart_ea.vhd Line: 45
Info (12129): Elaborating entity "uart_rx" using architecture "A:rtl" for hierarchy "tbs_core_ethernet:tbs_core_0|uart:uart_0|uart_rx:uart_rx_0" File: C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/uart/rtl/uart_ea.vhd Line: 63
Info (12129): Elaborating entity "ethernet" using architecture "A:rtl" for hierarchy "tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0" File: C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/rtl/tbs_core_ethernet_ea.vhd Line: 1019
Warning (10036): Verilog HDL or VHDL warning at ethernet_ea.vhd(71): object "ram_rx_ready" assigned a value but never read File: C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/ethernet_ea.vhd Line: 71
Warning (10036): Verilog HDL or VHDL warning at ethernet_ea.vhd(72): object "ram_tx_ready" assigned a value but never read File: C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/ethernet_ea.vhd Line: 72
Info (12129): Elaborating entity "vector_synchronizer" using architecture "A:rtl" for hierarchy "tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|vector_synchronizer:syncing_physical" File: C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/ethernet_ea.vhd Line: 79
Info (12129): Elaborating entity "synchronizer" using architecture "A:rtl" for hierarchy "tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|vector_synchronizer:syncing_physical|synchronizer:\GEN_SYNC:3:sync" File: C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/vector_synchronizer_ea.vhd Line: 31
Info (12129): Elaborating entity "ethernet_tx" using architecture "A:rtl" for hierarchy "tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity" File: C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/ethernet_ea.vhd Line: 112
Info (12129): Elaborating entity "ethernet_tx_storage" using architecture "A:rtl" for hierarchy "tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_storage:eth_ram_tx" File: C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/ethernet_tx_ea.vhd Line: 152
Info (12129): Elaborating entity "ram_strobeGenerator" using architecture "A:rtl" for hierarchy "tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_storage:eth_ram_tx|ram_strobeGenerator:eth_ram_tx_reset" File: C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/ethernet_tx_storage_ea.vhd Line: 74
Info (12129): Elaborating entity "dual_ram" using architecture "A:rtl" for hierarchy "tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_storage:eth_ram_tx|dual_ram:tx_ram" File: C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/ethernet_tx_storage_ea.vhd Line: 91
Info (12129): Elaborating entity "address" using architecture "A:rtl" for hierarchy "tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_storage:eth_ram_tx|address:addr_a_creator" File: C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/ethernet_tx_storage_ea.vhd Line: 112
Info (12129): Elaborating entity "ethernet_tx_controller" using architecture "A:rtl" for hierarchy "tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data" File: C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/ethernet_tx_ea.vhd Line: 174
Info (12129): Elaborating entity "cyclicShift" using architecture "A:rtl" for hierarchy "tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|cyclicShift:header_shift_register" File: C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/ethernet_tx_controller_ea.vhd Line: 135
Info (12129): Elaborating entity "ethernet_rx" using architecture "A:rtl" for hierarchy "tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|ethernet_rx:ethernet_rx_entity" File: C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/ethernet_ea.vhd Line: 140
Info (12129): Elaborating entity "ethernet_rx_storage" using architecture "A:rtl" for hierarchy "tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|ethernet_rx:ethernet_rx_entity|ethernet_rx_storage:ethernet_rx_storage_0" File: C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/ethernet_rx_ea.vhd Line: 55
Info (12129): Elaborating entity "ethernet_rx_controller" using architecture "A:rtl" for hierarchy "tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|ethernet_rx:ethernet_rx_entity|ethernet_rx_controller:ethernet_rx_controller_0" File: C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/ethernet_rx_ea.vhd Line: 75
Info (286030): Timing-Driven Synthesis is running
Info (276014): Found 2 instances of uninferred RAM logic
    Info (276007): RAM logic "tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_storage:eth_ram_tx|dual_ram:tx_ram|mem" is uninferred due to asynchronous read logic File: C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/dual_ram_ea.vhd Line: 39
    Info (276007): RAM logic "tbs_core_ethernet:tbs_core_0|spike_memory:spike_memory_0|dual_ram:\gen_dual_ram:dual_ram_0|mem" is uninferred due to asynchronous read logic File: C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/dual_ram_ea.vhd Line: 39
Info (19000): Inferred 3 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_storage:eth_ram_tx|dual_ram:tx_ram|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 9
        Info (286033): Parameter NUMWORDS_B set to 512
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "tbs_core_ethernet:tbs_core_0|spike_memory:spike_memory_0|dual_ram:\gen_dual_ram:dual_ram_0|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 20
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter WIDTH_B set to 20
        Info (286033): Parameter WIDTHAD_B set to 7
        Info (286033): Parameter NUMWORDS_B set to 128
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|cyclicShift:header_shift_register|shiftRegister_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 7
        Info (286033): Parameter WIDTH set to 6
        Info (286033): Parameter POWER_UP_STATE set to DONT_CARE
Info (12130): Elaborated megafunction instantiation "tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_storage:eth_ram_tx|dual_ram:tx_ram|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_storage:eth_ram_tx|dual_ram:tx_ram|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "9"
    Info (12134): Parameter "NUMWORDS_A" = "512"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "9"
    Info (12134): Parameter "NUMWORDS_B" = "512"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qji1.tdf
    Info (12023): Found entity 1: altsyncram_qji1 File: C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/quartus/tbs_core_ethernet_board/db/altsyncram_qji1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "tbs_core_ethernet:tbs_core_0|spike_memory:spike_memory_0|dual_ram:\gen_dual_ram:dual_ram_0|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "tbs_core_ethernet:tbs_core_0|spike_memory:spike_memory_0|dual_ram:\gen_dual_ram:dual_ram_0|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "20"
    Info (12134): Parameter "WIDTHAD_A" = "7"
    Info (12134): Parameter "NUMWORDS_A" = "128"
    Info (12134): Parameter "WIDTH_B" = "20"
    Info (12134): Parameter "WIDTHAD_B" = "7"
    Info (12134): Parameter "NUMWORDS_B" = "128"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_gmi1.tdf
    Info (12023): Found entity 1: altsyncram_gmi1 File: C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/quartus/tbs_core_ethernet_board/db/altsyncram_gmi1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|cyclicShift:header_shift_register|altshift_taps:shiftRegister_rtl_0"
Info (12133): Instantiated megafunction "tbs_core_ethernet:tbs_core_0|ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|cyclicShift:header_shift_register|altshift_taps:shiftRegister_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "7"
    Info (12134): Parameter "WIDTH" = "6"
    Info (12134): Parameter "POWER_UP_STATE" = "DONT_CARE"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_vsv.tdf
    Info (12023): Found entity 1: shift_taps_vsv File: C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/quartus/tbs_core_ethernet_board/db/shift_taps_vsv.tdf Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_pcc1.tdf
    Info (12023): Found entity 1: altsyncram_pcc1 File: C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/quartus/tbs_core_ethernet_board/db/altsyncram_pcc1.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_thf.tdf
    Info (12023): Found entity 1: cntr_thf File: C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/quartus/tbs_core_ethernet_board/db/cntr_thf.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_b9c.tdf
    Info (12023): Found entity 1: cmpr_b9c File: C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/quartus/tbs_core_ethernet_board/db/cmpr_b9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_h1h.tdf
    Info (12023): Found entity 1: cntr_h1h File: C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/quartus/tbs_core_ethernet_board/db/cntr_h1h.tdf Line: 28
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "tx_err_o" is stuck at GND File: C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/rtl/quartus_board/tbs_core_ethernet_board.vhd Line: 83
Info (17049): 51 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 7 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "rx_err_i" File: C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/rtl/quartus_board/tbs_core_ethernet_board.vhd Line: 87
    Warning (15610): No output dependent on input pin "rx_dv_i" File: C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/rtl/quartus_board/tbs_core_ethernet_board.vhd Line: 86
    Warning (15610): No output dependent on input pin "rx_clk_i" File: C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/rtl/quartus_board/tbs_core_ethernet_board.vhd Line: 77
    Warning (15610): No output dependent on input pin "rx_data_i[3]" File: C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/rtl/quartus_board/tbs_core_ethernet_board.vhd Line: 85
    Warning (15610): No output dependent on input pin "rx_data_i[2]" File: C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/rtl/quartus_board/tbs_core_ethernet_board.vhd Line: 85
    Warning (15610): No output dependent on input pin "rx_data_i[1]" File: C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/rtl/quartus_board/tbs_core_ethernet_board.vhd Line: 85
    Warning (15610): No output dependent on input pin "rx_data_i[0]" File: C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/rtl/quartus_board/tbs_core_ethernet_board.vhd Line: 85
Info (21057): Implemented 2514 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 23 input pins
    Info (21059): Implemented 38 output pins
    Info (21061): Implemented 2419 logic cells
    Info (21064): Implemented 34 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 13 warnings
    Info: Peak virtual memory: 4990 megabytes
    Info: Processing ended: Mon Mar 24 16:40:37 2025
    Info: Elapsed time: 00:00:43
    Info: Total CPU time (on all processors): 00:01:00


