==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu9p-flga2104-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xcvu9p-flga2104-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: source ./pdes_fpga_2/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name test_state_buffer test_state_buffer 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-10] Analyzing design file 'cpp/StateBuffer.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.68 seconds. CPU system time: 0.7 seconds. Elapsed time: 9.88 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'StateBuffer::get_gvt() const' into 'test_state_buffer(hls::stream<TestOperation, 0>&, hls::stream<int, 0>&)' (cpp/StateBuffer.cpp:40:29)
INFO: [HLS 214-131] Inlining function 'StateBuffer::commit(ap_int<32>)' into 'test_state_buffer(hls::stream<TestOperation, 0>&, hls::stream<int, 0>&)' (cpp/StateBuffer.cpp:34:24)
INFO: [HLS 214-131] Inlining function 'StateBuffer::rollback(int, ap_int<32>)' into 'test_state_buffer(hls::stream<TestOperation, 0>&, hls::stream<int, 0>&)' (cpp/StateBuffer.cpp:31:24)
INFO: [HLS 214-131] Inlining function 'StateBuffer::push(LPState const&)' into 'test_state_buffer(hls::stream<TestOperation, 0>&, hls::stream<int, 0>&)' (cpp/StateBuffer.cpp:27:24)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_107_1' is marked as complete unroll implied by the pipeline pragma (cpp/StateBuffer.hpp:107:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_113_2' is marked as complete unroll implied by the pipeline pragma (cpp/StateBuffer.hpp:113:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_85_1' is marked as complete unroll implied by the pipeline pragma (cpp/StateBuffer.hpp:85:26)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_107_1' (cpp/StateBuffer.hpp:107:27) in function 'test_state_buffer' completely with a factor of 64 (cpp/StateBuffer.cpp:11:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_107_1' (cpp/StateBuffer.hpp:107:27) in function 'test_state_buffer' has been removed because the loop is unrolled completely (cpp/StateBuffer.cpp:11:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::StateBuffer()' into 'test_state_buffer(hls::stream<TestOperation, 0>&, hls::stream<int, 0>&)' (cpp/StateBuffer.cpp:11:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'buffer.lp_heads' due to pipeline pragma (cpp/StateBuffer.cpp:20:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'buffer.lp_sizes' due to pipeline pragma (cpp/StateBuffer.cpp:20:9)
INFO: [HLS 214-248] Applying array_partition to 'buffer.lp_heads': Cyclic partitioning with factor 2 on dimension 1. (cpp/StateBuffer.cpp:16:14)
INFO: [HLS 214-248] Applying array_partition to 'buffer.lp_sizes': Cyclic partitioning with factor 2 on dimension 1. (cpp/StateBuffer.cpp:16:14)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.42 seconds. CPU system time: 0.54 seconds. Elapsed time: 10.33 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 776.184 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_34_1' (cpp/StateBuffer.hpp:34) in function 'test_state_buffer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_39_2' (cpp/StateBuffer.hpp:39) in function 'test_state_buffer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_43_3' (cpp/StateBuffer.cpp:44) in function 'test_state_buffer' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_19_1' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'test_state_buffer' for pipelining.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_85_1' (cpp/StateBuffer.hpp:86) in function 'test_state_buffer' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_113_2' (cpp/StateBuffer.hpp:114) in function 'test_state_buffer' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_113_2' (cpp/StateBuffer.hpp:114) in function 'test_state_buffer' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_113_2' (cpp/StateBuffer.hpp:114) in function 'test_state_buffer' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_113_2' (cpp/StateBuffer.hpp:114) in function 'test_state_buffer' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_113_2' (cpp/StateBuffer.hpp:114) in function 'test_state_buffer' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_113_2' (cpp/StateBuffer.hpp:114) in function 'test_state_buffer' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_113_2' (cpp/StateBuffer.hpp:114) in function 'test_state_buffer' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_113_2' (cpp/StateBuffer.hpp:114) in function 'test_state_buffer' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_113_2' (cpp/StateBuffer.hpp:114) in function 'test_state_buffer' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_113_2' (cpp/StateBuffer.hpp:114) in function 'test_state_buffer' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_113_2' (cpp/StateBuffer.hpp:114) in function 'test_state_buffer' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_113_2' (cpp/StateBuffer.hpp:114) in function 'test_state_buffer' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_113_2' (cpp/StateBuffer.hpp:114) in function 'test_state_buffer' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_113_2' (cpp/StateBuffer.hpp:114) in function 'test_state_buffer' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_113_2' (cpp/StateBuffer.hpp:114) in function 'test_state_buffer' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_113_2' (cpp/StateBuffer.hpp:114) in function 'test_state_buffer' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_113_2' (cpp/StateBuffer.hpp:114) in function 'test_state_buffer' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_113_2' (cpp/StateBuffer.hpp:114) in function 'test_state_buffer' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_113_2' (cpp/StateBuffer.hpp:114) in function 'test_state_buffer' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_113_2' (cpp/StateBuffer.hpp:114) in function 'test_state_buffer' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_113_2' (cpp/StateBuffer.hpp:114) in function 'test_state_buffer' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_113_2' (cpp/StateBuffer.hpp:114) in function 'test_state_buffer' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_113_2' (cpp/StateBuffer.hpp:114) in function 'test_state_buffer' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_113_2' (cpp/StateBuffer.hpp:114) in function 'test_state_buffer' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_113_2' (cpp/StateBuffer.hpp:114) in function 'test_state_buffer' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_113_2' (cpp/StateBuffer.hpp:114) in function 'test_state_buffer' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_113_2' (cpp/StateBuffer.hpp:114) in function 'test_state_buffer' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_113_2' (cpp/StateBuffer.hpp:114) in function 'test_state_buffer' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_113_2' (cpp/StateBuffer.hpp:114) in function 'test_state_buffer' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_113_2' (cpp/StateBuffer.hpp:114) in function 'test_state_buffer' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_113_2' (cpp/StateBuffer.hpp:114) in function 'test_state_buffer' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_113_2' (cpp/StateBuffer.hpp:114) in function 'test_state_buffer' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_113_2' (cpp/StateBuffer.hpp:114) in function 'test_state_buffer' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_113_2' (cpp/StateBuffer.hpp:114) in function 'test_state_buffer' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_113_2' (cpp/StateBuffer.hpp:114) in function 'test_state_buffer' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_113_2' (cpp/StateBuffer.hpp:114) in function 'test_state_buffer' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_113_2' (cpp/StateBuffer.hpp:114) in function 'test_state_buffer' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_113_2' (cpp/StateBuffer.hpp:114) in function 'test_state_buffer' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_113_2' (cpp/StateBuffer.hpp:114) in function 'test_state_buffer' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_113_2' (cpp/StateBuffer.hpp:114) in function 'test_state_buffer' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_113_2' (cpp/StateBuffer.hpp:114) in function 'test_state_buffer' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_113_2' (cpp/StateBuffer.hpp:114) in function 'test_state_buffer' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_113_2' (cpp/StateBuffer.hpp:114) in function 'test_state_buffer' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_113_2' (cpp/StateBuffer.hpp:114) in function 'test_state_buffer' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_113_2' (cpp/StateBuffer.hpp:114) in function 'test_state_buffer' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_113_2' (cpp/StateBuffer.hpp:114) in function 'test_state_buffer' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_113_2' (cpp/StateBuffer.hpp:114) in function 'test_state_buffer' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_113_2' (cpp/StateBuffer.hpp:114) in function 'test_state_buffer' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_113_2' (cpp/StateBuffer.hpp:114) in function 'test_state_buffer' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_113_2' (cpp/StateBuffer.hpp:114) in function 'test_state_buffer' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_113_2' (cpp/StateBuffer.hpp:114) in function 'test_state_buffer' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_113_2' (cpp/StateBuffer.hpp:114) in function 'test_state_buffer' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_113_2' (cpp/StateBuffer.hpp:114) in function 'test_state_buffer' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_113_2' (cpp/StateBuffer.hpp:114) in function 'test_state_buffer' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_113_2' (cpp/StateBuffer.hpp:114) in function 'test_state_buffer' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_113_2' (cpp/StateBuffer.hpp:114) in function 'test_state_buffer' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_113_2' (cpp/StateBuffer.hpp:114) in function 'test_state_buffer' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_113_2' (cpp/StateBuffer.hpp:114) in function 'test_state_buffer' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_113_2' (cpp/StateBuffer.hpp:114) in function 'test_state_buffer' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_113_2' (cpp/StateBuffer.hpp:114) in function 'test_state_buffer' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_113_2' (cpp/StateBuffer.hpp:114) in function 'test_state_buffer' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_113_2' (cpp/StateBuffer.hpp:114) in function 'test_state_buffer' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_113_2' (cpp/StateBuffer.hpp:114) in function 'test_state_buffer' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_113_2' (cpp/StateBuffer.hpp:114) in function 'test_state_buffer' completely: variable loop bound.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.86 seconds. CPU system time: 0.03 seconds. Elapsed time: 1 seconds; current allocated memory: 776.184 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_19_1' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'test_state_buffer' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_41_2' (cpp/StateBuffer.cpp:41:31) in function 'test_state_buffer' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-472] Inferring partial write operation for 'buffer.buffer.next' (cpp/StateBuffer.hpp:35:28)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer.buffer.next' (cpp/StateBuffer.hpp:37:48)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer.lp_heads' (cpp/StateBuffer.hpp:40:25)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer.lp_sizes' (cpp/StateBuffer.hpp:41:25)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer.buffer.state.lvt.V' (cpp/StateBuffer.hpp:52:32)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer.lp_heads' (cpp/StateBuffer.hpp:55:31)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer.buffer.next' (cpp/StateBuffer.hpp:56:31)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer.lp_sizes' (cpp/StateBuffer.hpp:58:30)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer.buffer.next' (cpp/StateBuffer.hpp:88:34)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer.lp_heads' (cpp/StateBuffer.hpp:96:29)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer.lp_sizes' (cpp/StateBuffer.hpp:97:29)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer.lp_heads' (cpp/StateBuffer.hpp:117:37)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer.buffer.next' (cpp/StateBuffer.hpp:122:38)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer.lp_sizes' (cpp/StateBuffer.hpp:129:29)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.82 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.86 seconds; current allocated memory: 840.184 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_state_buffer' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_state_buffer_Pipeline_VITIS_LOOP_34_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_34_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_34_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.33 seconds; current allocated memory: 840.184 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 840.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_state_buffer_Pipeline_VITIS_LOOP_39_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_39_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_39_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 840.184 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 840.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_state_buffer_Pipeline_VITIS_LOOP_43_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'buffer_buffer_state_lvt_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_43_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_43_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 840.184 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 840.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_state_buffer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'buffer_buffer_state_lvt_V'. Use bind_storage pragma to override this type.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_19_1': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 6.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 6.09 seconds; current allocated memory: 904.184 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.52 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.61 seconds; current allocated memory: 904.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_state_buffer_Pipeline_VITIS_LOOP_34_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_state_buffer_Pipeline_VITIS_LOOP_34_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.48 seconds; current allocated memory: 904.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_state_buffer_Pipeline_VITIS_LOOP_39_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_state_buffer_Pipeline_VITIS_LOOP_39_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 904.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_state_buffer_Pipeline_VITIS_LOOP_43_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'test_state_buffer_Pipeline_VITIS_LOOP_43_3' pipeline 'VITIS_LOOP_43_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_state_buffer_Pipeline_VITIS_LOOP_43_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 904.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_state_buffer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_state_buffer/in_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_state_buffer/out_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'test_state_buffer' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mux_21_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_state_buffer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.57 seconds. CPU system time: 0 seconds. Elapsed time: 0.61 seconds; current allocated memory: 904.184 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu9p-flga2104-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xcvu9p-flga2104-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-10] Analyzing design file 'cpp/StateBuffer.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventQueue.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 10.58 seconds. CPU system time: 1.5 seconds. Elapsed time: 20.87 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'EventQueue::is_full(ap_uint<1>) const' into 'EventQueue::enqueue(TimeWarpEvent const&)' (cpp/EventQueue.hpp:66:6)
INFO: [HLS 214-131] Inlining function 'EventQueue::siftUp(ap_uint<16>)' into 'EventQueue::enqueue(TimeWarpEvent const&)' (cpp/EventQueue.hpp:69:9)
INFO: [HLS 214-131] Inlining function 'EventQueue::empty() const' into 'EventQueue::dequeue()' (cpp/EventQueue.hpp:76:6)
INFO: [HLS 214-131] Inlining function 'EventQueue::siftDown(ap_uint<16>)' into 'EventQueue::dequeue()' (cpp/EventQueue.hpp:82:13)
INFO: [HLS 214-131] Inlining function 'EventQueue::dequeue()' into 'event_queue_kernel(hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, ap_uint<16>)' (cpp/EventQueue.cpp:26:27)
INFO: [HLS 214-131] Inlining function 'EventQueue::enqueue(TimeWarpEvent const&)' into 'event_queue_kernel(hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, ap_uint<16>)' (cpp/EventQueue.cpp:20:12)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_48_1' is marked as complete unroll implied by the pipeline pragma (cpp/EventQueue.hpp:48:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_33_1' is marked as complete unroll implied by the pipeline pragma (cpp/EventQueue.hpp:33:26)
INFO: [HLS 214-178] Inlining function 'EventQueue::EventQueue()' into 'event_queue_kernel(hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, ap_uint<16>)' (cpp/EventQueue.cpp:7:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'pq.heap.recv_time' due to pipeline pragma (cpp/EventQueue.cpp:25:9)
INFO: [HLS 214-248] Applying array_partition to 'pq.heap.recv_time': Cyclic partitioning with factor 2 on dimension 1. (cpp/EventQueue.cpp:13:13)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.TimeWarpEvents' into 'event_queue_kernel(hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, ap_uint<16>)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.61 seconds. CPU system time: 0.6 seconds. Elapsed time: 8.82 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.11 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 776.184 MB.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_16_1' (cpp/EventQueue.cpp:16) in function 'event_queue_kernel' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_24_2' (cpp/EventQueue.cpp:24) in function 'event_queue_kernel' for pipelining.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_33_1' in function 'event_queue_kernel' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_48_1' (cpp/EventQueue.hpp:45) in function 'event_queue_kernel' completely: variable loop bound.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (cpp/EventQueue.hpp:54:17) in function 'event_queue_kernel'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.19 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.28 seconds; current allocated memory: 840.184 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_16_1' (cpp/EventQueue.cpp:16:39) in function 'event_queue_kernel' either the parent loop or sub loop is do-while loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_24_2' (cpp/EventQueue.cpp:24:39) in function 'event_queue_kernel' either the parent loop or sub loop is do-while loop.
INFO: [HLS 200-472] Inferring partial write operation for 'pq.heap.send_time.V' (cpp/EventQueue.hpp:68:20)
INFO: [HLS 200-472] Inferring partial write operation for 'pq.heap.send_time.V' (cpp/EventQueue.hpp:36:29)
INFO: [HLS 200-472] Inferring partial write operation for 'pq.heap.send_time.V' (cpp/EventQueue.hpp:42:21)
INFO: [HLS 200-472] Inferring partial write operation for 'pq.heap.send_time.V' (cpp/EventQueue.hpp:81:21)
INFO: [HLS 200-472] Inferring partial write operation for 'pq.heap.send_time.V' (cpp/EventQueue.hpp:55:29)
INFO: [HLS 200-472] Inferring partial write operation for 'pq.heap.send_time.V' (cpp/EventQueue.hpp:61:21)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 840.184 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'event_queue_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_16_1': contains subloop(s) that are not unrolled or flattened.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_24_2': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.54 seconds; current allocated memory: 840.184 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0 seconds. Elapsed time: 0.46 seconds; current allocated memory: 840.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'event_queue_kernel/input_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'event_queue_kernel/output_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'event_queue_kernel/num_events' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'event_queue_kernel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'num_events' and 'return' to AXI-Lite port control.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu9p-flga2104-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xcvu9p-flga2104-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-10] Analyzing design file 'cpp/StateBuffer.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventQueue.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 10.63 seconds. CPU system time: 1.45 seconds. Elapsed time: 12.32 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'EventQueue::is_full(ap_uint<1>) const' into 'EventQueue::enqueue(TimeWarpEvent const&)' (cpp/EventQueue.hpp:66:6)
INFO: [HLS 214-131] Inlining function 'EventQueue::siftUp(ap_uint<16>)' into 'EventQueue::enqueue(TimeWarpEvent const&)' (cpp/EventQueue.hpp:69:9)
INFO: [HLS 214-131] Inlining function 'EventQueue::empty() const' into 'EventQueue::dequeue()' (cpp/EventQueue.hpp:76:6)
INFO: [HLS 214-131] Inlining function 'EventQueue::siftDown(ap_uint<16>)' into 'EventQueue::dequeue()' (cpp/EventQueue.hpp:82:13)
INFO: [HLS 214-131] Inlining function 'EventQueue::dequeue()' into 'event_queue_kernel(hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, ap_uint<16>)' (cpp/EventQueue.cpp:26:27)
INFO: [HLS 214-131] Inlining function 'EventQueue::enqueue(TimeWarpEvent const&)' into 'event_queue_kernel(hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, ap_uint<16>)' (cpp/EventQueue.cpp:20:12)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_48_1' is marked as complete unroll implied by the pipeline pragma (cpp/EventQueue.hpp:48:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_33_1' is marked as complete unroll implied by the pipeline pragma (cpp/EventQueue.hpp:33:26)
INFO: [HLS 214-178] Inlining function 'EventQueue::EventQueue()' into 'event_queue_kernel(hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, ap_uint<16>)' (cpp/EventQueue.cpp:7:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'pq.heap.recv_time' due to pipeline pragma (cpp/EventQueue.cpp:25:9)
INFO: [HLS 214-248] Applying array_partition to 'pq.heap.recv_time': Cyclic partitioning with factor 2 on dimension 1. (cpp/EventQueue.cpp:13:13)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.TimeWarpEvents' into 'event_queue_kernel(hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, ap_uint<16>)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.62 seconds. CPU system time: 0.6 seconds. Elapsed time: 4.48 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 776.184 MB.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_16_1' (cpp/EventQueue.cpp:16) in function 'event_queue_kernel' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_24_2' (cpp/EventQueue.cpp:24) in function 'event_queue_kernel' for pipelining.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_33_1' in function 'event_queue_kernel' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_48_1' (cpp/EventQueue.hpp:45) in function 'event_queue_kernel' completely: variable loop bound.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (cpp/EventQueue.hpp:54:17) in function 'event_queue_kernel'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.19 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.26 seconds; current allocated memory: 840.184 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_16_1' (cpp/EventQueue.cpp:16:39) in function 'event_queue_kernel' either the parent loop or sub loop is do-while loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_24_2' (cpp/EventQueue.cpp:24:39) in function 'event_queue_kernel' either the parent loop or sub loop is do-while loop.
INFO: [HLS 200-472] Inferring partial write operation for 'pq.heap.send_time.V' (cpp/EventQueue.hpp:68:20)
INFO: [HLS 200-472] Inferring partial write operation for 'pq.heap.send_time.V' (cpp/EventQueue.hpp:36:29)
INFO: [HLS 200-472] Inferring partial write operation for 'pq.heap.send_time.V' (cpp/EventQueue.hpp:42:21)
INFO: [HLS 200-472] Inferring partial write operation for 'pq.heap.send_time.V' (cpp/EventQueue.hpp:81:21)
INFO: [HLS 200-472] Inferring partial write operation for 'pq.heap.send_time.V' (cpp/EventQueue.hpp:55:29)
INFO: [HLS 200-472] Inferring partial write operation for 'pq.heap.send_time.V' (cpp/EventQueue.hpp:61:21)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 840.184 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'event_queue_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_16_1': contains subloop(s) that are not unrolled or flattened.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_24_2': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.47 seconds; current allocated memory: 840.184 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 840.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'event_queue_kernel/input_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'event_queue_kernel/output_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'event_queue_kernel/num_events' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'event_queue_kernel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'num_events' and 'return' to AXI-Lite port control.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu9p-flga2104-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xcvu9p-flga2104-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-10] Analyzing design file 'cpp/StateBuffer.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventQueue.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 10.42 seconds. CPU system time: 1.51 seconds. Elapsed time: 16.24 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'EventQueue::is_full(ap_uint<1>) const' into 'EventQueue::enqueue(TimeWarpEvent const&)' (cpp/EventQueue.hpp:66:6)
INFO: [HLS 214-131] Inlining function 'EventQueue::siftUp(ap_uint<16>)' into 'EventQueue::enqueue(TimeWarpEvent const&)' (cpp/EventQueue.hpp:69:9)
INFO: [HLS 214-131] Inlining function 'EventQueue::empty() const' into 'EventQueue::dequeue()' (cpp/EventQueue.hpp:76:6)
INFO: [HLS 214-131] Inlining function 'EventQueue::siftDown(ap_uint<16>)' into 'EventQueue::dequeue()' (cpp/EventQueue.hpp:82:13)
INFO: [HLS 214-131] Inlining function 'EventQueue::enqueue(TimeWarpEvent const&)' into 'event_queue_kernel(bool, TimeWarpEvent&, bool&)' (cpp/EventQueue.cpp:17:33)
INFO: [HLS 214-131] Inlining function 'EventQueue::dequeue()' into 'event_queue_kernel(bool, TimeWarpEvent&, bool&)' (cpp/EventQueue.cpp:19:31)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.6 seconds. CPU system time: 0.59 seconds. Elapsed time: 8.51 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.14 seconds; current allocated memory: 776.184 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_33_1' in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_48_1' in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (cpp/EventQueue.hpp:54:17) in function 'event_queue_kernel'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'event_queue_kernel' (cpp/EventQueue.cpp:7)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.2 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.26 seconds; current allocated memory: 840.184 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.heap.send_time.V' (cpp/EventQueue.hpp:68:20)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.heap.send_time.V' (cpp/EventQueue.hpp:36:29)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.heap.send_time.V' (cpp/EventQueue.hpp:42:21)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.heap.send_time.V' (cpp/EventQueue.hpp:81:21)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.heap.send_time.V' (cpp/EventQueue.hpp:55:29)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.heap.send_time.V' (cpp/EventQueue.hpp:61:21)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 840.184 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'event_queue_kernel' ...
WARNING: [SYN 201-506] An incorrect offset '64' is defined with AXILite port 'success', and it will be replaced with a new offset '24'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_48_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_48_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1073_2')) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1073_2')) in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 4, loop 'VITIS_LOOP_48_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.23 seconds; current allocated memory: 840.184 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 840.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_33_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_33_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1073')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_33_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 840.184 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 840.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 840.184 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 840.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu9p-flga2104-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xcvu9p-flga2104-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-10] Analyzing design file 'cpp/StateBuffer.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventQueue.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 10.5 seconds. CPU system time: 1.33 seconds. Elapsed time: 12.13 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'EventQueue::is_full(ap_uint<1>) const' into 'EventQueue::enqueue(TimeWarpEvent const&)' (cpp/EventQueue.hpp:68:6)
INFO: [HLS 214-131] Inlining function 'EventQueue::siftUp(ap_uint<16>)' into 'EventQueue::enqueue(TimeWarpEvent const&)' (cpp/EventQueue.hpp:71:9)
INFO: [HLS 214-131] Inlining function 'EventQueue::empty() const' into 'EventQueue::dequeue()' (cpp/EventQueue.hpp:78:6)
INFO: [HLS 214-131] Inlining function 'EventQueue::siftDown(ap_uint<16>)' into 'EventQueue::dequeue()' (cpp/EventQueue.hpp:84:13)
INFO: [HLS 214-131] Inlining function 'EventQueue::enqueue(TimeWarpEvent const&)' into 'event_queue_kernel(bool, TimeWarpEvent&, bool&)' (cpp/EventQueue.cpp:17:33)
INFO: [HLS 214-131] Inlining function 'EventQueue::dequeue()' into 'event_queue_kernel(bool, TimeWarpEvent&, bool&)' (cpp/EventQueue.cpp:19:31)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.58 seconds. CPU system time: 0.51 seconds. Elapsed time: 4.37 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 776.184 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_50_1' in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (cpp/EventQueue.hpp:56:17) in function 'event_queue_kernel'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'event_queue_kernel' (cpp/EventQueue.cpp:7)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.2 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.25 seconds; current allocated memory: 840.184 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.heap.send_time.V' (cpp/EventQueue.hpp:70:20)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.heap.send_time.V' (cpp/EventQueue.hpp:38:29)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.heap.send_time.V' (cpp/EventQueue.hpp:44:21)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.heap.send_time.V' (cpp/EventQueue.hpp:83:21)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.heap.send_time.V' (cpp/EventQueue.hpp:57:29)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.heap.send_time.V' (cpp/EventQueue.hpp:63:21)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 840.184 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'event_queue_kernel' ...
WARNING: [SYN 201-506] An incorrect offset '64' is defined with AXILite port 'success', and it will be replaced with a new offset '24'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_50_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_50_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1073_2')) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1073_2')) in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 4, loop 'VITIS_LOOP_50_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.24 seconds; current allocated memory: 840.184 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 840.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_33_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_33_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('or_cond', cpp/EventQueue.hpp:33)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 3, loop 'VITIS_LOOP_33_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 840.184 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 840.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 840.184 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 840.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_50_1' 
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu9p-flga2104-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xcvu9p-flga2104-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-10] Analyzing design file 'cpp/StateBuffer.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventQueue.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 10.52 seconds. CPU system time: 1.42 seconds. Elapsed time: 12.2 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'EventQueue::is_full(ap_uint<1>) const' into 'EventQueue::enqueue(TimeWarpEvent const&)' (cpp/EventQueue.hpp:67:6)
INFO: [HLS 214-131] Inlining function 'EventQueue::siftUp(ap_uint<16>)' into 'EventQueue::enqueue(TimeWarpEvent const&)' (cpp/EventQueue.hpp:70:9)
INFO: [HLS 214-131] Inlining function 'EventQueue::empty() const' into 'EventQueue::dequeue()' (cpp/EventQueue.hpp:77:6)
INFO: [HLS 214-131] Inlining function 'EventQueue::siftDown(ap_uint<16>)' into 'EventQueue::dequeue()' (cpp/EventQueue.hpp:83:13)
INFO: [HLS 214-131] Inlining function 'EventQueue::enqueue(TimeWarpEvent const&)' into 'event_queue_kernel(bool, TimeWarpEvent&, bool&)' (cpp/EventQueue.cpp:17:33)
INFO: [HLS 214-131] Inlining function 'EventQueue::dequeue()' into 'event_queue_kernel(bool, TimeWarpEvent&, bool&)' (cpp/EventQueue.cpp:19:31)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.6 seconds. CPU system time: 0.57 seconds. Elapsed time: 4.44 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 776.184 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_33_1' in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_49_1' in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (cpp/EventQueue.hpp:55:17) in function 'event_queue_kernel'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'event_queue_kernel' (cpp/EventQueue.cpp:7)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 840.184 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.heap.send_time.V' (cpp/EventQueue.hpp:69:20)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.heap.send_time.V' (cpp/EventQueue.hpp:37:29)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.heap.send_time.V' (cpp/EventQueue.hpp:43:21)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.heap.send_time.V' (cpp/EventQueue.hpp:82:21)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.heap.send_time.V' (cpp/EventQueue.hpp:56:29)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.heap.send_time.V' (cpp/EventQueue.hpp:62:21)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 840.184 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'event_queue_kernel' ...
WARNING: [SYN 201-506] An incorrect offset '64' is defined with AXILite port 'success', and it will be replaced with a new offset '24'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_49_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_49_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1073_2')) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1073_2')) in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 4, loop 'VITIS_LOOP_49_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.23 seconds; current allocated memory: 840.184 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 840.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_33_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_33_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('or_cond', cpp/EventQueue.hpp:33)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_33_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 840.184 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 840.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 840.184 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 840.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu9p-flga2104-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xcvu9p-flga2104-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-10] Analyzing design file 'cpp/StateBuffer.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventQueue.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 10.48 seconds. CPU system time: 1.44 seconds. Elapsed time: 16.3 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'EventQueue::is_full(ap_uint<1>) const' into 'EventQueue::enqueue(TimeWarpEvent const&)' (cpp/EventQueue.hpp:67:6)
INFO: [HLS 214-131] Inlining function 'EventQueue::siftUp(ap_uint<16>)' into 'EventQueue::enqueue(TimeWarpEvent const&)' (cpp/EventQueue.hpp:70:9)
INFO: [HLS 214-131] Inlining function 'EventQueue::empty() const' into 'EventQueue::dequeue()' (cpp/EventQueue.hpp:77:6)
INFO: [HLS 214-131] Inlining function 'EventQueue::siftDown(ap_uint<16>)' into 'EventQueue::dequeue()' (cpp/EventQueue.hpp:83:13)
INFO: [HLS 214-131] Inlining function 'EventQueue::enqueue(TimeWarpEvent const&)' into 'event_queue_kernel(bool, TimeWarpEvent const&, TimeWarpEvent&, bool&)' (cpp/EventQueue.cpp:19:33)
INFO: [HLS 214-131] Inlining function 'EventQueue::dequeue()' into 'event_queue_kernel(bool, TimeWarpEvent const&, TimeWarpEvent&, bool&)' (cpp/EventQueue.cpp:21:38)
INFO: [HLS 214-241] Aggregating scalar variable 'output_event' with compact=bit mode in 129-bits (cpp/EventQueue.cpp:11:0)
INFO: [HLS 214-241] Aggregating scalar variable 'input_event' with compact=bit mode in 129-bits (cpp/EventQueue.cpp:11:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.58 seconds. CPU system time: 0.62 seconds. Elapsed time: 8.56 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 776.184 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_33_1' in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_49_1' in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (cpp/EventQueue.hpp:55:17) in function 'event_queue_kernel'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.17 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.22 seconds; current allocated memory: 840.184 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.heap.send_time.V' (cpp/EventQueue.hpp:69:20)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.heap.send_time.V' (cpp/EventQueue.hpp:37:29)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.heap.send_time.V' (cpp/EventQueue.hpp:43:21)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.heap.send_time.V' (cpp/EventQueue.hpp:82:21)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.heap.send_time.V' (cpp/EventQueue.hpp:56:29)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.heap.send_time.V' (cpp/EventQueue.hpp:62:21)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 840.184 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'event_queue_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_49_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_49_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1073_2')) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1073_2')) in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 4, loop 'VITIS_LOOP_49_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.28 seconds; current allocated memory: 840.184 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 840.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_33_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_33_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('or_cond', cpp/EventQueue.hpp:33)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_33_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 840.184 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 840.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 840.184 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 840.184 MB.
INFO==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu9p-flga2104-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xcvu9p-flga2104-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-10] Analyzing design file 'cpp/StateBuffer.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventQueue.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 10.48 seconds. CPU system time: 1.34 seconds. Elapsed time: 12.08 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'EventQueue::is_full(ap_uint<1>) const' into 'EventQueue::enqueue(TimeWarpEvent const&)' (cpp/EventQueue.hpp:67:6)
INFO: [HLS 214-131] Inlining function 'EventQueue::siftUp(ap_uint<16>)' into 'EventQueue::enqueue(TimeWarpEvent const&)' (cpp/EventQueue.hpp:70:9)
INFO: [HLS 214-131] Inlining function 'EventQueue::empty() const' into 'EventQueue::dequeue()' (cpp/EventQueue.hpp:77:6)
INFO: [HLS 214-131] Inlining function 'EventQueue::siftDown(ap_uint<16>)' into 'EventQueue::dequeue()' (cpp/EventQueue.hpp:83:13)
INFO: [HLS 214-131] Inlining function 'EventQueue::enqueue(TimeWarpEvent const&)' into 'event_queue_kernel(bool, TimeWarpEvent const&, TimeWarpEvent&, bool&)' (cpp/EventQueue.cpp:19:33)
INFO: [HLS 214-131] Inlining function 'EventQueue::dequeue()' into 'event_queue_kernel(bool, TimeWarpEvent const&, TimeWarpEvent&, bool&)' (cpp/EventQueue.cpp:21:38)
INFO: [HLS 214-241] Aggregating scalar variable 'output_event' with compact=bit mode in 129-bits (cpp/EventQueue.cpp:11:0)
INFO: [HLS 214-241] Aggregating scalar variable 'input_event' with compact=bit mode in 129-bits (cpp/EventQueue.cpp:11:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.53 seconds. CPU system time: 0.6 seconds. Elapsed time: 4.4 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 776.184 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_33_1' in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_49_1' in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (cpp/EventQueue.hpp:55:17) in function 'event_queue_kernel'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 840.184 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.heap.send_time.V' (cpp/EventQueue.hpp:69:20)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.heap.send_time.V' (cpp/EventQueue.hpp:37:29)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.heap.send_time.V' (cpp/EventQueue.hpp:43:21)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.heap.send_time.V' (cpp/EventQueue.hpp:82:21)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.heap.send_time.V' (cpp/EventQueue.hpp:56:29)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.heap.send_time.V' (cpp/EventQueue.hpp:62:21)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 840.184 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'event_queue_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_49_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_49_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1073_2')) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1073_2')) in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 4, loop 'VITIS_LOOP_49_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.23 seconds; current allocated memory: 840.184 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 840.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_33_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_33_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('or_cond', cpp/EventQueue.hpp:33)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_33_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 840.184 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 840.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 840.184 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 840.184 MB.
INFO: ==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu9p-flga2104-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xcvu9p-flga2104-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-10] Analyzing design file 'cpp/StateBuffer.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventQueue.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 10.4 seconds. CPU system time: 1.35 seconds. Elapsed time: 12.02 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'EventQueue::is_full(ap_uint<1>) const' into 'EventQueue::enqueue(TimeWarpEvent const&)' (cpp/EventQueue.hpp:67:6)
INFO: [HLS 214-131] Inlining function 'EventQueue::siftUp(ap_uint<16>)' into 'EventQueue::enqueue(TimeWarpEvent const&)' (cpp/EventQueue.hpp:70:9)
INFO: [HLS 214-131] Inlining function 'EventQueue::empty() const' into 'EventQueue::dequeue()' (cpp/EventQueue.hpp:77:6)
INFO: [HLS 214-131] Inlining function 'EventQueue::siftDown(ap_uint<16>)' into 'EventQueue::dequeue()' (cpp/EventQueue.hpp:83:13)
INFO: [HLS 214-131] Inlining function 'EventQueue::enqueue(TimeWarpEvent const&)' into 'event_queue_kernel(EventQueueInput&, TimeWarpEvent&, bool&)' (cpp/EventQueue.cpp:21:33)
INFO: [HLS 214-131] Inlining function 'EventQueue::dequeue()' into 'event_queue_kernel(EventQueueInput&, TimeWarpEvent&, bool&)' (cpp/EventQueue.cpp:23:38)
INFO: [HLS 214-241] Aggregating scalar variable 'output_event' with compact=bit mode in 129-bits (cpp/EventQueue.cpp:15:0)
INFO: [HLS 214-241] Aggregating scalar variable 'input' with compact=bit mode in 130-bits (cpp/EventQueue.cpp:15:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.58 seconds. CPU system time: 0.54 seconds. Elapsed time: 4.4 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 776.184 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_33_1' in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_49_1' in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (cpp/EventQueue.hpp:55:17) in function 'event_queue_kernel'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 840.184 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.heap.send_time.V' (cpp/EventQueue.hpp:69:20)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.heap.send_time.V' (cpp/EventQueue.hpp:37:29)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.heap.send_time.V' (cpp/EventQueue.hpp:43:21)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.heap.send_time.V' (cpp/EventQueue.hpp:82:21)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.heap.send_time.V' (cpp/EventQueue.hpp:56:29)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.heap.send_time.V' (cpp/EventQueue.hpp:62:21)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 840.184 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'event_queue_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_49_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_49_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1073_2')) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1073_2')) in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 4, loop 'VITIS_LOOP_49_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.23 seconds; current allocated memory: 840.184 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 840.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_33_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_33_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('or_cond', cpp/EventQueue.hpp:33)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_33_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 840.184 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 840.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 840.184 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 840.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu9p-flga2104-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xcvu9p-flga2104-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-10] Analyzing design file 'cpp/StateBuffer.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventQueue.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 10.51 seconds. CPU system time: 1.48 seconds. Elapsed time: 15.85 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'StateBuffer::commit(ap_int<32>)' into 'state_buffer_kernel(StateBufferInput&, bool&)' (cpp/StateBuffer.cpp:40:38)
INFO: [HLS 214-131] Inlining function 'StateBuffer::rollback(int, ap_int<32>)' into 'state_buffer_kernel(StateBufferInput&, bool&)' (cpp/StateBuffer.cpp:37:38)
INFO: [HLS 214-131] Inlining function 'StateBuffer::push(LPState const&)' into 'state_buffer_kernel(StateBufferInput&, bool&)' (cpp/StateBuffer.cpp:33:38)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_115_2' is marked as complete unroll implied by the pipeline pragma (cpp/StateBuffer.hpp:115:31)
INFO: [HLS 214-241] Aggregating scalar variable 'input' with compact=bit mode in 82-bits (cpp/StateBuffer.cpp:24:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.52 seconds. CPU system time: 0.67 seconds. Elapsed time: 12.14 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 776.184 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_86_1' (cpp/StateBuffer.hpp:86) in function 'state_buffer_kernel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_108_1' (cpp/StateBuffer.hpp:108) in function 'state_buffer_kernel' for pipelining.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_115_2' (cpp/StateBuffer.hpp:112) in function 'state_buffer_kernel' completely: variable loop bound.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.19 seconds; current allocated memory: 840.184 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_108_1' (cpp/StateBuffer.hpp:108:36) in function 'state_buffer_kernel' either the parent loop or sub loop is do-while loop.
INFO: [HLS 200-472] Inferring partial write operation for 'g_state_buffer.buffer.state.lvt.V' (cpp/StateBuffer.hpp:53:32)
INFO: [HLS 200-472] Inferring partial write operation for 'g_state_buffer.lp_heads' (cpp/StateBuffer.hpp:56:31)
INFO: [HLS 200-472] Inferring partial write operation for 'g_state_buffer.buffer.next' (cpp/StateBuffer.hpp:57:31)
INFO: [HLS 200-472] Inferring partial write operation for 'g_state_buffer.lp_sizes' (cpp/StateBuffer.hpp:59:30)
INFO: [HLS 200-472] Inferring partial write operation for 'g_state_buffer.buffer.next' (cpp/StateBuffer.hpp:89:34)
INFO: [HLS 200-472] Inferring partial write operation for 'g_state_buffer.lp_heads' (cpp/StateBuffer.hpp:97:29)
INFO: [HLS 200-472] Inferring partial write operation for 'g_state_buffer.lp_sizes' (cpp/StateBuffer.hpp:98:29)
INFO: [HLS 200-472] Inferring partial write operation for 'g_state_buffer.lp_heads' (cpp/StateBuffer.hpp:127:45)
INFO: [HLS 200-472] Inferring partial write operation for 'g_state_buffer.buffer.next' (cpp/StateBuffer.hpp:129:47)
INFO: [HLS 200-472] Inferring partial write operation for 'g_state_buffer.buffer.next' (cpp/StateBuffer.hpp:132:46)
INFO: [HLS 200-472] Inferring partial write operation for 'g_state_buffer.lp_sizes' (cpp/StateBuffer.hpp:144:29)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 840.184 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'state_buffer_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'state_buffer_kernel_Pipeline_VITIS_LOOP_86_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_86_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1081')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_86_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.22 seconds; current allocated memory: 840.184 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 840.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'state_buffer_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_108_1': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 840.184 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 840.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'state_buffer_kernel_Pipeline_VITIS_LOOP_86_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'state_buffer_kernel_Pipeline_VITIS_LOOP_86_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 840.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'state_buffer_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'state_buffer_kernel/input_r' to 'ap_vld'.
INFO: [RTGEN 206-500]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu9p-flga2104-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xcvu9p-flga2104-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-10] Analyzing design file 'cpp/EventQueue.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/StateBuffer.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 10.52 seconds. CPU system time: 1.42 seconds. Elapsed time: 16.37 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'EventQueue::is_full(ap_uint<1>) const' into 'EventQueue::enqueue(TimeWarpEvent const&)' (cpp/EventQueue.hpp:67:6)
INFO: [HLS 214-131] Inlining function 'EventQueue::siftUp(ap_uint<16>)' into 'EventQueue::enqueue(TimeWarpEvent const&)' (cpp/EventQueue.hpp:70:9)
INFO: [HLS 214-131] Inlining function 'EventQueue::empty() const' into 'EventQueue::dequeue()' (cpp/EventQueue.hpp:77:6)
INFO: [HLS 214-131] Inlining function 'EventQueue::siftDown(ap_uint<16>)' into 'EventQueue::dequeue()' (cpp/EventQueue.hpp:83:13)
INFO: [HLS 214-131] Inlining function 'EventQueue::enqueue(TimeWarpEvent const&)' into 'event_queue_kernel(EventQueueInput&, TimeWarpEvent&, bool&)' (cpp/EventQueue.cpp:21:33)
INFO: [HLS 214-131] Inlining function 'EventQueue::dequeue()' into 'event_queue_kernel(EventQueueInput&, TimeWarpEvent&, bool&)' (cpp/EventQueue.cpp:23:38)
INFO: [HLS 214-241] Aggregating scalar variable 'output_event' with compact=bit mode in 129-bits (cpp/EventQueue.cpp:15:0)
INFO: [HLS 214-241] Aggregating scalar variable 'input' with compact=bit mode in 130-bits (cpp/EventQueue.cpp:15:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.64 seconds. CPU system time: 0.66 seconds. Elapsed time: 8.69 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 776.184 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_33_1' in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_49_1' in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (cpp/EventQueue.hpp:55:17) in function 'event_queue_kernel'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.2 seconds; current allocated memory: 840.184 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.heap.send_time.V' (cpp/EventQueue.hpp:69:20)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.heap.send_time.V' (cpp/EventQueue.hpp:37:29)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.heap.send_time.V' (cpp/EventQueue.hpp:43:21)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.heap.send_time.V' (cpp/EventQueue.hpp:82:21)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.heap.send_time.V' (cpp/EventQueue.hpp:56:29)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.heap.send_time.V' (cpp/EventQueue.hpp:62:21)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 840.184 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'event_queue_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_49_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_49_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1073_2')) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1073_2')) in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 4, loop 'VITIS_LOOP_49_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.25 seconds; current allocated memory: 840.184 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 840.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_33_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_33_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('or_cond', cpp/EventQueue.hpp:33)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_33_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 840.184 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 840.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 840.184 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 840.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu9p-flga2104-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xcvu9p-flga2104-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-10] Analyzing design file 'cpp/EventQueue.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/StateBuffer.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 10.5 seconds. CPU system time: 1.4 seconds. Elapsed time: 17.12 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'EventQueue::is_full(ap_uint<1>) const' into 'EventQueue::enqueue(TimeWarpEvent const&)' (cpp/EventQueue.hpp:67:6)
INFO: [HLS 214-131] Inlining function 'EventQueue::siftUp(ap_uint<16>)' into 'EventQueue::enqueue(TimeWarpEvent const&)' (cpp/EventQueue.hpp:70:9)
INFO: [HLS 214-131] Inlining function 'EventQueue::empty() const' into 'EventQueue::dequeue()' (cpp/EventQueue.hpp:77:6)
INFO: [HLS 214-131] Inlining function 'EventQueue::siftDown(ap_uint<16>)' into 'EventQueue::dequeue()' (cpp/EventQueue.hpp:83:13)
INFO: [HLS 214-131] Inlining function 'EventQueue::enqueue(TimeWarpEvent const&)' into 'event_queue_kernel(EventQueueInput&, TimeWarpEvent&, bool&)' (cpp/EventQueue.cpp:21:33)
INFO: [HLS 214-131] Inlining function 'EventQueue::dequeue()' into 'event_queue_kernel(EventQueueInput&, TimeWarpEvent&, bool&)' (cpp/EventQueue.cpp:23:38)
INFO: [HLS 214-241] Aggregating scalar variable 'output_event' with compact=bit mode in 129-bits (cpp/EventQueue.cpp:15:0)
INFO: [HLS 214-241] Aggregating scalar variable 'input' with compact=bit mode in 130-bits (cpp/EventQueue.cpp:15:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.64 seconds. CPU system time: 0.62 seconds. Elapsed time: 8.89 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 776.184 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_33_1' in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_49_1' in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (cpp/EventQueue.hpp:55:17) in function 'event_queue_kernel'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.2 seconds; current allocated memory: 840.184 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.heap.send_time.V' (cpp/EventQueue.hpp:69:20)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.heap.send_time.V' (cpp/EventQueue.hpp:37:29)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.heap.send_time.V' (cpp/EventQueue.hpp:43:21)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.heap.send_time.V' (cpp/EventQueue.hpp:82:21)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.heap.send_time.V' (cpp/EventQueue.hpp:56:29)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.heap.send_time.V' (cpp/EventQueue.hpp:62:21)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 840.184 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'event_queue_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_49_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_49_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1073_2')) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1073_2')) in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 4, loop 'VITIS_LOOP_49_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.26 seconds; current allocated memory: 840.184 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 840.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_33_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_33_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('or_cond', cpp/EventQueue.hpp:33)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_33_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 840.184 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 840.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 840.184 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 840.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=200MHz
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_export -vivado_clock 200MHz 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-10] Analyzing design file 'cpp/EventQueue.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/StateBuffer.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 10.7 seconds. CPU system time: 1.46 seconds. Elapsed time: 16.74 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'EventQueue::is_full(ap_uint<1>) const' into 'EventQueue::enqueue(TimeWarpEvent const&)' (cpp/EventQueue.hpp:67:6)
INFO: [HLS 214-131] Inlining function 'EventQueue::siftUp(ap_uint<16>)' into 'EventQueue::enqueue(TimeWarpEvent const&)' (cpp/EventQueue.hpp:70:9)
INFO: [HLS 214-131] Inlining function 'EventQueue::empty() const' into 'EventQueue::dequeue()' (cpp/EventQueue.hpp:77:6)
INFO: [HLS 214-131] Inlining function 'EventQueue::siftDown(ap_uint<16>)' into 'EventQueue::dequeue()' (cpp/EventQueue.hpp:83:13)
INFO: [HLS 214-131] Inlining function 'EventQueue::enqueue(TimeWarpEvent const&)' into 'event_queue_kernel(EventQueueInput&, TimeWarpEvent&, bool&)' (cpp/EventQueue.cpp:21:33)
INFO: [HLS 214-131] Inlining function 'EventQueue::dequeue()' into 'event_queue_kernel(EventQueueInput&, TimeWarpEvent&, bool&)' (cpp/EventQueue.cpp:23:38)
INFO: [HLS 214-241] Aggregating scalar variable 'output_event' with compact=bit mode in 129-bits (cpp/EventQueue.cpp:15:0)
INFO: [HLS 214-241] Aggregating scalar variable 'input' with compact=bit mode in 130-bits (cpp/EventQueue.cpp:15:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.64 seconds. CPU system time: 0.65 seconds. Elapsed time: 8.58 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 776.184 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_33_1' in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_49_1' in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (cpp/EventQueue.hpp:55:17) in function 'event_queue_kernel'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.21 seconds; current allocated memory: 840.184 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.heap.send_time.V' (cpp/EventQueue.hpp:69:20)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.heap.send_time.V' (cpp/EventQueue.hpp:37:29)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.heap.send_time.V' (cpp/EventQueue.hpp:43:21)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.heap.send_time.V' (cpp/EventQueue.hpp:82:21)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.heap.send_time.V' (cpp/EventQueue.hpp:56:29)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.heap.send_time.V' (cpp/EventQueue.hpp:62:21)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 840.184 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'event_queue_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_49_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_49_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1073_2')) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1073_2')) in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 5, loop 'VITIS_LOOP_49_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.21 seconds; current allocated memory: 840.184 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 840.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_33_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_33_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('or_cond', cpp/EventQueue.hpp:33)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_33_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 840.184 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 840.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 840.184 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 840.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=200MHz
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 200MHz 
INFO: [HLS 200-1510] Running: source ./pdes_fpga_vitis/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name event_queue_kernel event_queue_kernel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 754.242 MB.
INFO: [HLS 200-10] Analyzing design file 'cpp/StateBuffer.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventQueue.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 9.8 seconds. CPU system time: 1.15 seconds. Elapsed time: 23.22 seconds; current allocated memory: 754.863 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'EventQueue::is_full(ap_uint<1>) const' into 'EventQueue::enqueue(TimeWarpEvent const&)' (cpp/EventQueue.hpp:67:6)
INFO: [HLS 214-131] Inlining function 'EventQueue::siftUp(ap_uint<16>)' into 'EventQueue::enqueue(TimeWarpEvent const&)' (cpp/EventQueue.hpp:70:9)
INFO: [HLS 214-131] Inlining function 'EventQueue::empty() const' into 'EventQueue::dequeue()' (cpp/EventQueue.hpp:77:6)
INFO: [HLS 214-131] Inlining function 'EventQueue::siftDown(ap_uint<16>)' into 'EventQueue::dequeue()' (cpp/EventQueue.hpp:83:13)
INFO: [HLS 214-131] Inlining function 'EventQueue::enqueue(TimeWarpEvent const&)' into 'event_queue_kernel(EventQueueInput&, TimeWarpEvent&, bool&)' (cpp/EventQueue.cpp:21:33)
INFO: [HLS 214-131] Inlining function 'EventQueue::dequeue()' into 'event_queue_kernel(EventQueueInput&, TimeWarpEvent&, bool&)' (cpp/EventQueue.cpp:23:38)
INFO: [HLS 214-241] Aggregating scalar variable 'output_event' with compact=bit mode in 129-bits (cpp/EventQueue.cpp:15:0)
INFO: [HLS 214-241] Aggregating scalar variable 'input' with compact=bit mode in 130-bits (cpp/EventQueue.cpp:15:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.45 seconds. CPU system time: 0.45 seconds. Elapsed time: 10.99 seconds; current allocated memory: 756.250 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 756.250 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.36 seconds; current allocated memory: 767.102 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 782.996 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_33_1' in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_49_1' in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (cpp/EventQueue.hpp:55:17) in function 'event_queue_kernel'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 817.684 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.heap.send_time.V' (cpp/EventQueue.hpp:69:20)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.heap.send_time.V' (cpp/EventQueue.hpp:37:29)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.heap.send_time.V' (cpp/EventQueue.hpp:43:21)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.heap.send_time.V' (cpp/EventQueue.hpp:82:21)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.heap.send_time.V' (cpp/EventQueue.hpp:56:29)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.heap.send_time.V' (cpp/EventQueue.hpp:62:21)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 835.730 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'event_queue_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_49_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_49_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1073_2')) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1073_2')) in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 5, loop 'VITIS_LOOP_49_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.51 seconds; current allocated memory: 836.043 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 836.043 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_33_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_33_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('or_cond', cpp/EventQueue.hpp:33)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_33_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 836.043 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 836.043 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 836.270 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=200MHz
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 200MHz 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 754.238 MB.
INFO: [HLS 200-10] Analyzing design file 'cpp/StateBuffer.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventQueue.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 9.8 seconds. CPU system time: 1.14 seconds. Elapsed time: 11.26 seconds; current allocated memory: 754.840 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'StateBuffer::commit(ap_int<32>)' into 'state_buffer_kernel(StateBufferInput&, bool&)' (cpp/StateBuffer.cpp:40:38)
INFO: [HLS 214-131] Inlining function 'StateBuffer::rollback(int, ap_int<32>)' into 'state_buffer_kernel(StateBufferInput&, bool&)' (cpp/StateBuffer.cpp:37:38)
INFO: [HLS 214-131] Inlining function 'StateBuffer::push(LPState const&)' into 'state_buffer_kernel(StateBufferInput&, bool&)' (cpp/StateBuffer.cpp:33:38)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_115_2' is marked as complete unroll implied by the pipeline pragma (cpp/StateBuffer.hpp:115:31)
INFO: [HLS 214-241] Aggregating scalar variable 'input' with compact=bit mode in 82-bits (cpp/StateBuffer.cpp:24:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.28 seconds. CPU system time: 0.41 seconds. Elapsed time: 3.97 seconds; current allocated memory: 756.211 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 756.211 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 765.660 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 777.766 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_86_1' (cpp/StateBuffer.hpp:86) in function 'state_buffer_kernel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_108_1' (cpp/StateBuffer.hpp:108) in function 'state_buffer_kernel' for pipelining.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_115_2' (cpp/StateBuffer.hpp:112) in function 'state_buffer_kernel' completely: variable loop bound.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 810.754 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_108_1' (cpp/StateBuffer.hpp:108:36) in function 'state_buffer_kernel' either the parent loop or sub loop is do-while loop.
INFO: [HLS 200-472] Inferring partial write operation for 'g_state_buffer.buffer.state.lvt.V' (cpp/StateBuffer.hpp:53:32)
INFO: [HLS 200-472] Inferring partial write operation for 'g_state_buffer.lp_heads' (cpp/StateBuffer.hpp:56:31)
INFO: [HLS 200-472] Inferring partial write operation for 'g_state_buffer.buffer.next' (cpp/StateBuffer.hpp:57:31)
INFO: [HLS 200-472] Inferring partial write operation for 'g_state_buffer.lp_sizes' (cpp/StateBuffer.hpp:59:30)
INFO: [HLS 200-472] Inferring partial write operation for 'g_state_buffer.buffer.next' (cpp/StateBuffer.hpp:89:34)
INFO: [HLS 200-472] Inferring partial write operation for 'g_state_buffer.lp_heads' (cpp/StateBuffer.hpp:97:29)
INFO: [HLS 200-472] Inferring partial write operation for 'g_state_buffer.lp_sizes' (cpp/StateBuffer.hpp:98:29)
INFO: [HLS 200-472] Inferring partial write operation for 'g_state_buffer.lp_heads' (cpp/StateBuffer.hpp:127:45)
INFO: [HLS 200-472] Inferring partial write operation for 'g_state_buffer.buffer.next' (cpp/StateBuffer.hpp:129:47)
INFO: [HLS 200-472] Inferring partial write operation for 'g_state_buffer.buffer.next' (cpp/StateBuffer.hpp:132:46)
INFO: [HLS 200-472] Inferring partial write operation for 'g_state_buffer.lp_sizes' (cpp/StateBuffer.hpp:144:29)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 821.867 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'state_buffer_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'state_buffer_kernel_Pipeline_VITIS_LOOP_86_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_86_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1081')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_86_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.11 seconds; current allocated memory: 821.867 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 821.867 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'state_buffer_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_108_1': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 821.867 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 821.867 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'state_buffer_kernel_Pipeline_VITIS_LOOP_86_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'state_buffer_kernel_Pipeline_VITIS_LOOP_86_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 821.867 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'state_buffer_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=200MHz
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 200MHz 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 754.238 MB.
INFO: [HLS 200-10] Analyzing design file 'cpp/StateBuffer.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventQueue.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 9.52 seconds. CPU system time: 1.12 seconds. Elapsed time: 10.95 seconds; current allocated memory: 754.859 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'StateBuffer::commit(ap_int<32>)' into 'state_buffer_kernel(StateBufferInput&, bool&)' (cpp/StateBuffer.cpp:40:38)
INFO: [HLS 214-131] Inlining function 'StateBuffer::rollback(int, ap_int<32>)' into 'state_buffer_kernel(StateBufferInput&, bool&)' (cpp/StateBuffer.cpp:37:38)
INFO: [HLS 214-131] Inlining function 'StateBuffer::push(LPState const&)' into 'state_buffer_kernel(StateBufferInput&, bool&)' (cpp/StateBuffer.cpp:33:38)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_115_2' is marked as complete unroll implied by the pipeline pragma (cpp/StateBuffer.hpp:115:31)
INFO: [HLS 214-241] Aggregating scalar variable 'input' with compact=bit mode in 82-bits (cpp/StateBuffer.cpp:24:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.22 seconds. CPU system time: 0.38 seconds. Elapsed time: 3.88 seconds; current allocated memory: 756.211 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 756.211 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 764.945 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 776.684 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_86_1' (cpp/StateBuffer.hpp:86) in function 'state_buffer_kernel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_108_1' (cpp/StateBuffer.hpp:108) in function 'state_buffer_kernel' for pipelining.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_115_2' (cpp/StateBuffer.hpp:112) in function 'state_buffer_kernel' completely: variable loop bound.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 809.578 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_108_1' (cpp/StateBuffer.hpp:108:36) in function 'state_buffer_kernel' either the parent loop or sub loop is do-while loop.
INFO: [HLS 200-472] Inferring partial write operation for 'g_state_buffer.buffer.state.lvt.V' (cpp/StateBuffer.hpp:53:32)
INFO: [HLS 200-472] Inferring partial write operation for 'g_state_buffer.lp_heads' (cpp/StateBuffer.hpp:56:31)
INFO: [HLS 200-472] Inferring partial write operation for 'g_state_buffer.buffer.next' (cpp/StateBuffer.hpp:57:31)
INFO: [HLS 200-472] Inferring partial write operation for 'g_state_buffer.lp_sizes' (cpp/StateBuffer.hpp:59:30)
INFO: [HLS 200-472] Inferring partial write operation for 'g_state_buffer.buffer.next' (cpp/StateBuffer.hpp:89:34)
INFO: [HLS 200-472] Inferring partial write operation for 'g_state_buffer.lp_heads' (cpp/StateBuffer.hpp:97:29)
INFO: [HLS 200-472] Inferring partial write operation for 'g_state_buffer.lp_sizes' (cpp/StateBuffer.hpp:98:29)
INFO: [HLS 200-472] Inferring partial write operation for 'g_state_buffer.lp_heads' (cpp/StateBuffer.hpp:127:45)
INFO: [HLS 200-472] Inferring partial write operation for 'g_state_buffer.buffer.next' (cpp/StateBuffer.hpp:129:47)
INFO: [HLS 200-472] Inferring partial write operation for 'g_state_buffer.buffer.next' (cpp/StateBuffer.hpp:132:46)
INFO: [HLS 200-472] Inferring partial write operation for 'g_state_buffer.lp_sizes' (cpp/StateBuffer.hpp:144:29)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 819.121 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'state_buffer_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'state_buffer_kernel_Pipeline_VITIS_LOOP_86_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_86_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1081')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_86_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.1 seconds; current allocated memory: 819.121 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 819.121 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'state_buffer_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_108_1': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 819.121 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 819.121 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'state_buffer_kernel_Pipeline_VITIS_LOOP_86_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'state_buffer_kernel_Pipeline_VITIS_LOOP_86_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 819.121 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'state_buffer_kernel' 
INFO: [HLS 200-10]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=200MHz
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 200MHz 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 754.238 MB.
INFO: [HLS 200-10] Analyzing design file 'cpp/StateBuffer.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventQueue.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 9.53 seconds. CPU system time: 1.12 seconds. Elapsed time: 11.24 seconds; current allocated memory: 754.859 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'StateBuffer::commit(ap_int<32>)' into 'state_buffer_kernel(StateBufferInput&, bool&)' (cpp/StateBuffer.cpp:40:38)
INFO: [HLS 214-131] Inlining function 'StateBuffer::rollback(int, ap_int<32>)' into 'state_buffer_kernel(StateBufferInput&, bool&)' (cpp/StateBuffer.cpp:37:38)
INFO: [HLS 214-131] Inlining function 'StateBuffer::push(LPState const&)' into 'state_buffer_kernel(StateBufferInput&, bool&)' (cpp/StateBuffer.cpp:33:38)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_115_2' is marked as complete unroll implied by the pipeline pragma (cpp/StateBuffer.hpp:115:31)
INFO: [HLS 214-241] Aggregating scalar variable 'input' with compact=bit mode in 82-bits (cpp/StateBuffer.cpp:24:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.2 seconds. CPU system time: 0.44 seconds. Elapsed time: 3.92 seconds; current allocated memory: 756.211 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 756.211 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 765.625 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 778.074 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_86_1' (cpp/StateBuffer.hpp:86) in function 'state_buffer_kernel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_108_1' (cpp/StateBuffer.hpp:108) in function 'state_buffer_kernel' for pipelining.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_115_2' (cpp/StateBuffer.hpp:112) in function 'state_buffer_kernel' completely: variable loop bound.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 810.789 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_108_1' (cpp/StateBuffer.hpp:108:36) in function 'state_buffer_kernel' either the parent loop or sub loop is do-while loop.
INFO: [HLS 200-472] Inferring partial write operation for 'g_state_buffer.buffer.state.lvt.V' (cpp/StateBuffer.hpp:53:32)
INFO: [HLS 200-472] Inferring partial write operation for 'g_state_buffer.lp_heads.V' (cpp/StateBuffer.hpp:56:31)
INFO: [HLS 200-472] Inferring partial write operation for 'g_state_buffer.buffer.next.V' (cpp/StateBuffer.hpp:57:31)
INFO: [HLS 200-472] Inferring partial write operation for 'g_state_buffer.lp_sizes.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'g_state_buffer.buffer.next.V' (cpp/StateBuffer.hpp:89:34)
INFO: [HLS 200-472] Inferring partial write operation for 'g_state_buffer.lp_heads.V' (cpp/StateBuffer.hpp:97:29)
INFO: [HLS 200-472] Inferring partial write operation for 'g_state_buffer.lp_sizes.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'g_state_buffer.lp_heads.V' (cpp/StateBuffer.hpp:127:45)
INFO: [HLS 200-472] Inferring partial write operation for 'g_state_buffer.buffer.next.V' (cpp/StateBuffer.hpp:129:47)
INFO: [HLS 200-472] Inferring partial write operation for 'g_state_buffer.buffer.next.V' (cpp/StateBuffer.hpp:132:46)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 821.578 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'state_buffer_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'state_buffer_kernel_Pipeline_VITIS_LOOP_86_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_86_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1081')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_86_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.11 seconds; current allocated memory: 821.578 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 821.578 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'state_buffer_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_108_1': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 821.578 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 821.578 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'state_buffer_kernel_Pipeline_VITIS_LOOP_86_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'state_buffer_kernel_Pipeline_VITIS_LOOP_86_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 821.578 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'state_buffer_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'state_buffer_kernel/input_r' to 'ap_vld'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=200MHz
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 200MHz 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 754.238 MB.
INFO: [HLS 200-10] Analyzing design file 'cpp/StateBuffer.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventQueue.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 9.64 seconds. CPU system time: 1.18 seconds. Elapsed time: 11.14 seconds; current allocated memory: 754.844 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'StateBuffer::commit(ap_int<32>)' into 'state_buffer_kernel(StateBufferInput&, bool&)' (cpp/StateBuffer.cpp:44:34)
INFO: [HLS 214-131] Inlining function 'StateBuffer::push(LPState const&)' into 'state_buffer_kernel(StateBufferInput&, bool&)' (cpp/StateBuffer.cpp:36:34)
INFO: [HLS 214-131] Inlining function 'StateBuffer::rollback(int, ap_int<32>)' into 'state_buffer_kernel(StateBufferInput&, bool&)' (cpp/StateBuffer.cpp:40:34)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_130_2' is marked as complete unroll implied by the pipeline pragma (cpp/StateBuffer.hpp:130:31)
INFO: [HLS 214-241] Aggregating scalar variable 'input' with compact=bit mode in 82-bits (cpp/StateBuffer.cpp:26:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.25 seconds. CPU system time: 0.47 seconds. Elapsed time: 3.99 seconds; current allocated memory: 756.211 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 756.211 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 765.625 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 778.074 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_95_1' (cpp/StateBuffer.hpp:95) in function 'state_buffer_kernel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_122_1' (cpp/StateBuffer.hpp:122) in function 'state_buffer_kernel' for pipelining.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_130_2' (cpp/StateBuffer.hpp:127) in function 'state_buffer_kernel' completely: variable loop bound.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 810.797 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_122_1' (cpp/StateBuffer.hpp:122:36) in function 'state_buffer_kernel' either the parent loop or sub loop is do-while loop.
INFO: [HLS 200-472] Inferring partial write operation for 'g_state_buffer.buffer.state.lvt.V' (cpp/StateBuffer.hpp:60:32)
INFO: [HLS 200-472] Inferring partial write operation for 'g_state_buffer.lp_heads.V' (cpp/StateBuffer.hpp:63:31)
INFO: [HLS 200-472] Inferring partial write operation for 'g_state_buffer.buffer.next.V' (cpp/StateBuffer.hpp:64:31)
INFO: [HLS 200-472] Inferring partial write operation for 'g_state_buffer.lp_sizes.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'g_state_buffer.buffer.next.V' (cpp/StateBuffer.hpp:99:34)
INFO: [HLS 200-472] Inferring partial write operation for 'g_state_buffer.lp_heads.V' (cpp/StateBuffer.hpp:108:29)
INFO: [HLS 200-472] Inferring partial write operation for 'g_state_buffer.lp_sizes.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'g_state_buffer.lp_heads.V' (cpp/StateBuffer.hpp:148:45)
INFO: [HLS 200-472] Inferring partial write operation for 'g_state_buffer.buffer.next.V' (cpp/StateBuffer.hpp:152:47)
INFO: [HLS 200-472] Inferring partial write operation for 'g_state_buffer.buffer.next.V' (cpp/StateBuffer.hpp:155:46)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 821.566 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'state_buffer_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'state_buffer_kernel_Pipeline_VITIS_LOOP_95_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_95_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1081')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_95_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.1 seconds; current allocated memory: 821.566 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 821.566 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'state_buffer_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_122_1': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 821.566 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 821.566 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'state_buffer_kernel_Pipeline_VITIS_LOOP_95_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'state_buffer_kernel_Pipeline_VITIS_LOOP_95_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 821.566 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'state_buffer_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'state_buffer_kernel/input_r' to 'ap_vld'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=200MHz
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 200MHz 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 754.238 MB.
INFO: [HLS 200-10] Analyzing design file 'cpp/StateBuffer.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventQueue.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 9.68 seconds. CPU system time: 1.09 seconds. Elapsed time: 11.11 seconds; current allocated memory: 754.844 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'StateBuffer::commit(ap_int<32>)' into 'state_buffer_kernel(StateBufferInput&, bool&)' (cpp/StateBuffer.cpp:44:34)
INFO: [HLS 214-131] Inlining function 'StateBuffer::push(LPState const&)' into 'state_buffer_kernel(StateBufferInput&, bool&)' (cpp/StateBuffer.cpp:36:34)
INFO: [HLS 214-131] Inlining function 'StateBuffer::rollback(int, ap_int<32>)' into 'state_buffer_kernel(StateBufferInput&, bool&)' (cpp/StateBuffer.cpp:40:34)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_132_2' is marked as complete unroll implied by the pipeline pragma (cpp/StateBuffer.hpp:132:31)
INFO: [HLS 214-241] Aggregating scalar variable 'input' with compact=bit mode in 82-bits (cpp/StateBuffer.cpp:26:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.28 seconds. CPU system time: 0.47 seconds. Elapsed time: 4.02 seconds; current allocated memory: 756.211 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 756.211 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 765.629 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 778.078 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_97_1' (cpp/StateBuffer.hpp:97) in function 'state_buffer_kernel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_124_1' (cpp/StateBuffer.hpp:124) in function 'state_buffer_kernel' for pipelining.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_132_2' (cpp/StateBuffer.hpp:129) in function 'state_buffer_kernel' completely: variable loop bound.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 810.922 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_124_1' (cpp/StateBuffer.hpp:124:36) in function 'state_buffer_kernel' either the parent loop or sub loop is do-while loop.
INFO: [HLS 200-472] Inferring partial write operation for 'g_state_buffer.buffer.state.lvt.V' (cpp/StateBuffer.hpp:62:32)
INFO: [HLS 200-472] Inferring partial write operation for 'g_state_buffer.lp_heads.V' (cpp/StateBuffer.hpp:65:31)
INFO: [HLS 200-472] Inferring partial write operation for 'g_state_buffer.buffer.next.V' (cpp/StateBuffer.hpp:66:31)
INFO: [HLS 200-472] Inferring partial write operation for 'g_state_buffer.lp_sizes.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'g_state_buffer.buffer.next.V' (cpp/StateBuffer.hpp:101:34)
INFO: [HLS 200-472] Inferring partial write operation for 'g_state_buffer.lp_heads.V' (cpp/StateBuffer.hpp:110:29)
INFO: [HLS 200-472] Inferring partial write operation for 'g_state_buffer.lp_sizes.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'g_state_buffer.lp_heads.V' (cpp/StateBuffer.hpp:150:45)
INFO: [HLS 200-472] Inferring partial write operation for 'g_state_buffer.buffer.next.V' (cpp/StateBuffer.hpp:154:47)
INFO: [HLS 200-472] Inferring partial write operation for 'g_state_buffer.buffer.next.V' (cpp/StateBuffer.hpp:157:46)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 821.574 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'state_buffer_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'state_buffer_kernel_Pipeline_VITIS_LOOP_97_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_97_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1081')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_97_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 821.574 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 821.574 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'state_buffer_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_124_1': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 821.574 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 821.574 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'state_buffer_kernel_Pipeline_VITIS_LOOP_97_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'state_buffer_kernel_Pipeline_VITIS_LOOP_97_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 821.574 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'state_buffer_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'state_buffer_kernel/input_r' to 'ap_vld'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=200MHz
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 200MHz 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 754.238 MB.
INFO: [HLS 200-10] Analyzing design file 'cpp/StateBuffer.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventQueue.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 9.83 seconds. CPU system time: 1.06 seconds. Elapsed time: 11.23 seconds; current allocated memory: 755.031 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'StateBuffer::commit(ap_int<32>)' into 'state_buffer_kernel(StateBufferInput&, bool&)' (cpp/StateBuffer.cpp:44:34)
INFO: [HLS 214-131] Inlining function 'StateBuffer::push(LPState const&)' into 'state_buffer_kernel(StateBufferInput&, bool&)' (cpp/StateBuffer.cpp:36:34)
INFO: [HLS 214-131] Inlining function 'StateBuffer::rollback(int, ap_int<32>)' into 'state_buffer_kernel(StateBufferInput&, bool&)' (cpp/StateBuffer.cpp:40:34)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_128_2' is marked as complete unroll implied by the pipeline pragma (cpp/StateBuffer.hpp:128:31)
INFO: [HLS 214-241] Aggregating scalar variable 'input' with compact=bit mode in 82-bits (cpp/StateBuffer.cpp:26:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.33 seconds. CPU system time: 0.42 seconds. Elapsed time: 4.01 seconds; current allocated memory: 756.215 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 756.215 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 765.672 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 777.707 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_93_1' (cpp/StateBuffer.hpp:93) in function 'state_buffer_kernel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_120_1' (cpp/StateBuffer.hpp:120) in function 'state_buffer_kernel' for pipelining.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_128_2' (cpp/StateBuffer.hpp:125) in function 'state_buffer_kernel' completely: variable loop bound.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 811.035 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_120_1' (cpp/StateBuffer.hpp:120:36) in function 'state_buffer_kernel' either the parent loop or sub loop is do-while loop.
INFO: [HLS 200-472] Inferring partial write operation for 'g_state_buffer.buffer.state.lvt.V' (cpp/StateBuffer.hpp:58:32)
INFO: [HLS 200-472] Inferring partial write operation for 'g_state_buffer.lp_heads.V' (cpp/StateBuffer.hpp:61:31)
INFO: [HLS 200-472] Inferring partial write operation for 'g_state_buffer.buffer.next.V' (cpp/StateBuffer.hpp:62:31)
INFO: [HLS 200-472] Inferring partial write operation for 'g_state_buffer.lp_sizes.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'g_state_buffer.buffer.next.V' (cpp/StateBuffer.hpp:97:34)
INFO: [HLS 200-472] Inferring partial write operation for 'g_state_buffer.lp_heads.V' (cpp/StateBuffer.hpp:106:29)
INFO: [HLS 200-472] Inferring partial write operation for 'g_state_buffer.lp_sizes.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'g_state_buffer.lp_heads.V' (cpp/StateBuffer.hpp:146:45)
INFO: [HLS 200-472] Inferring partial write operation for 'g_state_buffer.buffer.next.V' (cpp/StateBuffer.hpp:150:47)
INFO: [HLS 200-472] Inferring partial write operation for 'g_state_buffer.buffer.next.V' (cpp/StateBuffer.hpp:153:46)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 821.824 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'state_buffer_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'state_buffer_kernel_Pipeline_VITIS_LOOP_93_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_93_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1081')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_93_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.11 seconds; current allocated memory: 821.824 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 821.824 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'state_buffer_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_120_1': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 821.824 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 821.824 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'state_buffer_kernel_Pipeline_VITIS_LOOP_93_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'state_buffer_kernel_Pipeline_VITIS_LOOP_93_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 821.824 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'state_buffer_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'state_buffer_kernel/input_r' to 'ap_vld'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=200MHz
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 200MHz 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 754.238 MB.
INFO: [HLS 200-10] Analyzing design file 'cpp/StateBuffer.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventQueue.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 9.77 seconds. CPU system time: 1.08 seconds. Elapsed time: 11.17 seconds; current allocated memory: 755.031 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'StateBuffer::commit(ap_int<32>)' into 'state_buffer_kernel(StateBufferInput&, bool&)' (cpp/StateBuffer.cpp:44:34)
INFO: [HLS 214-131] Inlining function 'StateBuffer::push(LPState const&)' into 'state_buffer_kernel(StateBufferInput&, bool&)' (cpp/StateBuffer.cpp:36:34)
INFO: [HLS 214-131] Inlining function 'StateBuffer::rollback(int, ap_int<32>)' into 'state_buffer_kernel(StateBufferInput&, bool&)' (cpp/StateBuffer.cpp:40:34)
INFO: [HLS 214-241] Aggregating scalar variable 'input' with compact=bit mode in 82-bits (cpp/StateBuffer.cpp:26:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.22 seconds. CPU system time: 0.43 seconds. Elapsed time: 3.91 seconds; current allocated memory: 756.199 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 756.199 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 765.629 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 777.695 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_93_1' (cpp/StateBuffer.hpp:93) in function 'state_buffer_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_127_2' (cpp/StateBuffer.hpp:129) in function 'state_buffer_kernel' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 810.816 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_120_1' (cpp/StateBuffer.hpp:120:36) in function 'state_buffer_kernel' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-472] Inferring partial write operation for 'g_state_buffer.buffer.state.lvt.V' (cpp/StateBuffer.hpp:58:32)
INFO: [HLS 200-472] Inferring partial write operation for 'g_state_buffer.lp_heads.V' (cpp/StateBuffer.hpp:61:31)
INFO: [HLS 200-472] Inferring partial write operation for 'g_state_buffer.buffer.next.V' (cpp/StateBuffer.hpp:62:31)
INFO: [HLS 200-472] Inferring partial write operation for 'g_state_buffer.lp_sizes.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'g_state_buffer.buffer.next.V' (cpp/StateBuffer.hpp:97:34)
INFO: [HLS 200-472] Inferring partial write operation for 'g_state_buffer.lp_heads.V' (cpp/StateBuffer.hpp:106:29)
INFO: [HLS 200-472] Inferring partial write operation for 'g_state_buffer.lp_sizes.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'g_state_buffer.lp_heads.V' (cpp/StateBuffer.hpp:145:45)
INFO: [HLS 200-472] Inferring partial write operation for 'g_state_buffer.buffer.next.V' (cpp/StateBuffer.hpp:149:47)
INFO: [HLS 200-472] Inferring partial write operation for 'g_state_buffer.buffer.next.V' (cpp/StateBuffer.hpp:152:46)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 829.766 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'state_buffer_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'state_buffer_kernel_Pipeline_VITIS_LOOP_127_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_127_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-880] The II Violation in module 'state_buffer_kernel_Pipeline_VITIS_LOOP_127_2' (loop 'VITIS_LOOP_127_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('g_state_buffer_buffer_next_V_addr_write_ln152', cpp/StateBuffer.hpp:152) of variable 'g_state_buffer_free_list_head_V_load', cpp/StateBuffer.hpp:152 on array 'g_state_buffer_buffer_next_V' and 'load' operation ('next') on array 'g_state_buffer_buffer_next_V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 3, loop 'VITIS_LOOP_127_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.12 seconds; current allocated memory: 829.766 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 829.766 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'state_buffer_kernel_Pipeline_VITIS_LOOP_93_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_93_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1081')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_93_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 829.766 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 829.766 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'state_buffer_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 829.766 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=200MHz
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 200MHz 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 754.238 MB.
INFO: [HLS 200-10] Analyzing design file 'cpp/StateBuffer.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventQueue.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 9.82 seconds. CPU system time: 1.2 seconds. Elapsed time: 11.31 seconds; current allocated memory: 755.031 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'StateBuffer::commit(ap_int<32>)' into 'state_buffer_kernel(StateBufferInput&, bool&)' (cpp/StateBuffer.cpp:44:34)
INFO: [HLS 214-131] Inlining function 'StateBuffer::push(LPState const&)' into 'state_buffer_kernel(StateBufferInput&, bool&)' (cpp/StateBuffer.cpp:36:34)
INFO: [HLS 214-131] Inlining function 'StateBuffer::rollback(int, ap_int<32>)' into 'state_buffer_kernel(StateBufferInput&, bool&)' (cpp/StateBuffer.cpp:40:34)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_128_2' is marked as complete unroll implied by the pipeline pragma (cpp/StateBuffer.hpp:128:20)
INFO: [HLS 214-241] Aggregating scalar variable 'input' with compact=bit mode in 82-bits (cpp/StateBuffer.cpp:26:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.28 seconds. CPU system time: 0.47 seconds. Elapsed time: 4.02 seconds; current allocated memory: 756.215 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 756.215 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 765.672 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 777.711 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_93_1' (cpp/StateBuffer.hpp:93) in function 'state_buffer_kernel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_120_1' (cpp/StateBuffer.hpp:120) in function 'state_buffer_kernel' for pipelining.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_128_2' (cpp/StateBuffer.hpp:124) in function 'state_buffer_kernel' completely: variable loop bound.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 810.914 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_120_1' (cpp/StateBuffer.hpp:120:36) in function 'state_buffer_kernel' either the parent loop or sub loop is do-while loop.
INFO: [HLS 200-472] Inferring partial write operation for 'g_state_buffer.buffer.state.lvt.V' (cpp/StateBuffer.hpp:58:32)
INFO: [HLS 200-472] Inferring partial write operation for 'g_state_buffer.lp_heads.V' (cpp/StateBuffer.hpp:61:31)
INFO: [HLS 200-472] Inferring partial write operation for 'g_state_buffer.buffer.next.V' (cpp/StateBuffer.hpp:62:31)
INFO: [HLS 200-472] Inferring partial write operation for 'g_state_buffer.lp_sizes.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'g_state_buffer.buffer.next.V' (cpp/StateBuffer.hpp:97:34)
INFO: [HLS 200-472] Inferring partial write operation for 'g_state_buffer.lp_heads.V' (cpp/StateBuffer.hpp:106:29)
INFO: [HLS 200-472] Inferring partial write operation for 'g_state_buffer.lp_sizes.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'g_state_buffer.lp_heads.V' (cpp/StateBuffer.hpp:146:45)
INFO: [HLS 200-472] Inferring partial write operation for 'g_state_buffer.buffer.next.V' (cpp/StateBuffer.hpp:150:47)
INFO: [HLS 200-472] Inferring partial write operation for 'g_state_buffer.buffer.next.V' (cpp/StateBuffer.hpp:153:46)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 821.824 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'state_buffer_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'state_buffer_kernel_Pipeline_VITIS_LOOP_93_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_93_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1081')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_93_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.12 seconds; current allocated memory: 821.824 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 821.824 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'state_buffer_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_120_1': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 821.824 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 821.824 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'state_buffer_kernel_Pipeline_VITIS_LOOP_93_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'state_buffer_kernel_Pipeline_VITIS_LOOP_93_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 821.824 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'state_buffer_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'state_buffer_kernel/input_r' to 'ap_vld'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=200MHz
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 200MHz 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 754.242 MB.
INFO: [HLS 200-10] Analyzing design file 'cpp/StateBuffer.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventQueue.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 9.66 seconds. CPU system time: 1.18 seconds. Elapsed time: 11.15 seconds; current allocated memory: 754.863 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'StateBuffer::get_gvt() const' into 'state_buffer_kernel(StateBufferInput&, bool&)' (cpp/StateBuffer.cpp:64:57)
INFO: [HLS 214-131] Inlining function 'StateBuffer::commit(ap_int<32>)' into 'state_buffer_kernel(StateBufferInput&, bool&)' (cpp/StateBuffer.cpp:62:36)
INFO: [HLS 214-131] Inlining function 'StateBuffer::push(LPState)' into 'state_buffer_kernel(StateBufferInput&, bool&)' (cpp/StateBuffer.cpp:41:36)
INFO: [HLS 214-131] Inlining function 'StateBuffer::peek(ap_int<16>) const' into 'state_buffer_kernel(StateBufferInput&, bool&)' (cpp/StateBuffer.cpp:45:51)
INFO: [HLS 214-131] Inlining function 'StateBuffer::pop(ap_int<16>, LPState&)' into 'state_buffer_kernel(StateBufferInput&, bool&)' (cpp/StateBuffer.cpp:54:36)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_140_2' is marked as complete unroll implied by the pipeline pragma (cpp/StateBuffer.hpp:140:20)
INFO: [HLS 214-241] Aggregating scalar variable 'input' with compact=bit mode in 82-bits (cpp/StateBuffer.cpp:26:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.28 seconds. CPU system time: 0.45 seconds. Elapsed time: 4.06 seconds; current allocated memory: 756.230 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 756.230 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 765.895 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 778.449 MB.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_132_1' (cpp/StateBuffer.hpp:132) in function 'state_buffer_kernel' for pipelining.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_140_2' (cpp/StateBuffer.hpp:134) in function 'state_buffer_kernel' completely: variable loop bound.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 813.566 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_132_1' (cpp/StateBuffer.hpp:132:44) in function 'state_buffer_kernel' either the parent loop or sub loop is do-while loop.
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.state.lp_id.V' (cpp/StateBuffer.hpp:60:32)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_heads.V' (cpp/StateBuffer.hpp:64:31)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.next.V' (cpp/StateBuffer.hpp:65:31)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_sizes.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_heads.V' (cpp/StateBuffer.hpp:86:25)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.next.V' (cpp/StateBuffer.hpp:88:27)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_sizes.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_heads.V' (cpp/StateBuffer.hpp:158:45)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.next.V' (cpp/StateBuffer.hpp:162:47)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.next.V' (cpp/StateBuffer.hpp:165:46)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_sizes.V' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 815.102 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'state_buffer_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'state_buffer_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_132_1': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.16 seconds; current allocated memory: 815.102 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 815.102 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'state_buffer_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'state_buffer_kernel/input_r' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'state_buffer_kernel/success' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'state_buffer_kernel' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'state_buffer_free_list_head_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'state_buffer_kernel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 815.102 MB.
INFO: [RTMG 210-278] Implementing memory 'state_buffer_kernel_state_buffer_buffer_next_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with reset.
INFO: [RTMG 210-279] Implementing memory 'state_buffer_kernel_state_buffer_buffer_next_V_RAM_AUTO_1R1W_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'state_buffer_kernel_state_buffer_buffer_state_lp_id_V_RAM_AUTO_0R0W_ram (RAM)' using auto RAMs with reset.
INFO: [RTMG 210-278] Implementing memory 'state_buffer_kernel_state_buffer_buffer_state_lvt_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with reset.
INFO: [RTMG 210-278] Implementing memory 'state_buffer_kernel_state_buffer_buffer_state_rng_state_V_RAM_AUTO_0R0W_ram (RAM)' using auto RAMs with reset.
INFO: [RTMG 210-278] Implementing memory 'state_buffer_kernel_state_buffer_lp_heads_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with reset.
INFO: [RTMG 210-278] Implementing memory 'state_buffer_kernel_state_buffer_lp_sizes_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with reset.
INFO==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=200MHz
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 200MHz 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 754.297 MB.
INFO: [HLS 200-10] Analyzing design file 'cpp/LinkedList.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventQueue.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 9.37 seconds. CPU system time: 1.13 seconds. Elapsed time: 10.85 seconds; current allocated memory: 754.746 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'MultiLinkedList::push(LPState const&)' into 'multi_linked_list_kernel(ap_uint<2>, LPState, LPState&, bool&)' (cpp/LinkedList.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'MultiLinkedList::pop(ap_int<16>, LPState&)' into 'multi_linked_list_kernel(ap_uint<2>, LPState, LPState&, bool&)' (cpp/LinkedList.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'MultiLinkedList::commit(ap_int<32>)' into 'multi_linked_list_kernel(ap_uint<2>, LPState, LPState&, bool&)' (cpp/LinkedList.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'MultiLinkedList::get_gvt() const' into 'multi_linked_list_kernel(ap_uint<2>, LPState, LPState&, bool&)' (cpp/LinkedList.cpp:6:0)
INFO: [HLS 214-241] Aggregating scalar variable 'result' with compact=bit mode in 80-bits (cpp/LinkedList.cpp:6:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.28 seconds. CPU system time: 0.4 seconds. Elapsed time: 4.03 seconds; current allocated memory: 755.801 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 755.801 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 765.613 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 778.070 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_2' in function 'multi_linked_list_kernel' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 810.996 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_85_1' (cpp/LinkedList.hpp:85:43) in function 'multi_linked_list_kernel' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-472] Inferring partial write operation for 'list.nodes.state.lp_id.V' (cpp/LinkedList.hpp:57:31)
INFO: [HLS 200-472] Inferring partial write operation for 'list.nodes.next.V' (cpp/LinkedList.hpp:58:30)
INFO: [HLS 200-472] Inferring partial write operation for 'list.lp_heads.V' (cpp/LinkedList.hpp:59:31)
INFO: [HLS 200-472] Inferring partial write operation for 'list.lp_sizes.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'list.lp_heads.V' (cpp/LinkedList.hpp:71:25)
INFO: [HLS 200-472] Inferring partial write operation for 'list.nodes.next.V' (cpp/LinkedList.hpp:73:28)
INFO: [HLS 200-472] Inferring partial write operation for 'list.lp_sizes.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'list.lp_heads.V' (cpp/LinkedList.hpp:100:45)
INFO: [HLS 200-472] Inferring partial write operation for 'list.nodes.next.V' (cpp/LinkedList.hpp:102:46)
INFO: [HLS 200-472] Inferring partial write operation for 'list.nodes.next.V' (cpp/LinkedList.hpp:105:45)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 822.703 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'multi_linked_list_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multi_linked_list_kernel_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-880] The II Violation in module 'multi_linked_list_kernel_Pipeline_VITIS_LOOP_90_2' (loop 'VITIS_LOOP_90_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('list_nodes_next_V_addr_write_ln105', cpp/LinkedList.hpp:105) of variable 'list_free_head_V_load', cpp/LinkedList.hpp:105 on array 'list_nodes_next_V' and 'load' operation ('current.V', cpp/LinkedList.hpp:110) on array 'list_nodes_next_V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 3, loop 'VITIS_LOOP_90_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.12 seconds; current allocated memory: 822.703 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 822.703 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multi_linked_list_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 822.703 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 822.703 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multi_linked_list_kernel_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'multi_linked_list_kernel_Pipeline_VITIS_LOOP_90_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 822.703 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multi_linked_list_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=200MHz
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 200MHz 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 754.297 MB.
INFO: [HLS 200-10] Analyzing design file 'cpp/LinkedList.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventQueue.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 9.59 seconds. CPU system time: 1.11 seconds. Elapsed time: 11.01 seconds; current allocated memory: 754.746 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'MultiLinkedList::push(LPState const&)' into 'multi_linked_list_kernel(ap_uint<2>, LPState, LPState&, bool&)' (cpp/LinkedList.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'MultiLinkedList::pop(ap_int<16>, LPState&)' into 'multi_linked_list_kernel(ap_uint<2>, LPState, LPState&, bool&)' (cpp/LinkedList.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'MultiLinkedList::commit(ap_int<32>)' into 'multi_linked_list_kernel(ap_uint<2>, LPState, LPState&, bool&)' (cpp/LinkedList.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'MultiLinkedList::get_gvt() const' into 'multi_linked_list_kernel(ap_uint<2>, LPState, LPState&, bool&)' (cpp/LinkedList.cpp:6:0)
INFO: [HLS 214-241] Aggregating scalar variable 'result' with compact=bit mode in 80-bits (cpp/LinkedList.cpp:6:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.3 seconds. CPU system time: 0.39 seconds. Elapsed time: 3.97 seconds; current allocated memory: 755.801 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 755.801 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 765.609 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 778.062 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_2' in function 'multi_linked_list_kernel' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 810.875 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_85_1' (cpp/LinkedList.hpp:85:43) in function 'multi_linked_list_kernel' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-472] Inferring partial write operation for 'list.nodes.state.lp_id.V' (cpp/LinkedList.hpp:57:31)
INFO: [HLS 200-472] Inferring partial write operation for 'list.nodes.next.V' (cpp/LinkedList.hpp:58:30)
INFO: [HLS 200-472] Inferring partial write operation for 'list.lp_heads.V' (cpp/LinkedList.hpp:59:31)
INFO: [HLS 200-472] Inferring partial write operation for 'list.lp_sizes.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'list.lp_heads.V' (cpp/LinkedList.hpp:71:25)
INFO: [HLS 200-472] Inferring partial write operation for 'list.nodes.next.V' (cpp/LinkedList.hpp:73:28)
INFO: [HLS 200-472] Inferring partial write operation for 'list.lp_sizes.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'list.lp_heads.V' (cpp/LinkedList.hpp:100:45)
INFO: [HLS 200-472] Inferring partial write operation for 'list.nodes.next.V' (cpp/LinkedList.hpp:102:46)
INFO: [HLS 200-472] Inferring partial write operation for 'list.nodes.next.V' (cpp/LinkedList.hpp:105:45)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 822.680 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'multi_linked_list_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multi_linked_list_kernel_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-880] The II Violation in module 'multi_linked_list_kernel_Pipeline_VITIS_LOOP_90_2' (loop 'VITIS_LOOP_90_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('list_nodes_next_V_addr_write_ln105', cpp/LinkedList.hpp:105) of variable 'list_free_head_V_load', cpp/LinkedList.hpp:105 on array 'list_nodes_next_V' and 'load' operation ('current.V', cpp/LinkedList.hpp:110) on array 'list_nodes_next_V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 3, loop 'VITIS_LOOP_90_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.13 seconds; current allocated memory: 822.680 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 822.680 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multi_linked_list_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 822.680 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 822.680 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multi_linked_list_kernel_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'multi_linked_list_kernel_Pipeline_VITIS_LOOP_90_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 822.680 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multi_linked_list_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=200MHz
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 200MHz 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 754.297 MB.
INFO: [HLS 200-10] Analyzing design file 'cpp/LinkedList.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventQueue.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 9.45 seconds. CPU system time: 1.13 seconds. Elapsed time: 10.92 seconds; current allocated memory: 754.746 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'MultiLinkedList::push(LPState const&)' into 'multi_linked_list_kernel(ap_uint<2>, LPState, LPState&, bool&)' (cpp/LinkedList.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'MultiLinkedList::pop(ap_int<16>, LPState&)' into 'multi_linked_list_kernel(ap_uint<2>, LPState, LPState&, bool&)' (cpp/LinkedList.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'MultiLinkedList::commit(ap_int<32>)' into 'multi_linked_list_kernel(ap_uint<2>, LPState, LPState&, bool&)' (cpp/LinkedList.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'MultiLinkedList::get_gvt() const' into 'multi_linked_list_kernel(ap_uint<2>, LPState, LPState&, bool&)' (cpp/LinkedList.cpp:6:0)
INFO: [HLS 214-241] Aggregating scalar variable 'result' with compact=bit mode in 80-bits (cpp/LinkedList.cpp:6:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.27 seconds. CPU system time: 0.44 seconds. Elapsed time: 3.99 seconds; current allocated memory: 755.801 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 755.801 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 765.602 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 778.062 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_103_2' in function 'multi_linked_list_kernel' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 811.078 MB.
WARNING: [HLS 200-1899] Trying to convert loop 'VITIS_LOOP_103_2'in function 'multi_linked_list_kernel' into perfect loop, but failed because of instruction in loop preheader is used in loop header.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_97_1' (cpp/LinkedList.hpp:97:43) in function 'multi_linked_list_kernel' the outer loop is not a perfect loop.
INFO: [HLS 200-472] Inferring partial write operation for 'list.nodes.state.lp_id.V' (cpp/LinkedList.hpp:66:31)
INFO: [HLS 200-472] Inferring partial write operation for 'list.nodes.next.V' (cpp/LinkedList.hpp:67:30)
INFO: [HLS 200-472] Inferring partial write operation for 'list.lp_heads.V' (cpp/LinkedList.hpp:68:31)
INFO: [HLS 200-472] Inferring partial write operation for 'list.lp_sizes.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'list.lp_heads.V' (cpp/LinkedList.hpp:82:25)
INFO: [HLS 200-472] Inferring partial write operation for 'list.nodes.next.V' (cpp/LinkedList.hpp:84:28)
INFO: [HLS 200-472] Inferring partial write operation for 'list.lp_sizes.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'list.lp_heads.V' (cpp/LinkedList.hpp:122:45)
INFO: [HLS 200-472] Inferring partial write operation for 'list.nodes.next.V' (cpp/LinkedList.hpp:126:46)
INFO: [HLS 200-472] Inferring partial write operation for 'list.nodes.next.V' (cpp/LinkedList.hpp:129:45)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 822.691 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'multi_linked_list_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multi_linked_list_kernel_Pipeline_VITIS_LOOP_103_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_103_2'.
WARNING: [HLS 200-880] The II Violation in module 'multi_linked_list_kernel_Pipeline_VITIS_LOOP_103_2' (loop 'VITIS_LOOP_103_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('list_lp_sizes_V_addr_write_ln887') of variable 'add_ln887' on array 'list_lp_sizes_V' and 'load' operation ('list_lp_sizes_V_load') on array 'list_lp_sizes_V'.
WARNING: [HLS 200-880] The II Violation in module 'multi_linked_list_kernel_Pipeline_VITIS_LOOP_103_2' (loop 'VITIS_LOOP_103_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('list_nodes_next_V_addr_write_ln129', cpp/LinkedList.hpp:129) of variable 'list_free_head_V_load', cpp/LinkedList.hpp:129 on array 'list_nodes_next_V' and 'load' operation ('current.V', cpp/LinkedList.hpp:141) on array 'list_nodes_next_V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 3, loop 'VITIS_LOOP_103_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.12 seconds; current allocated memory: 822.691 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 822.691 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multi_linked_list_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 822.691 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 822.691 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multi_linked_list_kernel_Pipeline_VITIS_LOOP_103_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'multi_linked_list_kernel_Pipeline_VITIS_LOOP_103_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 822.691 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=200MHz
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 200MHz 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 760.207 MB.
INFO: [HLS 200-10] Analyzing design file 'cpp/LinkedList.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventQueue.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 9.6 seconds. CPU system time: 1.18 seconds. Elapsed time: 11.09 seconds; current allocated memory: 760.750 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'MultiLinkedList::push(LPState const&)' into 'multi_linked_list_kernel(ap_uint<2>, LPState, LPState&, bool&)' (cpp/LinkedList.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'MultiLinkedList::pop(ap_int<16>, LPState&)' into 'multi_linked_list_kernel(ap_uint<2>, LPState, LPState&, bool&)' (cpp/LinkedList.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'MultiLinkedList::commit(ap_int<32>)' into 'multi_linked_list_kernel(ap_uint<2>, LPState, LPState&, bool&)' (cpp/LinkedList.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'MultiLinkedList::get_gvt() const' into 'multi_linked_list_kernel(ap_uint<2>, LPState, LPState&, bool&)' (cpp/LinkedList.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'MultiLinkedList::rollback(ap_int<16>, ap_int<32>)' into 'multi_linked_list_kernel(ap_uint<2>, LPState, LPState&, bool&)' (cpp/LinkedList.cpp:6:0)
INFO: [HLS 214-241] Aggregating scalar variable 'result' with compact=bit mode in 80-bits (cpp/LinkedList.cpp:6:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.29 seconds. CPU system time: 0.43 seconds. Elapsed time: 4 seconds; current allocated memory: 761.828 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 761.828 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 771.652 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 784.090 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_103_2' in function 'multi_linked_list_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_156_1' in function 'multi_linked_list_kernel' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 817.652 MB.
WARNING: [HLS 200-1899] Trying to convert loop 'VITIS_LOOP_103_2'in function 'multi_linked_list_kernel' into perfect loop, but failed because of instruction in loop preheader is used in loop header.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_97_1' (cpp/LinkedList.hpp:97:43) in function 'multi_linked_list_kernel' the outer loop is not a perfect loop.
INFO: [HLS 200-472] Inferring partial write operation for 'list.nodes.state.lp_id.V' (cpp/LinkedList.hpp:66:31)
INFO: [HLS 200-472] Inferring partial write operation for 'list.nodes.next.V' (cpp/LinkedList.hpp:67:30)
INFO: [HLS 200-472] Inferring partial write operation for 'list.lp_heads.V' (cpp/LinkedList.hpp:68:31)
INFO: [HLS 200-472] Inferring partial write operation for 'list.lp_sizes.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'list.lp_heads.V' (cpp/LinkedList.hpp:82:25)
INFO: [HLS 200-472] Inferring partial write operation for 'list.nodes.next.V' (cpp/LinkedList.hpp:84:28)
INFO: [HLS 200-472] Inferring partial write operation for 'list.lp_sizes.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'list.lp_heads.V' (cpp/LinkedList.hpp:122:45)
INFO: [HLS 200-472] Inferring partial write operation for 'list.nodes.next.V' (cpp/LinkedList.hpp:126:46)
INFO: [HLS 200-472] Inferring partial write operation for 'list.nodes.next.V' (cpp/LinkedList.hpp:129:45)
INFO: [HLS 200-472] Inferring partial write operation for 'list.lp_heads.V' (cpp/LinkedList.hpp:163:33)
INFO: [HLS 200-472] Inferring partial write operation for 'list.nodes.next.V' (cpp/LinkedList.hpp:170:33)
INFO: [HLS 200-472] Inferring partial write operation for 'list.lp_sizes.V' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 836.820 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'multi_linked_list_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multi_linked_list_kernel_Pipeline_VITIS_LOOP_103_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_103_2'.
WARNING: [HLS 200-880] The II Violation in module 'multi_linked_list_kernel_Pipeline_VITIS_LOOP_103_2' (loop 'VITIS_LOOP_103_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('list_lp_sizes_V_addr_write_ln887') of variable 'add_ln887' on array 'list_lp_sizes_V' and 'load' operation ('list_lp_sizes_V_load') on array 'list_lp_sizes_V'.
WARNING: [HLS 200-880] The II Violation in module 'multi_linked_list_kernel_Pipeline_VITIS_LOOP_103_2' (loop 'VITIS_LOOP_103_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('list_nodes_next_V_addr_write_ln129', cpp/LinkedList.hpp:129) of variable 'list_free_head_V_load', cpp/LinkedList.hpp:129 on array 'list_nodes_next_V' and 'load' operation ('current.V', cpp/LinkedList.hpp:141) on array 'list_nodes_next_V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 3, loop 'VITIS_LOOP_103_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.12 seconds; current allocated memory: 836.820 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 836.820 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multi_linked_list_kernel_Pipeline_VITIS_LOOP_156_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_156_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1081')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_156_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 836.820 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=200MHz
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 200MHz 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 754.254 MB.
INFO: [HLS 200-10] Analyzing design file 'cpp/StateBuffer.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventQueue.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 10.03 seconds. CPU system time: 1.16 seconds. Elapsed time: 11.54 seconds; current allocated memory: 754.762 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'StateBuffer::push(LPState const&)' into 'state_buffer_kernel(ap_uint<2>, LPState, LPState&, bool&)' (cpp/StateBuffer.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::pop(ap_int<16>, LPState&)' into 'state_buffer_kernel(ap_uint<2>, LPState, LPState&, bool&)' (cpp/StateBuffer.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::commit(ap_int<32>)' into 'state_buffer_kernel(ap_uint<2>, LPState, LPState&, bool&)' (cpp/StateBuffer.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::get_gvt() const' into 'state_buffer_kernel(ap_uint<2>, LPState, LPState&, bool&)' (cpp/StateBuffer.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::rollback(ap_int<16>, ap_int<32>)' into 'state_buffer_kernel(ap_uint<2>, LPState, LPState&, bool&)' (cpp/StateBuffer.cpp:6:0)
INFO: [HLS 214-241] Aggregating scalar variable 'result' with compact=bit mode in 80-bits (cpp/StateBuffer.cpp:6:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.45 seconds. CPU system time: 0.46 seconds. Elapsed time: 4.18 seconds; current allocated memory: 755.855 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 755.855 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 765.582 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 778.020 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_101_2' in function 'state_buffer_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_154_1' in function 'state_buffer_kernel' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 811.074 MB.
WARNING: [HLS 200-1899] Trying to convert loop 'VITIS_LOOP_101_2'in function 'state_buffer_kernel' into perfect loop, but failed because of instruction in loop preheader is used in loop header.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_95_1' (cpp/StateBuffer.hpp:95:43) in function 'state_buffer_kernel' the outer loop is not a perfect loop.
INFO: [HLS 200-472] Inferring partial write operation for 'list.nodes.state.lp_id.V' (cpp/StateBuffer.hpp:64:31)
INFO: [HLS 200-472] Inferring partial write operation for 'list.nodes.next.V' (cpp/StateBuffer.hpp:65:30)
INFO: [HLS 200-472] Inferring partial write operation for 'list.lp_heads.V' (cpp/StateBuffer.hpp:66:31)
INFO: [HLS 200-472] Inferring partial write operation for 'list.lp_sizes.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'list.lp_heads.V' (cpp/StateBuffer.hpp:80:25)
INFO: [HLS 200-472] Inferring partial write operation for 'list.nodes.next.V' (cpp/StateBuffer.hpp:82:28)
INFO: [HLS 200-472] Inferring partial write operation for 'list.lp_sizes.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'list.lp_heads.V' (cpp/StateBuffer.hpp:120:45)
INFO: [HLS 200-472] Inferring partial write operation for 'list.nodes.next.V' (cpp/StateBuffer.hpp:124:46)
INFO: [HLS 200-472] Inferring partial write operation for 'list.nodes.next.V' (cpp/StateBuffer.hpp:127:45)
INFO: [HLS 200-472] Inferring partial write operation for 'list.lp_heads.V' (cpp/StateBuffer.hpp:161:33)
INFO: [HLS 200-472] Inferring partial write operation for 'list.nodes.next.V' (cpp/StateBuffer.hpp:168:33)
INFO: [HLS 200-472] Inferring partial write operation for 'list.lp_sizes.V' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 830.754 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'state_buffer_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'state_buffer_kernel_Pipeline_VITIS_LOOP_101_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_101_2'.
WARNING: [HLS 200-880] The II Violation in module 'state_buffer_kernel_Pipeline_VITIS_LOOP_101_2' (loop 'VITIS_LOOP_101_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('list_lp_sizes_V_addr_write_ln887') of variable 'add_ln887' on array 'list_lp_sizes_V' and 'load' operation ('list_lp_sizes_V_load') on array 'list_lp_sizes_V'.
WARNING: [HLS 200-880] The II Violation in module 'state_buffer_kernel_Pipeline_VITIS_LOOP_101_2' (loop 'VITIS_LOOP_101_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('list_nodes_next_V_addr_write_ln127', cpp/StateBuffer.hpp:127) of variable 'list_free_head_V_load', cpp/StateBuffer.hpp:127 on array 'list_nodes_next_V' and 'load' operation ('current.V', cpp/StateBuffer.hpp:139) on array 'list_nodes_next_V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 3, loop 'VITIS_LOOP_101_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.13 seconds; current allocated memory: 830.754 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 830.754 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'state_buffer_kernel_Pipeline_VITIS_LOOP_154_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_154_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1081')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_154_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 830.754 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=200MHz
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 200MHz 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 754.383 MB.
INFO: [HLS 200-10] Analyzing design file 'cpp/EventHistory.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventQueue.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/StateBuffer.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 14.93 seconds. CPU system time: 1.97 seconds. Elapsed time: 26.38 seconds; current allocated memory: 755.266 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'EventQueue::is_full(ap_uint<1>) const' into 'EventQueue::enqueue(TimeWarpEvent const&)' (cpp/EventQueue.hpp:82:6)
INFO: [HLS 214-131] Inlining function 'EventQueue::siftUp(ap_uint<16>)' into 'EventQueue::enqueue(TimeWarpEvent const&)' (cpp/EventQueue.hpp:86:9)
INFO: [HLS 214-131] Inlining function 'EventQueue::enqueue(TimeWarpEvent const&)' into 'EventHistory::rollback(ap_uint<16>, ap_int<32>, EventQueue&)' (cpp/EventHistory.hpp:136:29)
INFO: [HLS 214-178] Inlining function 'EventHistory::push(TimeWarpEvent const&)' into 'event_history_kernel(ap_uint<2>, TimeWarpEvent, TimeWarpEvent&, bool&)' (cpp/EventHistory.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'EventHistory::pop(ap_int<16>, TimeWarpEvent&)' into 'event_history_kernel(ap_uint<2>, TimeWarpEvent, TimeWarpEvent&, bool&)' (cpp/EventHistory.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'EventHistory::commit(ap_int<32>)' into 'event_history_kernel(ap_uint<2>, TimeWarpEvent, TimeWarpEvent&, bool&)' (cpp/EventHistory.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'EventHistory::get_gvt() const' into 'event_history_kernel(ap_uint<2>, TimeWarpEvent, TimeWarpEvent&, bool&)' (cpp/EventHistory.cpp:5:0)
INFO: [HLS 214-241] Aggregating scalar variable 'result' with compact=bit mode in 129-bits (cpp/EventHistory.cpp:5:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.43 seconds. CPU system time: 0.57 seconds. Elapsed time: 12.35 seconds; current allocated memory: 756.516 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 756.516 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 766.465 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 779.141 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_35_1' in function 'EventHistory::rollback' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_94_2' in function 'event_history_kernel' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.18 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.23 seconds; current allocated memory: 814.930 MB.
WARNING: [HLS 200-1899] Trying to convert loop 'VITIS_LOOP_94_2'in function 'event_history_kernel' into perfect loop, but failed because of instruction in loop preheader is used in loop header.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_89_1' (cpp/EventHistory.hpp:89:43) in function 'event_history_kernel' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_134_1' in function 'EventHistory::rollback' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.heap.send_time.V' (cpp/EventQueue.hpp:85:20)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.heap.send_time.V' (cpp/EventQueue.hpp:42:29)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.heap.send_time.V' (cpp/EventQueue.hpp:50:21)
INFO: [HLS 200-472] Inferring partial write operation for 'history.lp_heads.V' (cpp/EventHistory.hpp:139:33)
INFO: [HLS 200-472] Inferring partial write operation for 'history.buffer.next.V' (cpp/EventHistory.hpp:140:38)
INFO: [HLS 200-472] Inferring partial write operation for 'history.lp_sizes.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'history.buffer.event.send_time.V' (cpp/EventHistory.hpp:58:40)
INFO: [HLS 200-472] Inferring partial write operation for 'history.buffer.next.V' (cpp/EventHistory.hpp:59:39)
INFO: [HLS 200-472] Inferring partial write operation for 'history.lp_heads.V' (cpp/EventHistory.hpp:60:37)
INFO: [HLS 200-472] Inferring partial write operation for 'history.lp_sizes.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'history.lp_heads.V' (cpp/EventHistory.hpp:74:25)
INFO: [HLS 200-472] Inferring partial write operation for 'history.buffer.next.V' (cpp/EventHistory.hpp:76:29)
INFO: [HLS 200-472] Inferring partial write operation for 'history.lp_heads.V' (cpp/EventHistory.hpp:103:41)
INFO: [HLS 200-472] Inferring partial write operation for 'history.buffer.next.V' (cpp/EventHistory.hpp:107:43)
INFO: [HLS 200-472] Inferring partial write operation for 'history.buffer.next.V' (cpp/EventHistory.hpp:110:42)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 840.094 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'event_history_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rollback_Pipeline_VITIS_LOOP_35_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_35_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('or_cond', cpp/EventQueue.hpp:35)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_35_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.32 seconds; current allocated memory: 840.094 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 840.094 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rollback' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 840.785 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 841.094 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_history_kernel_Pipeline_VITIS_LOOP_94_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_94_2'.
WARNING: [HLS 200-880] The II Violation in module 'event_history_kernel_Pipeline_VITIS_LOOP_94_2' (loop 'VITIS_LOOP_94_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('history_buffer_next_V_addr_write_ln110', cpp/EventHistory.hpp:110) of variable 'history_free_head_V_load', cpp/EventHistory.hpp:110 on array 'history_buffer_next_V' and 'load' operation ('current.V', cpp/EventHistory.hpp:121) on array 'history_buffer_next_V'.
WARNING: [HLS 200-880] The II Violation in module 'event_history_kernel_Pipeline_VITIS_LOOP_94_2' (loop 'VITIS_LOOP_94_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('history_buffer_next_V_addr_write_ln110', cpp/EventHistory.hpp:110) of variable 'history_free_head_V_load', cpp/EventHistory.hpp:110 on array 'history_buffer_next_V' and 'load' operation ('current.V', cpp/EventHistory.hpp:121) on array 'history_buffer_next_V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 3, loop 'VITIS_LOOP_94_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 841.242 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 841.309 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_history_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 842.441 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 842.441 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rollback_Pipeline_VITIS_LOOP_35_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'rollback_Pipeline_VITIS_LOOP_35_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 842.473 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rollback' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'event_queue_size_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'rollback'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 844.383 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_history_kernel_Pipeline_VITIS_LOOP_94_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_history_kernel_Pipeline_VITIS_LOOP_94_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 846.539 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_history_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'event_history_kernel/op' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'event_history_kernel/event_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'event_history_kernel/result' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'event_history_kernel/success' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'event_history_kernel' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'history_total_size_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'history_free_head_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_history_kernel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 848.828 MB.
INFO: [RTMG 210-278] Implementing memory 'event_history_kernel_rollback_event_queue_heap_send_time_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'event_history_kernel_rollback_event_queue_heap_sender_id_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'event_history_kernel_rollback_event_queue_heap_is_anti_message_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'event_history_kernel_history_buffer_next_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'event_history_kernel_history_buffer_event_send_time_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'event_history_kernel_history_buffer_event_sender_id_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'event_history_kernel_history_buffer_event_is_anti_message_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'event_history_kernel_history_lp_heads_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.59 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.97 seconds; current allocated memory: 855.617 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 861.555 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for event_history_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for event_history_kernel.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 307.79 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 20.75 seconds. CPU system time: 2.71 seconds. Elapsed time: 42.31 seconds; current allocated memory: 107.336 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=200MHz
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 200MHz 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 754.414 MB.
INFO: [HLS 200-10] Analyzing design file 'cpp/EventHistory.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventQueue.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/StateBuffer.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 15.07 seconds. CPU system time: 1.94 seconds. Elapsed time: 23.82 seconds; current allocated memory: 755.172 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'EventQueue::enqueue(TimeWarpEvent const&)' into 'EventHistory::rollback(ap_uint<16>, ap_int<32>, EventQueue&)' (cpp/EventHistory.hpp:131:0)
INFO: [HLS 214-178] Inlining function 'EventHistory::push(TimeWarpEvent const&)' into 'event_history_kernel(ap_uint<2>, TimeWarpEvent, TimeWarpEvent&, bool&)' (cpp/EventHistory.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'EventHistory::pop(ap_int<16>, TimeWarpEvent&)' into 'event_history_kernel(ap_uint<2>, TimeWarpEvent, TimeWarpEvent&, bool&)' (cpp/EventHistory.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'EventHistory::commit(ap_int<32>)' into 'event_history_kernel(ap_uint<2>, TimeWarpEvent, TimeWarpEvent&, bool&)' (cpp/EventHistory.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'EventHistory::get_gvt() const' into 'event_history_kernel(ap_uint<2>, TimeWarpEvent, TimeWarpEvent&, bool&)' (cpp/EventHistory.cpp:5:0)
INFO: [HLS 214-241] Aggregating scalar variable 'result' with compact=bit mode in 129-bits (cpp/EventHistory.cpp:5:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.59 seconds. CPU system time: 0.56 seconds. Elapsed time: 10.16 seconds; current allocated memory: 756.410 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 756.410 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 766.750 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 779.992 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_142_1' in function 'EventHistory::rollback' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_94_2' in function 'event_history_kernel' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (cpp/EventQueue.hpp:142:27) in function 'EventHistory::rollback'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 816.184 MB.
WARNING: [HLS 200-1899] Trying to convert loop 'VITIS_LOOP_94_2'in function 'event_history_kernel' into perfect loop, but failed because of instruction in loop preheader is used in loop header.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_89_1' (cpp/EventHistory.hpp:89:43) in function 'event_history_kernel' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_134_1' in function 'EventHistory::rollback' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.event.send_time.V' (cpp/EventQueue.hpp:148:55)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.event.send_time.V' (cpp/EventQueue.hpp:162:34)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.is_issued.V' (cpp/EventQueue.hpp:163:38)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.next.V' (cpp/EventQueue.hpp:167:33)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_heads.V' (cpp/EventQueue.hpp:168:25)
INFO: [HLS 200-472] Inferring partial write operation for 'history.lp_heads.V' (cpp/EventHistory.hpp:139:33)
INFO: [HLS 200-472] Inferring partial write operation for 'history.buffer.next.V' (cpp/EventHistory.hpp:140:38)
INFO: [HLS 200-472] Inferring partial write operation for 'history.lp_sizes.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'history.buffer.event.send_time.V' (cpp/EventHistory.hpp:58:40)
INFO: [HLS 200-472] Inferring partial write operation for 'history.buffer.next.V' (cpp/EventHistory.hpp:59:39)
INFO: [HLS 200-472] Inferring partial write operation for 'history.lp_heads.V' (cpp/EventHistory.hpp:60:37)
INFO: [HLS 200-472] Inferring partial write operation for 'history.lp_sizes.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'history.lp_heads.V' (cpp/EventHistory.hpp:74:25)
INFO: [HLS 200-472] Inferring partial write operation for 'history.buffer.next.V' (cpp/EventHistory.hpp:76:29)
INFO: [HLS 200-472] Inferring partial write operation for 'history.lp_heads.V' (cpp/EventHistory.hpp:103:41)
INFO: [HLS 200-472] Inferring partial write operation for 'history.buffer.next.V' (cpp/EventHistory.hpp:107:43)
INFO: [HLS 200-472] Inferring partial write operation for 'history.buffer.next.V' (cpp/EventHistory.hpp:110:42)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 841.781 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'event_history_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rollback_Pipeline_VITIS_LOOP_142_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_142_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 4, loop 'VITIS_LOOP_142_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.23 seconds; current allocated memory: 842.879 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 842.879 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rollback' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 843.035 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 843.105 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_history_kernel_Pipeline_VITIS_LOOP_94_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_94_2'.
WARNING: [HLS 200-880] The II Violation in module 'event_history_kernel_Pipeline_VITIS_LOOP_94_2' (loop 'VITIS_LOOP_94_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('history_buffer_next_V_addr_write_ln110', cpp/EventHistory.hpp:110) of variable 'history_free_head_V_load', cpp/EventHistory.hpp:110 on array 'history_buffer_next_V' and 'load' operation ('current.V', cpp/EventHistory.hpp:121) on array 'history_buffer_next_V'.
WARNING: [HLS 200-880] The II Violation in module 'event_history_kernel_Pipeline_VITIS_LOOP_94_2' (loop 'VITIS_LOOP_94_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('history_buffer_next_V_addr_write_ln110', cpp/EventHistory.hpp:110) of variable 'history_free_head_V_load', cpp/EventHistory.hpp:110 on array 'history_buffer_next_V' and 'load' operation ('current.V', cpp/EventHistory.hpp:121) on array 'history_buffer_next_V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 3, loop 'VITIS_LOOP_94_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 843.527 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 843.711 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_history_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 844.746 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 844.746 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rollback_Pipeline_VITIS_LOOP_142_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'rollback_Pipeline_VITIS_LOOP_142_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 844.797 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rollback' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'event_queue_size_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'rollback'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 848.094 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_history_kernel_Pipeline_VITIS_LOOP_94_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_history_kernel_Pipeline_VITIS_LOOP_94_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 850.195 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_history_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'event_history_kernel/op' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'event_history_kernel/event_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'event_history_kernel/result' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'event_history_kernel/success' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'event_history_kernel' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'history_total_size_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'history_free_head_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_history_kernel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 852.602 MB.
INFO: [RTMG 210-278] Implementing memory 'event_history_kernel_rollback_event_queue_buffer_event_send_time_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'event_history_kernel_rollback_event_queue_buffer_event_sender_id_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'event_history_kernel_rollback_event_queue_buffer_event_is_anti_message_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'event_history_kernel_rollback_event_queue_buffer_next_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'event_history_kernel_rollback_event_queue_buffer_event_recv_time_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'event_history_kernel_rollback_event_queue_lp_heads_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'event_history_kernel_history_buffer_next_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'event_history_kernel_history_buffer_event_send_time_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'event_history_kernel_history_buffer_event_recv_time_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'event_history_kernel_history_buffer_event_sender_id_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'event_history_kernel_history_buffer_event_is_anti_message_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'event_history_kernel_history_lp_heads_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=200MHz
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 200MHz 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 754.379 MB.
INFO: [HLS 200-10] Analyzing design file 'cpp/EventHistory.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventQueue.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/StateBuffer.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 15.48 seconds. CPU system time: 1.84 seconds. Elapsed time: 17.86 seconds; current allocated memory: 755.117 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent()' into 'EventQueue::dequeue()' (cpp/EventQueue.hpp:175:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::enqueue(TimeWarpEvent const&)' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, TimeWarpEvent&, bool&)' (cpp/EventQueue.cpp:24:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::dequeue()' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, TimeWarpEvent&, bool&)' (cpp/EventQueue.cpp:24:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::issue(TimeWarpEvent&)' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, TimeWarpEvent&, bool&)' (cpp/EventQueue.cpp:24:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::commit(ap_int<32>)' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, TimeWarpEvent&, bool&)' (cpp/EventQueue.cpp:24:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::rollback(ap_int<16>, ap_int<32>)' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, TimeWarpEvent&, bool&)' (cpp/EventQueue.cpp:24:0)
INFO: [HLS 214-241] Aggregating scalar variable 'result_event' with compact=bit mode in 129-bits (cpp/EventQueue.cpp:24:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.55 seconds. CPU system time: 0.54 seconds. Elapsed time: 4.36 seconds; current allocated memory: 756.746 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 756.746 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 767.457 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 781.070 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_142_1' in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_190_1' in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_212_1' (cpp/EventQueue.hpp:212) in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_230_1' in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_252_1' in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (cpp/EventQueue.hpp:142:27) in function 'event_queue_kernel'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.18 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.25 seconds; current allocated memory: 818.273 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.event.send_time.V' (cpp/EventQueue.hpp:148:55)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.event.send_time.V' (cpp/EventQueue.hpp:162:34)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.is_issued.V' (cpp/EventQueue.hpp:163:38)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.hpp:167:33)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.lp_heads.V' (cpp/EventQueue.hpp:168:25)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.lp_heads.V' (cpp/EventQueue.hpp:185:29)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.hpp:196:38)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.is_issued.V' (cpp/EventQueue.hpp:217:37)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.lp_heads.V' (cpp/EventQueue.hpp:237:33)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.is_issued.V' (cpp/EventQueue.hpp:256:43)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 862.297 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'event_queue_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_252_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_252_1'.
WARNING: [HLS 200-880] The II Violation in module 'event_queue_kernel_Pipeline_VITIS_LOOP_252_1' (loop 'VITIS_LOOP_252_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('g_event_queue_buffer_is_issued_V_addr_write_ln256', cpp/EventQueue.hpp:256) of constant 0 on array 'g_event_queue_buffer_is_issued_V' and 'load' operation ('g_event_queue_buffer_is_issued_V_load') on array 'g_event_queue_buffer_is_issued_V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_252_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.13 seconds; current allocated memory: 862.613 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 863.297 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_230_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_230_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('load' operation ('g_event_queue_buffer_is_issued_V_load') on array 'g_event_queue_buffer_is_issued_V') in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 6, loop 'VITIS_LOOP_230_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 863.297 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 863.297 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_212_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_212_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('load' operation ('g_event_queue_buffer_is_issued_V_load') on array 'g_event_queue_buffer_is_issued_V') in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'VITIS_LOOP_212_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 863.414 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 863.559 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_190_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_190_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1069_1')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'VITIS_LOOP_190_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 863.645 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 863.824 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_142_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_142_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 4, loop 'VITIS_LOOP_142_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 865.293 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 865.293 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 866.320 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 866.320 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_252_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_kernel_Pipeline_VITIS_LOOP_252_1' pipeline 'VITIS_LOOP_252_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_252_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 866.320 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_230_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_230_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 866.910 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_212_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_212_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 868.145 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_190_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_190_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 869.902 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_142_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_142_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 870.375 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=200MHz
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 200MHz 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 754.383 MB.
INFO: [HLS 200-10] Analyzing design file 'cpp/EventHistory.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventQueue.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/StateBuffer.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 15.28 seconds. CPU system time: 1.92 seconds. Elapsed time: 17.79 seconds; current allocated memory: 755.168 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent()' into 'EventQueue::dequeue()' (cpp/EventQueue.hpp:175:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::enqueue(TimeWarpEvent const&)' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, TimeWarpEvent&, bool&)' (cpp/EventQueue.cpp:24:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::dequeue()' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, TimeWarpEvent&, bool&)' (cpp/EventQueue.cpp:24:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::issue(TimeWarpEvent&)' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, TimeWarpEvent&, bool&)' (cpp/EventQueue.cpp:24:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::commit(ap_int<32>)' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, TimeWarpEvent&, bool&)' (cpp/EventQueue.cpp:24:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::rollback(ap_int<16>, ap_int<32>)' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, TimeWarpEvent&, bool&)' (cpp/EventQueue.cpp:24:0)
INFO: [HLS 214-241] Aggregating scalar variable 'result_event' with compact=bit mode in 129-bits (cpp/EventQueue.cpp:24:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.64 seconds. CPU system time: 0.52 seconds. Elapsed time: 4.44 seconds; current allocated memory: 756.797 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 756.797 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 767.508 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 781.129 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_142_1' in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_190_1' in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_212_1' (cpp/EventQueue.hpp:212) in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_230_1' in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_252_1' (cpp/EventQueue.hpp:254) in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (cpp/EventQueue.hpp:142:27) in function 'event_queue_kernel'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.18 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.23 seconds; current allocated memory: 818.445 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.event.send_time.V' (cpp/EventQueue.hpp:148:55)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.event.send_time.V' (cpp/EventQueue.hpp:162:34)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.is_issued.V' (cpp/EventQueue.hpp:163:38)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.hpp:167:33)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.lp_heads.V' (cpp/EventQueue.hpp:168:25)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.lp_heads.V' (cpp/EventQueue.hpp:185:29)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.hpp:196:38)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.is_issued.V' (cpp/EventQueue.hpp:217:37)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.lp_heads.V' (cpp/EventQueue.hpp:237:33)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.is_issued.V' (cpp/EventQueue.hpp:257:43)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.send_time.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.recv_time.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.data.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.sender_id.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.receiver_id.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.is_anti_message.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.is_issued.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.next.V'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 862.320 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'event_queue_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_252_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_252_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_252_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.12 seconds; current allocated memory: 862.637 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 863.320 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_230_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_230_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('load' operation ('g_event_queue_buffer_is_issued_V_load') on array 'g_event_queue_buffer_is_issued_V') in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 6, loop 'VITIS_LOOP_230_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 863.320 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 863.320 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_212_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_212_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('load' operation ('g_event_queue_buffer_is_issued_V_load') on array 'g_event_queue_buffer_is_issued_V') in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'VITIS_LOOP_212_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 863.434 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 863.543 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_190_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_190_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1069_1')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'VITIS_LOOP_190_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 863.738 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 863.891 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_142_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_142_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 4, loop 'VITIS_LOOP_142_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 865.309 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 865.309 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 866.328 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 866.328 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_252_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_kernel_Pipeline_VITIS_LOOP_252_1' pipeline 'VITIS_LOOP_252_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_252_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 866.363 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_230_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_230_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 866.941 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_212_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_212_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 868.156 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_190_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_190_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 869.035 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_142_1' 
INFO: [HLS 200-10]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=200MHz
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 200MHz 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 754.379 MB.
INFO: [HLS 200-10] Analyzing design file 'cpp/EventHistory.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventQueue.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/StateBuffer.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 15.34 seconds. CPU system time: 1.99 seconds. Elapsed time: 22.95 seconds; current allocated memory: 755.164 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent()' into 'EventQueue::dequeue()' (cpp/EventQueue.hpp:175:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::enqueue(TimeWarpEvent const&)' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, TimeWarpEvent&, bool&)' (cpp/EventQueue.cpp:24:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::dequeue()' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, TimeWarpEvent&, bool&)' (cpp/EventQueue.cpp:24:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::issue(TimeWarpEvent&)' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, TimeWarpEvent&, bool&)' (cpp/EventQueue.cpp:24:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::commit(ap_int<32>)' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, TimeWarpEvent&, bool&)' (cpp/EventQueue.cpp:24:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::rollback(ap_int<16>, ap_int<32>)' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, TimeWarpEvent&, bool&)' (cpp/EventQueue.cpp:24:0)
INFO: [HLS 214-241] Aggregating scalar variable 'result_event' with compact=bit mode in 129-bits (cpp/EventQueue.cpp:24:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.5 seconds. CPU system time: 0.52 seconds. Elapsed time: 9.76 seconds; current allocated memory: 756.793 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 756.793 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 767.504 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 781.125 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_142_1' in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_190_1' in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_212_1' (cpp/EventQueue.hpp:212) in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_230_1' in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_250_1' (cpp/EventQueue.hpp:252) in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (cpp/EventQueue.hpp:142:27) in function 'event_queue_kernel'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 818.305 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.event.send_time.V' (cpp/EventQueue.hpp:148:55)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.event.send_time.V' (cpp/EventQueue.hpp:162:34)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.is_issued.V' (cpp/EventQueue.hpp:163:38)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.hpp:167:33)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.lp_heads.V' (cpp/EventQueue.hpp:168:25)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.lp_heads.V' (cpp/EventQueue.hpp:185:29)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.hpp:196:38)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.is_issued.V' (cpp/EventQueue.hpp:217:37)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.lp_heads.V' (cpp/EventQueue.hpp:235:29)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.is_issued.V' (cpp/EventQueue.hpp:255:43)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.send_time.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.recv_time.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.data.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.sender_id.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.receiver_id.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.is_anti_message.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.is_issued.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.next.V'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 862.301 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'event_queue_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_250_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_250_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_250_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.16 seconds; current allocated memory: 862.617 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 863.301 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_230_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_230_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('load' operation ('g_event_queue_buffer_is_issued_V_load') on array 'g_event_queue_buffer_is_issued_V') in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 4, loop 'VITIS_LOOP_230_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 863.301 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 863.301 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_212_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_212_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('load' operation ('g_event_queue_buffer_is_issued_V_load') on array 'g_event_queue_buffer_is_issued_V') in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'VITIS_LOOP_212_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 863.355 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 863.461 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_190_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_190_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1069_1')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'VITIS_LOOP_190_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 863.609 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 863.809 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_142_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_142_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 4, loop 'VITIS_LOOP_142_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 865.230 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 865.230 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 866.254 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 866.254 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_250_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_kernel_Pipeline_VITIS_LOOP_250_1' pipeline 'VITIS_LOOP_250_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_250_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 866.289 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_230_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_230_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 866.801 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_212_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_212_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 867.957 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_190_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_190_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 868.941 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=200MHz
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 200MHz 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 754.414 MB.
INFO: [HLS 200-10] Analyzing design file 'cpp/EventHistory.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventQueue.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/StateBuffer.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 15.17 seconds. CPU system time: 1.94 seconds. Elapsed time: 17.6 seconds; current allocated memory: 755.195 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent()' into 'EventQueue::dequeue()' (cpp/EventQueue.hpp:175:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::enqueue(TimeWarpEvent const&)' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, TimeWarpEvent&, bool&)' (cpp/EventQueue.cpp:24:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::dequeue()' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, TimeWarpEvent&, bool&)' (cpp/EventQueue.cpp:24:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::issue(TimeWarpEvent&)' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, TimeWarpEvent&, bool&)' (cpp/EventQueue.cpp:24:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::commit(ap_int<32>)' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, TimeWarpEvent&, bool&)' (cpp/EventQueue.cpp:24:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::rollback(ap_int<16>, ap_int<32>)' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, TimeWarpEvent&, bool&)' (cpp/EventQueue.cpp:24:0)
INFO: [HLS 214-241] Aggregating scalar variable 'result_event' with compact=bit mode in 129-bits (cpp/EventQueue.cpp:24:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.42 seconds. CPU system time: 0.53 seconds. Elapsed time: 4.26 seconds; current allocated memory: 756.809 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 756.809 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 767.527 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 781.152 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_142_1' in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_190_1' in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_212_1' (cpp/EventQueue.hpp:212) in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_230_1' in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_250_1' (cpp/EventQueue.hpp:252) in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (cpp/EventQueue.hpp:142:27) in function 'event_queue_kernel'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.18 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.23 seconds; current allocated memory: 818.328 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.event.send_time.V' (cpp/EventQueue.hpp:148:55)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.event.send_time.V' (cpp/EventQueue.hpp:162:34)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.is_issued.V' (cpp/EventQueue.hpp:163:38)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.hpp:167:33)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.lp_heads.V' (cpp/EventQueue.hpp:168:25)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.lp_heads.V' (cpp/EventQueue.hpp:185:29)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.hpp:196:38)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.is_issued.V' (cpp/EventQueue.hpp:217:37)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.lp_heads.V' (cpp/EventQueue.hpp:235:29)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.is_issued.V' (cpp/EventQueue.hpp:255:43)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.send_time.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.recv_time.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.data.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.sender_id.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.receiver_id.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.is_anti_message.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.is_issued.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.next.V'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 862.355 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'event_queue_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_250_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_250_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_250_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.13 seconds; current allocated memory: 862.672 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 863.355 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_230_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_230_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('load' operation ('g_event_queue_buffer_is_issued_V_load') on array 'g_event_queue_buffer_is_issued_V') in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 4, loop 'VITIS_LOOP_230_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 863.355 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 863.355 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_212_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_212_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('load' operation ('g_event_queue_buffer_is_issued_V_load') on array 'g_event_queue_buffer_is_issued_V') in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'VITIS_LOOP_212_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 863.402 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 863.520 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_190_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_190_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1069_1')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'VITIS_LOOP_190_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 863.680 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 863.836 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_142_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_142_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 4, loop 'VITIS_LOOP_142_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 865.301 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 865.301 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 866.328 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 866.328 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_250_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_kernel_Pipeline_VITIS_LOOP_250_1' pipeline 'VITIS_LOOP_250_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_250_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 866.344 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_230_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_230_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 866.859 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_212_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_212_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 868.641 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_190_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_190_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 868.934 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_142_1' 
INFO: [HLS 200-10]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=200MHz
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 200MHz 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 754.414 MB.
INFO: [HLS 200-10] Analyzing design file 'cpp/EventHistory.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventQueue.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/StateBuffer.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 15.16 seconds. CPU system time: 1.95 seconds. Elapsed time: 24.86 seconds; current allocated memory: 755.195 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent()' into 'EventQueue::dequeue()' (cpp/EventQueue.hpp:175:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::enqueue(TimeWarpEvent const&)' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, TimeWarpEvent&, bool&)' (cpp/EventQueue.cpp:24:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::dequeue()' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, TimeWarpEvent&, bool&)' (cpp/EventQueue.cpp:24:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent()' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, TimeWarpEvent&, bool&)' (cpp/EventQueue.cpp:24:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::operator!=(TimeWarpEvent const&) const' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, TimeWarpEvent&, bool&)' (cpp/EventQueue.cpp:24:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::issue(TimeWarpEvent&)' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, TimeWarpEvent&, bool&)' (cpp/EventQueue.cpp:24:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::commit(ap_int<32>)' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, TimeWarpEvent&, bool&)' (cpp/EventQueue.cpp:24:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::rollback(ap_int<16>, ap_int<32>)' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, TimeWarpEvent&, bool&)' (cpp/EventQueue.cpp:24:0)
INFO: [HLS 214-241] Aggregating scalar variable 'result_event' with compact=bit mode in 129-bits (cpp/EventQueue.cpp:24:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.74 seconds. CPU system time: 0.57 seconds. Elapsed time: 11.9 seconds; current allocated memory: 756.875 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 756.875 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 767.621 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 781.242 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_142_1' in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_190_1' in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_212_1' (cpp/EventQueue.hpp:212) in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_230_1' in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_250_1' (cpp/EventQueue.hpp:252) in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (cpp/EventQueue.hpp:142:27) in function 'event_queue_kernel'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 818.457 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.event.send_time.V' (cpp/EventQueue.hpp:148:55)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.event.send_time.V' (cpp/EventQueue.hpp:162:34)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.is_issued.V' (cpp/EventQueue.hpp:163:38)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.hpp:167:33)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.lp_heads.V' (cpp/EventQueue.hpp:168:25)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.lp_heads.V' (cpp/EventQueue.hpp:185:29)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.hpp:196:38)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.is_issued.V' (cpp/EventQueue.hpp:217:37)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.lp_heads.V' (cpp/EventQueue.hpp:235:29)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.is_issued.V' (cpp/EventQueue.hpp:255:43)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.send_time.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.recv_time.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.data.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.sender_id.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.receiver_id.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.is_anti_message.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.is_issued.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.next.V'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 862.480 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'event_queue_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_250_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_250_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_250_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.19 seconds; current allocated memory: 862.797 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 863.480 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_230_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_230_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('load' operation ('g_event_queue_buffer_is_issued_V_load') on array 'g_event_queue_buffer_is_issued_V') in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 4, loop 'VITIS_LOOP_230_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 863.480 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 863.480 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_212_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_212_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('load' operation ('g_event_queue_buffer_is_issued_V_load') on array 'g_event_queue_buffer_is_issued_V') in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'VITIS_LOOP_212_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 863.559 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 863.684 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_190_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_190_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1069_1')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'VITIS_LOOP_190_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 863.789 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 864.070 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_142_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_142_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 4, loop 'VITIS_LOOP_142_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 865.445 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 865.445 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 866.555 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 866.555 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_250_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_kernel_Pipeline_VITIS_LOOP_250_1' pipeline 'VITIS_LOOP_250_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_250_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 866.562 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_230_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_230_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 867.078 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_212_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_212_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 868.266 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_190_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=200MHz
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 200MHz 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 754.383 MB.
INFO: [HLS 200-10] Analyzing design file 'cpp/EventHistory.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventQueue.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/StateBuffer.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 15.19 seconds. CPU system time: 1.87 seconds. Elapsed time: 17.54 seconds; current allocated memory: 755.168 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent()' into 'EventQueue::dequeue()' (cpp/EventQueue.hpp:175:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::enqueue(TimeWarpEvent const&)' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, TimeWarpEvent&, bool&)' (cpp/EventQueue.cpp:24:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::dequeue()' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, TimeWarpEvent&, bool&)' (cpp/EventQueue.cpp:24:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent()' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, TimeWarpEvent&, bool&)' (cpp/EventQueue.cpp:24:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::operator!=(TimeWarpEvent const&) const' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, TimeWarpEvent&, bool&)' (cpp/EventQueue.cpp:24:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::issue(TimeWarpEvent&)' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, TimeWarpEvent&, bool&)' (cpp/EventQueue.cpp:24:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::commit(ap_int<32>)' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, TimeWarpEvent&, bool&)' (cpp/EventQueue.cpp:24:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::rollback(ap_int<16>, ap_int<32>)' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, TimeWarpEvent&, bool&)' (cpp/EventQueue.cpp:24:0)
INFO: [HLS 214-241] Aggregating scalar variable 'result_event' with compact=bit mode in 129-bits (cpp/EventQueue.cpp:24:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.6 seconds. CPU system time: 0.52 seconds. Elapsed time: 4.44 seconds; current allocated memory: 756.848 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 756.848 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 767.582 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 781.199 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_142_1' in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_190_1' in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_213_1' (cpp/EventQueue.hpp:213) in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_233_1' in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_253_1' (cpp/EventQueue.hpp:255) in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (cpp/EventQueue.hpp:142:27) in function 'event_queue_kernel'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.18 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.23 seconds; current allocated memory: 818.488 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.event.send_time.V' (cpp/EventQueue.hpp:148:55)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.event.send_time.V' (cpp/EventQueue.hpp:162:34)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.is_issued.V' (cpp/EventQueue.hpp:163:38)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.hpp:167:33)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.lp_heads.V' (cpp/EventQueue.hpp:168:25)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.lp_heads.V' (cpp/EventQueue.hpp:185:29)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.hpp:196:38)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.is_issued.V' (cpp/EventQueue.hpp:218:39)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.lp_heads.V' (cpp/EventQueue.hpp:238:29)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.is_issued.V' (cpp/EventQueue.hpp:258:43)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.send_time.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.recv_time.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.data.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.sender_id.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.receiver_id.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.is_anti_message.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.is_issued.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.next.V'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 862.418 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'event_queue_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_253_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_253_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_253_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.12 seconds; current allocated memory: 862.734 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 863.418 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_233_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_233_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('load' operation ('g_event_queue_buffer_is_issued_V_load') on array 'g_event_queue_buffer_is_issued_V') in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 4, loop 'VITIS_LOOP_233_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 863.418 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 863.418 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_213_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_213_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('load' operation ('g_event_queue_buffer_is_issued_V_load') on array 'g_event_queue_buffer_is_issued_V') in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'VITIS_LOOP_213_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 863.578 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 863.695 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_190_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_190_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1069_1')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'VITIS_LOOP_190_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 863.863 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 864.051 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_142_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_142_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 4, loop 'VITIS_LOOP_142_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 865.473 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 865.473 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 866.578 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 866.578 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_253_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_kernel_Pipeline_VITIS_LOOP_253_1' pipeline 'VITIS_LOOP_253_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_253_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 866.633 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_233_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_233_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 867.129 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_213_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_213_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 868.332 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_190_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=200MHz
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 200MHz 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 754.383 MB.
INFO: [HLS 200-10] Analyzing design file 'cpp/EventHistory.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventQueue.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/StateBuffer.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 15.05 seconds. CPU system time: 1.9 seconds. Elapsed time: 17.55 seconds; current allocated memory: 755.168 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent()' into 'EventQueue::dequeue()' (cpp/EventQueue.hpp:175:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent()' into 'EventQueue::issue(TimeWarpEvent&)' (cpp/EventQueue.hpp:208:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::enqueue(TimeWarpEvent const&)' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, TimeWarpEvent&, bool&)' (cpp/EventQueue.cpp:24:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::dequeue()' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, TimeWarpEvent&, bool&)' (cpp/EventQueue.cpp:24:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent()' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, TimeWarpEvent&, bool&)' (cpp/EventQueue.cpp:24:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::operator!=(TimeWarpEvent const&) const' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, TimeWarpEvent&, bool&)' (cpp/EventQueue.cpp:24:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::issue(TimeWarpEvent&)' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, TimeWarpEvent&, bool&)' (cpp/EventQueue.cpp:24:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::commit(ap_int<32>)' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, TimeWarpEvent&, bool&)' (cpp/EventQueue.cpp:24:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::rollback(ap_int<16>, ap_int<32>)' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, TimeWarpEvent&, bool&)' (cpp/EventQueue.cpp:24:0)
INFO: [HLS 214-241] Aggregating scalar variable 'result_event' with compact=bit mode in 129-bits (cpp/EventQueue.cpp:24:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.76 seconds. CPU system time: 0.53 seconds. Elapsed time: 4.57 seconds; current allocated memory: 756.895 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 756.895 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 767.633 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 781.258 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_142_1' in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_190_1' in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_215_1' (cpp/EventQueue.hpp:215) in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_235_1' in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_255_1' (cpp/EventQueue.hpp:257) in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (cpp/EventQueue.hpp:142:27) in function 'event_queue_kernel'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 818.535 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.event.send_time.V' (cpp/EventQueue.hpp:148:55)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.event.send_time.V' (cpp/EventQueue.hpp:162:34)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.is_issued.V' (cpp/EventQueue.hpp:163:38)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.hpp:167:33)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.lp_heads.V' (cpp/EventQueue.hpp:168:25)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.lp_heads.V' (cpp/EventQueue.hpp:185:29)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.hpp:196:38)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.is_issued.V' (cpp/EventQueue.hpp:220:39)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.lp_heads.V' (cpp/EventQueue.hpp:240:29)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.is_issued.V' (cpp/EventQueue.hpp:260:43)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.send_time.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.recv_time.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.data.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.sender_id.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.receiver_id.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.is_anti_message.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.is_issued.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.next.V'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 862.508 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'event_queue_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_255_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_255_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_255_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.32 seconds; current allocated memory: 862.824 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 863.508 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_235_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_235_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('load' operation ('g_event_queue_buffer_is_issued_V_load') on array 'g_event_queue_buffer_is_issued_V') in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 4, loop 'VITIS_LOOP_235_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 863.508 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 863.508 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_215_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_215_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('load' operation ('g_event_queue_buffer_is_issued_V_load') on array 'g_event_queue_buffer_is_issued_V') in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'VITIS_LOOP_215_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 863.691 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 863.809 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_190_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_190_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1069_1')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'VITIS_LOOP_190_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 864.020 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 864.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_142_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_142_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 4, loop 'VITIS_LOOP_142_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 865.543 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 865.543 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 866.672 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 866.672 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_255_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_kernel_Pipeline_VITIS_LOOP_255_1' pipeline 'VITIS_LOOP_255_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_255_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 866.707 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_235_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_235_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 867.203 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_215_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_215_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 868.395 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=200MHz
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 200MHz 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 754.418 MB.
INFO: [HLS 200-10] Analyzing design file 'cpp/EventHistory.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventQueue.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/StateBuffer.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 15.38 seconds. CPU system time: 1.93 seconds. Elapsed time: 23.15 seconds; current allocated memory: 755.359 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_275_1' (cpp/EventQueue.hpp:275:27) in function 'EventQueue::commit' completely with a factor of 4 (cpp/EventQueue.hpp:272:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent()' into 'EventQueue::dequeue()' (cpp/EventQueue.hpp:203:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::enqueue(TimeWarpEvent const&)' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, EventQueueEntry&, bool&)' (cpp/EventQueue.cpp:24:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent()' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, EventQueueEntry&, bool&)' (cpp/EventQueue.cpp:24:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::dequeue()' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, EventQueueEntry&, bool&)' (cpp/EventQueue.cpp:24:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::issue(TimeWarpEvent&)' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, EventQueueEntry&, bool&)' (cpp/EventQueue.cpp:24:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::rollback(ap_int<16>, ap_int<32>)' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, EventQueueEntry&, bool&)' (cpp/EventQueue.cpp:24:0)
INFO: [HLS 214-241] Aggregating scalar variable 'result_entry' with compact=bit mode in 146-bits (cpp/EventQueue.cpp:24:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.8 seconds. CPU system time: 0.55 seconds. Elapsed time: 10.92 seconds; current allocated memory: 757.020 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 757.020 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 767.715 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 784.039 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_278_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_278_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_278_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_278_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_175_1' in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_210_1' (cpp/EventQueue.hpp:210) in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_243_1' (cpp/EventQueue.hpp:243) in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_262_2' in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_304_1' (cpp/EventQueue.hpp:306) in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'g_event_queue.lp_tails.V' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'g_event_queue.lp_oldest_unissued.V' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'g_event_queue.lp_heads.V' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'g_event_queue.lp_tails.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'g_event_queue.lp_oldest_unissued.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'g_event_queue.lp_heads.V' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/EventQueue.hpp:210:44) to (cpp/EventQueue.hpp:210:27) in function 'event_queue_kernel'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/EventQueue.hpp:243:44) to (cpp/EventQueue.hpp:243:27) in function 'event_queue_kernel'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 819.074 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.event.send_time.V' (cpp/EventQueue.hpp:150:33)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.is_issued.V' (cpp/EventQueue.hpp:151:37)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.hpp:152:32)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.hpp:183:40)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.hpp:188:40)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.hpp:189:35)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.hpp:228:36)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.is_issued.V' (cpp/EventQueue.hpp:258:39)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.is_issued.V' (cpp/EventQueue.hpp:309:43)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.hpp:285:43)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.send_time.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.recv_time.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.data.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.sender_id.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.receiver_id.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.is_anti_message.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.is_issued.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.next.V'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 912.355 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'event_queue_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_304_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_304_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_304_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.2 seconds; current allocated memory: 913.191 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 913.355 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'commit_Pipeline_VITIS_LOOP_278_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_278_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('load' operation ('g_event_queue_buffer_is_issued_V_load') on array 'g_event_queue_buffer_is_issued_V') in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 4, loop 'VITIS_LOOP_278_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 913.547 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 913.621 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'commit_Pipeline_VITIS_LOOP_278_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_278_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('load' operation ('g_event_queue_buffer_is_issued_V_load') on array 'g_event_queue_buffer_is_issued_V') in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 4, loop 'VITIS_LOOP_278_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 913.988 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 914.066 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'commit_Pipeline_VITIS_LOOP_278_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_278_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('load' operation ('g_event_queue_buffer_is_issued_V_load') on array 'g_event_queue_buffer_is_issued_V') in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 4, loop 'VITIS_LOOP_278_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 914.406 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 914.453 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'commit_Pipeline_VITIS_LOOP_278_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_278_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('load' operation ('g_event_queue_buffer_is_issued_V_load') on array 'g_event_queue_buffer_is_issued_V') in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 4, loop 'VITIS_LOOP_278_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 914.742 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 914.938 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'commit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 915.035 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 915.207 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_243_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_243_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_243_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 915.375 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 915.672 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_262_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_262_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('load' operation ('g_event_queue_buffer_is_issued_V_load') on array 'g_event_queue_buffer_is_issued_V') in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_262_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 915.754 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 916.031 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_210_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_210_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_210_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 916.117 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 916.422 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_175_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_175_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_175_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 916.504 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 916.809 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 919.344 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 919.344 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_304_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_kernel_Pipeline_VITIS_LOOP_304_1' pipeline 'VITIS_LOOP_304_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_304_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 919.344 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'commit_Pipeline_VITIS_LOOP_278_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'commit_Pipeline_VITIS_LOOP_278_2' pipeline 'VITIS_LOOP_278_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'commit_Pipeline_VITIS_LOOP_278_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 920.344 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'commit_Pipeline_VITIS_LOOP_278_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'commit_Pipeline_VITIS_LOOP_278_21' pipeline 'VITIS_LOOP_278_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'commit_Pipeline_VITIS_LOOP_278_21'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 921.742 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'commit_Pipeline_VITIS_LOOP_278_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'commit_Pipeline_VITIS_LOOP_278_22' pipeline 'VITIS_LOOP_278_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'commit_Pipeline_VITIS_LOOP_278_22'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 923.039 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'commit_Pipeline_VITIS_LOOP_278_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'commit_Pipeline_VITIS_LOOP_278_23' pipeline 'VITIS_LOOP_278_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'commit_Pipeline_VITIS_LOOP_278_23'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 924.348 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'commit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'commit'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 926.055 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_243_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_kernel_Pipeline_VITIS_LOOP_243_1' pipeline 'VITIS_LOOP_243_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_243_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 927.059 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_262_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_262_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 928.117 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_210_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_kernel_Pipeline_VITIS_LOOP_210_1' pipeline 'VITIS_LOOP_210_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_210_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 929.219 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_175_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_175_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 930.227 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'event_queue_kernel/op' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'event_queue_kernel/event_r' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'event_queue_kernel/lp_id' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'event_queue_kernel/time_r' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'event_queue_kernel/result_entry' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'event_queue_kernel/success' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'event_queue_kernel' to 'ap_ctrl_chain'.
WARNING: [RTGEN 206-101] Register 'g_event_queue_size_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'g_event_queue_free_head_V' is power-on initialization.
WARNING: [RTGEN 206-101] Global array 'g_event_queue_buffer_next_V' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'g_event_queue_buffer_event_send_time_V' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'g_event_queue_buffer_event_recv_time_V' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'g_event_queue_buffer_event_data_V' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'g_event_queue_buffer_event_sender_id_V' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'g_event_queue_buffer_event_receiver_id_V' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'g_event_queue_buffer_event_is_anti_message_V' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'g_event_queue_buffer_is_issued_V' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'g_event_queue_lp_oldest_unissued_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'g_event_queue_lp_oldest_unissued_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'g_event_queue_lp_oldest_unissued_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'g_event_queue_lp_oldest_unissued_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'g_event_queue_lp_heads_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'g_event_queue_lp_heads_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'g_event_queue_lp_heads_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'g_event_queue_lp_heads_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'g_event_queue_lp_tails_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'g_event_queue_lp_tails_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'g_event_queue_lp_tails_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'g_event_queue_lp_tails_V_3' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mux_42_16_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 933.348 MB.
INFO: [RTMG 210-278] Implementing memory 'event_queue_kernel_g_event_queue_buffer_next_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'event_queue_kernel_g_event_queue_buffer_event_send_time_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'event_queue_kernel_g_event_queue_buffer_event_recv_time_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'event_queue_kernel_g_event_queue_buffer_event_sender_id_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'event_queue_kernel_g_event_queue_buffer_event_is_anti_message_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'event_queue_kernel_g_event_queue_buffer_is_issued_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.8 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.2 seconds; current allocated memory: 942.004 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=200MHz
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 200MHz 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 754.418 MB.
INFO: [HLS 200-10] Analyzing design file 'cpp/EventHistory.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventQueue.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/StateBuffer.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 15.81 seconds. CPU system time: 1.98 seconds. Elapsed time: 23.43 seconds; current allocated memory: 755.359 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_275_1' (cpp/EventQueue.hpp:275:27) in function 'EventQueue::commit' completely with a factor of 4 (cpp/EventQueue.hpp:272:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent()' into 'EventQueue::dequeue()' (cpp/EventQueue.hpp:203:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::enqueue(TimeWarpEvent const&)' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, EventQueueEntry&, bool&)' (cpp/EventQueue.cpp:24:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent()' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, EventQueueEntry&, bool&)' (cpp/EventQueue.cpp:24:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::dequeue()' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, EventQueueEntry&, bool&)' (cpp/EventQueue.cpp:24:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::issue(TimeWarpEvent&)' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, EventQueueEntry&, bool&)' (cpp/EventQueue.cpp:24:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::rollback(ap_int<16>, ap_int<32>)' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, EventQueueEntry&, bool&)' (cpp/EventQueue.cpp:24:0)
INFO: [HLS 214-241] Aggregating scalar variable 'result_entry' with compact=bit mode in 146-bits (cpp/EventQueue.cpp:24:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.82 seconds. CPU system time: 0.58 seconds. Elapsed time: 12.83 seconds; current allocated memory: 757.020 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 757.020 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 767.715 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 784.043 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_278_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_278_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_278_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_278_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_175_1' in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_210_1' (cpp/EventQueue.hpp:210) in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_243_1' (cpp/EventQueue.hpp:243) in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_262_2' in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_304_1' (cpp/EventQueue.hpp:306) in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'g_event_queue.lp_tails.V' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'g_event_queue.lp_oldest_unissued.V' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'g_event_queue.lp_heads.V' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'g_event_queue.lp_tails.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'g_event_queue.lp_oldest_unissued.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'g_event_queue.lp_heads.V' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/EventQueue.hpp:210:44) to (cpp/EventQueue.hpp:210:27) in function 'event_queue_kernel'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/EventQueue.hpp:243:44) to (cpp/EventQueue.hpp:243:27) in function 'event_queue_kernel'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 819.188 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.event.send_time.V' (cpp/EventQueue.hpp:150:33)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.is_issued.V' (cpp/EventQueue.hpp:151:37)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.hpp:152:32)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.hpp:183:40)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.hpp:188:40)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.hpp:189:35)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.hpp:228:36)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.is_issued.V' (cpp/EventQueue.hpp:258:39)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.is_issued.V' (cpp/EventQueue.hpp:309:43)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.hpp:285:43)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.send_time.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.recv_time.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.data.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.sender_id.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.receiver_id.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.is_anti_message.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.is_issued.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.next.V'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.2 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.25 seconds; current allocated memory: 912.355 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'event_queue_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_304_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_304_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_304_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.15 seconds; current allocated memory: 913.191 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 913.355 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'commit_Pipeline_VITIS_LOOP_278_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_278_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('load' operation ('g_event_queue_buffer_is_issued_V_load') on array 'g_event_queue_buffer_is_issued_V') in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 4, loop 'VITIS_LOOP_278_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 913.543 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 913.680 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'commit_Pipeline_VITIS_LOOP_278_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_278_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('load' operation ('g_event_queue_buffer_is_issued_V_load') on array 'g_event_queue_buffer_is_issued_V') in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 4, loop 'VITIS_LOOP_278_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 913.984 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 914.113 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'commit_Pipeline_VITIS_LOOP_278_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_278_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('load' operation ('g_event_queue_buffer_is_issued_V_load') on array 'g_event_queue_buffer_is_issued_V') in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 4, loop 'VITIS_LOOP_278_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 914.402 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 914.445 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'commit_Pipeline_VITIS_LOOP_278_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_278_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('load' operation ('g_event_queue_buffer_is_issued_V_load') on array 'g_event_queue_buffer_is_issued_V') in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 4, loop 'VITIS_LOOP_278_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 914.820 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 914.895 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'commit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 915.031 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 915.199 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_243_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_243_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_243_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 915.363 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 915.668 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_262_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_262_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('load' operation ('g_event_queue_buffer_is_issued_V_load') on array 'g_event_queue_buffer_is_issued_V') in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_262_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 915.758 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 916.023 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_210_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_210_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_210_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 916.105 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 916.418 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_175_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_175_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_175_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 916.500 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 916.805 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 919.344 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 919.344 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_304_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_kernel_Pipeline_VITIS_LOOP_304_1' pipeline 'VITIS_LOOP_304_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_304_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 919.344 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'commit_Pipeline_VITIS_LOOP_278_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'commit_Pipeline_VITIS_LOOP_278_2' pipeline 'VITIS_LOOP_278_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'commit_Pipeline_VITIS_LOOP_278_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 920.344 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'commit_Pipeline_VITIS_LOOP_278_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'commit_Pipeline_VITIS_LOOP_278_21' pipeline 'VITIS_LOOP_278_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'commit_Pipeline_VITIS_LOOP_278_21'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 921.742 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'commit_Pipeline_VITIS_LOOP_278_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'commit_Pipeline_VITIS_LOOP_278_22' pipeline 'VITIS_LOOP_278_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'commit_Pipeline_VITIS_LOOP_278_22'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 923.039 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'commit_Pipeline_VITIS_LOOP_278_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'commit_Pipeline_VITIS_LOOP_278_23' pipeline 'VITIS_LOOP_278_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'commit_Pipeline_VITIS_LOOP_278_23'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 924.352 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'commit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'commit'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 926.055 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_243_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_kernel_Pipeline_VITIS_LOOP_243_1' pipeline 'VITIS_LOOP_243_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_243_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 927.059 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_262_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_262_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 928.113 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_210_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_kernel_Pipeline_VITIS_LOOP_210_1' pipeline 'VITIS_LOOP_210_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_210_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 929.223 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_175_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_175_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 930.223 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'event_queue_kernel/op' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'event_queue_kernel/event_r' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'event_queue_kernel/lp_id' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'event_queue_kernel/time_r' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'event_queue_kernel/result_entry' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'event_queue_kernel/success' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'event_queue_kernel' to 'ap_ctrl_chain'.
WARNING: [RTGEN 206-101] Register 'g_event_queue_size_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'g_event_queue_free_head_V' is power-on initialization.
WARNING: [RTGEN 206-101] Global array 'g_event_queue_buffer_next_V' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'g_event_queue_buffer_event_send_time_V' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'g_event_queue_buffer_event_recv_time_V' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'g_event_queue_buffer_event_data_V' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'g_event_queue_buffer_event_sender_id_V' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'g_event_queue_buffer_event_receiver_id_V' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'g_event_queue_buffer_event_is_anti_message_V' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'g_event_queue_buffer_is_issued_V' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'g_event_queue_lp_oldest_unissued_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'g_event_queue_lp_oldest_unissued_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'g_event_queue_lp_oldest_unissued_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'g_event_queue_lp_oldest_unissued_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'g_event_queue_lp_heads_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'g_event_queue_lp_heads_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'g_event_queue_lp_heads_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'g_event_queue_lp_heads_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'g_event_queue_lp_tails_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'g_event_queue_lp_tails_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'g_event_queue_lp_tails_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'g_event_queue_lp_tails_V_3' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mux_42_16_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.25 seconds; current allocated memory: 933.344 MB.
INFO: [RTMG 210-278] Implementing memory 'event_queue_kernel_g_event_queue_buffer_next_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'event_queue_kernel_g_event_queue_buffer_event_send_time_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'event_queue_kernel_g_event_queue_buffer_event_recv_time_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'event_queue_kernel_g_event_queue_buffer_event_sender_id_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'event_queue_kernel_g_event_queue_buffer_event_is_anti_message_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'event_queue_kernel_g_event_queue_buffer_is_issued_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.78 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.15 seconds; current allocated memory: 942.008 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=200MHz
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 200MHz 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 754.305 MB.
INFO: [HLS 200-10] Analyzing design file 'cpp/StateBuffer.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventQueue.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 9.86 seconds. CPU system time: 1.25 seconds. Elapsed time: 11.45 seconds; current allocated memory: 755.086 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_275_1' (cpp/EventQueue.hpp:275:27) in function 'EventQueue::commit' completely with a factor of 4 (cpp/EventQueue.hpp:272:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent()' into 'EventQueue::dequeue()' (cpp/EventQueue.hpp:203:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::enqueue(TimeWarpEvent const&)' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, EventQueueEntry&, bool&)' (cpp/EventQueue.cpp:24:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent()' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, EventQueueEntry&, bool&)' (cpp/EventQueue.cpp:24:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::dequeue()' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, EventQueueEntry&, bool&)' (cpp/EventQueue.cpp:24:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::issue(TimeWarpEvent&)' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, EventQueueEntry&, bool&)' (cpp/EventQueue.cpp:24:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::rollback(ap_int<16>, ap_int<32>)' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, EventQueueEntry&, bool&)' (cpp/EventQueue.cpp:24:0)
INFO: [HLS 214-241] Aggregating scalar variable 'result_entry' with compact=bit mode in 146-bits (cpp/EventQueue.cpp:24:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.67 seconds. CPU system time: 0.54 seconds. Elapsed time: 4.49 seconds; current allocated memory: 756.625 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 756.625 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 767.410 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 783.750 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_278_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_278_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_278_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_278_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_175_1' in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_210_1' (cpp/EventQueue.hpp:210) in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_243_1' (cpp/EventQueue.hpp:243) in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_262_2' in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_304_1' (cpp/EventQueue.hpp:306) in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'g_event_queue.lp_tails.V' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'g_event_queue.lp_oldest_unissued.V' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'g_event_queue.lp_heads.V' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'g_event_queue.lp_tails.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'g_event_queue.lp_oldest_unissued.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'g_event_queue.lp_heads.V' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/EventQueue.hpp:210:44) to (cpp/EventQueue.hpp:210:27) in function 'event_queue_kernel'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/EventQueue.hpp:243:44) to (cpp/EventQueue.hpp:243:27) in function 'event_queue_kernel'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.32 seconds; current allocated memory: 818.266 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.event.send_time.V' (cpp/EventQueue.hpp:150:33)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.is_issued.V' (cpp/EventQueue.hpp:151:37)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.hpp:152:32)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.hpp:183:40)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.hpp:188:40)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.hpp:189:35)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.hpp:228:36)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.is_issued.V' (cpp/EventQueue.hpp:258:39)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.is_issued.V' (cpp/EventQueue.hpp:309:43)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.hpp:285:43)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.send_time.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.recv_time.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.data.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.sender_id.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.receiver_id.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.is_anti_message.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.is_issued.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.next.V'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 911.422 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'event_queue_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_304_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_304_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_304_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.14 seconds; current allocated memory: 912.172 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 912.422 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'commit_Pipeline_VITIS_LOOP_278_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_278_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('load' operation ('g_event_queue_buffer_is_issued_V_load') on array 'g_event_queue_buffer_is_issued_V') in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 4, loop 'VITIS_LOOP_278_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 912.496 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 912.570 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'commit_Pipeline_VITIS_LOOP_278_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_278_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('load' operation ('g_event_queue_buffer_is_issued_V_load') on array 'g_event_queue_buffer_is_issued_V') in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 4, loop 'VITIS_LOOP_278_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 912.949 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 912.996 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'commit_Pipeline_VITIS_LOOP_278_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_278_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('load' operation ('g_event_queue_buffer_is_issued_V_load') on array 'g_event_queue_buffer_is_issued_V') in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 4, loop 'VITIS_LOOP_278_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 913.371 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 913.449 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'commit_Pipeline_VITIS_LOOP_278_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_278_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('load' operation ('g_event_queue_buffer_is_issued_V_load') on array 'g_event_queue_buffer_is_issued_V') in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 4, loop 'VITIS_LOOP_278_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 913.809 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 913.969 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'commit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 914.016 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 914.188 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_243_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_243_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_243_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 914.305 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 914.609 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_262_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_262_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('load' operation ('g_event_queue_buffer_is_issued_V_load') on array 'g_event_queue_buffer_is_issued_V') in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_262_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 914.723 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 915.020 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_210_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_210_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_210_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 915.074 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 915.383 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_175_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_175_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_175_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 915.500 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 915.754 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 918.281 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 918.281 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_304_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_kernel_Pipeline_VITIS_LOOP_304_1' pipeline 'VITIS_LOOP_304_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_304_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 918.281 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'commit_Pipeline_VITIS_LOOP_278_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'commit_Pipeline_VITIS_LOOP_278_2' pipeline 'VITIS_LOOP_278_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'commit_Pipeline_VITIS_LOOP_278_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 919.305 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'commit_Pipeline_VITIS_LOOP_278_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'commit_Pipeline_VITIS_LOOP_278_21' pipeline 'VITIS_LOOP_278_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'commit_Pipeline_VITIS_LOOP_278_21'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 920.645 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'commit_Pipeline_VITIS_LOOP_278_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'commit_Pipeline_VITIS_LOOP_278_22' pipeline 'VITIS_LOOP_278_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'commit_Pipeline_VITIS_LOOP_278_22'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 922.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'commit_Pipeline_VITIS_LOOP_278_23' 
INFO: [HLS 200-10]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=200MHz
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 200MHz 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 754.305 MB.
INFO: [HLS 200-10] Analyzing design file 'cpp/StateBuffer.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventQueue.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 9.88 seconds. CPU system time: 1.28 seconds. Elapsed time: 11.48 seconds; current allocated memory: 755.086 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_275_1' (cpp/EventQueue.hpp:275:27) in function 'EventQueue::commit' completely with a factor of 4 (cpp/EventQueue.hpp:272:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent()' into 'EventQueue::dequeue()' (cpp/EventQueue.hpp:203:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::enqueue(TimeWarpEvent const&)' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, EventQueueEntry&, bool&)' (cpp/EventQueue.cpp:24:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent()' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, EventQueueEntry&, bool&)' (cpp/EventQueue.cpp:24:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::dequeue()' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, EventQueueEntry&, bool&)' (cpp/EventQueue.cpp:24:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::issue(TimeWarpEvent&)' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, EventQueueEntry&, bool&)' (cpp/EventQueue.cpp:24:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::rollback(ap_int<16>, ap_int<32>)' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, EventQueueEntry&, bool&)' (cpp/EventQueue.cpp:24:0)
INFO: [HLS 214-241] Aggregating scalar variable 'result_entry' with compact=bit mode in 146-bits (cpp/EventQueue.cpp:24:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.76 seconds. CPU system time: 0.5 seconds. Elapsed time: 4.57 seconds; current allocated memory: 756.625 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 756.625 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 767.410 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 783.746 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_278_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_278_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_278_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_278_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_175_1' in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_210_1' (cpp/EventQueue.hpp:210) in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_243_1' (cpp/EventQueue.hpp:243) in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_262_2' in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_304_1' (cpp/EventQueue.hpp:306) in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'g_event_queue.lp_tails.V' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'g_event_queue.lp_oldest_unissued.V' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'g_event_queue.lp_heads.V' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'g_event_queue.lp_tails.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'g_event_queue.lp_oldest_unissued.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'g_event_queue.lp_heads.V' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/EventQueue.hpp:210:44) to (cpp/EventQueue.hpp:210:27) in function 'event_queue_kernel'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/EventQueue.hpp:243:44) to (cpp/EventQueue.hpp:243:27) in function 'event_queue_kernel'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.25 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.32 seconds; current allocated memory: 818.383 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.event.send_time.V' (cpp/EventQueue.hpp:150:33)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.is_issued.V' (cpp/EventQueue.hpp:151:37)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.hpp:152:32)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.hpp:183:40)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.hpp:188:40)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.hpp:189:35)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.hpp:228:36)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.is_issued.V' (cpp/EventQueue.hpp:258:39)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.is_issued.V' (cpp/EventQueue.hpp:309:43)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.hpp:285:43)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.send_time.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.recv_time.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.data.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.sender_id.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.receiver_id.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.is_anti_message.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.is_issued.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.next.V'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.19 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.25 seconds; current allocated memory: 911.426 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'event_queue_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_304_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_304_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_304_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.14 seconds; current allocated memory: 912.176 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 912.426 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'commit_Pipeline_VITIS_LOOP_278_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_278_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('load' operation ('g_event_queue_buffer_is_issued_V_load') on array 'g_event_queue_buffer_is_issued_V') in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 4, loop 'VITIS_LOOP_278_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 912.496 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 912.633 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'commit_Pipeline_VITIS_LOOP_278_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_278_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('load' operation ('g_event_queue_buffer_is_issued_V_load') on array 'g_event_queue_buffer_is_issued_V') in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 4, loop 'VITIS_LOOP_278_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 912.953 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 913.031 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'commit_Pipeline_VITIS_LOOP_278_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_278_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('load' operation ('g_event_queue_buffer_is_issued_V_load') on array 'g_event_queue_buffer_is_issued_V') in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 4, loop 'VITIS_LOOP_278_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 913.371 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 913.418 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'commit_Pipeline_VITIS_LOOP_278_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_278_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('load' operation ('g_event_queue_buffer_is_issued_V_load') on array 'g_event_queue_buffer_is_issued_V') in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 4, loop 'VITIS_LOOP_278_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 913.805 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 913.887 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'commit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 914.020 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 914.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_243_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_243_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_243_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 914.293 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 914.605 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_262_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_262_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('load' operation ('g_event_queue_buffer_is_issued_V_load') on array 'g_event_queue_buffer_is_issued_V') in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_262_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 914.719 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 915.023 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_210_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_210_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_210_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 915.074 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 915.383 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_175_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_175_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_175_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 915.562 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 915.754 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 918.277 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 918.277 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_304_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_kernel_Pipeline_VITIS_LOOP_304_1' pipeline 'VITIS_LOOP_304_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_304_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 918.277 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'commit_Pipeline_VITIS_LOOP_278_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'commit_Pipeline_VITIS_LOOP_278_2' pipeline 'VITIS_LOOP_278_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'commit_Pipeline_VITIS_LOOP_278_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 919.305 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'commit_Pipeline_VITIS_LOOP_278_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'commit_Pipeline_VITIS_LOOP_278_21' pipeline 'VITIS_LOOP_278_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'commit_Pipeline_VITIS_LOOP_278_21'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 920.645 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'commit_Pipeline_VITIS_LOOP_278_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'commit_Pipeline_VITIS_LOOP_278_22' pipeline 'VITIS_LOOP_278_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'commit_Pipeline_VITIS_LOOP_278_22'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 922.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'commit_Pipeline_VITIS_LOOP_278_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=200MHz
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 200MHz 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 754.297 MB.
INFO: [HLS 200-10] Analyzing design file 'cpp/StateBuffer.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventQueue.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 9.92 seconds. CPU system time: 1.25 seconds. Elapsed time: 11.54 seconds; current allocated memory: 755.031 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_275_1' (cpp/EventQueue.hpp:275:27) in function 'EventQueue::commit' completely with a factor of 4 (cpp/EventQueue.hpp:272:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent()' into 'EventQueue::dequeue()' (cpp/EventQueue.hpp:203:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::enqueue(TimeWarpEvent const&)' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, EventQueueEntry&, bool&)' (cpp/EventQueue.cpp:24:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent()' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, EventQueueEntry&, bool&)' (cpp/EventQueue.cpp:24:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::dequeue()' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, EventQueueEntry&, bool&)' (cpp/EventQueue.cpp:24:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::issue(TimeWarpEvent&)' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, EventQueueEntry&, bool&)' (cpp/EventQueue.cpp:24:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::commit(ap_int<32>)' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, EventQueueEntry&, bool&)' (cpp/EventQueue.cpp:24:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::rollback(ap_int<16>, ap_int<32>)' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, EventQueueEntry&, bool&)' (cpp/EventQueue.cpp:24:0)
INFO: [HLS 214-241] Aggregating scalar variable 'result_entry' with compact=bit mode in 146-bits (cpp/EventQueue.cpp:24:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.7 seconds. CPU system time: 0.5 seconds. Elapsed time: 4.53 seconds; current allocated memory: 756.586 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 756.586 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 767.836 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 783.871 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_175_1' in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_210_1' (cpp/EventQueue.hpp:210) in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_243_1' (cpp/EventQueue.hpp:243) in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_262_2' in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_278_2' in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_278_2' in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_278_2' in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_278_2' in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_303_1' (cpp/EventQueue.hpp:305) in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'g_event_queue.lp_tails.V' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'g_event_queue.lp_oldest_unissued.V' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'g_event_queue.lp_heads.V' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'g_event_queue.lp_tails.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'g_event_queue.lp_oldest_unissued.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'g_event_queue.lp_heads.V' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/EventQueue.hpp:210:44) to (cpp/EventQueue.hpp:210:27) in function 'event_queue_kernel'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/EventQueue.hpp:243:44) to (cpp/EventQueue.hpp:243:27) in function 'event_queue_kernel'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 818.996 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.event.send_time.V' (cpp/EventQueue.hpp:150:33)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.is_issued.V' (cpp/EventQueue.hpp:151:37)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.hpp:152:32)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.hpp:183:40)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.hpp:188:40)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.hpp:189:35)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.hpp:228:36)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.is_issued.V' (cpp/EventQueue.hpp:258:39)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.hpp:284:43)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.is_issued.V' (cpp/EventQueue.hpp:308:43)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.send_time.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.recv_time.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.data.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.sender_id.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.receiver_id.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.is_anti_message.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.is_issued.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.next.V'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 902.613 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'event_queue_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_303_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_303_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_303_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.13 seconds; current allocated memory: 903.285 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 903.613 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_278_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_278_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_278_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 903.672 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 903.785 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_278_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_278_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_278_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 904.004 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 904.062 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_278_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_278_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_278_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 904.305 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 904.453 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_278_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_278_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_278_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 904.746 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 904.887 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_243_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_243_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_243_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 905.020 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 905.262 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_262_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_262_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('load' operation ('g_event_queue_buffer_is_issued_V_load') on array 'g_event_queue_buffer_is_issued_V') in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_262_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 905.422 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 905.676 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_210_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_210_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_210_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 905.762 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 906.102 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_175_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_175_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_175_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 906.184 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 906.438 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 909.078 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 909.078 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_303_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_kernel_Pipeline_VITIS_LOOP_303_1' pipeline 'VITIS_LOOP_303_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_303_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 909.078 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_278_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_kernel_Pipeline_VITIS_LOOP_278_2' pipeline 'VITIS_LOOP_278_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_278_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 910.004 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_278_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_kernel_Pipeline_VITIS_LOOP_278_21' pipeline 'VITIS_LOOP_278_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_278_21'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 911.270 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_278_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_kernel_Pipeline_VITIS_LOOP_278_22' pipeline 'VITIS_LOOP_278_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_278_22'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 912.469 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_278_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_kernel_Pipeline_VITIS_LOOP_278_23' pipeline 'VITIS_LOOP_278_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_278_23'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 913.723 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_243_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_kernel_Pipeline_VITIS_LOOP_243_1' pipeline 'VITIS_LOOP_243_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_243_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 914.965 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_262_2' 
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=200MHz
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 200MHz 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 754.305 MB.
INFO: [HLS 200-10] Analyzing design file 'cpp/StateBuffer.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventQueue.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 9.9 seconds. CPU system time: 1.23 seconds. Elapsed time: 11.45 seconds; current allocated memory: 755.066 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_275_1' (cpp/EventQueue.hpp:275:27) in function 'EventQueue::commit' completely with a factor of 4 (cpp/EventQueue.hpp:272:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent()' into 'EventQueue::dequeue()' (cpp/EventQueue.hpp:203:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::enqueue(TimeWarpEvent const&)' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, EventQueueEntry&, bool&)' (cpp/EventQueue.cpp:24:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent()' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, EventQueueEntry&, bool&)' (cpp/EventQueue.cpp:24:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::dequeue()' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, EventQueueEntry&, bool&)' (cpp/EventQueue.cpp:24:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::issue(TimeWarpEvent&)' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, EventQueueEntry&, bool&)' (cpp/EventQueue.cpp:24:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::commit(ap_int<32>)' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, EventQueueEntry&, bool&)' (cpp/EventQueue.cpp:24:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::rollback(ap_int<16>, ap_int<32>)' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, EventQueueEntry&, bool&)' (cpp/EventQueue.cpp:24:0)
INFO: [HLS 214-241] Aggregating scalar variable 'result_entry' with compact=bit mode in 146-bits (cpp/EventQueue.cpp:24:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.65 seconds. CPU system time: 0.5 seconds. Elapsed time: 4.43 seconds; current allocated memory: 756.605 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 756.605 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 767.816 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 783.859 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_175_1' in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_210_1' (cpp/EventQueue.hpp:210) in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_243_1' (cpp/EventQueue.hpp:243) in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_278_2' in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_278_2' in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_278_2' in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_278_2' in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_303_1' (cpp/EventQueue.hpp:305) in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'g_event_queue.lp_tails.V' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'g_event_queue.lp_oldest_unissued.V' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'g_event_queue.lp_heads.V' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'g_event_queue.lp_tails.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'g_event_queue.lp_oldest_unissued.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'g_event_queue.lp_heads.V' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/EventQueue.hpp:210:44) to (cpp/EventQueue.hpp:210:27) in function 'event_queue_kernel'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/EventQueue.hpp:243:44) to (cpp/EventQueue.hpp:243:27) in function 'event_queue_kernel'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 818.824 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.event.send_time.V' (cpp/EventQueue.hpp:150:33)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.is_issued.V' (cpp/EventQueue.hpp:151:37)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.hpp:152:32)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.hpp:183:40)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.hpp:188:40)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.hpp:189:35)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.hpp:228:36)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.is_issued.V' (cpp/EventQueue.hpp:258:39)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.hpp:284:43)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.is_issued.V' (cpp/EventQueue.hpp:308:43)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.send_time.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.recv_time.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.data.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.sender_id.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.receiver_id.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.is_anti_message.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.is_issued.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.next.V'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 892.918 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'event_queue_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_303_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_303_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_303_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.19 seconds; current allocated memory: 893.590 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 893.918 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_278_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_278_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_278_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 893.977 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 894.070 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_278_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_278_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_278_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 894.238 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 894.379 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_278_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_278_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_278_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 894.621 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 894.770 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_278_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_278_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_278_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 895.031 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 895.262 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_243_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_243_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_243_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 895.359 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 895.598 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_210_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_210_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_210_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 895.734 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 896.047 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_175_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_175_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_175_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 896.191 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 896.465 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 899.105 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 899.105 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_303_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_kernel_Pipeline_VITIS_LOOP_303_1' pipeline 'VITIS_LOOP_303_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_303_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 899.105 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_278_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_kernel_Pipeline_VITIS_LOOP_278_2' pipeline 'VITIS_LOOP_278_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_278_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 899.988 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_278_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_kernel_Pipeline_VITIS_LOOP_278_21' pipeline 'VITIS_LOOP_278_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_278_21'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 901.242 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_278_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_kernel_Pipeline_VITIS_LOOP_278_22' pipeline 'VITIS_LOOP_278_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_278_22'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 902.512 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_278_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_kernel_Pipeline_VITIS_LOOP_278_23' pipeline 'VITIS_LOOP_278_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_278_23'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 903.719 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_243_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_kernel_Pipeline_VITIS_LOOP_243_1' pipeline 'VITIS_LOOP_243_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_243_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 904.949 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_210_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_kernel_Pipeline_VITIS_LOOP_210_1' pipeline 'VITIS_LOOP_210_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_210_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 906.230 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_175_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_175_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 907.324 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'event_queue_kernel/op' to 'ap_vld'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=200MHz
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 200MHz 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 754.305 MB.
INFO: [HLS 200-10] Analyzing design file 'cpp/StateBuffer.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventQueue.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 9.92 seconds. CPU system time: 1.3 seconds. Elapsed time: 20.63 seconds; current allocated memory: 755.066 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_279_1' (cpp/EventQueue.hpp:279:27) in function 'EventQueue::commit' completely with a factor of 4 (cpp/EventQueue.hpp:276:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent()' into 'EventQueue::dequeue()' (cpp/EventQueue.hpp:203:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::enqueue(TimeWarpEvent const&)' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, EventQueueEntry&, bool&)' (cpp/EventQueue.cpp:24:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent()' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, EventQueueEntry&, bool&)' (cpp/EventQueue.cpp:24:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::dequeue()' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, EventQueueEntry&, bool&)' (cpp/EventQueue.cpp:24:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::issue(TimeWarpEvent&)' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, EventQueueEntry&, bool&)' (cpp/EventQueue.cpp:24:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::commit(ap_int<32>)' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, EventQueueEntry&, bool&)' (cpp/EventQueue.cpp:24:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::rollback(ap_int<16>, ap_int<32>)' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, EventQueueEntry&, bool&)' (cpp/EventQueue.cpp:24:0)
INFO: [HLS 214-241] Aggregating scalar variable 'result_entry' with compact=bit mode in 146-bits (cpp/EventQueue.cpp:24:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.77 seconds. CPU system time: 0.55 seconds. Elapsed time: 15.33 seconds; current allocated memory: 756.605 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 756.605 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 767.816 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 783.855 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_175_1' in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_210_1' (cpp/EventQueue.hpp:210) in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_243_1' (cpp/EventQueue.hpp:243) in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_282_2' in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_282_2' in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_282_2' in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_282_2' in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_307_1' (cpp/EventQueue.hpp:309) in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'g_event_queue.lp_tails.V' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'g_event_queue.lp_oldest_unissued.V' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'g_event_queue.lp_heads.V' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'g_event_queue.lp_tails.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'g_event_queue.lp_oldest_unissued.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'g_event_queue.lp_heads.V' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/EventQueue.hpp:210:44) to (cpp/EventQueue.hpp:210:27) in function 'event_queue_kernel'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/EventQueue.hpp:243:44) to (cpp/EventQueue.hpp:243:27) in function 'event_queue_kernel'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.38 seconds; current allocated memory: 818.941 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.event.send_time.V' (cpp/EventQueue.hpp:150:33)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.is_issued.V' (cpp/EventQueue.hpp:151:37)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.hpp:152:32)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.hpp:183:40)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.hpp:188:40)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.hpp:189:35)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.hpp:228:36)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.is_issued.V' (cpp/EventQueue.hpp:262:39)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.hpp:288:43)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.is_issued.V' (cpp/EventQueue.hpp:312:43)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.send_time.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.recv_time.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.data.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.sender_id.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.receiver_id.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.is_anti_message.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.is_issued.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.next.V'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 892.914 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'event_queue_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_307_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_307_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_307_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.36 seconds; current allocated memory: 893.582 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 893.914 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_282_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_282_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_282_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 893.969 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 894.074 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_282_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_282_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_282_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 894.320 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 894.469 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_282_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_282_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_282_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 894.621 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 894.766 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_282_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_282_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_282_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 895.035 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 895.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_243_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_243_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_243_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 895.352 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 895.594 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_210_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_210_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_210_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 895.730 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 896.047 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_175_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_175_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_175_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 896.191 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 896.469 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 899.105 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 899.105 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_307_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_kernel_Pipeline_VITIS_LOOP_307_1' pipeline 'VITIS_LOOP_307_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_307_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 899.105 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_282_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_kernel_Pipeline_VITIS_LOOP_282_2' pipeline 'VITIS_LOOP_282_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_282_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 899.984 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_282_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_kernel_Pipeline_VITIS_LOOP_282_21' pipeline 'VITIS_LOOP_282_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_282_21'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 901.238 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_282_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_kernel_Pipeline_VITIS_LOOP_282_22' pipeline 'VITIS_LOOP_282_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_282_22'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 902.508 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_282_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_kernel_Pipeline_VITIS_LOOP_282_23' pipeline 'VITIS_LOOP_282_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_282_23'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 903.719 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_243_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_kernel_Pipeline_VITIS_LOOP_243_1' pipeline 'VITIS_LOOP_243_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_243_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 904.949 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_210_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_kernel_Pipeline_VITIS_LOOP_210_1' pipeline 'VITIS_LOOP_210_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_210_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 906.227 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_175_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_175_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 907.320 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel' 
INFO: [HLS 200-10]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=200MHz
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 200MHz 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 754.305 MB.
INFO: [HLS 200-10] Analyzing design file 'cpp/StateBuffer.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventQueue.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 9.83 seconds. CPU system time: 1.29 seconds. Elapsed time: 11.46 seconds; current allocated memory: 755.086 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_285_1' (cpp/EventQueue.hpp:285:27) in function 'EventQueue::commit' completely with a factor of 4 (cpp/EventQueue.hpp:282:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent()' into 'EventQueue::dequeue()' (cpp/EventQueue.hpp:209:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::enqueue(TimeWarpEvent const&)' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, EventQueueEntry&, bool&)' (cpp/EventQueue.cpp:24:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent()' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, EventQueueEntry&, bool&)' (cpp/EventQueue.cpp:24:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::dequeue()' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, EventQueueEntry&, bool&)' (cpp/EventQueue.cpp:24:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::issue(TimeWarpEvent&)' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, EventQueueEntry&, bool&)' (cpp/EventQueue.cpp:24:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::commit(ap_int<32>)' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, EventQueueEntry&, bool&)' (cpp/EventQueue.cpp:24:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::rollback(ap_int<16>, ap_int<32>)' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, EventQueueEntry&, bool&)' (cpp/EventQueue.cpp:24:0)
INFO: [HLS 214-241] Aggregating scalar variable 'result_entry' with compact=bit mode in 146-bits (cpp/EventQueue.cpp:24:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.63 seconds. CPU system time: 0.53 seconds. Elapsed time: 4.44 seconds; current allocated memory: 756.609 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 756.609 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 767.816 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 783.863 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_181_1' in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_216_1' (cpp/EventQueue.hpp:216) in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_249_1' (cpp/EventQueue.hpp:249) in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_288_2' in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_288_2' in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_288_2' in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_288_2' in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_313_1' (cpp/EventQueue.hpp:315) in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'g_event_queue.lp_tails.V' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'g_event_queue.lp_oldest_unissued.V' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'g_event_queue.lp_heads.V' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'g_event_queue.lp_tails.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'g_event_queue.lp_oldest_unissued.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'g_event_queue.lp_heads.V' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/EventQueue.hpp:216:44) to (cpp/EventQueue.hpp:216:27) in function 'event_queue_kernel'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/EventQueue.hpp:249:44) to (cpp/EventQueue.hpp:249:27) in function 'event_queue_kernel'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 818.824 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.event.send_time.V' (cpp/EventQueue.hpp:156:33)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.is_issued.V' (cpp/EventQueue.hpp:157:37)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.hpp:158:32)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.hpp:189:40)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.hpp:194:40)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.hpp:195:35)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.hpp:234:36)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.is_issued.V' (cpp/EventQueue.hpp:268:39)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.hpp:294:43)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.is_issued.V' (cpp/EventQueue.hpp:318:43)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.send_time.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.recv_time.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.data.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.sender_id.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.receiver_id.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.is_anti_message.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.is_issued.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.next.V'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.19 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.42 seconds; current allocated memory: 892.930 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'event_queue_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_313_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_313_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_313_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.13 seconds; current allocated memory: 893.598 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 893.930 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_288_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_288_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_288_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 893.988 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 894.078 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_288_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_288_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_288_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 894.281 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 894.387 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_288_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_288_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_288_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 894.625 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 894.773 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_288_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_288_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_288_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 895.121 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 895.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_249_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_249_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_249_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 895.352 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 895.598 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_216_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_216_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_216_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 895.750 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 896.051 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_181_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_181_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_181_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 896.195 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 896.469 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 899.109 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 899.109 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_313_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_kernel_Pipeline_VITIS_LOOP_313_1' pipeline 'VITIS_LOOP_313_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_313_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 899.109 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_288_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_kernel_Pipeline_VITIS_LOOP_288_2' pipeline 'VITIS_LOOP_288_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_288_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 899.988 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_288_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_kernel_Pipeline_VITIS_LOOP_288_21' pipeline 'VITIS_LOOP_288_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_288_21'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 901.242 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_288_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_kernel_Pipeline_VITIS_LOOP_288_22' pipeline 'VITIS_LOOP_288_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_288_22'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 902.512 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_288_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_kernel_Pipeline_VITIS_LOOP_288_23' pipeline 'VITIS_LOOP_288_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_288_23'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 903.723 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_249_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_kernel_Pipeline_VITIS_LOOP_249_1' pipeline 'VITIS_LOOP_249_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_249_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 904.953 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_216_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_kernel_Pipeline_VITIS_LOOP_216_1' pipeline 'VITIS_LOOP_216_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_216_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 906.230 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_181_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_181_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 907.340 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'event_queue_kernel/op' to 'ap_vld'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=200MHz
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 200MHz 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 754.305 MB.
INFO: [HLS 200-10] Analyzing design file 'cpp/StateBuffer.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventQueue.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 10.08 seconds. CPU system time: 1.37 seconds. Elapsed time: 22.18 seconds; current allocated memory: 755.117 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_305_1' (cpp/EventQueue.hpp:305:27) in function 'EventQueue::commit' completely with a factor of 4 (cpp/EventQueue.hpp:302:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent()' into 'EventQueue::dequeue()' (cpp/EventQueue.hpp:209:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::enqueue(TimeWarpEvent const&)' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, EventQueueEntry&, bool&)' (cpp/EventQueue.cpp:24:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent()' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, EventQueueEntry&, bool&)' (cpp/EventQueue.cpp:24:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::dequeue()' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, EventQueueEntry&, bool&)' (cpp/EventQueue.cpp:24:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::issue(TimeWarpEvent&)' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, EventQueueEntry&, bool&)' (cpp/EventQueue.cpp:24:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::commit(ap_int<32>)' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, EventQueueEntry&, bool&)' (cpp/EventQueue.cpp:24:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::rollback(ap_int<16>, ap_int<32>)' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, EventQueueEntry&, bool&)' (cpp/EventQueue.cpp:24:0)
INFO: [HLS 214-241] Aggregating scalar variable 'result_entry' with compact=bit mode in 146-bits (cpp/EventQueue.cpp:24:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.77 seconds. CPU system time: 0.58 seconds. Elapsed time: 15.01 seconds; current allocated memory: 756.609 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 756.609 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 767.824 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 783.824 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_180_1' in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_216_1' (cpp/EventQueue.hpp:216) in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_257_1' (cpp/EventQueue.hpp:257) in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_308_2' in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_308_2' in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_308_2' in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_308_2' in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_333_1' (cpp/EventQueue.hpp:335) in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'g_event_queue.lp_tails.V' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'g_event_queue.lp_oldest_unissued.V' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'g_event_queue.lp_heads.V' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'g_event_queue.lp_tails.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'g_event_queue.lp_oldest_unissued.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'g_event_queue.lp_heads.V' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/EventQueue.hpp:216:44) to (cpp/EventQueue.hpp:216:27) in function 'event_queue_kernel'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/EventQueue.hpp:257:44) to (cpp/EventQueue.hpp:257:27) in function 'event_queue_kernel'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 819.285 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.event.send_time.V' (cpp/EventQueue.hpp:158:33)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.is_issued.V' (cpp/EventQueue.hpp:159:37)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.hpp:160:32)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.hpp:188:40)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.hpp:193:40)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.hpp:194:35)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.hpp:234:36)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.is_issued.V' (cpp/EventQueue.hpp:280:39)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.hpp:314:43)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.is_issued.V' (cpp/EventQueue.hpp:338:43)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.send_time.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.recv_time.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.data.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.sender_id.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.receiver_id.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.is_anti_message.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.is_issued.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.next.V'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.21 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.26 seconds; current allocated memory: 893.863 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'event_queue_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_333_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_333_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_333_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.23 seconds; current allocated memory: 894.535 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 894.863 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_308_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_308_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_308_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 894.918 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 895.027 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_308_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_308_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_308_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 895.293 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 895.445 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_308_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_308_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_308_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 895.664 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 895.727 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_308_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_308_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_308_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 895.996 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 896.141 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_257_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_257_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_257_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 896.301 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 896.637 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_216_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_216_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_216_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 896.691 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 896.988 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_180_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_180_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_180_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 897.133 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 897.406 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 900.180 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 900.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_333_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_kernel_Pipeline_VITIS_LOOP_333_1' pipeline 'VITIS_LOOP_333_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_333_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 900.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_308_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_kernel_Pipeline_VITIS_LOOP_308_2' pipeline 'VITIS_LOOP_308_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_308_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 901.066 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_308_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_kernel_Pipeline_VITIS_LOOP_308_21' pipeline 'VITIS_LOOP_308_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_308_21'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 902.289 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_308_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_kernel_Pipeline_VITIS_LOOP_308_22' pipeline 'VITIS_LOOP_308_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_308_22'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 903.586 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_308_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_kernel_Pipeline_VITIS_LOOP_308_23' pipeline 'VITIS_LOOP_308_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_308_23'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 904.797 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_257_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_kernel_Pipeline_VITIS_LOOP_257_1' pipeline 'VITIS_LOOP_257_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_257_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 906.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_216_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_kernel_Pipeline_VITIS_LOOP_216_1' pipeline 'VITIS_LOOP_216_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_216_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 907.211 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_180_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_180_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 908.340 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel' 
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=200MHz
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 200MHz 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 754.305 MB.
INFO: [HLS 200-10] Analyzing design file 'cpp/StateBuffer.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventQueue.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 10.13 seconds. CPU system time: 1.37 seconds. Elapsed time: 21.87 seconds; current allocated memory: 755.152 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_331_1' (cpp/EventQueue.hpp:331:27) in function 'EventQueue::commit' completely with a factor of 4 (cpp/EventQueue.hpp:328:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::update_debug_info()' into 'EventQueue::enqueue(TimeWarpEvent const&)' (cpp/EventQueue.hpp:174:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent()' into 'EventQueue::dequeue()' (cpp/EventQueue.hpp:234:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::update_debug_info()' into 'EventQueue::dequeue()' (cpp/EventQueue.hpp:234:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::update_debug_info()' into 'EventQueue::issue(TimeWarpEvent&)' (cpp/EventQueue.hpp:275:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent()' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, EventQueueEntry&, bool&, DebugInfo&)' (cpp/EventQueue.cpp:25:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::issue(TimeWarpEvent&)' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, EventQueueEntry&, bool&, DebugInfo&)' (cpp/EventQueue.cpp:25:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::commit(ap_int<32>)' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, EventQueueEntry&, bool&, DebugInfo&)' (cpp/EventQueue.cpp:25:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::rollback(ap_int<16>, ap_int<32>)' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, EventQueueEntry&, bool&, DebugInfo&)' (cpp/EventQueue.cpp:25:0)
INFO: [HLS 214-241] Aggregating scalar variable 'debug_out' with compact=bit mode in 272-bits (cpp/EventQueue.cpp:25:0)
INFO: [HLS 214-241] Aggregating scalar variable 'result_entry' with compact=bit mode in 146-bits (cpp/EventQueue.cpp:25:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.93 seconds. CPU system time: 0.61 seconds. Elapsed time: 14.44 seconds; current allocated memory: 756.727 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 756.727 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.26 seconds; current allocated memory: 788.012 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.33 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.4 seconds; current allocated memory: 837.754 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_203_1' in function 'EventQueue::enqueue' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_133_1' (cpp/EventQueue.hpp:133) in function 'EventQueue::enqueue' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_241_1' (cpp/EventQueue.hpp:241) in function 'EventQueue::dequeue' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_133_1' (cpp/EventQueue.hpp:133) in function 'EventQueue::dequeue' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_282_1' (cpp/EventQueue.hpp:282) in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_133_1' (cpp/EventQueue.hpp:133) in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_334_2' in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_334_2' in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_334_2' in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_334_2' in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_359_1' (cpp/EventQueue.hpp:361) in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'g_event_queue.lp_tails.V' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'g_event_queue.lp_oldest_unissued.V' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'g_event_queue.lp_heads.V' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'g_event_queue.debug_info.lp_tails.V' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'g_event_queue.debug_info.lp_oldest_unissued.V' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'g_event_queue.debug_info.lp_heads.V' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'g_event_queue.lp_tails.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'g_event_queue.lp_oldest_unissued.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'g_event_queue.lp_heads.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'g_event_queue.debug_info.lp_tails.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'g_event_queue.debug_info.lp_oldest_unissued.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'g_event_queue.debug_info.lp_heads.V' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/EventQueue.hpp:282:44) to (cpp/EventQueue.hpp:282:27) in function 'event_queue_kernel'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/EventQueue.hpp:241:44) to (cpp/EventQueue.hpp:241:27) in function 'EventQueue::dequeue'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.56 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.69 seconds; current allocated memory: 907.863 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.is_issued.V' (cpp/EventQueue.hpp:305:39)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.hpp:340:43)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.is_issued.V' (cpp/EventQueue.hpp:364:43)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.event.send_time.V' (cpp/EventQueue.hpp:181:33)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.is_issued.V' (cpp/EventQueue.hpp:182:37)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.hpp:183:32)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.hpp:211:40)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.hpp:216:40)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.hpp:217:35)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.hpp:265:36)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.send_time.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.recv_time.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.data.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.sender_id.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.receiver_id.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.is_anti_message.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.is_issued.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.next.V'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.44 seconds; current allocated memory: 1.018 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'event_queue_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_359_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_359_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_359_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.019 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_334_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_334_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_334_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.019 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_334_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_334_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_334_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.019 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_334_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_334_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_334_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.020 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.020 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_334_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_334_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_334_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.020 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.020 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_282_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_282_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_282_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.020 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.020 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_133_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_133_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_133_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.021 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.021 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dequeue_Pipeline_VITIS_LOOP_241_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_241_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_241_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.021 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.021 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dequeue_Pipeline_VITIS_LOOP_133_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_133_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_133_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.021 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.022 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dequeue' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.023 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.023 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue_Pipeline_VITIS_LOOP_203_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_203_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_203_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.023 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.023 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue_Pipeline_VITIS_LOOP_133_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_133_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_133_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.023 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.023 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.025 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.025 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.026 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.026 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_359_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_kernel_Pipeline_VITIS_LOOP_359_1' pipeline 'VITIS_LOOP_359_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_359_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.026 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_334_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_kernel_Pipeline_VITIS_LOOP_334_2' pipeline 'VITIS_LOOP_334_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_334_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.027 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_334_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_kernel_Pipeline_VITIS_LOOP_334_21' pipeline 'VITIS_LOOP_334_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_334_21'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.029 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_334_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_kernel_Pipeline_VITIS_LOOP_334_22' pipeline 'VITIS_LOOP_334_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_334_22'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.030 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_334_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_kernel_Pipeline_VITIS_LOOP_334_23' pipeline 'VITIS_LOOP_334_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_334_23'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.031 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_282_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_kernel_Pipeline_VITIS_LOOP_282_1' pipeline 'VITIS_LOOP_282_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_282_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.032 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_133_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_42_16_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_133_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.033 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dequeue_Pipeline_VITIS_LOOP_241_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dequeue_Pipeline_VITIS_LOOP_241_1' pipeline 'VITIS_LOOP_241_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dequeue_Pipeline_VITIS_LOOP_241_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.035 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dequeue_Pipeline_VITIS_LOOP_133_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_42_16_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dequeue_Pipeline_VITIS_LOOP_133_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.036 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dequeue' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_42_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dequeue'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.038 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue_Pipeline_VITIS_LOOP_203_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue_Pipeline_VITIS_LOOP_203_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.041 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue_Pipeline_VITIS_LOOP_133_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_42_16_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue_Pipeline_VITIS_LOOP_133_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.042 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=200MHz
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 200MHz 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 754.305 MB.
INFO: [HLS 200-10] Analyzing design file 'cpp/StateBuffer.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventQueue.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 10.34 seconds. CPU system time: 1.28 seconds. Elapsed time: 12 seconds; current allocated memory: 755.152 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_331_1' (cpp/EventQueue.hpp:331:27) in function 'EventQueue::commit' completely with a factor of 4 (cpp/EventQueue.hpp:328:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::update_debug_info()' into 'EventQueue::enqueue(TimeWarpEvent const&)' (cpp/EventQueue.hpp:174:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent()' into 'EventQueue::dequeue()' (cpp/EventQueue.hpp:234:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::update_debug_info()' into 'EventQueue::dequeue()' (cpp/EventQueue.hpp:234:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::update_debug_info()' into 'EventQueue::issue(TimeWarpEvent&)' (cpp/EventQueue.hpp:275:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent()' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, EventQueueEntry&, bool&, DebugInfo&)' (cpp/EventQueue.cpp:25:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::issue(TimeWarpEvent&)' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, EventQueueEntry&, bool&, DebugInfo&)' (cpp/EventQueue.cpp:25:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::commit(ap_int<32>)' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, EventQueueEntry&, bool&, DebugInfo&)' (cpp/EventQueue.cpp:25:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::rollback(ap_int<16>, ap_int<32>)' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, EventQueueEntry&, bool&, DebugInfo&)' (cpp/EventQueue.cpp:25:0)
INFO: [HLS 214-241] Aggregating scalar variable 'debug_out' with compact=bit mode in 272-bits (cpp/EventQueue.cpp:25:0)
INFO: [HLS 214-241] Aggregating scalar variable 'result_entry' with compact=bit mode in 146-bits (cpp/EventQueue.cpp:25:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.86 seconds. CPU system time: 0.53 seconds. Elapsed time: 5.75 seconds; current allocated memory: 756.727 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 756.727 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.26 seconds; current allocated memory: 788.012 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.39 seconds; current allocated memory: 837.684 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_203_1' in function 'EventQueue::enqueue' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_133_1' (cpp/EventQueue.hpp:133) in function 'EventQueue::enqueue' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_241_1' (cpp/EventQueue.hpp:241) in function 'EventQueue::dequeue' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_133_1' (cpp/EventQueue.hpp:133) in function 'EventQueue::dequeue' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_282_1' (cpp/EventQueue.hpp:282) in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_133_1' (cpp/EventQueue.hpp:133) in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_334_2' in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_334_2' in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_334_2' in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_334_2' in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_359_1' (cpp/EventQueue.hpp:361) in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'g_event_queue.lp_tails.V' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'g_event_queue.lp_oldest_unissued.V' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'g_event_queue.lp_heads.V' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'g_event_queue.debug_info.lp_tails.V' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'g_event_queue.debug_info.lp_oldest_unissued.V' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'g_event_queue.debug_info.lp_heads.V' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'g_event_queue.lp_tails.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'g_event_queue.lp_oldest_unissued.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'g_event_queue.lp_heads.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'g_event_queue.debug_info.lp_tails.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'g_event_queue.debug_info.lp_oldest_unissued.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'g_event_queue.debug_info.lp_heads.V' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/EventQueue.hpp:282:44) to (cpp/EventQueue.hpp:282:27) in function 'event_queue_kernel'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/EventQueue.hpp:241:44) to (cpp/EventQueue.hpp:241:27) in function 'EventQueue::dequeue'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.55 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.67 seconds; current allocated memory: 907.656 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.is_issued.V' (cpp/EventQueue.hpp:305:39)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.hpp:340:43)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.is_issued.V' (cpp/EventQueue.hpp:364:43)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.event.send_time.V' (cpp/EventQueue.hpp:181:33)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.is_issued.V' (cpp/EventQueue.hpp:182:37)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.hpp:183:32)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.hpp:211:40)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.hpp:216:40)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.hpp:217:35)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.hpp:265:36)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.send_time.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.recv_time.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.data.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.sender_id.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.receiver_id.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.is_anti_message.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.is_issued.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.next.V'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.36 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.44 seconds; current allocated memory: 1.018 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'event_queue_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_359_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_359_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_359_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.019 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_334_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_334_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_334_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.019 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_334_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_334_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_334_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.019 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_334_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_334_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_334_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.019 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.020 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_334_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_334_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_334_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.020 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.020 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_282_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_282_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_282_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.020 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.020 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_133_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_133_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_133_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.021 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.021 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dequeue_Pipeline_VITIS_LOOP_241_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_241_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_241_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.021 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.021 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dequeue_Pipeline_VITIS_LOOP_133_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_133_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_133_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.021 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.022 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dequeue' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.023 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.023 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue_Pipeline_VITIS_LOOP_203_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_203_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_203_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.023 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.023 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue_Pipeline_VITIS_LOOP_133_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_133_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_133_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.023 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.023 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.025 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.025 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.026 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.026 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_359_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_kernel_Pipeline_VITIS_LOOP_359_1' pipeline 'VITIS_LOOP_359_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_359_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.026 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_334_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_kernel_Pipeline_VITIS_LOOP_334_2' pipeline 'VITIS_LOOP_334_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_334_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.027 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_334_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_kernel_Pipeline_VITIS_LOOP_334_21' pipeline 'VITIS_LOOP_334_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_334_21'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.029 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_334_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_kernel_Pipeline_VITIS_LOOP_334_22' pipeline 'VITIS_LOOP_334_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_334_22'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.030 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_334_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_kernel_Pipeline_VITIS_LOOP_334_23' pipeline 'VITIS_LOOP_334_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_334_23'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.031 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_282_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_kernel_Pipeline_VITIS_LOOP_282_1' pipeline 'VITIS_LOOP_282_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_282_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.032 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_133_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_42_16_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_133_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.033 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dequeue_Pipeline_VITIS_LOOP_241_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dequeue_Pipeline_VITIS_LOOP_241_1' pipeline 'VITIS_LOOP_241_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dequeue_Pipeline_VITIS_LOOP_241_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.035 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dequeue_Pipeline_VITIS_LOOP_133_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_42_16_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dequeue_Pipeline_VITIS_LOOP_133_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.036 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dequeue' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_42_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dequeue'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.038 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue_Pipeline_VITIS_LOOP_203_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue_Pipeline_VITIS_LOOP_203_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.041 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue_Pipeline_VITIS_LOOP_133_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_42_16_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue_Pipeline_VITIS_LOOP_133_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.042 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=200MHz
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 200MHz 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 754.305 MB.
INFO: [HLS 200-10] Analyzing design file 'cpp/StateBuffer.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventQueue.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 10.08 seconds. CPU system time: 1.24 seconds. Elapsed time: 11.71 seconds; current allocated memory: 755.152 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_339_1' (cpp/EventQueue.hpp:339:27) in function 'EventQueue::commit' completely with a factor of 4 (cpp/EventQueue.hpp:336:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::update_debug_info()' into 'EventQueue::enqueue(TimeWarpEvent const&)' (cpp/EventQueue.hpp:174:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent()' into 'EventQueue::dequeue()' (cpp/EventQueue.hpp:242:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::update_debug_info()' into 'EventQueue::dequeue()' (cpp/EventQueue.hpp:242:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::update_debug_info()' into 'EventQueue::issue(TimeWarpEvent&)' (cpp/EventQueue.hpp:283:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent()' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, EventQueueEntry&, bool&, DebugInfo&)' (cpp/EventQueue.cpp:25:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::issue(TimeWarpEvent&)' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, EventQueueEntry&, bool&, DebugInfo&)' (cpp/EventQueue.cpp:25:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::commit(ap_int<32>)' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, EventQueueEntry&, bool&, DebugInfo&)' (cpp/EventQueue.cpp:25:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::rollback(ap_int<16>, ap_int<32>)' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, EventQueueEntry&, bool&, DebugInfo&)' (cpp/EventQueue.cpp:25:0)
INFO: [HLS 214-241] Aggregating scalar variable 'debug_out' with compact=bit mode in 272-bits (cpp/EventQueue.cpp:25:0)
INFO: [HLS 214-241] Aggregating scalar variable 'result_entry' with compact=bit mode in 146-bits (cpp/EventQueue.cpp:25:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.77 seconds. CPU system time: 0.58 seconds. Elapsed time: 5.7 seconds; current allocated memory: 756.727 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 756.727 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.26 seconds; current allocated memory: 788.020 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.32 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.39 seconds; current allocated memory: 837.699 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_209_1' in function 'EventQueue::enqueue' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_133_1' (cpp/EventQueue.hpp:133) in function 'EventQueue::enqueue' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_249_1' (cpp/EventQueue.hpp:249) in function 'EventQueue::dequeue' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_133_1' (cpp/EventQueue.hpp:133) in function 'EventQueue::dequeue' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_290_1' (cpp/EventQueue.hpp:290) in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_133_1' (cpp/EventQueue.hpp:133) in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_342_2' in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_342_2' in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_342_2' in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_342_2' in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_367_1' (cpp/EventQueue.hpp:369) in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'g_event_queue.lp_tails.V' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'g_event_queue.lp_oldest_unissued.V' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'g_event_queue.lp_heads.V' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'g_event_queue.debug_info.lp_tails.V' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'g_event_queue.debug_info.lp_oldest_unissued.V' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'g_event_queue.debug_info.lp_heads.V' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'g_event_queue.lp_tails.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'g_event_queue.lp_oldest_unissued.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'g_event_queue.lp_heads.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'g_event_queue.debug_info.lp_tails.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'g_event_queue.debug_info.lp_oldest_unissued.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'g_event_queue.debug_info.lp_heads.V' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/EventQueue.hpp:290:44) to (cpp/EventQueue.hpp:290:27) in function 'event_queue_kernel'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/EventQueue.hpp:249:44) to (cpp/EventQueue.hpp:249:27) in function 'EventQueue::dequeue'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.55 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.71 seconds; current allocated memory: 907.691 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.is_issued.V' (cpp/EventQueue.hpp:313:39)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.hpp:348:43)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.is_issued.V' (cpp/EventQueue.hpp:372:43)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.event.send_time.V' (cpp/EventQueue.hpp:181:33)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.is_issued.V' (cpp/EventQueue.hpp:182:37)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.hpp:183:32)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.hpp:219:40)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.hpp:224:40)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.hpp:225:35)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.hpp:273:36)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.send_time.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.recv_time.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.data.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.sender_id.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.receiver_id.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.is_anti_message.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.is_issued.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.next.V'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.37 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.45 seconds; current allocated memory: 1.018 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'event_queue_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_367_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_367_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_367_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.019 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_342_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_342_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_342_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.019 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_342_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_342_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_342_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.019 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_342_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_342_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_342_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.020 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.020 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_342_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_342_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_342_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.020 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.020 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_290_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_290_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_290_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.020 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.020 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_133_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_133_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_133_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.021 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.021 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dequeue_Pipeline_VITIS_LOOP_249_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_249_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_249_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.021 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.021 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dequeue_Pipeline_VITIS_LOOP_133_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_133_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_133_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.022 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.022 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dequeue' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.023 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.023 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue_Pipeline_VITIS_LOOP_209_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_209_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1081')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_209_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.023 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.023 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue_Pipeline_VITIS_LOOP_133_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_133_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_133_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.023 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.024 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.025 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.025 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.026 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.026 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_367_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_kernel_Pipeline_VITIS_LOOP_367_1' pipeline 'VITIS_LOOP_367_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_367_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.026 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_342_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_kernel_Pipeline_VITIS_LOOP_342_2' pipeline 'VITIS_LOOP_342_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_342_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.028 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_342_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_kernel_Pipeline_VITIS_LOOP_342_21' pipeline 'VITIS_LOOP_342_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_342_21'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.029 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_342_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_kernel_Pipeline_VITIS_LOOP_342_22' pipeline 'VITIS_LOOP_342_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_342_22'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.030 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_342_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_kernel_Pipeline_VITIS_LOOP_342_23' pipeline 'VITIS_LOOP_342_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_342_23'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.031 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_290_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_kernel_Pipeline_VITIS_LOOP_290_1' pipeline 'VITIS_LOOP_290_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_290_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.032 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_133_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_42_16_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_133_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.034 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dequeue_Pipeline_VITIS_LOOP_249_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dequeue_Pipeline_VITIS_LOOP_249_1' pipeline 'VITIS_LOOP_249_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dequeue_Pipeline_VITIS_LOOP_249_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.035 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dequeue_Pipeline_VITIS_LOOP_133_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_42_16_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dequeue_Pipeline_VITIS_LOOP_133_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.036 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dequeue' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_42_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dequeue'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.038 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue_Pipeline_VITIS_LOOP_209_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue_Pipeline_VITIS_LOOP_209_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.041 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue_Pipeline_VITIS_LOOP_133_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_42_16_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue_Pipeline_VITIS_LOOP_133_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.042 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=200MHz
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 200MHz 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 754.305 MB.
INFO: [HLS 200-10] Analyzing design file 'cpp/StateBuffer.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventQueue.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 10.02 seconds. CPU system time: 1.25 seconds. Elapsed time: 11.59 seconds; current allocated memory: 755.152 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_331_1' (cpp/EventQueue.hpp:331:27) in function 'EventQueue::commit' completely with a factor of 4 (cpp/EventQueue.hpp:328:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::update_debug_info()' into 'EventQueue::enqueue(TimeWarpEvent const&)' (cpp/EventQueue.hpp:174:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent()' into 'EventQueue::dequeue()' (cpp/EventQueue.hpp:234:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::update_debug_info()' into 'EventQueue::dequeue()' (cpp/EventQueue.hpp:234:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::update_debug_info()' into 'EventQueue::issue(TimeWarpEvent&)' (cpp/EventQueue.hpp:275:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent()' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, EventQueueEntry&, bool&, DebugInfo&)' (cpp/EventQueue.cpp:25:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::issue(TimeWarpEvent&)' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, EventQueueEntry&, bool&, DebugInfo&)' (cpp/EventQueue.cpp:25:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::commit(ap_int<32>)' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, EventQueueEntry&, bool&, DebugInfo&)' (cpp/EventQueue.cpp:25:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::rollback(ap_int<16>, ap_int<32>)' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, EventQueueEntry&, bool&, DebugInfo&)' (cpp/EventQueue.cpp:25:0)
INFO: [HLS 214-241] Aggregating scalar variable 'debug_out' with compact=bit mode in 272-bits (cpp/EventQueue.cpp:25:0)
INFO: [HLS 214-241] Aggregating scalar variable 'result_entry' with compact=bit mode in 146-bits (cpp/EventQueue.cpp:25:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.7 seconds. CPU system time: 0.56 seconds. Elapsed time: 5.65 seconds; current allocated memory: 756.727 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 756.727 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.26 seconds; current allocated memory: 788.012 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.33 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.4 seconds; current allocated memory: 837.676 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_203_1' in function 'EventQueue::enqueue' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_133_1' (cpp/EventQueue.hpp:133) in function 'EventQueue::enqueue' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_241_1' (cpp/EventQueue.hpp:241) in function 'EventQueue::dequeue' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_133_1' (cpp/EventQueue.hpp:133) in function 'EventQueue::dequeue' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_282_1' (cpp/EventQueue.hpp:282) in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_133_1' (cpp/EventQueue.hpp:133) in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_334_2' in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_334_2' in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_334_2' in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_334_2' in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_359_1' (cpp/EventQueue.hpp:361) in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'g_event_queue.lp_tails.V' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'g_event_queue.lp_oldest_unissued.V' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'g_event_queue.lp_heads.V' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'g_event_queue.debug_info.lp_tails.V' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'g_event_queue.debug_info.lp_oldest_unissued.V' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'g_event_queue.debug_info.lp_heads.V' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'g_event_queue.lp_tails.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'g_event_queue.lp_oldest_unissued.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'g_event_queue.lp_heads.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'g_event_queue.debug_info.lp_tails.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'g_event_queue.debug_info.lp_oldest_unissued.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'g_event_queue.debug_info.lp_heads.V' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/EventQueue.hpp:282:44) to (cpp/EventQueue.hpp:282:27) in function 'event_queue_kernel'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/EventQueue.hpp:241:44) to (cpp/EventQueue.hpp:241:27) in function 'EventQueue::dequeue'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.56 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.68 seconds; current allocated memory: 906.398 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.is_issued.V' (cpp/EventQueue.hpp:305:39)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.hpp:340:43)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.is_issued.V' (cpp/EventQueue.hpp:364:43)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.event.send_time.V' (cpp/EventQueue.hpp:181:33)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.is_issued.V' (cpp/EventQueue.hpp:182:37)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.hpp:183:32)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.hpp:211:40)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.hpp:216:40)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.hpp:217:35)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.hpp:265:36)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.send_time.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.recv_time.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.data.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.sender_id.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.receiver_id.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.is_anti_message.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.is_issued.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.next.V'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.4 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.48 seconds; current allocated memory: 1.018 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'event_queue_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_359_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_359_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_359_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.019 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_334_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_334_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_334_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.019 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_334_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_334_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_334_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.019 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_334_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_334_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_334_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.020 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.020 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_334_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_334_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_334_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.020 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.020 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_282_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_282_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_282_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.020 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.020 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_133_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_133_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_133_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.021 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.021 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dequeue_Pipeline_VITIS_LOOP_241_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_241_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_241_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.021 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.021 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dequeue_Pipeline_VITIS_LOOP_133_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_133_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_133_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.021 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.022 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dequeue' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.023 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.023 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue_Pipeline_VITIS_LOOP_203_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_203_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_203_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.023 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.023 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue_Pipeline_VITIS_LOOP_133_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_133_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_133_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.023 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.023 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.025 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.025 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.026 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.026 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_359_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_kernel_Pipeline_VITIS_LOOP_359_1' pipeline 'VITIS_LOOP_359_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_359_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.026 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_334_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_kernel_Pipeline_VITIS_LOOP_334_2' pipeline 'VITIS_LOOP_334_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_334_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.027 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_334_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_kernel_Pipeline_VITIS_LOOP_334_21' pipeline 'VITIS_LOOP_334_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_334_21'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.029 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_334_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_kernel_Pipeline_VITIS_LOOP_334_22' pipeline 'VITIS_LOOP_334_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_334_22'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.030 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_334_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_kernel_Pipeline_VITIS_LOOP_334_23' pipeline 'VITIS_LOOP_334_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_334_23'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.031 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_282_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_kernel_Pipeline_VITIS_LOOP_282_1' pipeline 'VITIS_LOOP_282_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_282_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.032 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_133_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_42_16_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_133_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.033 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dequeue_Pipeline_VITIS_LOOP_241_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dequeue_Pipeline_VITIS_LOOP_241_1' pipeline 'VITIS_LOOP_241_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dequeue_Pipeline_VITIS_LOOP_241_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.035 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dequeue_Pipeline_VITIS_LOOP_133_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_42_16_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dequeue_Pipeline_VITIS_LOOP_133_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.036 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dequeue' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_42_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dequeue'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.038 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue_Pipeline_VITIS_LOOP_203_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue_Pipeline_VITIS_LOOP_203_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.041 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue_Pipeline_VITIS_LOOP_133_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_42_16_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue_Pipeline_VITIS_LOOP_133_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.042 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=200MHz
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 200MHz 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 754.305 MB.
INFO: [HLS 200-10] Analyzing design file 'cpp/StateBuffer.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventQueue.cpp' ... 
WARNING: [HLS 207-5558] Only for/while/do support the pipeline  pragma (cpp/EventQueue.hpp:206:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 10.18 seconds. CPU system time: 1.27 seconds. Elapsed time: 11.78 seconds; current allocated memory: 755.152 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_335_1' (cpp/EventQueue.hpp:335:27) in function 'EventQueue::commit' completely with a factor of 4 (cpp/EventQueue.hpp:332:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::update_debug_info()' into 'EventQueue::enqueue(TimeWarpEvent const&)' (cpp/EventQueue.hpp:177:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent()' into 'EventQueue::dequeue()' (cpp/EventQueue.hpp:238:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::update_debug_info()' into 'EventQueue::dequeue()' (cpp/EventQueue.hpp:238:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::update_debug_info()' into 'EventQueue::issue(TimeWarpEvent&)' (cpp/EventQueue.hpp:279:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent()' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, EventQueueEntry&, bool&, DebugInfo&)' (cpp/EventQueue.cpp:25:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::issue(TimeWarpEvent&)' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, EventQueueEntry&, bool&, DebugInfo&)' (cpp/EventQueue.cpp:25:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::commit(ap_int<32>)' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, EventQueueEntry&, bool&, DebugInfo&)' (cpp/EventQueue.cpp:25:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::rollback(ap_int<16>, ap_int<32>)' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, EventQueueEntry&, bool&, DebugInfo&)' (cpp/EventQueue.cpp:25:0)
INFO: [HLS 214-241] Aggregating scalar variable 'debug_out' with compact=bit mode in 272-bits (cpp/EventQueue.cpp:25:0)
INFO: [HLS 214-241] Aggregating scalar variable 'result_entry' with compact=bit mode in 146-bits (cpp/EventQueue.cpp:25:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.81 seconds. CPU system time: 0.57 seconds. Elapsed time: 5.74 seconds; current allocated memory: 756.848 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 756.848 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.27 seconds; current allocated memory: 788.125 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.34 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.4 seconds; current allocated memory: 836.316 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_207_1' in function 'EventQueue::enqueue' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_135_1' (cpp/EventQueue.hpp:135) in function 'EventQueue::enqueue' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_245_1' (cpp/EventQueue.hpp:245) in function 'EventQueue::dequeue' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_135_1' (cpp/EventQueue.hpp:135) in function 'EventQueue::dequeue' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_286_1' (cpp/EventQueue.hpp:286) in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_135_1' (cpp/EventQueue.hpp:135) in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_338_2' in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_338_2' in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_338_2' in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_338_2' in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_363_1' (cpp/EventQueue.hpp:365) in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'g_event_queue.lp_tails.V' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'g_event_queue.lp_oldest_unissued.V' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'g_event_queue.lp_heads.V' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'g_event_queue.debug_info.lp_tails.V' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'g_event_queue.debug_info.lp_oldest_unissued.V' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'g_event_queue.debug_info.lp_heads.V' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'g_event_queue.lp_tails.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'g_event_queue.lp_oldest_unissued.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'g_event_queue.lp_heads.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'g_event_queue.debug_info.lp_tails.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'g_event_queue.debug_info.lp_oldest_unissued.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'g_event_queue.debug_info.lp_heads.V' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/EventQueue.hpp:286:44) to (cpp/EventQueue.hpp:286:27) in function 'event_queue_kernel'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/EventQueue.hpp:245:44) to (cpp/EventQueue.hpp:245:27) in function 'EventQueue::dequeue'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.54 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.66 seconds; current allocated memory: 907.785 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.is_issued.V' (cpp/EventQueue.hpp:309:39)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.hpp:344:43)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.is_issued.V' (cpp/EventQueue.hpp:368:43)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.event.send_time.V' (cpp/EventQueue.hpp:184:33)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.is_issued.V' (cpp/EventQueue.hpp:185:37)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.hpp:186:32)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.hpp:215:40)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.hpp:220:40)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.hpp:221:35)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.hpp:269:36)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.send_time.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.recv_time.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.data.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.sender_id.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.receiver_id.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.is_anti_message.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.is_issued.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.next.V'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.38 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.45 seconds; current allocated memory: 1.018 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'event_queue_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_363_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_363_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_363_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.019 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_338_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_338_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_338_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.019 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_338_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_338_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_338_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.019 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_338_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_338_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_338_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.019 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.020 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_338_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_338_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_338_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.020 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.020 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_286_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_286_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_286_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.020 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.020 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_135_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_135_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_135_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.021 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.021 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dequeue_Pipeline_VITIS_LOOP_245_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_245_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_245_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.021 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.021 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dequeue_Pipeline_VITIS_LOOP_135_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_135_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_135_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.022 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.022 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dequeue' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.023 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.023 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue_Pipeline_VITIS_LOOP_207_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_207_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_207_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.023 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.023 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue_Pipeline_VITIS_LOOP_135_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_135_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_135_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.023 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.023 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.025 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.025 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.026 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.026 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_363_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_kernel_Pipeline_VITIS_LOOP_363_1' pipeline 'VITIS_LOOP_363_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_363_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.026 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_338_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_kernel_Pipeline_VITIS_LOOP_338_2' pipeline 'VITIS_LOOP_338_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_338_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.027 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_338_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_kernel_Pipeline_VITIS_LOOP_338_21' pipeline 'VITIS_LOOP_338_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_338_21'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.029 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_338_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_kernel_Pipeline_VITIS_LOOP_338_22' pipeline 'VITIS_LOOP_338_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_338_22'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.030 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_338_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_kernel_Pipeline_VITIS_LOOP_338_23' pipeline 'VITIS_LOOP_338_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_338_23'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.031 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_286_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_kernel_Pipeline_VITIS_LOOP_286_1' pipeline 'VITIS_LOOP_286_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_286_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.032 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_135_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_42_16_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_135_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.033 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dequeue_Pipeline_VITIS_LOOP_245_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dequeue_Pipeline_VITIS_LOOP_245_1' pipeline 'VITIS_LOOP_245_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dequeue_Pipeline_VITIS_LOOP_245_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.035 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dequeue_Pipeline_VITIS_LOOP_135_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_42_16_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dequeue_Pipeline_VITIS_LOOP_135_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.036 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dequeue' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_42_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dequeue'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.038 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue_Pipeline_VITIS_LOOP_207_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue_Pipeline_VITIS_LOOP_207_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.041 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue_Pipeline_VITIS_LOOP_135_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_42_16_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue_Pipeline_VITIS_LOOP_135_1'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=200MHz
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 200MHz 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 754.305 MB.
INFO: [HLS 200-10] Analyzing design file 'cpp/StateBuffer.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventQueue.cpp' ... 
WARNING: [HLS 207-5558] Only for/while/do support the pipeline  pragma (cpp/EventQueue.hpp:206:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 10.03 seconds. CPU system time: 1.25 seconds. Elapsed time: 11.62 seconds; current allocated memory: 755.152 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_336_1' (cpp/EventQueue.hpp:336:27) in function 'EventQueue::commit' completely with a factor of 4 (cpp/EventQueue.hpp:333:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::update_debug_info()' into 'EventQueue::enqueue(TimeWarpEvent const&)' (cpp/EventQueue.hpp:177:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent()' into 'EventQueue::dequeue()' (cpp/EventQueue.hpp:239:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::update_debug_info()' into 'EventQueue::dequeue()' (cpp/EventQueue.hpp:239:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::update_debug_info()' into 'EventQueue::issue(TimeWarpEvent&)' (cpp/EventQueue.hpp:280:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent()' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, EventQueueEntry&, bool&, DebugInfo&)' (cpp/EventQueue.cpp:25:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::issue(TimeWarpEvent&)' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, EventQueueEntry&, bool&, DebugInfo&)' (cpp/EventQueue.cpp:25:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::commit(ap_int<32>)' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, EventQueueEntry&, bool&, DebugInfo&)' (cpp/EventQueue.cpp:25:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::rollback(ap_int<16>, ap_int<32>)' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, EventQueueEntry&, bool&, DebugInfo&)' (cpp/EventQueue.cpp:25:0)
INFO: [HLS 214-241] Aggregating scalar variable 'debug_out' with compact=bit mode in 272-bits (cpp/EventQueue.cpp:25:0)
INFO: [HLS 214-241] Aggregating scalar variable 'result_entry' with compact=bit mode in 146-bits (cpp/EventQueue.cpp:25:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.74 seconds. CPU system time: 0.56 seconds. Elapsed time: 5.66 seconds; current allocated memory: 756.863 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 756.863 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 788.145 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.33 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.39 seconds; current allocated memory: 837.883 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_135_1' (cpp/EventQueue.hpp:135) in function 'EventQueue::enqueue' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_246_1' (cpp/EventQueue.hpp:246) in function 'EventQueue::dequeue' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_135_1' (cpp/EventQueue.hpp:135) in function 'EventQueue::dequeue' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_287_1' (cpp/EventQueue.hpp:287) in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_135_1' (cpp/EventQueue.hpp:135) in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_339_2' in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_339_2' in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_339_2' in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_339_2' in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_364_1' (cpp/EventQueue.hpp:366) in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'g_event_queue.lp_tails.V' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'g_event_queue.lp_oldest_unissued.V' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'g_event_queue.lp_heads.V' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'g_event_queue.debug_info.lp_tails.V' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'g_event_queue.debug_info.lp_oldest_unissued.V' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'g_event_queue.debug_info.lp_heads.V' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'g_event_queue.lp_tails.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'g_event_queue.lp_oldest_unissued.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'g_event_queue.lp_heads.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'g_event_queue.debug_info.lp_tails.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'g_event_queue.debug_info.lp_oldest_unissued.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'g_event_queue.debug_info.lp_heads.V' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/EventQueue.hpp:287:44) to (cpp/EventQueue.hpp:287:27) in function 'event_queue_kernel'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/EventQueue.hpp:246:44) to (cpp/EventQueue.hpp:246:27) in function 'EventQueue::dequeue'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.56 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.67 seconds; current allocated memory: 907.852 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.is_issued.V' (cpp/EventQueue.hpp:310:39)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.hpp:345:43)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.is_issued.V' (cpp/EventQueue.hpp:369:43)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.event.send_time.V' (cpp/EventQueue.hpp:184:33)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.is_issued.V' (cpp/EventQueue.hpp:185:37)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.hpp:186:32)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.hpp:216:40)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.hpp:221:40)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.hpp:222:35)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.hpp:270:36)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.send_time.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.recv_time.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.data.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.sender_id.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.receiver_id.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.is_anti_message.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.is_issued.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.next.V'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.38 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.45 seconds; current allocated memory: 1.009 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'event_queue_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_364_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_364_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_364_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.009 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.010 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_339_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_339_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_339_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.010 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.010 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_339_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_339_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_339_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.010 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.010 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_339_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_339_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_339_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.010 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.010 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_339_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_339_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_339_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.010 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.011 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_287_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_287_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_287_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.011 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.011 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_135_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_135_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_135_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.011 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.011 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dequeue_Pipeline_VITIS_LOOP_246_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_246_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_246_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.012 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.012 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dequeue_Pipeline_VITIS_LOOP_135_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_135_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_135_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.012 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.012 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dequeue' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.013 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.013 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue_Pipeline_VITIS_LOOP_135_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_135_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_135_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.013 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.014 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.015 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.015 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.016 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.016 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_364_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_kernel_Pipeline_VITIS_LOOP_364_1' pipeline 'VITIS_LOOP_364_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_364_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 1.016 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_339_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_kernel_Pipeline_VITIS_LOOP_339_2' pipeline 'VITIS_LOOP_339_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_339_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.018 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_339_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_kernel_Pipeline_VITIS_LOOP_339_21' pipeline 'VITIS_LOOP_339_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_339_21'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_339_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_kernel_Pipeline_VITIS_LOOP_339_22' pipeline 'VITIS_LOOP_339_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_339_22'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.020 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_339_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_kernel_Pipeline_VITIS_LOOP_339_23' pipeline 'VITIS_LOOP_339_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_339_23'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.021 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_287_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_kernel_Pipeline_VITIS_LOOP_287_1' pipeline 'VITIS_LOOP_287_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_287_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.022 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_135_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_42_16_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_135_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.024 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dequeue_Pipeline_VITIS_LOOP_246_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dequeue_Pipeline_VITIS_LOOP_246_1' pipeline 'VITIS_LOOP_246_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dequeue_Pipeline_VITIS_LOOP_246_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.025 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dequeue_Pipeline_VITIS_LOOP_135_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_42_16_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dequeue_Pipeline_VITIS_LOOP_135_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.026 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dequeue' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_42_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dequeue'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.028 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue_Pipeline_VITIS_LOOP_135_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_42_16_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue_Pipeline_VITIS_LOOP_135_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.031 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_42_16_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.033 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'event_queue_kernel/op' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'event_queue_kernel/event_r' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'event_queue_kernel/lp_id' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'event_queue_kernel/time_r' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'event_queue_kernel/result_entry' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'event_queue_kernel/success' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'event_queue_kernel/debug_out' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'event_queue_kernel' to 'ap_ctrl_chain'.
WARNING: [RTGEN 206-101] Register 'g_event_queue_size_V' is power-on initialization.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=200MHz
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 200MHz 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 754.305 MB.
INFO: [HLS 200-10] Analyzing design file 'cpp/StateBuffer.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventQueue.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 9.92 seconds. CPU system time: 1.25 seconds. Elapsed time: 12.05 seconds; current allocated memory: 755.117 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_302_1' (cpp/EventQueue.hpp:302:27) in function 'EventQueue::commit' completely with a factor of 4 (cpp/EventQueue.hpp:299:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent()' into 'EventQueue::dequeue()' (cpp/EventQueue.hpp:222:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::enqueue(TimeWarpEvent const&)' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, EventQueueEntry&, bool&)' (cpp/EventQueue.cpp:24:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent()' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, EventQueueEntry&, bool&)' (cpp/EventQueue.cpp:24:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::dequeue()' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, EventQueueEntry&, bool&)' (cpp/EventQueue.cpp:24:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::issue(TimeWarpEvent&)' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, EventQueueEntry&, bool&)' (cpp/EventQueue.cpp:24:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::commit(ap_int<32>)' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, EventQueueEntry&, bool&)' (cpp/EventQueue.cpp:24:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::rollback(ap_int<16>, ap_int<32>)' into 'event_queue_kernel(ap_uint<3>, TimeWarpEvent, ap_int<16>, ap_int<32>, EventQueueEntry&, bool&)' (cpp/EventQueue.cpp:24:0)
INFO: [HLS 214-241] Aggregating scalar variable 'result_entry' with compact=bit mode in 146-bits (cpp/EventQueue.cpp:24:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.69 seconds. CPU system time: 0.48 seconds. Elapsed time: 4.54 seconds; current allocated memory: 756.625 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 756.625 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 767.840 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 783.844 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_229_1' (cpp/EventQueue.hpp:229) in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_269_1' (cpp/EventQueue.hpp:269) in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_305_2' in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_305_2' in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_305_2' in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_305_2' in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_330_1' (cpp/EventQueue.hpp:332) in function 'event_queue_kernel' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'g_event_queue.lp_tails.V' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'g_event_queue.lp_oldest_unissued.V' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'g_event_queue.lp_heads.V' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'g_event_queue.lp_tails.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'g_event_queue.lp_oldest_unissued.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'g_event_queue.lp_heads.V' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/EventQueue.hpp:229:44) to (cpp/EventQueue.hpp:229:27) in function 'event_queue_kernel'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/EventQueue.hpp:269:44) to (cpp/EventQueue.hpp:269:27) in function 'event_queue_kernel'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 818.875 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.event.send_time.V' (cpp/EventQueue.hpp:169:33)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.is_issued.V' (cpp/EventQueue.hpp:170:37)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.hpp:171:32)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.hpp:200:40)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.hpp:205:40)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.hpp:206:35)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.hpp:253:36)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.is_issued.V' (cpp/EventQueue.hpp:288:39)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.next.V' (cpp/EventQueue.hpp:311:43)
INFO: [HLS 200-472] Inferring partial write operation for 'g_event_queue.buffer.is_issued.V' (cpp/EventQueue.hpp:335:43)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.send_time.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.recv_time.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.data.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.sender_id.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.receiver_id.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.event.is_anti_message.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.is_issued.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'g_event_queue.buffer.next.V'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.19 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.24 seconds; current allocated memory: 883.449 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'event_queue_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_330_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_330_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_330_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.13 seconds; current allocated memory: 884.121 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 884.449 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_305_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_305_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_305_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 884.504 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 884.586 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_305_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_305_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_305_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 884.852 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 884.914 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_305_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_305_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_305_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 885.266 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 885.418 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_305_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_305_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_305_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 885.555 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 885.695 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_269_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_269_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_269_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 885.871 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 886.117 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel_Pipeline_VITIS_LOOP_229_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_229_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_229_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 886.254 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 886.504 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 889.609 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 889.609 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_330_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_kernel_Pipeline_VITIS_LOOP_330_1' pipeline 'VITIS_LOOP_330_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_330_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 889.609 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_305_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_kernel_Pipeline_VITIS_LOOP_305_2' pipeline 'VITIS_LOOP_305_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_305_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 890.426 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_305_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_kernel_Pipeline_VITIS_LOOP_305_21' pipeline 'VITIS_LOOP_305_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_305_21'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 891.645 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_305_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_kernel_Pipeline_VITIS_LOOP_305_22' pipeline 'VITIS_LOOP_305_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_305_22'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 892.887 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_305_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_kernel_Pipeline_VITIS_LOOP_305_23' pipeline 'VITIS_LOOP_305_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_305_23'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 894.156 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_269_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_kernel_Pipeline_VITIS_LOOP_269_1' pipeline 'VITIS_LOOP_269_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_269_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 895.371 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel_Pipeline_VITIS_LOOP_229_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_kernel_Pipeline_VITIS_LOOP_229_1' pipeline 'VITIS_LOOP_229_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_kernel_Pipeline_VITIS_LOOP_229_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 896.555 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'event_queue_kernel/op' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'event_queue_kernel/event_r' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'event_queue_kernel/lp_id' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'event_queue_kernel/time_r' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'event_queue_kernel/result_entry' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'event_queue_kernel/success' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'event_queue_kernel' to 'ap_ctrl_chain'.
WARNING: [RTGEN 206-101] Register 'g_event_queue_lp_heads_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'g_event_queue_free_head_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'g_event_queue_size_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'g_event_queue_lp_tails_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'g_event_queue_lp_heads_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'g_event_queue_lp_tails_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'g_event_queue_lp_heads_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'g_event_queue_lp_tails_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'g_event_queue_lp_heads_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'g_event_queue_lp_tails_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'g_event_queue_lp_oldest_unissued_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'g_event_queue_lp_oldest_unissued_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'g_event_queue_lp_oldest_unissued_V_2' is power-on initialization.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
