# 🚀 RISC-V RTL2GDS Tapeout Journey

<div align="center">

![RISC-V](https://img.shields.io/badge/RISC--V-SoC-blue?style=for-the-badge)
![Tapeout](https://img.shields.io/badge/RTL2GDS-Tapeout-green?style=for-the-badge)
![India](https://img.shields.io/badge/Made%20in-India-orange?style=for-the-badge)

**From Silicon to Sovereignty** 🇮🇳

*A 20-week journey documenting my path from RTL design to actual silicon tapeout*

</div>

---

## 🎯 About This Repository

This repository chronicles my participation in **India's Most Ambitious RISC-V SoC Tapeout Program** - a groundbreaking initiative by **IIT Gandhinagar** and **VLSI System Design (VSD)**.

### 🌟 Mission
Contributing to India's semiconductor self-reliance through hands-on chip design expertise, aligned with the national goal of **"One Tapeout Per Student"**.

### 📚 Program Highlights
- **20-week intensive journey** from RTL to silicon
- **Industry-grade tools** and methodologies
- **End-to-end chip design** experience
- **Nation-building through technology**

---

## 📁 Repository Structure

```
📦 RISC-V-Tapeout-RTL2GDS
├── 📂 week0/
│   └── 📂 assets/
│       └── 📄 README.md
├── 📂 week1/
├── 📂 week2/
└── ... (20 weeks total)
```

---

## 🛠️ Technologies & Tools
- **RISC-V Architecture**
- **RTL Design**
- **Physical Design**
- **DRC/LVS Verification**
- **Tapeout Preparation**

---

## 🎯 Goals
- [ ] Complete 20-week tapeout program
- [ ] Master RTL to GDS flow
- [ ] Contribute to India's semiconductor ecosystem
- [ ] Document learning journey for future engineers

---

<div align="center">

**🚀 Building India's Semiconductor Future, One Chip at a Time 🚀**

*Proudly part of IIT Gandhinagar × VSD RISC-V SoC Tapeout Program*

</div>