/dts-v1/;

/ {
	#address-cells = <0x02>;
	#size-cells = <0x02>;
	model = "Qualcomm Technologies, Inc. SDM 636 PM660 + PM660L MTP";
	compatible = "qcom,sdm636-mtp\0qcom,sdm636\0qcom,mtp";
	qcom,msm-id = <0x13d 0x00>;
	interrupt-parent = <0x01>;
	qcom,board-id = <0x08 0x00>;
	qcom,pmic-id = <0x1001b 0x101011a 0x00 0x00 0x1001b 0x201011a 0x00 0x00 0x1001b 0x102001a 0x00 0x00>;

	cpus {
		#address-cells = <0x02>;
		#size-cells = <0x00>;

		cpu@0 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x00 0x00>;
			enable-method = "psci";
			qcom,limits-info = <0x02>;
			qcom,lmh-dcvs = <0x03>;
			qcom,ea = <0x04>;
			efficiency = <0x400>;
			next-level-cache = <0x05>;
			phandle = <0x13>;

			l2-cache {
				compatible = "arm,arch-cache";
				cache-level = <0x02>;
				qcom,dump-size = <0x00>;
				phandle = <0x05>;
			};

			l1-icache {
				compatible = "arm,arch-cache";
				qcom,dump-size = <0x9040>;
				phandle = <0x89>;
			};

			l1-dcache {
				compatible = "arm,arch-cache";
				qcom,dump-size = <0x9040>;
				phandle = <0x91>;
			};

			l1-tlb {
				qcom,dump-size = <0x2800>;
				phandle = <0x99>;
			};
		};

		cpu@1 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x00 0x01>;
			enable-method = "psci";
			qcom,limits-info = <0x02>;
			qcom,lmh-dcvs = <0x03>;
			qcom,ea = <0x06>;
			efficiency = <0x400>;
			next-level-cache = <0x05>;
			phandle = <0x14>;

			l1-icache {
				compatible = "arm,arch-cache";
				qcom,dump-size = <0x9040>;
				phandle = <0x8a>;
			};

			l1-dcache {
				compatible = "arm,arch-cache";
				qcom,dump-size = <0x9040>;
				phandle = <0x92>;
			};

			l1-tlb {
				qcom,dump-size = <0x2800>;
				phandle = <0x9a>;
			};
		};

		cpu@2 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x00 0x02>;
			enable-method = "psci";
			qcom,limits-info = <0x02>;
			qcom,lmh-dcvs = <0x03>;
			qcom,ea = <0x07>;
			efficiency = <0x400>;
			next-level-cache = <0x05>;
			phandle = <0x15>;

			l1-icache {
				compatible = "arm,arch-cache";
				qcom,dump-size = <0x9040>;
				phandle = <0x8b>;
			};

			l1-dcache {
				compatible = "arm,arch-cache";
				qcom,dump-size = <0x9040>;
				phandle = <0x93>;
			};

			l1-tlb {
				qcom,dump-size = <0x2800>;
				phandle = <0x9b>;
			};
		};

		cpu@3 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x00 0x03>;
			enable-method = "psci";
			qcom,limits-info = <0x02>;
			qcom,lmh-dcvs = <0x03>;
			qcom,ea = <0x08>;
			efficiency = <0x400>;
			next-level-cache = <0x05>;
			phandle = <0x16>;

			l1-icache {
				compatible = "arm,arch-cache";
				qcom,dump-size = <0x9040>;
				phandle = <0x8c>;
			};

			l1-dcache {
				compatible = "arm,arch-cache";
				qcom,dump-size = <0x9040>;
				phandle = <0x94>;
			};

			l1-tlb {
				qcom,dump-size = <0x2800>;
				phandle = <0x9c>;
			};
		};

		cpu@100 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x00 0x100>;
			enable-method = "psci";
			qcom,limits-info = <0x09>;
			qcom,lmh-dcvs = <0x0a>;
			qcom,ea = <0x0b>;
			efficiency = <0x666>;
			next-level-cache = <0x0c>;
			phandle = <0x17>;

			l2-cache {
				compatible = "arm,arch-cache";
				cache-level = <0x02>;
				phandle = <0x0c>;
			};

			l1-icache {
				compatible = "arm,arch-cache";
				qcom,dump-size = <0x12000>;
				phandle = <0x8d>;
			};

			l1-dcache {
				compatible = "arm,arch-cache";
				qcom,dump-size = <0x12000>;
				phandle = <0x95>;
			};

			l1-tlb {
				qcom,dump-size = <0x4800>;
				phandle = <0x9d>;
			};
		};

		cpu@101 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x00 0x101>;
			enable-method = "psci";
			qcom,limits-info = <0x0d>;
			qcom,lmh-dcvs = <0x0a>;
			qcom,ea = <0x0e>;
			efficiency = <0x666>;
			next-level-cache = <0x0c>;
			phandle = <0x18>;

			l1-icache {
				compatible = "arm,arch-cache";
				qcom,dump-size = <0x12000>;
				phandle = <0x8e>;
			};

			l1-dcache {
				compatible = "arm,arch-cache";
				qcom,dump-size = <0x12000>;
				phandle = <0x96>;
			};

			l1-tlb {
				qcom,dump-size = <0x4800>;
				phandle = <0x9e>;
			};
		};

		cpu@102 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x00 0x102>;
			enable-method = "psci";
			qcom,limits-info = <0x0f>;
			qcom,lmh-dcvs = <0x0a>;
			qcom,ea = <0x10>;
			efficiency = <0x666>;
			next-level-cache = <0x0c>;
			phandle = <0x19>;

			l1-icache {
				compatible = "arm,arch-cache";
				qcom,dump-size = <0x12000>;
				phandle = <0x8f>;
			};

			l1-dcache {
				compatible = "arm,arch-cache";
				qcom,dump-size = <0x12000>;
				phandle = <0x97>;
			};

			l1-tlb {
				qcom,dump-size = <0x4800>;
				phandle = <0x9f>;
			};
		};

		cpu@103 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x00 0x103>;
			enable-method = "psci";
			qcom,limits-info = <0x11>;
			qcom,lmh-dcvs = <0x0a>;
			qcom,ea = <0x12>;
			efficiency = <0x666>;
			next-level-cache = <0x0c>;
			phandle = <0x1a>;

			l1-icache {
				compatible = "arm,arch-cache";
				qcom,dump-size = <0x12000>;
				phandle = <0x90>;
			};

			l1-dcache {
				compatible = "arm,arch-cache";
				qcom,dump-size = <0x12000>;
				phandle = <0x98>;
			};

			l1-tlb {
				qcom,dump-size = <0x4800>;
				phandle = <0xa0>;
			};
		};

		cpu-map {

			cluster0 {

				core0 {
					cpu = <0x13>;
				};

				core1 {
					cpu = <0x14>;
				};

				core2 {
					cpu = <0x15>;
				};

				core3 {
					cpu = <0x16>;
				};
			};

			cluster1 {

				core0 {
					cpu = <0x17>;
				};

				core1 {
					cpu = <0x18>;
				};

				core2 {
					cpu = <0x19>;
				};

				core3 {
					cpu = <0x1a>;
				};
			};
		};
	};

	soc {
		#address-cells = <0x01>;
		#size-cells = <0x01>;
		ranges = <0x00 0x00 0x00 0xffffffff>;
		compatible = "simple-bus";
		phandle = <0x292>;

		qcom,smp2p-modem@17911008 {
			compatible = "qcom,smp2p";
			reg = <0x17911008 0x04>;
			qcom,remote-pid = <0x01>;
			qcom,irq-bitmask = <0x4000>;
			interrupts = <0x00 0x1c3 0x01>;
		};

		qcom,smp2p-adsp@17911008 {
			compatible = "qcom,smp2p";
			reg = <0x17911008 0x04>;
			qcom,remote-pid = <0x02>;
			qcom,irq-bitmask = <0x400>;
			interrupts = <0x00 0x9e 0x01>;
		};

		qcom,smp2p-cdsp@17911008 {
			compatible = "qcom,smp2p";
			reg = <0x17911008 0x04>;
			qcom,remote-pid = <0x05>;
			qcom,irq-bitmask = <0x40000000>;
			interrupts = <0x00 0x202 0x01>;
		};

		qcom,smp2pgpio-smp2p-15-in {
			compatible = "qcom,smp2pgpio";
			qcom,entry-name = "smp2p";
			qcom,remote-pid = <0x0f>;
			qcom,is-inbound;
			gpio-controller;
			#gpio-cells = <0x02>;
			interrupt-controller;
			#interrupt-cells = <0x02>;
			phandle = <0x1b>;
		};

		qcom,smp2pgpio_test_smp2p_15_in {
			compatible = "qcom,smp2pgpio_test_smp2p_15_in";
			gpios = <0x1b 0x00 0x00>;
		};

		qcom,smp2pgpio-smp2p-15-out {
			compatible = "qcom,smp2pgpio";
			qcom,entry-name = "smp2p";
			qcom,remote-pid = <0x0f>;
			gpio-controller;
			#gpio-cells = <0x02>;
			interrupt-controller;
			#interrupt-cells = <0x02>;
			phandle = <0x1c>;
		};

		qcom,smp2pgpio_test_smp2p_15_out {
			compatible = "qcom,smp2pgpio_test_smp2p_15_out";
			gpios = <0x1c 0x00 0x00>;
		};

		qcom,smp2pgpio-smp2p-1-in {
			compatible = "qcom,smp2pgpio";
			qcom,entry-name = "smp2p";
			qcom,remote-pid = <0x01>;
			qcom,is-inbound;
			gpio-controller;
			#gpio-cells = <0x02>;
			interrupt-controller;
			#interrupt-cells = <0x02>;
			phandle = <0x1d>;
		};

		qcom,smp2pgpio_test_smp2p_1_in {
			compatible = "qcom,smp2pgpio_test_smp2p_1_in";
			gpios = <0x1d 0x00 0x00>;
		};

		qcom,smp2pgpio-smp2p-1-out {
			compatible = "qcom,smp2pgpio";
			qcom,entry-name = "smp2p";
			qcom,remote-pid = <0x01>;
			gpio-controller;
			#gpio-cells = <0x02>;
			interrupt-controller;
			#interrupt-cells = <0x02>;
			phandle = <0x1e>;
		};

		qcom,smp2pgpio_test_smp2p_1_out {
			compatible = "qcom,smp2pgpio_test_smp2p_1_out";
			gpios = <0x1e 0x00 0x00>;
		};

		qcom,smp2pgpio-smp2p-2-in {
			compatible = "qcom,smp2pgpio";
			qcom,entry-name = "smp2p";
			qcom,remote-pid = <0x02>;
			qcom,is-inbound;
			gpio-controller;
			#gpio-cells = <0x02>;
			interrupt-controller;
			#interrupt-cells = <0x02>;
			phandle = <0x1f>;
		};

		qcom,smp2pgpio_test_smp2p_2_in {
			compatible = "qcom,smp2pgpio_test_smp2p_2_in";
			gpios = <0x1f 0x00 0x00>;
		};

		qcom,smp2pgpio-smp2p-2-out {
			compatible = "qcom,smp2pgpio";
			qcom,entry-name = "smp2p";
			qcom,remote-pid = <0x02>;
			gpio-controller;
			#gpio-cells = <0x02>;
			interrupt-controller;
			#interrupt-cells = <0x02>;
			phandle = <0x20>;
		};

		qcom,smp2pgpio_test_smp2p_2_out {
			compatible = "qcom,smp2pgpio_test_smp2p_2_out";
			gpios = <0x20 0x00 0x00>;
		};

		qcom,smp2pgpio-sleepstate-gpio-2-out {
			compatible = "qcom,smp2pgpio";
			qcom,entry-name = "sleepstate";
			qcom,remote-pid = <0x02>;
			gpio-controller;
			#gpio-cells = <0x02>;
			interrupt-controller;
			#interrupt-cells = <0x02>;
			phandle = <0x21>;
		};

		qcom,smp2pgpio-sleepstate-2-out {
			compatible = "qcom,smp2pgpio-sleepstate-out";
			gpios = <0x21 0x00 0x00>;
		};

		qcom,smp2pgpio-smp2p-5-in {
			compatible = "qcom,smp2pgpio";
			qcom,entry-name = "smp2p";
			qcom,remote-pid = <0x05>;
			qcom,is-inbound;
			gpio-controller;
			#gpio-cells = <0x02>;
			interrupt-controller;
			#interrupt-cells = <0x02>;
			phandle = <0x22>;
		};

		qcom,smp2pgpio_test_smp2p_5_in {
			compatible = "qcom,smp2pgpio_test_smp2p_5_in";
			gpios = <0x22 0x00 0x00>;
		};

		qcom,smp2pgpio-smp2p-5-out {
			compatible = "qcom,smp2pgpio";
			qcom,entry-name = "smp2p";
			qcom,remote-pid = <0x05>;
			gpio-controller;
			#gpio-cells = <0x02>;
			interrupt-controller;
			#interrupt-cells = <0x02>;
			phandle = <0x23>;
		};

		qcom,smp2pgpio_test_smp2p_5_out {
			compatible = "qcom,smp2pgpio_test_smp2p_5_out";
			gpios = <0x23 0x00 0x00>;
		};

		qcom,smp2pgpio-ssr-smp2p-1-in {
			compatible = "qcom,smp2pgpio";
			qcom,entry-name = "slave-kernel";
			qcom,remote-pid = <0x01>;
			qcom,is-inbound;
			gpio-controller;
			#gpio-cells = <0x02>;
			interrupt-controller;
			#interrupt-cells = <0x02>;
			phandle = <0xfd>;
		};

		qcom,smp2pgpio-ssr-smp2p-1-out {
			compatible = "qcom,smp2pgpio";
			qcom,entry-name = "master-kernel";
			qcom,remote-pid = <0x01>;
			gpio-controller;
			#gpio-cells = <0x02>;
			interrupt-controller;
			#interrupt-cells = <0x02>;
			phandle = <0xfe>;
		};

		qcom,smp2pgpio-ssr-smp2p-2-in {
			compatible = "qcom,smp2pgpio";
			qcom,entry-name = "slave-kernel";
			qcom,remote-pid = <0x02>;
			qcom,is-inbound;
			gpio-controller;
			#gpio-cells = <0x02>;
			interrupt-controller;
			#interrupt-cells = <0x02>;
			phandle = <0xf7>;
		};

		qcom,smp2pgpio-ssr-smp2p-2-out {
			compatible = "qcom,smp2pgpio";
			qcom,entry-name = "master-kernel";
			qcom,remote-pid = <0x02>;
			gpio-controller;
			#gpio-cells = <0x02>;
			interrupt-controller;
			#interrupt-cells = <0x02>;
			phandle = <0xf8>;
		};

		qcom,smp2pgpio-ssr-smp2p-5-in {
			compatible = "qcom,smp2pgpio";
			qcom,entry-name = "slave-kernel";
			qcom,remote-pid = <0x05>;
			qcom,is-inbound;
			gpio-controller;
			#gpio-cells = <0x02>;
			interrupt-controller;
			#interrupt-cells = <0x02>;
			phandle = <0xfa>;
		};

		qcom,smp2pgpio-ssr-smp2p-5-out {
			compatible = "qcom,smp2pgpio";
			qcom,entry-name = "master-kernel";
			qcom,remote-pid = <0x05>;
			gpio-controller;
			#gpio-cells = <0x02>;
			interrupt-controller;
			#interrupt-cells = <0x02>;
			phandle = <0xfb>;
		};

		tmc@6048000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b961>;
			reg = <0x6048000 0x1000 0x6064000 0x15000>;
			reg-names = "tmc-base\0bam-base";
			arm,buffer-size = <0x400000>;
			arm,sg-enable;
			arm,default-sink;
			coresight-ctis = <0x24 0x25>;
			coresight-name = "coresight-tmc-etr";
			clocks = <0x26 0x08 0x26 0x09>;
			clock-names = "apb_pclk\0core_a_clk";
			phandle = <0x293>;

			port {

				endpoint {
					slave-mode;
					remote-endpoint = <0x27>;
					phandle = <0x28>;
				};
			};
		};

		replicator@6046000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b909>;
			reg = <0x6046000 0x1000>;
			reg-names = "replicator-base";
			coresight-name = "coresight-replicator";
			clocks = <0x26 0x08 0x26 0x09>;
			clock-names = "apb_pclk\0core_a_clk";
			phandle = <0x294>;

			ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x28>;
						phandle = <0x27>;
					};
				};

				port@1 {
					reg = <0x00>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x29>;
						phandle = <0x2a>;
					};
				};
			};
		};

		tmc@6047000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b961>;
			reg = <0x6047000 0x1000>;
			reg-names = "tmc-base";
			coresight-name = "coresight-tmc-etf";
			coresight-ctis = <0x24 0x25>;
			clocks = <0x26 0x08 0x26 0x09>;
			clock-names = "apb_pclk\0core_a_clk";
			phandle = <0x295>;

			ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x2a>;
						phandle = <0x29>;
					};
				};

				port@1 {
					reg = <0x00>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x2b>;
						phandle = <0x2c>;
					};
				};
			};
		};

		funnel@6045000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b908>;
			reg = <0x6045000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-merg";
			clocks = <0x26 0x08 0x26 0x09>;
			clock-names = "apb_pclk\0core_a_clk";
			phandle = <0x296>;

			ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x2c>;
						phandle = <0x2b>;
					};
				};

				port@1 {
					reg = <0x00>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x2d>;
						phandle = <0x2f>;
					};
				};

				port@2 {
					reg = <0x01>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x2e>;
						phandle = <0x33>;
					};
				};
			};
		};

		funnel@6041000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b908>;
			reg = <0x6041000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-in0";
			clocks = <0x26 0x08 0x26 0x09>;
			clock-names = "apb_pclk\0core_a_clk";
			phandle = <0x297>;

			ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x2f>;
						phandle = <0x2d>;
					};
				};

				port@2 {
					reg = <0x06>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x30>;
						phandle = <0x51>;
					};
				};

				port@3 {
					reg = <0x07>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x31>;
						phandle = <0x45>;
					};
				};

				port@4 {
					reg = <0x00>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x32>;
						phandle = <0x77>;
					};
				};
			};
		};

		funnel@6042000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b908>;
			reg = <0x6042000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-in1";
			clocks = <0x26 0x08 0x26 0x09>;
			clock-names = "apb_pclk\0core_a_clk";
			phandle = <0x298>;

			ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x33>;
						phandle = <0x2e>;
					};
				};

				port@1 {
					reg = <0x02>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x34>;
						phandle = <0x62>;
					};
				};

				port@2 {
					reg = <0x05>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x35>;
						phandle = <0x75>;
					};
				};

				port@3 {
					reg = <0x06>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x36>;
						phandle = <0x38>;
					};
				};

				port@4 {
					reg = <0x04>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x37>;
						phandle = <0x78>;
					};
				};
			};
		};

		funnel@7b70000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b908>;
			reg = <0x7b70000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-apss-merg";
			clocks = <0x26 0x08 0x26 0x09>;
			clock-names = "apb_pclk\0core_a_clk";
			phandle = <0x299>;

			ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x38>;
						phandle = <0x36>;
					};
				};

				port@1 {
					reg = <0x00>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x39>;
						phandle = <0x3c>;
					};
				};

				port@2 {
					reg = <0x01>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x3a>;
						phandle = <0x6b>;
					};
				};

				port@3 {
					reg = <0x03>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x3b>;
						phandle = <0x64>;
					};
				};
			};
		};

		funnel@7b60000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b908>;
			reg = <0x7b60000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-apss";
			clocks = <0x26 0x08 0x26 0x09>;
			clock-names = "apb_pclk\0core_a_clk";
			phandle = <0x29a>;

			ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x3c>;
						phandle = <0x39>;
					};
				};

				port@1 {
					reg = <0x00>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x3d>;
						phandle = <0x46>;
					};
				};

				port@2 {
					reg = <0x01>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x3e>;
						phandle = <0x47>;
					};
				};

				port@3 {
					reg = <0x02>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x3f>;
						phandle = <0x48>;
					};
				};

				port@4 {
					reg = <0x03>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x40>;
						phandle = <0x49>;
					};
				};

				port@5 {
					reg = <0x04>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x41>;
						phandle = <0x4a>;
					};
				};

				port@6 {
					reg = <0x05>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x42>;
						phandle = <0x4b>;
					};
				};

				port@7 {
					reg = <0x06>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x43>;
						phandle = <0x4c>;
					};
				};

				port@8 {
					reg = <0x07>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x44>;
						phandle = <0x4d>;
					};
				};
			};
		};

		stm@6002000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b962>;
			reg = <0x6002000 0x1000 0x16280000 0x180000>;
			reg-names = "stm-base\0stm-data-base";
			coresight-name = "coresight-stm";
			clocks = <0x26 0x08 0x26 0x09>;
			clock-names = "apb_pclk\0core_a_clk";
			phandle = <0x29b>;

			port {

				endpoint {
					remote-endpoint = <0x45>;
					phandle = <0x31>;
				};
			};
		};

		etm@7840000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b95d>;
			reg = <0x7840000 0x1000>;
			cpu = <0x13>;
			coresight-name = "coresight-etm0";
			clocks = <0x26 0x08 0x26 0x09>;
			clock-names = "apb_pclk\0core_a_clk";
			phandle = <0x29c>;

			port {

				endpoint {
					remote-endpoint = <0x46>;
					phandle = <0x3d>;
				};
			};
		};

		etm@7940000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b95d>;
			reg = <0x7940000 0x1000>;
			cpu = <0x14>;
			coresight-name = "coresight-etm1";
			clocks = <0x26 0x08 0x26 0x09>;
			clock-names = "apb_pclk\0core_a_clk";
			phandle = <0x29d>;

			port {

				endpoint {
					remote-endpoint = <0x47>;
					phandle = <0x3e>;
				};
			};
		};

		etm@7a40000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b95d>;
			reg = <0x7a40000 0x1000>;
			cpu = <0x15>;
			coresight-name = "coresight-etm2";
			clocks = <0x26 0x08 0x26 0x09>;
			clock-names = "apb_pclk\0core_a_clk";
			phandle = <0x29e>;

			port {

				endpoint {
					remote-endpoint = <0x48>;
					phandle = <0x3f>;
				};
			};
		};

		etm@7b40000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b95d>;
			reg = <0x7b40000 0x1000>;
			cpu = <0x16>;
			coresight-name = "coresight-etm3";
			clocks = <0x26 0x08 0x26 0x09>;
			clock-names = "apb_pclk\0core_a_clk";
			phandle = <0x29f>;

			port {

				endpoint {
					remote-endpoint = <0x49>;
					phandle = <0x40>;
				};
			};
		};

		etm@7c40000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b95d>;
			reg = <0x7c40000 0x1000>;
			cpu = <0x17>;
			coresight-name = "coresight-etm4";
			clocks = <0x26 0x08 0x26 0x09>;
			clock-names = "apb_pclk\0core_a_clk";
			phandle = <0x2a0>;

			port {

				endpoint {
					remote-endpoint = <0x4a>;
					phandle = <0x41>;
				};
			};
		};

		etm@7d40000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b95d>;
			reg = <0x7d40000 0x1000>;
			cpu = <0x18>;
			coresight-name = "coresight-etm5";
			clocks = <0x26 0x08 0x26 0x09>;
			clock-names = "apb_pclk\0core_a_clk";
			phandle = <0x2a1>;

			port {

				endpoint {
					remote-endpoint = <0x4b>;
					phandle = <0x42>;
				};
			};
		};

		etm@7e40000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b95d>;
			reg = <0x7e40000 0x1000>;
			cpu = <0x19>;
			coresight-name = "coresight-etm6";
			clocks = <0x26 0x08 0x26 0x09>;
			clock-names = "apb_pclk\0core_a_clk";
			phandle = <0x2a2>;

			port {

				endpoint {
					remote-endpoint = <0x4c>;
					phandle = <0x43>;
				};
			};
		};

		etm@7f40000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b95d>;
			reg = <0x7f40000 0x1000>;
			cpu = <0x1a>;
			coresight-name = "coresight-etm7";
			clocks = <0x26 0x08 0x26 0x09>;
			clock-names = "apb_pclk\0core_a_clk";
			phandle = <0x2a3>;

			port {

				endpoint {
					remote-endpoint = <0x4d>;
					phandle = <0x44>;
				};
			};
		};

		cti@6010000 {
			compatible = "arm,coresight-cti";
			reg = <0x6010000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti0";
			clocks = <0x26 0x08 0x26 0x09>;
			clock-names = "core_clk\0core_a_clk";
			phandle = <0x24>;
		};

		cti@6011000 {
			compatible = "arm,coresight-cti";
			reg = <0x6011000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti1";
			clocks = <0x26 0x08 0x26 0x09>;
			clock-names = "core_clk\0core_a_clk";
			phandle = <0x2a4>;
		};

		cti@6012000 {
			compatible = "arm,coresight-cti";
			reg = <0x6012000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti2";
			clocks = <0x26 0x08 0x26 0x09>;
			clock-names = "core_clk\0core_a_clk";
			qcom,cti-gpio-trigout = <0x04>;
			pinctrl-names = "cti-trigout-pctrl";
			pinctrl-0 = <0x4e>;
			phandle = <0x2a5>;
		};

		cti@6013000 {
			compatible = "arm,coresight-cti";
			reg = <0x6013000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti3";
			clocks = <0x26 0x08 0x26 0x09>;
			clock-names = "core_clk\0core_a_clk";
			phandle = <0x2a6>;
		};

		cti@6014000 {
			compatible = "arm,coresight-cti";
			reg = <0x6014000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti4";
			clocks = <0x26 0x08 0x26 0x09>;
			clock-names = "core_clk\0core_a_clk";
			phandle = <0x2a7>;
		};

		cti@6015000 {
			compatible = "arm,coresight-cti";
			reg = <0x6015000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti5";
			clocks = <0x26 0x08 0x26 0x09>;
			clock-names = "core_clk\0core_a_clk";
			phandle = <0x2a8>;
		};

		cti@6016000 {
			compatible = "arm,coresight-cti";
			reg = <0x6016000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti6";
			clocks = <0x26 0x08 0x26 0x09>;
			clock-names = "core_clk\0core_a_clk";
			phandle = <0x2a9>;
		};

		cti@6017000 {
			compatible = "arm,coresight-cti";
			reg = <0x6017000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti7";
			clocks = <0x26 0x08 0x26 0x09>;
			clock-names = "core_clk\0core_a_clk";
			phandle = <0x2aa>;
		};

		cti@6018000 {
			compatible = "arm,coresight-cti";
			reg = <0x6018000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti8";
			clocks = <0x26 0x08 0x26 0x09>;
			clock-names = "core_clk\0core_a_clk";
			phandle = <0x25>;
		};

		cti@6019000 {
			compatible = "arm,coresight-cti";
			reg = <0x6019000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti9";
			clocks = <0x26 0x08 0x26 0x09>;
			clock-names = "core_clk\0core_a_clk";
			phandle = <0x2ab>;
		};

		cti@601a000 {
			compatible = "arm,coresight-cti";
			reg = <0x601a000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti10";
			clocks = <0x26 0x08 0x26 0x09>;
			clock-names = "core_clk\0core_a_clk";
			phandle = <0x2ac>;
		};

		cti@601b000 {
			compatible = "arm,coresight-cti";
			reg = <0x601b000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti11";
			clocks = <0x26 0x08 0x26 0x09>;
			clock-names = "core_clk\0core_a_clk";
			phandle = <0x2ad>;
		};

		cti@601c000 {
			compatible = "arm,coresight-cti";
			reg = <0x601c000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti12";
			clocks = <0x26 0x08 0x26 0x09>;
			clock-names = "core_clk\0core_a_clk";
			phandle = <0x2ae>;
		};

		cti@601d000 {
			compatible = "arm,coresight-cti";
			reg = <0x601d000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti13";
			clocks = <0x26 0x08 0x26 0x09>;
			clock-names = "core_clk\0core_a_clk";
			phandle = <0x2af>;
		};

		cti@601e000 {
			compatible = "arm,coresight-cti";
			reg = <0x601e000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti14";
			clocks = <0x26 0x08 0x26 0x09>;
			clock-names = "core_clk\0core_a_clk";
			phandle = <0x2b0>;
		};

		cti@601f000 {
			compatible = "arm,coresight-cti";
			reg = <0x601f000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti15";
			clocks = <0x26 0x08 0x26 0x09>;
			clock-names = "core_clk\0core_a_clk";
			phandle = <0x2b1>;
		};

		cti@7820000 {
			compatible = "arm,coresight-cti";
			reg = <0x7820000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-cpu0";
			cpu = <0x13>;
			qcom,cti-save;
			clocks = <0x26 0x08 0x26 0x09>;
			clock-names = "core_clk\0core_a_clk";
			phandle = <0x2b2>;
		};

		cti@7920000 {
			compatible = "arm,coresight-cti";
			reg = <0x7920000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-cpu1";
			cpu = <0x14>;
			qcom,cti-save;
			clocks = <0x26 0x08 0x26 0x09>;
			clock-names = "core_clk\0core_a_clk";
			phandle = <0x2b3>;
		};

		cti@7a20000 {
			compatible = "arm,coresight-cti";
			reg = <0x7a20000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-cpu2";
			cpu = <0x15>;
			qcom,cti-save;
			clocks = <0x26 0x08 0x26 0x09>;
			clock-names = "core_clk\0core_a_clk";
			phandle = <0x2b4>;
		};

		cti@7b20000 {
			compatible = "arm,coresight-cti";
			reg = <0x7b20000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-cpu3";
			cpu = <0x16>;
			qcom,cti-save;
			clocks = <0x26 0x08 0x26 0x09>;
			clock-names = "core_clk\0core_a_clk";
			phandle = <0x2b5>;
		};

		cti@7c20000 {
			compatible = "arm,coresight-cti";
			reg = <0x7c20000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-cpu4";
			cpu = <0x17>;
			qcom,cti-save;
			clocks = <0x26 0x08 0x26 0x09>;
			clock-names = "core_clk\0core_a_clk";
			phandle = <0x2b6>;
		};

		cti@7d20000 {
			compatible = "arm,coresight-cti";
			reg = <0x7d20000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-cpu5";
			cpu = <0x18>;
			qcom,cti-save;
			clocks = <0x26 0x08 0x26 0x09>;
			clock-names = "core_clk\0core_a_clk";
			phandle = <0x2b7>;
		};

		cti@7e20000 {
			compatible = "arm,coresight-cti";
			reg = <0x7e20000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-cpu6";
			cpu = <0x19>;
			qcom,cti-save;
			clocks = <0x26 0x08 0x26 0x09>;
			clock-names = "core_clk\0core_a_clk";
			phandle = <0x2b8>;
		};

		cti@7f20000 {
			compatible = "arm,coresight-cti";
			reg = <0x7f20000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-cpu7";
			cpu = <0x1a>;
			qcom,cti-save;
			clocks = <0x26 0x08 0x26 0x09>;
			clock-names = "core_clk\0core_a_clk";
			phandle = <0x2b9>;
		};

		cti@7b80000 {
			compatible = "arm,coresight-cti";
			reg = <0x7b80000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-apss";
			clocks = <0x26 0x08 0x26 0x09>;
			clock-names = "core_clk\0core_a_clk";
			phandle = <0x2ba>;
		};

		cti@7bc1000 {
			compatible = "arm,coresight-cti";
			reg = <0x7bc1000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-apss-dl";
			clocks = <0x26 0x08 0x26 0x09>;
			clock-names = "core_clk\0core_a_clk";
			phandle = <0x2bb>;
		};

		cti@7b91000 {
			compatible = "arm,coresight-cti";
			reg = <0x7b91000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-olc";
			clocks = <0x26 0x08 0x26 0x09>;
			clock-names = "core_clk\0core_a_clk";
			phandle = <0x2bc>;
		};

		cti@7068000 {
			compatible = "arm,coresight-cti";
			reg = <0x7068000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-turing";
			clocks = <0x26 0x08 0x26 0x09>;
			clock-names = "core_clk\0core_a_clk";
			phandle = <0x2bd>;
		};

		cti@71a4000 {
			compatible = "arm,coresight-cti";
			reg = <0x71a4000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-wcss0";
			clocks = <0x26 0x08 0x26 0x09>;
			clock-names = "core_clk\0core_a_clk";
			phandle = <0x2be>;
		};

		cti@71a5000 {
			compatible = "arm,coresight-cti";
			reg = <0x71a5000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-wcss1";
			clocks = <0x26 0x08 0x26 0x09>;
			clock-names = "core_clk\0core_a_clk";
			phandle = <0x2bf>;
		};

		cti@71a6000 {
			compatible = "arm,coresight-cti";
			reg = <0x71a6000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-wcss2";
			clocks = <0x26 0x08 0x26 0x09>;
			clock-names = "core_clk\0core_a_clk";
			phandle = <0x2c0>;
		};

		cti@7188000 {
			compatible = "arm,coresight-cti";
			reg = <0x7188000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-mmss";
			clocks = <0x26 0x08 0x26 0x09>;
			clock-names = "core_clk\0core_a_clk";
			phandle = <0x2c1>;
		};

		cti@7121000 {
			compatible = "arm,coresight-cti";
			reg = <0x7121000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-isdb";
			clocks = <0x26 0x08 0x26 0x09>;
			clock-names = "core_clk\0core_a_clk";
			phandle = <0x2c2>;
		};

		cti@7048000 {
			compatible = "arm,coresight-cti";
			reg = <0x7048000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-rpm";
			clocks = <0x26 0x08 0x26 0x09>;
			clock-names = "core_clk\0core_a_clk";
			phandle = <0x2c3>;
		};

		cti@7041000 {
			compatible = "arm,coresight-cti";
			reg = <0x7041000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-mss";
			clocks = <0x26 0x08 0x26 0x09>;
			clock-names = "core_clk\0core_a_clk";
			phandle = <0x2c4>;
		};

		qpdi@1fc1000 {
			compatible = "qcom,coresight-qpdi";
			reg = <0x1fc1000 0x04>;
			reg-names = "qpdi-base";
			coresight-name = "coresight-qpdi";
			vdd-supply = <0x4f>;
			qcom,vdd-voltage-level = <0x2d0370 0x2d0370>;
			qcom,vdd-current-level = <0x3a98 0xdbba0>;
			vdd-io-supply = <0x50>;
			qcom,vdd-io-voltage-level = <0x1b7740 0x2d0370>;
			qcom,vdd-io-current-level = <0xc8 0x55f0>;
			phandle = <0x2c5>;
		};

		funnel@6005000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b908>;
			reg = <0x6005000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-qatb";
			clocks = <0x26 0x08 0x26 0x09>;
			clock-names = "apb_pclk\0core_a_clk";
			phandle = <0x2c6>;

			ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x51>;
						phandle = <0x30>;
					};
				};

				port@1 {
					reg = <0x00>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x52>;
						phandle = <0x54>;
					};
				};

				port@2 {
					reg = <0x03>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x53>;
						phandle = <0x6f>;
					};
				};
			};
		};

		tpda@6004000 {
			compatible = "qcom,coresight-tpda";
			reg = <0x6004000 0x1000>;
			reg-names = "tpda-base";
			coresight-name = "coresight-tpda";
			qcom,tpda-atid = <0x41>;
			qcom,bc-elem-size = <0x08 0x20 0x0a 0x20>;
			qcom,tc-elem-size = <0x04 0x20 0x07 0x20 0x0a 0x20>;
			qcom,dsb-elem-size = <0x02 0x20 0x08 0x20 0x0a 0x20 0x0b 0x20>;
			qcom,cmb-elem-size = <0x04 0x20 0x05 0x20 0x06 0x20 0x0a 0x40>;
			clocks = <0x26 0x08 0x26 0x09>;
			clock-names = "core_clk\0core_a_clk";
			phandle = <0x2c7>;

			ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x54>;
						phandle = <0x52>;
					};
				};

				port@2 {
					reg = <0x02>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x55>;
						phandle = <0x6e>;
					};
				};

				port@3 {
					reg = <0x04>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x56>;
						phandle = <0x5c>;
					};
				};

				port@4 {
					reg = <0x05>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x57>;
						phandle = <0x5d>;
					};
				};

				port@5 {
					reg = <0x06>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x58>;
						phandle = <0x5e>;
					};
				};

				port@6 {
					reg = <0x08>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x59>;
						phandle = <0x5f>;
					};
				};

				port@7 {
					reg = <0x0a>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x5a>;
						phandle = <0x60>;
					};
				};

				port@8 {
					reg = <0x0b>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x5b>;
						phandle = <0x61>;
					};
				};
			};
		};

		tpdm@7038000 {
			compatible = "qcom,coresight-tpdm";
			reg = <0x7038000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-vsense";
			clocks = <0x26 0x08 0x26 0x09>;
			clock-names = "core_clk\0core_a_clk";
			phandle = <0x2c8>;

			port {

				endpoint {
					remote-endpoint = <0x5c>;
					phandle = <0x56>;
				};
			};
		};

		tpdm@7054000 {
			compatible = "qcom,coresight-tpdm";
			reg = <0x7054000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-dcc";
			clocks = <0x26 0x08 0x26 0x09>;
			clock-names = "core_clk\0core_a_clk";
			phandle = <0x2c9>;

			port {

				endpoint {
					remote-endpoint = <0x5d>;
					phandle = <0x57>;
				};
			};
		};

		tpdm@704c000 {
			compatible = "qcom,coresight-tpdm";
			reg = <0x704c000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-prng";
			clocks = <0x26 0x08 0x26 0x09>;
			clock-names = "core_clk\0core_a_clk";
			phandle = <0x2ca>;

			port {

				endpoint {
					remote-endpoint = <0x5e>;
					phandle = <0x58>;
				};
			};
		};

		tpdm@71d0000 {
			compatible = "qcom,coresight-tpdm";
			reg = <0x71d0000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-qm";
			clocks = <0x26 0x08 0x26 0x09>;
			clock-names = "core_clk\0core_a_clk";
			phandle = <0x2cb>;

			port {

				endpoint {
					remote-endpoint = <0x5f>;
					phandle = <0x59>;
				};
			};
		};

		tpdm@7050000 {
			compatible = "qcom,coresight-tpdm";
			reg = <0x7050000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-pimem";
			clocks = <0x26 0x08 0x26 0x09>;
			clock-names = "core_clk\0core_a_clk";
			phandle = <0x2cc>;

			port {

				endpoint {
					remote-endpoint = <0x60>;
					phandle = <0x5a>;
				};
			};
		};

		tpdm@6006000 {
			compatible = "qcom,coresight-tpdm";
			reg = <0x6006000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm";
			clocks = <0x26 0x08 0x26 0x09>;
			clock-names = "core_clk\0core_a_clk";
			phandle = <0x2cd>;

			port {

				endpoint {
					remote-endpoint = <0x61>;
					phandle = <0x5b>;
				};
			};
		};

		tpda@7191000 {
			compatible = "qcom,coresight-tpda";
			reg = <0x7191000 0x1000>;
			reg-names = "tpda-base";
			coresight-name = "coresight-tpda-nav";
			qcom,tpda-atid = <0x44>;
			qcom,cmb-elem-size = <0x00 0x20>;
			clocks = <0x26 0x08 0x26 0x09>;
			clock-names = "core_clk\0core_a_clk";
			phandle = <0x2ce>;

			ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x62>;
						phandle = <0x34>;
					};
				};

				port@1 {
					reg = <0x00>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x63>;
						phandle = <0x6a>;
					};
				};
			};
		};

		tpda@7bc2000 {
			compatible = "qcom,coresight-tpda";
			reg = <0x7bc2000 0x1000>;
			reg-names = "tpda-base";
			coresight-name = "coresight-tpda-apss";
			qcom,tpda-atid = <0x42>;
			qcom,dsb-elem-size = <0x00 0x20>;
			clocks = <0x26 0x08 0x26 0x09>;
			clock-names = "core_clk\0core_a_clk";
			phandle = <0x2cf>;

			ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x64>;
						phandle = <0x3b>;
					};
				};

				port@1 {
					reg = <0x00>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x65>;
						phandle = <0x66>;
					};
				};
			};
		};

		tpdm@7bc0000 {
			compatible = "qcom,coresight-tpdm";
			reg = <0x7bc0000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-apss";
			clocks = <0x26 0x08 0x26 0x09>;
			clock-names = "core_clk\0core_a_clk";
			phandle = <0x2d0>;

			port {

				endpoint {
					remote-endpoint = <0x66>;
					phandle = <0x65>;
				};
			};
		};

		tpda@7043000 {
			compatible = "qcom,coresight-tpda";
			reg = <0x7043000 0x1000>;
			reg-names = "tpda-base";
			coresight-name = "coresight-tpda-mss";
			qcom,tpda-atid = <0x43>;
			qcom,dsb-elem-size = <0x00 0x20>;
			qcom,cmb-elem-size = <0x00 0x20>;
			clocks = <0x26 0x08 0x26 0x09>;
			clock-names = "core_clk\0core_a_clk";
			phandle = <0x2d1>;

			ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x67>;
						phandle = <0x72>;
					};
				};

				port@1 {
					reg = <0x00>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x68>;
						phandle = <0x69>;
					};
				};
			};
		};

		tpdm@7042000 {
			compatible = "qcom,coresight-tpdm";
			reg = <0x7042000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-mss";
			clocks = <0x26 0x08 0x26 0x09>;
			clock-names = "core_clk\0core_a_clk";
			phandle = <0x2d2>;

			port {

				endpoint {
					remote-endpoint = <0x69>;
					phandle = <0x68>;
				};
			};
		};

		tpdm@7190000 {
			compatible = "qcom,coresight-tpdm";
			reg = <0x7190000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-nav";
			clocks = <0x26 0x08 0x26 0x09>;
			clock-names = "core_clk\0core_a_clk";
			phandle = <0x2d3>;

			port {

				endpoint {
					remote-endpoint = <0x6a>;
					phandle = <0x63>;
				};
			};
		};

		tpda@7b92000 {
			compatible = "qcom,coresight-tpda";
			reg = <0x7b92000 0x1000>;
			reg-names = "tpda-base";
			coresight-name = "coresight-tpda-olc";
			qcom,tpda-atid = <0x45>;
			qcom,cmb-elem-size = <0x00 0x40>;
			clocks = <0x26 0x08 0x26 0x09>;
			clock-names = "core_clk\0core_a_clk";
			phandle = <0x2d4>;

			ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x6b>;
						phandle = <0x3a>;
					};
				};

				port@1 {
					reg = <0x00>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x6c>;
						phandle = <0x6d>;
					};
				};
			};
		};

		tpdm@7b90000 {
			compatible = "qcom,coresight-tpdm";
			reg = <0x7b90000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-olc";
			clocks = <0x26 0x08 0x26 0x09>;
			clock-names = "core_clk\0core_a_clk";
			phandle = <0x2d5>;

			port {

				endpoint {
					remote-endpoint = <0x6d>;
					phandle = <0x6c>;
				};
			};
		};

		funnel@71c3000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b908>;
			reg = <0x71c3000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-dlct";
			clocks = <0x26 0x08 0x26 0x09>;
			clock-names = "apb_pclk\0core_a_clk";
			phandle = <0x2d6>;

			ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x6e>;
						phandle = <0x55>;
					};
				};

				port@1 {
					reg = <0x01>;

					endpoint {
						remote-endpoint = <0x6f>;
						phandle = <0x53>;
					};
				};

				port@2 {
					reg = <0x00>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x70>;
						phandle = <0x73>;
					};
				};

				port@4 {
					reg = <0x01>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x71>;
						phandle = <0x76>;
					};
				};

				port@5 {
					reg = <0x02>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x72>;
						phandle = <0x67>;
					};
				};
			};
		};

		tpdm@71c2000 {
			compatible = "qcom,coresight-tpdm";
			reg = <0x71c2000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-dlct";
			clocks = <0x26 0x08 0x26 0x09>;
			clock-names = "core_clk\0core_a_clk";
			phandle = <0x2d7>;

			port {

				endpoint {
					remote-endpoint = <0x73>;
					phandle = <0x70>;
				};
			};
		};

		hwevent@158000 {
			compatible = "qcom,coresight-hwevent";
			reg = <0x158000 0x80 0x17091000 0x80 0x1730200c 0x04 0xc90137c 0x04 0xc828018 0x80 0x1c00058 0x80 0x5e02038 0x04 0x5e02028 0x10 0x1fcb360 0x80 0x1fcb760 0x80 0x1fcbf60 0x80 0xa8f8860 0x04 0x500c260 0x04 0x500d040 0x04 0x1da6400 0x80>;
			reg-names = "gcc-ctrl\0lpass-stm\0lpass-qdsp\0mdss-mdp\0mdss-misc\0pcie0-hwev\0ssc-en\0ssc-hwev\0tcsr-qdss\0tcsr-mss0\0tcsr-mss1\0usb-ctrl\0vbif-stm\0vbif-stm-en\0ufs-mux";
			coresight-name = "coresight-hwevent";
			clocks = <0x26 0x08 0x26 0x09 0x74 0xa7>;
			clock-names = "core_clk\0core_a_clk\0core_mmss_clk";
			qcom,hwevent-clks = "core_mmss_clk";
			phandle = <0x2d8>;
		};

		csr@6001000 {
			compatible = "qcom,coresight-csr";
			reg = <0x6001000 0x1000>;
			reg-names = "csr-base";
			coresight-name = "coresight-csr";
			qcom,blk-size = <0x01>;
			phandle = <0x2d9>;
		};

		modem_etm0 {
			compatible = "qcom,coresight-remote-etm";
			coresight-name = "coresight-modem-etm0";
			qcom,inst-id = <0x02>;

			port {

				endpoint {
					remote-endpoint = <0x75>;
					phandle = <0x35>;
				};
			};
		};

		audio_etm0 {
			compatible = "qcom,coresight-remote-etm";
			coresight-name = "coresight-audio-etm0";
			qcom,inst-id = <0x05>;

			port {

				endpoint {
					remote-endpoint = <0x76>;
					phandle = <0x71>;
				};
			};
		};

		rpm_etm0 {
			compatible = "qcom,coresight-remote-etm";
			coresight-name = "coresight-rpm-etm0";
			qcom,inst-id = <0x04>;

			port {

				endpoint {
					remote-endpoint = <0x77>;
					phandle = <0x32>;
				};
			};
		};

		turing_etm0 {
			compatible = "qcom,coresight-remote-etm";
			coresight-name = "coresight-turing-etm0";
			qcom,inst-id = <0x0d>;

			port {

				endpoint {
					remote-endpoint = <0x78>;
					phandle = <0x37>;
				};
			};
		};

		interrupt-controller@17a00000 {
			compatible = "arm,gic-v3";
			reg = <0x17a00000 0x10000 0x17b00000 0x100000>;
			#interrupt-cells = <0x03>;
			#address-cells = <0x01>;
			#size-cells = <0x01>;
			ranges;
			interrupt-controller;
			#redistributor-regions = <0x01>;
			redistributor-stride = <0x00 0x20000>;
			interrupts = <0x01 0x09 0x04>;
			phandle = <0x01>;
		};

		timer {
			compatible = "arm,armv8-timer";
			interrupts = <0x01 0x01 0xf08 0x01 0x02 0xf08 0x01 0x03 0xf08 0x01 0x00 0xf08>;
			clock-frequency = <0x124f800>;
		};

		qcom,sps-dma@0xc144000 {
			#dma-cells = <0x04>;
			compatible = "qcom,sps-dma";
			reg = <0xc144000 0x1f000>;
			interrupts = <0x00 0xee 0x00>;
			qcom,summing-threshold = <0x10>;
			phandle = <0x177>;
		};

		qcom,sps-dma@0xc184000 {
			#dma-cells = <0x04>;
			compatible = "qcom,sps-dma";
			reg = <0xc184000 0x1f000>;
			interrupts = <0x00 0xef 0x00>;
			qcom,summing-threshold = <0x10>;
			phandle = <0x184>;
		};

		restart@10ac000 {
			compatible = "qcom,pshold";
			reg = <0x10ac000 0x04 0x1fd3000 0x04>;
			reg-names = "pshold-base\0tcsr-boot-misc-detect";
		};

		qcom,spmi@800f000 {
			compatible = "qcom,spmi-pmic-arb";
			reg = <0x800f000 0x1000 0x8400000 0x1000000 0x9400000 0x1000000 0xa400000 0x220000 0x800a000 0x3000>;
			reg-names = "core\0chnls\0obsrvr\0intr\0cnfg";
			interrupt-names = "periph_irq";
			interrupts = <0x00 0x146 0x00>;
			qcom,ee = <0x00>;
			qcom,channel = <0x00>;
			qcom,reserved-chan = <0x1ff>;
			#address-cells = <0x02>;
			#size-cells = <0x00>;
			interrupt-controller;
			#interrupt-cells = <0x04>;
			cell-index = <0x00>;
			status = "ok";
			phandle = <0x87>;

			qcom,pm660@0 {
				compatible = "qcom,spmi-pmic";
				reg = <0x00 0x00>;
				#address-cells = <0x02>;
				#size-cells = <0x00>;

				qcom,revid@100 {
					compatible = "qcom,qpnp-revid";
					reg = <0x100 0x100>;
					qcom,fab-id-valid;
					qcom,tp-rev-valid;
					phandle = <0x7a>;
				};

				qcom,misc@900 {
					compatible = "qcom,qpnp-misc";
					reg = <0x900 0x100>;
					phandle = <0x81>;
				};

				qcom,power-on@800 {
					compatible = "qcom,qpnp-power-on";
					reg = <0x800 0x100>;
					interrupts = <0x00 0x08 0x00 0x00 0x00 0x08 0x01 0x00 0x00 0x08 0x04 0x00 0x00 0x08 0x05 0x00>;
					interrupt-names = "kpdpwr\0resin\0resin-bark\0kpdpwr-resin-bark";
					qcom,pon-dbc-delay = <0x3d09>;
					qcom,kpdpwr-sw-debounce;
					qcom,system-reset;
					qcom,store-hard-reset-reason;

					qcom,pon_1 {
						qcom,pon-type = <0x00>;
						qcom,pull-up = <0x01>;
						linux,code = <0x74>;
						qcom,support-reset = <0x01>;
						qcom,s1-timer = <0x1a40>;
						qcom,s2-timer = <0x7d0>;
						qcom,s2-type = <0x07>;
					};

					qcom,pon_2 {
						qcom,pon-type = <0x01>;
						qcom,pull-up = <0x01>;
						linux,code = <0x72>;
					};
				};

				qcom,temp-alarm@2400 {
					compatible = "qcom,qpnp-temp-alarm";
					reg = <0x2400 0x100>;
					interrupts = <0x00 0x24 0x00 0x01>;
					label = "pm660_tz";
					qcom,channel-num = <0x06>;
					qcom,temp_alarm-vadc = <0x79>;
				};

				gpios {
					compatible = "qcom,qpnp-pin";
					gpio-controller;
					#gpio-cells = <0x02>;
					#address-cells = <0x01>;
					#size-cells = <0x01>;
					label = "pm660-gpio";
					phandle = <0xa3>;

					gpio@c000 {
						reg = <0xc000 0x100>;
						qcom,pin-num = <0x01>;
						status = "disabled";
					};

					gpio@c100 {
						reg = <0xc100 0x100>;
						qcom,pin-num = <0x02>;
						status = "disabled";
					};

					gpio@c200 {
						reg = <0xc200 0x100>;
						qcom,pin-num = <0x03>;
						status = "ok";
						qcom,mode = <0x01>;
						qcom,pull = <0x04>;
						qcom,vin-sel = <0x00>;
						qcom,src-sel = <0x02>;
						qcom,master-en = <0x01>;
						qcom,out-strength = <0x02>;
					};

					gpio@c300 {
						reg = <0xc300 0x100>;
						qcom,pin-num = <0x04>;
						status = "okay";
						qcom,mode = <0x00>;
						qcom,vin-sel = <0x01>;
						qcom,src-sel = <0x00>;
						qcom,master-en = <0x01>;
					};

					gpio@c400 {
						reg = <0xc400 0x100>;
						qcom,pin-num = <0x05>;
						status = "disabled";
					};

					gpio@c500 {
						reg = <0xc500 0x100>;
						qcom,pin-num = <0x06>;
						status = "disabled";
					};

					gpio@c600 {
						reg = <0xc600 0x100>;
						qcom,pin-num = <0x07>;
						status = "disabled";
					};

					gpio@c700 {
						reg = <0xc700 0x100>;
						qcom,pin-num = <0x08>;
						status = "disabled";
					};

					gpio@c800 {
						reg = <0xc800 0x100>;
						qcom,pin-num = <0x09>;
						status = "disabled";
					};

					gpio@c900 {
						reg = <0xc900 0x100>;
						qcom,pin-num = <0x0a>;
						status = "disabled";
					};

					gpio@ca00 {
						reg = <0xca00 0x100>;
						qcom,pin-num = <0x0b>;
						status = "okay";
						qcom,mode = <0x00>;
						qcom,pull = <0x00>;
						qcom,vin-sel = <0x00>;
						qcom,src-sel = <0x00>;
						qcom,out-strength = <0x01>;
					};

					gpio@cb00 {
						reg = <0xcb00 0x100>;
						qcom,pin-num = <0x0c>;
						status = "disabled";
					};

					gpio@cc00 {
						reg = <0xcc00 0x100>;
						qcom,pin-num = <0x0d>;
						status = "disabled";
					};
				};

				qcom,coincell@2800 {
					compatible = "qcom,qpnp-coincell";
					reg = <0x2800 0x100>;
					phandle = <0x2da>;
				};

				qcom,pm660_rtc {
					compatible = "qcom,qpnp-rtc";
					#address-cells = <0x01>;
					#size-cells = <0x01>;
					qcom,qpnp-rtc-write = <0x00>;
					qcom,qpnp-rtc-alarm-pwrup = <0x00>;
					phandle = <0x2db>;

					qcom,pm660_rtc_rw@6000 {
						reg = <0x6000 0x100>;
					};

					qcom,pm660_rtc_alarm@6100 {
						reg = <0x6100 0x100>;
						interrupts = <0x00 0x61 0x01 0x00>;
					};
				};

				vadc@3100 {
					compatible = "qcom,qpnp-vadc-hc";
					reg = <0x3100 0x100>;
					#address-cells = <0x01>;
					#size-cells = <0x00>;
					interrupts = <0x00 0x31 0x00 0x01>;
					interrupt-names = "eoc-int-en-set";
					qcom,adc-bit-resolution = <0x0f>;
					qcom,adc-vdd-reference = <0x753>;
					phandle = <0x79>;

					chan@6 {
						label = "die_temp";
						reg = <0x06>;
						qcom,decimation = <0x02>;
						qcom,pre-div-channel-scaling = <0x00>;
						qcom,calibration-type = "absolute";
						qcom,scale-function = <0x03>;
						qcom,hw-settle-time = <0x00>;
						qcom,fast-avg-setup = <0x00>;
						qcom,cal-val = <0x00>;
					};

					chan@0 {
						label = "ref_gnd";
						reg = <0x00>;
						qcom,decimation = <0x02>;
						qcom,pre-div-channel-scaling = <0x00>;
						qcom,calibration-type = "absolute";
						qcom,scale-function = <0x00>;
						qcom,hw-settle-time = <0x00>;
						qcom,fast-avg-setup = <0x00>;
						qcom,cal-val = <0x00>;
					};

					chan@1 {
						label = "ref_1250v";
						reg = <0x01>;
						qcom,decimation = <0x02>;
						qcom,pre-div-channel-scaling = <0x00>;
						qcom,calibration-type = "absolute";
						qcom,scale-function = <0x00>;
						qcom,hw-settle-time = <0x00>;
						qcom,fast-avg-setup = <0x00>;
						qcom,cal-val = <0x00>;
					};

					chan@83 {
						label = "vph_pwr";
						reg = <0x83>;
						qcom,decimation = <0x02>;
						qcom,pre-div-channel-scaling = <0x01>;
						qcom,calibration-type = "absolute";
						qcom,scale-function = <0x00>;
						qcom,hw-settle-time = <0x00>;
						qcom,fast-avg-setup = <0x00>;
					};

					chan@85 {
						label = "vcoin";
						reg = <0x85>;
						qcom,decimation = <0x02>;
						qcom,pre-div-channel-scaling = <0x01>;
						qcom,calibration-type = "absolute";
						qcom,scale-function = <0x00>;
						qcom,hw-settle-time = <0x00>;
						qcom,fast-avg-setup = <0x00>;
					};

					chan@4c {
						label = "xo_therm";
						reg = <0x4c>;
						qcom,decimation = <0x02>;
						qcom,pre-div-channel-scaling = <0x00>;
						qcom,calibration-type = "ratiometric";
						qcom,scale-function = <0x04>;
						qcom,hw-settle-time = <0x02>;
						qcom,fast-avg-setup = <0x00>;
					};

					chan@4d {
						label = "msm_therm";
						reg = <0x4d>;
						qcom,decimation = <0x02>;
						qcom,pre-div-channel-scaling = <0x00>;
						qcom,calibration-type = "ratiometric";
						qcom,scale-function = <0x02>;
						qcom,hw-settle-time = <0x02>;
						qcom,fast-avg-setup = <0x00>;
					};

					chan@51 {
						label = "quiet_therm";
						reg = <0x51>;
						qcom,decimation = <0x02>;
						qcom,pre-div-channel-scaling = <0x00>;
						qcom,calibration-type = "ratiometric";
						qcom,scale-function = <0x02>;
						qcom,hw-settle-time = <0x02>;
						qcom,fast-avg-setup = <0x00>;
					};

					chan@4e {
						label = "emmc_therm";
						reg = <0x4e>;
						qcom,decimation = <0x02>;
						qcom,pre-div-channel-scaling = <0x00>;
						qcom,calibration-type = "ratiometric";
						qcom,scale-function = <0x02>;
						qcom,hw-settle-time = <0x02>;
						qcom,fast-avg-setup = <0x00>;
						qcom,vadc-thermal-node;
					};

					chan@4f {
						label = "pa_therm0";
						reg = <0x4f>;
						qcom,decimation = <0x02>;
						qcom,pre-div-channel-scaling = <0x00>;
						qcom,calibration-type = "ratiometric";
						qcom,scale-function = <0x02>;
						qcom,hw-settle-time = <0x02>;
						qcom,fast-avg-setup = <0x00>;
						qcom,vadc-thermal-node;
					};

					chan@1d {
						label = "drax_temp";
						reg = <0x1d>;
						qcom,decimation = <0x02>;
						qcom,pre-div-channel-scaling = <0x00>;
						qcom,calibration-type = "absolute";
						qcom,scale-function = <0x03>;
						qcom,hw-settle-time = <0x00>;
						qcom,fast-avg-setup = <0x00>;
						qcom,cal-val = <0x00>;
					};
				};

				qcom,qpnp-smb2 {
					compatible = "qcom,qpnp-smb2";
					#address-cells = <0x01>;
					#size-cells = <0x01>;
					qcom,pmic-revid = <0x7a>;
					io-channels = <0x7b 0x08 0x7b 0x0a 0x7b 0x03 0x7b 0x04>;
					io-channel-names = "charger_temp\0charger_temp_max\0usbin_i\0usbin_v";
					dpdm-supply = <0x7c>;
					qcom,otg-cl-ua = <0xf4240>;
					qcom,fv-max-uv = <0x432380>;
					qcom,usb-icl-ua = <0x1e8480>;
					qcom,fcc-max-ua = <0x1e8480>;
					qcom,thermal-mitigation = <0x1e8480 0x19f0a0 0x155cc0 0x10c8e0 0xc3500>;
					phandle = <0x2dc>;

					qcom,chgr@1000 {
						reg = <0x1000 0x100>;
						interrupts = <0x00 0x10 0x00 0x01 0x00 0x10 0x01 0x01 0x00 0x10 0x02 0x01 0x00 0x10 0x03 0x01 0x00 0x10 0x04 0x01>;
						interrupt-names = "chg-error\0chg-state-change\0step-chg-state-change\0step-chg-soc-update-fail\0step-chg-soc-update-request";
					};

					qcom,otg@1100 {
						reg = <0x1100 0x100>;
						interrupts = <0x00 0x11 0x00 0x03 0x00 0x11 0x01 0x03 0x00 0x11 0x02 0x03 0x00 0x11 0x03 0x03>;
						interrupt-names = "otg-fail\0otg-overcurrent\0otg-oc-dis-sw-sts\0testmode-change-detect";
					};

					qcom,bat-if@1200 {
						reg = <0x1200 0x100>;
						interrupts = <0x00 0x12 0x00 0x01 0x00 0x12 0x01 0x03 0x00 0x12 0x02 0x03 0x00 0x12 0x03 0x03 0x00 0x12 0x04 0x03 0x00 0x12 0x05 0x03>;
						interrupt-names = "bat-temp\0bat-ocp\0bat-ov\0bat-low\0bat-therm-or-id-missing\0bat-terminal-missing";
					};

					qcom,usb-chgpth@1300 {
						reg = <0x1300 0x100>;
						interrupts = <0x00 0x13 0x00 0x03 0x00 0x13 0x01 0x03 0x00 0x13 0x02 0x03 0x00 0x13 0x03 0x03 0x00 0x13 0x04 0x03 0x00 0x13 0x05 0x01 0x00 0x13 0x06 0x01 0x00 0x13 0x07 0x01>;
						interrupt-names = "usbin-collapse\0usbin-lt-3p6v\0usbin-uv\0usbin-ov\0usbin-plugin\0usbin-src-change\0usbin-icl-change\0type-c-change";
					};

					qcom,dc-chgpth@1400 {
						reg = <0x1400 0x100>;
						interrupts = <0x00 0x14 0x00 0x03 0x00 0x14 0x01 0x03 0x00 0x14 0x02 0x03 0x00 0x14 0x03 0x03 0x00 0x14 0x04 0x03 0x00 0x14 0x05 0x03 0x00 0x14 0x06 0x01>;
						interrupt-names = "dcin-collapse\0dcin-lt-3p6v\0dcin-uv\0dcin-ov\0dcin-plugin\0div2-en-dg\0dcin-icl-change";
					};

					qcom,chgr-misc@1600 {
						reg = <0x1600 0x100>;
						interrupts = <0x00 0x16 0x00 0x01 0x00 0x16 0x01 0x01 0x00 0x16 0x02 0x03 0x00 0x16 0x03 0x03 0x00 0x16 0x04 0x03 0x00 0x16 0x05 0x03 0x00 0x16 0x06 0x02 0x00 0x16 0x07 0x03>;
						interrupt-names = "wdog-snarl\0wdog-bark\0aicl-fail\0aicl-done\0high-duty-cycle\0input-current-limiting\0temperature-change\0switcher-power-ok";
					};

					qcom,smb2-vbus {
						regulator-name = "smb2-vbus";
						phandle = <0x7e>;
					};

					qcom,smb2-vconn {
						regulator-name = "smb2-vconn";
						phandle = <0x7f>;
					};
				};

				qcom,usb-pdphy@1700 {
					compatible = "qcom,qpnp-pdphy";
					reg = <0x1700 0x100>;
					vdd-pdphy-supply = <0x7d>;
					vbus-supply = <0x7e>;
					vconn-supply = <0x7f>;
					interrupts = <0x00 0x17 0x00 0x01 0x00 0x17 0x01 0x01 0x00 0x17 0x02 0x01 0x00 0x17 0x03 0x01 0x00 0x17 0x04 0x01 0x00 0x17 0x05 0x01 0x00 0x17 0x06 0x01>;
					interrupt-names = "sig-tx\0sig-rx\0msg-tx\0msg-rx\0msg-tx-failed\0msg-tx-discarded\0msg-rx-discarded";
					qcom,default-sink-caps = <0x1388 0xbb8 0x2328 0xbb8>;
					phandle = <0x173>;
				};

				vadc@3400 {
					compatible = "qcom,qpnp-adc-tm-hc";
					reg = <0x3400 0x100>;
					#address-cells = <0x01>;
					#size-cells = <0x00>;
					interrupts = <0x00 0x34 0x00 0x01>;
					interrupt-names = "eoc-int-en-set";
					qcom,adc-bit-resolution = <0x0f>;
					qcom,adc-vdd-reference = <0x753>;
					qcom,adc_tm-vadc = <0x79>;
					qcom,decimation = <0x00>;
					qcom,fast-avg-setup = <0x00>;
					phandle = <0x2dd>;

					chan@83 {
						label = "vph_pwr";
						reg = <0x83>;
						qcom,pre-div-channel-scaling = <0x01>;
						qcom,calibration-type = "absolute";
						qcom,scale-function = <0x00>;
						qcom,hw-settle-time = <0x00>;
						qcom,btm-channel-number = <0x60>;
					};

					chan@4d {
						label = "msm_therm";
						reg = <0x4d>;
						qcom,pre-div-channel-scaling = <0x00>;
						qcom,calibration-type = "ratiometric";
						qcom,scale-function = <0x02>;
						qcom,hw-settle-time = <0x02>;
						qcom,btm-channel-number = <0x68>;
						qcom,thermal-node;
					};

					chan@51 {
						label = "quiet_therm";
						reg = <0x51>;
						qcom,pre-div-channel-scaling = <0x00>;
						qcom,calibration-type = "ratiometric";
						qcom,scale-function = <0x02>;
						qcom,hw-settle-time = <0x02>;
						qcom,btm-channel-number = <0x70>;
						qcom,thermal-node;
					};

					chan@4c {
						label = "xo_therm";
						reg = <0x4c>;
						qcom,pre-div-channel-scaling = <0x00>;
						qcom,calibration-type = "ratiometric";
						qcom,scale-function = <0x04>;
						qcom,hw-settle-time = <0x02>;
						qcom,btm-channel-number = <0x78>;
						qcom,thermal-node;
					};
				};

				rradc@4500 {
					compatible = "qcom,rradc";
					reg = <0x4500 0x100>;
					#address-cells = <0x01>;
					#size-cells = <0x00>;
					#io-channel-cells = <0x01>;
					qcom,pmic-revid = <0x7a>;
					phandle = <0x7b>;
				};

				qpnp,fg {
					compatible = "qcom,fg-gen3";
					#address-cells = <0x01>;
					#size-cells = <0x01>;
					qcom,pmic-revid = <0x7a>;
					io-channels = <0x7b 0x00 0x7b 0x07>;
					io-channel-names = "rradc_batt_id\0rradc_die_temp";
					qcom,rradc-base = <0x4500>;
					qcom,fg-cutoff-voltage = <0xd48>;
					qcom,fg-chg-term-current = <0x96>;
					qcom,fg-sys-term-current = <0x12c>;
					qcom,fg-esr-timer-awake = <0x60 0x60>;
					qcom,fg-esr-timer-asleep = <0x100 0x100>;
					qcom,fg-esr-timer-charging = <0x00 0x60>;
					qcom,cycle-counter-en;
					qcom,fg-jeita-thresholds = <0x00 0x0a 0x2d 0x34>;
					status = "okay";
					qcom,battery-data = <0x80>;
					phandle = <0x2de>;

					qcom,fg-batt-soc@4000 {
						status = "okay";
						reg = <0x4000 0x100>;
						interrupts = <0x00 0x40 0x00 0x03 0x00 0x40 0x01 0x03 0x00 0x40 0x02 0x01 0x00 0x40 0x03 0x01 0x00 0x40 0x04 0x03 0x00 0x40 0x05 0x01 0x00 0x40 0x06 0x03 0x00 0x40 0x07 0x03>;
						interrupt-names = "soc-update\0soc-ready\0bsoc-delta\0msoc-delta\0msoc-low\0msoc-empty\0msoc-high\0msoc-full";
					};

					qcom,fg-batt-info@4100 {
						status = "okay";
						reg = <0x4100 0x100>;
						interrupts = <0x00 0x41 0x00 0x03 0x00 0x41 0x01 0x03 0x00 0x41 0x02 0x03 0x00 0x41 0x03 0x03 0x00 0x41 0x06 0x03>;
						interrupt-names = "vbatt-pred-delta\0vbatt-low\0esr-delta\0batt-missing\0batt-temp-delta";
					};

					qcom,fg-memif@4400 {
						status = "okay";
						reg = <0x4400 0x100>;
						interrupts = <0x00 0x44 0x00 0x03 0x00 0x44 0x01 0x03 0x00 0x44 0x02 0x03>;
						interrupt-names = "ima-rdy\0mem-xcp\0dma-grant";
					};
				};

				bcl@4200 {
					compatible = "qcom,msm-bcl-lmh";
					reg = <0x4200 0xff 0x4300 0xff>;
					reg-names = "fg_user_adc\0fg_lmh";
					interrupts = <0x00 0x42 0x00 0x00 0x00 0x42 0x02 0x00>;
					interrupt-names = "bcl-high-ibat-int\0bcl-low-vbat-int";
					qcom,vbat-polling-delay-ms = <0x64>;
					qcom,ibat-polling-delay-ms = <0x64>;
				};
			};

			qcom,pm660@1 {
				compatible = "qcom,spmi-pmic";
				reg = <0x01 0x00>;
				#address-cells = <0x02>;
				#size-cells = <0x00>;

				qcom,haptic@c000 {
					compatible = "qcom,qpnp-haptic";
					reg = <0xc000 0x100>;
					interrupts = <0x01 0xc0 0x00 0x03 0x01 0xc0 0x01 0x03>;
					interrupt-names = "sc-irq\0play-irq";
					qcom,pmic-revid = <0x7a>;
					qcom,pmic-misc = <0x81>;
					qcom,misc-clk-trim-error-reg = <0xf3>;
					qcom,actuator-type = "lra";
					qcom,play-mode = "direct";
					qcom,vmax-mv = <0xc80>;
					qcom,ilim-ma = <0x320>;
					qcom,wave-shape = "sine";
					qcom,wave-play-rate-us = <0x109f>;
					qcom,int-pwm-freq-khz = <0x1f9>;
					qcom,sc-deb-cycles = <0x08>;
					qcom,en-brake;
					qcom,brake-pattern = <0x3030000>;
					qcom,lra-high-z = "opt0";
					qcom,lra-auto-res-mode = "none";
					qcom,lra-calibrate-at-eop = <0x00>;
					qcom,correct-lra-drive-freq;
					phandle = <0x2df>;
				};
			};

			qcom,pm660l@2 {
				compatible = "qcom,spmi-pmic";
				reg = <0x02 0x00>;
				#address-cells = <0x02>;
				#size-cells = <0x00>;

				qcom,revid@100 {
					compatible = "qcom,qpnp-revid";
					reg = <0x100 0x100>;
					phandle = <0x85>;
				};

				qcom,pbs@7300 {
					compatible = "qcom,qpnp-pbs";
					reg = <0x7300 0x100>;
					phandle = <0x86>;
				};

				qcom,power-on@800 {
					compatible = "qcom,qpnp-power-on";
					reg = <0x800 0x100>;
					qcom,secondary-pon-reset;
					qcom,hard-reset-poweroff-type = <0x04>;
				};

				qcom,temp-alarm@2400 {
					compatible = "qcom,qpnp-temp-alarm";
					reg = <0x2400 0x100>;
					interrupts = <0x02 0x24 0x00 0x01>;
					label = "pm660l_tz";
				};

				gpios {
					compatible = "qcom,qpnp-pin";
					gpio-controller;
					#gpio-cells = <0x02>;
					#address-cells = <0x01>;
					#size-cells = <0x01>;
					label = "pm660l-gpio";
					phandle = <0x267>;

					gpio@c000 {
						reg = <0xc000 0x100>;
						qcom,pin-num = <0x01>;
						status = "disabled";
					};

					gpio@c100 {
						reg = <0xc100 0x100>;
						qcom,pin-num = <0x02>;
						status = "disabled";
					};

					gpio@c200 {
						reg = <0xc200 0x100>;
						qcom,pin-num = <0x03>;
						status = "ok";
						qcom,mode = <0x01>;
						qcom,pull = <0x05>;
						qcom,vin-sel = <0x00>;
						qcom,src-sel = <0x00>;
						qcom,invert = <0x00>;
						qcom,master-en = <0x01>;
					};

					gpio@c300 {
						reg = <0xc300 0x100>;
						qcom,pin-num = <0x04>;
						status = "ok";
						qcom,mode = <0x01>;
						qcom,pull = <0x05>;
						qcom,vin-sel = <0x00>;
						qcom,src-sel = <0x00>;
						qcom,invert = <0x00>;
						qcom,master-en = <0x01>;
					};

					gpio@c400 {
						reg = <0xc400 0x100>;
						qcom,pin-num = <0x05>;
						status = "disabled";
					};

					gpio@c500 {
						reg = <0xc500 0x100>;
						qcom,pin-num = <0x06>;
						status = "disabled";
					};

					gpio@c600 {
						reg = <0xc600 0x100>;
						qcom,pin-num = <0x07>;
						status = "okay";
						qcom,mode = <0x00>;
						qcom,pull = <0x00>;
						qcom,vin-sel = <0x00>;
						qcom,src-sel = <0x00>;
						qcom,out-strength = <0x01>;
					};

					gpio@c700 {
						reg = <0xc700 0x100>;
						qcom,pin-num = <0x08>;
						status = "disabled";
					};

					gpio@c800 {
						reg = <0xc800 0x100>;
						qcom,pin-num = <0x09>;
						status = "disabled";
					};

					gpio@c900 {
						reg = <0xc900 0x100>;
						qcom,pin-num = <0x0a>;
						status = "disabled";
					};

					gpio@ca00 {
						reg = <0xca00 0x100>;
						qcom,pin-num = <0x0b>;
						status = "disabled";
					};

					gpio@cb00 {
						reg = <0xcb00 0x100>;
						qcom,pin-num = <0x0c>;
						status = "disabled";
					};
				};
			};

			qcom,pm660l@3 {
				compatible = "qcom,spmi-pmic";
				reg = <0x03 0x00>;
				#address-cells = <0x02>;
				#size-cells = <0x00>;
				phandle = <0x2e0>;

				pwm@b100 {
					compatible = "qcom,qpnp-pwm";
					reg = <0xb100 0x100 0xb042 0x7e>;
					reg-names = "qpnp-lpg-channel-base\0qpnp-lpg-lut-base";
					qcom,channel-id = <0x01>;
					qcom,lpg-lut-size = <0x7e>;
					qcom,supported-sizes = <0x06 0x09>;
					qcom,ramp-index = <0x00>;
					#pwm-cells = <0x02>;
					phandle = <0x84>;
				};

				pwm@b200 {
					compatible = "qcom,qpnp-pwm";
					reg = <0xb200 0x100 0xb042 0x7e>;
					reg-names = "qpnp-lpg-channel-base\0qpnp-lpg-lut-base";
					qcom,channel-id = <0x02>;
					qcom,lpg-lut-size = <0x7e>;
					qcom,supported-sizes = <0x06 0x09>;
					qcom,ramp-index = <0x01>;
					#pwm-cells = <0x02>;
					phandle = <0x83>;
				};

				pwm@b300 {
					compatible = "qcom,qpnp-pwm";
					reg = <0xb300 0x100 0xb042 0x7e>;
					reg-names = "qpnp-lpg-channel-base\0qpnp-lpg-lut-base";
					qcom,channel-id = <0x03>;
					qcom,lpg-lut-size = <0x7e>;
					qcom,supported-sizes = <0x06 0x09>;
					qcom,ramp-index = <0x02>;
					#pwm-cells = <0x02>;
					qcom,period = <0x5b8d80>;
					phandle = <0x82>;

					qcom,lpg {
						label = "lpg";
						cell-index = <0x00>;
						qcom,duty-percents = <0x01 0x0a 0x14 0x1e 0x28 0x32 0x3c 0x46 0x50 0x5a 0x64 0x64 0x5a 0x50 0x46 0x3c 0x32 0x28 0x1e 0x14 0x0a 0x01>;
					};
				};

				pwm@b400 {
					compatible = "qcom,qpnp-pwm";
					reg = <0xb400 0x100 0xb042 0x7e>;
					reg-names = "qpnp-lpg-channel-base\0qpnp-lpg-lut-base";
					qcom,channel-id = <0x04>;
					qcom,lpg-lut-size = <0x7e>;
					qcom,supported-sizes = <0x06 0x09>;
					qcom,ramp-index = <0x03>;
					#pwm-cells = <0x02>;
					status = "disabled";
					phandle = <0x2e1>;
				};

				qcom,leds@d000 {
					compatible = "qcom,leds-qpnp";
					reg = <0xd000 0x100>;
					label = "rgb";

					qcom,rgb_0 {
						label = "rgb";
						qcom,id = <0x03>;
						qcom,mode = "pwm";
						pwms = <0x82 0x00 0x00>;
						qcom,pwm-us = <0x3e8>;
						qcom,max-current = <0x0c>;
						qcom,default-state = "off";
						linux,name = "orange";
						qcom,start-idx = <0x00>;
						qcom,idx-len = <0x16>;
						qcom,duty-pcts = [01 0a 14 1e 28 32 3c 46 50 5a 64 64 5a 50 46 3c 32 28 1e 14 0a 01];
						qcom,use-blink;
						phandle = <0x2e2>;
					};

					qcom,rgb_1 {
						label = "rgb";
						qcom,id = <0x04>;
						qcom,mode = "pwm";
						pwms = <0x83 0x00 0x00>;
						qcom,pwm-us = <0x3e8>;
						qcom,max-current = <0x0c>;
						qcom,default-state = "off";
						linux,name = "green";
						phandle = <0x2e3>;
					};

					qcom,rgb_2 {
						label = "rgb";
						qcom,id = <0x05>;
						qcom,mode = "pwm";
						qcom,pause-lo = <0x00>;
						qcom,pause-hi = <0x00>;
						qcom,ramp-step-ms = <0x64>;
						qcom,lut-flags = <0x01>;
						pwms = <0x84 0x00 0x00>;
						qcom,pwm-us = <0x3e8>;
						qcom,max-current = <0x0c>;
						qcom,default-state = "off";
						linux,name = "red";
						qcom,start-idx = <0x00>;
						qcom,idx-len = <0x16>;
						qcom,duty-pcts = [01 0a 14 1e 28 32 3c 46 50 5a 64 64 5a 50 46 3c 32 28 1e 14 0a 01];
						qcom,use-blink;
						phandle = <0x2e4>;
					};
				};

				qcom,leds@d800 {
					compatible = "qcom,qpnp-wled";
					reg = <0xd800 0x100 0xd900 0x100>;
					reg-names = "qpnp-wled-ctrl-base\0qpnp-wled-sink-base";
					interrupts = <0x03 0xd8 0x01 0x01>;
					interrupt-names = "ovp-irq";
					linux,name = "wled";
					linux,default-trigger = "bkl-trigger";
					qcom,fdbk-output = "auto";
					qcom,vref-uv = <0x1f20c>;
					qcom,switch-freq-khz = <0x320>;
					qcom,ovp-mv = <0x73a0>;
					qcom,ilim-ma = <0x3ca>;
					qcom,boost-duty-ns = <0x1a>;
					qcom,mod-freq-khz = <0x2580>;
					qcom,dim-mode = "hybrid";
					qcom,hyb-thres = <0x271>;
					qcom,sync-dly-us = <0x320>;
					qcom,fs-curr-ua = <0x61a8>;
					qcom,cons-sync-write-delay-us = <0xfa0>;
					qcom,led-strings-list = [00 01 02];
					qcom,loop-auto-gm-en;
					qcom,pmic-revid = <0x85>;
					qcom,auto-calibration-enable;
					qcom,wled-stepper-en;
					status = "ok";
					phandle = <0x2e5>;
				};

				qcom,leds@d300 {
					compatible = "qcom,qpnp-flash-led-v2";
					reg = <0xd300 0x100>;
					label = "flash";
					interrupts = <0x03 0xd3 0x00 0x01 0x03 0xd3 0x03 0x01 0x03 0xd3 0x04 0x01>;
					interrupt-names = "led-fault-irq\0all-ramp-down-done-irq\0all-ramp-up-done-irq";
					qcom,hdrm-auto-mode;
					qcom,short-circuit-det;
					qcom,open-circuit-det;
					qcom,vph-droop-det;
					qcom,thermal-derate-en;
					qcom,thermal-derate-current = <0xc8 0x1f4 0x3e8>;
					qcom,isc-delay = <0xc0>;
					qcom,pmic-revid = <0x85>;
					phandle = <0x2e6>;

					qcom,flash_0 {
						label = "flash";
						qcom,led-name = "led:flash_0";
						qcom,max-current = <0x5dc>;
						qcom,default-led-trigger = "flash0_trigger";
						qcom,id = <0x00>;
						qcom,current-ma = <0x3e8>;
						qcom,duration-ms = <0x500>;
						qcom,ires-ua = <0x30d4>;
						qcom,hdrm-voltage-mv = <0x145>;
						qcom,hdrm-vol-hi-lo-win-mv = <0x64>;
						phandle = <0x284>;
					};

					qcom,flash_1 {
						label = "flash";
						qcom,led-name = "led:flash_1";
						qcom,max-current = <0x5dc>;
						qcom,default-led-trigger = "flash1_trigger";
						qcom,id = <0x01>;
						qcom,current-ma = <0x3e8>;
						qcom,duration-ms = <0x500>;
						qcom,ires-ua = <0x30d4>;
						qcom,hdrm-voltage-mv = <0x145>;
						qcom,hdrm-vol-hi-lo-win-mv = <0x64>;
						phandle = <0x285>;
					};

					qcom,flash_2 {
						label = "flash";
						qcom,led-name = "led:flash_2";
						qcom,max-current = <0x2ee>;
						qcom,default-led-trigger = "flash2_trigger";
						qcom,id = <0x02>;
						qcom,current-ma = <0x1f4>;
						qcom,duration-ms = <0x500>;
						qcom,ires-ua = <0x30d4>;
						qcom,hdrm-voltage-mv = <0x145>;
						qcom,hdrm-vol-hi-lo-win-mv = <0x64>;
						phandle = <0x289>;
					};

					qcom,torch_0 {
						label = "torch";
						qcom,led-name = "led:torch_0";
						qcom,max-current = <0x1f4>;
						qcom,default-led-trigger = "torch0_trigger";
						qcom,id = <0x00>;
						qcom,current-ma = <0x12c>;
						qcom,ires-ua = <0x30d4>;
						qcom,hdrm-voltage-mv = <0x145>;
						qcom,hdrm-vol-hi-lo-win-mv = <0x64>;
						phandle = <0x286>;
					};

					qcom,torch_1 {
						label = "torch";
						qcom,led-name = "led:torch_1";
						qcom,max-current = <0x1f4>;
						qcom,default-led-trigger = "torch1_trigger";
						qcom,id = <0x01>;
						qcom,current-ma = <0x12c>;
						qcom,ires-ua = <0x30d4>;
						qcom,hdrm-voltage-mv = <0x145>;
						qcom,hdrm-vol-hi-lo-win-mv = <0x64>;
						phandle = <0x287>;
					};

					qcom,torch_2 {
						label = "torch";
						qcom,led-name = "led:torch_2";
						qcom,max-current = <0x1f4>;
						qcom,default-led-trigger = "torch2_trigger";
						qcom,id = <0x02>;
						qcom,current-ma = <0x12c>;
						qcom,ires-ua = <0x30d4>;
						qcom,hdrm-voltage-mv = <0x145>;
						qcom,hdrm-vol-hi-lo-win-mv = <0x64>;
						phandle = <0x28a>;
					};

					qcom,led_switch_0 {
						label = "switch";
						qcom,led-name = "led:switch_0";
						qcom,led-mask = <0x03>;
						qcom,default-led-trigger = "switch0_trigger";
						phandle = <0x288>;
					};

					qcom,led_switch_1 {
						label = "switch";
						qcom,led-name = "led:switch_1";
						qcom,led-mask = <0x04>;
						qcom,default-led-trigger = "switch1_trigger";
						phandle = <0x28b>;
					};
				};

				qpnp-lcdb@ec00 {
					compatible = "qcom,qpnp-lcdb-regulator";
					#address-cells = <0x01>;
					#size-cells = <0x01>;
					reg = <0xec00 0x100>;
					interrupts = <0x03 0xec 0x01 0x01>;
					interrupt-names = "sc-irq";
					qcom,pmic-revid = <0x85>;
					phandle = <0x2e7>;

					ldo {
						label = "ldo";
						regulator-name = "lcdb_ldo";
						regulator-min-microvolt = "\0=\t";
						regulator-max-microvolt = <0x5b8d80>;
						phandle = <0x270>;
					};

					ncp {
						label = "ncp";
						regulator-name = "lcdb_ncp";
						regulator-min-microvolt = "\0=\t";
						regulator-max-microvolt = <0x5b8d80>;
						phandle = <0x271>;
					};
				};

				qpnp-oledb@e000 {
					compatible = "qcom,qpnp-oledb-regulator";
					#address-cells = <0x01>;
					#size-cells = <0x01>;
					qcom,pmic-revid = <0x85>;
					reg = <0xe000 0x100>;
					qcom,pbs-client = <0x86>;
					label = "oledb";
					regulator-name = "regulator-oledb";
					regulator-min-microvolt = <0x4c4b40>;
					regulator-max-microvolt = <0x7b98a0>;
					qcom,swire-control;
					qcom,ext-pin-control;
					status = "disabled";
					phandle = <0x2e8>;
				};

				qpnp-labibb-regulator {
					compatible = "qcom,qpnp-labibb-regulator";
					#address-cells = <0x01>;
					#size-cells = <0x01>;
					qcom,pmic-revid = <0x85>;
					qcom,swire-control;
					status = "disabled";
					phandle = <0x2e9>;

					qcom,ibb@dc00 {
						reg = <0xdc00 0x100>;
						reg-names = "ibb_reg";
						regulator-name = "ibb_reg";
						regulator-min-microvolt = "\0=\t";
						regulator-max-microvolt = <0x602160>;
						qcom,qpnp-ibb-min-voltage = <0x155cc0>;
						qcom,qpnp-ibb-step-size = <0x186a0>;
						qcom,qpnp-ibb-slew-rate = <0x1e8480>;
						qcom,qpnp-ibb-init-voltage = "\0=\t";
						qcom,qpnp-ibb-init-amoled-voltage = "\0=\t";
						phandle = <0x2ea>;
					};

					qcom,lab@de00 {
						reg = <0xde00 0x100>;
						reg-names = "lab";
						regulator-name = "lab_reg";
						regulator-min-microvolt = <0x4630c0>;
						regulator-max-microvolt = <0x5d1420>;
						qcom,qpnp-lab-min-voltage = <0x4630c0>;
						qcom,qpnp-lab-step-size = <0x186a0>;
						qcom,qpnp-lab-slew-rate = <0x1388>;
						qcom,qpnp-lab-init-voltage = <0x4630c0>;
						qcom,qpnp-lab-init-amoled-voltage = <0x4630c0>;
						qcom,notify-lab-vreg-ok-sts;
						phandle = <0x2eb>;
					};
				};

				analog-codec@f000 {
					status = "okay";
					compatible = "qcom,pmic-analog-codec";
					reg = <0xf000 0x200>;
					#address-cells = <0x02>;
					#size-cells = <0x00>;
					interrupt-parent = <0x87>;
					interrupts = <0x03 0xf0 0x00 0x00 0x03 0xf0 0x01 0x00 0x03 0xf0 0x02 0x00 0x03 0xf0 0x03 0x00 0x03 0xf0 0x04 0x00 0x03 0xf0 0x05 0x00 0x03 0xf0 0x06 0x00 0x03 0xf0 0x07 0x00 0x03 0xf1 0x00 0x00 0x03 0xf1 0x01 0x00 0x03 0xf1 0x02 0x00 0x03 0xf1 0x03 0x00 0x03 0xf1 0x04 0x00 0x03 0xf1 0x05 0x00>;
					interrupt-names = "spk_cnp_int\0spk_clip_int\0spk_ocp_int\0ins_rem_det1\0but_rel_det\0but_press_det\0ins_rem_det\0mbhc_int\0ear_ocp_int\0hphr_ocp_int\0hphl_ocp_det\0ear_cnp_int\0hphr_cnp_int\0hphl_cnp_int";
					cdc-vdda-cp-supply = <0x88>;
					qcom,cdc-vdda-cp-voltage = <0x1cfde0 0x1f47d0>;
					qcom,cdc-vdda-cp-current = <0xc350>;
					cdc-vdd-pa-supply = <0x88>;
					qcom,cdc-vdd-pa-voltage = <0x1f20c0 0x1f20c0>;
					qcom,cdc-vdd-pa-current = <0x3f7a0>;
					cdc-vdd-mic-bias-supply = <0x7d>;
					qcom,cdc-vdd-mic-bias-voltage = <0x2f1e80 0x2f1e80>;
					qcom,cdc-vdd-mic-bias-current = <0x1388>;
					qcom,cdc-mclk-clk-rate = <0x927c00>;
					qcom,cdc-static-supplies = "cdc-vdda-cp\0cdc-vdd-pa";
					qcom,cdc-on-demand-supplies = "cdc-vdd-mic-bias";
					phandle = <0x244>;

					msm-dig-codec {
						compatible = "qcom,msm-digital-codec";
						reg = <0x152c0000 0x00>;
						phandle = <0x243>;
					};
				};
			};
		};

		cpuss_dump {
			compatible = "qcom,cpuss-dump";

			qcom,l1_i_cache0 {
				qcom,dump-node = <0x89>;
				qcom,dump-id = <0x60>;
			};

			qcom,l1_i_cache1 {
				qcom,dump-node = <0x8a>;
				qcom,dump-id = <0x61>;
			};

			qcom,l1_i_cache2 {
				qcom,dump-node = <0x8b>;
				qcom,dump-id = <0x62>;
			};

			qcom,l1_i_cache3 {
				qcom,dump-node = <0x8c>;
				qcom,dump-id = <0x63>;
			};

			qcom,l1_i_cache100 {
				qcom,dump-node = <0x8d>;
				qcom,dump-id = <0x64>;
			};

			qcom,l1_i_cache101 {
				qcom,dump-node = <0x8e>;
				qcom,dump-id = <0x65>;
			};

			qcom,l1_i_cache102 {
				qcom,dump-node = <0x8f>;
				qcom,dump-id = <0x66>;
			};

			qcom,l1_i_cache103 {
				qcom,dump-node = <0x90>;
				qcom,dump-id = <0x67>;
			};

			qcom,l1_d_cache0 {
				qcom,dump-node = <0x91>;
				qcom,dump-id = <0x80>;
			};

			qcom,l1_d_cache1 {
				qcom,dump-node = <0x92>;
				qcom,dump-id = <0x81>;
			};

			qcom,l1_d_cache2 {
				qcom,dump-node = <0x93>;
				qcom,dump-id = <0x82>;
			};

			qcom,l1_d_cache3 {
				qcom,dump-node = <0x94>;
				qcom,dump-id = <0x83>;
			};

			qcom,l1_d_cache100 {
				qcom,dump-node = <0x95>;
				qcom,dump-id = <0x84>;
			};

			qcom,l1_d_cache101 {
				qcom,dump-node = <0x96>;
				qcom,dump-id = <0x85>;
			};

			qcom,l1_d_cache102 {
				qcom,dump-node = <0x97>;
				qcom,dump-id = <0x86>;
			};

			qcom,l1_d_cache103 {
				qcom,dump-node = <0x98>;
				qcom,dump-id = <0x87>;
			};

			qcom,l1_tlb_dump0 {
				qcom,dump-node = <0x99>;
				qcom,dump-id = <0x20>;
			};

			qcom,l1_tlb_dump1 {
				qcom,dump-node = <0x9a>;
				qcom,dump-id = <0x21>;
			};

			qcom,l1_tlb_dump2 {
				qcom,dump-node = <0x9b>;
				qcom,dump-id = <0x22>;
			};

			qcom,l1_tlb_dump3 {
				qcom,dump-node = <0x9c>;
				qcom,dump-id = <0x23>;
			};

			qcom,l1_tlb_dump100 {
				qcom,dump-node = <0x9d>;
				qcom,dump-id = <0x24>;
			};

			qcom,l1_tlb_dump101 {
				qcom,dump-node = <0x9e>;
				qcom,dump-id = <0x25>;
			};

			qcom,l1_tlb_dump102 {
				qcom,dump-node = <0x9f>;
				qcom,dump-id = <0x26>;
			};

			qcom,l1_tlb_dump103 {
				qcom,dump-node = <0xa0>;
				qcom,dump-id = <0x27>;
			};
		};

		qcom,wdt@17817000 {
			compatible = "qcom,msm-watchdog";
			reg = <0x17817000 0x1000>;
			reg-names = "wdt-base";
			interrupts = <0x00 0x03 0x00 0x00 0x04 0x00>;
			qcom,bark-time = <0x2af8>;
			qcom,pet-time = <0x2710>;
			qcom,ipi-ping;
			qcom,wakeup-enable;
			qcom,scandump-size = <0x40000>;
			phandle = <0x2ec>;
		};

		qcom,sps {
			compatible = "qcom,msm_sps_4k";
			qcom,pipe-attr-ee;
		};

		qcom,memshare {
			compatible = "qcom,memshare";

			qcom,client_1 {
				compatible = "qcom,memshare-peripheral";
				qcom,peripheral-size = <0x200000>;
				qcom,client-id = <0x00>;
				qcom,allocate-boot-time;
				label = "modem";
			};

			qcom,client_2 {
				compatible = "qcom,memshare-peripheral";
				qcom,peripheral-size = <0x300000>;
				qcom,client-id = <0x02>;
				label = "modem";
			};

			qcom,client_3 {
				compatible = "qcom,memshare-peripheral";
				qcom,peripheral-size = <0xf00000>;
				qcom,client-id = <0x01>;
				qcom,allocate-on-request;
				label = "modem";
				phandle = <0x2ed>;
			};
		};

		tsens@10ad000 {
			compatible = "qcom,sdm660-tsens";
			reg = <0x10ad000 0x2000 0x784240 0x1000>;
			reg-names = "tsens_physical\0tsens_eeprom_physical";
			interrupts = <0x00 0xb8 0x00 0x00 0x1ae 0x00>;
			interrupt-names = "tsens-upper-lower\0tsens-critical";
			qcom,client-id = <0x00 0x01 0x02 0x03 0x04 0x05 0x06 0x07 0x08 0x09 0x0a 0x0b 0x0c 0x0d>;
			qcom,sensor-id = <0x00 0x0a 0x0b 0x04 0x05 0x06 0x07 0x08 0x0d 0x02 0x03 0x0c 0x09 0x01>;
			qcom,sensors = <0x0e>;
			qcom,slope = <0xc80 0xc80 0xc80 0xc80 0xc80 0xc80 0xc80 0xc80 0xc80 0xc80 0xc80 0xc80 0xc80 0xc80>;
			phandle = <0x2ee>;
		};

		serial@0c170000 {
			compatible = "qcom,msm-uartdm-v1.4\0qcom,msm-uartdm";
			reg = <0xc170000 0x1000>;
			interrupts = <0x00 0x6c 0x00>;
			status = "ok";
			clocks = <0xa1 0x2d 0xa1 0x23>;
			clock-names = "core\0iface";
			pinctrl-names = "default";
			pinctrl-0 = <0xa2>;
			phandle = <0x2ef>;
		};

		qcom,qbt1000 {
			compatible = "qcom,qbt1000";
			clock-names = "core\0iface";
			clocks = <0xa1 0x29 0xa1 0x23>;
			clock-frequency = <0xe4e1c0>;
			qcom,finger-detect-gpio = <0xa3 0x0b 0x00>;
		};

		qcom,sensor-information {
			compatible = "qcom,sensor-information";

			qcom,sensor-information-0 {
				qcom,sensor-type = "tsens";
				qcom,sensor-name = "tsens_tz_sensor0";
				qcom,scaling-factor = <0x0a>;
				phandle = <0x2f0>;
			};

			qcom,sensor-information-1 {
				qcom,sensor-type = "tsens";
				qcom,sensor-name = "tsens_tz_sensor1";
				qcom,scaling-factor = <0x0a>;
				phandle = <0xa4>;
			};

			qcom,sensor-information-2 {
				qcom,sensor-type = "tsens";
				qcom,sensor-name = "tsens_tz_sensor2";
				qcom,scaling-factor = <0x0a>;
				phandle = <0x2f1>;
			};

			qcom,sensor-information-3 {
				qcom,sensor-type = "tsens";
				qcom,sensor-name = "tsens_tz_sensor3";
				qcom,scaling-factor = <0x0a>;
				phandle = <0xa5>;
			};

			qcom,sensor-information-4 {
				qcom,sensor-type = "tsens";
				qcom,sensor-name = "tsens_tz_sensor4";
				qcom,scaling-factor = <0x0a>;
				phandle = <0xa6>;
			};

			qcom,sensor-information-5 {
				qcom,sensor-type = "tsens";
				qcom,sensor-name = "tsens_tz_sensor5";
				qcom,scaling-factor = <0x0a>;
				phandle = <0xa7>;
			};

			qcom,sensor-information-6 {
				qcom,sensor-type = "tsens";
				qcom,sensor-name = "tsens_tz_sensor6";
				qcom,scaling-factor = <0x0a>;
				phandle = <0xa8>;
			};

			qcom,sensor-information-7 {
				qcom,sensor-type = "tsens";
				qcom,sensor-name = "tsens_tz_sensor7";
				qcom,scaling-factor = <0x0a>;
				phandle = <0x2f2>;
			};

			qcom,sensor-information-8 {
				qcom,sensor-type = "tsens";
				qcom,sensor-name = "tsens_tz_sensor8";
				qcom,scaling-factor = <0x0a>;
				qcom,alias-name = "gpu";
				phandle = <0x2f3>;
			};

			qcom,sensor-information-9 {
				qcom,sensor-type = "tsens";
				qcom,sensor-name = "tsens_tz_sensor9";
				qcom,scaling-factor = <0x0a>;
				phandle = <0x2f4>;
			};

			qcom,sensor-information-10 {
				qcom,sensor-type = "tsens";
				qcom,sensor-name = "tsens_tz_sensor10";
				qcom,scaling-factor = <0x0a>;
				phandle = <0x2f5>;
			};

			qcom,sensor-information-11 {
				qcom,sensor-type = "tsens";
				qcom,sensor-name = "tsens_tz_sensor11";
				qcom,scaling-factor = <0x0a>;
				phandle = <0x2f6>;
			};

			qcom,sensor-information-12 {
				qcom,sensor-type = "tsens";
				qcom,sensor-name = "tsens_tz_sensor12";
				qcom,scaling-factor = <0x0a>;
				phandle = <0x2f7>;
			};

			qcom,sensor-information-13 {
				qcom,sensor-type = "tsens";
				qcom,sensor-name = "tsens_tz_sensor13";
				qcom,scaling-factor = <0x0a>;
				phandle = <0x2f8>;
			};

			qcom,sensor-information-14 {
				qcom,sensor-type = "alarm";
				qcom,sensor-name = "pm660_tz";
				qcom,scaling-factor = <0x3e8>;
				phandle = <0x2f9>;
			};

			qcom,sensor-information-15 {
				qcom,sensor-type = "adc";
				qcom,sensor-name = "msm_therm";
				phandle = <0x2fa>;
			};

			qcom,sensor-information-16 {
				qcom,sensor-type = "adc";
				qcom,sensor-name = "xo_therm";
				phandle = <0x2fb>;
			};

			qcom,sensor-information-17 {
				qcom,sensor-type = "adc";
				qcom,sensor-name = "pa_therm0";
				phandle = <0x2fc>;
			};

			qcom,sensor-information-18 {
				qcom,sensor-type = "adc";
				qcom,sensor-name = "pa_therm1";
				phandle = <0x2fd>;
			};

			qcom,sensor-information-19 {
				qcom,sensor-type = "adc";
				qcom,sensor-name = "quiet_therm";
				phandle = <0x2fe>;
			};

			qcom,sensor-information-20 {
				qcom,sensor-type = "llm";
				qcom,sensor-name = "limits_sensor-00";
				phandle = <0x2ff>;
			};

			qcom,sensor-information-21 {
				qcom,sensor-type = "llm";
				qcom,sensor-name = "limits_sensor-01";
				phandle = <0x300>;
			};
		};

		qcom,limit_info-0 {
			qcom,temperature-sensor = <0xa4>;
			qcom,hotplug-mitigation-enable;
			phandle = <0x02>;
		};

		qcom,limit_info-1 {
			qcom,temperature-sensor = <0xa5>;
			qcom,hotplug-mitigation-enable;
			phandle = <0x09>;
		};

		qcom,limit_info-2 {
			qcom,temperature-sensor = <0xa6>;
			qcom,hotplug-mitigation-enable;
			phandle = <0x0d>;
		};

		qcom,limit_info-3 {
			qcom,temperature-sensor = <0xa7>;
			qcom,hotplug-mitigation-enable;
			phandle = <0x0f>;
		};

		qcom,limit_info-4 {
			qcom,temperature-sensor = <0xa8>;
			qcom,hotplug-mitigation-enable;
			phandle = <0x11>;
		};

		qcom,msm-thermal {
			compatible = "qcom,msm-thermal";
			qcom,sensor-id = <0x01>;
			qcom,poll-ms = <0x64>;
			qcom,therm-reset-temp = <0x73>;
			qcom,core-limit-temp = <0x46>;
			qcom,core-temp-hysteresis = <0x0a>;
			qcom,hotplug-temp = <0x69>;
			qcom,hotplug-temp-hysteresis = <0x14>;
			qcom,online-hotplug-core;
			qcom,synchronous-cluster-id = <0x00 0x01>;
			qcom,synchronous-cluster-map = <0x00 0x04 0x13 0x14 0x15 0x16 0x01 0x04 0x17 0x18 0x19 0x1a>;
			clock-names = "osm";
			clocks = <0xa9 0x01>;
			qcom,cxip-lm-enable = <0x01>;
			qcom,vdd-restriction-temp = <0x05>;
			qcom,vdd-restriction-temp-hysteresis = <0x0a>;
			vdd-dig-supply = <0xaa>;
			vdd-gfx-supply = <0xab>;

			qcom,vdd-dig-rstr {
				qcom,vdd-rstr-reg = "vdd-dig";
				qcom,levels = <0x100 0x180 0x180>;
				qcom,min-level = <0x00>;
			};

			qcom,vdd-gfx-rstr {
				qcom,vdd-rstr-reg = "vdd-gfx";
				qcom,levels = <0x05 0x06 0x06>;
				qcom,min-level = <0x01>;
			};

			qcom,vdd-apps-rstr {
				qcom,vdd-rstr-reg = "vdd-apps";
				qcom,levels = <0x130b00>;
				qcom,freq-req;
				phandle = <0x301>;
			};
		};

		cx_ipeak@1fe5040 {
			compatible = "qcom,cx-ipeak-sdm660";
			reg = <0x1fe5040 0x28>;
			phandle = <0x16a>;
		};

		qcom,bcl {
			compatible = "qcom,bcl";
			qcom,bcl-enable;
			qcom,bcl-framework-interface;
			qcom,bcl-hotplug-list = <0x19 0x1a>;
			qcom,bcl-soc-hotplug-list = <0x17 0x18 0x19 0x1a>;

			qcom,ibat-monitor {
				qcom,low-threshold-uamp = <0x33e140>;
				qcom,high-threshold-uamp = <0x401640>;
				qcom,vph-high-threshold-uv = <0x3567e0>;
				qcom,vph-low-threshold-uv = <0x325aa0>;
				qcom,soc-low-threshold = <0x0a>;
			};
		};

		qcom,lmh {
			compatible = "qcom,lmh_v1";
			interrupts = <0x00 0x86 0x04>;
		};

		qcom,msm-core@780000 {
			compatible = "qcom,apss-core-ea";
			reg = <0x780000 0x1000>;
			qcom,low-hyst-temp = <0x64>;
			qcom,high-hyst-temp = <0x64>;

			ea0 {
				sensor = <0xa4>;
				phandle = <0x04>;
			};

			ea1 {
				sensor = <0xa4>;
				phandle = <0x06>;
			};

			ea2 {
				sensor = <0xa4>;
				phandle = <0x07>;
			};

			ea3 {
				sensor = <0xa4>;
				phandle = <0x08>;
			};

			ea4 {
				sensor = <0xa5>;
				phandle = <0x0b>;
			};

			ea5 {
				sensor = <0xa6>;
				phandle = <0x0e>;
			};

			ea6 {
				sensor = <0xa7>;
				phandle = <0x10>;
			};

			ea7 {
				sensor = <0xa8>;
				phandle = <0x12>;
			};
		};

		serial@0c1b0000 {
			compatible = "qcom,msm-uartdm-v1.4\0qcom,msm-uartdm";
			reg = <0xc1b0000 0x1000>;
			interrupts = <0x00 0x72 0x00>;
			status = "disabled";
			clocks = <0xa1 0x38 0xa1 0x2e>;
			clock-names = "core\0iface";
			phandle = <0x302>;
		};

		slim@151c0000 {
			cell-index = <0x01>;
			compatible = "qcom,slim-ngd";
			reg = <0x151c0000 0x2c000 0x15184000 0x2a000>;
			reg-names = "slimbus_physical\0slimbus_bam_physical";
			interrupts = <0x00 0xa3 0x00 0x00 0xa4 0x00>;
			interrupt-names = "slimbus_irq\0slimbus_bam_irq";
			qcom,apps-ch-pipes = <0x7e0000>;
			qcom,ea-pc = <0x260>;
			status = "disabled";
			phandle = <0x303>;

			tavil_codec {
				compatible = "qcom,tavil-slim-pgd";
				elemental-addr = [00 01 50 02 17 02];
				interrupt-parent = <0xac>;
				interrupts = <0x00 0x01 0x02 0x03 0x04 0x05 0x06 0x07 0x08 0x09 0x0a 0x0b 0x0c 0x0d 0x0e 0x0f 0x10 0x11 0x12 0x13 0x14 0x15 0x16 0x17 0x18 0x19 0x1a 0x1b 0x1c 0x1d 0x1e 0x1f>;
				qcom,wcd-rst-gpio-node = <0xad>;
				clock-names = "wcd_clk";
				clocks = <0xae 0x00>;
				cdc-vdd-mic-bias-supply = <0xaf>;
				qcom,cdc-vdd-mic-bias-voltage = <0x325aa0 0x325aa0>;
				qcom,cdc-vdd-mic-bias-current = <0x76c0>;
				qcom,cdc-static-supplies = "cdc-vdd-mic-bias";
				qcom,cdc-micbias1-mv = <0x708>;
				qcom,cdc-micbias2-mv = <0x708>;
				qcom,cdc-micbias3-mv = <0x708>;
				qcom,cdc-micbias4-mv = <0x708>;
				qcom,cdc-mclk-clk-rate = <0x927c00>;
				qcom,cdc-slim-ifd = "tavil-slim-ifd";
				qcom,cdc-slim-ifd-elemental-addr = [00 00 50 02 17 02];
				qcom,cdc-dmic-sample-rate = "\0I>";
				qcom,cdc-mad-dmic-rate = <0x927c0>;
				qcom,wdsp-cmpnt-dev-name = "tavil_codec";
				status = "disabled";
				phandle = <0x1ef>;

				wcd_pinctrl@5 {
					compatible = "qcom,wcd-pinctrl";
					qcom,num-gpios = <0x05>;
					gpio-controller;
					#gpio-cells = <0x02>;
					phandle = <0x304>;

					us_euro_sw_wcd_active {
						phandle = <0xb4>;

						mux {
							pins = "gpio1";
						};

						config {
							pins = "gpio1";
							output-high;
						};
					};

					us_euro_sw_wcd_sleep {
						phandle = <0xb5>;

						mux {
							pins = "gpio1";
						};

						config {
							pins = "gpio1";
							output-low;
						};
					};

					spkr_1_wcd_en_active {
						phandle = <0xb0>;

						mux {
							pins = "gpio2";
						};

						config {
							pins = "gpio2";
							output-high;
						};
					};

					spkr_1_wcd_en_sleep {
						phandle = <0xb1>;

						mux {
							pins = "gpio2";
						};

						config {
							pins = "gpio2";
							input-enable;
						};
					};

					spkr_2_sd_n_active {
						phandle = <0xb2>;

						mux {
							pins = "gpio3";
						};

						config {
							pins = "gpio3";
							output-high;
						};
					};

					spkr_2_sd_n_sleep {
						phandle = <0xb3>;

						mux {
							pins = "gpio3";
						};

						config {
							pins = "gpio3";
							input-enable;
						};
					};

					hph_en0_wcd_active {
						phandle = <0xb6>;

						mux {
							pins = "gpio4";
						};

						config {
							pins = "gpio4";
							output-high;
						};
					};

					hph_en0_wcd_sleep {
						phandle = <0xb7>;

						mux {
							pins = "gpio4";
						};

						config {
							pins = "gpio4";
							output-low;
						};
					};

					hph_en1_wcd_active {
						phandle = <0xb8>;

						mux {
							pins = "gpio5";
						};

						config {
							pins = "gpio5";
							output-high;
						};
					};

					hph_en1_wcd_sleep {
						phandle = <0xb9>;

						mux {
							pins = "gpio5";
						};

						config {
							pins = "gpio5";
							output-low;
						};
					};
				};

				msm_cdc_pinctrll {
					compatible = "qcom,msm-cdc-pinctrl";
					pinctrl-names = "aud_active\0aud_sleep";
					pinctrl-0 = <0xb0>;
					pinctrl-1 = <0xb1>;
					phandle = <0xba>;
				};

				msm_cdc_pinctrlr {
					compatible = "qcom,msm-cdc-pinctrl";
					pinctrl-names = "aud_active\0aud_sleep";
					pinctrl-0 = <0xb2>;
					pinctrl-1 = <0xb3>;
					phandle = <0xbb>;
				};

				msm_cdc_pinctrl_us_euro_sw {
					compatible = "qcom,msm-cdc-pinctrl";
					pinctrl-names = "aud_active\0aud_sleep";
					pinctrl-0 = <0xb4>;
					pinctrl-1 = <0xb5>;
					phandle = <0x1f2>;
				};

				msm_cdc_pinctrl_hph_en0 {
					compatible = "qcom,msm-cdc-pinctrl";
					pinctrl-names = "aud_active\0aud_sleep";
					pinctrl-0 = <0xb6>;
					pinctrl-1 = <0xb7>;
					phandle = <0x1f3>;
				};

				msm_cdc_pinctrl_hph_en1 {
					compatible = "qcom,msm-cdc-pinctrl";
					pinctrl-names = "aud_active\0aud_sleep";
					pinctrl-0 = <0xb8>;
					pinctrl-1 = <0xb9>;
					phandle = <0x1f4>;
				};

				swr_master {
					compatible = "qcom,swr-wcd";
					#address-cells = <0x02>;
					#size-cells = <0x00>;

					wsa881x@20170211 {
						compatible = "qcom,wsa881x";
						reg = <0x00 0x20170211>;
						qcom,spkr-sd-n-node = <0xba>;
						phandle = <0x235>;
					};

					wsa881x@20170212 {
						compatible = "qcom,wsa881x";
						reg = <0x00 0x20170212>;
						qcom,spkr-sd-n-node = <0xbb>;
						phandle = <0x236>;
					};

					wsa881x@21170213 {
						compatible = "qcom,wsa881x";
						reg = <0x00 0x21170213>;
						qcom,spkr-sd-n-node = <0xba>;
						phandle = <0x237>;
					};

					wsa881x@21170214 {
						compatible = "qcom,wsa881x";
						reg = <0x00 0x21170214>;
						qcom,spkr-sd-n-node = <0xbb>;
						phandle = <0x238>;
					};
				};

				wcd_spi {
					compatible = "qcom,wcd-spi-v2";
					qcom,master-bus-num = <0x07>;
					qcom,chip-select = <0x00>;
					qcom,max-frequency = <0x16e3600>;
					qcom,mem-base-addr = <0x100000>;
					phandle = <0x1f0>;
				};

				msm_cdc_pinctrl_usbc_audio_en1 {
					compatible = "qcom,msm-cdc-pinctrl";
					pinctrl-names = "aud_active\0aud_sleep";
					pinctrl-0 = <0xbc>;
					pinctrl-1 = <0xbd>;
					phandle = <0x1f5>;
				};

				msm_cdc_pinctrl_usbc_audio_en2 {
					compatible = "qcom,msm-cdc-pinctrl";
					pinctrl-names = "aud_active\0aud_sleep";
					pinctrl-0 = <0xbe>;
					pinctrl-1 = <0xbf>;
					phandle = <0x1f6>;
				};
			};

			msm_dai_slim {
				compatible = "qcom,msm-dai-slim";
				elemental-addr = [ff ff ff fe 17 02];
				status = "disabled";
				phandle = <0x305>;
			};
		};

		slim@15240000 {
			cell-index = <0x03>;
			compatible = "qcom,slim-ngd";
			reg = <0x15240000 0x2c000 0x15204000 0x20000>;
			reg-names = "slimbus_physical\0slimbus_bam_physical";
			interrupts = <0x00 0x123 0x00 0x00 0x124 0x00>;
			interrupt-names = "slimbus_irq\0slimbus_bam_irq";
			qcom,apps-ch-pipes = <0x1800>;
			phandle = <0x306>;

			wcn3990 {
				compatible = "qcom,btfmslim_slave";
				elemental-addr = [00 01 20 02 17 02];
				qcom,btfm-slim-ifd = "btfmslim_slave_ifd";
				qcom,btfm-slim-ifd-elemental-addr = [00 00 20 02 17 02];
				phandle = <0x307>;
			};
		};

		timer@17920000 {
			#address-cells = <0x01>;
			#size-cells = <0x01>;
			ranges;
			compatible = "arm,armv7-timer-mem";
			reg = <0x17920000 0x1000>;
			clock-frequency = <0x124f800>;

			frame@17921000 {
				frame-number = <0x00>;
				interrupts = <0x00 0x08 0x04 0x00 0x07 0x04>;
				reg = <0x17921000 0x1000 0x17922000 0x1000>;
			};

			frame@17923000 {
				frame-number = <0x01>;
				interrupts = <0x00 0x09 0x04>;
				reg = <0x17923000 0x1000>;
				status = "disabled";
			};

			frame@17924000 {
				frame-number = <0x02>;
				interrupts = <0x00 0x0a 0x04>;
				reg = <0x17924000 0x1000>;
				status = "disabled";
			};

			frame@17925000 {
				frame-number = <0x03>;
				interrupts = <0x00 0x0b 0x04>;
				reg = <0x17925000 0x1000>;
				status = "disabled";
			};

			frame@17926000 {
				frame-number = <0x04>;
				interrupts = <0x00 0x0c 0x04>;
				reg = <0x17926000 0x1000>;
				status = "disabled";
			};

			frame@17927000 {
				frame-number = <0x05>;
				interrupts = <0x00 0x0d 0x04>;
				reg = <0x17927000 0x1000>;
				status = "disabled";
			};

			frame@17928000 {
				frame-number = <0x06>;
				interrupts = <0x00 0x0e 0x04>;
				reg = <0x17928000 0x1000>;
				status = "disabled";
			};
		};

		arm64-cpu-erp {
			compatible = "arm,arm64-cpu-erp";
			interrupts = <0x00 0x2b 0x04 0x00 0x2c 0x04 0x00 0x29 0x04 0x00 0x2a 0x04>;
			interrupt-names = "pri-dbe-irq\0sec-dbe-irq\0pri-ext-irq\0sec-ext-irq";
			poll-delay-ms = <0x1388>;
		};

		qcom,rpmcc {
			compatible = "qcom,rpmcc-sdm660\0qcom,rpmcc";
			#clock-cells = <0x01>;
			phandle = <0x26>;
		};

		clock-controller@100000 {
			compatible = "qcom,gcc-sdm660\0syscon";
			reg = <0x100000 0x94000>;
			vdd_dig-supply = <0xc0>;
			vdd_dig_ao-supply = <0xc1>;
			#clock-cells = <0x01>;
			#reset-cells = <0x01>;
			phandle = <0xa1>;
		};

		clock-controller@c8c0000 {
			compatible = "qcom,mmcc-sdm660";
			reg = <0xc8c0000 0x40000>;
			vdd_mx_mmss-supply = <0xc2>;
			vdd_dig_mmss-supply = <0xc0>;
			vdda-supply = <0xc3>;
			#clock-cells = <0x01>;
			#reset-cells = <0x01>;
			phandle = <0x74>;
		};

		clock-controller@5065000 {
			compatible = "qcom,gpu-sdm660";
			reg = <0x5065000 0x10000>;
			#clock-cells = <0x01>;
			#reset-cells = <0x01>;
			phandle = <0x15b>;
		};

		gfx@5065000 {
			compatible = "qcom,gpucc-sdm660";
			reg = <0x5065000 0x10000>;
			vdd_dig_gfx-supply = <0xc0>;
			vdd_mx_gfx-supply = <0xc2>;
			vdd_gfx-supply = <0xab>;
			qcom,gfxfreq-corner = <0x00 0x00 0x9896800 0x01 0xfdad680 0x02 0x160dc080 0x03 0x1bb75640 0x04 0x230c2b00 0x05 0x26906fc0 0x06 0x29b92700 0x07 0x2cb41780 0x07>;
			#clock-cells = <0x01>;
			#reset-cells = <0x01>;
			phandle = <0x166>;
		};

		syscon@1791101c {
			compatible = "syscon";
			reg = <0x1791101c 0x04>;
			phandle = <0xc4>;
		};

		syscon@05065120 {
			compatible = "syscon";
			reg = <0x5065120 0x04>;
			phandle = <0xc6>;
		};

		syscon@c8c0900 {
			compatible = "syscon";
			reg = <0xc8c0900 0x04>;
			phandle = <0xc5>;
		};

		qcom,cc-debug@62000 {
			compatible = "qcom,gcc-debug-sdm660";
			reg = <0x62000 0x04>;
			reg-names = "dbg_offset";
			clocks = <0x26 0x00>;
			clock-names = "xo_clk_src";
			qcom,cc-count = <0x04>;
			qcom,gcc = <0xa1>;
			qcom,cpu = <0xc4>;
			qcom,mmss = <0xc5>;
			qcom,gpu = <0xc6>;
			#clock-cells = <0x01>;
			phandle = <0x308>;
		};

		qcom,cpubw {
			compatible = "qcom,devbw";
			governor = "performance";
			qcom,src-dst-ports = <0x01 0x200>;
			qcom,active-only;
			qcom,bw-tbl = <0x17d 0x23c 0x2fa 0x478 0x623 0x826 0xa25 0xb71 0xf27 0x134f 0x142b 0x172b 0x1ae1>;
			phandle = <0xc7>;
		};

		qcom,cpu-bwmon {
			compatible = "qcom,bimc-bwmon4";
			reg = <0x1008000 0x300 0x1001000 0x200>;
			reg-names = "base\0global_base";
			interrupts = <0x00 0xb7 0x04>;
			qcom,mport = <0x00>;
			qcom,hw-timer-hz = <0x124f800>;
			qcom,target-dev = <0xc7>;
			phandle = <0x309>;
		};

		qcom,mincpubw {
			compatible = "qcom,devbw";
			governor = "powersave";
			qcom,src-dst-ports = <0x01 0x200>;
			qcom,active-only;
			qcom,bw-tbl = <0x17d 0x23c 0x2fa 0x478 0x623 0x826 0xa25 0xb71 0xf27 0x134f 0x142b 0x172b 0x1ae1>;
			phandle = <0xca>;
		};

		qcom,memlat-cpu0 {
			compatible = "qcom,devbw";
			governor = "powersave";
			qcom,src-dst-ports = <0x01 0x200>;
			qcom,active-only;
			qcom,bw-tbl = <0x17d 0x23c 0x2fa 0x478 0x623 0x826 0xa25 0xb71 0xf27 0x134f 0x142b 0x172b 0x1ae1>;
			phandle = <0xc8>;
		};

		qcom,memlat-cpu4 {
			compatible = "qcom,devbw";
			governor = "powersave";
			qcom,src-dst-ports = <0x01 0x200>;
			qcom,active-only;
			qcom,bw-tbl = <0x17d 0x23c 0x2fa 0x478 0x623 0x826 0xa25 0xb71 0xf27 0x134f 0x142b 0x172b 0x1ae1>;
			phandle = <0xc9>;
		};

		qcom,arm-memlat-mon-0 {
			compatible = "qcom,arm-memlat-mon";
			qcom,cpulist = <0x13 0x14 0x15 0x16>;
			qcom,target-dev = <0xc8>;
			qcom,core-dev-table = <0xdc500 0x2fa 0x156300 0x826 0x1cb600 0xf27>;
			phandle = <0x30a>;
		};

		qcom,arm-memlat-mon-4 {
			compatible = "qcom,arm-memlat-mon";
			qcom,cpulist = <0x17 0x18 0x19 0x1a>;
			qcom,target-dev = <0xc9>;
			qcom,core-dev-table = <0x10fe00 0x2fa 0x156300 0xf27 0x20d000 0x172b 0x258000 0x1ae1>;
			phandle = <0x30b>;
		};

		devfreq-cpufreq {
			phandle = <0x30c>;

			mincpubw-cpufreq {
				target-dev = <0xca>;
				cpu-to-dev-map-0 = <0x9ab00 0x2fa 0x156300 0x623 0x1cb600 0xb71>;
				cpu-to-dev-map-4 = <0x10fe00 0x2fa 0x156300 0x826 0x1aa900 0xb71 0x20d000 0xf27 0x258000 0x1ae1>;
			};
		};

		qcom,clk-cpu-660@179c0000 {
			compatible = "qcom,clk-cpu-osm";
			reg = <0x179c0000 0x4000 0x17916000 0x1000 0x17816000 0x1000 0x179d1000 0x1000 0x784130 0x08 0x784130 0x08>;
			reg-names = "osm\0pwrcl_pll\0perfcl_pll\0apcs_common\0pwrcl_efuse\0perfcl_efuse";
			vdd-pwrcl-supply = <0xcb>;
			vdd-perfcl-supply = <0xcc>;
			interrupts = <0x00 0x23 0x01 0x00 0x24 0x01>;
			interrupt-names = "pwrcl-irq\0perfcl-irq";
			qcom,pwrcl-speedbin0-v0 = <0x11e1a300 0x4000f 0x1200020 0x01 0x01 0x25c3f800 0x5040021 0x3200020 0x01 0x02 0x35c98800 0x404002f 0x4260026 0x01 0x03 0x42603000 0x404003a 0x52e002e 0x02 0x04 0x538ab800 0x4040049 0x73a003a 0x02 0x05 0x5b8d8000 0x4040050 0x8400040 0x02 0x06 0x68242800 0x404005b 0x9480048 0x02 0x07 0x6ddd0000 0x4040060 0x94c004c 0x03 0x08>;
			qcom,pwrcl-speedbin1-v0 = <0x11e1a300 0x4000f 0x1200020 0x01 0x01 0x25c3f800 0x5040021 0x3200020 0x01 0x02 0x35c98800 0x404002f 0x4260026 0x01 0x03 0x42603000 0x404003a 0x52e002e 0x02 0x04 0x538ab800 0x4040049 0x73a003a 0x02 0x05 0x5b8d8000 0x4040050 0x8400040 0x02 0x06 0x68242800 0x404005b 0x9480048 0x02 0x07 0x6ddd0000 0x4040060 0x94c004c 0x03 0x08>;
			qcom,pwrcl-speedbin3-v0 = <0x11e1a300 0x4000f 0x1200020 0x01 0x01 0x25c3f800 0x5040021 0x3200020 0x01 0x02 0x35c98800 0x404002f 0x4260026 0x01 0x03 0x42603000 0x404003a 0x52e002e 0x02 0x04 0x538ab800 0x4040049 0x73a003a 0x02 0x05 0x5b8d8000 0x4040050 0x8400040 0x02 0x06 0x60216000 0x4040054 0x9430043 0x02 0x07>;
			qcom,pwrcl-speedbin4-v0 = <0x11e1a300 0x4000f 0x1200020 0x01 0x01 0x25c3f800 0x5040021 0x3200020 0x01 0x02 0x35c98800 0x404002f 0x4260026 0x01 0x03 0x42603000 0x404003a 0x52e002e 0x02 0x04 0x538ab800 0x4040049 0x73a003a 0x02 0x05 0x5b8d8000 0x4040050 0x8400040 0x02 0x06 0x68242800 0x404005b 0x9480048 0x02 0x07 0x6ddd0000 0x4040060 0x94c004c 0x03 0x08>;
			qcom,perfcl-speedbin0-v0 = <0x11e1a300 0x4000f 0x1200020 0x01 0x01 0x42603000 0x404003a 0x52e002e 0x01 0x02 0x538ab800 0x4040049 0x73a003a 0x02 0x03 0x68242800 0x404005b 0x9480048 0x02 0x04 0x74bad000 0x4040066 0xa510051 0x02 0x05 0x802c8000 0x4040070 0xb590059 0x02 0x06 0x927c0000 0x4040080 0xc660066 0x03 0x07>;
			qcom,perfcl-speedbin1-v0 = <0x11e1a300 0x4000f 0x1200020 0x01 0x01 0x42603000 0x404003a 0x52e002e 0x01 0x02 0x538ab800 0x4040049 0x73a003a 0x02 0x03 0x68242800 0x404005b 0x9480048 0x02 0x04 0x74bad000 0x4040066 0xa510051 0x02 0x05 0x802c8000 0x4040070 0xb590059 0x02 0x06 0x839b6800 0x4040073 0xb5c005c 0x03 0x07>;
			qcom,perfcl-speedbin3-v0 = <0x11e1a300 0x4000f 0x1200020 0x01 0x01 0x42603000 0x404003a 0x52e002e 0x01 0x02 0x538ab800 0x4040049 0x73a003a 0x02 0x03 0x68242800 0x404005b 0x9480048 0x02 0x04 0x6b931000 0x404005e 0x94b004b 0x02 0x05>;
			qcom,perfcl-speedbin4-v0 = <0x11e1a300 0x4000f 0x1200020 0x01 0x01 0x42603000 0x404003a 0x52e002e 0x01 0x02 0x538ab800 0x4040049 0x73a003a 0x02 0x03 0x68242800 0x404005b 0x9480048 0x02 0x04 0x74bad000 0x4040066 0xa510051 0x02 0x05>;
			qcom,up-timer = <0x3e8 0x3e8>;
			qcom,down-timer = <0x3e8 0x3e8>;
			qcom,set-ret-inactive;
			qcom,enable-llm-freq-vote;
			qcom,llm-freq-up-timer = <0x4fffb 0x4fffb>;
			qcom,llm-freq-down-timer = <0x4fffb 0x4fffb>;
			qcom,enable-llm-volt-vote;
			qcom,llm-volt-up-timer = <0x4fffb 0x4fffb>;
			qcom,llm-volt-down-timer = <0x4fffb 0x4fffb>;
			qcom,cc-reads = <0x0a>;
			qcom,cc-delay = <0x05>;
			qcom,cc-factor = <0x64>;
			qcom,osm-clk-rate = <0xbebc200>;
			qcom,xo-clk-rate = <0x124f800>;
			qcom,l-val-base = <0x17916004 0x17816004>;
			qcom,apcs-itm-present = <0x179d143c 0x179d143c>;
			qcom,apcs-pll-user-ctl = <0x1791600c 0x1781600c>;
			qcom,apcs-cfg-rcgr = <0x17911054 0x17811054>;
			qcom,apcs-cmd-rcgr = <0x17911050 0x17811050>;
			qcom,apm-mode-ctl = <0x179d0004 0x179d0010>;
			qcom,apm-ctrl-status = <0x179d000c 0x179d0018>;
			qcom,apm-threshold-voltage = <0xd4e40>;
			qcom,boost-fsm-en;
			qcom,safe-fsm-en;
			qcom,ps-fsm-en;
			qcom,droop-fsm-en;
			qcom,wfx-fsm-en;
			qcom,pc-fsm-en;
			clock-names = "aux_clk\0xo_a";
			clocks = <0xa1 0xa1 0x26 0x01>;
			#clock-cells = <0x01>;
			phandle = <0xa9>;

			qcom,limits-dcvs@0 {
				compatible = "qcom,msm-hw-limits";
				interrupts = <0x00 0x25 0x04>;
				phandle = <0x03>;
			};

			qcom,limits-dcvs@1 {
				compatible = "qcom,msm-hw-limits";
				interrupts = <0x00 0x26 0x04>;
				phandle = <0x0a>;
			};
		};

		qcom,msm-cpufreq {
			compatible = "qcom,msm-cpufreq";
			clock-names = "cpu0_clk\0cpu4_clk";
			clocks = <0xa9 0x01 0xa9 0x02>;
			qcom,governor-per-policy;
			qcom,cpufreq-table-0 = <0x9ab00 0xdc500 0x10fe00 0x156300 0x177000 0x189c00 0x1aa900 0x1c2000>;
			qcom,cpufreq-table-4 = <0x10fe00 0x156300 0x1aa900 0x1b8a00 0x1de200 0x20d000 0x21b100 0x258000>;
			phandle = <0x30d>;
		};

		sdhci@c0c4000 {
			compatible = "qcom,sdhci-msm-v5";
			reg = <0xc0c4000 0x1000 0xc0c5000 0x1000>;
			reg-names = "hc_mem\0cmdq_mem";
			interrupts = <0x00 0x6e 0x00 0x00 0x70 0x00>;
			interrupt-names = "hc_irq\0pwr_irq";
			qcom,bus-width = <0x08>;
			qcom,large-address-bus;
			sdhc-msm-crypto = <0xcd>;
			qcom,devfreq,freq-table = <0x2faf080 0xbebc200>;
			qcom,msm-bus,name = "sdhc1";
			qcom,msm-bus,num-cases = <0x09>;
			qcom,msm-bus,num-paths = <0x02>;
			qcom,msm-bus,vectors-KBps = <0x4e 0x200 0x00 0x00 0x01 0x25e 0x00 0x00 0x4e 0x200 0x416 0x640 0x01 0x25e 0x640 0x640 0x4e 0x200 0xcc3e 0x13880 0x01 0x25e 0x13880 0x13880 0x4e 0x200 0xff50 0x186a0 0x01 0x25e 0x186a0 0x186a0 0x4e 0x200 0x1fe9e 0x30d40 0x01 0x25e 0x208c8 0x208c8 0x4e 0x200 0x1fe9e 0x30d40 0x01 0x25e 0x249f0 0x249f0 0x4e 0x200 0x3fd3e 0x61a80 0x01 0x25e 0x493e0 0x493e0 0x4e 0x200 0x3fd3e 0x61a80 0x01 0x25e 0x493e0 0x493e0 0x4e 0x200 0x146cc2 0x3e8000 0x01 0x25e 0x146cc2 0x3e8000>;
			qcom,bus-bw-vectors-bps = <0x00 0x61a80 0x1312d00 0x17d7840 0x2faf080 0x5f5e100 0xbebc200 0x17d78400 0xffffffff>;
			clocks = <0xa1 0x5a 0xa1 0x5b 0xa1 0x5c>;
			clock-names = "iface_clk\0core_clk\0ice_core_clk";
			qcom,ice-clk-rates = <0x11e1a300 0x47868c0>;
			status = "ok";
			qcom,pm-qos-irq-type = "affine_irq";
			qcom,pm-qos-irq-latency = <0x2b 0x206>;
			qcom,pm-qos-cpu-groups = <0x0f 0xf0>;
			qcom,pm-qos-cmdq-latency-us = <0x2b 0x206 0x28 0x206>;
			qcom,pm-qos-legacy-latency-us = <0x2b 0x206 0x28 0x206>;
			qcom,clk-rates = <0x61a80 0x1312d00 0x17d7840 0x2faf080 0x5f5e100 0xb71b000 0x16e36000>;
			qcom,nonremovable;
			qcom,bus-speed-mode = "HS400_1p8v\0HS200_1p8v\0DDR_1p8v";
			qcom,scaling-lower-bus-speed-mode = "DDR52";
			vdd-supply = <0xce>;
			qcom,vdd-voltage-level = <0x2d0370 0x2d0370>;
			qcom,vdd-current-level = <0xc8 0x8b290>;
			vdd-io-supply = <0xcf>;
			qcom,vdd-io-always-on;
			qcom,vdd-io-lpm-sup;
			qcom,vdd-io-voltage-level = <0x1b7740 0x1b7740>;
			qcom,vdd-io-current-level = <0xc8 0x4f588>;
			pinctrl-names = "active\0sleep";
			pinctrl-0 = <0xd0 0xd1 0xd2 0xd3>;
			pinctrl-1 = <0xd4 0xd5 0xd6 0xd7>;
			phandle = <0x30e>;
		};

		sdhci@c084000 {
			compatible = "qcom,sdhci-msm-v5";
			reg = <0xc084000 0x1000>;
			reg-names = "hc_mem";
			interrupts = <0x00 0x01 0x02>;
			interrupt-names = "hc_irq\0pwr_irq\0status_irq";
			qcom,bus-width = <0x04>;
			qcom,large-address-bus;
			qcom,msm-bus,name = "sdhc2";
			qcom,msm-bus,num-cases = <0x08>;
			qcom,msm-bus,num-paths = <0x02>;
			qcom,msm-bus,vectors-KBps = <0x51 0x200 0x00 0x00 0x01 0x260 0x00 0x00 0x51 0x200 0x416 0x640 0x01 0x260 0x640 0x640 0x51 0x200 0xcc3e 0x13880 0x01 0x260 0x13880 0x13880 0x51 0x200 0xff50 0x186a0 0x01 0x260 0x186a0 0x186a0 0x51 0x200 0x1fe9e 0x30d40 0x01 0x260 0x208c8 0x208c8 0x51 0x200 0x3fd3e 0x30d40 0x01 0x260 0x249f0 0x249f0 0x51 0x200 0x3fd3e 0x61a80 0x01 0x260 0x493e0 0x493e0 0x51 0x200 0x146cc2 0x3e8000 0x01 0x260 0x146cc2 0x3e8000>;
			qcom,bus-bw-vectors-bps = <0x00 0x61a80 0x1312d00 0x17d7840 0x2faf080 0x5f5e100 0xbebc200 0xffffffff>;
			qcom,devfreq,freq-table = <0x2faf080 0xbebc200>;
			clocks = <0xa1 0x5d 0xa1 0x5e>;
			clock-names = "iface_clk\0core_clk";
			status = "ok";
			qcom,pm-qos-irq-type = "affine_irq";
			qcom,pm-qos-irq-latency = <0x2b 0x206>;
			qcom,pm-qos-cpu-groups = <0x0f 0xf0>;
			qcom,pm-qos-legacy-latency-us = <0x2b 0x206 0x28 0x206>;
			qcom,clk-rates = <0x61a80 0x1312d00 0x17d7840 0x2faf080 0x5f5e100 0xbebc200>;
			qcom,bus-speed-mode = "SDR12\0SDR25\0SDR50\0DDR50\0SDR104";
			vdd-supply = <0x4f>;
			qcom,vdd-voltage-level = <0x2d0370 0x2d0370>;
			qcom,vdd-current-level = <0x3a98 0xc3500>;
			vdd-io-supply = <0x50>;
			qcom,vdd-io-voltage-level = <0x1b7740 0x2d0370>;
			qcom,vdd-io-current-level = <0xc8 0x55f0>;
			pinctrl-names = "active\0sleep";
			pinctrl-0 = <0xd8 0xd9 0xda 0xdb>;
			pinctrl-1 = <0xdc 0xdd 0xde 0xdf>;
			#address-cells = <0x00>;
			interrupt-parent = <0xe0>;
			#interrupt-cells = <0x01>;
			interrupt-map-mask = <0xffffffff>;
			interrupt-map = <0x00 0x01 0x00 0x00 0x7d 0x00 0x01 0x01 0x00 0x00 0xdd 0x00 0x02 0xe1 0x36 0x00>;
			cd-gpios = <0xe1 0x36 0x00>;
			phandle = <0xe0>;
		};

		qcom,ipa@14780000 {
			compatible = "qcom,ipa";
			reg = <0x14780000 0x4effc 0x14784000 0x26934>;
			reg-names = "ipa-base\0bam-base";
			interrupts = <0x00 0x14d 0x00 0x00 0x1b0 0x00>;
			interrupt-names = "ipa-irq\0bam-irq";
			qcom,ipa-hw-ver = <0x06>;
			qcom,ipa-hw-mode = <0x00>;
			qcom,wan-rx-ring-size = <0xc0>;
			qcom,lan-rx-ring-size = <0xc0>;
			clocks = <0x26 0x22 0x26 0x59>;
			clock-names = "core_clk\0smmu_clk";
			qcom,arm-smmu;
			qcom,smmu-disable-htw;
			qcom,smmu-s1-bypass;
			qcom,ee = <0x00>;
			qcom,use-ipa-tethering-bridge;
			qcom,modem-cfg-emb-pipe-flt;
			qcom,ipa-wdi2;
			qcom,use-dma-zone;
			qcom,msm-bus,name = "ipa";
			qcom,msm-bus,num-cases = <0x04>;
			qcom,msm-bus,num-paths = <0x02>;
			qcom,msm-bus,vectors-KBps = <0x5a 0x200 0x00 0x00 0x01 0x2a4 0x00 0x00 0x5a 0x200 0x13880 0x9c400 0x01 0x2a4 0x13880 0x13880 0x5a 0x200 0x324b0 0xea600 0x01 0x2a4 0x324b0 0x27100 0x5a 0x200 0x324b0 0xea600 0x01 0x2a4 0x324b0 0x27100>;
			qcom,bus-vector-names = "MIN\0SVS\0PERF\0TURBO";
			qcom,rx-polling-sleep-ms = <0x01>;
			qcom,ipa-polling-iteration = <0x28>;
			phandle = <0x30f>;

			ipa_smmu_ap {
				compatible = "qcom,ipa-smmu-ap-cb";
				iommus = <0xe2 0x19c0>;
				qcom,iova-mapping = <0x10000000 0x40000000>;
				phandle = <0x310>;
			};

			ipa_smmu_wlan {
				status = "disabled";
				compatible = "qcom,ipa-smmu-wlan-cb";
				iommus = <0xe2 0x19c1>;
				phandle = <0x311>;
			};

			ipa_smmu_uc {
				compatible = "qcom,ipa-smmu-uc-cb";
				iommus = <0xe2 0x19c2>;
				qcom,iova-mapping = <0x40000000 0x20000000>;
				phandle = <0x312>;
			};
		};

		qcom,rmtfs_sharedmem@0 {
			compatible = "qcom,sharedmem-uio";
			reg = <0x00 0x200000>;
			reg-names = "rmtfs";
			qcom,client-id = <0x01>;
			qcom,guard-memory;
		};

		qcom,rmnet-ipa {
			compatible = "qcom,rmnet-ipa";
			qcom,rmnet-ipa-ssr;
			qcom,ipa-loaduC;
			qcom,ipa-advertise-sg-support;
		};

		qcom,ipc-spinlock@1f40000 {
			compatible = "qcom,ipc-spinlock-sfpb";
			reg = <0x1f40000 0x8000>;
			qcom,num-locks = <0x08>;
		};

		qcom,smem@86000000 {
			compatible = "qcom,smem";
			reg = <0x86000000 0x200000 0x17911008 0x04 0x778000 0x7000 0x1fd4000 0x08>;
			reg-names = "smem\0irq-reg-base\0aux-mem1\0smem_targ_info_reg";
			qcom,mpu-enabled;
		};

		qcom,msm-cdsp-loader {
			compatible = "qcom,cdsp-loader";
			qcom,proc-img-to-load = "cdsp";
		};

		qcom,msm-adsprpc-mem {
			compatible = "qcom,msm-adsprpc-mem-region";
			memory-region = <0xe3>;
		};

		qcom,msm_fastrpc {
			compatible = "qcom,msm-fastrpc-adsp";
			qcom,fastrpc-glink;
			qcom,fastrpc-vmid-heap-shared;

			qcom,msm_fastrpc_compute_cb1 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "adsprpc-smd";
				iommus = <0xe4 0x03>;
				dma-coherent;
			};

			qcom,msm_fastrpc_compute_cb2 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "adsprpc-smd";
				iommus = <0xe4 0x07>;
				dma-coherent;
			};

			qcom,msm_fastrpc_compute_cb3 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "adsprpc-smd";
				iommus = <0xe4 0x08>;
				dma-coherent;
			};

			qcom,msm_fastrpc_compute_cb4 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "adsprpc-smd";
				iommus = <0xe4 0x09>;
				dma-coherent;
			};

			qcom,msm_fastrpc_compute_cb5 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "cdsprpc-smd";
				iommus = <0xe5 0x03>;
				dma-coherent;
			};

			qcom,msm_fastrpc_compute_cb6 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "cdsprpc-smd";
				iommus = <0xe5 0x04>;
				dma-coherent;
			};

			qcom,msm_fastrpc_compute_cb7 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "cdsprpc-smd";
				iommus = <0xe5 0x05>;
				dma-coherent;
			};

			qcom,msm_fastrpc_compute_cb8 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "cdsprpc-smd";
				iommus = <0xe5 0x06>;
				dma-coherent;
			};

			qcom,msm_fastrpc_compute_cb9 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "cdsprpc-smd";
				iommus = <0xe5 0x07>;
				dma-coherent;
			};

			qcom,msm_fastrpc_compute_cb10 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "cdsprpc-smd";
				iommus = <0xe5 0x08>;
				dma-coherent;
			};

			qcom,msm_fastrpc_compute_cb11 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "cdsprpc-smd";
				iommus = <0xe5 0x09>;
				dma-coherent;
			};

			qcom,msm_fastrpc_compute_cb12 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "cdsprpc-smd";
				iommus = <0xe5 0x0a>;
				dma-coherent;
			};

			qcom,msm_fastrpc_compute_cb13 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "cdsprpc-smd";
				iommus = <0xe5 0x0b>;
				dma-coherent;
			};
		};

		dcc@10b3000 {
			compatible = "qcom,dcc";
			reg = <0x10b3000 0x1000 0x10b4000 0x2000>;
			reg-names = "dcc-base\0dcc-ram-base";
			clocks = <0xa1 0x3c>;
			clock-names = "dcc_clk";
			phandle = <0x313>;
		};

		qcom,glink-smem-native-xprt-modem@86000000 {
			compatible = "qcom,glink-smem-native-xprt";
			reg = <0x86000000 0x200000 0x17911008 0x04>;
			reg-names = "smem\0irq-reg-base";
			qcom,irq-mask = <0x8000>;
			interrupts = <0x00 0x1c4 0x01>;
			label = "mpss";
		};

		qcom,glink-smem-native-xprt-adsp@86000000 {
			compatible = "qcom,glink-smem-native-xprt";
			reg = <0x86000000 0x200000 0x17911008 0x04>;
			reg-names = "smem\0irq-reg-base";
			qcom,irq-mask = <0x200>;
			interrupts = <0x00 0x9d 0x01>;
			label = "lpass";
			cpu-affinity = <0x01 0x02>;
			qcom,qos-config = <0xe6>;
			qcom,ramp-time = <0xaf>;
		};

		qcom,glink-qos-config-adsp {
			compatible = "qcom,glink-qos-config";
			qcom,flow-info = <0x3c 0x00 0x3c 0x00 0x3c 0x00 0x3c 0x00>;
			qcom,mtu-size = <0x800>;
			qcom,tput-stats-cycle = <0x0a>;
			phandle = <0xe6>;
		};

		qcom,glink-smem-native-xprt-cdsp@86000000 {
			compatible = "qcom,glink-smem-native-xprt";
			reg = <0x86000000 0x200000 0x17911008 0x04>;
			reg-names = "smem\0irq-reg-base";
			qcom,irq-mask = <0x20000000>;
			interrupts = <0x00 0x201 0x01>;
			label = "cdsp";
		};

		qcom,glink-smem-native-xprt-rpm@778000 {
			compatible = "qcom,glink-rpm-native-xprt";
			reg = <0x778000 0x7000 0x17911008 0x04>;
			reg-names = "msgram\0irq-reg-base";
			qcom,irq-mask = <0x01>;
			interrupts = <0x00 0xa8 0x01>;
			label = "rpm";
		};

		qcom,glink-ssr-modem {
			compatible = "qcom,glink_ssr";
			label = "modem";
			qcom,edge = "mpss";
			qcom,notify-edges = <0xe7 0xe8 0xe9>;
			qcom,xprt = "smem";
			phandle = <0xea>;
		};

		qcom,glink-ssr-adsp {
			compatible = "qcom,glink_ssr";
			label = "adsp";
			qcom,edge = "lpass";
			qcom,notify-edges = <0xea 0xe8 0xe9>;
			qcom,xprt = "smem";
			phandle = <0xe7>;
		};

		qcom,glink-ssr-rpm {
			compatible = "qcom,glink_ssr";
			label = "rpm";
			qcom,edge = "rpm";
			qcom,notify-edges = <0xe7 0xea 0xe9>;
			qcom,xprt = "smem";
			phandle = <0xe8>;
		};

		qcom,glink-ssr-cdsp {
			compatible = "qcom,glink_ssr";
			label = "cdsp";
			qcom,edge = "cdsp";
			qcom,notify-edges = <0xe7 0xea 0xe8>;
			qcom,xprt = "smem";
			phandle = <0xe9>;
		};

		qcom,glink-spi-xprt-wdsp {
			compatible = "qcom,glink-spi-xprt";
			label = "wdsp";
			qcom,remote-fifo-config = <0xeb>;
			qcom,qos-config = <0xec>;
			qcom,ramp-time = <0x10 0x20 0x30 0x40>;
			status = "disabled";
			phandle = <0x1f1>;
		};

		qcom,glink-fifo-config-wdsp {
			compatible = "qcom,glink-fifo-config";
			qcom,out-read-idx-reg = <0x12000>;
			qcom,out-write-idx-reg = <0x12004>;
			qcom,in-read-idx-reg = <0x1200c>;
			qcom,in-write-idx-reg = <0x12010>;
			status = "disabled";
			phandle = <0xeb>;
		};

		qcom,glink-qos-config-wdsp {
			compatible = "qcom,glink-qos-config";
			qcom,flow-info = <0x80 0x00 0x70 0x01 0x60 0x02 0x50 0x03>;
			qcom,mtu-size = <0x800>;
			qcom,tput-stats-cycle = <0x0a>;
			status = "disabled";
			phandle = <0xec>;
		};

		qcom,glink_pkt {
			compatible = "qcom,glinkpkt";

			qcom,glinkpkt-at-mdm0 {
				qcom,glinkpkt-transport = "smem";
				qcom,glinkpkt-edge = "mpss";
				qcom,glinkpkt-ch-name = "DS";
				qcom,glinkpkt-dev-name = "at_mdm0";
			};

			qcom,glinkpkt-loopback_cntl {
				qcom,glinkpkt-transport = "lloop";
				qcom,glinkpkt-edge = "local";
				qcom,glinkpkt-ch-name = "LOCAL_LOOPBACK_CLNT";
				qcom,glinkpkt-dev-name = "glink_pkt_loopback_ctrl";
			};

			qcom,glinkpkt-loopback_data {
				qcom,glinkpkt-transport = "lloop";
				qcom,glinkpkt-edge = "local";
				qcom,glinkpkt-ch-name = "glink_pkt_lloop_CLNT";
				qcom,glinkpkt-dev-name = "glink_pkt_loopback";
			};

			qcom,glinkpkt-apr-apps2 {
				qcom,glinkpkt-transport = "smem";
				qcom,glinkpkt-edge = "adsp";
				qcom,glinkpkt-ch-name = "apr_apps2";
				qcom,glinkpkt-dev-name = "apr_apps2";
			};

			qcom,glinkpkt-data40-cntl {
				qcom,glinkpkt-transport = "smem";
				qcom,glinkpkt-edge = "mpss";
				qcom,glinkpkt-ch-name = "DATA40_CNTL";
				qcom,glinkpkt-dev-name = "smdcntl8";
			};

			qcom,glinkpkt-data1 {
				qcom,glinkpkt-transport = "smem";
				qcom,glinkpkt-edge = "mpss";
				qcom,glinkpkt-ch-name = "DATA1";
				qcom,glinkpkt-dev-name = "smd7";
			};

			qcom,glinkpkt-data4 {
				qcom,glinkpkt-transport = "smem";
				qcom,glinkpkt-edge = "mpss";
				qcom,glinkpkt-ch-name = "DATA4";
				qcom,glinkpkt-dev-name = "smd8";
			};

			qcom,glinkpkt-data11 {
				qcom,glinkpkt-transport = "smem";
				qcom,glinkpkt-edge = "mpss";
				qcom,glinkpkt-ch-name = "DATA11";
				qcom,glinkpkt-dev-name = "smd11";
			};
		};

		qcom,rpm-smd {
			compatible = "qcom,rpm-glink";
			qcom,glink-edge = "rpm";
			rpm-channel-name = "rpm_requests";
			phandle = <0x314>;

			rpm-regulator-smpa4 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "smpa";
				qcom,resource-id = <0x04>;
				qcom,regulator-type = <0x01>;
				status = "okay";

				regulator-s4 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm660_s4";
					qcom,set = <0x03>;
					status = "okay";
					regulator-min-microvolt = <0x1b8ac8>;
					regulator-max-microvolt = <0x1f20c0>;
					phandle = <0x88>;
				};
			};

			rpm-regulator-smpa5 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "smpa";
				qcom,resource-id = <0x05>;
				qcom,regulator-type = <0x01>;
				status = "okay";

				regulator-s5 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm660_s5";
					qcom,set = <0x03>;
					status = "okay";
					regulator-min-microvolt = <0x12ad40>;
					regulator-max-microvolt = <0x149970>;
					phandle = <0x28c>;
				};
			};

			rpm-regulator-smpa6 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "smpa";
				qcom,resource-id = <0x06>;
				qcom,regulator-type = <0x01>;
				status = "okay";

				regulator-s6 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm660_s6";
					qcom,set = <0x03>;
					status = "okay";
					regulator-min-microvolt = <0x7b0c0>;
					regulator-max-microvolt = <0xf2300>;
					phandle = <0x315>;
				};
			};

			rpm-regulator-ldoa1 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "ldoa";
				qcom,resource-id = <0x01>;
				qcom,regulator-type = <0x00>;
				status = "okay";

				regulator-l1 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm660_l1";
					qcom,set = <0x03>;
					status = "okay";
					regulator-min-microvolt = <0x118c30>;
					regulator-max-microvolt = <0x1312d0>;
					phandle = <0x106>;
				};
			};

			rpm-regulator-ldoa2 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "ldoa";
				qcom,resource-id = <0x02>;
				qcom,regulator-type = <0x00>;
				status = "okay";

				regulator-l2 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm660_l2";
					qcom,set = <0x03>;
					status = "okay";
					regulator-min-microvolt = <0xe7ef0>;
					regulator-max-microvolt = <0xf6950>;
					phandle = <0x316>;
				};
			};

			rpm-regulator-ldoa3 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "ldoa";
				qcom,resource-id = <0x03>;
				qcom,regulator-type = <0x00>;
				status = "okay";

				regulator-l3 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm660_l3";
					qcom,set = <0x03>;
					status = "okay";
					regulator-min-microvolt = <0xe7ef0>;
					regulator-max-microvolt = <0xf6950>;
					phandle = <0x317>;
				};
			};

			rpm-regulator-ldoa5 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "ldoa";
				qcom,resource-id = <0x05>;
				qcom,regulator-type = <0x00>;
				status = "okay";

				regulator-l5 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm660_l5";
					qcom,set = <0x03>;
					status = "okay";
					regulator-min-microvolt = <0x802c8>;
					regulator-max-microvolt = <0xe7ef0>;
					phandle = <0xf0>;
				};
			};

			rpm-regulator-ldoa6 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "ldoa";
				qcom,resource-id = <0x06>;
				qcom,regulator-type = <0x00>;
				status = "okay";

				regulator-l6 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm660_l6";
					qcom,set = <0x03>;
					status = "okay";
					regulator-min-microvolt = <0x124f80>;
					regulator-max-microvolt = <0x14e790>;
					phandle = <0x28f>;
				};

				regulator-l6-pin-ctrl {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm660_l6_pin_ctrl";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x124f80>;
					regulator-max-microvolt = <0x14e790>;
					qcom,init-pin-ctrl-mode = <0x02>;
					qcom,enable-with-pin-ctrl = <0x00 0x02>;
					phandle = <0xf2>;
				};
			};

			rpm-regulator-ldoa7 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "ldoa";
				qcom,resource-id = <0x07>;
				qcom,regulator-type = <0x00>;
				status = "okay";

				regulator-l7 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm660_l7";
					qcom,set = <0x03>;
					status = "okay";
					regulator-min-microvolt = <0x124f80>;
					regulator-max-microvolt = <0x124f80>;
					phandle = <0x318>;
				};
			};

			rpm-regulator-ldoa8 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "ldoa";
				qcom,resource-id = <0x08>;
				qcom,regulator-type = <0x00>;
				status = "okay";

				regulator-l8 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm660_l8";
					qcom,set = <0x03>;
					status = "okay";
					regulator-min-microvolt = <0x1ab3f0>;
					regulator-max-microvolt = <0x1cfde0>;
					phandle = <0xcf>;
				};
			};

			rpm-regulator-ldoa9 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "ldoa";
				qcom,resource-id = <0x09>;
				qcom,regulator-type = <0x00>;
				status = "okay";

				regulator-l9 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm660_l9";
					qcom,set = <0x03>;
					status = "okay";
					regulator-min-microvolt = <0x1ab3f0>;
					regulator-max-microvolt = <0x1cfde0>;
					phandle = <0x28e>;
				};

				regulator-l9-pin-ctrl {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm660_l9_pin_ctrl";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x1ab3f0>;
					regulator-max-microvolt = <0x1cfde0>;
					qcom,init-pin-ctrl-mode = <0x02>;
					qcom,enable-with-pin-ctrl = <0x00 0x02>;
					phandle = <0xf1>;
				};
			};

			rpm-regulator-ldoa10 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "ldoa";
				qcom,resource-id = <0x0a>;
				qcom,regulator-type = <0x00>;
				status = "okay";

				regulator-l10 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm660_l10";
					qcom,set = <0x03>;
					status = "okay";
					proxy-supply = <0xc3>;
					qcom,proxy-consumer-enable;
					qcom,proxy-consumer-current = <0x36b0>;
					regulator-min-microvolt = <0x1b2920>;
					regulator-max-microvolt = <0x1dc130>;
					phandle = <0xc3>;
				};
			};

			rpm-regulator-ldoa11 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "ldoa";
				qcom,resource-id = <0x0b>;
				qcom,regulator-type = <0x00>;
				status = "okay";

				regulator-l11 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm660_l11";
					qcom,set = <0x03>;
					status = "okay";
					regulator-min-microvolt = <0x1b2920>;
					regulator-max-microvolt = <0x1dc130>;
					phandle = <0x19d>;
				};
			};

			rpm-regulator-ldoa12 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "ldoa";
				qcom,resource-id = <0x0c>;
				qcom,regulator-type = <0x00>;
				status = "okay";

				regulator-l12 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm660_l12";
					qcom,set = <0x03>;
					status = "okay";
					regulator-min-microvolt = <0x1b2920>;
					regulator-max-microvolt = <0x1dc130>;
					phandle = <0x319>;
				};
			};

			rpm-regulator-ldoa13 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "ldoa";
				qcom,resource-id = <0x0d>;
				qcom,regulator-type = <0x00>;
				status = "okay";

				regulator-l13 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm660_l13";
					qcom,set = <0x03>;
					status = "okay";
					regulator-min-microvolt = <0x1b2920>;
					regulator-max-microvolt = <0x1dc130>;
					phandle = <0x26e>;
				};
			};

			rpm-regulator-ldoa14 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "ldoa";
				qcom,resource-id = <0x0e>;
				qcom,regulator-type = <0x00>;
				status = "okay";

				regulator-l14 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm660_l14";
					qcom,set = <0x03>;
					status = "okay";
					regulator-min-microvolt = <0x1a17b0>;
					regulator-max-microvolt = <0x1cfde0>;
					phandle = <0x31a>;
				};
			};

			rpm-regulator-ldoa15 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "ldoa";
				qcom,resource-id = <0x0f>;
				qcom,regulator-type = <0x00>;
				status = "okay";

				regulator-l15 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm660_l15";
					qcom,set = <0x03>;
					status = "okay";
					regulator-min-microvolt = <0x192d50>;
					regulator-max-microvolt = <0x2d0370>;
					phandle = <0x31b>;
				};
			};

			rpm-regulator-ldoa17 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "ldoa";
				qcom,resource-id = <0x11>;
				qcom,regulator-type = <0x00>;
				status = "okay";

				regulator-l17 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm660_l17";
					qcom,set = <0x03>;
					status = "okay";
					regulator-min-microvolt = <0x192d50>;
					regulator-max-microvolt = <0x2d0370>;
					phandle = <0x31c>;
				};
			};

			rpm-regulator-ldoa18 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "ldoa";
				qcom,resource-id = <0x12>;
				qcom,regulator-type = <0x00>;
				status = "okay";
				regulator-always-on;

				regulator-l18 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm660_l18";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x2b7cd0>;
					regulator-max-microvolt = <0x2b7cd0>;
					qcom,init-voltage = <0x2b7cd0>;
					status = "okay";
					regulator-always-on;
				};
			};

			rpm-regulator-ldoa19 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "ldoa";
				qcom,resource-id = <0x13>;
				qcom,regulator-type = <0x00>;
				status = "okay";

				regulator-l19 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm660_l19";
					qcom,set = <0x03>;
					status = "okay";
					regulator-min-microvolt = <0x30d400>;
					regulator-max-microvolt = <0x33e140>;
					phandle = <0x290>;
				};

				regulator-l19-pin-ctrl {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm660_l19_pin_ctrl";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x30d400>;
					regulator-max-microvolt = <0x33e140>;
					qcom,init-pin-ctrl-mode = <0x02>;
					qcom,enable-with-pin-ctrl = <0x00 0x02>;
					phandle = <0xf3>;
				};
			};

			rpm-regulator-smpb1 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "smpb";
				qcom,resource-id = <0x01>;
				qcom,regulator-type = <0x01>;
				status = "okay";

				regulator-s1 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm660l_s1";
					qcom,set = <0x03>;
					status = "okay";
					regulator-min-microvolt = <0x112a88>;
					regulator-max-microvolt = <0x112a88>;
					phandle = <0x31d>;
				};
			};

			rpm-regulator-smpb2 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "smpb";
				qcom,resource-id = <0x02>;
				qcom,regulator-type = <0x01>;
				status = "okay";

				regulator-s2 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm660l_s2";
					qcom,set = <0x03>;
					status = "okay";
					regulator-min-microvolt = <0x100590>;
					regulator-max-microvolt = <0x100590>;
					phandle = <0x31e>;
				};
			};

			rpm-regulator-smpb3 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "rwcx";
				qcom,resource-id = <0x00>;
				qcom,regulator-type = <0x01>;
				status = "okay";

				regulator-s3 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm660l_s3";
					qcom,set = <0x03>;
					status = "disabled";
				};

				regulator-s3-level {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm660l_s3_level";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x10>;
					regulator-max-microvolt = <0x180>;
					qcom,use-voltage-level;
					phandle = <0xc0>;
				};

				regulator-s3-floor-level {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm660l_s3_floor_level";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x10>;
					regulator-max-microvolt = <0x180>;
					qcom,use-voltage-floor-level;
					qcom,always-send-voltage;
					phandle = <0xaa>;
				};

				regulator-s3-level-ao {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm660l_s3_level_ao";
					qcom,set = <0x01>;
					regulator-min-microvolt = <0x10>;
					regulator-max-microvolt = <0x180>;
					qcom,use-voltage-level;
					phandle = <0xc1>;
				};
			};

			rpm-regulator-smpb5 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "rwmx";
				qcom,resource-id = <0x00>;
				qcom,regulator-type = <0x01>;
				status = "okay";

				regulator-s5 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm660l_s5";
					qcom,set = <0x03>;
					status = "disabled";
				};

				regulator-s5-level {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm660l_s5_level";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x10>;
					regulator-max-microvolt = <0x180>;
					qcom,use-voltage-level;
					phandle = <0xc2>;
				};

				regulator-s5-floor-level {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm660l_s5_floor_level";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x10>;
					regulator-max-microvolt = <0x180>;
					qcom,use-voltage-floor-level;
					qcom,always-send-voltage;
					phandle = <0x31f>;
				};

				regulator-s5-level-ao {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm660l_s5_level_ao";
					qcom,set = <0x01>;
					regulator-min-microvolt = <0x10>;
					regulator-max-microvolt = <0x180>;
					qcom,use-voltage-level;
					phandle = <0x320>;
				};
			};

			rpm-regulator-ldob1 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "ldob";
				qcom,resource-id = <0x01>;
				qcom,regulator-type = <0x00>;
				status = "okay";

				regulator-l1 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm660l_l1";
					qcom,set = <0x03>;
					status = "okay";
					regulator-min-microvolt = "\0\f5";
					regulator-max-microvolt = <0xe1d48>;
					phandle = <0x100>;
				};
			};

			rpm-regulator-ldob2 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "ldob";
				qcom,resource-id = <0x02>;
				qcom,regulator-type = <0x00>;
				status = "okay";

				regulator-l2 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm660l_l2";
					qcom,set = <0x03>;
					status = "okay";
					regulator-min-microvolt = <0x55730>;
					regulator-max-microvolt = <0x2f4d60>;
					phandle = <0x50>;
				};
			};

			rpm-regulator-ldob3 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "ldob";
				qcom,resource-id = <0x03>;
				qcom,regulator-type = <0x00>;
				status = "okay";

				regulator-l3 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm660l_l3";
					qcom,set = <0x03>;
					status = "okay";
					regulator-min-microvolt = <0x1a17b0>;
					regulator-max-microvolt = <0x36ee80>;
					phandle = <0x28d>;
				};
			};

			rpm-regulator-ldob4 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "ldob";
				qcom,resource-id = <0x04>;
				qcom,regulator-type = <0x00>;
				status = "okay";

				regulator-l4 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm660l_l4";
					qcom,set = <0x03>;
					status = "okay";
					regulator-min-microvolt = <0x19f0a0>;
					regulator-max-microvolt = <0x2d0370>;
					phandle = <0xce>;
				};
			};

			rpm-regulator-ldob5 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "ldob";
				qcom,resource-id = <0x05>;
				qcom,regulator-type = <0x00>;
				status = "okay";

				regulator-l5 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm660l_l5";
					qcom,set = <0x03>;
					status = "okay";
					regulator-min-microvolt = <0x1a42a8>;
					regulator-max-microvolt = <0x36ee80>;
					phandle = <0x4f>;
				};
			};

			rpm-regulator-ldob6 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "ldob";
				qcom,resource-id = <0x06>;
				qcom,regulator-type = <0x00>;
				status = "okay";

				regulator-l6 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm660l_l6";
					qcom,set = <0x03>;
					status = "okay";
					regulator-min-microvolt = <0x19f0a0>;
					regulator-max-microvolt = <0x325aa0>;
					phandle = <0x26f>;
				};
			};

			rpm-regulator-ldob7 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "ldob";
				qcom,resource-id = <0x07>;
				qcom,regulator-type = <0x00>;
				status = "okay";

				regulator-l7 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm660l_l7";
					qcom,set = <0x03>;
					status = "okay";
					regulator-min-microvolt = <0x2932e0>;
					regulator-max-microvolt = <0x2faf08>;
					parent-supply = <0xc3>;
					phandle = <0x7d>;
				};
			};

			rpm-regulator-ldob8 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "ldob";
				qcom,resource-id = <0x08>;
				qcom,regulator-type = <0x00>;
				status = "okay";

				regulator-l8 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm660l_l8";
					qcom,set = <0x03>;
					status = "okay";
					regulator-min-microvolt = <0x30d400>;
					regulator-max-microvolt = <0x33e140>;
					phandle = <0x321>;
				};
			};

			rpm-regulator-ldob9 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "rwlc";
				qcom,resource-id = <0x00>;
				qcom,regulator-type = <0x00>;
				status = "okay";

				regulator-l9 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm660l_l9";
					qcom,set = <0x03>;
					status = "disabled";
				};

				regulator-l9-level {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm660l_l9_level";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x10>;
					regulator-max-microvolt = <0x180>;
					qcom,use-voltage-level;
					phandle = <0xf5>;
				};

				regulator-l9-floor-level {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm660l_l9_floor_level";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x10>;
					regulator-max-microvolt = <0x180>;
					qcom,use-voltage-floor-level;
					qcom,always-send-voltage;
					phandle = <0x322>;
				};
			};

			rpm-regulator-ldob10 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "rwlm";
				qcom,resource-id = <0x00>;
				qcom,regulator-type = <0x00>;
				status = "okay";

				regulator-l10 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm660l_l10";
					qcom,set = <0x03>;
					status = "disabled";
				};

				regulator-l10-level {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm660l_l10_level";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x10>;
					regulator-max-microvolt = <0x180>;
					qcom,use-voltage-level;
					phandle = <0x323>;
				};

				regulator-l10-floor-level {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm660l_l10_floor_level";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x10>;
					regulator-max-microvolt = <0x180>;
					qcom,use-voltage-floor-level;
					qcom,always-send-voltage;
					phandle = <0x324>;
				};
			};

			rpm-regulator-bobb {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "bobb";
				qcom,resource-id = <0x01>;
				qcom,regulator-type = <0x04>;
				status = "okay";

				regulator-bob {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm660l_bob";
					qcom,set = <0x03>;
					status = "okay";
					regulator-min-microvolt = <0x325aa0>;
					regulator-max-microvolt = <0x36ee80>;
					qcom,pwm-threshold-current = <0x1e8480>;
					qcom,init-bob-mode = <0x02>;
					phandle = <0xaf>;
				};

				regulator-bob-pin1 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm660l_bob_pin1";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x325aa0>;
					regulator-max-microvolt = <0x36ee80>;
					qcom,pwm-threshold-current = <0x1e8480>;
					qcom,init-bob-mode = <0x02>;
					qcom,use-pin-ctrl-voltage1;
					phandle = <0x291>;
				};

				regulator-bob-pin2 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm660l_bob_pin2";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x325aa0>;
					regulator-max-microvolt = <0x36ee80>;
					qcom,pwm-threshold-current = <0x1e8480>;
					qcom,init-bob-mode = <0x02>;
					qcom,use-pin-ctrl-voltage2;
					phandle = <0x325>;
				};

				regulator-bob-pin3 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm660l_bob_pin3";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x325aa0>;
					regulator-max-microvolt = <0x36ee80>;
					qcom,pwm-threshold-current = <0x1e8480>;
					qcom,init-bob-mode = <0x02>;
					qcom,use-pin-ctrl-voltage3;
					phandle = <0x326>;
				};
			};
		};

		qcom,ipc_router {
			compatible = "qcom,ipc_router";
			qcom,node-id = <0x01>;
		};

		qcom,ipc_router_modem_xprt {
			compatible = "qcom,ipc_router_glink_xprt";
			qcom,ch-name = "IPCRTR";
			qcom,xprt-remote = "mpss";
			qcom,glink-xprt = "smem";
			qcom,xprt-linkid = <0x01>;
			qcom,xprt-version = <0x01>;
			qcom,fragmented-data;
		};

		qcom,ipc_router_q6_xprt {
			compatible = "qcom,ipc_router_glink_xprt";
			qcom,ch-name = "IPCRTR";
			qcom,xprt-remote = "lpass";
			qcom,glink-xprt = "smem";
			qcom,xprt-linkid = <0x01>;
			qcom,xprt-version = <0x01>;
			qcom,fragmented-data;
		};

		qcom,ipc_router_cdsp_xprt {
			compatible = "qcom,ipc_router_glink_xprt";
			qcom,ch-name = "IPCRTR";
			qcom,xprt-remote = "cdsp";
			qcom,glink-xprt = "smem";
			qcom,xprt-linkid = <0x01>;
			qcom,xprt-version = <0x01>;
			qcom,fragmented-data;
		};

		qcom,venus@cce0000 {
			compatible = "qcom,pil-tz-generic";
			reg = <0xcce0000 0x4000>;
			vdd-supply = <0xed>;
			qcom,proxy-reg-names = "vdd";
			clocks = <0x74 0xb6 0x74 0xa9 0x74 0xb4 0x26 0x3c 0x74 0xb5>;
			clock-names = "core_clk\0mnoc_ahb_clk\0iface_clk\0noc_axi_clk\0bus_clk";
			qcom,proxy-clock-names = "core_clk\0mnoc_ahb_clk\0iface_clk\0noc_axi_clk\0bus_clk";
			qcom,msm-bus,name = "pil-venus";
			qcom,msm-bus,num-cases = <0x02>;
			qcom,msm-bus,num-paths = <0x01>;
			qcom,msm-bus,vectors-KBps = <0x3f 0x200 0x00 0x00 0x3f 0x200 0x00 0x4a380>;
			qcom,pas-id = <0x09>;
			qcom,proxy-timeout-ms = <0x64>;
			qcom,firmware-name = "venus";
			memory-region = <0xee>;
			status = "ok";
		};

		ant_check {
			compatible = "ant_check";
			pinctrl-names = "ant_check_irq_state";
			pinctrl-0 = <0xef>;
			ant_check,irq_gpio_hb = <0xe1 0x38 0x00>;
			ant_check,irq_gpio_mb = <0xe1 0x4d 0x00>;
		};

		qcom,icnss@18800000 {
			compatible = "qcom,icnss";
			reg = <0x18800000 0x800000 0xa0000000 0x10000000 0xb0000000 0x10000>;
			reg-names = "membase\0smmu_iova_base\0smmu_iova_ipa";
			iommus = <0xe2 0x1a00 0xe2 0x1a01>;
			clocks = <0x26 0x14>;
			clock-names = "cxo_ref_clk_pin";
			interrupts = <0x00 0x19d 0x00 0x00 0x19e 0x00 0x00 0x19f 0x00 0x00 0x1a0 0x00 0x00 0x1a1 0x00 0x00 0x1a2 0x00 0x00 0x1a4 0x00 0x00 0x1a5 0x00 0x00 0x1a6 0x00 0x00 0x1a7 0x00 0x00 0x1a8 0x00 0x00 0x1a9 0x00>;
			vdd-0.8-cx-mx-supply = <0xf0>;
			vdd-1.8-xo-supply = <0xf1>;
			vdd-1.3-rfa-supply = <0xf2>;
			vdd-3.3-ch0-supply = <0xf3>;
			qcom,vdd-0.8-cx-mx-config = <0xcf080 0xcf080>;
			qcom,vdd-1.8-xo-config = <0x1ab3f0 0x1cfde0>;
			qcom,vdd-1.3-rfa-config = <0x124f80 0x14e790>;
			qcom,vdd-3.3-ch0-config = <0x30d400 0x33e140>;
			qcom,wlan-msa-memory = <0x100000>;
			qcom,wlan-msa-fixed-region = <0xf4>;
			qcom,smmu-s1-bypass;
		};

		qcom,lpass@15700000 {
			compatible = "qcom,pil-tz-generic";
			reg = <0x15700000 0x100>;
			reg-names = "base_reg";
			interrupts = <0x00 0xa2 0x01>;
			vdd_cx-supply = <0xf5>;
			qcom,proxy-reg-names = "vdd_cx";
			qcom,vdd_cx-uV-uA = <0x180 0x186a0>;
			clocks = <0x26 0x52>;
			clock-names = "xo";
			qcom,proxy-clock-names = "xo";
			qcom,pas-id = <0x01>;
			qcom,proxy-timeout-ms = <0x2710>;
			qcom,smem-id = <0x1a7>;
			qcom,sysmon-id = <0x01>;
			qcom,ssctl-instance-id = <0x14>;
			qcom,firmware-name = "adsp";
			memory-region = <0xf6>;
			qcom,gpio-err-fatal = <0xf7 0x00 0x00>;
			qcom,gpio-proxy-unvote = <0xf7 0x02 0x00>;
			qcom,gpio-err-ready = <0xf7 0x01 0x00>;
			qcom,gpio-stop-ack = <0xf7 0x03 0x00>;
			qcom,gpio-force-stop = <0xf8 0x00 0x00>;
			status = "ok";
		};

		qcom,turing@1a300000 {
			compatible = "qcom,pil-tz-generic";
			reg = <0x1a300000 0x100>;
			reg-names = "base_reg";
			interrupts = <0x00 0x206 0x01>;
			vdd_cx-supply = <0xc0>;
			qcom,proxy-reg-names = "vdd_cx";
			qcom,vdd_cx-uV-uA = <0x180 0x186a0>;
			clocks = <0x26 0x54>;
			clock-names = "xo";
			qcom,proxy-clock-names = "xo";
			qcom,pas-id = <0x12>;
			qcom,proxy-timeout-ms = <0x2710>;
			qcom,smem-id = <0x259>;
			qcom,sysmon-id = <0x07>;
			qcom,ssctl-instance-id = <0x17>;
			qcom,firmware-name = "cdsp";
			memory-region = <0xf9>;
			qcom,gpio-err-fatal = <0xfa 0x00 0x00>;
			qcom,gpio-proxy-unvote = <0xfa 0x02 0x00>;
			qcom,gpio-err-ready = <0xfa 0x01 0x00>;
			qcom,gpio-stop-ack = <0xfa 0x03 0x00>;
			qcom,gpio-force-stop = <0xfb 0x00 0x00>;
			status = "ok";
		};

		qcom,mss@4080000 {
			compatible = "qcom,pil-q6v55-mss";
			reg = <0x4080000 0x100 0x1f63000 0x08 0x1f65000 0x08 0x1f64000 0x08 0x4180000 0x40 0x179000 0x04 0x1fe5048 0x04>;
			reg-names = "qdsp6_base\0halt_q6\0halt_modem\0halt_nc\0rmb_base\0restart_reg\0cxip_lm_vote_clear";
			clocks = <0x26 0x00 0xa1 0x4d 0xa1 0x22 0xa1 0x39 0xa1 0xb2 0xa1 0x51 0xa1 0x4f 0x26 0x08>;
			clock-names = "xo\0iface_clk\0bus_clk\0mem_clk\0gpll0_mss_clk\0snoc_axi_clk\0mnoc_axi_clk\0qdss_clk";
			qcom,proxy-clock-names = "xo\0qdss_clk";
			qcom,active-clock-names = "iface_clk\0bus_clk\0mem_clk\0gpll0_mss_clk\0snoc_axi_clk\0mnoc_axi_clk";
			interrupts = <0x00 0x1c0 0x01>;
			vdd_cx-supply = <0xc0>;
			vdd_cx-voltage = <0x180>;
			vdd_mx-supply = <0xc2>;
			vdd_mx-uV = <0x180>;
			qcom,firmware-name = "modem";
			qcom,pil-self-auth;
			qcom,sysmon-id = <0x00>;
			qcom,minidump-id = <0x00>;
			qcom,ssctl-instance-id = <0x12>;
			qcom,qdsp6v62-1-5;
			memory-region = <0xfc>;
			qcom,mem-protect-id = <0x0f>;
			qcom,complete-ramdump;
			qcom,cx-ipeak-vote;
			qcom,gpio-err-fatal = <0xfd 0x00 0x00>;
			qcom,gpio-err-ready = <0xfd 0x01 0x00>;
			qcom,gpio-proxy-unvote = <0xfd 0x02 0x00>;
			qcom,gpio-stop-ack = <0xfd 0x03 0x00>;
			qcom,gpio-shutdown-ack = <0xfd 0x07 0x00>;
			qcom,gpio-force-stop = <0xfe 0x00 0x00>;
			status = "ok";
			phandle = <0x327>;

			qcom,mba-mem@0 {
				compatible = "qcom,pil-mba-mem";
				memory-region = <0xff>;
			};
		};

		qcom,msm-rtb {
			compatible = "qcom,msm-rtb";
			qcom,rtb-size = <0x100000>;
		};

		qcom,mpm2-sleep-counter@10a3000 {
			compatible = "qcom,mpm2-sleep-counter";
			reg = <0x10a3000 0x1000>;
			clock-frequency = <0x8000>;
		};

		qcom,msm-imem@146bf000 {
			compatible = "qcom,msm-imem";
			reg = <0x146bf000 0x1000>;
			ranges = <0x00 0x146bf000 0x1000>;
			#address-cells = <0x01>;
			#size-cells = <0x01>;

			mem_dump_table@10 {
				compatible = "qcom,msm-imem-mem_dump_table";
				reg = <0x10 0x08>;
			};

			dload_type@1c {
				compatible = "qcom,msm-imem-dload-type";
				reg = <0x1c 0x04>;
			};

			restart_reason@65c {
				compatible = "qcom,msm-imem-restart_reason";
				reg = <0x65c 0x04>;
			};

			boot_stats@6b0 {
				compatible = "qcom,msm-imem-boot_stats";
				reg = <0x6b0 0x20>;
			};

			kaslr_offset@6d0 {
				compatible = "qcom,msm-imem-kaslr_offset";
				reg = <0x6d0 0x0c>;
			};

			pil@94c {
				compatible = "qcom,msm-imem-pil";
				reg = <0x94c 0xc8>;
			};

			diag_dload@c8 {
				compatible = "qcom,msm-imem-diag-dload";
				reg = <0xc8 0xc8>;
			};

			ss_mdump@b88 {
				compatible = "qcom,msm-imem-minidump";
				reg = <0xb88 0x1c>;
			};
		};

		qcom,ghd {
			compatible = "qcom,gladiator-hang-detect";
			qcom,threshold-arr = <0x179d141c 0x179d1420 0x179d1424 0x179d1428 0x179d142c 0x179d1430>;
			qcom,config-reg = <0x179d1434>;
		};

		qcom,msm-gladiator-v2@17900000 {
			compatible = "qcom,msm-gladiator-v2";
			reg = <0x17900000 0xe000>;
			reg-names = "gladiator_base";
			interrupts = <0x00 0x16 0x00>;
			clock-names = "atb_clk";
			clocks = <0x26 0x08>;
		};

		cpu-pmu {
			compatible = "arm,armv8-pmuv3";
			qcom,irq-is-percpu;
			interrupts = <0x01 0x06 0x04>;
			phandle = <0x328>;
		};

		qseecom@86d00000 {
			compatible = "qcom,qseecom";
			reg = <0x86d00000 0x2200000>;
			reg-names = "secapp-region";
			qcom,hlos-num-ce-hw-instances = <0x01>;
			qcom,hlos-ce-hw-instance = <0x00>;
			qcom,qsee-ce-hw-instance = <0x00>;
			qcom,disk-encrypt-pipe-pair = <0x02>;
			qcom,support-fde;
			qcom,fde-key-size;
			qcom,no-clock-support;
			qcom,msm-bus,name = "qseecom-noc";
			qcom,msm-bus,num-cases = <0x04>;
			qcom,msm-bus,num-paths = <0x01>;
			qcom,msm-bus,vectors-KBps = <0x37 0x200 0x00 0x00 0x37 0x200 0x30d40 0x61a80 0x37 0x200 0x493e0 0xc3500 0x37 0x200 0x61a80 0xf4240>;
			clock-names = "core_clk_src\0core_clk\0iface_clk\0bus_clk";
			clocks = <0x26 0x4b 0x26 0x4b 0x26 0x4b 0x26 0x4b>;
			qcom,ce-opp-freq = <0xa37d070>;
			qcom,qsee-reentrancy-support = <0x02>;
			phandle = <0x329>;
		};

		qcedev@1de0000 {
			compatible = "qcom,qcedev";
			reg = <0x1de0000 0x20000 0x1dc4000 0x24000>;
			reg-names = "crypto-base\0crypto-bam-base";
			interrupts = <0x00 0xce 0x00>;
			qcom,bam-pipe-pair = <0x01>;
			qcom,ce-hw-instance = <0x00>;
			qcom,ce-device = <0x00>;
			qcom,ce-hw-shared;
			qcom,bam-ee = <0x00>;
			qcom,msm-bus,name = "qcedev-noc";
			qcom,msm-bus,num-cases = <0x02>;
			qcom,msm-bus,num-paths = <0x01>;
			qcom,msm-bus,vectors-KBps = <0x37 0x200 0x00 0x00 0x37 0x200 0x60180 0x60180>;
			clock-names = "core_clk_src\0core_clk\0iface_clk\0bus_clk";
			clocks = <0x26 0x49 0x26 0x49 0x26 0x49 0x26 0x49>;
			qcom,ce-opp-freq = <0xa37d070>;
			phandle = <0x32a>;
		};

		qcrypto@1de0000 {
			compatible = "qcom,qcrypto";
			reg = <0x1de0000 0x20000 0x1dc4000 0x24000>;
			reg-names = "crypto-base\0crypto-bam-base";
			interrupts = <0x00 0xce 0x00>;
			qcom,bam-pipe-pair = <0x02>;
			qcom,ce-hw-instance = <0x00>;
			qcom,ce-device = <0x00>;
			qcom,bam-ee = <0x00>;
			qcom,ce-hw-shared;
			qcom,clk-mgmt-sus-res;
			qcom,msm-bus,name = "qcrypto-noc";
			qcom,msm-bus,num-cases = <0x02>;
			qcom,msm-bus,num-paths = <0x01>;
			qcom,msm-bus,vectors-KBps = <0x37 0x200 0x00 0x00 0x37 0x200 0x60180 0x60180>;
			clock-names = "core_clk_src\0core_clk\0iface_clk\0bus_clk";
			clocks = <0x26 0x4a 0x26 0x4a 0x26 0x4a 0x26 0x4a>;
			qcom,ce-opp-freq = <0xa37d070>;
			qcom,use-sw-aes-cbc-ecb-ctr-algo;
			qcom,use-sw-aes-xts-algo;
			qcom,use-sw-aes-ccm-algo;
			qcom,use-sw-ahash-algo;
			qcom,use-sw-aead-algo;
			qcom,use-sw-hmac-algo;
			phandle = <0x32b>;
		};

		tz-log@146bf720 {
			compatible = "qcom,tz-log";
			reg = <0x146bf720 0x3000>;
			qcom,hyplog-enabled;
			hyplog-address-offset = <0x410>;
			hyplog-size-offset = <0x414>;
			phandle = <0x32c>;
		};

		qrng@793000 {
			compatible = "qcom,msm-rng";
			reg = <0x793000 0x1000>;
			qcom,msm-rng-iface-clk;
			qcom,no-qrng-config;
			qcom,msm-bus,name = "msm-rng-noc";
			qcom,msm-bus,num-cases = <0x02>;
			qcom,msm-bus,num-paths = <0x01>;
			qcom,msm-bus,vectors-KBps = <0x01 0x26a 0x00 0x00 0x01 0x26a 0x00 0x320>;
			clocks = <0xa1 0x54>;
			clock-names = "iface_clk";
			phandle = <0x32d>;
		};

		qcom,chd_silver {
			compatible = "qcom,core-hang-detect";
			label = "silver";
			qcom,threshold-arr = <0x179880b0 0x179980b0 0x179a80b0 0x179b80b0>;
			qcom,config-arr = <0x179880b8 0x179980b8 0x179a80b8 0x179b80b8>;
		};

		qcom,chd_gold {
			compatible = "qcom,core-hang-detect";
			label = "gold";
			qcom,threshold-arr = <0x178880b0 0x178980b0 0x178a80b0 0x178b80b0>;
			qcom,config-arr = <0x178880b8 0x178980b8 0x178a80b8 0x178b80b8>;
		};

		ufsphy@1da7000 {
			compatible = "qcom,ufs-phy-qmp-v3-660";
			reg = <0x1da7000 0xdb8>;
			reg-names = "phy_mem";
			#phy-cells = <0x00>;
			clock-names = "ref_clk_src\0ref_clk\0ref_aux_clk";
			clocks = <0x26 0x2e 0xa1 0x61 0xa1 0x63>;
			status = "ok";
			vdda-phy-supply = <0x100>;
			vdda-pll-supply = <0xc3>;
			vdda-phy-max-microamp = <0xc8c8>;
			vdda-pll-max-microamp = <0x3778>;
			phandle = <0x101>;
		};

		ufshc@1da4000 {
			compatible = "qcom,ufshc";
			reg = <0x1da4000 0x3000>;
			interrupts = <0x00 0x109 0x00>;
			phys = <0x101>;
			phy-names = "ufsphy";
			ufs-qcom-crypto = <0x102>;
			clock-names = "core_clk\0bus_aggr_clk\0iface_clk\0core_clk_unipro\0core_clk_ice\0ref_clk\0tx_lane0_sync_clk\0rx_lane0_sync_clk";
			clocks = <0xa1 0x60 0xa1 0x1e 0xa1 0x5f 0xa1 0x67 0xa1 0x62 0x26 0x2e 0xa1 0x66 0xa1 0x64>;
			freq-table-hz = <0x2faf080 0xbebc200 0x00 0x00 0x00 0x00 0x23c3460 0x8f0d180 0x47868c0 0x11e1a300 0x00 0x00 0x00 0x00 0x00 0x00>;
			lanes-per-direction = <0x01>;
			spm-level = <0x05>;
			non-removable;
			qcom,msm-bus,name = "ufs1";
			qcom,msm-bus,num-cases = <0x0c>;
			qcom,msm-bus,num-paths = <0x02>;
			qcom,msm-bus,vectors-KBps = <0x5f 0x200 0x00 0x00 0x01 0x28a 0x00 0x00 0x5f 0x200 0x39a 0x00 0x01 0x28a 0x3e8 0x00 0x5f 0x200 0x734 0x00 0x01 0x28a 0x3e8 0x00 0x5f 0x200 0xe68 0x00 0x01 0x28a 0x3e8 0x00 0x5f 0x200 0x1cd0 0x00 0x01 0x28a 0x3e8 0x00 0x5f 0x200 0x1f334 0x00 0x01 0x28a 0x3e8 0x00 0x5f 0x200 0x3e667 0x00 0x01 0x28a 0x3e8 0x00 0x5f 0x200 0x200000 0x00 0x01 0x28a 0x19000 0x00 0x5f 0x200 0x247ae 0x00 0x01 0x28a 0x3e8 0x00 0x5f 0x200 0x48ccd 0x00 0x01 0x28a 0x3e8 0x00 0x5f 0x200 0x200000 0x00 0x01 0x28a 0x19000 0x00 0x5f 0x200 0x74a000 0x00 0x01 0x28a 0x4b000 0x00>;
			qcom,bus-vector-names = "MIN\0PWM_G1_L1\0PWM_G2_L1\0PWM_G3_L1\0PWM_G4_L1\0HS_RA_G1_L1\0HS_RA_G2_L1\0HS_RA_G3_L1\0HS_RB_G1_L1\0HS_RB_G2_L1\0HS_RB_G3_L1\0MAX";
			pinctrl-names = "dev-reset-assert\0dev-reset-deassert";
			pinctrl-0 = <0x103>;
			pinctrl-1 = <0x104>;
			resets = <0xa1 0x02>;
			reset-names = "core_reset";
			status = "ok";
			qcom,pm-qos-cpu-groups = <0x0f 0xf0>;
			qcom,pm-qos-cpu-group-latency-us = <0x1a 0x1a>;
			qcom,pm-qos-default-cpu = <0x00>;
			vdd-hba-supply = <0x105>;
			vdd-hba-fixed-regulator;
			vcc-supply = <0xce>;
			vccq2-supply = <0xcf>;
			vcc-max-microamp = <0x7a120>;
			vccq2-max-microamp = <0x927c0>;
			qcom,vddp-ref-clk-supply = <0x106>;
			qcom,vddp-ref-clk-max-microamp = <0x64>;
			phandle = <0x32e>;
		};

		jtagfuse@786040 {
			compatible = "qcom,jtag-fuse-v4";
			reg = <0x786040 0x08>;
			reg-names = "fuse-base";
			phandle = <0x32f>;
		};

		snfuse@0xA4128 {
			compatible = "qcom,sn-fuse";
			reg = <0x786134 0x04 0x78607c 0x04>;
			reg-names = "sn-base\0fuse-state";
			phandle = <0x330>;
		};

		jtagmm@7840000 {
			compatible = "qcom,jtagv8-mm";
			reg = <0x7840000 0x1000>;
			reg-names = "etm-base";
			clocks = <0x26 0x08 0x26 0x09>;
			clock-names = "core_clk\0core_a_clk";
			qcom,coresight-jtagmm-cpu = <0x13>;
			phandle = <0x331>;
		};

		jtagmm@7940000 {
			compatible = "qcom,jtagv8-mm";
			reg = <0x7940000 0x1000>;
			reg-names = "etm-base";
			clocks = <0x26 0x08 0x26 0x09>;
			clock-names = "core_clk\0core_a_clk";
			qcom,coresight-jtagmm-cpu = <0x14>;
			phandle = <0x332>;
		};

		jtagmm@7a40000 {
			compatible = "qcom,jtagv8-mm";
			reg = <0x7a40000 0x1000>;
			reg-names = "etm-base";
			clocks = <0x26 0x08 0x26 0x09>;
			clock-names = "core_clk\0core_a_clk";
			qcom,coresight-jtagmm-cpu = <0x15>;
			phandle = <0x333>;
		};

		jtagmm@7b40000 {
			compatible = "qcom,jtagv8-mm";
			reg = <0x7b40000 0x1000>;
			reg-names = "etm-base";
			clocks = <0x26 0x08 0x26 0x09>;
			clock-names = "core_clk\0core_a_clk";
			qcom,coresight-jtagmm-cpu = <0x16>;
			phandle = <0x334>;
		};

		jtagmm@7c40000 {
			compatible = "qcom,jtagv8-mm";
			reg = <0x7c40000 0x1000>;
			reg-names = "etm-base";
			clocks = <0x26 0x08 0x26 0x09>;
			clock-names = "core_clk\0core_a_clk";
			qcom,coresight-jtagmm-cpu = <0x17>;
			phandle = <0x335>;
		};

		jtagmm@7d40000 {
			compatible = "qcom,jtagv8-mm";
			reg = <0x7d40000 0x1000>;
			reg-names = "etm-base";
			clocks = <0x26 0x08 0x26 0x09>;
			clock-names = "core_clk\0core_a_clk";
			qcom,coresight-jtagmm-cpu = <0x18>;
			phandle = <0x336>;
		};

		jtagmm@7e40000 {
			compatible = "qcom,jtagv8-mm";
			reg = <0x7e40000 0x1000>;
			reg-names = "etm-base";
			clocks = <0x26 0x08 0x26 0x09>;
			clock-names = "core_clk\0core_a_clk";
			qcom,coresight-jtagmm-cpu = <0x19>;
			phandle = <0x337>;
		};

		jtagmm@7f40000 {
			compatible = "qcom,jtagv8-mm";
			reg = <0x7f40000 0x1000>;
			reg-names = "etm-base";
			clocks = <0x26 0x08 0x26 0x09>;
			clock-names = "core_clk\0core_a_clk";
			qcom,coresight-jtagmm-cpu = <0x1a>;
			phandle = <0x338>;
		};

		mcd {
			compatible = "qcom,mcd";
			status = "okay";
			qcom,ce-hw-instance = <0x00>;
			qcom,ce-device = <0x00>;
			interrupts = <0x00 0xf8 0x00>;
			interrupt-names = "mcd_irq";
			clock-names = "core_clk_src\0core_clk\0iface_clk\0bus_clk";
			clocks = <0x26 0x4b 0x26 0x4b 0x26 0x4b 0x26 0x4b>;
			qcom,ce-opp-freq = <0xa37d070>;
		};

		qcom,ion {
			compatible = "qcom,msm-ion";
			#address-cells = <0x01>;
			#size-cells = <0x00>;

			qcom,ion-heap@25 {
				reg = <0x19>;
				qcom,ion-heap-type = "SYSTEM";
				phandle = <0x339>;
			};

			qcom,ion-heap@22 {
				reg = <0x16>;
				memory-region = <0xe3>;
				qcom,ion-heap-type = "DMA";
			};

			qcom,ion-heap@27 {
				reg = <0x1b>;
				memory-region = <0x107>;
				qcom,ion-heap-type = "DMA";
			};

			qcom,ion-heap@10 {
				reg = <0x0a>;
				memory-region = <0x108>;
				qcom,ion-heap-type = "HYP_CMA";
			};

			qcom,ion-heap@9 {
				reg = <0x09>;
				qcom,ion-heap-type = "SYSTEM_SECURE";
			};
		};

		ad-hoc-bus {
			compatible = "qcom,msm-bus-device";
			reg = <0x1620000 0x20000 0x1000000 0x80000 0x1500000 0x10000 0x1700000 0x20000 0x17900000 0xe000 0x1740000 0x10000 0x1740000 0x10000>;
			reg-names = "snoc-base\0bimc-base\0cnoc-base\0a2noc-base\0gnoc-base\0mmnoc-ahb-base\0mnoc-base";
			phandle = <0x33a>;

			fab-a2noc {
				cell-id = <0x1803>;
				label = "fab-a2noc";
				qcom,fab-dev;
				qcom,base-name = "a2noc-base";
				qcom,bus-type = <0x01>;
				qcom,qos-off = <0x1000>;
				qcom,base-offset = <0x4000>;
				clock-names = "bus_clk\0bus_a_clk";
				clocks = <0x26 0x57 0x26 0x58>;
				phandle = <0x10a>;

				qcom,node-qos-clks {
					clock-names = "clk-ipa-clk\0clk-ufs-axi-clk\0clk-aggre2-ufs-axi-no-rate\0clk-aggre2-usb3-axi-cfg-no-rate\0clk-cfg-noc-usb2-axi-no-rate";
					clocks = <0x26 0x22 0xa1 0x60 0xa1 0x1e 0xa1 0x1f 0xa1 0x3a>;
				};
			};

			fab-bimc {
				cell-id = <0x00>;
				label = "fab-bimc";
				qcom,fab-dev;
				qcom,base-name = "bimc-base";
				qcom,bus-type = <0x02>;
				qcom,util-fact = <0x99>;
				clock-names = "bus_clk\0bus_a_clk";
				clocks = <0x26 0x3f 0x26 0x40>;
				phandle = <0x10d>;
			};

			fab-cnoc {
				cell-id = <0x1400>;
				label = "fab-cnoc";
				qcom,fab-dev;
				qcom,base-name = "cnoc-base";
				qcom,bus-type = <0x01>;
				clock-names = "bus_clk\0bus_a_clk";
				clocks = <0x26 0x41 0x26 0x42>;
				phandle = <0x131>;
			};

			fab-gnoc {
				cell-id = <0x1804>;
				label = "fab-gnoc";
				qcom,virt-dev;
				qcom,base-name = "gnoc-base";
				phandle = <0x135>;
			};

			fab-mnoc {
				cell-id = <0x800>;
				label = "fab-mnoc";
				qcom,fab-dev;
				qcom,base-name = "mnoc-base";
				qcom,bus-type = <0x01>;
				qcom,qos-off = <0x1000>;
				qcom,base-offset = <0x5000>;
				qcom,util-fact = <0x99>;
				clock-names = "bus_clk\0bus_a_clk";
				clocks = <0x26 0x3c 0x26 0x3d>;
				phandle = <0x145>;

				qcom,node-qos-clks {
					clock-names = "clk-mmssnoc-axi-no-rate\0clk-mmss-noc-cfg-ahb-no-rate";
					clocks = <0x26 0x3c 0xa1 0x4b>;
				};
			};

			fab-snoc {
				cell-id = <0x400>;
				label = "fab-snoc";
				qcom,fab-dev;
				qcom,base-name = "snoc-base";
				qcom,bus-type = <0x01>;
				qcom,qos-off = <0x1000>;
				qcom,base-offset = <0x6000>;
				clock-names = "bus_clk\0bus_a_clk";
				clocks = <0x26 0x4d 0x26 0x4e>;
				phandle = <0x149>;
			};

			fab-mnoc-ahb {
				cell-id = <0x801>;
				label = "fab-mnoc-ahb";
				qcom,fab-dev;
				qcom,base-name = "mmnoc-ahb-base";
				qcom,setrate-only-clk;
				qcom,bus-type = <0x01>;
				clock-names = "bus_clk\0bus_a_clk";
				clocks = <0x74 0x05 0x74 0x05>;
				phandle = <0x142>;
			};

			mas-ipa {
				cell-id = <0x5a>;
				label = "mas-ipa";
				qcom,buswidth = <0x08>;
				qcom,agg-ports = <0x01>;
				qcom,ap-owned;
				qcom,qport = <0x03>;
				qcom,qos-mode = "fixed";
				qcom,connections = <0x109>;
				qcom,prio1 = <0x01>;
				qcom,prio0 = <0x01>;
				qcom,bus-dev = <0x10a>;
				qcom,mas-rpm-id = <0x3b>;
				phandle = <0x33b>;
			};

			mas-cnoc-a2noc {
				cell-id = <0x76>;
				label = "mas-cnoc-a2noc";
				qcom,buswidth = <0x08>;
				qcom,agg-ports = <0x01>;
				qcom,ap-owned;
				qcom,connections = <0x109>;
				qcom,bus-dev = <0x10a>;
				qcom,mas-rpm-id = <0x92>;
				qcom,blacklist = <0x10b>;
				phandle = <0x153>;
			};

			mas-sdcc-1 {
				cell-id = <0x4e>;
				label = "mas-sdcc-1";
				qcom,buswidth = <0x08>;
				qcom,agg-ports = <0x01>;
				qcom,connections = <0x109>;
				qcom,bus-dev = <0x10a>;
				qcom,mas-rpm-id = <0x21>;
				phandle = <0x33c>;
			};

			mas-sdcc-2 {
				cell-id = <0x51>;
				label = "mas-sdcc-2";
				qcom,buswidth = <0x08>;
				qcom,agg-ports = <0x01>;
				qcom,connections = <0x109>;
				qcom,bus-dev = <0x10a>;
				qcom,mas-rpm-id = <0x23>;
				phandle = <0x33d>;
			};

			mas-blsp-1 {
				cell-id = <0x56>;
				label = "mas-blsp-1";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,connections = <0x109>;
				qcom,bus-dev = <0x10a>;
				qcom,mas-rpm-id = <0x29>;
				phandle = <0x33e>;
			};

			mas-blsp-2 {
				cell-id = <0x54>;
				label = "mas-blsp-2";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,connections = <0x109>;
				qcom,bus-dev = <0x10a>;
				qcom,mas-rpm-id = <0x27>;
				phandle = <0x33f>;
			};

			mas-ufs {
				cell-id = <0x5f>;
				label = "mas-ufs";
				qcom,buswidth = <0x08>;
				qcom,agg-ports = <0x01>;
				qcom,ap-owned;
				qcom,qport = <0x04>;
				qcom,qos-mode = "fixed";
				qcom,connections = <0x109>;
				qcom,prio1 = <0x01>;
				qcom,prio0 = <0x01>;
				qcom,bus-dev = <0x10a>;
				qcom,mas-rpm-id = <0x44>;
				phandle = <0x340>;
			};

			mas-usb-hs {
				cell-id = <0x57>;
				label = "mas-usb-hs";
				qcom,buswidth = <0x08>;
				qcom,agg-ports = <0x01>;
				qcom,ap-owned;
				qcom,qport = <0x01>;
				qcom,qos-mode = "fixed";
				qcom,connections = <0x109>;
				qcom,prio1 = <0x01>;
				qcom,prio0 = <0x01>;
				qcom,bus-dev = <0x10a>;
				qcom,mas-rpm-id = <0x2a>;
				phandle = <0x341>;
			};

			mas-usb3 {
				cell-id = <0x3d>;
				label = "mas-usb3";
				qcom,buswidth = <0x08>;
				qcom,agg-ports = <0x01>;
				qcom,ap-owned;
				qcom,qport = <0x02>;
				qcom,qos-mode = "fixed";
				qcom,connections = <0x109>;
				qcom,prio1 = <0x01>;
				qcom,prio0 = <0x01>;
				qcom,bus-dev = <0x10a>;
				qcom,mas-rpm-id = <0x20>;
				phandle = <0x342>;
			};

			mas-crypto-c0 {
				cell-id = <0x37>;
				label = "mas-crypto-c0";
				qcom,buswidth = <0x08>;
				qcom,agg-ports = <0x01>;
				qcom,qport = <0x0b>;
				qcom,qos-mode = "fixed";
				qcom,connections = <0x109>;
				qcom,prio1 = <0x01>;
				qcom,prio0 = <0x01>;
				qcom,bus-dev = <0x10a>;
				qcom,mas-rpm-id = <0x17>;
				phandle = <0x343>;
			};

			mas-gnoc-bimc {
				cell-id = <0x74>;
				label = "mas-gnoc-bimc";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x02>;
				qcom,ap-owned;
				qcom,qport = <0x00>;
				qcom,qos-mode = "fixed";
				qcom,connections = <0x10c>;
				qcom,prio-lvl = <0x00>;
				qcom,prio-rd = <0x00>;
				qcom,prio-wr = <0x00>;
				qcom,bus-dev = <0x10d>;
				qcom,mas-rpm-id = <0x90>;
				phandle = <0x156>;
			};

			mas-oxili {
				cell-id = <0x1a>;
				label = "mas-oxili";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x02>;
				qcom,ap-owned;
				qcom,qport = <0x01>;
				qcom,qos-mode = "bypass";
				qcom,connections = <0x10e 0x10c 0x10f>;
				qcom,bus-dev = <0x10d>;
				qcom,mas-rpm-id = <0x06>;
				phandle = <0x344>;
			};

			mas-mnoc-bimc {
				cell-id = <0x272b>;
				label = "mas-mnoc-bimc";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x02>;
				qcom,ap-owned;
				qcom,qport = <0x02>;
				qcom,qos-mode = "bypass";
				qcom,connections = <0x10e 0x10c 0x10f>;
				qcom,bus-dev = <0x10d>;
				qcom,mas-rpm-id = <0x02>;
				phandle = <0x158>;
			};

			mas-snoc-bimc {
				cell-id = <0x272f>;
				label = "mas-snoc-bimc";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x02>;
				qcom,connections = <0x10e 0x10c>;
				qcom,bus-dev = <0x10d>;
				qcom,mas-rpm-id = <0x03>;
				phandle = <0x159>;
			};

			mas-pimem {
				cell-id = <0x7b>;
				label = "mas-pimem";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x02>;
				qcom,ap-owned;
				qcom,qport = <0x04>;
				qcom,qos-mode = "fixed";
				qcom,connections = <0x10e 0x10c>;
				qcom,prio-lvl = <0x01>;
				qcom,prio-rd = <0x01>;
				qcom,prio-wr = <0x01>;
				qcom,bus-dev = <0x10d>;
				qcom,mas-rpm-id = <0x71>;
				phandle = <0x345>;
			};

			mas-snoc-cnoc {
				cell-id = <0x2733>;
				label = "mas-snoc-cnoc";
				qcom,buswidth = <0x08>;
				qcom,agg-ports = <0x01>;
				qcom,ap-owned;
				qcom,connections = <0x110 0x111 0x112 0x113 0x114 0x115 0x116 0x117 0x118 0x119 0x11a 0x11b 0x11c 0x11d 0x11e 0x11f 0x120 0x121 0x122 0x123 0x124 0x125 0x126 0x127 0x128 0x129 0x12a 0x12b 0x12c 0x12d 0x12e 0x12f 0x130>;
				qcom,bus-dev = <0x131>;
				qcom,mas-rpm-id = <0x34>;
				phandle = <0x15a>;
			};

			mas-qdss-dap {
				cell-id = <0x4c>;
				label = "mas-qdss-dap";
				qcom,buswidth = <0x08>;
				qcom,agg-ports = <0x01>;
				qcom,ap-owned;
				qcom,connections = <0x110 0x111 0x112 0x113 0x114 0x115 0x116 0x117 0x118 0x119 0x11a 0x11b 0x11c 0x11d 0x11e 0x11f 0x120 0x121 0x122 0x123 0x124 0x125 0x126 0x127 0x128 0x129 0x12a 0x12b 0x12c 0x12d 0x12e 0x132 0x12f 0x130>;
				qcom,bus-dev = <0x131>;
				qcom,mas-rpm-id = <0x31>;
				phandle = <0x346>;
			};

			mas-apps-proc {
				cell-id = <0x01>;
				label = "mas-apps-proc";
				qcom,buswidth = <0x10>;
				qcom,agg-ports = <0x01>;
				qcom,ap-owned;
				qcom,connections = <0x133 0x134>;
				qcom,bus-dev = <0x135>;
				qcom,mas-rpm-id = <0x00>;
				phandle = <0x347>;
			};

			mas-cnoc-mnoc-mmss-cfg {
				cell-id = <0x66>;
				label = "mas-cnoc-mnoc-mmss-cfg";
				qcom,buswidth = <0x08>;
				qcom,agg-ports = <0x01>;
				qcom,ap-owned;
				qcom,connections = <0x136 0x137 0x138 0x139 0x13a 0x13b 0x13c 0x13d 0x13e 0x13f 0x140 0x141>;
				qcom,bus-dev = <0x142>;
				qcom,mas-rpm-id = <0x04>;
				phandle = <0x155>;
			};

			mas-cnoc-mnoc-cfg {
				cell-id = <0x67>;
				label = "mas-cnoc-mnoc-cfg";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,ap-owned;
				qcom,connections = <0x143>;
				qcom,bus-dev = <0x142>;
				qcom,mas-rpm-id = <0x05>;
				phandle = <0x154>;
			};

			mas-cpp {
				cell-id = <0x6a>;
				label = "mas-cpp";
				qcom,buswidth = <0x10>;
				qcom,agg-ports = <0x01>;
				qcom,ap-owned;
				qcom,qport = <0x04>;
				qcom,qos-mode = "bypass";
				qcom,connections = <0x144>;
				qcom,bus-dev = <0x145>;
				qcom,mas-rpm-id = <0x73>;
				phandle = <0x348>;
			};

			mas-jpeg {
				cell-id = <0x3e>;
				label = "mas-jpeg";
				qcom,buswidth = <0x10>;
				qcom,agg-ports = <0x01>;
				qcom,ap-owned;
				qcom,qport = <0x06>;
				qcom,qos-mode = "bypass";
				qcom,connections = <0x144>;
				qcom,bus-dev = <0x145>;
				qcom,mas-rpm-id = <0x07>;
				phandle = <0x349>;
			};

			mas-mdp-p0 {
				cell-id = <0x16>;
				label = "mas-mdp-p0";
				qcom,buswidth = <0x10>;
				qcom,agg-ports = <0x01>;
				qcom,ap-owned;
				qcom,qport = <0x00>;
				qcom,qos-mode = "bypass";
				qcom,connections = <0x144>;
				qcom,bus-dev = <0x145>;
				qcom,vrail-comp = <0x32>;
				qcom,mas-rpm-id = <0x08>;
				phandle = <0x34a>;
			};

			mas-mdp-p1 {
				cell-id = <0x17>;
				label = "mas-mdp-p1";
				qcom,buswidth = <0x10>;
				qcom,agg-ports = <0x01>;
				qcom,ap-owned;
				qcom,qport = <0x01>;
				qcom,qos-mode = "bypass";
				qcom,connections = <0x144>;
				qcom,bus-dev = <0x145>;
				qcom,vrail-comp = <0x32>;
				qcom,mas-rpm-id = <0x3d>;
				phandle = <0x34b>;
			};

			mas-venus {
				cell-id = <0x3f>;
				label = "mas-venus";
				qcom,buswidth = <0x10>;
				qcom,agg-ports = <0x01>;
				qcom,ap-owned;
				qcom,qport = <0x02>;
				qcom,qos-mode = "bypass";
				qcom,connections = <0x144>;
				qcom,bus-dev = <0x145>;
				qcom,mas-rpm-id = <0x09>;
				phandle = <0x34c>;
			};

			mas-vfe {
				cell-id = <0x1d>;
				label = "mas-vfe";
				qcom,buswidth = <0x10>;
				qcom,agg-ports = <0x01>;
				qcom,ap-owned;
				qcom,qport = <0x05>;
				qcom,qos-mode = "bypass";
				qcom,connections = <0x144>;
				qcom,bus-dev = <0x145>;
				qcom,mas-rpm-id = <0x0b>;
				phandle = <0x34d>;
			};

			mas-qdss-etr {
				cell-id = <0x3c>;
				label = "mas-qdss-etr";
				qcom,buswidth = <0x08>;
				qcom,agg-ports = <0x01>;
				qcom,ap-owned;
				qcom,qport = <0x01>;
				qcom,qos-mode = "fixed";
				qcom,connections = <0x146 0x147 0x10b 0x148>;
				qcom,prio1 = <0x01>;
				qcom,prio0 = <0x01>;
				qcom,bus-dev = <0x149>;
				qcom,mas-rpm-id = <0x1f>;
				phandle = <0x34e>;
			};

			mas-qdss-bam {
				cell-id = <0x35>;
				label = "mas-qdss-bam";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,ap-owned;
				qcom,qport = <0x00>;
				qcom,qos-mode = "fixed";
				qcom,connections = <0x146 0x147 0x10b 0x148>;
				qcom,prio1 = <0x01>;
				qcom,prio0 = <0x01>;
				qcom,bus-dev = <0x149>;
				qcom,mas-rpm-id = <0x13>;
				phandle = <0x34f>;
			};

			mas-snoc-cfg {
				cell-id = <0x36>;
				label = "mas-snoc-cfg";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,connections = <0x14a>;
				qcom,bus-dev = <0x149>;
				qcom,mas-rpm-id = <0x14>;
				phandle = <0x350>;
			};

			mas-bimc-snoc {
				cell-id = <0x2720>;
				label = "mas-bimc-snoc";
				qcom,buswidth = <0x08>;
				qcom,agg-ports = <0x01>;
				qcom,connections = <0x146 0x14b 0x14c 0x14d 0x14e 0x14f 0x10b 0x150 0x147>;
				qcom,bus-dev = <0x149>;
				qcom,mas-rpm-id = <0x15>;
				phandle = <0x152>;
			};

			mas-a2noc-snoc {
				cell-id = <0x2750>;
				label = "mas-a2noc-snoc";
				qcom,buswidth = <0x10>;
				qcom,agg-ports = <0x01>;
				qcom,connections = <0x146 0x14b 0x14c 0x14d 0x14e 0x148 0x14f 0x10b 0x150 0x147>;
				qcom,bus-dev = <0x149>;
				qcom,mas-rpm-id = <0x70>;
				phandle = <0x151>;
			};

			slv-a2noc-snoc {
				cell-id = <0x2751>;
				label = "slv-a2noc-snoc";
				qcom,buswidth = <0x10>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x10a>;
				qcom,connections = <0x151>;
				qcom,slv-rpm-id = <0x8f>;
				phandle = <0x109>;
			};

			slv-ebi {
				cell-id = <0x200>;
				label = "slv-ebi";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x02>;
				qcom,bus-dev = <0x10d>;
				qcom,slv-rpm-id = <0x00>;
				phandle = <0x10c>;
			};

			slv-hmss-l3 {
				cell-id = <0x2a8>;
				label = "slv-hmss-l3";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x10d>;
				qcom,slv-rpm-id = <0xa0>;
				phandle = <0x10e>;
			};

			slv-bimc-snoc {
				cell-id = <0x2721>;
				label = "slv-bimc-snoc";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x10d>;
				qcom,connections = <0x152>;
				qcom,slv-rpm-id = <0x02>;
				phandle = <0x10f>;
			};

			slv-cnoc-a2noc {
				cell-id = <0x2d5>;
				label = "slv-cnoc-a2noc";
				qcom,buswidth = <0x08>;
				qcom,agg-ports = <0x01>;
				qcom,ap-owned;
				qcom,bus-dev = <0x131>;
				qcom,connections = <0x153>;
				qcom,slv-rpm-id = <0xd0>;
				phandle = <0x132>;
			};

			slv-mpm {
				cell-id = <0x218>;
				label = "slv-mpm";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,ap-owned;
				qcom,bus-dev = <0x131>;
				qcom,slv-rpm-id = <0x3e>;
				phandle = <0x119>;
			};

			slv-pmic-arb {
				cell-id = <0x278>;
				label = "slv-pmic-arb";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,ap-owned;
				qcom,bus-dev = <0x131>;
				qcom,slv-rpm-id = <0x3b>;
				phandle = <0x11e>;
			};

			slv-tlmm-north {
				cell-id = <0x2db>;
				label = "slv-tlmm-north";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,ap-owned;
				qcom,bus-dev = <0x131>;
				qcom,slv-rpm-id = <0xd6>;
				phandle = <0x125>;
			};

			slv-tcsr {
				cell-id = <0x26f>;
				label = "slv-tcsr";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,ap-owned;
				qcom,bus-dev = <0x131>;
				qcom,slv-rpm-id = <0x32>;
				phandle = <0x115>;
			};

			slv-pimem-cfg {
				cell-id = <0x2a9>;
				label = "slv-pimem-cfg";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,ap-owned;
				qcom,bus-dev = <0x131>;
				qcom,slv-rpm-id = <0xa7>;
				phandle = <0x12c>;
			};

			slv-imem-cfg {
				cell-id = <0x273>;
				label = "slv-imem-cfg";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,ap-owned;
				qcom,bus-dev = <0x131>;
				qcom,slv-rpm-id = <0x36>;
				phandle = <0x122>;
			};

			slv-message-ram {
				cell-id = <0x274>;
				label = "slv-message-ram";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,ap-owned;
				qcom,bus-dev = <0x131>;
				qcom,slv-rpm-id = <0x37>;
				phandle = <0x12e>;
			};

			slv-glm {
				cell-id = <0x2d6>;
				label = "slv-glm";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,ap-owned;
				qcom,bus-dev = <0x131>;
				qcom,slv-rpm-id = <0xd1>;
				phandle = <0x12d>;
			};

			slv-bimc-cfg {
				cell-id = <0x275>;
				label = "slv-bimc-cfg";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,ap-owned;
				qcom,bus-dev = <0x131>;
				qcom,slv-rpm-id = <0x38>;
				phandle = <0x12f>;
			};

			slv-prng {
				cell-id = <0x26a>;
				label = "slv-prng";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,ap-owned;
				qcom,bus-dev = <0x131>;
				qcom,slv-rpm-id = <0x2c>;
				phandle = <0x11f>;
			};

			slv-spdm {
				cell-id = <0x279>;
				label = "slv-spdm";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,ap-owned;
				qcom,bus-dev = <0x131>;
				qcom,slv-rpm-id = <0x3c>;
				phandle = <0x11d>;
			};

			slv-qdss-cfg {
				cell-id = <0x27b>;
				label = "slv-qdss-cfg";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,ap-owned;
				qcom,bus-dev = <0x131>;
				qcom,slv-rpm-id = <0x3f>;
				phandle = <0x111>;
			};

			slv-cnoc-mnoc-cfg {
				cell-id = <0x280>;
				label = "slv-cnoc-mnoc-cfg";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,ap-owned;
				qcom,bus-dev = <0x131>;
				qcom,connections = <0x154>;
				qcom,slv-rpm-id = <0x42>;
				phandle = <0x130>;
			};

			slv-snoc-cfg {
				cell-id = <0x282>;
				label = "slv-snoc-cfg";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,ap-owned;
				qcom,bus-dev = <0x131>;
				qcom,slv-rpm-id = <0x46>;
				phandle = <0x117>;
			};

			slv-qm-cfg {
				cell-id = <0x2d9>;
				label = "slv-qm-cfg";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,ap-owned;
				qcom,bus-dev = <0x131>;
				qcom,slv-rpm-id = <0xd4>;
				phandle = <0x112>;
			};

			slv-clk-ctl {
				cell-id = <0x26c>;
				label = "slv-clk-ctl";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,ap-owned;
				qcom,bus-dev = <0x131>;
				qcom,slv-rpm-id = <0x2f>;
				phandle = <0x110>;
			};

			slv-mss-cfg {
				cell-id = <0x26d>;
				label = "slv-mss-cfg";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,ap-owned;
				qcom,bus-dev = <0x131>;
				qcom,slv-rpm-id = <0x30>;
				phandle = <0x120>;
			};

			slv-tlmm-south {
				cell-id = <0x2df>;
				label = "slv-tlmm-south";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,ap-owned;
				qcom,bus-dev = <0x131>;
				qcom,slv-rpm-id = <0xd9>;
				phandle = <0x118>;
			};

			slv-ufs-cfg {
				cell-id = <0x28a>;
				label = "slv-ufs-cfg";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,ap-owned;
				qcom,bus-dev = <0x131>;
				qcom,slv-rpm-id = <0x5c>;
				phandle = <0x114>;
			};

			slv-a2noc-cfg {
				cell-id = <0x2b0>;
				label = "slv-a2noc-cfg";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,ap-owned;
				qcom,bus-dev = <0x131>;
				qcom,slv-rpm-id = <0x96>;
				phandle = <0x124>;
			};

			slv-a2noc-smmu-cfg {
				cell-id = <0x2b5>;
				label = "slv-a2noc-smmu-cfg";
				qcom,buswidth = <0x08>;
				qcom,agg-ports = <0x01>;
				qcom,ap-owned;
				qcom,bus-dev = <0x131>;
				qcom,slv-rpm-id = <0x98>;
				phandle = <0x116>;
			};

			slv-gpuss-cfg {
				cell-id = <0x256>;
				label = "slv-gpuss-cfg";
				qcom,buswidth = <0x08>;
				qcom,agg-ports = <0x01>;
				qcom,ap-owned;
				qcom,bus-dev = <0x131>;
				qcom,slv-rpm-id = <0x0b>;
				phandle = <0x121>;
			};

			slv-ahb2phy {
				cell-id = <0x2ad>;
				label = "slv-ahb2phy";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,ap-owned;
				qcom,bus-dev = <0x131>;
				qcom,slv-rpm-id = <0xa3>;
				phandle = <0x129>;
			};

			slv-blsp-1 {
				cell-id = <0x265>;
				label = "slv-blsp-1";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,ap-owned;
				qcom,bus-dev = <0x131>;
				qcom,slv-rpm-id = <0x27>;
				phandle = <0x12b>;
			};

			slv-sdcc-1 {
				cell-id = <0x25e>;
				label = "slv-sdcc-1";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,ap-owned;
				qcom,bus-dev = <0x131>;
				qcom,slv-rpm-id = <0x1f>;
				phandle = <0x11c>;
			};

			slv-sdcc-2 {
				cell-id = <0x260>;
				label = "slv-sdcc-2";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,ap-owned;
				qcom,bus-dev = <0x131>;
				qcom,slv-rpm-id = <0x21>;
				phandle = <0x11b>;
			};

			slv-tlmm-center {
				cell-id = <0x2e0>;
				label = "slv-tlmm-center";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,ap-owned;
				qcom,bus-dev = <0x131>;
				qcom,slv-rpm-id = <0xda>;
				phandle = <0x128>;
			};

			slv-blsp-2 {
				cell-id = <0x263>;
				label = "slv-blsp-2";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,ap-owned;
				qcom,bus-dev = <0x131>;
				qcom,slv-rpm-id = <0x25>;
				phandle = <0x12a>;
			};

			slv-pdm {
				cell-id = <0x267>;
				label = "slv-pdm";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,ap-owned;
				qcom,bus-dev = <0x131>;
				qcom,slv-rpm-id = <0x29>;
				phandle = <0x127>;
			};

			slv-cnoc-mnoc-mmss-cfg {
				cell-id = <0x277>;
				label = "slv-cnoc-mnoc-mmss-cfg";
				qcom,buswidth = <0x08>;
				qcom,agg-ports = <0x01>;
				qcom,ap-owned;
				qcom,bus-dev = <0x131>;
				qcom,connections = <0x155>;
				qcom,slv-rpm-id = <0x3a>;
				phandle = <0x11a>;
			};

			slv-usb-hs {
				cell-id = <0x266>;
				label = "slv-usb-hs";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,ap-owned;
				qcom,bus-dev = <0x131>;
				qcom,slv-rpm-id = <0x28>;
				phandle = <0x126>;
			};

			slv-usb3-0 {
				cell-id = <0x247>;
				label = "slv-usb3-0";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,ap-owned;
				qcom,bus-dev = <0x131>;
				qcom,slv-rpm-id = <0x16>;
				phandle = <0x123>;
			};

			slv-srvc-cnoc {
				cell-id = <0x286>;
				label = "slv-srvc-cnoc";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,ap-owned;
				qcom,bus-dev = <0x131>;
				qcom,slv-rpm-id = <0x4c>;
				phandle = <0x113>;
			};

			slv-gnoc-bimc {
				cell-id = <0x2d7>;
				label = "slv-gnoc-bimc";
				qcom,buswidth = <0x10>;
				qcom,agg-ports = <0x01>;
				qcom,ap-owned;
				qcom,bus-dev = <0x135>;
				qcom,connections = <0x156>;
				qcom,slv-rpm-id = <0xd2>;
				phandle = <0x134>;
			};

			slv-gnoc-snoc {
				cell-id = <0x2d8>;
				label = "slv-gnoc-snoc";
				qcom,buswidth = <0x08>;
				qcom,agg-ports = <0x01>;
				qcom,ap-owned;
				qcom,bus-dev = <0x135>;
				qcom,connections = <0x157>;
				qcom,slv-rpm-id = <0xd3>;
				phandle = <0x133>;
			};

			mas-gnoc-snoc {
				cell-id = <0x7a>;
				label = "mas-gnoc-snoc";
				qcom,buswidth = <0x08>;
				qcom,agg-ports = <0x01>;
				qcom,connections = <0x146 0x14b 0x14c 0x14d 0x14e 0x14f 0x10b 0x150 0x147>;
				qcom,bus-dev = <0x149>;
				qcom,mas-rpm-id = <0x96>;
				phandle = <0x157>;
			};

			slv-camera-cfg {
				cell-id = <0x24d>;
				label = "slv-camera-cfg";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,ap-owned;
				qcom,bus-dev = <0x142>;
				qcom,slv-rpm-id = <0x03>;
				phandle = <0x13a>;
			};

			slv-camera-throttle-cfg {
				cell-id = <0x2c5>;
				label = "slv-camera-throttle-cfg";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,ap-owned;
				qcom,bus-dev = <0x142>;
				qcom,slv-rpm-id = <0x9a>;
				phandle = <0x138>;
			};

			slv-misc-cfg {
				cell-id = <0x252>;
				label = "slv-misc-cfg";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,ap-owned;
				qcom,bus-dev = <0x142>;
				qcom,slv-rpm-id = <0x08>;
				phandle = <0x140>;
			};

			slv-venus-throttle-cfg {
				cell-id = <0x2b8>;
				label = "slv-venus-throttle-cfg";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,ap-owned;
				qcom,bus-dev = <0x142>;
				qcom,slv-rpm-id = <0xb2>;
				phandle = <0x136>;
			};

			slv-venus-cfg {
				cell-id = <0x254>;
				label = "slv-venus-cfg";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,ap-owned;
				qcom,bus-dev = <0x142>;
				qcom,slv-rpm-id = <0x0a>;
				phandle = <0x137>;
			};

			slv-mmss-clk-xpu-cfg {
				cell-id = <0x258>;
				label = "slv-mmss-clk-xpu-cfg";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,ap-owned;
				qcom,bus-dev = <0x142>;
				qcom,slv-rpm-id = <0x0d>;
				phandle = <0x141>;
			};

			slv-mmss-clk-cfg {
				cell-id = <0x257>;
				label = "slv-mmss-clk-cfg";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,ap-owned;
				qcom,bus-dev = <0x142>;
				qcom,slv-rpm-id = <0x0c>;
				phandle = <0x13e>;
			};

			slv-mnoc-mpu-cfg {
				cell-id = <0x259>;
				label = "slv-mnoc-mpu-cfg";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,ap-owned;
				qcom,bus-dev = <0x142>;
				qcom,slv-rpm-id = <0x0e>;
				phandle = <0x13f>;
			};

			slv-display-cfg {
				cell-id = <0x24e>;
				label = "slv-display-cfg";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,ap-owned;
				qcom,bus-dev = <0x142>;
				qcom,slv-rpm-id = <0x04>;
				phandle = <0x13d>;
			};

			slv-csi-phy-cfg {
				cell-id = <0x2e6>;
				label = "slv-csi-phy-cfg";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,ap-owned;
				qcom,bus-dev = <0x142>;
				qcom,slv-rpm-id = <0xe0>;
				phandle = <0x13b>;
			};

			slv-display-throttle-cfg {
				cell-id = <0x2bc>;
				label = "slv-display-throttle-cfg";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,ap-owned;
				qcom,bus-dev = <0x142>;
				qcom,slv-rpm-id = <0x9c>;
				phandle = <0x13c>;
			};

			slv-smmu-cfg {
				cell-id = <0x2d2>;
				label = "slv-smmu-cfg";
				qcom,buswidth = <0x08>;
				qcom,agg-ports = <0x01>;
				qcom,ap-owned;
				qcom,bus-dev = <0x142>;
				qcom,slv-rpm-id = <0xcd>;
				phandle = <0x139>;
			};

			slv-mnoc-bimc {
				cell-id = <0x272c>;
				label = "slv-mnoc-bimc";
				qcom,buswidth = <0x10>;
				qcom,agg-ports = <0x02>;
				qcom,ap-owned;
				qcom,bus-dev = <0x145>;
				qcom,connections = <0x158>;
				qcom,slv-rpm-id = <0x10>;
				qcom,enable-only-clk;
				clock-names = "node_clk";
				clocks = <0x26 0x3c>;
				phandle = <0x144>;
			};

			slv-srvc-mnoc {
				cell-id = <0x25b>;
				label = "slv-srvc-mnoc";
				qcom,buswidth = <0x08>;
				qcom,agg-ports = <0x01>;
				qcom,ap-owned;
				qcom,bus-dev = <0x142>;
				qcom,slv-rpm-id = <0x11>;
				phandle = <0x143>;
			};

			slv-hmss {
				cell-id = <0x2a1>;
				label = "slv-hmss";
				qcom,buswidth = <0x08>;
				qcom,agg-ports = <0x01>;
				qcom,ap-owned;
				qcom,bus-dev = <0x149>;
				qcom,slv-rpm-id = <0x14>;
				phandle = <0x14e>;
			};

			slv-lpass {
				cell-id = <0x20a>;
				label = "slv-lpass";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,ap-owned;
				qcom,bus-dev = <0x149>;
				qcom,slv-rpm-id = <0x15>;
				phandle = <0x14d>;
			};

			slv-wlan {
				cell-id = <0x2d3>;
				label = "slv-wlan";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x149>;
				qcom,slv-rpm-id = <0xce>;
				phandle = <0x150>;
			};

			slv-cdsp {
				cell-id = <0x2e3>;
				label = "slv-cdsp";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,ap-owned;
				qcom,bus-dev = <0x149>;
				qcom,slv-rpm-id = <0xdd>;
				phandle = <0x14f>;
			};

			slv-ipa {
				cell-id = <0x2a4>;
				label = "slv-ipa";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,ap-owned;
				qcom,bus-dev = <0x149>;
				qcom,slv-rpm-id = <0xb7>;
				phandle = <0x14b>;
			};

			slv-snoc-bimc {
				cell-id = <0x2730>;
				label = "slv-snoc-bimc";
				qcom,buswidth = <0x10>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x149>;
				qcom,connections = <0x159>;
				qcom,slv-rpm-id = <0x18>;
				phandle = <0x148>;
			};

			slv-snoc-cnoc {
				cell-id = <0x2734>;
				label = "slv-snoc-cnoc";
				qcom,buswidth = <0x08>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x149>;
				qcom,connections = <0x15a>;
				qcom,slv-rpm-id = <0x19>;
				phandle = <0x10b>;
			};

			slv-imem {
				cell-id = <0x249>;
				label = "slv-imem";
				qcom,buswidth = <0x08>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x149>;
				qcom,slv-rpm-id = <0x1a>;
				phandle = <0x147>;
			};

			slv-pimem {
				cell-id = <0x2c8>;
				label = "slv-pimem";
				qcom,buswidth = <0x08>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x149>;
				qcom,slv-rpm-id = <0xa6>;
				phandle = <0x146>;
			};

			slv-qdss-stm {
				cell-id = <0x24c>;
				label = "slv-qdss-stm";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x149>;
				qcom,slv-rpm-id = <0x1e>;
				phandle = <0x14c>;
			};

			slv-srvc-snoc {
				cell-id = <0x24b>;
				label = "slv-srvc-snoc";
				qcom,buswidth = <0x10>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x149>;
				qcom,slv-rpm-id = <0x1d>;
				phandle = <0x14a>;
			};
		};

		devfreq_spdm_cpu {
			compatible = "qcom,devfreq_spdm";
			qcom,msm-bus,name = "devfreq_spdm";
			qcom,msm-bus,num-cases = <0x02>;
			qcom,msm-bus,num-paths = <0x01>;
			qcom,msm-bus,vectors-KBps = <0x01 0x200 0x00 0x00 0x01 0x200 0x00 0x00>;
			qcom,msm-bus,active-only;
			qcom,spdm-client = <0x00>;
			qcom,bw-upstep = <0x1c2>;
			qcom,bw-dwnstep = <0x2008>;
			qcom,max-vote = <0x2008>;
			qcom,up-step-multp = <0x02>;
			qcom,spdm-interval = <0x1e>;
			qcom,ports = <0x18>;
			qcom,alpha-up = <0x08>;
			qcom,alpha-down = <0x0f>;
			qcom,bucket-size = <0x08>;
			qcom,pl-freqs = <0x33450 0x94ed0>;
			qcom,reject-rate = <0x1388 0x1388 0x1388 0x1388 0x1388 0x1388>;
			qcom,response-time-us = <0x1388 0x1388 0x1388 0x1388 0x1388 0x1388>;
			qcom,cci-response-time-us = <0x2710 0x2710 0x2710 0x2710 0x2710 0x2710>;
			qcom,max-cci-freq = <0xfd200>;
		};

		devfreq_spdm_gov {
			compatible = "qcom,gov_spdm_hyp";
			interrupt-names = "spdm-irq";
			interrupts = <0x00 0xc0 0x01>;
		};

		regulator@01fcf004 {
			compatible = "qcom,mem-acc-regulator";
			reg = <0x1fcf004 0x04>;
			reg-names = "acc-sel-l1";
			regulator-name = "gfx_mem_acc_corner";
			regulator-min-microvolt = <0x01>;
			regulator-max-microvolt = <0x02>;
			qcom,corner-acc-map = <0x01 0x00>;
			qcom,acc-sel-l1-bit-pos = <0x00>;
			qcom,acc-sel-l1-bit-size = <0x01>;
			phandle = <0x15d>;
		};

		ldo@0506e000 {
			compatible = "qcom,sdm660-gfx-ldo";
			reg = <0x506e000 0x34>;
			reg-names = "ldo_addr";
			regulator-name = "msm_gfx_ldo";
			regulator-min-microvolt = <0x61a80>;
			regulator-max-microvolt = <0xe1d48>;
			phandle = <0x15e>;
		};

		cpr4-ctrl@05061000 {
			compatible = "qcom,cpr4-sdm660-mmss-ldo-regulator";
			reg = <0x5061000 0x4000 0x784000 0x1000>;
			reg-names = "cpr_ctrl\0fuse_base";
			clocks = <0x15b 0x01 0x26 0x1e>;
			clock-names = "core_clk\0bus_clk";
			interrupts = <0x00 0x11d 0x01>;
			interrupt-names = "cpr";
			qcom,cpr-ctrl-name = "gfx";
			qcom,cpr-sensor-time = <0x3e8>;
			qcom,cpr-loop-time = <0x4c4b40>;
			qcom,cpr-idle-cycles = <0x0f>;
			qcom,cpr-step-quot-init-min = <0x0c>;
			qcom,cpr-step-quot-init-max = <0x0e>;
			qcom,cpr-count-mode = <0x00>;
			qcom,cpr-count-repeat = <0x0e>;
			qcom,cpr-reset-step-quot-loop-en;
			vdd-supply = <0x15c>;
			mem-acc-supply = <0x15d>;
			system-supply = <0xc0>;
			qcom,voltage-step = <0x1388>;
			vdd-thread0-ldo-supply = <0x15e>;
			phandle = <0x351>;

			thread@0 {
				qcom,cpr-thread-id = <0x00>;
				qcom,cpr-consecutive-up = <0x00>;
				qcom,cpr-consecutive-down = <0x02>;
				qcom,cpr-up-threshold = <0x02>;
				qcom,cpr-down-threshold = <0x02>;

				regulator {
					regulator-name = "gfx_corner";
					regulator-min-microvolt = <0x01>;
					regulator-max-microvolt = <0x07>;
					qcom,cpr-fuse-corners = <0x06>;
					qcom,cpr-fuse-combos = <0x08>;
					qcom,cpr-corners = <0x07>;
					qcom,cpr-corner-fmax-map = <0x01 0x02 0x03 0x04 0x05 0x06>;
					qcom,cpr-voltage-ceiling = <0x8ed28 0x9d788 0xb1008 0xc0df0 0xd4670 0xe1d48 0x1053b0>;
					qcom,cpr-voltage-floor = <0x7b0c0 0x7b0c0 0x91820 0x9f2e0 0xadd40 0xb5a40 0x1053b0>;
					qcom,mem-acc-voltage = <0x01 0x01 0x01 0x02 0x02 0x02 0x02>;
					qcom,system-voltage = <0x40 0x40 0x80 0xc0 0x100 0x140 0x180>;
					qcom,corner-frequencies = <0x9896800 0xfdad680 0x160dc080 0x1bb75640 0x230c2b00 0x26906fc0 0x2cb41780>;
					qcom,cpr-target-quotients = <0x00 0x00 0x00 0x00 0x00 0x00 0xae 0xa7 0x126 0x124 0x12f 0x139 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x107 0xf7 0x19d 0x18d 0x19f 0x19c 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x177 0x162 0x22a 0x207 0x23d 0x22a 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x19c 0x17c 0x255 0x232 0x264 0x24f 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x201 0x1dc 0x2d2 0x2a8 0x2e2 0x2ce 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x253 0x229 0x32b 0x300 0x345 0x32b 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00>;
					qcom,cpr-ro-scaling-factor = <0x00 0x00 0x00 0x00 0x00 0x00 0x6fe 0x6e0 0x7c6 0x76c 0x85c 0x7e4 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x6fe 0x6e0 0x7c6 0x76c 0x85c 0x7e4 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x6fe 0x6e0 0x7c6 0x76c 0x85c 0x7e4 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x6fe 0x6e0 0x7c6 0x76c 0x85c 0x7e4 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x6fe 0x6e0 0x7c6 0x76c 0x85c 0x7e4 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x6fe 0x6e0 0x7c6 0x76c 0x85c 0x7e4 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x6fe 0x6e0 0x7c6 0x76c 0x85c 0x7e4 0x00 0x00 0x00 0x00>;
					qcom,cpr-scaled-open-loop-voltage-as-ceiling;
					qcom,cpr-corner-allow-ldo-mode = <0x00 0x00 0x00 0x00 0x00 0x00 0x00>;
					qcom,cpr-corner-allow-closed-loop = <0x00 0x00 0x00 0x00 0x00 0x00 0x00>;
					phandle = <0xab>;
				};
			};
		};

		cprh-ctrl@179c8000 {
			compatible = "qcom,cprh-sdm660-kbss-regulator";
			reg = <0x179c8000 0x4000 0x784000 0x1000>;
			reg-names = "cpr_ctrl\0fuse_base";
			clocks = <0xa1 0x48>;
			clock-names = "core_clk";
			qcom,cpr-ctrl-name = "apc0";
			qcom,cpr-controller-id = <0x00>;
			qcom,cpr-sensor-time = <0x3e8>;
			qcom,cpr-loop-time = <0x4c4b40>;
			qcom,cpr-idle-cycles = <0x0f>;
			qcom,cpr-up-down-delay-time = <0xbb8>;
			qcom,cpr-step-quot-init-min = <0x0c>;
			qcom,cpr-step-quot-init-max = <0x0e>;
			qcom,cpr-count-mode = <0x00>;
			qcom,cpr-count-repeat = <0x0e>;
			qcom,cpr-down-error-step-limit = <0x01>;
			qcom,cpr-up-error-step-limit = <0x01>;
			qcom,cpr-corner-switch-delay-time = <0x412>;
			qcom,cpr-voltage-settling-time = <0x6e0>;
			qcom,apm-threshold-voltage = <0xd4e40>;
			qcom,apm-crossover-voltage = <0xd4e40>;
			qcom,apm-hysteresis-voltage = <0x4e20>;
			qcom,voltage-step = <0xfa0>;
			qcom,voltage-base = <0x61a80>;
			qcom,cpr-saw-use-unit-mV;
			qcom,cpr-reset-step-quot-loop-en;
			qcom,cpr-panic-reg-addr-list = <0x179cbaa4 0x17912c18>;
			qcom,cpr-panic-reg-name-list = "PWR_CPRH_STATUS\0APCLUS0_L2_SAW4_PMIC_STS";
			qcom,cpr-enable;
			qcom,cpr-hw-closed-loop;
			phandle = <0x352>;

			thread@0 {
				qcom,cpr-thread-id = <0x00>;
				qcom,cpr-consecutive-up = <0x00>;
				qcom,cpr-consecutive-down = <0x02>;
				qcom,cpr-up-threshold = <0x02>;
				qcom,cpr-down-threshold = <0x02>;

				regulator {
					regulator-name = "apc0_pwrcl_corner";
					regulator-min-microvolt = <0x01>;
					regulator-max-microvolt = <0x08>;
					qcom,cpr-fuse-corners = <0x05>;
					qcom,cpr-fuse-combos = <0x28>;
					qcom,cpr-speed-bins = <0x05>;
					qcom,cpr-speed-bin-corners = <0x08 0x08 0x00 0x08 0x08>;
					qcom,cpr-corners = <0x08 0x08 0x08 0x08 0x08 0x08 0x08 0x08 0x08 0x08 0x08 0x08 0x08 0x08 0x08 0x08 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x08 0x08 0x08 0x08 0x08 0x08 0x08 0x08 0x08 0x08 0x08 0x08 0x08 0x08 0x08 0x08>;
					qcom,cpr-corner-fmax-map = <0x02 0x03 0x04 0x05 0x08 0x02 0x03 0x04 0x05 0x08 0x00 0x00 0x00 0x00 0x00 0x02 0x03 0x04 0x05 0x08 0x02 0x03 0x04 0x05 0x08>;
					qcom,cpr-voltage-ceiling = <0xb0c20 0xb0c20 0xb0c20 0xc0620 0xd3ea0 0x104be0 0x104be0 0x104be0>;
					qcom,cpr-voltage-floor = <0x8f8e0 0x8f8e0 0x91820 0x9f2e0 0xadd40 0xb5a40 0xbf680 0xce0e0>;
					qcom,corner-frequencies = <0x11e1a300 0x25c3f800 0x35c98800 0x42603000 0x538ab800 0x5b8d8000 0x68242800 0x6ddd0000 0x11e1a300 0x25c3f800 0x35c98800 0x42603000 0x538ab800 0x5b8d8000 0x68242800 0x6ddd0000 0x11e1a300 0x25c3f800 0x35c98800 0x42603000 0x538ab800 0x5b8d8000 0x60216000 0x6ddd0000 0x11e1a300 0x25c3f800 0x35c98800 0x42603000 0x538ab800 0x5b8d8000 0x68242800 0x6ddd0000>;
					qcom,allow-voltage-interpolation;
					qcom,allow-quotient-interpolation;
					qcom,cpr-scaled-open-loop-voltage-as-ceiling;
					qcom,cpr-ro-scaling-factor = <0xe10 0xe10 0xef6 0x97e 0x9d8 0xa8c 0x6fe 0x6e0 0x7b2 0x758 0x83e 0x7da 0x9ce 0x1324 0x1112 0x12ac 0xe10 0xe10 0xef6 0x97e 0x9d8 0xa8c 0x6fe 0x6e0 0x7b2 0x758 0x83e 0x7da 0x9ce 0x1324 0x1112 0x12ac 0xe10 0xe10 0xef6 0x97e 0x9d8 0xa8c 0x6fe 0x6e0 0x7b2 0x758 0x83e 0x7da 0x9ce 0x1324 0x1112 0x12ac 0xe10 0xe10 0xef6 0x97e 0x9d8 0xa8c 0x6fe 0x6e0 0x7b2 0x758 0x83e 0x7da 0x9ce 0x1324 0x1112 0x12ac 0xe10 0xe10 0xef6 0x97e 0x9d8 0xa8c 0x6fe 0x6e0 0x7b2 0x758 0x83e 0x7da 0x9ce 0x1324 0x1112 0x12ac>;
					qcom,cpr-open-loop-voltage-fuse-adjustment = <0xfffff060 0xfa0 0x1b58 0x4a38 0xffffe0c0>;
					qcom,cpr-closed-loop-voltage-fuse-adjustment = <0xffff8300 0xffff8ad0 0xffff8eb8 0xffffa628 0xffffadf8>;
					qcom,cpr-floor-to-ceiling-max-range = <0x7d00 0x7d00 0x7d00 0x9c40 0xabe0 0x9c40 0x9c40 0x9c40>;
					phandle = <0xcb>;
				};
			};
		};

		cprh-ctrl@179c4000 {
			compatible = "qcom,cprh-sdm660-kbss-regulator";
			reg = <0x179c4000 0x4000 0x784000 0x1000>;
			reg-names = "cpr_ctrl\0fuse_base";
			clocks = <0xa1 0x48>;
			clock-names = "core_clk";
			qcom,cpr-ctrl-name = "apc1";
			qcom,cpr-controller-id = <0x01>;
			qcom,cpr-sensor-time = <0x3e8>;
			qcom,cpr-loop-time = <0x4c4b40>;
			qcom,cpr-idle-cycles = <0x0f>;
			qcom,cpr-up-down-delay-time = <0xbb8>;
			qcom,cpr-step-quot-init-min = <0x0c>;
			qcom,cpr-step-quot-init-max = <0x0e>;
			qcom,cpr-count-mode = <0x00>;
			qcom,cpr-count-repeat = <0x0e>;
			qcom,cpr-down-error-step-limit = <0x01>;
			qcom,cpr-up-error-step-limit = <0x01>;
			qcom,cpr-corner-switch-delay-time = <0x412>;
			qcom,cpr-voltage-settling-time = <0x6e0>;
			qcom,apm-threshold-voltage = <0xd4e40>;
			qcom,apm-crossover-voltage = <0xd4e40>;
			qcom,apm-hysteresis-voltage = <0x4e20>;
			qcom,voltage-step = <0xfa0>;
			qcom,voltage-base = <0x61a80>;
			qcom,cpr-saw-use-unit-mV;
			qcom,cpr-reset-step-quot-loop-en;
			qcom,cpr-panic-reg-addr-list = <0x179c7aa4 0x17812c18>;
			qcom,cpr-panic-reg-name-list = "PERF_CPRH_STATUS\0APCLUS1_L2_SAW4_PMIC_STS";
			qcom,cpr-enable;
			qcom,cpr-hw-closed-loop;
			phandle = <0x353>;

			thread@0 {
				qcom,cpr-thread-id = <0x00>;
				qcom,cpr-consecutive-up = <0x00>;
				qcom,cpr-consecutive-down = <0x02>;
				qcom,cpr-up-threshold = <0x02>;
				qcom,cpr-down-threshold = <0x02>;

				regulator {
					regulator-name = "apc1_perfcl_corner";
					regulator-min-microvolt = <0x01>;
					regulator-max-microvolt = <0x07>;
					qcom,cpr-fuse-corners = <0x05>;
					qcom,cpr-fuse-combos = <0x28>;
					qcom,cpr-speed-bins = <0x05>;
					qcom,cpr-speed-bin-corners = <0x07 0x07 0x00 0x07 0x07>;
					qcom,cpr-corners = <0x07 0x07 0x07 0x07 0x07 0x07 0x07 0x07 0x07 0x07 0x07 0x07 0x07 0x07 0x07 0x07 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x07 0x07 0x07 0x07 0x07 0x07 0x07 0x07 0x07 0x07 0x07 0x07 0x07 0x07 0x07 0x07>;
					qcom,cpr-corner-fmax-map = <0x02 0x03 0x04 0x06 0x07 0x02 0x03 0x04 0x06 0x07 0x00 0x00 0x00 0x00 0x00 0x02 0x03 0x04 0x06 0x07 0x02 0x03 0x04 0x06 0x07>;
					qcom,cpr-voltage-ceiling = <0xb0c20 0xb0c20 0xc0620 0xd3ea0 0xf1360 0xf1360 0x104be0>;
					qcom,cpr-voltage-floor = <0x8f8e0 0x91820 0x9f2e0 0xadd40 0xb5a40 0xbf680 0xce0e0>;
					qcom,corner-frequencies = <0x11e1a300 0x42603000 0x538ab800 0x68242800 0x74bad000 0x802c8000 0x927c0000 0x11e1a300 0x42603000 0x538ab800 0x68242800 0x74bad000 0x802c8000 0x839b6800 0x11e1a300 0x42603000 0x538ab800 0x68242800 0x6b931000 0x802c8000 0x839b6800 0x11e1a300 0x42603000 0x538ab800 0x68242800 0x74bad000 0x802c8000 0x839b6800>;
					qcom,allow-voltage-interpolation;
					qcom,allow-quotient-interpolation;
					qcom,cpr-scaled-open-loop-voltage-as-ceiling;
					qcom,cpr-ro-scaling-factor = <0xfc8 0x1086 0x00 0x8a2 0xa00 0x992 0x8b6 0x8ac 0x96a 0x8fc 0xa00 0x9a6 0x640 0xc30 0xa3c 0x8e8 0xfc8 0x1086 0x00 0x8a2 0xa00 0x992 0x8b6 0x8ac 0x96a 0x8fc 0xa00 0x9a6 0x640 0xc30 0xa3c 0x8e8 0xfc8 0x1086 0x00 0x8a2 0xa00 0x992 0x8b6 0x8ac 0x96a 0x8fc 0xa00 0x9a6 0x640 0xc30 0xa3c 0x8e8 0xfc8 0x1086 0x00 0x8a2 0xa00 0x992 0x8b6 0x8ac 0x96a 0x8fc 0xa00 0x9a6 0x640 0xc30 0xa3c 0x8e8 0xfc8 0x1086 0x00 0x8a2 0xa00 0x992 0x8b6 0x8ac 0x96a 0x8fc 0xa00 0x9a6 0x640 0xc30 0xa3c 0x8e8>;
					qcom,cpr-open-loop-voltage-fuse-adjustment = <0x3e80 0x6978 0x9858 0x9858 0x4e20>;
					qcom,cpr-closed-loop-voltage-fuse-adjustment = <0xffffaa10 0xffffdcd8 0xffffe4a8 0xfffff830 0x2af8>;
					qcom,cpr-floor-to-ceiling-max-range = <0x9c40 0x9c40 0x9c40 0x9c40 0x101d0 0x101d0 0x9c40>;
					phandle = <0xcc>;
				};
			};
		};

		qcom,gdsc@10f004 {
			compatible = "qcom,gdsc";
			regulator-name = "gdsc_usb30";
			reg = <0x10f004 0x04>;
			status = "ok";
			phandle = <0x171>;
		};

		qcom,gdsc@175004 {
			compatible = "qcom,gdsc";
			regulator-name = "gdsc_ufs";
			reg = <0x175004 0x04>;
			status = "ok";
			phandle = <0x105>;
		};

		qcom,gdsc@17d034 {
			compatible = "qcom,gdsc";
			regulator-name = "gdsc_hlos1_vote_lpass_adsp";
			reg = <0x17d034 0x04>;
			qcom,no-status-check-on-disable;
			qcom,gds-timeout = <0x1f4>;
			status = "ok";
			phandle = <0x16e>;
		};

		qcom,gdsc@17d04c {
			compatible = "qcom,gdsc";
			regulator-name = "gdsc_hlos1_vote_turing_adsp";
			reg = <0x17d04c 0x04>;
			qcom,no-status-check-on-disable;
			qcom,gds-timeout = <0x1f4>;
			status = "ok";
			phandle = <0x16f>;
		};

		qcom,gdsc@17e04c {
			compatible = "qcom,gdsc";
			regulator-name = "gdsc_hlos2_vote_turing_adsp";
			reg = <0x17e04c 0x04>;
			qcom,no-status-check-on-disable;
			qcom,gds-timeout = <0x1f4>;
			status = "ok";
			phandle = <0x354>;
		};

		syscon@c8ce024 {
			compatible = "syscon";
			reg = <0xc8ce024 0x04>;
			phandle = <0x15f>;
		};

		qcom,gdsc@c8ce020 {
			compatible = "qcom,gdsc";
			regulator-name = "gdsc_bimc_smmu";
			reg = <0xc8ce020 0x04>;
			hw-ctrl-addr = <0x15f>;
			qcom,no-status-check-on-disable;
			qcom,gds-timeout = <0x1f4>;
			status = "ok";
			clock-names = "bus_clk";
			clocks = <0x74 0x58>;
			proxy-supply = <0x160>;
			qcom,proxy-consumer-enable;
			phandle = <0x160>;
		};

		qcom,gdsc@c8c1024 {
			compatible = "qcom,gdsc";
			regulator-name = "gdsc_venus";
			reg = <0xc8c1024 0x04>;
			status = "ok";
			phandle = <0xed>;
		};

		qcom,gdsc@c8c1040 {
			compatible = "qcom,gdsc";
			regulator-name = "gdsc_venus_core0";
			reg = <0xc8c1040 0x04>;
			status = "ok";
			qcom,support-hw-trigger;
			phandle = <0x1ee>;
		};

		qcom,gdsc@c8c34a0 {
			compatible = "qcom,gdsc";
			regulator-name = "gdsc_camss_top";
			reg = <0xc8c34a0 0x04>;
			status = "ok";
			phandle = <0x161>;
		};

		qcom,gdsc@c8c3664 {
			compatible = "qcom,gdsc";
			regulator-name = "gdsc_vfe0";
			reg = <0xc8c3664 0x04>;
			status = "ok";
			parent-supply = <0x161>;
			phandle = <0x1c2>;
		};

		qcom,gdsc@c8c3674 {
			compatible = "qcom,gdsc";
			regulator-name = "gdsc_vfe1";
			reg = <0xc8c3674 0x04>;
			status = "ok";
			parent-supply = <0x161>;
			phandle = <0x1c3>;
		};

		qcom,gdsc@c8c36d4 {
			compatible = "qcom,gdsc";
			regulator-name = "gdsc_cpp";
			reg = <0xc8c36d4 0x04>;
			status = "ok";
			parent-supply = <0x161>;
			qcom,support-hw-trigger;
			phandle = <0x1c1>;
		};

		qcom,gdsc@c8c2304 {
			compatible = "qcom,gdsc";
			regulator-name = "gdsc_mdss";
			reg = <0xc8c2304 0x04>;
			status = "ok";
			proxy-supply = <0x162>;
			qcom,proxy-consumer-enable;
			phandle = <0x162>;
		};

		syscon@5066008 {
			compatible = "syscon";
			reg = <0x5066008 0x04>;
			phandle = <0x163>;
		};

		qcom,gdsc@5066004 {
			compatible = "qcom,gdsc";
			regulator-name = "gdsc_gpu_cx";
			reg = <0x5066004 0x04>;
			hw-ctrl-addr = <0x163>;
			qcom,no-status-check-on-disable;
			qcom,gds-timeout = <0x7d0>;
			status = "ok";
			phandle = <0x168>;
		};

		syscon@5065130 {
			compatible = "syscon";
			reg = <0x5065130 0x04>;
			phandle = <0x164>;
		};

		syscon@5066090 {
			compatible = "syscon";
			reg = <0x5066090 0x04>;
			phandle = <0x165>;
		};

		qcom,gdsc@5066094 {
			compatible = "qcom,gdsc";
			regulator-name = "gdsc_gpu_gx";
			reg = <0x5066094 0x04>;
			domain-addr = <0x164>;
			sw-reset = <0x165>;
			qcom,retain-periph;
			qcom,reset-aon-logic;
			status = "ok";
			clock-names = "core_root_clk";
			clocks = <0x166 0x0c>;
			qcom,force-enable-root-clk;
			parent-supply = <0xab>;
			phandle = <0x169>;
		};

		qcom,kgsl-hyp {
			compatible = "qcom,pil-tz-generic";
			qcom,pas-id = <0x0d>;
			qcom,firmware-name = "a512_zap";
			phandle = <0x355>;
		};

		qcom,kgsl-busmon {
			label = "kgsl-busmon";
			compatible = "qcom,kgsl-busmon";
			phandle = <0x356>;
		};

		qcom,gpubw {
			compatible = "qcom,devbw";
			governor = "bw_vbif";
			qcom,src-dst-ports = <0x1a 0x200>;
			qcom,active-only;
			qcom,bw-tbl = <0x00 0x17d 0x23c 0x2fa 0x478 0x623 0x826 0xa25 0xb71 0xf27 0x134f 0x1429 0x172b 0x1ae1>;
			phandle = <0x167>;
		};

		qcom,kgsl-3d0@5000000 {
			label = "kgsl-3d0";
			compatible = "qcom,kgsl-3d0\0qcom,kgsl-3d";
			status = "ok";
			reg = <0x5000000 0x40000 0x780000 0x6220>;
			reg-names = "kgsl_3d0_reg_memory\0qfprom_memory";
			interrupts = <0x00 0x12c 0x00>;
			interrupt-names = "kgsl_3d0_irq";
			qcom,id = <0x00>;
			qcom,chipid = <0x5010200>;
			qcom,initial-pwrlevel = <0x06>;
			qcom,idle-timeout = <0x50>;
			qcom,highest-bank-bit = <0x0e>;
			qcom,snapshot-size = <0x100000>;
			clocks = <0x166 0x0d 0xa1 0x42 0x166 0x0e 0xa1 0x40 0xa1 0x20 0x15b 0x01>;
			clock-names = "core_clk\0iface_clk\0rbbmtimer_clk\0mem_clk\0alt_mem_iface_clk\0rbcpr_clk";
			qcom,gpubw-dev = <0x167>;
			qcom,bus-control;
			qcom,bus-width = <0x20>;
			qcom,msm-bus,name = "grp3d";
			qcom,msm-bus,num-cases = <0x0e>;
			qcom,msm-bus,num-paths = <0x01>;
			qcom,msm-bus,vectors-KBps = <0x1a 0x200 0x00 0x00 0x1a 0x200 0x00 0x61a80 0x1a 0x200 0x00 0x927c0 0x1a 0x200 0x00 0xc3500 0x1a 0x200 0x00 0x124f80 0x1a 0x200 0x00 0x192580 0x1a 0x200 0x00 0x2162e0 0x1a 0x200 0x00 0x2990a0 0x1a 0x200 0x00 0x2ee000 0x1a 0x200 0x00 0x3e12a0 0x1a 0x200 0x00 0x4f1a00 0x1a 0x200 0x00 0x5294a0 0x1a 0x200 0x00 0x5ee8e0 0x1a 0x200 0x00 0x6e1b80>;
			regulator-names = "vddcx\0vdd";
			vddcx-supply = <0x168>;
			vdd-supply = <0x169>;
			qcom,gpu-cx-ipeak = <0x16a 0x01>;
			qcom,gpu-cx-ipeak-clk = <0x29b92700>;
			qcom,pm-qos-active-latency = <0x206>;
			qcom,pm-qos-wakeup-latency = <0x206>;
			qcom,gpu-quirk-dp2clockgating-disable;
			qcom,gpu-quirk-lmloadkill-disable;
			qcom,enable-ca-jump;
			qcom,ca-busy-penalty = <0x2ee0>;
			qcom,ca-target-pwrlevel = <0x04>;
			qcom,gpu-speed-bin = <0x41a0 0x1fe00000 0x15>;
			phandle = <0x357>;

			qcom,gpu-mempools {
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				compatible = "qcom,gpu-mempools";
				qcom,mempool-max-pages = <0x8000>;

				qcom,gpu-mempool@0 {
					reg = <0x00>;
					qcom,mempool-page-size = <0x1000>;
				};

				qcom,gpu-mempool@1 {
					reg = <0x01>;
					qcom,mempool-page-size = <0x10000>;
					qcom,mempool-allocate;
				};
			};

			qcom,gpu-pwrlevel-bins {
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				compatible = "qcom,gpu-pwrlevel-bins";

				qcom,gpu-pwrlevels-0 {
					#address-cells = <0x01>;
					#size-cells = <0x00>;
					qcom,speed-bin = <0x00>;
					qcom,initial-pwrlevel = <0x06>;

					qcom,gpu-pwrlevel@0 {
						reg = <0x00>;
						qcom,gpu-freq = <0x2cb41780>;
						qcom,bus-freq = <0x0d>;
						qcom,bus-min = <0x0c>;
						qcom,bus-max = <0x0d>;
					};

					qcom,gpu-pwrlevel@1 {
						reg = <0x01>;
						qcom,gpu-freq = <0x29b92700>;
						qcom,bus-freq = <0x0b>;
						qcom,bus-min = <0x0b>;
						qcom,bus-max = <0x0d>;
					};

					qcom,gpu-pwrlevel@2 {
						reg = <0x02>;
						qcom,gpu-freq = <0x26906fc0>;
						qcom,bus-freq = <0x0b>;
						qcom,bus-min = <0x0a>;
						qcom,bus-max = <0x0c>;
					};

					qcom,gpu-pwrlevel@3 {
						reg = <0x03>;
						qcom,gpu-freq = "#\f+";
						qcom,bus-freq = <0x0a>;
						qcom,bus-min = <0x09>;
						qcom,bus-max = <0x0c>;
					};

					qcom,gpu-pwrlevel@4 {
						reg = <0x04>;
						qcom,gpu-freq = <0x1bb75640>;
						qcom,bus-freq = <0x09>;
						qcom,bus-min = <0x08>;
						qcom,bus-max = <0x0b>;
					};

					qcom,gpu-pwrlevel@5 {
						reg = <0x05>;
						qcom,gpu-freq = <0x160dc080>;
						qcom,bus-freq = <0x08>;
						qcom,bus-min = <0x06>;
						qcom,bus-max = <0x09>;
					};

					qcom,gpu-pwrlevel@6 {
						reg = <0x06>;
						qcom,gpu-freq = <0xfdad680>;
						qcom,bus-freq = <0x03>;
						qcom,bus-min = <0x03>;
						qcom,bus-max = <0x06>;
					};

					qcom,gpu-pwrlevel@7 {
						reg = <0x07>;
						qcom,gpu-freq = <0x9896800>;
						qcom,bus-freq = <0x03>;
						qcom,bus-min = <0x03>;
						qcom,bus-max = <0x05>;
					};

					qcom,gpu-pwrlevel@8 {
						reg = <0x08>;
						qcom,gpu-freq = <0x124f800>;
						qcom,bus-freq = <0x00>;
						qcom,bus-min = <0x00>;
						qcom,bus-max = <0x00>;
					};
				};

				qcom,gpu-pwrlevels-1 {
					#address-cells = <0x01>;
					#size-cells = <0x00>;
					qcom,speed-bin = <0x9d>;
					qcom,initial-pwrlevel = <0x06>;

					qcom,gpu-pwrlevel@0 {
						reg = <0x00>;
						qcom,gpu-freq = <0x2cb41780>;
						qcom,bus-freq = <0x0d>;
						qcom,bus-min = <0x0c>;
						qcom,bus-max = <0x0d>;
					};

					qcom,gpu-pwrlevel@1 {
						reg = <0x01>;
						qcom,gpu-freq = <0x29b92700>;
						qcom,bus-freq = <0x0b>;
						qcom,bus-min = <0x0b>;
						qcom,bus-max = <0x0d>;
					};

					qcom,gpu-pwrlevel@2 {
						reg = <0x02>;
						qcom,gpu-freq = <0x26906fc0>;
						qcom,bus-freq = <0x0b>;
						qcom,bus-min = <0x0a>;
						qcom,bus-max = <0x0c>;
					};

					qcom,gpu-pwrlevel@3 {
						reg = <0x03>;
						qcom,gpu-freq = "#\f+";
						qcom,bus-freq = <0x0a>;
						qcom,bus-min = <0x09>;
						qcom,bus-max = <0x0c>;
					};

					qcom,gpu-pwrlevel@4 {
						reg = <0x04>;
						qcom,gpu-freq = <0x1bb75640>;
						qcom,bus-freq = <0x09>;
						qcom,bus-min = <0x08>;
						qcom,bus-max = <0x0b>;
					};

					qcom,gpu-pwrlevel@5 {
						reg = <0x05>;
						qcom,gpu-freq = <0x160dc080>;
						qcom,bus-freq = <0x08>;
						qcom,bus-min = <0x06>;
						qcom,bus-max = <0x09>;
					};

					qcom,gpu-pwrlevel@6 {
						reg = <0x06>;
						qcom,gpu-freq = <0xfdad680>;
						qcom,bus-freq = <0x03>;
						qcom,bus-min = <0x03>;
						qcom,bus-max = <0x06>;
					};

					qcom,gpu-pwrlevel@7 {
						reg = <0x07>;
						qcom,gpu-freq = <0x9896800>;
						qcom,bus-freq = <0x03>;
						qcom,bus-min = <0x03>;
						qcom,bus-max = <0x05>;
					};

					qcom,gpu-pwrlevel@8 {
						reg = <0x08>;
						qcom,gpu-freq = <0x124f800>;
						qcom,bus-freq = <0x00>;
						qcom,bus-min = <0x00>;
						qcom,bus-max = <0x00>;
					};
				};

				qcom,gpu-pwrlevels-2 {
					#address-cells = <0x01>;
					#size-cells = <0x00>;
					qcom,speed-bin = <0x92>;
					qcom,initial-pwrlevel = <0x05>;

					qcom,gpu-pwrlevel@0 {
						reg = <0x00>;
						qcom,gpu-freq = <0x29b92700>;
						qcom,bus-freq = <0x0d>;
						qcom,bus-min = <0x0c>;
						qcom,bus-max = <0x0d>;
					};

					qcom,gpu-pwrlevel@1 {
						reg = <0x01>;
						qcom,gpu-freq = <0x26906fc0>;
						qcom,bus-freq = <0x0b>;
						qcom,bus-min = <0x0a>;
						qcom,bus-max = <0x0c>;
					};

					qcom,gpu-pwrlevel@2 {
						reg = <0x02>;
						qcom,gpu-freq = "#\f+";
						qcom,bus-freq = <0x0a>;
						qcom,bus-min = <0x09>;
						qcom,bus-max = <0x0c>;
					};

					qcom,gpu-pwrlevel@3 {
						reg = <0x03>;
						qcom,gpu-freq = <0x1bb75640>;
						qcom,bus-freq = <0x09>;
						qcom,bus-min = <0x08>;
						qcom,bus-max = <0x0b>;
					};

					qcom,gpu-pwrlevel@4 {
						reg = <0x04>;
						qcom,gpu-freq = <0x160dc080>;
						qcom,bus-freq = <0x08>;
						qcom,bus-min = <0x06>;
						qcom,bus-max = <0x09>;
					};

					qcom,gpu-pwrlevel@5 {
						reg = <0x05>;
						qcom,gpu-freq = <0xfdad680>;
						qcom,bus-freq = <0x03>;
						qcom,bus-min = <0x03>;
						qcom,bus-max = <0x06>;
					};

					qcom,gpu-pwrlevel@6 {
						reg = <0x06>;
						qcom,gpu-freq = <0x9896800>;
						qcom,bus-freq = <0x03>;
						qcom,bus-min = <0x03>;
						qcom,bus-max = <0x05>;
					};

					qcom,gpu-pwrlevel@7 {
						reg = <0x07>;
						qcom,gpu-freq = <0x124f800>;
						qcom,bus-freq = <0x00>;
						qcom,bus-min = <0x00>;
						qcom,bus-max = <0x00>;
					};
				};

				qcom,gpu-pwrlevels-3 {
					#address-cells = <0x01>;
					#size-cells = <0x00>;
					qcom,speed-bin = <0x87>;
					qcom,initial-pwrlevel = <0x04>;

					qcom,gpu-pwrlevel@0 {
						reg = <0x00>;
						qcom,gpu-freq = <0x26906fc0>;
						qcom,bus-freq = <0x0d>;
						qcom,bus-min = <0x0c>;
						qcom,bus-max = <0x0d>;
					};

					qcom,gpu-pwrlevel@1 {
						reg = <0x01>;
						qcom,gpu-freq = "#\f+";
						qcom,bus-freq = <0x0a>;
						qcom,bus-min = <0x09>;
						qcom,bus-max = <0x0c>;
					};

					qcom,gpu-pwrlevel@2 {
						reg = <0x02>;
						qcom,gpu-freq = <0x1bb75640>;
						qcom,bus-freq = <0x09>;
						qcom,bus-min = <0x08>;
						qcom,bus-max = <0x0b>;
					};

					qcom,gpu-pwrlevel@3 {
						reg = <0x03>;
						qcom,gpu-freq = <0x160dc080>;
						qcom,bus-freq = <0x08>;
						qcom,bus-min = <0x06>;
						qcom,bus-max = <0x09>;
					};

					qcom,gpu-pwrlevel@4 {
						reg = <0x04>;
						qcom,gpu-freq = <0xfdad680>;
						qcom,bus-freq = <0x03>;
						qcom,bus-min = <0x03>;
						qcom,bus-max = <0x06>;
					};

					qcom,gpu-pwrlevel@5 {
						reg = <0x05>;
						qcom,gpu-freq = <0x9896800>;
						qcom,bus-freq = <0x03>;
						qcom,bus-min = <0x03>;
						qcom,bus-max = <0x05>;
					};

					qcom,gpu-pwrlevel@6 {
						reg = <0x06>;
						qcom,gpu-freq = <0x124f800>;
						qcom,bus-freq = <0x00>;
						qcom,bus-min = <0x00>;
						qcom,bus-max = <0x00>;
					};
				};

				qcom,gpu-pwrlevels-4 {
					#address-cells = <0x01>;
					#size-cells = <0x00>;
					qcom,speed-bin = <0x4e>;
					qcom,initial-pwrlevel = <0x01>;

					qcom,gpu-pwrlevel@0 {
						reg = <0x00>;
						qcom,gpu-freq = <0x160dc080>;
						qcom,bus-freq = <0x08>;
						qcom,bus-min = <0x06>;
						qcom,bus-max = <0x0b>;
					};

					qcom,gpu-pwrlevel@1 {
						reg = <0x01>;
						qcom,gpu-freq = <0xfdad680>;
						qcom,bus-freq = <0x03>;
						qcom,bus-min = <0x03>;
						qcom,bus-max = <0x06>;
					};

					qcom,gpu-pwrlevel@2 {
						reg = <0x02>;
						qcom,gpu-freq = <0x9896800>;
						qcom,bus-freq = <0x03>;
						qcom,bus-min = <0x03>;
						qcom,bus-max = <0x05>;
					};

					qcom,gpu-pwrlevel@3 {
						reg = <0x03>;
						qcom,gpu-freq = <0x124f800>;
						qcom,bus-freq = <0x00>;
						qcom,bus-min = <0x00>;
						qcom,bus-max = <0x00>;
					};
				};

				qcom,gpu-pwrlevels-5 {
					#address-cells = <0x01>;
					#size-cells = <0x00>;
					qcom,speed-bin = <0x5a>;
					qcom,initial-pwrlevel = <0x02>;

					qcom,gpu-pwrlevel@0 {
						reg = <0x00>;
						qcom,gpu-freq = <0x19a14780>;
						qcom,bus-freq = <0x0b>;
						qcom,bus-min = <0x0a>;
						qcom,bus-max = <0x0b>;
					};

					qcom,gpu-pwrlevel@1 {
						reg = <0x01>;
						qcom,gpu-freq = <0x160dc080>;
						qcom,bus-freq = <0x08>;
						qcom,bus-min = <0x06>;
						qcom,bus-max = <0x0b>;
					};

					qcom,gpu-pwrlevel@2 {
						reg = <0x02>;
						qcom,gpu-freq = <0xfdad680>;
						qcom,bus-freq = <0x03>;
						qcom,bus-min = <0x03>;
						qcom,bus-max = <0x06>;
					};

					qcom,gpu-pwrlevel@3 {
						reg = <0x03>;
						qcom,gpu-freq = <0x9896800>;
						qcom,bus-freq = <0x03>;
						qcom,bus-min = <0x03>;
						qcom,bus-max = <0x05>;
					};

					qcom,gpu-pwrlevel@4 {
						reg = <0x04>;
						qcom,gpu-freq = <0x124f800>;
						qcom,bus-freq = <0x00>;
						qcom,bus-min = <0x00>;
						qcom,bus-max = <0x00>;
					};
				};

				qcom,gpu-pwrlevels-6 {
					#address-cells = <0x01>;
					#size-cells = <0x00>;
					qcom,speed-bin = <0x7a>;
					qcom,initial-pwrlevel = <0x03>;

					qcom,gpu-pwrlevel@0 {
						reg = <0x00>;
						qcom,gpu-freq = <0x22de6440>;
						qcom,bus-freq = <0x0c>;
						qcom,bus-min = <0x0b>;
						qcom,bus-max = <0x0c>;
					};

					qcom,gpu-pwrlevel@1 {
						reg = <0x01>;
						qcom,gpu-freq = <0x1bb75640>;
						qcom,bus-freq = <0x09>;
						qcom,bus-min = <0x08>;
						qcom,bus-max = <0x0b>;
					};

					qcom,gpu-pwrlevel@2 {
						reg = <0x02>;
						qcom,gpu-freq = <0x160dc080>;
						qcom,bus-freq = <0x08>;
						qcom,bus-min = <0x06>;
						qcom,bus-max = <0x09>;
					};

					qcom,gpu-pwrlevel@3 {
						reg = <0x03>;
						qcom,gpu-freq = <0xfdad680>;
						qcom,bus-freq = <0x03>;
						qcom,bus-min = <0x03>;
						qcom,bus-max = <0x06>;
					};

					qcom,gpu-pwrlevel@4 {
						reg = <0x04>;
						qcom,gpu-freq = <0x9896800>;
						qcom,bus-freq = <0x03>;
						qcom,bus-min = <0x03>;
						qcom,bus-max = <0x05>;
					};

					qcom,gpu-pwrlevel@5 {
						reg = <0x05>;
						qcom,gpu-freq = <0x124f800>;
						qcom,bus-freq = <0x00>;
						qcom,bus-min = <0x00>;
						qcom,bus-max = <0x00>;
					};
				};
			};
		};

		qcom,kgsl-iommu {
			compatible = "qcom,kgsl-smmu-v2";
			reg = <0x5040000 0x10000>;
			qcom,protect = <0x40000 0x10000>;
			qcom,micro-mmu-control = <0x6000>;
			clocks = <0xa1 0x42 0xa1 0x40 0xa1 0x20>;
			clock-names = "iface_clk\0mem_clk\0alt_mem_iface_clk";
			qcom,secure_align_mask = <0xfff>;
			qcom,retention;
			qcom,hyp_secure_alloc;
			phandle = <0x358>;

			gfx3d_user {
				compatible = "qcom,smmu-kgsl-cb";
				label = "gfx3d_user";
				iommus = <0x16b 0x00>;
				qcom,gpu-offset = <0x48000>;
				phandle = <0x359>;
			};

			gfx3d_secure {
				compatible = "qcom,smmu-kgsl-cb";
				iommus = <0x16b 0x02>;
				phandle = <0x35a>;
			};
		};

		qcom,spm@178120000 {
			compatible = "qcom,spm-v2";
			#address-cells = <0x01>;
			#size-cells = <0x01>;
			reg = <0x17812000 0x1000>;
			qcom,name = "gold-l2";
			qcom,saw2-ver-reg = <0xfd0>;
			qcom,cpu-vctl-list = <0x17 0x18 0x19 0x1a>;
			qcom,vctl-timeout-us = <0x1f4>;
			qcom,vctl-port = <0x00>;
			qcom,phase-port = <0x01>;
			qcom,saw2-avs-ctl = <0x1010031>;
			qcom,saw2-avs-limit = <0x4580458>;
			qcom,pfm-port = <0x02>;
		};

		qcom,spm@179120000 {
			compatible = "qcom,spm-v2";
			#address-cells = <0x01>;
			#size-cells = <0x01>;
			reg = <0x17912000 0x1000>;
			qcom,name = "silver-l2";
			qcom,saw2-ver-reg = <0xfd0>;
			qcom,cpu-vctl-list = <0x13 0x14 0x15 0x16>;
			qcom,vctl-timeout-us = <0x1f4>;
			qcom,vctl-port = <0x00>;
			qcom,phase-port = <0x01>;
			qcom,saw2-avs-ctl = <0x1010031>;
			qcom,saw2-avs-limit = <0x4580458>;
			qcom,pfm-port = <0x02>;
		};

		qcom,lpm-levels {
			compatible = "qcom,lpm-levels";
			qcom,use-psci;
			#address-cells = <0x01>;
			#size-cells = <0x00>;

			qcom,pm-cluster@0 {
				reg = <0x00>;
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				label = "system";
				qcom,spm-device-names = "cci";
				qcom,psci-mode-shift = <0x08>;
				qcom,psci-mode-mask = <0x0f>;

				qcom,pm-cluster-level@0 {
					reg = <0x00>;
					label = "system-wfi";
					qcom,psci-mode = <0x00>;
					qcom,latency-us = <0x676>;
					qcom,ss-power = <0xdb>;
					qcom,energy-overhead = <0x181be>;
					qcom,time-overhead = <0x8f6>;
				};

				qcom,pm-cluster-level@1 {
					reg = <0x01>;
					label = "system-pc";
					qcom,psci-mode = <0x03>;
					qcom,latency-us = <0x119a>;
					qcom,ss-power = <0x58>;
					qcom,energy-overhead = <0x12bef8>;
					qcom,time-overhead = <0x3be9>;
					qcom,min-child-idx = <0x03>;
					qcom,is-reset;
					qcom,notify-rpm;
				};

				qcom,pm-cluster@0 {
					reg = <0x00>;
					#address-cells = <0x01>;
					#size-cells = <0x00>;
					label = "pwr";
					qcom,spm-device-names = "l2";
					qcom,cpu = <0x13 0x14 0x15 0x16>;
					qcom,psci-mode-shift = <0x04>;
					qcom,psci-mode-mask = <0x0f>;

					qcom,pm-cluster-level@0 {
						reg = <0x00>;
						label = "pwr-l2-wfi";
						qcom,psci-mode = <0x01>;
						qcom,latency-us = <0x33>;
						qcom,ss-power = <0xfa>;
						qcom,energy-overhead = <0x145fc>;
						qcom,time-overhead = <0x59>;
					};

					qcom,pm-cluster-level@1 {
						reg = <0x01>;
						label = "pwr-l2-dynret";
						qcom,psci-mode = <0x02>;
						qcom,latency-us = <0x1a5>;
						qcom,ss-power = <0xeb>;
						qcom,energy-overhead = <0x35918>;
						qcom,time-overhead = <0x30d>;
						qcom,min-child-idx = <0x01>;
					};

					qcom,pm-cluster-level@2 {
						reg = <0x02>;
						label = "pwr-l2-ret";
						qcom,psci-mode = <0x03>;
						qcom,latency-us = <0x205>;
						qcom,ss-power = <0xe2>;
						qcom,energy-overhead = <0x4918d>;
						qcom,time-overhead = <0x39a>;
						qcom,min-child-idx = <0x02>;
					};

					qcom,pm-cluster-level@3 {
						reg = <0x03>;
						label = "pwr-l2-pc";
						qcom,psci-mode = <0x04>;
						qcom,latency-us = <0x846>;
						qcom,ss-power = <0xd2>;
						qcom,energy-overhead = <0xcb620>;
						qcom,time-overhead = <0xb66>;
						qcom,min-child-idx = <0x02>;
						qcom,is-reset;
					};

					qcom,pm-cpu {
						#address-cells = <0x01>;
						#size-cells = <0x00>;
						qcom,psci-mode-shift = <0x00>;
						qcom,psci-mode-mask = <0x0f>;

						qcom,pm-cpu-level@0 {
							reg = <0x00>;
							qcom,spm-cpu-mode = "wfi";
							qcom,psci-cpu-mode = <0x01>;
							qcom,latency-us = <0x2a>;
							qcom,ss-power = <0xfa>;
							qcom,energy-overhead = <0x7762>;
							qcom,time-overhead = <0x5b>;
						};

						qcom,pm-cpu-level@1 {
							reg = <0x01>;
							qcom,psci-cpu-mode = <0x02>;
							qcom,spm-cpu-mode = "ret";
							qcom,latency-us = <0x3f>;
							qcom,ss-power = <0xf5>;
							qcom,energy-overhead = <0xc057>;
							qcom,time-overhead = <0xac>;
						};

						qcom,pm-cpu-level@2 {
							reg = <0x02>;
							qcom,spm-cpu-mode = "pc";
							qcom,psci-cpu-mode = <0x03>;
							qcom,latency-us = <0x178>;
							qcom,ss-power = <0xed>;
							qcom,energy-overhead = <0x2c31a>;
							qcom,time-overhead = <0x29a>;
							qcom,is-reset;
						};
					};
				};

				qcom,pm-cluster@1 {
					reg = <0x01>;
					#address-cells = <0x01>;
					#size-cells = <0x00>;
					label = "perf";
					qcom,spm-device-names = "l2";
					qcom,cpu = <0x17 0x18 0x19 0x1a>;
					qcom,psci-mode-shift = <0x04>;
					qcom,psci-mode-mask = <0x0f>;

					qcom,pm-cluster-level@0 {
						reg = <0x00>;
						label = "perf-l2-wfi";
						qcom,psci-mode = <0x01>;
						qcom,latency-us = <0x33>;
						qcom,ss-power = <0x11b>;
						qcom,energy-overhead = <0x1448b>;
						qcom,time-overhead = <0x59>;
					};

					qcom,pm-cluster-level@1 {
						reg = <0x01>;
						label = "perf-l2-dynret";
						qcom,psci-mode = <0x02>;
						qcom,latency-us = <0x159>;
						qcom,ss-power = <0xfe>;
						qcom,energy-overhead = <0x306cd>;
						qcom,time-overhead = <0x293>;
						qcom,min-child-idx = <0x01>;
					};

					qcom,pm-cluster-level@2 {
						reg = <0x02>;
						label = "perf-l2-ret";
						qcom,psci-mode = <0x03>;
						qcom,latency-us = <0x1a3>;
						qcom,ss-power = <0xf4>;
						qcom,energy-overhead = <0x44d41>;
						qcom,time-overhead = <0x2e1>;
						qcom,min-child-idx = <0x02>;
					};

					qcom,pm-cluster-level@3 {
						reg = <0x03>;
						label = "perf-l2-pc";
						qcom,psci-mode = <0x04>;
						qcom,latency-us = <0x676>;
						qcom,ss-power = <0xdb>;
						qcom,energy-overhead = <0xc71d5>;
						qcom,time-overhead = <0x8f6>;
						qcom,min-child-idx = <0x02>;
						qcom,is-reset;
					};

					qcom,pm-cpu {
						#address-cells = <0x01>;
						#size-cells = <0x00>;
						qcom,psci-mode-shift = <0x00>;
						qcom,psci-mode-mask = <0x0f>;

						qcom,pm-cpu-level@0 {
							reg = <0x00>;
							qcom,spm-cpu-mode = "wfi";
							qcom,psci-cpu-mode = <0x01>;
							qcom,latency-us = <0x27>;
							qcom,ss-power = <0x124>;
							qcom,energy-overhead = <0x92b6>;
							qcom,time-overhead = <0x44>;
						};

						qcom,pm-cpu-level@1 {
							reg = <0x01>;
							qcom,psci-cpu-mode = <0x02>;
							qcom,spm-cpu-mode = "ret";
							qcom,latency-us = <0x3c>;
							qcom,ss-power = <0x113>;
							qcom,energy-overhead = <0x11451>;
							qcom,time-overhead = <0xb5>;
						};

						qcom,pm-cpu-level@2 {
							reg = <0x02>;
							qcom,spm-cpu-mode = "pc";
							qcom,psci-cpu-mode = <0x03>;
							qcom,latency-us = <0x144>;
							qcom,ss-power = <0x107>;
							qcom,energy-overhead = <0x340dd>;
							qcom,time-overhead = <0x26d>;
							qcom,is-reset;
						};
					};
				};
			};
		};

		qcom,rpm-stats@200000 {
			compatible = "qcom,rpm-stats";
			reg = <0x200000 0x1000 0x290014 0x04 0x29001c 0x04>;
			reg-names = "phys_addr_base\0offset_addr\0heap_phys_addrbase";
			qcom,sleep-stats-version = <0x02>;
		};

		qcom,rpm-rail-stats@200000 {
			compatible = "qcom,rpm-rail-stats";
			reg = <0x200000 0x100 0x29000c 0x04>;
			reg-names = "phys_addr_base\0offset_addr";
		};

		qcom,rpm-log@200000 {
			compatible = "qcom,rpm-log";
			reg = <0x200000 0x4000 0x290018 0x04>;
			qcom,rpm-addr-phys = <0x200000>;
			qcom,offset-version = <0x04>;
			qcom,offset-page-buffer-addr = <0x24>;
			qcom,offset-log-len = <0x28>;
			qcom,offset-log-len-mask = <0x2c>;
			qcom,offset-page-indices = <0x38>;
		};

		qcom,rpm-master-stats@778150 {
			compatible = "qcom,rpm-master-stats";
			reg = <0x778150 0x5000>;
			qcom,masters = "APSS\0MPSS\0ADSP\0CDSP\0TZ";
			qcom,master-stats-version = <0x02>;
			qcom,master-offset = <0x1000>;
		};

		memory@0x200000 {
			compatible = "qcom,rpm-msg-ram";
			reg = <0x200000 0x1000 0x290000 0x1000>;
			phandle = <0x16c>;
		};

		rpm-memory@0x778000 {
			compatible = "qcom,rpm-code-ram";
			reg = <0x778000 0x5000>;
			phandle = <0x16d>;
		};

		qcom,system-stats {
			compatible = "qcom,system-stats";
			qcom,rpm-msg-ram = <0x16c>;
			qcom,rpm-code-ram = <0x16d>;
			qcom,masters = "APSS\0MPSS\0ADSP\0CDSP\0TZ";
		};

		qcom,mpm@7781b8 {
			compatible = "qcom,mpm-v2";
			reg = <0x7781b8 0x1000 0x17911008 0x04>;
			reg-names = "vmpm\0ipc";
			interrupts = <0x00 0xab 0x01>;
			clocks = <0x26 0x50>;
			clock-names = "xo";
			qcom,num-mpm-irqs = <0x60>;
			qcom,ipc-bit-offset = <0x01>;
			qcom,gic-parent = <0x01>;
			qcom,gic-map = <0x02 0xd8 0x34 0x113 0x3d 0xd1 0x4f 0x17b 0x50 0x17c 0x51 0x17b 0x52 0x17c 0x57 0x166 0x5b 0x207 0xff 0x10 0xff 0x11 0xff 0x12 0xff 0x13 0xff 0x14 0xff 0x15 0xff 0x16 0xff 0x17 0xff 0x18 0xff 0x1c 0xff 0x1d 0xff 0x1e 0xff 0x20 0xff 0x21 0xff 0x22 0xff 0x23 0xff 0x24 0xff 0x27 0xff 0x28 0xff 0x29 0xff 0x2a 0xff 0x2b 0xff 0x2c 0xff 0x2d 0xff 0x2e 0xff 0x2f 0xff 0x30 0xff 0x31 0xff 0x32 0xff 0x33 0xff 0x34 0xff 0x36 0xff 0x37 0xff 0x38 0xff 0x39 0xff 0x3a 0xff 0x3b 0xff 0x3c 0xff 0x3d 0xff 0x3e 0xff 0x3f 0xff 0x40 0xff 0x41 0xff 0x42 0xff 0x43 0xff 0x44 0xff 0x45 0xff 0x46 0xff 0x49 0xff 0x4a 0xff 0x4b 0xff 0x4c 0xff 0x4d 0xff 0x4e 0xff 0x4f 0xff 0x50 0xff 0x51 0xff 0x52 0xff 0x53 0xff 0x54 0xff 0x62 0xff 0x64 0xff 0x65 0xff 0x66 0xff 0x6a 0xff 0x6b 0xff 0x6d 0xff 0x6e 0xff 0x6f 0xff 0x70 0xff 0x73 0xff 0x74 0xff 0x75 0xff 0x77 0xff 0x7a 0xff 0x7b 0xff 0x7c 0xff 0x7d 0xff 0x7f 0xff 0x80 0xff 0x81 0xff 0x82 0xff 0x85 0xff 0x86 0xff 0x87 0xff 0x88 0xff 0x8b 0xff 0x8c 0xff 0x8e 0xff 0x8f 0xff 0x90 0xff 0x91 0xff 0x92 0xff 0x94 0xff 0x95 0xff 0x96 0xff 0x97 0xff 0x98 0xff 0x9b 0xff 0x9c 0xff 0x9d 0xff 0x9e 0xff 0x9f 0xff 0xa0 0xff 0xa3 0xff 0xa4 0xff 0xa5 0xff 0xa6 0xff 0xa9 0xff 0xab 0xff 0xac 0xff 0xad 0xff 0xaf 0xff 0xb0 0xff 0xb8 0xff 0xb9 0xff 0xba 0xff 0xbc 0xff 0xbd 0xff 0xbe 0xff 0xbf 0xff 0xc0 0xff 0xc1 0xff 0xc2 0xff 0xc3 0xff 0xc4 0xff 0xc5 0xff 0xc7 0xff 0xc8 0xff 0xc9 0xff 0xca 0xff 0xcb 0xff 0xcc 0xff 0xcd 0xff 0xce 0xff 0xcf 0xff 0xd0 0xff 0xd2 0xff 0xd4 0xff 0xd5 0xff 0xd6 0xff 0xd7 0xff 0xd9 0xff 0xda 0xff 0xdb 0xff 0xdc 0xff 0xdd 0xff 0xde 0xff 0xdf 0xff 0xe0 0xff 0xe1 0xff 0xe2 0xff 0xe3 0xff 0xe4 0xff 0xe5 0xff 0xe6 0xff 0xe7 0xff 0xe8 0xff 0xe9 0xff 0xea 0xff 0xeb 0xff 0xec 0xff 0xed 0xff 0xee 0xff 0xef 0xff 0xf0 0xff 0xf1 0xff 0xf2 0xff 0xf3 0xff 0xf4 0xff 0xf5 0xff 0xf6 0xff 0xf7 0xff 0xf8 0xff 0xf9 0xff 0xfa 0xff 0xfb 0xff 0xfc 0xff 0xfd 0xff 0xfe 0xff 0xff 0xff 0x100 0xff 0x101 0xff 0x102 0xff 0x105 0xff 0x106 0xff 0x107 0xff 0x108 0xff 0x109 0xff 0x10a 0xff 0x10b 0xff 0x10d 0xff 0x10e 0xff 0x10f 0xff 0x114 0xff 0x115 0xff 0x116 0xff 0x117 0xff 0x118 0xff 0x119 0xff 0x11a 0xff 0x11b 0xff 0x11c 0xff 0x11d 0xff 0x11e 0xff 0x11f 0xff 0x120 0xff 0x121 0xff 0x123 0xff 0x124 0xff 0x125 0xff 0x126 0xff 0x127 0xff 0x128 0xff 0x129 0xff 0x12a 0xff 0x12b 0xff 0x12c 0xff 0x12d 0xff 0x12e 0xff 0x12f 0xff 0x130 0xff 0x131 0xff 0x132 0xff 0x133 0xff 0x134 0xff 0x13c 0xff 0x13d 0xff 0x13e 0xff 0x13f 0xff 0x143 0xff 0x144 0xff 0x145 0xff 0x146 0xff 0x147 0xff 0x148 0xff 0x149 0xff 0x14a 0xff 0x14b 0xff 0x14c 0xff 0x14d 0xff 0x14e 0xff 0x14f 0xff 0x150 0xff 0x151 0xff 0x152 0xff 0x153 0xff 0x154 0xff 0x155 0xff 0x156 0xff 0x159 0xff 0x15a 0xff 0x15b 0xff 0x15c 0xff 0x15e 0xff 0x15f 0xff 0x165 0xff 0x167 0xff 0x168 0xff 0x169 0xff 0x16a 0xff 0x16b 0xff 0x16c 0xff 0x16d 0xff 0x16e 0xff 0x17d 0xff 0x17e 0xff 0x181 0xff 0x182 0xff 0x183 0xff 0x184 0xff 0x185 0xff 0x186 0xff 0x187 0xff 0x188 0xff 0x189 0xff 0x194 0xff 0x195 0xff 0x196 0xff 0x197 0xff 0x198 0xff 0x199 0xff 0x19a 0xff 0x19b 0xff 0x19c 0xff 0x19d 0xff 0x19e 0xff 0x19f 0xff 0x1a0 0xff 0x1a1 0xff 0x1a2 0xff 0x1a3 0xff 0x1a7 0xff 0x1a8 0xff 0x1a9 0xff 0x1aa 0xff 0x1ab 0xff 0x1ac 0xff 0x1ad 0xff 0x1ae 0xff 0x1af 0xff 0x1b0 0xff 0x1b1 0xff 0x1b2 0xff 0x1b3 0xff 0x1b4 0xff 0x1bd 0xff 0x1be 0xff 0x1bf 0xff 0x1c0 0xff 0x1c1 0xff 0x1c2 0xff 0x1c4 0xff 0x1c5 0xff 0x1c6 0xff 0x1c7 0xff 0x1c8 0xff 0x1c9 0xff 0x1ca 0xff 0x1ce 0xff 0x1d0 0xff 0x1d1 0xff 0x1d2 0xff 0x1d4 0xff 0x1d5 0xff 0x1d7 0xff 0x1d8 0xff 0x1da 0xff 0x1db 0xff 0x1dc 0xff 0x1dd 0xff 0x1de 0xff 0x1df 0xff 0x1e0 0xff 0x1e1 0xff 0x1e2 0xff 0x1e3 0xff 0x1e4 0xff 0x1e5 0xff 0x1e6 0xff 0x1e7 0xff 0x1e8 0xff 0x1ea 0xff 0x1eb 0xff 0x1ec 0xff 0x1ee 0xff 0x1ef 0xff 0x1f0 0xff 0x1f1 0xff 0x1f2 0xff 0x1f3 0xff 0x1f4 0xff 0x1f5 0xff 0x1f7 0xff 0x1f8 0xff 0x1f9 0xff 0x1fa 0xff 0x200 0xff 0x201 0xff 0x202 0xff 0x203 0xff 0x204 0xff 0x205 0xff 0x208 0xff 0x220 0xff 0x221 0xff 0x222 0xff 0x223 0xff 0x224 0xff 0x225 0xff 0x226 0xff 0x227 0xff 0x228 0xff 0x229 0xff 0x22a 0xff 0x22c 0xff 0x22d 0xff 0x22e 0xff 0x22f 0xff 0x230 0xff 0x231 0xff 0x232 0xff 0x233 0xff 0x234 0xff 0x235 0xff 0x236 0xff 0x237 0xff 0x238 0xff 0x239 0xff 0x23a 0xff 0x23b 0xff 0x23c 0xff 0x23d 0xff 0x23e 0xff 0x23f 0xff 0x240 0xff 0x241 0xff 0x242 0xff 0x243 0xff 0x244 0xff 0x245 0xff 0x246 0xff 0x247 0xff 0x248>;
			qcom,gpio-parent = <0xe1>;
			qcom,gpio-map = <0x03 0x01 0x04 0x05 0x05 0x09 0x06 0x0a 0x07 0x42 0x08 0x16 0x09 0x19 0x0a 0x1c 0x0b 0x3a 0x0d 0x29 0x0e 0x2b 0x0f 0x28 0x10 0x2a 0x11 0x2e 0x12 0x32 0x13 0x2c 0x15 0x38 0x16 0x2d 0x17 0x44 0x18 0x45 0x19 0x46 0x1a 0x47 0x1b 0x48 0x1c 0x49 0x1d 0x40 0x1e 0x02 0x1f 0x0d 0x20 0x6f 0x21 0x4a 0x22 0x4b 0x23 0x4c 0x24 0x52 0x25 0x11 0x26 0x4d 0x27 0x2f 0x28 0x36 0x29 0x30 0x2a 0x65 0x2b 0x31 0x2c 0x33 0x2d 0x56 0x2e 0x5a 0x2f 0x5b 0x30 0x34 0x32 0x37 0x33 0x06 0x35 0x41 0x37 0x43 0x38 0x53 0x39 0x54 0x3a 0x55 0x3b 0x57 0x3f 0x15 0x40 0x4e 0x41 0x71 0x42 0x3c 0x43 0x62 0x44 0x1e 0x46 0x1f 0x47 0x1d 0x4c 0x6b 0x53 0x6d 0x54 0x67 0x55 0x69>;
		};

		arm,smmu-anoc2@16c0000 {
			compatible = "qcom,smmu-v2";
			reg = <0x16c0000 0x40000>;
			#iommu-cells = <0x01>;
			qcom,register-save;
			qcom,skip-init;
			#global-interrupts = <0x02>;
			interrupts = <0x00 0xe5 0x04 0x00 0xe7 0x04 0x00 0x175 0x04 0x00 0x176 0x08 0x00 0x177 0x08 0x00 0x178 0x08 0x00 0x179 0x08 0x00 0x17a 0x08 0x00 0x1ce 0x04 0x00 0x1cf 0x04 0x00 0x1d0 0x04 0x00 0x1d1 0x04 0x00 0x1d2 0x04 0x00 0x1d3 0x04 0x00 0x161 0x04 0x00 0x162 0x04 0x00 0x163 0x04 0x00 0x164 0x04 0x00 0x165 0x04 0x00 0x166 0x04 0x00 0x167 0x04 0x00 0x168 0x04 0x00 0x1ba 0x04 0x00 0x1bb 0x04 0x00 0x1bc 0x04 0x00 0x1bf 0x04 0x00 0x1d4 0x04 0x00 0x1d5 0x04 0x00 0x1d8 0x04 0x00 0x1d9 0x04 0x00 0x1da 0x04>;
			clocks = <0x26 0x59>;
			clock-names = "smmu_aggr2_noc_clk";
			#clock-cells = <0x01>;
			attach-impl-defs = <0x6000 0x2378 0x6060 0x1055 0x6070 0x0f 0x6074 0x23 0x6078 0x37 0x607c 0x39 0x6080 0x3f 0x6084 0x6f 0x6088 0x74 0x608c 0x92 0x6090 0xb0 0x6094 0xf0 0x6098 0xf0 0x609c 0xf0 0x60f0 0x00 0x60f4 0x01 0x60f8 0x03 0x60fc 0x04 0x6100 0x06 0x6104 0x08 0x6108 0x09 0x610c 0x0b 0x6110 0x0d 0x6114 0x0f 0x6118 0x0f 0x611c 0x0f 0x6170 0x00 0x6174 0x00 0x6178 0x00 0x617c 0x00 0x6180 0x00 0x6184 0x00 0x6188 0x00 0x618c 0x00 0x6190 0x00 0x6194 0x00 0x6198 0x00 0x619c 0x00 0x6270 0x00 0x6274 0x01 0x6278 0x02 0x627c 0x04 0x6280 0x04 0x6284 0x06 0x6288 0x06 0x628c 0x0a 0x6290 0x0c 0x6294 0x0c 0x6298 0x0c 0x629c 0x0c 0x62f0 0x0c 0x62f4 0x12 0x62f8 0x18 0x62fc 0x1a 0x6300 0x1d 0x6304 0x23 0x6308 0x24 0x630c 0x28 0x6310 0x2c 0x6314 0x30 0x6318 0x30 0x631c 0x30 0x6370 0x30 0x6374 0x35 0x6378 0x3a 0x637c 0x3e 0x6380 0x46 0x6384 0x50 0x6388 0x55 0x638c 0x5d 0x6390 0x67 0x6394 0x80 0x6398 0x80 0x639c 0x80 0x678c 0x12 0x6794 0x32 0x67a0 0x00 0x67a4 0xe1 0x67a8 0xf0 0x67b0 0x00 0x67b4 0x0c 0x67b8 0x9c 0x67d0 0x00 0x67dc 0x04 0x67e0 0x08 0x6800 0x06 0x6900 0x3ff 0x6b48 0x330330 0x6b4c 0x81 0x6b50 0x1313 0x6b64 0x121155 0x6b68 0xcaa84920 0x6b70 0xc0c0000 0x6b74 0x8080000 0x6b78 0x8080000 0x6b80 0x20002000 0x6b84 0x20002000 0x6c00 0x05 0x6c04 0x00 0x6c08 0x05 0x6c0c 0x00 0x6c10 0x05 0x6c14 0x00 0x6c18 0x05 0x6c1c 0x00 0x6c20 0x05 0x6c24 0x00 0x6c28 0x00 0x6c2c 0x00 0x6c30 0x00 0x6c34 0x00 0x6c38 0x00 0x6c3c 0x00 0x6c40 0x00 0x6c44 0x00 0x6c48 0x00 0x6c4c 0x00 0x6c50 0x00 0x6c54 0x00 0x6c58 0x00 0x6c5c 0x00 0x6c60 0x00 0x6c64 0x00 0x6c68 0x00 0x6c6c 0x00 0x6c70 0x00 0x6c74 0x00 0x6c78 0x00 0x6c7c 0x00 0x6c80 0x00 0x6c84 0x00 0x6c88 0x00 0x6c8c 0x00 0x6c90 0x00 0x6c94 0x00 0x6c98 0x00 0x6c9c 0x00 0x6ca0 0x00 0x6ca4 0x00 0x6ca8 0x00 0x6cac 0x00 0x6cb0 0x00 0x6cb4 0x00 0x6cb8 0x00 0x6cbc 0x00 0x6cc0 0x00 0x6cc4 0x00 0x6cc8 0x00 0x6ccc 0x00 0x6cd0 0x00 0x6cd4 0x00 0x6cd8 0x00 0x6cdc 0x00 0x6ce0 0x00 0x6ce4 0x00 0x6ce8 0x00 0x6cec 0x00 0x6cf0 0x00 0x6cf4 0x00 0x6cf8 0x00 0x6cfc 0x00 0x6d00 0x03 0x6d04 0x04 0x6d08 0x04 0x6d0c 0x00 0x6d10 0x08 0x6d14 0x08 0x6d18 0x03 0x6d1c 0x02 0x6d20 0x04 0x6d24 0x00 0x6d28 0x04 0x6d2c 0x00 0x6d30 0x07 0x6d34 0x00 0x6d38 0x06 0x6d3c 0x00 0x6d40 0x00 0x6d44 0x01 0x6d48 0x04 0x6d4c 0x00 0x6d50 0x04 0x6d54 0x00 0x6d58 0x04 0x6d5c 0x00 0x6d60 0x00 0x6d64 0x00 0x6d68 0x00 0x6d6c 0x00 0x6d70 0x00 0x6d74 0x00 0x6d78 0x00 0x6d7c 0x00 0x6d80 0x00 0x6d84 0x00 0x6d88 0x00 0x6d8c 0x00 0x6d90 0x00 0x6d94 0x00 0x6d98 0x00 0x6d9c 0x00 0x6da0 0x00 0x6da4 0x00 0x6da8 0x00 0x6dac 0x00 0x6db0 0x00 0x6db4 0x00 0x6db8 0x00 0x6dbc 0x00 0x6dc0 0x00 0x6dc4 0x00 0x6dc8 0x00 0x6dcc 0x00 0x6dd0 0x00 0x6dd4 0x00 0x6dd8 0x00 0x6ddc 0x00 0x6de0 0x00 0x6de4 0x00 0x6de8 0x00 0x6dec 0x00 0x6df0 0x00 0x6df4 0x00 0x6df8 0x00 0x6dfc 0x00>;
			phandle = <0xe2>;
		};

		arm,smmu-lpass_q6@5100000 {
			compatible = "qcom,smmu-v2";
			reg = <0x5100000 0x40000>;
			#iommu-cells = <0x01>;
			qcom,register-save;
			qcom,skip-init;
			#global-interrupts = <0x02>;
			interrupts = <0x00 0xe5 0x04 0x00 0xe7 0x04 0x00 0xe2 0x04 0x00 0x189 0x04 0x00 0x18a 0x04 0x00 0x18b 0x04 0x00 0x18c 0x04 0x00 0x18d 0x04 0x00 0x18e 0x04 0x00 0x18f 0x04 0x00 0x190 0x04 0x00 0x191 0x04 0x00 0x192 0x04 0x00 0x193 0x04 0x00 0x89 0x04 0x00 0xe0 0x04 0x00 0xe1 0x04 0x00 0x136 0x04 0x00 0x194 0x04>;
			vdd-supply = <0x16e>;
			clocks = <0xa1 0x9f>;
			clock-names = "lpass_q6_smmu_clk";
			#clock-cells = <0x01>;
			attach-impl-defs = <0x6000 0x2378 0x6060 0x1055 0x6070 0xe0 0x6074 0xe0 0x6078 0xe0 0x607c 0xe0 0x60f0 0xc0 0x60f4 0xc8 0x60f8 0xd0 0x60fc 0xd8 0x6170 0x00 0x6174 0x30 0x6178 0x60 0x617c 0x90 0x6270 0x00 0x6274 0x02 0x6278 0x04 0x627c 0x06 0x62f0 0x08 0x62f4 0x0e 0x62f8 0x14 0x62fc 0x1a 0x6370 0x20 0x6374 0x40 0x6378 0x60 0x637c 0x80 0x6784 0x00 0x678c 0x10 0x67a0 0x00 0x67a4 0x00 0x67a8 0x20 0x67b0 0x00 0x67b4 0x08 0x67b8 0xc8 0x67d0 0x04 0x67dc 0x08 0x67e0 0x08 0x6800 0x06 0x6900 0x3ff 0x6924 0x202 0x6928 0x10a00 0x6930 0x500 0x6960 0xffffffff 0x6b64 0x121151 0x6b68 0xea800080 0x6c00 0x00 0x6c04 0x00 0x6c08 0x00 0x6c0c 0x00 0x6c10 0x01 0x6c14 0x01 0x6c18 0x01 0x6c1c 0x01 0x6c20 0x02 0x6c24 0x02 0x6c28 0x02 0x6c2c 0x02 0x6c30 0x03 0x6c34 0x03 0x6c38 0x03 0x6c3c 0x03>;
			phandle = <0xe4>;
		};

		arm,smmu-mmss@cd00000 {
			compatible = "qcom,smmu-v2";
			reg = <0xcd00000 0x40000>;
			#iommu-cells = <0x01>;
			qcom,register-save;
			qcom,no-smr-check;
			qcom,skip-init;
			#global-interrupts = <0x02>;
			interrupts = <0x00 0xe5 0x04 0x00 0xe7 0x04 0x00 0x107 0x04 0x00 0x10a 0x04 0x00 0x10b 0x04 0x00 0x10c 0x04 0x00 0xf4 0x04 0x00 0xf5 0x04 0x00 0xf7 0x04 0x00 0xf8 0x04 0x00 0xf9 0x04 0x00 0xfa 0x04 0x00 0xfb 0x04 0x00 0xfc 0x04 0x00 0xfd 0x04 0x00 0xfe 0x04 0x00 0xff 0x04 0x00 0x100 0x04 0x00 0x104 0x04 0x00 0x105 0x04 0x00 0x106 0x04 0x00 0x110 0x04 0x00 0x111 0x04 0x00 0x112 0x04 0x00 0x113 0x04 0x00 0x114 0x04>;
			vdd-supply = <0x160>;
			clocks = <0x74 0xa9 0x26 0x3c 0x74 0x57 0x74 0x58>;
			clock-names = "mmss_mnoc_ahb_clk\0mmssnoc_axi_clk\0mmss_bimc_smmu_ahb_clk\0mmss_bimc_smmu_axi_clk";
			#clock-cells = <0x01>;
			qcom,bus-master-id = <0x272b>;
			attach-impl-defs = <0x6000 0x2378 0x6060 0x1055 0x678c 0x28 0x6794 0xe0 0x6800 0x06 0x6900 0x3ff 0x6924 0x204 0x6928 0x11002 0x6930 0x800 0x6960 0xffffffff 0x6964 0xffffffff 0x6968 0xffffffff 0x696c 0xffffffff 0x6b48 0x330330 0x6b4c 0x81 0x6b50 0x3333 0x6b54 0x3333 0x6b64 0x1a5555 0x6b68 0xbaaa892a 0x6b70 0x10100202 0x6b74 0x10100202 0x6b78 0x10100000 0x6b80 0x20042004 0x6b84 0x20042004>;
			phandle = <0x170>;
		};

		arm,smmu-kgsl@5040000 {
			compatible = "qcom,smmu-v2";
			reg = <0x5040000 0x10000>;
			#iommu-cells = <0x01>;
			qcom,dynamic;
			qcom,register-save;
			qcom,skip-init;
			#global-interrupts = <0x02>;
			interrupts = <0x00 0xe5 0x04 0x00 0xe7 0x04 0x00 0x149 0x04 0x00 0x14a 0x04 0x00 0x14b 0x04 0x00 0x14c 0x04 0x00 0x74 0x04 0x00 0x75 0x04 0x00 0x15d 0x04 0x00 0x15e 0x04>;
			qcom,deferred-regulator-disable-delay = <0x50>;
			vdd-supply = <0x168>;
			clocks = <0xa1 0x42 0xa1 0x20 0xa1 0x40>;
			clock-names = "gcc_gpu_cfg_ahb_clk\0gcc_bimc_gfx_clk\0gcc_gpu_bimc_gfx_clk";
			#clock-cells = <0x01>;
			attach-impl-defs = <0x6000 0x2378 0x6060 0x1055 0x678c 0x08 0x6794 0x28 0x6800 0x06 0x6900 0x3ff 0x6924 0x204 0x6928 0x11000 0x6930 0x800 0x6960 0xffffffff 0x6b64 0x1a5551 0x6b68 0x9a82a382>;
			phandle = <0x16b>;
		};

		arm,smmu-turing_q6@5180000 {
			compatible = "qcom,smmu-v2";
			reg = <0x5180000 0x40000>;
			#iommu-cells = <0x01>;
			qcom,register-save;
			qcom,skip-init;
			#global-interrupts = <0x02>;
			interrupts = <0x00 0xe5 0x04 0x00 0xe7 0x04 0x00 0x215 0x04 0x00 0x216 0x04 0x00 0x217 0x04 0x00 0x218 0x04 0x00 0x219 0x04 0x00 0x21a 0x04 0x00 0x21b 0x04 0x00 0x21c 0x04 0x00 0x21d 0x04 0x00 0x21e 0x04 0x00 0x21f 0x04 0x00 0x220 0x04 0x00 0x221 0x04 0x00 0x222 0x04 0x00 0x223 0x04 0x00 0x224 0x04 0x00 0x225 0x04>;
			vdd-supply = <0x16f>;
			clocks = <0xa1 0xb7>;
			clock-names = "turing_q6_smmu_clk";
			#clock-cells = <0x01>;
			attach-impl-defs = <0x6000 0x2378 0x6060 0x1055 0x6070 0xe0 0x6074 0xe0 0x6078 0xe0 0x607c 0xe0 0x60f0 0xc0 0x60f4 0xc8 0x60f8 0xd0 0x60fc 0xd8 0x6170 0x00 0x6174 0x30 0x6178 0x60 0x617c 0x90 0x6270 0x00 0x6274 0x02 0x6278 0x04 0x627c 0x06 0x62f0 0x08 0x62f4 0x0e 0x62f8 0x14 0x62fc 0x1a 0x6370 0x20 0x6374 0x40 0x6378 0x60 0x637c 0x80 0x6784 0x00 0x678c 0x10 0x67a0 0x00 0x67a4 0x00 0x67a8 0x20 0x67b0 0x00 0x67b4 0x08 0x67b8 0xc8 0x67d0 0x04 0x67dc 0x08 0x67e0 0x08 0x6800 0x06 0x6900 0x3ff 0x6924 0x202 0x6928 0x10a00 0x6930 0x500 0x6960 0xffffffff 0x6b64 0x121151 0x6b68 0xea800080 0x6c00 0x00 0x6c04 0x00 0x6c08 0x00 0x6c0c 0x00 0x6c10 0x01 0x6c14 0x01 0x6c18 0x01 0x6c1c 0x01 0x6c20 0x02 0x6c24 0x02 0x6c28 0x02 0x6c2c 0x02 0x6c30 0x03 0x6c34 0x03 0x6c38 0x03 0x6c3c 0x03>;
			phandle = <0xe5>;
		};

		iommu_test_device {
			compatible = "iommu-debug-test";
			iommus = <0x170 0x2a>;
		};

		ufsice@1db0000 {
			compatible = "qcom,ice";
			reg = <0x1db0000 0x8000>;
			qcom,enable-ice-clk;
			clock-names = "ufs_core_clk\0bus_clk\0iface_clk\0ice_core_clk";
			clocks = <0xa1 0x60 0xa1 0x61 0xa1 0x5f 0xa1 0x62>;
			qcom,op-freq-hz = <0x00 0x00 0x00 0x11e1a300>;
			vdd-hba-supply = <0x105>;
			qcom,msm-bus,name = "ufs_ice_noc";
			qcom,msm-bus,num-cases = <0x02>;
			qcom,msm-bus,num-paths = <0x01>;
			qcom,msm-bus,vectors-KBps = <0x01 0x28a 0x00 0x00 0x01 0x28a 0x3e8 0x00>;
			qcom,bus-vector-names = "MIN\0MAX";
			qcom,instance-type = "ufs";
			phandle = <0x102>;
		};

		sdcc1ice@c0c8000 {
			compatible = "qcom,ice";
			reg = <0xc0c8000 0x8000>;
			qcom,enable-ice-clk;
			clock-names = "ice_core_clk_src\0ice_core_clk\0bus_clk\0iface_clk";
			clocks = <0xa1 0xa7 0xa1 0x5c 0xa1 0x5b 0xa1 0x5a>;
			qcom,op-freq-hz = <0x11e1a300 0x00 0x00 0x00>;
			qcom,msm-bus,name = "sdcc_ice_noc";
			qcom,msm-bus,num-cases = <0x02>;
			qcom,msm-bus,num-paths = <0x01>;
			qcom,msm-bus,vectors-KBps = <0x4e 0x200 0x00 0x00 0x4e 0x200 0x3e8 0x00>;
			qcom,bus-vector-names = "MIN\0MAX";
			qcom,instance-type = "sdcc";
			phandle = <0xcd>;
		};

		ssusb@a800000 {
			compatible = "qcom,dwc-usb3-msm";
			reg = <0xa800000 0xfc100 0xc016000 0x400>;
			reg-names = "core_base\0ahb2phy_base";
			#address-cells = <0x01>;
			#size-cells = <0x01>;
			ranges;
			interrupts = <0x00 0x15b 0x00 0x00 0xf3 0x00 0x00 0xb4 0x00>;
			interrupt-names = "hs_phy_irq\0ss_phy_irq\0pwr_event_irq";
			USB3_GDSC-supply = <0x171>;
			qcom,usb-dbm = <0x172>;
			qcom,msm-bus,name = "usb3";
			qcom,msm-bus,num-cases = <0x02>;
			qcom,msm-bus,num-paths = <0x01>;
			qcom,msm-bus,vectors-KBps = <0x3d 0x200 0x00 0x00 0x3d 0x200 0x3a980 0xc3500>;
			qcom,dwc-usb3-msm-tx-fifo-size = <0x5328>;
			extcon = <0x173>;
			qcom,pm-qos-latency = <0x29>;
			clocks = <0xa1 0x6b 0xa1 0x3b 0xa1 0x1f 0x26 0x5a 0xa1 0x6c 0xa1 0x6d 0xa1 0x71 0x26 0x4f>;
			clock-names = "core_clk\0iface_clk\0bus_aggr_clk\0noc_aggr_clk\0utmi_clk\0sleep_clk\0cfg_ahb_clk\0xo";
			qcom,core-clk-rate = <0x7f27450>;
			qcom,core-clk-rate-hs = <0x3f940ab>;
			resets = <0xa1 0x07>;
			reset-names = "core_reset";
			phandle = <0x35b>;

			dwc3@a800000 {
				compatible = "snps,dwc3";
				reg = <0xa800000 0xc8d0>;
				interrupt-parent = <0x01>;
				interrupts = <0x00 0x83 0x00>;
				usb-phy = <0x7c 0x174>;
				tx-fifo-resize;
				snps,usb3-u1u2-disable;
				snps,nominal-elastic-buffer;
				snps,disable-clk-gating;
				snps,has-lpm-erratum;
				snps,is-utmi-l1-suspend;
				maximum-speed = "high-speed";
				snps,hird-threshold = [00];
			};

			qcom,usbbam@a904000 {
				compatible = "qcom,usb-bam-msm";
				reg = <0xa904000 0x17000>;
				interrupt-parent = <0x01>;
				interrupts = <0x00 0x84 0x00>;
				qcom,bam-type = <0x00>;
				qcom,usb-bam-fifo-baseaddr = <0x146bb000>;
				qcom,usb-bam-num-pipes = <0x08>;
				qcom,ignore-core-reset-ack;
				qcom,disable-clk-gating;
				qcom,usb-bam-override-threshold = <0x4001>;
				qcom,usb-bam-max-mbps-highspeed = <0x190>;
				qcom,usb-bam-max-mbps-superspeed = <0xe10>;
				qcom,reset-bam-on-connect;

				qcom,pipe0 {
					label = "ssusb-ipa-out-0";
					qcom,usb-bam-mem-type = <0x01>;
					qcom,dir = <0x00>;
					qcom,pipe-num = <0x00>;
					qcom,peer-bam = <0x01>;
					qcom,src-bam-pipe-index = <0x01>;
					qcom,data-fifo-size = <0x8000>;
					qcom,descriptor-fifo-size = <0x2000>;
				};

				qcom,pipe1 {
					label = "ssusb-ipa-in-0";
					qcom,usb-bam-mem-type = <0x01>;
					qcom,dir = <0x01>;
					qcom,pipe-num = <0x00>;
					qcom,peer-bam = <0x01>;
					qcom,dst-bam-pipe-index = <0x00>;
					qcom,data-fifo-size = <0x8000>;
					qcom,descriptor-fifo-size = <0x2000>;
				};

				qcom,pipe2 {
					label = "ssusb-qdss-in-0";
					qcom,usb-bam-mem-type = <0x02>;
					qcom,dir = <0x01>;
					qcom,pipe-num = <0x00>;
					qcom,peer-bam = <0x00>;
					qcom,peer-bam-physical-address = <0x6064000>;
					qcom,src-bam-pipe-index = <0x00>;
					qcom,dst-bam-pipe-index = <0x03>;
					qcom,data-fifo-offset = <0x00>;
					qcom,data-fifo-size = <0x1800>;
					qcom,descriptor-fifo-offset = <0x1800>;
					qcom,descriptor-fifo-size = <0x800>;
				};

				qcom,pipe3 {
					label = "ssusb-dpl-ipa-in-1";
					qcom,usb-bam-mem-type = <0x01>;
					qcom,dir = <0x01>;
					qcom,pipe-num = <0x01>;
					qcom,peer-bam = <0x01>;
					qcom,dst-bam-pipe-index = <0x02>;
					qcom,data-fifo-size = <0x8000>;
					qcom,descriptor-fifo-size = <0x2000>;
				};
			};
		};

		qusb@c012000 {
			compatible = "qcom,qusb2phy";
			reg = <0xc012000 0x180 0x1fcb24c 0x04 0x780240 0x04 0x188018 0x04>;
			reg-names = "qusb_phy_base\0tcsr_clamp_dig_n_1p8\0tune2_efuse_addr\0ref_clk_addr";
			vdd-supply = <0x100>;
			vdda18-supply = <0xc3>;
			vdda33-supply = <0x7d>;
			qcom,vdd-voltage-level = <0x00 0xe1d48 0xe1d48>;
			qcom,tune2-efuse-bit-pos = <0x19>;
			qcom,tune2-efuse-num-bits = <0x04>;
			qcom,qusb-phy-init-seq = <0xf8 0x80 0xb3 0x84 0x83 0x88 0xc0 0x8c 0x30 0x08 0x79 0x0c 0x21 0x10 0x14 0x9c 0x9f 0x1c 0x00 0x18>;
			phy_type = "utmi";
			qcom,phy-clk-scheme = "cml";
			qcom,major-rev = <0x01>;
			clocks = <0x26 0x2e 0xa1 0x57 0xa1 0x71>;
			clock-names = "ref_clk_src\0ref_clk\0cfg_ahb_clk";
			resets = <0xa1 0x00>;
			reset-names = "phy_reset";
			phandle = <0x7c>;
		};

		ssphy@c010000 {
			compatible = "qcom,usb-ssphy-qmp-v2";
			reg = <0xc010000 0xe18 0x1fcb244 0x04 0x1fcb248 0x04>;
			reg-names = "qmp_phy_base\0vls_clamp_reg\0tcsr_usb3_dp_phymode";
			vdd-supply = <0x100>;
			core-supply = <0xc3>;
			qcom,vdd-voltage-level = <0x00 0xe1d48 0xe1d48>;
			qcom,core-voltage-level = <0x00 0x1b7740 0x1b7740>;
			qcom,vbus-valid-override;
			qcom,qmp-phy-init-seq = <0xac 0x14 0x00 0x34 0x08 0x00 0x174 0x30 0x00 0x3c 0x06 0x00 0xb4 0x00 0x00 0xb8 0x08 0x00 0x70 0x0f 0x00 0x19c 0x01 0x00 0x178 0x00 0x00 0xd0 0x82 0x00 0xdc 0x55 0x00 0xe0 0x55 0x00 0xe4 0x03 0x00 0x78 0x0b 0x00 0x84 0x16 0x00 0x90 0x28 0x00 0x108 0x80 0x00 0x10c 0x00 0x00 0x184 0x0a 0x00 0x4c 0x15 0x00 0x50 0x34 0x00 0x54 0x00 0x00 0xc8 0x00 0x00 0x18c 0x00 0x00 0xcc 0x00 0x00 0x128 0x00 0x00 0x0c 0x0a 0x00 0x10 0x01 0x00 0x1c 0x31 0x00 0x20 0x01 0x00 0x14 0x00 0x00 0x18 0x00 0x00 0x24 0xde 0x00 0x28 0x07 0x00 0x48 0x0f 0x00 0x194 0x06 0x00 0x100 0x80 0x00 0xa8 0x01 0x00 0x430 0x0b 0x00 0x830 0x0b 0x00 0x444 0x00 0x00 0x844 0x00 0x00 0x43c 0x00 0x00 0x83c 0x00 0x00 0x440 0x00 0x00 0x840 0x00 0x00 0x408 0x0a 0x00 0x808 0x0a 0x00 0x414 0x06 0x00 0x814 0x06 0x00 0x434 0x75 0x00 0x834 0x75 0x00 0x4d4 0x02 0x00 0x8d4 0x02 0x00 0x4d8 0x4e 0x00 0x8d8 0x4e 0x00 0x4dc 0x18 0x00 0x8dc 0x18 0x00 0x4f8 0x77 0x00 0x8f8 0x77 0x00 0x4fc 0x80 0x00 0x8fc 0x80 0x00 0x4c0 0x0a 0x00 0x8c0 0x0a 0x00 0x504 0x03 0x00 0x904 0x03 0x00 0x50c 0x16 0x00 0x90c 0x16 0x00 0x500 0x00 0x00 0x900 0x00 0x00 0x564 0x00 0x00 0x964 0x00 0x00 0x260 0x10 0x00 0x660 0x10 0x00 0x2a4 0x12 0x00 0x6a4 0x12 0x00 0x28c 0xc6 0x00 0x68c 0xc6 0x00 0x244 0x00 0x00 0x644 0x00 0x00 0x248 0x00 0x00 0x648 0x00 0x00 0xc0c 0x9f 0x00 0xc24 0x17 0x00 0xc28 0x0f 0x00 0xcc8 0x83 0x00 0xcc4 0x02 0x00 0xccc 0x09 0x00 0xcd0 0xa2 0x00 0xcd4 0x85 0x00 0xc80 0xd1 0x00 0xc84 0x1f 0x00 0xc88 0x47 0x00 0xcb8 0x75 0x00 0xcbc 0x13 0x00 0xcb0 0x86 0x00 0xca0 0x04 0x00 0xc8c 0x44 0x00 0xc70 0xe7 0x00 0xc74 0x03 0x00 0xc78 0x40 0x00 0xc7c 0x00 0x00 0xdd8 0x88 0x00 0xffffffff 0xffffffff 0x00>;
			qcom,qmp-phy-reg-offset = <0xd74 0xcd8 0xcdc 0xc04 0xc00 0xc08 0xa00>;
			clocks = <0xa1 0x6f 0xa1 0x70 0xa1 0x71 0x26 0x2e 0xa1 0x6e>;
			clock-names = "aux_clk\0pipe_clk\0cfg_ahb_clk\0ref_clk_src\0ref_clk";
			resets = <0xa1 0x04 0xa1 0x05>;
			reset-names = "phy_reset\0phy_phy_reset";
			phandle = <0x174>;
		};

		usb_audio_qmi_dev {
			compatible = "qcom,usb-audio-qmi-dev";
			iommus = <0xe4 0x06>;
			qcom,usb-audio-stream-id = <0x06>;
			qcom,usb-audio-intr-num = <0x02>;
		};

		dbm@a8f8000 {
			compatible = "qcom,usb-dbm-1p5";
			reg = <0xa8f8000 0x300>;
			qcom,reset-ep-after-lpm-resume;
			phandle = <0x172>;
		};

		hsusb@c200000 {
			compatible = "qcom,dwc-usb3-msm";
			reg = <0xc200000 0xfc000 0xc016000 0x400>;
			reg-names = "core_base\0ahb2phy_base";
			#address-cells = <0x01>;
			#size-cells = <0x01>;
			ranges;
			interrupts = <0x00 0x15c 0x00 0x00 0x90 0x00>;
			interrupt-names = "hs_phy_irq\0pwr_event_irq";
			qcom,msm-bus,name = "usb-hs";
			qcom,msm-bus,num-cases = <0x02>;
			qcom,msm-bus,num-paths = <0x01>;
			qcom,msm-bus,vectors-KBps = <0x57 0x200 0x00 0x00 0x57 0x200 0xea60 0xc3500>;
			qcom,pm-qos-latency = <0x34>;
			clocks = <0xa1 0x68 0xa1 0x3a 0xa1 0x69 0xa1 0x6a 0x26 0x4f 0xa1 0x71>;
			clock-names = "core_clk\0iface_clk\0utmi_clk\0sleep_clk\0xo\0cfg_ahb_clk";
			qcom,core-clk-rate = <0x3938700>;
			resets = <0xa1 0x06>;
			reset-names = "core_reset";
			status = "disabled";
			phandle = <0x35c>;

			dwc3@c200000 {
				compatible = "snps,dwc3";
				reg = <0xc200000 0xc8d0>;
				interrupt-parent = <0x01>;
				interrupts = <0x00 0x8f 0x00>;
				usb-phy = <0x175 0x176>;
				maximum-speed = "high-speed";
				snps,nominal-elastic-buffer;
				snps,is-utmi-l1-suspend;
				snps,hird-threshold = [00];
				dr_mode = "host";
			};
		};

		qusb@c014000 {
			compatible = "qcom,qusb2phy";
			reg = <0xc014000 0x180 0x188014 0x04>;
			reg-names = "qusb_phy_base\0ref_clk_addr";
			vdd-supply = <0x100>;
			vdda18-supply = <0xc3>;
			vdda33-supply = <0x7d>;
			qcom,vdd-voltage-level = <0x00 0xe1d48 0xe1d48>;
			qcom,qusb-phy-init-seq = <0xf8 0x80 0xb3 0x84 0x83 0x88 0xc0 0x8c 0x30 0x08 0x79 0x0c 0x21 0x10 0x14 0x9c 0x9f 0x1c 0x00 0x18>;
			phy_type = "utmi";
			qcom,phy-clk-scheme = "cml";
			qcom,major-rev = <0x01>;
			qcom,hold-reset;
			clocks = <0xa1 0x71 0xa1 0x58 0x26 0x2e>;
			clock-names = "cfg_ahb_clk\0ref_clk\0ref_clk_src";
			resets = <0xa1 0x01>;
			reset-names = "phy_reset";
			phandle = <0x175>;
		};

		usb_nop_phy {
			compatible = "usb-nop-xceiv";
			phandle = <0x176>;
		};

		pinctrl@03000000 {
			compatible = "qcom,sdm660-pinctrl";
			reg = <0x3000000 0xc00000>;
			interrupts = <0x00 0xd0 0x00>;
			gpio-controller;
			#gpio-cells = <0x02>;
			interrupt-controller;
			#interrupt-cells = <0x02>;
			phandle = <0xe1>;

			uart_console_active {
				phandle = <0xa2>;

				mux {
					pins = "gpio4\0gpio5";
					function = "blsp_uart2";
				};

				config {
					pins = "gpio4\0gpio5";
					drive-strength = <0x02>;
					bias-disable;
				};
			};

			led_enable {
				phandle = <0x35d>;

				mux {
					pins = "gpio40";
					function = "gpio";
				};

				config {
					pins = "gpio40";
					drive_strength = <0x02>;
					output-high;
					bias-disable;
				};
			};

			led_disable {
				phandle = <0x35e>;

				mux {
					pins = "gpio40";
					function = "gpio";
				};

				config {
					pins = "gpio40";
					drive_strength = <0x02>;
					output-low;
					bias-disable;
				};
			};

			trigout_a {
				phandle = <0x4e>;

				mux {
					pins = "gpio49";
					function = "qdss_cti0_a";
				};

				config {
					pins = "gpio49";
					drive-strength = <0x10>;
					bias-disable;
					output-low;
				};
			};

			ufs_dev_reset_assert {
				phandle = <0x103>;

				config {
					pins = "ufs_reset";
					bias-pull-down;
					drive-strength = <0x08>;
					output-low;
				};
			};

			ufs_dev_reset_deassert {
				phandle = <0x104>;

				config {
					pins = "ufs_reset";
					bias-pull-down;
					drive-strength = <0x08>;
					output-high;
				};
			};

			sdc1_clk_on {
				phandle = <0xd0>;

				config {
					pins = "sdc1_clk";
					bias-disable;
					drive-strength = <0x10>;
				};
			};

			sdc1_clk_off {
				phandle = <0xd4>;

				config {
					pins = "sdc1_clk";
					bias-disable;
					drive-strength = <0x02>;
				};
			};

			sdc1_cmd_on {
				phandle = <0xd1>;

				config {
					pins = "sdc1_cmd";
					bias-pull-up;
					drive-strength = <0x0a>;
				};
			};

			sdc1_cmd_off {
				phandle = <0xd5>;

				config {
					pins = "sdc1_cmd";
					num-grp-pins = <0x01>;
					bias-pull-up;
					drive-strength = <0x02>;
				};
			};

			sdc1_data_on {
				phandle = <0xd2>;

				config {
					pins = "sdc1_data";
					bias-pull-up;
					drive-strength = <0x0a>;
				};
			};

			sdc1_data_off {
				phandle = <0xd6>;

				config {
					pins = "sdc1_data";
					bias-pull-up;
					drive-strength = <0x02>;
				};
			};

			sdc1_rclk_on {
				phandle = <0xd3>;

				config {
					pins = "sdc1_rclk";
					bias-pull-down;
				};
			};

			sdc1_rclk_off {
				phandle = <0xd7>;

				config {
					pins = "sdc1_rclk";
					bias-pull-down;
				};
			};

			sdc2_clk_on {
				phandle = <0xd8>;

				config {
					pins = "sdc2_clk";
					drive-strength = <0x10>;
					bias-disable;
				};
			};

			sdc2_clk_off {
				phandle = <0xdc>;

				config {
					pins = "sdc2_clk";
					bias-disable;
					drive-strength = <0x02>;
				};
			};

			sdc2_cmd_on {
				phandle = <0xd9>;

				config {
					pins = "sdc2_cmd";
					bias-pull-up;
					drive-strength = <0x0a>;
				};
			};

			sdc2_cmd_off {
				phandle = <0xdd>;

				config {
					pins = "sdc2_cmd";
					bias-pull-up;
					drive-strength = <0x02>;
				};
			};

			sdc2_data_on {
				phandle = <0xda>;

				config {
					pins = "sdc2_data";
					bias-pull-up;
					drive-strength = <0x0a>;
				};
			};

			sdc2_data_off {
				phandle = <0xde>;

				config {
					pins = "sdc2_data";
					bias-pull-up;
					drive-strength = <0x02>;
				};
			};

			cd_on {
				phandle = <0xdb>;

				mux {
					pins = "gpio54";
					function = "gpio";
				};

				config {
					pins = "gpio54";
					drive-strength = <0x02>;
					bias-pull-up;
				};
			};

			cd_off {
				phandle = <0xdf>;

				mux {
					pins = "gpio54";
					function = "gpio";
				};

				config {
					pins = "gpio54";
					drive-strength = <0x02>;
					bias-disable;
				};
			};

			i2c_1 {

				i2c_1_active {
					phandle = <0x178>;

					mux {
						pins = "gpio2\0gpio3";
						function = "blsp_i2c1";
					};

					config {
						pins = "gpio2\0gpio3";
						drive-strength = <0x02>;
						bias-disable;
					};
				};

				i2c_1_sleep {
					phandle = <0x179>;

					mux {
						pins = "gpio2\0gpio3";
						function = "blsp_i2c1";
					};

					config {
						pins = "gpio2\0gpio3";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				i2c_1_bitbang {
					phandle = <0x17a>;

					mux {
						pins = "gpio2\0gpio3";
						function = "gpio";
					};

					config {
						pins = "gpio2\0gpio3";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};
			};

			i2c_2 {

				i2c_2_active {
					phandle = <0x17b>;

					mux {
						pins = "gpio6\0gpio7";
						function = "blsp_i2c2";
					};

					config {
						pins = "gpio6\0gpio7";
						drive-strength = <0x02>;
						bias-disable;
					};
				};

				i2c_2_sleep {
					phandle = <0x17c>;

					mux {
						pins = "gpio6\0gpio7";
						function = "blsp_i2c2";
					};

					config {
						pins = "gpio6\0gpio7";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				i2c_2_bitbang {
					phandle = <0x17d>;

					mux {
						pins = "gpio6\0gpio7";
						function = "gpio";
					};

					config {
						pins = "gpio6\0gpio7";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};
			};

			i2c_3 {

				i2c_3_active {
					phandle = <0x17e>;

					mux {
						pins = "gpio10\0gpio11";
						function = "blsp_i2c3";
					};

					config {
						pins = "gpio10\0gpio11";
						drive-strength = <0x02>;
						bias-disable;
					};
				};

				i2c_3_sleep {
					phandle = <0x17f>;

					mux {
						pins = "gpio10\0gpio11";
						function = "blsp_i2c3";
					};

					config {
						pins = "gpio10\0gpio11";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				i2c_3_bitbang {
					phandle = <0x180>;

					mux {
						pins = "gpio10\0gpio11";
						function = "gpio";
					};

					config {
						pins = "gpio10\0gpio11";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};
			};

			i2c_4 {

				i2c_4_active {
					phandle = <0x181>;

					mux {
						pins = "gpio14\0gpio15";
						function = "blsp_i2c4";
					};

					config {
						pins = "gpio14\0gpio15";
						drive-strength = <0x02>;
						bias-disable;
					};
				};

				i2c_4_sleep {
					phandle = <0x182>;

					mux {
						pins = "gpio14\0gpio15";
						function = "blsp_i2c4";
					};

					config {
						pins = "gpio14\0gpio15";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				i2c_4_bitbang {
					phandle = <0x183>;

					mux {
						pins = "gpio14\0gpio15";
						function = "gpio";
					};

					config {
						pins = "gpio14\0gpio15";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};
			};

			i2c_5 {

				i2c_5_active {
					phandle = <0x185>;

					mux {
						pins = "gpio18\0gpio19";
						function = "blsp_i2c5";
					};

					config {
						pins = "gpio18\0gpio19";
						drive-strength = <0x02>;
						bias-disable;
					};
				};

				i2c_5_sleep {
					phandle = <0x186>;

					mux {
						pins = "gpio18\0gpio19";
						function = "blsp_i2c5";
					};

					config {
						pins = "gpio18\0gpio19";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				i2c_5_bitbang {
					phandle = <0x187>;

					mux {
						pins = "gpio18\0gpio19";
						function = "gpio";
					};

					config {
						pins = "gpio18\0gpio19";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};
			};

			i2c_6 {

				i2c_6_active {
					phandle = <0x188>;

					mux {
						pins = "gpio22\0gpio23";
						function = "blsp_i2c6";
					};

					config {
						pins = "gpio22\0gpio23";
						drive-strength = <0x02>;
						bias-disable;
					};
				};

				i2c_6_sleep {
					phandle = <0x189>;

					mux {
						pins = "gpio22\0gpio23";
						function = "blsp_i2c6";
					};

					config {
						pins = "gpio22\0gpio23";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				i2c_6_bitbang {
					phandle = <0x18a>;

					mux {
						pins = "gpio22\0gpio23";
						function = "gpio";
					};

					config {
						pins = "gpio22\0gpio23";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};
			};

			nfc {

				nfc_int_active {
					phandle = <0x18b>;

					mux {
						pins = "gpio28";
						function = "gpio";
					};

					config {
						pins = "gpio28";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				nfc_int_suspend {
					phandle = <0x18d>;

					mux {
						pins = "gpio28";
						function = "gpio";
					};

					config {
						pins = "gpio28";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				nfc_enable_active {
					phandle = <0x18c>;

					mux {
						pins = "gpio29\0gpio30\0gpio31";
						function = "gpio";
					};

					config {
						pins = "gpio29\0gpio30\0gpio31";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				nfc_enable_suspend {
					phandle = <0x18e>;

					mux {
						pins = "gpio29\0gpio30\0gpio31";
						function = "gpio";
					};

					config {
						pins = "gpio29\0gpio30\0gpio31";
						drive-strength = <0x02>;
						bias-disable;
					};
				};
			};

			i2c_7 {

				i2c_7_active {
					phandle = <0x18f>;

					mux {
						pins = "gpio26\0gpio27";
						function = "blsp_i2c7";
					};

					config {
						pins = "gpio26\0gpio27";
						drive-strength = <0x02>;
						bias-disable;
					};
				};

				i2c_7_sleep {
					phandle = <0x190>;

					mux {
						pins = "gpio26\0gpio27";
						function = "blsp_i2c7";
					};

					config {
						pins = "gpio26\0gpio27";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				i2c_7_bitbang {
					phandle = <0x191>;

					mux {
						pins = "gpio26\0gpio27";
						function = "gpio";
					};

					config {
						pins = "gpio26\0gpio27";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};
			};

			i2c_8 {

				i2c_8_active {
					phandle = <0x192>;

					mux {
						pins = "gpio30\0gpio31";
						function = "blsp_i2c8_a";
					};

					config {
						pins = "gpio30\0gpio31";
						drive-strength = <0x02>;
						bias-disable;
					};
				};

				i2c_8_sleep {
					phandle = <0x193>;

					mux {
						pins = "gpio30\0gpio31";
						function = "blsp_i2c8_a";
					};

					config {
						pins = "gpio30\0gpio31";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				i2c_8_bitbang {
					phandle = <0x194>;

					mux {
						pins = "gpio30\0gpio31";
						function = "gpio";
					};

					config {
						pins = "gpio30\0gpio31";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};
			};

			spi_1 {

				spi_1_active {
					phandle = <0x195>;

					mux {
						pins = "gpio0\0gpio1\0gpio2\0gpio3";
						function = "blsp_spi1";
					};

					config {
						pins = "gpio0\0gpio1\0gpio2\0gpio3";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				spi_1_sleep {
					phandle = <0x196>;

					mux {
						pins = "gpio0\0gpio1\0gpio2\0gpio3";
						function = "blsp_spi1";
					};

					config {
						pins = "gpio0\0gpio1\0gpio2\0gpio3";
						drive-strength = <0x06>;
						bias-disable;
					};
				};
			};

			spi_2 {

				spi_2_active {
					phandle = <0x197>;

					mux {
						pins = "gpio4\0gpio5\0gpio6\0gpio7";
						function = "blsp_spi2";
					};

					config {
						pins = "gpio4\0gpio5\0gpio6\0gpio7";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				spi_2_sleep {
					phandle = <0x198>;

					mux {
						pins = "gpio4\0gpio5\0gpio6\0gpio7";
						function = "blsp_spi2";
					};

					config {
						pins = "gpio4\0gpio5\0gpio6\0gpio7";
						drive-strength = <0x06>;
						bias-disable;
					};
				};
			};

			spi_3 {

				spi_3_active {
					phandle = <0x199>;

					mux {
						pins = "gpio8\0gpio9\0gpio10\0gpio11";
						function = "blsp_spi3";
					};

					config {
						pins = "gpio8\0gpio9\0gpio10\0gpio11";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				spi_3_sleep {
					phandle = <0x19a>;

					mux {
						pins = "gpio8\0gpio9\0gpio10\0gpio11";
						function = "blsp_spi3";
					};

					config {
						pins = "gpio8\0gpio9\0gpio10\0gpio11";
						drive-strength = <0x06>;
						bias-disable;
					};
				};
			};

			spi_4 {

				spi_4_active {
					phandle = <0x19b>;

					mux {
						pins = "gpio12\0gpio13\0gpio14\0gpio15";
						function = "blsp_spi4";
					};

					config {
						pins = "gpio12\0gpio13\0gpio14\0gpio15";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				spi_4_sleep {
					phandle = <0x19c>;

					mux {
						pins = "gpio12\0gpio13\0gpio14\0gpio15";
						function = "gpio";
					};

					config {
						pins = "gpio12\0gpio13\0gpio14\0gpio15";
						drive-strength = <0x06>;
						bias-disable;
					};
				};
			};

			spi_5 {

				spi_5_active {
					phandle = <0x1a3>;

					mux {
						pins = "gpio16\0gpio17\0gpio18\0gpio19";
						function = "blsp_spi5";
					};

					config {
						pins = "gpio16\0gpio17\0gpio18\0gpio19";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				spi_5_sleep {
					phandle = <0x1a4>;

					mux {
						pins = "gpio16\0gpio17\0gpio18\0gpio19";
						function = "blsp_spi5";
					};

					config {
						pins = "gpio16\0gpio17\0gpio18\0gpio19";
						drive-strength = <0x06>;
						bias-disable;
					};
				};
			};

			spi_6 {

				spi_6_active {
					phandle = <0x1a5>;

					mux {
						pins = "gpio49\0gpio52\0gpio22\0gpio23";
						function = "blsp_spi6";
					};

					config {
						pins = "gpio49\0gpio52\0gpio22\0gpio23";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				spi_6_sleep {
					phandle = <0x1a6>;

					mux {
						pins = "gpio49\0gpio52\0gpio22\0gpio23";
						function = "blsp_spi6";
					};

					config {
						pins = "gpio49\0gpio52\0gpio22\0gpio23";
						drive-strength = <0x06>;
						bias-disable;
					};
				};
			};

			spi_7 {

				spi_7_active {
					phandle = <0x1a7>;

					mux {
						pins = "gpio24\0gpio25\0gpio26\0gpio27";
						function = "blsp_spi7";
					};

					config {
						pins = "gpio24\0gpio25\0gpio26\0gpio27";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				spi_7_sleep {
					phandle = <0x1a8>;

					mux {
						pins = "gpio24\0gpio25\0gpio26\0gpio27";
						function = "blsp_spi7";
					};

					config {
						pins = "gpio24\0gpio25\0gpio26\0gpio27";
						drive-strength = <0x06>;
						bias-disable;
					};
				};
			};

			spi_8 {

				spi_8_active {
					phandle = <0x1a9>;

					mux {
						pins = "gpio28\0gpio29\0gpio30\0gpio31";
						function = "blsp_spi8_a";
					};

					config {
						pins = "gpio28\0gpio29\0gpio30\0gpio31";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				spi_8_sleep {
					phandle = <0x1aa>;

					mux {
						pins = "gpio28\0gpio29\0gpio30\0gpio31";
						function = "blsp_spi8_a";
					};

					config {
						pins = "gpio28\0gpio29\0gpio30\0gpio31";
						drive-strength = <0x06>;
						bias-disable;
					};
				};
			};

			wcd_usbc_analog_en1 {

				wcd_usbc_ana_en1_idle {
					phandle = <0xbd>;

					mux {
						pins = "gpio80";
						function = "gpio";
					};

					config {
						pins = "gpio80";
						drive-strength = <0x02>;
						bias-pull-down;
						output-low;
					};
				};

				wcd_usbc_ana_en1_active {
					phandle = <0xbc>;

					mux {
						pins = "gpio80";
						function = "gpio";
					};

					config {
						pins = "gpio80";
						drive-strength = <0x02>;
						bias-disable;
						output-high;
					};
				};
			};

			pmx_ts_active {

				ts_int_active {
					phandle = <0x19e>;

					mux {
						pins = "gpio67";
						function = "gpio";
					};

					config {
						pins = "gpio67";
						drive-strength = <0x08>;
						bias-pull-up;
					};
				};

				ts_reset_active {
					phandle = <0x19f>;

					mux {
						pins = "gpio66";
						unction = "gpio";
					};

					config {
						pins = "gpio66";
						drive-strength = <0x08>;
						bias-pull-up;
					};
				};
			};

			pmx_ts_suspend {

				ts_int_suspend {
					phandle = <0x1a0>;

					mux {
						pins = "gpio67";
						function = "gpio";
					};

					config {
						pins = "gpio67";
						drive-strength = <0x08>;
						bias-pull-down;
						output-low;
					};
				};

				ts_reset_suspend {
					phandle = <0x1a1>;

					mux {
						pins = "gpio66";
						function = "gpio";
					};

					config {
						pins = "gpio66";
						drive-strength = <0x08>;
						bias-pull-down;
						output-low;
					};
				};
			};

			pmx_ts_release {

				ts_release {
					phandle = <0x1a2>;

					mux {
						pins = "gpio67\0gpio66";
						function = "gpio";
					};

					config {
						pins = "gpio67\0gpio66";
						drive-strength = <0x02>;
						bias-pull-down;
					};
				};
			};

			wcd_usbc_analog_en2n {

				wcd_usbc_ana_en2n_idle {
					phandle = <0xbf>;

					mux {
						pins = "gpio77";
						function = "gpio";
					};

					config {
						pins = "gpio77";
						drive-strength = <0x02>;
						bias-disable;
						output-high;
					};
				};

				wcd_usbc_ana_en2n_active {
					phandle = <0xbe>;

					mux {
						pins = "gpio77";
						function = "gpio";
					};

					config {
						pins = "gpio77";
						drive-strength = <0x02>;
						bias-pull-down;
						output-low;
					};
				};
			};

			sdw_clk_pin {

				sdw_clk_sleep {
					phandle = <0x25c>;

					mux {
						pins = "gpio24";
						function = "sndwire_clk";
					};

					config {
						pins = "gpio24";
						drive-strength = <0x02>;
						bias-bus-hold;
					};
				};

				sdw_clk_active {
					phandle = <0x25a>;

					mux {
						pins = "gpio24";
						function = "sndwire_clk";
					};

					config {
						pins = "gpio24";
						drive-strength = <0x02>;
						bias-bus-hold;
					};
				};
			};

			sdw_clk_data {

				sdw_data_sleep {
					phandle = <0x25d>;

					mux {
						pins = "gpio25";
						function = "sndwire_data";
					};

					config {
						pins = "gpio25";
						drive-strength = <0x04>;
						bias-bus-hold;
					};
				};

				sdw_data_active {
					phandle = <0x25b>;

					mux {
						pins = "gpio25";
						function = "sndwire_data";
					};

					config {
						pins = "gpio25";
						drive-strength = <0x04>;
						bias-bus-hold;
					};
				};
			};

			pmx_spk_ext_pa_active {

				spk_ext_pa_active {
					phandle = <0x35f>;

					mux {
						pins = "gpio64";
						function = "gpio";
					};

					config {
						pins = "gpio64";
						drive-strength = <0x08>;
						output-high;
						bias-pull-up;
					};
				};
			};

			pmx_spk_ext_pa_suspend {

				spk_ext_pa_suspend {
					phandle = <0x360>;

					mux {
						pins = "gpio64";
						function = "gpio";
					};

					config {
						pins = "gpio64";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};
			};

			spkr_1_sd_n {

				spkr_1_sd_n_sleep {
					phandle = <0x25f>;

					mux {
						pins = "gpio60";
						function = "gpio";
					};

					config {
						pins = "gpio60";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				spkr_1_sd_n_active {
					phandle = <0x25e>;

					mux {
						pins = "gpio60";
						function = "gpio";
					};

					config {
						pins = "gpio60";
						drive-strength = <0x10>;
						bias-disable;
						output-high;
					};
				};
			};

			spkr_2_sd_n {

				spkr_2_sd_n_sleep {
					phandle = <0x261>;

					mux {
						pins = "gpio61";
						function = "gpio";
					};

					config {
						pins = "gpio61";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				spkr_2_sd_n_active {
					phandle = <0x260>;

					mux {
						pins = "gpio61";
						function = "gpio";
					};

					config {
						pins = "gpio61";
						drive-strength = <0x10>;
						bias-disable;
						output-high;
					};
				};
			};

			wcd_gnd_mic_swap {

				wcd_gnd_mic_swap_idle {
					phandle = <0x24b>;

					mux {
						pins = "gpio63";
						function = "gpio";
					};

					config {
						pins = "gpio63";
						drive-strength = <0x02>;
						bias-pull-down;
						output-low;
					};
				};

				wcd_gnd_mic_swap_active {
					phandle = <0x24a>;

					mux {
						pins = "gpio63";
						function = "gpio";
					};

					config {
						pins = "gpio63";
						drive-strength = <0x02>;
						bias-disable;
						output-high;
					};
				};
			};

			msm_hph_en0 {

				hph_en0_sleep {
					phandle = <0x361>;

					mux {
						pins = "gpio24";
						function = "gpio";
					};

					config {
						pins = "gpio24";
						output-low;
					};
				};

				hph_en0_active {
					phandle = <0x362>;

					mux {
						pins = "gpio24";
						function = "gpio";
					};

					config {
						pins = "gpio24";
						output-high;
					};
				};
			};

			msm_hph_en1 {

				hph_en1_sleep {
					phandle = <0x363>;

					mux {
						pins = "gpio25";
						function = "gpio";
					};

					config {
						pins = "gpio25";
						output-low;
					};
				};

				hph_en1_active {
					phandle = <0x364>;

					mux {
						pins = "gpio25";
						function = "gpio";
					};

					config {
						pins = "gpio25";
						output-high;
					};
				};
			};

			cci0_active {
				phandle = <0x1c4>;

				mux {
					pins = "gpio36\0gpio37";
					function = "cci_i2c";
				};

				config {
					pins = "gpio36\0gpio37";
					bias-pull-up;
					drive-strength = <0x02>;
				};
			};

			cci0_suspend {
				phandle = <0x1c6>;

				mux {
					pins = "gpio36\0gpio37";
					function = "cci_i2c";
				};

				config {
					pins = "gpio36\0gpio37";
					bias-pull-down;
					drive-strength = <0x02>;
				};
			};

			cci1_active {
				phandle = <0x1c5>;

				mux {
					pins = "gpio38\0gpio39";
					function = "cci_i2c";
				};

				config {
					pins = "gpio38\0gpio39";
					bias-pull-up;
					drive-strength = <0x02>;
				};
			};

			cci1_suspend {
				phandle = <0x1c7>;

				mux {
					pins = "gpio38\0gpio39";
					function = "cci_i2c";
				};

				config {
					pins = "gpio38\0gpio39";
					bias-pull-down;
					drive-strength = <0x02>;
				};
			};

			cam_actuator_vaf_active {
				phandle = <0x1ce>;

				mux {
					pins = "gpio50";
					function = "gpio";
				};

				config {
					pins = "gpio50";
					bias-disable;
					drive-strength = <0x02>;
				};
			};

			cam_actuator_vaf_suspend {
				phandle = <0x1d1>;

				mux {
					pins = "gpio50";
					function = "gpio";
				};

				config {
					pins = "gpio50";
					bias-pull-down;
					drive-strength = <0x02>;
				};
			};

			cam_tof_active {
				phandle = <0x365>;

				mux {
					pins = "gpio50\0gpio42\0gpio45";
					function = "gpio";
				};

				config {
					pins = "gpio50\0gpio42\0gpio45";
					bias-pull-up;
					drive-strength = <0x02>;
				};
			};

			cam_tof_suspend {
				phandle = <0x366>;

				mux {
					pins = "gpio50\0gpio42\0gpio45";
					function = "gpio";
				};

				config {
					pins = "gpio50\0gpio42\0gpio45";
					bias-pull-down;
					drive-strength = <0x02>;
				};
			};

			cam_sensor_mclk0_active {
				phandle = <0x1cc>;

				mux {
					pins = "gpio32";
					function = "cam_mclk";
				};

				config {
					pins = "gpio32";
					bias-disable;
					drive-strength = <0x02>;
				};
			};

			cam_sensor_mclk0_suspend {
				phandle = <0x1cf>;

				mux {
					pins = "gpio32";
					function = "cam_mclk";
				};

				config {
					pins = "gpio32";
					bias-pull-down;
					drive-strength = <0x02>;
				};
			};

			cam_sensor_rear_active {
				phandle = <0x1cd>;

				mux {
					pins = "gpio46\0gpio44";
					function = "gpio";
				};

				config {
					pins = "gpio46\0gpio44";
					bias-disable;
					drive-strength = <0x02>;
				};
			};

			cam_sensor_rear_suspend {
				phandle = <0x1d0>;

				mux {
					pins = "gpio46\0gpio44";
					function = "gpio";
				};

				config {
					pins = "gpio46\0gpio44";
					bias-disable;
					drive-strength = <0x02>;
				};
			};

			cam_sensor_mclk1_active {
				phandle = <0x1d9>;

				mux {
					pins = "gpio33";
					function = "cam_mclk";
				};

				config {
					pins = "gpio33";
					bias-disable;
					drive-strength = <0x02>;
				};
			};

			cam_sensor_mclk1_suspend {
				phandle = <0x1db>;

				mux {
					pins = "gpio33";
					function = "cam_mclk";
				};

				config {
					pins = "gpio33";
					bias-pull-down;
					drive-strength = <0x02>;
				};
			};

			cam_sensor_rear2_active {
				phandle = <0x1d5>;

				mux {
					pins = "gpio40";
					function = "gpio";
				};

				config {
					pins = "gpio40";
					bias-disable;
					drive-strength = <0x02>;
				};
			};

			cam_sensor_rear2_suspend {
				phandle = <0x1d7>;

				mux {
					pins = "gpio40";
					function = "gpio";
				};

				config {
					pins = "gpio40";
					bias-disable;
					drive-strength = <0x02>;
				};
			};

			cam_sensor_mclk2_active {
				phandle = <0x1d4>;

				mux {
					pins = "gpio34";
					function = "cam_mclk";
				};

				config {
					pins = "gpio34";
					bias-disable;
					drive-strength = <0x02>;
				};
			};

			cam_sensor_mclk2_suspend {
				phandle = <0x1d6>;

				mux {
					pins = "gpio34";
					function = "cam_mclk";
				};

				config {
					pins = "gpio34";
					bias-pull-down;
					drive-strength = <0x02>;
				};
			};

			cam_sensor_front_active {
				phandle = <0x1da>;

				mux {
					pins = "gpio47\0gpio44";
					function = "gpio";
				};

				config {
					pins = "gpio47\0gpio44";
					bias-disable;
					drive-strength = <0x02>;
				};
			};

			cam_sensor_front_suspend {
				phandle = <0x1dc>;

				mux {
					pins = "gpio47";
					function = "gpio";
				};

				config {
					pins = "gpio47";
					bias-disable;
					drive-strength = <0x02>;
				};
			};

			cam_sensor_mclk3_active {
				phandle = <0x1dd>;

				mux {
					pins = "gpio35";
					function = "cam_mclk";
				};

				config {
					pins = "gpio35";
					bias-disable;
					drive-strength = <0x02>;
				};
			};

			cam_sensor_mclk3_suspend {
				phandle = <0x1df>;

				mux {
					pins = "gpio35";
					function = "cam_mclk";
				};

				config {
					pins = "gpio35";
					bias-pull-down;
					drive-strength = <0x02>;
				};
			};

			cam_sensor_front_iris_active {
				phandle = <0x1de>;

				mux {
					pins = "gpio52";
					function = "gpio";
				};

				config {
					pins = "gpio52";
					bias-disable;
					drive-strength = <0x02>;
				};
			};

			cam_sensor_front_iris_suspend {
				phandle = <0x1e0>;

				mux {
					pins = "gpio52";
					function = "gpio";
				};

				config {
					pins = "gpio52";
					bias-disable;
					drive-strength = <0x02>;
				};
			};

			blsp1_uart1_active {
				phandle = <0x1ad>;

				mux {
					pins = "gpio0\0gpio1\0gpio2\0gpio3";
					function = "blsp_uart1";
				};

				config {
					pins = "gpio0\0gpio1\0gpio2\0gpio3";
					drive-strength = <0x02>;
					bias-disable;
				};
			};

			blsp1_uart1_sleep {
				phandle = <0x1ac>;

				mux {
					pins = "gpio0\0gpio1\0gpio2\0gpio3";
					function = "gpio";
				};

				config {
					pins = "gpio0\0gpio1\0gpio2\0gpio3";
					drive-strength = <0x02>;
					bias-disable;
				};
			};

			blsp1_uart2_active {
				phandle = <0x1b0>;

				mux {
					pins = "gpio4\0gpio5\0gpio6\0gpio7";
					function = "blsp_uart2 ";
				};

				config {
					pins = "gpio4\0gpio5\0gpio6\0gpio7";
					drive-strength = <0x02>;
					bias-disable;
				};
			};

			blsp1_uart2_sleep {
				phandle = <0x1af>;

				mux {
					pins = "gpio4\0gpio5\0gpio6\0gpio7";
					function = "gpio";
				};

				config {
					pins = "gpio4\0gpio5\0gpio6\0gpio7";
					drive-strength = <0x02>;
					bias-disable;
				};
			};

			blsp2_uart1 {
				phandle = <0x367>;

				blsp2_uart1_tx_active {
					phandle = <0x1b5>;

					mux {
						pins = "gpio16";
						function = "blsp_uart5";
					};

					config {
						pins = "gpio16";
						drive-strength = <0x02>;
						bias-disable;
					};
				};

				blsp2_uart1_tx_sleep {
					phandle = <0x1b2>;

					mux {
						pins = "gpio16";
						function = "gpio";
					};

					config {
						pins = "gpio16";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				blsp2_uart1_rxcts_active {
					phandle = <0x1b6>;

					mux {
						pins = "gpio17\0gpio18";
						function = "blsp_uart5";
					};

					config {
						pins = "gpio17\0gpio18";
						drive-strength = <0x02>;
						bias-disable;
					};
				};

				blsp2_uart1_rxcts_sleep {
					phandle = <0x1b3>;

					mux {
						pins = "gpio17\0gpio18";
						function = "gpio";
					};

					config {
						pins = "gpio17\0gpio18";
						drive-strength = <0x02>;
						bias-no-pull;
					};
				};

				blsp2_uart1_rfr_active {
					phandle = <0x1b7>;

					mux {
						pins = "gpio19";
						function = "blsp_uart5";
					};

					config {
						pins = "gpio19";
						drive-strength = <0x02>;
						bias-disable;
					};
				};

				blsp2_uart1_rfr_sleep {
					phandle = <0x1b4>;

					mux {
						pins = "gpio19";
						function = "gpio";
					};

					config {
						pins = "gpio19";
						drive-strength = <0x02>;
						bias-no-pull;
					};
				};
			};

			blsp2_uart2_active {
				phandle = <0x1ba>;

				mux {
					pins = "gpio24\0gpio25\0gpio26\0gpio27";
					function = "blsp_uart6_a";
				};

				config {
					pins = "gpio24\0gpio25\0gpio26\0gpio27";
					drive-strength = <0x02>;
					bias-disable;
				};
			};

			blsp2_uart2_sleep {
				phandle = <0x1b9>;

				mux {
					pins = "gpio24\0gpio25\0gpio26\0gpio27";
					function = "gpio";
				};

				config {
					pins = "gpio24\0gpio25\0gpio26\0gpio27";
					drive-strength = <0x02>;
					bias-disable;
				};
			};

			tlmm_gpio_key {

				gpio_key_active {
					phandle = <0x265>;

					mux {
						pins = "gpio75\0gpio113";
						function = "gpio";
					};

					config {
						pins = "gpio75\0gpio113";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				gpio_key_suspend {
					phandle = <0x266>;

					mux {
						pins = "gpio75\0gpio113";
						function = "gpio";
					};

					config {
						pins = "gpio75\0gpio113";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};
			};

			pmx_mdss {
				phandle = <0x368>;

				mdss_dsi_active {
					phandle = <0x276>;

					mux {
						pins = "gpio53";
						function = "gpio";
					};

					config {
						pins = "gpio53";
						drive-strength = <0x08>;
						bias-disable = <0x00>;
					};
				};

				mdss_dsi_suspend {
					phandle = <0x279>;

					mux {
						pins = "gpio53";
						function = "gpio";
					};

					config {
						pins = "gpio53";
						drive-strength = <0x02>;
						bias-pull-down;
					};
				};
			};

			pmx_mdss_te {

				mdss_te_active {
					phandle = <0x277>;

					mux {
						pins = "gpio59";
						function = "mdp_vsync";
					};

					config {
						pins = "gpio59";
						drive-strength = <0x02>;
						bias-pull-down;
					};
				};

				mdss_te_suspend {
					phandle = <0x27a>;

					mux {
						pins = "gpio59";
						function = "mdp_vsync";
					};

					config {
						pins = "gpio59";
						drive-strength = <0x02>;
						bias-pull-down;
					};
				};
			};

			px8418_reset {
				phandle = <0x369>;

				px8418_reset_active {
					phandle = <0x275>;

					mux {
						pins = "gpio25";
						function = "gpio";
					};

					config {
						pins = "gpio25";
						drive-strength = <0x08>;
						bias-disable = <0x00>;
					};
				};

				px8418_reset_suspend {
					phandle = <0x278>;

					mux {
						pins = "gpio25";
						function = "gpio";
					};

					config {
						pins = "gpio25";
						drive-strength = <0x02>;
						bias-pull-down;
					};
				};
			};

			ant_check_irq {

				ant_check_irq_state {
					phandle = <0xef>;

					mux {
						pins = "gpio56\0gpio77";
						function = "gpio";
					};

					config {
						pins = "gpio56\0gpio77";
						drive-strength = <0x06>;
						bias-disable;
					};
				};
			};

			mdss_dp_aux_active {
				phandle = <0x27f>;

				mux {
					pins = "gpio55\0gpio56";
					function = "gpio";
				};

				config {
					pins = "gpio55\0gpio56";
					bias-disable = <0x00>;
					drive-strength = <0x08>;
				};
			};

			mdss_dp_aux_suspend {
				phandle = <0x281>;

				mux {
					pins = "gpio55\0gpio56";
					function = "gpio";
				};

				config {
					pins = "gpio55\0gpio56";
					bias-pull-down;
					drive-strength = <0x02>;
				};
			};

			mdss_dp_usbplug_cc_active {
				phandle = <0x280>;

				mux {
					pins = "gpio58";
					function = "gpio";
				};

				config {
					pins = "gpio58";
					bias-disable;
					drive-strength = <0x10>;
				};
			};

			mdss_dp_usbplug_cc_suspend {
				phandle = <0x282>;

				mux {
					pins = "gpio58";
					function = "gpio";
				};

				config {
					pins = "gpio58";
					bias-pull-down;
					drive-strength = <0x02>;
				};
			};
		};

		i2c@c175000 {
			compatible = "qcom,i2c-msm-v2";
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			reg = <0xc175000 0x600>;
			reg-names = "qup_phys_addr";
			interrupt-names = "qup_irq";
			interrupts = <0x00 0x5f 0x00>;
			dmas = <0x177 0x04 0x40 0x20000020 0x20 0x177 0x05 0x20 0x20000020 0x20>;
			dma-names = "tx\0rx";
			qcom,master-id = <0x56>;
			qcom,clk-freq-out = <0x61a80>;
			qcom,clk-freq-in = <0x124f800>;
			clock-names = "iface_clk\0core_clk";
			clocks = <0xa1 0x23 0xa1 0x24>;
			qcom,i2c-dat = <0xe1 0x02 0x00>;
			qcom,i2c-clk = <0xe1 0x03 0x00>;
			pinctrl-names = "i2c_active\0i2c_sleep\0i2c_bitbang";
			pinctrl-0 = <0x178>;
			pinctrl-1 = <0x179>;
			pinctrl-2 = <0x17a>;
			status = "disabled";
			phandle = <0x36a>;
		};

		i2c@c176000 {
			compatible = "qcom,i2c-msm-v2";
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			reg = <0xc176000 0x600>;
			reg-names = "qup_phys_addr";
			interrupt-names = "qup_irq";
			interrupts = <0x00 0x60 0x00>;
			dmas = <0x177 0x06 0x40 0x20000020 0x20 0x177 0x07 0x20 0x20000020 0x20>;
			dma-names = "tx\0rx";
			qcom,master-id = <0x56>;
			qcom,clk-freq-out = <0x61a80>;
			qcom,clk-freq-in = <0x124f800>;
			clock-names = "iface_clk\0core_clk";
			clocks = <0xa1 0x23 0xa1 0x26>;
			qcom,i2c-dat = <0xe1 0x06 0x00>;
			qcom,i2c-clk = <0xe1 0x07 0x00>;
			pinctrl-names = "i2c_active\0i2c_sleep\0i2c_bitbang";
			pinctrl-0 = <0x17b>;
			pinctrl-1 = <0x17c>;
			pinctrl-2 = <0x17d>;
			status = "disabled";
			phandle = <0x36b>;
		};

		i2c@c177000 {
			compatible = "qcom,i2c-msm-v2";
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			reg = <0xc177000 0x600>;
			reg-names = "qup_phys_addr";
			interrupt-names = "qup_irq";
			interrupts = <0x00 0x61 0x00>;
			dmas = <0x177 0x08 0x40 0x20000020 0x20 0x177 0x09 0x20 0x20000020 0x20>;
			dma-names = "tx\0rx";
			qcom,master-id = <0x56>;
			qcom,clk-freq-out = <0x61a80>;
			qcom,clk-freq-in = <0x124f800>;
			clock-names = "iface_clk\0core_clk";
			clocks = <0xa1 0x23 0xa1 0x28>;
			qcom,i2c-dat = <0xe1 0x0a 0x00>;
			qcom,i2c-clk = <0xe1 0x0b 0x00>;
			pinctrl-names = "i2c_active\0i2c_sleep\0i2c_bitbang";
			pinctrl-0 = <0x17e>;
			pinctrl-1 = <0x17f>;
			pinctrl-2 = <0x180>;
			status = "disabled";
			phandle = <0x36c>;
		};

		i2c@c178000 {
			compatible = "qcom,i2c-msm-v2";
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			reg = <0xc178000 0x600>;
			reg-names = "qup_phys_addr";
			interrupt-names = "qup_irq";
			interrupts = <0x00 0x62 0x00>;
			dmas = <0x177 0x0a 0x40 0x20000020 0x20 0x177 0x0b 0x20 0x20000020 0x20>;
			dma-names = "tx\0rx";
			qcom,master-id = <0x56>;
			qcom,clk-freq-out = <0x61a80>;
			qcom,clk-freq-in = <0x124f800>;
			clock-names = "iface_clk\0core_clk";
			clocks = <0xa1 0x23 0xa1 0x2a>;
			qcom,i2c-dat = <0xe1 0x0e 0x00>;
			qcom,i2c-clk = <0xe1 0x0f 0x00>;
			pinctrl-names = "i2c_active\0i2c_sleep\0i2c_bitbang";
			pinctrl-0 = <0x181>;
			pinctrl-1 = <0x182>;
			pinctrl-2 = <0x183>;
			status = "disabled";
			phandle = <0x36d>;
		};

		i2c@c1b5000 {
			compatible = "qcom,i2c-msm-v2";
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			reg = <0xc1b5000 0x600>;
			reg-names = "qup_phys_addr";
			interrupt-names = "qup_irq";
			interrupts = <0x00 0x65 0x00>;
			dmas = <0x184 0x04 0x40 0x20000020 0x20 0x184 0x05 0x20 0x20000020 0x20>;
			dma-names = "tx\0rx";
			qcom,master-id = <0x54>;
			qcom,clk-freq-out = <0x61a80>;
			qcom,clk-freq-in = <0x124f800>;
			clock-names = "iface_clk\0core_clk";
			clocks = <0xa1 0x2e 0xa1 0x2f>;
			qcom,i2c-dat = <0xe1 0x12 0x00>;
			qcom,i2c-clk = <0xe1 0x13 0x00>;
			pinctrl-names = "i2c_active\0i2c_sleep\0i2c_bitbang";
			pinctrl-0 = <0x185>;
			pinctrl-1 = <0x186>;
			pinctrl-2 = <0x187>;
			status = "disabled";
			phandle = <0x36e>;
		};

		i2c@c1b6000 {
			compatible = "qcom,i2c-msm-v2";
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			reg = <0xc1b6000 0x600>;
			reg-names = "qup_phys_addr";
			interrupt-names = "qup_irq";
			interrupts = <0x00 0x66 0x00>;
			dmas = <0x184 0x06 0x40 0x20000020 0x20 0x184 0x07 0x20 0x20000020 0x20>;
			dma-names = "tx\0rx";
			qcom,master-id = <0x54>;
			qcom,clk-freq-out = <0x61a80>;
			qcom,clk-freq-in = <0x124f800>;
			clock-names = "iface_clk\0core_clk";
			clocks = <0xa1 0x2e 0xa1 0x31>;
			qcom,i2c-dat = <0xe1 0x16 0x00>;
			qcom,i2c-clk = <0xe1 0x17 0x00>;
			pinctrl-names = "i2c_active\0i2c_sleep\0i2c_bitbang";
			pinctrl-0 = <0x188>;
			pinctrl-1 = <0x189>;
			pinctrl-2 = <0x18a>;
			status = "okay";
			phandle = <0x36f>;

			sec-nfc@27 {
				compatible = "sec-nfc";
				reg = <0x27>;
				sec-nfc,irq-gpio = <0xe1 0x1c 0x00>;
				sec-nfc,ven-gpio = <0xe1 0x1d 0x00>;
				sec-nfc,firm-gpio = <0xe1 0x1e 0x00>;
				sec-nfc,clk_req-gpio = <0xa3 0x04 0x00>;
				interrupt-parent = <0xe1>;
				interrupts = <0x1c 0x00>;
				interrupt-names = "nfc_irq";
				pinctrl-names = "nfc_active\0nfc_suspend";
				pinctrl-0 = <0x18b 0x18c>;
				pinctrl-1 = <0x18d 0x18e>;
				clocks = <0x26 0x36>;
				clock-names = "OSC_NFC";
			};
		};

		i2c@c1b7000 {
			compatible = "qcom,i2c-msm-v2";
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			reg = <0xc1b7000 0x600>;
			reg-names = "qup_phys_addr";
			interrupt-names = "qup_irq";
			interrupts = <0x00 0x67 0x00>;
			dmas = <0x184 0x08 0x40 0x20000020 0x20 0x184 0x09 0x20 0x20000020 0x20>;
			dma-names = "tx\0rx";
			qcom,master-id = <0x54>;
			qcom,clk-freq-out = <0x61a80>;
			qcom,clk-freq-in = <0x124f800>;
			clock-names = "iface_clk\0core_clk";
			clocks = <0xa1 0x2e 0xa1 0x33>;
			qcom,i2c-dat = <0xe1 0x1a 0x00>;
			qcom,i2c-clk = <0xe1 0x1b 0x00>;
			pinctrl-names = "i2c_active\0i2c_sleep\0i2c_bitbang";
			pinctrl-0 = <0x18f>;
			pinctrl-1 = <0x190>;
			pinctrl-2 = <0x191>;
			status = "okay";
			phandle = <0x370>;

			abov_sar@20 {
				compatible = "abov,abov_sar";
				gpio-irq-std = <0xe1 0x46 0x00>;
				reg = <0x20>;
				reg_array_len = <0x03>;
				reg_array_val = <0x07 0x00 0x08 0x1f 0xfb 0x01>;
				cap,use_channel_prx = <0x00>;
				cap,use_channel_drx = <0x01>;
				cap,use_channel_wifi = <0x02>;
				label = "AbovCapSense";
			};
		};

		i2c@c1b8000 {
			compatible = "qcom,i2c-msm-v2";
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			reg = <0xc1b8000 0x600>;
			reg-names = "qup_phys_addr";
			interrupt-names = "qup_irq";
			interrupts = <0x00 0x68 0x00>;
			dmas = <0x184 0x0a 0x40 0x20000020 0x20 0x184 0x0b 0x20 0x20000020 0x20>;
			dma-names = "tx\0rx";
			qcom,master-id = <0x54>;
			qcom,clk-freq-out = <0x61a80>;
			qcom,clk-freq-in = <0x124f800>;
			clock-names = "iface_clk\0core_clk";
			clocks = <0xa1 0x2e 0xa1 0x35>;
			qcom,i2c-dat = <0xe1 0x1e 0x00>;
			qcom,i2c-clk = <0xe1 0x1f 0x00>;
			pinctrl-names = "i2c_active\0i2c_sleep\0i2c_bitbang";
			pinctrl-0 = <0x192>;
			pinctrl-1 = <0x193>;
			pinctrl-2 = <0x194>;
			status = "disabled";
			phandle = <0x371>;
		};

		spi@c175000 {
			compatible = "qcom,spi-qup-v2";
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			reg-names = "spi_physical\0spi_bam_physical";
			reg = <0xc175000 0x600 0xc144000 0x1f000>;
			interrupt-names = "spi_irq\0spi_bam_irq";
			interrupts = <0x00 0x5f 0x00 0x00 0xee 0x00>;
			spi-max-frequency = <0x2faf080>;
			qcom,use-bam;
			qcom,ver-reg-exists;
			qcom,bam-consumer-pipe-index = <0x04>;
			qcom,bam-producer-pipe-index = <0x05>;
			qcom,master-id = <0x56>;
			qcom,use-pinctrl;
			pinctrl-names = "spi_default\0spi_sleep";
			pinctrl-0 = <0x195>;
			pinctrl-1 = <0x196>;
			clock-names = "iface_clk\0core_clk";
			clocks = <0xa1 0x23 0xa1 0x25>;
			status = "disabled";
			phandle = <0x372>;
		};

		spi@c176000 {
			compatible = "qcom,spi-qup-v2";
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			reg-names = "spi_physical\0spi_bam_physical";
			reg = <0xc176000 0x600 0xc144000 0x1f000>;
			interrupt-names = "spi_irq\0spi_bam_irq";
			interrupts = <0x00 0x60 0x00 0x00 0xee 0x00>;
			spi-max-frequency = <0x2faf080>;
			qcom,use-bam;
			qcom,ver-reg-exists;
			qcom,bam-consumer-pipe-index = <0x06>;
			qcom,bam-producer-pipe-index = <0x07>;
			qcom,master-id = <0x56>;
			qcom,use-pinctrl;
			pinctrl-names = "spi_default\0spi_sleep";
			pinctrl-0 = <0x197>;
			pinctrl-1 = <0x198>;
			clock-names = "iface_clk\0core_clk";
			clocks = <0xa1 0x23 0xa1 0x27>;
			status = "disabled";
			phandle = <0x373>;
		};

		spi@c177000 {
			compatible = "qcom,spi-qup-v2";
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			reg-names = "spi_physical\0spi_bam_physical";
			reg = <0xc177000 0x600 0xc144000 0x1f000>;
			interrupt-names = "spi_irq\0spi_bam_irq";
			interrupts = <0x00 0x61 0x00 0x00 0xee 0x00>;
			spi-max-frequency = <0x2faf080>;
			qcom,use-bam;
			qcom,ver-reg-exists;
			qcom,bam-consumer-pipe-index = <0x08>;
			qcom,bam-producer-pipe-index = <0x09>;
			qcom,master-id = <0x56>;
			qcom,use-pinctrl;
			pinctrl-names = "spi_default\0spi_sleep";
			pinctrl-0 = <0x199>;
			pinctrl-1 = <0x19a>;
			clock-names = "iface_clk\0core_clk";
			clocks = <0xa1 0x23 0xa1 0x29>;
			status = "disabled";
			phandle = <0x374>;
		};

		spi@c178000 {
			compatible = "qcom,spi-qup-v2";
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			reg-names = "spi_physical\0spi_bam_physical";
			reg = <0xc178000 0x600 0xc144000 0x1f000>;
			interrupt-names = "spi_irq\0spi_bam_irq";
			interrupts = <0x00 0x62 0x00 0x00 0xee 0x00>;
			spi-max-frequency = <0x2faf080>;
			qcom,use-bam;
			qcom,ver-reg-exists;
			qcom,bam-consumer-pipe-index = <0x0a>;
			qcom,bam-producer-pipe-index = <0x0b>;
			qcom,master-id = <0x56>;
			qcom,use-pinctrl;
			pinctrl-names = "spi_default\0spi_sleep";
			pinctrl-0 = <0x19b>;
			pinctrl-1 = <0x19c>;
			clock-names = "iface_clk\0core_clk";
			clocks = <0xa1 0x23 0xa1 0x2b>;
			status = "okay";
			phandle = <0x375>;

			focaltech@0 {
				compatible = "focaltech,fts";
				#address-cells = <0x01>;
				#size-cells = <0x01>;
				reg = <0x00>;
				spi-max-frequency = <0x4c4b40>;
				spi-cpha;
				interrupt-parent = <0xe1>;
				interrupts = <0x43 0x02>;
				vdd-supply = <0x19d>;
				pinctrl-names = "pmx_ts_active\0pmx_ts_suspend\0pmx_ts_release";
				pinctrl-0 = <0x19e 0x19f>;
				pinctrl-1 = <0x1a0 0x1a1>;
				pinctrl-2 = <0x1a2>;
				focaltech,name = "fts_ts";
				focaltech,reset-gpio = <0xe1 0x42 0x01>;
				focaltech,irq-gpio = <0xe1 0x43 0x02>;
				focaltech,display-coords = <0x00 0x00 0x438 0x924>;
				focaltech,max-touch-number = <0x0a>;
			};

			himax-ts@1 {
				compatible = "himax,hxcommon";
				#address-cells = <0x01>;
				#size-cells = <0x01>;
				reg = <0x01>;
				spi-max-frequency = <0x989680>;
				interrupt-parent = <0xe1>;
				interrupts = <0x43 0x2008>;
				vdd-supply = <0x19d>;
				himax,panel-coords = <0x00 0x438 0x00 0x924>;
				himax,display-coords = <0x00 0x438 0x00 0x924>;
				himax,rst-gpio = <0xe1 0x42 0x00>;
				himax,irq-gpio = <0xe1 0x43 0x2008>;
				report_type = <0x01>;
			};
		};

		spi@c1b5000 {
			compatible = "qcom,spi-qup-v2";
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			reg-names = "spi_physical\0spi_bam_physical";
			reg = <0xc1b5000 0x600 0xc184000 0x1f000>;
			interrupt-names = "spi_irq\0spi_bam_irq";
			interrupts = <0x00 0x65 0x00 0x00 0xef 0x00>;
			spi-max-frequency = <0x2faf080>;
			qcom,use-bam;
			qcom,ver-reg-exists;
			qcom,bam-consumer-pipe-index = <0x04>;
			qcom,bam-producer-pipe-index = <0x05>;
			qcom,master-id = <0x54>;
			qcom,use-pinctrl;
			pinctrl-names = "spi_default\0spi_sleep";
			pinctrl-0 = <0x1a3>;
			pinctrl-1 = <0x1a4>;
			clock-names = "iface_clk\0core_clk";
			clocks = <0xa1 0x2e 0xa1 0x30>;
			status = "disabled";
			phandle = <0x376>;
		};

		spi@c1b6000 {
			compatible = "qcom,spi-qup-v2";
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			reg-names = "spi_physical\0spi_bam_physical";
			reg = <0xc1b6000 0x600 0xc184000 0x1f000>;
			interrupt-names = "spi_irq\0spi_bam_irq";
			interrupts = <0x00 0x66 0x00 0x00 0xef 0x00>;
			spi-max-frequency = <0x2faf080>;
			qcom,use-bam;
			qcom,ver-reg-exists;
			qcom,bam-consumer-pipe-index = <0x06>;
			qcom,bam-producer-pipe-index = <0x07>;
			qcom,master-id = <0x54>;
			qcom,use-pinctrl;
			pinctrl-names = "spi_default\0spi_sleep";
			pinctrl-0 = <0x1a5>;
			pinctrl-1 = <0x1a6>;
			clock-names = "iface_clk\0core_clk";
			clocks = <0xa1 0x2e 0xa1 0x32>;
			status = "disabled";
			phandle = <0x377>;
		};

		spi@c1b7000 {
			compatible = "qcom,spi-qup-v2";
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			reg-names = "spi_physical\0spi_bam_physical";
			reg = <0xc1b7000 0x600 0xc184000 0x1f000>;
			interrupt-names = "spi_irq\0spi_bam_irq";
			interrupts = <0x00 0x67 0x00 0x00 0xef 0x00>;
			spi-max-frequency = <0x2faf080>;
			qcom,use-bam;
			qcom,ver-reg-exists;
			qcom,bam-consumer-pipe-index = <0x08>;
			qcom,bam-producer-pipe-index = <0x09>;
			qcom,master-id = <0x54>;
			qcom,use-pinctrl;
			pinctrl-names = "spi_default\0spi_sleep";
			pinctrl-0 = <0x1a7>;
			pinctrl-1 = <0x1a8>;
			clock-names = "iface_clk\0core_clk";
			clocks = <0xa1 0x2e 0xa1 0x34>;
			status = "disabled";
			phandle = <0x378>;
		};

		spi@c1b8000 {
			compatible = "qcom,spi-qup-v2";
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			reg-names = "spi_physical\0spi_bam_physical";
			reg = <0xc1b8000 0x600 0xc184000 0x1f000>;
			interrupt-names = "spi_irq\0spi_bam_irq";
			interrupts = <0x00 0x68 0x00 0x00 0xef 0x00>;
			spi-max-frequency = <0x2faf080>;
			qcom,use-bam;
			qcom,ver-reg-exists;
			qcom,bam-consumer-pipe-index = <0x0a>;
			qcom,bam-producer-pipe-index = <0x0b>;
			qcom,master-id = <0x54>;
			qcom,use-pinctrl;
			pinctrl-names = "spi_default\0spi_sleep";
			pinctrl-0 = <0x1a9>;
			pinctrl-1 = <0x1aa>;
			clock-names = "iface_clk\0core_clk";
			clocks = <0xa1 0x2e 0xa1 0x36>;
			status = "disabled";
			phandle = <0x379>;
		};

		uart@c16f000 {
			compatible = "qcom,msm-hsuart-v14";
			reg = <0xc16f000 0x200 0xc144000 0x1f000>;
			reg-names = "core_mem\0bam_mem";
			interrupt-names = "core_irq\0bam_irq\0wakeup_irq";
			#address-cells = <0x00>;
			interrupt-parent = <0x1ab>;
			interrupts = <0x00 0x01 0x02>;
			#interrupt-cells = <0x01>;
			interrupt-map-mask = <0xffffffff>;
			interrupt-map = <0x00 0x01 0x00 0x00 0x6b 0x00 0x01 0x01 0x00 0x00 0xee 0x00 0x02 0xe1 0x01 0x00>;
			qcom,inject-rx-on-wakeup;
			qcom,rx-char-to-inject = <0xfd>;
			qcom,bam-tx-ep-pipe-index = <0x00>;
			qcom,bam-rx-ep-pipe-index = <0x01>;
			qcom,master-id = <0x56>;
			clock-names = "core_clk\0iface_clk";
			clocks = <0xa1 0x2c 0xa1 0x23>;
			pinctrl-names = "sleep\0default";
			pinctrl-0 = <0x1ac>;
			pinctrl-1 = <0x1ad>;
			qcom,msm-bus,name = "buart1";
			qcom,msm-bus,num-cases = <0x02>;
			qcom,msm-bus,num-paths = <0x01>;
			qcom,msm-bus,vectors-KBps = <0x56 0x200 0x00 0x00 0x56 0x200 0x1f4 0x320>;
			status = "disabled";
			phandle = <0x1ab>;
		};

		uart@c170000 {
			compatible = "qcom,msm-hsuart-v14";
			reg = <0xc170000 0x200 0xc144000 0x1f000>;
			reg-names = "core_mem\0bam_mem";
			interrupt-names = "core_irq\0bam_irq\0wakeup_irq";
			#address-cells = <0x00>;
			interrupt-parent = <0x1ae>;
			interrupts = <0x00 0x01 0x02>;
			#interrupt-cells = <0x01>;
			interrupt-map-mask = <0xffffffff>;
			interrupt-map = <0x00 0x01 0x00 0x00 0x6c 0x00 0x01 0x01 0x00 0x00 0xee 0x00 0x02 0xe1 0x05 0x00>;
			qcom,inject-rx-on-wakeup;
			qcom,rx-char-to-inject = <0xfd>;
			qcom,bam-tx-ep-pipe-index = <0x02>;
			qcom,bam-rx-ep-pipe-index = <0x03>;
			qcom,master-id = <0x56>;
			clock-names = "core_clk\0iface_clk";
			clocks = <0xa1 0x2d 0xa1 0x23>;
			pinctrl-names = "sleep\0default";
			pinctrl-0 = <0x1af>;
			pinctrl-1 = <0x1b0>;
			qcom,msm-bus,name = "buart2";
			qcom,msm-bus,num-cases = <0x02>;
			qcom,msm-bus,num-paths = <0x01>;
			qcom,msm-bus,vectors-KBps = <0x56 0x200 0x00 0x00 0x56 0x200 0x1f4 0x320>;
			status = "disabled";
			phandle = <0x1ae>;
		};

		uart@c1af000 {
			compatible = "qcom,msm-hsuart-v14";
			reg = <0xc1af000 0x200 0xc184000 0x1f000>;
			reg-names = "core_mem\0bam_mem";
			interrupt-names = "core_irq\0bam_irq\0wakeup_irq";
			#address-cells = <0x00>;
			interrupt-parent = <0x1b1>;
			interrupts = <0x00 0x01 0x02>;
			#interrupt-cells = <0x01>;
			interrupt-map-mask = <0xffffffff>;
			interrupt-map = <0x00 0x01 0x00 0x00 0x71 0x00 0x01 0x01 0x00 0x00 0xef 0x00 0x02 0xe1 0x11 0x00>;
			qcom,inject-rx-on-wakeup;
			qcom,rx-char-to-inject = <0xfd>;
			qcom,bam-tx-ep-pipe-index = <0x00>;
			qcom,bam-rx-ep-pipe-index = <0x01>;
			qcom,master-id = <0x54>;
			clock-names = "core_clk\0iface_clk";
			clocks = <0xa1 0x37 0xa1 0x2e>;
			pinctrl-names = "sleep\0default";
			pinctrl-0 = <0x1b2 0x1b3 0x1b4>;
			pinctrl-1 = <0x1b5 0x1b6 0x1b7>;
			qcom,msm-bus,name = "buart3";
			qcom,msm-bus,num-cases = <0x02>;
			qcom,msm-bus,num-paths = <0x01>;
			qcom,msm-bus,vectors-KBps = <0x54 0x200 0x00 0x00 0x54 0x200 0x1f4 0x320>;
			status = "ok";
			phandle = <0x1b1>;
		};

		uart@c1b0000 {
			compatible = "qcom,msm-hsuart-v14";
			reg = <0xc1b0000 0x200 0xc184000 0x1f000>;
			reg-names = "core_mem\0bam_mem";
			interrupt-names = "core_irq\0bam_irq\0wakeup_irq";
			#address-cells = <0x00>;
			interrupt-parent = <0x1b8>;
			interrupts = <0x00 0x01 0x02>;
			#interrupt-cells = <0x01>;
			interrupt-map-mask = <0xffffffff>;
			interrupt-map = <0x00 0x01 0x00 0x00 0x72 0x00 0x01 0x01 0x00 0x00 0xef 0x00 0x02 0xe1 0x19 0x00>;
			qcom,inject-rx-on-wakeup;
			qcom,rx-char-to-inject = <0xfd>;
			qcom,bam-tx-ep-pipe-index = <0x02>;
			qcom,bam-rx-ep-pipe-index = <0x03>;
			qcom,master-id = <0x54>;
			clock-names = "core_clk\0iface_clk";
			clocks = <0xa1 0x38 0xa1 0x2e>;
			pinctrl-names = "sleep\0default";
			pinctrl-0 = <0x1b9>;
			pinctrl-1 = <0x1ba>;
			qcom,msm-bus,name = "buart4";
			qcom,msm-bus,num-cases = <0x02>;
			qcom,msm-bus,num-paths = <0x01>;
			qcom,msm-bus,vectors-KBps = <0x54 0x200 0x00 0x00 0x54 0x200 0x1f4 0x320>;
			status = "disabled";
			phandle = <0x1b8>;
		};

		qcom,smp2pgpio-rdbg-2-in {
			compatible = "qcom,smp2pgpio";
			qcom,entry-name = "rdbg";
			qcom,remote-pid = <0x02>;
			qcom,is-inbound;
			gpio-controller;
			#gpio-cells = <0x02>;
			interrupt-controller;
			#interrupt-cells = <0x02>;
			phandle = <0x1bb>;
		};

		qcom,smp2pgpio_client_rdbg_2_in {
			compatible = "qcom,smp2pgpio_client_rdbg_2_in";
			gpios = <0x1bb 0x00 0x00>;
		};

		qcom,smp2pgpio-rdbg-2-out {
			compatible = "qcom,smp2pgpio";
			qcom,entry-name = "rdbg";
			qcom,remote-pid = <0x02>;
			gpio-controller;
			#gpio-cells = <0x02>;
			interrupt-controller;
			#interrupt-cells = <0x02>;
			phandle = <0x1bc>;
		};

		qcom,smp2pgpio_client_rdbg_2_out {
			compatible = "qcom,smp2pgpio_client_rdbg_2_out";
			gpios = <0x1bc 0x00 0x00>;
		};

		qcom,smp2pgpio-rdbg-1-in {
			compatible = "qcom,smp2pgpio";
			qcom,entry-name = "rdbg";
			qcom,remote-pid = <0x01>;
			qcom,is-inbound;
			gpio-controller;
			#gpio-cells = <0x02>;
			interrupt-controller;
			#interrupt-cells = <0x02>;
			phandle = <0x1bd>;
		};

		qcom,smp2pgpio_client_rdbg_1_in {
			compatible = "qcom,smp2pgpio_client_rdbg_1_in";
			gpios = <0x1bd 0x00 0x00>;
		};

		qcom,smp2pgpio-rdbg-1-out {
			compatible = "qcom,smp2pgpio";
			qcom,entry-name = "rdbg";
			qcom,remote-pid = <0x01>;
			gpio-controller;
			#gpio-cells = <0x02>;
			interrupt-controller;
			#interrupt-cells = <0x02>;
			phandle = <0x1be>;
		};

		qcom,smp2pgpio_client_rdbg_1_out {
			compatible = "qcom,smp2pgpio_client_rdbg_1_out";
			gpios = <0x1be 0x00 0x00>;
		};

		qcom,smp2pgpio-rdbg-5-in {
			compatible = "qcom,smp2pgpio";
			qcom,entry-name = "rdbg";
			qcom,remote-pid = <0x05>;
			qcom,is-inbound;
			gpio-controller;
			#gpio-cells = <0x02>;
			interrupt-controller;
			#interrupt-cells = <0x02>;
			phandle = <0x1bf>;
		};

		qcom,smp2pgpio_client_rdbg_5_in {
			compatible = "qcom,smp2pgpio_client_rdbg_5_in";
			gpios = <0x1bf 0x00 0x00>;
		};

		qcom,smp2pgpio-rdbg-5-out {
			compatible = "qcom,smp2pgpio";
			qcom,entry-name = "rdbg";
			qcom,remote-pid = <0x05>;
			gpio-controller;
			#gpio-cells = <0x02>;
			interrupt-controller;
			#interrupt-cells = <0x02>;
			phandle = <0x1c0>;
		};

		qcom,smp2pgpio_client_rdbg_5_out {
			compatible = "qcom,smp2pgpio_client_rdbg_5_out";
			gpios = <0x1c0 0x00 0x00>;
		};

		qcom,msm-cam@ca00000 {
			compatible = "qcom,msm-cam";
			reg = <0xca00000 0x4000>;
			reg-names = "msm-cam";
			status = "ok";
			bus-vectors = "suspend\0svs\0nominal\0turbo";
			qcom,bus-votes = <0x00 0x8f0d180 0x1312d000 0x1312d000>;
			qcom,gpu-limit = <0x29b92700>;
		};

		qcom,csiphy@c824000 {
			cell-index = <0x00>;
			compatible = "qcom,csiphy-v3.5\0qcom,csiphy";
			reg = <0xc824000 0x1000 0xca00120 0x04>;
			reg-names = "csiphy\0csiphy_clk_mux";
			interrupts = <0x00 0x4e 0x00>;
			interrupt-names = "csiphy";
			gdscr-supply = <0x161>;
			bimc_smmu-supply = <0x160>;
			qcom,cam-vreg-name = "gdscr\0bimc_smmu";
			clocks = <0x26 0x3c 0x74 0xa9 0x74 0x57 0x74 0x58 0x74 0x59 0x74 0x87 0x74 0x0c 0x74 0x65 0x74 0x5c 0x74 0x0d 0x74 0x66 0x74 0x7e 0x74 0x13 0x74 0x79 0x74 0x90>;
			clock-names = "mmssnoc_axi\0mnoc_ahb\0bmic_smmu_ahb\0bmic_smmu_axi\0camss_ahb_clk\0camss_top_ahb_clk\0csi_src_clk\0csi_clk\0cphy_csid_clk\0csiphy_timer_src_clk\0csiphy_timer_clk\0camss_ispif_ahb_clk\0csiphy_clk_src\0csiphy_clk\0csiphy_ahb2crif";
			qcom,clock-rates = <0x00 0x00 0x00 0x00 0x00 0x00 0x127a3980 0x00 0x00 0x100db355 0x00 0x00 0xbebc200 0x00 0x00>;
			status = "ok";
		};

		qcom,csiphy@c825000 {
			cell-index = <0x01>;
			compatible = "qcom,csiphy-v3.5\0qcom,csiphy";
			reg = <0xc825000 0x1000 0xca00124 0x04>;
			reg-names = "csiphy\0csiphy_clk_mux";
			interrupts = <0x00 0x4f 0x00>;
			interrupt-names = "csiphy";
			gdscr-supply = <0x161>;
			bimc_smmu-supply = <0x160>;
			qcom,cam-vreg-name = "gdscr\0bimc_smmu";
			clocks = <0x26 0x3c 0x74 0xa9 0x74 0x57 0x74 0x58 0x74 0x59 0x74 0x87 0x74 0x0e 0x74 0x6a 0x74 0x5d 0x74 0x0f 0x74 0x6b 0x74 0x7e 0x74 0x13 0x74 0x7a 0x74 0x90>;
			clock-names = "mmssnoc_axi\0mnoc_ahb\0bmic_smmu_ahb\0bmic_smmu_axi\0camss_ahb_clk\0camss_top_ahb_clk\0csi_src_clk\0csi_clk\0cphy_csid_clk\0csiphy_timer_src_clk\0csiphy_timer_clk\0camss_ispif_ahb_clk\0csiphy_clk_src\0csiphy_clk\0csiphy_ahb2crif";
			qcom,clock-rates = <0x00 0x00 0x00 0x00 0x00 0x00 0x127a3980 0x00 0x00 0x100db355 0x00 0x00 0xbebc200 0x00 0x00>;
			status = "ok";
		};

		qcom,csiphy@c826000 {
			cell-index = <0x02>;
			compatible = "qcom,csiphy-v3.5\0qcom,csiphy";
			reg = <0xc826000 0x1000 0xca00128 0x04>;
			reg-names = "csiphy\0csiphy_clk_mux";
			interrupts = <0x00 0x50 0x00>;
			interrupt-names = "csiphy";
			gdscr-supply = <0x161>;
			bimc_smmu-supply = <0x160>;
			qcom,cam-vreg-name = "gdscr\0bimc_smmu";
			clocks = <0x26 0x3c 0x74 0xa9 0x74 0x57 0x74 0x58 0x74 0x59 0x74 0x87 0x74 0x10 0x74 0x6f 0x74 0x5e 0x74 0x11 0x74 0x70 0x74 0x7e 0x74 0x13 0x74 0x7b 0x74 0x90>;
			clock-names = "mmssnoc_axi\0mnoc_ahb\0bmic_smmu_ahb\0bmic_smmu_axi\0camss_ahb_clk\0camss_top_ahb_clk\0csi_src_clk\0csi_clk\0cphy_csid_clk\0csiphy_timer_src_clk\0csiphy_timer_clk\0camss_ispif_ahb_clk\0csiphy_clk_src\0csiphy_clk\0csiphy_ahb2crif";
			qcom,clock-rates = <0x00 0x00 0x00 0x00 0x00 0x00 0x127a3980 0x00 0x00 0x100db355 0x00 0x00 0xbebc200 0x00 0x00>;
			status = "ok";
		};

		qcom,csid@ca30000 {
			cell-index = <0x00>;
			compatible = "qcom,csid-v5.0\0qcom,csid";
			reg = <0xca30000 0x400>;
			reg-names = "csid";
			interrupts = <0x00 0x128 0x00>;
			interrupt-names = "csid";
			qcom,csi-vdd-voltage = <0x124f80>;
			qcom,mipi-csi-vdd-supply = <0x106>;
			gdscr-supply = <0x161>;
			vdd_sec-supply = <0x100>;
			bimc_smmu-supply = <0x160>;
			qcom,cam-vreg-name = "vdd_sec\0gdscr\0bimc_smmu";
			qcom,cam-vreg-min-voltage = <0xe1d48 0x00 0x00>;
			qcom,cam-vreg-max-voltage = <0xe1d48 0x00 0x00>;
			qcom,cam-vreg-op-mode = <0x00 0x00 0x00>;
			clocks = <0x26 0x3c 0x74 0xa9 0x74 0x57 0x74 0x58 0x74 0x59 0x74 0x87 0x74 0x7e 0x74 0x0c 0x74 0x13 0x74 0x65 0x74 0x64 0x74 0x68 0x74 0x67 0x74 0x5c>;
			clock-names = "mmssnoc_axi\0mnoc_ahb\0bmic_smmu_ahb\0bmic_smmu_axi\0camss_ahb_clk\0camss_top_ahb_clk\0ispif_ahb_clk\0csi_src_clk\0csiphy_clk_src\0csi_clk\0csi_ahb_clk\0csi_rdi_clk\0csi_pix_clk\0cphy_csid_clk";
			qcom,clock-rates = <0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x127a3980 0xbebc200 0x00 0x00 0x00 0x00 0x00>;
			status = "ok";
		};

		qcom,csid@ca30400 {
			cell-index = <0x01>;
			compatible = "qcom,csid-v5.0\0qcom,csid";
			reg = <0xca30400 0x400>;
			reg-names = "csid";
			interrupts = <0x00 0x129 0x00>;
			interrupt-names = "csid";
			qcom,csi-vdd-voltage = <0x124f80>;
			qcom,mipi-csi-vdd-supply = <0x106>;
			gdscr-supply = <0x161>;
			vdd_sec-supply = <0x100>;
			bimc_smmu-supply = <0x160>;
			qcom,cam-vreg-name = "vdd_sec\0gdscr\0bimc_smmu";
			qcom,cam-vreg-min-voltage = <0xe1d48 0x00 0x00>;
			qcom,cam-vreg-max-voltage = <0xe1d48 0x00 0x00>;
			qcom,cam-vreg-op-mode = <0x00 0x00 0x00>;
			clocks = <0x26 0x3c 0x74 0xa9 0x74 0x57 0x74 0x58 0x74 0x59 0x74 0x87 0x74 0x7e 0x74 0x0e 0x74 0x13 0x74 0x6a 0x74 0x69 0x74 0x6d 0x74 0x6c 0x74 0x5d>;
			clock-names = "mmssnoc_axi\0mnoc_ahb\0bmic_smmu_ahb\0bmic_smmu_axi\0camss_ahb_clk\0camss_top_ahb_clk\0ispif_ahb_clk\0csi_src_clk\0csiphy_clk_src\0csi_clk\0csi_ahb_clk\0csi_rdi_clk\0csi_pix_clk\0cphy_csid_clk";
			qcom,clock-rates = <0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x127a3980 0xbebc200 0x00 0x00 0x00 0x00 0x00>;
			status = "ok";
		};

		qcom,csid@ca30800 {
			cell-index = <0x02>;
			compatible = "qcom,csid-v5.0\0qcom,csid";
			reg = <0xca30800 0x400>;
			reg-names = "csid";
			interrupts = <0x00 0x12a 0x00>;
			interrupt-names = "csid";
			qcom,csi-vdd-voltage = <0x124f80>;
			qcom,mipi-csi-vdd-supply = <0x106>;
			gdscr-supply = <0x161>;
			vdd_sec-supply = <0x100>;
			bimc_smmu-supply = <0x160>;
			qcom,cam-vreg-name = "vdd_sec\0gdscr\0bimc_smmu";
			qcom,cam-vreg-min-voltage = <0xe1d48 0x00 0x00>;
			qcom,cam-vreg-max-voltage = <0xe1d48 0x00 0x00>;
			qcom,cam-vreg-op-mode = <0x00 0x00 0x00>;
			clocks = <0x26 0x3c 0x74 0xa9 0x74 0x57 0x74 0x58 0x74 0x59 0x74 0x87 0x74 0x7e 0x74 0x10 0x74 0x13 0x74 0x6f 0x74 0x6e 0x74 0x72 0x74 0x71 0x74 0x5e>;
			clock-names = "mmssnoc_axi\0mnoc_ahb\0bmic_smmu_ahb\0bmic_smmu_axi\0camss_ahb_clk\0camss_top_ahb_clk\0ispif_ahb_clk\0csi_src_clk\0csiphy_clk_src\0csi_clk\0csi_ahb_clk\0csi_rdi_clk\0csi_pix_clk\0cphy_csid_clk";
			qcom,clock-rates = <0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x127a3980 0xbebc200 0x00 0x00 0x00 0x00 0x00>;
			status = "ok";
		};

		qcom,csid@ca30c00 {
			cell-index = <0x03>;
			compatible = "qcom,csid-v5.0\0qcom,csid";
			reg = <0xca30c00 0x400>;
			reg-names = "csid";
			interrupts = <0x00 0x12b 0x00>;
			interrupt-names = "csid";
			qcom,csi-vdd-voltage = <0x124f80>;
			qcom,mipi-csi-vdd-supply = <0x106>;
			gdscr-supply = <0x161>;
			vdd_sec-supply = <0x100>;
			bimc_smmu-supply = <0x160>;
			qcom,cam-vreg-name = "vdd_sec\0gdscr\0bimc_smmu";
			qcom,cam-vreg-min-voltage = <0xe1d48 0x00 0x00>;
			qcom,cam-vreg-max-voltage = <0xe1d48 0x00 0x00>;
			qcom,cam-vreg-op-mode = <0x00 0x00 0x00>;
			clocks = <0x26 0x3c 0x74 0xa9 0x74 0x57 0x74 0x58 0x74 0x59 0x74 0x87 0x74 0x7e 0x74 0x12 0x74 0x13 0x74 0x74 0x74 0x73 0x74 0x76 0x74 0x75 0x74 0x5f>;
			clock-names = "mmssnoc_axi\0mnoc_ahb\0bmic_smmu_ahb\0bmic_smmu_axi\0camss_ahb_clk\0camss_top_ahb_clk\0ispif_ahb_clk\0csi_src_clk\0csiphy_clk_src\0csi_clk\0csi_ahb_clk\0csi_rdi_clk\0csi_pix_clk\0cphy_csid_clk";
			qcom,clock-rates = <0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x127a3980 0xbebc200 0x00 0x00 0x00 0x00 0x00>;
			status = "ok";
		};

		qcom,cam_smmu {
			compatible = "qcom,msm-cam-smmu";
			status = "ok";

			msm_cam_smmu_cb1 {
				compatible = "qcom,msm-cam-smmu-cb";
				iommus = <0x170 0xc00 0x170 0xc01 0x170 0xc02 0x170 0xc03>;
				label = "vfe";
				qcom,scratch-buf-support;
			};

			msm_cam_smmu_cb2 {
				compatible = "qcom,msm-cam-smmu-cb";
				iommus = <0x170 0xa00>;
				label = "cpp";
			};

			msm_cam_smmu_cb4 {
				compatible = "qcom,msm-cam-smmu-cb";
				iommus = <0x170 0x800>;
				label = "jpeg_enc0";
			};

			msm_cam_smmu_cb5 {
				compatible = "qcom,msm-cam-smmu-cb";
				iommus = <0x170 0x801>;
				label = "jpeg_dma";
			};
		};

		qcom,cpp@ca04000 {
			cell-index = <0x00>;
			compatible = "qcom,cpp";
			reg = <0xca04000 0x100 0xca80000 0x3000 0xca18000 0x3000 0xc8c36d4 0x04>;
			reg-names = "cpp\0cpp_vbif\0cpp_hw\0camss_cpp";
			interrupts = <0x00 0x126 0x00>;
			interrupt-names = "cpp";
			smmu-vdd-supply = <0x160>;
			camss-vdd-supply = <0x161>;
			vdd-supply = <0x1c1>;
			qcom,vdd-names = "smmu-vdd\0camss-vdd\0vdd";
			clocks = <0x26 0x3c 0x74 0xa9 0x74 0x59 0x74 0x87 0x74 0x0b 0x74 0x62 0x74 0x60 0x74 0x61 0x74 0x86 0x74 0x58 0x74 0x63>;
			clock-names = "mmssnoc_axi_clk\0mnoc_ahb_clk\0camss_ahb_clk\0camss_top_ahb_clk\0cpp_src_clk\0cpp_core_clk\0camss_cpp_ahb_clk\0camss_cpp_axi_clk\0micro_iface_clk\0mmss_smmu_axi_clk\0cpp_vbif_ahb_clk";
			qcom,clock-rates = <0x00 0x00 0x00 0x00 0xbebc200 0xbebc200 0x00 0x00 0x00 0x00 0x00>;
			qcom,min-clock-rate = <0xbebc200>;
			qcom,bus-master = <0x01>;
			qcom,vbif-qos-setting = <0x550 0x55555555 0x554 0x55555555 0x558 0x55555555 0x55c 0x55555555 0x560 0x55555555 0x564 0x55555555 0x568 0x55555555 0x56c 0x55555555 0x570 0x55555555 0x574 0x55555555 0x578 0x55555555 0x57c 0x55555555 0x580 0x55555555 0x584 0x55555555 0x588 0x55555555 0x58c 0x55555555>;
			status = "ok";
			qcom,msm-bus,name = "msm_camera_cpp";
			qcom,msm-bus,num-cases = <0x02>;
			qcom,msm-bus,num-paths = <0x01>;
			qcom,msm-bus,vectors-KBps = <0x6a 0x200 0x00 0x00 0x6a 0x200 0x00 0x00>;
			qcom,msm-bus-vector-dyn-vote;
			qcom,cpp-cx-ipeak = <0x16a 0x02>;
			resets = <0x74 0x00>;
			reset-names = "micro_iface_reset";
			qcom,src-clock-rates = <0x7270e00 0xf424000 0x16e36000 0x1c9c3800 0x202fbf00 0x22551000>;
			qcom,micro-reset;

			qcom,cpp-fw-payload-info {
				qcom,stripe-base = <0x316>;
				qcom,plane-base = <0x2cb>;
				qcom,stripe-size = <0x3f>;
				qcom,plane-size = <0x19>;
				qcom,fe-ptr-off = <0x0b>;
				qcom,we-ptr-off = <0x17>;
				qcom,ref-fe-ptr-off = <0x11>;
				qcom,ref-we-ptr-off = <0x24>;
				qcom,we-meta-ptr-off = <0x2a>;
				qcom,fe-mmu-pf-ptr-off = <0x07>;
				qcom,ref-fe-mmu-pf-ptr-off = <0x0a>;
				qcom,we-mmu-pf-ptr-off = <0x0d>;
				qcom,dup-we-mmu-pf-ptr-off = <0x12>;
				qcom,ref-we-mmu-pf-ptr-off = <0x17>;
				qcom,set-group-buffer-len = <0x87>;
				qcom,dup-frame-indicator-off = <0x46>;
			};
		};

		qcom,ispif@ca31000 {
			cell-index = <0x00>;
			compatible = "qcom,ispif-v3.0\0qcom,ispif";
			reg = <0xca31000 0xc00 0xca00020 0x04>;
			reg-names = "ispif\0csi_clk_mux";
			interrupts = <0x00 0x135 0x00>;
			interrupt-names = "ispif";
			qcom,num-isps = <0x02>;
			camss-vdd-supply = <0x161>;
			vfe0-vdd-supply = <0x1c2>;
			vfe1-vdd-supply = <0x1c3>;
			qcom,vdd-names = "camss-vdd\0vfe0-vdd\0vfe1-vdd";
			qcom,clock-cntl-support;
			clocks = <0x26 0x3c 0x74 0xa9 0x74 0x59 0x74 0x87 0x74 0x7e 0x74 0x0c 0x74 0x0e 0x74 0x10 0x74 0x12 0x74 0x68 0x74 0x6d 0x74 0x72 0x74 0x76 0x74 0x67 0x74 0x6c 0x74 0x71 0x74 0x75 0x74 0x65 0x74 0x6a 0x74 0x6f 0x74 0x74 0x74 0xbb 0x74 0x89 0x74 0x77 0x74 0xbc 0x74 0x8c 0x74 0x78>;
			clock-names = "mmssnoc_axi\0mnoc_ahb_clk\0camss_ahb_clk\0camss_top_ahb_clk\0ispif_ahb_clk\0csi0_src_clk\0csi1_src_clk\0csi2_src_clk\0csi3_src_clk\0csi0_rdi_clk\0csi1_rdi_clk\0csi2_rdi_clk\0csi3_rdi_clk\0csi0_pix_clk\0csi1_pix_clk\0csi2_pix_clk\0csi3_pix_clk\0camss_csi0_clk\0camss_csi1_clk\0camss_csi2_clk\0camss_csi3_clk\0vfe0_clk_src\0camss_vfe_vfe0_clk\0camss_csi_vfe0_clk\0vfe1_clk_src\0camss_vfe_vfe1_clk\0camss_csi_vfe1_clk";
			qcom,clock-rates = <0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00>;
			qcom,clock-control = "INIT_RATE\0NO_SET_RATE\0NO_SET_RATE\0NO_SET_RATE\0NO_SET_RATE\0INIT_RATE\0INIT_RATE\0INIT_RATE\0INIT_RATE\0NO_SET_RATE\0NO_SET_RATE\0NO_SET_RATE\0NO_SET_RATE\0NO_SET_RATE\0NO_SET_RATE\0NO_SET_RATE\0NO_SET_RATE\0NO_SET_RATE\0NO_SET_RATE\0NO_SET_RATE\0NO_SET_RATE\0INIT_RATE\0NO_SET_RATE\0NO_SET_RATE\0INIT_RATE\0NO_SET_RATE\0NO_SET_RATE";
			status = "ok";
		};

		qcom,vfe0@ca10000 {
			cell-index = <0x00>;
			compatible = "qcom,vfe48";
			reg = <0xca10000 0x4000 0xca40000 0x3000>;
			reg-names = "vfe\0vfe_vbif";
			interrupts = <0x00 0x13a 0x00>;
			interrupt-names = "vfe";
			vdd-supply = <0x1c2>;
			camss-vdd-supply = <0x161>;
			smmu-vdd-supply = <0x160>;
			qcom,vdd-names = "vdd\0camss-vdd\0smmu-vdd";
			clocks = <0x74 0xac 0x26 0x3c 0x74 0xa9 0x74 0x57 0x74 0x58 0x74 0x59 0x74 0x87 0x74 0xbb 0x74 0x89 0x74 0x8a 0x74 0x88 0x74 0x8e 0x74 0x8f 0x74 0x77>;
			clock-names = "mmss_throttle_camss_axi_clk\0mmssnoc_axi\0mnoc_ahb_clk\0bimc_smmu_ahb_clk\0bimc_smmu_axi_clk\0camss_ahb_clk\0camss_top_ahb_clk\0vfe_clk_src\0camss_vfe_clk\0camss_vfe_stream_clk\0camss_vfe_ahb_clk\0camss_vfe_vbif_ahb_clk\0camss_vfe_vbif_axi_clk\0camss_csi_vfe_clk";
			qcom,clock-rates = <0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x18148d00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x1c9c3800 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x22551000 0x00 0x00 0x00 0x00 0x00 0x00>;
			status = "ok";
			qos-entries = <0x08>;
			qos-regs = <0x404 0x408 0x40c 0x410 0x414 0x418 0x41c 0x420>;
			qos-settings = <0xaaa5aaa5 0xaaa5aaa5 0xaaa5aaa5 0xaa55aaa5 0xaa55aa55 0xaa55aa55 0xaa55aa55 0x5aa55>;
			vbif-entries = <0x03>;
			vbif-regs = <0x124 0xac 0xd0>;
			vbif-settings = <0x03 0x40 0x1010>;
			ds-entries = <0x11>;
			ds-regs = <0x424 0x428 0x42c 0x430 0x434 0x438 0x43c 0x440 0x444 0x448 0x44c 0x450 0x454 0x458 0x45c 0x460 0x464>;
			ds-settings = <0xcccc1111 0xcccc1111 0xcccc1111 0xcccc1111 0xcccc1111 0xcccc1111 0xcccc1111 0xcccc1111 0xcccc1111 0xcccc1111 0xcccc1111 0xcccc1111 0xcccc1111 0xcccc1111 0xcccc1111 0xcccc1111 0x110>;
			qcom,msm-bus,name = "msm_camera_vfe";
			qcom,msm-bus,num-cases = <0x02>;
			qcom,msm-bus,num-paths = <0x01>;
			qcom,msm-bus,vectors-KBps = <0x1d 0x200 0x00 0x00 0x1d 0x200 0x5f5e100 0x5f5e100>;
			qcom,msm-bus-vector-dyn-vote;
			qcom,vfe-cx-ipeak = <0x16a 0x02>;
			phandle = <0x37a>;
		};

		qcom,vfe1@ca14000 {
			cell-index = <0x01>;
			compatible = "qcom,vfe48";
			reg = <0xca14000 0x4000 0xca40000 0x3000>;
			reg-names = "vfe\0vfe_vbif";
			interrupts = <0x00 0x13b 0x00>;
			interrupt-names = "vfe";
			vdd-supply = <0x1c3>;
			camss-vdd-supply = <0x161>;
			smmu-vdd-supply = <0x160>;
			qcom,vdd-names = "vdd\0camss-vdd\0smmu-vdd";
			clocks = <0x74 0xac 0x26 0x3c 0x74 0xa9 0x74 0x57 0x74 0x58 0x74 0x59 0x74 0x87 0x74 0xbc 0x74 0x8c 0x74 0x8d 0x74 0x8b 0x74 0x8e 0x74 0x8f 0x74 0x78>;
			clock-names = "mmss_throttle_camss_axi_clk\0mmssnoc_axi\0mnoc_ahb_clk\0bimc_smmu_ahb_clk\0bimc_smmu_axi_clk\0camss_ahb_clk\0camss_top_ahb_clk\0vfe_clk_src\0camss_vfe_clk\0camss_vfe_stream_clk\0camss_vfe_ahb_clk\0camss_vfe_vbif_ahb_clk\0camss_vfe_vbif_axi_clk\0camss_csi_vfe_clk";
			qcom,clock-rates = <0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x18148d00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x1c9c3800 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x22551000 0x00 0x00 0x00 0x00 0x00 0x00>;
			status = "ok";
			qos-entries = <0x08>;
			qos-regs = <0x404 0x408 0x40c 0x410 0x414 0x418 0x41c 0x420>;
			qos-settings = <0xaaa5aaa5 0xaaa5aaa5 0xaaa5aaa5 0xaa55aaa5 0xaa55aa55 0xaa55aa55 0xaa55aa55 0x5aa55>;
			vbif-entries = <0x03>;
			vbif-regs = <0x124 0xac 0xd0>;
			vbif-settings = <0x03 0x40 0x1010>;
			ds-entries = <0x11>;
			ds-regs = <0x424 0x428 0x42c 0x430 0x434 0x438 0x43c 0x440 0x444 0x448 0x44c 0x450 0x454 0x458 0x45c 0x460 0x464>;
			ds-settings = <0xcccc1111 0xcccc1111 0xcccc1111 0xcccc1111 0xcccc1111 0xcccc1111 0xcccc1111 0xcccc1111 0xcccc1111 0xcccc1111 0xcccc1111 0xcccc1111 0xcccc1111 0xcccc1111 0xcccc1111 0xcccc1111 0x110>;
			qcom,msm-bus,name = "msm_camera_vfe";
			qcom,msm-bus,num-cases = <0x02>;
			qcom,msm-bus,num-paths = <0x01>;
			qcom,msm-bus,vectors-KBps = <0x1d 0x200 0x00 0x00 0x1d 0x200 0x5f5e100 0x5f5e100>;
			qcom,msm-bus-vector-dyn-vote;
			qcom,vfe-cx-ipeak = <0x16a 0x02>;
			phandle = <0x37b>;
		};

		qcom,vfe {
			compatible = "qcom,vfe";
			num_child = <0x02>;
		};

		qcom,cci@ca0c000 {
			cell-index = <0x00>;
			compatible = "qcom,cci";
			reg = <0xca0c000 0x4000>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			reg-names = "cci";
			interrupts = <0x00 0x127 0x00>;
			interrupt-names = "cci";
			status = "ok";
			mmagic-supply = <0x160>;
			gdscr-supply = <0x161>;
			qcom,cam-vreg-name = "mmagic\0gdscr";
			clocks = <0x26 0x3c 0x74 0xa9 0x74 0x57 0x74 0x58 0x74 0x59 0x74 0x87 0x74 0x0a 0x74 0x5a 0x74 0x5b>;
			clock-names = "mmssnoc_axi\0mnoc_ahb\0smmu_ahb\0smmu_axi\0camss_ahb_clk\0camss_top_ahb_clk\0cci_src_clk\0cci_ahb_clk\0camss_cci_clk";
			qcom,clock-rates = <0x00 0x00 0x00 0x00 0x00 0x00 0x124f800 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x23c3460 0x00 0x00>;
			pinctrl-names = "cci_default\0cci_suspend";
			pinctrl-0 = <0x1c4 0x1c5>;
			pinctrl-1 = <0x1c6 0x1c7>;
			gpios = <0xe1 0x24 0x00 0xe1 0x25 0x00 0xe1 0x26 0x00 0xe1 0x27 0x00>;
			qcom,gpio-tbl-num = <0x00 0x01 0x02 0x03>;
			qcom,gpio-tbl-flags = <0x01 0x01 0x01 0x01>;
			qcom,gpio-tbl-label = "CCI_I2C_DATA0\0CCI_I2C_CLK0\0CCI_I2C_DATA1\0CCI_I2C_CLK1";
			phandle = <0x37c>;

			qcom,i2c_standard_mode {
				status = "ok";
				qcom,hw-thigh = <0xc9>;
				qcom,hw-tlow = <0xae>;
				qcom,hw-tsu-sto = <0xcc>;
				qcom,hw-tsu-sta = <0xe7>;
				qcom,hw-thd-dat = <0x16>;
				qcom,hw-thd-sta = <0xa2>;
				qcom,hw-tbuf = <0xe3>;
				qcom,hw-scl-stretch-en = <0x00>;
				qcom,hw-trdhld = <0x06>;
				qcom,hw-tsp = <0x03>;
				qcom,cci-clk-src = <0x23c3460>;
				phandle = <0x37d>;
			};

			qcom,i2c_fast_mode {
				status = "ok";
				qcom,hw-thigh = <0x26>;
				qcom,hw-tlow = <0x38>;
				qcom,hw-tsu-sto = <0x28>;
				qcom,hw-tsu-sta = <0x28>;
				qcom,hw-thd-dat = <0x16>;
				qcom,hw-thd-sta = <0x23>;
				qcom,hw-tbuf = <0x3e>;
				qcom,hw-scl-stretch-en = <0x00>;
				qcom,hw-trdhld = <0x06>;
				qcom,hw-tsp = <0x03>;
				qcom,cci-clk-src = <0x23c3460>;
				phandle = <0x37e>;
			};

			qcom,i2c_custom_mode {
				status = "ok";
				qcom,hw-thigh = <0x26>;
				qcom,hw-tlow = <0x38>;
				qcom,hw-tsu-sto = <0x28>;
				qcom,hw-tsu-sta = <0x28>;
				qcom,hw-thd-dat = <0x16>;
				qcom,hw-thd-sta = <0x23>;
				qcom,hw-tbuf = <0x3e>;
				qcom,hw-scl-stretch-en = <0x01>;
				qcom,hw-trdhld = <0x06>;
				qcom,hw-tsp = <0x03>;
				qcom,cci-clk-src = <0x23c3460>;
				phandle = <0x37f>;
			};

			qcom,i2c_fast_plus_mode {
				status = "ok";
				qcom,hw-thigh = <0x10>;
				qcom,hw-tlow = <0x16>;
				qcom,hw-tsu-sto = <0x11>;
				qcom,hw-tsu-sta = <0x12>;
				qcom,hw-thd-dat = <0x10>;
				qcom,hw-thd-sta = <0x0f>;
				qcom,hw-tbuf = <0x18>;
				qcom,hw-scl-stretch-en = <0x00>;
				qcom,hw-trdhld = <0x03>;
				qcom,hw-tsp = <0x03>;
				qcom,cci-clk-src = <0x23c3460>;
				phandle = <0x380>;
			};

			qcom,actuator@0 {
				cell-index = <0x00>;
				reg = <0x00>;
				compatible = "qcom,actuator";
				qcom,cci-master = <0x00>;
				cam_vaf-supply = <0x1c8>;
				qcom,cam-vreg-name = "cam_vaf";
				qcom,cam-vreg-min-voltage = <0x2ab980>;
				qcom,cam-vreg-max-voltage = <0x2ab980>;
				qcom,cam-vreg-op-mode = <0x00>;
				phandle = <0x1c9>;
			};

			qcom,actuator@1 {
				cell-index = <0x01>;
				reg = <0x01>;
				compatible = "qcom,actuator";
				qcom,cci-master = <0x01>;
				cam_vaf-supply = <0x1c8>;
				qcom,cam-vreg-name = "cam_vaf";
				qcom,cam-vreg-min-voltage = <0x36ee80>;
				qcom,cam-vreg-max-voltage = <0x36ee80>;
				qcom,cam-vreg-op-mode = <0x00>;
				phandle = <0x381>;
			};

			qcom,actuator@2 {
				cell-index = <0x02>;
				reg = <0x02>;
				compatible = "qcom,actuator";
				qcom,cci-master = <0x01>;
				cam_vaf-supply = <0x1c8>;
				qcom,cam-vreg-name = "cam_vaf";
				qcom,cam-vreg-min-voltage = <0x36ee80>;
				qcom,cam-vreg-max-voltage = <0x36ee80>;
				qcom,cam-vreg-op-mode = <0x00>;
				phandle = <0x382>;
			};

			qcom,ois@0 {
				cell-index = <0x00>;
				reg = <0x00>;
				compatible = "qcom,ois";
				qcom,cci-master = <0x00>;
				cam_vaf-supply = <0x1c8>;
				qcom,cam-vreg-name = "cam_vaf";
				qcom,cam-vreg-min-voltage = <0x36ee80>;
				qcom,cam-vreg-max-voltage = <0x36ee80>;
				qcom,cam-vreg-op-mode = <0x00>;
				status = "disabled";
				phandle = <0x383>;
			};

			qcom,eeprom@0 {
				cell-index = <0x00>;
				reg = <0x00>;
				qcom,eeprom-name = "daredevil_s5kgm1sp_back_tsp_i";
				compatible = "qcom,eeprom";
				qcom,i2c-freq-mode = <0x01>;
				qcom,slave-addr = <0xb0>;
				qcom,num-blocks = <0x01>;
				qcom,page0 = <0x00 0x00 0x02 0x00 0x01 0x00>;
				qcom,poll0 = <0x00 0x00 0x02 0x00 0x01 0x00>;
				qcom,mem0 = <0x1bf6 0x00 0x02 0x00 0x01 0x00>;
				qcom,actuator-src = <0x1c9>;
				cam_vio-supply = <0x19d>;
				cam_vana-supply = <0x1ca>;
				cam_vdig-supply = <0x1cb>;
				cam_vaf-supply = <0x1c8>;
				qcom,cam-vreg-name = "cam_vio\0cam_vana\0cam_vdig\0cam_vaf";
				qcom,cam-vreg-min-voltage = <0x1b2920 0x00 0x00 0x2ab980>;
				qcom,cam-vreg-max-voltage = <0x1dc130 0x00 0x00 0x2ab980>;
				qcom,cam-vreg-op-mode = <0x19a28 0x00 0x00 0x00>;
				qcom,gpio-no-mux = <0x00>;
				pinctrl-names = "cam_default\0cam_suspend";
				pinctrl-0 = <0x1cc 0x1cd 0x1ce>;
				pinctrl-1 = <0x1cf 0x1d0 0x1d1>;
				gpios = <0xe1 0x20 0x00 0xe1 0x2f 0x00>;
				qcom,gpio-reset = <0x01>;
				qcom,gpio-req-tbl-num = <0x00 0x01>;
				qcom,gpio-req-tbl-flags = <0x01 0x00>;
				qcom,gpio-req-tbl-label = "CAMIF_MCLK0\0CAM_RESET0";
				qcom,cam-power-seq-type = "sensor_gpio\0sensor_vreg\0sensor_vreg\0sensor_vreg\0sensor_vreg\0sensor_clk\0sensor_gpio";
				qcom,cam-power-seq-val = "sensor_gpio_reset\0cam_vana\0cam_vio\0cam_vdig\0cam_vaf\0sensor_cam_mclk\0sensor_gpio_reset";
				qcom,cam-power-seq-cfg-val = <0x00 0x01 0x01 0x01 0x01 0x16e3600 0x01>;
				qcom,cam-power-seq-delay = <0x05 0x05 0x05 0x0f 0x0f 0x0f 0x0f>;
				qcom,sensor-position = <0x00>;
				qcom,sensor-mode = <0x00>;
				qcom,cci-master = <0x00>;
				status = "ok";
				clocks = <0x74 0x1c 0x74 0x82>;
				clock-names = "cam_src_clk\0cam_clk";
				qcom,clock-rates = <0x16e3600 0x00>;
				phandle = <0x1e2>;
			};

			qcom,eeprom@1 {
				cell-index = <0x01>;
				reg = <0x01>;
				compatible = "qcom,eeprom";
				qcom,eeprom-name = "daredevil_hi556_aux_tsp_i";
				qcom,i2c-freq-mode = <0x01>;
				qcom,slave-addr = <0xa6>;
				qcom,num-blocks = <0x01>;
				qcom,page0 = <0x00 0x00 0x02 0x01 0x01 0x00>;
				qcom,poll0 = <0x00 0x00 0x02 0x00 0x01 0x00>;
				qcom,mem0 = <0x71c 0x00 0x02 0x00 0x01 0x00>;
				cam_vio-supply = <0x19d>;
				cam_vana-supply = <0x1d2>;
				cam_vdig-supply = <0x1d3>;
				qcom,cam-vreg-name = "cam_vio\0cam_vana\0cam_vdig";
				qcom,cam-vreg-min-voltage = <0x1b2920 0x00 0x00>;
				qcom,cam-vreg-max-voltage = <0x1dc130 0x00 0x00>;
				qcom,cam-vreg-op-mode = <0x19a28 0x00 0x00>;
				qcom,gpio-no-mux = <0x00>;
				pinctrl-names = "cam_default\0cam_suspend";
				pinctrl-0 = <0x1d4 0x1d5>;
				pinctrl-1 = <0x1d6 0x1d7>;
				gpios = <0xe1 0x22 0x00 0xe1 0x28 0x00>;
				qcom,gpio-reset = <0x01>;
				qcom,gpio-req-tbl-num = <0x00 0x01>;
				qcom,gpio-req-tbl-flags = <0x01 0x00>;
				qcom,gpio-req-tbl-label = "CAMIF_MCLK\0CAM_RESET";
				qcom,cam-power-seq-type = "sensor_gpio\0sensor_vreg\0sensor_vreg\0sensor_vreg\0sensor_clk\0sensor_gpio";
				qcom,cam-power-seq-val = "sensor_gpio_reset\0cam_vio\0cam_vana\0cam_vdig\0sensor_cam_mclk\0sensor_gpio_reset";
				qcom,cam-power-seq-cfg-val = <0x00 0x01 0x01 0x01 0x16e3600 0x01>;
				qcom,cam-power-seq-delay = <0x05 0x05 0x05 0x05 0x05 0x05>;
				qcom,sensor-position = <0x00>;
				qcom,sensor-mode = <0x00>;
				qcom,cci-master = <0x01>;
				status = "ok";
				clocks = <0x74 0x1e 0x74 0x84>;
				clock-names = "cam_src_clk\0cam_clk";
				qcom,clock-rates = <0x16e3600 0x00>;
				phandle = <0x1e7>;
			};

			qcom,eeprom@2 {
				cell-index = <0x02>;
				reg = <0x02>;
				compatible = "qcom,eeprom";
				qcom,eeprom-name = "starlord_hi846_front_txd_i";
				qcom,i2c-freq-mode = <0x01>;
				qcom,slave-addr = <0xa2>;
				qcom,num-blocks = <0x01>;
				qcom,page0 = <0x00 0x00 0x02 0x01 0x01 0x00>;
				qcom,poll0 = <0x00 0x00 0x02 0x00 0x01 0x00>;
				qcom,mem0 = <0x78c 0x00 0x02 0x00 0x01 0x00>;
				cam_vio-supply = <0x19d>;
				cam_vana-supply = <0x1ca>;
				cam_vdig-supply = <0x1d8>;
				qcom,cam-vreg-name = "cam_vio\0cam_vana\0cam_vdig";
				qcom,cam-vreg-min-voltage = <0x1b2920 0x00 0x00>;
				qcom,cam-vreg-max-voltage = <0x1dc130 0x00 0x00>;
				qcom,cam-vreg-op-mode = <0x19a28 0x00 0x00>;
				qcom,gpio-no-mux = <0x00>;
				pinctrl-names = "cam_default\0cam_suspend";
				pinctrl-0 = <0x1d9 0x1da 0x1ce>;
				pinctrl-1 = <0x1db 0x1dc 0x1d1>;
				gpios = <0xe1 0x21 0x00 0xe1 0x2e 0x00>;
				qcom,gpio-reset = <0x01>;
				qcom,gpio-req-tbl-num = <0x00 0x01>;
				qcom,gpio-req-tbl-flags = <0x01 0x00>;
				qcom,gpio-req-tbl-label = "CAMIF_MCLK1\0CAM_RESET1";
				qcom,cam-power-seq-type = "sensor_gpio\0sensor_vreg\0sensor_vreg\0sensor_vreg\0sensor_clk\0sensor_gpio";
				qcom,cam-power-seq-val = "sensor_gpio_reset\0cam_vio\0cam_vana\0cam_vdig\0sensor_cam_mclk\0sensor_gpio_reset";
				qcom,cam-power-seq-cfg-val = <0x00 0x01 0x01 0x01 0x16e3600 0x01>;
				qcom,cam-power-seq-delay = <0x05 0x05 0x05 0x05 0x05 0x05>;
				qcom,sensor-position = <0x01>;
				qcom,sensor-mode = <0x00>;
				qcom,cci-master = <0x01>;
				status = "ok";
				clocks = <0x74 0x1d 0x74 0x83>;
				clock-names = "cam_src_clk\0cam_clk";
				qcom,clock-rates = <0x16e3600 0x00>;
				phandle = <0x1e9>;
			};

			qcom,eeprom@4 {
				cell-index = <0x04>;
				reg = <0x04>;
				compatible = "qcom,eeprom";
				qcom,eeprom-name = "starlord_hi556_aux_txd_i";
				qcom,i2c-freq-mode = <0x01>;
				qcom,slave-addr = <0x50>;
				qcom,num-blocks = <0x01>;
				qcom,page0 = <0x01 0xa02 0x02 0x01 0x01 0x00>;
				qcom,poll0 = <0x00 0x00 0x02 0x00 0x01 0x00>;
				qcom,mem0 = <0x156e 0x108 0x02 0x00 0x01 0x00>;
				cam_vio-supply = <0x19d>;
				cam_vana-supply = <0x1d2>;
				cam_vdig-supply = <0x1d3>;
				qcom,cam-vreg-name = "cam_vio\0cam_vana\0cam_vdig";
				qcom,cam-vreg-min-voltage = <0x1b2920 0x00 0x00>;
				qcom,cam-vreg-max-voltage = <0x1dc130 0x00 0x00>;
				qcom,cam-vreg-op-mode = <0x19a28 0x00 0x00>;
				qcom,gpio-no-mux = <0x00>;
				pinctrl-names = "cam_default\0cam_suspend";
				pinctrl-0 = <0x1d4 0x1d5>;
				pinctrl-1 = <0x1d6 0x1d7>;
				gpios = <0xe1 0x22 0x00 0xe1 0x28 0x00>;
				qcom,gpio-reset = <0x01>;
				qcom,gpio-req-tbl-num = <0x00 0x01>;
				qcom,gpio-req-tbl-flags = <0x01 0x00>;
				qcom,gpio-req-tbl-label = "CAMIF_MCLK\0CAM_RESET";
				qcom,cam-power-seq-type = "sensor_gpio\0sensor_vreg\0sensor_vreg\0sensor_vreg\0sensor_clk\0sensor_gpio";
				qcom,cam-power-seq-val = "sensor_gpio_reset\0cam_vio\0cam_vana\0cam_vdig\0sensor_cam_mclk\0sensor_gpio_reset";
				qcom,cam-power-seq-cfg-val = <0x00 0x01 0x01 0x01 0x16e3600 0x01>;
				qcom,cam-power-seq-delay = <0x05 0x05 0x05 0x05 0x05 0x05>;
				qcom,sensor-position = <0x00>;
				qcom,sensor-mode = <0x00>;
				qcom,cci-master = <0x01>;
				status = "ok";
				clocks = <0x74 0x1e 0x74 0x84>;
				clock-names = "cam_src_clk\0cam_clk";
				qcom,clock-rates = <0x16e3600 0x00>;
				phandle = <0x1e8>;
			};

			qcom,eeprom@3 {
				cell-index = <0x03>;
				reg = <0x03>;
				qcom,eeprom-name = "daredevil_hi846_wide_txd_i";
				compatible = "qcom,eeprom";
				qcom,i2c-freq-mode = <0x01>;
				qcom,slave-addr = <0xa4>;
				qcom,num-blocks = <0x01>;
				qcom,page0 = <0x00 0x00 0x02 0x00 0x01 0x00>;
				qcom,poll0 = <0x00 0x00 0x02 0x00 0x01 0x00>;
				qcom,mem0 = <0x776 0x00 0x02 0x00 0x01 0x00>;
				cam_vio-supply = <0x19d>;
				cam_vana-supply = <0x1d2>;
				cam_vdig-supply = <0x1d3>;
				qcom,cam-vreg-name = "cam_vio\0cam_vana\0cam_vdig";
				qcom,cam-vreg-min-voltage = <0x1b2920 0x00 0x00>;
				qcom,cam-vreg-max-voltage = <0x1dc130 0x00 0x00>;
				qcom,cam-vreg-op-mode = <0x19a28 0x00 0x00>;
				qcom,gpio-no-mux = <0x00>;
				pinctrl-names = "cam_default\0cam_suspend";
				pinctrl-0 = <0x1dd 0x1de>;
				pinctrl-1 = <0x1df 0x1e0>;
				gpios = <0xe1 0x23 0x00 0xe1 0x34 0x00>;
				qcom,gpio-reset = <0x01>;
				qcom,gpio-req-tbl-num = <0x00 0x01>;
				qcom,gpio-req-tbl-flags = <0x01 0x00>;
				qcom,gpio-req-tbl-label = "CAMIF_MCLK3\0CAM_RESET3";
				qcom,cam-power-seq-type = "sensor_gpio\0sensor_vreg\0sensor_vreg\0sensor_vreg\0sensor_clk\0sensor_gpio";
				qcom,cam-power-seq-val = "sensor_gpio_reset\0cam_vdig\0cam_vio\0cam_vana\0sensor_cam_mclk\0sensor_gpio_reset";
				qcom,cam-power-seq-cfg-val = <0x00 0x01 0x01 0x01 0x16e3600 0x01>;
				qcom,cam-power-seq-delay = <0x05 0x00 0x05 0x05 0x05 0x05>;
				qcom,sensor-position = <0x110>;
				qcom,sensor-mode = <0x00>;
				qcom,cci-master = <0x01>;
				status = "ok";
				clocks = <0x74 0x1f 0x74 0x85>;
				clock-names = "cam_src_clk\0cam_clk";
				qcom,clock-rates = <0x16e3600 0x00>;
				phandle = <0x1ec>;
			};

			qcom,eeprom@5 {
				cell-index = <0x05>;
				reg = <0x05>;
				qcom,eeprom-name = "starlord_s5k3p9sx_back_txd_i";
				compatible = "qcom,eeprom";
				qcom,i2c-freq-mode = <0x01>;
				qcom,slave-addr = <0xa0>;
				qcom,num-blocks = <0x01>;
				qcom,page0 = <0x00 0x00 0x02 0x00 0x01 0x00>;
				qcom,poll0 = <0x00 0x00 0x02 0x00 0x01 0x00>;
				qcom,mem0 = <0x1bf6 0x00 0x02 0x00 0x01 0x00>;
				qcom,actuator-src = <0x1c9>;
				cam_vio-supply = <0x19d>;
				cam_vana-supply = <0x1ca>;
				cam_vdig-supply = <0x1cb>;
				cam_vaf-supply = <0x1c8>;
				qcom,cam-vreg-name = "cam_vio\0cam_vana\0cam_vdig\0cam_vaf";
				qcom,cam-vreg-min-voltage = <0x1b2920 0x00 0x00 0x2ab980>;
				qcom,cam-vreg-max-voltage = <0x1dc130 0x00 0x00 0x2ab980>;
				qcom,cam-vreg-op-mode = <0x19a28 0x00 0x00 0x00>;
				qcom,gpio-no-mux = <0x00>;
				pinctrl-names = "cam_default\0cam_suspend";
				pinctrl-0 = <0x1cc 0x1cd 0x1ce>;
				pinctrl-1 = <0x1cf 0x1d0 0x1d1>;
				gpios = <0xe1 0x20 0x00 0xe1 0x2f 0x00>;
				qcom,gpio-reset = <0x01>;
				qcom,gpio-req-tbl-num = <0x00 0x01>;
				qcom,gpio-req-tbl-flags = <0x01 0x00>;
				qcom,gpio-req-tbl-label = "CAMIF_MCLK0\0CAM_RESET0";
				qcom,cam-power-seq-type = "sensor_gpio\0sensor_vreg\0sensor_vreg\0sensor_vreg\0sensor_vreg\0sensor_clk\0sensor_gpio";
				qcom,cam-power-seq-val = "sensor_gpio_reset\0cam_vana\0cam_vio\0cam_vdig\0cam_vaf\0sensor_cam_mclk\0sensor_gpio_reset";
				qcom,cam-power-seq-cfg-val = <0x00 0x01 0x01 0x01 0x01 0x16e3600 0x01>;
				qcom,cam-power-seq-delay = <0x05 0x05 0x05 0x0f 0x0f 0x0f 0x0f>;
				qcom,sensor-position = <0x00>;
				qcom,sensor-mode = <0x00>;
				qcom,cci-master = <0x00>;
				status = "ok";
				clocks = <0x74 0x1c 0x74 0x82>;
				clock-names = "cam_src_clk\0cam_clk";
				qcom,clock-rates = <0x16e3600 0x00>;
				phandle = <0x1e3>;
			};

			qcom,eeprom@6 {
				cell-index = <0x06>;
				reg = <0x06>;
				compatible = "qcom,eeprom";
				qcom,eeprom-name = "daredevil_s5k3t1sp_front_tsp_i";
				qcom,i2c-freq-mode = <0x01>;
				qcom,slave-addr = <0xa2>;
				qcom,num-blocks = <0x01>;
				qcom,page0 = <0x00 0x00 0x02 0x01 0x01 0x00>;
				qcom,poll0 = <0x00 0x00 0x02 0x00 0x01 0x00>;
				qcom,mem0 = <0x1374 0x00 0x02 0x00 0x01 0x00>;
				cam_vio-supply = <0x19d>;
				cam_vana-supply = <0x1ca>;
				cam_vdig-supply = <0x1d8>;
				qcom,cam-vreg-name = "cam_vio\0cam_vana\0cam_vdig";
				qcom,cam-vreg-min-voltage = <0x1b2920 0x00 0x00>;
				qcom,cam-vreg-max-voltage = <0x1dc130 0x00 0x00>;
				qcom,cam-vreg-op-mode = <0x19a28 0x00 0x00>;
				qcom,gpio-no-mux = <0x00>;
				pinctrl-names = "cam_default\0cam_suspend";
				pinctrl-0 = <0x1d9 0x1da 0x1ce>;
				pinctrl-1 = <0x1db 0x1dc 0x1d1>;
				gpios = <0xe1 0x21 0x00 0xe1 0x2e 0x00>;
				qcom,gpio-reset = <0x01>;
				qcom,gpio-req-tbl-num = <0x00 0x01>;
				qcom,gpio-req-tbl-flags = <0x01 0x00>;
				qcom,gpio-req-tbl-label = "CAMIF_MCLK1\0CAM_RESET1";
				qcom,cam-power-seq-type = "sensor_gpio\0sensor_vreg\0sensor_vreg\0sensor_vreg\0sensor_clk\0sensor_gpio";
				qcom,cam-power-seq-val = "sensor_gpio_reset\0cam_vio\0cam_vana\0cam_vdig\0sensor_cam_mclk\0sensor_gpio_reset";
				qcom,cam-power-seq-cfg-val = <0x00 0x01 0x01 0x01 0x16e3600 0x01>;
				qcom,cam-power-seq-delay = <0x05 0x05 0x05 0x05 0x05 0x05>;
				qcom,sensor-position = <0x01>;
				qcom,sensor-mode = <0x00>;
				qcom,cci-master = <0x01>;
				status = "ok";
				clocks = <0x74 0x1d 0x74 0x83>;
				clock-names = "cam_src_clk\0cam_clk";
				qcom,clock-rates = <0x16e3600 0x00>;
				phandle = <0x1ea>;
			};

			qcom,eeprom@7 {
				cell-index = <0x07>;
				reg = <0x07>;
				qcom,eeprom-name = "daredevil_s5kgm1sp_back_tly_ii";
				compatible = "qcom,eeprom";
				qcom,i2c-freq-mode = <0x01>;
				qcom,slave-addr = <0xb0>;
				qcom,num-blocks = <0x01>;
				qcom,page0 = <0x00 0x00 0x02 0x00 0x01 0x00>;
				qcom,poll0 = <0x00 0x00 0x02 0x00 0x01 0x00>;
				qcom,mem0 = <0x1bf6 0x00 0x02 0x00 0x01 0x00>;
				qcom,actuator-src = <0x1c9>;
				cam_vio-supply = <0x19d>;
				cam_vana-supply = <0x1ca>;
				cam_vdig-supply = <0x1cb>;
				cam_vaf-supply = <0x1c8>;
				qcom,cam-vreg-name = "cam_vio\0cam_vana\0cam_vdig\0cam_vaf";
				qcom,cam-vreg-min-voltage = <0x1b2920 0x00 0x00 0x2ab980>;
				qcom,cam-vreg-max-voltage = <0x1dc130 0x00 0x00 0x2ab980>;
				qcom,cam-vreg-op-mode = <0x19a28 0x00 0x00 0x00>;
				qcom,gpio-no-mux = <0x00>;
				pinctrl-names = "cam_default\0cam_suspend";
				pinctrl-0 = <0x1cc 0x1cd 0x1ce>;
				pinctrl-1 = <0x1cf 0x1d0 0x1d1>;
				gpios = <0xe1 0x20 0x00 0xe1 0x2f 0x00>;
				qcom,gpio-reset = <0x01>;
				qcom,gpio-req-tbl-num = <0x00 0x01>;
				qcom,gpio-req-tbl-flags = <0x01 0x00>;
				qcom,gpio-req-tbl-label = "CAMIF_MCLK0\0CAM_RESET0";
				qcom,cam-power-seq-type = "sensor_gpio\0sensor_vreg\0sensor_vreg\0sensor_vreg\0sensor_vreg\0sensor_clk\0sensor_gpio";
				qcom,cam-power-seq-val = "sensor_gpio_reset\0cam_vana\0cam_vio\0cam_vdig\0cam_vaf\0sensor_cam_mclk\0sensor_gpio_reset";
				qcom,cam-power-seq-cfg-val = <0x00 0x01 0x01 0x01 0x01 0x16e3600 0x01>;
				qcom,cam-power-seq-delay = <0x05 0x05 0x05 0x0f 0x0f 0x0f 0x0f>;
				qcom,sensor-position = <0x00>;
				qcom,sensor-mode = <0x00>;
				qcom,cci-master = <0x00>;
				status = "ok";
				clocks = <0x74 0x1c 0x74 0x82>;
				clock-names = "cam_src_clk\0cam_clk";
				qcom,clock-rates = <0x16e3600 0x00>;
				phandle = <0x1e4>;
			};

			qcom,eeprom@8 {
				cell-index = <0x03>;
				reg = <0x03>;
				qcom,eeprom-name = "daredevil_gc8034_wide_byd_ii";
				compatible = "qcom,eeprom";
				qcom,i2c-freq-mode = <0x01>;
				qcom,slave-addr = <0xa8>;
				qcom,num-blocks = <0x01>;
				qcom,page0 = <0x00 0x00 0x02 0x00 0x01 0x00>;
				qcom,poll0 = <0x00 0x00 0x02 0x00 0x01 0x00>;
				qcom,mem0 = <0x709 0x00 0x02 0x00 0x01 0x00>;
				cam_vio-supply = <0x19d>;
				cam_vana-supply = <0x1d2>;
				cam_vdig-supply = <0x1d3>;
				qcom,cam-vreg-name = "cam_vio\0cam_vana\0cam_vdig";
				qcom,cam-vreg-min-voltage = <0x1b2920 0x00 0x00>;
				qcom,cam-vreg-max-voltage = <0x1dc130 0x00 0x00>;
				qcom,cam-vreg-op-mode = <0x19a28 0x00 0x00>;
				qcom,gpio-no-mux = <0x00>;
				pinctrl-names = "cam_default\0cam_suspend";
				pinctrl-0 = <0x1dd 0x1de>;
				pinctrl-1 = <0x1df 0x1e0>;
				gpios = <0xe1 0x23 0x00 0xe1 0x34 0x00>;
				qcom,gpio-reset = <0x01>;
				qcom,gpio-req-tbl-num = <0x00 0x01>;
				qcom,gpio-req-tbl-flags = <0x01 0x00>;
				qcom,gpio-req-tbl-label = "CAMIF_MCLK3\0CAM_RESET3";
				qcom,cam-power-seq-type = "sensor_gpio\0sensor_vreg\0sensor_vreg\0sensor_vreg\0sensor_clk\0sensor_gpio";
				qcom,cam-power-seq-val = "sensor_gpio_reset\0cam_vdig\0cam_vio\0cam_vana\0sensor_cam_mclk\0sensor_gpio_reset";
				qcom,cam-power-seq-cfg-val = <0x00 0x01 0x01 0x01 0x16e3600 0x01>;
				qcom,cam-power-seq-delay = <0x05 0x00 0x05 0x05 0x05 0x05>;
				qcom,sensor-position = <0x110>;
				qcom,sensor-mode = <0x00>;
				qcom,cci-master = <0x01>;
				status = "ok";
				clocks = <0x74 0x1f 0x74 0x85>;
				clock-names = "cam_src_clk\0cam_clk";
				qcom,clock-rates = <0x16e3600 0x00>;
				phandle = <0x1ed>;
			};

			qcom,eeprom@9 {
				cell-index = <0x09>;
				reg = <0x09>;
				compatible = "qcom,eeprom";
				qcom,eeprom-name = "daredevil_s5k3t1sp_front_tru_ii";
				qcom,i2c-freq-mode = <0x01>;
				qcom,slave-addr = <0xa0>;
				qcom,num-blocks = <0x01>;
				qcom,page0 = <0x00 0x00 0x02 0x01 0x01 0x00>;
				qcom,poll0 = <0x00 0x00 0x02 0x00 0x01 0x00>;
				qcom,mem0 = <0x131f 0x00 0x02 0x00 0x01 0x00>;
				cam_vio-supply = <0x19d>;
				cam_vana-supply = <0x1ca>;
				cam_vdig-supply = <0x1d8>;
				qcom,cam-vreg-name = "cam_vio\0cam_vana\0cam_vdig";
				qcom,cam-vreg-min-voltage = <0x1b2920 0x00 0x00>;
				qcom,cam-vreg-max-voltage = <0x1dc130 0x00 0x00>;
				qcom,cam-vreg-op-mode = <0x19a28 0x00 0x00>;
				qcom,gpio-no-mux = <0x00>;
				pinctrl-names = "cam_default\0cam_suspend";
				pinctrl-0 = <0x1d9 0x1da 0x1ce>;
				pinctrl-1 = <0x1db 0x1dc 0x1d1>;
				gpios = <0xe1 0x21 0x00 0xe1 0x2e 0x00>;
				qcom,gpio-reset = <0x01>;
				qcom,gpio-req-tbl-num = <0x00 0x01>;
				qcom,gpio-req-tbl-flags = <0x01 0x00>;
				qcom,gpio-req-tbl-label = "CAMIF_MCLK1\0CAM_RESET1";
				qcom,cam-power-seq-type = "sensor_gpio\0sensor_vreg\0sensor_vreg\0sensor_vreg\0sensor_clk\0sensor_gpio";
				qcom,cam-power-seq-val = "sensor_gpio_reset\0cam_vio\0cam_vana\0cam_vdig\0sensor_cam_mclk\0sensor_gpio_reset";
				qcom,cam-power-seq-cfg-val = <0x00 0x01 0x01 0x01 0x16e3600 0x01>;
				qcom,cam-power-seq-delay = <0x05 0x05 0x05 0x05 0x05 0x05>;
				qcom,sensor-position = <0x01>;
				qcom,sensor-mode = <0x00>;
				qcom,cci-master = <0x01>;
				status = "ok";
				clocks = <0x74 0x1d 0x74 0x83>;
				clock-names = "cam_src_clk\0cam_clk";
				qcom,clock-rates = <0x16e3600 0x00>;
				phandle = <0x1eb>;
			};

			qcom,eeprom@10 {
				cell-index = <0x0a>;
				reg = <0x0a>;
				qcom,eeprom-name = "starlord_s5k3p9sx_back_hlt_ii";
				compatible = "qcom,eeprom";
				qcom,i2c-freq-mode = <0x01>;
				qcom,slave-addr = <0xa0>;
				qcom,num-blocks = <0x01>;
				qcom,page0 = <0x00 0x00 0x02 0x00 0x01 0x00>;
				qcom,poll0 = <0x00 0x00 0x02 0x00 0x01 0x00>;
				qcom,mem0 = <0x1bf6 0x00 0x02 0x00 0x01 0x00>;
				qcom,actuator-src = <0x1c9>;
				cam_vio-supply = <0x19d>;
				cam_vana-supply = <0x1ca>;
				cam_vdig-supply = <0x1cb>;
				cam_vaf-supply = <0x1c8>;
				qcom,cam-vreg-name = "cam_vio\0cam_vana\0cam_vdig\0cam_vaf";
				qcom,cam-vreg-min-voltage = <0x1b2920 0x00 0x00 0x2ab980>;
				qcom,cam-vreg-max-voltage = <0x1dc130 0x00 0x00 0x2ab980>;
				qcom,cam-vreg-op-mode = <0x19a28 0x00 0x00 0x00>;
				qcom,gpio-no-mux = <0x00>;
				pinctrl-names = "cam_default\0cam_suspend";
				pinctrl-0 = <0x1cc 0x1cd 0x1ce>;
				pinctrl-1 = <0x1cf 0x1d0 0x1d1>;
				gpios = <0xe1 0x20 0x00 0xe1 0x2f 0x00>;
				qcom,gpio-reset = <0x01>;
				qcom,gpio-req-tbl-num = <0x00 0x01>;
				qcom,gpio-req-tbl-flags = <0x01 0x00>;
				qcom,gpio-req-tbl-label = "CAMIF_MCLK0\0CAM_RESET0";
				qcom,cam-power-seq-type = "sensor_gpio\0sensor_vreg\0sensor_vreg\0sensor_vreg\0sensor_vreg\0sensor_clk\0sensor_gpio";
				qcom,cam-power-seq-val = "sensor_gpio_reset\0cam_vana\0cam_vio\0cam_vdig\0cam_vaf\0sensor_cam_mclk\0sensor_gpio_reset";
				qcom,cam-power-seq-cfg-val = <0x00 0x01 0x01 0x01 0x01 0x16e3600 0x01>;
				qcom,cam-power-seq-delay = <0x05 0x05 0x05 0x0f 0x0f 0x0f 0x0f>;
				qcom,sensor-position = <0x00>;
				qcom,sensor-mode = <0x00>;
				qcom,cci-master = <0x00>;
				status = "ok";
				clocks = <0x74 0x1c 0x74 0x82>;
				clock-names = "cam_src_clk\0cam_clk";
				qcom,clock-rates = <0x16e3600 0x00>;
				phandle = <0x1e5>;
			};

			qcom,eeprom@12 {
				cell-index = <0x0c>;
				reg = <0x12>;
				qcom,eeprom-name = "starlord_s5k3p9sx_back_hlt_ii";
				compatible = "qcom,eeprom";
				qcom,i2c-freq-mode = <0x01>;
				qcom,slave-addr = <0xb0>;
				qcom,num-blocks = <0x01>;
				qcom,page0 = <0x00 0x00 0x02 0x00 0x01 0x00>;
				qcom,poll0 = <0x00 0x00 0x02 0x00 0x01 0x00>;
				qcom,mem0 = <0x1bf6 0x00 0x02 0x00 0x01 0x00>;
				qcom,actuator-src = <0x1c9>;
				cam_vio-supply = <0x19d>;
				cam_vana-supply = <0x1ca>;
				cam_vdig-supply = <0x1cb>;
				cam_vaf-supply = <0x1c8>;
				qcom,cam-vreg-name = "cam_vio\0cam_vana\0cam_vdig\0cam_vaf";
				qcom,cam-vreg-min-voltage = <0x1b2920 0x00 0x00 0x2ab980>;
				qcom,cam-vreg-max-voltage = <0x1dc130 0x00 0x00 0x2ab980>;
				qcom,cam-vreg-op-mode = <0x19a28 0x00 0x00 0x00>;
				qcom,gpio-no-mux = <0x00>;
				pinctrl-names = "cam_default\0cam_suspend";
				pinctrl-0 = <0x1cc 0x1cd 0x1ce>;
				pinctrl-1 = <0x1cf 0x1d0 0x1d1>;
				gpios = <0xe1 0x20 0x00 0xe1 0x2f 0x00>;
				qcom,gpio-reset = <0x01>;
				qcom,gpio-req-tbl-num = <0x00 0x01>;
				qcom,gpio-req-tbl-flags = <0x01 0x00>;
				qcom,gpio-req-tbl-label = "CAMIF_MCLK0\0CAM_RESET0";
				qcom,cam-power-seq-type = "sensor_gpio\0sensor_vreg\0sensor_vreg\0sensor_vreg\0sensor_vreg\0sensor_clk\0sensor_gpio";
				qcom,cam-power-seq-val = "sensor_gpio_reset\0cam_vana\0cam_vio\0cam_vdig\0cam_vaf\0sensor_cam_mclk\0sensor_gpio_reset";
				qcom,cam-power-seq-cfg-val = <0x00 0x01 0x01 0x01 0x01 0x16e3600 0x01>;
				qcom,cam-power-seq-delay = <0x05 0x05 0x05 0x0f 0x0f 0x0f 0x0f>;
				qcom,sensor-position = <0x00>;
				qcom,sensor-mode = <0x00>;
				qcom,cci-master = <0x00>;
				status = "ok";
				clocks = <0x74 0x1c 0x74 0x82>;
				clock-names = "cam_src_clk\0cam_clk";
				qcom,clock-rates = <0x16e3600 0x00>;
				phandle = <0x1e6>;
			};

			qcom,camera@0 {
				cell-index = <0x00>;
				compatible = "qcom,camera";
				reg = <0x00>;
				qcom,csiphy-sd-index = <0x00>;
				qcom,csid-sd-index = <0x00>;
				qcom,mount-angle = <0x5a>;
				qcom,led-flash-src = <0x1e1>;
				qcom,actuator-src = <0x1c9>;
				qcom,eeprom-src = <0x1e2 0x1e3 0x1e4 0x1e5 0x1e6>;
				cam_vio-supply = <0x19d>;
				cam_vana-supply = <0x1ca>;
				cam_vdig-supply = <0x1cb>;
				qcom,cam-vreg-name = "cam_vio\0cam_vana\0cam_vdig";
				qcom,cam-vreg-min-voltage = <0x1b2920 0x00 0x00>;
				qcom,cam-vreg-max-voltage = <0x1dc130 0x00 0x00>;
				qcom,cam-vreg-op-mode = <0x19a28 0x00 0x00>;
				qcom,gpio-no-mux = <0x00>;
				pinctrl-names = "cam_default\0cam_suspend";
				pinctrl-0 = <0x1cc 0x1cd>;
				pinctrl-1 = <0x1cf 0x1d0>;
				gpios = <0xe1 0x20 0x00 0xe1 0x2f 0x00>;
				qcom,gpio-reset = <0x01>;
				qcom,gpio-req-tbl-num = <0x00 0x01>;
				qcom,gpio-req-tbl-flags = <0x01 0x00>;
				qcom,gpio-req-tbl-label = "CAMIF_MCLK0\0CAM_RESET0";
				qcom,sensor-position = <0x00>;
				qcom,sensor-mode = <0x00>;
				qcom,cci-master = <0x00>;
				status = "ok";
				clocks = <0x74 0x1c 0x74 0x82>;
				clock-names = "cam_src_clk\0cam_clk";
				qcom,clock-rates = <0x16e3600 0x00>;
			};

			qcom,camera@1 {
				cell-index = <0x01>;
				compatible = "qcom,camera";
				reg = <0x01>;
				qcom,csiphy-sd-index = <0x01>;
				qcom,csid-sd-index = <0x01>;
				qcom,mount-angle = <0x5a>;
				qcom,eeprom-src = <0x1e7 0x1e8>;
				cam_vio-supply = <0x19d>;
				cam_vana-supply = <0x1d2>;
				cam_vdig-supply = <0x1d3>;
				qcom,cam-vreg-name = "cam_vio\0cam_vana\0cam_vdig";
				qcom,cam-vreg-min-voltage = <0x1b2920 0x00 0x00>;
				qcom,cam-vreg-max-voltage = <0x1dc130 0x00 0x00>;
				qcom,cam-vreg-op-mode = <0x19a28 0x00 0x00>;
				qcom,gpio-no-mux = <0x00>;
				pinctrl-names = "cam_default\0cam_suspend";
				pinctrl-0 = <0x1d4 0x1d5>;
				pinctrl-1 = <0x1d6 0x1d7>;
				gpios = <0xe1 0x22 0x00 0xe1 0x28 0x00>;
				qcom,gpio-reset = <0x01>;
				qcom,gpio-req-tbl-num = <0x00 0x01>;
				qcom,gpio-req-tbl-flags = <0x01 0x00>;
				qcom,gpio-req-tbl-label = "CAMIF_MCLK\0CAM_RESET";
				qcom,sensor-position = <0x100>;
				qcom,sensor-mode = <0x00>;
				qcom,cci-master = <0x01>;
				status = "ok";
				clocks = <0x74 0x1e 0x74 0x84>;
				clock-names = "cam_src_clk\0cam_clk";
				qcom,clock-rates = <0x16e3600 0x00>;
			};

			qcom,camera@2 {
				cell-index = <0x02>;
				compatible = "qcom,camera";
				reg = <0x02>;
				qcom,csiphy-sd-index = <0x02>;
				qcom,csid-sd-index = <0x02>;
				qcom,mount-angle = <0x5a>;
				qcom,eeprom-src = <0x1e9 0x1ea 0x1eb>;
				cam_vio-supply = <0x19d>;
				cam_vana-supply = <0x1ca>;
				cam_vdig-supply = <0x1d8>;
				qcom,cam-vreg-name = "cam_vio\0cam_vana\0cam_vdig";
				qcom,cam-vreg-min-voltage = <0x1b2920 0x00 0x00>;
				qcom,cam-vreg-max-voltage = <0x1dc130 0x00 0x00>;
				qcom,cam-vreg-op-mode = <0x19a28 0x00 0x00>;
				qcom,gpio-no-mux = <0x00>;
				pinctrl-names = "cam_default\0cam_suspend";
				pinctrl-0 = <0x1d9 0x1da>;
				pinctrl-1 = <0x1db 0x1dc>;
				gpios = <0xe1 0x21 0x00 0xe1 0x2e 0x00>;
				qcom,gpio-reset = <0x01>;
				qcom,gpio-req-tbl-num = <0x00 0x01>;
				qcom,gpio-req-tbl-flags = <0x01 0x00>;
				qcom,gpio-req-tbl-label = "CAMIF_MCLK1\0CAM_RESET1";
				qcom,sensor-position = <0x01>;
				qcom,sensor-mode = <0x00>;
				qcom,cci-master = <0x01>;
				status = "ok";
				clocks = <0x74 0x1d 0x74 0x83>;
				clock-names = "cam_src_clk\0cam_clk";
				qcom,clock-rates = <0x16e3600 0x00>;
			};

			qcom,camera@3 {
				cell-index = <0x03>;
				compatible = "qcom,camera";
				reg = <0x03>;
				qcom,csiphy-sd-index = <0x02>;
				qcom,csid-sd-index = <0x02>;
				qcom,mount-angle = <0x5a>;
				qcom,led-flash-src = <0x1e1>;
				qcom,eeprom-src = <0x1ec 0x1ed>;
				cam_vio-supply = <0x19d>;
				cam_vana-supply = <0x1d2>;
				cam_vdig-supply = <0x1d3>;
				qcom,cam-vreg-name = "cam_vio\0cam_vana\0cam_vdig";
				qcom,cam-vreg-min-voltage = <0x1b2920 0x00 0x00>;
				qcom,cam-vreg-max-voltage = <0x1dc130 0x00 0x00>;
				qcom,cam-vreg-op-mode = <0x19a28 0x00 0x00>;
				qcom,gpio-no-mux = <0x00>;
				pinctrl-names = "cam_default\0cam_suspend";
				pinctrl-0 = <0x1dd 0x1de>;
				pinctrl-1 = <0x1df 0x1e0>;
				gpios = <0xe1 0x23 0x00 0xe1 0x34 0x00 0xe1 0x31 0x00 0xe1 0x1f 0x00>;
				qcom,gpio-reset = <0x01>;
				qcom,gpio-custom1 = <0x02>;
				qcom,gpio-custom2 = <0x03>;
				qcom,gpio-req-tbl-num = <0x00 0x01 0x02 0x03>;
				qcom,gpio-req-tbl-flags = <0x01 0x00 0x00 0x00>;
				qcom,gpio-req-tbl-label = "CAMIF_MCLK3\0CAM_RESET3\0CAM_CUSTOM1\0CAM_CUSTOM2";
				qcom,sensor-position = <0x110>;
				qcom,sensor-mode = <0x00>;
				qcom,cci-master = <0x01>;
				clocks = <0x74 0x1f 0x74 0x85>;
				clock-names = "cam_src_clk\0cam_clk";
				qcom,clock-rates = <0x16e3600 0x00>;
			};
		};

		qcom,jpeg@ca1c000 {
			cell-index = <0x00>;
			compatible = "qcom,jpeg";
			reg = <0xca1c000 0x4000 0xca60000 0x3000>;
			reg-names = "jpeg_hw\0jpeg_vbif";
			interrupts = <0x00 0x13c 0x00>;
			interrupt-names = "jpeg";
			smmu-vdd-supply = <0x160>;
			camss-vdd-supply = <0x161>;
			qcom,vdd-names = "smmu-vdd\0camss-vdd";
			clock-names = "mmssnoc_axi\0mmss_mnoc_ahb_clk\0mmss_bimc_smmu_ahb_clk\0mmss_bimc_smmu_axi_clk\0mmss_camss_ahb_clk\0mmss_camss_top_ahb_clk\0core_clk\0mmss_camss_jpeg_ahb_clk\0mmss_camss_jpeg_axi_clk";
			clocks = <0x26 0x3c 0x74 0xa9 0x74 0x57 0x74 0x58 0x74 0x59 0x74 0x87 0x74 0x00 0x74 0x80 0x74 0x81>;
			qcom,clock-rates = <0x00 0x00 0x00 0x00 0x00 0x00 0x1c9c3800 0x00 0x00>;
			qcom,vbif-reg-settings = <0x04 0x01>;
			qcom,prefetch-reg-settings = <0x30c 0x1111 0x318 0x31 0x324 0x31 0x330 0x31 0x33c 0x00>;
			qcom,msm-bus,name = "msm_camera_jpeg0";
			qcom,msm-bus,num-cases = <0x02>;
			qcom,msm-bus,num-paths = <0x01>;
			qcom,msm-bus,vectors-KBps = <0x3e 0x200 0x00 0x00 0x3e 0x200 0x124f80 0x124f80>;
			status = "ok";
		};

		qcom,jpeg@caa0000 {
			cell-index = <0x03>;
			compatible = "qcom,jpegdma";
			reg = <0xcaa0000 0x4000 0xca60000 0x3000>;
			reg-names = "jpeg_hw\0jpeg_vbif";
			interrupts = <0x00 0x130 0x00>;
			interrupt-names = "jpeg";
			smmu-vdd-supply = <0x160>;
			camss-vdd-supply = <0x161>;
			qcom,vdd-names = "smmu-vdd\0camss-vdd";
			clock-names = "mmssnoc_axi\0mmss_mnoc_ahb_clk\0mmss_bimc_smmu_ahb_clk\0mmss_bimc_smmu_axi_clk\0mmss_camss_ahb_clk\0mmss_camss_top_ahb_clk\0core_clk\0mmss_camss_jpeg_ahb_clk\0mmss_camss_jpeg_axi_clk";
			clocks = <0x26 0x3c 0x74 0xa9 0x74 0x57 0x74 0x58 0x74 0x59 0x74 0x87 0x74 0x01 0x74 0x80 0x74 0x81>;
			qcom,clock-rates = <0x00 0x00 0x00 0x00 0x00 0x00 0x1c9c3800 0x00 0x00>;
			qcom,vbif-reg-settings = <0x04 0x01>;
			qcom,prefetch-reg-settings = <0x18c 0x11 0x1a0 0x31 0x1b0 0x31>;
			qcom,msm-bus,name = "msm_camera_jpeg_dma";
			qcom,msm-bus,num-cases = <0x02>;
			qcom,msm-bus,num-paths = <0x01>;
			qcom,msm-bus,vectors-KBps = <0x3e 0x200 0x00 0x00 0x3e 0x200 0x124f80 0x124f80>;
			qcom,max-ds-factor = <0x80>;
			status = "ok";
		};

		qcom,vidc@cc00000 {
			compatible = "qcom,msm-vidc";
			status = "ok";
			reg = <0xcc00000 0x100000>;
			interrupts = <0x00 0x11f 0x04>;
			qcom,hfi = "venus";
			qcom,hfi-version = "3xx";
			qcom,firmware-name = "venus";
			qcom,never-unload-fw;
			qcom,sw-power-collapse;
			qcom,max-secure-instances = <0x05>;
			qcom,reg-presets = <0x80010 0x1f001f 0x80018 0x156 0x8001c 0x156>;
			qcom,max-hw-load = <0xfd200>;
			qcom,allowed-clock-rates = <0x1ee62800 0x1a524800 0x18148d00 0x1312d000 0x100da650 0x7f27450>;
			qcom,dcvs-tbl = <0xdb240 0xbf400 0xef100 0x3f00000c 0xc7380 0xb34c0 0xca800 0xc000000 0xdb240 0xdb240 0xef100 0x4000004>;
			qcom,dcvs-limit = <0x7e90 0x1e 0x7e90 0x18>;
			smmu-vdd-supply = <0x160>;
			venus-supply = <0xed>;
			venus-core0-supply = <0x1ee>;
			clock-names = "gcc_mmss_sys_noc_axi_clk\0mmssnoc_axi_clk\0mmss_throttle_video_axi_clk\0mmss_mnoc_ahb_clk\0mmss_bimc_smmu_ahb_clk\0mmss_bimc_smmu_axi_clk\0mmss_video_core_clk\0mmss_video_ahb_clk\0mmss_video_axi_clk\0mmss_video_core0_clk";
			clocks = <0xa1 0x4c 0x26 0x3c 0x74 0xb2 0x74 0xa9 0x74 0x57 0x74 0x58 0x74 0xb6 0x74 0xb4 0x74 0xb5 0x74 0xb7>;
			qcom,clock-configs = <0x00 0x00 0x00 0x00 0x00 0x00 0x03 0x00 0x02 0x03>;
			qcom,cx-ipeak-data = <0x16a 0x04>;
			qcom,clock-freq-threshold = <0x1ee62800>;
			phandle = <0x384>;

			bus_cnoc {
				compatible = "qcom,msm-vidc,bus";
				label = "cnoc";
				qcom,bus-master = <0x01>;
				qcom,bus-slave = <0x254>;
				qcom,bus-governor = "performance";
				qcom,bus-range-kbps = <0x01 0x01>;
			};

			venus_bus_ddr {
				compatible = "qcom,msm-vidc,bus";
				label = "venus-ddr";
				qcom,bus-master = <0x3f>;
				qcom,bus-slave = <0x200>;
				qcom,bus-governor = "venus-ddr-gov";
				qcom,bus-range-kbps = <0x3e8 0x241648>;
			};

			arm9_bus_ddr {
				compatible = "qcom,msm-vidc,bus";
				label = "venus-arm9-ddr";
				qcom,bus-master = <0x3f>;
				qcom,bus-slave = <0x200>;
				qcom,bus-governor = "performance";
				qcom,bus-range-kbps = <0x01 0x01>;
			};

			qcom,clock-freq-tbl {

				qcom,profile-enc {
					qcom,codec-mask = <0x55555555>;
					qcom,cycles-per-mb = <0x3a3>;
					qcom,low-power-mode-factor = <0x8206>;
				};

				qcom,profile-dec {
					qcom,codec-mask = <0xf3ffffff>;
					qcom,cycles-per-mb = <0x163>;
				};

				qcom,profile-hevcdec {
					qcom,codec-mask = <0xc000000>;
					qcom,cycles-per-mb = <0x190>;
				};
			};

			venus-ddr-gov {
				compatible = "qcom,msm-vidc,governor,table";
				status = "ok";

				qcom,bus-freq-table {

					qcom,profile-enc {
						qcom,codec-mask = <0x55555555>;
						qcom,load-busfreq-tbl = <0xef100 0xfee20 0xd2f00 0xd88d8 0x77880 0xa2990 0x69780 0x8d1d0 0x3bc40 0x54790 0x34bc0 0x47888 0x1a5e0 0x24dd8 0x00 0x00>;
					};

					qcom,profile-dec {
						qcom,codec-mask = <0xffffffff>;
						qcom,load-busfreq-tbl = <0xef100 0x241648 0xd2f00 0x1e2e90 0x77880 0x1149c8 0x69780 0xf2ad0 0x3bc40 0x8d9a0 0x34bc0 0x7a508 0x1a5e0 0x3e418 0x00 0x00>;
					};

					qcom,profile-dec-ubwc {
						qcom,codec-mask = <0xffffffff>;
						qcom,ubwc-mode;
						qcom,load-busfreq-tbl = <0xef100 0x1cdea0 0xd2f00 0x17b650 0x77880 0xda818 0x69780 0xbeac8 0x3bc40 0x704e0 0x34bc0 0x497c8 0x1a5e0 0x31510 0x00 0x00>;
					};

					qcom,profile-dec-ubwc-10bit {
						qcom,codec-mask = <0xffffffff>;
						qcom,ubwc-10bit;
						qcom,load-busfreq-tbl = <0xef100 0x255400 0xd2f00 0x202c00 0x77880 0x126c00 0x69780 0x102800 0x3bc40 0x96800 0x34bc0 0x82800 0x1a5e0 0x42400 0x00 0x00>;
					};
				};
			};

			non_secure_cb {
				compatible = "qcom,msm-vidc,context-bank";
				label = "venus_ns";
				iommus = <0x170 0x400 0x170 0x401 0x170 0x40a 0x170 0x407 0x170 0x40e 0x170 0x40f 0x170 0x408 0x170 0x409 0x170 0x40b 0x170 0x40c 0x170 0x40d 0x170 0x410 0x170 0x421 0x170 0x428 0x170 0x429 0x170 0x42b 0x170 0x42c 0x170 0x42d 0x170 0x411 0x170 0x431>;
				buffer-types = <0xfff>;
				virtual-addr-pool = <0x79000000 0x60000000>;
			};

			firmware_cb {
				compatible = "qcom,msm-vidc,context-bank";
				qcom,fw-context-bank;
				iommus = <0x170 0x580 0x170 0x586>;
			};

			secure_bitstream_cb {
				compatible = "qcom,msm-vidc,context-bank";
				label = "venus_sec_bitstream";
				iommus = <0x170 0x500 0x170 0x502 0x170 0x509 0x170 0x50a 0x170 0x50b 0x170 0x50e 0x170 0x526 0x170 0x529 0x170 0x52b>;
				buffer-types = <0x241>;
				virtual-addr-pool = <0x51000000 0x28000000>;
				qcom,secure-context-bank;
			};

			secure_pixel_cb {
				compatible = "qcom,msm-vidc,context-bank";
				label = "venus_sec_pixel";
				iommus = <0x170 0x504 0x170 0x50c 0x170 0x510 0x170 0x52c>;
				buffer-types = <0x106>;
				virtual-addr-pool = <0x29000000 0x28000000>;
				qcom,secure-context-bank;
				phandle = <0x385>;
			};

			secure_non_pixel_cb {
				compatible = "qcom,msm-vidc,context-bank";
				label = "venus_sec_non_pixel";
				iommus = <0x170 0x505 0x170 0x507 0x170 0x508 0x170 0x50d 0x170 0x50f 0x170 0x525 0x170 0x528 0x170 0x52d 0x170 0x540>;
				buffer-types = <0x480>;
				virtual-addr-pool = <0x1000000 0x28000000>;
				qcom,secure-context-bank;
				phandle = <0x386>;
			};
		};

		qcom,msm-pcm {
			compatible = "qcom,msm-pcm-dsp";
			qcom,msm-pcm-dsp-id = <0x00>;
			phandle = <0x1f7>;
		};

		qcom,msm-pcm-routing {
			compatible = "qcom,msm-pcm-routing";
			phandle = <0x201>;
		};

		qcom,msm-compr-dsp {
			compatible = "qcom,msm-compr-dsp";
			phandle = <0x203>;
		};

		qcom,msm-ultra-low-latency {
			compatible = "qcom,msm-pcm-dsp";
			qcom,msm-pcm-dsp-id = <0x02>;
			qcom,msm-pcm-low-latency;
			qcom,latency-level = "ultra";
			phandle = <0x1f9>;
		};

		qcom,msm-pcm-low-latency {
			compatible = "qcom,msm-pcm-dsp";
			qcom,msm-pcm-dsp-id = <0x01>;
			qcom,msm-pcm-low-latency;
			qcom,latency-level = "regular";
			phandle = <0x1f8>;
		};

		qcom,msm-pcm-dsp-noirq {
			compatible = "qcom,msm-pcm-dsp-noirq";
			qcom,msm-pcm-low-latency;
			qcom,latency-level = "ultra";
			phandle = <0x204>;
		};

		qcom,msm-cpe-lsm {
			compatible = "qcom,msm-cpe-lsm";
			phandle = <0x202>;
		};

		qcom,msm-cpe-lsm@3 {
			compatible = "qcom,msm-cpe-lsm";
			qcom,msm-cpe-lsm-id = <0x03>;
			phandle = <0x387>;
		};

		qcom,wcd-dsp-mgr {
			compatible = "qcom,wcd-dsp-mgr";
			qcom,wdsp-components = <0x1ef 0x00 0x1f0 0x01 0x1f1 0x02>;
			qcom,img-filename = "cpe_9340";
			status = "disabled";
			phandle = <0x388>;
		};

		qcom,wcd-dsp-glink {
			compatible = "qcom,wcd-dsp-glink";
			status = "disabled";
			phandle = <0x389>;
		};

		qcom,msm-compress-dsp {
			compatible = "qcom,msm-compress-dsp";
			phandle = <0x1fd>;
		};

		qcom,msm-voip-dsp {
			compatible = "qcom,msm-voip-dsp";
			phandle = <0x1fa>;
		};

		qcom,msm-pcm-voice {
			compatible = "qcom,msm-pcm-voice";
			qcom,destroy-cvd;
			phandle = <0x1fb>;
		};

		qcom,msm-stub-codec {
			compatible = "qcom,msm-stub-codec";
			phandle = <0x233>;
		};

		qcom,msm-dai-fe {
			compatible = "qcom,msm-dai-fe";
		};

		qcom,msm-pcm-afe {
			compatible = "qcom,msm-pcm-afe";
			phandle = <0x1ff>;
		};

		qcom,msm-dai-q6-dp {
			compatible = "qcom,msm-dai-q6-hdmi";
			qcom,msm-dai-q6-dev-id = <0x6020>;
			phandle = <0x205>;
		};

		qcom,msm-pcm-loopback {
			compatible = "qcom,msm-pcm-loopback";
			phandle = <0x1fc>;
		};

		qcom,msm-dai-mi2s {
			compatible = "qcom,msm-dai-mi2s";

			qcom,msm-dai-q6-mi2s-prim {
				compatible = "qcom,msm-dai-q6-mi2s";
				qcom,msm-dai-q6-mi2s-dev-id = <0x00>;
				qcom,msm-mi2s-rx-lines = <0x03>;
				qcom,msm-mi2s-tx-lines = <0x00>;
				phandle = <0x206>;
			};

			qcom,msm-dai-q6-mi2s-sec {
				compatible = "qcom,msm-dai-q6-mi2s";
				qcom,msm-dai-q6-mi2s-dev-id = <0x01>;
				qcom,msm-mi2s-rx-lines = <0x01>;
				qcom,msm-mi2s-tx-lines = <0x00>;
				phandle = <0x207>;
			};

			qcom,msm-dai-q6-mi2s-quat {
				compatible = "qcom,msm-dai-q6-mi2s";
				qcom,msm-dai-q6-mi2s-dev-id = <0x03>;
				qcom,msm-mi2s-rx-lines = <0x01>;
				qcom,msm-mi2s-tx-lines = <0x02>;
				phandle = <0x209>;
			};

			qcom,msm-dai-q6-mi2s-tert {
				compatible = "qcom,msm-dai-q6-mi2s";
				qcom,msm-dai-q6-mi2s-dev-id = <0x02>;
				qcom,msm-mi2s-rx-lines = <0x00>;
				qcom,msm-mi2s-tx-lines = <0x03>;
				phandle = <0x208>;
			};

			qcom,msm-dai-q6-mi2s-quin {
				compatible = "qcom,msm-dai-q6-mi2s";
				qcom,msm-dai-q6-mi2s-dev-id = <0x05>;
				qcom,msm-mi2s-rx-lines = <0x01>;
				qcom,msm-mi2s-tx-lines = <0x02>;
				phandle = <0x38a>;
			};

			qcom,msm-dai-q6-mi2s-senary {
				compatible = "qcom,msm-dai-q6-mi2s";
				qcom,msm-dai-q6-mi2s-dev-id = <0x06>;
				qcom,msm-mi2s-rx-lines = <0x00>;
				qcom,msm-mi2s-tx-lines = <0x03>;
				phandle = <0x38b>;
			};

			qcom,msm-dai-q6-int-mi2s0 {
				compatible = "qcom,msm-dai-q6-mi2s";
				qcom,msm-dai-q6-mi2s-dev-id = <0x07>;
				qcom,msm-mi2s-rx-lines = <0x03>;
				qcom,msm-mi2s-tx-lines = <0x00>;
				phandle = <0x23d>;
			};

			qcom,msm-dai-q6-int-mi2s1 {
				compatible = "qcom,msm-dai-q6-mi2s";
				qcom,msm-dai-q6-mi2s-dev-id = <0x08>;
				qcom,msm-mi2s-rx-lines = <0x03>;
				qcom,msm-mi2s-tx-lines = <0x00>;
				phandle = <0x23e>;
			};

			qcom,msm-dai-q6-int-mi2s2 {
				compatible = "qcom,msm-dai-q6-mi2s";
				qcom,msm-dai-q6-mi2s-dev-id = <0x09>;
				qcom,msm-mi2s-rx-lines = <0x00>;
				qcom,msm-mi2s-tx-lines = <0x03>;
				phandle = <0x23f>;
			};

			qcom,msm-dai-q6-int-mi2s3 {
				compatible = "qcom,msm-dai-q6-mi2s";
				qcom,msm-dai-q6-mi2s-dev-id = <0x0a>;
				qcom,msm-mi2s-rx-lines = <0x00>;
				qcom,msm-mi2s-tx-lines = <0x03>;
				phandle = <0x240>;
			};

			qcom,msm-dai-q6-int-mi2s4 {
				compatible = "qcom,msm-dai-q6-mi2s";
				qcom,msm-dai-q6-mi2s-dev-id = <0x0b>;
				qcom,msm-mi2s-rx-lines = <0x03>;
				qcom,msm-mi2s-tx-lines = <0x00>;
				phandle = <0x241>;
			};

			qcom,msm-dai-q6-int-mi2s5 {
				compatible = "qcom,msm-dai-q6-mi2s";
				qcom,msm-dai-q6-mi2s-dev-id = <0x0c>;
				qcom,msm-mi2s-rx-lines = <0x00>;
				qcom,msm-mi2s-tx-lines = <0x03>;
				phandle = <0x242>;
			};

			qcom,msm-dai-q6-int-mi2s6 {
				compatible = "qcom,msm-dai-q6-mi2s";
				qcom,msm-dai-q6-mi2s-dev-id = <0x0d>;
				qcom,msm-mi2s-rx-lines = <0x00>;
				qcom,msm-mi2s-tx-lines = <0x03>;
				phandle = <0x38c>;
			};
		};

		qcom,msm-lsm-client {
			compatible = "qcom,msm-lsm-client";
			phandle = <0x200>;
		};

		qcom,msm-dai-q6 {
			compatible = "qcom,msm-dai-q6";

			qcom,msm-dai-q6-sb-0-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x4000>;
				phandle = <0x20e>;
			};

			qcom,msm-dai-q6-sb-0-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x4001>;
				phandle = <0x20f>;
			};

			qcom,msm-dai-q6-sb-1-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x4002>;
				phandle = <0x210>;
			};

			qcom,msm-dai-q6-sb-1-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x4003>;
				phandle = <0x211>;
			};

			qcom,msm-dai-q6-sb-2-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x4004>;
				phandle = <0x212>;
			};

			qcom,msm-dai-q6-sb-2-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x4005>;
				phandle = <0x213>;
			};

			qcom,msm-dai-q6-sb-3-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x4006>;
				phandle = <0x214>;
			};

			qcom,msm-dai-q6-sb-3-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x4007>;
				phandle = <0x215>;
			};

			qcom,msm-dai-q6-sb-4-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x4008>;
				phandle = <0x216>;
			};

			qcom,msm-dai-q6-sb-4-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x4009>;
				phandle = <0x217>;
			};

			qcom,msm-dai-q6-sb-5-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x400b>;
				phandle = <0x218>;
			};

			qcom,msm-dai-q6-sb-5-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x400a>;
				phandle = <0x221>;
			};

			qcom,msm-dai-q6-sb-6-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x400c>;
				phandle = <0x222>;
			};

			qcom,msm-dai-q6-sb-7-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x400f>;
				phandle = <0x224>;
			};

			qcom,msm-dai-q6-sb-7-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x400e>;
				phandle = <0x223>;
			};

			qcom,msm-dai-q6-sb-8-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x4011>;
				phandle = <0x225>;
			};

			qcom,msm-dai-q6-sb-8-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x4010>;
				phandle = <0x226>;
			};

			qcom,msm-dai-q6-bt-sco-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x3000>;
				phandle = <0x38d>;
			};

			qcom,msm-dai-q6-bt-sco-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x3001>;
				phandle = <0x38e>;
			};

			qcom,msm-dai-q6-int-fm-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x3004>;
				phandle = <0x38f>;
			};

			qcom,msm-dai-q6-int-fm-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x3005>;
				phandle = <0x390>;
			};

			qcom,msm-dai-q6-be-afe-pcm-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0xe0>;
				phandle = <0x219>;
			};

			qcom,msm-dai-q6-be-afe-pcm-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0xe1>;
				phandle = <0x21a>;
			};

			qcom,msm-dai-q6-afe-proxy-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0xf1>;
				phandle = <0x21b>;
			};

			qcom,msm-dai-q6-afe-proxy-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0xf0>;
				phandle = <0x21c>;
			};

			qcom,msm-dai-q6-incall-record-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x8003>;
				phandle = <0x21d>;
			};

			qcom,msm-dai-q6-incall-record-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x8004>;
				phandle = <0x21e>;
			};

			qcom,msm-dai-q6-incall-music-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x8005>;
				phandle = <0x21f>;
			};

			qcom,msm-dai-q6-incall-music-2-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x8002>;
				phandle = <0x220>;
			};

			qcom,msm-dai-q6-proxy-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x2002>;
				phandle = <0x231>;
			};

			qcom,msm-dai-q6-proxy-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x2003>;
				phandle = <0x232>;
			};

			qcom,msm-dai-q6-usb-audio-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x7000>;
				phandle = <0x227>;
			};

			qcom,msm-dai-q6-usb-audio-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x7001>;
				phandle = <0x228>;
			};
		};

		qcom,msm-pcm-hostless {
			compatible = "qcom,msm-pcm-hostless";
			phandle = <0x1fe>;
		};

		qcom,msm-pri-auxpcm {
			compatible = "qcom,msm-auxpcm-dev";
			qcom,msm-cpudai-auxpcm-mode = <0x00 0x00>;
			qcom,msm-cpudai-auxpcm-sync = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-frame = <0x05 0x04>;
			qcom,msm-cpudai-auxpcm-quant = <0x02 0x02>;
			qcom,msm-cpudai-auxpcm-num-slots = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-slot-mapping = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-data = <0x00 0x00>;
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
			qcom,msm-auxpcm-interface = "primary";
			qcom,msm-cpudai-afe-clk-ver = <0x02>;
			phandle = <0x20a>;
		};

		qcom,msm-sec-auxpcm {
			compatible = "qcom,msm-auxpcm-dev";
			qcom,msm-cpudai-auxpcm-mode = <0x00 0x00>;
			qcom,msm-cpudai-auxpcm-sync = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-frame = <0x05 0x04>;
			qcom,msm-cpudai-auxpcm-quant = <0x02 0x02>;
			qcom,msm-cpudai-auxpcm-num-slots = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-slot-mapping = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-data = <0x00 0x00>;
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
			qcom,msm-auxpcm-interface = "secondary";
			qcom,msm-cpudai-afe-clk-ver = <0x02>;
			phandle = <0x20b>;
		};

		qcom,msm-tert-auxpcm {
			compatible = "qcom,msm-auxpcm-dev";
			qcom,msm-cpudai-auxpcm-mode = <0x00 0x00>;
			qcom,msm-cpudai-auxpcm-sync = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-frame = <0x05 0x04>;
			qcom,msm-cpudai-auxpcm-quant = <0x02 0x02>;
			qcom,msm-cpudai-auxpcm-num-slots = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-slot-mapping = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-data = <0x00 0x00>;
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
			qcom,msm-auxpcm-interface = "tertiary";
			qcom,msm-cpudai-afe-clk-ver = <0x02>;
			phandle = <0x20c>;
		};

		qcom,msm-quat-auxpcm {
			compatible = "qcom,msm-auxpcm-dev";
			qcom,msm-cpudai-auxpcm-mode = <0x00 0x00>;
			qcom,msm-cpudai-auxpcm-sync = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-frame = <0x05 0x04>;
			qcom,msm-cpudai-auxpcm-quant = <0x02 0x02>;
			qcom,msm-cpudai-auxpcm-num-slots = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-slot-mapping = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-data = <0x00 0x00>;
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
			qcom,msm-auxpcm-interface = "quaternary";
			qcom,msm-cpudai-afe-clk-ver = <0x02>;
			phandle = <0x20d>;
		};

		qcom,msm-audio-ion {
			compatible = "qcom,msm-audio-ion";
			qcom,smmu-version = <0x02>;
			qcom,smmu-enabled;
			iommus = <0xe4 0x01>;
		};

		qcom,msm-adsp-loader {
			compatible = "qcom,adsp-loader";
			qcom,adsp-state = <0x00>;
		};

		qcom,msm-dai-tdm-pri-rx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9100>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x01>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9000>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x01>;
			qcom,msm-cpudai-tdm-sync-mode = <0x01>;
			qcom,msm-cpudai-tdm-sync-src = <0x01>;
			qcom,msm-cpudai-tdm-data-out = <0x00>;
			qcom,msm-cpudai-tdm-invert-sync = <0x01>;
			qcom,msm-cpudai-tdm-data-delay = <0x01>;

			qcom,msm-dai-q6-tdm-pri-rx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9000>;
				qcom,msm-cpudai-tdm-data-align = <0x00>;
				phandle = <0x229>;
			};
		};

		qcom,msm-dai-tdm-pri-tx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9101>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x01>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9001>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x01>;
			qcom,msm-cpudai-tdm-sync-mode = <0x01>;
			qcom,msm-cpudai-tdm-sync-src = <0x01>;
			qcom,msm-cpudai-tdm-data-out = <0x00>;
			qcom,msm-cpudai-tdm-invert-sync = <0x01>;
			qcom,msm-cpudai-tdm-data-delay = <0x01>;

			qcom,msm-dai-q6-tdm-pri-tx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9001>;
				qcom,msm-cpudai-tdm-data-align = <0x00>;
				phandle = <0x22a>;
			};
		};

		qcom,msm-dai-tdm-sec-rx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9110>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x01>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9010>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x01>;
			qcom,msm-cpudai-tdm-sync-mode = <0x01>;
			qcom,msm-cpudai-tdm-sync-src = <0x01>;
			qcom,msm-cpudai-tdm-data-out = <0x00>;
			qcom,msm-cpudai-tdm-invert-sync = <0x01>;
			qcom,msm-cpudai-tdm-data-delay = <0x01>;

			qcom,msm-dai-q6-tdm-sec-rx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9010>;
				qcom,msm-cpudai-tdm-data-align = <0x00>;
				phandle = <0x22b>;
			};
		};

		qcom,msm-dai-tdm-sec-tx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9111>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x01>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9011>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x01>;
			qcom,msm-cpudai-tdm-sync-mode = <0x01>;
			qcom,msm-cpudai-tdm-sync-src = <0x01>;
			qcom,msm-cpudai-tdm-data-out = <0x00>;
			qcom,msm-cpudai-tdm-invert-sync = <0x01>;
			qcom,msm-cpudai-tdm-data-delay = <0x01>;

			qcom,msm-dai-q6-tdm-sec-tx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9011>;
				qcom,msm-cpudai-tdm-data-align = <0x00>;
				phandle = <0x22c>;
			};
		};

		qcom,msm-dai-tdm-tert-rx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9120>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x01>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9020>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x01>;
			qcom,msm-cpudai-tdm-sync-mode = <0x01>;
			qcom,msm-cpudai-tdm-sync-src = <0x01>;
			qcom,msm-cpudai-tdm-data-out = <0x00>;
			qcom,msm-cpudai-tdm-invert-sync = <0x01>;
			qcom,msm-cpudai-tdm-data-delay = <0x01>;

			qcom,msm-dai-q6-tdm-tert-rx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9020>;
				qcom,msm-cpudai-tdm-data-align = <0x00>;
				phandle = <0x22d>;
			};
		};

		qcom,msm-dai-tdm-tert-tx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9121>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x01>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9021>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x01>;
			qcom,msm-cpudai-tdm-sync-mode = <0x01>;
			qcom,msm-cpudai-tdm-sync-src = <0x01>;
			qcom,msm-cpudai-tdm-data-out = <0x00>;
			qcom,msm-cpudai-tdm-invert-sync = <0x01>;
			qcom,msm-cpudai-tdm-data-delay = <0x01>;

			qcom,msm-dai-q6-tdm-tert-tx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9021>;
				qcom,msm-cpudai-tdm-data-align = <0x00>;
				phandle = <0x22e>;
			};
		};

		qcom,msm-dai-tdm-quat-rx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9130>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x01>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9030>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x01>;
			qcom,msm-cpudai-tdm-sync-mode = <0x01>;
			qcom,msm-cpudai-tdm-sync-src = <0x01>;
			qcom,msm-cpudai-tdm-data-out = <0x00>;
			qcom,msm-cpudai-tdm-invert-sync = <0x01>;
			qcom,msm-cpudai-tdm-data-delay = <0x01>;

			qcom,msm-dai-q6-tdm-quat-rx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9030>;
				qcom,msm-cpudai-tdm-data-align = <0x00>;
				phandle = <0x22f>;
			};
		};

		qcom,msm-dai-tdm-quat-tx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9131>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x01>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9031>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x01>;
			qcom,msm-cpudai-tdm-sync-mode = <0x01>;
			qcom,msm-cpudai-tdm-sync-src = <0x01>;
			qcom,msm-cpudai-tdm-data-out = <0x00>;
			qcom,msm-cpudai-tdm-invert-sync = <0x01>;
			qcom,msm-cpudai-tdm-data-delay = <0x01>;

			qcom,msm-dai-q6-tdm-quat-tx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9031>;
				qcom,msm-cpudai-tdm-data-align = <0x00>;
				phandle = <0x230>;
			};
		};

		qcom,avtimer@150f700c {
			compatible = "qcom,avtimer";
			reg = <0x150f700c 0x04 0x150f7010 0x04>;
			reg-names = "avtimer_lsb_addr\0avtimer_msb_addr";
			qcom,clk-div = <0x1b>;
		};

		qcom,msm-audio-apr {
			compatible = "qcom,msm-audio-apr";

			msm_audio_apr_dummy {
				compatible = "qcom,msm-audio-apr-dummy";
			};
		};

		sound-tavil {
			compatible = "qcom,sdm660-asoc-snd-tavil";
			qcom,model = "sdm660-tavil-snd-card";
			qcom,wcn-btfm;
			qcom,mi2s-audio-intf;
			qcom,auxpcm-audio-intf;
			qcom,ext-disp-audio-rx;
			qcom,msm-mi2s-master = <0x01 0x01 0x01 0x01>;
			qcom,audio-routing = "AIF4 VI\0MCLK\0RX_BIAS\0MCLK\0MADINPUT\0MCLK\0AMIC2\0MIC BIAS2\0MIC BIAS2\0Headset Mic\0AMIC3\0MIC BIAS2\0MIC BIAS2\0ANCRight Headset Mic\0AMIC4\0MIC BIAS2\0MIC BIAS2\0ANCLeft Headset Mic\0AMIC5\0MIC BIAS3\0MIC BIAS3\0Handset Mic\0DMIC0\0MIC BIAS1\0MIC BIAS1\0Digital Mic0\0DMIC1\0MIC BIAS1\0MIC BIAS1\0Digital Mic1\0DMIC2\0MIC BIAS3\0MIC BIAS3\0Digital Mic2\0DMIC3\0MIC BIAS3\0MIC BIAS3\0Digital Mic3\0DMIC4\0MIC BIAS4\0MIC BIAS4\0Digital Mic4\0DMIC5\0MIC BIAS4\0MIC BIAS4\0Digital Mic5\0SpkrLeft IN\0SPK1 OUT\0SpkrRight IN\0SPK2 OUT";
			qcom,msm-mbhc-hphl-swh = <0x01>;
			qcom,msm-mbhc-gnd-swh = <0x01>;
			qcom,us-euro-gpios = <0x1f2>;
			qcom,hph-en0-gpio = <0x1f3>;
			qcom,hph-en1-gpio = <0x1f4>;
			qcom,msm-mclk-freq = <0x927c00>;
			qcom,usbc-analog-en1_gpio = <0x1f5>;
			qcom,usbc-analog-en2_n_gpio = <0x1f6>;
			asoc-platform = <0x1f7 0x1f8 0x1f9 0x1fa 0x1fb 0x1fc 0x1fd 0x1fe 0x1ff 0x200 0x201 0x202 0x203 0x204>;
			asoc-platform-names = "msm-pcm-dsp.0\0msm-pcm-dsp.1\0msm-pcm-dsp.2\0msm-voip-dsp\0msm-pcm-voice\0msm-pcm-loopback\0msm-compress-dsp\0msm-pcm-hostless\0msm-pcm-afe\0msm-lsm-client\0msm-pcm-routing\0msm-cpe-lsm\0msm-compr-dsp\0msm-pcm-dsp-noirq";
			asoc-cpu = <0x205 0x206 0x207 0x208 0x209 0x20a 0x20b 0x20c 0x20d 0x20e 0x20f 0x210 0x211 0x212 0x213 0x214 0x215 0x216 0x217 0x218 0x219 0x21a 0x21b 0x21c 0x21d 0x21e 0x21f 0x220 0x221 0x222 0x223 0x224 0x225 0x226 0x227 0x228 0x229 0x22a 0x22b 0x22c 0x22d 0x22e 0x22f 0x230 0x231 0x232>;
			asoc-cpu-names = "msm-dai-q6-dp.24608\0msm-dai-q6-mi2s.0\0msm-dai-q6-mi2s.1\0msm-dai-q6-mi2s.2\0msm-dai-q6-mi2s.3\0msm-dai-q6-auxpcm.1\0msm-dai-q6-auxpcm.2\0msm-dai-q6-auxpcm.3\0msm-dai-q6-auxpcm.4\0msm-dai-q6-dev.16384\0msm-dai-q6-dev.16385\0msm-dai-q6-dev.16386\0msm-dai-q6-dev.16387\0msm-dai-q6-dev.16388\0msm-dai-q6-dev.16389\0msm-dai-q6-dev.16390\0msm-dai-q6-dev.16391\0msm-dai-q6-dev.16392\0msm-dai-q6-dev.16393\0msm-dai-q6-dev.16395\0msm-dai-q6-dev.224\0msm-dai-q6-dev.225\0msm-dai-q6-dev.241\0msm-dai-q6-dev.240\0msm-dai-q6-dev.32771\0msm-dai-q6-dev.32772\0msm-dai-q6-dev.32773\0msm-dai-q6-dev.32770\0msm-dai-q6-dev.16394\0msm-dai-q6-dev.16396\0msm-dai-q6-dev.16398\0msm-dai-q6-dev.16399\0msm-dai-q6-dev.16401\0msm-dai-q6-dev.16400\0msm-dai-q6-dev.28672\0msm-dai-q6-dev.28673\0msm-dai-q6-tdm.36864\0msm-dai-q6-tdm.36865\0msm-dai-q6-tdm.36880\0msm-dai-q6-tdm.36881\0msm-dai-q6-tdm.36896\0msm-dai-q6-tdm.36897\0msm-dai-q6-tdm.36912\0msm-dai-q6-tdm.36913\0msm-dai-q6-dev.8194\0msm-dai-q6-dev.8195";
			asoc-codec = <0x233 0x234>;
			asoc-codec-names = "msm-stub-codec.1\0msm-ext-disp-audio-codec-rx";
			qcom,wsa-max-devs = <0x02>;
			qcom,wsa-devs = <0x235 0x236 0x237 0x238>;
			qcom,wsa-aux-dev-prefix = "SpkrLeft\0SpkrRight\0SpkrLeft\0SpkrRight";
			status = "disabled";
			qcom,msm-mbhc-moist-cfg = <0x00 0x00 0x03>;
			phandle = <0x391>;
		};

		sound {
			status = "okay";
			compatible = "qcom,sdm660-asoc-snd";
			qcom,model = "sdm660-snd-card";
			qcom,wsa-disable;
			qcom,wcn-btfm;
			qcom,mi2s-audio-intf;
			qcom,auxpcm-audio-intf;
			qcom,ext-disp-audio-rx;
			qcom,msm-mi2s-master = <0x01 0x01 0x01 0x01>;
			qcom,msm-mclk-freq = <0x927c00>;
			qcom,msm-mbhc-hphl-swh = <0x01>;
			qcom,msm-mbhc-gnd-swh = <0x01>;
			qcom,msm-micbias1-ext-cap;
			qcom,msm-micbias2-ext-cap;
			qcom,msm-hs-micbias-type = "external";
			qcom,us-euro-gpios = <0x239>;
			qcom,cdc-pdm-gpios = <0x23a>;
			qcom,cdc-comp-gpios = <0x23b>;
			qcom,cdc-dmic-gpios = <0x23c>;
			qcom,msm-spk-ext-pa = <0xe1 0x40 0x00>;
			qcom,spk_ext_pa_det = <0xe1 0x4a 0x00>;
			qcom,audio-routing = "RX_BIAS\0INT_MCLK0\0SPK_RX_BIAS\0INT_MCLK0\0INT_LDO_H\0INT_MCLK0\0RX_I2S_CLK\0INT_MCLK0\0TX_I2S_CLK\0INT_MCLK0\0MIC BIAS External\0Handset Mic\0MIC BIAS External2\0Headset Mic\0MIC BIAS External\0Secondary Mic\0AMIC1\0MIC BIAS External\0AMIC2\0MIC BIAS External2\0AMIC3\0MIC BIAS External\0DMIC1\0MIC BIAS External\0MIC BIAS External\0Digital Mic1\0DMIC2\0MIC BIAS External\0MIC BIAS External\0Digital Mic2\0DMIC3\0MIC BIAS External\0MIC BIAS External\0Digital Mic3\0DMIC4\0MIC BIAS External\0MIC BIAS External\0Digital Mic4\0SpkrLeft IN\0SPK1 OUT\0SpkrRight IN\0SPK2 OUT\0PDM_IN_RX1\0PDM_OUT_RX1\0PDM_IN_RX2\0PDM_OUT_RX2\0PDM_IN_RX3\0PDM_OUT_RX3\0ADC1_IN\0ADC1_OUT\0ADC2_IN\0ADC2_OUT\0ADC3_IN\0ADC3_OUT";
			asoc-platform = <0x1f7 0x1f8 0x1f9 0x1fa 0x1fb 0x1fc 0x1fd 0x1fe 0x1ff 0x200 0x201 0x203 0x204>;
			asoc-platform-names = "msm-pcm-dsp.0\0msm-pcm-dsp.1\0msm-pcm-dsp.2\0msm-voip-dsp\0msm-pcm-voice\0msm-pcm-loopback\0msm-compress-dsp\0msm-pcm-hostless\0msm-pcm-afe\0msm-lsm-client\0msm-pcm-routing\0msm-compr-dsp\0msm-pcm-dsp-noirq";
			asoc-cpu = <0x205 0x206 0x207 0x208 0x209 0x23d 0x23e 0x23f 0x240 0x241 0x242 0x20a 0x20b 0x20c 0x20d 0x219 0x21a 0x21b 0x21c 0x21d 0x21e 0x21f 0x220 0x223 0x224 0x225 0x226 0x227 0x228 0x229 0x22a 0x22b 0x22c 0x22d 0x22e 0x22f 0x230 0x231 0x232>;
			asoc-cpu-names = "msm-dai-q6-dp.24608\0msm-dai-q6-mi2s.0\0msm-dai-q6-mi2s.1\0msm-dai-q6-mi2s.2\0msm-dai-q6-mi2s.3\0msm-dai-q6-mi2s.7\0msm-dai-q6-mi2s.8\0msm-dai-q6-mi2s.9\0msm-dai-q6-mi2s.10\0msm-dai-q6-mi2s.11\0msm-dai-q6-mi2s.12\0msm-dai-q6-auxpcm.1\0msm-dai-q6-auxpcm.2\0msm-dai-q6-auxpcm.3\0msm-dai-q6-auxpcm.4\0msm-dai-q6-dev.224\0msm-dai-q6-dev.225\0msm-dai-q6-dev.241\0msm-dai-q6-dev.240\0msm-dai-q6-dev.32771\0msm-dai-q6-dev.32772\0msm-dai-q6-dev.32773\0msm-dai-q6-dev.32770\0msm-dai-q6-dev.16398\0msm-dai-q6-dev.16399\0msm-dai-q6-dev.16401\0msm-dai-q6-dev.16400\0msm-dai-q6-dev.28672\0msm-dai-q6-dev.28673\0msm-dai-q6-tdm.36864\0msm-dai-q6-tdm.36865\0msm-dai-q6-tdm.36880\0msm-dai-q6-tdm.36881\0msm-dai-q6-tdm.36896\0msm-dai-q6-tdm.36897\0msm-dai-q6-tdm.36912\0msm-dai-q6-tdm.36913\0msm-dai-q6-dev.8194\0msm-dai-q6-dev.8195";
			asoc-codec = <0x233 0x243 0x244 0x245 0x234>;
			asoc-codec-names = "msm-stub-codec.1\0msm-dig-codec\0analog-codec\0msm_sdw_codec\0msm-ext-disp-audio-codec-rx";
			qcom,wsa-max-devs = <0x02>;
			qcom,wsa-devs = <0x246 0x247 0x248 0x249>;
			qcom,wsa-aux-dev-prefix = "SpkrLeft\0SpkrRight\0SpkrLeft\0SpkrRight";
			phandle = <0x392>;
		};

		msm_cdc_pinctrl@75 {
			compatible = "qcom,msm-cdc-pinctrl";
			pinctrl-names = "aud_active\0aud_sleep";
			pinctrl-0 = <0x24a>;
			pinctrl-1 = <0x24b>;
			phandle = <0x239>;
		};

		wcd9xxx-irq {
			compatible = "qcom,wcd9xxx-irq";
			interrupt-controller;
			#interrupt-cells = <0x01>;
			interrupts = <0x00 0xb1 0x00>;
			interrupt-names = "wcd_irq";
			status = "disabled";
			phandle = <0xac>;
		};

		audio_ext_clk {
			compatible = "qcom,audio-ref-clk";
			qcom,audio-ref-clk-gpio = <0xa3 0x03 0x00>;
			clock-names = "osr_clk";
			clocks = <0x26 0x26>;
			qcom,node_has_rpm_clock;
			#clock-cells = <0x01>;
			qcom,codec-mclk-clk-freq = <0xac4400>;
			qcom,mclk-clk-reg = <0x15020018 0x00>;
			pinctrl-names = "sleep\0active";
			pinctrl-0 = <0x24c>;
			pinctrl-1 = <0x24d>;
			status = "disabled";
			phandle = <0x393>;
		};

		audio_ext_clk_lnbb {
			compatible = "qcom,audio-ref-clk";
			clock-names = "osr_clk";
			clocks = <0x26 0x32>;
			qcom,node_has_rpm_clock;
			#clock-cells = <0x01>;
			phandle = <0xae>;
		};

		msm_cdc_pinctrl@64 {
			compatible = "qcom,msm-cdc-pinctrl";
			pinctrl-names = "aud_active\0aud_sleep";
			pinctrl-0 = <0x24e>;
			pinctrl-1 = <0x24f>;
			qcom,lpi-gpios;
			status = "disabled";
			phandle = <0xad>;
		};

		lpi_pinctrl@15070000 {
			compatible = "qcom,lpi-pinctrl";
			reg = <0x15070000 0x00>;
			qcom,num-gpios = <0x20>;
			gpio-controller;
			#gpio-cells = <0x02>;
			phandle = <0x394>;

			lpi_mclk0_active {
				phandle = <0x24d>;

				mux {
					pins = "gpio18";
					function = "func2";
				};

				config {
					pins = "gpio18";
					drive-strength = <0x08>;
					bias-disable;
				};
			};

			lpi_mclk0_sleep {
				phandle = <0x24c>;

				mux {
					pins = "gpio18";
					function = "func2";
				};

				config {
					pins = "gpio18";
					drive-strength = <0x02>;
					bias-pull-down;
				};
			};

			cdc_pdm_gpios_active {
				phandle = <0x250>;

				mux {
					pins = "gpio18\0gpio19\0gpio21\0gpio23\0gpio25";
					function = "func1";
				};

				config {
					pins = "gpio18\0gpio19\0gpio21\0gpio23\0gpio25";
					drive-strength = <0x08>;
					output-high;
				};
			};

			cdc_pdm_gpios_sleep {
				phandle = <0x252>;

				mux {
					pins = "gpio18\0gpio19\0gpio21\0gpio23\0gpio25";
					function = "func1";
				};

				config {
					pins = "gpio18\0gpio19\0gpio21\0gpio23\0gpio25";
					drive-strength = <0x02>;
					bias-disable;
					output-low;
				};
			};

			cdc_pdm_2_gpios_active {
				phandle = <0x251>;

				mux {
					pins = "gpio20";
					function = "func1";
				};

				config {
					pins = "gpio20";
					drive-strength = <0x08>;
				};
			};

			cdc_pdm_2_gpios_sleep {
				phandle = <0x253>;

				mux {
					pins = "gpio20";
					function = "func1";
				};

				config {
					pins = "gpio20";
					drive-strength = <0x02>;
					bias-disable;
				};
			};

			cdc_pdm_comp_gpios_active {
				phandle = <0x254>;

				mux {
					pins = "gpio22\0gpio24";
					function = "func1";
				};

				config {
					pins = "gpio22\0gpio24";
					drive-strength = <0x08>;
				};
			};

			cdc_pdm_comp_gpios_sleep {
				phandle = <0x255>;

				mux {
					pins = "gpio22\0gpio24";
					function = "func1";
				};

				config {
					pins = "gpio22\0gpio24";
					drive-strength = <0x02>;
					bias-disable;
				};
			};

			lpi_cdc_reset_active {
				phandle = <0x24e>;

				mux {
					pins = "gpio24";
					function = "gpio";
				};

				config {
					pins = "gpio24";
					drive-strength = <0x10>;
					output-high;
				};
			};

			lpi_cdc_reset_sleep {
				phandle = <0x24f>;

				mux {
					pins = "gpio24";
					function = "gpio";
				};

				config {
					pins = "gpio24";
					drive-strength = <0x10>;
					bias-disable;
					output-low;
				};
			};

			dmic12_gpios_active {
				phandle = <0x256>;

				mux {
					pins = "gpio26\0gpio28";
					function = "func1";
				};

				config {
					pins = "gpio26\0gpio28";
					drive-strength = <0x08>;
					output-high;
				};
			};

			dmic12_gpios_sleep {
				phandle = <0x258>;

				mux {
					pins = "gpio26\0gpio28";
					function = "func1";
				};

				config {
					pins = "gpio26\0gpio28";
					drive-strength = <0x02>;
					bias-disable;
					output-low;
				};
			};

			dmic34_gpios_active {
				phandle = <0x257>;

				mux {
					pins = "gpio27\0gpio29";
					function = "func1";
				};

				config {
					pins = "gpio27\0gpio29";
					drive-strength = <0x08>;
					input-enable;
				};
			};

			dmic34_gpios_sleep {
				phandle = <0x259>;

				mux {
					pins = "gpio27\0gpio29";
					function = "func1";
				};

				config {
					pins = "gpio27\0gpio29";
					drive-strength = <0x02>;
					pull-down;
					input-enable;
				};
			};
		};

		cdc_pdm_pinctrl {
			compatible = "qcom,msm-cdc-pinctrl";
			pinctrl-names = "aud_active\0aud_sleep";
			pinctrl-0 = <0x250 0x251>;
			pinctrl-1 = <0x252 0x253>;
			qcom,lpi-gpios;
			phandle = <0x23a>;
		};

		cdc_comp_pinctrl {
			compatible = "qcom,msm-cdc-pinctrl";
			pinctrl-names = "aud_active\0aud_sleep";
			pinctrl-0 = <0x254>;
			pinctrl-1 = <0x255>;
			qcom,lpi-gpios;
			phandle = <0x23b>;
		};

		cdc_dmic_pinctrl {
			compatible = "qcom,msm-cdc-pinctrl";
			pinctrl-names = "aud_active\0aud_sleep";
			pinctrl-0 = <0x256 0x257>;
			pinctrl-1 = <0x258 0x259>;
			qcom,lpi-gpios;
			phandle = <0x23c>;
		};

		sdw_clk_data_pinctrl {
			compatible = "qcom,msm-cdc-pinctrl";
			pinctrl-names = "aud_active\0aud_sleep";
			pinctrl-0 = <0x25a 0x25b>;
			pinctrl-1 = <0x25c 0x25d>;
			phandle = <0x262>;
		};

		wsa_spkr_en1_pinctrl {
			compatible = "qcom,msm-cdc-pinctrl";
			pinctrl-names = "aud_active\0aud_sleep";
			pinctrl-0 = <0x25e>;
			pinctrl-1 = <0x25f>;
			phandle = <0x263>;
		};

		wsa_spkr_en2_pinctrl {
			compatible = "qcom,msm-cdc-pinctrl";
			pinctrl-names = "aud_active\0aud_sleep";
			pinctrl-0 = <0x260>;
			pinctrl-1 = <0x261>;
			phandle = <0x264>;
		};

		msm-sdw-codec@152c1000 {
			status = "okay";
			compatible = "qcom,msm-sdw-codec";
			reg = <0x152c1000 0x00>;
			interrupts = <0x00 0xa1 0x00>;
			interrupt-names = "swr_master_irq";
			qcom,cdc-sdw-gpios = <0x262>;
			phandle = <0x245>;

			swr_master {
				compatible = "qcom,swr-wcd";
				#address-cells = <0x02>;
				#size-cells = <0x00>;

				wsa881x_en@20170211 {
					compatible = "qcom,wsa881x";
					reg = <0x00 0x20170211>;
					qcom,spkr-sd-n-node = <0x263>;
					phandle = <0x246>;
				};

				wsa881x_en@20170212 {
					compatible = "qcom,wsa881x";
					reg = <0x00 0x20170212>;
					qcom,spkr-sd-n-node = <0x264>;
					phandle = <0x247>;
				};

				wsa881x_en@21170213 {
					compatible = "qcom,wsa881x";
					reg = <0x00 0x21170213>;
					qcom,spkr-sd-n-node = <0x263>;
					phandle = <0x248>;
				};

				wsa881x_en@21170214 {
					compatible = "qcom,wsa881x";
					reg = <0x00 0x21170214>;
					qcom,spkr-sd-n-node = <0x264>;
					phandle = <0x249>;
				};
			};
		};

		gpio_keys {
			status = "okay";
			compatible = "gpio-keys";
			input-name = "gpio-keys";
			pinctrl-names = "tlmm_gpio_key_active\0tlmm_gpio_key_suspend";
			pinctrl-0 = <0x265>;
			pinctrl-1 = <0x266>;

			camera_focus {
				label = "camera_focus";
				gpios = <0xe1 0x4b 0x01>;
				linux,input-type = <0x01>;
				linux,code = <0x210>;
				gpio-key,wakeup;
				debounce-interval = <0x0f>;
			};

			vol_up {
				label = "volume_up";
				gpios = <0x267 0x07 0x01>;
				linux,input-type = <0x01>;
				linux,code = <0x73>;
				gpio-key,wakeup;
				debounce-interval = <0x0f>;
			};
		};

		qcom,mdss_mdp@c900000 {
			compatible = "qcom,mdss_mdp";
			status = "ok";
			reg = <0xc900000 0x90000 0xc9b0000 0x1040>;
			reg-names = "mdp_phys\0vbif_phys";
			interrupts = <0x00 0x53 0x00>;
			interrupt-controller;
			#interrupt-cells = <0x01>;
			vdd-supply = <0x162>;
			qcom,msm-bus,name = "mdss_mdp";
			qcom,msm-bus,num-cases = <0x03>;
			qcom,msm-bus,num-paths = <0x02>;
			qcom,msm-bus,vectors-KBps = <0x16 0x200 0x00 0x00 0x17 0x200 0x00 0x00 0x16 0x200 0x00 0x61a800 0x17 0x200 0x00 0x61a800 0x16 0x200 0x00 0x61a800 0x17 0x200 0x00 0x61a800>;
			qcom,mdss-ab-factor = <0x01 0x01>;
			qcom,mdss-ib-factor = <0x01 0x01>;
			qcom,mdss-clk-factor = <0x69 0x64>;
			qcom,max-mixer-width = <0xa00>;
			qcom,max-pipe-width = <0xa00>;
			qcom,max-dest-scaler-input-width = <0x800>;
			qcom,max-dest-scaler-output-width = <0xa00>;
			qcom,mdss-vbif-qos-rt-setting = <0x01 0x02 0x02 0x02>;
			qcom,mdss-vbif-qos-nrt-setting = <0x01 0x01 0x01 0x01>;
			qcom,vbif-settings = <0xac 0x8040 0xd0 0x2828>;
			qcom,mdss-cx-ipeak = <0x16a 0x03>;
			qcom,mdss-has-panic-ctrl;
			qcom,mdss-per-pipe-panic-luts = <0x0f 0xffff 0xfffc 0xff00>;
			qcom,mdss-mdp-reg-offset = <0x1000>;
			qcom,max-bandwidth-low-kbps = <0x64b540>;
			qcom,max-bandwidth-high-kbps = <0x64b540>;
			qcom,max-bandwidth-per-pipe-kbps = <0x2f4d60>;
			qcom,max-clk-rate = <0x18964020>;
			qcom,mdss-default-ot-rd-limit = <0x20>;
			qcom,mdss-default-ot-wr-limit = <0x20>;
			qcom,mdss-dram-channels = <0x02>;
			qcom,max-bw-settings = <0x01 0x64b540 0x02 0x44aa20>;
			qcom,mdss-pipe-vig-off = <0x5000 0x7000>;
			qcom,mdss-pipe-dma-off = <0x25000 0x27000 0x29000>;
			qcom,mdss-pipe-cursor-off = <0x35000>;
			qcom,mdss-pipe-vig-xin-id = <0x00 0x04>;
			qcom,mdss-pipe-dma-xin-id = <0x01 0x05 0x09>;
			qcom,mdss-pipe-cursor-xin-id = <0x02>;
			qcom,mdss-pipe-vig-clk-ctrl-offsets = <0x2ac 0x00 0x00 0x2b4 0x00 0x00>;
			qcom,mdss-pipe-dma-clk-ctrl-offsets = <0x2ac 0x08 0x0c 0x2b4 0x08 0x0c 0x2c4 0x08 0x0c>;
			qcom,mdss-pipe-cursor-clk-ctrl-offsets = <0x3a8 0x10 0x0f>;
			qcom,mdss-ctl-off = <0x2000 0x2200 0x2400 0x2600 0x2800>;
			qcom,mdss-mixer-intf-off = <0x45000 0x46000 0x47000 0x4a000>;
			qcom,mdss-dspp-off = <0x55000 0x57000>;
			qcom,mdss-wb-off = <0x66000>;
			qcom,mdss-intf-off = <0x6b000 0x6b800 0x6c000 0x6c800>;
			qcom,mdss-pingpong-off = <0x71000 0x71800 0x72000 0x72800>;
			qcom,mdss-slave-pingpong-off = "\0\a0";
			qcom,mdss-ppb-ctl-off = <0x330 0x338 0x370 0x374>;
			qcom,mdss-ppb-cfg-off = <0x334 0x33c>;
			qcom,mdss-has-pingpong-split;
			qcom,mdss-has-separate-rotator;
			qcom,mdss-ad-off = <0x79000 0x79800>;
			qcom,mdss-cdm-off = <0x7a200>;
			qcom,mdss-dsc-off = <0x81000 0x81400>;
			qcom,mdss-wfd-mode = "intf";
			qcom,mdss-has-source-split;
			qcom,mdss-highest-bank-bit = <0x01>;
			qcom,mdss-has-decimation;
			qcom,mdss-idle-power-collapse-enabled;
			clocks = <0x74 0xa9 0x74 0x92 0x74 0x93 0x74 0xaf 0x74 0x20 0x74 0xa2 0x74 0xa6 0x74 0x20>;
			clock-names = "mnoc_clk\0iface_clk\0bus_clk\0throttle_bus_clk\0core_clk_src\0core_clk\0vsync_clk\0lut_clk";
			qcom,mdp-settings = <0x1190 0x00 0x12ac 0xc0000ccc 0x12b4 0xc0000ccc 0x12bc 0xcccccc 0x12c4 0xcccc 0x13a8 0xcccc0c0 0x13b0 0xccccc0c0 0x13b8 0xcccc0000 0x13d0 0xcc0000 0x506c 0x00 0x706c 0x00 0x906c 0x00 0xb06c 0x00 0x1506c 0x00 0x1706c 0x00 0x1906c 0x00 0x1b06c 0x00 0x2506c 0x00 0x2706c 0x00>;
			qcom,regs-dump-mdp = <0x1000 0x1458 0x2000 0x2094 0x2200 0x2294 0x2400 0x2494 0x2600 0x2694 0x2800 0x2894 0x5000 0x5154 0x5a00 0x5b00 0x7000 0x7154 0x7a00 0x7b00 0x25000 0x25184 0x27000 0x27184 0x29000 0x29184 0x35000 0x35150 0x45000 0x452bc 0x46000 0x462bc 0x47000 0x472bc 0x4a000 0x4a2bc 0x55000 0x5522c 0x57000 0x5722c 0x66000 0x662c0 0x6b000 0x6b268 0x6b800 0x6ba68 0x6c000 0x6c268 0x71000 0x710d4 0x71800 0x718d4 0x73000 0x730d4 0x81000 0x81140 0x81400 0x81540>;
			qcom,regs-dump-names-mdp = "MDP\0CTL_0\0CTL_1\0CTL_2\0CTL_3\0CTL_4\0VIG0_SSPP\0VIG0\0VIG1_SSPP\0VIG1\0DMA0_SSPP\0DMA1_SSPP\0DMA2_SSPP\0CURSOR0_SSPP\0LAYER_0\0LAYER_1\0LAYER_2\0LAYER_5\0DSPP_0\0DSPP_1\0WB_2\0INTF_0\0INTF_1\0INTF_2\0PP_0\0PP_1\0PP_4\0DSC_0\0DSC_1";
			qcom,mdss-prefill-outstanding-buffer-bytes = <0x00>;
			qcom,mdss-prefill-y-buffer-bytes = <0x00>;
			qcom,mdss-prefill-scaler-buffer-lines-bilinear = <0x02>;
			qcom,mdss-prefill-scaler-buffer-lines-caf = <0x04>;
			qcom,mdss-prefill-post-scaler-buffer-pixels = <0xa00>;
			qcom,mdss-prefill-pingpong-buffer-pixels = <0x1400>;
			qcom,mdss-pref-prim-intf = "dsi";
			phandle = <0x272>;

			qcom,mdss-reg-bus {
				qcom,msm-bus,name = "mdss_reg";
				qcom,msm-bus,num-cases = <0x04>;
				qcom,msm-bus,num-paths = <0x01>;
				qcom,msm-bus,active-only;
				qcom,msm-bus,vectors-KBps = <0x01 0x24e 0x00 0x00 0x01 0x24e 0x00 0x12c00 0x01 0x24e 0x00 0x27100 0x01 0x24e 0x00 0x4e200>;
			};

			qcom,mdss-pp-offsets {
				qcom,mdss-sspp-mdss-igc-lut-off = <0x2000>;
				qcom,mdss-sspp-vig-pcc-off = <0x1b00>;
				qcom,mdss-sspp-rgb-pcc-off = <0x380>;
				qcom,mdss-sspp-dma-pcc-off = <0x380>;
				qcom,mdss-lm-pgc-off = <0x3c0>;
				qcom,mdss-dspp-gamut-off = <0x1600>;
				qcom,mdss-dspp-pcc-off = <0x1700>;
				qcom,mdss-dspp-pgc-off = <0x17c0>;
			};

			qcom,mdss-scaler-offsets {
				qcom,mdss-vig-scaler-off = <0xa00>;
				qcom,mdss-vig-scaler-lut-off = <0xb00>;
				qcom,mdss-has-dest-scaler;
				qcom,mdss-dest-block-off = <0x61000>;
				qcom,mdss-dest-scaler-off = <0x800 0x1000>;
				qcom,mdss-dest-scaler-lut-off = <0x900 0x1100>;
			};

			qcom,smmu_mdp_unsec_cb {
				compatible = "qcom,smmu_mdp_unsec";
				iommus = <0x170 0x00>;
				gdsc-mmagic-mdss-supply = <0x160>;
				clocks = <0x26 0x3c 0x74 0xa9 0x74 0x57 0x74 0x58>;
				clock-names = "mmss_noc_axi_clk\0mmss_noc_ahb_clk\0mmss_smmu_ahb_clk\0mmss_smmu_axi_clk";
				phandle = <0x395>;
			};

			qcom,smmu_mdp_sec_cb {
				compatible = "qcom,smmu_mdp_sec";
				iommus = <0x170 0x01>;
				gdsc-mmagic-mdss-supply = <0x160>;
				clocks = <0x26 0x3c 0x74 0xa9 0x74 0x57 0x74 0x58>;
				clock-names = "mmss_noc_axi_clk\0mmss_noc_ahb_clk\0mmss_smmu_ahb_clk\0mmss_smmu_axi_clk";
				phandle = <0x396>;
			};

			qcom,mdss_fb_primary {
				cell-index = <0x00>;
				compatible = "qcom,mdss-fb";
				phandle = <0x273>;

				qcom,cont-splash-memory {
					linux,contiguous-region = <0x268>;
				};
			};

			qcom,mdss_fb_wfd {
				cell-index = <0x01>;
				compatible = "qcom,mdss-fb";
				phandle = <0x27b>;
			};

			qcom,mdss_fb_dp {
				cell-index = <0x02>;
				compatible = "qcom,mdss-fb";
				qcom,mdss-intf = <0x269>;
				phandle = <0x27d>;
			};

			qcom,mdss_dsi_nt35695b_truly_fhd_video {
				qcom,mdss-dsi-panel-name = "nt35695b truly fhd video mode dsi panel";
				qcom,mdss-dsi-panel-type = "dsi_video_mode";
				qcom,mdss-dsi-panel-framerate = <0x3c>;
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-panel-width = <0x438>;
				qcom,mdss-dsi-panel-height = <0x780>;
				qcom,mdss-dsi-h-front-porch = <0x78>;
				qcom,mdss-dsi-h-back-porch = <0x3c>;
				qcom,mdss-dsi-h-pulse-width = <0x0c>;
				qcom,mdss-dsi-h-sync-skew = <0x00>;
				qcom,mdss-dsi-v-back-porch = <0x02>;
				qcom,mdss-dsi-v-front-porch = <0x0c>;
				qcom,mdss-dsi-v-pulse-width = <0x02>;
				qcom,mdss-dsi-h-left-border = <0x00>;
				qcom,mdss-dsi-h-right-border = <0x00>;
				qcom,mdss-dsi-v-top-border = <0x00>;
				qcom,mdss-dsi-v-bottom-border = <0x00>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-underflow-color = <0xff>;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-h-sync-pulse = <0x00>;
				qcom,mdss-dsi-traffic-mode = "burst_mode";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-panel-timings = <0xe6382600 0x686e2a3c 0x44030400>;
				qcom,mdss-dsi-t-clk-post = <0x0d>;
				qcom,mdss-dsi-t-clk-pre = <0x2f>;
				qcom,mdss-dsi-bl-min-level = <0x01>;
				qcom,mdss-dsi-bl-max-level = <0xfff>;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-on-command = [15 01 00 00 10 00 02 ff 20 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 00 01 15 01 00 00 00 00 02 01 55 15 01 00 00 00 00 02 02 45 15 01 00 00 00 00 02 03 55 15 01 00 00 00 00 02 05 50 15 01 00 00 00 00 02 06 a8 15 01 00 00 00 00 02 07 ad 15 01 00 00 00 00 02 08 0c 15 01 00 00 00 00 02 0b aa 15 01 00 00 00 00 02 0c aa 15 01 00 00 00 00 02 0e b0 15 01 00 00 00 00 02 0f b3 15 01 00 00 00 00 02 11 28 15 01 00 00 00 00 02 12 10 15 01 00 00 00 00 02 13 01 15 01 00 00 00 00 02 14 4a 15 01 00 00 00 00 02 15 12 15 01 00 00 00 00 02 16 12 15 01 00 00 00 00 02 30 01 15 01 00 00 00 00 02 72 11 15 01 00 00 00 00 02 58 82 15 01 00 00 00 00 02 59 00 15 01 00 00 00 00 02 5a 02 15 01 00 00 00 00 02 5b 00 15 01 00 00 00 00 02 5c 82 15 01 00 00 00 00 02 5d 80 15 01 00 00 00 00 02 5e 02 15 01 00 00 00 00 02 5f 00 15 01 00 00 00 00 02 ff 24 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 00 01 15 01 00 00 00 00 02 01 0b 15 01 00 00 00 00 02 02 0c 15 01 00 00 00 00 02 03 89 15 01 00 00 00 00 02 04 8a 15 01 00 00 00 00 02 05 0f 15 01 00 00 00 00 02 06 10 15 01 00 00 00 00 02 07 10 15 01 00 00 00 00 02 08 1c 15 01 00 00 00 00 02 09 00 15 01 00 00 00 00 02 0a 00 15 01 00 00 00 00 02 0b 00 15 01 00 00 00 00 02 0c 00 15 01 00 00 00 00 02 0d 13 15 01 00 00 00 00 02 0e 15 15 01 00 00 00 00 02 0f 17 15 01 00 00 00 00 02 10 01 15 01 00 00 00 00 02 11 0b 15 01 00 00 00 00 02 12 0c 15 01 00 00 00 00 02 13 89 15 01 00 00 00 00 02 14 8a 15 01 00 00 00 00 02 15 0f 15 01 00 00 00 00 02 16 10 15 01 00 00 00 00 02 17 10 15 01 00 00 00 00 02 18 1c 15 01 00 00 00 00 02 19 00 15 01 00 00 00 00 02 1a 00 15 01 00 00 00 00 02 1b 00 15 01 00 00 00 00 02 1c 00 15 01 00 00 00 00 02 1d 13 15 01 00 00 00 00 02 1e 15 15 01 00 00 00 00 02 1f 17 15 01 00 00 00 00 02 20 00 15 01 00 00 00 00 02 21 01 15 01 00 00 00 00 02 22 00 15 01 00 00 00 00 02 23 40 15 01 00 00 00 00 02 24 40 15 01 00 00 00 00 02 25 6d 15 01 00 00 00 00 02 26 40 15 01 00 00 00 00 02 27 40 15 01 00 00 00 00 02 29 d8 15 01 00 00 00 00 02 2a 2a 15 01 00 00 00 00 02 4b 03 15 01 00 00 00 00 02 4c 11 15 01 00 00 00 00 02 4d 10 15 01 00 00 00 00 02 4e 01 15 01 00 00 00 00 02 4f 01 15 01 00 00 00 00 02 50 10 15 01 00 00 00 00 02 51 00 15 01 00 00 00 00 02 52 80 15 01 00 00 00 00 02 53 00 15 01 00 00 00 00 02 54 07 15 01 00 00 00 00 02 55 25 15 01 00 00 00 00 02 56 00 15 01 00 00 00 00 02 58 07 15 01 00 00 00 00 02 5b 43 15 01 00 00 00 00 02 5c 00 15 01 00 00 00 00 02 5f 73 15 01 00 00 00 00 02 60 73 15 01 00 00 00 00 02 63 22 15 01 00 00 00 00 02 64 00 15 01 00 00 00 00 02 67 08 15 01 00 00 00 00 02 68 04 15 01 00 00 00 00 02 7a 80 15 01 00 00 00 00 02 7b 91 15 01 00 00 00 00 02 7c d8 15 01 00 00 00 00 02 7d 60 15 01 00 00 00 00 02 93 06 15 01 00 00 00 00 02 94 06 15 01 00 00 00 00 02 8a 00 15 01 00 00 00 00 02 9b 0f 15 01 00 00 00 00 02 b3 c0 15 01 00 00 00 00 02 b4 00 15 01 00 00 00 00 02 b5 00 15 01 00 00 00 00 02 b6 21 15 01 00 00 00 00 02 b7 22 15 01 00 00 00 00 02 b8 07 15 01 00 00 00 00 02 b9 07 15 01 00 00 00 00 02 ba 22 15 01 00 00 00 00 02 bd 20 15 01 00 00 00 00 02 be 07 15 01 00 00 00 00 02 bf 07 15 01 00 00 00 00 02 c1 6d 15 01 00 00 00 00 02 c4 24 15 01 00 00 00 00 02 e3 00 15 01 00 00 00 00 02 ec 00 15 01 00 00 00 00 02 ff 10 15 01 00 00 00 00 02 bb 03 05 01 00 00 78 00 02 11 00 05 01 00 00 78 00 02 29 00];
				qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
				qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
				qcom,mdss-dsi-off-command-state = "dsi_lp_mode";
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled";
				qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
				qcom,mdss-dsi-tx-eot-append;
				qcom,mdss-dsi-post-init-delay = <0x01>;
				qcom,mdss-dsi-panel-timings-phy-v2 = <0x241e0809 0x50304a0 0x241e0809 0x50304a0 0x241e0809 0x50304a0 0x241e0809 0x50304a0 0x241a0809 0x50304a0>;
				qcom,mdss-dsi-min-refresh-rate = <0x30>;
				qcom,mdss-dsi-max-refresh-rate = <0x3c>;
				qcom,mdss-dsi-pan-enable-dynamic-fps;
				qcom,mdss-dsi-pan-fps-update = "dfps_immediate_porch_mode_vfp";
				qcom,panel-supply-entries = <0x26a>;
				phandle = <0x397>;
			};

			qcom,mdss_dsi_rm67195_amoled_fhd_cmd {
				qcom,mdss-dsi-panel-name = "rm67195 amoled fhd cmd mode dsi panel";
				qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
				qcom,mdss-dsi-panel-framerate = <0x3c>;
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-panel-width = <0x438>;
				qcom,mdss-dsi-panel-height = <0x780>;
				qcom,mdss-dsi-h-front-porch = <0x78>;
				qcom,mdss-dsi-h-back-porch = <0x3c>;
				qcom,mdss-dsi-h-pulse-width = <0x0c>;
				qcom,mdss-dsi-h-sync-skew = <0x00>;
				qcom,mdss-dsi-v-back-porch = <0x0c>;
				qcom,mdss-dsi-v-front-porch = <0x08>;
				qcom,mdss-dsi-v-pulse-width = <0x04>;
				qcom,mdss-dsi-h-left-border = <0x00>;
				qcom,mdss-dsi-h-right-border = <0x00>;
				qcom,mdss-dsi-v-top-border = <0x00>;
				qcom,mdss-dsi-v-bottom-border = <0x00>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-underflow-color = <0xff>;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-color-order = "rgb_swap_rgb";
				qcom,mdss-dsi-on-command = <0x15010000 0x2fe 0xd150100 0x02 0xbc01501 0x00 0x2420015 0x1000000 0x21808 0x15010000 0x208 0x41150100 0x02 0x46021501 0x00 0x21e0415 0x1000002 0x21e00 0x15010000 0x2fe 0xa150100 0x02 0x24171501 0x00 0x2040715 0x1000000 0x21a0c 0x15010000 0x200020f 0x44150100 0x02 0xfe0b1501 0x00 0x2284015 0x1000002 0x2294f 0x15010000 0x2fe 0x4150100 0x02 0xad81501 0x00 0x20ce615 0x1000000 0x24e20 0x15010000 0x24f 0x1b150100 0x02 0x502f1501 0x200 0x2510815 0x1000000 0x2fe09 0x15010000 0x200 0x8150100 0x02 0x1081501 0x00 0x2020015 0x1000000 0x20300 0x15010000 0x204 0x10150100 0x02 0x5001501 0x00 0x2060815 0x1000000 0x20708 0x15010000 0x208 0x150100 0x02 0x12241501 0x00 0x2134915 0x1000000 0x21492 0x15010000 0x215 0x49150100 0x02 0x16921501 0x00 0x2172415 0x1000000 0x21824 0x15010000 0x219 0x49150100 0x02 0x1a921501 0x00 0x21b4915 0x1000000 0x21c92 0x15010000 0x21d 0x24150100 0x02 0x1e241501 0x00 0x21f4915 0x1000000 0x22092 0x15010000 0x221 0x49150100 0x02 0x22921501 0x00 0x2232415 0x1000000 0x29b07 0x15010000 0x200029c 0xa5150100 0x02 0xfe001501 0x00 0x2c20815 0x1000002 0x23500 0x39010000 0x344 0x3e80501 0x8200 0x2110005 0x1000014 0x22900>;
				qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 82 00 02 10 00];
				qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
				qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
				qcom,mdss-dsi-h-sync-pulse = <0x00>;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_pulse";
				qcom,mdss-dsi-lane-map = "lane_map_0123";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-t-clk-post = <0x0d>;
				qcom,mdss-dsi-t-clk-pre = <0x2f>;
				qcom,mdss-dsi-wr-mem-start = <0x2c>;
				qcom,mdss-dsi-wr-mem-continue = <0x3c>;
				qcom,mdss-dsi-te-pin-select = <0x01>;
				qcom,mdss-dsi-te-dcs-command = <0x01>;
				qcom,mdss-dsi-te-check-enable;
				qcom,mdss-dsi-te-using-te-pin;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-lp11-init;
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_dcs";
				qcom,mdss-dsi-bl-min-level = <0x01>;
				qcom,mdss-dsi-bl-max-level = <0xff>;
				qcom,mdss-pan-physical-width-dimension = <0x46>;
				qcom,mdss-pan-physical-height-dimension = <0x7d>;
				qcom,mdss-dsi-reset-sequence = <0x01 0x14 0x00 0x14 0x01 0x14>;
				qcom,mdss-dsi-panel-orientation = "180";
				qcom,mdss-dsi-panel-timings-phy-v2 = <0x241f0809 0x50304a0 0x241f0809 0x50304a0 0x241f0809 0x50304a0 0x241f0809 0x50304a0 0x241a0809 0x50304a0>;
				phandle = <0x398>;
			};

			qcom,mdss_dsi_ft8719_tianma_fhdplus_video {
				qcom,mdss-dsi-panel-name = "tianma ft8719 fhdplus video mode dsi panel";
				qcom,mdss-dsi-panel-controller = <0x26b>;
				qcom,mdss-dsi-panel-type = "dsi_video_mode";
				qcom,mdss-dsi-panel-framerate = <0x3c>;
				qcom,mdss-dsi-panel-clockrate = <0x3b826000>;
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-panel-width = <0x438>;
				qcom,mdss-dsi-panel-height = <0x924>;
				qcom,mdss-pan-physical-width-dimension = <0x43>;
				qcom,mdss-pan-physical-height-dimension = <0x91>;
				qcom,mdss-dsi-h-front-porch = <0x18>;
				qcom,mdss-dsi-h-back-porch = <0x04>;
				qcom,mdss-dsi-h-pulse-width = <0x0c>;
				qcom,mdss-dsi-h-sync-skew = <0x00>;
				qcom,mdss-dsi-v-back-porch = <0x0c>;
				qcom,mdss-dsi-v-front-porch = <0x78>;
				qcom,mdss-dsi-v-pulse-width = <0x04>;
				qcom,mdss-dsi-h-left-border = <0x00>;
				qcom,mdss-dsi-h-right-border = <0x00>;
				qcom,mdss-dsi-v-top-border = <0x00>;
				qcom,mdss-dsi-v-bottom-border = <0x00>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-underflow-color = <0xff>;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-h-sync-pulse = <0x00>;
				qcom,mdss-dsi-traffic-mode = "burst_mode";
				qcom,mdss-dsi-lane-map = "lane_map_0123";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-panel-timings = <0xf83c2800 0x6e722e40 0x30030400>;
				qcom,mdss-dsi-t-clk-post = <0x0e>;
				qcom,mdss-dsi-t-clk-pre = <0x35>;
				qcom,mdss-dsi-bl-min-level = <0x01>;
				qcom,mdss-dsi-bl-max-level = <0xfff>;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-on-command = [05 01 00 00 78 00 02 11 00 29 01 00 00 00 00 02 00 00 29 01 00 00 00 00 04 ff 87 19 01 29 01 00 00 00 00 02 00 80 29 01 00 00 00 00 03 ff 87 19 15 01 00 00 00 00 02 51 00 15 01 00 00 00 00 02 53 00 15 01 00 00 00 00 02 55 00 15 01 00 00 00 00 02 35 00 05 01 00 00 14 00 02 29 00];
				qcom,mdss-dsi-off-command = <0x5010000 0x14000128 0x5010000 0x78000110 0x29010000 0x200 0x290100 0x04 0xff871901 0x29010000 0x200 0x80290100 0x03 0xff871929 0x1000000 0x20000 0x29010000 0x5f7 0x5aa59527>;
				qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
				qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled";
				qcom,mdss-dsi-reset-sequence = <0x01 0x04 0x00 0x01 0x01 0x0b>;
				qcom,mdss-dsi-panel-hwid = <0x65>;
				qcom,esd-check-enabled;
				qcom,mdss-dsi-panel-status-check-mode = "tp_check";
				qcom,mdss-dsi-panel-hdr-enabled;
				qcom,mdss-dsi-panel-hdr-color-primaries = <0x38a4 0x3c8c 0x7d00 0x4268 0x3c8c 0x7530 0x1f40 0xbb8>;
				qcom,mdss-dsi-panel-peak-brightness = <0x3567e0>;
				qcom,mdss-dsi-panel-blackness-level = <0x1e>;
				qcom,mdss-dsi-panel-timings-phy-v2 = <0x251f090a 0x60304a0 0x251f090a 0x60304a0 0x251f090a 0x60304a0 0x251f090a 0x60304a0 0x251f080a 0x60304a0>;
				qcom,mdss-dsi-min-refresh-rate = <0x30>;
				qcom,mdss-dsi-max-refresh-rate = <0x3c>;
				qcom,panel-supply-entries = <0x26a>;
				phandle = <0x274>;

				pxlw,mdss_iris_cfg_ft8719_tianma_fhdplus_video {
					pxlw,panel-type = "PANEL_LCD_P3";
					pxlw,panel-dimming-brightness = <0xccc>;
					pxlw,pkt-payload-size = <0x34>;
					pxlw,last-for-per-pkt = <0x04>;
					pxlw,cont-last-for-per-pkt = <0x08>;
					pxlw,pt-last-for-per-pkt = <0x0c>;
					pxlw,pt-cont-last-for-per-pkt = <0x08>;
					pxlw,add-vblank-line = <0x01>;
					pxlw,lut-mode = "single";
					pxlw,min-color-temp = <0x9c4>;
					pxlw,max-color-temp = <0x286e>;
					pxlw,P3-color-temp = <0x1e78>;
					pxlw,sRGB-color-temp = <0x1e78>;
					pxlw,sdr2hdr-color-temp = <0x1cb6>;
					pxlw,hdr-color-temp = <0x1cb6>;
					pxlw,iris-lightup-sequence-pre0 = [00 a0 00 00 a1 00 00 a2 00 00 a3 00 00 a4 00 00 a5 00 00 a6 00];
					pxlw,iris-lightup-sequence-pre1 = [00 b0 00 00 b1 00 00 b2 00 00 b3 00 00 b4 00 00 b5 00 00 b6 00];
					pxlw,iris-lightup-sequence-cont-splash = [00 00 00 00 e0 00 01 f0 00 02 01 00 02 00 00 02 e0 00 05 00 00 05 e0 00 04 fa 00 04 8a 00 03 fa 00 03 8a 00 07 fa 00 07 8a 00 08 fa 00 08 8a 00 0c fa 00 0a fa 00];
					pxlw,iris-lightup-sequence = [00 00 00 00 e0 00 01 f0 00 02 01 00 02 00 00 02 e0 00 05 00 00 05 e0 00 06 f0 00 06 00 00 10 41 00 10 44 00 10 47 00 10 4a 00 10 20 00 10 21 00 10 64 00 10 a0 00 10 c0 00 10 80 00 10 e0 00 09 fe 00 0f fe 00 0e fe 00 11 f1 00 04 f0 00 04 80 00 03 f0 00 03 f1 00 03 f3 00 03 80 00 0c f0 00 0c a0 00 0c 80 00 0e f0 00 0e a0 00 0e 80 00 09 a0 00 09 70 00 09 80 00 0a f0 00 0a a0 00 0a 80 00 0d f0 00 0d a0 00 0d 80 00 0d 70 00 0d 71 00 0b f0 00 0b a0 00 0f f0 00 0f a0 00 0f 70 00 07 f0 00 07 a0 00 07 80 00 08 f0 00 08 a0 00 08 80 00 0c 00 00 0c e0 00 0c 11 00 0a 00 00 0a 10 00 0a b0 00 0a b1 00 0a b2 00 0a b3 00 0a b4 00 0a b5 00 0a 40 00 0a e0 00 0a fd 00 0a fc 00 0a fb 00 0d 00 00 0d 10 00 0d e0 00 0d fd 00 0d fc 00 0d fb 00 0f 00 00 0f fc 00 0e 40 00 03 fd 00 03 e0 00 03 61 00 03 93 00 03 51 00 09 00 00 09 e0 00 11 e1 00 00 fc 00 00 f1 00];
					pxlw,iris-pq-default-val = [0c 00 0c e0 0c 11 0a 00 0a 10 0a 40 0a e0 0a fd 0a fc 0a fb 0d 00 0d 10 0d e0 0d fd 0d fc 0d fb 0f 00 0f fc 0e 40 03 fd 03 e0 03 61 03 93 09 00 09 e0 06 00 10 41 10 44 10 47 10 4a 10 64 10 a0 10 c0 10 21 10 e0 0f fe 09 fe 0e fe 11 f1 00 f1 00 e0 02 e0 05 e0];
					pxlw,iris-cmd-list = <0x29 0x01 0x00 0x01 0x1f1 0x13 0xfffffff4 0xf0040008 0x5c0280 0xf0040808 0xf020200 0xf0040910 0x0c 0xf0040a00 0x60 0xf0040a04 0x2004e 0xf0040a10 0x2004e 0xf0040a18 0x2004e 0xf0040a20 0x2004e 0xf0040a28 0x16004e 0x29 0x01 0x00 0x01 0xf0 0x11 0xfffffff4 0xf0040238 0x770000 0xf0040300 0x4370000 0xf0040304 0x9230000 0xf0041804 0x924 0xf0040104 0x00 0xf0040144 0x10021c 0xf0040148 0x21c 0xf0040080 0x00 0x29 0x01 0x01 0x00 0xa0 0x05 0xfffffff4 0xf0000004 0x2820f 0xf0000000 0xf9 0x29 0x01 0x1e 0x00 0xa1 0x03 0xfffffff4 0xf0000000 0xf0 0x29 0x01 0x02 0x00 0xa2 0x0d 0xfffffff4 0xf0000000 0x00 0xf0000034 0xa1582d 0xf0000064 0x60b 0xf0000018 0x128227 0xf0000014 0xf1 0xf0000014 0xf8 0x29 0x01 0x1e 0x00 0xa3 0x03 0xfffffff4 0xf0000014 0xf0 0x29 0x01 0x00 0x00 0xa4 0x03 0xfffffff4 0xf0000014 0x00 0x29 0x01 0x00 0x00 0xa5 0x0d 0xfffffff4 0xf0000034 0xa15c2d 0xf000001c 0x1e3c013 0xf0000014 0x01 0xf0000014 0x00 0xf000001c 0x1e3c813 0xf000001c 0x1e3c013 0x29 0x01 0x00 0x00 0xa6 0x07 0xfffffff4 0xf0000034 0x587c1d 0xf0000064 0x00 0xf0000000 0xfc 0x29 0x01 0x01 0x00 0xb0 0x05 0xfffffff4 0xf0000004 0x2820f 0xf0000000 0xf9 0x29 0x01 0x1e 0x00 0xb1 0x03 0xfffffff4 0xf0000000 0xf0 0x29 0x01 0x02 0x00 0xb2 0x0d 0xfffffff4 0xf0000000 0x00 0xf0000034 0xa1582d 0xf0000064 0x60b 0xf0000018 0xa9019 0xf0000014 0xf1 0xf0000014 0xf8 0x29 0x01 0x1e 0x00 0xb3 0x03 0xfffffff4 0xf0000014 0xf0 0x29 0x01 0x00 0x00 0xb4 0x03 0xfffffff4 0xf0000014 0x20000 0x29 0x01 0x00 0x00 0xb5 0x0d 0xfffffff4 0xf0000034 0xa15c2d 0xf000001c 0x1e0f013 0xf0000014 0x20001 0xf0000014 0x20000 0xf000001c 0x1e0f813 0xf000001c 0x1e0f013 0x29 0x01 0x00 0x00 0xb6 0x07 0xfffffff4 0xf0000034 0xa3781d 0xf0000064 0x00 0xf0000000 0x200fc 0x29 0x01 0x00 0x00 0x00 0x09 0xfffffff4 0xf0000028 0x08 0xf0000044 0x27 0xf0000048 0x8180 0xf000004c 0xd400 0x29 0x01 0x00 0x00 0xe0 0x07 0xfffffff4 0xf0000048 0x8180 0xf000004c 0xd400 0xf0000074 0x5c00000d 0x29 0x01 0x00 0x00 0xe1 0x07 0xfffffff4 0xf0000048 0x2008180 0xf000004c 0x5400 0xf0000074 0x5c00004a 0x29 0x01 0x00 0x00 0x03 0x03 0xfffffff4 0xf0010004 0xa0 0x29 0x01 0x00 0x00 0x104 0x05 0xfffffff4 0xf0000068 0x02 0xf0000068 0x00 0x29 0x01 0x00 0x00 0x105 0x05 0xfffffff4 0xf0000068 0x01 0xf0000068 0x00 0x29 0x01 0x00 0x05 0x00 0x1d 0xfffffff4 0xf0200000 0x0c 0xf0200004 0x04 0xf0200008 0x438 0xf020000c 0x18 0xf0200010 0x04 0xf0200014 0x0c 0xf0200018 0x924 0xf020001c 0x78 0xf0200020 0x23 0xf0200024 0x12b7 0xf0200028 0x00 0xf020002c 0x08 0xf0200030 0x00 0xf0210000 0x01 0x29 0x01 0x00 0x05 0xe0 0x07 0xfffffff4 0xf0200028 0x00 0xf0200030 0x0b 0xf0210000 0x01 0x29 0x01 0x00 0x05 0xe1 0x07 0xfffffff4 0xf0200028 0x952 0xf0200030 0x00 0xf0210000 0x01 0x29 0x01 0x00 0x02 0x00 0x1f 0xfffffff4 0xf0c00050 0x3d030007 0xf0c00054 0x250a2409 0xf0c00058 0x25092109 0xf0c00004 0x201 0xf0c00018 0x34e0102 0xf0c00024 0x7ef400 0xf0c00028 0xffff17 0xf0c0002c 0xa8c0780 0xf0c00030 0x160c6 0xf0c00044 0xc018 0xf0c00010 0x10021c 0xf0c00014 0x21c 0xf0c00008 0x11 0xf0c0000c 0x1f0438 0xf0c00000 0x201c039 0x29 0x01 0x00 0x02 0x01 0x07 0xfffffff4 0xf0d00200 0x60 0xf0d00004 0x410304 0xf0d0001c 0x0c 0x29 0x01 0xf0 0x02 0x104 0x05 0xfffffff4 0xf0c00004 0x01 0xf0c00000 0x201c039 0x29 0x01 0x00 0x02 0xe0 0x03 0xfffffff4 0xf0c00018 0x34e0102 0x29 0x01 0x00 0x02 0xe1 0x03 0xfffffff4 0xf0c00018 0x34e0100 0x29 0x01 0x00 0x04 0xf0 0x09 0x1000c 0xf0030f74 0xe0004007 0x21000803 0x49240438 0x6000800 0x6081804 0x40100 0x00 0x29 0x01 0x00 0x04 0x80 0x03 0x1000c 0xf0030f90 0x01 0x29 0x01 0x00 0x09 0x00 0x5e 0x1000c 0xf00309d0 0x16d 0xfff0000 0xfff0000 0x4e80273 0x75c 0x99804cb 0xe65 0xfff082e 0xfff082e 0x99904cc 0xe66 0x140a02 0x00 0xc8 0x2828 0x2828 0x2220028 0x2220028 0x4380924 0x6a 0x100 0x20 0x00 0x92c030d 0xfff0dc4 0x1e061e06 0x1e061e06 0x08 0x18c0049 0x1e 0x1750000 0xe0151 0x02 0x00 0x00 0x00 0x09 0x56d7e29 0x7fd77e8f 0x2000079 0x21a0200 0x7f71 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x15eb43 0x2faed1 0xfb947 0x408040 0x00 0x03 0x1d0e3617 0x140000 0x7ffff 0x140000 0x40000 0x00 0x00 0x00 0x00 0x00 0x00 0x7940708 0x00 0x1100001 0x29 0x01 0x00 0x09 0x01 0x5e 0x1000c 0xf00309d0 0x6d 0xfff0000 0xfff0000 0x4e80273 0x75c 0x99804cb 0xe65 0xfff082e 0xfff082e 0x99904cc 0xe66 0x140a02 0x00 0xc8 0x2828 0x2828 0x2220028 0x2220028 0x4380924 0x6a 0x100 0x20 0x00 0x92c030d 0xfff0dc4 0x1e061e06 0x1e061e06 0x08 0x5c30431 0x83009b 0x73400e7 0x155034c 0x31 0x00 0x00 0x00 0x09 0x4005e09 0x7ef06569 0xdad0000 0x4002307 0xce9 0x00 0x00 0x00 0x0e 0x8000800 0x120800 0x47b7fef 0x7f1d00e3 0x7d6f 0x00 0x00 0x00 0x08 0xfde6bf2 0x8f7f35 0x9007e76 0x79ac1b7f 0x7fcb 0x00 0x00 0x00 0x08 0x124d7397 0x7eea7646 0xd7f019a 0x7170d7f 0x7c3b 0x1000 0x00 0x1000 0x51c44a 0xaf9fe0 0x173c20 0x408040 0x00 0x03 0x3613 0x140000 0x7ffff 0x140000 0x40fff 0x00 0x4000000 0x403ffff 0x403ffff 0x3ffc0000 0x3ffc0000 0x7940708 0x00 0x1100001 0x29 0x01 0x00 0x09 0x02 0x5e 0x1000c 0xf00309d0 0x6d 0xfff0000 0xfff0000 0x4e80273 0x75c 0x99804cb 0xe65 0xfff082e 0xfff082e 0x99904cc 0xe66 0x140a02 0x00 0xc8 0x2828 0x2828 0x2220028 0x2220028 0x4380924 0x6a 0x100 0x20 0x00 0x92c030d 0xfff0dc4 0x1e061e06 0x1e061e06 0x08 0x18c0049 0x1e 0x1750000 0xe0151 0x02 0x00 0x00 0x00 0x09 0x56d7c52 0x7fae7d1e 0x4000079 0x21a0400 0x7ee2 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x0c 0x8000800 0x800 0xf0d7eaf 0x7b6e0bcc 0x00 0x00 0x00 0x00 0x15eb43 0x2faed1 0xfb947 0x408040 0x00 0x03 0xd0e3617 0x140000 0x7ffff 0x140000 0x40000 0x00 0x00 0x00 0x00 0x00 0x00 0x7940708 0x00 0x1100001 0x29 0x01 0x00 0x09 0x03 0x5e 0x1000c 0xf00309d0 0x6d 0xfff0000 0xfff0000 0x4e80273 0x75c 0x99804cb 0xe65 0xfff082e 0xfff082e 0x99904cc 0xe66 0x140a02 0x00 0xc8 0x2828 0x2828 0x2220028 0x2220028 0x4380924 0x6a 0x100 0x20 0x00 0x92c030d 0xfff0dc4 0x1e061e06 0x1e061e06 0x08 0xfde6bf2 0x8f7f35 0x9007e76 0x79ac1b7f 0x7fcb 0x00 0x00 0x00 0x09 0x56d7c52 0x7fae7d1e 0x4000079 0x21a0400 0x7ef2 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x47d143 0xb9aeeb 0xf2f15 0x408040 0x00 0x03 0x1c0c3617 0x140000 0x7ffff 0x140000 0x00 0x00 0x00 0x3ffff 0x3ffff 0x00 0x00 0x7940708 0x00 0x1100001 0x29 0x01 0x00 0x09 0x04 0x5e 0x1000c 0xf00309d0 0x3068 0xfff0000 0xfff0000 0x4e80273 0x75c 0x99804cb 0xe65 0xfff082e 0xfff082e 0x99904cc 0xe66 0x140a02 0x00 0xc8 0x2828 0x2828 0x2220028 0x2220028 0x4380924 0x6a 0x82 0x20 0x00 0x92c030d 0xfff0dc4 0x1e061e06 0x1e061e06 0x08 0x18c0049 0x1e 0x1750000 0xe0151 0x02 0x00 0x00 0x00 0x09 0x4b27ca7 0x7f597d5a 0x40000e9 0x2640400 0x7ea6 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x20e04a 0x3c9fc4 0x17af51 0x408040 0x00 0x00 0x1c1c044c 0x140000 0x7ffff 0x140000 0x40000 0x00 0x00 0x3ffff 0x3ffff 0x00 0x00 0x7940708 0x00 0x1100001 0x29 0x01 0x00 0x09 0x05 0x5e 0x1000c 0xf00309d0 0x1028 0xfff0000 0xfff0000 0x3ed00d1 0x75c 0x7ad0198 0xe65 0xfff082e 0xfff082e 0x4a300cc 0x9c2 0x100c03 0x00 0x2710 0x6461 0x6461 0xa30064 0xa30064 0x4380924 0x6a 0x20b 0x20 0x00 0x92c030d 0xfff0dc4 0x1e061e06 0x1e061e06 0x08 0x1790087 0x120024 0x16f0005 0x1c0101 0x07 0x00 0x00 0x00 0x09 0x56d7c52 0x7fae7d1e 0x4000079 0x21a0400 0x7ee2 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x20e04a 0x3c9fc4 0x17af51 0x408040 0x00 0x00 0x1c1c044e 0x140000 0x7ffff 0x140000 0x40000 0x00 0x00 0x3ffff 0x3ffff 0x00 0x00 0x7940708 0x00 0x1400001 0x29 0x01 0x00 0x09 0x06 0x5e 0x1000c 0xf00309d0 0x3068 0xfff0000 0xfff0000 0x4e80273 0x75c 0x99804cb 0xe65 0xfff082e 0xfff082e 0x99904cc 0xe66 0x140a02 0x00 0xc8 0x2828 0x2828 0x2220028 0x2220028 0x4380924 0x6a 0x100 0x20 0x00 0x92c030d 0xfff0dc4 0x1e061e06 0x1e061e06 0x08 0x18c0049 0x1e 0x1750000 0xe0151 0x02 0x00 0x00 0x00 0x09 0x4b27ca7 0x7f597d5a 0x40000e9 0x2640400 0x7ea6 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x20e04a 0x3c9fc4 0x17af51 0x408040 0x00 0x00 0x1c1c044e 0x140000 0x7ffff 0x140000 0x40000 0x00 0x00 0x3ffff 0x3ffff 0x00 0x00 0x7940708 0x00 0x1100001 0x29 0x01 0x00 0x09 0x09 0x5e 0x1000c 0xf00309d0 0x4d 0xfff0000 0xfff0000 0x4e80273 0x75c 0x99804cb 0xe65 0xfff082e 0xfff082e 0x99904cc 0xe66 0x140a02 0x00 0xc8 0x2828 0x2828 0x2220028 0x2220028 0x4380924 0x6a 0x100 0x20 0x00 0x92c030d 0xfff0dc4 0x1e061e06 0x1e061e06 0x08 0x18c0049 0x1e 0x1750000 0xe0151 0x02 0x00 0x00 0x00 0x09 0x56d7c52 0x7fae7d1e 0x4000079 0x21a0400 0x7ee2 0x00 0x00 0x00 0x04 0x8000800 0x800 0xf0d7eaf 0x7b6e0bcc 0x00 0x00 0x00 0x00 0x08 0x56d7c52 0x7fae7d1e 0x4000079 0x21a0400 0x7ee2 0x40000 0x00 0x40000 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x15eb43 0x2faed1 0xfb947 0x408040 0x00 0x03 0x110a3617 0x140000 0x7ffff 0x140001 0x40000 0x00 0x00 0x00 0x00 0x01 0x01 0x7940708 0x00 0x1100001 0x29 0x01 0x00 0x09 0x0c 0x5e 0x1000c 0xf00309d0 0x1028 0xfff0000 0xfff0000 0x3ed00d1 0x75c 0x7ad0198 0xe65 0xfff082e 0xfff082e 0x4a300cc 0x9c2 0x100c03 0x00 0x2710 0x6461 0x6461 0xa30064 0xa30064 0x4380924 0x6a 0x20b 0x20 0x00 0x92c030d 0xfff0dc4 0x1e061e06 0x1e061e06 0x08 0x1790087 0x120024 0x16f0005 0x1c0101 0x07 0x00 0x00 0x00 0x09 0x56d7c52 0x7fae7d1e 0x4000079 0x21a0400 0x7ee2 0x00 0x00 0x00 0x04 0x8000800 0x800 0xe2d7d3f 0x7a490b37 0x00 0x00 0x00 0x00 0x08 0x4b27ca7 0x7f597d5a 0x40000e9 0x2640400 0x7ea6 0x40000 0x00 0x40000 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x20e04a 0x3c9fc4 0x17af51 0x408040 0x00 0x00 0x1018044e 0x140000 0x7ffff 0x140001 0x40000 0x00 0x00 0x3ffff 0x3ffff 0x01 0x01 0x7940708 0x00 0x1100001 0x29 0x01 0x00 0x09 0xfe 0x102 0x1000c 0xf0030b40 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x29 0x01 0x00 0x09 0xe0 0x03 0x1000c 0xf0030f44 0x00 0x29 0x01 0x00 0x09 0xe1 0x03 0x1000c 0xf0030f44 0x01 0x29 0x01 0x00 0x09 0xa0 0x03 0x1000c 0xf0030f40 0x800 0x29 0x01 0x00 0x09 0x80 0x03 0x1000c 0xf0030f70 0x02 0x29 0x00 0x00 0x09 0x70 0x03 0x00 0xf05b0028 0x10000000 0x29 0x00 0x00 0x09 0x70 0x0b 0x00 0xf05b0004 0x14f114d2 0x75f1154c 0x00 0x5220110 0xfc009b4 0x61e0294 0xffe0f80 0x61e0294 0xffe0f80 0x29 0x01 0x00 0x09 0x70 0x0c 0x1000c 0xf0030f48 0x1f7115f4 0xaaa27e8 0x00 0x61e0294 0xffe0f80 0x61e0294 0xffe0f80 0x61e0294 0xffe0f80 0x10000000 0x29 0x01 0x00 0x03 0xe0 0x07 0x1000c 0xf003114c 0x00 0x00 0x00 0x00 0x00 0x29 0x01 0x00 0x03 0xe1 0x07 0x1000c 0xf003114c 0x105 0x10001 0x492021c 0x9210435 0x1004 0x29 0x01 0x00 0x03 0xe2 0x07 0x1000c 0xf003114c 0x10d 0x10001 0x492021c 0x9210435 0x1004 0x29 0x01 0x00 0x03 0xe3 0x07 0x1000c 0xf003114c 0x109 0x492021c 0x720041 0x9210435 0x00 0x29 0x00 0x00 0x03 0xf0 0x0e 0x1000c 0xf00310cc 0xa00284 0x40001e 0x9240438 0x21c021c 0x21c021c 0x9240438 0xe4100010 0xaaa 0x00 0x9240438 0x9240438 0x9240438 0x29 0x01 0x00 0x03 0xf0 0x06 0x1000c 0xf0031138 0xffffffff 0x00 0x9230000 0x4370000 0x29 0x01 0x00 0x03 0xf1 0x03 0x1000c 0xf0031148 0x40001e 0x29 0x01 0x00 0x03 0xf2 0x08 0x1000c 0xf00310fc 0xe4100020 0xaaa 0x00 0x9240438 0x9240438 0x9240438 0x29 0x01 0x00 0x03 0xf3 0x0b 0x1000c 0xf0031114 0x0f 0x951094e 0x7ffe094e 0x10e47e4c 0x7bbd0e56 0x00 0x00 0x00 0x00 0x29 0x01 0x00 0x03 0x90 0x0b 0x1000c 0xf0031114 0x1d 0x9510951 0x951 0x11227e80 0x7acc0d6e 0x00 0x00 0x00 0x00 0x29 0x01 0x00 0x03 0x91 0x0b 0x1000c 0xf0031114 0x1d 0x95a095a 0x14095a 0x51f7fec 0x7efc0104 0x7d12 0x00 0x00 0x00 0x29 0x01 0x00 0x03 0x92 0x0b 0x1000c 0xf0031114 0x1d 0x95a0000 0x00 0x9250000 0x925 0x00 0x2000 0x00 0x2000 0x29 0x01 0x00 0x03 0x93 0x0b 0x1000c 0xf0031114 0x0f 0x951094e 0x7ffe094e 0x10e47e4c 0x7bbd0e56 0x00 0x00 0x00 0x00 0x29 0x01 0x00 0x03 0x94 0x0b 0x1000c 0xf0031114 0x11 0x9dc773a 0x90b04a8 0x13777e3b 0x13a090b 0x7132 0xffb58 0xffb58 0xffb58 0x29 0x01 0x00 0x03 0x60 0x03 0x1000c 0xf0031160 0xc9110010 0x29 0x01 0x00 0x03 0x61 0x03 0x1000c 0xf0031160 0xe4100010 0x29 0x01 0x00 0x03 0x62 0x03 0x1000c 0xf0031160 0xe4100010 0x29 0x01 0x00 0x03 0x80 0x03 0x1000c 0xf0031164 0x01 0x29 0x01 0x00 0x03 0x30 0x03 0xfffffff4 0xf024014c 0x02 0x29 0x01 0x00 0x0e 0x40 0x0b 0x1000c 0xf0030414 0x11 0x8000000 0x00 0x8000000 0x800 0x00 0x00 0x00 0x00 0x29 0x01 0x00 0x0e 0x41 0x0b 0x1000c 0xf0030414 0x11 0x6a00000 0x00 0x6a00000 0x6a0 0x00 0xb000b00 0xb00 0xb00 0x29 0x01 0x00 0x0e 0xf0 0x0c 0x1000c 0xf0030410 0x4a 0x1c 0x951094e 0x7ffe094e 0x10e47e4c 0x7bbd0e56 0x00 0x00 0x00 0x00 0x29 0x01 0x00 0x0e 0xfe 0x65 0x1000c 0xf0030438 0x400000 0xc00080 0x1400100 0x1c00180 0x2400200 0x2c00280 0x3400300 0x3c00380 0x4400400 0x4c00480 0x5400500 0x5c00580 0x6400600 0x6c00680 0x7400700 0x7c00780 0x8400800 0x8c00880 0x9400900 0x9c00980 0xa400a00 0xac00a80 0xb400b00 0xbc00b80 0xc400c00 0xcc00c80 0xd400d00 0xdc00d80 0xe400e00 0xec00e80 0xf400f00 0xfc00f80 0xfff 0x400000 0xc00080 0x1400100 0x1c00180 0x2400200 0x2c00280 0x3400300 0x3c00380 0x4400400 0x4c00480 0x5400500 0x5c00580 0x6400600 0x6c00680 0x7400700 0x7c00780 0x8400800 0x8c00880 0x9400900 0x9c00980 0xa400a00 0xac00a80 0xb400b00 0xbc00b80 0xc400c00 0xcc00c80 0xd400d00 0xdc00d80 0xe400e00 0xec00e80 0xf400f00 0xfc00f80 0xfff 0x400000 0xc00080 0x1400100 0x1c00180 0x2400200 0x2c00280 0x3400300 0x3c00380 0x4400400 0x4c00480 0x5400500 0x5c00580 0x6400600 0x6c00680 0x7400700 0x7c00780 0x8400800 0x8c00880 0x9400900 0x9c00980 0xa400a00 0xac00a80 0xb400b00 0xbc00b80 0xc400c00 0xcc00c80 0xd400d00 0xdc00d80 0xe400e00 0xec00e80 0xf400f00 0xfc00f80 0xfff 0x29 0x01 0x00 0x0e 0xa0 0x03 0x1000c 0xf00305c4 0x800 0x29 0x01 0x00 0x0e 0x80 0x03 0x1000c 0xf00305c8 0x01 0x29 0x01 0x00 0x0c 0x00 0x1a 0x1000c 0xf0030320 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x200040 0x00 0x00 0xff00ff 0x00 0x00 0xe0 0x29 0x01 0x00 0x0c 0x01 0x1a 0x1000c 0xf0030320 0x00 0x00 0xe00040 0x600010 0x40004 0x00 0xf80010 0x200012 0x40004 0x00 0xf80010 0x200012 0x100010 0x00 0xf80000 0x200008 0x200040 0x200040 0x00 0x01 0xff00ff 0xff0002 0x3ff 0xe1 0x29 0x01 0x00 0x0c 0x02 0x1a 0x1000c 0xf0030320 0x00 0x00 0xe00040 0x600010 0x70007 0x00 0xf70010 0x200012 0x70007 0x00 0xf70010 0x200012 0x120012 0x00 0xf80000 0x200008 0x200040 0x200040 0x00 0x01 0xff00ff 0xff0002 0x3ff 0xe1 0x29 0x01 0x00 0x0c 0x03 0x1a 0x1000c 0xf0030320 0x00 0x00 0xe00040 0x600010 0x90009 0x00 0xf70010 0x200012 0x90009 0x00 0xf70010 0x200012 0x140014 0x00 0xf40000 0x200008 0x200040 0x200040 0x00 0x01 0xff00ff 0xff0002 0x3ff 0xe1 0x29 0x01 0x00 0x0c 0x04 0x1a 0x1000c 0xf0030320 0x00 0x00 0xe00040 0x600010 0x100010 0x00 0xf40010 0x200012 0x100010 0x00 0xf40010 0x200012 0x180018 0x00 0xf00000 0x200008 0x200040 0x200040 0x00 0x01 0xff00ff 0xff0002 0x3ff 0xe1 0x29 0x01 0x00 0x0c 0xe0 0x07 0x1000c 0xf0030380 0x00 0x00 0x00 0x00 0x00 0x29 0x01 0x00 0x0c 0xe1 0x07 0x1000c 0xf0030380 0x105 0x10001 0x492021c 0x9210435 0x1004 0x29 0x01 0x00 0x0c 0xe2 0x07 0x1000c 0xf0030380 0x10d 0x10001 0x492021c 0x9210435 0x1004 0x29 0x01 0x00 0x0c 0xe3 0x07 0x1000c 0xf0030380 0x109 0x492021c 0x720041 0x9210435 0x00 0x29 0x01 0x00 0x0c 0x10 0x04 0x1000c 0xf0030394 0x09 0x09 0x29 0x01 0x00 0x0c 0x11 0x04 0x1000c 0xf0030394 0x09 0x08 0x29 0x01 0x00 0x0c 0xf0 0x21 0x1000c 0xf0030320 0x1e000a 0x0a 0xe00020 0x25800a0 0x780028 0x28 0xe00020 0x32000a0 0x3c003c 0x14 0x800000 0x3200078 0x3c003c 0x3c 0x00 0x3fc0000 0x200040 0x200040 0x30000 0x00 0xff00ff 0xff0004 0x3f03ff 0xf0 0x00 0x00 0x00 0x00 0x00 0x08 0x08 0x29 0x01 0x00 0x0c 0xa0 0x03 0x1000c 0xf003039c 0x10800 0x29 0x01 0x00 0x0c 0xa1 0x03 0x1000c 0xf003039c 0x10803 0x29 0x01 0x00 0x0c 0x80 0x03 0x1000c 0xf00303a0 0x01 0x29 0x01 0x00 0x0d 0x00 0x10 0x1000c 0xf003063c 0xe1096 0xa140000 0x2fffff 0xf100100 0x1010 0x17c7d1f4 0x1f44b1f4 0x640096 0x6464 0x280a 0xffc10 0x3e80010 0x80100a 0x40a5 0x29 0x01 0x00 0x0d 0x01 0x10 0x1000c 0xf003063c 0xe1096 0xa140000 0x2fffff 0xf100100 0x1010 0x17c7d1f4 0x1f44b1f4 0x640096 0x6464 0x280a 0xffc10 0x3e80010 0x80100a 0x40a6 0x29 0x01 0x00 0x0d 0x02 0x10 0x1000c 0xf003063c 0x28e1096 0xa140000 0x2fffff 0x1005dc 0x1010 0x17c7d1f4 0x1f4029f4 0x96 0xc846 0x280a 0xffc10 0x3e80010 0x80100a 0x40a6 0x29 0x01 0x00 0x0d 0x03 0x10 0x1000c 0xf003063c 0x32e1096 0xa140000 0x2fffff 0x19100190 0x1010 0x17c7d1f4 0x1f4641f4 0x960096 0x10482 0x280a 0xffc10 0x3e80010 0x80100a 0x40a6 0x29 0x01 0x00 0x0d 0x04 0x10 0x1000c 0xf003063c 0x4be1096 0xa140000 0x2fffff 0x191001c2 0x1010 0x17c7d1f4 0x1f4709f4 0xc80096 0x16896 0x280a 0xffc10 0x3e80010 0x80100a 0x40a6 0x29 0x01 0x00 0x0d 0x05 0x10 0x1000c 0xf003063c 0x64e1096 0xa140000 0x2fffff 0x191001f4 0x1010 0x17c7d1f4 0x1f4709f4 0xc800c8 0x1ccaf 0x280a 0xffc10 0x3e80010 0x80100a 0x40a6 0x29 0x01 0x00 0x0d 0x06 0x10 0x1000c 0xf003063c 0x14e1096 0xa140000 0x2fffff 0xf100168 0x1010 0x17c7d1f4 0x1f4029f4 0xaf 0xa078 0x280a 0xffc10 0x3e80010 0x80100a 0x40a5 0x29 0x01 0x00 0x0d 0x07 0x10 0x1000c 0xf003063c 0x14e1096 0xa140000 0x2fffff 0xf100168 0x1010 0x17c7d1f4 0x1f4029f4 0xaf 0xa078 0x280a 0xffc10 0x3e80010 0x80100a 0x40a6 0x29 0x01 0x00 0x0d 0x08 0x10 0x1000c 0xf003063c 0x32e1096 0xa140000 0x2fffff 0x1e10017c 0x1010 0x17c7d1f4 0x1f4029f4 0xc8 0xf096 0x280a 0xffc10 0x3e80010 0x80100a 0x40a6 0x29 0x01 0x00 0x0d 0x09 0x10 0x1000c 0xf003063c 0x5ae1096 0xa140000 0x2fffff 0x1e1001d6 0x1010 0x17c7d1f4 0x1f4029f4 0xc8 0x154a5 0x280a 0xffc10 0x3e80010 0x80100a 0x40a6 0x29 0x01 0x00 0x0d 0x0a 0x10 0x1000c 0xf003063c 0x82e1096 0xa140000 0x2fffff 0x1e100230 0x1010 0x17c7d1f4 0x1f4029f4 0xc8 0x1b8b4 0x280a 0xffc10 0x3e80010 0x80100a 0x40a6 0x29 0x01 0x00 0x0d 0x0b 0x10 0x1000c 0xf003063c 0xaae1096 0xa140000 0x2fffff 0x1e10028a 0x1010 0x17c7d1f4 0x1f4029f4 0xfa 0x244c8 0x280a 0xffc10 0x3e80010 0x80100a 0x40a6 0x29 0x01 0x00 0x0d 0x10 0x03 0x1000c 0xf0030674 0x2804003c 0x29 0x01 0x00 0x0d 0x11 0x03 0x1000c 0xf0030674 0x2804083c 0x29 0x01 0x00 0x0d 0xe0 0x03 0x1000c 0xf0030678 0x00 0x29 0x01 0x00 0x0d 0xe1 0x03 0x1000c 0xf0030678 0x01 0x29 0x01 0x00 0x0d 0xf0 0x2e 0x1000c 0xf00305cc 0x4370000 0x9230000 0x18ae0 0x18ae0 0x18ae0 0x18ae0 0x18662 0x18a08 0x18662 0x18738 0x18738 0x1d40d8 0x100 0x1b00d8 0x360288 0x3a81d4 0x75057c 0x66667 0x66667 0x412 0x10453 0x419 0x10625 0x40000 0x00 0xf30 0x702 0x1a9 0xe1096 0xa140000 0x2fffff 0xf100100 0x1010 0x17c7d1f4 0x1f4029f4 0x96 0x6464 0x280a 0xffc10 0x3e80010 0x81100a 0x40a5 0x2804003c 0x00 0x29 0x01 0x00 0x0d 0xa0 0x03 0x1000c 0xf003067c 0x00 0x29 0x01 0x00 0x0d 0x70 0xd4 0x1000c 0xf0030680 0x40000000 0x43 0x6010020 0xc028080 0x120400e0 0x18058140 0x1e0701a0 0x24088200 0x2a0a0260 0x300b82c0 0x360d0320 0x3c0e8380 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x3e0 0x1002000 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x29 0x01 0x00 0x0d 0x71 0x03 0x1000c 0xf00309cc 0x80000001 0x29 0x01 0x00 0x0d 0x80 0x03 0x1000c 0xf00309c8 0x04 0x29 0x01 0x00 0x0a 0x00 0x04 0x1000c 0xf00303a4 0x820e000 0xb440c10 0x29 0x01 0x00 0x0a 0x01 0x04 0x1000c 0xf00303a4 0x820e400 0xb040c00 0x29 0x01 0x00 0x0a 0x02 0x04 0x1000c 0xf00303a4 0x820ec00 0xb040c00 0x29 0x01 0x00 0x0a 0x03 0x04 0x1000c 0xf00303a4 0x820efc0 0xb040c00 0x29 0x01 0x00 0x0a 0x10 0x03 0x1000c 0xf00303c0 0x2215 0x29 0x01 0x00 0x0a 0x11 0x03 0x1000c 0xf00303c0 0x3f2215 0x29 0x01 0x00 0x0a 0x40 0x07 0x1000c 0xf00303dc 0x19 0x8000800 0x800 0xe307d40 0x7a480b38 0x29 0x01 0x00 0x0a 0x41 0x07 0x1000c 0xf00303dc 0x19 0x8000800 0x800 0x7177ea0 0x7d25059c 0x29 0x01 0x00 0x0a 0x45 0x07 0x1000c 0xf00303dc 0x19 0x8000800 0x800 0xf0d7eaf 0x7b6e0bcc 0x29 0x01 0x00 0x0a 0x46 0x07 0x1000c 0xf00303dc 0x19 0x8000800 0x800 0xf0d7eaf 0x7b6e0bcc 0x29 0x01 0x00 0x0a 0xe0 0x04 0x1000c 0xf0030400 0x00 0x00 0x29 0x01 0x00 0x0a 0xe1 0x04 0x1000c 0xf0030400 0x07 0x3ff00000 0x29 0x01 0x00 0x0a 0xe2 0x04 0x1000c 0xf0030400 0x17 0x3ff00000 0x29 0x00 0x00 0x0a 0xf0 0x0a 0x1000c 0xf00303a4 0x820efc0 0x3040c10 0x00 0x160 0x7a067844 0x1c43ff10 0x15450298 0x3f2215 0x29 0x00 0x00 0x0a 0xf0 0x0b 0x1000c 0xf00303dc 0x1d 0x951094e 0x7ffe094e 0x10e47e4c 0x7bbd0e56 0x00 0x00 0x00 0x00 0x29 0x01 0x00 0x0a 0xf0 0x04 0x1000c 0xf0030400 0x00 0x00 0x29 0x01 0x00 0x0a 0xa0 0x03 0x1000c 0xf0030408 0x800 0x29 0x01 0x00 0x0a 0x80 0x03 0x1000c 0xf003040c 0x100 0x29 0x01 0x00 0x0b 0xf0 0x13 0x1000c 0xf0030f94 0x6620 0x441 0x80000 0x80000 0x6400 0x9240924 0x20003 0x20003 0x00 0x16 0x4380438 0x80000 0x80000 0x20003 0x20003 0x640a 0x00 0x29 0x01 0x00 0x0b 0xa0 0x03 0x1000c 0xf0030fd8 0x800 0x29 0x01 0x00 0x0f 0xa0 0x03 0x1000c 0xf0031168 0x800 0x29 0x00 0x00 0x0f 0xf0 0x37 0x1000c 0xf00312f0 0x50850421 0x00 0x00 0x3f 0x00 0x80 0x12c 0x400 0x600 0xe00 0x2ec 0x400 0x448 0x197 0x2c5 0x300 0xd6 0x67 0x09 0x43 0x26 0x04 0x140 0x3cb 0x1c0 0x3f 0x02 0xfff 0x3cb 0x1c0 0x00 0x0e 0x800 0x00 0xb38 0x800 0x7d3e 0x7a4a 0x800 0xe2c 0x7ffe 0x800 0x00 0xb38 0x800 0x7d3e 0x7a4a 0x800 0xe2c 0x7ffe 0x00 0x3ff 0xfff 0x29 0x01 0x00 0x0f 0xf0 0x23 0x1000c 0xf003116c 0x3ff 0x3e0 0x3c0 0x3a0 0x380 0x360 0x340 0x320 0x300 0x2e6 0x2cd 0x2b3 0x29a 0x280 0x266 0x24d 0x233 0x21a 0x200 0x1e6 0x1cd 0x1b3 0x19a 0x180 0x166 0x13a 0x10d 0xe0 0xb3 0x87 0x5a 0x2d 0x00 0x29 0x01 0x00 0x0f 0xfe 0x42 0x1000c 0xf00311f0 0x00 0x00 0x17029 0x1f028 0x26029 0x2c02b 0x3302c 0x3902d 0x3f02e 0x4502f 0x4b030 0x50031 0x55032 0x5a033 0x5e035 0x62036 0x66038 0x6a039 0x6d03b 0x7103c 0x7403e 0x76040 0x79041 0x7b043 0x7d045 0x7e048 0x8004a 0x8104c 0x8204f 0x83051 0x83054 0x83058 0x3f000 0x3f000 0x3a7f17f 0x4e7f1ff 0x627f27f 0x76ff2ff 0x8b7f37f 0x9fff3ff 0xb4ff47f 0xc9ff4ff 0xdf7f57f 0xf4ff5ff 0x10a7f67f 0x1207f6ff 0x1367f77f 0x14cff7ff 0x1637f87f 0x179ff8ff 0x190ff97f 0x1a7ff9ff 0x1bf7fa7f 0x1d6ffaff 0x1ee7fb7f 0x2067fbff 0x21e7fc7f 0x236ffcff 0x24f7fd7f 0x267ffdff 0x280ffe7f 0x299ffeff 0x2b37ff7f 0x2ccfffff 0x29 0x01 0x00 0x0f 0x70 0x1a 0x1000c 0xf00313c4 0x00 0x00 0x00 0x00 0xfff 0xfff 0x1000 0x00 0x00 0x00 0x00 0x00 0x3ff 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x63 0x00 0xfff 0x29 0x01 0x00 0x0f 0x00 0x03 0x1000c 0xf00312f0 0x40850423 0x29 0x01 0x00 0x0f 0x01 0x03 0x1000c 0xf00312f0 0x40840423 0x29 0x01 0x00 0x0f 0x10 0x04 0x1000c 0xf0031354 0x00 0x00 0x29 0x01 0x00 0x0f 0x11 0x04 0x1000c 0xf0031354 0x27 0x02 0x29 0x01 0x00 0x0f 0x12 0x04 0x1000c 0xf0031354 0x22 0x02 0x29 0x01 0x00 0x0f 0x13 0x04 0x1000c 0xf0031354 0x1b 0x02 0x29 0x01 0x00 0x0f 0x20 0x03 0x1000c 0xf00312f4 0x00 0x29 0x01 0x00 0x0f 0x21 0x03 0x1000c 0xf00312f4 0x01 0x29 0x01 0x00 0x0f 0x30 0x03 0x1000c 0xf00312f8 0x00 0x29 0x01 0x00 0x0f 0x31 0x03 0x1000c 0xf00312f8 0x01 0x29 0x01 0x00 0x0f 0x40 0x03 0x1000c 0xf003136c 0x06 0x29 0x01 0x00 0x0f 0x41 0x03 0x1000c 0xf003136c 0x07 0x29 0x01 0x00 0x07 0xf0 0x1a 0x1000c 0xf0030fdc 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x29 0x01 0x00 0x07 0xa0 0x03 0x1000c 0xf003103c 0x800 0x29 0x01 0x00 0x07 0x80 0x03 0x1000c 0xf0031040 0x01 0x29 0x01 0x00 0x08 0xf0 0x22 0x1000c 0xf0031044 0x03 0x02 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x29 0x01 0x00 0x08 0xa0 0x03 0x1000c 0xf00310c4 0x00 0x29 0x01 0x00 0x08 0x80 0x03 0x1000c 0xf00310c8 0x04 0x29 0x01 0x00 0x11 0xf0 0xa6 0x1000c 0xf0030000 0x80180320 0xf0a00000 0x80050380 0xf0a00074 0x80020394 0xf0a0006c 0x8001039c 0xf0a00060 0x800103a0 0xf0a00090 0x800803a4 0xf0560000 0x800103c4 0xf0560038 0x800103c8 0xf0560054 0x800103cc 0xf0560070 0x800103d0 0xf056008c 0x800103d4 0xf05600a8 0x800103d8 0xf05600c4 0x800903dc 0xf056010c 0x80020400 0xf0560104 0x80010408 0xf05600f8 0x8001040c 0xf0560140 0x80010410 0xf0580000 0x80090414 0xf0580014 0x80320438 0xf0580040 0x80310500 0xf0580108 0x800105c4 0xf058000c 0x800105c8 0xf05801d0 0x840205cc 0xf0520064 0x840f05d4 0xf0520094 0x840b0610 0xf05200f8 0x840e063c 0xf0520000 0x84010674 0xf0520054 0x84010678 0xf052006c 0x8401067c 0xf0520058 0xc4400680 0xf0531008 0xc4400780 0xf0531108 0xc4400880 0xf0531208 0xc4120980 0xf0531308 0x840109c8 0xf0531000 0xc40109cc 0xf0531004 0x802d09d0 0xf05a0000 0x802f0a84 0xf05a00b4 0x80400b40 0xf05a1400 0x80400c40 0xf05a1500 0x80400d40 0xf05a1600 0x80400e40 0xf05a1700 0x80010f40 0xf05aff08 0x80010f44 0xf05a0170 0xc00a0f48 0xf05b0004 0x80010f70 0xf05b0000 0x80060f74 0xf0220000 0x80010f8c 0xf0220028 0x80010f90 0xf0220064 0x80110f94 0xf0a20000 0x80010fd8 0xf0a20044 0xc020fdc 0xf0680000 0xc160fe4 0xf068000c 0xc01103c 0xf0680008 0xc011040 0xf069ff00 0x8021044 0xf0600000 0x816104c 0xf0600064 0x80810a4 0xf0600008 0x80110c4 0xf0600054 0x80110c8 0xf0600114 0x800c10cc 0xf0240000 0x610fc 0xf0240030 0x80091114 0xf024004c 0x80011138 0xf0240084 0x8003113c 0xf0240140 0x80011148 0xf0240004 0x8005114c 0xf024010c 0x80011160 0xf0240018 0x80011164 0xf024014c 0x84011168 0xf0540404 0x8421116c 0xf0540178 0x844011f0 0xf0540304 0x840512f0 0xf0540000 0x84121304 0xf0540014 0x8402134c 0xf0540080 0x84021354 0xf05400c8 0x8401135c 0xf05400dc 0x84021360 0xf0540100 0x84011368 0xf054015c 0x8413136c 0xf054040c 0x840313b8 0xf0540458 0xc41813c4 0xf0558000 0x80011424 0xf0240000 0x29 0x01 0x00 0x11 0xf1 0xa6 0x1000c 0xf0030000 0x80180320 0xf0a00000 0x80050380 0xf0a00074 0x80020394 0xf0a0006c 0x8001039c 0xf0a00060 0x800103a0 0xf0a00090 0x800803a4 0xf0560000 0x800103c4 0xf0560038 0x800103c8 0xf0560054 0x800103cc 0xf0560070 0x800103d0 0xf056008c 0x800103d4 0xf05600a8 0x800103d8 0xf05600c4 0x800903dc 0xf056010c 0x80020400 0xf0560104 0x80010408 0xf05600f8 0x8001040c 0xf0560140 0x80010410 0xf0580000 0x80090414 0xf0580014 0x80320438 0xf0580040 0x80310500 0xf0580108 0x800105c4 0xf058000c 0x800105c8 0xf05801d0 0x840205cc 0xf0520064 0x840f05d4 0xf0520094 0x840b0610 0xf05200f8 0x840e063c 0xf0520000 0x84010674 0xf0520054 0x84010678 0xf052006c 0x8401067c 0xf0520058 0x44400680 0xf0531008 0x44400780 0xf0531108 0x44400880 0xf0531208 0x44120980 0xf0531308 0x840109c8 0xf0531000 0x440109cc 0xf0531004 0x802d09d0 0xf05a0000 0x802f0a84 0xf05a00b4 0x80400b40 0xf05a1400 0x80400c40 0xf05a1500 0x80400d40 0xf05a1600 0x80400e40 0xf05a1700 0x80010f40 0xf05aff08 0x80010f44 0xf05a0170 0x400a0f48 0xf05b0004 0x80010f70 0xf05b0000 0x80060f74 0xf0220000 0x80010f8c 0xf0220028 0x80010f90 0xf0220064 0x80110f94 0xf0a20000 0x80010fd8 0xf0a20044 0xc020fdc 0xf0680000 0xc160fe4 0xf068000c 0xc01103c 0xf0680008 0xc011040 0xf069ff00 0x8021044 0xf0600000 0x816104c 0xf0600064 0x80810a4 0xf0600008 0x80110c4 0xf0600054 0x80110c8 0xf0600114 0x800c10cc 0xf0240000 0x610fc 0xf0240030 0x80091114 0xf024004c 0x80011138 0xf0240084 0x8003113c 0xf0240140 0x80011148 0xf0240004 0x8005114c 0xf024010c 0x80011160 0xf0240018 0x80011164 0xf024014c 0x84011168 0xf0540404 0x8421116c 0xf0540178 0x844011f0 0xf0540304 0x840512f0 0xf0540000 0x84121304 0xf0540014 0x8402134c 0xf0540080 0x84021354 0xf05400c8 0x8401135c 0xf05400dc 0x84021360 0xf0540100 0x84011368 0xf054015c 0x8413136c 0xf054040c 0x840313b8 0xf0540458 0x441813c4 0xf0558000 0x80011424 0xf0240000 0x29 0x01 0x00 0x11 0xe1 0x09 0xfffffff4 0xf0020000 0x01 0xf0020004 0x00 0xf0020008 0x520000 0xf0020004 0x03 0x29 0x01 0x00 0x11 0xe2 0x05 0xfffffff4 0xf0020004 0x00 0xf0020004 0x01 0x29 0x01 0x00 0x11 0xe3 0x05 0xfffffff4 0xf0020004 0x00 0xf0020004 0x02 0x29 0x01 0x00 0x11 0xe4 0x05 0xfffffff4 0xf0020004 0x00 0xf0020004 0x30000 0x29 0x01 0x00 0x11 0xe5 0x05 0xfffffff4 0xf0020004 0x00 0xf0020004 0x01 0x29 0x01 0x00 0x06 0xf0 0x03 0xfffffff4 0xf00c0014 0x1100a 0x29 0x01 0x00 0x06 0x00 0x03 0xfffffff4 0xf00c0000 0x81 0x29 0x01 0x00 0x06 0x01 0x03 0xfffffff4 0xf00c0000 0x84 0x29 0x01 0x00 0x03 0xfd 0x03 0x1000c 0xf0031148 0x40001e 0x29 0x01 0x00 0x03 0x50 0x03 0xfffffff4 0xf0240000 0xa00280 0x29 0x01 0x00 0x03 0x51 0x03 0x1000c 0xf0031424 0xa00284 0x29 0x01 0x00 0x03 0x52 0x03 0x1000c 0xf0031424 0xa00280 0x29 0x01 0x00 0x0a 0xfb 0x03 0x1000c 0xf00303a4 0x820e000 0x29 0x01 0x00 0x0a 0xfc 0x03 0x1000c 0xf00303b0 0x60 0x29 0x01 0x00 0x0a 0xfd 0x03 0x1000c 0xf00303ac 0x00 0x29 0x01 0x00 0x0a 0xb0 0x03 0x1000c 0xf00303c4 0xa1b818 0x29 0x01 0x00 0x0a 0xb1 0x03 0x1000c 0xf00303c8 0xa1b816 0x29 0x01 0x00 0x0a 0xb2 0x03 0x1000c 0xf00303cc 0xa1b812 0x29 0x01 0x00 0x0a 0xb3 0x03 0x1000c 0xf00303d0 0xa1b81d 0x29 0x01 0x00 0x0a 0xb4 0x03 0x1000c 0xf00303d4 0xa1b812 0x29 0x01 0x00 0x0a 0xb5 0x03 0x1000c 0xf00303d8 0xa1b823 0x29 0x01 0x00 0x0d 0xfd 0x03 0x1000c 0xf0030648 0xf100100 0x29 0x01 0x00 0x0d 0xfc 0x03 0x1000c 0xf003063c 0x14e1096 0x29 0x01 0x00 0x0d 0xfb 0x03 0x1000c 0xf003065c 0x4419 0x29 0x01 0x00 0x00 0xf0 0x03 0xfffffff4 0xf0000028 0x09 0x29 0x01 0x00 0x00 0xf1 0x03 0xfffffff4 0xf0000028 0x08 0x29 0x01 0x00 0x00 0xfc 0x03 0xfffffff4 0xf0000044 0x07 0x29 0x01 0x00 0x06 0xfd 0x03 0xfffffff4 0xf00c0010 0x01 0x29 0x01 0x00 0x0f 0xfd 0x03 0x1000c 0xf003135c 0xfff 0x29 0x01 0x00 0x0f 0xfc 0x03 0x1000c 0xf0031354 0x00 0x29 0x00 0x00 0x04 0xfa 0x0d 0xfffffff4 0xf0220000 0xe0004007 0xf0220004 0x21000803 0xf0220008 0x49240438 0xf022000c 0x6000800 0xf0220010 0x6081804 0xf0220014 0x40100 0x29 0x01 0x00 0x04 0xfa 0x03 0xfffffff4 0xf0220028 0x00 0x29 0x01 0x00 0x04 0x8a 0x03 0xfffffff4 0xf0220064 0x01 0x29 0x00 0x00 0x03 0xfa 0x19 0xfffffff4 0xf0240000 0xa00284 0xf0240004 0x40001c 0xf0240008 0x9240438 0xf024000c 0x21c021c 0xf0240010 0x21c021c 0xf0240014 0x9240438 0xf0240018 0xe4100010 0xf024001c 0xaaa 0xf0240020 0x00 0xf0240024 0x9240438 0xf0240028 0x9240438 0xf024002c 0x9240438 0x29 0x00 0x00 0x03 0xfa 0x03 0xfffffff4 0xf0240084 0xffffffff 0x29 0x01 0x00 0x03 0xfa 0x07 0xfffffff4 0xf0240140 0x00 0xf0240144 0x9230000 0xf0240148 0x4370000 0x29 0x01 0x00 0x03 0x8a 0x03 0xfffffff4 0xf024014c 0x01 0x29 0x00 0x00 0x07 0xfa 0x05 0xfffffff4 0xf0680000 0x00 0xf0680004 0x00 0x29 0x01 0x00 0x07 0xfa 0x2d 0xfffffff4 0xf068000c 0x00 0xf0680010 0x00 0xf0680014 0x00 0xf0680018 0x00 0xf068001c 0x00 0xf0680020 0x00 0xf0680024 0x00 0xf0680028 0x00 0xf068002c 0x00 0xf0680030 0x00 0xf0680034 0x00 0xf0680038 0x00 0xf068003c 0x00 0xf0680040 0x00 0xf0680044 0x00 0xf0680048 0x00 0xf068004c 0x00 0xf0680050 0x00 0xf0680054 0x00 0xf0680058 0x00 0xf068005c 0x00 0xf0680060 0x00 0x29 0x01 0x00 0x07 0x8a 0x03 0xfffffff4 0xf069ff00 0x01 0x29 0x00 0x00 0x08 0xfa 0x05 0xfffffff4 0xf0600000 0x03 0xf0600004 0x02 0x29 0x00 0x00 0x08 0xfa 0x2d 0xfffffff4 0xf0600064 0x00 0xf0600068 0x00 0xf060006c 0x00 0xf0600070 0x00 0xf0600074 0x00 0xf0600078 0x00 0xf060007c 0x00 0xf0600080 0x00 0xf0600084 0x00 0xf0600088 0x00 0xf060008c 0x00 0xf0600090 0x00 0xf0600094 0x00 0xf0600098 0x00 0xf060009c 0x00 0xf06000a0 0x00 0xf06000a4 0x00 0xf06000a8 0x00 0xf06000ac 0x00 0xf06000b0 0x00 0xf06000b4 0x00 0xf06000b8 0x00 0x29 0x01 0x00 0x08 0xfa 0x11 0xfffffff4 0xf0600008 0x00 0xf060000c 0x00 0xf0600010 0x00 0xf0600014 0x00 0xf0600018 0x00 0xf060001c 0x00 0xf0600020 0x00 0xf0600024 0x00 0x29 0x01 0x00 0x08 0x8a 0x03 0xfffffff4 0xf0600114 0x04 0x29 0x01 0x00 0x0e 0xfa 0x05 0xfffffff4 0xf0580014 0x1c 0xf05801d0 0x02 0x29 0x01 0x00 0x0c 0xfa 0x07 0xfffffff4 0xf0a0005c 0xf0 0xf0a00070 0x08 0xf0a00090 0x01 0x29 0x01 0x00 0x0a 0xfa 0x05 0xfffffff4 0xf05600f8 0xffffffff 0xf0560140 0x01 0x29 0x01 0x00 0x0b 0xfa 0x23 0xfffffff4 0xf0a20000 0x6620 0xf0a20004 0x441 0xf0a20008 0x80000 0xf0a2000c 0x80000 0xf0a20010 0x6400 0xf0a20014 0x9240924 0xf0a20018 0x20003 0xf0a2001c 0x20003 0xf0a20020 0x00 0xf0a20024 0x16 0xf0a20028 0x4380438 0xf0a2002c 0x80000 0xf0a20030 0x80000 0xf0a20034 0x20003 0xf0a20038 0x20003 0xf0a2003c 0x640a 0xf0a20040 0x00 0x29 0x01 0x00 0x0b 0xaa 0x03 0xfffffff4 0xf0a20044 0x800 0x29 0x01 0x00 0x04 0x8b 0x05 0xfffffff4 0xf0220004 0x21000802 0xf0220064 0x01>;
					phandle = <0x399>;
				};
			};

			qcom,mdss_dsi_hx83112a_hlt_fhdplus_video {
				qcom,mdss-dsi-panel-name = "hlt hx83112a fhdplus video mode dsi panel";
				qcom,mdss-dsi-panel-controller = <0x26b>;
				qcom,mdss-dsi-panel-type = "dsi_video_mode";
				qcom,mdss-dsi-panel-framerate = <0x3c>;
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-panel-width = <0x438>;
				qcom,mdss-dsi-panel-height = <0x924>;
				qcom,mdss-pan-physical-width-dimension = <0x43>;
				qcom,mdss-pan-physical-height-dimension = <0x91>;
				qcom,mdss-dsi-h-front-porch = <0x38>;
				qcom,mdss-dsi-h-back-porch = <0x08>;
				qcom,mdss-dsi-h-pulse-width = <0x10>;
				qcom,mdss-dsi-h-sync-skew = <0x00>;
				qcom,mdss-dsi-v-back-porch = <0x10>;
				qcom,mdss-dsi-v-front-porch = <0x20>;
				qcom,mdss-dsi-v-pulse-width = <0x02>;
				qcom,mdss-dsi-h-left-border = <0x00>;
				qcom,mdss-dsi-h-right-border = <0x00>;
				qcom,mdss-dsi-v-top-border = <0x00>;
				qcom,mdss-dsi-v-bottom-border = <0x00>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-underflow-color = <0xff>;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-h-sync-pulse = <0x00>;
				qcom,mdss-dsi-traffic-mode = "burst_mode";
				qcom,mdss-dsi-lane-map = "lane_map_0123";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-panel-timings = <0xf83c2800 0x6e722e40 0x30030400>;
				qcom,mdss-dsi-t-clk-post = <0x0e>;
				qcom,mdss-dsi-t-clk-pre = <0x35>;
				qcom,mdss-dsi-bl-min-level = <0x01>;
				qcom,mdss-dsi-bl-max-level = <0xfff>;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-on-command = [05 01 00 00 10 00 02 11 00 05 01 00 00 44 00 02 29 00];
				qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
				qcom,mdss-dsi-read-128bytes-command = [29 01 00 00 00 00 04 b9 83 11 2a 29 01 00 00 00 00 02 bd 00 29 01 00 00 00 00 08 bb 00 00 00 00 00 00 00];
				qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
				qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
				qcom,mdss-dsi-read-128bytes-command-state = "dsi_lp_mode";
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled";
				qcom,mdss-dsi-reset-sequence = <0x01 0x04 0x00 0x01 0x01 0x0b>;
				qcom,mdss-dsi-panel-hwid = <0x6e>;
				qcom,mdss-dsi-lp11-init;
				qcom,mdss-dsi-init-delay-us = <0x1388>;
				qcom,esd-check-enabled;
				qcom,mdss-dsi-panel-status-check-mode = "tp_check";
				qcom,mdss-dsi-panel-hdr-enabled;
				qcom,mdss-dsi-panel-hdr-color-primaries = <0x38a4 0x3c8c 0x7d00 0x4268 0x3c8c 0x7530 0x1f40 0xbb8>;
				qcom,mdss-dsi-panel-peak-brightness = <0x3567e0>;
				qcom,mdss-dsi-panel-blackness-level = <0x1e>;
				qcom,mdss-dsi-panel-timings-phy-v2 = <0x251f090a 0x60304a0 0x251f090a 0x60304a0 0x251f090a 0x60304a0 0x251f090a 0x60304a0 0x251f080a 0x60304a0>;
				qcom,mdss-dsi-min-refresh-rate = <0x30>;
				qcom,mdss-dsi-max-refresh-rate = <0x3c>;
				qcom,panel-supply-entries = <0x26a>;
				phandle = <0x39a>;

				pxlw,mdss_iris_cfg_hx83112a_hlt_fhdplus_video {
					pxlw,panel-type = "PANEL_LCD_P3";
					pxlw,panel-dimming-brightness = <0xccc>;
					pxlw,pkt-payload-size = <0x34>;
					pxlw,last-for-per-pkt = <0x04>;
					pxlw,cont-last-for-per-pkt = <0x08>;
					pxlw,pt-last-for-per-pkt = <0x0c>;
					pxlw,pt-cont-last-for-per-pkt = <0x08>;
					pxlw,add-vblank-line = <0x01>;
					pxlw,lut-mode = "single";
					pxlw,min-color-temp = <0x9c4>;
					pxlw,max-color-temp = <0x286e>;
					pxlw,P3-color-temp = <0x1e78>;
					pxlw,sRGB-color-temp = <0x1e78>;
					pxlw,sdr2hdr-color-temp = <0x1cb6>;
					pxlw,hdr-color-temp = <0x1cb6>;
					pxlw,iris-lightup-sequence-pre0 = [00 a0 00 00 a1 00 00 a2 00 00 a3 00 00 a4 00 00 a5 00 00 a6 00];
					pxlw,iris-lightup-sequence-pre1 = [00 b0 00 00 b1 00 00 b2 00 00 b3 00 00 b4 00 00 b5 00 00 b6 00];
					pxlw,iris-lightup-sequence-cont-splash = [00 00 00 00 e0 00 01 f0 00 02 01 00 02 00 00 02 e0 00 05 00 00 05 e0 00 04 fa 00 04 8a 00 03 fa 00 03 8a 00 07 fa 00 07 8a 00 08 fa 00 08 8a 00 0c fa 00 0a fa 00];
					pxlw,iris-lightup-sequence = [00 00 00 00 e0 00 01 f0 00 02 01 00 02 00 00 02 e0 00 05 00 00 05 e0 00 06 f0 00 06 00 00 10 41 00 10 44 00 10 47 00 10 4a 00 10 20 00 10 21 00 10 64 00 10 a0 00 10 c0 00 10 80 00 10 e0 00 09 fe 00 0f fe 00 0e fe 00 11 f1 00 04 f0 00 04 80 00 03 f0 00 03 f1 00 03 f3 00 03 80 00 0c f0 00 0c a0 00 0c 80 00 0e f0 00 0e a0 00 0e 80 00 09 a0 00 09 70 00 09 80 00 0a f0 00 0a a0 00 0a 80 00 0d f0 00 0d a0 00 0d 80 00 0d 70 00 0d 71 00 0b f0 00 0b a0 00 0f f0 00 0f a0 00 0f 70 00 07 f0 00 07 a0 00 07 80 00 08 f0 00 08 a0 00 08 80 00 0c 00 00 0c e0 00 0c 11 00 0a 00 00 0a 10 00 0a b0 00 0a b1 00 0a b2 00 0a b3 00 0a b4 00 0a b5 00 0a 40 00 0a e0 00 0a fd 00 0a fc 00 0a fb 00 0d 00 00 0d 10 00 0d e0 00 0d fd 00 0d fc 00 0d fb 00 0f 00 00 0f fc 00 0e 40 00 03 fd 00 03 e0 00 03 61 00 03 93 00 03 51 00 09 00 00 09 e0 00 11 e1 00 00 fc 00 00 f1 00];
					pxlw,iris-pq-default-val = [0c 00 0c e0 0c 11 0a 00 0a 10 0a 40 0a e0 0a fd 0a fc 0a fb 0d 00 0d 10 0d e0 0d fd 0d fc 0d fb 0f 00 0f fc 0e 40 03 fd 03 e0 03 61 03 93 09 00 09 e0 06 00 10 41 10 44 10 47 10 4a 10 64 10 a0 10 c0 10 21 10 e0 0f fe 09 fe 0e fe 11 f1 00 f1 00 e0 02 e0 05 e0];
					pxlw,iris-cmd-list = <0x29 0x01 0x00 0x01 0x1f1 0x13 0xfffffff4 0xf0040008 0x5c0280 0xf0040808 0xf020200 0xf0040910 0x0c 0xf0040a00 0x60 0xf0040a04 0x2004e 0xf0040a10 0x2004e 0xf0040a18 0x2004e 0xf0040a20 0x2004e 0xf0040a28 0x16004e 0x29 0x01 0x00 0x01 0xf0 0x11 0xfffffff4 0xf0040238 0x770000 0xf0040300 0x4370000 0xf0040304 0x9230000 0xf0041804 0x924 0xf0040104 0x00 0xf0040144 0x10021c 0xf0040148 0x21c 0xf0040080 0x00 0x29 0x01 0x01 0x00 0xa0 0x05 0xfffffff4 0xf0000004 0x2820f 0xf0000000 0xf9 0x29 0x01 0x1e 0x00 0xa1 0x03 0xfffffff4 0xf0000000 0xf0 0x29 0x01 0x02 0x00 0xa2 0x0d 0xfffffff4 0xf0000000 0x00 0xf0000034 0xa1582d 0xf0000064 0x60b 0xf0000018 0x128227 0xf0000014 0xf1 0xf0000014 0xf8 0x29 0x01 0x1e 0x00 0xa3 0x03 0xfffffff4 0xf0000014 0xf0 0x29 0x01 0x00 0x00 0xa4 0x03 0xfffffff4 0xf0000014 0x00 0x29 0x01 0x00 0x00 0xa5 0x0d 0xfffffff4 0xf0000034 0xa15c2d 0xf000001c 0x1e3c013 0xf0000014 0x01 0xf0000014 0x00 0xf000001c 0x1e3c813 0xf000001c 0x1e3c013 0x29 0x01 0x00 0x00 0xa6 0x07 0xfffffff4 0xf0000034 0x587c1d 0xf0000064 0x00 0xf0000000 0xfc 0x29 0x01 0x01 0x00 0xb0 0x05 0xfffffff4 0xf0000004 0x2820f 0xf0000000 0xf9 0x29 0x01 0x1e 0x00 0xb1 0x03 0xfffffff4 0xf0000000 0xf0 0x29 0x01 0x02 0x00 0xb2 0x0d 0xfffffff4 0xf0000000 0x00 0xf0000034 0xa1582d 0xf0000064 0x60b 0xf0000018 0xa9019 0xf0000014 0xf1 0xf0000014 0xf8 0x29 0x01 0x1e 0x00 0xb3 0x03 0xfffffff4 0xf0000014 0xf0 0x29 0x01 0x00 0x00 0xb4 0x03 0xfffffff4 0xf0000014 0x20000 0x29 0x01 0x00 0x00 0xb5 0x0d 0xfffffff4 0xf0000034 0xa15c2d 0xf000001c 0x1e0f013 0xf0000014 0x20001 0xf0000014 0x20000 0xf000001c 0x1e0f813 0xf000001c 0x1e0f013 0x29 0x01 0x00 0x00 0xb6 0x07 0xfffffff4 0xf0000034 0xa3781d 0xf0000064 0x00 0xf0000000 0x200fc 0x29 0x01 0x00 0x00 0x00 0x09 0xfffffff4 0xf0000028 0x08 0xf0000044 0x27 0xf0000048 0x8180 0xf000004c 0xd400 0x29 0x01 0x00 0x00 0xe0 0x07 0xfffffff4 0xf0000048 0x8180 0xf000004c 0xd400 0xf0000074 0x5c00000d 0x29 0x01 0x00 0x00 0xe1 0x07 0xfffffff4 0xf0000048 0x2008180 0xf000004c 0x5400 0xf0000074 0x5c00004a 0x29 0x01 0x00 0x00 0x03 0x03 0xfffffff4 0xf0010004 0xa0 0x29 0x01 0x00 0x00 0x104 0x05 0xfffffff4 0xf0000068 0x02 0xf0000068 0x00 0x29 0x01 0x00 0x00 0x105 0x05 0xfffffff4 0xf0000068 0x01 0xf0000068 0x00 0x29 0x01 0x00 0x05 0x00 0x1d 0xfffffff4 0xf0200000 0x10 0xf0200004 0x08 0xf0200008 0x438 0xf020000c 0x38 0xf0200010 0x02 0xf0200014 0x10 0xf0200018 0x924 0xf020001c 0x20 0xf0200020 0x23 0xf0200024 0x1211 0xf0200028 0x00 0xf020002c 0x08 0xf0200030 0x00 0xf0210000 0x01 0x29 0x01 0x00 0x05 0xe0 0x07 0xfffffff4 0xf0200028 0x00 0xf0200030 0x0a 0xf0210000 0x01 0x29 0x01 0x00 0x05 0xe1 0x07 0xfffffff4 0xf0200028 0x8ff 0xf0200030 0x00 0xf0210000 0x01 0x29 0x01 0x00 0x02 0x00 0x1f 0xfffffff4 0xf0c00050 0x3d030007 0xf0c00054 0x250a2409 0xf0c00058 0x25092109 0xf0c00004 0x201 0xf0c00018 0x34e0102 0xf0c00024 0x7ef400 0xf0c00028 0xffff17 0xf0c0002c 0xa8c0780 0xf0c00030 0x160c6 0xf0c00044 0xc018 0xf0c00010 0x10021c 0xf0c00014 0x21c 0xf0c00008 0x11 0xf0c0000c 0x1f0438 0xf0c00000 0x201c039 0x29 0x01 0x00 0x02 0x01 0x07 0xfffffff4 0xf0d00200 0x60 0xf0d00004 0x410304 0xf0d0001c 0x0c 0x29 0x01 0xf0 0x02 0x104 0x05 0xfffffff4 0xf0c00004 0x01 0xf0c00000 0x201c039 0x29 0x01 0x00 0x02 0xe0 0x03 0xfffffff4 0xf0c00018 0x34e0102 0x29 0x01 0x00 0x02 0xe1 0x03 0xfffffff4 0xf0c00018 0x34e0100 0x29 0x01 0x00 0x04 0xf0 0x09 0x1000c 0xf0030f74 0xe0004007 0x21000803 0x49240438 0x6000800 0x6081802 0x40100 0x00 0x29 0x01 0x00 0x04 0x80 0x03 0x1000c 0xf0030f90 0x01 0x29 0x01 0x00 0x09 0x00 0x5e 0x1000c 0xf00309d0 0x16d 0xfff0000 0xfff0000 0x4e80273 0x75c 0x99804cb 0xe65 0xfff082e 0xfff082e 0x99904cc 0xe66 0x140a02 0x00 0xc8 0x2828 0x2828 0x2220028 0x2220028 0x4380924 0x6a 0x100 0x20 0x00 0x92c030d 0xfff0dc4 0x1e061e06 0x1e061e06 0x08 0x18c0049 0x1e 0x1750000 0xe0151 0x02 0x00 0x00 0x00 0x09 0x56d7e29 0x7fd77e8f 0x2000079 0x21a0200 0x7f71 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x15eb43 0x2faed1 0xfb947 0x408040 0x00 0x03 0x1d0e3617 0x140000 0x7ffff 0x140000 0x40000 0x00 0x00 0x00 0x00 0x00 0x00 0x7940708 0x00 0x1100001 0x29 0x01 0x00 0x09 0x01 0x5e 0x1000c 0xf00309d0 0x6d 0xfff0000 0xfff0000 0x4e80273 0x75c 0x99804cb 0xe65 0xfff082e 0xfff082e 0x99904cc 0xe66 0x140a02 0x00 0xc8 0x2828 0x2828 0x2220028 0x2220028 0x4380924 0x6a 0x100 0x20 0x00 0x92c030d 0xfff0dc4 0x1e061e06 0x1e061e06 0x08 0x5c30431 0x83009b 0x73400e7 0x155034c 0x31 0x00 0x00 0x00 0x09 0x4005e09 0x7ef06569 0xdad0000 0x4002307 0xce9 0x00 0x00 0x00 0x0e 0x8000800 0x120800 0x47b7fef 0x7f1d00e3 0x7d6f 0x00 0x00 0x00 0x08 0xfde6bf2 0x8f7f35 0x9007e76 0x79ac1b7f 0x7fcb 0x00 0x00 0x00 0x08 0x124d7397 0x7eea7646 0xd7f019a 0x7170d7f 0x7c3b 0x1000 0x00 0x1000 0x51c44a 0xaf9fe0 0x173c20 0x408040 0x00 0x03 0x3613 0x140000 0x7ffff 0x140000 0x40fff 0x00 0x4000000 0x403ffff 0x403ffff 0x3ffc0000 0x3ffc0000 0x7940708 0x00 0x1100001 0x29 0x01 0x00 0x09 0x02 0x5e 0x1000c 0xf00309d0 0x6d 0xfff0000 0xfff0000 0x4e80273 0x75c 0x99804cb 0xe65 0xfff082e 0xfff082e 0x99904cc 0xe66 0x140a02 0x00 0xc8 0x2828 0x2828 0x2220028 0x2220028 0x4380924 0x6a 0x100 0x20 0x00 0x92c030d 0xfff0dc4 0x1e061e06 0x1e061e06 0x08 0x18c0049 0x1e 0x1750000 0xe0151 0x02 0x00 0x00 0x00 0x09 0x56d7c52 0x7fae7d1e 0x4000079 0x21a0400 0x7ee2 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x0c 0x8000800 0x800 0xf0d7eaf 0x7b6e0bcc 0x00 0x00 0x00 0x00 0x15eb43 0x2faed1 0xfb947 0x408040 0x00 0x03 0xd0e3617 0x140000 0x7ffff 0x140000 0x40000 0x00 0x00 0x00 0x00 0x00 0x00 0x7940708 0x00 0x1100001 0x29 0x01 0x00 0x09 0x03 0x5e 0x1000c 0xf00309d0 0x6d 0xfff0000 0xfff0000 0x4e80273 0x75c 0x99804cb 0xe65 0xfff082e 0xfff082e 0x99904cc 0xe66 0x140a02 0x00 0xc8 0x2828 0x2828 0x2220028 0x2220028 0x4380924 0x6a 0x100 0x20 0x00 0x92c030d 0xfff0dc4 0x1e061e06 0x1e061e06 0x08 0xfde6bf2 0x8f7f35 0x9007e76 0x79ac1b7f 0x7fcb 0x00 0x00 0x00 0x09 0x56d7c52 0x7fae7d1e 0x4000079 0x21a0400 0x7ef2 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x47d143 0xb9aeeb 0xf2f15 0x408040 0x00 0x03 0x1c0c3617 0x140000 0x7ffff 0x140000 0x00 0x00 0x00 0x3ffff 0x3ffff 0x00 0x00 0x7940708 0x00 0x1100001 0x29 0x01 0x00 0x09 0x04 0x5e 0x1000c 0xf00309d0 0x3068 0xfff0000 0xfff0000 0x4e80273 0x75c 0x99804cb 0xe65 0xfff082e 0xfff082e 0x99904cc 0xe66 0x140a02 0x00 0xc8 0x2828 0x2828 0x2220028 0x2220028 0x4380924 0x6a 0x82 0x20 0x00 0x92c030d 0xfff0dc4 0x1e061e06 0x1e061e06 0x08 0x18c0049 0x1e 0x1750000 0xe0151 0x02 0x00 0x00 0x00 0x09 0x4b27ca7 0x7f597d5a 0x40000e9 0x2640400 0x7ea6 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x20e04a 0x3c9fc4 0x17af51 0x408040 0x00 0x00 0x1c1c044c 0x140000 0x7ffff 0x140000 0x40000 0x00 0x00 0x3ffff 0x3ffff 0x00 0x00 0x7940708 0x00 0x1100001 0x29 0x01 0x00 0x09 0x05 0x5e 0x1000c 0xf00309d0 0x1028 0xfff0000 0xfff0000 0x3ed00d1 0x75c 0x7ad0198 0xe65 0xfff082e 0xfff082e 0x4a300cc 0x9c2 0x100c03 0x00 0x2710 0x6461 0x6461 0xa30064 0xa30064 0x4380924 0x6a 0x20b 0x20 0x00 0x92c030d 0xfff0dc4 0x1e061e06 0x1e061e06 0x08 0x1790087 0x120024 0x16f0005 0x1c0101 0x07 0x00 0x00 0x00 0x09 0x56d7c52 0x7fae7d1e 0x4000079 0x21a0400 0x7ee2 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x20e04a 0x3c9fc4 0x17af51 0x408040 0x00 0x00 0x1c1c044e 0x140000 0x7ffff 0x140000 0x40000 0x00 0x00 0x3ffff 0x3ffff 0x00 0x00 0x7940708 0x00 0x1400001 0x29 0x01 0x00 0x09 0x06 0x5e 0x1000c 0xf00309d0 0x3068 0xfff0000 0xfff0000 0x4e80273 0x75c 0x99804cb 0xe65 0xfff082e 0xfff082e 0x99904cc 0xe66 0x140a02 0x00 0xc8 0x2828 0x2828 0x2220028 0x2220028 0x4380924 0x6a 0x100 0x20 0x00 0x92c030d 0xfff0dc4 0x1e061e06 0x1e061e06 0x08 0x18c0049 0x1e 0x1750000 0xe0151 0x02 0x00 0x00 0x00 0x09 0x4b27ca7 0x7f597d5a 0x40000e9 0x2640400 0x7ea6 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x20e04a 0x3c9fc4 0x17af51 0x408040 0x00 0x00 0x1c1c044e 0x140000 0x7ffff 0x140000 0x40000 0x00 0x00 0x3ffff 0x3ffff 0x00 0x00 0x7940708 0x00 0x1100001 0x29 0x01 0x00 0x09 0x09 0x5e 0x1000c 0xf00309d0 0x4d 0xfff0000 0xfff0000 0x4e80273 0x75c 0x99804cb 0xe65 0xfff082e 0xfff082e 0x99904cc 0xe66 0x140a02 0x00 0xc8 0x2828 0x2828 0x2220028 0x2220028 0x4380924 0x6a 0x100 0x20 0x00 0x92c030d 0xfff0dc4 0x1e061e06 0x1e061e06 0x08 0x18c0049 0x1e 0x1750000 0xe0151 0x02 0x00 0x00 0x00 0x09 0x56d7c52 0x7fae7d1e 0x4000079 0x21a0400 0x7ee2 0x00 0x00 0x00 0x04 0x8000800 0x800 0xf0d7eaf 0x7b6e0bcc 0x00 0x00 0x00 0x00 0x08 0x56d7c52 0x7fae7d1e 0x4000079 0x21a0400 0x7ee2 0x40000 0x00 0x40000 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x15eb43 0x2faed1 0xfb947 0x408040 0x00 0x03 0x110a3617 0x140000 0x7ffff 0x140001 0x40000 0x00 0x00 0x00 0x00 0x01 0x01 0x7940708 0x00 0x1100001 0x29 0x01 0x00 0x09 0x0c 0x5e 0x1000c 0xf00309d0 0x1028 0xfff0000 0xfff0000 0x3ed00d1 0x75c 0x7ad0198 0xe65 0xfff082e 0xfff082e 0x4a300cc 0x9c2 0x100c03 0x00 0x2710 0x6461 0x6461 0xa30064 0xa30064 0x4380924 0x6a 0x20b 0x20 0x00 0x92c030d 0xfff0dc4 0x1e061e06 0x1e061e06 0x08 0x1790087 0x120024 0x16f0005 0x1c0101 0x07 0x00 0x00 0x00 0x09 0x56d7c52 0x7fae7d1e 0x4000079 0x21a0400 0x7ee2 0x00 0x00 0x00 0x04 0x8000800 0x800 0xe2d7d3f 0x7a490b37 0x00 0x00 0x00 0x00 0x08 0x4b27ca7 0x7f597d5a 0x40000e9 0x2640400 0x7ea6 0x40000 0x00 0x40000 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x20e04a 0x3c9fc4 0x17af51 0x408040 0x00 0x00 0x1018044e 0x140000 0x7ffff 0x140001 0x40000 0x00 0x00 0x3ffff 0x3ffff 0x01 0x01 0x7940708 0x00 0x1100001 0x29 0x01 0x00 0x09 0xfe 0x102 0x1000c 0xf0030b40 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x29 0x01 0x00 0x09 0xe0 0x03 0x1000c 0xf0030f44 0x00 0x29 0x01 0x00 0x09 0xe1 0x03 0x1000c 0xf0030f44 0x01 0x29 0x01 0x00 0x09 0xa0 0x03 0x1000c 0xf0030f40 0x800 0x29 0x01 0x00 0x09 0x80 0x03 0x1000c 0xf0030f70 0x02 0x29 0x00 0x00 0x09 0x70 0x03 0x00 0xf05b0028 0x10000000 0x29 0x00 0x00 0x09 0x70 0x0b 0x00 0xf05b0004 0x14f114d2 0x75f1154c 0x00 0x5220110 0xfc009b4 0x61e0294 0xffe0f80 0x61e0294 0xffe0f80 0x29 0x01 0x00 0x09 0x70 0x0c 0x1000c 0xf0030f48 0x1f7115f4 0xaaa27e8 0x00 0x61e0294 0xffe0f80 0x61e0294 0xffe0f80 0x61e0294 0xffe0f80 0x10000000 0x29 0x01 0x00 0x03 0xe0 0x07 0x1000c 0xf003114c 0x00 0x00 0x00 0x00 0x00 0x29 0x01 0x00 0x03 0xe1 0x07 0x1000c 0xf003114c 0x105 0x10001 0x492021c 0x9210435 0x1004 0x29 0x01 0x00 0x03 0xe2 0x07 0x1000c 0xf003114c 0x10d 0x10001 0x492021c 0x9210435 0x1004 0x29 0x01 0x00 0x03 0xe3 0x07 0x1000c 0xf003114c 0x109 0x492021c 0x720041 0x9210435 0x00 0x29 0x00 0x00 0x03 0xf0 0x0e 0x1000c 0xf00310cc 0xa00284 0x40001e 0x9240438 0x21c021c 0x21c021c 0x9240438 0xe4100010 0xaaa 0x00 0x9240438 0x9240438 0x9240438 0x29 0x01 0x00 0x03 0xf0 0x06 0x1000c 0xf0031138 0xffffffff 0x00 0x9230000 0x4370000 0x29 0x01 0x00 0x03 0xf1 0x03 0x1000c 0xf0031148 0x40001e 0x29 0x01 0x00 0x03 0xf2 0x08 0x1000c 0xf00310fc 0xe4100020 0xaaa 0x00 0x9240438 0x9240438 0x9240438 0x29 0x01 0x00 0x03 0xf3 0x0b 0x1000c 0xf0031114 0x0f 0x951094e 0x7ffe094e 0x10e47e4c 0x7bbd0e56 0x00 0x00 0x00 0x00 0x29 0x01 0x00 0x03 0x90 0x0b 0x1000c 0xf0031114 0x1d 0x9510951 0x951 0x11227e80 0x7acc0d6e 0x00 0x00 0x00 0x00 0x29 0x01 0x00 0x03 0x91 0x0b 0x1000c 0xf0031114 0x1d 0x95a095a 0x14095a 0x51f7fec 0x7efc0104 0x7d12 0x00 0x00 0x00 0x29 0x01 0x00 0x03 0x92 0x0b 0x1000c 0xf0031114 0x1d 0x95a0000 0x00 0x9250000 0x925 0x00 0x2000 0x00 0x2000 0x29 0x01 0x00 0x03 0x93 0x0b 0x1000c 0xf0031114 0x0f 0x951094e 0x7ffe094e 0x10e47e4c 0x7bbd0e56 0x00 0x00 0x00 0x00 0x29 0x01 0x00 0x03 0x94 0x0b 0x1000c 0xf0031114 0x11 0x9dc773a 0x90b04a8 0x13777e3b 0x13a090b 0x7132 0xffb58 0xffb58 0xffb58 0x29 0x01 0x00 0x03 0x60 0x03 0x1000c 0xf0031160 0xc9110010 0x29 0x01 0x00 0x03 0x61 0x03 0x1000c 0xf0031160 0xe4100010 0x29 0x01 0x00 0x03 0x62 0x03 0x1000c 0xf0031160 0xe4100010 0x29 0x01 0x00 0x03 0x80 0x03 0x1000c 0xf0031164 0x01 0x29 0x01 0x00 0x03 0x30 0x03 0xfffffff4 0xf024014c 0x02 0x29 0x01 0x00 0x0e 0x40 0x0b 0x1000c 0xf0030414 0x11 0x8000000 0x00 0x8000000 0x800 0x00 0x00 0x00 0x00 0x29 0x01 0x00 0x0e 0x41 0x0b 0x1000c 0xf0030414 0x11 0x6a00000 0x00 0x6a00000 0x6a0 0x00 0xb000b00 0xb00 0xb00 0x29 0x01 0x00 0x0e 0xf0 0x0c 0x1000c 0xf0030410 0x4a 0x1c 0x951094e 0x7ffe094e 0x10e47e4c 0x7bbd0e56 0x00 0x00 0x00 0x00 0x29 0x01 0x00 0x0e 0xfe 0x65 0x1000c 0xf0030438 0x400000 0xc00080 0x1400100 0x1c00180 0x2400200 0x2c00280 0x3400300 0x3c00380 0x4400400 0x4c00480 0x5400500 0x5c00580 0x6400600 0x6c00680 0x7400700 0x7c00780 0x8400800 0x8c00880 0x9400900 0x9c00980 0xa400a00 0xac00a80 0xb400b00 0xbc00b80 0xc400c00 0xcc00c80 0xd400d00 0xdc00d80 0xe400e00 0xec00e80 0xf400f00 0xfc00f80 0xfff 0x400000 0xc00080 0x1400100 0x1c00180 0x2400200 0x2c00280 0x3400300 0x3c00380 0x4400400 0x4c00480 0x5400500 0x5c00580 0x6400600 0x6c00680 0x7400700 0x7c00780 0x8400800 0x8c00880 0x9400900 0x9c00980 0xa400a00 0xac00a80 0xb400b00 0xbc00b80 0xc400c00 0xcc00c80 0xd400d00 0xdc00d80 0xe400e00 0xec00e80 0xf400f00 0xfc00f80 0xfff 0x400000 0xc00080 0x1400100 0x1c00180 0x2400200 0x2c00280 0x3400300 0x3c00380 0x4400400 0x4c00480 0x5400500 0x5c00580 0x6400600 0x6c00680 0x7400700 0x7c00780 0x8400800 0x8c00880 0x9400900 0x9c00980 0xa400a00 0xac00a80 0xb400b00 0xbc00b80 0xc400c00 0xcc00c80 0xd400d00 0xdc00d80 0xe400e00 0xec00e80 0xf400f00 0xfc00f80 0xfff 0x29 0x01 0x00 0x0e 0xa0 0x03 0x1000c 0xf00305c4 0x800 0x29 0x01 0x00 0x0e 0x80 0x03 0x1000c 0xf00305c8 0x01 0x29 0x01 0x00 0x0c 0x00 0x1a 0x1000c 0xf0030320 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x200040 0x00 0x00 0xff00ff 0x00 0x00 0xe0 0x29 0x01 0x00 0x0c 0x01 0x1a 0x1000c 0xf0030320 0x00 0x00 0xe00040 0x600010 0x40004 0x00 0xf80010 0x200012 0x40004 0x00 0xf80010 0x200012 0x100010 0x00 0xf80000 0x200008 0x200040 0x200040 0x00 0x01 0xff00ff 0xff0002 0x3ff 0xe1 0x29 0x01 0x00 0x0c 0x02 0x1a 0x1000c 0xf0030320 0x00 0x00 0xe00040 0x600010 0x70007 0x00 0xf70010 0x200012 0x70007 0x00 0xf70010 0x200012 0x120012 0x00 0xf80000 0x200008 0x200040 0x200040 0x00 0x01 0xff00ff 0xff0002 0x3ff 0xe1 0x29 0x01 0x00 0x0c 0x03 0x1a 0x1000c 0xf0030320 0x00 0x00 0xe00040 0x600010 0x90009 0x00 0xf70010 0x200012 0x90009 0x00 0xf70010 0x200012 0x140014 0x00 0xf40000 0x200008 0x200040 0x200040 0x00 0x01 0xff00ff 0xff0002 0x3ff 0xe1 0x29 0x01 0x00 0x0c 0x04 0x1a 0x1000c 0xf0030320 0x00 0x00 0xe00040 0x600010 0x100010 0x00 0xf40010 0x200012 0x100010 0x00 0xf40010 0x200012 0x180018 0x00 0xf00000 0x200008 0x200040 0x200040 0x00 0x01 0xff00ff 0xff0002 0x3ff 0xe1 0x29 0x01 0x00 0x0c 0xe0 0x07 0x1000c 0xf0030380 0x00 0x00 0x00 0x00 0x00 0x29 0x01 0x00 0x0c 0xe1 0x07 0x1000c 0xf0030380 0x105 0x10001 0x492021c 0x9210435 0x1004 0x29 0x01 0x00 0x0c 0xe2 0x07 0x1000c 0xf0030380 0x10d 0x10001 0x492021c 0x9210435 0x1004 0x29 0x01 0x00 0x0c 0xe3 0x07 0x1000c 0xf0030380 0x109 0x492021c 0x720041 0x9210435 0x00 0x29 0x01 0x00 0x0c 0x10 0x04 0x1000c 0xf0030394 0x09 0x09 0x29 0x01 0x00 0x0c 0x11 0x04 0x1000c 0xf0030394 0x09 0x08 0x29 0x01 0x00 0x0c 0xf0 0x21 0x1000c 0xf0030320 0x1e000a 0x0a 0xe00020 0x25800a0 0x780028 0x28 0xe00020 0x32000a0 0x3c003c 0x14 0x800000 0x3200078 0x3c003c 0x3c 0x00 0x3fc0000 0x200040 0x200040 0x30000 0x00 0xff00ff 0xff0004 0x3f03ff 0xf0 0x00 0x00 0x00 0x00 0x00 0x08 0x08 0x29 0x01 0x00 0x0c 0xa0 0x03 0x1000c 0xf003039c 0x10800 0x29 0x01 0x00 0x0c 0xa1 0x03 0x1000c 0xf003039c 0x10803 0x29 0x01 0x00 0x0c 0x80 0x03 0x1000c 0xf00303a0 0x01 0x29 0x01 0x00 0x0d 0x00 0x10 0x1000c 0xf003063c 0xe1096 0xa140000 0x2fffff 0xf100100 0x1010 0x17c7d1f4 0x1f44b1f4 0x640096 0x6464 0x280a 0xffc10 0x3e80010 0x80100a 0x40a5 0x29 0x01 0x00 0x0d 0x01 0x10 0x1000c 0xf003063c 0xe1096 0xa140000 0x2fffff 0xf100100 0x1010 0x17c7d1f4 0x1f44b1f4 0x640096 0x6464 0x280a 0xffc10 0x3e80010 0x80100a 0x40a6 0x29 0x01 0x00 0x0d 0x02 0x10 0x1000c 0xf003063c 0x28e1096 0xa140000 0x2fffff 0x1005dc 0x1010 0x17c7d1f4 0x1f4029f4 0x96 0xc846 0x280a 0xffc10 0x3e80010 0x80100a 0x40a6 0x29 0x01 0x00 0x0d 0x03 0x10 0x1000c 0xf003063c 0x32e1096 0xa140000 0x2fffff 0x19100190 0x1010 0x17c7d1f4 0x1f4641f4 0x960096 0x10482 0x280a 0xffc10 0x3e80010 0x80100a 0x40a6 0x29 0x01 0x00 0x0d 0x04 0x10 0x1000c 0xf003063c 0x4be1096 0xa140000 0x2fffff 0x191001c2 0x1010 0x17c7d1f4 0x1f4709f4 0xc80096 0x16896 0x280a 0xffc10 0x3e80010 0x80100a 0x40a6 0x29 0x01 0x00 0x0d 0x05 0x10 0x1000c 0xf003063c 0x64e1096 0xa140000 0x2fffff 0x191001f4 0x1010 0x17c7d1f4 0x1f4709f4 0xc800c8 0x1ccaf 0x280a 0xffc10 0x3e80010 0x80100a 0x40a6 0x29 0x01 0x00 0x0d 0x06 0x10 0x1000c 0xf003063c 0x14e1096 0xa140000 0x2fffff 0xf100168 0x1010 0x17c7d1f4 0x1f4029f4 0xaf 0xa078 0x280a 0xffc10 0x3e80010 0x80100a 0x40a5 0x29 0x01 0x00 0x0d 0x07 0x10 0x1000c 0xf003063c 0x14e1096 0xa140000 0x2fffff 0xf100168 0x1010 0x17c7d1f4 0x1f4029f4 0xaf 0xa078 0x280a 0xffc10 0x3e80010 0x80100a 0x40a6 0x29 0x01 0x00 0x0d 0x08 0x10 0x1000c 0xf003063c 0x32e1096 0xa140000 0x2fffff 0x1e10017c 0x1010 0x17c7d1f4 0x1f4029f4 0xc8 0xf096 0x280a 0xffc10 0x3e80010 0x80100a 0x40a6 0x29 0x01 0x00 0x0d 0x09 0x10 0x1000c 0xf003063c 0x5ae1096 0xa140000 0x2fffff 0x1e1001d6 0x1010 0x17c7d1f4 0x1f4029f4 0xc8 0x154a5 0x280a 0xffc10 0x3e80010 0x80100a 0x40a6 0x29 0x01 0x00 0x0d 0x0a 0x10 0x1000c 0xf003063c 0x82e1096 0xa140000 0x2fffff 0x1e100230 0x1010 0x17c7d1f4 0x1f4029f4 0xc8 0x1b8b4 0x280a 0xffc10 0x3e80010 0x80100a 0x40a6 0x29 0x01 0x00 0x0d 0x0b 0x10 0x1000c 0xf003063c 0xaae1096 0xa140000 0x2fffff 0x1e10028a 0x1010 0x17c7d1f4 0x1f4029f4 0xfa 0x244c8 0x280a 0xffc10 0x3e80010 0x80100a 0x40a6 0x29 0x01 0x00 0x0d 0x10 0x03 0x1000c 0xf0030674 0x2804003c 0x29 0x01 0x00 0x0d 0x11 0x03 0x1000c 0xf0030674 0x2804083c 0x29 0x01 0x00 0x0d 0xe0 0x03 0x1000c 0xf0030678 0x00 0x29 0x01 0x00 0x0d 0xe1 0x03 0x1000c 0xf0030678 0x01 0x29 0x01 0x00 0x0d 0xf0 0x2e 0x1000c 0xf00305cc 0x4370000 0x9230000 0x18ae0 0x18ae0 0x18ae0 0x18ae0 0x18662 0x18a08 0x18662 0x18738 0x18738 0x1d40d8 0x100 0x1b00d8 0x360288 0x3a81d4 0x75057c 0x66667 0x66667 0x412 0x10453 0x419 0x10625 0x40000 0x00 0xf30 0x702 0x1a9 0xe1096 0xa140000 0x2fffff 0xf100100 0x1010 0x17c7d1f4 0x1f4029f4 0x96 0x6464 0x280a 0xffc10 0x3e80010 0x81100a 0x40a5 0x2804003c 0x00 0x29 0x01 0x00 0x0d 0xa0 0x03 0x1000c 0xf003067c 0x00 0x29 0x01 0x00 0x0d 0x70 0xd4 0x1000c 0xf0030680 0x40000000 0x43 0x6010020 0xc028080 0x120400e0 0x18058140 0x1e0701a0 0x24088200 0x2a0a0260 0x300b82c0 0x360d0320 0x3c0e8380 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x3e0 0x1002000 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x29 0x01 0x00 0x0d 0x71 0x03 0x1000c 0xf00309cc 0x80000001 0x29 0x01 0x00 0x0d 0x80 0x03 0x1000c 0xf00309c8 0x04 0x29 0x01 0x00 0x0a 0x00 0x04 0x1000c 0xf00303a4 0x820e000 0xb440c10 0x29 0x01 0x00 0x0a 0x01 0x04 0x1000c 0xf00303a4 0x820e400 0xb040c00 0x29 0x01 0x00 0x0a 0x02 0x04 0x1000c 0xf00303a4 0x820ec00 0xb040c00 0x29 0x01 0x00 0x0a 0x03 0x04 0x1000c 0xf00303a4 0x820efc0 0xb040c00 0x29 0x01 0x00 0x0a 0x10 0x03 0x1000c 0xf00303c0 0x2215 0x29 0x01 0x00 0x0a 0x11 0x03 0x1000c 0xf00303c0 0x3f2215 0x29 0x01 0x00 0x0a 0x40 0x07 0x1000c 0xf00303dc 0x19 0x8000800 0x800 0xe307d40 0x7a480b38 0x29 0x01 0x00 0x0a 0x41 0x07 0x1000c 0xf00303dc 0x19 0x8000800 0x800 0x7177ea0 0x7d25059c 0x29 0x01 0x00 0x0a 0x45 0x07 0x1000c 0xf00303dc 0x19 0x8000800 0x800 0xf0d7eaf 0x7b6e0bcc 0x29 0x01 0x00 0x0a 0x46 0x07 0x1000c 0xf00303dc 0x19 0x8000800 0x800 0xf0d7eaf 0x7b6e0bcc 0x29 0x01 0x00 0x0a 0xe0 0x04 0x1000c 0xf0030400 0x00 0x00 0x29 0x01 0x00 0x0a 0xe1 0x04 0x1000c 0xf0030400 0x07 0x3ff00000 0x29 0x01 0x00 0x0a 0xe2 0x04 0x1000c 0xf0030400 0x17 0x3ff00000 0x29 0x00 0x00 0x0a 0xf0 0x0a 0x1000c 0xf00303a4 0x820efc0 0x3040c10 0x00 0x160 0x7a067844 0x1c43ff10 0x15450298 0x3f2215 0x29 0x00 0x00 0x0a 0xf0 0x0b 0x1000c 0xf00303dc 0x1d 0x951094e 0x7ffe094e 0x10e47e4c 0x7bbd0e56 0x00 0x00 0x00 0x00 0x29 0x01 0x00 0x0a 0xf0 0x04 0x1000c 0xf0030400 0x00 0x00 0x29 0x01 0x00 0x0a 0xa0 0x03 0x1000c 0xf0030408 0x800 0x29 0x01 0x00 0x0a 0x80 0x03 0x1000c 0xf003040c 0x100 0x29 0x01 0x00 0x0b 0xf0 0x13 0x1000c 0xf0030f94 0x6620 0x441 0x80000 0x80000 0x6400 0x9240924 0x20003 0x20003 0x00 0x16 0x4380438 0x80000 0x80000 0x20003 0x20003 0x640a 0x00 0x29 0x01 0x00 0x0b 0xa0 0x03 0x1000c 0xf0030fd8 0x800 0x29 0x01 0x00 0x0f 0xa0 0x03 0x1000c 0xf0031168 0x800 0x29 0x00 0x00 0x0f 0xf0 0x37 0x1000c 0xf00312f0 0x50850421 0x00 0x00 0x3f 0x00 0x80 0x12c 0x400 0x600 0xe00 0x2ec 0x400 0x448 0x197 0x2c5 0x300 0xd6 0x67 0x09 0x43 0x26 0x04 0x140 0x3cb 0x1c0 0x3f 0x02 0xfff 0x3cb 0x1c0 0x00 0x0e 0x800 0x00 0xb38 0x800 0x7d3e 0x7a4a 0x800 0xe2c 0x7ffe 0x800 0x00 0xb38 0x800 0x7d3e 0x7a4a 0x800 0xe2c 0x7ffe 0x00 0x3ff 0xfff 0x29 0x01 0x00 0x0f 0xf0 0x23 0x1000c 0xf003116c 0x3ff 0x3e0 0x3c0 0x3a0 0x380 0x360 0x340 0x320 0x300 0x2e6 0x2cd 0x2b3 0x29a 0x280 0x266 0x24d 0x233 0x21a 0x200 0x1e6 0x1cd 0x1b3 0x19a 0x180 0x166 0x13a 0x10d 0xe0 0xb3 0x87 0x5a 0x2d 0x00 0x29 0x01 0x00 0x0f 0xfe 0x42 0x1000c 0xf00311f0 0x00 0x00 0x17029 0x1f028 0x26029 0x2c02b 0x3302c 0x3902d 0x3f02e 0x4502f 0x4b030 0x50031 0x55032 0x5a033 0x5e035 0x62036 0x66038 0x6a039 0x6d03b 0x7103c 0x7403e 0x76040 0x79041 0x7b043 0x7d045 0x7e048 0x8004a 0x8104c 0x8204f 0x83051 0x83054 0x83058 0x3f000 0x3f000 0x3a7f17f 0x4e7f1ff 0x627f27f 0x76ff2ff 0x8b7f37f 0x9fff3ff 0xb4ff47f 0xc9ff4ff 0xdf7f57f 0xf4ff5ff 0x10a7f67f 0x1207f6ff 0x1367f77f 0x14cff7ff 0x1637f87f 0x179ff8ff 0x190ff97f 0x1a7ff9ff 0x1bf7fa7f 0x1d6ffaff 0x1ee7fb7f 0x2067fbff 0x21e7fc7f 0x236ffcff 0x24f7fd7f 0x267ffdff 0x280ffe7f 0x299ffeff 0x2b37ff7f 0x2ccfffff 0x29 0x01 0x00 0x0f 0x70 0x1a 0x1000c 0xf00313c4 0x00 0x00 0x00 0x00 0xfff 0xfff 0x1000 0x00 0x00 0x00 0x00 0x00 0x3ff 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x63 0x00 0xfff 0x29 0x01 0x00 0x0f 0x00 0x03 0x1000c 0xf00312f0 0x40850423 0x29 0x01 0x00 0x0f 0x01 0x03 0x1000c 0xf00312f0 0x40840423 0x29 0x01 0x00 0x0f 0x10 0x04 0x1000c 0xf0031354 0x00 0x00 0x29 0x01 0x00 0x0f 0x11 0x04 0x1000c 0xf0031354 0x27 0x02 0x29 0x01 0x00 0x0f 0x12 0x04 0x1000c 0xf0031354 0x22 0x02 0x29 0x01 0x00 0x0f 0x13 0x04 0x1000c 0xf0031354 0x1b 0x02 0x29 0x01 0x00 0x0f 0x20 0x03 0x1000c 0xf00312f4 0x00 0x29 0x01 0x00 0x0f 0x21 0x03 0x1000c 0xf00312f4 0x01 0x29 0x01 0x00 0x0f 0x30 0x03 0x1000c 0xf00312f8 0x00 0x29 0x01 0x00 0x0f 0x31 0x03 0x1000c 0xf00312f8 0x01 0x29 0x01 0x00 0x0f 0x40 0x03 0x1000c 0xf003136c 0x06 0x29 0x01 0x00 0x0f 0x41 0x03 0x1000c 0xf003136c 0x07 0x29 0x01 0x00 0x07 0xf0 0x1a 0x1000c 0xf0030fdc 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x29 0x01 0x00 0x07 0xa0 0x03 0x1000c 0xf003103c 0x800 0x29 0x01 0x00 0x07 0x80 0x03 0x1000c 0xf0031040 0x01 0x29 0x01 0x00 0x08 0xf0 0x22 0x1000c 0xf0031044 0x03 0x02 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x29 0x01 0x00 0x08 0xa0 0x03 0x1000c 0xf00310c4 0x00 0x29 0x01 0x00 0x08 0x80 0x03 0x1000c 0xf00310c8 0x04 0x29 0x01 0x00 0x11 0xf0 0xa6 0x1000c 0xf0030000 0x80180320 0xf0a00000 0x80050380 0xf0a00074 0x80020394 0xf0a0006c 0x8001039c 0xf0a00060 0x800103a0 0xf0a00090 0x800803a4 0xf0560000 0x800103c4 0xf0560038 0x800103c8 0xf0560054 0x800103cc 0xf0560070 0x800103d0 0xf056008c 0x800103d4 0xf05600a8 0x800103d8 0xf05600c4 0x800903dc 0xf056010c 0x80020400 0xf0560104 0x80010408 0xf05600f8 0x8001040c 0xf0560140 0x80010410 0xf0580000 0x80090414 0xf0580014 0x80320438 0xf0580040 0x80310500 0xf0580108 0x800105c4 0xf058000c 0x800105c8 0xf05801d0 0x840205cc 0xf0520064 0x840f05d4 0xf0520094 0x840b0610 0xf05200f8 0x840e063c 0xf0520000 0x84010674 0xf0520054 0x84010678 0xf052006c 0x8401067c 0xf0520058 0xc4400680 0xf0531008 0xc4400780 0xf0531108 0xc4400880 0xf0531208 0xc4120980 0xf0531308 0x840109c8 0xf0531000 0xc40109cc 0xf0531004 0x802d09d0 0xf05a0000 0x802f0a84 0xf05a00b4 0x80400b40 0xf05a1400 0x80400c40 0xf05a1500 0x80400d40 0xf05a1600 0x80400e40 0xf05a1700 0x80010f40 0xf05aff08 0x80010f44 0xf05a0170 0xc00a0f48 0xf05b0004 0x80010f70 0xf05b0000 0x80060f74 0xf0220000 0x80010f8c 0xf0220028 0x80010f90 0xf0220064 0x80110f94 0xf0a20000 0x80010fd8 0xf0a20044 0xc020fdc 0xf0680000 0xc160fe4 0xf068000c 0xc01103c 0xf0680008 0xc011040 0xf069ff00 0x8021044 0xf0600000 0x816104c 0xf0600064 0x80810a4 0xf0600008 0x80110c4 0xf0600054 0x80110c8 0xf0600114 0x800c10cc 0xf0240000 0x610fc 0xf0240030 0x80091114 0xf024004c 0x80011138 0xf0240084 0x8003113c 0xf0240140 0x80011148 0xf0240004 0x8005114c 0xf024010c 0x80011160 0xf0240018 0x80011164 0xf024014c 0x84011168 0xf0540404 0x8421116c 0xf0540178 0x844011f0 0xf0540304 0x840512f0 0xf0540000 0x84121304 0xf0540014 0x8402134c 0xf0540080 0x84021354 0xf05400c8 0x8401135c 0xf05400dc 0x84021360 0xf0540100 0x84011368 0xf054015c 0x8413136c 0xf054040c 0x840313b8 0xf0540458 0xc41813c4 0xf0558000 0x80011424 0xf0240000 0x29 0x01 0x00 0x11 0xf1 0xa6 0x1000c 0xf0030000 0x80180320 0xf0a00000 0x80050380 0xf0a00074 0x80020394 0xf0a0006c 0x8001039c 0xf0a00060 0x800103a0 0xf0a00090 0x800803a4 0xf0560000 0x800103c4 0xf0560038 0x800103c8 0xf0560054 0x800103cc 0xf0560070 0x800103d0 0xf056008c 0x800103d4 0xf05600a8 0x800103d8 0xf05600c4 0x800903dc 0xf056010c 0x80020400 0xf0560104 0x80010408 0xf05600f8 0x8001040c 0xf0560140 0x80010410 0xf0580000 0x80090414 0xf0580014 0x80320438 0xf0580040 0x80310500 0xf0580108 0x800105c4 0xf058000c 0x800105c8 0xf05801d0 0x840205cc 0xf0520064 0x840f05d4 0xf0520094 0x840b0610 0xf05200f8 0x840e063c 0xf0520000 0x84010674 0xf0520054 0x84010678 0xf052006c 0x8401067c 0xf0520058 0x44400680 0xf0531008 0x44400780 0xf0531108 0x44400880 0xf0531208 0x44120980 0xf0531308 0x840109c8 0xf0531000 0x440109cc 0xf0531004 0x802d09d0 0xf05a0000 0x802f0a84 0xf05a00b4 0x80400b40 0xf05a1400 0x80400c40 0xf05a1500 0x80400d40 0xf05a1600 0x80400e40 0xf05a1700 0x80010f40 0xf05aff08 0x80010f44 0xf05a0170 0x400a0f48 0xf05b0004 0x80010f70 0xf05b0000 0x80060f74 0xf0220000 0x80010f8c 0xf0220028 0x80010f90 0xf0220064 0x80110f94 0xf0a20000 0x80010fd8 0xf0a20044 0xc020fdc 0xf0680000 0xc160fe4 0xf068000c 0xc01103c 0xf0680008 0xc011040 0xf069ff00 0x8021044 0xf0600000 0x816104c 0xf0600064 0x80810a4 0xf0600008 0x80110c4 0xf0600054 0x80110c8 0xf0600114 0x800c10cc 0xf0240000 0x610fc 0xf0240030 0x80091114 0xf024004c 0x80011138 0xf0240084 0x8003113c 0xf0240140 0x80011148 0xf0240004 0x8005114c 0xf024010c 0x80011160 0xf0240018 0x80011164 0xf024014c 0x84011168 0xf0540404 0x8421116c 0xf0540178 0x844011f0 0xf0540304 0x840512f0 0xf0540000 0x84121304 0xf0540014 0x8402134c 0xf0540080 0x84021354 0xf05400c8 0x8401135c 0xf05400dc 0x84021360 0xf0540100 0x84011368 0xf054015c 0x8413136c 0xf054040c 0x840313b8 0xf0540458 0x441813c4 0xf0558000 0x80011424 0xf0240000 0x29 0x01 0x00 0x11 0xe1 0x09 0xfffffff4 0xf0020000 0x01 0xf0020004 0x00 0xf0020008 0x520000 0xf0020004 0x03 0x29 0x01 0x00 0x11 0xe2 0x05 0xfffffff4 0xf0020004 0x00 0xf0020004 0x01 0x29 0x01 0x00 0x11 0xe3 0x05 0xfffffff4 0xf0020004 0x00 0xf0020004 0x02 0x29 0x01 0x00 0x11 0xe4 0x05 0xfffffff4 0xf0020004 0x00 0xf0020004 0x30000 0x29 0x01 0x00 0x11 0xe5 0x05 0xfffffff4 0xf0020004 0x00 0xf0020004 0x01 0x29 0x01 0x00 0x06 0xf0 0x03 0xfffffff4 0xf00c0014 0x1100a 0x29 0x01 0x00 0x06 0x00 0x03 0xfffffff4 0xf00c0000 0x81 0x29 0x01 0x00 0x06 0x01 0x03 0xfffffff4 0xf00c0000 0x84 0x29 0x01 0x00 0x03 0xfd 0x03 0x1000c 0xf0031148 0x40001e 0x29 0x01 0x00 0x03 0x50 0x03 0xfffffff4 0xf0240000 0xa00280 0x29 0x01 0x00 0x03 0x51 0x03 0x1000c 0xf0031424 0xa00284 0x29 0x01 0x00 0x03 0x52 0x03 0x1000c 0xf0031424 0xa00280 0x29 0x01 0x00 0x0a 0xfb 0x03 0x1000c 0xf00303a4 0x820e000 0x29 0x01 0x00 0x0a 0xfc 0x03 0x1000c 0xf00303b0 0x60 0x29 0x01 0x00 0x0a 0xfd 0x03 0x1000c 0xf00303ac 0x00 0x29 0x01 0x00 0x0a 0xb0 0x03 0x1000c 0xf00303c4 0xa1b818 0x29 0x01 0x00 0x0a 0xb1 0x03 0x1000c 0xf00303c8 0xa1b816 0x29 0x01 0x00 0x0a 0xb2 0x03 0x1000c 0xf00303cc 0xa1b812 0x29 0x01 0x00 0x0a 0xb3 0x03 0x1000c 0xf00303d0 0xa1b81d 0x29 0x01 0x00 0x0a 0xb4 0x03 0x1000c 0xf00303d4 0xa1b812 0x29 0x01 0x00 0x0a 0xb5 0x03 0x1000c 0xf00303d8 0xa1b823 0x29 0x01 0x00 0x0d 0xfd 0x03 0x1000c 0xf0030648 0xf100100 0x29 0x01 0x00 0x0d 0xfc 0x03 0x1000c 0xf003063c 0x14e1096 0x29 0x01 0x00 0x0d 0xfb 0x03 0x1000c 0xf003065c 0x4419 0x29 0x01 0x00 0x00 0xf0 0x03 0xfffffff4 0xf0000028 0x09 0x29 0x01 0x00 0x00 0xf1 0x03 0xfffffff4 0xf0000028 0x08 0x29 0x01 0x00 0x00 0xfc 0x03 0xfffffff4 0xf0000044 0x07 0x29 0x01 0x00 0x06 0xfd 0x03 0xfffffff4 0xf00c0010 0x01 0x29 0x01 0x00 0x0f 0xfd 0x03 0x1000c 0xf003135c 0xfff 0x29 0x01 0x00 0x0f 0xfc 0x03 0x1000c 0xf0031354 0x00 0x29 0x00 0x00 0x04 0xfa 0x0d 0xfffffff4 0xf0220000 0xe0004007 0xf0220004 0x21000803 0xf0220008 0x49240438 0xf022000c 0x6000800 0xf0220010 0x6081802 0xf0220014 0x40100 0x29 0x01 0x00 0x04 0xfa 0x03 0xfffffff4 0xf0220028 0x00 0x29 0x01 0x00 0x04 0x8a 0x03 0xfffffff4 0xf0220064 0x01 0x29 0x00 0x00 0x03 0xfa 0x19 0xfffffff4 0xf0240000 0xa00284 0xf0240004 0x40001c 0xf0240008 0x9240438 0xf024000c 0x21c021c 0xf0240010 0x21c021c 0xf0240014 0x9240438 0xf0240018 0xe4100010 0xf024001c 0xaaa 0xf0240020 0x00 0xf0240024 0x9240438 0xf0240028 0x9240438 0xf024002c 0x9240438 0x29 0x00 0x00 0x03 0xfa 0x03 0xfffffff4 0xf0240084 0xffffffff 0x29 0x01 0x00 0x03 0xfa 0x07 0xfffffff4 0xf0240140 0x00 0xf0240144 0x9230000 0xf0240148 0x4370000 0x29 0x01 0x00 0x03 0x8a 0x03 0xfffffff4 0xf024014c 0x01 0x29 0x00 0x00 0x07 0xfa 0x05 0xfffffff4 0xf0680000 0x00 0xf0680004 0x00 0x29 0x01 0x00 0x07 0xfa 0x2d 0xfffffff4 0xf068000c 0x00 0xf0680010 0x00 0xf0680014 0x00 0xf0680018 0x00 0xf068001c 0x00 0xf0680020 0x00 0xf0680024 0x00 0xf0680028 0x00 0xf068002c 0x00 0xf0680030 0x00 0xf0680034 0x00 0xf0680038 0x00 0xf068003c 0x00 0xf0680040 0x00 0xf0680044 0x00 0xf0680048 0x00 0xf068004c 0x00 0xf0680050 0x00 0xf0680054 0x00 0xf0680058 0x00 0xf068005c 0x00 0xf0680060 0x00 0x29 0x01 0x00 0x07 0x8a 0x03 0xfffffff4 0xf069ff00 0x01 0x29 0x00 0x00 0x08 0xfa 0x05 0xfffffff4 0xf0600000 0x03 0xf0600004 0x02 0x29 0x00 0x00 0x08 0xfa 0x2d 0xfffffff4 0xf0600064 0x00 0xf0600068 0x00 0xf060006c 0x00 0xf0600070 0x00 0xf0600074 0x00 0xf0600078 0x00 0xf060007c 0x00 0xf0600080 0x00 0xf0600084 0x00 0xf0600088 0x00 0xf060008c 0x00 0xf0600090 0x00 0xf0600094 0x00 0xf0600098 0x00 0xf060009c 0x00 0xf06000a0 0x00 0xf06000a4 0x00 0xf06000a8 0x00 0xf06000ac 0x00 0xf06000b0 0x00 0xf06000b4 0x00 0xf06000b8 0x00 0x29 0x01 0x00 0x08 0xfa 0x11 0xfffffff4 0xf0600008 0x00 0xf060000c 0x00 0xf0600010 0x00 0xf0600014 0x00 0xf0600018 0x00 0xf060001c 0x00 0xf0600020 0x00 0xf0600024 0x00 0x29 0x01 0x00 0x08 0x8a 0x03 0xfffffff4 0xf0600114 0x04 0x29 0x01 0x00 0x0e 0xfa 0x05 0xfffffff4 0xf0580014 0x1c 0xf05801d0 0x02 0x29 0x01 0x00 0x0c 0xfa 0x07 0xfffffff4 0xf0a0005c 0xf0 0xf0a00070 0x08 0xf0a00090 0x01 0x29 0x01 0x00 0x0a 0xfa 0x05 0xfffffff4 0xf05600f8 0xffffffff 0xf0560140 0x01 0x29 0x01 0x00 0x0b 0xfa 0x23 0xfffffff4 0xf0a20000 0x6620 0xf0a20004 0x441 0xf0a20008 0x80000 0xf0a2000c 0x80000 0xf0a20010 0x6400 0xf0a20014 0x9240924 0xf0a20018 0x20003 0xf0a2001c 0x20003 0xf0a20020 0x00 0xf0a20024 0x16 0xf0a20028 0x4380438 0xf0a2002c 0x80000 0xf0a20030 0x80000 0xf0a20034 0x20003 0xf0a20038 0x20003 0xf0a2003c 0x640a 0xf0a20040 0x00 0x29 0x01 0x00 0x0b 0xaa 0x03 0xfffffff4 0xf0a20044 0x800 0x29 0x01 0x00 0x04 0x8b 0x05 0xfffffff4 0xf0220004 0x21000802 0xf0220064 0x01>;
					phandle = <0x39b>;
				};
			};
		};

		qcom,mdss_dsi@0 {
			compatible = "qcom,mdss-dsi";
			#address-cells = <0x01>;
			#size-cells = <0x01>;
			gdsc-supply = <0x162>;
			vdda-1p2-supply = <0x106>;
			vdda-0p9-supply = <0x100>;
			ranges = <0xc994000 0xc994000 0x400 0xc994400 0xc994400 0x588 0xc828000 0xc828000 0xac 0xc996000 0xc996000 0x400 0xc996400 0xc996400 0x588 0xc828000 0xc828000 0xac>;
			qcom,msm-bus,name = "mdss_dsi";
			qcom,msm-bus,num-cases = <0x02>;
			qcom,msm-bus,num-paths = <0x01>;
			qcom,msm-bus,vectors-KBps = <0x16 0x200 0x00 0x00 0x16 0x200 0x00 0x61a800>;
			qcom,mmss-ulp-clamp-ctrl-offset = <0x14>;
			clocks = <0x74 0xa2 0x74 0xa9 0x74 0x92 0x74 0x93 0x74 0xa7 0x26c 0x00 0x26d 0x0c 0x26c 0x02 0x26d 0x0e>;
			clock-names = "mdp_core_clk\0mnoc_clk\0iface_clk\0bus_clk\0core_mmss_clk\0ext_byte0_clk\0ext_byte1_clk\0ext_pixel0_clk\0ext_pixel1_clk";
			hw-config = "single_dsi";
			phandle = <0x39c>;

			qcom,core-supply-entries {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				qcom,core-supply-entry@0 {
					reg = <0x00>;
					qcom,supply-name = "gdsc";
					qcom,supply-min-voltage = <0x00>;
					qcom,supply-max-voltage = <0x00>;
					qcom,supply-enable-load = <0x00>;
					qcom,supply-disable-load = <0x00>;
				};
			};

			qcom,ctrl-supply-entries {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				qcom,ctrl-supply-entry@0 {
					reg = <0x00>;
					qcom,supply-name = "vdda-1p2";
					qcom,supply-min-voltage = <0x124f80>;
					qcom,supply-max-voltage = <0x1312d0>;
					qcom,supply-enable-load = <0x3110>;
					qcom,supply-disable-load = <0x04>;
				};
			};

			qcom,phy-supply-entries {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				qcom,phy-supply-entry@0 {
					reg = <0x00>;
					qcom,supply-name = "vdda-0p9";
					qcom,supply-min-voltage = <0xd6d80>;
					qcom,supply-max-voltage = <0xe1d48>;
					qcom,supply-enable-load = <0x11eb8>;
					qcom,supply-disable-load = <0x20>;
				};
			};

			qcom,mdss_dsi_ctrl0@c994000 {
				compatible = "qcom,mdss-dsi-ctrl";
				label = "MDSS DSI CTRL->0";
				cell-index = <0x00>;
				reg = <0xc994000 0x400 0xc994400 0x588 0xc828000 0xac>;
				reg-names = "dsi_ctrl\0dsi_phy\0mmss_misc_phys";
				qcom,timing-db-mode;
				wqhd-vddio-supply = <0x19d>;
				px8418-vdd-supply = <0x26e>;
				vdda-3p3-supply = <0x26f>;
				lab-supply = <0x270>;
				ibb-supply = <0x271>;
				qcom,mdss-mdp = <0x272>;
				qcom,mdss-fb-map = <0x273>;
				clocks = <0x74 0x94 0x74 0xa3 0x74 0x9f 0x74 0x06 0x74 0xb8 0x74 0x95 0x26c 0x00 0x26c 0x02 0x26c 0x01 0x26c 0x03 0x26c 0x07 0x26c 0x08 0x26 0x32>;
				clock-names = "byte_clk\0pixel_clk\0core_clk\0byte_clk_rcg\0pixel_clk_rcg\0byte_intf_clk\0pll_byte_clk_mux\0pll_pixel_clk_mux\0pll_byte_clk_src\0pll_pixel_clk_src\0pll_shadow_byte_clk_src\0pll_shadow_pixel_clk_src\0bb_clk_2";
				qcom,null-insertion-enabled;
				qcom,platform-strength-ctrl = [ff 06 ff 06 ff 06 ff 06 ff 00];
				qcom,platform-regulator-settings = [1d 1d 1d 1d 1d];
				qcom,platform-lane-config = <0x100f 0x100f 0x100f 0x100f 0x108f>;
				qcom,dsi-pref-prim-pan = <0x274>;
				pinctrl-names = "mdss_default\0mdss_sleep";
				pinctrl-0 = <0x275 0x276 0x277>;
				pinctrl-1 = <0x278 0x279 0x27a>;
				qcom,platform-reset-gpio = <0xe1 0x35 0x00>;
				qcom,px8418-reset-gpio = <0xe1 0x19 0x00>;
				qcom,platform-te-gpio = <0xe1 0x3b 0x00>;
				phandle = <0x26b>;
			};

			qcom,mdss_dsi_ctrl1@c996000 {
				compatible = "qcom,mdss-dsi-ctrl";
				label = "MDSS DSI CTRL->1";
				cell-index = <0x01>;
				reg = <0xc996000 0x400 0xc996400 0x588 0xc828000 0xac>;
				reg-names = "dsi_ctrl\0dsi_phy\0mmss_misc_phys";
				qcom,timing-db-mode;
				wqhd-vddio-supply = <0x19d>;
				lab-supply = <0x270>;
				ibb-supply = <0x271>;
				qcom,mdss-mdp = <0x272>;
				qcom,mdss-fb-map = <0x273>;
				clocks = <0x74 0x97 0x74 0xa4 0x74 0xa0 0x74 0x07 0x74 0xb9 0x74 0x98 0x26d 0x0c 0x26d 0x0e 0x26d 0x0d 0x26d 0x0f 0x26d 0x13 0x26d 0x14>;
				clock-names = "byte_clk\0pixel_clk\0core_clk\0byte_clk_rcg\0pixel_clk_rcg\0byte_intf_clk\0pll_byte_clk_mux\0pll_pixel_clk_mux\0pll_byte_clk_src\0pll_pixel_clk_src\0pll_shadow_byte_clk_src\0pll_shadow_pixel_clk_src";
				qcom,null-insertion-enabled;
				qcom,platform-strength-ctrl = [ff 06 ff 06 ff 06 ff 06 ff 00];
				qcom,platform-regulator-settings = [1d 1d 1d 1d 1d];
				qcom,platform-lane-config = <0x100f 0x100f 0x100f 0x100f 0x108f>;
				qcom,dsi-pref-prim-pan = <0x274>;
				pinctrl-names = "mdss_default\0mdss_sleep";
				pinctrl-0 = <0x276 0x277>;
				pinctrl-1 = <0x279 0x27a>;
				qcom,platform-reset-gpio = <0xe1 0x35 0x00>;
				qcom,platform-te-gpio = <0xe1 0x3b 0x00>;
				phandle = <0x39d>;
			};
		};

		qcom,mdss_wb_panel {
			compatible = "qcom,mdss_wb";
			qcom,mdss_pan_res = <0x280 0x1e0>;
			qcom,mdss_pan_bpp = <0x18>;
			qcom,mdss-fb-map = <0x27b>;
		};

		qcom,msm_ext_disp {
			status = "ok";
			compatible = "qcom,msm-ext-disp";
			phandle = <0x27c>;

			qcom,msm-ext-disp-audio-codec-rx {
				compatible = "qcom,msm-ext-disp-audio-codec-rx";
				qcom,msm_ext_disp = <0x27c>;
				phandle = <0x234>;
			};
		};

		qcom,dp_ctrl@c990000 {
			status = "ok";
			cell-index = <0x00>;
			compatible = "qcom,mdss-dp";
			qcom,mdss-fb-map = <0x27d>;
			gdsc-supply = <0x162>;
			vdda-1p8-supply = <0xc3>;
			vdda-0p9-supply = <0x100>;
			reg = <0xc990000 0xa8c 0xc011000 0x910 0x1fcb200 0x50 0xc8c2200 0x1a0 0x780000 0x621c 0xc9e1000 0x2c>;
			reg-names = "dp_ctrl\0dp_phy\0tcsr_regs\0dp_mmss_cc\0qfprom_physical\0hdcp_physical";
			clocks = <0x74 0xa9 0x74 0x92 0x74 0x93 0x74 0xa2 0x74 0xa1 0x74 0x99 0x26 0x2e 0xa1 0x6e 0xa1 0x71 0x74 0x9c 0x74 0x9d 0x74 0x9a 0x74 0x9e 0x74 0x18 0x27e 0x04>;
			clock-names = "core_mnoc_clk\0core_iface_clk\0core_bus_clk\0core_mdp_core_clk\0core_alt_iface_clk\0core_aux_clk\0core_ref_clk_src\0core_ref_clk\0core_ahb_phy_clk\0ctrl_link_clk\0ctrl_link_iface_clk\0ctrl_crypto_clk\0ctrl_pixel_clk\0pixel_clk_rcg\0pixel_parent";
			qcom,dp-usbpd-detection = <0x173>;
			qcom,msm_ext_disp = <0x27c>;
			qcom,aux-cfg0-settings = " ";
			qcom,aux-cfg1-settings = <0x2413231d>;
			qcom,aux-cfg2-settings = "(";
			qcom,aux-cfg3-settings = ",";
			qcom,aux-cfg4-settings = [30 0a];
			qcom,aux-cfg5-settings = [34 28];
			qcom,aux-cfg6-settings = [38 0a];
			qcom,aux-cfg7-settings = [3c 03];
			qcom,aux-cfg8-settings = [40 b7];
			qcom,aux-cfg9-settings = [44 03];
			qcom,logical2physical-lane-map = <0x10203>;
			qcom,phy-register-offset = <0x04>;
			qcom,max-pclk-frequency-khz = <0x493e0>;
			pinctrl-names = "mdss_dp_active\0mdss_dp_sleep";
			pinctrl-0 = <0x27f 0x280>;
			pinctrl-1 = <0x281 0x282>;
			qcom,aux-en-gpio = <0xe1 0x37 0x00>;
			qcom,aux-sel-gpio = <0xe1 0x38 0x00>;
			qcom,usbplug-cc-gpio = <0xe1 0x3a 0x00>;
			phandle = <0x269>;

			qcom,core-supply-entries {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				qcom,core-supply-entry@0 {
					reg = <0x00>;
					qcom,supply-name = "gdsc";
					qcom,supply-min-voltage = <0x00>;
					qcom,supply-max-voltage = <0x00>;
					qcom,supply-enable-load = <0x00>;
					qcom,supply-disable-load = <0x00>;
				};
			};

			qcom,ctrl-supply-entries {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				qcom,ctrl-supply-entry@0 {
					reg = <0x00>;
					qcom,supply-name = "vdda-1p8";
					qcom,supply-min-voltage = <0x1b2920>;
					qcom,supply-max-voltage = <0x1dc130>;
					qcom,supply-enable-load = <0x3110>;
					qcom,supply-disable-load = <0x04>;
				};
			};

			qcom,phy-supply-entries {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				qcom,phy-supply-entry@0 {
					reg = <0x00>;
					qcom,supply-name = "vdda-0p9";
					qcom,supply-min-voltage = <0xd6d80>;
					qcom,supply-max-voltage = <0xe1d48>;
					qcom,supply-enable-load = <0x11eb8>;
					qcom,supply-disable-load = <0x20>;
				};
			};
		};

		qcom,mdss_rotator {
			compatible = "qcom,sde_rotator";
			reg = <0xc900000 0xab100 0xc9b0000 0x1040>;
			reg-names = "mdp_phys\0rot_vbif_phys";
			qcom,mdss-rot-mode = <0x01>;
			qcom,mdss-highest-bank-bit = <0x01>;
			qcom,msm-bus,name = "mdss_rotator";
			qcom,msm-bus,num-cases = <0x03>;
			qcom,msm-bus,num-paths = <0x01>;
			qcom,msm-bus,vectors-KBps = <0x16 0x200 0x00 0x00 0x16 0x200 0x00 0x61a800 0x16 0x200 0x00 0x61a800>;
			rot-vdd-supply = <0x162>;
			qcom,supply-names = "rot-vdd";
			clocks = <0x74 0xa9 0x74 0x92 0x74 0xba 0x74 0xa5 0x74 0x93>;
			clock-names = "mnoc_clk\0iface_clk\0rot_core_clk\0rot_clk\0axi_clk";
			interrupt-parent = <0x272>;
			interrupts = <0x02 0x00>;
			qcom,mdss-rot-vbif-qos-setting = <0x01 0x01 0x01 0x01>;
			qcom,mdss-rot-xin-id = <0x0e 0x0f>;
			qcom,mdss-default-ot-rd-limit = <0x20>;
			qcom,mdss-default-ot-wr-limit = <0x20>;
			phandle = <0x39e>;

			qcom,sde-reg-bus {
				qcom,msm-bus,name = "mdss_rot_reg";
				qcom,msm-bus,num-cases = <0x04>;
				qcom,msm-bus,num-paths = <0x01>;
				qcom,msm-bus,active-only;
				qcom,msm-bus,vectors-KBps = <0x01 0x24e 0x00 0x00 0x01 0x24e 0x00 0x12c00 0x01 0x24e 0x00 0x27100 0x01 0x24e 0x00 0x4e200>;
			};
		};

		dsi_panel_pwr_supply {
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			phandle = <0x26a>;

			qcom,panel-supply-entry@0 {
				reg = <0x00>;
				qcom,supply-name = "wqhd-vddio";
				qcom,supply-min-voltage = <0x1b7740>;
				qcom,supply-max-voltage = <0x1dc130>;
				qcom,supply-enable-load = <0x7d00>;
				qcom,supply-disable-load = <0x50>;
			};

			qcom,panel-supply-entry@1 {
				reg = <0x01>;
				qcom,supply-name = "lab";
				qcom,supply-min-voltage = <0x4630c0>;
				qcom,supply-max-voltage = <0x5b8d80>;
				qcom,supply-enable-load = <0x186a0>;
				qcom,supply-disable-load = <0x64>;
			};

			qcom,panel-supply-entry@2 {
				reg = <0x02>;
				qcom,supply-name = "ibb";
				qcom,supply-min-voltage = <0x4630c0>;
				qcom,supply-max-voltage = <0x5b8d80>;
				qcom,supply-enable-load = <0x186a0>;
				qcom,supply-disable-load = <0x64>;
				qcom,supply-post-on-sleep = <0x0a>;
			};

			qcom,panel-supply-entry@3 {
				reg = <0x00>;
				qcom,supply-name = "px8418-vdd";
				qcom,supply-min-voltage = <0x1b7740>;
				qcom,supply-max-voltage = <0x1dc130>;
				qcom,supply-enable-load = <0x7d00>;
				qcom,supply-disable-load = <0x50>;
			};
		};

		dsi_panel_pwr_supply_labibb_amoled {
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			phandle = <0x39f>;

			qcom,panel-supply-entry@0 {
				reg = <0x00>;
				qcom,supply-name = "wqhd-vddio";
				qcom,supply-min-voltage = <0x1b7740>;
				qcom,supply-max-voltage = <0x1dc130>;
				qcom,supply-enable-load = <0x7d00>;
				qcom,supply-disable-load = <0x50>;
			};

			qcom,panel-supply-entry@1 {
				reg = <0x01>;
				qcom,supply-name = "vdda-3p3";
				qcom,supply-min-voltage = <0x325aa0>;
				qcom,supply-max-voltage = <0x325aa0>;
				qcom,supply-enable-load = <0x3390>;
				qcom,supply-disable-load = <0x50>;
			};

			qcom,panel-supply-entry@2 {
				reg = <0x02>;
				qcom,supply-name = "lab";
				qcom,supply-min-voltage = <0x4630c0>;
				qcom,supply-max-voltage = <0x5d1420>;
				qcom,supply-enable-load = <0x186a0>;
				qcom,supply-disable-load = <0x64>;
			};

			qcom,panel-supply-entry@3 {
				reg = <0x03>;
				qcom,supply-name = "ibb";
				qcom,supply-min-voltage = "\0=\t";
				qcom,supply-max-voltage = <0x602160>;
				qcom,supply-enable-load = <0x186a0>;
				qcom,supply-disable-load = <0x64>;
			};

			qcom,panel-supply-entry@4 {
				reg = <0x04>;
				qcom,supply-name = "oledb";
				qcom,supply-min-voltage = <0x4c4b40>;
				qcom,supply-max-voltage = <0x7b98a0>;
				qcom,supply-enable-load = <0x186a0>;
				qcom,supply-disable-load = <0x64>;
			};
		};

		dsi_panel_pwr_supply_no_labibb {
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			phandle = <0x3a0>;

			qcom,panel-supply-entry@0 {
				reg = <0x00>;
				qcom,supply-name = "wqhd-vddio";
				qcom,supply-min-voltage = <0x1b7740>;
				qcom,supply-max-voltage = <0x1dc130>;
				qcom,supply-enable-load = <0x7d00>;
				qcom,supply-disable-load = <0x50>;
			};
		};

		qcom,mdss_dsi_pll@c994400 {
			compatible = "qcom,mdss_dsi_pll_sdm660";
			status = "ok";
			label = "MDSS DSI 0 PLL";
			cell-index = <0x00>;
			#clock-cells = <0x01>;
			reg = <0xc994400 0x588 0xc8c2300 0x08 0xc994200 0x98>;
			reg-names = "pll_base\0gdsc_base\0dynamic_pll_base";
			gdsc-supply = <0x162>;
			clocks = <0x74 0x92>;
			clock-names = "iface_clk";
			clock-rate = <0x00>;
			qcom,dsi-pll-ssc-en;
			qcom,dsi-pll-ssc-mode = "down-spread";
			memory-region = <0x283>;
			phandle = <0x26c>;

			qcom,platform-supply-entries {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				qcom,platform-supply-entry@0 {
					reg = <0x00>;
					qcom,supply-name = "gdsc";
					qcom,supply-min-voltage = <0x00>;
					qcom,supply-max-voltage = <0x00>;
					qcom,supply-enable-load = <0x00>;
					qcom,supply-disable-load = <0x00>;
				};
			};
		};

		qcom,mdss_dsi_pll@c996400 {
			compatible = "qcom,mdss_dsi_pll_sdm660";
			status = "ok";
			label = "MDSS DSI 1 PLL";
			cell-index = <0x01>;
			#clock-cells = <0x01>;
			reg = <0xc996400 0x588 0xc8c2300 0x08 0xc996200 0x98>;
			reg-names = "pll_base\0gdsc_base\0dynamic_pll_base";
			gdsc-supply = <0x162>;
			clocks = <0x74 0x92>;
			clock-names = "iface_clk";
			clock-rate = <0x00>;
			qcom,dsi-pll-ssc-en;
			qcom,dsi-pll-ssc-mode = "down-spread";
			phandle = <0x26d>;

			qcom,platform-supply-entries {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				qcom,platform-supply-entry@0 {
					reg = <0x00>;
					qcom,supply-name = "gdsc";
					qcom,supply-min-voltage = <0x00>;
					qcom,supply-max-voltage = <0x00>;
					qcom,supply-enable-load = <0x00>;
					qcom,supply-disable-load = <0x00>;
				};
			};
		};

		qcom,mdss_dp_pll@c011000 {
			compatible = "qcom,mdss_dp_pll_sdm660";
			status = "ok";
			label = "MDSS DP PLL";
			cell-index = <0x00>;
			#clock-cells = <0x01>;
			reg = <0xc011c00 0x190 0xc011000 0x910 0xc8c2300 0x08>;
			reg-names = "pll_base\0phy_base\0gdsc_base";
			gdsc-supply = <0x162>;
			clocks = <0x74 0x92 0x26 0x2e 0xa1 0x6e>;
			clock-names = "iface_clk\0ref_clk_src\0ref_clk";
			clock-rate = <0x00>;
			phandle = <0x27e>;

			qcom,platform-supply-entries {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				qcom,platform-supply-entry@0 {
					reg = <0x00>;
					qcom,supply-name = "gdsc";
					qcom,supply-min-voltage = <0x00>;
					qcom,supply-max-voltage = <0x00>;
					qcom,supply-enable-load = <0x00>;
					qcom,supply-disable-load = <0x00>;
				};
			};
		};

		qcom,camera-flash@0 {
			cell-index = <0x00>;
			compatible = "qcom,camera-flash";
			qcom,flash-source = <0x284 0x285>;
			qcom,torch-source = <0x286 0x287>;
			qcom,switch-source = <0x288>;
			status = "ok";
			phandle = <0x1e1>;
		};

		qcom,camera-flash@1 {
			cell-index = <0x01>;
			compatible = "qcom,camera-flash";
			qcom,flash-source = <0x289>;
			qcom,torch-source = <0x28a>;
			qcom,switch-source = <0x28b>;
			status = "ok";
			phandle = <0x3a1>;
		};

		cam_avdd_fixed_regulator {
			compatible = "regulator-fixed";
			regulator-name = "cam_avdd_gpio_regulator";
			regulator-min-microvolt = <0x2ab980>;
			regulator-max-microvolt = <0x2ab980>;
			enable-active-high;
			gpio = <0xe1 0x2c 0x00>;
			vin-supply = <0xaf>;
			phandle = <0x1d2>;
		};

		cam_actuator_fixed_regulator {
			compatible = "regulator-fixed";
			regulator-name = "cam_actuator_regulator";
			regulator-min-microvolt = <0x2ab980>;
			regulator-max-microvolt = <0x2ab980>;
			enable-active-high;
			gpio = <0xe1 0x32 0x00>;
			vin-supply = <0xaf>;
			phandle = <0x1c8>;
		};

		cam_dvdd_fixed_regulator {
			compatible = "regulator-fixed";
			regulator-name = "cam_dvdd_gpio_regulator";
			regulator-min-microvolt = <0x124f80>;
			regulator-max-microvolt = <0x124f80>;
			enable-active-high;
			gpio = <0xe1 0x2b 0x00>;
			vin-supply = <0x88>;
			phandle = <0x1d3>;
		};

		cam_rear_dvdd_fixed_regulator {
			compatible = "regulator-fixed";
			regulator-name = "cam_rear_dvdd_gpio_regulator";
			regulator-min-microvolt = <0x100590>;
			regulator-max-microvolt = <0x100590>;
			enable-active-high;
			gpio = <0xe1 0x2d 0x00>;
			vin-supply = <0x88>;
			phandle = <0x1cb>;
		};

		cam_rear_avdd_fixed_regulator {
			compatible = "regulator-fixed";
			regulator-name = "cam_rear_avdd_gpio_regulator";
			regulator-min-microvolt = <0x2ab980>;
			regulator-max-microvolt = <0x2ab980>;
			enable-active-high;
			gpio = <0xe1 0x33 0x00>;
			vin-supply = <0xaf>;
			phandle = <0x1ca>;
		};

		cam_front_dvdd_fixed_regulator {
			compatible = "regulator-fixed";
			regulator-name = "cam_front_dvdd_gpio_regulator";
			regulator-min-microvolt = <0x124f80>;
			regulator-max-microvolt = <0x124f80>;
			enable-active-high;
			gpio = <0xe1 0x2a 0x00>;
			vin-supply = <0x28c>;
			phandle = <0x1d8>;
		};

		qcom,msm-ssc-sensors {
			compatible = "qcom,msm-ssc-sensors";
		};

		sunwave_fp {
			compatible = "fingerprint,sunwave_fp";
			interrupt-parent = <0xe1>;
			interrupt = <0x48 0x00>;
			VDD-supply = <0x28d>;
			sunwave,gpio_irq = <0xe1 0x48 0x00>;
			sunwave,gpio_reset = <0xe1 0x14 0x00>;
			status = "ok";
		};

		silead_fp {
			compatible = "sil,silead_fp";
			qcom,qup-id = <0x03>;
			interrupt-parent = <0xe1>;
			interrupt = <0x48 0x2008>;
			avdd-supply = <0x28d>;
			irq-gpios = <0xe1 0x48 0x00>;
			rst-gpios = <0xe1 0x14 0x00>;
			status = "ok";
		};

		cdfinger_fingerprint {
			compatible = "cdfinger,fingerprint";
			interrupt-parent = <0xe1>;
			interrupts = <0x48 0x00>;
			vdd-supply = <0x28d>;
			cdfinger,reset_gpio = <0xe1 0x14 0x00>;
			cdfinger,irq_gpio = <0xe1 0x48 0x00>;
		};
	};

	chosen {
		linux,initrd-end = <0x00 0x855fed29>;
		linux,initrd-start = <0x00 0x84861000>;
		kaslr-seed = <0x00 0x00>;
		stdout-path = "serial0";
		bootargs = "rcupdate.rcu_expedited=1 console=ttyMSM0,115200,n8 androidboot.console=ttyMSM0 earlycon=msm_serial_dm,0xc170000 androidboot.hardware=qcom user_debug=31 msm_rtb.filter=0x37 ehci-hcd.park=3 lpm_levels.sleep_disabled=1 sched_enable_hmp=1 sched_enable_power_aware=1 service_locator.enable=1 swiotlb=1 loop.max_part=7 loglevel=0 androidboot.selinux=permissive buildvariant=userdebug veritykeyid=id:7e4333f9bba00adfe0ede979e28ed1920492b40f androidboot.verifiedbootstate=orange androidboot.keymaster=1 root=PARTUUID=f850f41c-6e3a-cd46-34b5-7b3854b9fc2e androidboot.bootdevice=c0c4000.sdhci androidboot.serialno=D0AA002294J90233957 androidboot.psn=D001363990404733 androidboot.skuid=600WW androidboot.wallpapered= androidboot.fastbootflag= androidboot.factoryresettime=1546344410812 androidboot.boardid=1 androidboot.product.hardware.sku=3 androidboot.baseband=msm mdss_mdp.panel=1:dsi:0:qcom,mdss_dsi_ft8719_tianma_fhdplus_video:config0:1:none:cfg:single_dsi panelhwid=101 androidboot.slot_suffix=_a skip_initramfs rootwait ro init=/init androidboot.dtbo_idx=0 androidboot.dtb_idx=0";
	};

	aliases {
		serial0 = "/soc/serial@0c170000";
		sdhc1 = "/soc/sdhci@c0c4000";
		sdhc2 = "/soc/sdhci@c084000";
		spi1 = "/soc/spi@c175000";
		spi2 = "/soc/spi@c176000";
		spi3 = "/soc/spi@c177000";
		spi4 = "/soc/spi@c178000";
		spi5 = "/soc/spi@c1b5000";
		spi6 = "/soc/spi@c1b6000";
		spi7 = "/soc/spi@c1b7000";
		spi8 = "/soc/spi@c1b8000";
		i2c1 = "/soc/i2c@c175000";
		i2c2 = "/soc/i2c@c176000";
		i2c3 = "/soc/i2c@c177000";
		i2c4 = "/soc/i2c@c178000";
		i2c5 = "/soc/i2c@c1b5000";
		i2c6 = "/soc/i2c@c1b6000";
		i2c7 = "/soc/i2c@c1b7000";
		i2c8 = "/soc/i2c@c1b8000";
	};

	memory {
		device_type = "memory";
		reg = <0x00 0x80000000 0x00 0x80000000 0x01 0x00 0x00 0x7e4c0000>;
	};

	psci {
		compatible = "arm,psci-1.0";
		method = "smc";
	};

	clocks {

		xo_board {
			compatible = "fixed-clock";
			#clock-cells = <0x00>;
			clock-frequency = <0x124f800>;
			clock-output-names = "xo_board";
		};

		sleep_clk {
			compatible = "fixed-clock";
			#clock-cells = <0x00>;
			clock-frequency = <0x7ffc>;
			clock-output-names = "sleep_clk";
		};
	};

	firmware {
		phandle = <0x3a2>;

		android {
			compatible = "android,firmware";

			vbmeta {
				compatible = "android,vbmeta";
				parts = "vbmeta,boot,system,vendor,dtbo";
			};

			fstab {
				compatible = "android,fstab";

				vendor {
					compatible = "android,vendor";
					dev = "/dev/block/platform/soc/c0c4000.sdhci/by-name/vendor";
					type = "ext4";
					mnt_flags = "ro,barrier=1,discard";
					fsmgr_flags = "wait,slotselect,avb";
					status = "ok";
				};
			};
		};
	};

	reserved-memory {
		#address-cells = <0x02>;
		#size-cells = <0x02>;
		ranges;

		wlan_msa_guard@85600000 {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x00 0x85600000 0x00 0x100000>;
			phandle = <0x3a3>;
		};

		wlan_msa_mem@85700000 {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x00 0x85700000 0x00 0x100000>;
			phandle = <0xf4>;
		};

		removed_regions@85800000 {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x00 0x85800000 0x00 0x3700000>;
			phandle = <0x3a4>;
		};

		modem_fw_region@8ac00000 {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x00 0x8ac00000 0x00 0x7e00000>;
			phandle = <0xfc>;
		};

		adsp_fw_region@92a00000 {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x00 0x92a00000 0x00 0x1e00000>;
			phandle = <0xf6>;
		};

		pil_mba_region@94800000 {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x00 0x94800000 0x00 0x200000>;
			phandle = <0xff>;
		};

		cdsp_fw_region@94a00000 {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x00 0x94a00000 0x00 0x600000>;
			phandle = <0xf9>;
		};

		venus_fw_region {
			compatible = "shared-dma-pool";
			alloc-ranges = <0x00 0x80000000 0x00 0x20000000>;
			reusable;
			alignment = <0x00 0x400000>;
			size = <0x00 0x800000>;
			phandle = <0xee>;
		};

		adsp_region {
			compatible = "shared-dma-pool";
			alloc-ranges = <0x00 0x00 0x00 0xffffffff>;
			reusable;
			alignment = <0x00 0x400000>;
			size = <0x00 0x800000>;
			phandle = <0xe3>;
		};

		qseecom_region {
			compatible = "shared-dma-pool";
			alloc-ranges = <0x00 0x00 0x00 0xffffffff>;
			reusable;
			alignment = <0x00 0x400000>;
			size = <0x00 0x1400000>;
			phandle = <0x107>;
		};

		secure_region {
			compatible = "shared-dma-pool";
			alloc-ranges = <0x00 0x00 0x00 0xffffffff>;
			reusable;
			alignment = <0x00 0x400000>;
			size = <0x00 0x5c00000>;
			phandle = <0x108>;
		};

		linux,cma {
			compatible = "shared-dma-pool";
			alloc-ranges = <0x00 0x00 0x00 0xffffffff>;
			reusable;
			alignment = <0x00 0x400000>;
			size = <0x00 0x2c00000>;
			linux,cma-default;
		};

		splash_region@9d400000 {
			reg = <0x00 0x9d400000 0x00 0x2300000>;
			label = "cont_splash_mem";
			phandle = <0x268>;
		};

		dfps_data_mem@0x9f7ff000 {
			reg = <0x00 0x9f7ff000 0x00 0x1000>;
			label = "dfps_data_mem";
			phandle = <0x283>;
		};
	};

	bt_wcn3990 {
		compatible = "qca,wcn3990";
		qca,bt-vdd-core-supply = <0x28e>;
		qca,bt-vdd-pa-supply = <0x28f>;
		qca,bt-vdd-ldo-supply = <0x290>;
		qca,bt-chip-pwd-supply = <0x291>;
		clocks = <0x26 0x14>;
		clock-names = "rf_clk1";
		qca,bt-vdd-core-voltage-level = <0x1b7740 0x1cfde0>;
		qca,bt-vdd-pa-voltage-level = <0x13e5c0 0x14e790>;
		qca,bt-vdd-ldo-voltage-level = <0x328980 0x33e140>;
		qca,bt-chip-pwd-voltage-level = <0x36ee80 0x36ee80>;
		qca,bt-vdd-core-current-level = <0x01>;
		qca,bt-vdd-pa-current-level = <0x01>;
		qca,bt-vdd-ldo-current-level = <0x01>;
		phandle = <0x3a5>;
	};

	regulator-gfx-stub {
		compatible = "qcom,stub-regulator";
		regulator-name = "gfx_stub_corner";
		regulator-min-microvolt = <0x61a80>;
		regulator-max-microvolt = <0x1053b0>;
		phandle = <0x15c>;
	};

	qcom,battery-data {
		qcom,batt-id-range-pct = <0x0f>;
		phandle = <0x80>;

		qcom,m690_veken_3500mah_pm660 {
			qcom,max-voltage-uv = <0x432380>;
			qcom,fg-cc-cv-threshold-mv = <0x1126>;
			qcom,nom-batt-capacity-mah = <0xdac>;
			qcom,fastchg-current-ma = <0x7d0>;
			qcom,batt-id-kohm = <0x2f>;
			qcom,battery-beta = <0xd6b>;
			qcom,battery-type = "m690_veken_3500mah_pm660";
			qcom,checksum = <0x8176>;
			qcom,gui-version = "PM660GUI - 0.0.0.45";
			qcom,fg-profile-data = <0xda1edbfc 0xc203dc06 0xda1c1602 0x6c0d0e0b 0x1518b523 0x6844635a 0x69000000 0x10000000 0x00 0xddcd62b3 0x1e000800 0x22d32de5 0xe705abfa 0xeff4e412 0xd5f4952a 0x2a060920 0x27001400 0xc01f8905 0x8e0a61fc 0xb71c3103 0xc4157612 0x8118f223 0xc44d845b 0x67000000 0xd000000 0xa7d5 0x44ca0cc3 0x17000000 0x4e002de5 0x4ffdfef2 0x9ff4e202 0x95ea561b 0xb433ccff 0x7100000 0xaa0d6646 0x17004000 0xb1010afa 0xff000000 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00>;
		};

		qcom,m690_atl_3500mah_pm660 {
			qcom, = <0x18>;
			qcom,max-voltage-uv = <0x432380>;
			qcom,fg-cc-cv-threshold-mv = <0x1126>;
			qcom,nom-batt-capacity-mah = <0xdac>;
			qcom,fastchg-current-ma = <0x7d0>;
			qcom,batt-id-kohm = <0x64>;
			qcom,battery-beta = <0xd6b>;
			qcom,battery-type = "m690_atl_3500mah_pm660";
			qcom,checksum = <0xf432>;
			qcom,gui-version = "PM660GUI - 0.0.0.45";
			qcom,fg-profile-data = <0xbc1f3e05 0xb00a6dfc 0x771bea0a 0xcc1d591a 0xfc160e23 0xc8455152 0x5f000000 0x14000000 0xfcd5 0xe8c4a2d2 0x1a000800 0xb7eaa3f5 0xad06fdf2 0x46f2050b 0xd9edcf1a 0x51060920 0x27001400 0xc7202304 0x900b5305 0xb21be60a 0xd41d411a 0x14186222 0xdc3c054b 0x65000000 0x15000000 0xbdcc 0x89bb90b2 0x13000000 0x5ff3a3f5 0xfdf4ffea 0x68010e0b 0x2ef2381b 0xb033ccff 0x7100000 0xab0d6646 0x13004000 0xaa010afa 0xff000000 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00>;
		};
	};

	__symbols__ {
		CPU0 = "/cpus/cpu@0";
		L2_0 = "/cpus/cpu@0/l2-cache";
		L1_I_0 = "/cpus/cpu@0/l1-icache";
		L1_D_0 = "/cpus/cpu@0/l1-dcache";
		L1_TLB_0 = "/cpus/cpu@0/l1-tlb";
		CPU1 = "/cpus/cpu@1";
		L1_I_1 = "/cpus/cpu@1/l1-icache";
		L1_D_1 = "/cpus/cpu@1/l1-dcache";
		L1_TLB_1 = "/cpus/cpu@1/l1-tlb";
		CPU2 = "/cpus/cpu@2";
		L1_I_2 = "/cpus/cpu@2/l1-icache";
		L1_D_2 = "/cpus/cpu@2/l1-dcache";
		L1_TLB_2 = "/cpus/cpu@2/l1-tlb";
		CPU3 = "/cpus/cpu@3";
		L1_I_3 = "/cpus/cpu@3/l1-icache";
		L1_D_3 = "/cpus/cpu@3/l1-dcache";
		L1_TLB_3 = "/cpus/cpu@3/l1-tlb";
		CPU4 = "/cpus/cpu@100";
		L2_1 = "/cpus/cpu@100/l2-cache";
		L1_I_100 = "/cpus/cpu@100/l1-icache";
		L1_D_100 = "/cpus/cpu@100/l1-dcache";
		L1_TLB_100 = "/cpus/cpu@100/l1-tlb";
		CPU5 = "/cpus/cpu@101";
		L1_I_101 = "/cpus/cpu@101/l1-icache";
		L1_D_101 = "/cpus/cpu@101/l1-dcache";
		L1_TLB_101 = "/cpus/cpu@101/l1-tlb";
		CPU6 = "/cpus/cpu@102";
		L1_I_102 = "/cpus/cpu@102/l1-icache";
		L1_D_102 = "/cpus/cpu@102/l1-dcache";
		L1_TLB_102 = "/cpus/cpu@102/l1-tlb";
		CPU7 = "/cpus/cpu@103";
		L1_I_103 = "/cpus/cpu@103/l1-icache";
		L1_D_103 = "/cpus/cpu@103/l1-dcache";
		L1_TLB_103 = "/cpus/cpu@103/l1-tlb";
		soc = "/soc";
		smp2pgpio_smp2p_15_in = "/soc/qcom,smp2pgpio-smp2p-15-in";
		smp2pgpio_smp2p_15_out = "/soc/qcom,smp2pgpio-smp2p-15-out";
		smp2pgpio_smp2p_1_in = "/soc/qcom,smp2pgpio-smp2p-1-in";
		smp2pgpio_smp2p_1_out = "/soc/qcom,smp2pgpio-smp2p-1-out";
		smp2pgpio_smp2p_2_in = "/soc/qcom,smp2pgpio-smp2p-2-in";
		smp2pgpio_smp2p_2_out = "/soc/qcom,smp2pgpio-smp2p-2-out";
		smp2pgpio_sleepstate_2_out = "/soc/qcom,smp2pgpio-sleepstate-gpio-2-out";
		smp2pgpio_smp2p_5_in = "/soc/qcom,smp2pgpio-smp2p-5-in";
		smp2pgpio_smp2p_5_out = "/soc/qcom,smp2pgpio-smp2p-5-out";
		smp2pgpio_ssr_smp2p_1_in = "/soc/qcom,smp2pgpio-ssr-smp2p-1-in";
		smp2pgpio_ssr_smp2p_1_out = "/soc/qcom,smp2pgpio-ssr-smp2p-1-out";
		smp2pgpio_ssr_smp2p_2_in = "/soc/qcom,smp2pgpio-ssr-smp2p-2-in";
		smp2pgpio_ssr_smp2p_2_out = "/soc/qcom,smp2pgpio-ssr-smp2p-2-out";
		smp2pgpio_ssr_smp2p_5_in = "/soc/qcom,smp2pgpio-ssr-smp2p-5-in";
		smp2pgpio_ssr_smp2p_5_out = "/soc/qcom,smp2pgpio-ssr-smp2p-5-out";
		tmc_etr = "/soc/tmc@6048000";
		tmc_etr_in_replicator = "/soc/tmc@6048000/port/endpoint";
		replicator = "/soc/replicator@6046000";
		replicator_out_tmc_etr = "/soc/replicator@6046000/ports/port@0/endpoint";
		replicator_in_tmc_etf = "/soc/replicator@6046000/ports/port@1/endpoint";
		tmc_etf = "/soc/tmc@6047000";
		tmc_etf_out_replicator = "/soc/tmc@6047000/ports/port@0/endpoint";
		tmc_etf_in_funnel_merg = "/soc/tmc@6047000/ports/port@1/endpoint";
		funnel_merg = "/soc/funnel@6045000";
		funnel_merg_out_tmc_etf = "/soc/funnel@6045000/ports/port@0/endpoint";
		funnel_merg_in_funnel_in0 = "/soc/funnel@6045000/ports/port@1/endpoint";
		funnel_merg_in_funnel_in1 = "/soc/funnel@6045000/ports/port@2/endpoint";
		funnel_in0 = "/soc/funnel@6041000";
		funnel_in0_out_funnel_merg = "/soc/funnel@6041000/ports/port@0/endpoint";
		funnel_in0_in_funnel_qatb = "/soc/funnel@6041000/ports/port@2/endpoint";
		funnel_in0_in_stm = "/soc/funnel@6041000/ports/port@3/endpoint";
		funnel_in0_in_rpm_etm0 = "/soc/funnel@6041000/ports/port@4/endpoint";
		funnel_in1 = "/soc/funnel@6042000";
		funnel_in1_out_funnel_merg = "/soc/funnel@6042000/ports/port@0/endpoint";
		funnel_in1_in_tpda_nav = "/soc/funnel@6042000/ports/port@1/endpoint";
		funnel_in1_in_modem_etm0 = "/soc/funnel@6042000/ports/port@2/endpoint";
		funnel_in1_in_funnel_apss_merg = "/soc/funnel@6042000/ports/port@3/endpoint";
		funnel_in1_in_turing_etm0 = "/soc/funnel@6042000/ports/port@4/endpoint";
		funnel_apss_merg = "/soc/funnel@7b70000";
		funnel_apss_merg_out_funnel_in1 = "/soc/funnel@7b70000/ports/port@0/endpoint";
		funnel_apss_merg_in_funnel_apss = "/soc/funnel@7b70000/ports/port@1/endpoint";
		funnel_apss_merg_in_tpda_olc = "/soc/funnel@7b70000/ports/port@2/endpoint";
		funnel_apss_merg_in_tpda_apss = "/soc/funnel@7b70000/ports/port@3/endpoint";
		funnel_apss = "/soc/funnel@7b60000";
		funnel_apss_out_funnel_apss_merg = "/soc/funnel@7b60000/ports/port@0/endpoint";
		funnel_apss_in_etm0 = "/soc/funnel@7b60000/ports/port@1/endpoint";
		funnel_apss_in_etm1 = "/soc/funnel@7b60000/ports/port@2/endpoint";
		funnel_apss_in_etm2 = "/soc/funnel@7b60000/ports/port@3/endpoint";
		funnel_apss_in_etm3 = "/soc/funnel@7b60000/ports/port@4/endpoint";
		funnel_apss_in_etm4 = "/soc/funnel@7b60000/ports/port@5/endpoint";
		funnel_apss_in_etm5 = "/soc/funnel@7b60000/ports/port@6/endpoint";
		funnel_apss_in_etm6 = "/soc/funnel@7b60000/ports/port@7/endpoint";
		funnel_apss_in_etm7 = "/soc/funnel@7b60000/ports/port@8/endpoint";
		stm = "/soc/stm@6002000";
		stm_out_funnel_in0 = "/soc/stm@6002000/port/endpoint";
		etm0 = "/soc/etm@7840000";
		etm0_out_funnel_apss = "/soc/etm@7840000/port/endpoint";
		etm1 = "/soc/etm@7940000";
		etm1_out_funnel_apss = "/soc/etm@7940000/port/endpoint";
		etm2 = "/soc/etm@7a40000";
		etm2_out_funnel_apss = "/soc/etm@7a40000/port/endpoint";
		etm3 = "/soc/etm@7b40000";
		etm3_out_funnel_apss = "/soc/etm@7b40000/port/endpoint";
		etm4 = "/soc/etm@7c40000";
		etm4_out_funnel_apss = "/soc/etm@7c40000/port/endpoint";
		etm5 = "/soc/etm@7d40000";
		etm5_out_funnel_apss = "/soc/etm@7d40000/port/endpoint";
		etm6 = "/soc/etm@7e40000";
		etm6_out_funnel_apss = "/soc/etm@7e40000/port/endpoint";
		etm7 = "/soc/etm@7f40000";
		etm7_out_funnel_apss = "/soc/etm@7f40000/port/endpoint";
		cti0 = "/soc/cti@6010000";
		cti1 = "/soc/cti@6011000";
		cti2 = "/soc/cti@6012000";
		cti3 = "/soc/cti@6013000";
		cti4 = "/soc/cti@6014000";
		cti5 = "/soc/cti@6015000";
		cti6 = "/soc/cti@6016000";
		cti7 = "/soc/cti@6017000";
		cti8 = "/soc/cti@6018000";
		cti9 = "/soc/cti@6019000";
		cti10 = "/soc/cti@601a000";
		cti11 = "/soc/cti@601b000";
		cti12 = "/soc/cti@601c000";
		cti13 = "/soc/cti@601d000";
		cti14 = "/soc/cti@601e000";
		cti15 = "/soc/cti@601f000";
		cti_cpu0 = "/soc/cti@7820000";
		cti_cpu1 = "/soc/cti@7920000";
		cti_cpu2 = "/soc/cti@7a20000";
		cti_cpu3 = "/soc/cti@7b20000";
		cti_cpu4 = "/soc/cti@7c20000";
		cti_cpu5 = "/soc/cti@7d20000";
		cti_cpu6 = "/soc/cti@7e20000";
		cti_cpu7 = "/soc/cti@7f20000";
		cti_apss = "/soc/cti@7b80000";
		cti_apss_dl = "/soc/cti@7bc1000";
		cti_olc = "/soc/cti@7b91000";
		cti_turing = "/soc/cti@7068000";
		cti_wcss0 = "/soc/cti@71a4000";
		cti_wcss1 = "/soc/cti@71a5000";
		cti_wcss2 = "/soc/cti@71a6000";
		cti_mmss = "/soc/cti@7188000";
		cti_isdb = "/soc/cti@7121000";
		cti_rpm = "/soc/cti@7048000";
		cti_mss = "/soc/cti@7041000";
		qpdi = "/soc/qpdi@1fc1000";
		funnel_qatb = "/soc/funnel@6005000";
		funnel_qatb_out_funnel_in0 = "/soc/funnel@6005000/ports/port@0/endpoint";
		funnel_qatb_in_tpda = "/soc/funnel@6005000/ports/port@1/endpoint";
		funnel_qatb_in_funnel_dlct = "/soc/funnel@6005000/ports/port@2/endpoint";
		tpda = "/soc/tpda@6004000";
		tpda_out_funnel_qatb = "/soc/tpda@6004000/ports/port@0/endpoint";
		tpda_in_funnel_dlct = "/soc/tpda@6004000/ports/port@2/endpoint";
		tpda_in_tpdm_vsense = "/soc/tpda@6004000/ports/port@3/endpoint";
		tpda_in_tpdm_dcc = "/soc/tpda@6004000/ports/port@4/endpoint";
		tpda_in_tpdm_prng = "/soc/tpda@6004000/ports/port@5/endpoint";
		tpda_in_tpdm_qm = "/soc/tpda@6004000/ports/port@6/endpoint";
		tpda_in_tpdm_pimem = "/soc/tpda@6004000/ports/port@7/endpoint";
		tpda_in_tpdm = "/soc/tpda@6004000/ports/port@8/endpoint";
		tpdm_vsense = "/soc/tpdm@7038000";
		tpdm_vsense_out_tpda = "/soc/tpdm@7038000/port/endpoint";
		tpdm_dcc = "/soc/tpdm@7054000";
		tpdm_dcc_out_tpda = "/soc/tpdm@7054000/port/endpoint";
		tpdm_prng = "/soc/tpdm@704c000";
		tpdm_prng_out_tpda = "/soc/tpdm@704c000/port/endpoint";
		tpdm_qm = "/soc/tpdm@71d0000";
		tpdm_qm_out_tpda = "/soc/tpdm@71d0000/port/endpoint";
		tpdm_pimem = "/soc/tpdm@7050000";
		tpdm_pimem_out_tpda = "/soc/tpdm@7050000/port/endpoint";
		tpdm = "/soc/tpdm@6006000";
		tpdm_out_tpda = "/soc/tpdm@6006000/port/endpoint";
		tpda_nav = "/soc/tpda@7191000";
		tpda_nav_out_funnel_in1 = "/soc/tpda@7191000/ports/port@0/endpoint";
		tpda_nav_in_tpdm_nav = "/soc/tpda@7191000/ports/port@1/endpoint";
		tpda_apss = "/soc/tpda@7bc2000";
		tpda_apss_out_funnel_apss_merg = "/soc/tpda@7bc2000/ports/port@0/endpoint";
		tpda_apss_in_tpdm_apss = "/soc/tpda@7bc2000/ports/port@1/endpoint";
		tpdm_apss = "/soc/tpdm@7bc0000";
		tpdm_apss_out_tpda_apss = "/soc/tpdm@7bc0000/port/endpoint";
		tpda_mss = "/soc/tpda@7043000";
		tpda_mss_out_funnel_dlct = "/soc/tpda@7043000/ports/port@0/endpoint";
		tpda_mss_in_tpdm_mss = "/soc/tpda@7043000/ports/port@1/endpoint";
		tpdm_mss = "/soc/tpdm@7042000";
		tpdm_mss_out_tpda_mss = "/soc/tpdm@7042000/port/endpoint";
		tpdm_nav = "/soc/tpdm@7190000";
		tpdm_nav_out_tpda_nav = "/soc/tpdm@7190000/port/endpoint";
		tpda_olc = "/soc/tpda@7b92000";
		tpda_olc_out_funnel_apss_merg = "/soc/tpda@7b92000/ports/port@0/endpoint";
		tpda_olc_in_tpdm_olc = "/soc/tpda@7b92000/ports/port@1/endpoint";
		tpdm_olc = "/soc/tpdm@7b90000";
		tpdm_olc_out_tpda_olc = "/soc/tpdm@7b90000/port/endpoint";
		funnel_dlct = "/soc/funnel@71c3000";
		funnel_dlct_out_tpda = "/soc/funnel@71c3000/ports/port@0/endpoint";
		funnel_dlct_out_funnel_qatb = "/soc/funnel@71c3000/ports/port@1/endpoint";
		funnel_dlct_in_tpdm_dlct = "/soc/funnel@71c3000/ports/port@2/endpoint";
		funnel_dlct_in_audio_etm0 = "/soc/funnel@71c3000/ports/port@4/endpoint";
		funnel_dlct_in_tpda_mss = "/soc/funnel@71c3000/ports/port@5/endpoint";
		tpdm_dlct = "/soc/tpdm@71c2000";
		tpdm_dlct_out_funnel_dlct = "/soc/tpdm@71c2000/port/endpoint";
		hwevent = "/soc/hwevent@158000";
		csr = "/soc/csr@6001000";
		modem_etm0_out_funnel_in1 = "/soc/modem_etm0/port/endpoint";
		audio_etm0_out_funnel_dlct = "/soc/audio_etm0/port/endpoint";
		rpm_etm0_out_funnel_in0 = "/soc/rpm_etm0/port/endpoint";
		turing_etm0_out_funnel_in1 = "/soc/turing_etm0/port/endpoint";
		intc = "/soc/interrupt-controller@17a00000";
		dma_blsp1 = "/soc/qcom,sps-dma@0xc144000";
		dma_blsp2 = "/soc/qcom,sps-dma@0xc184000";
		spmi_bus = "/soc/qcom,spmi@800f000";
		pm660_revid = "/soc/qcom,spmi@800f000/qcom,pm660@0/qcom,revid@100";
		pm660_misc = "/soc/qcom,spmi@800f000/qcom,pm660@0/qcom,misc@900";
		pm660_gpios = "/soc/qcom,spmi@800f000/qcom,pm660@0/gpios";
		pm660_coincell = "/soc/qcom,spmi@800f000/qcom,pm660@0/qcom,coincell@2800";
		pm660_rtc = "/soc/qcom,spmi@800f000/qcom,pm660@0/qcom,pm660_rtc";
		pm660_vadc = "/soc/qcom,spmi@800f000/qcom,pm660@0/vadc@3100";
		pm660_charger = "/soc/qcom,spmi@800f000/qcom,pm660@0/qcom,qpnp-smb2";
		smb2_vbus = "/soc/qcom,spmi@800f000/qcom,pm660@0/qcom,qpnp-smb2/qcom,smb2-vbus";
		smb2_vconn = "/soc/qcom,spmi@800f000/qcom,pm660@0/qcom,qpnp-smb2/qcom,smb2-vconn";
		pm660_pdphy = "/soc/qcom,spmi@800f000/qcom,pm660@0/qcom,usb-pdphy@1700";
		pm660_adc_tm = "/soc/qcom,spmi@800f000/qcom,pm660@0/vadc@3400";
		pm660_rradc = "/soc/qcom,spmi@800f000/qcom,pm660@0/rradc@4500";
		pm660_fg = "/soc/qcom,spmi@800f000/qcom,pm660@0/qpnp,fg";
		pm660_haptics = "/soc/qcom,spmi@800f000/qcom,pm660@1/qcom,haptic@c000";
		pm660l_revid = "/soc/qcom,spmi@800f000/qcom,pm660l@2/qcom,revid@100";
		pm660l_pbs = "/soc/qcom,spmi@800f000/qcom,pm660l@2/qcom,pbs@7300";
		pm660l_gpios = "/soc/qcom,spmi@800f000/qcom,pm660l@2/gpios";
		pm660l_3 = "/soc/qcom,spmi@800f000/qcom,pm660l@3";
		pm660l_pwm_1 = "/soc/qcom,spmi@800f000/qcom,pm660l@3/pwm@b100";
		pm660l_pwm_2 = "/soc/qcom,spmi@800f000/qcom,pm660l@3/pwm@b200";
		pm660l_pwm_3 = "/soc/qcom,spmi@800f000/qcom,pm660l@3/pwm@b300";
		pm660l_pwm_4 = "/soc/qcom,spmi@800f000/qcom,pm660l@3/pwm@b400";
		red_led = "/soc/qcom,spmi@800f000/qcom,pm660l@3/qcom,leds@d000/qcom,rgb_0";
		green_led = "/soc/qcom,spmi@800f000/qcom,pm660l@3/qcom,leds@d000/qcom,rgb_1";
		blue_led = "/soc/qcom,spmi@800f000/qcom,pm660l@3/qcom,leds@d000/qcom,rgb_2";
		pm660l_wled = "/soc/qcom,spmi@800f000/qcom,pm660l@3/qcom,leds@d800";
		flash_led = "/soc/qcom,spmi@800f000/qcom,pm660l@3/qcom,leds@d300";
		pm660l_flash0 = "/soc/qcom,spmi@800f000/qcom,pm660l@3/qcom,leds@d300/qcom,flash_0";
		pm660l_flash1 = "/soc/qcom,spmi@800f000/qcom,pm660l@3/qcom,leds@d300/qcom,flash_1";
		pm660l_flash2 = "/soc/qcom,spmi@800f000/qcom,pm660l@3/qcom,leds@d300/qcom,flash_2";
		pm660l_torch0 = "/soc/qcom,spmi@800f000/qcom,pm660l@3/qcom,leds@d300/qcom,torch_0";
		pm660l_torch1 = "/soc/qcom,spmi@800f000/qcom,pm660l@3/qcom,leds@d300/qcom,torch_1";
		pm660l_torch2 = "/soc/qcom,spmi@800f000/qcom,pm660l@3/qcom,leds@d300/qcom,torch_2";
		pm660l_switch0 = "/soc/qcom,spmi@800f000/qcom,pm660l@3/qcom,leds@d300/qcom,led_switch_0";
		pm660l_switch1 = "/soc/qcom,spmi@800f000/qcom,pm660l@3/qcom,leds@d300/qcom,led_switch_1";
		pm660l_lcdb = "/soc/qcom,spmi@800f000/qcom,pm660l@3/qpnp-lcdb@ec00";
		lcdb_ldo_vreg = "/soc/qcom,spmi@800f000/qcom,pm660l@3/qpnp-lcdb@ec00/ldo";
		lcdb_ncp_vreg = "/soc/qcom,spmi@800f000/qcom,pm660l@3/qpnp-lcdb@ec00/ncp";
		pm660a_oledb = "/soc/qcom,spmi@800f000/qcom,pm660l@3/qpnp-oledb@e000";
		pm660a_labibb = "/soc/qcom,spmi@800f000/qcom,pm660l@3/qpnp-labibb-regulator";
		ibb_regulator = "/soc/qcom,spmi@800f000/qcom,pm660l@3/qpnp-labibb-regulator/qcom,ibb@dc00";
		lab_regulator = "/soc/qcom,spmi@800f000/qcom,pm660l@3/qpnp-labibb-regulator/qcom,lab@de00";
		pmic_analog_codec = "/soc/qcom,spmi@800f000/qcom,pm660l@3/analog-codec@f000";
		msm_digital_codec = "/soc/qcom,spmi@800f000/qcom,pm660l@3/analog-codec@f000/msm-dig-codec";
		wdog = "/soc/qcom,wdt@17817000";
		mem_client_3_size = "/soc/qcom,memshare/qcom,client_3";
		tsens = "/soc/tsens@10ad000";
		uartblsp1dm1 = "/soc/serial@0c170000";
		sensor_information0 = "/soc/qcom,sensor-information/qcom,sensor-information-0";
		sensor_information1 = "/soc/qcom,sensor-information/qcom,sensor-information-1";
		sensor_information2 = "/soc/qcom,sensor-information/qcom,sensor-information-2";
		sensor_information3 = "/soc/qcom,sensor-information/qcom,sensor-information-3";
		sensor_information4 = "/soc/qcom,sensor-information/qcom,sensor-information-4";
		sensor_information5 = "/soc/qcom,sensor-information/qcom,sensor-information-5";
		sensor_information6 = "/soc/qcom,sensor-information/qcom,sensor-information-6";
		sensor_information7 = "/soc/qcom,sensor-information/qcom,sensor-information-7";
		sensor_information8 = "/soc/qcom,sensor-information/qcom,sensor-information-8";
		sensor_information9 = "/soc/qcom,sensor-information/qcom,sensor-information-9";
		sensor_information10 = "/soc/qcom,sensor-information/qcom,sensor-information-10";
		sensor_information11 = "/soc/qcom,sensor-information/qcom,sensor-information-11";
		sensor_information12 = "/soc/qcom,sensor-information/qcom,sensor-information-12";
		sensor_information13 = "/soc/qcom,sensor-information/qcom,sensor-information-13";
		sensor_information14 = "/soc/qcom,sensor-information/qcom,sensor-information-14";
		sensor_information15 = "/soc/qcom,sensor-information/qcom,sensor-information-15";
		sensor_information16 = "/soc/qcom,sensor-information/qcom,sensor-information-16";
		sensor_information17 = "/soc/qcom,sensor-information/qcom,sensor-information-17";
		sensor_information18 = "/soc/qcom,sensor-information/qcom,sensor-information-18";
		sensor_information19 = "/soc/qcom,sensor-information/qcom,sensor-information-19";
		sensor_information20 = "/soc/qcom,sensor-information/qcom,sensor-information-20";
		sensor_information21 = "/soc/qcom,sensor-information/qcom,sensor-information-21";
		mitigation_profile0 = "/soc/qcom,limit_info-0";
		mitigation_profile1 = "/soc/qcom,limit_info-1";
		mitigation_profile2 = "/soc/qcom,limit_info-2";
		mitigation_profile3 = "/soc/qcom,limit_info-3";
		mitigation_profile4 = "/soc/qcom,limit_info-4";
		msm_thermal_freq = "/soc/qcom,msm-thermal/qcom,vdd-apps-rstr";
		cx_ipeak_lm = "/soc/cx_ipeak@1fe5040";
		ea0 = "/soc/qcom,msm-core@780000/ea0";
		ea1 = "/soc/qcom,msm-core@780000/ea1";
		ea2 = "/soc/qcom,msm-core@780000/ea2";
		ea3 = "/soc/qcom,msm-core@780000/ea3";
		ea4 = "/soc/qcom,msm-core@780000/ea4";
		ea5 = "/soc/qcom,msm-core@780000/ea5";
		ea6 = "/soc/qcom,msm-core@780000/ea6";
		ea7 = "/soc/qcom,msm-core@780000/ea7";
		uartblsp2dm1 = "/soc/serial@0c1b0000";
		slim_aud = "/soc/slim@151c0000";
		wcd934x_cdc = "/soc/slim@151c0000/tavil_codec";
		wcd = "/soc/slim@151c0000/tavil_codec/wcd_pinctrl@5";
		us_euro_sw_wcd_active = "/soc/slim@151c0000/tavil_codec/wcd_pinctrl@5/us_euro_sw_wcd_active";
		us_euro_sw_wcd_sleep = "/soc/slim@151c0000/tavil_codec/wcd_pinctrl@5/us_euro_sw_wcd_sleep";
		spkr_1_wcd_en_active = "/soc/slim@151c0000/tavil_codec/wcd_pinctrl@5/spkr_1_wcd_en_active";
		spkr_1_wcd_en_sleep = "/soc/slim@151c0000/tavil_codec/wcd_pinctrl@5/spkr_1_wcd_en_sleep";
		spkr_2_wcd_en_active = "/soc/slim@151c0000/tavil_codec/wcd_pinctrl@5/spkr_2_sd_n_active";
		spkr_2_wcd_en_sleep = "/soc/slim@151c0000/tavil_codec/wcd_pinctrl@5/spkr_2_sd_n_sleep";
		hph_en0_wcd_active = "/soc/slim@151c0000/tavil_codec/wcd_pinctrl@5/hph_en0_wcd_active";
		hph_en0_wcd_sleep = "/soc/slim@151c0000/tavil_codec/wcd_pinctrl@5/hph_en0_wcd_sleep";
		hph_en1_wcd_active = "/soc/slim@151c0000/tavil_codec/wcd_pinctrl@5/hph_en1_wcd_active";
		hph_en1_wcd_sleep = "/soc/slim@151c0000/tavil_codec/wcd_pinctrl@5/hph_en1_wcd_sleep";
		wsa_spkr_wcd_sd1 = "/soc/slim@151c0000/tavil_codec/msm_cdc_pinctrll";
		wsa_spkr_wcd_sd2 = "/soc/slim@151c0000/tavil_codec/msm_cdc_pinctrlr";
		tavil_us_euro_sw = "/soc/slim@151c0000/tavil_codec/msm_cdc_pinctrl_us_euro_sw";
		tavil_hph_en0 = "/soc/slim@151c0000/tavil_codec/msm_cdc_pinctrl_hph_en0";
		tavil_hph_en1 = "/soc/slim@151c0000/tavil_codec/msm_cdc_pinctrl_hph_en1";
		wsa881x_0211 = "/soc/slim@151c0000/tavil_codec/swr_master/wsa881x@20170211";
		wsa881x_0212 = "/soc/slim@151c0000/tavil_codec/swr_master/wsa881x@20170212";
		wsa881x_0213 = "/soc/slim@151c0000/tavil_codec/swr_master/wsa881x@21170213";
		wsa881x_0214 = "/soc/slim@151c0000/tavil_codec/swr_master/wsa881x@21170214";
		wcd_spi_0 = "/soc/slim@151c0000/tavil_codec/wcd_spi";
		wcd_usbc_analog_en1_gpio = "/soc/slim@151c0000/tavil_codec/msm_cdc_pinctrl_usbc_audio_en1";
		wcd_usbc_analog_en2n_gpio = "/soc/slim@151c0000/tavil_codec/msm_cdc_pinctrl_usbc_audio_en2";
		dai_slim = "/soc/slim@151c0000/msm_dai_slim";
		slim_qca = "/soc/slim@15240000";
		btfmslim_codec = "/soc/slim@15240000/wcn3990";
		clock_rpmcc = "/soc/qcom,rpmcc";
		clock_gcc = "/soc/clock-controller@100000";
		clock_mmss = "/soc/clock-controller@c8c0000";
		clock_gpu = "/soc/clock-controller@5065000";
		clock_gfx = "/soc/gfx@5065000";
		cpu_debug = "/soc/syscon@1791101c";
		gpu_debug = "/soc/syscon@05065120";
		mmss_debug = "/soc/syscon@c8c0900";
		clock_debug = "/soc/qcom,cc-debug@62000";
		cpubw = "/soc/qcom,cpubw";
		bwmon = "/soc/qcom,cpu-bwmon";
		mincpubw = "/soc/qcom,mincpubw";
		memlat_cpu0 = "/soc/qcom,memlat-cpu0";
		memlat_cpu4 = "/soc/qcom,memlat-cpu4";
		devfreq_memlat_0 = "/soc/qcom,arm-memlat-mon-0";
		devfreq_memlat_4 = "/soc/qcom,arm-memlat-mon-4";
		devfreq_cpufreq = "/soc/devfreq-cpufreq";
		clock_cpu = "/soc/qcom,clk-cpu-660@179c0000";
		lmh_dcvs0 = "/soc/qcom,clk-cpu-660@179c0000/qcom,limits-dcvs@0";
		lmh_dcvs1 = "/soc/qcom,clk-cpu-660@179c0000/qcom,limits-dcvs@1";
		msm_cpufreq = "/soc/qcom,msm-cpufreq";
		sdhc_1 = "/soc/sdhci@c0c4000";
		sdhc_2 = "/soc/sdhci@c084000";
		ipa_hw = "/soc/qcom,ipa@14780000";
		ipa_smmu_ap = "/soc/qcom,ipa@14780000/ipa_smmu_ap";
		ipa_smmu_wlan = "/soc/qcom,ipa@14780000/ipa_smmu_wlan";
		ipa_smmu_uc = "/soc/qcom,ipa@14780000/ipa_smmu_uc";
		dcc = "/soc/dcc@10b3000";
		glink_qos_adsp = "/soc/qcom,glink-qos-config-adsp";
		glink_mpss = "/soc/qcom,glink-ssr-modem";
		glink_lpass = "/soc/qcom,glink-ssr-adsp";
		glink_rpm = "/soc/qcom,glink-ssr-rpm";
		glink_cdsp = "/soc/qcom,glink-ssr-cdsp";
		glink_spi_xprt_wdsp = "/soc/qcom,glink-spi-xprt-wdsp";
		glink_fifo_wdsp = "/soc/qcom,glink-fifo-config-wdsp";
		glink_qos_wdsp = "/soc/qcom,glink-qos-config-wdsp";
		rpm_bus = "/soc/qcom,rpm-smd";
		pm660_s4 = "/soc/qcom,rpm-smd/rpm-regulator-smpa4/regulator-s4";
		pm660_s5 = "/soc/qcom,rpm-smd/rpm-regulator-smpa5/regulator-s5";
		pm660_s6 = "/soc/qcom,rpm-smd/rpm-regulator-smpa6/regulator-s6";
		pm660_l1 = "/soc/qcom,rpm-smd/rpm-regulator-ldoa1/regulator-l1";
		pm660_l2 = "/soc/qcom,rpm-smd/rpm-regulator-ldoa2/regulator-l2";
		pm660_l3 = "/soc/qcom,rpm-smd/rpm-regulator-ldoa3/regulator-l3";
		pm660_l5 = "/soc/qcom,rpm-smd/rpm-regulator-ldoa5/regulator-l5";
		pm660_l6 = "/soc/qcom,rpm-smd/rpm-regulator-ldoa6/regulator-l6";
		pm660_l6_pin_ctrl = "/soc/qcom,rpm-smd/rpm-regulator-ldoa6/regulator-l6-pin-ctrl";
		pm660_l7 = "/soc/qcom,rpm-smd/rpm-regulator-ldoa7/regulator-l7";
		pm660_l8 = "/soc/qcom,rpm-smd/rpm-regulator-ldoa8/regulator-l8";
		pm660_l9 = "/soc/qcom,rpm-smd/rpm-regulator-ldoa9/regulator-l9";
		pm660_l9_pin_ctrl = "/soc/qcom,rpm-smd/rpm-regulator-ldoa9/regulator-l9-pin-ctrl";
		pm660_l10 = "/soc/qcom,rpm-smd/rpm-regulator-ldoa10/regulator-l10";
		pm660_l11 = "/soc/qcom,rpm-smd/rpm-regulator-ldoa11/regulator-l11";
		pm660_l12 = "/soc/qcom,rpm-smd/rpm-regulator-ldoa12/regulator-l12";
		pm660_l13 = "/soc/qcom,rpm-smd/rpm-regulator-ldoa13/regulator-l13";
		pm660_l14 = "/soc/qcom,rpm-smd/rpm-regulator-ldoa14/regulator-l14";
		pm660_l15 = "/soc/qcom,rpm-smd/rpm-regulator-ldoa15/regulator-l15";
		pm660_l17 = "/soc/qcom,rpm-smd/rpm-regulator-ldoa17/regulator-l17";
		pm660_l19 = "/soc/qcom,rpm-smd/rpm-regulator-ldoa19/regulator-l19";
		pm660_l19_pin_ctrl = "/soc/qcom,rpm-smd/rpm-regulator-ldoa19/regulator-l19-pin-ctrl";
		pm660l_s1 = "/soc/qcom,rpm-smd/rpm-regulator-smpb1/regulator-s1";
		pm660l_s2 = "/soc/qcom,rpm-smd/rpm-regulator-smpb2/regulator-s2";
		pm660l_s3_level = "/soc/qcom,rpm-smd/rpm-regulator-smpb3/regulator-s3-level";
		pm660l_s3_floor_level = "/soc/qcom,rpm-smd/rpm-regulator-smpb3/regulator-s3-floor-level";
		pm660l_s3_level_ao = "/soc/qcom,rpm-smd/rpm-regulator-smpb3/regulator-s3-level-ao";
		pm660l_s5_level = "/soc/qcom,rpm-smd/rpm-regulator-smpb5/regulator-s5-level";
		pm660l_s5_floor_level = "/soc/qcom,rpm-smd/rpm-regulator-smpb5/regulator-s5-floor-level";
		pm660l_s5_level_ao = "/soc/qcom,rpm-smd/rpm-regulator-smpb5/regulator-s5-level-ao";
		pm660l_l1 = "/soc/qcom,rpm-smd/rpm-regulator-ldob1/regulator-l1";
		pm660l_l2 = "/soc/qcom,rpm-smd/rpm-regulator-ldob2/regulator-l2";
		pm660l_l3 = "/soc/qcom,rpm-smd/rpm-regulator-ldob3/regulator-l3";
		pm660l_l4 = "/soc/qcom,rpm-smd/rpm-regulator-ldob4/regulator-l4";
		pm660l_l5 = "/soc/qcom,rpm-smd/rpm-regulator-ldob5/regulator-l5";
		pm660l_l6 = "/soc/qcom,rpm-smd/rpm-regulator-ldob6/regulator-l6";
		pm660l_l7 = "/soc/qcom,rpm-smd/rpm-regulator-ldob7/regulator-l7";
		pm660l_l8 = "/soc/qcom,rpm-smd/rpm-regulator-ldob8/regulator-l8";
		pm660l_l9_level = "/soc/qcom,rpm-smd/rpm-regulator-ldob9/regulator-l9-level";
		pm660l_l9_floor_level = "/soc/qcom,rpm-smd/rpm-regulator-ldob9/regulator-l9-floor-level";
		pm660l_l10_level = "/soc/qcom,rpm-smd/rpm-regulator-ldob10/regulator-l10-level";
		pm660l_l10_floor_level = "/soc/qcom,rpm-smd/rpm-regulator-ldob10/regulator-l10-floor-level";
		pm660l_bob = "/soc/qcom,rpm-smd/rpm-regulator-bobb/regulator-bob";
		pm660l_bob_pin1 = "/soc/qcom,rpm-smd/rpm-regulator-bobb/regulator-bob-pin1";
		pm660l_bob_pin2 = "/soc/qcom,rpm-smd/rpm-regulator-bobb/regulator-bob-pin2";
		pm660l_bob_pin3 = "/soc/qcom,rpm-smd/rpm-regulator-bobb/regulator-bob-pin3";
		pil_modem = "/soc/qcom,mss@4080000";
		cpu_pmu = "/soc/cpu-pmu";
		qcom_seecom = "/soc/qseecom@86d00000";
		qcom_cedev = "/soc/qcedev@1de0000";
		qcom_crypto = "/soc/qcrypto@1de0000";
		qcom_tzlog = "/soc/tz-log@146bf720";
		qcom_rng = "/soc/qrng@793000";
		ufsphy1 = "/soc/ufsphy@1da7000";
		ufs1 = "/soc/ufshc@1da4000";
		jtag_fuse = "/soc/jtagfuse@786040";
		sn_fuse = "/soc/snfuse@0xA4128";
		jtag_mm0 = "/soc/jtagmm@7840000";
		jtag_mm1 = "/soc/jtagmm@7940000";
		jtag_mm2 = "/soc/jtagmm@7a40000";
		jtag_mm3 = "/soc/jtagmm@7b40000";
		jtag_mm4 = "/soc/jtagmm@7c40000";
		jtag_mm5 = "/soc/jtagmm@7d40000";
		jtag_mm6 = "/soc/jtagmm@7e40000";
		jtag_mm7 = "/soc/jtagmm@7f40000";
		system_heap = "/soc/qcom,ion/qcom,ion-heap@25";
		ad_hoc_bus = "/soc/ad-hoc-bus";
		fab_a2noc = "/soc/ad-hoc-bus/fab-a2noc";
		fab_bimc = "/soc/ad-hoc-bus/fab-bimc";
		fab_cnoc = "/soc/ad-hoc-bus/fab-cnoc";
		fab_gnoc = "/soc/ad-hoc-bus/fab-gnoc";
		fab_mnoc = "/soc/ad-hoc-bus/fab-mnoc";
		fab_snoc = "/soc/ad-hoc-bus/fab-snoc";
		fab_mnoc_ahb = "/soc/ad-hoc-bus/fab-mnoc-ahb";
		mas_ipa = "/soc/ad-hoc-bus/mas-ipa";
		mas_cnoc_a2noc = "/soc/ad-hoc-bus/mas-cnoc-a2noc";
		mas_sdcc_1 = "/soc/ad-hoc-bus/mas-sdcc-1";
		mas_sdcc_2 = "/soc/ad-hoc-bus/mas-sdcc-2";
		mas_blsp_1 = "/soc/ad-hoc-bus/mas-blsp-1";
		mas_blsp_2 = "/soc/ad-hoc-bus/mas-blsp-2";
		mas_ufs = "/soc/ad-hoc-bus/mas-ufs";
		mas_usb_hs = "/soc/ad-hoc-bus/mas-usb-hs";
		mas_usb3 = "/soc/ad-hoc-bus/mas-usb3";
		mas_crypto_c0 = "/soc/ad-hoc-bus/mas-crypto-c0";
		mas_gnoc_bimc = "/soc/ad-hoc-bus/mas-gnoc-bimc";
		mas_oxili = "/soc/ad-hoc-bus/mas-oxili";
		mas_mnoc_bimc = "/soc/ad-hoc-bus/mas-mnoc-bimc";
		mas_snoc_bimc = "/soc/ad-hoc-bus/mas-snoc-bimc";
		mas_pimem = "/soc/ad-hoc-bus/mas-pimem";
		mas_snoc_cnoc = "/soc/ad-hoc-bus/mas-snoc-cnoc";
		mas_qdss_dap = "/soc/ad-hoc-bus/mas-qdss-dap";
		mas_apps_proc = "/soc/ad-hoc-bus/mas-apps-proc";
		mas_cnoc_mnoc_mmss_cfg = "/soc/ad-hoc-bus/mas-cnoc-mnoc-mmss-cfg";
		mas_cnoc_mnoc_cfg = "/soc/ad-hoc-bus/mas-cnoc-mnoc-cfg";
		mas_cpp = "/soc/ad-hoc-bus/mas-cpp";
		mas_jpeg = "/soc/ad-hoc-bus/mas-jpeg";
		mas_mdp_p0 = "/soc/ad-hoc-bus/mas-mdp-p0";
		mas_mdp_p1 = "/soc/ad-hoc-bus/mas-mdp-p1";
		mas_venus = "/soc/ad-hoc-bus/mas-venus";
		mas_vfe = "/soc/ad-hoc-bus/mas-vfe";
		mas_qdss_etr = "/soc/ad-hoc-bus/mas-qdss-etr";
		mas_qdss_bam = "/soc/ad-hoc-bus/mas-qdss-bam";
		mas_snoc_cfg = "/soc/ad-hoc-bus/mas-snoc-cfg";
		mas_bimc_snoc = "/soc/ad-hoc-bus/mas-bimc-snoc";
		mas_a2noc_snoc = "/soc/ad-hoc-bus/mas-a2noc-snoc";
		slv_a2noc_snoc = "/soc/ad-hoc-bus/slv-a2noc-snoc";
		slv_ebi = "/soc/ad-hoc-bus/slv-ebi";
		slv_hmss_l3 = "/soc/ad-hoc-bus/slv-hmss-l3";
		slv_bimc_snoc = "/soc/ad-hoc-bus/slv-bimc-snoc";
		slv_cnoc_a2noc = "/soc/ad-hoc-bus/slv-cnoc-a2noc";
		slv_mpm = "/soc/ad-hoc-bus/slv-mpm";
		slv_pmic_arb = "/soc/ad-hoc-bus/slv-pmic-arb";
		slv_tlmm_north = "/soc/ad-hoc-bus/slv-tlmm-north";
		slv_tcsr = "/soc/ad-hoc-bus/slv-tcsr";
		slv_pimem_cfg = "/soc/ad-hoc-bus/slv-pimem-cfg";
		slv_imem_cfg = "/soc/ad-hoc-bus/slv-imem-cfg";
		slv_message_ram = "/soc/ad-hoc-bus/slv-message-ram";
		slv_glm = "/soc/ad-hoc-bus/slv-glm";
		slv_bimc_cfg = "/soc/ad-hoc-bus/slv-bimc-cfg";
		slv_prng = "/soc/ad-hoc-bus/slv-prng";
		slv_spdm = "/soc/ad-hoc-bus/slv-spdm";
		slv_qdss_cfg = "/soc/ad-hoc-bus/slv-qdss-cfg";
		slv_cnoc_mnoc_cfg = "/soc/ad-hoc-bus/slv-cnoc-mnoc-cfg";
		slv_snoc_cfg = "/soc/ad-hoc-bus/slv-snoc-cfg";
		slv_qm_cfg = "/soc/ad-hoc-bus/slv-qm-cfg";
		slv_clk_ctl = "/soc/ad-hoc-bus/slv-clk-ctl";
		slv_mss_cfg = "/soc/ad-hoc-bus/slv-mss-cfg";
		slv_tlmm_south = "/soc/ad-hoc-bus/slv-tlmm-south";
		slv_ufs_cfg = "/soc/ad-hoc-bus/slv-ufs-cfg";
		slv_a2noc_cfg = "/soc/ad-hoc-bus/slv-a2noc-cfg";
		slv_a2noc_smmu_cfg = "/soc/ad-hoc-bus/slv-a2noc-smmu-cfg";
		slv_gpuss_cfg = "/soc/ad-hoc-bus/slv-gpuss-cfg";
		slv_ahb2phy = "/soc/ad-hoc-bus/slv-ahb2phy";
		slv_blsp_1 = "/soc/ad-hoc-bus/slv-blsp-1";
		slv_sdcc_1 = "/soc/ad-hoc-bus/slv-sdcc-1";
		slv_sdcc_2 = "/soc/ad-hoc-bus/slv-sdcc-2";
		slv_tlmm_center = "/soc/ad-hoc-bus/slv-tlmm-center";
		slv_blsp_2 = "/soc/ad-hoc-bus/slv-blsp-2";
		slv_pdm = "/soc/ad-hoc-bus/slv-pdm";
		slv_cnoc_mnoc_mmss_cfg = "/soc/ad-hoc-bus/slv-cnoc-mnoc-mmss-cfg";
		slv_usb_hs = "/soc/ad-hoc-bus/slv-usb-hs";
		slv_usb3_0 = "/soc/ad-hoc-bus/slv-usb3-0";
		slv_srvc_cnoc = "/soc/ad-hoc-bus/slv-srvc-cnoc";
		slv_gnoc_bimc = "/soc/ad-hoc-bus/slv-gnoc-bimc";
		slv_gnoc_snoc = "/soc/ad-hoc-bus/slv-gnoc-snoc";
		mas_gnoc_snoc = "/soc/ad-hoc-bus/mas-gnoc-snoc";
		slv_camera_cfg = "/soc/ad-hoc-bus/slv-camera-cfg";
		slv_camera_throttle_cfg = "/soc/ad-hoc-bus/slv-camera-throttle-cfg";
		slv_misc_cfg = "/soc/ad-hoc-bus/slv-misc-cfg";
		slv_venus_throttle_cfg = "/soc/ad-hoc-bus/slv-venus-throttle-cfg";
		slv_venus_cfg = "/soc/ad-hoc-bus/slv-venus-cfg";
		slv_mmss_clk_xpu_cfg = "/soc/ad-hoc-bus/slv-mmss-clk-xpu-cfg";
		slv_mmss_clk_cfg = "/soc/ad-hoc-bus/slv-mmss-clk-cfg";
		slv_mnoc_mpu_cfg = "/soc/ad-hoc-bus/slv-mnoc-mpu-cfg";
		slv_display_cfg = "/soc/ad-hoc-bus/slv-display-cfg";
		slv_csi_phy_cfg = "/soc/ad-hoc-bus/slv-csi-phy-cfg";
		slv_display_throttle_cfg = "/soc/ad-hoc-bus/slv-display-throttle-cfg";
		slv_smmu_cfg = "/soc/ad-hoc-bus/slv-smmu-cfg";
		slv_mnoc_bimc = "/soc/ad-hoc-bus/slv-mnoc-bimc";
		slv_srvc_mnoc = "/soc/ad-hoc-bus/slv-srvc-mnoc";
		slv_hmss = "/soc/ad-hoc-bus/slv-hmss";
		slv_lpass = "/soc/ad-hoc-bus/slv-lpass";
		slv_wlan = "/soc/ad-hoc-bus/slv-wlan";
		slv_cdsp = "/soc/ad-hoc-bus/slv-cdsp";
		slv_ipa = "/soc/ad-hoc-bus/slv-ipa";
		slv_snoc_bimc = "/soc/ad-hoc-bus/slv-snoc-bimc";
		slv_snoc_cnoc = "/soc/ad-hoc-bus/slv-snoc-cnoc";
		slv_imem = "/soc/ad-hoc-bus/slv-imem";
		slv_pimem = "/soc/ad-hoc-bus/slv-pimem";
		slv_qdss_stm = "/soc/ad-hoc-bus/slv-qdss-stm";
		slv_srvc_snoc = "/soc/ad-hoc-bus/slv-srvc-snoc";
		gfx_mem_acc_vreg = "/soc/regulator@01fcf004";
		gfx_ldo_vreg = "/soc/ldo@0506e000";
		gfx_cpr = "/soc/cpr4-ctrl@05061000";
		gfx_vreg_corner = "/soc/cpr4-ctrl@05061000/thread@0/regulator";
		apc0_cpr = "/soc/cprh-ctrl@179c8000";
		apc0_pwrcl_vreg = "/soc/cprh-ctrl@179c8000/thread@0/regulator";
		apc1_cpr = "/soc/cprh-ctrl@179c4000";
		apc1_perfcl_vreg = "/soc/cprh-ctrl@179c4000/thread@0/regulator";
		gdsc_usb30 = "/soc/qcom,gdsc@10f004";
		gdsc_ufs = "/soc/qcom,gdsc@175004";
		gdsc_hlos1_vote_lpass_adsp = "/soc/qcom,gdsc@17d034";
		gdsc_hlos1_vote_turing_adsp = "/soc/qcom,gdsc@17d04c";
		gdsc_hlos2_vote_turing_adsp = "/soc/qcom,gdsc@17e04c";
		bimc_smmu_hw_ctrl = "/soc/syscon@c8ce024";
		gdsc_bimc_smmu = "/soc/qcom,gdsc@c8ce020";
		gdsc_venus = "/soc/qcom,gdsc@c8c1024";
		gdsc_venus_core0 = "/soc/qcom,gdsc@c8c1040";
		gdsc_camss_top = "/soc/qcom,gdsc@c8c34a0";
		gdsc_vfe0 = "/soc/qcom,gdsc@c8c3664";
		gdsc_vfe1 = "/soc/qcom,gdsc@c8c3674";
		gdsc_cpp = "/soc/qcom,gdsc@c8c36d4";
		gdsc_mdss = "/soc/qcom,gdsc@c8c2304";
		gpu_cx_hw_ctrl = "/soc/syscon@5066008";
		gdsc_gpu_cx = "/soc/qcom,gdsc@5066004";
		gpu_gx_domain_addr = "/soc/syscon@5065130";
		gpu_gx_sw_reset = "/soc/syscon@5066090";
		gdsc_gpu_gx = "/soc/qcom,gdsc@5066094";
		pil_gpu = "/soc/qcom,kgsl-hyp";
		msm_bus = "/soc/qcom,kgsl-busmon";
		gpubw = "/soc/qcom,gpubw";
		msm_gpu = "/soc/qcom,kgsl-3d0@5000000";
		kgsl_msm_iommu = "/soc/qcom,kgsl-iommu";
		gfx3d_user = "/soc/qcom,kgsl-iommu/gfx3d_user";
		gfx3d_secure = "/soc/qcom,kgsl-iommu/gfx3d_secure";
		rpm_msg_ram = "/soc/memory@0x200000";
		rpm_code_ram = "/soc/rpm-memory@0x778000";
		anoc2_smmu = "/soc/arm,smmu-anoc2@16c0000";
		lpass_q6_smmu = "/soc/arm,smmu-lpass_q6@5100000";
		mmss_bimc_smmu = "/soc/arm,smmu-mmss@cd00000";
		kgsl_smmu = "/soc/arm,smmu-kgsl@5040000";
		turing_q6_smmu = "/soc/arm,smmu-turing_q6@5180000";
		ufs_ice = "/soc/ufsice@1db0000";
		sdcc1_ice = "/soc/sdcc1ice@c0c8000";
		usb3 = "/soc/ssusb@a800000";
		qusb_phy0 = "/soc/qusb@c012000";
		ssphy = "/soc/ssphy@c010000";
		dbm_1p5 = "/soc/dbm@a8f8000";
		usb2s = "/soc/hsusb@c200000";
		qusb_phy1 = "/soc/qusb@c014000";
		usb_nop_phy = "/soc/usb_nop_phy";
		tlmm = "/soc/pinctrl@03000000";
		uart_console_active = "/soc/pinctrl@03000000/uart_console_active";
		led_enable = "/soc/pinctrl@03000000/led_enable";
		led_disable = "/soc/pinctrl@03000000/led_disable";
		trigout_a = "/soc/pinctrl@03000000/trigout_a";
		ufs_dev_reset_assert = "/soc/pinctrl@03000000/ufs_dev_reset_assert";
		ufs_dev_reset_deassert = "/soc/pinctrl@03000000/ufs_dev_reset_deassert";
		sdc1_clk_on = "/soc/pinctrl@03000000/sdc1_clk_on";
		sdc1_clk_off = "/soc/pinctrl@03000000/sdc1_clk_off";
		sdc1_cmd_on = "/soc/pinctrl@03000000/sdc1_cmd_on";
		sdc1_cmd_off = "/soc/pinctrl@03000000/sdc1_cmd_off";
		sdc1_data_on = "/soc/pinctrl@03000000/sdc1_data_on";
		sdc1_data_off = "/soc/pinctrl@03000000/sdc1_data_off";
		sdc1_rclk_on = "/soc/pinctrl@03000000/sdc1_rclk_on";
		sdc1_rclk_off = "/soc/pinctrl@03000000/sdc1_rclk_off";
		sdc2_clk_on = "/soc/pinctrl@03000000/sdc2_clk_on";
		sdc2_clk_off = "/soc/pinctrl@03000000/sdc2_clk_off";
		sdc2_cmd_on = "/soc/pinctrl@03000000/sdc2_cmd_on";
		sdc2_cmd_off = "/soc/pinctrl@03000000/sdc2_cmd_off";
		sdc2_data_on = "/soc/pinctrl@03000000/sdc2_data_on";
		sdc2_data_off = "/soc/pinctrl@03000000/sdc2_data_off";
		sdc2_cd_on = "/soc/pinctrl@03000000/cd_on";
		sdc2_cd_off = "/soc/pinctrl@03000000/cd_off";
		i2c_1_active = "/soc/pinctrl@03000000/i2c_1/i2c_1_active";
		i2c_1_sleep = "/soc/pinctrl@03000000/i2c_1/i2c_1_sleep";
		i2c_1_bitbang = "/soc/pinctrl@03000000/i2c_1/i2c_1_bitbang";
		i2c_2_active = "/soc/pinctrl@03000000/i2c_2/i2c_2_active";
		i2c_2_sleep = "/soc/pinctrl@03000000/i2c_2/i2c_2_sleep";
		i2c_2_bitbang = "/soc/pinctrl@03000000/i2c_2/i2c_2_bitbang";
		i2c_3_active = "/soc/pinctrl@03000000/i2c_3/i2c_3_active";
		i2c_3_sleep = "/soc/pinctrl@03000000/i2c_3/i2c_3_sleep";
		i2c_3_bitbang = "/soc/pinctrl@03000000/i2c_3/i2c_3_bitbang";
		i2c_4_active = "/soc/pinctrl@03000000/i2c_4/i2c_4_active";
		i2c_4_sleep = "/soc/pinctrl@03000000/i2c_4/i2c_4_sleep";
		i2c_4_bitbang = "/soc/pinctrl@03000000/i2c_4/i2c_4_bitbang";
		i2c_5_active = "/soc/pinctrl@03000000/i2c_5/i2c_5_active";
		i2c_5_sleep = "/soc/pinctrl@03000000/i2c_5/i2c_5_sleep";
		i2c_5_bitbang = "/soc/pinctrl@03000000/i2c_5/i2c_5_bitbang";
		i2c_6_active = "/soc/pinctrl@03000000/i2c_6/i2c_6_active";
		i2c_6_sleep = "/soc/pinctrl@03000000/i2c_6/i2c_6_sleep";
		i2c_6_bitbang = "/soc/pinctrl@03000000/i2c_6/i2c_6_bitbang";
		nfc_int_active = "/soc/pinctrl@03000000/nfc/nfc_int_active";
		nfc_int_suspend = "/soc/pinctrl@03000000/nfc/nfc_int_suspend";
		nfc_enable_active = "/soc/pinctrl@03000000/nfc/nfc_enable_active";
		nfc_enable_suspend = "/soc/pinctrl@03000000/nfc/nfc_enable_suspend";
		i2c_7_active = "/soc/pinctrl@03000000/i2c_7/i2c_7_active";
		i2c_7_sleep = "/soc/pinctrl@03000000/i2c_7/i2c_7_sleep";
		i2c_7_bitbang = "/soc/pinctrl@03000000/i2c_7/i2c_7_bitbang";
		i2c_8_active = "/soc/pinctrl@03000000/i2c_8/i2c_8_active";
		i2c_8_sleep = "/soc/pinctrl@03000000/i2c_8/i2c_8_sleep";
		i2c_8_bitbang = "/soc/pinctrl@03000000/i2c_8/i2c_8_bitbang";
		spi_1_active = "/soc/pinctrl@03000000/spi_1/spi_1_active";
		spi_1_sleep = "/soc/pinctrl@03000000/spi_1/spi_1_sleep";
		spi_2_active = "/soc/pinctrl@03000000/spi_2/spi_2_active";
		spi_2_sleep = "/soc/pinctrl@03000000/spi_2/spi_2_sleep";
		spi_3_active = "/soc/pinctrl@03000000/spi_3/spi_3_active";
		spi_3_sleep = "/soc/pinctrl@03000000/spi_3/spi_3_sleep";
		spi_4_active = "/soc/pinctrl@03000000/spi_4/spi_4_active";
		spi_4_sleep = "/soc/pinctrl@03000000/spi_4/spi_4_sleep";
		spi_5_active = "/soc/pinctrl@03000000/spi_5/spi_5_active";
		spi_5_sleep = "/soc/pinctrl@03000000/spi_5/spi_5_sleep";
		spi_6_active = "/soc/pinctrl@03000000/spi_6/spi_6_active";
		spi_6_sleep = "/soc/pinctrl@03000000/spi_6/spi_6_sleep";
		spi_7_active = "/soc/pinctrl@03000000/spi_7/spi_7_active";
		spi_7_sleep = "/soc/pinctrl@03000000/spi_7/spi_7_sleep";
		spi_8_active = "/soc/pinctrl@03000000/spi_8/spi_8_active";
		spi_8_sleep = "/soc/pinctrl@03000000/spi_8/spi_8_sleep";
		wcd_usbc_analog_en1_idle = "/soc/pinctrl@03000000/wcd_usbc_analog_en1/wcd_usbc_ana_en1_idle";
		wcd_usbc_analog_en1_active = "/soc/pinctrl@03000000/wcd_usbc_analog_en1/wcd_usbc_ana_en1_active";
		ts_int_active = "/soc/pinctrl@03000000/pmx_ts_active/ts_int_active";
		ts_reset_active = "/soc/pinctrl@03000000/pmx_ts_active/ts_reset_active";
		ts_int_suspend = "/soc/pinctrl@03000000/pmx_ts_suspend/ts_int_suspend";
		ts_reset_suspend = "/soc/pinctrl@03000000/pmx_ts_suspend/ts_reset_suspend";
		ts_release = "/soc/pinctrl@03000000/pmx_ts_release/ts_release";
		wcd_usbc_analog_en2n_idle = "/soc/pinctrl@03000000/wcd_usbc_analog_en2n/wcd_usbc_ana_en2n_idle";
		wcd_usbc_analog_en2n_active = "/soc/pinctrl@03000000/wcd_usbc_analog_en2n/wcd_usbc_ana_en2n_active";
		sdw_clk_sleep = "/soc/pinctrl@03000000/sdw_clk_pin/sdw_clk_sleep";
		sdw_clk_active = "/soc/pinctrl@03000000/sdw_clk_pin/sdw_clk_active";
		sdw_data_sleep = "/soc/pinctrl@03000000/sdw_clk_data/sdw_data_sleep";
		sdw_data_active = "/soc/pinctrl@03000000/sdw_clk_data/sdw_data_active";
		spk_ext_pa_active = "/soc/pinctrl@03000000/pmx_spk_ext_pa_active/spk_ext_pa_active";
		spk_ext_pa_suspend = "/soc/pinctrl@03000000/pmx_spk_ext_pa_suspend/spk_ext_pa_suspend";
		spkr_1_sd_n_sleep = "/soc/pinctrl@03000000/spkr_1_sd_n/spkr_1_sd_n_sleep";
		spkr_1_sd_n_active = "/soc/pinctrl@03000000/spkr_1_sd_n/spkr_1_sd_n_active";
		spkr_2_sd_n_sleep = "/soc/pinctrl@03000000/spkr_2_sd_n/spkr_2_sd_n_sleep";
		spkr_2_sd_n_active = "/soc/pinctrl@03000000/spkr_2_sd_n/spkr_2_sd_n_active";
		wcd_gnd_mic_swap_idle = "/soc/pinctrl@03000000/wcd_gnd_mic_swap/wcd_gnd_mic_swap_idle";
		wcd_gnd_mic_swap_active = "/soc/pinctrl@03000000/wcd_gnd_mic_swap/wcd_gnd_mic_swap_active";
		hph_en0_sleep = "/soc/pinctrl@03000000/msm_hph_en0/hph_en0_sleep";
		hph_en0_active = "/soc/pinctrl@03000000/msm_hph_en0/hph_en0_active";
		hph_en1_sleep = "/soc/pinctrl@03000000/msm_hph_en1/hph_en1_sleep";
		hph_en1_active = "/soc/pinctrl@03000000/msm_hph_en1/hph_en1_active";
		cci0_active = "/soc/pinctrl@03000000/cci0_active";
		cci0_suspend = "/soc/pinctrl@03000000/cci0_suspend";
		cci1_active = "/soc/pinctrl@03000000/cci1_active";
		cci1_suspend = "/soc/pinctrl@03000000/cci1_suspend";
		cam_actuator_vaf_active = "/soc/pinctrl@03000000/cam_actuator_vaf_active";
		cam_actuator_vaf_suspend = "/soc/pinctrl@03000000/cam_actuator_vaf_suspend";
		cam_tof_active = "/soc/pinctrl@03000000/cam_tof_active";
		cam_tof_suspend = "/soc/pinctrl@03000000/cam_tof_suspend";
		cam_sensor_mclk0_active = "/soc/pinctrl@03000000/cam_sensor_mclk0_active";
		cam_sensor_mclk0_suspend = "/soc/pinctrl@03000000/cam_sensor_mclk0_suspend";
		cam_sensor_rear_active = "/soc/pinctrl@03000000/cam_sensor_rear_active";
		cam_sensor_rear_suspend = "/soc/pinctrl@03000000/cam_sensor_rear_suspend";
		cam_sensor_mclk1_active = "/soc/pinctrl@03000000/cam_sensor_mclk1_active";
		cam_sensor_mclk1_suspend = "/soc/pinctrl@03000000/cam_sensor_mclk1_suspend";
		cam_sensor_rear2_active = "/soc/pinctrl@03000000/cam_sensor_rear2_active";
		cam_sensor_rear2_suspend = "/soc/pinctrl@03000000/cam_sensor_rear2_suspend";
		cam_sensor_mclk2_active = "/soc/pinctrl@03000000/cam_sensor_mclk2_active";
		cam_sensor_mclk2_suspend = "/soc/pinctrl@03000000/cam_sensor_mclk2_suspend";
		cam_sensor_front_active = "/soc/pinctrl@03000000/cam_sensor_front_active";
		cam_sensor_front_suspend = "/soc/pinctrl@03000000/cam_sensor_front_suspend";
		cam_sensor_mclk3_active = "/soc/pinctrl@03000000/cam_sensor_mclk3_active";
		cam_sensor_mclk3_suspend = "/soc/pinctrl@03000000/cam_sensor_mclk3_suspend";
		cam_sensor_front_iris_active = "/soc/pinctrl@03000000/cam_sensor_front_iris_active";
		cam_sensor_front_iris_suspend = "/soc/pinctrl@03000000/cam_sensor_front_iris_suspend";
		blsp1_uart1_active = "/soc/pinctrl@03000000/blsp1_uart1_active";
		blsp1_uart1_sleep = "/soc/pinctrl@03000000/blsp1_uart1_sleep";
		blsp1_uart2_active = "/soc/pinctrl@03000000/blsp1_uart2_active";
		blsp1_uart2_sleep = "/soc/pinctrl@03000000/blsp1_uart2_sleep";
		blsp2_uart1 = "/soc/pinctrl@03000000/blsp2_uart1";
		blsp2_uart1_tx_active = "/soc/pinctrl@03000000/blsp2_uart1/blsp2_uart1_tx_active";
		blsp2_uart1_tx_sleep = "/soc/pinctrl@03000000/blsp2_uart1/blsp2_uart1_tx_sleep";
		blsp2_uart1_rxcts_active = "/soc/pinctrl@03000000/blsp2_uart1/blsp2_uart1_rxcts_active";
		blsp2_uart1_rxcts_sleep = "/soc/pinctrl@03000000/blsp2_uart1/blsp2_uart1_rxcts_sleep";
		blsp2_uart1_rfr_active = "/soc/pinctrl@03000000/blsp2_uart1/blsp2_uart1_rfr_active";
		blsp2_uart1_rfr_sleep = "/soc/pinctrl@03000000/blsp2_uart1/blsp2_uart1_rfr_sleep";
		blsp2_uart2_active = "/soc/pinctrl@03000000/blsp2_uart2_active";
		blsp2_uart2_sleep = "/soc/pinctrl@03000000/blsp2_uart2_sleep";
		gpio_key_active = "/soc/pinctrl@03000000/tlmm_gpio_key/gpio_key_active";
		gpio_key_suspend = "/soc/pinctrl@03000000/tlmm_gpio_key/gpio_key_suspend";
		pmx_mdss = "/soc/pinctrl@03000000/pmx_mdss";
		mdss_dsi_active = "/soc/pinctrl@03000000/pmx_mdss/mdss_dsi_active";
		mdss_dsi_suspend = "/soc/pinctrl@03000000/pmx_mdss/mdss_dsi_suspend";
		mdss_te_active = "/soc/pinctrl@03000000/pmx_mdss_te/mdss_te_active";
		mdss_te_suspend = "/soc/pinctrl@03000000/pmx_mdss_te/mdss_te_suspend";
		px8418_reset = "/soc/pinctrl@03000000/px8418_reset";
		px8418_reset_active = "/soc/pinctrl@03000000/px8418_reset/px8418_reset_active";
		px8418_reset_suspend = "/soc/pinctrl@03000000/px8418_reset/px8418_reset_suspend";
		ant_check_irq_state = "/soc/pinctrl@03000000/ant_check_irq/ant_check_irq_state";
		mdss_dp_aux_active = "/soc/pinctrl@03000000/mdss_dp_aux_active";
		mdss_dp_aux_suspend = "/soc/pinctrl@03000000/mdss_dp_aux_suspend";
		mdss_dp_usbplug_cc_active = "/soc/pinctrl@03000000/mdss_dp_usbplug_cc_active";
		mdss_dp_usbplug_cc_suspend = "/soc/pinctrl@03000000/mdss_dp_usbplug_cc_suspend";
		i2c_1 = "/soc/i2c@c175000";
		i2c_2 = "/soc/i2c@c176000";
		i2c_3 = "/soc/i2c@c177000";
		i2c_4 = "/soc/i2c@c178000";
		i2c_5 = "/soc/i2c@c1b5000";
		i2c_6 = "/soc/i2c@c1b6000";
		i2c_7 = "/soc/i2c@c1b7000";
		i2c_8 = "/soc/i2c@c1b8000";
		spi_1 = "/soc/spi@c175000";
		spi_2 = "/soc/spi@c176000";
		spi_3 = "/soc/spi@c177000";
		spi_4 = "/soc/spi@c178000";
		spi_5 = "/soc/spi@c1b5000";
		spi_6 = "/soc/spi@c1b6000";
		spi_7 = "/soc/spi@c1b7000";
		spi_8 = "/soc/spi@c1b8000";
		blsp1_uart1_hs = "/soc/uart@c16f000";
		blsp1_uart2_hs = "/soc/uart@c170000";
		blsp2_uart1_hs = "/soc/uart@c1af000";
		blsp2_uart2_hs = "/soc/uart@c1b0000";
		smp2pgpio_rdbg_2_in = "/soc/qcom,smp2pgpio-rdbg-2-in";
		smp2pgpio_rdbg_2_out = "/soc/qcom,smp2pgpio-rdbg-2-out";
		smp2pgpio_rdbg_1_in = "/soc/qcom,smp2pgpio-rdbg-1-in";
		smp2pgpio_rdbg_1_out = "/soc/qcom,smp2pgpio-rdbg-1-out";
		smp2pgpio_rdbg_5_in = "/soc/qcom,smp2pgpio-rdbg-5-in";
		smp2pgpio_rdbg_5_out = "/soc/qcom,smp2pgpio-rdbg-5-out";
		vfe0 = "/soc/qcom,vfe0@ca10000";
		vfe1 = "/soc/qcom,vfe1@ca14000";
		cci = "/soc/qcom,cci@ca0c000";
		i2c_freq_100Khz = "/soc/qcom,cci@ca0c000/qcom,i2c_standard_mode";
		i2c_freq_400Khz = "/soc/qcom,cci@ca0c000/qcom,i2c_fast_mode";
		i2c_freq_custom = "/soc/qcom,cci@ca0c000/qcom,i2c_custom_mode";
		i2c_freq_1Mhz = "/soc/qcom,cci@ca0c000/qcom,i2c_fast_plus_mode";
		actuator0 = "/soc/qcom,cci@ca0c000/qcom,actuator@0";
		actuator1 = "/soc/qcom,cci@ca0c000/qcom,actuator@1";
		actuator2 = "/soc/qcom,cci@ca0c000/qcom,actuator@2";
		ois0 = "/soc/qcom,cci@ca0c000/qcom,ois@0";
		eeprom0 = "/soc/qcom,cci@ca0c000/qcom,eeprom@0";
		eeprom1 = "/soc/qcom,cci@ca0c000/qcom,eeprom@1";
		eeprom2 = "/soc/qcom,cci@ca0c000/qcom,eeprom@2";
		eeprom4 = "/soc/qcom,cci@ca0c000/qcom,eeprom@4";
		eeprom3 = "/soc/qcom,cci@ca0c000/qcom,eeprom@3";
		eeprom5 = "/soc/qcom,cci@ca0c000/qcom,eeprom@5";
		eeprom6 = "/soc/qcom,cci@ca0c000/qcom,eeprom@6";
		eeprom7 = "/soc/qcom,cci@ca0c000/qcom,eeprom@7";
		eeprom8 = "/soc/qcom,cci@ca0c000/qcom,eeprom@8";
		eeprom9 = "/soc/qcom,cci@ca0c000/qcom,eeprom@9";
		eeprom10 = "/soc/qcom,cci@ca0c000/qcom,eeprom@10";
		eeprom12 = "/soc/qcom,cci@ca0c000/qcom,eeprom@12";
		msm_vidc = "/soc/qcom,vidc@cc00000";
		venus_secure_pixel_cb = "/soc/qcom,vidc@cc00000/secure_pixel_cb";
		venus_secure_non_pixel_cb = "/soc/qcom,vidc@cc00000/secure_non_pixel_cb";
		pcm0 = "/soc/qcom,msm-pcm";
		routing = "/soc/qcom,msm-pcm-routing";
		compr = "/soc/qcom,msm-compr-dsp";
		pcm2 = "/soc/qcom,msm-ultra-low-latency";
		pcm1 = "/soc/qcom,msm-pcm-low-latency";
		pcm_noirq = "/soc/qcom,msm-pcm-dsp-noirq";
		cpe = "/soc/qcom,msm-cpe-lsm";
		cpe3 = "/soc/qcom,msm-cpe-lsm@3";
		wdsp_mgr = "/soc/qcom,wcd-dsp-mgr";
		wdsp_glink = "/soc/qcom,wcd-dsp-glink";
		compress = "/soc/qcom,msm-compress-dsp";
		voip = "/soc/qcom,msm-voip-dsp";
		voice = "/soc/qcom,msm-pcm-voice";
		stub_codec = "/soc/qcom,msm-stub-codec";
		afe = "/soc/qcom,msm-pcm-afe";
		dai_dp = "/soc/qcom,msm-dai-q6-dp";
		loopback = "/soc/qcom,msm-pcm-loopback";
		dai_mi2s0 = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-prim";
		dai_mi2s1 = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-sec";
		dai_mi2s3 = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-quat";
		dai_mi2s2 = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-tert";
		dai_mi2s5 = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-quin";
		dai_mi2s6 = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-senary";
		dai_int_mi2s0 = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-int-mi2s0";
		dai_int_mi2s1 = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-int-mi2s1";
		dai_int_mi2s2 = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-int-mi2s2";
		dai_int_mi2s3 = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-int-mi2s3";
		dai_int_mi2s4 = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-int-mi2s4";
		dai_int_mi2s5 = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-int-mi2s5";
		dai_int_mi2s6 = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-int-mi2s6";
		lsm = "/soc/qcom,msm-lsm-client";
		sb_0_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-0-rx";
		sb_0_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-0-tx";
		sb_1_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-1-rx";
		sb_1_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-1-tx";
		sb_2_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-2-rx";
		sb_2_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-2-tx";
		sb_3_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-3-rx";
		sb_3_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-3-tx";
		sb_4_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-4-rx";
		sb_4_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-4-tx";
		sb_5_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-5-tx";
		sb_5_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-5-rx";
		sb_6_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-6-rx";
		sb_7_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-7-tx";
		sb_7_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-7-rx";
		sb_8_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-8-tx";
		sb_8_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-8-rx";
		bt_sco_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-bt-sco-rx";
		bt_sco_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-bt-sco-tx";
		int_fm_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-int-fm-rx";
		int_fm_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-int-fm-tx";
		afe_pcm_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-be-afe-pcm-rx";
		afe_pcm_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-be-afe-pcm-tx";
		afe_proxy_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-afe-proxy-rx";
		afe_proxy_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-afe-proxy-tx";
		incall_record_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-incall-record-rx";
		incall_record_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-incall-record-tx";
		incall_music_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-incall-music-rx";
		incall_music_2_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-incall-music-2-rx";
		proxy_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-proxy-rx";
		proxy_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-proxy-tx";
		usb_audio_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-usb-audio-rx";
		usb_audio_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-usb-audio-tx";
		hostless = "/soc/qcom,msm-pcm-hostless";
		dai_pri_auxpcm = "/soc/qcom,msm-pri-auxpcm";
		dai_sec_auxpcm = "/soc/qcom,msm-sec-auxpcm";
		dai_tert_auxpcm = "/soc/qcom,msm-tert-auxpcm";
		dai_quat_auxpcm = "/soc/qcom,msm-quat-auxpcm";
		dai_pri_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-pri-rx/qcom,msm-dai-q6-tdm-pri-rx-0";
		dai_pri_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-pri-tx/qcom,msm-dai-q6-tdm-pri-tx-0";
		dai_sec_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-sec-rx/qcom,msm-dai-q6-tdm-sec-rx-0";
		dai_sec_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-sec-tx/qcom,msm-dai-q6-tdm-sec-tx-0";
		dai_tert_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-tert-rx/qcom,msm-dai-q6-tdm-tert-rx-0";
		dai_tert_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-tert-tx/qcom,msm-dai-q6-tdm-tert-tx-0";
		dai_quat_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-quat-rx/qcom,msm-dai-q6-tdm-quat-rx-0";
		dai_quat_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-quat-tx/qcom,msm-dai-q6-tdm-quat-tx-0";
		tavil_snd = "/soc/sound-tavil";
		int_codec = "/soc/sound";
		us_euro_gpio = "/soc/msm_cdc_pinctrl@75";
		wcd9xxx_intc = "/soc/wcd9xxx-irq";
		clock_audio = "/soc/audio_ext_clk";
		clock_audio_lnbb = "/soc/audio_ext_clk_lnbb";
		wcd_rst_gpio = "/soc/msm_cdc_pinctrl@64";
		lpi_tlmm = "/soc/lpi_pinctrl@15070000";
		lpi_mclk0_active = "/soc/lpi_pinctrl@15070000/lpi_mclk0_active";
		lpi_mclk0_sleep = "/soc/lpi_pinctrl@15070000/lpi_mclk0_sleep";
		cdc_pdm_gpios_active = "/soc/lpi_pinctrl@15070000/cdc_pdm_gpios_active";
		cdc_pdm_gpios_sleep = "/soc/lpi_pinctrl@15070000/cdc_pdm_gpios_sleep";
		cdc_pdm_2_gpios_active = "/soc/lpi_pinctrl@15070000/cdc_pdm_2_gpios_active";
		cdc_pdm_2_gpios_sleep = "/soc/lpi_pinctrl@15070000/cdc_pdm_2_gpios_sleep";
		cdc_comp_gpios_active = "/soc/lpi_pinctrl@15070000/cdc_pdm_comp_gpios_active";
		cdc_comp_gpios_sleep = "/soc/lpi_pinctrl@15070000/cdc_pdm_comp_gpios_sleep";
		lpi_cdc_reset_active = "/soc/lpi_pinctrl@15070000/lpi_cdc_reset_active";
		lpi_cdc_reset_sleep = "/soc/lpi_pinctrl@15070000/lpi_cdc_reset_sleep";
		cdc_dmic12_gpios_active = "/soc/lpi_pinctrl@15070000/dmic12_gpios_active";
		cdc_dmic12_gpios_sleep = "/soc/lpi_pinctrl@15070000/dmic12_gpios_sleep";
		cdc_dmic34_gpios_active = "/soc/lpi_pinctrl@15070000/dmic34_gpios_active";
		cdc_dmic34_gpios_sleep = "/soc/lpi_pinctrl@15070000/dmic34_gpios_sleep";
		cdc_pdm_gpios = "/soc/cdc_pdm_pinctrl";
		cdc_comp_gpios = "/soc/cdc_comp_pinctrl";
		cdc_dmic_gpios = "/soc/cdc_dmic_pinctrl";
		cdc_sdw_gpios = "/soc/sdw_clk_data_pinctrl";
		wsa_spkr_en1 = "/soc/wsa_spkr_en1_pinctrl";
		wsa_spkr_en2 = "/soc/wsa_spkr_en2_pinctrl";
		msm_sdw_codec = "/soc/msm-sdw-codec@152c1000";
		wsa881x_211_en = "/soc/msm-sdw-codec@152c1000/swr_master/wsa881x_en@20170211";
		wsa881x_212_en = "/soc/msm-sdw-codec@152c1000/swr_master/wsa881x_en@20170212";
		wsa881x_213_en = "/soc/msm-sdw-codec@152c1000/swr_master/wsa881x_en@21170213";
		wsa881x_214_en = "/soc/msm-sdw-codec@152c1000/swr_master/wsa881x_en@21170214";
		mdss_mdp = "/soc/qcom,mdss_mdp@c900000";
		smmu_mdp_unsec = "/soc/qcom,mdss_mdp@c900000/qcom,smmu_mdp_unsec_cb";
		smmu_mdp_sec = "/soc/qcom,mdss_mdp@c900000/qcom,smmu_mdp_sec_cb";
		mdss_fb0 = "/soc/qcom,mdss_mdp@c900000/qcom,mdss_fb_primary";
		mdss_fb1 = "/soc/qcom,mdss_mdp@c900000/qcom,mdss_fb_wfd";
		mdss_fb2 = "/soc/qcom,mdss_mdp@c900000/qcom,mdss_fb_dp";
		dsi_nt35695b_truly_fhd_video = "/soc/qcom,mdss_mdp@c900000/qcom,mdss_dsi_nt35695b_truly_fhd_video";
		dsi_rm67195_amoled_fhd_cmd = "/soc/qcom,mdss_mdp@c900000/qcom,mdss_dsi_rm67195_amoled_fhd_cmd";
		dsi_ft8719_tianma_fhdplus_video = "/soc/qcom,mdss_mdp@c900000/qcom,mdss_dsi_ft8719_tianma_fhdplus_video";
		mdss_dsi_ft8719_tianma_fhdplus_video = "/soc/qcom,mdss_mdp@c900000/qcom,mdss_dsi_ft8719_tianma_fhdplus_video/pxlw,mdss_iris_cfg_ft8719_tianma_fhdplus_video";
		dsi_hx83112a_hlt_fhdplus_video = "/soc/qcom,mdss_mdp@c900000/qcom,mdss_dsi_hx83112a_hlt_fhdplus_video";
		mdss_dsi_hx83112a_hlt_fhdplus_video = "/soc/qcom,mdss_mdp@c900000/qcom,mdss_dsi_hx83112a_hlt_fhdplus_video/pxlw,mdss_iris_cfg_hx83112a_hlt_fhdplus_video";
		mdss_dsi = "/soc/qcom,mdss_dsi@0";
		mdss_dsi0 = "/soc/qcom,mdss_dsi@0/qcom,mdss_dsi_ctrl0@c994000";
		mdss_dsi1 = "/soc/qcom,mdss_dsi@0/qcom,mdss_dsi_ctrl1@c996000";
		msm_ext_disp = "/soc/qcom,msm_ext_disp";
		ext_disp_audio_codec = "/soc/qcom,msm_ext_disp/qcom,msm-ext-disp-audio-codec-rx";
		mdss_dp_ctrl = "/soc/qcom,dp_ctrl@c990000";
		mdss_rotator = "/soc/qcom,mdss_rotator";
		dsi_panel_pwr_supply = "/soc/dsi_panel_pwr_supply";
		dsi_panel_pwr_supply_labibb_amoled = "/soc/dsi_panel_pwr_supply_labibb_amoled";
		dsi_panel_pwr_supply_no_labibb = "/soc/dsi_panel_pwr_supply_no_labibb";
		mdss_dsi0_pll = "/soc/qcom,mdss_dsi_pll@c994400";
		mdss_dsi1_pll = "/soc/qcom,mdss_dsi_pll@c996400";
		mdss_dp_pll = "/soc/qcom,mdss_dp_pll@c011000";
		led_flash0 = "/soc/qcom,camera-flash@0";
		led_flash1 = "/soc/qcom,camera-flash@1";
		cam_avdd_gpio_regulator = "/soc/cam_avdd_fixed_regulator";
		cam_actuator_regulator = "/soc/cam_actuator_fixed_regulator";
		cam_dvdd_gpio_regulator = "/soc/cam_dvdd_fixed_regulator";
		cam_rear_dvdd_gpio_regulator = "/soc/cam_rear_dvdd_fixed_regulator";
		cam_rear_avdd_gpio_regulator = "/soc/cam_rear_avdd_fixed_regulator";
		cam_front_dvdd_gpio_regulator = "/soc/cam_front_dvdd_fixed_regulator";
		firmware = "/firmware";
		wlan_msa_guard = "/reserved-memory/wlan_msa_guard@85600000";
		wlan_msa_mem = "/reserved-memory/wlan_msa_mem@85700000";
		removed_regions = "/reserved-memory/removed_regions@85800000";
		modem_fw_mem = "/reserved-memory/modem_fw_region@8ac00000";
		adsp_fw_mem = "/reserved-memory/adsp_fw_region@92a00000";
		pil_mba_mem = "/reserved-memory/pil_mba_region@94800000";
		cdsp_fw_mem = "/reserved-memory/cdsp_fw_region@94a00000";
		venus_fw_mem = "/reserved-memory/venus_fw_region";
		adsp_mem = "/reserved-memory/adsp_region";
		qseecom_mem = "/reserved-memory/qseecom_region";
		secure_display_memory = "/reserved-memory/secure_region";
		cont_splash_mem = "/reserved-memory/splash_region@9d400000";
		dfps_data_mem = "/reserved-memory/dfps_data_mem@0x9f7ff000";
		bluetooth = "/bt_wcn3990";
		gfx_stub_vreg = "/regulator-gfx-stub";
		mtp_batterydata = "/qcom,battery-data";
	};
};
