$date
	Wed Dec 15 21:34:34 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module tb_gates4 $end
$scope module U0 $end
$var wire 4 ! in [3:0] $end
$var wire 1 " out_and $end
$var wire 1 # out_or $end
$var wire 1 $ out_xor $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0#
0"
b0 !
$end
#5
1#
1$
b1 !
#10
1#
1$
b10 !
#15
0$
b11 !
#20
1#
1$
b100 !
#25
0$
b101 !
#30
0$
b110 !
#35
1$
b111 !
#40
1$
b1000 !
#45
0$
b1001 !
#50
0$
b1010 !
#55
1$
b1011 !
#60
0$
b1100 !
#65
1$
b1101 !
#70
1$
b1110 !
#75
1"
0$
b1111 !
#80
