{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1449814766536 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1449814766538 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 11 01:19:26 2015 " "Processing started: Fri Dec 11 01:19:26 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1449814766538 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1449814766538 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Synthesizer -c DE2_TOP " "Command: quartus_map --read_settings_files=on --write_settings_files=off Synthesizer -c DE2_TOP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1449814766539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_dac_adc.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_dac_adc.v" { { "Info" "ISGN_ENTITY_NAME" "1 AUDIO_DAC_ADC " "Found entity 1: AUDIO_DAC_ADC" {  } { { "AUDIO_DAC_ADC.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/AUDIO_DAC_ADC.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449814767309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449814767309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_av_config.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c_av_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_AV_Config " "Found entity 1: I2C_AV_Config" {  } { { "I2C_AV_Config.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/I2C_AV_Config.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449814767315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449814767315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Controller " "Found entity 1: I2C_Controller" {  } { { "I2C_Controller.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/I2C_Controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449814767320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449814767320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reset_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file reset_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Found entity 1: Reset_Delay" {  } { { "Reset_Delay.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/Reset_Delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449814767324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449814767324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_audio_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_audio_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Audio_PLL " "Found entity 1: VGA_Audio_PLL" {  } { { "VGA_Audio_PLL.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/VGA_Audio_PLL.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449814767331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449814767331 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(625) " "Verilog HDL Expression warning at synthesizer.v(625): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 625 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767338 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(626) " "Verilog HDL Expression warning at synthesizer.v(626): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 626 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767339 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(627) " "Verilog HDL Expression warning at synthesizer.v(627): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 627 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767339 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(628) " "Verilog HDL Expression warning at synthesizer.v(628): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 628 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767339 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(629) " "Verilog HDL Expression warning at synthesizer.v(629): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 629 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767339 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(630) " "Verilog HDL Expression warning at synthesizer.v(630): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 630 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767339 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(631) " "Verilog HDL Expression warning at synthesizer.v(631): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 631 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767339 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(632) " "Verilog HDL Expression warning at synthesizer.v(632): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 632 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767340 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(633) " "Verilog HDL Expression warning at synthesizer.v(633): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 633 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767340 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(634) " "Verilog HDL Expression warning at synthesizer.v(634): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 634 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767340 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(635) " "Verilog HDL Expression warning at synthesizer.v(635): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 635 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767340 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(636) " "Verilog HDL Expression warning at synthesizer.v(636): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 636 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767340 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(637) " "Verilog HDL Expression warning at synthesizer.v(637): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 637 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767340 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(638) " "Verilog HDL Expression warning at synthesizer.v(638): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 638 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767341 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(639) " "Verilog HDL Expression warning at synthesizer.v(639): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 639 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767341 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(640) " "Verilog HDL Expression warning at synthesizer.v(640): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 640 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767341 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(641) " "Verilog HDL Expression warning at synthesizer.v(641): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 641 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767341 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(642) " "Verilog HDL Expression warning at synthesizer.v(642): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 642 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767341 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(643) " "Verilog HDL Expression warning at synthesizer.v(643): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 643 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767341 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(644) " "Verilog HDL Expression warning at synthesizer.v(644): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 644 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767342 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(645) " "Verilog HDL Expression warning at synthesizer.v(645): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 645 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767342 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(646) " "Verilog HDL Expression warning at synthesizer.v(646): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 646 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767342 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(647) " "Verilog HDL Expression warning at synthesizer.v(647): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 647 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767342 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(648) " "Verilog HDL Expression warning at synthesizer.v(648): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 648 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767342 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(649) " "Verilog HDL Expression warning at synthesizer.v(649): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 649 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767342 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(650) " "Verilog HDL Expression warning at synthesizer.v(650): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 650 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767343 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(651) " "Verilog HDL Expression warning at synthesizer.v(651): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 651 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767343 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(652) " "Verilog HDL Expression warning at synthesizer.v(652): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 652 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767343 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(653) " "Verilog HDL Expression warning at synthesizer.v(653): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 653 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767343 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(654) " "Verilog HDL Expression warning at synthesizer.v(654): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 654 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767343 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(655) " "Verilog HDL Expression warning at synthesizer.v(655): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 655 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767343 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(656) " "Verilog HDL Expression warning at synthesizer.v(656): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 656 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767344 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(657) " "Verilog HDL Expression warning at synthesizer.v(657): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 657 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767344 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(658) " "Verilog HDL Expression warning at synthesizer.v(658): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 658 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767344 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(659) " "Verilog HDL Expression warning at synthesizer.v(659): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 659 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767344 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(660) " "Verilog HDL Expression warning at synthesizer.v(660): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 660 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767344 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(661) " "Verilog HDL Expression warning at synthesizer.v(661): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 661 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767344 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(662) " "Verilog HDL Expression warning at synthesizer.v(662): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 662 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767344 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(663) " "Verilog HDL Expression warning at synthesizer.v(663): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 663 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767345 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(664) " "Verilog HDL Expression warning at synthesizer.v(664): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 664 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767345 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(665) " "Verilog HDL Expression warning at synthesizer.v(665): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 665 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767345 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(666) " "Verilog HDL Expression warning at synthesizer.v(666): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 666 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767345 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(667) " "Verilog HDL Expression warning at synthesizer.v(667): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 667 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767345 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(668) " "Verilog HDL Expression warning at synthesizer.v(668): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 668 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767345 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(669) " "Verilog HDL Expression warning at synthesizer.v(669): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 669 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767345 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(670) " "Verilog HDL Expression warning at synthesizer.v(670): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 670 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767346 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(671) " "Verilog HDL Expression warning at synthesizer.v(671): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 671 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767346 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(672) " "Verilog HDL Expression warning at synthesizer.v(672): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 672 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767346 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(673) " "Verilog HDL Expression warning at synthesizer.v(673): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 673 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767346 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(674) " "Verilog HDL Expression warning at synthesizer.v(674): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 674 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767347 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(675) " "Verilog HDL Expression warning at synthesizer.v(675): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 675 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767347 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(676) " "Verilog HDL Expression warning at synthesizer.v(676): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 676 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767347 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(677) " "Verilog HDL Expression warning at synthesizer.v(677): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 677 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767347 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(678) " "Verilog HDL Expression warning at synthesizer.v(678): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 678 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767347 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(679) " "Verilog HDL Expression warning at synthesizer.v(679): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 679 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767347 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(680) " "Verilog HDL Expression warning at synthesizer.v(680): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 680 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767347 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(681) " "Verilog HDL Expression warning at synthesizer.v(681): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 681 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767348 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(682) " "Verilog HDL Expression warning at synthesizer.v(682): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 682 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767348 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(683) " "Verilog HDL Expression warning at synthesizer.v(683): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 683 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767348 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(684) " "Verilog HDL Expression warning at synthesizer.v(684): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 684 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767348 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(685) " "Verilog HDL Expression warning at synthesizer.v(685): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 685 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767348 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(686) " "Verilog HDL Expression warning at synthesizer.v(686): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 686 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767348 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(687) " "Verilog HDL Expression warning at synthesizer.v(687): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 687 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767348 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(688) " "Verilog HDL Expression warning at synthesizer.v(688): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 688 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767349 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(689) " "Verilog HDL Expression warning at synthesizer.v(689): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 689 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767349 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(690) " "Verilog HDL Expression warning at synthesizer.v(690): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 690 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767349 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(691) " "Verilog HDL Expression warning at synthesizer.v(691): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 691 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767349 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(692) " "Verilog HDL Expression warning at synthesizer.v(692): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 692 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767349 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(693) " "Verilog HDL Expression warning at synthesizer.v(693): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 693 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767350 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(694) " "Verilog HDL Expression warning at synthesizer.v(694): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 694 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767350 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(695) " "Verilog HDL Expression warning at synthesizer.v(695): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 695 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767350 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(696) " "Verilog HDL Expression warning at synthesizer.v(696): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 696 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767350 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(697) " "Verilog HDL Expression warning at synthesizer.v(697): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 697 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767350 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(698) " "Verilog HDL Expression warning at synthesizer.v(698): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 698 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767351 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(699) " "Verilog HDL Expression warning at synthesizer.v(699): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 699 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767351 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(700) " "Verilog HDL Expression warning at synthesizer.v(700): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 700 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767351 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(701) " "Verilog HDL Expression warning at synthesizer.v(701): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 701 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767351 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(702) " "Verilog HDL Expression warning at synthesizer.v(702): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 702 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767351 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(703) " "Verilog HDL Expression warning at synthesizer.v(703): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 703 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767351 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(704) " "Verilog HDL Expression warning at synthesizer.v(704): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 704 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767352 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(705) " "Verilog HDL Expression warning at synthesizer.v(705): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 705 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767352 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(706) " "Verilog HDL Expression warning at synthesizer.v(706): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 706 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767352 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(707) " "Verilog HDL Expression warning at synthesizer.v(707): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 707 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767352 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(708) " "Verilog HDL Expression warning at synthesizer.v(708): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 708 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767352 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(709) " "Verilog HDL Expression warning at synthesizer.v(709): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 709 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767352 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(710) " "Verilog HDL Expression warning at synthesizer.v(710): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 710 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767352 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(711) " "Verilog HDL Expression warning at synthesizer.v(711): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 711 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767353 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(712) " "Verilog HDL Expression warning at synthesizer.v(712): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 712 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767353 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(713) " "Verilog HDL Expression warning at synthesizer.v(713): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 713 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767353 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(714) " "Verilog HDL Expression warning at synthesizer.v(714): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 714 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767353 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(715) " "Verilog HDL Expression warning at synthesizer.v(715): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 715 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767353 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(716) " "Verilog HDL Expression warning at synthesizer.v(716): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 716 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767353 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(717) " "Verilog HDL Expression warning at synthesizer.v(717): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 717 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767353 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(718) " "Verilog HDL Expression warning at synthesizer.v(718): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 718 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767354 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(719) " "Verilog HDL Expression warning at synthesizer.v(719): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 719 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767354 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(720) " "Verilog HDL Expression warning at synthesizer.v(720): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 720 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767354 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(721) " "Verilog HDL Expression warning at synthesizer.v(721): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 721 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767354 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(722) " "Verilog HDL Expression warning at synthesizer.v(722): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 722 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767354 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(723) " "Verilog HDL Expression warning at synthesizer.v(723): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 723 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767354 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(724) " "Verilog HDL Expression warning at synthesizer.v(724): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 724 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767354 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(725) " "Verilog HDL Expression warning at synthesizer.v(725): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 725 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767355 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(726) " "Verilog HDL Expression warning at synthesizer.v(726): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 726 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767355 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(727) " "Verilog HDL Expression warning at synthesizer.v(727): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 727 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767355 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(728) " "Verilog HDL Expression warning at synthesizer.v(728): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 728 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767355 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(729) " "Verilog HDL Expression warning at synthesizer.v(729): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 729 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767355 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(730) " "Verilog HDL Expression warning at synthesizer.v(730): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 730 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767355 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(731) " "Verilog HDL Expression warning at synthesizer.v(731): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 731 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767356 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(732) " "Verilog HDL Expression warning at synthesizer.v(732): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 732 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767356 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(733) " "Verilog HDL Expression warning at synthesizer.v(733): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 733 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767356 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(734) " "Verilog HDL Expression warning at synthesizer.v(734): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 734 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767356 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(735) " "Verilog HDL Expression warning at synthesizer.v(735): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 735 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767356 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(736) " "Verilog HDL Expression warning at synthesizer.v(736): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 736 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767356 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(737) " "Verilog HDL Expression warning at synthesizer.v(737): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 737 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767357 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(738) " "Verilog HDL Expression warning at synthesizer.v(738): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 738 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767357 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(739) " "Verilog HDL Expression warning at synthesizer.v(739): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 739 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767357 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(740) " "Verilog HDL Expression warning at synthesizer.v(740): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 740 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767357 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(741) " "Verilog HDL Expression warning at synthesizer.v(741): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 741 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767357 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(742) " "Verilog HDL Expression warning at synthesizer.v(742): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 742 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767358 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(743) " "Verilog HDL Expression warning at synthesizer.v(743): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 743 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767358 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(744) " "Verilog HDL Expression warning at synthesizer.v(744): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 744 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767358 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(745) " "Verilog HDL Expression warning at synthesizer.v(745): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 745 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767358 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(746) " "Verilog HDL Expression warning at synthesizer.v(746): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 746 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767359 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(747) " "Verilog HDL Expression warning at synthesizer.v(747): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 747 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767359 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(748) " "Verilog HDL Expression warning at synthesizer.v(748): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 748 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767359 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(749) " "Verilog HDL Expression warning at synthesizer.v(749): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 749 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767359 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(750) " "Verilog HDL Expression warning at synthesizer.v(750): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 750 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767359 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(751) " "Verilog HDL Expression warning at synthesizer.v(751): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 751 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767360 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(752) " "Verilog HDL Expression warning at synthesizer.v(752): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 752 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767360 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(753) " "Verilog HDL Expression warning at synthesizer.v(753): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 753 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767360 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(754) " "Verilog HDL Expression warning at synthesizer.v(754): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 754 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767360 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(755) " "Verilog HDL Expression warning at synthesizer.v(755): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 755 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767361 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(756) " "Verilog HDL Expression warning at synthesizer.v(756): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 756 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767361 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(757) " "Verilog HDL Expression warning at synthesizer.v(757): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 757 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767361 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(758) " "Verilog HDL Expression warning at synthesizer.v(758): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 758 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767361 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(759) " "Verilog HDL Expression warning at synthesizer.v(759): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 759 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767361 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(760) " "Verilog HDL Expression warning at synthesizer.v(760): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 760 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767362 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(761) " "Verilog HDL Expression warning at synthesizer.v(761): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 761 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767362 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(762) " "Verilog HDL Expression warning at synthesizer.v(762): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 762 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767362 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(763) " "Verilog HDL Expression warning at synthesizer.v(763): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 763 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767362 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(764) " "Verilog HDL Expression warning at synthesizer.v(764): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 764 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767363 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(765) " "Verilog HDL Expression warning at synthesizer.v(765): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 765 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767363 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(766) " "Verilog HDL Expression warning at synthesizer.v(766): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 766 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767363 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(767) " "Verilog HDL Expression warning at synthesizer.v(767): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 767 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767363 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(768) " "Verilog HDL Expression warning at synthesizer.v(768): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 768 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767364 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(769) " "Verilog HDL Expression warning at synthesizer.v(769): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 769 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767364 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(770) " "Verilog HDL Expression warning at synthesizer.v(770): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 770 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767364 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(771) " "Verilog HDL Expression warning at synthesizer.v(771): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 771 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767364 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(772) " "Verilog HDL Expression warning at synthesizer.v(772): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 772 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767365 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(773) " "Verilog HDL Expression warning at synthesizer.v(773): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 773 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767365 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(774) " "Verilog HDL Expression warning at synthesizer.v(774): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 774 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767365 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(775) " "Verilog HDL Expression warning at synthesizer.v(775): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 775 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767365 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(776) " "Verilog HDL Expression warning at synthesizer.v(776): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 776 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767365 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(777) " "Verilog HDL Expression warning at synthesizer.v(777): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 777 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767366 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(778) " "Verilog HDL Expression warning at synthesizer.v(778): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 778 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767366 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(779) " "Verilog HDL Expression warning at synthesizer.v(779): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 779 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767366 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(780) " "Verilog HDL Expression warning at synthesizer.v(780): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 780 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767366 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(781) " "Verilog HDL Expression warning at synthesizer.v(781): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 781 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767366 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(782) " "Verilog HDL Expression warning at synthesizer.v(782): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 782 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767367 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(783) " "Verilog HDL Expression warning at synthesizer.v(783): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 783 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767367 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(784) " "Verilog HDL Expression warning at synthesizer.v(784): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 784 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767367 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(785) " "Verilog HDL Expression warning at synthesizer.v(785): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 785 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767367 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(786) " "Verilog HDL Expression warning at synthesizer.v(786): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 786 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767367 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(787) " "Verilog HDL Expression warning at synthesizer.v(787): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 787 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767367 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(788) " "Verilog HDL Expression warning at synthesizer.v(788): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 788 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767367 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(789) " "Verilog HDL Expression warning at synthesizer.v(789): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 789 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767368 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(790) " "Verilog HDL Expression warning at synthesizer.v(790): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 790 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767368 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(791) " "Verilog HDL Expression warning at synthesizer.v(791): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 791 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767368 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(792) " "Verilog HDL Expression warning at synthesizer.v(792): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 792 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767368 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(793) " "Verilog HDL Expression warning at synthesizer.v(793): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 793 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767368 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(794) " "Verilog HDL Expression warning at synthesizer.v(794): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 794 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767368 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(795) " "Verilog HDL Expression warning at synthesizer.v(795): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 795 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767368 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(796) " "Verilog HDL Expression warning at synthesizer.v(796): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 796 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767369 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(797) " "Verilog HDL Expression warning at synthesizer.v(797): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 797 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767369 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(798) " "Verilog HDL Expression warning at synthesizer.v(798): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 798 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767369 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(799) " "Verilog HDL Expression warning at synthesizer.v(799): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 799 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767369 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(800) " "Verilog HDL Expression warning at synthesizer.v(800): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 800 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767369 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(801) " "Verilog HDL Expression warning at synthesizer.v(801): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 801 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767369 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(802) " "Verilog HDL Expression warning at synthesizer.v(802): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 802 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767369 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(803) " "Verilog HDL Expression warning at synthesizer.v(803): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 803 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767370 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(804) " "Verilog HDL Expression warning at synthesizer.v(804): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 804 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767370 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(805) " "Verilog HDL Expression warning at synthesizer.v(805): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 805 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767370 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(806) " "Verilog HDL Expression warning at synthesizer.v(806): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 806 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767370 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(807) " "Verilog HDL Expression warning at synthesizer.v(807): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 807 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767370 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(808) " "Verilog HDL Expression warning at synthesizer.v(808): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 808 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767370 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(809) " "Verilog HDL Expression warning at synthesizer.v(809): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 809 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767371 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(810) " "Verilog HDL Expression warning at synthesizer.v(810): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 810 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767371 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(811) " "Verilog HDL Expression warning at synthesizer.v(811): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 811 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767371 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(812) " "Verilog HDL Expression warning at synthesizer.v(812): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 812 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767371 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(813) " "Verilog HDL Expression warning at synthesizer.v(813): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 813 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767371 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(814) " "Verilog HDL Expression warning at synthesizer.v(814): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 814 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767371 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(815) " "Verilog HDL Expression warning at synthesizer.v(815): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 815 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767372 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(816) " "Verilog HDL Expression warning at synthesizer.v(816): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 816 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767372 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(817) " "Verilog HDL Expression warning at synthesizer.v(817): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 817 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767372 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(818) " "Verilog HDL Expression warning at synthesizer.v(818): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 818 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767372 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(819) " "Verilog HDL Expression warning at synthesizer.v(819): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 819 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767373 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(820) " "Verilog HDL Expression warning at synthesizer.v(820): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 820 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767373 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(821) " "Verilog HDL Expression warning at synthesizer.v(821): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 821 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767373 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(822) " "Verilog HDL Expression warning at synthesizer.v(822): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 822 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767373 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(823) " "Verilog HDL Expression warning at synthesizer.v(823): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 823 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767373 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(824) " "Verilog HDL Expression warning at synthesizer.v(824): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 824 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767373 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(825) " "Verilog HDL Expression warning at synthesizer.v(825): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 825 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767373 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(826) " "Verilog HDL Expression warning at synthesizer.v(826): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 826 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767374 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(827) " "Verilog HDL Expression warning at synthesizer.v(827): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 827 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767374 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(828) " "Verilog HDL Expression warning at synthesizer.v(828): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 828 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767374 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(829) " "Verilog HDL Expression warning at synthesizer.v(829): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 829 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767374 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(830) " "Verilog HDL Expression warning at synthesizer.v(830): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 830 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767374 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(831) " "Verilog HDL Expression warning at synthesizer.v(831): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 831 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767374 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(832) " "Verilog HDL Expression warning at synthesizer.v(832): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 832 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767374 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(833) " "Verilog HDL Expression warning at synthesizer.v(833): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 833 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767375 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(834) " "Verilog HDL Expression warning at synthesizer.v(834): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 834 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767375 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(835) " "Verilog HDL Expression warning at synthesizer.v(835): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 835 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767375 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(836) " "Verilog HDL Expression warning at synthesizer.v(836): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 836 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767375 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(837) " "Verilog HDL Expression warning at synthesizer.v(837): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 837 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767375 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(838) " "Verilog HDL Expression warning at synthesizer.v(838): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 838 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767375 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(839) " "Verilog HDL Expression warning at synthesizer.v(839): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 839 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767376 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(840) " "Verilog HDL Expression warning at synthesizer.v(840): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 840 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767376 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(841) " "Verilog HDL Expression warning at synthesizer.v(841): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 841 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767376 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(842) " "Verilog HDL Expression warning at synthesizer.v(842): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 842 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767376 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(843) " "Verilog HDL Expression warning at synthesizer.v(843): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 843 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767376 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(844) " "Verilog HDL Expression warning at synthesizer.v(844): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 844 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767376 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(845) " "Verilog HDL Expression warning at synthesizer.v(845): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 845 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767376 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(846) " "Verilog HDL Expression warning at synthesizer.v(846): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 846 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767377 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(847) " "Verilog HDL Expression warning at synthesizer.v(847): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 847 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767377 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(848) " "Verilog HDL Expression warning at synthesizer.v(848): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 848 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767377 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(849) " "Verilog HDL Expression warning at synthesizer.v(849): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 849 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767377 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(850) " "Verilog HDL Expression warning at synthesizer.v(850): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 850 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767378 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(851) " "Verilog HDL Expression warning at synthesizer.v(851): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 851 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767378 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(852) " "Verilog HDL Expression warning at synthesizer.v(852): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 852 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767378 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(853) " "Verilog HDL Expression warning at synthesizer.v(853): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 853 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767378 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(854) " "Verilog HDL Expression warning at synthesizer.v(854): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 854 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767378 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(855) " "Verilog HDL Expression warning at synthesizer.v(855): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 855 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767379 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(856) " "Verilog HDL Expression warning at synthesizer.v(856): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 856 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767379 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(857) " "Verilog HDL Expression warning at synthesizer.v(857): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 857 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767379 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(858) " "Verilog HDL Expression warning at synthesizer.v(858): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 858 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767379 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(859) " "Verilog HDL Expression warning at synthesizer.v(859): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 859 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767380 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(860) " "Verilog HDL Expression warning at synthesizer.v(860): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 860 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767380 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(861) " "Verilog HDL Expression warning at synthesizer.v(861): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 861 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767380 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(862) " "Verilog HDL Expression warning at synthesizer.v(862): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 862 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767380 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(863) " "Verilog HDL Expression warning at synthesizer.v(863): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 863 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767380 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(864) " "Verilog HDL Expression warning at synthesizer.v(864): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 864 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767380 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(865) " "Verilog HDL Expression warning at synthesizer.v(865): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 865 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767380 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(866) " "Verilog HDL Expression warning at synthesizer.v(866): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 866 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767381 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(867) " "Verilog HDL Expression warning at synthesizer.v(867): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 867 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767381 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(868) " "Verilog HDL Expression warning at synthesizer.v(868): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 868 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767381 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(869) " "Verilog HDL Expression warning at synthesizer.v(869): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 869 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767381 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(870) " "Verilog HDL Expression warning at synthesizer.v(870): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 870 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767381 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(871) " "Verilog HDL Expression warning at synthesizer.v(871): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 871 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767381 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(872) " "Verilog HDL Expression warning at synthesizer.v(872): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 872 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767381 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(873) " "Verilog HDL Expression warning at synthesizer.v(873): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 873 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767382 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(874) " "Verilog HDL Expression warning at synthesizer.v(874): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 874 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767382 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(875) " "Verilog HDL Expression warning at synthesizer.v(875): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 875 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767382 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(876) " "Verilog HDL Expression warning at synthesizer.v(876): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 876 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767382 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(877) " "Verilog HDL Expression warning at synthesizer.v(877): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 877 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767382 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(878) " "Verilog HDL Expression warning at synthesizer.v(878): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 878 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767382 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(879) " "Verilog HDL Expression warning at synthesizer.v(879): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 879 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767383 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(880) " "Verilog HDL Expression warning at synthesizer.v(880): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 880 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767383 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(881) " "Verilog HDL Expression warning at synthesizer.v(881): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 881 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767383 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(882) " "Verilog HDL Expression warning at synthesizer.v(882): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 882 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767383 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(883) " "Verilog HDL Expression warning at synthesizer.v(883): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 883 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767383 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(884) " "Verilog HDL Expression warning at synthesizer.v(884): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 884 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767383 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(885) " "Verilog HDL Expression warning at synthesizer.v(885): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 885 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767383 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(886) " "Verilog HDL Expression warning at synthesizer.v(886): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 886 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767384 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(887) " "Verilog HDL Expression warning at synthesizer.v(887): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 887 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767384 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(888) " "Verilog HDL Expression warning at synthesizer.v(888): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 888 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767384 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(889) " "Verilog HDL Expression warning at synthesizer.v(889): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 889 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767384 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(890) " "Verilog HDL Expression warning at synthesizer.v(890): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 890 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767384 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(891) " "Verilog HDL Expression warning at synthesizer.v(891): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 891 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767384 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(892) " "Verilog HDL Expression warning at synthesizer.v(892): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 892 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767384 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(893) " "Verilog HDL Expression warning at synthesizer.v(893): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 893 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767385 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(894) " "Verilog HDL Expression warning at synthesizer.v(894): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 894 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767385 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(895) " "Verilog HDL Expression warning at synthesizer.v(895): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 895 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767385 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(896) " "Verilog HDL Expression warning at synthesizer.v(896): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 896 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767385 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(897) " "Verilog HDL Expression warning at synthesizer.v(897): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 897 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767385 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(898) " "Verilog HDL Expression warning at synthesizer.v(898): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 898 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767385 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(899) " "Verilog HDL Expression warning at synthesizer.v(899): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 899 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767386 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(900) " "Verilog HDL Expression warning at synthesizer.v(900): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 900 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767386 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(901) " "Verilog HDL Expression warning at synthesizer.v(901): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 901 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767386 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(902) " "Verilog HDL Expression warning at synthesizer.v(902): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 902 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767386 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(903) " "Verilog HDL Expression warning at synthesizer.v(903): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 903 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767386 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(904) " "Verilog HDL Expression warning at synthesizer.v(904): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 904 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767386 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(905) " "Verilog HDL Expression warning at synthesizer.v(905): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 905 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767386 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(906) " "Verilog HDL Expression warning at synthesizer.v(906): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 906 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767387 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(907) " "Verilog HDL Expression warning at synthesizer.v(907): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 907 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767387 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(908) " "Verilog HDL Expression warning at synthesizer.v(908): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 908 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767387 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(909) " "Verilog HDL Expression warning at synthesizer.v(909): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 909 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767387 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(910) " "Verilog HDL Expression warning at synthesizer.v(910): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 910 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767387 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(911) " "Verilog HDL Expression warning at synthesizer.v(911): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 911 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767387 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(912) " "Verilog HDL Expression warning at synthesizer.v(912): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 912 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767388 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(913) " "Verilog HDL Expression warning at synthesizer.v(913): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 913 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767388 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(914) " "Verilog HDL Expression warning at synthesizer.v(914): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 914 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767388 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(915) " "Verilog HDL Expression warning at synthesizer.v(915): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 915 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767388 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(916) " "Verilog HDL Expression warning at synthesizer.v(916): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 916 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767388 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(917) " "Verilog HDL Expression warning at synthesizer.v(917): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 917 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767389 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(918) " "Verilog HDL Expression warning at synthesizer.v(918): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 918 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767389 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(919) " "Verilog HDL Expression warning at synthesizer.v(919): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 919 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767389 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(920) " "Verilog HDL Expression warning at synthesizer.v(920): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 920 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767389 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(921) " "Verilog HDL Expression warning at synthesizer.v(921): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 921 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767390 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(922) " "Verilog HDL Expression warning at synthesizer.v(922): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 922 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767390 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(923) " "Verilog HDL Expression warning at synthesizer.v(923): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 923 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767390 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(924) " "Verilog HDL Expression warning at synthesizer.v(924): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 924 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767390 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(925) " "Verilog HDL Expression warning at synthesizer.v(925): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 925 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767391 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(926) " "Verilog HDL Expression warning at synthesizer.v(926): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 926 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767391 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(927) " "Verilog HDL Expression warning at synthesizer.v(927): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 927 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767391 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(928) " "Verilog HDL Expression warning at synthesizer.v(928): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 928 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767391 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(929) " "Verilog HDL Expression warning at synthesizer.v(929): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 929 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767391 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(930) " "Verilog HDL Expression warning at synthesizer.v(930): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 930 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767392 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(931) " "Verilog HDL Expression warning at synthesizer.v(931): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 931 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767392 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(932) " "Verilog HDL Expression warning at synthesizer.v(932): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 932 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767392 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(933) " "Verilog HDL Expression warning at synthesizer.v(933): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 933 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767392 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(934) " "Verilog HDL Expression warning at synthesizer.v(934): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 934 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767393 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(935) " "Verilog HDL Expression warning at synthesizer.v(935): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 935 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767393 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(936) " "Verilog HDL Expression warning at synthesizer.v(936): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 936 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767393 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(937) " "Verilog HDL Expression warning at synthesizer.v(937): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 937 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767393 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(938) " "Verilog HDL Expression warning at synthesizer.v(938): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 938 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767394 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(939) " "Verilog HDL Expression warning at synthesizer.v(939): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 939 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767394 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(940) " "Verilog HDL Expression warning at synthesizer.v(940): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 940 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767394 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(941) " "Verilog HDL Expression warning at synthesizer.v(941): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 941 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767394 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(942) " "Verilog HDL Expression warning at synthesizer.v(942): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 942 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767394 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(943) " "Verilog HDL Expression warning at synthesizer.v(943): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 943 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767395 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(944) " "Verilog HDL Expression warning at synthesizer.v(944): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 944 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767395 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(945) " "Verilog HDL Expression warning at synthesizer.v(945): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 945 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767395 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(946) " "Verilog HDL Expression warning at synthesizer.v(946): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 946 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767395 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(947) " "Verilog HDL Expression warning at synthesizer.v(947): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 947 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767396 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(948) " "Verilog HDL Expression warning at synthesizer.v(948): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 948 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767396 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(949) " "Verilog HDL Expression warning at synthesizer.v(949): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 949 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767396 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(950) " "Verilog HDL Expression warning at synthesizer.v(950): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 950 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767396 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(951) " "Verilog HDL Expression warning at synthesizer.v(951): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 951 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767396 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(952) " "Verilog HDL Expression warning at synthesizer.v(952): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 952 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767397 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(953) " "Verilog HDL Expression warning at synthesizer.v(953): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 953 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767397 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(954) " "Verilog HDL Expression warning at synthesizer.v(954): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 954 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767397 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(955) " "Verilog HDL Expression warning at synthesizer.v(955): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 955 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767397 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(956) " "Verilog HDL Expression warning at synthesizer.v(956): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 956 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767397 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(957) " "Verilog HDL Expression warning at synthesizer.v(957): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 957 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767398 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(958) " "Verilog HDL Expression warning at synthesizer.v(958): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 958 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767398 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(959) " "Verilog HDL Expression warning at synthesizer.v(959): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 959 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767398 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(960) " "Verilog HDL Expression warning at synthesizer.v(960): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 960 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767398 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(961) " "Verilog HDL Expression warning at synthesizer.v(961): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 961 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767398 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(962) " "Verilog HDL Expression warning at synthesizer.v(962): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 962 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767398 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(963) " "Verilog HDL Expression warning at synthesizer.v(963): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 963 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767398 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(964) " "Verilog HDL Expression warning at synthesizer.v(964): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 964 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767399 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(965) " "Verilog HDL Expression warning at synthesizer.v(965): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 965 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767399 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(966) " "Verilog HDL Expression warning at synthesizer.v(966): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 966 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767399 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(967) " "Verilog HDL Expression warning at synthesizer.v(967): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 967 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767399 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(968) " "Verilog HDL Expression warning at synthesizer.v(968): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 968 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767399 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(969) " "Verilog HDL Expression warning at synthesizer.v(969): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 969 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767399 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(970) " "Verilog HDL Expression warning at synthesizer.v(970): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 970 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767400 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(971) " "Verilog HDL Expression warning at synthesizer.v(971): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 971 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767400 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(972) " "Verilog HDL Expression warning at synthesizer.v(972): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 972 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767400 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(973) " "Verilog HDL Expression warning at synthesizer.v(973): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 973 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767400 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(974) " "Verilog HDL Expression warning at synthesizer.v(974): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 974 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767400 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(975) " "Verilog HDL Expression warning at synthesizer.v(975): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 975 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767400 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(976) " "Verilog HDL Expression warning at synthesizer.v(976): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 976 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767400 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(977) " "Verilog HDL Expression warning at synthesizer.v(977): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 977 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767401 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(978) " "Verilog HDL Expression warning at synthesizer.v(978): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 978 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767401 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(979) " "Verilog HDL Expression warning at synthesizer.v(979): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 979 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767401 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(980) " "Verilog HDL Expression warning at synthesizer.v(980): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 980 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767401 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(981) " "Verilog HDL Expression warning at synthesizer.v(981): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 981 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767401 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(982) " "Verilog HDL Expression warning at synthesizer.v(982): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 982 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767401 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(983) " "Verilog HDL Expression warning at synthesizer.v(983): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 983 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767402 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(984) " "Verilog HDL Expression warning at synthesizer.v(984): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 984 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767402 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(985) " "Verilog HDL Expression warning at synthesizer.v(985): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 985 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767402 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(986) " "Verilog HDL Expression warning at synthesizer.v(986): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 986 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767402 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(987) " "Verilog HDL Expression warning at synthesizer.v(987): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 987 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767402 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(988) " "Verilog HDL Expression warning at synthesizer.v(988): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 988 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767402 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(989) " "Verilog HDL Expression warning at synthesizer.v(989): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 989 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767403 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(990) " "Verilog HDL Expression warning at synthesizer.v(990): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 990 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767403 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(991) " "Verilog HDL Expression warning at synthesizer.v(991): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 991 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767403 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(992) " "Verilog HDL Expression warning at synthesizer.v(992): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 992 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767403 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(993) " "Verilog HDL Expression warning at synthesizer.v(993): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 993 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767403 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(994) " "Verilog HDL Expression warning at synthesizer.v(994): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 994 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767403 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(995) " "Verilog HDL Expression warning at synthesizer.v(995): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 995 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767403 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(996) " "Verilog HDL Expression warning at synthesizer.v(996): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 996 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767404 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(997) " "Verilog HDL Expression warning at synthesizer.v(997): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 997 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767404 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(998) " "Verilog HDL Expression warning at synthesizer.v(998): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 998 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767404 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(999) " "Verilog HDL Expression warning at synthesizer.v(999): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 999 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767404 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1000) " "Verilog HDL Expression warning at synthesizer.v(1000): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1000 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767404 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1001) " "Verilog HDL Expression warning at synthesizer.v(1001): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1001 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767404 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1002) " "Verilog HDL Expression warning at synthesizer.v(1002): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1002 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767404 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1003) " "Verilog HDL Expression warning at synthesizer.v(1003): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1003 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767405 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1004) " "Verilog HDL Expression warning at synthesizer.v(1004): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1004 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767405 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1005) " "Verilog HDL Expression warning at synthesizer.v(1005): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1005 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767405 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1006) " "Verilog HDL Expression warning at synthesizer.v(1006): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1006 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767405 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1007) " "Verilog HDL Expression warning at synthesizer.v(1007): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1007 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767405 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1008) " "Verilog HDL Expression warning at synthesizer.v(1008): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1008 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767405 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1009) " "Verilog HDL Expression warning at synthesizer.v(1009): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1009 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767406 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1010) " "Verilog HDL Expression warning at synthesizer.v(1010): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1010 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767406 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1011) " "Verilog HDL Expression warning at synthesizer.v(1011): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1011 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767406 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1012) " "Verilog HDL Expression warning at synthesizer.v(1012): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1012 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767406 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1013) " "Verilog HDL Expression warning at synthesizer.v(1013): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1013 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767407 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1014) " "Verilog HDL Expression warning at synthesizer.v(1014): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1014 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767407 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1015) " "Verilog HDL Expression warning at synthesizer.v(1015): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1015 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767407 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1016) " "Verilog HDL Expression warning at synthesizer.v(1016): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1016 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767407 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1017) " "Verilog HDL Expression warning at synthesizer.v(1017): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1017 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767408 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1018) " "Verilog HDL Expression warning at synthesizer.v(1018): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1018 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767408 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1019) " "Verilog HDL Expression warning at synthesizer.v(1019): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1019 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767408 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1020) " "Verilog HDL Expression warning at synthesizer.v(1020): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1020 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767408 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1021) " "Verilog HDL Expression warning at synthesizer.v(1021): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1021 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767408 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1022) " "Verilog HDL Expression warning at synthesizer.v(1022): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1022 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767409 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1023) " "Verilog HDL Expression warning at synthesizer.v(1023): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1023 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767409 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1024) " "Verilog HDL Expression warning at synthesizer.v(1024): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1024 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767409 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1025) " "Verilog HDL Expression warning at synthesizer.v(1025): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1025 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767409 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1026) " "Verilog HDL Expression warning at synthesizer.v(1026): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1026 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767410 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1027) " "Verilog HDL Expression warning at synthesizer.v(1027): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1027 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767410 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1028) " "Verilog HDL Expression warning at synthesizer.v(1028): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1028 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767410 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1029) " "Verilog HDL Expression warning at synthesizer.v(1029): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1029 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767410 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1030) " "Verilog HDL Expression warning at synthesizer.v(1030): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1030 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767411 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1031) " "Verilog HDL Expression warning at synthesizer.v(1031): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1031 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767411 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1032) " "Verilog HDL Expression warning at synthesizer.v(1032): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1032 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767411 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1033) " "Verilog HDL Expression warning at synthesizer.v(1033): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1033 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767411 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1034) " "Verilog HDL Expression warning at synthesizer.v(1034): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1034 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767411 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1035) " "Verilog HDL Expression warning at synthesizer.v(1035): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1035 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767412 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1036) " "Verilog HDL Expression warning at synthesizer.v(1036): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1036 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767412 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1037) " "Verilog HDL Expression warning at synthesizer.v(1037): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1037 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767412 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1038) " "Verilog HDL Expression warning at synthesizer.v(1038): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1038 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767412 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1039) " "Verilog HDL Expression warning at synthesizer.v(1039): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1039 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767413 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1040) " "Verilog HDL Expression warning at synthesizer.v(1040): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1040 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767413 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1041) " "Verilog HDL Expression warning at synthesizer.v(1041): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1041 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767413 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1042) " "Verilog HDL Expression warning at synthesizer.v(1042): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1042 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767413 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1043) " "Verilog HDL Expression warning at synthesizer.v(1043): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1043 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767413 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1044) " "Verilog HDL Expression warning at synthesizer.v(1044): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1044 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767414 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1045) " "Verilog HDL Expression warning at synthesizer.v(1045): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1045 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767414 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1046) " "Verilog HDL Expression warning at synthesizer.v(1046): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1046 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767414 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1047) " "Verilog HDL Expression warning at synthesizer.v(1047): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1047 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767414 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1048) " "Verilog HDL Expression warning at synthesizer.v(1048): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1048 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767415 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1049) " "Verilog HDL Expression warning at synthesizer.v(1049): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1049 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767415 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1050) " "Verilog HDL Expression warning at synthesizer.v(1050): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1050 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767415 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1051) " "Verilog HDL Expression warning at synthesizer.v(1051): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1051 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767415 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1052) " "Verilog HDL Expression warning at synthesizer.v(1052): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1052 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767416 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1053) " "Verilog HDL Expression warning at synthesizer.v(1053): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1053 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767416 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1054) " "Verilog HDL Expression warning at synthesizer.v(1054): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1054 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767416 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1055) " "Verilog HDL Expression warning at synthesizer.v(1055): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1055 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767416 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1056) " "Verilog HDL Expression warning at synthesizer.v(1056): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1056 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767416 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1057) " "Verilog HDL Expression warning at synthesizer.v(1057): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1057 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767417 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1058) " "Verilog HDL Expression warning at synthesizer.v(1058): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1058 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767417 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1059) " "Verilog HDL Expression warning at synthesizer.v(1059): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1059 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767417 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1060) " "Verilog HDL Expression warning at synthesizer.v(1060): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1060 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767417 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1061) " "Verilog HDL Expression warning at synthesizer.v(1061): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1061 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767418 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1062) " "Verilog HDL Expression warning at synthesizer.v(1062): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1062 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767418 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1063) " "Verilog HDL Expression warning at synthesizer.v(1063): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1063 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767418 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1064) " "Verilog HDL Expression warning at synthesizer.v(1064): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1064 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767418 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1065) " "Verilog HDL Expression warning at synthesizer.v(1065): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1065 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767418 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1066) " "Verilog HDL Expression warning at synthesizer.v(1066): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1066 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767419 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1067) " "Verilog HDL Expression warning at synthesizer.v(1067): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1067 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767419 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1068) " "Verilog HDL Expression warning at synthesizer.v(1068): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1068 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767419 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1069) " "Verilog HDL Expression warning at synthesizer.v(1069): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1069 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767419 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1070) " "Verilog HDL Expression warning at synthesizer.v(1070): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1070 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767420 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1071) " "Verilog HDL Expression warning at synthesizer.v(1071): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1071 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767420 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1072) " "Verilog HDL Expression warning at synthesizer.v(1072): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1072 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767420 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1073) " "Verilog HDL Expression warning at synthesizer.v(1073): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1073 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767420 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1074) " "Verilog HDL Expression warning at synthesizer.v(1074): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1074 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767421 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1075) " "Verilog HDL Expression warning at synthesizer.v(1075): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1075 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767421 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1076) " "Verilog HDL Expression warning at synthesizer.v(1076): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1076 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767421 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1077) " "Verilog HDL Expression warning at synthesizer.v(1077): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1077 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767421 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1078) " "Verilog HDL Expression warning at synthesizer.v(1078): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1078 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767421 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1079) " "Verilog HDL Expression warning at synthesizer.v(1079): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1079 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767422 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1080) " "Verilog HDL Expression warning at synthesizer.v(1080): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1080 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767422 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1081) " "Verilog HDL Expression warning at synthesizer.v(1081): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1081 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767422 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1082) " "Verilog HDL Expression warning at synthesizer.v(1082): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1082 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767422 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1083) " "Verilog HDL Expression warning at synthesizer.v(1083): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1083 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767423 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1084) " "Verilog HDL Expression warning at synthesizer.v(1084): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1084 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767423 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1085) " "Verilog HDL Expression warning at synthesizer.v(1085): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1085 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767423 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1086) " "Verilog HDL Expression warning at synthesizer.v(1086): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1086 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767423 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1087) " "Verilog HDL Expression warning at synthesizer.v(1087): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1087 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767423 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1088) " "Verilog HDL Expression warning at synthesizer.v(1088): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1088 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767424 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1089) " "Verilog HDL Expression warning at synthesizer.v(1089): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1089 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767424 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1090) " "Verilog HDL Expression warning at synthesizer.v(1090): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1090 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767424 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1091) " "Verilog HDL Expression warning at synthesizer.v(1091): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1091 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767424 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1092) " "Verilog HDL Expression warning at synthesizer.v(1092): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1092 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767425 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1093) " "Verilog HDL Expression warning at synthesizer.v(1093): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1093 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767425 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1094) " "Verilog HDL Expression warning at synthesizer.v(1094): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1094 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767425 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1095) " "Verilog HDL Expression warning at synthesizer.v(1095): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1095 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767425 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1096) " "Verilog HDL Expression warning at synthesizer.v(1096): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1096 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767425 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1097) " "Verilog HDL Expression warning at synthesizer.v(1097): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1097 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767426 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1098) " "Verilog HDL Expression warning at synthesizer.v(1098): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1098 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767426 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1099) " "Verilog HDL Expression warning at synthesizer.v(1099): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1099 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767426 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1100) " "Verilog HDL Expression warning at synthesizer.v(1100): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1100 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767426 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1101) " "Verilog HDL Expression warning at synthesizer.v(1101): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1101 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767427 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1102) " "Verilog HDL Expression warning at synthesizer.v(1102): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1102 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767427 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1103) " "Verilog HDL Expression warning at synthesizer.v(1103): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1103 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767427 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1104) " "Verilog HDL Expression warning at synthesizer.v(1104): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1104 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767427 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1105) " "Verilog HDL Expression warning at synthesizer.v(1105): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1105 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767427 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1106) " "Verilog HDL Expression warning at synthesizer.v(1106): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1106 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767427 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1107) " "Verilog HDL Expression warning at synthesizer.v(1107): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1107 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767428 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1108) " "Verilog HDL Expression warning at synthesizer.v(1108): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1108 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767428 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1109) " "Verilog HDL Expression warning at synthesizer.v(1109): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1109 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767428 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1110) " "Verilog HDL Expression warning at synthesizer.v(1110): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1110 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767428 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1111) " "Verilog HDL Expression warning at synthesizer.v(1111): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1111 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767428 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1112) " "Verilog HDL Expression warning at synthesizer.v(1112): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1112 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767428 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1113) " "Verilog HDL Expression warning at synthesizer.v(1113): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1113 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767428 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1114) " "Verilog HDL Expression warning at synthesizer.v(1114): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1114 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767429 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1115) " "Verilog HDL Expression warning at synthesizer.v(1115): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1115 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767429 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1116) " "Verilog HDL Expression warning at synthesizer.v(1116): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1116 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767429 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1117) " "Verilog HDL Expression warning at synthesizer.v(1117): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1117 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767429 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1118) " "Verilog HDL Expression warning at synthesizer.v(1118): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1118 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767429 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1119) " "Verilog HDL Expression warning at synthesizer.v(1119): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1119 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767429 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1120) " "Verilog HDL Expression warning at synthesizer.v(1120): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1120 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767430 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1121) " "Verilog HDL Expression warning at synthesizer.v(1121): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1121 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767430 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1122) " "Verilog HDL Expression warning at synthesizer.v(1122): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1122 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767430 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1123) " "Verilog HDL Expression warning at synthesizer.v(1123): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1123 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767430 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1124) " "Verilog HDL Expression warning at synthesizer.v(1124): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1124 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767430 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1125) " "Verilog HDL Expression warning at synthesizer.v(1125): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1125 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767430 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1126) " "Verilog HDL Expression warning at synthesizer.v(1126): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1126 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767430 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1127) " "Verilog HDL Expression warning at synthesizer.v(1127): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1127 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767431 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1128) " "Verilog HDL Expression warning at synthesizer.v(1128): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1128 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767431 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1129) " "Verilog HDL Expression warning at synthesizer.v(1129): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1129 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767431 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1130) " "Verilog HDL Expression warning at synthesizer.v(1130): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1130 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767431 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1131) " "Verilog HDL Expression warning at synthesizer.v(1131): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1131 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767431 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1132) " "Verilog HDL Expression warning at synthesizer.v(1132): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1132 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767431 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1133) " "Verilog HDL Expression warning at synthesizer.v(1133): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1133 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767432 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1134) " "Verilog HDL Expression warning at synthesizer.v(1134): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1134 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767432 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1135) " "Verilog HDL Expression warning at synthesizer.v(1135): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1135 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767432 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1136) " "Verilog HDL Expression warning at synthesizer.v(1136): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1136 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767432 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1137) " "Verilog HDL Expression warning at synthesizer.v(1137): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1137 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767432 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1138) " "Verilog HDL Expression warning at synthesizer.v(1138): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1138 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767432 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1139) " "Verilog HDL Expression warning at synthesizer.v(1139): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1139 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767432 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1140) " "Verilog HDL Expression warning at synthesizer.v(1140): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1140 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767433 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1141) " "Verilog HDL Expression warning at synthesizer.v(1141): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1141 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767433 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1142) " "Verilog HDL Expression warning at synthesizer.v(1142): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1142 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767433 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1143) " "Verilog HDL Expression warning at synthesizer.v(1143): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1143 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767433 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1144) " "Verilog HDL Expression warning at synthesizer.v(1144): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1144 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767433 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1145) " "Verilog HDL Expression warning at synthesizer.v(1145): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1145 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767433 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1146) " "Verilog HDL Expression warning at synthesizer.v(1146): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1146 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767433 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1147) " "Verilog HDL Expression warning at synthesizer.v(1147): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1147 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767434 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1148) " "Verilog HDL Expression warning at synthesizer.v(1148): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1148 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767434 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1149) " "Verilog HDL Expression warning at synthesizer.v(1149): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1149 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767434 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1150) " "Verilog HDL Expression warning at synthesizer.v(1150): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1150 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767434 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1151) " "Verilog HDL Expression warning at synthesizer.v(1151): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1151 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767434 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1152) " "Verilog HDL Expression warning at synthesizer.v(1152): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1152 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767434 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1153) " "Verilog HDL Expression warning at synthesizer.v(1153): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1153 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767435 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1154) " "Verilog HDL Expression warning at synthesizer.v(1154): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1154 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767435 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1155) " "Verilog HDL Expression warning at synthesizer.v(1155): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1155 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767435 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1156) " "Verilog HDL Expression warning at synthesizer.v(1156): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1156 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767435 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1157) " "Verilog HDL Expression warning at synthesizer.v(1157): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1157 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767435 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1158) " "Verilog HDL Expression warning at synthesizer.v(1158): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1158 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767435 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1159) " "Verilog HDL Expression warning at synthesizer.v(1159): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1159 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767435 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1160) " "Verilog HDL Expression warning at synthesizer.v(1160): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1160 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767436 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1161) " "Verilog HDL Expression warning at synthesizer.v(1161): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1161 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767436 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1162) " "Verilog HDL Expression warning at synthesizer.v(1162): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1162 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767436 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1163) " "Verilog HDL Expression warning at synthesizer.v(1163): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1163 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767436 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1164) " "Verilog HDL Expression warning at synthesizer.v(1164): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1164 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767436 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1165) " "Verilog HDL Expression warning at synthesizer.v(1165): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1165 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767436 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1166) " "Verilog HDL Expression warning at synthesizer.v(1166): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1166 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767437 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1167) " "Verilog HDL Expression warning at synthesizer.v(1167): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1167 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767437 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1168) " "Verilog HDL Expression warning at synthesizer.v(1168): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1168 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767437 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1169) " "Verilog HDL Expression warning at synthesizer.v(1169): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1169 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767437 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1170) " "Verilog HDL Expression warning at synthesizer.v(1170): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1170 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767438 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1171) " "Verilog HDL Expression warning at synthesizer.v(1171): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1171 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767438 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1172) " "Verilog HDL Expression warning at synthesizer.v(1172): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1172 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767438 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1173) " "Verilog HDL Expression warning at synthesizer.v(1173): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1173 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767438 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1174) " "Verilog HDL Expression warning at synthesizer.v(1174): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1174 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767438 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1175) " "Verilog HDL Expression warning at synthesizer.v(1175): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1175 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767439 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1176) " "Verilog HDL Expression warning at synthesizer.v(1176): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1176 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767439 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1177) " "Verilog HDL Expression warning at synthesizer.v(1177): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1177 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767439 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1178) " "Verilog HDL Expression warning at synthesizer.v(1178): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1178 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767439 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1179) " "Verilog HDL Expression warning at synthesizer.v(1179): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1179 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767439 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1180) " "Verilog HDL Expression warning at synthesizer.v(1180): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1180 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767439 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1181) " "Verilog HDL Expression warning at synthesizer.v(1181): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1181 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767439 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1182) " "Verilog HDL Expression warning at synthesizer.v(1182): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1182 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767440 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1183) " "Verilog HDL Expression warning at synthesizer.v(1183): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1183 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767440 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1184) " "Verilog HDL Expression warning at synthesizer.v(1184): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1184 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767440 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1185) " "Verilog HDL Expression warning at synthesizer.v(1185): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1185 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767440 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1186) " "Verilog HDL Expression warning at synthesizer.v(1186): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1186 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767440 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1187) " "Verilog HDL Expression warning at synthesizer.v(1187): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1187 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767440 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1188) " "Verilog HDL Expression warning at synthesizer.v(1188): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1188 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767440 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1189) " "Verilog HDL Expression warning at synthesizer.v(1189): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1189 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767441 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1190) " "Verilog HDL Expression warning at synthesizer.v(1190): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1190 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767441 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1191) " "Verilog HDL Expression warning at synthesizer.v(1191): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1191 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767441 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1192) " "Verilog HDL Expression warning at synthesizer.v(1192): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1192 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767441 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1193) " "Verilog HDL Expression warning at synthesizer.v(1193): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1193 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767441 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1194) " "Verilog HDL Expression warning at synthesizer.v(1194): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1194 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767441 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1195) " "Verilog HDL Expression warning at synthesizer.v(1195): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1195 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767442 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1196) " "Verilog HDL Expression warning at synthesizer.v(1196): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1196 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767442 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1197) " "Verilog HDL Expression warning at synthesizer.v(1197): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1197 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767442 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1198) " "Verilog HDL Expression warning at synthesizer.v(1198): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1198 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767442 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1199) " "Verilog HDL Expression warning at synthesizer.v(1199): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1199 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767442 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1200) " "Verilog HDL Expression warning at synthesizer.v(1200): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1200 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767442 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1201) " "Verilog HDL Expression warning at synthesizer.v(1201): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1201 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767442 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1202) " "Verilog HDL Expression warning at synthesizer.v(1202): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1202 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767443 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1203) " "Verilog HDL Expression warning at synthesizer.v(1203): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1203 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767443 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1204) " "Verilog HDL Expression warning at synthesizer.v(1204): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1204 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767443 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1205) " "Verilog HDL Expression warning at synthesizer.v(1205): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1205 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767443 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1206) " "Verilog HDL Expression warning at synthesizer.v(1206): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1206 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767443 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1207) " "Verilog HDL Expression warning at synthesizer.v(1207): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1207 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767443 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1208) " "Verilog HDL Expression warning at synthesizer.v(1208): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1208 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767444 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1209) " "Verilog HDL Expression warning at synthesizer.v(1209): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1209 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767444 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1210) " "Verilog HDL Expression warning at synthesizer.v(1210): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1210 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767444 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1211) " "Verilog HDL Expression warning at synthesizer.v(1211): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1211 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767444 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1212) " "Verilog HDL Expression warning at synthesizer.v(1212): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1212 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767444 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1213) " "Verilog HDL Expression warning at synthesizer.v(1213): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1213 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767444 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1214) " "Verilog HDL Expression warning at synthesizer.v(1214): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1214 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767444 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1215) " "Verilog HDL Expression warning at synthesizer.v(1215): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1215 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767445 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1216) " "Verilog HDL Expression warning at synthesizer.v(1216): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1216 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767445 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1217) " "Verilog HDL Expression warning at synthesizer.v(1217): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1217 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767445 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1218) " "Verilog HDL Expression warning at synthesizer.v(1218): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1218 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767445 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1219) " "Verilog HDL Expression warning at synthesizer.v(1219): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1219 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767445 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1220) " "Verilog HDL Expression warning at synthesizer.v(1220): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1220 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767445 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1221) " "Verilog HDL Expression warning at synthesizer.v(1221): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1221 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767445 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1222) " "Verilog HDL Expression warning at synthesizer.v(1222): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1222 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767446 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1223) " "Verilog HDL Expression warning at synthesizer.v(1223): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1223 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767446 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1224) " "Verilog HDL Expression warning at synthesizer.v(1224): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1224 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767446 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1225) " "Verilog HDL Expression warning at synthesizer.v(1225): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1225 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767446 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1226) " "Verilog HDL Expression warning at synthesizer.v(1226): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1226 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767446 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1227) " "Verilog HDL Expression warning at synthesizer.v(1227): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1227 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767447 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1228) " "Verilog HDL Expression warning at synthesizer.v(1228): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1228 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767447 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1229) " "Verilog HDL Expression warning at synthesizer.v(1229): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1229 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767447 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1230) " "Verilog HDL Expression warning at synthesizer.v(1230): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1230 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767447 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1231) " "Verilog HDL Expression warning at synthesizer.v(1231): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1231 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767447 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1232) " "Verilog HDL Expression warning at synthesizer.v(1232): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1232 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767448 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1233) " "Verilog HDL Expression warning at synthesizer.v(1233): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1233 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767448 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1234) " "Verilog HDL Expression warning at synthesizer.v(1234): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1234 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767448 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1235) " "Verilog HDL Expression warning at synthesizer.v(1235): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1235 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767448 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1236) " "Verilog HDL Expression warning at synthesizer.v(1236): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1236 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767449 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1237) " "Verilog HDL Expression warning at synthesizer.v(1237): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1237 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767449 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1238) " "Verilog HDL Expression warning at synthesizer.v(1238): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1238 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767449 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1239) " "Verilog HDL Expression warning at synthesizer.v(1239): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1239 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767449 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1240) " "Verilog HDL Expression warning at synthesizer.v(1240): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1240 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767449 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1241) " "Verilog HDL Expression warning at synthesizer.v(1241): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1241 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767449 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1242) " "Verilog HDL Expression warning at synthesizer.v(1242): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1242 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767450 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1243) " "Verilog HDL Expression warning at synthesizer.v(1243): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1243 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767450 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1244) " "Verilog HDL Expression warning at synthesizer.v(1244): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1244 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767450 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1245) " "Verilog HDL Expression warning at synthesizer.v(1245): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1245 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767450 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1246) " "Verilog HDL Expression warning at synthesizer.v(1246): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1246 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767450 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1247) " "Verilog HDL Expression warning at synthesizer.v(1247): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1247 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767450 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1248) " "Verilog HDL Expression warning at synthesizer.v(1248): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1248 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767450 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1249) " "Verilog HDL Expression warning at synthesizer.v(1249): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1249 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767451 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1250) " "Verilog HDL Expression warning at synthesizer.v(1250): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1250 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767451 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1251) " "Verilog HDL Expression warning at synthesizer.v(1251): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1251 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767451 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1252) " "Verilog HDL Expression warning at synthesizer.v(1252): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1252 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767451 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1253) " "Verilog HDL Expression warning at synthesizer.v(1253): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1253 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767451 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1254) " "Verilog HDL Expression warning at synthesizer.v(1254): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1254 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767451 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1255) " "Verilog HDL Expression warning at synthesizer.v(1255): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1255 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767451 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1256) " "Verilog HDL Expression warning at synthesizer.v(1256): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1256 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767452 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1257) " "Verilog HDL Expression warning at synthesizer.v(1257): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1257 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767452 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1258) " "Verilog HDL Expression warning at synthesizer.v(1258): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1258 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767452 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1259) " "Verilog HDL Expression warning at synthesizer.v(1259): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1259 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767452 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1260) " "Verilog HDL Expression warning at synthesizer.v(1260): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1260 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767452 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1261) " "Verilog HDL Expression warning at synthesizer.v(1261): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1261 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767452 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1262) " "Verilog HDL Expression warning at synthesizer.v(1262): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1262 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767453 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1263) " "Verilog HDL Expression warning at synthesizer.v(1263): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1263 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767453 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1264) " "Verilog HDL Expression warning at synthesizer.v(1264): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1264 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767453 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1265) " "Verilog HDL Expression warning at synthesizer.v(1265): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1265 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767453 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1266) " "Verilog HDL Expression warning at synthesizer.v(1266): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1266 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767453 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1267) " "Verilog HDL Expression warning at synthesizer.v(1267): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1267 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767453 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1268) " "Verilog HDL Expression warning at synthesizer.v(1268): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1268 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767453 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1269) " "Verilog HDL Expression warning at synthesizer.v(1269): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1269 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767454 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1270) " "Verilog HDL Expression warning at synthesizer.v(1270): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1270 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767454 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1271) " "Verilog HDL Expression warning at synthesizer.v(1271): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1271 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767454 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1272) " "Verilog HDL Expression warning at synthesizer.v(1272): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1272 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767454 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1273) " "Verilog HDL Expression warning at synthesizer.v(1273): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1273 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767454 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1274) " "Verilog HDL Expression warning at synthesizer.v(1274): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1274 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767454 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1275) " "Verilog HDL Expression warning at synthesizer.v(1275): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1275 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767454 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1276) " "Verilog HDL Expression warning at synthesizer.v(1276): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1276 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767455 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1277) " "Verilog HDL Expression warning at synthesizer.v(1277): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1277 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767455 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1278) " "Verilog HDL Expression warning at synthesizer.v(1278): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1278 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767455 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1279) " "Verilog HDL Expression warning at synthesizer.v(1279): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1279 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767455 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1280) " "Verilog HDL Expression warning at synthesizer.v(1280): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1280 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767455 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1281) " "Verilog HDL Expression warning at synthesizer.v(1281): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1281 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767455 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1282) " "Verilog HDL Expression warning at synthesizer.v(1282): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1282 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767456 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1283) " "Verilog HDL Expression warning at synthesizer.v(1283): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1283 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767456 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1284) " "Verilog HDL Expression warning at synthesizer.v(1284): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1284 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767456 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1285) " "Verilog HDL Expression warning at synthesizer.v(1285): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1285 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767456 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1286) " "Verilog HDL Expression warning at synthesizer.v(1286): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1286 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767456 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1287) " "Verilog HDL Expression warning at synthesizer.v(1287): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1287 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767456 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1288) " "Verilog HDL Expression warning at synthesizer.v(1288): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1288 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767456 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1289) " "Verilog HDL Expression warning at synthesizer.v(1289): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1289 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767457 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1290) " "Verilog HDL Expression warning at synthesizer.v(1290): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1290 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767457 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1291) " "Verilog HDL Expression warning at synthesizer.v(1291): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1291 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767457 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1292) " "Verilog HDL Expression warning at synthesizer.v(1292): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1292 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767457 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1293) " "Verilog HDL Expression warning at synthesizer.v(1293): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1293 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767457 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1294) " "Verilog HDL Expression warning at synthesizer.v(1294): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1294 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767457 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1295) " "Verilog HDL Expression warning at synthesizer.v(1295): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1295 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767458 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1296) " "Verilog HDL Expression warning at synthesizer.v(1296): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1296 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767458 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1297) " "Verilog HDL Expression warning at synthesizer.v(1297): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1297 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767458 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1298) " "Verilog HDL Expression warning at synthesizer.v(1298): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1298 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767458 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1299) " "Verilog HDL Expression warning at synthesizer.v(1299): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1299 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767458 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1300) " "Verilog HDL Expression warning at synthesizer.v(1300): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1300 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767458 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1301) " "Verilog HDL Expression warning at synthesizer.v(1301): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1301 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767459 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1302) " "Verilog HDL Expression warning at synthesizer.v(1302): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1302 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767459 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1303) " "Verilog HDL Expression warning at synthesizer.v(1303): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1303 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767459 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1304) " "Verilog HDL Expression warning at synthesizer.v(1304): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1304 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767459 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1305) " "Verilog HDL Expression warning at synthesizer.v(1305): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1305 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767460 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1306) " "Verilog HDL Expression warning at synthesizer.v(1306): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1306 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767460 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1307) " "Verilog HDL Expression warning at synthesizer.v(1307): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1307 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767460 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1308) " "Verilog HDL Expression warning at synthesizer.v(1308): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1308 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767460 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1309) " "Verilog HDL Expression warning at synthesizer.v(1309): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1309 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767461 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1310) " "Verilog HDL Expression warning at synthesizer.v(1310): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1310 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767461 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1311) " "Verilog HDL Expression warning at synthesizer.v(1311): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1311 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767461 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1312) " "Verilog HDL Expression warning at synthesizer.v(1312): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1312 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767461 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1313) " "Verilog HDL Expression warning at synthesizer.v(1313): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1313 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767461 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1314) " "Verilog HDL Expression warning at synthesizer.v(1314): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1314 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767462 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1315) " "Verilog HDL Expression warning at synthesizer.v(1315): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1315 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767462 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1316) " "Verilog HDL Expression warning at synthesizer.v(1316): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1316 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767462 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1317) " "Verilog HDL Expression warning at synthesizer.v(1317): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1317 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767462 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1318) " "Verilog HDL Expression warning at synthesizer.v(1318): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1318 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767463 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1319) " "Verilog HDL Expression warning at synthesizer.v(1319): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1319 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767463 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1320) " "Verilog HDL Expression warning at synthesizer.v(1320): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1320 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767463 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1321) " "Verilog HDL Expression warning at synthesizer.v(1321): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1321 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767463 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1322) " "Verilog HDL Expression warning at synthesizer.v(1322): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1322 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767463 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1323) " "Verilog HDL Expression warning at synthesizer.v(1323): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1323 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767464 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1324) " "Verilog HDL Expression warning at synthesizer.v(1324): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1324 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767464 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1325) " "Verilog HDL Expression warning at synthesizer.v(1325): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1325 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767464 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1326) " "Verilog HDL Expression warning at synthesizer.v(1326): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1326 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767464 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1327) " "Verilog HDL Expression warning at synthesizer.v(1327): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1327 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767465 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1328) " "Verilog HDL Expression warning at synthesizer.v(1328): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1328 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767465 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1329) " "Verilog HDL Expression warning at synthesizer.v(1329): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1329 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767465 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1330) " "Verilog HDL Expression warning at synthesizer.v(1330): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1330 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767465 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1331) " "Verilog HDL Expression warning at synthesizer.v(1331): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1331 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767466 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1332) " "Verilog HDL Expression warning at synthesizer.v(1332): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1332 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767466 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1333) " "Verilog HDL Expression warning at synthesizer.v(1333): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1333 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767466 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1334) " "Verilog HDL Expression warning at synthesizer.v(1334): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1334 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767466 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1335) " "Verilog HDL Expression warning at synthesizer.v(1335): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1335 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767466 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1336) " "Verilog HDL Expression warning at synthesizer.v(1336): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1336 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767467 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1337) " "Verilog HDL Expression warning at synthesizer.v(1337): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1337 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767467 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1338) " "Verilog HDL Expression warning at synthesizer.v(1338): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1338 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767467 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1339) " "Verilog HDL Expression warning at synthesizer.v(1339): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1339 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767467 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1340) " "Verilog HDL Expression warning at synthesizer.v(1340): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1340 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767468 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1341) " "Verilog HDL Expression warning at synthesizer.v(1341): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1341 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767468 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1342) " "Verilog HDL Expression warning at synthesizer.v(1342): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1342 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767468 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1343) " "Verilog HDL Expression warning at synthesizer.v(1343): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1343 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767468 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1344) " "Verilog HDL Expression warning at synthesizer.v(1344): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1344 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767468 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1345) " "Verilog HDL Expression warning at synthesizer.v(1345): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1345 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767468 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1346) " "Verilog HDL Expression warning at synthesizer.v(1346): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1346 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767468 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1347) " "Verilog HDL Expression warning at synthesizer.v(1347): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1347 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767469 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1348) " "Verilog HDL Expression warning at synthesizer.v(1348): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1348 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767469 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1349) " "Verilog HDL Expression warning at synthesizer.v(1349): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1349 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767469 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1350) " "Verilog HDL Expression warning at synthesizer.v(1350): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1350 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767469 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1351) " "Verilog HDL Expression warning at synthesizer.v(1351): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1351 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767469 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1352) " "Verilog HDL Expression warning at synthesizer.v(1352): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1352 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767469 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1353) " "Verilog HDL Expression warning at synthesizer.v(1353): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1353 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767470 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1354) " "Verilog HDL Expression warning at synthesizer.v(1354): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1354 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767470 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1355) " "Verilog HDL Expression warning at synthesizer.v(1355): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1355 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767470 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1356) " "Verilog HDL Expression warning at synthesizer.v(1356): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1356 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767470 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1357) " "Verilog HDL Expression warning at synthesizer.v(1357): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1357 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767470 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1358) " "Verilog HDL Expression warning at synthesizer.v(1358): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1358 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767470 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1359) " "Verilog HDL Expression warning at synthesizer.v(1359): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1359 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767470 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1360) " "Verilog HDL Expression warning at synthesizer.v(1360): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1360 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767471 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1361) " "Verilog HDL Expression warning at synthesizer.v(1361): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1361 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767471 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1362) " "Verilog HDL Expression warning at synthesizer.v(1362): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1362 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767471 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1363) " "Verilog HDL Expression warning at synthesizer.v(1363): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1363 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767471 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1364) " "Verilog HDL Expression warning at synthesizer.v(1364): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1364 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767471 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1365) " "Verilog HDL Expression warning at synthesizer.v(1365): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1365 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767471 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1366) " "Verilog HDL Expression warning at synthesizer.v(1366): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1366 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767472 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1367) " "Verilog HDL Expression warning at synthesizer.v(1367): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1367 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767472 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1368) " "Verilog HDL Expression warning at synthesizer.v(1368): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1368 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767472 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1369) " "Verilog HDL Expression warning at synthesizer.v(1369): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1369 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767472 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1370) " "Verilog HDL Expression warning at synthesizer.v(1370): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1370 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767472 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1371) " "Verilog HDL Expression warning at synthesizer.v(1371): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1371 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767472 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1372) " "Verilog HDL Expression warning at synthesizer.v(1372): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1372 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767472 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1373) " "Verilog HDL Expression warning at synthesizer.v(1373): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1373 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767473 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1374) " "Verilog HDL Expression warning at synthesizer.v(1374): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1374 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767473 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1375) " "Verilog HDL Expression warning at synthesizer.v(1375): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1375 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767473 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1376) " "Verilog HDL Expression warning at synthesizer.v(1376): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1376 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767473 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1377) " "Verilog HDL Expression warning at synthesizer.v(1377): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1377 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767473 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1378) " "Verilog HDL Expression warning at synthesizer.v(1378): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1378 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767473 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1379) " "Verilog HDL Expression warning at synthesizer.v(1379): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1379 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767474 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1380) " "Verilog HDL Expression warning at synthesizer.v(1380): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1380 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767474 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1381) " "Verilog HDL Expression warning at synthesizer.v(1381): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1381 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767474 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1382) " "Verilog HDL Expression warning at synthesizer.v(1382): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1382 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767474 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1383) " "Verilog HDL Expression warning at synthesizer.v(1383): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1383 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767474 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1384) " "Verilog HDL Expression warning at synthesizer.v(1384): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1384 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767474 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1385) " "Verilog HDL Expression warning at synthesizer.v(1385): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1385 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767474 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1386) " "Verilog HDL Expression warning at synthesizer.v(1386): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1386 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767475 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1387) " "Verilog HDL Expression warning at synthesizer.v(1387): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1387 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767475 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1388) " "Verilog HDL Expression warning at synthesizer.v(1388): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1388 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767475 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1389) " "Verilog HDL Expression warning at synthesizer.v(1389): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1389 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767475 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1390) " "Verilog HDL Expression warning at synthesizer.v(1390): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1390 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767475 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1391) " "Verilog HDL Expression warning at synthesizer.v(1391): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1391 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767475 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 synthesizer.v(1392) " "Verilog HDL Expression warning at synthesizer.v(1392): truncated literal to match 8 bits" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1392 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449814767476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesizer.v 2 2 " "Found 2 design units, including 2 entities, in source file synthesizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 synthesizer " "Found entity 1: synthesizer" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449814767477 ""} { "Info" "ISGN_ENTITY_NAME" "2 sync_rom " "Found entity 2: sync_rom" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 361 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449814767477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449814767477 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "audio_inL synthesizer.v(275) " "Verilog HDL Implicit Net warning at synthesizer.v(275): created implicit net for \"audio_inL\"" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 275 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449814767477 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "audio_inR synthesizer.v(276) " "Verilog HDL Implicit Net warning at synthesizer.v(276): created implicit net for \"audio_inR\"" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 276 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449814767478 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "synthesizer " "Elaborating entity \"synthesizer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1449814767595 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR synthesizer.v(42) " "Output port \"LEDR\" at synthesizer.v(42) has no driver" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 42 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1449814767616 "|synthesizer"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "AUD_ADCLRCK AUD_DACLRCK synthesizer.v(136) " "Bidirectional port \"AUD_DACLRCK\" at synthesizer.v(136) has a one-way connection to bidirectional port \"AUD_ADCLRCK\"" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 136 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449814767626 "|synthesizer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reset_Delay Reset_Delay:r0 " "Elaborating entity \"Reset_Delay\" for hierarchy \"Reset_Delay:r0\"" {  } { { "synthesizer.v" "r0" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449814767674 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 Reset_Delay.v(10) " "Verilog HDL assignment warning at Reset_Delay.v(10): truncated value with size 32 to match size of target (20)" {  } { { "Reset_Delay.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/Reset_Delay.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449814767676 "|synthesizer|Reset_Delay:r0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Audio_PLL VGA_Audio_PLL:p1 " "Elaborating entity \"VGA_Audio_PLL\" for hierarchy \"VGA_Audio_PLL:p1\"" {  } { { "synthesizer.v" "p1" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449814767680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll VGA_Audio_PLL:p1\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"VGA_Audio_PLL:p1\|altpll:altpll_component\"" {  } { { "VGA_Audio_PLL.v" "altpll_component" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/VGA_Audio_PLL.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449814767750 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "configupdate " "Variable or input pin \"configupdate\" is defined but never used." {  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 514 2 0 } } { "VGA_Audio_PLL.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/VGA_Audio_PLL.v" 97 0 0 } } { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 262 0 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Quartus II" 0 -1 1449814767757 "|synthesizer|VGA_Audio_PLL:p1|altpll:altpll_component"}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_Audio_PLL:p1\|altpll:altpll_component " "Elaborated megafunction instantiation \"VGA_Audio_PLL:p1\|altpll:altpll_component\"" {  } { { "VGA_Audio_PLL.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/VGA_Audio_PLL.v" 97 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449814767758 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_Audio_PLL:p1\|altpll:altpll_component " "Instantiated megafunction \"VGA_Audio_PLL:p1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 15 " "Parameter \"clk0_divide_by\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449814767759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449814767759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 14 " "Parameter \"clk0_multiply_by\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449814767759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449814767759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 3 " "Parameter \"clk1_divide_by\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449814767759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449814767759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 2 " "Parameter \"clk1_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449814767759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449814767759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 15 " "Parameter \"clk2_divide_by\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449814767759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449814767759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 14 " "Parameter \"clk2_multiply_by\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449814767759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift -9921 " "Parameter \"clk2_phase_shift\" = \"-9921\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449814767759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449814767759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 37037 " "Parameter \"inclk0_input_frequency\" = \"37037\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449814767759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449814767759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449814767759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449814767759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449814767759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449814767759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449814767759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449814767759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449814767759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449814767759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449814767759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449814767759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449814767759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449814767759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449814767759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449814767759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449814767759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449814767759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449814767759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449814767759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449814767759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449814767759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449814767759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449814767759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449814767759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449814767759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449814767759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449814767759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449814767759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449814767759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449814767759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449814767759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449814767759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449814767759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449814767759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449814767759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449814767759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449814767759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449814767759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449814767759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449814767759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449814767759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449814767759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449814767759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449814767759 ""}  } { { "VGA_Audio_PLL.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/VGA_Audio_PLL.v" 97 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1449814767759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_AV_Config I2C_AV_Config:u3 " "Elaborating entity \"I2C_AV_Config\" for hierarchy \"I2C_AV_Config:u3\"" {  } { { "synthesizer.v" "u3" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449814767767 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 I2C_AV_Config.v(55) " "Verilog HDL assignment warning at I2C_AV_Config.v(55): truncated value with size 32 to match size of target (16)" {  } { { "I2C_AV_Config.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/I2C_AV_Config.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449814767770 "|synthesizer|I2C_AV_Config:u3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 I2C_AV_Config.v(106) " "Verilog HDL assignment warning at I2C_AV_Config.v(106): truncated value with size 32 to match size of target (6)" {  } { { "I2C_AV_Config.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/I2C_AV_Config.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449814767770 "|synthesizer|I2C_AV_Config:u3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_Controller I2C_AV_Config:u3\|I2C_Controller:u0 " "Elaborating entity \"I2C_Controller\" for hierarchy \"I2C_AV_Config:u3\|I2C_Controller:u0\"" {  } { { "I2C_AV_Config.v" "u0" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/I2C_AV_Config.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449814767772 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Controller.v(78) " "Verilog HDL assignment warning at I2C_Controller.v(78): truncated value with size 32 to match size of target (1)" {  } { { "I2C_Controller.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/I2C_Controller.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449814767774 "|synthesizer|I2C_AV_Config:u3|I2C_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Controller.v(77) " "Verilog HDL assignment warning at I2C_Controller.v(77): truncated value with size 32 to match size of target (1)" {  } { { "I2C_Controller.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/I2C_Controller.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449814767774 "|synthesizer|I2C_AV_Config:u3|I2C_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 I2C_Controller.v(90) " "Verilog HDL assignment warning at I2C_Controller.v(90): truncated value with size 32 to match size of target (6)" {  } { { "I2C_Controller.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/I2C_Controller.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449814767775 "|synthesizer|I2C_AV_Config:u3|I2C_Controller:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AUDIO_DAC_ADC AUDIO_DAC_ADC:u4 " "Elaborating entity \"AUDIO_DAC_ADC\" for hierarchy \"AUDIO_DAC_ADC:u4\"" {  } { { "synthesizer.v" "u4" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449814767778 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 AUDIO_DAC_ADC.v(77) " "Verilog HDL assignment warning at AUDIO_DAC_ADC.v(77): truncated value with size 32 to match size of target (4)" {  } { { "AUDIO_DAC_ADC.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/AUDIO_DAC_ADC.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449814767780 "|synthesizer|AUDIO_DAC_ADC:u4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 AUDIO_DAC_ADC.v(105) " "Verilog HDL assignment warning at AUDIO_DAC_ADC.v(105): truncated value with size 32 to match size of target (9)" {  } { { "AUDIO_DAC_ADC.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/AUDIO_DAC_ADC.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449814767780 "|synthesizer|AUDIO_DAC_ADC:u4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 AUDIO_DAC_ADC.v(113) " "Verilog HDL assignment warning at AUDIO_DAC_ADC.v(113): truncated value with size 32 to match size of target (8)" {  } { { "AUDIO_DAC_ADC.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/AUDIO_DAC_ADC.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449814767780 "|synthesizer|AUDIO_DAC_ADC:u4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 AUDIO_DAC_ADC.v(121) " "Verilog HDL assignment warning at AUDIO_DAC_ADC.v(121): truncated value with size 32 to match size of target (7)" {  } { { "AUDIO_DAC_ADC.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/AUDIO_DAC_ADC.v" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449814767780 "|synthesizer|AUDIO_DAC_ADC:u4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 AUDIO_DAC_ADC.v(140) " "Verilog HDL assignment warning at AUDIO_DAC_ADC.v(140): truncated value with size 32 to match size of target (4)" {  } { { "AUDIO_DAC_ADC.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/AUDIO_DAC_ADC.v" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449814767781 "|synthesizer|AUDIO_DAC_ADC:u4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync_rom sync_rom:sineTable " "Elaborating entity \"sync_rom\" for hierarchy \"sync_rom:sineTable\"" {  } { { "synthesizer.v" "sineTable" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449814767783 ""}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(625) " "Verilog HDL Case Statement warning at synthesizer.v(625): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 625 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767798 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(626) " "Verilog HDL Case Statement warning at synthesizer.v(626): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 626 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767799 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(627) " "Verilog HDL Case Statement warning at synthesizer.v(627): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 627 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767799 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(628) " "Verilog HDL Case Statement warning at synthesizer.v(628): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 628 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767799 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(629) " "Verilog HDL Case Statement warning at synthesizer.v(629): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 629 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767799 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(630) " "Verilog HDL Case Statement warning at synthesizer.v(630): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 630 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767799 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(631) " "Verilog HDL Case Statement warning at synthesizer.v(631): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 631 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767799 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(632) " "Verilog HDL Case Statement warning at synthesizer.v(632): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 632 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767800 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(633) " "Verilog HDL Case Statement warning at synthesizer.v(633): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 633 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767800 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(634) " "Verilog HDL Case Statement warning at synthesizer.v(634): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 634 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767800 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(635) " "Verilog HDL Case Statement warning at synthesizer.v(635): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 635 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767800 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(636) " "Verilog HDL Case Statement warning at synthesizer.v(636): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 636 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767800 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(637) " "Verilog HDL Case Statement warning at synthesizer.v(637): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 637 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767800 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(638) " "Verilog HDL Case Statement warning at synthesizer.v(638): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 638 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767801 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(639) " "Verilog HDL Case Statement warning at synthesizer.v(639): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 639 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767801 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(640) " "Verilog HDL Case Statement warning at synthesizer.v(640): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 640 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767801 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(641) " "Verilog HDL Case Statement warning at synthesizer.v(641): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 641 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767801 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(642) " "Verilog HDL Case Statement warning at synthesizer.v(642): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 642 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767801 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(643) " "Verilog HDL Case Statement warning at synthesizer.v(643): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 643 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767801 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(644) " "Verilog HDL Case Statement warning at synthesizer.v(644): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 644 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767802 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(645) " "Verilog HDL Case Statement warning at synthesizer.v(645): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 645 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767802 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(646) " "Verilog HDL Case Statement warning at synthesizer.v(646): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 646 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767802 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(647) " "Verilog HDL Case Statement warning at synthesizer.v(647): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 647 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767802 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(648) " "Verilog HDL Case Statement warning at synthesizer.v(648): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 648 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767802 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(649) " "Verilog HDL Case Statement warning at synthesizer.v(649): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 649 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767802 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(650) " "Verilog HDL Case Statement warning at synthesizer.v(650): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 650 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767803 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(651) " "Verilog HDL Case Statement warning at synthesizer.v(651): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 651 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767803 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(652) " "Verilog HDL Case Statement warning at synthesizer.v(652): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 652 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767803 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(653) " "Verilog HDL Case Statement warning at synthesizer.v(653): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 653 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767803 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(654) " "Verilog HDL Case Statement warning at synthesizer.v(654): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 654 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767804 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(655) " "Verilog HDL Case Statement warning at synthesizer.v(655): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 655 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767804 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(656) " "Verilog HDL Case Statement warning at synthesizer.v(656): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 656 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767804 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(657) " "Verilog HDL Case Statement warning at synthesizer.v(657): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 657 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767804 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(658) " "Verilog HDL Case Statement warning at synthesizer.v(658): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 658 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767804 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(659) " "Verilog HDL Case Statement warning at synthesizer.v(659): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 659 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767805 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(660) " "Verilog HDL Case Statement warning at synthesizer.v(660): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 660 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767805 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(661) " "Verilog HDL Case Statement warning at synthesizer.v(661): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 661 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767805 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(662) " "Verilog HDL Case Statement warning at synthesizer.v(662): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 662 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767805 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(663) " "Verilog HDL Case Statement warning at synthesizer.v(663): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 663 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767806 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(664) " "Verilog HDL Case Statement warning at synthesizer.v(664): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 664 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767806 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(665) " "Verilog HDL Case Statement warning at synthesizer.v(665): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 665 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767806 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(666) " "Verilog HDL Case Statement warning at synthesizer.v(666): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 666 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767806 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(667) " "Verilog HDL Case Statement warning at synthesizer.v(667): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 667 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767807 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(668) " "Verilog HDL Case Statement warning at synthesizer.v(668): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 668 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767807 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(669) " "Verilog HDL Case Statement warning at synthesizer.v(669): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 669 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767807 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(670) " "Verilog HDL Case Statement warning at synthesizer.v(670): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 670 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767807 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(671) " "Verilog HDL Case Statement warning at synthesizer.v(671): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 671 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767808 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(672) " "Verilog HDL Case Statement warning at synthesizer.v(672): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 672 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767808 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(673) " "Verilog HDL Case Statement warning at synthesizer.v(673): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 673 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767808 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(674) " "Verilog HDL Case Statement warning at synthesizer.v(674): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 674 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767808 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(675) " "Verilog HDL Case Statement warning at synthesizer.v(675): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 675 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767809 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(676) " "Verilog HDL Case Statement warning at synthesizer.v(676): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 676 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767809 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(677) " "Verilog HDL Case Statement warning at synthesizer.v(677): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 677 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767809 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(678) " "Verilog HDL Case Statement warning at synthesizer.v(678): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 678 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767809 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(679) " "Verilog HDL Case Statement warning at synthesizer.v(679): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 679 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767809 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(680) " "Verilog HDL Case Statement warning at synthesizer.v(680): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 680 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767809 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(681) " "Verilog HDL Case Statement warning at synthesizer.v(681): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 681 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767810 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(682) " "Verilog HDL Case Statement warning at synthesizer.v(682): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 682 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767810 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(683) " "Verilog HDL Case Statement warning at synthesizer.v(683): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 683 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767810 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(684) " "Verilog HDL Case Statement warning at synthesizer.v(684): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 684 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767810 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(685) " "Verilog HDL Case Statement warning at synthesizer.v(685): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 685 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767810 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(686) " "Verilog HDL Case Statement warning at synthesizer.v(686): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 686 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767810 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(687) " "Verilog HDL Case Statement warning at synthesizer.v(687): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 687 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767810 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(688) " "Verilog HDL Case Statement warning at synthesizer.v(688): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 688 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767811 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(689) " "Verilog HDL Case Statement warning at synthesizer.v(689): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 689 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767811 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(690) " "Verilog HDL Case Statement warning at synthesizer.v(690): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 690 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767811 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(691) " "Verilog HDL Case Statement warning at synthesizer.v(691): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 691 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767811 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(692) " "Verilog HDL Case Statement warning at synthesizer.v(692): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 692 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767811 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(693) " "Verilog HDL Case Statement warning at synthesizer.v(693): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 693 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767812 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(694) " "Verilog HDL Case Statement warning at synthesizer.v(694): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 694 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767812 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(695) " "Verilog HDL Case Statement warning at synthesizer.v(695): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 695 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767812 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(696) " "Verilog HDL Case Statement warning at synthesizer.v(696): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 696 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767812 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(697) " "Verilog HDL Case Statement warning at synthesizer.v(697): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 697 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767812 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(698) " "Verilog HDL Case Statement warning at synthesizer.v(698): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 698 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767812 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(699) " "Verilog HDL Case Statement warning at synthesizer.v(699): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 699 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767813 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(700) " "Verilog HDL Case Statement warning at synthesizer.v(700): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 700 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767813 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(701) " "Verilog HDL Case Statement warning at synthesizer.v(701): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 701 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767813 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(702) " "Verilog HDL Case Statement warning at synthesizer.v(702): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 702 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767813 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(703) " "Verilog HDL Case Statement warning at synthesizer.v(703): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 703 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767813 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(704) " "Verilog HDL Case Statement warning at synthesizer.v(704): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 704 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767813 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(705) " "Verilog HDL Case Statement warning at synthesizer.v(705): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 705 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767814 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(706) " "Verilog HDL Case Statement warning at synthesizer.v(706): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 706 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767814 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(707) " "Verilog HDL Case Statement warning at synthesizer.v(707): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 707 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767814 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(708) " "Verilog HDL Case Statement warning at synthesizer.v(708): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 708 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767814 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(709) " "Verilog HDL Case Statement warning at synthesizer.v(709): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 709 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767814 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(710) " "Verilog HDL Case Statement warning at synthesizer.v(710): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 710 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767814 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(711) " "Verilog HDL Case Statement warning at synthesizer.v(711): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 711 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767815 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(712) " "Verilog HDL Case Statement warning at synthesizer.v(712): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 712 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767815 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(713) " "Verilog HDL Case Statement warning at synthesizer.v(713): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 713 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767815 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(714) " "Verilog HDL Case Statement warning at synthesizer.v(714): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 714 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767815 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(715) " "Verilog HDL Case Statement warning at synthesizer.v(715): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 715 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767815 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(716) " "Verilog HDL Case Statement warning at synthesizer.v(716): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 716 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767815 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(717) " "Verilog HDL Case Statement warning at synthesizer.v(717): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 717 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767816 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(718) " "Verilog HDL Case Statement warning at synthesizer.v(718): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 718 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767816 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(719) " "Verilog HDL Case Statement warning at synthesizer.v(719): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 719 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767816 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(720) " "Verilog HDL Case Statement warning at synthesizer.v(720): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 720 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767816 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(721) " "Verilog HDL Case Statement warning at synthesizer.v(721): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 721 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767816 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(722) " "Verilog HDL Case Statement warning at synthesizer.v(722): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 722 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767816 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(723) " "Verilog HDL Case Statement warning at synthesizer.v(723): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 723 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767816 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(724) " "Verilog HDL Case Statement warning at synthesizer.v(724): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 724 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767817 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(725) " "Verilog HDL Case Statement warning at synthesizer.v(725): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 725 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767817 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(726) " "Verilog HDL Case Statement warning at synthesizer.v(726): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 726 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767817 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(727) " "Verilog HDL Case Statement warning at synthesizer.v(727): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 727 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767818 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(728) " "Verilog HDL Case Statement warning at synthesizer.v(728): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 728 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767818 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(729) " "Verilog HDL Case Statement warning at synthesizer.v(729): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 729 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767818 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(730) " "Verilog HDL Case Statement warning at synthesizer.v(730): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 730 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767818 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(731) " "Verilog HDL Case Statement warning at synthesizer.v(731): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 731 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767818 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(732) " "Verilog HDL Case Statement warning at synthesizer.v(732): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 732 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767819 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(733) " "Verilog HDL Case Statement warning at synthesizer.v(733): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 733 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767819 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(734) " "Verilog HDL Case Statement warning at synthesizer.v(734): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 734 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767819 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(735) " "Verilog HDL Case Statement warning at synthesizer.v(735): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 735 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767819 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(736) " "Verilog HDL Case Statement warning at synthesizer.v(736): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 736 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767820 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(737) " "Verilog HDL Case Statement warning at synthesizer.v(737): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 737 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767820 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(738) " "Verilog HDL Case Statement warning at synthesizer.v(738): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 738 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767820 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(739) " "Verilog HDL Case Statement warning at synthesizer.v(739): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 739 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767820 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(740) " "Verilog HDL Case Statement warning at synthesizer.v(740): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 740 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767821 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(741) " "Verilog HDL Case Statement warning at synthesizer.v(741): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 741 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767821 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(742) " "Verilog HDL Case Statement warning at synthesizer.v(742): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 742 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767821 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(743) " "Verilog HDL Case Statement warning at synthesizer.v(743): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 743 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767821 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(744) " "Verilog HDL Case Statement warning at synthesizer.v(744): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 744 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767822 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(745) " "Verilog HDL Case Statement warning at synthesizer.v(745): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 745 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767822 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(746) " "Verilog HDL Case Statement warning at synthesizer.v(746): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 746 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767822 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(747) " "Verilog HDL Case Statement warning at synthesizer.v(747): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 747 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767822 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(748) " "Verilog HDL Case Statement warning at synthesizer.v(748): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 748 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767822 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(749) " "Verilog HDL Case Statement warning at synthesizer.v(749): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 749 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767823 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(750) " "Verilog HDL Case Statement warning at synthesizer.v(750): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 750 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767823 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(751) " "Verilog HDL Case Statement warning at synthesizer.v(751): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 751 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767823 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(752) " "Verilog HDL Case Statement warning at synthesizer.v(752): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 752 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767823 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(753) " "Verilog HDL Case Statement warning at synthesizer.v(753): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 753 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767824 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(754) " "Verilog HDL Case Statement warning at synthesizer.v(754): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 754 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767824 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(755) " "Verilog HDL Case Statement warning at synthesizer.v(755): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 755 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767824 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(756) " "Verilog HDL Case Statement warning at synthesizer.v(756): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 756 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767824 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(757) " "Verilog HDL Case Statement warning at synthesizer.v(757): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 757 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767825 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(758) " "Verilog HDL Case Statement warning at synthesizer.v(758): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 758 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767825 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(759) " "Verilog HDL Case Statement warning at synthesizer.v(759): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 759 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767825 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(760) " "Verilog HDL Case Statement warning at synthesizer.v(760): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 760 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767825 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(761) " "Verilog HDL Case Statement warning at synthesizer.v(761): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 761 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767826 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(762) " "Verilog HDL Case Statement warning at synthesizer.v(762): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 762 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767826 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(763) " "Verilog HDL Case Statement warning at synthesizer.v(763): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 763 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767826 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(764) " "Verilog HDL Case Statement warning at synthesizer.v(764): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 764 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767826 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(765) " "Verilog HDL Case Statement warning at synthesizer.v(765): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 765 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767827 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(766) " "Verilog HDL Case Statement warning at synthesizer.v(766): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 766 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767827 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(767) " "Verilog HDL Case Statement warning at synthesizer.v(767): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 767 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767827 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(768) " "Verilog HDL Case Statement warning at synthesizer.v(768): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 768 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767827 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(769) " "Verilog HDL Case Statement warning at synthesizer.v(769): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 769 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767828 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(770) " "Verilog HDL Case Statement warning at synthesizer.v(770): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 770 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767828 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(771) " "Verilog HDL Case Statement warning at synthesizer.v(771): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 771 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767828 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(772) " "Verilog HDL Case Statement warning at synthesizer.v(772): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 772 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767828 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(773) " "Verilog HDL Case Statement warning at synthesizer.v(773): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 773 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767829 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(774) " "Verilog HDL Case Statement warning at synthesizer.v(774): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 774 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767829 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(775) " "Verilog HDL Case Statement warning at synthesizer.v(775): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 775 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767829 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(776) " "Verilog HDL Case Statement warning at synthesizer.v(776): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 776 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767829 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(777) " "Verilog HDL Case Statement warning at synthesizer.v(777): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 777 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767829 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(778) " "Verilog HDL Case Statement warning at synthesizer.v(778): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 778 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767830 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(779) " "Verilog HDL Case Statement warning at synthesizer.v(779): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 779 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767830 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(780) " "Verilog HDL Case Statement warning at synthesizer.v(780): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 780 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767830 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(781) " "Verilog HDL Case Statement warning at synthesizer.v(781): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 781 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767830 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(782) " "Verilog HDL Case Statement warning at synthesizer.v(782): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 782 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767831 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(783) " "Verilog HDL Case Statement warning at synthesizer.v(783): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 783 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767831 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(784) " "Verilog HDL Case Statement warning at synthesizer.v(784): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 784 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767831 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(785) " "Verilog HDL Case Statement warning at synthesizer.v(785): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 785 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767831 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(786) " "Verilog HDL Case Statement warning at synthesizer.v(786): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 786 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767832 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(787) " "Verilog HDL Case Statement warning at synthesizer.v(787): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 787 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767832 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(788) " "Verilog HDL Case Statement warning at synthesizer.v(788): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 788 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767832 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(789) " "Verilog HDL Case Statement warning at synthesizer.v(789): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 789 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767832 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(790) " "Verilog HDL Case Statement warning at synthesizer.v(790): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 790 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767833 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(791) " "Verilog HDL Case Statement warning at synthesizer.v(791): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 791 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767833 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(792) " "Verilog HDL Case Statement warning at synthesizer.v(792): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 792 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767833 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(793) " "Verilog HDL Case Statement warning at synthesizer.v(793): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 793 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767833 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(794) " "Verilog HDL Case Statement warning at synthesizer.v(794): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 794 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767833 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(795) " "Verilog HDL Case Statement warning at synthesizer.v(795): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 795 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767834 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(796) " "Verilog HDL Case Statement warning at synthesizer.v(796): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 796 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767834 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(797) " "Verilog HDL Case Statement warning at synthesizer.v(797): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 797 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767834 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(798) " "Verilog HDL Case Statement warning at synthesizer.v(798): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 798 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767834 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(799) " "Verilog HDL Case Statement warning at synthesizer.v(799): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 799 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767835 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(800) " "Verilog HDL Case Statement warning at synthesizer.v(800): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 800 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767835 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(801) " "Verilog HDL Case Statement warning at synthesizer.v(801): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 801 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767835 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(802) " "Verilog HDL Case Statement warning at synthesizer.v(802): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 802 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767835 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(803) " "Verilog HDL Case Statement warning at synthesizer.v(803): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 803 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767835 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(804) " "Verilog HDL Case Statement warning at synthesizer.v(804): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 804 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767835 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(805) " "Verilog HDL Case Statement warning at synthesizer.v(805): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 805 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767836 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(806) " "Verilog HDL Case Statement warning at synthesizer.v(806): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 806 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767836 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(807) " "Verilog HDL Case Statement warning at synthesizer.v(807): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 807 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767836 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(808) " "Verilog HDL Case Statement warning at synthesizer.v(808): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 808 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767836 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(809) " "Verilog HDL Case Statement warning at synthesizer.v(809): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 809 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767836 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(810) " "Verilog HDL Case Statement warning at synthesizer.v(810): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 810 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767836 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(811) " "Verilog HDL Case Statement warning at synthesizer.v(811): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 811 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767837 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(812) " "Verilog HDL Case Statement warning at synthesizer.v(812): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 812 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767837 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(813) " "Verilog HDL Case Statement warning at synthesizer.v(813): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 813 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767837 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(814) " "Verilog HDL Case Statement warning at synthesizer.v(814): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 814 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767837 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(815) " "Verilog HDL Case Statement warning at synthesizer.v(815): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 815 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767837 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(816) " "Verilog HDL Case Statement warning at synthesizer.v(816): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 816 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767837 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(817) " "Verilog HDL Case Statement warning at synthesizer.v(817): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 817 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767838 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(818) " "Verilog HDL Case Statement warning at synthesizer.v(818): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 818 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767838 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(819) " "Verilog HDL Case Statement warning at synthesizer.v(819): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 819 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767838 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(820) " "Verilog HDL Case Statement warning at synthesizer.v(820): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 820 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767838 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(821) " "Verilog HDL Case Statement warning at synthesizer.v(821): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 821 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767838 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(822) " "Verilog HDL Case Statement warning at synthesizer.v(822): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 822 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767839 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(823) " "Verilog HDL Case Statement warning at synthesizer.v(823): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 823 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767839 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(824) " "Verilog HDL Case Statement warning at synthesizer.v(824): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 824 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767839 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(825) " "Verilog HDL Case Statement warning at synthesizer.v(825): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 825 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767839 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(826) " "Verilog HDL Case Statement warning at synthesizer.v(826): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 826 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767839 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(827) " "Verilog HDL Case Statement warning at synthesizer.v(827): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 827 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767839 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(828) " "Verilog HDL Case Statement warning at synthesizer.v(828): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 828 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767839 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(829) " "Verilog HDL Case Statement warning at synthesizer.v(829): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 829 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767840 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(830) " "Verilog HDL Case Statement warning at synthesizer.v(830): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 830 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767840 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(831) " "Verilog HDL Case Statement warning at synthesizer.v(831): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 831 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767840 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(832) " "Verilog HDL Case Statement warning at synthesizer.v(832): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 832 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767840 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(833) " "Verilog HDL Case Statement warning at synthesizer.v(833): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 833 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767840 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(834) " "Verilog HDL Case Statement warning at synthesizer.v(834): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 834 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767841 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(835) " "Verilog HDL Case Statement warning at synthesizer.v(835): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 835 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767841 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(836) " "Verilog HDL Case Statement warning at synthesizer.v(836): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 836 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767841 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(837) " "Verilog HDL Case Statement warning at synthesizer.v(837): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 837 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767841 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(838) " "Verilog HDL Case Statement warning at synthesizer.v(838): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 838 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767841 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(839) " "Verilog HDL Case Statement warning at synthesizer.v(839): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 839 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767841 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(840) " "Verilog HDL Case Statement warning at synthesizer.v(840): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 840 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767842 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(841) " "Verilog HDL Case Statement warning at synthesizer.v(841): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 841 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767842 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(842) " "Verilog HDL Case Statement warning at synthesizer.v(842): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 842 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767842 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(843) " "Verilog HDL Case Statement warning at synthesizer.v(843): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 843 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767842 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(844) " "Verilog HDL Case Statement warning at synthesizer.v(844): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 844 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767843 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(845) " "Verilog HDL Case Statement warning at synthesizer.v(845): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 845 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767843 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(846) " "Verilog HDL Case Statement warning at synthesizer.v(846): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 846 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767843 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(847) " "Verilog HDL Case Statement warning at synthesizer.v(847): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 847 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767843 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(848) " "Verilog HDL Case Statement warning at synthesizer.v(848): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 848 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767843 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(849) " "Verilog HDL Case Statement warning at synthesizer.v(849): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 849 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767844 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(850) " "Verilog HDL Case Statement warning at synthesizer.v(850): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 850 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767844 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(851) " "Verilog HDL Case Statement warning at synthesizer.v(851): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 851 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767844 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(852) " "Verilog HDL Case Statement warning at synthesizer.v(852): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 852 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767844 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(853) " "Verilog HDL Case Statement warning at synthesizer.v(853): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 853 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767845 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(854) " "Verilog HDL Case Statement warning at synthesizer.v(854): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 854 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767845 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(855) " "Verilog HDL Case Statement warning at synthesizer.v(855): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 855 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767845 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(856) " "Verilog HDL Case Statement warning at synthesizer.v(856): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 856 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767845 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(857) " "Verilog HDL Case Statement warning at synthesizer.v(857): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 857 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767846 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(858) " "Verilog HDL Case Statement warning at synthesizer.v(858): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 858 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767846 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(859) " "Verilog HDL Case Statement warning at synthesizer.v(859): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 859 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767846 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(860) " "Verilog HDL Case Statement warning at synthesizer.v(860): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 860 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767846 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(861) " "Verilog HDL Case Statement warning at synthesizer.v(861): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 861 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767847 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(862) " "Verilog HDL Case Statement warning at synthesizer.v(862): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 862 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767847 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(863) " "Verilog HDL Case Statement warning at synthesizer.v(863): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 863 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767847 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(864) " "Verilog HDL Case Statement warning at synthesizer.v(864): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 864 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767847 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(865) " "Verilog HDL Case Statement warning at synthesizer.v(865): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 865 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767847 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(866) " "Verilog HDL Case Statement warning at synthesizer.v(866): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 866 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767848 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(867) " "Verilog HDL Case Statement warning at synthesizer.v(867): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 867 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767848 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(868) " "Verilog HDL Case Statement warning at synthesizer.v(868): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 868 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767848 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(869) " "Verilog HDL Case Statement warning at synthesizer.v(869): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 869 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767848 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(870) " "Verilog HDL Case Statement warning at synthesizer.v(870): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 870 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767849 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(871) " "Verilog HDL Case Statement warning at synthesizer.v(871): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 871 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767849 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(872) " "Verilog HDL Case Statement warning at synthesizer.v(872): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 872 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767849 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(873) " "Verilog HDL Case Statement warning at synthesizer.v(873): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 873 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767849 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(874) " "Verilog HDL Case Statement warning at synthesizer.v(874): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 874 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767850 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(875) " "Verilog HDL Case Statement warning at synthesizer.v(875): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 875 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767850 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(876) " "Verilog HDL Case Statement warning at synthesizer.v(876): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 876 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767850 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(877) " "Verilog HDL Case Statement warning at synthesizer.v(877): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 877 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767850 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(878) " "Verilog HDL Case Statement warning at synthesizer.v(878): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 878 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767851 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(879) " "Verilog HDL Case Statement warning at synthesizer.v(879): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 879 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767851 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(880) " "Verilog HDL Case Statement warning at synthesizer.v(880): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 880 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767851 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(881) " "Verilog HDL Case Statement warning at synthesizer.v(881): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 881 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767851 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(882) " "Verilog HDL Case Statement warning at synthesizer.v(882): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 882 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767851 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(883) " "Verilog HDL Case Statement warning at synthesizer.v(883): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 883 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767852 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(884) " "Verilog HDL Case Statement warning at synthesizer.v(884): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 884 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767852 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(885) " "Verilog HDL Case Statement warning at synthesizer.v(885): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 885 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767852 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(886) " "Verilog HDL Case Statement warning at synthesizer.v(886): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 886 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767852 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(887) " "Verilog HDL Case Statement warning at synthesizer.v(887): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 887 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767853 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(888) " "Verilog HDL Case Statement warning at synthesizer.v(888): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 888 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767853 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(889) " "Verilog HDL Case Statement warning at synthesizer.v(889): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 889 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767853 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(890) " "Verilog HDL Case Statement warning at synthesizer.v(890): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 890 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767853 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(891) " "Verilog HDL Case Statement warning at synthesizer.v(891): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 891 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767854 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(892) " "Verilog HDL Case Statement warning at synthesizer.v(892): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 892 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767854 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(893) " "Verilog HDL Case Statement warning at synthesizer.v(893): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 893 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767854 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(894) " "Verilog HDL Case Statement warning at synthesizer.v(894): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 894 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767854 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(895) " "Verilog HDL Case Statement warning at synthesizer.v(895): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 895 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767855 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(896) " "Verilog HDL Case Statement warning at synthesizer.v(896): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 896 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767855 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(897) " "Verilog HDL Case Statement warning at synthesizer.v(897): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 897 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767855 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(898) " "Verilog HDL Case Statement warning at synthesizer.v(898): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 898 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767855 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(899) " "Verilog HDL Case Statement warning at synthesizer.v(899): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 899 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767855 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(900) " "Verilog HDL Case Statement warning at synthesizer.v(900): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 900 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767856 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(901) " "Verilog HDL Case Statement warning at synthesizer.v(901): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 901 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767856 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(902) " "Verilog HDL Case Statement warning at synthesizer.v(902): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 902 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767856 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(903) " "Verilog HDL Case Statement warning at synthesizer.v(903): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 903 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767856 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(904) " "Verilog HDL Case Statement warning at synthesizer.v(904): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 904 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767857 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(905) " "Verilog HDL Case Statement warning at synthesizer.v(905): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 905 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767857 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(906) " "Verilog HDL Case Statement warning at synthesizer.v(906): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 906 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767857 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(907) " "Verilog HDL Case Statement warning at synthesizer.v(907): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 907 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767857 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(908) " "Verilog HDL Case Statement warning at synthesizer.v(908): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 908 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767858 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(909) " "Verilog HDL Case Statement warning at synthesizer.v(909): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 909 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767858 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(910) " "Verilog HDL Case Statement warning at synthesizer.v(910): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 910 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767858 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(911) " "Verilog HDL Case Statement warning at synthesizer.v(911): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 911 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767858 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(912) " "Verilog HDL Case Statement warning at synthesizer.v(912): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 912 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767859 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(913) " "Verilog HDL Case Statement warning at synthesizer.v(913): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 913 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767859 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(914) " "Verilog HDL Case Statement warning at synthesizer.v(914): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 914 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767859 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(915) " "Verilog HDL Case Statement warning at synthesizer.v(915): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 915 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767859 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(916) " "Verilog HDL Case Statement warning at synthesizer.v(916): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 916 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767860 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(917) " "Verilog HDL Case Statement warning at synthesizer.v(917): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 917 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767860 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(918) " "Verilog HDL Case Statement warning at synthesizer.v(918): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 918 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767860 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(919) " "Verilog HDL Case Statement warning at synthesizer.v(919): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 919 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767860 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(920) " "Verilog HDL Case Statement warning at synthesizer.v(920): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 920 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767860 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(921) " "Verilog HDL Case Statement warning at synthesizer.v(921): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 921 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767861 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(922) " "Verilog HDL Case Statement warning at synthesizer.v(922): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 922 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767861 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(923) " "Verilog HDL Case Statement warning at synthesizer.v(923): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 923 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767861 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(924) " "Verilog HDL Case Statement warning at synthesizer.v(924): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 924 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767861 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(925) " "Verilog HDL Case Statement warning at synthesizer.v(925): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 925 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767862 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(926) " "Verilog HDL Case Statement warning at synthesizer.v(926): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 926 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767862 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(927) " "Verilog HDL Case Statement warning at synthesizer.v(927): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 927 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767862 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(928) " "Verilog HDL Case Statement warning at synthesizer.v(928): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 928 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767862 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(929) " "Verilog HDL Case Statement warning at synthesizer.v(929): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 929 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767863 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(930) " "Verilog HDL Case Statement warning at synthesizer.v(930): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 930 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767863 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(931) " "Verilog HDL Case Statement warning at synthesizer.v(931): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 931 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767863 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(932) " "Verilog HDL Case Statement warning at synthesizer.v(932): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 932 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767863 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(933) " "Verilog HDL Case Statement warning at synthesizer.v(933): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 933 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767864 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(934) " "Verilog HDL Case Statement warning at synthesizer.v(934): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 934 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767864 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(935) " "Verilog HDL Case Statement warning at synthesizer.v(935): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 935 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767864 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(936) " "Verilog HDL Case Statement warning at synthesizer.v(936): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 936 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767864 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(937) " "Verilog HDL Case Statement warning at synthesizer.v(937): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 937 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767864 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(938) " "Verilog HDL Case Statement warning at synthesizer.v(938): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 938 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767865 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(939) " "Verilog HDL Case Statement warning at synthesizer.v(939): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 939 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767865 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(940) " "Verilog HDL Case Statement warning at synthesizer.v(940): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 940 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767865 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(941) " "Verilog HDL Case Statement warning at synthesizer.v(941): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 941 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767865 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(942) " "Verilog HDL Case Statement warning at synthesizer.v(942): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 942 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767865 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(943) " "Verilog HDL Case Statement warning at synthesizer.v(943): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 943 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767866 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(944) " "Verilog HDL Case Statement warning at synthesizer.v(944): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 944 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767866 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(945) " "Verilog HDL Case Statement warning at synthesizer.v(945): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 945 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767866 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(946) " "Verilog HDL Case Statement warning at synthesizer.v(946): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 946 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767866 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(947) " "Verilog HDL Case Statement warning at synthesizer.v(947): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 947 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767866 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(948) " "Verilog HDL Case Statement warning at synthesizer.v(948): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 948 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767866 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(949) " "Verilog HDL Case Statement warning at synthesizer.v(949): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 949 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767867 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(950) " "Verilog HDL Case Statement warning at synthesizer.v(950): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 950 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767867 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(951) " "Verilog HDL Case Statement warning at synthesizer.v(951): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 951 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767867 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(952) " "Verilog HDL Case Statement warning at synthesizer.v(952): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 952 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767867 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(953) " "Verilog HDL Case Statement warning at synthesizer.v(953): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 953 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767867 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(954) " "Verilog HDL Case Statement warning at synthesizer.v(954): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 954 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767868 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(955) " "Verilog HDL Case Statement warning at synthesizer.v(955): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 955 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767868 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(956) " "Verilog HDL Case Statement warning at synthesizer.v(956): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 956 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767868 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(957) " "Verilog HDL Case Statement warning at synthesizer.v(957): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 957 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767868 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(958) " "Verilog HDL Case Statement warning at synthesizer.v(958): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 958 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767868 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(959) " "Verilog HDL Case Statement warning at synthesizer.v(959): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 959 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767868 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(960) " "Verilog HDL Case Statement warning at synthesizer.v(960): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 960 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767868 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(961) " "Verilog HDL Case Statement warning at synthesizer.v(961): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 961 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767869 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(962) " "Verilog HDL Case Statement warning at synthesizer.v(962): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 962 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767869 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(963) " "Verilog HDL Case Statement warning at synthesizer.v(963): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 963 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767869 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(964) " "Verilog HDL Case Statement warning at synthesizer.v(964): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 964 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767869 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(965) " "Verilog HDL Case Statement warning at synthesizer.v(965): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 965 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767869 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(966) " "Verilog HDL Case Statement warning at synthesizer.v(966): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 966 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767870 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(967) " "Verilog HDL Case Statement warning at synthesizer.v(967): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 967 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767870 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(968) " "Verilog HDL Case Statement warning at synthesizer.v(968): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 968 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767870 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(969) " "Verilog HDL Case Statement warning at synthesizer.v(969): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 969 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767870 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(970) " "Verilog HDL Case Statement warning at synthesizer.v(970): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 970 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767870 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(971) " "Verilog HDL Case Statement warning at synthesizer.v(971): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 971 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767870 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(972) " "Verilog HDL Case Statement warning at synthesizer.v(972): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 972 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767871 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(973) " "Verilog HDL Case Statement warning at synthesizer.v(973): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 973 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767871 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(974) " "Verilog HDL Case Statement warning at synthesizer.v(974): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 974 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767871 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(975) " "Verilog HDL Case Statement warning at synthesizer.v(975): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 975 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767871 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(976) " "Verilog HDL Case Statement warning at synthesizer.v(976): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 976 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767871 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(977) " "Verilog HDL Case Statement warning at synthesizer.v(977): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 977 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767871 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(978) " "Verilog HDL Case Statement warning at synthesizer.v(978): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 978 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767872 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(979) " "Verilog HDL Case Statement warning at synthesizer.v(979): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 979 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767872 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(980) " "Verilog HDL Case Statement warning at synthesizer.v(980): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 980 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767872 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(981) " "Verilog HDL Case Statement warning at synthesizer.v(981): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 981 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767872 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(982) " "Verilog HDL Case Statement warning at synthesizer.v(982): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 982 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767872 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(983) " "Verilog HDL Case Statement warning at synthesizer.v(983): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 983 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767872 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(984) " "Verilog HDL Case Statement warning at synthesizer.v(984): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 984 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767872 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(985) " "Verilog HDL Case Statement warning at synthesizer.v(985): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 985 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767873 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(986) " "Verilog HDL Case Statement warning at synthesizer.v(986): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 986 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767873 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(987) " "Verilog HDL Case Statement warning at synthesizer.v(987): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 987 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767873 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(988) " "Verilog HDL Case Statement warning at synthesizer.v(988): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 988 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767873 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(989) " "Verilog HDL Case Statement warning at synthesizer.v(989): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 989 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767873 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(990) " "Verilog HDL Case Statement warning at synthesizer.v(990): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 990 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767873 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(991) " "Verilog HDL Case Statement warning at synthesizer.v(991): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 991 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767874 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(992) " "Verilog HDL Case Statement warning at synthesizer.v(992): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 992 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767874 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(993) " "Verilog HDL Case Statement warning at synthesizer.v(993): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 993 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767874 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(994) " "Verilog HDL Case Statement warning at synthesizer.v(994): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 994 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767874 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(995) " "Verilog HDL Case Statement warning at synthesizer.v(995): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 995 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767874 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(996) " "Verilog HDL Case Statement warning at synthesizer.v(996): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 996 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767874 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(997) " "Verilog HDL Case Statement warning at synthesizer.v(997): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 997 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767875 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(998) " "Verilog HDL Case Statement warning at synthesizer.v(998): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 998 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767875 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(999) " "Verilog HDL Case Statement warning at synthesizer.v(999): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 999 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767875 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1000) " "Verilog HDL Case Statement warning at synthesizer.v(1000): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1000 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767875 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1001) " "Verilog HDL Case Statement warning at synthesizer.v(1001): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1001 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767875 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1002) " "Verilog HDL Case Statement warning at synthesizer.v(1002): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1002 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767875 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1003) " "Verilog HDL Case Statement warning at synthesizer.v(1003): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1003 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767876 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1004) " "Verilog HDL Case Statement warning at synthesizer.v(1004): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1004 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767876 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1005) " "Verilog HDL Case Statement warning at synthesizer.v(1005): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1005 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767876 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1006) " "Verilog HDL Case Statement warning at synthesizer.v(1006): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1006 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767876 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1007) " "Verilog HDL Case Statement warning at synthesizer.v(1007): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1007 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767876 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1008) " "Verilog HDL Case Statement warning at synthesizer.v(1008): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1008 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767876 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1009) " "Verilog HDL Case Statement warning at synthesizer.v(1009): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1009 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767877 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1010) " "Verilog HDL Case Statement warning at synthesizer.v(1010): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1010 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767877 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1011) " "Verilog HDL Case Statement warning at synthesizer.v(1011): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1011 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767877 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1012) " "Verilog HDL Case Statement warning at synthesizer.v(1012): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1012 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767877 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1013) " "Verilog HDL Case Statement warning at synthesizer.v(1013): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1013 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767877 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1014) " "Verilog HDL Case Statement warning at synthesizer.v(1014): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1014 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767877 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1015) " "Verilog HDL Case Statement warning at synthesizer.v(1015): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1015 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767878 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1016) " "Verilog HDL Case Statement warning at synthesizer.v(1016): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1016 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767878 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1017) " "Verilog HDL Case Statement warning at synthesizer.v(1017): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1017 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767878 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1018) " "Verilog HDL Case Statement warning at synthesizer.v(1018): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1018 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767878 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1019) " "Verilog HDL Case Statement warning at synthesizer.v(1019): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1019 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767878 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1020) " "Verilog HDL Case Statement warning at synthesizer.v(1020): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1020 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767878 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1021) " "Verilog HDL Case Statement warning at synthesizer.v(1021): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1021 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767879 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1022) " "Verilog HDL Case Statement warning at synthesizer.v(1022): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1022 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767879 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1023) " "Verilog HDL Case Statement warning at synthesizer.v(1023): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1023 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767879 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1024) " "Verilog HDL Case Statement warning at synthesizer.v(1024): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1024 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767879 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1025) " "Verilog HDL Case Statement warning at synthesizer.v(1025): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1025 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767879 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1026) " "Verilog HDL Case Statement warning at synthesizer.v(1026): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1026 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767879 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1027) " "Verilog HDL Case Statement warning at synthesizer.v(1027): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1027 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767880 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1028) " "Verilog HDL Case Statement warning at synthesizer.v(1028): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1028 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767880 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1029) " "Verilog HDL Case Statement warning at synthesizer.v(1029): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1029 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767880 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1030) " "Verilog HDL Case Statement warning at synthesizer.v(1030): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1030 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767880 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1031) " "Verilog HDL Case Statement warning at synthesizer.v(1031): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1031 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767880 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1032) " "Verilog HDL Case Statement warning at synthesizer.v(1032): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1032 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767880 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1033) " "Verilog HDL Case Statement warning at synthesizer.v(1033): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1033 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767881 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1034) " "Verilog HDL Case Statement warning at synthesizer.v(1034): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1034 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767881 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1035) " "Verilog HDL Case Statement warning at synthesizer.v(1035): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1035 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767881 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1036) " "Verilog HDL Case Statement warning at synthesizer.v(1036): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1036 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767881 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1037) " "Verilog HDL Case Statement warning at synthesizer.v(1037): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1037 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767881 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1038) " "Verilog HDL Case Statement warning at synthesizer.v(1038): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1038 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767881 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1039) " "Verilog HDL Case Statement warning at synthesizer.v(1039): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1039 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767882 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1040) " "Verilog HDL Case Statement warning at synthesizer.v(1040): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1040 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767882 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1041) " "Verilog HDL Case Statement warning at synthesizer.v(1041): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1041 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767882 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1042) " "Verilog HDL Case Statement warning at synthesizer.v(1042): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1042 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767882 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1043) " "Verilog HDL Case Statement warning at synthesizer.v(1043): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1043 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767882 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1044) " "Verilog HDL Case Statement warning at synthesizer.v(1044): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1044 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767882 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1045) " "Verilog HDL Case Statement warning at synthesizer.v(1045): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1045 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767883 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1046) " "Verilog HDL Case Statement warning at synthesizer.v(1046): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1046 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767883 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1047) " "Verilog HDL Case Statement warning at synthesizer.v(1047): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1047 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767883 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1048) " "Verilog HDL Case Statement warning at synthesizer.v(1048): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1048 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767883 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1049) " "Verilog HDL Case Statement warning at synthesizer.v(1049): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1049 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767883 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1050) " "Verilog HDL Case Statement warning at synthesizer.v(1050): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1050 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767883 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1051) " "Verilog HDL Case Statement warning at synthesizer.v(1051): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1051 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767884 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1052) " "Verilog HDL Case Statement warning at synthesizer.v(1052): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1052 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767884 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1053) " "Verilog HDL Case Statement warning at synthesizer.v(1053): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1053 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767884 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1054) " "Verilog HDL Case Statement warning at synthesizer.v(1054): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1054 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767884 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1055) " "Verilog HDL Case Statement warning at synthesizer.v(1055): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1055 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767884 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1056) " "Verilog HDL Case Statement warning at synthesizer.v(1056): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1056 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767884 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1057) " "Verilog HDL Case Statement warning at synthesizer.v(1057): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1057 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767884 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1058) " "Verilog HDL Case Statement warning at synthesizer.v(1058): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1058 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767885 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1059) " "Verilog HDL Case Statement warning at synthesizer.v(1059): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1059 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767885 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1060) " "Verilog HDL Case Statement warning at synthesizer.v(1060): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1060 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767885 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1061) " "Verilog HDL Case Statement warning at synthesizer.v(1061): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1061 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767885 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1062) " "Verilog HDL Case Statement warning at synthesizer.v(1062): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1062 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767885 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1063) " "Verilog HDL Case Statement warning at synthesizer.v(1063): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1063 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767885 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1064) " "Verilog HDL Case Statement warning at synthesizer.v(1064): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1064 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767886 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1065) " "Verilog HDL Case Statement warning at synthesizer.v(1065): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1065 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767886 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1066) " "Verilog HDL Case Statement warning at synthesizer.v(1066): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1066 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767886 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1067) " "Verilog HDL Case Statement warning at synthesizer.v(1067): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1067 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767886 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1068) " "Verilog HDL Case Statement warning at synthesizer.v(1068): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1068 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767886 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1069) " "Verilog HDL Case Statement warning at synthesizer.v(1069): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1069 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767886 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1070) " "Verilog HDL Case Statement warning at synthesizer.v(1070): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1070 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767887 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1071) " "Verilog HDL Case Statement warning at synthesizer.v(1071): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1071 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767887 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1072) " "Verilog HDL Case Statement warning at synthesizer.v(1072): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1072 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767887 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1073) " "Verilog HDL Case Statement warning at synthesizer.v(1073): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1073 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767887 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1074) " "Verilog HDL Case Statement warning at synthesizer.v(1074): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1074 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767887 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1075) " "Verilog HDL Case Statement warning at synthesizer.v(1075): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1075 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767887 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1076) " "Verilog HDL Case Statement warning at synthesizer.v(1076): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1076 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767888 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1077) " "Verilog HDL Case Statement warning at synthesizer.v(1077): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1077 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767888 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1078) " "Verilog HDL Case Statement warning at synthesizer.v(1078): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1078 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767888 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1079) " "Verilog HDL Case Statement warning at synthesizer.v(1079): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1079 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767888 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1080) " "Verilog HDL Case Statement warning at synthesizer.v(1080): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1080 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767888 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1081) " "Verilog HDL Case Statement warning at synthesizer.v(1081): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1081 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767888 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1082) " "Verilog HDL Case Statement warning at synthesizer.v(1082): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1082 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767889 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1083) " "Verilog HDL Case Statement warning at synthesizer.v(1083): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1083 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767889 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1084) " "Verilog HDL Case Statement warning at synthesizer.v(1084): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1084 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767889 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1085) " "Verilog HDL Case Statement warning at synthesizer.v(1085): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1085 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767889 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1086) " "Verilog HDL Case Statement warning at synthesizer.v(1086): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1086 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767889 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1087) " "Verilog HDL Case Statement warning at synthesizer.v(1087): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1087 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767889 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1088) " "Verilog HDL Case Statement warning at synthesizer.v(1088): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1088 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767890 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1089) " "Verilog HDL Case Statement warning at synthesizer.v(1089): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1089 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767890 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1090) " "Verilog HDL Case Statement warning at synthesizer.v(1090): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1090 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767890 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1091) " "Verilog HDL Case Statement warning at synthesizer.v(1091): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1091 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767890 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1092) " "Verilog HDL Case Statement warning at synthesizer.v(1092): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1092 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767890 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1093) " "Verilog HDL Case Statement warning at synthesizer.v(1093): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1093 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767890 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1094) " "Verilog HDL Case Statement warning at synthesizer.v(1094): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1094 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767891 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1095) " "Verilog HDL Case Statement warning at synthesizer.v(1095): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1095 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767891 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1096) " "Verilog HDL Case Statement warning at synthesizer.v(1096): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1096 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767891 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1097) " "Verilog HDL Case Statement warning at synthesizer.v(1097): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1097 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767891 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1098) " "Verilog HDL Case Statement warning at synthesizer.v(1098): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1098 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767891 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1099) " "Verilog HDL Case Statement warning at synthesizer.v(1099): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1099 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767891 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1100) " "Verilog HDL Case Statement warning at synthesizer.v(1100): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1100 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767892 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1101) " "Verilog HDL Case Statement warning at synthesizer.v(1101): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1101 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767892 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1102) " "Verilog HDL Case Statement warning at synthesizer.v(1102): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1102 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767892 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1103) " "Verilog HDL Case Statement warning at synthesizer.v(1103): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1103 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767892 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1104) " "Verilog HDL Case Statement warning at synthesizer.v(1104): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1104 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767892 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1105) " "Verilog HDL Case Statement warning at synthesizer.v(1105): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1105 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767892 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1106) " "Verilog HDL Case Statement warning at synthesizer.v(1106): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1106 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767893 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1107) " "Verilog HDL Case Statement warning at synthesizer.v(1107): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1107 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767893 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1108) " "Verilog HDL Case Statement warning at synthesizer.v(1108): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1108 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767893 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1109) " "Verilog HDL Case Statement warning at synthesizer.v(1109): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1109 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767893 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1110) " "Verilog HDL Case Statement warning at synthesizer.v(1110): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1110 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767893 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1111) " "Verilog HDL Case Statement warning at synthesizer.v(1111): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1111 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767893 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1112) " "Verilog HDL Case Statement warning at synthesizer.v(1112): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1112 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767893 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1113) " "Verilog HDL Case Statement warning at synthesizer.v(1113): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1113 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767894 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1114) " "Verilog HDL Case Statement warning at synthesizer.v(1114): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1114 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767894 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1115) " "Verilog HDL Case Statement warning at synthesizer.v(1115): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1115 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767894 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1116) " "Verilog HDL Case Statement warning at synthesizer.v(1116): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1116 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767894 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1117) " "Verilog HDL Case Statement warning at synthesizer.v(1117): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1117 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767894 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1118) " "Verilog HDL Case Statement warning at synthesizer.v(1118): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1118 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767894 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1119) " "Verilog HDL Case Statement warning at synthesizer.v(1119): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1119 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767895 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1120) " "Verilog HDL Case Statement warning at synthesizer.v(1120): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1120 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767895 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1121) " "Verilog HDL Case Statement warning at synthesizer.v(1121): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1121 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767895 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1122) " "Verilog HDL Case Statement warning at synthesizer.v(1122): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1122 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767895 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1123) " "Verilog HDL Case Statement warning at synthesizer.v(1123): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1123 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767895 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1124) " "Verilog HDL Case Statement warning at synthesizer.v(1124): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1124 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767895 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1125) " "Verilog HDL Case Statement warning at synthesizer.v(1125): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1125 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767896 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1126) " "Verilog HDL Case Statement warning at synthesizer.v(1126): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1126 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767896 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1127) " "Verilog HDL Case Statement warning at synthesizer.v(1127): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1127 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767896 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1128) " "Verilog HDL Case Statement warning at synthesizer.v(1128): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1128 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767896 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1129) " "Verilog HDL Case Statement warning at synthesizer.v(1129): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1129 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767896 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1130) " "Verilog HDL Case Statement warning at synthesizer.v(1130): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1130 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767896 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1131) " "Verilog HDL Case Statement warning at synthesizer.v(1131): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1131 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767897 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1132) " "Verilog HDL Case Statement warning at synthesizer.v(1132): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1132 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767897 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1133) " "Verilog HDL Case Statement warning at synthesizer.v(1133): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1133 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767897 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1134) " "Verilog HDL Case Statement warning at synthesizer.v(1134): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1134 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767897 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1135) " "Verilog HDL Case Statement warning at synthesizer.v(1135): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1135 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767897 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1136) " "Verilog HDL Case Statement warning at synthesizer.v(1136): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1136 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767897 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1137) " "Verilog HDL Case Statement warning at synthesizer.v(1137): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1137 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767898 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1138) " "Verilog HDL Case Statement warning at synthesizer.v(1138): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1138 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767898 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1139) " "Verilog HDL Case Statement warning at synthesizer.v(1139): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1139 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767898 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1140) " "Verilog HDL Case Statement warning at synthesizer.v(1140): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1140 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767898 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1141) " "Verilog HDL Case Statement warning at synthesizer.v(1141): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1141 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767898 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1142) " "Verilog HDL Case Statement warning at synthesizer.v(1142): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1142 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767898 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1143) " "Verilog HDL Case Statement warning at synthesizer.v(1143): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1143 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767899 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1144) " "Verilog HDL Case Statement warning at synthesizer.v(1144): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1144 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767899 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1145) " "Verilog HDL Case Statement warning at synthesizer.v(1145): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1145 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767899 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1146) " "Verilog HDL Case Statement warning at synthesizer.v(1146): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1146 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767899 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1147) " "Verilog HDL Case Statement warning at synthesizer.v(1147): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1147 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767899 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1148) " "Verilog HDL Case Statement warning at synthesizer.v(1148): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1148 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767899 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1149) " "Verilog HDL Case Statement warning at synthesizer.v(1149): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1149 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767900 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1150) " "Verilog HDL Case Statement warning at synthesizer.v(1150): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1150 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767900 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1151) " "Verilog HDL Case Statement warning at synthesizer.v(1151): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1151 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767900 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1152) " "Verilog HDL Case Statement warning at synthesizer.v(1152): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1152 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767900 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1153) " "Verilog HDL Case Statement warning at synthesizer.v(1153): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1153 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767900 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1154) " "Verilog HDL Case Statement warning at synthesizer.v(1154): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1154 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767901 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1155) " "Verilog HDL Case Statement warning at synthesizer.v(1155): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1155 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767901 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1156) " "Verilog HDL Case Statement warning at synthesizer.v(1156): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1156 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767901 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1157) " "Verilog HDL Case Statement warning at synthesizer.v(1157): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1157 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767901 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1158) " "Verilog HDL Case Statement warning at synthesizer.v(1158): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1158 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767901 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1159) " "Verilog HDL Case Statement warning at synthesizer.v(1159): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1159 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767901 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1160) " "Verilog HDL Case Statement warning at synthesizer.v(1160): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1160 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767902 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1161) " "Verilog HDL Case Statement warning at synthesizer.v(1161): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1161 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767902 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1162) " "Verilog HDL Case Statement warning at synthesizer.v(1162): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1162 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767902 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1163) " "Verilog HDL Case Statement warning at synthesizer.v(1163): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1163 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767902 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1164) " "Verilog HDL Case Statement warning at synthesizer.v(1164): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1164 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767902 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1165) " "Verilog HDL Case Statement warning at synthesizer.v(1165): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1165 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767902 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1166) " "Verilog HDL Case Statement warning at synthesizer.v(1166): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1166 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767903 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1167) " "Verilog HDL Case Statement warning at synthesizer.v(1167): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1167 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767903 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1168) " "Verilog HDL Case Statement warning at synthesizer.v(1168): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1168 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767903 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1169) " "Verilog HDL Case Statement warning at synthesizer.v(1169): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1169 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767903 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1170) " "Verilog HDL Case Statement warning at synthesizer.v(1170): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1170 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767903 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1171) " "Verilog HDL Case Statement warning at synthesizer.v(1171): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1171 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767903 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1172) " "Verilog HDL Case Statement warning at synthesizer.v(1172): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1172 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767903 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1173) " "Verilog HDL Case Statement warning at synthesizer.v(1173): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1173 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767904 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1174) " "Verilog HDL Case Statement warning at synthesizer.v(1174): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1174 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767904 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1175) " "Verilog HDL Case Statement warning at synthesizer.v(1175): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1175 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767904 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1176) " "Verilog HDL Case Statement warning at synthesizer.v(1176): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1176 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767904 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1177) " "Verilog HDL Case Statement warning at synthesizer.v(1177): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1177 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767904 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1178) " "Verilog HDL Case Statement warning at synthesizer.v(1178): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1178 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767904 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1179) " "Verilog HDL Case Statement warning at synthesizer.v(1179): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1179 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767905 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1180) " "Verilog HDL Case Statement warning at synthesizer.v(1180): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1180 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767905 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1181) " "Verilog HDL Case Statement warning at synthesizer.v(1181): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1181 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767905 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1182) " "Verilog HDL Case Statement warning at synthesizer.v(1182): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1182 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767905 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1183) " "Verilog HDL Case Statement warning at synthesizer.v(1183): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1183 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767905 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1184) " "Verilog HDL Case Statement warning at synthesizer.v(1184): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1184 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767906 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1185) " "Verilog HDL Case Statement warning at synthesizer.v(1185): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1185 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767906 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1186) " "Verilog HDL Case Statement warning at synthesizer.v(1186): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1186 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767906 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1187) " "Verilog HDL Case Statement warning at synthesizer.v(1187): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1187 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767906 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1188) " "Verilog HDL Case Statement warning at synthesizer.v(1188): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1188 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767906 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1189) " "Verilog HDL Case Statement warning at synthesizer.v(1189): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1189 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767906 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1190) " "Verilog HDL Case Statement warning at synthesizer.v(1190): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1190 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767907 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1191) " "Verilog HDL Case Statement warning at synthesizer.v(1191): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1191 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767907 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1192) " "Verilog HDL Case Statement warning at synthesizer.v(1192): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1192 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767907 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1193) " "Verilog HDL Case Statement warning at synthesizer.v(1193): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1193 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767907 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1194) " "Verilog HDL Case Statement warning at synthesizer.v(1194): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1194 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767907 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1195) " "Verilog HDL Case Statement warning at synthesizer.v(1195): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1195 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767907 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1196) " "Verilog HDL Case Statement warning at synthesizer.v(1196): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1196 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767908 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1197) " "Verilog HDL Case Statement warning at synthesizer.v(1197): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1197 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767908 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1198) " "Verilog HDL Case Statement warning at synthesizer.v(1198): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1198 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767908 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1199) " "Verilog HDL Case Statement warning at synthesizer.v(1199): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1199 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767908 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1200) " "Verilog HDL Case Statement warning at synthesizer.v(1200): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1200 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767908 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1201) " "Verilog HDL Case Statement warning at synthesizer.v(1201): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1201 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767909 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1202) " "Verilog HDL Case Statement warning at synthesizer.v(1202): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1202 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767909 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1203) " "Verilog HDL Case Statement warning at synthesizer.v(1203): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1203 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767909 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1204) " "Verilog HDL Case Statement warning at synthesizer.v(1204): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1204 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767909 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1205) " "Verilog HDL Case Statement warning at synthesizer.v(1205): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1205 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767909 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1206) " "Verilog HDL Case Statement warning at synthesizer.v(1206): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1206 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767910 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1207) " "Verilog HDL Case Statement warning at synthesizer.v(1207): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1207 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767910 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1208) " "Verilog HDL Case Statement warning at synthesizer.v(1208): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1208 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767910 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1209) " "Verilog HDL Case Statement warning at synthesizer.v(1209): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1209 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767910 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1210) " "Verilog HDL Case Statement warning at synthesizer.v(1210): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1210 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767911 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1211) " "Verilog HDL Case Statement warning at synthesizer.v(1211): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1211 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767911 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1212) " "Verilog HDL Case Statement warning at synthesizer.v(1212): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1212 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767911 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1213) " "Verilog HDL Case Statement warning at synthesizer.v(1213): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1213 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767911 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1214) " "Verilog HDL Case Statement warning at synthesizer.v(1214): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1214 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767912 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1215) " "Verilog HDL Case Statement warning at synthesizer.v(1215): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1215 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767912 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1216) " "Verilog HDL Case Statement warning at synthesizer.v(1216): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1216 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767912 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1217) " "Verilog HDL Case Statement warning at synthesizer.v(1217): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1217 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767912 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1218) " "Verilog HDL Case Statement warning at synthesizer.v(1218): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1218 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767913 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1219) " "Verilog HDL Case Statement warning at synthesizer.v(1219): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1219 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767913 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1220) " "Verilog HDL Case Statement warning at synthesizer.v(1220): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1220 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767913 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1221) " "Verilog HDL Case Statement warning at synthesizer.v(1221): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1221 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767913 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1222) " "Verilog HDL Case Statement warning at synthesizer.v(1222): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1222 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767914 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1223) " "Verilog HDL Case Statement warning at synthesizer.v(1223): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1223 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767914 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1224) " "Verilog HDL Case Statement warning at synthesizer.v(1224): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1224 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767914 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1225) " "Verilog HDL Case Statement warning at synthesizer.v(1225): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1225 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767914 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1226) " "Verilog HDL Case Statement warning at synthesizer.v(1226): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1226 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767915 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1227) " "Verilog HDL Case Statement warning at synthesizer.v(1227): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1227 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767915 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1228) " "Verilog HDL Case Statement warning at synthesizer.v(1228): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1228 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767915 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1229) " "Verilog HDL Case Statement warning at synthesizer.v(1229): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1229 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767915 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1230) " "Verilog HDL Case Statement warning at synthesizer.v(1230): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1230 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767916 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1231) " "Verilog HDL Case Statement warning at synthesizer.v(1231): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1231 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767916 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1232) " "Verilog HDL Case Statement warning at synthesizer.v(1232): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1232 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767916 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1233) " "Verilog HDL Case Statement warning at synthesizer.v(1233): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1233 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767916 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1234) " "Verilog HDL Case Statement warning at synthesizer.v(1234): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1234 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767917 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1235) " "Verilog HDL Case Statement warning at synthesizer.v(1235): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1235 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767917 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1236) " "Verilog HDL Case Statement warning at synthesizer.v(1236): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1236 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767917 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1237) " "Verilog HDL Case Statement warning at synthesizer.v(1237): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1237 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767917 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1238) " "Verilog HDL Case Statement warning at synthesizer.v(1238): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1238 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767918 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1239) " "Verilog HDL Case Statement warning at synthesizer.v(1239): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1239 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767918 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1240) " "Verilog HDL Case Statement warning at synthesizer.v(1240): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1240 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767918 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1241) " "Verilog HDL Case Statement warning at synthesizer.v(1241): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1241 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767918 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1242) " "Verilog HDL Case Statement warning at synthesizer.v(1242): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1242 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767919 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1243) " "Verilog HDL Case Statement warning at synthesizer.v(1243): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1243 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767919 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1244) " "Verilog HDL Case Statement warning at synthesizer.v(1244): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1244 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767919 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1245) " "Verilog HDL Case Statement warning at synthesizer.v(1245): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1245 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767919 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1246) " "Verilog HDL Case Statement warning at synthesizer.v(1246): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1246 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767919 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1247) " "Verilog HDL Case Statement warning at synthesizer.v(1247): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1247 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767920 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1248) " "Verilog HDL Case Statement warning at synthesizer.v(1248): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1248 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767920 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1249) " "Verilog HDL Case Statement warning at synthesizer.v(1249): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1249 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767920 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1250) " "Verilog HDL Case Statement warning at synthesizer.v(1250): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1250 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767920 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1251) " "Verilog HDL Case Statement warning at synthesizer.v(1251): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1251 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767921 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1252) " "Verilog HDL Case Statement warning at synthesizer.v(1252): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1252 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767921 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1253) " "Verilog HDL Case Statement warning at synthesizer.v(1253): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1253 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767921 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1254) " "Verilog HDL Case Statement warning at synthesizer.v(1254): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1254 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767921 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1255) " "Verilog HDL Case Statement warning at synthesizer.v(1255): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1255 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767922 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1256) " "Verilog HDL Case Statement warning at synthesizer.v(1256): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1256 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767922 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1257) " "Verilog HDL Case Statement warning at synthesizer.v(1257): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1257 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767922 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1258) " "Verilog HDL Case Statement warning at synthesizer.v(1258): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1258 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767922 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1259) " "Verilog HDL Case Statement warning at synthesizer.v(1259): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1259 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767923 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1260) " "Verilog HDL Case Statement warning at synthesizer.v(1260): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1260 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767923 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1261) " "Verilog HDL Case Statement warning at synthesizer.v(1261): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1261 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767923 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1262) " "Verilog HDL Case Statement warning at synthesizer.v(1262): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1262 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767923 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1263) " "Verilog HDL Case Statement warning at synthesizer.v(1263): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1263 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767924 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1264) " "Verilog HDL Case Statement warning at synthesizer.v(1264): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1264 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767924 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1265) " "Verilog HDL Case Statement warning at synthesizer.v(1265): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1265 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767924 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1266) " "Verilog HDL Case Statement warning at synthesizer.v(1266): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1266 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767924 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1267) " "Verilog HDL Case Statement warning at synthesizer.v(1267): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1267 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767925 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1268) " "Verilog HDL Case Statement warning at synthesizer.v(1268): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1268 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767925 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1269) " "Verilog HDL Case Statement warning at synthesizer.v(1269): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1269 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767925 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1270) " "Verilog HDL Case Statement warning at synthesizer.v(1270): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1270 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767925 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1271) " "Verilog HDL Case Statement warning at synthesizer.v(1271): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1271 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767925 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1272) " "Verilog HDL Case Statement warning at synthesizer.v(1272): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1272 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767925 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1273) " "Verilog HDL Case Statement warning at synthesizer.v(1273): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1273 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767926 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1274) " "Verilog HDL Case Statement warning at synthesizer.v(1274): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1274 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767926 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1275) " "Verilog HDL Case Statement warning at synthesizer.v(1275): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1275 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767926 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1276) " "Verilog HDL Case Statement warning at synthesizer.v(1276): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1276 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767926 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1277) " "Verilog HDL Case Statement warning at synthesizer.v(1277): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1277 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767926 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1278) " "Verilog HDL Case Statement warning at synthesizer.v(1278): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1278 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767926 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1279) " "Verilog HDL Case Statement warning at synthesizer.v(1279): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1279 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767927 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1280) " "Verilog HDL Case Statement warning at synthesizer.v(1280): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1280 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767927 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1281) " "Verilog HDL Case Statement warning at synthesizer.v(1281): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1281 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767927 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1282) " "Verilog HDL Case Statement warning at synthesizer.v(1282): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1282 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767927 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1283) " "Verilog HDL Case Statement warning at synthesizer.v(1283): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1283 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767927 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1284) " "Verilog HDL Case Statement warning at synthesizer.v(1284): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1284 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767927 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1285) " "Verilog HDL Case Statement warning at synthesizer.v(1285): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1285 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767927 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1286) " "Verilog HDL Case Statement warning at synthesizer.v(1286): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1286 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767928 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1287) " "Verilog HDL Case Statement warning at synthesizer.v(1287): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1287 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767928 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1288) " "Verilog HDL Case Statement warning at synthesizer.v(1288): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1288 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767928 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1289) " "Verilog HDL Case Statement warning at synthesizer.v(1289): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1289 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767928 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1290) " "Verilog HDL Case Statement warning at synthesizer.v(1290): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1290 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767928 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1291) " "Verilog HDL Case Statement warning at synthesizer.v(1291): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1291 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767928 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1292) " "Verilog HDL Case Statement warning at synthesizer.v(1292): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1292 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767929 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1293) " "Verilog HDL Case Statement warning at synthesizer.v(1293): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1293 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767929 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1294) " "Verilog HDL Case Statement warning at synthesizer.v(1294): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1294 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767929 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1295) " "Verilog HDL Case Statement warning at synthesizer.v(1295): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1295 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767929 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1296) " "Verilog HDL Case Statement warning at synthesizer.v(1296): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1296 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767929 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1297) " "Verilog HDL Case Statement warning at synthesizer.v(1297): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1297 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767929 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1298) " "Verilog HDL Case Statement warning at synthesizer.v(1298): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1298 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767930 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1299) " "Verilog HDL Case Statement warning at synthesizer.v(1299): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1299 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767930 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1300) " "Verilog HDL Case Statement warning at synthesizer.v(1300): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1300 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767930 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1301) " "Verilog HDL Case Statement warning at synthesizer.v(1301): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1301 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767930 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1302) " "Verilog HDL Case Statement warning at synthesizer.v(1302): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1302 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767930 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1303) " "Verilog HDL Case Statement warning at synthesizer.v(1303): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1303 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767931 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1304) " "Verilog HDL Case Statement warning at synthesizer.v(1304): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1304 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767931 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1305) " "Verilog HDL Case Statement warning at synthesizer.v(1305): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1305 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767931 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1306) " "Verilog HDL Case Statement warning at synthesizer.v(1306): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1306 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767931 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1307) " "Verilog HDL Case Statement warning at synthesizer.v(1307): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1307 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767931 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1308) " "Verilog HDL Case Statement warning at synthesizer.v(1308): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1308 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767931 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1309) " "Verilog HDL Case Statement warning at synthesizer.v(1309): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1309 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767932 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1310) " "Verilog HDL Case Statement warning at synthesizer.v(1310): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1310 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767932 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1311) " "Verilog HDL Case Statement warning at synthesizer.v(1311): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1311 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767932 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1312) " "Verilog HDL Case Statement warning at synthesizer.v(1312): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1312 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767932 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1313) " "Verilog HDL Case Statement warning at synthesizer.v(1313): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1313 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767932 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1314) " "Verilog HDL Case Statement warning at synthesizer.v(1314): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1314 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767932 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1315) " "Verilog HDL Case Statement warning at synthesizer.v(1315): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1315 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767933 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1316) " "Verilog HDL Case Statement warning at synthesizer.v(1316): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1316 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767933 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1317) " "Verilog HDL Case Statement warning at synthesizer.v(1317): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1317 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767933 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1318) " "Verilog HDL Case Statement warning at synthesizer.v(1318): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1318 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767933 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1319) " "Verilog HDL Case Statement warning at synthesizer.v(1319): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1319 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767933 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1320) " "Verilog HDL Case Statement warning at synthesizer.v(1320): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1320 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767933 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1321) " "Verilog HDL Case Statement warning at synthesizer.v(1321): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1321 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767934 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1322) " "Verilog HDL Case Statement warning at synthesizer.v(1322): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1322 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767934 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1323) " "Verilog HDL Case Statement warning at synthesizer.v(1323): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1323 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767934 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1324) " "Verilog HDL Case Statement warning at synthesizer.v(1324): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1324 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767934 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1325) " "Verilog HDL Case Statement warning at synthesizer.v(1325): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1325 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767934 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1326) " "Verilog HDL Case Statement warning at synthesizer.v(1326): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1326 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767935 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1327) " "Verilog HDL Case Statement warning at synthesizer.v(1327): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1327 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767935 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1328) " "Verilog HDL Case Statement warning at synthesizer.v(1328): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1328 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767935 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1329) " "Verilog HDL Case Statement warning at synthesizer.v(1329): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1329 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767935 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1330) " "Verilog HDL Case Statement warning at synthesizer.v(1330): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1330 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767935 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1331) " "Verilog HDL Case Statement warning at synthesizer.v(1331): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1331 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767936 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1332) " "Verilog HDL Case Statement warning at synthesizer.v(1332): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1332 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767936 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1333) " "Verilog HDL Case Statement warning at synthesizer.v(1333): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1333 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767936 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1334) " "Verilog HDL Case Statement warning at synthesizer.v(1334): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1334 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767936 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1335) " "Verilog HDL Case Statement warning at synthesizer.v(1335): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1335 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767936 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1336) " "Verilog HDL Case Statement warning at synthesizer.v(1336): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1336 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767936 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1337) " "Verilog HDL Case Statement warning at synthesizer.v(1337): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1337 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767937 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1338) " "Verilog HDL Case Statement warning at synthesizer.v(1338): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1338 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767937 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1339) " "Verilog HDL Case Statement warning at synthesizer.v(1339): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1339 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767937 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1340) " "Verilog HDL Case Statement warning at synthesizer.v(1340): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1340 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767937 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1341) " "Verilog HDL Case Statement warning at synthesizer.v(1341): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1341 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767937 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1342) " "Verilog HDL Case Statement warning at synthesizer.v(1342): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1342 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767937 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1343) " "Verilog HDL Case Statement warning at synthesizer.v(1343): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1343 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767938 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1344) " "Verilog HDL Case Statement warning at synthesizer.v(1344): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1344 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767938 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1345) " "Verilog HDL Case Statement warning at synthesizer.v(1345): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1345 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767938 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1346) " "Verilog HDL Case Statement warning at synthesizer.v(1346): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1346 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767938 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1347) " "Verilog HDL Case Statement warning at synthesizer.v(1347): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1347 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767938 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1348) " "Verilog HDL Case Statement warning at synthesizer.v(1348): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1348 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767938 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1349) " "Verilog HDL Case Statement warning at synthesizer.v(1349): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1349 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767939 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1350) " "Verilog HDL Case Statement warning at synthesizer.v(1350): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1350 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767939 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1351) " "Verilog HDL Case Statement warning at synthesizer.v(1351): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1351 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767939 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1352) " "Verilog HDL Case Statement warning at synthesizer.v(1352): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1352 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767939 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1353) " "Verilog HDL Case Statement warning at synthesizer.v(1353): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1353 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767939 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1354) " "Verilog HDL Case Statement warning at synthesizer.v(1354): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1354 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767939 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1355) " "Verilog HDL Case Statement warning at synthesizer.v(1355): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1355 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767940 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1356) " "Verilog HDL Case Statement warning at synthesizer.v(1356): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1356 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767940 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1357) " "Verilog HDL Case Statement warning at synthesizer.v(1357): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1357 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767940 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1358) " "Verilog HDL Case Statement warning at synthesizer.v(1358): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1358 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767940 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1359) " "Verilog HDL Case Statement warning at synthesizer.v(1359): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1359 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767940 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1360) " "Verilog HDL Case Statement warning at synthesizer.v(1360): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1360 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767940 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1361) " "Verilog HDL Case Statement warning at synthesizer.v(1361): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1361 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767941 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1362) " "Verilog HDL Case Statement warning at synthesizer.v(1362): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1362 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767941 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1363) " "Verilog HDL Case Statement warning at synthesizer.v(1363): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1363 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767941 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1364) " "Verilog HDL Case Statement warning at synthesizer.v(1364): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1364 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767941 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1365) " "Verilog HDL Case Statement warning at synthesizer.v(1365): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1365 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767941 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1366) " "Verilog HDL Case Statement warning at synthesizer.v(1366): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1366 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767941 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1367) " "Verilog HDL Case Statement warning at synthesizer.v(1367): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1367 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767942 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1368) " "Verilog HDL Case Statement warning at synthesizer.v(1368): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1368 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767942 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1369) " "Verilog HDL Case Statement warning at synthesizer.v(1369): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1369 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767942 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1370) " "Verilog HDL Case Statement warning at synthesizer.v(1370): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1370 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767942 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1371) " "Verilog HDL Case Statement warning at synthesizer.v(1371): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1371 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767942 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1372) " "Verilog HDL Case Statement warning at synthesizer.v(1372): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1372 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767943 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1373) " "Verilog HDL Case Statement warning at synthesizer.v(1373): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1373 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767943 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1374) " "Verilog HDL Case Statement warning at synthesizer.v(1374): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1374 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767943 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1375) " "Verilog HDL Case Statement warning at synthesizer.v(1375): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1375 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767943 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1376) " "Verilog HDL Case Statement warning at synthesizer.v(1376): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1376 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767943 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1377) " "Verilog HDL Case Statement warning at synthesizer.v(1377): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1377 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767943 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1378) " "Verilog HDL Case Statement warning at synthesizer.v(1378): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1378 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767944 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1379) " "Verilog HDL Case Statement warning at synthesizer.v(1379): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1379 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767944 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1380) " "Verilog HDL Case Statement warning at synthesizer.v(1380): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1380 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767944 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1381) " "Verilog HDL Case Statement warning at synthesizer.v(1381): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1381 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767944 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1382) " "Verilog HDL Case Statement warning at synthesizer.v(1382): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1382 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767944 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1383) " "Verilog HDL Case Statement warning at synthesizer.v(1383): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1383 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767944 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1384) " "Verilog HDL Case Statement warning at synthesizer.v(1384): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1384 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767945 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1385) " "Verilog HDL Case Statement warning at synthesizer.v(1385): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1385 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767945 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1386) " "Verilog HDL Case Statement warning at synthesizer.v(1386): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1386 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767945 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1387) " "Verilog HDL Case Statement warning at synthesizer.v(1387): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1387 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767945 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1388) " "Verilog HDL Case Statement warning at synthesizer.v(1388): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1388 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767945 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1389) " "Verilog HDL Case Statement warning at synthesizer.v(1389): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1389 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767945 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1390) " "Verilog HDL Case Statement warning at synthesizer.v(1390): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1390 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767946 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1391) " "Verilog HDL Case Statement warning at synthesizer.v(1391): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1391 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767946 "|synthesizer|sync_rom:sineTable"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "synthesizer.v(1392) " "Verilog HDL Case Statement warning at synthesizer.v(1392): case item expression covers a value already covered by a previous case item" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 1392 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1449814767946 "|synthesizer|sync_rom:sineTable"}
{ "Info" "IOPT_INFERENCING_SUMMARY" "8 " "Inferred 8 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "sync_rom:sineTable_4\|Ram0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"sync_rom:sineTable_4\|Ram0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1449814768837 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1449814768837 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1449814768837 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1449814768837 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1449814768837 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1449814768837 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1449814768837 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1449814768837 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1449814768837 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Synthesizer.rom0_sync_rom_f93d234f.hdl.mif " "Parameter INIT_FILE set to db/Synthesizer.rom0_sync_rom_f93d234f.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1449814768837 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1449814768837 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "sync_rom:sineTable_3\|Ram0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"sync_rom:sineTable_3\|Ram0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1449814768837 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1449814768837 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1449814768837 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1449814768837 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1449814768837 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1449814768837 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1449814768837 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1449814768837 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1449814768837 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Synthesizer.rom0_sync_rom_f93d234f.hdl.mif " "Parameter INIT_FILE set to db/Synthesizer.rom0_sync_rom_f93d234f.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1449814768837 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1449814768837 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "sync_rom:sineTable_2\|Ram0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"sync_rom:sineTable_2\|Ram0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1449814768837 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1449814768837 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1449814768837 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1449814768837 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1449814768837 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1449814768837 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1449814768837 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1449814768837 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1449814768837 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Synthesizer.rom0_sync_rom_f93d234f.hdl.mif " "Parameter INIT_FILE set to db/Synthesizer.rom0_sync_rom_f93d234f.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1449814768837 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1449814768837 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "sync_rom:sineTable\|Ram0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"sync_rom:sineTable\|Ram0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1449814768837 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1449814768837 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1449814768837 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1449814768837 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1449814768837 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1449814768837 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1449814768837 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1449814768837 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1449814768837 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Synthesizer.rom0_sync_rom_f93d234f.hdl.mif " "Parameter INIT_FILE set to db/Synthesizer.rom0_sync_rom_f93d234f.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1449814768837 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1449814768837 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "sync_rom:sineTable_90_4\|Ram0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"sync_rom:sineTable_90_4\|Ram0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1449814768837 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1449814768837 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1449814768837 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1449814768837 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1449814768837 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1449814768837 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1449814768837 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1449814768837 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1449814768837 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Synthesizer.rom0_sync_rom_f93d234f.hdl.mif " "Parameter INIT_FILE set to db/Synthesizer.rom0_sync_rom_f93d234f.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1449814768837 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1449814768837 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "sync_rom:sineTable_90_3\|Ram0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"sync_rom:sineTable_90_3\|Ram0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1449814768837 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1449814768837 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1449814768837 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1449814768837 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1449814768837 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1449814768837 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1449814768837 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1449814768837 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1449814768837 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Synthesizer.rom0_sync_rom_f93d234f.hdl.mif " "Parameter INIT_FILE set to db/Synthesizer.rom0_sync_rom_f93d234f.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1449814768837 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1449814768837 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "sync_rom:sineTable_90_2\|Ram0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"sync_rom:sineTable_90_2\|Ram0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1449814768837 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1449814768837 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1449814768837 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1449814768837 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1449814768837 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1449814768837 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1449814768837 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1449814768837 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1449814768837 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Synthesizer.rom0_sync_rom_f93d234f.hdl.mif " "Parameter INIT_FILE set to db/Synthesizer.rom0_sync_rom_f93d234f.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1449814768837 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1449814768837 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "sync_rom:sineTable_90\|Ram0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"sync_rom:sineTable_90\|Ram0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1449814768837 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1449814768837 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1449814768837 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1449814768837 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1449814768837 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1449814768837 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1449814768837 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1449814768837 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1449814768837 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Synthesizer.rom0_sync_rom_f93d234f.hdl.mif " "Parameter INIT_FILE set to db/Synthesizer.rom0_sync_rom_f93d234f.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1449814768837 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1449814768837 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1449814768837 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sync_rom:sineTable_4\|altsyncram:Ram0_rtl_0 " "Elaborated megafunction instantiation \"sync_rom:sineTable_4\|altsyncram:Ram0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449814768931 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sync_rom:sineTable_4\|altsyncram:Ram0_rtl_0 " "Instantiated megafunction \"sync_rom:sineTable_4\|altsyncram:Ram0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449814768931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449814768931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449814768931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449814768931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449814768931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449814768931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449814768931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449814768931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449814768931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/Synthesizer.rom0_sync_rom_f93d234f.hdl.mif " "Parameter \"INIT_FILE\" = \"db/Synthesizer.rom0_sync_rom_f93d234f.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449814768931 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1449814768931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_oe71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_oe71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_oe71 " "Found entity 1: altsyncram_oe71" {  } { { "db/altsyncram_oe71.tdf" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/db/altsyncram_oe71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449814769047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449814769047 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1449814769528 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "AUD_DACLRCK " "Inserted always-enabled tri-state buffer between \"AUD_DACLRCK\" and its non-tri-state driver." {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 136 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1449814769576 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "AUD_BCLK " "Inserted always-enabled tri-state buffer between \"AUD_BCLK\" and its non-tri-state driver." {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 138 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1449814769576 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Quartus II" 0 -1 1449814769576 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT3 " "Bidir \"SD_DAT3\" has no driver" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 101 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1449814769577 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_CMD " "Bidir \"SD_CMD\" has no driver" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 102 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1449814769577 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 -1 1449814769577 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "One or more bidirs are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "AUD_DACLRCK " "Fan-out of permanently enabled tri-state buffer feeding bidir \"AUD_DACLRCK\" is moved to its source" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 136 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1449814769599 ""}  } {  } 0 13060 "One or more bidirs are fed by always enabled tri-state buffers" 0 0 "Quartus II" 0 -1 1449814769599 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "I2C_Controller.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/I2C_Controller.v" 72 -1 0 } } { "I2C_Controller.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/I2C_Controller.v" 63 -1 0 } } { "I2C_Controller.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/I2C_Controller.v" 68 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1449814769616 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1449814769616 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "AUD_ADCLRCK~synth " "Node \"AUD_ADCLRCK~synth\"" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 134 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449814769903 ""} { "Warning" "WMLS_MLS_NODE_NAME" "AUD_DACLRCK~synth " "Node \"AUD_DACLRCK~synth\"" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 136 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449814769903 ""} { "Warning" "WMLS_MLS_NODE_NAME" "AUD_BCLK~synth " "Node \"AUD_BCLK~synth\"" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 138 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449814769903 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1449814769903 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] VCC " "Pin \"HEX0\[0\]\" is stuck at VCC" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449814769909 "|synthesizer|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] VCC " "Pin \"HEX0\[1\]\" is stuck at VCC" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449814769909 "|synthesizer|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] VCC " "Pin \"HEX0\[2\]\" is stuck at VCC" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449814769909 "|synthesizer|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] VCC " "Pin \"HEX0\[3\]\" is stuck at VCC" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449814769909 "|synthesizer|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] VCC " "Pin \"HEX0\[4\]\" is stuck at VCC" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449814769909 "|synthesizer|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] VCC " "Pin \"HEX0\[5\]\" is stuck at VCC" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449814769909 "|synthesizer|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] VCC " "Pin \"HEX0\[6\]\" is stuck at VCC" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449814769909 "|synthesizer|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] VCC " "Pin \"HEX1\[0\]\" is stuck at VCC" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449814769909 "|synthesizer|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] VCC " "Pin \"HEX1\[1\]\" is stuck at VCC" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449814769909 "|synthesizer|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] VCC " "Pin \"HEX1\[2\]\" is stuck at VCC" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449814769909 "|synthesizer|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] VCC " "Pin \"HEX1\[3\]\" is stuck at VCC" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449814769909 "|synthesizer|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] VCC " "Pin \"HEX1\[4\]\" is stuck at VCC" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449814769909 "|synthesizer|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] VCC " "Pin \"HEX1\[5\]\" is stuck at VCC" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449814769909 "|synthesizer|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449814769909 "|synthesizer|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] VCC " "Pin \"HEX2\[0\]\" is stuck at VCC" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449814769909 "|synthesizer|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] VCC " "Pin \"HEX2\[1\]\" is stuck at VCC" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449814769909 "|synthesizer|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] VCC " "Pin \"HEX2\[2\]\" is stuck at VCC" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449814769909 "|synthesizer|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] VCC " "Pin \"HEX2\[3\]\" is stuck at VCC" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449814769909 "|synthesizer|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] VCC " "Pin \"HEX2\[4\]\" is stuck at VCC" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449814769909 "|synthesizer|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] VCC " "Pin \"HEX2\[5\]\" is stuck at VCC" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449814769909 "|synthesizer|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449814769909 "|synthesizer|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] VCC " "Pin \"HEX3\[0\]\" is stuck at VCC" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449814769909 "|synthesizer|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] VCC " "Pin \"HEX3\[1\]\" is stuck at VCC" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449814769909 "|synthesizer|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] VCC " "Pin \"HEX3\[2\]\" is stuck at VCC" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449814769909 "|synthesizer|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] VCC " "Pin \"HEX3\[3\]\" is stuck at VCC" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449814769909 "|synthesizer|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] VCC " "Pin \"HEX3\[4\]\" is stuck at VCC" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449814769909 "|synthesizer|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] VCC " "Pin \"HEX3\[5\]\" is stuck at VCC" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449814769909 "|synthesizer|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449814769909 "|synthesizer|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] VCC " "Pin \"HEX4\[0\]\" is stuck at VCC" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449814769909 "|synthesizer|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] VCC " "Pin \"HEX4\[1\]\" is stuck at VCC" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449814769909 "|synthesizer|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] VCC " "Pin \"HEX4\[2\]\" is stuck at VCC" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449814769909 "|synthesizer|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] VCC " "Pin \"HEX4\[3\]\" is stuck at VCC" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449814769909 "|synthesizer|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] VCC " "Pin \"HEX4\[4\]\" is stuck at VCC" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449814769909 "|synthesizer|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] VCC " "Pin \"HEX4\[5\]\" is stuck at VCC" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449814769909 "|synthesizer|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449814769909 "|synthesizer|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] VCC " "Pin \"HEX5\[0\]\" is stuck at VCC" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449814769909 "|synthesizer|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] VCC " "Pin \"HEX5\[1\]\" is stuck at VCC" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449814769909 "|synthesizer|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] VCC " "Pin \"HEX5\[2\]\" is stuck at VCC" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449814769909 "|synthesizer|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] VCC " "Pin \"HEX5\[3\]\" is stuck at VCC" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449814769909 "|synthesizer|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] VCC " "Pin \"HEX5\[4\]\" is stuck at VCC" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449814769909 "|synthesizer|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] VCC " "Pin \"HEX5\[5\]\" is stuck at VCC" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449814769909 "|synthesizer|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449814769909 "|synthesizer|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[0\] VCC " "Pin \"HEX6\[0\]\" is stuck at VCC" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449814769909 "|synthesizer|HEX6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[1\] VCC " "Pin \"HEX6\[1\]\" is stuck at VCC" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449814769909 "|synthesizer|HEX6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[2\] VCC " "Pin \"HEX6\[2\]\" is stuck at VCC" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449814769909 "|synthesizer|HEX6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[3\] VCC " "Pin \"HEX6\[3\]\" is stuck at VCC" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449814769909 "|synthesizer|HEX6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[4\] VCC " "Pin \"HEX6\[4\]\" is stuck at VCC" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449814769909 "|synthesizer|HEX6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[5\] VCC " "Pin \"HEX6\[5\]\" is stuck at VCC" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449814769909 "|synthesizer|HEX6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[6\] VCC " "Pin \"HEX6\[6\]\" is stuck at VCC" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449814769909 "|synthesizer|HEX6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[0\] VCC " "Pin \"HEX7\[0\]\" is stuck at VCC" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449814769909 "|synthesizer|HEX7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[1\] VCC " "Pin \"HEX7\[1\]\" is stuck at VCC" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449814769909 "|synthesizer|HEX7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[2\] VCC " "Pin \"HEX7\[2\]\" is stuck at VCC" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449814769909 "|synthesizer|HEX7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[3\] VCC " "Pin \"HEX7\[3\]\" is stuck at VCC" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449814769909 "|synthesizer|HEX7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[4\] VCC " "Pin \"HEX7\[4\]\" is stuck at VCC" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449814769909 "|synthesizer|HEX7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[5\] VCC " "Pin \"HEX7\[5\]\" is stuck at VCC" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449814769909 "|synthesizer|HEX7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[6\] VCC " "Pin \"HEX7\[6\]\" is stuck at VCC" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449814769909 "|synthesizer|HEX7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[0\] GND " "Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449814769909 "|synthesizer|LEDG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449814769909 "|synthesizer|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449814769909 "|synthesizer|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449814769909 "|synthesizer|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449814769909 "|synthesizer|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449814769909 "|synthesizer|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449814769909 "|synthesizer|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449814769909 "|synthesizer|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[8\] GND " "Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449814769909 "|synthesizer|LEDG[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449814769909 "|synthesizer|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449814769909 "|synthesizer|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449814769909 "|synthesizer|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449814769909 "|synthesizer|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449814769909 "|synthesizer|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449814769909 "|synthesizer|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449814769909 "|synthesizer|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449814769909 "|synthesizer|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449814769909 "|synthesizer|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449814769909 "|synthesizer|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449814769909 "|synthesizer|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449814769909 "|synthesizer|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449814769909 "|synthesizer|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449814769909 "|synthesizer|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449814769909 "|synthesizer|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449814769909 "|synthesizer|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449814769909 "|synthesizer|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] GND " "Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449814769909 "|synthesizer|LEDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "UART_TXD GND " "Pin \"UART_TXD\" is stuck at GND" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449814769909 "|synthesizer|UART_TXD"} { "Warning" "WMLS_MLS_STUCK_PIN" "IRDA_TXD GND " "Pin \"IRDA_TXD\" is stuck at GND" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449814769909 "|synthesizer|IRDA_TXD"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449814769909 "|synthesizer|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449814769909 "|synthesizer|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449814769909 "|synthesizer|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449814769909 "|synthesizer|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449814769909 "|synthesizer|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449814769909 "|synthesizer|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449814769909 "|synthesizer|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449814769909 "|synthesizer|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449814769909 "|synthesizer|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449814769909 "|synthesizer|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449814769909 "|synthesizer|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449814769909 "|synthesizer|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_LDQM GND " "Pin \"DRAM_LDQM\" is stuck at GND" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449814769909 "|synthesizer|DRAM_LDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_UDQM GND " "Pin \"DRAM_UDQM\" is stuck at GND" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449814769909 "|synthesizer|DRAM_UDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N VCC " "Pin \"DRAM_WE_N\" is stuck at VCC" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449814769909 "|synthesizer|DRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N VCC " "Pin \"DRAM_CAS_N\" is stuck at VCC" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449814769909 "|synthesizer|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N VCC " "Pin \"DRAM_RAS_N\" is stuck at VCC" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449814769909 "|synthesizer|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N VCC " "Pin \"DRAM_CS_N\" is stuck at VCC" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449814769909 "|synthesizer|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA_0 GND " "Pin \"DRAM_BA_0\" is stuck at GND" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449814769909 "|synthesizer|DRAM_BA_0"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA_1 GND " "Pin \"DRAM_BA_1\" is stuck at GND" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449814769909 "|synthesizer|DRAM_BA_1"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449814769909 "|synthesizer|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449814769909 "|synthesizer|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[0\] GND " "Pin \"FL_ADDR\[0\]\" is stuck at GND" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449814769909 "|synthesizer|FL_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[1\] GND " "Pin \"FL_ADDR\[1\]\" is stuck at GND" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449814769909 "|synthesizer|FL_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[2\] GND " "Pin \"FL_ADDR\[2\]\" is stuck at GND" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449814769909 "|synthesizer|FL_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[3\] GND " "Pin \"FL_ADDR\[3\]\" is stuck at GND" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449814769909 "|synthesizer|FL_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[4\] GND " "Pin \"FL_ADDR\[4\]\" is stuck at GND" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449814769909 "|synthesizer|FL_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[5\] GND " "Pin \"FL_ADDR\[5\]\" is stuck at GND" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449814769909 "|synthesizer|FL_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[6\] GND " "Pin \"FL_ADDR\[6\]\" is stuck at GND" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449814769909 "|synthesizer|FL_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[7\] GND " "Pin \"FL_ADDR\[7\]\" is stuck at GND" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449814769909 "|synthesizer|FL_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[8\] GND " "Pin \"FL_ADDR\[8\]\" is stuck at GND" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449814769909 "|synthesizer|FL_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[9\] GND " "Pin \"FL_ADDR\[9\]\" is stuck at GND" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449814769909 "|synthesizer|FL_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[10\] GND " "Pin \"FL_ADDR\[10\]\" is stuck at GND" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449814769909 "|synthesizer|FL_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[11\] GND " "Pin \"FL_ADDR\[11\]\" is stuck at GND" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449814769909 "|synthesizer|FL_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[12\] GND " "Pin \"FL_ADDR\[12\]\" is stuck at GND" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449814769909 "|synthesizer|FL_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[13\] GND " "Pin \"FL_ADDR\[13\]\" is stuck at GND" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449814769909 "|synthesizer|FL_ADDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[14\] GND " "Pin \"FL_ADDR\[14\]\" is stuck at GND" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449814769909 "|synthesizer|FL_ADDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[15\] GND " "Pin \"FL_ADDR\[15\]\" is stuck at GND" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449814769909 "|synthesizer|FL_ADDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[16\] GND " "Pin \"FL_ADDR\[16\]\" is stuck at GND" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449814769909 "|synthesizer|FL_ADDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[17\] GND " "Pin \"FL_ADDR\[17\]\" is stuck at GND" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449814769909 "|synthesizer|FL_ADDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[18\] GND " "Pin \"FL_ADDR\[18\]\" is stuck at GND" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449814769909 "|synthesizer|FL_ADDR[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[19\] GND " "Pin \"FL_ADDR\[19\]\" is stuck at GND" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449814769909 "|synthesizer|FL_ADDR[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[20\] GND " "Pin \"FL_ADDR\[20\]\" is stuck at GND" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449814769909 "|synthesizer|FL_ADDR[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[21\] GND " "Pin \"FL_ADDR\[21\]\" is stuck at GND" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449814769909 "|synthesizer|FL_ADDR[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_WE_N VCC " "Pin \"FL_WE_N\" is stuck at VCC" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449814769909 "|synthesizer|FL_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_RST_N VCC " "Pin \"FL_RST_N\" is stuck at VCC" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449814769909 "|synthesizer|FL_RST_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_OE_N VCC " "Pin \"FL_OE_N\" is stuck at VCC" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449814769909 "|synthesizer|FL_OE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_CE_N VCC " "Pin \"FL_CE_N\" is stuck at VCC" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449814769909 "|synthesizer|FL_CE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[0\] GND " "Pin \"SRAM_ADDR\[0\]\" is stuck at GND" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449814769909 "|synthesizer|SRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[1\] GND " "Pin \"SRAM_ADDR\[1\]\" is stuck at GND" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449814769909 "|synthesizer|SRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[2\] GND " "Pin \"SRAM_ADDR\[2\]\" is stuck at GND" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449814769909 "|synthesizer|SRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[3\] GND " "Pin \"SRAM_ADDR\[3\]\" is stuck at GND" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449814769909 "|synthesizer|SRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[4\] GND " "Pin \"SRAM_ADDR\[4\]\" is stuck at GND" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449814769909 "|synthesizer|SRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[5\] GND " "Pin \"SRAM_ADDR\[5\]\" is stuck at GND" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449814769909 "|synthesizer|SRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[6\] GND " "Pin \"SRAM_ADDR\[6\]\" is stuck at GND" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449814769909 "|synthesizer|SRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[7\] GND " "Pin \"SRAM_ADDR\[7\]\" is stuck at GND" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449814769909 "|synthesizer|SRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[8\] GND " "Pin \"SRAM_ADDR\[8\]\" is stuck at GND" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449814769909 "|synthesizer|SRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[9\] GND " "Pin \"SRAM_ADDR\[9\]\" is stuck at GND" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449814769909 "|synthesizer|SRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[10\] GND " "Pin \"SRAM_ADDR\[10\]\" is stuck at GND" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449814769909 "|synthesizer|SRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[11\] GND " "Pin \"SRAM_ADDR\[11\]\" is stuck at GND" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449814769909 "|synthesizer|SRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[12\] GND " "Pin \"SRAM_ADDR\[12\]\" is stuck at GND" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449814769909 "|synthesizer|SRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[13\] GND " "Pin \"SRAM_ADDR\[13\]\" is stuck at GND" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449814769909 "|synthesizer|SRAM_ADDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[14\] GND " "Pin \"SRAM_ADDR\[14\]\" is stuck at GND" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449814769909 "|synthesizer|SRAM_ADDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[15\] GND " "Pin \"SRAM_ADDR\[15\]\" is stuck at GND" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449814769909 "|synthesizer|SRAM_ADDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[16\] GND " "Pin \"SRAM_ADDR\[16\]\" is stuck at GND" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449814769909 "|synthesizer|SRAM_ADDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[17\] GND " "Pin \"SRAM_ADDR\[17\]\" is stuck at GND" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449814769909 "|synthesizer|SRAM_ADDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_UB_N VCC " "Pin \"SRAM_UB_N\" is stuck at VCC" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449814769909 "|synthesizer|SRAM_UB_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_LB_N VCC " "Pin \"SRAM_LB_N\" is stuck at VCC" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449814769909 "|synthesizer|SRAM_LB_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_WE_N VCC " "Pin \"SRAM_WE_N\" is stuck at VCC" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449814769909 "|synthesizer|SRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_CE_N VCC " "Pin \"SRAM_CE_N\" is stuck at VCC" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449814769909 "|synthesizer|SRAM_CE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_OE_N VCC " "Pin \"SRAM_OE_N\" is stuck at VCC" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449814769909 "|synthesizer|SRAM_OE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_ADDR\[0\] GND " "Pin \"OTG_ADDR\[0\]\" is stuck at GND" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449814769909 "|synthesizer|OTG_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_ADDR\[1\] GND " "Pin \"OTG_ADDR\[1\]\" is stuck at GND" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449814769909 "|synthesizer|OTG_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_CS_N VCC " "Pin \"OTG_CS_N\" is stuck at VCC" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449814769909 "|synthesizer|OTG_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_RD_N VCC " "Pin \"OTG_RD_N\" is stuck at VCC" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449814769909 "|synthesizer|OTG_RD_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_WR_N VCC " "Pin \"OTG_WR_N\" is stuck at VCC" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449814769909 "|synthesizer|OTG_WR_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_RST_N VCC " "Pin \"OTG_RST_N\" is stuck at VCC" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449814769909 "|synthesizer|OTG_RST_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_FSPEED VCC " "Pin \"OTG_FSPEED\" is stuck at VCC" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 84 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449814769909 "|synthesizer|OTG_FSPEED"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_LSPEED VCC " "Pin \"OTG_LSPEED\" is stuck at VCC" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 85 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449814769909 "|synthesizer|OTG_LSPEED"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_DACK0_N VCC " "Pin \"OTG_DACK0_N\" is stuck at VCC" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 90 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449814769909 "|synthesizer|OTG_DACK0_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_DACK1_N VCC " "Pin \"OTG_DACK1_N\" is stuck at VCC" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 91 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449814769909 "|synthesizer|OTG_DACK1_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON GND " "Pin \"LCD_ON\" is stuck at GND" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 94 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449814769909 "|synthesizer|LCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_BLON GND " "Pin \"LCD_BLON\" is stuck at GND" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 95 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449814769909 "|synthesizer|LCD_BLON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449814769909 "|synthesizer|LCD_RW"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_EN GND " "Pin \"LCD_EN\" is stuck at GND" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 97 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449814769909 "|synthesizer|LCD_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RS GND " "Pin \"LCD_RS\" is stuck at GND" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 98 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449814769909 "|synthesizer|LCD_RS"} { "Warning" "WMLS_MLS_STUCK_PIN" "SD_CLK GND " "Pin \"SD_CLK\" is stuck at GND" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 103 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449814769909 "|synthesizer|SD_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "TDO GND " "Pin \"TDO\" is stuck at GND" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 114 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449814769909 "|synthesizer|TDO"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_HS GND " "Pin \"VGA_HS\" is stuck at GND" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 117 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449814769909 "|synthesizer|VGA_HS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_VS GND " "Pin \"VGA_VS\" is stuck at GND" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 118 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449814769909 "|synthesizer|VGA_VS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_BLANK GND " "Pin \"VGA_BLANK\" is stuck at GND" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 119 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449814769909 "|synthesizer|VGA_BLANK"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC GND " "Pin \"VGA_SYNC\" is stuck at GND" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 120 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449814769909 "|synthesizer|VGA_SYNC"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 121 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449814769909 "|synthesizer|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 121 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449814769909 "|synthesizer|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 121 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449814769909 "|synthesizer|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 121 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449814769909 "|synthesizer|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[4\] GND " "Pin \"VGA_R\[4\]\" is stuck at GND" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 121 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449814769909 "|synthesizer|VGA_R[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[5\] GND " "Pin \"VGA_R\[5\]\" is stuck at GND" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 121 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449814769909 "|synthesizer|VGA_R[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[6\] GND " "Pin \"VGA_R\[6\]\" is stuck at GND" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 121 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449814769909 "|synthesizer|VGA_R[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[7\] GND " "Pin \"VGA_R\[7\]\" is stuck at GND" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 121 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449814769909 "|synthesizer|VGA_R[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[8\] GND " "Pin \"VGA_R\[8\]\" is stuck at GND" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 121 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449814769909 "|synthesizer|VGA_R[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[9\] GND " "Pin \"VGA_R\[9\]\" is stuck at GND" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 121 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449814769909 "|synthesizer|VGA_R[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 122 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449814769909 "|synthesizer|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 122 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449814769909 "|synthesizer|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 122 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449814769909 "|synthesizer|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 122 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449814769909 "|synthesizer|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[4\] GND " "Pin \"VGA_G\[4\]\" is stuck at GND" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 122 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449814769909 "|synthesizer|VGA_G[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[5\] GND " "Pin \"VGA_G\[5\]\" is stuck at GND" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 122 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449814769909 "|synthesizer|VGA_G[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[6\] GND " "Pin \"VGA_G\[6\]\" is stuck at GND" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 122 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449814769909 "|synthesizer|VGA_G[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[7\] GND " "Pin \"VGA_G\[7\]\" is stuck at GND" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 122 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449814769909 "|synthesizer|VGA_G[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[8\] GND " "Pin \"VGA_G\[8\]\" is stuck at GND" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 122 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449814769909 "|synthesizer|VGA_G[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[9\] GND " "Pin \"VGA_G\[9\]\" is stuck at GND" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 122 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449814769909 "|synthesizer|VGA_G[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 123 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449814769909 "|synthesizer|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 123 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449814769909 "|synthesizer|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 123 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449814769909 "|synthesizer|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 123 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449814769909 "|synthesizer|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[4\] GND " "Pin \"VGA_B\[4\]\" is stuck at GND" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 123 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449814769909 "|synthesizer|VGA_B[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[5\] GND " "Pin \"VGA_B\[5\]\" is stuck at GND" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 123 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449814769909 "|synthesizer|VGA_B[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[6\] GND " "Pin \"VGA_B\[6\]\" is stuck at GND" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 123 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449814769909 "|synthesizer|VGA_B[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[7\] GND " "Pin \"VGA_B\[7\]\" is stuck at GND" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 123 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449814769909 "|synthesizer|VGA_B[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[8\] GND " "Pin \"VGA_B\[8\]\" is stuck at GND" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 123 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449814769909 "|synthesizer|VGA_B[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[9\] GND " "Pin \"VGA_B\[9\]\" is stuck at GND" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 123 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449814769909 "|synthesizer|VGA_B[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_CMD GND " "Pin \"ENET_CMD\" is stuck at GND" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 126 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449814769909 "|synthesizer|ENET_CMD"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_CS_N VCC " "Pin \"ENET_CS_N\" is stuck at VCC" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 127 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449814769909 "|synthesizer|ENET_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_WR_N VCC " "Pin \"ENET_WR_N\" is stuck at VCC" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 128 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449814769909 "|synthesizer|ENET_WR_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_RD_N VCC " "Pin \"ENET_RD_N\" is stuck at VCC" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 129 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449814769909 "|synthesizer|ENET_RD_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_RST_N VCC " "Pin \"ENET_RST_N\" is stuck at VCC" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 130 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449814769909 "|synthesizer|ENET_RST_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_CLK GND " "Pin \"ENET_CLK\" is stuck at GND" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 132 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449814769909 "|synthesizer|ENET_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "TD_RESET VCC " "Pin \"TD_RESET\" is stuck at VCC" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 144 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449814769909 "|synthesizer|TD_RESET"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1449814769909 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1449814770613 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1449814771405 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449814771405 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "24 " "Design contains 24 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "EXT_CLOCK " "No output dependent on input pin \"EXT_CLOCK\"" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449814771641 "|synthesizer|EXT_CLOCK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_RXD " "No output dependent on input pin \"UART_RXD\"" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449814771641 "|synthesizer|UART_RXD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IRDA_RXD " "No output dependent on input pin \"IRDA_RXD\"" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 48 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449814771641 "|synthesizer|IRDA_RXD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_INT0 " "No output dependent on input pin \"OTG_INT0\"" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 86 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449814771641 "|synthesizer|OTG_INT0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_INT1 " "No output dependent on input pin \"OTG_INT1\"" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 87 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449814771641 "|synthesizer|OTG_INT1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_DREQ0 " "No output dependent on input pin \"OTG_DREQ0\"" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 88 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449814771641 "|synthesizer|OTG_DREQ0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_DREQ1 " "No output dependent on input pin \"OTG_DREQ1\"" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 89 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449814771641 "|synthesizer|OTG_DREQ1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PS2_DAT " "No output dependent on input pin \"PS2_DAT\"" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 108 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449814771641 "|synthesizer|PS2_DAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PS2_CLK " "No output dependent on input pin \"PS2_CLK\"" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 109 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449814771641 "|synthesizer|PS2_CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TDI " "No output dependent on input pin \"TDI\"" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 111 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449814771641 "|synthesizer|TDI"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TCK " "No output dependent on input pin \"TCK\"" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 112 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449814771641 "|synthesizer|TCK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TCS " "No output dependent on input pin \"TCS\"" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 113 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449814771641 "|synthesizer|TCS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET_INT " "No output dependent on input pin \"ENET_INT\"" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 131 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449814771641 "|synthesizer|ENET_INT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 135 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449814771641 "|synthesizer|AUD_ADCDAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[0\] " "No output dependent on input pin \"TD_DATA\[0\]\"" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 141 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449814771641 "|synthesizer|TD_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[1\] " "No output dependent on input pin \"TD_DATA\[1\]\"" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 141 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449814771641 "|synthesizer|TD_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[2\] " "No output dependent on input pin \"TD_DATA\[2\]\"" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 141 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449814771641 "|synthesizer|TD_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[3\] " "No output dependent on input pin \"TD_DATA\[3\]\"" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 141 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449814771641 "|synthesizer|TD_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[4\] " "No output dependent on input pin \"TD_DATA\[4\]\"" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 141 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449814771641 "|synthesizer|TD_DATA[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[5\] " "No output dependent on input pin \"TD_DATA\[5\]\"" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 141 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449814771641 "|synthesizer|TD_DATA[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[6\] " "No output dependent on input pin \"TD_DATA\[6\]\"" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 141 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449814771641 "|synthesizer|TD_DATA[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[7\] " "No output dependent on input pin \"TD_DATA\[7\]\"" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 141 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449814771641 "|synthesizer|TD_DATA[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_HS " "No output dependent on input pin \"TD_HS\"" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 142 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449814771641 "|synthesizer|TD_HS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_VS " "No output dependent on input pin \"TD_VS\"" {  } { { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 143 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449814771641 "|synthesizer|TD_VS"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1449814771641 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1031 " "Implemented 1031 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "48 " "Implemented 48 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1449814771646 ""} { "Info" "ICUT_CUT_TM_OPINS" "218 " "Implemented 218 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1449814771646 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "159 " "Implemented 159 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1449814771646 ""} { "Info" "ICUT_CUT_TM_LCELLS" "477 " "Implemented 477 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1449814771646 ""} { "Info" "ICUT_CUT_TM_RAMS" "128 " "Implemented 128 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1449814771646 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1449814771646 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1449814771646 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1803 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1803 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "500 " "Peak virtual memory: 500 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1449814771837 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 11 01:19:31 2015 " "Processing ended: Fri Dec 11 01:19:31 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1449814771837 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1449814771837 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1449814771837 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1449814771837 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1449814773357 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1449814773358 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 11 01:19:32 2015 " "Processing started: Fri Dec 11 01:19:32 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1449814773358 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1449814773358 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Synthesizer -c DE2_TOP " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Synthesizer -c DE2_TOP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1449814773359 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1449814773505 ""}
{ "Info" "0" "" "Project  = Synthesizer" {  } {  } 0 0 "Project  = Synthesizer" 0 0 "Fitter" 0 0 1449814773506 ""}
{ "Info" "0" "" "Revision = DE2_TOP" {  } {  } 0 0 "Revision = DE2_TOP" 0 0 "Fitter" 0 0 1449814773506 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "DE2_TOP EP2C35F672C6 " "Automatically selected device EP2C35F672C6 for design DE2_TOP" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1449814773951 ""}
{ "Info" "IMPP_MPP_FIT_WITH_SMALLER_DEVICE" "" "Fitting design with smaller device may be possible, but smaller device must be specified" {  } {  } 0 119005 "Fitting design with smaller device may be possible, but smaller device must be specified" 0 0 "Fitter" 0 -1 1449814773951 ""}
{ "Warning" "WCUT_CUT_YGR_PLL_SET_COMPENSATE_CLK" "VGA_Audio_PLL:p1\|altpll:altpll_component\|pll clock1 " "Compensate clock of PLL \"VGA_Audio_PLL:p1\|altpll:altpll_component\|pll\" has been set to clock1" {  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/" { { 0 { 0 ""} 0 631 9224 9983 0}  }  } }  } 0 15564 "Compensate clock of PLL \"%1!s!\" has been set to %2!s!" 0 0 "Fitter" 0 -1 1449814774056 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "VGA_Audio_PLL:p1\|altpll:altpll_component\|pll Cyclone II PLL " "Implemented PLL \"VGA_Audio_PLL:p1\|altpll:altpll_component\|pll\" as Cyclone II PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1 2 3 0 0 " "Implementing clock multiplication of 2, clock division of 3, and phase shift of 0 degrees (0 ps) for VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1 port" {  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 917 3 0 } } { "" "" { Generic "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/" { { 0 { 0 ""} 0 632 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1449814774064 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk2 14 15 -90 -9921 " "Implementing clock multiplication of 14, clock division of 15, and phase shift of -90 degrees (-9921 ps) for VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk2 port" {  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 914 3 0 } } { "" "" { Generic "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/" { { 0 { 0 ""} 0 633 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1449814774064 ""}  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/" { { 0 { 0 ""} 0 631 9224 9983 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1449814774064 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1449814774135 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1449814774154 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1449814775032 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1449814775032 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1449814775032 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/" { { 0 { 0 ""} 0 2924 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1449814775037 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/" { { 0 { 0 ""} 0 2925 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1449814775037 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/" { { 0 { 0 ""} 0 2926 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1449814775037 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1449814775037 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1449814775048 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 425 " "No exact pin location assignment(s) for 1 pins of 425 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRDA_TXD " "Pin IRDA_TXD not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IRDA_TXD } } } { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 47 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IRDA_TXD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/" { { 0 { 0 ""} 0 401 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1449814775346 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1449814775346 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DE2_TOP.sdc " "Synopsys Design Constraints File file not found: 'DE2_TOP.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1449814775861 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1449814775862 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1449814775870 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1449814775892 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1 (placed in counter C0 of PLL_3) " "Automatically promoted node VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1 (placed in counter C0 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G11 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G11" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1449814776014 ""}  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/" { { 0 { 0 ""} 0 631 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1449814776014 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk2 (placed in counter C1 of PLL_3) " "Automatically promoted node VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk2 (placed in counter C1 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G10 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G10" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1449814776014 ""}  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/" { { 0 { 0 ""} 0 631 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1449814776014 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50 (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node CLOCK_50 (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1449814776014 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 25 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/" { { 0 { 0 ""} 0 397 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1449814776014 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "AUDIO_DAC_ADC:u4\|LRCK_1X  " "Automatically promoted node AUDIO_DAC_ADC:u4\|LRCK_1X " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1449814776015 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AUD_DACLRCK " "Destination node AUD_DACLRCK" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { AUD_DACLRCK } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 136 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AUD_DACLRCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/" { { 0 { 0 ""} 0 463 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1449814776015 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AUD_ADCLRCK " "Destination node AUD_ADCLRCK" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { AUD_ADCLRCK } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 134 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AUD_ADCLRCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/" { { 0 { 0 ""} 0 394 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1449814776015 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AUDIO_DAC_ADC:u4\|Mux1~20 " "Destination node AUDIO_DAC_ADC:u4\|Mux1~20" {  } { { "AUDIO_DAC_ADC.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/AUDIO_DAC_ADC.v" 151 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AUDIO_DAC_ADC:u4|Mux1~20 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/" { { 0 { 0 ""} 0 967 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1449814776015 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AUDIO_DAC_ADC:u4\|LRCK_1X~0 " "Destination node AUDIO_DAC_ADC:u4\|LRCK_1X~0" {  } { { "AUDIO_DAC_ADC.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/AUDIO_DAC_ADC.v" 99 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AUDIO_DAC_ADC:u4|LRCK_1X~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/" { { 0 { 0 ""} 0 1191 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1449814776015 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1449814776015 ""}  } { { "AUDIO_DAC_ADC.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/AUDIO_DAC_ADC.v" 99 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AUDIO_DAC_ADC:u4|LRCK_1X } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/" { { 0 { 0 ""} 0 541 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1449814776015 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "I2C_AV_Config:u3\|mI2C_CTRL_CLK  " "Automatically promoted node I2C_AV_Config:u3\|mI2C_CTRL_CLK " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1449814776016 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_AV_Config:u3\|I2C_Controller:u0\|I2C_SCLK~2 " "Destination node I2C_AV_Config:u3\|I2C_Controller:u0\|I2C_SCLK~2" {  } { { "I2C_Controller.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/I2C_Controller.v" 62 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I2C_AV_Config:u3|I2C_Controller:u0|I2C_SCLK~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/" { { 0 { 0 ""} 0 946 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1449814776016 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_AV_Config:u3\|mI2C_CTRL_CLK~0 " "Destination node I2C_AV_Config:u3\|mI2C_CTRL_CLK~0" {  } { { "I2C_AV_Config.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/I2C_AV_Config.v" 16 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I2C_AV_Config:u3|mI2C_CTRL_CLK~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/" { { 0 { 0 ""} 0 987 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1449814776016 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1449814776016 ""}  } { { "I2C_AV_Config.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/I2C_AV_Config.v" 16 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I2C_AV_Config:u3|mI2C_CTRL_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/" { { 0 { 0 ""} 0 610 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1449814776016 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "AUDIO_DAC_ADC:u4\|oAUD_BCK  " "Automatically promoted node AUDIO_DAC_ADC:u4\|oAUD_BCK " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1449814776017 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AUD_BCLK " "Destination node AUD_BCLK" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { AUD_BCLK } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 138 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AUD_BCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/" { { 0 { 0 ""} 0 465 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1449814776017 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AUDIO_DAC_ADC:u4\|oAUD_BCK~0 " "Destination node AUDIO_DAC_ADC:u4\|oAUD_BCK~0" {  } { { "AUDIO_DAC_ADC.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/AUDIO_DAC_ADC.v" 36 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AUDIO_DAC_ADC:u4|oAUD_BCK~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/" { { 0 { 0 ""} 0 1239 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1449814776017 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1449814776017 ""}  } { { "AUDIO_DAC_ADC.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/AUDIO_DAC_ADC.v" 36 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AUDIO_DAC_ADC:u4|oAUD_BCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/" { { 0 { 0 ""} 0 540 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1449814776017 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1449814776280 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1449814776283 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1449814776284 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1449814776288 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1449814776291 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1449814776294 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1449814776294 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1449814776297 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1449814776369 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1449814776372 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1449814776372 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "1 unused 3.3V 0 1 0 " "Number of I/O pins in group: 1 (unused VREF, 3.3V VCCIO, 0 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1449814776655 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1449814776655 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1449814776655 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 62 2 " "I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 62 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1449814776657 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 58 1 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 58 total pin(s) used --  1 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1449814776657 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 56 0 " "I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 56 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1449814776657 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 28 30 " "I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 28 total pin(s) used --  30 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1449814776657 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 3.3V 56 9 " "I/O bank number 5 does not use VREF pins and has 3.3V VCCIO pins. 56 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1449814776657 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 56 3 " "I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 56 total pin(s) used --  3 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1449814776657 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 58 0 " "I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 58 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1449814776657 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 53 3 " "I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 53 total pin(s) used --  3 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1449814776657 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1449814776657 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1449814776657 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "VGA_Audio_PLL:p1\|altpll:altpll_component\|pll clk\[1\] AUD_XCK " "PLL \"VGA_Audio_PLL:p1\|altpll:altpll_component\|pll\" output port clk\[1\] feeds output pin \"AUD_XCK\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "VGA_Audio_PLL.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/VGA_Audio_PLL.v" 97 0 0 } } { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 262 0 0 } } { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 139 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1449814777052 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "VGA_Audio_PLL:p1\|altpll:altpll_component\|pll clk\[2\] VGA_CLK " "PLL \"VGA_Audio_PLL:p1\|altpll:altpll_component\|pll\" output port clk\[2\] feeds output pin \"VGA_CLK\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "VGA_Audio_PLL.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/VGA_Audio_PLL.v" 97 0 0 } } { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 262 0 0 } } { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 116 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1449814777053 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1449814777090 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1449814779678 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1449814780145 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1449814780169 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1449814784480 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1449814784481 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1449814784798 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X22_Y12 X32_Y23 " "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23" {  } { { "loc" "" { Generic "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/" { { 1 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23"} { { 11 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23"} 22 12 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1449814786774 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1449814786774 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1449814787746 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1449814787750 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1449814787750 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "1.47 " "Total time spent on timing analysis during the Fitter is 1.47 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1449814787804 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1449814787819 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "377 " "Found 377 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SD_DAT3 0 " "Pin \"SD_DAT3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SD_CMD 0 " "Pin \"SD_CMD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[0\] 0 " "Pin \"DRAM_DQ\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[1\] 0 " "Pin \"DRAM_DQ\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[2\] 0 " "Pin \"DRAM_DQ\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[3\] 0 " "Pin \"DRAM_DQ\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[4\] 0 " "Pin \"DRAM_DQ\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[5\] 0 " "Pin \"DRAM_DQ\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[6\] 0 " "Pin \"DRAM_DQ\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[7\] 0 " "Pin \"DRAM_DQ\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[8\] 0 " "Pin \"DRAM_DQ\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[9\] 0 " "Pin \"DRAM_DQ\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[10\] 0 " "Pin \"DRAM_DQ\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[11\] 0 " "Pin \"DRAM_DQ\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[12\] 0 " "Pin \"DRAM_DQ\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[13\] 0 " "Pin \"DRAM_DQ\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[14\] 0 " "Pin \"DRAM_DQ\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[15\] 0 " "Pin \"DRAM_DQ\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[0\] 0 " "Pin \"FL_DQ\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[1\] 0 " "Pin \"FL_DQ\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[2\] 0 " "Pin \"FL_DQ\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[3\] 0 " "Pin \"FL_DQ\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[4\] 0 " "Pin \"FL_DQ\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[5\] 0 " "Pin \"FL_DQ\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[6\] 0 " "Pin \"FL_DQ\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[7\] 0 " "Pin \"FL_DQ\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[0\] 0 " "Pin \"SRAM_DQ\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[1\] 0 " "Pin \"SRAM_DQ\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[2\] 0 " "Pin \"SRAM_DQ\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[3\] 0 " "Pin \"SRAM_DQ\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[4\] 0 " "Pin \"SRAM_DQ\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[5\] 0 " "Pin \"SRAM_DQ\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[6\] 0 " "Pin \"SRAM_DQ\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[7\] 0 " "Pin \"SRAM_DQ\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[8\] 0 " "Pin \"SRAM_DQ\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[9\] 0 " "Pin \"SRAM_DQ\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[10\] 0 " "Pin \"SRAM_DQ\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[11\] 0 " "Pin \"SRAM_DQ\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[12\] 0 " "Pin \"SRAM_DQ\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[13\] 0 " "Pin \"SRAM_DQ\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[14\] 0 " "Pin \"SRAM_DQ\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[15\] 0 " "Pin \"SRAM_DQ\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[0\] 0 " "Pin \"OTG_DATA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[1\] 0 " "Pin \"OTG_DATA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[2\] 0 " "Pin \"OTG_DATA\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[3\] 0 " "Pin \"OTG_DATA\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[4\] 0 " "Pin \"OTG_DATA\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[5\] 0 " "Pin \"OTG_DATA\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[6\] 0 " "Pin \"OTG_DATA\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[7\] 0 " "Pin \"OTG_DATA\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[8\] 0 " "Pin \"OTG_DATA\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[9\] 0 " "Pin \"OTG_DATA\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[10\] 0 " "Pin \"OTG_DATA\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[11\] 0 " "Pin \"OTG_DATA\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[12\] 0 " "Pin \"OTG_DATA\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[13\] 0 " "Pin \"OTG_DATA\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[14\] 0 " "Pin \"OTG_DATA\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[15\] 0 " "Pin \"OTG_DATA\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[0\] 0 " "Pin \"LCD_DATA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[1\] 0 " "Pin \"LCD_DATA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[2\] 0 " "Pin \"LCD_DATA\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[3\] 0 " "Pin \"LCD_DATA\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[4\] 0 " "Pin \"LCD_DATA\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[5\] 0 " "Pin \"LCD_DATA\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[6\] 0 " "Pin \"LCD_DATA\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[7\] 0 " "Pin \"LCD_DATA\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SD_DAT 0 " "Pin \"SD_DAT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "I2C_SDAT 0 " "Pin \"I2C_SDAT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[0\] 0 " "Pin \"ENET_DATA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[1\] 0 " "Pin \"ENET_DATA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[2\] 0 " "Pin \"ENET_DATA\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[3\] 0 " "Pin \"ENET_DATA\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[4\] 0 " "Pin \"ENET_DATA\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[5\] 0 " "Pin \"ENET_DATA\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[6\] 0 " "Pin \"ENET_DATA\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[7\] 0 " "Pin \"ENET_DATA\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[8\] 0 " "Pin \"ENET_DATA\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[9\] 0 " "Pin \"ENET_DATA\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[10\] 0 " "Pin \"ENET_DATA\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[11\] 0 " "Pin \"ENET_DATA\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[12\] 0 " "Pin \"ENET_DATA\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[13\] 0 " "Pin \"ENET_DATA\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[14\] 0 " "Pin \"ENET_DATA\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[15\] 0 " "Pin \"ENET_DATA\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_ADCLRCK 0 " "Pin \"AUD_ADCLRCK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_DACLRCK 0 " "Pin \"AUD_DACLRCK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_BCLK 0 " "Pin \"AUD_BCLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[0\] 0 " "Pin \"GPIO_0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[1\] 0 " "Pin \"GPIO_0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[2\] 0 " "Pin \"GPIO_0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[3\] 0 " "Pin \"GPIO_0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[4\] 0 " "Pin \"GPIO_0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[5\] 0 " "Pin \"GPIO_0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[6\] 0 " "Pin \"GPIO_0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[7\] 0 " "Pin \"GPIO_0\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[8\] 0 " "Pin \"GPIO_0\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[9\] 0 " "Pin \"GPIO_0\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[10\] 0 " "Pin \"GPIO_0\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[11\] 0 " "Pin \"GPIO_0\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[12\] 0 " "Pin \"GPIO_0\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[13\] 0 " "Pin \"GPIO_0\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[14\] 0 " "Pin \"GPIO_0\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[15\] 0 " "Pin \"GPIO_0\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[16\] 0 " "Pin \"GPIO_0\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[17\] 0 " "Pin \"GPIO_0\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[18\] 0 " "Pin \"GPIO_0\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[19\] 0 " "Pin \"GPIO_0\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[20\] 0 " "Pin \"GPIO_0\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[21\] 0 " "Pin \"GPIO_0\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[22\] 0 " "Pin \"GPIO_0\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[23\] 0 " "Pin \"GPIO_0\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[24\] 0 " "Pin \"GPIO_0\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[25\] 0 " "Pin \"GPIO_0\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[26\] 0 " "Pin \"GPIO_0\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[27\] 0 " "Pin \"GPIO_0\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[28\] 0 " "Pin \"GPIO_0\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[29\] 0 " "Pin \"GPIO_0\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[30\] 0 " "Pin \"GPIO_0\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[31\] 0 " "Pin \"GPIO_0\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[32\] 0 " "Pin \"GPIO_0\[32\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[33\] 0 " "Pin \"GPIO_0\[33\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[34\] 0 " "Pin \"GPIO_0\[34\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[35\] 0 " "Pin \"GPIO_0\[35\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[0\] 0 " "Pin \"GPIO_1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[1\] 0 " "Pin \"GPIO_1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[2\] 0 " "Pin \"GPIO_1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[3\] 0 " "Pin \"GPIO_1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[4\] 0 " "Pin \"GPIO_1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[5\] 0 " "Pin \"GPIO_1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[6\] 0 " "Pin \"GPIO_1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[7\] 0 " "Pin \"GPIO_1\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[8\] 0 " "Pin \"GPIO_1\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[9\] 0 " "Pin \"GPIO_1\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[10\] 0 " "Pin \"GPIO_1\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[11\] 0 " "Pin \"GPIO_1\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[12\] 0 " "Pin \"GPIO_1\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[13\] 0 " "Pin \"GPIO_1\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[14\] 0 " "Pin \"GPIO_1\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[15\] 0 " "Pin \"GPIO_1\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[16\] 0 " "Pin \"GPIO_1\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[17\] 0 " "Pin \"GPIO_1\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[18\] 0 " "Pin \"GPIO_1\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[19\] 0 " "Pin \"GPIO_1\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[20\] 0 " "Pin \"GPIO_1\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[21\] 0 " "Pin \"GPIO_1\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[22\] 0 " "Pin \"GPIO_1\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[23\] 0 " "Pin \"GPIO_1\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[24\] 0 " "Pin \"GPIO_1\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[25\] 0 " "Pin \"GPIO_1\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[26\] 0 " "Pin \"GPIO_1\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[27\] 0 " "Pin \"GPIO_1\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[28\] 0 " "Pin \"GPIO_1\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[29\] 0 " "Pin \"GPIO_1\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[30\] 0 " "Pin \"GPIO_1\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[31\] 0 " "Pin \"GPIO_1\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[32\] 0 " "Pin \"GPIO_1\[32\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[33\] 0 " "Pin \"GPIO_1\[33\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[34\] 0 " "Pin \"GPIO_1\[34\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[35\] 0 " "Pin \"GPIO_1\[35\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[0\] 0 " "Pin \"HEX0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[1\] 0 " "Pin \"HEX0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[2\] 0 " "Pin \"HEX0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[3\] 0 " "Pin \"HEX0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[4\] 0 " "Pin \"HEX0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[5\] 0 " "Pin \"HEX0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[6\] 0 " "Pin \"HEX0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[0\] 0 " "Pin \"HEX1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[1\] 0 " "Pin \"HEX1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[2\] 0 " "Pin \"HEX1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[3\] 0 " "Pin \"HEX1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[4\] 0 " "Pin \"HEX1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[5\] 0 " "Pin \"HEX1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[6\] 0 " "Pin \"HEX1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[0\] 0 " "Pin \"HEX2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[1\] 0 " "Pin \"HEX2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[2\] 0 " "Pin \"HEX2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[3\] 0 " "Pin \"HEX2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[4\] 0 " "Pin \"HEX2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[5\] 0 " "Pin \"HEX2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[6\] 0 " "Pin \"HEX2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[0\] 0 " "Pin \"HEX3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[1\] 0 " "Pin \"HEX3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[2\] 0 " "Pin \"HEX3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[3\] 0 " "Pin \"HEX3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[4\] 0 " "Pin \"HEX3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[5\] 0 " "Pin \"HEX3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[6\] 0 " "Pin \"HEX3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[0\] 0 " "Pin \"HEX4\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[1\] 0 " "Pin \"HEX4\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[2\] 0 " "Pin \"HEX4\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[3\] 0 " "Pin \"HEX4\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[4\] 0 " "Pin \"HEX4\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[5\] 0 " "Pin \"HEX4\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[6\] 0 " "Pin \"HEX4\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[0\] 0 " "Pin \"HEX5\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[1\] 0 " "Pin \"HEX5\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[2\] 0 " "Pin \"HEX5\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[3\] 0 " "Pin \"HEX5\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[4\] 0 " "Pin \"HEX5\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[5\] 0 " "Pin \"HEX5\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[6\] 0 " "Pin \"HEX5\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[0\] 0 " "Pin \"HEX6\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[1\] 0 " "Pin \"HEX6\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[2\] 0 " "Pin \"HEX6\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[3\] 0 " "Pin \"HEX6\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[4\] 0 " "Pin \"HEX6\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[5\] 0 " "Pin \"HEX6\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[6\] 0 " "Pin \"HEX6\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[0\] 0 " "Pin \"HEX7\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[1\] 0 " "Pin \"HEX7\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[2\] 0 " "Pin \"HEX7\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[3\] 0 " "Pin \"HEX7\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[4\] 0 " "Pin \"HEX7\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[5\] 0 " "Pin \"HEX7\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[6\] 0 " "Pin \"HEX7\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[0\] 0 " "Pin \"LEDG\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[1\] 0 " "Pin \"LEDG\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[2\] 0 " "Pin \"LEDG\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[3\] 0 " "Pin \"LEDG\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[4\] 0 " "Pin \"LEDG\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[5\] 0 " "Pin \"LEDG\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[6\] 0 " "Pin \"LEDG\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[7\] 0 " "Pin \"LEDG\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[8\] 0 " "Pin \"LEDG\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[0\] 0 " "Pin \"LEDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[1\] 0 " "Pin \"LEDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[2\] 0 " "Pin \"LEDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[3\] 0 " "Pin \"LEDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[4\] 0 " "Pin \"LEDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[5\] 0 " "Pin \"LEDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[6\] 0 " "Pin \"LEDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[7\] 0 " "Pin \"LEDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[8\] 0 " "Pin \"LEDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[9\] 0 " "Pin \"LEDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[10\] 0 " "Pin \"LEDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[11\] 0 " "Pin \"LEDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[12\] 0 " "Pin \"LEDR\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[13\] 0 " "Pin \"LEDR\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[14\] 0 " "Pin \"LEDR\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[15\] 0 " "Pin \"LEDR\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[16\] 0 " "Pin \"LEDR\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[17\] 0 " "Pin \"LEDR\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "UART_TXD 0 " "Pin \"UART_TXD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRDA_TXD 0 " "Pin \"IRDA_TXD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[0\] 0 " "Pin \"DRAM_ADDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[1\] 0 " "Pin \"DRAM_ADDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[2\] 0 " "Pin \"DRAM_ADDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[3\] 0 " "Pin \"DRAM_ADDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[4\] 0 " "Pin \"DRAM_ADDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[5\] 0 " "Pin \"DRAM_ADDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[6\] 0 " "Pin \"DRAM_ADDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[7\] 0 " "Pin \"DRAM_ADDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[8\] 0 " "Pin \"DRAM_ADDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[9\] 0 " "Pin \"DRAM_ADDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[10\] 0 " "Pin \"DRAM_ADDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[11\] 0 " "Pin \"DRAM_ADDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_LDQM 0 " "Pin \"DRAM_LDQM\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_UDQM 0 " "Pin \"DRAM_UDQM\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_WE_N 0 " "Pin \"DRAM_WE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_CAS_N 0 " "Pin \"DRAM_CAS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_RAS_N 0 " "Pin \"DRAM_RAS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_CS_N 0 " "Pin \"DRAM_CS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_BA_0 0 " "Pin \"DRAM_BA_0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_BA_1 0 " "Pin \"DRAM_BA_1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_CLK 0 " "Pin \"DRAM_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_CKE 0 " "Pin \"DRAM_CKE\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[0\] 0 " "Pin \"FL_ADDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[1\] 0 " "Pin \"FL_ADDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[2\] 0 " "Pin \"FL_ADDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[3\] 0 " "Pin \"FL_ADDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[4\] 0 " "Pin \"FL_ADDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[5\] 0 " "Pin \"FL_ADDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[6\] 0 " "Pin \"FL_ADDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[7\] 0 " "Pin \"FL_ADDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[8\] 0 " "Pin \"FL_ADDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[9\] 0 " "Pin \"FL_ADDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[10\] 0 " "Pin \"FL_ADDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[11\] 0 " "Pin \"FL_ADDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[12\] 0 " "Pin \"FL_ADDR\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[13\] 0 " "Pin \"FL_ADDR\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[14\] 0 " "Pin \"FL_ADDR\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[15\] 0 " "Pin \"FL_ADDR\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[16\] 0 " "Pin \"FL_ADDR\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[17\] 0 " "Pin \"FL_ADDR\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[18\] 0 " "Pin \"FL_ADDR\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[19\] 0 " "Pin \"FL_ADDR\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[20\] 0 " "Pin \"FL_ADDR\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[21\] 0 " "Pin \"FL_ADDR\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_WE_N 0 " "Pin \"FL_WE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_RST_N 0 " "Pin \"FL_RST_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_OE_N 0 " "Pin \"FL_OE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_CE_N 0 " "Pin \"FL_CE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[0\] 0 " "Pin \"SRAM_ADDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[1\] 0 " "Pin \"SRAM_ADDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[2\] 0 " "Pin \"SRAM_ADDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[3\] 0 " "Pin \"SRAM_ADDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[4\] 0 " "Pin \"SRAM_ADDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[5\] 0 " "Pin \"SRAM_ADDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[6\] 0 " "Pin \"SRAM_ADDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[7\] 0 " "Pin \"SRAM_ADDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[8\] 0 " "Pin \"SRAM_ADDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[9\] 0 " "Pin \"SRAM_ADDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[10\] 0 " "Pin \"SRAM_ADDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[11\] 0 " "Pin \"SRAM_ADDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[12\] 0 " "Pin \"SRAM_ADDR\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[13\] 0 " "Pin \"SRAM_ADDR\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[14\] 0 " "Pin \"SRAM_ADDR\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[15\] 0 " "Pin \"SRAM_ADDR\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[16\] 0 " "Pin \"SRAM_ADDR\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[17\] 0 " "Pin \"SRAM_ADDR\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_UB_N 0 " "Pin \"SRAM_UB_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_LB_N 0 " "Pin \"SRAM_LB_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_WE_N 0 " "Pin \"SRAM_WE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_CE_N 0 " "Pin \"SRAM_CE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_OE_N 0 " "Pin \"SRAM_OE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_ADDR\[0\] 0 " "Pin \"OTG_ADDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_ADDR\[1\] 0 " "Pin \"OTG_ADDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_CS_N 0 " "Pin \"OTG_CS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_RD_N 0 " "Pin \"OTG_RD_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_WR_N 0 " "Pin \"OTG_WR_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_RST_N 0 " "Pin \"OTG_RST_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_FSPEED 0 " "Pin \"OTG_FSPEED\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_LSPEED 0 " "Pin \"OTG_LSPEED\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DACK0_N 0 " "Pin \"OTG_DACK0_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DACK1_N 0 " "Pin \"OTG_DACK1_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_ON 0 " "Pin \"LCD_ON\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_BLON 0 " "Pin \"LCD_BLON\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_RW 0 " "Pin \"LCD_RW\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_EN 0 " "Pin \"LCD_EN\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_RS 0 " "Pin \"LCD_RS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SD_CLK 0 " "Pin \"SD_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "I2C_SCLK 0 " "Pin \"I2C_SCLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TDO 0 " "Pin \"TDO\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_CLK 0 " "Pin \"VGA_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_HS 0 " "Pin \"VGA_HS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_VS 0 " "Pin \"VGA_VS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_BLANK 0 " "Pin \"VGA_BLANK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_SYNC 0 " "Pin \"VGA_SYNC\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[0\] 0 " "Pin \"VGA_R\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[1\] 0 " "Pin \"VGA_R\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[2\] 0 " "Pin \"VGA_R\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[3\] 0 " "Pin \"VGA_R\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[4\] 0 " "Pin \"VGA_R\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[5\] 0 " "Pin \"VGA_R\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[6\] 0 " "Pin \"VGA_R\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[7\] 0 " "Pin \"VGA_R\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[8\] 0 " "Pin \"VGA_R\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[9\] 0 " "Pin \"VGA_R\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[0\] 0 " "Pin \"VGA_G\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[1\] 0 " "Pin \"VGA_G\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[2\] 0 " "Pin \"VGA_G\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[3\] 0 " "Pin \"VGA_G\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[4\] 0 " "Pin \"VGA_G\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[5\] 0 " "Pin \"VGA_G\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[6\] 0 " "Pin \"VGA_G\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[7\] 0 " "Pin \"VGA_G\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[8\] 0 " "Pin \"VGA_G\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[9\] 0 " "Pin \"VGA_G\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[0\] 0 " "Pin \"VGA_B\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[1\] 0 " "Pin \"VGA_B\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[2\] 0 " "Pin \"VGA_B\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[3\] 0 " "Pin \"VGA_B\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[4\] 0 " "Pin \"VGA_B\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[5\] 0 " "Pin \"VGA_B\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[6\] 0 " "Pin \"VGA_B\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[7\] 0 " "Pin \"VGA_B\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[8\] 0 " "Pin \"VGA_B\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[9\] 0 " "Pin \"VGA_B\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_CMD 0 " "Pin \"ENET_CMD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_CS_N 0 " "Pin \"ENET_CS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_WR_N 0 " "Pin \"ENET_WR_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_RD_N 0 " "Pin \"ENET_RD_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_RST_N 0 " "Pin \"ENET_RST_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_CLK 0 " "Pin \"ENET_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_DACDAT 0 " "Pin \"AUD_DACDAT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_XCK 0 " "Pin \"AUD_XCK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TD_RESET 0 " "Pin \"TD_RESET\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449814787853 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1449814787853 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1449814788261 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1449814788335 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1449814788745 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1449814789326 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1449814789348 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "158 " "Following 158 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT3 a permanently disabled " "Pin SD_DAT3 has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SD_DAT3 } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT3" } } } } { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 101 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SD_DAT3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/" { { 0 { 0 ""} 0 439 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1449814789947 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_CMD a permanently disabled " "Pin SD_CMD has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SD_CMD } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } } { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 102 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SD_CMD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/" { { 0 { 0 ""} 0 440 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1449814789947 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[0\] a permanently disabled " "Pin DRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 50 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/" { { 0 { 0 ""} 0 109 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1449814789947 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[1\] a permanently disabled " "Pin DRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 50 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/" { { 0 { 0 ""} 0 110 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1449814789947 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[2\] a permanently disabled " "Pin DRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 50 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/" { { 0 { 0 ""} 0 111 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1449814789947 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[3\] a permanently disabled " "Pin DRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 50 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/" { { 0 { 0 ""} 0 112 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1449814789947 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[4\] a permanently disabled " "Pin DRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 50 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/" { { 0 { 0 ""} 0 113 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1449814789947 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[5\] a permanently disabled " "Pin DRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 50 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/" { { 0 { 0 ""} 0 114 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1449814789947 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[6\] a permanently disabled " "Pin DRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 50 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/" { { 0 { 0 ""} 0 115 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1449814789947 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[7\] a permanently disabled " "Pin DRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 50 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/" { { 0 { 0 ""} 0 116 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1449814789947 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[8\] a permanently disabled " "Pin DRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 50 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/" { { 0 { 0 ""} 0 117 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1449814789947 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[9\] a permanently disabled " "Pin DRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 50 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/" { { 0 { 0 ""} 0 118 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1449814789947 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[10\] a permanently disabled " "Pin DRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 50 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/" { { 0 { 0 ""} 0 119 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1449814789947 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[11\] a permanently disabled " "Pin DRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 50 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/" { { 0 { 0 ""} 0 120 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1449814789947 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[12\] a permanently disabled " "Pin DRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 50 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/" { { 0 { 0 ""} 0 121 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1449814789947 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[13\] a permanently disabled " "Pin DRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 50 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/" { { 0 { 0 ""} 0 122 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1449814789947 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[14\] a permanently disabled " "Pin DRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 50 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/" { { 0 { 0 ""} 0 123 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1449814789947 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[15\] a permanently disabled " "Pin DRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 50 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/" { { 0 { 0 ""} 0 124 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1449814789947 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[0\] a permanently disabled " "Pin FL_DQ\[0\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FL_DQ[0] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } } { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 63 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/" { { 0 { 0 ""} 0 85 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1449814789947 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[1\] a permanently disabled " "Pin FL_DQ\[1\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FL_DQ[1] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } } { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 63 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/" { { 0 { 0 ""} 0 86 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1449814789947 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[2\] a permanently disabled " "Pin FL_DQ\[2\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FL_DQ[2] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } } { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 63 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/" { { 0 { 0 ""} 0 87 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1449814789947 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[3\] a permanently disabled " "Pin FL_DQ\[3\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FL_DQ[3] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } } { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 63 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/" { { 0 { 0 ""} 0 88 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1449814789947 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[4\] a permanently disabled " "Pin FL_DQ\[4\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FL_DQ[4] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } } { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 63 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/" { { 0 { 0 ""} 0 89 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1449814789947 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[5\] a permanently disabled " "Pin FL_DQ\[5\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FL_DQ[5] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } } { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 63 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/" { { 0 { 0 ""} 0 90 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1449814789947 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[6\] a permanently disabled " "Pin FL_DQ\[6\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FL_DQ[6] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } } { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 63 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/" { { 0 { 0 ""} 0 91 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1449814789947 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[7\] a permanently disabled " "Pin FL_DQ\[7\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FL_DQ[7] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } } { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 63 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/" { { 0 { 0 ""} 0 92 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1449814789947 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[0\] a permanently disabled " "Pin SRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[0] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } } { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 70 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1449814789947 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[1\] a permanently disabled " "Pin SRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[1] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } } { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 70 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1449814789947 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[2\] a permanently disabled " "Pin SRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[2] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } } { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 70 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1449814789947 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[3\] a permanently disabled " "Pin SRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[3] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } } { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 70 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1449814789947 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[4\] a permanently disabled " "Pin SRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[4] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } } { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 70 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1449814789947 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[5\] a permanently disabled " "Pin SRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[5] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } } { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 70 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1449814789947 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[6\] a permanently disabled " "Pin SRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[6] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } } { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 70 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1449814789947 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[7\] a permanently disabled " "Pin SRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[7] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } } { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 70 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1449814789947 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[8\] a permanently disabled " "Pin SRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[8] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } } { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 70 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1449814789947 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[9\] a permanently disabled " "Pin SRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[9] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } } { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 70 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/" { { 0 { 0 ""} 0 54 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1449814789947 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[10\] a permanently disabled " "Pin SRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[10] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } } { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 70 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/" { { 0 { 0 ""} 0 55 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1449814789947 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[11\] a permanently disabled " "Pin SRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[11] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } } { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 70 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/" { { 0 { 0 ""} 0 56 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1449814789947 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[12\] a permanently disabled " "Pin SRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[12] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } } { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 70 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1449814789947 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[13\] a permanently disabled " "Pin SRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[13] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } } { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 70 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/" { { 0 { 0 ""} 0 58 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1449814789947 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[14\] a permanently disabled " "Pin SRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[14] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } } { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 70 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/" { { 0 { 0 ""} 0 59 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1449814789947 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[15\] a permanently disabled " "Pin SRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[15] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } } { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 70 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1449814789947 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[0\] a permanently disabled " "Pin OTG_DATA\[0\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OTG_DATA[0] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[0\]" } } } } { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 78 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/" { { 0 { 0 ""} 0 61 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1449814789947 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[1\] a permanently disabled " "Pin OTG_DATA\[1\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OTG_DATA[1] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[1\]" } } } } { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 78 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1449814789947 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[2\] a permanently disabled " "Pin OTG_DATA\[2\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OTG_DATA[2] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[2\]" } } } } { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 78 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/" { { 0 { 0 ""} 0 63 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1449814789947 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[3\] a permanently disabled " "Pin OTG_DATA\[3\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OTG_DATA[3] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[3\]" } } } } { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 78 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/" { { 0 { 0 ""} 0 64 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1449814789947 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[4\] a permanently disabled " "Pin OTG_DATA\[4\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OTG_DATA[4] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[4\]" } } } } { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 78 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/" { { 0 { 0 ""} 0 65 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1449814789947 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[5\] a permanently disabled " "Pin OTG_DATA\[5\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OTG_DATA[5] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[5\]" } } } } { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 78 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/" { { 0 { 0 ""} 0 66 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1449814789947 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[6\] a permanently disabled " "Pin OTG_DATA\[6\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OTG_DATA[6] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[6\]" } } } } { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 78 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/" { { 0 { 0 ""} 0 67 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1449814789947 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[7\] a permanently disabled " "Pin OTG_DATA\[7\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OTG_DATA[7] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[7\]" } } } } { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 78 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/" { { 0 { 0 ""} 0 68 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1449814789947 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[8\] a permanently disabled " "Pin OTG_DATA\[8\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OTG_DATA[8] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[8\]" } } } } { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 78 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/" { { 0 { 0 ""} 0 69 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1449814789947 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[9\] a permanently disabled " "Pin OTG_DATA\[9\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OTG_DATA[9] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[9\]" } } } } { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 78 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/" { { 0 { 0 ""} 0 70 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1449814789947 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[10\] a permanently disabled " "Pin OTG_DATA\[10\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OTG_DATA[10] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[10\]" } } } } { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 78 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/" { { 0 { 0 ""} 0 71 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1449814789947 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[11\] a permanently disabled " "Pin OTG_DATA\[11\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OTG_DATA[11] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[11\]" } } } } { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 78 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/" { { 0 { 0 ""} 0 72 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1449814789947 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[12\] a permanently disabled " "Pin OTG_DATA\[12\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OTG_DATA[12] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[12\]" } } } } { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 78 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/" { { 0 { 0 ""} 0 73 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1449814789947 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[13\] a permanently disabled " "Pin OTG_DATA\[13\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OTG_DATA[13] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[13\]" } } } } { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 78 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/" { { 0 { 0 ""} 0 74 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1449814789947 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[14\] a permanently disabled " "Pin OTG_DATA\[14\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OTG_DATA[14] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[14\]" } } } } { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 78 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/" { { 0 { 0 ""} 0 75 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1449814789947 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[15\] a permanently disabled " "Pin OTG_DATA\[15\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OTG_DATA[15] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[15\]" } } } } { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 78 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/" { { 0 { 0 ""} 0 76 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1449814789947 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[0\] a permanently disabled " "Pin LCD_DATA\[0\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LCD_DATA[0] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } } { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 93 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/" { { 0 { 0 ""} 0 77 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1449814789947 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[1\] a permanently disabled " "Pin LCD_DATA\[1\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LCD_DATA[1] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } } { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 93 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/" { { 0 { 0 ""} 0 78 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1449814789947 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[2\] a permanently disabled " "Pin LCD_DATA\[2\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LCD_DATA[2] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } } { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 93 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/" { { 0 { 0 ""} 0 79 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1449814789947 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[3\] a permanently disabled " "Pin LCD_DATA\[3\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LCD_DATA[3] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } } { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 93 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/" { { 0 { 0 ""} 0 80 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1449814789947 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[4\] a permanently disabled " "Pin LCD_DATA\[4\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LCD_DATA[4] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } } { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 93 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/" { { 0 { 0 ""} 0 81 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1449814789947 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[5\] a permanently disabled " "Pin LCD_DATA\[5\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LCD_DATA[5] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } } { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 93 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/" { { 0 { 0 ""} 0 82 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1449814789947 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[6\] a permanently disabled " "Pin LCD_DATA\[6\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LCD_DATA[6] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } } { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 93 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/" { { 0 { 0 ""} 0 83 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1449814789947 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[7\] a permanently disabled " "Pin LCD_DATA\[7\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LCD_DATA[7] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } } { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 93 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/" { { 0 { 0 ""} 0 84 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1449814789947 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT a permanently disabled " "Pin SD_DAT has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SD_DAT } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT" } } } } { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 100 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SD_DAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/" { { 0 { 0 ""} 0 395 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1449814789947 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[0\] a permanently disabled " "Pin ENET_DATA\[0\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ENET_DATA[0] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[0\]" } } } } { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 125 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_DATA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/" { { 0 { 0 ""} 0 93 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1449814789947 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[1\] a permanently disabled " "Pin ENET_DATA\[1\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ENET_DATA[1] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[1\]" } } } } { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 125 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_DATA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/" { { 0 { 0 ""} 0 94 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1449814789947 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[2\] a permanently disabled " "Pin ENET_DATA\[2\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ENET_DATA[2] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[2\]" } } } } { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 125 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_DATA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/" { { 0 { 0 ""} 0 95 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1449814789947 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[3\] a permanently disabled " "Pin ENET_DATA\[3\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ENET_DATA[3] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[3\]" } } } } { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 125 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_DATA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/" { { 0 { 0 ""} 0 96 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1449814789947 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[4\] a permanently disabled " "Pin ENET_DATA\[4\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ENET_DATA[4] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[4\]" } } } } { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 125 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_DATA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/" { { 0 { 0 ""} 0 97 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1449814789947 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[5\] a permanently disabled " "Pin ENET_DATA\[5\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ENET_DATA[5] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[5\]" } } } } { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 125 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_DATA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/" { { 0 { 0 ""} 0 98 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1449814789947 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[6\] a permanently disabled " "Pin ENET_DATA\[6\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ENET_DATA[6] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[6\]" } } } } { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 125 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_DATA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/" { { 0 { 0 ""} 0 99 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1449814789947 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[7\] a permanently disabled " "Pin ENET_DATA\[7\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ENET_DATA[7] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[7\]" } } } } { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 125 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_DATA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/" { { 0 { 0 ""} 0 100 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1449814789947 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[8\] a permanently disabled " "Pin ENET_DATA\[8\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ENET_DATA[8] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[8\]" } } } } { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 125 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_DATA[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/" { { 0 { 0 ""} 0 101 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1449814789947 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[9\] a permanently disabled " "Pin ENET_DATA\[9\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ENET_DATA[9] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[9\]" } } } } { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 125 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_DATA[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/" { { 0 { 0 ""} 0 102 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1449814789947 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[10\] a permanently disabled " "Pin ENET_DATA\[10\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ENET_DATA[10] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[10\]" } } } } { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 125 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_DATA[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/" { { 0 { 0 ""} 0 103 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1449814789947 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[11\] a permanently disabled " "Pin ENET_DATA\[11\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ENET_DATA[11] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[11\]" } } } } { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 125 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_DATA[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/" { { 0 { 0 ""} 0 104 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1449814789947 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[12\] a permanently disabled " "Pin ENET_DATA\[12\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ENET_DATA[12] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[12\]" } } } } { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 125 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_DATA[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/" { { 0 { 0 ""} 0 105 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1449814789947 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[13\] a permanently disabled " "Pin ENET_DATA\[13\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ENET_DATA[13] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[13\]" } } } } { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 125 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_DATA[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/" { { 0 { 0 ""} 0 106 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1449814789947 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[14\] a permanently disabled " "Pin ENET_DATA\[14\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ENET_DATA[14] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[14\]" } } } } { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 125 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_DATA[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/" { { 0 { 0 ""} 0 107 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1449814789947 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[15\] a permanently disabled " "Pin ENET_DATA\[15\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ENET_DATA[15] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[15\]" } } } } { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 125 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_DATA[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/" { { 0 { 0 ""} 0 108 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1449814789947 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_ADCLRCK a permanently enabled " "Pin AUD_ADCLRCK has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { AUD_ADCLRCK } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 134 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AUD_ADCLRCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/" { { 0 { 0 ""} 0 394 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1449814789947 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_DACLRCK a permanently enabled " "Pin AUD_DACLRCK has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { AUD_DACLRCK } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 136 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AUD_DACLRCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/" { { 0 { 0 ""} 0 463 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1449814789947 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_BCLK a permanently enabled " "Pin AUD_BCLK has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { AUD_BCLK } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 138 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AUD_BCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/" { { 0 { 0 ""} 0 465 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1449814789947 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[0\] a permanently disabled " "Pin GPIO_0\[0\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[0] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } } { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 146 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/" { { 0 { 0 ""} 0 161 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1449814789947 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[1\] a permanently disabled " "Pin GPIO_0\[1\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[1] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } } { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 146 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/" { { 0 { 0 ""} 0 162 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1449814789947 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[2\] a permanently disabled " "Pin GPIO_0\[2\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[2] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } } { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 146 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/" { { 0 { 0 ""} 0 163 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1449814789947 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[3\] a permanently disabled " "Pin GPIO_0\[3\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[3] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } } { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 146 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/" { { 0 { 0 ""} 0 164 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1449814789947 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[4\] a permanently disabled " "Pin GPIO_0\[4\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[4] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } } { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 146 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/" { { 0 { 0 ""} 0 165 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1449814789947 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[5\] a permanently disabled " "Pin GPIO_0\[5\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[5] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } } { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 146 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/" { { 0 { 0 ""} 0 166 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1449814789947 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[6\] a permanently disabled " "Pin GPIO_0\[6\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[6] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } } { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 146 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/" { { 0 { 0 ""} 0 167 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1449814789947 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[7\] a permanently disabled " "Pin GPIO_0\[7\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[7] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } } { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 146 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/" { { 0 { 0 ""} 0 168 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1449814789947 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[8\] a permanently disabled " "Pin GPIO_0\[8\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[8] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } } { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 146 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/" { { 0 { 0 ""} 0 169 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1449814789947 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[9\] a permanently disabled " "Pin GPIO_0\[9\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[9] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } } { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 146 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/" { { 0 { 0 ""} 0 170 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1449814789947 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[10\] a permanently disabled " "Pin GPIO_0\[10\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[10] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } } { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 146 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/" { { 0 { 0 ""} 0 171 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1449814789947 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[11\] a permanently disabled " "Pin GPIO_0\[11\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[11] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } } { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 146 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/" { { 0 { 0 ""} 0 172 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1449814789947 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[12\] a permanently disabled " "Pin GPIO_0\[12\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[12] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } } { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 146 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/" { { 0 { 0 ""} 0 173 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1449814789947 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[13\] a permanently disabled " "Pin GPIO_0\[13\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[13] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } } { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 146 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/" { { 0 { 0 ""} 0 174 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1449814789947 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[14\] a permanently disabled " "Pin GPIO_0\[14\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[14] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } } { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 146 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/" { { 0 { 0 ""} 0 175 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1449814789947 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[15\] a permanently disabled " "Pin GPIO_0\[15\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[15] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } } { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 146 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/" { { 0 { 0 ""} 0 176 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1449814789947 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[16\] a permanently disabled " "Pin GPIO_0\[16\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[16] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } } { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 146 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/" { { 0 { 0 ""} 0 177 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1449814789947 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[17\] a permanently disabled " "Pin GPIO_0\[17\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[17] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } } { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 146 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/" { { 0 { 0 ""} 0 178 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1449814789947 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[18\] a permanently disabled " "Pin GPIO_0\[18\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[18] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } } { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 146 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/" { { 0 { 0 ""} 0 179 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1449814789947 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[19\] a permanently disabled " "Pin GPIO_0\[19\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[19] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } } { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 146 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/" { { 0 { 0 ""} 0 180 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1449814789947 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[20\] a permanently disabled " "Pin GPIO_0\[20\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[20] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } } { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 146 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/" { { 0 { 0 ""} 0 181 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1449814789947 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[21\] a permanently disabled " "Pin GPIO_0\[21\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[21] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } } { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 146 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/" { { 0 { 0 ""} 0 182 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1449814789947 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[22\] a permanently disabled " "Pin GPIO_0\[22\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[22] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } } { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 146 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/" { { 0 { 0 ""} 0 183 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1449814789947 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[23\] a permanently disabled " "Pin GPIO_0\[23\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[23] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } } { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 146 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/" { { 0 { 0 ""} 0 184 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1449814789947 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[24\] a permanently disabled " "Pin GPIO_0\[24\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[24] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } } { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 146 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/" { { 0 { 0 ""} 0 185 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1449814789947 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[25\] a permanently disabled " "Pin GPIO_0\[25\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[25] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } } { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 146 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/" { { 0 { 0 ""} 0 186 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1449814789947 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[26\] a permanently disabled " "Pin GPIO_0\[26\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[26] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } } { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 146 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/" { { 0 { 0 ""} 0 187 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1449814789947 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[27\] a permanently disabled " "Pin GPIO_0\[27\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[27] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } } { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 146 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/" { { 0 { 0 ""} 0 188 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1449814789947 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[28\] a permanently disabled " "Pin GPIO_0\[28\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[28] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } } { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 146 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/" { { 0 { 0 ""} 0 189 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1449814789947 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[29\] a permanently disabled " "Pin GPIO_0\[29\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[29] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } } { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 146 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/" { { 0 { 0 ""} 0 190 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1449814789947 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[30\] a permanently disabled " "Pin GPIO_0\[30\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[30] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } } { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 146 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/" { { 0 { 0 ""} 0 191 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1449814789947 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[31\] a permanently disabled " "Pin GPIO_0\[31\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[31] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } } { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 146 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/" { { 0 { 0 ""} 0 192 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1449814789947 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[32\] a permanently disabled " "Pin GPIO_0\[32\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[32] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } } { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 146 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[32] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/" { { 0 { 0 ""} 0 193 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1449814789947 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[33\] a permanently disabled " "Pin GPIO_0\[33\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[33] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } } { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 146 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[33] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/" { { 0 { 0 ""} 0 194 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1449814789947 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[34\] a permanently disabled " "Pin GPIO_0\[34\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[34] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } } { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 146 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[34] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/" { { 0 { 0 ""} 0 195 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1449814789947 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[35\] a permanently disabled " "Pin GPIO_0\[35\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[35] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } } { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 146 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[35] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/" { { 0 { 0 ""} 0 196 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1449814789947 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[0\] a permanently disabled " "Pin GPIO_1\[0\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[0] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } } { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 148 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/" { { 0 { 0 ""} 0 125 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1449814789947 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[1\] a permanently disabled " "Pin GPIO_1\[1\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[1] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } } { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 148 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/" { { 0 { 0 ""} 0 126 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1449814789947 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[2\] a permanently disabled " "Pin GPIO_1\[2\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[2] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } } { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 148 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/" { { 0 { 0 ""} 0 127 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1449814789947 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[3\] a permanently disabled " "Pin GPIO_1\[3\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[3] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } } { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 148 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/" { { 0 { 0 ""} 0 128 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1449814789947 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[4\] a permanently disabled " "Pin GPIO_1\[4\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[4] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } } { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 148 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/" { { 0 { 0 ""} 0 129 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1449814789947 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[5\] a permanently disabled " "Pin GPIO_1\[5\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[5] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } } { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 148 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/" { { 0 { 0 ""} 0 130 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1449814789947 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[6\] a permanently disabled " "Pin GPIO_1\[6\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[6] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } } { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 148 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/" { { 0 { 0 ""} 0 131 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1449814789947 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[7\] a permanently disabled " "Pin GPIO_1\[7\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[7] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } } { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 148 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/" { { 0 { 0 ""} 0 132 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1449814789947 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[8\] a permanently disabled " "Pin GPIO_1\[8\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[8] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } } { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 148 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/" { { 0 { 0 ""} 0 133 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1449814789947 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[9\] a permanently disabled " "Pin GPIO_1\[9\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[9] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } } { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 148 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/" { { 0 { 0 ""} 0 134 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1449814789947 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[10\] a permanently disabled " "Pin GPIO_1\[10\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[10] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } } { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 148 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/" { { 0 { 0 ""} 0 135 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1449814789947 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[11\] a permanently disabled " "Pin GPIO_1\[11\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[11] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } } { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 148 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/" { { 0 { 0 ""} 0 136 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1449814789947 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[12\] a permanently disabled " "Pin GPIO_1\[12\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[12] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } } { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 148 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/" { { 0 { 0 ""} 0 137 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1449814789947 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[13\] a permanently disabled " "Pin GPIO_1\[13\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[13] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } } { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 148 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/" { { 0 { 0 ""} 0 138 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1449814789947 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[14\] a permanently disabled " "Pin GPIO_1\[14\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[14] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } } { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 148 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/" { { 0 { 0 ""} 0 139 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1449814789947 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[15\] a permanently disabled " "Pin GPIO_1\[15\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[15] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } } { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 148 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/" { { 0 { 0 ""} 0 140 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1449814789947 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[16\] a permanently disabled " "Pin GPIO_1\[16\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[16] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } } { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 148 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/" { { 0 { 0 ""} 0 141 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1449814789947 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[17\] a permanently disabled " "Pin GPIO_1\[17\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[17] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } } { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 148 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/" { { 0 { 0 ""} 0 142 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1449814789947 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[18\] a permanently disabled " "Pin GPIO_1\[18\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[18] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } } { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 148 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/" { { 0 { 0 ""} 0 143 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1449814789947 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[19\] a permanently disabled " "Pin GPIO_1\[19\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[19] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } } { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 148 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/" { { 0 { 0 ""} 0 144 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1449814789947 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[20\] a permanently disabled " "Pin GPIO_1\[20\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[20] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } } { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 148 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/" { { 0 { 0 ""} 0 145 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1449814789947 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[21\] a permanently disabled " "Pin GPIO_1\[21\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[21] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } } { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 148 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/" { { 0 { 0 ""} 0 146 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1449814789947 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[22\] a permanently disabled " "Pin GPIO_1\[22\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[22] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } } { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 148 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/" { { 0 { 0 ""} 0 147 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1449814789947 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[23\] a permanently disabled " "Pin GPIO_1\[23\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[23] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } } { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 148 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/" { { 0 { 0 ""} 0 148 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1449814789947 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[24\] a permanently disabled " "Pin GPIO_1\[24\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[24] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } } { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 148 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/" { { 0 { 0 ""} 0 149 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1449814789947 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[25\] a permanently disabled " "Pin GPIO_1\[25\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[25] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } } { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 148 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/" { { 0 { 0 ""} 0 150 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1449814789947 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[26\] a permanently disabled " "Pin GPIO_1\[26\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[26] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } } { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 148 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/" { { 0 { 0 ""} 0 151 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1449814789947 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[27\] a permanently disabled " "Pin GPIO_1\[27\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[27] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } } { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 148 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/" { { 0 { 0 ""} 0 152 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1449814789947 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[28\] a permanently disabled " "Pin GPIO_1\[28\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[28] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } } { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 148 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/" { { 0 { 0 ""} 0 153 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1449814789947 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[29\] a permanently disabled " "Pin GPIO_1\[29\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[29] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } } { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 148 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/" { { 0 { 0 ""} 0 154 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1449814789947 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[30\] a permanently disabled " "Pin GPIO_1\[30\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[30] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } } { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 148 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/" { { 0 { 0 ""} 0 155 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1449814789947 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[31\] a permanently disabled " "Pin GPIO_1\[31\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[31] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } } { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 148 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/" { { 0 { 0 ""} 0 156 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1449814789947 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[32\] a permanently disabled " "Pin GPIO_1\[32\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[32] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } } { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 148 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[32] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/" { { 0 { 0 ""} 0 157 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1449814789947 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[33\] a permanently disabled " "Pin GPIO_1\[33\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[33] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } } { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 148 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[33] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/" { { 0 { 0 ""} 0 158 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1449814789947 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[34\] a permanently disabled " "Pin GPIO_1\[34\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[34] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } } { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 148 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[34] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/" { { 0 { 0 ""} 0 159 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1449814789947 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[35\] a permanently disabled " "Pin GPIO_1\[35\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[35] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } } { "synthesizer.v" "" { Text "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/synthesizer.v" 148 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[35] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/" { { 0 { 0 ""} 0 160 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1449814789947 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1449814789947 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1449814789979 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/DE2_TOP.fit.smsg " "Generated suppressed messages file C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/DE2_TOP.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1449814790295 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 9 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "782 " "Peak virtual memory: 782 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1449814791127 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 11 01:19:51 2015 " "Processing ended: Fri Dec 11 01:19:51 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1449814791127 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1449814791127 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1449814791127 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1449814791127 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1449814792335 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1449814792335 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 11 01:19:52 2015 " "Processing started: Fri Dec 11 01:19:52 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1449814792335 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1449814792335 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Synthesizer -c DE2_TOP " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Synthesizer -c DE2_TOP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1449814792336 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1449814794435 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1449814794526 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "446 " "Peak virtual memory: 446 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1449814795488 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 11 01:19:55 2015 " "Processing ended: Fri Dec 11 01:19:55 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1449814795488 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1449814795488 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1449814795488 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1449814795488 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1449814796123 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1449814796907 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1449814796908 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 11 01:19:56 2015 " "Processing started: Fri Dec 11 01:19:56 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1449814796908 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1449814796908 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Synthesizer -c DE2_TOP " "Command: quartus_sta Synthesizer -c DE2_TOP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1449814796908 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1449814797047 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DE2_TOP.sdc " "Synopsys Design Constraints File file not found: 'DE2_TOP.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1449814797603 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1449814797603 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 37.037 -waveform \{0.000 18.518\} -name CLOCK_27 CLOCK_27 " "create_clock -period 37.037 -waveform \{0.000 18.518\} -name CLOCK_27 CLOCK_27" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1449814797607 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{p1\|altpll_component\|pll\|inclk\[0\]\} -divide_by 3 -multiply_by 2 -duty_cycle 50.00 -name \{p1\|altpll_component\|pll\|clk\[1\]\} \{p1\|altpll_component\|pll\|clk\[1\]\} " "create_generated_clock -source \{p1\|altpll_component\|pll\|inclk\[0\]\} -divide_by 3 -multiply_by 2 -duty_cycle 50.00 -name \{p1\|altpll_component\|pll\|clk\[1\]\} \{p1\|altpll_component\|pll\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1449814797607 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{p1\|altpll_component\|pll\|inclk\[0\]\} -divide_by 15 -multiply_by 14 -phase -90.00 -duty_cycle 50.00 -name \{p1\|altpll_component\|pll\|clk\[2\]\} \{p1\|altpll_component\|pll\|clk\[2\]\} " "create_generated_clock -source \{p1\|altpll_component\|pll\|inclk\[0\]\} -divide_by 15 -multiply_by 14 -phase -90.00 -duty_cycle 50.00 -name \{p1\|altpll_component\|pll\|clk\[2\]\} \{p1\|altpll_component\|pll\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1449814797607 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1449814797607 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1449814797607 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name I2C_AV_Config:u3\|mI2C_CTRL_CLK I2C_AV_Config:u3\|mI2C_CTRL_CLK " "create_clock -period 1.000 -name I2C_AV_Config:u3\|mI2C_CTRL_CLK I2C_AV_Config:u3\|mI2C_CTRL_CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1449814797608 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_50 CLOCK_50 " "create_clock -period 1.000 -name CLOCK_50 CLOCK_50" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1449814797608 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name AUDIO_DAC_ADC:u4\|LRCK_1X AUDIO_DAC_ADC:u4\|LRCK_1X " "create_clock -period 1.000 -name AUDIO_DAC_ADC:u4\|LRCK_1X AUDIO_DAC_ADC:u4\|LRCK_1X" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1449814797608 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name AUDIO_DAC_ADC:u4\|oAUD_BCK AUDIO_DAC_ADC:u4\|oAUD_BCK " "create_clock -period 1.000 -name AUDIO_DAC_ADC:u4\|oAUD_BCK AUDIO_DAC_ADC:u4\|oAUD_BCK" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1449814797608 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1449814797608 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1449814797619 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1449814797639 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1449814797664 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.388 " "Worst-case setup slack is -6.388" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449814797669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449814797669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.388      -260.693 AUDIO_DAC_ADC:u4\|LRCK_1X  " "   -6.388      -260.693 AUDIO_DAC_ADC:u4\|LRCK_1X " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449814797669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.827       -69.828 I2C_AV_Config:u3\|mI2C_CTRL_CLK  " "   -2.827       -69.828 I2C_AV_Config:u3\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449814797669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.697      -223.207 CLOCK_50  " "   -2.697      -223.207 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449814797669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.257        -0.306 AUDIO_DAC_ADC:u4\|oAUD_BCK  " "   -0.257        -0.306 AUDIO_DAC_ADC:u4\|oAUD_BCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449814797669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.123        -0.244 p1\|altpll_component\|pll\|clk\[1\]  " "   -0.123        -0.244 p1\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449814797669 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1449814797669 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.531 " "Worst-case hold slack is -2.531" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449814797683 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449814797683 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.531        -2.531 CLOCK_50  " "   -2.531        -2.531 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449814797683 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.104        -0.206 p1\|altpll_component\|pll\|clk\[1\]  " "   -0.104        -0.206 p1\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449814797683 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.281         0.000 AUDIO_DAC_ADC:u4\|LRCK_1X  " "    0.281         0.000 AUDIO_DAC_ADC:u4\|LRCK_1X " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449814797683 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 AUDIO_DAC_ADC:u4\|oAUD_BCK  " "    0.391         0.000 AUDIO_DAC_ADC:u4\|oAUD_BCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449814797683 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 I2C_AV_Config:u3\|mI2C_CTRL_CLK  " "    0.391         0.000 I2C_AV_Config:u3\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449814797683 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1449814797683 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.891 " "Worst-case recovery slack is -3.891" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449814797689 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449814797689 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.891       -54.414 p1\|altpll_component\|pll\|clk\[1\]  " "   -3.891       -54.414 p1\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449814797689 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.225        -0.900 AUDIO_DAC_ADC:u4\|oAUD_BCK  " "   -0.225        -0.900 AUDIO_DAC_ADC:u4\|oAUD_BCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449814797689 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1449814797689 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.995 " "Worst-case removal slack is 0.995" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449814797694 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449814797694 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.995         0.000 AUDIO_DAC_ADC:u4\|oAUD_BCK  " "    0.995         0.000 AUDIO_DAC_ADC:u4\|oAUD_BCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449814797694 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.660         0.000 p1\|altpll_component\|pll\|clk\[1\]  " "    3.660         0.000 p1\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449814797694 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1449814797694 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.423 " "Worst-case minimum pulse width slack is -1.423" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449814797703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449814797703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.423      -275.524 CLOCK_50  " "   -1.423      -275.524 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449814797703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500      -104.000 AUDIO_DAC_ADC:u4\|LRCK_1X  " "   -0.500      -104.000 AUDIO_DAC_ADC:u4\|LRCK_1X " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449814797703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -44.000 I2C_AV_Config:u3\|mI2C_CTRL_CLK  " "   -0.500       -44.000 I2C_AV_Config:u3\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449814797703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -4.000 AUDIO_DAC_ADC:u4\|oAUD_BCK  " "   -0.500        -4.000 AUDIO_DAC_ADC:u4\|oAUD_BCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449814797703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.518         0.000 CLOCK_27  " "   18.518         0.000 CLOCK_27 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449814797703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   26.777         0.000 p1\|altpll_component\|pll\|clk\[1\]  " "   26.777         0.000 p1\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449814797703 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1449814797703 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1449814798165 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1449814798168 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1449814798220 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.984 " "Worst-case setup slack is -2.984" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449814798233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449814798233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.984       -90.628 AUDIO_DAC_ADC:u4\|LRCK_1X  " "   -2.984       -90.628 AUDIO_DAC_ADC:u4\|LRCK_1X " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449814798233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.772       -28.961 CLOCK_50  " "   -0.772       -28.961 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449814798233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.666       -10.862 I2C_AV_Config:u3\|mI2C_CTRL_CLK  " "   -0.666       -10.862 I2C_AV_Config:u3\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449814798233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.183        -0.363 p1\|altpll_component\|pll\|clk\[1\]  " "   -0.183        -0.363 p1\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449814798233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.424         0.000 AUDIO_DAC_ADC:u4\|oAUD_BCK  " "    0.424         0.000 AUDIO_DAC_ADC:u4\|oAUD_BCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449814798233 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1449814798233 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.576 " "Worst-case hold slack is -1.576" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449814798251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449814798251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.576        -1.576 CLOCK_50  " "   -1.576        -1.576 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449814798251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.065         0.000 p1\|altpll_component\|pll\|clk\[1\]  " "    0.065         0.000 p1\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449814798251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.148         0.000 AUDIO_DAC_ADC:u4\|LRCK_1X  " "    0.148         0.000 AUDIO_DAC_ADC:u4\|LRCK_1X " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449814798251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 AUDIO_DAC_ADC:u4\|oAUD_BCK  " "    0.215         0.000 AUDIO_DAC_ADC:u4\|oAUD_BCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449814798251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 I2C_AV_Config:u3\|mI2C_CTRL_CLK  " "    0.215         0.000 I2C_AV_Config:u3\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449814798251 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1449814798251 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.432 " "Worst-case recovery slack is -2.432" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449814798264 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449814798264 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.432       -33.988 p1\|altpll_component\|pll\|clk\[1\]  " "   -2.432       -33.988 p1\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449814798264 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.031         0.000 AUDIO_DAC_ADC:u4\|oAUD_BCK  " "    0.031         0.000 AUDIO_DAC_ADC:u4\|oAUD_BCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449814798264 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1449814798264 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.849 " "Worst-case removal slack is 0.849" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449814798277 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449814798277 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.849         0.000 AUDIO_DAC_ADC:u4\|oAUD_BCK  " "    0.849         0.000 AUDIO_DAC_ADC:u4\|oAUD_BCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449814798277 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.311         0.000 p1\|altpll_component\|pll\|clk\[1\]  " "    2.311         0.000 p1\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449814798277 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1449814798277 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.423 " "Worst-case minimum pulse width slack is -1.423" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449814798289 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449814798289 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.423      -275.524 CLOCK_50  " "   -1.423      -275.524 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449814798289 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500      -104.000 AUDIO_DAC_ADC:u4\|LRCK_1X  " "   -0.500      -104.000 AUDIO_DAC_ADC:u4\|LRCK_1X " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449814798289 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -44.000 I2C_AV_Config:u3\|mI2C_CTRL_CLK  " "   -0.500       -44.000 I2C_AV_Config:u3\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449814798289 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -4.000 AUDIO_DAC_ADC:u4\|oAUD_BCK  " "   -0.500        -4.000 AUDIO_DAC_ADC:u4\|oAUD_BCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449814798289 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.518         0.000 CLOCK_27  " "   18.518         0.000 CLOCK_27 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449814798289 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   26.777         0.000 p1\|altpll_component\|pll\|clk\[1\]  " "   26.777         0.000 p1\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449814798289 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1449814798289 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1449814798972 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1449814799049 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1449814799050 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "436 " "Peak virtual memory: 436 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1449814799344 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 11 01:19:59 2015 " "Processing ended: Fri Dec 11 01:19:59 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1449814799344 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1449814799344 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1449814799344 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1449814799344 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1449814800582 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1449814800583 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 11 01:20:00 2015 " "Processing started: Fri Dec 11 01:20:00 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1449814800583 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1449814800583 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Synthesizer -c DE2_TOP " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Synthesizer -c DE2_TOP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1449814800583 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "DE2_TOP.vo\", \"DE2_TOP_fast.vo DE2_TOP_v.sdo DE2_TOP_v_fast.sdo C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/simulation/modelsim/ simulation " "Generated files \"DE2_TOP.vo\", \"DE2_TOP_fast.vo\", \"DE2_TOP_v.sdo\" and \"DE2_TOP_v_fast.sdo\" in directory \"C:/Users/Drew/Documents/School/ECE287/ece287_project/Synthesizer/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "Quartus II" 0 -1 1449814801823 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "415 " "Peak virtual memory: 415 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1449814801912 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 11 01:20:01 2015 " "Processing ended: Fri Dec 11 01:20:01 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1449814801912 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1449814801912 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1449814801912 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1449814801912 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 1815 s " "Quartus II Full Compilation was successful. 0 errors, 1815 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1449814802570 ""}
