
*** Running xst
    with args -ifn "dtc_2.xst" -ofn "dtc_2.srp" -intstyle ise

Reading design: dtc_2.prj

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "d:/cern/xilinx/dtcTester/bramTry/bramTry_1/ipcore_dir/sr_doubleBuffered_bram.v" into library work
Parsing module <sr_doubleBuffered_bram>.
Analyzing Verilog file "d:/cern/xilinx/dtcTester/bramTry/bramTry_1/ipcore_dir/sr_doubleBuffered_clkDiv/example_design/sr_doubleBuffered_clkDiv_exdes.v" into library work
Parsing module <sr_doubleBuffered_clkDiv_exdes>.
Analyzing Verilog file "d:/cern/xilinx/dtcTester/bramTry/bramTry_1/ipcore_dir/sr_doubleBuffered_clkDiv.v" into library work
Parsing module <sr_doubleBuffered_clkDiv>.
Analyzing Verilog file "d:/cern/xilinx/dtcTester/bramTry/bramTry_1/ipcore_dir/sr_doubleBuffered_vio.v" into library work
Parsing module <sr_doubleBuffered_vio>.
Analyzing Verilog file "d:/cern/xilinx/dtcTester/bramTry/bramTry_1/ipcore_dir/sr_doubleBuffered_buff.v" into library work
Parsing module <sr_doubleBuffered_buff>.
Analyzing Verilog file "d:/cern/xilinx/dtcTester/bramTry/bramTry_1/ipcore_dir/sr_doubleBuffered_bram_tx.v" into library work
Parsing module <sr_doubleBuffered_bram_tx>.
Analyzing Verilog file "d:/cern/xilinx/dtcTester/bramTry/bramTry_1/ipcore_dir/sram_doubleBuffered_tx2.v" into library work
Parsing module <sram_doubleBuffered_tx2>.
Analyzing Verilog file "d:/cern/xilinx/dtcTester/bramTry/bramTry_1/ipcore_dir/icon.v" into library work
Parsing module <icon>.
Analyzing Verilog file "d:/cern/xilinx/dtcTester/bramTry/bramTry_1/ipcore_dir/ila.v" into library work
Parsing module <ila>.
Analyzing Verilog file "d:/cern/xilinx/dtcTester/bramTry/bramTry_1/ipcore_dir/vio.v" into library work
Parsing module <vio>.
Analyzing Verilog file "d:/cern/xilinx/dtcTester/bramTry/bramTry_1/ipcore_dir/clkDivider/example_design/clkDivider_exdes.v" into library work
Parsing module <clkDivider_exdes>.
Analyzing Verilog file "d:/cern/xilinx/dtcTester/bramTry/bramTry_1/ipcore_dir/clkDivider.v" into library work
Parsing module <clkDivider>.
Analyzing Verilog file "d:/cern/xilinx/dtcTester/bramTry/bramTry_1/ipcore_dir/bram2.v" into library work
Parsing module <bram2>.
Analyzing Verilog file "d:/cern/xilinx/dtcTester/bramTry/bramTry_1/ipcore_dir/bram.v" into library work
Parsing module <bram>.
Analyzing Verilog file "d:/cern/xilinx/dtcTester/bramTry/bramTry_1/ipcore_dir/blk_mem_gen_v7_3.v" into library work
Parsing module <blk_mem_gen_v7_3>.
Analyzing Verilog file "d:/cern/xilinx/dtcTester/bramTry/bramTry_1/ipcore_dir/bram_2.v" into library work
Parsing module <bram_2>.
Analyzing Verilog file "d:/cern/xilinx/dtcTester/bramTry/bramTry_1/ipcore_dir/sr_doubleBuffered_ila.v" into library work
Parsing module <sr_doubleBuffered_ila>.
Analyzing Verilog file "d:/cern/xilinx/dtcTester/bramTry/bramTry_1/ipcore_dir/sr_doubleBuffered_icon.v" into library work
Parsing module <sr_doubleBuffered_icon>.
Analyzing Verilog file "d:/cern/xilinx/dtcTester/bramTry/bramTry_1/ipcore_dir/sr_doubleBuffered_2_vio.v" into library work
Parsing module <sr_doubleBuffered_2_vio>.
Analyzing Verilog file "d:/cern/xilinx/dtcTester/bramTry/bramTry_1/ipcore_dir/sr_doubleBuffered_2_bram.v" into library work
Parsing module <sr_doubleBuffered_2_bram>.
Analyzing Verilog file "d:/cern/xilinx/dtcTester/bramTry/bramTry_1/ipcore_dir/dtc_buff.v" into library work
Parsing module <dtc_buff>.
Analyzing Verilog file "d:/cern/xilinx/dtcTester/bramTry/bramTry_1/ipcore_dir/dtc_1_mpabram.v" into library work
Parsing module <dtc_1_mpabram>.
Analyzing Verilog file "d:/cern/xilinx/dtcTester/bramTry/bramTry_1/ipcore_dir/dtc_1_clkDiv/example_design/dtc_1_clkDiv_exdes.v" into library work
Parsing module <dtc_1_clkDiv_exdes>.
Analyzing Verilog file "d:/cern/xilinx/dtcTester/bramTry/bramTry_1/ipcore_dir/dtc_1_clkDiv.v" into library work
Parsing module <dtc_1_clkDiv>.
Analyzing Verilog file "D:/cern/xilinx/dtcTester/bramTry/bramTry_1/sr_doubleBuffered.v" into library work
Parsing module <sr_doubleBuffered>.
Analyzing Verilog file "D:/cern/xilinx/dtcTester/bramTry/bramTry_1/fifotest_tb.v" into library work
Parsing module <fifotest_tb>.
Analyzing Verilog file "D:/cern/xilinx/dtcTester/bramTry/bramTry_1/sr_doubleBuffered_2.v" into library work
Parsing module <sr_doubleBuffered_2>.
Analyzing Verilog file "D:/cern/xilinx/dtcTester/bramTry/bramTry_1/dtc_11.v" into library work
Parsing module <dtc_11>.
Analyzing Verilog file "D:/cern/xilinx/dtcTester/bramTry/bramTry_1/dtc_1.v" into library work
Parsing module <dtc_1>.
Analyzing Verilog file "D:/cern/xilinx/dtcTester/bramTry/bramTry_1/bramTest_top.v" into library work
Parsing module <bramTest_top>.
Analyzing Verilog file "D:/cern/xilinx/dtcTester/bramTry/bramTry_1/sr_top.v" into library work
Parsing module <sr_top>.
Analyzing Verilog file "D:/cern/xilinx/dtcTester/bramTry/bramTry_1/sr.v" into library work
Parsing module <sr>.
Analyzing Verilog file "D:/cern/xilinx/dtcTester/bramTry/bramTry_1/sr_sim.v" into library work
WARNING:HDLCompiler:572 - "D:/cern/xilinx/dtcTester/bramTry/bramTry_1/sr_sim.v" Line 3: Macro <CYCLE> is redefined.
Parsing module <sr_sim>.
Analyzing Verilog file "D:/cern/xilinx/dtcTester/bramTry/bramTry_1/counter_sim.v" into library work
WARNING:HDLCompiler:572 - "D:/cern/xilinx/dtcTester/bramTry/bramTry_1/counter_sim.v" Line 3: Macro <CYCLE> is redefined.
Parsing module <counter_sim>.
Analyzing Verilog file "D:/cern/xilinx/dtcTester/bramTry/bramTry_1/sr_test.v" into library work
Parsing module <sr_test>.
Analyzing Verilog file "D:/cern/xilinx/dtcTester/bramTry/bramTry_1/counter.v" into library work
Parsing module <counter>.
Analyzing Verilog file "D:/cern/xilinx/dtcTester/bramTry/bramTry_1/dtc_2.v" into library work
Parsing module <dtc_2>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <dtc_2>.

Elaborating module <dtc_1_clkDiv>.

Elaborating module <IBUFG>.

Elaborating module <MMCM_ADV(BANDWIDTH="OPTIMIZED",CLKOUT4_CASCADE="FALSE",CLOCK_HOLD="FALSE",COMPENSATION="ZHOLD",STARTUP_WAIT="FALSE",DIVCLK_DIVIDE=4,CLKFBOUT_MULT_F=39.0,CLKFBOUT_PHASE=0.0,CLKFBOUT_USE_FINE_PS="FALSE",CLKOUT0_DIVIDE_F=4.875,CLKOUT0_PHASE=0.0,CLKOUT0_DUTY_CYCLE=0.5,CLKOUT0_USE_FINE_PS="FALSE",CLKOUT1_DIVIDE=125,CLKOUT1_PHASE=0.0,CLKOUT1_DUTY_CYCLE=0.5,CLKOUT1_USE_FINE_PS="FALSE",CLKIN1_PERIOD=10.0,REF_JITTER1=0.01)>.
WARNING:HDLCompiler:1127 - "d:/cern/xilinx/dtcTester/bramTry/bramTry_1/ipcore_dir/dtc_1_clkDiv.v" Line 131: Assignment to clkfboutb_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "d:/cern/xilinx/dtcTester/bramTry/bramTry_1/ipcore_dir/dtc_1_clkDiv.v" Line 133: Assignment to clkout0b_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "d:/cern/xilinx/dtcTester/bramTry/bramTry_1/ipcore_dir/dtc_1_clkDiv.v" Line 135: Assignment to clkout1b_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "d:/cern/xilinx/dtcTester/bramTry/bramTry_1/ipcore_dir/dtc_1_clkDiv.v" Line 136: Assignment to clkout2_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "d:/cern/xilinx/dtcTester/bramTry/bramTry_1/ipcore_dir/dtc_1_clkDiv.v" Line 137: Assignment to clkout2b_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "d:/cern/xilinx/dtcTester/bramTry/bramTry_1/ipcore_dir/dtc_1_clkDiv.v" Line 138: Assignment to clkout3_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "d:/cern/xilinx/dtcTester/bramTry/bramTry_1/ipcore_dir/dtc_1_clkDiv.v" Line 139: Assignment to clkout3b_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "d:/cern/xilinx/dtcTester/bramTry/bramTry_1/ipcore_dir/dtc_1_clkDiv.v" Line 140: Assignment to clkout4_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "d:/cern/xilinx/dtcTester/bramTry/bramTry_1/ipcore_dir/dtc_1_clkDiv.v" Line 141: Assignment to clkout5_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "d:/cern/xilinx/dtcTester/bramTry/bramTry_1/ipcore_dir/dtc_1_clkDiv.v" Line 142: Assignment to clkout6_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "d:/cern/xilinx/dtcTester/bramTry/bramTry_1/ipcore_dir/dtc_1_clkDiv.v" Line 154: Assignment to do_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "d:/cern/xilinx/dtcTester/bramTry/bramTry_1/ipcore_dir/dtc_1_clkDiv.v" Line 155: Assignment to drdy_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "d:/cern/xilinx/dtcTester/bramTry/bramTry_1/ipcore_dir/dtc_1_clkDiv.v" Line 161: Assignment to psdone_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "d:/cern/xilinx/dtcTester/bramTry/bramTry_1/ipcore_dir/dtc_1_clkDiv.v" Line 163: Assignment to locked_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "d:/cern/xilinx/dtcTester/bramTry/bramTry_1/ipcore_dir/dtc_1_clkDiv.v" Line 164: Assignment to clkinstopped_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "d:/cern/xilinx/dtcTester/bramTry/bramTry_1/ipcore_dir/dtc_1_clkDiv.v" Line 165: Assignment to clkfbstopped_unused ignored, since the identifier is never used

Elaborating module <BUFG>.
WARNING:HDLCompiler:1127 - "D:/cern/xilinx/dtcTester/bramTry/bramTry_1/dtc_2.v" Line 51: Assignment to clk_10_c ignored, since the identifier is never used

Elaborating module <sr_doubleBuffered_2_bram>.
WARNING:HDLCompiler:1499 - "d:/cern/xilinx/dtcTester/bramTry/bramTry_1/ipcore_dir/sr_doubleBuffered_2_bram.v" Line 39: Empty module <sr_doubleBuffered_2_bram> remains a black box.

Elaborating module <dtc_buff>.
WARNING:HDLCompiler:1499 - "d:/cern/xilinx/dtcTester/bramTry/bramTry_1/ipcore_dir/dtc_buff.v" Line 39: Empty module <dtc_buff> remains a black box.
WARNING:HDLCompiler:413 - "D:/cern/xilinx/dtcTester/bramTry/bramTry_1/dtc_2.v" Line 111: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "D:/cern/xilinx/dtcTester/bramTry/bramTry_1/dtc_2.v" Line 128: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "D:/cern/xilinx/dtcTester/bramTry/bramTry_1/dtc_2.v" Line 142: Result of 2-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:91 - "D:/cern/xilinx/dtcTester/bramTry/bramTry_1/dtc_2.v" Line 205: Signal <temp> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:/cern/xilinx/dtcTester/bramTry/bramTry_1/dtc_2.v" Line 215: Signal <temp> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:/cern/xilinx/dtcTester/bramTry/bramTry_1/dtc_2.v" Line 226: Signal <dout_buff_1> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:/cern/xilinx/dtcTester/bramTry/bramTry_1/dtc_2.v" Line 229: Signal <dout_buff_0> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "D:/cern/xilinx/dtcTester/bramTry/bramTry_1/dtc_2.v" Line 281: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "D:/cern/xilinx/dtcTester/bramTry/bramTry_1/dtc_2.v" Line 324: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "D:/cern/xilinx/dtcTester/bramTry/bramTry_1/dtc_2.v" Line 388: Result of 8-bit expression is truncated to fit in 7-bit target.
WARNING:HDLCompiler:817 - "D:/cern/xilinx/dtcTester/bramTry/bramTry_1/dtc_2.v" Line 390: System task fwrite ignored for synthesis
WARNING:HDLCompiler:413 - "D:/cern/xilinx/dtcTester/bramTry/bramTry_1/dtc_2.v" Line 394: Result of 8-bit expression is truncated to fit in 7-bit target.
WARNING:HDLCompiler:817 - "D:/cern/xilinx/dtcTester/bramTry/bramTry_1/dtc_2.v" Line 396: System task fwrite ignored for synthesis
WARNING:HDLCompiler:413 - "D:/cern/xilinx/dtcTester/bramTry/bramTry_1/dtc_2.v" Line 400: Result of 8-bit expression is truncated to fit in 7-bit target.
WARNING:HDLCompiler:817 - "D:/cern/xilinx/dtcTester/bramTry/bramTry_1/dtc_2.v" Line 402: System task fwrite ignored for synthesis
WARNING:HDLCompiler:413 - "D:/cern/xilinx/dtcTester/bramTry/bramTry_1/dtc_2.v" Line 406: Result of 8-bit expression is truncated to fit in 7-bit target.
WARNING:HDLCompiler:817 - "D:/cern/xilinx/dtcTester/bramTry/bramTry_1/dtc_2.v" Line 408: System task fwrite ignored for synthesis
WARNING:HDLCompiler:413 - "D:/cern/xilinx/dtcTester/bramTry/bramTry_1/dtc_2.v" Line 412: Result of 8-bit expression is truncated to fit in 7-bit target.
WARNING:HDLCompiler:817 - "D:/cern/xilinx/dtcTester/bramTry/bramTry_1/dtc_2.v" Line 414: System task fwrite ignored for synthesis
WARNING:HDLCompiler:413 - "D:/cern/xilinx/dtcTester/bramTry/bramTry_1/dtc_2.v" Line 418: Result of 8-bit expression is truncated to fit in 7-bit target.
WARNING:HDLCompiler:817 - "D:/cern/xilinx/dtcTester/bramTry/bramTry_1/dtc_2.v" Line 420: System task fwrite ignored for synthesis
WARNING:HDLCompiler:413 - "D:/cern/xilinx/dtcTester/bramTry/bramTry_1/dtc_2.v" Line 424: Result of 8-bit expression is truncated to fit in 7-bit target.
WARNING:HDLCompiler:817 - "D:/cern/xilinx/dtcTester/bramTry/bramTry_1/dtc_2.v" Line 426: System task fwrite ignored for synthesis
WARNING:HDLCompiler:413 - "D:/cern/xilinx/dtcTester/bramTry/bramTry_1/dtc_2.v" Line 430: Result of 8-bit expression is truncated to fit in 7-bit target.
WARNING:HDLCompiler:817 - "D:/cern/xilinx/dtcTester/bramTry/bramTry_1/dtc_2.v" Line 432: System task fwrite ignored for synthesis

Elaborating module <dtc_1_mpabram>.
WARNING:HDLCompiler:1499 - "d:/cern/xilinx/dtcTester/bramTry/bramTry_1/ipcore_dir/dtc_1_mpabram.v" Line 39: Empty module <dtc_1_mpabram> remains a black box.

Elaborating module <sr_doubleBuffered_icon>.

Elaborating module <sr_doubleBuffered_ila>.

Elaborating module <sr_doubleBuffered_2_vio>.
WARNING:HDLCompiler:1127 - "D:/cern/xilinx/dtcTester/bramTry/bramTry_1/dtc_2.v" Line 591: Assignment to sync_out ignored, since the identifier is never used
WARNING:HDLCompiler:634 - "D:/cern/xilinx/dtcTester/bramTry/bramTry_1/dtc_2.v" Line 13: Net <sync_in[255]> does not have a driver.
WARNING:HDLCompiler:634 - "D:/cern/xilinx/dtcTester/bramTry/bramTry_1/dtc_2.v" Line 14: Net <async_in[255]> does not have a driver.
WARNING:HDLCompiler:634 - "D:/cern/xilinx/dtcTester/bramTry/bramTry_1/dtc_2.v" Line 29: Net <dina_0[255]> does not have a driver.
WARNING:HDLCompiler:634 - "D:/cern/xilinx/dtcTester/bramTry/bramTry_1/dtc_2.v" Line 294: Net <temp_2[255]> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <dtc_2>.
    Related source file is "D:/cern/xilinx/dtcTester/bramTry/bramTry_1/dtc_2.v".
INFO:Xst:3210 - "D:/cern/xilinx/dtcTester/bramTry/bramTry_1/dtc_2.v" line 46: Output port <CLK_OUT2> of the instance <instance_name> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:/cern/xilinx/dtcTester/bramTry/bramTry_1/dtc_2.v" line 586: Output port <SYNC_OUT> of the instance <vio> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <sync_in> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <async_in> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <dina_0> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <temp_2> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Register <rd_en_1> equivalent to <wr_en_0> has been removed
    Register <rd_en_0> equivalent to <wr_en_1> has been removed
    Found 1-bit register for signal <count_256>.
    Found 5-bit register for signal <addra_0>.
    Found 1-bit register for signal <cycle>.
    Found 1-bit register for signal <wr_en_0>.
    Found 1-bit register for signal <wr_en_1>.
    Found 1-bit register for signal <x>.
    Found 256-bit register for signal <temp>.
    Found 256-bit register for signal <buff_2>.
    Found 256-bit register for signal <buff_3>.
    Found 8-bit register for signal <count_20>.
    Found 1-bit register for signal <clk_10>.
    Found 4-bit register for signal <count_10>.
    Found 3-bit register for signal <chipID>.
    Found 21-bit register for signal <inter>.
    Found 7-bit register for signal <addra_7m>.
    Found 21-bit register for signal <dina_7m>.
    Found 7-bit register for signal <addra_6m>.
    Found 21-bit register for signal <dina_6m>.
    Found 7-bit register for signal <addra_5m>.
    Found 21-bit register for signal <dina_5m>.
    Found 7-bit register for signal <addra_4m>.
    Found 21-bit register for signal <dina_4m>.
    Found 7-bit register for signal <addra_3m>.
    Found 21-bit register for signal <dina_3m>.
    Found 7-bit register for signal <addra_2m>.
    Found 21-bit register for signal <dina_2m>.
    Found 7-bit register for signal <addra_1m>.
    Found 21-bit register for signal <dina_1m>.
    Found 7-bit register for signal <addra_0m>.
    Found 21-bit register for signal <dina_0m>.
    Found 8-bit register for signal <count>.
    Found 8-bit adder for signal <count[7]_GND_1_o_add_1_OUT> created at line 111.
    Found 5-bit adder for signal <addra_0[4]_GND_1_o_add_6_OUT> created at line 128.
    Found 1-bit adder for signal <cycle_PWR_1_o_add_11_OUT<0>> created at line 142.
    Found 8-bit adder for signal <count_20[7]_GND_1_o_add_21_OUT> created at line 281.
    Found 4-bit adder for signal <count_10[3]_GND_1_o_add_26_OUT> created at line 324.
    Found 7-bit adder for signal <addra_0m[6]_GND_1_o_add_31_OUT> created at line 388.
    Found 7-bit adder for signal <addra_1m[6]_GND_1_o_add_32_OUT> created at line 394.
    Found 7-bit adder for signal <addra_2m[6]_GND_1_o_add_33_OUT> created at line 400.
    Found 7-bit adder for signal <addra_3m[6]_GND_1_o_add_34_OUT> created at line 406.
    Found 7-bit adder for signal <addra_4m[6]_GND_1_o_add_35_OUT> created at line 412.
    Found 7-bit adder for signal <addra_5m[6]_GND_1_o_add_36_OUT> created at line 418.
    Found 7-bit adder for signal <addra_6m[6]_GND_1_o_add_37_OUT> created at line 424.
    Found 7-bit adder for signal <addra_7m[6]_GND_1_o_add_38_OUT> created at line 430.
    Found 8-bit comparator lessequal for signal <n0032> created at line 283
    Summary:
	inferred  13 Adder/Subtractor(s).
	inferred 1047 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  20 Multiplexer(s).
Unit <dtc_2> synthesized.

Synthesizing Unit <dtc_1_clkDiv>.
    Related source file is "d:/cern/xilinx/dtcTester/bramTry/bramTry_1/ipcore_dir/dtc_1_clkDiv.v".
    Summary:
	no macro.
Unit <dtc_1_clkDiv> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 13
 1-bit adder                                           : 1
 4-bit adder                                           : 1
 5-bit adder                                           : 1
 7-bit adder                                           : 8
 8-bit adder                                           : 2
# Registers                                            : 31
 1-bit register                                        : 6
 21-bit register                                       : 9
 256-bit register                                      : 3
 3-bit register                                        : 1
 4-bit register                                        : 1
 5-bit register                                        : 1
 7-bit register                                        : 8
 8-bit register                                        : 2
# Comparators                                          : 1
 8-bit comparator lessequal                            : 1
# Multiplexers                                         : 20
 1-bit 2-to-1 multiplexer                              : 3
 21-bit 2-to-1 multiplexer                             : 9
 3-bit 2-to-1 multiplexer                              : 8

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <d:/cern/xilinx/dtcTester/bramTry/bramTry_1/ipcore_dir/sr_doubleBuffered_2_bram.ngc>.
Reading core <d:/cern/xilinx/dtcTester/bramTry/bramTry_1/ipcore_dir/dtc_buff.ngc>.
Reading core <d:/cern/xilinx/dtcTester/bramTry/bramTry_1/ipcore_dir/dtc_1_mpabram.ngc>.
Reading core <d:/cern/xilinx/dtcTester/bramTry/bramTry_1/ipcore_dir/sr_doubleBuffered_ila.ngc>.
Reading core <d:/cern/xilinx/dtcTester/bramTry/bramTry_1/ipcore_dir/sr_doubleBuffered_2_vio.ngc>.
Reading core <d:/cern/xilinx/dtcTester/bramTry/bramTry_1/ipcore_dir/sr_doubleBuffered_icon.ngc>.
Loading core <sr_doubleBuffered_2_bram> for timing and area information for instance <bram_t>.
Loading core <dtc_buff> for timing and area information for instance <buff_0>.
Loading core <dtc_buff> for timing and area information for instance <buff_1>.
Loading core <dtc_1_mpabram> for timing and area information for instance <mpa_0>.
Loading core <dtc_1_mpabram> for timing and area information for instance <mpa_1>.
Loading core <dtc_1_mpabram> for timing and area information for instance <mpa_2>.
Loading core <dtc_1_mpabram> for timing and area information for instance <mpa_3>.
Loading core <dtc_1_mpabram> for timing and area information for instance <mpa_4>.
Loading core <dtc_1_mpabram> for timing and area information for instance <mpa_5>.
Loading core <dtc_1_mpabram> for timing and area information for instance <mpa_6>.
Loading core <dtc_1_mpabram> for timing and area information for instance <mpa_7>.
Loading core <sr_doubleBuffered_ila> for timing and area information for instance <ila>.
Loading core <sr_doubleBuffered_2_vio> for timing and area information for instance <vio>.
Loading core <sr_doubleBuffered_icon> for timing and area information for instance <icon>.
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[17].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[17].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[18].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[18].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[19].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[19].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[20].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[20].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[21].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[21].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[22].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[22].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[23].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[23].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[24].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[24].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[25].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[25].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[26].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[26].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[27].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[27].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[28].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[28].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[29].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[29].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[30].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[30].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[31].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[31].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[32].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[32].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[33].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[33].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[34].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[34].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[35].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[35].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1

Synthesizing (advanced) Unit <dtc_2>.
The following registers are absorbed into counter <count_20>: 1 register on signal <count_20>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
The following registers are absorbed into counter <cycle>: 1 register on signal <cycle>.
The following registers are absorbed into counter <addra_0>: 1 register on signal <addra_0>.
The following registers are absorbed into counter <count_10>: 1 register on signal <count_10>.
The following registers are absorbed into counter <addra_7m>: 1 register on signal <addra_7m>.
The following registers are absorbed into counter <addra_5m>: 1 register on signal <addra_5m>.
The following registers are absorbed into counter <addra_6m>: 1 register on signal <addra_6m>.
The following registers are absorbed into counter <addra_4m>: 1 register on signal <addra_4m>.
The following registers are absorbed into counter <addra_3m>: 1 register on signal <addra_3m>.
The following registers are absorbed into counter <addra_2m>: 1 register on signal <addra_2m>.
The following registers are absorbed into counter <addra_0m>: 1 register on signal <addra_0m>.
The following registers are absorbed into counter <addra_1m>: 1 register on signal <addra_1m>.
Unit <dtc_2> synthesized (advanced).
WARNING:Xst:2677 - Node <buff_2_0> of sequential type is unconnected in block <dtc_2>.
WARNING:Xst:2677 - Node <buff_2_1> of sequential type is unconnected in block <dtc_2>.
WARNING:Xst:2677 - Node <buff_2_2> of sequential type is unconnected in block <dtc_2>.
WARNING:Xst:2677 - Node <buff_2_3> of sequential type is unconnected in block <dtc_2>.
WARNING:Xst:2677 - Node <buff_2_4> of sequential type is unconnected in block <dtc_2>.
WARNING:Xst:2677 - Node <buff_2_5> of sequential type is unconnected in block <dtc_2>.
WARNING:Xst:2677 - Node <buff_2_6> of sequential type is unconnected in block <dtc_2>.
WARNING:Xst:2677 - Node <buff_2_7> of sequential type is unconnected in block <dtc_2>.
WARNING:Xst:2677 - Node <buff_2_8> of sequential type is unconnected in block <dtc_2>.
WARNING:Xst:2677 - Node <buff_2_9> of sequential type is unconnected in block <dtc_2>.
WARNING:Xst:2677 - Node <buff_2_10> of sequential type is unconnected in block <dtc_2>.
WARNING:Xst:2677 - Node <buff_2_11> of sequential type is unconnected in block <dtc_2>.
WARNING:Xst:2677 - Node <buff_2_12> of sequential type is unconnected in block <dtc_2>.
WARNING:Xst:2677 - Node <buff_2_13> of sequential type is unconnected in block <dtc_2>.
WARNING:Xst:2677 - Node <buff_2_14> of sequential type is unconnected in block <dtc_2>.
WARNING:Xst:2677 - Node <buff_2_15> of sequential type is unconnected in block <dtc_2>.
WARNING:Xst:2677 - Node <buff_2_16> of sequential type is unconnected in block <dtc_2>.
WARNING:Xst:2677 - Node <buff_2_17> of sequential type is unconnected in block <dtc_2>.
WARNING:Xst:2677 - Node <buff_2_18> of sequential type is unconnected in block <dtc_2>.
WARNING:Xst:2677 - Node <buff_2_19> of sequential type is unconnected in block <dtc_2>.
WARNING:Xst:2677 - Node <buff_3_0> of sequential type is unconnected in block <dtc_2>.
WARNING:Xst:2677 - Node <buff_3_1> of sequential type is unconnected in block <dtc_2>.
WARNING:Xst:2677 - Node <buff_3_2> of sequential type is unconnected in block <dtc_2>.
WARNING:Xst:2677 - Node <buff_3_3> of sequential type is unconnected in block <dtc_2>.
WARNING:Xst:2677 - Node <buff_3_4> of sequential type is unconnected in block <dtc_2>.
WARNING:Xst:2677 - Node <buff_3_5> of sequential type is unconnected in block <dtc_2>.
WARNING:Xst:2677 - Node <buff_3_6> of sequential type is unconnected in block <dtc_2>.
WARNING:Xst:2677 - Node <buff_3_7> of sequential type is unconnected in block <dtc_2>.
WARNING:Xst:2677 - Node <buff_3_8> of sequential type is unconnected in block <dtc_2>.
WARNING:Xst:2677 - Node <buff_3_9> of sequential type is unconnected in block <dtc_2>.
WARNING:Xst:2677 - Node <buff_3_10> of sequential type is unconnected in block <dtc_2>.
WARNING:Xst:2677 - Node <buff_3_11> of sequential type is unconnected in block <dtc_2>.
WARNING:Xst:2677 - Node <buff_3_12> of sequential type is unconnected in block <dtc_2>.
WARNING:Xst:2677 - Node <buff_3_13> of sequential type is unconnected in block <dtc_2>.
WARNING:Xst:2677 - Node <buff_3_14> of sequential type is unconnected in block <dtc_2>.
WARNING:Xst:2677 - Node <buff_3_15> of sequential type is unconnected in block <dtc_2>.
WARNING:Xst:2677 - Node <buff_3_16> of sequential type is unconnected in block <dtc_2>.
WARNING:Xst:2677 - Node <buff_3_17> of sequential type is unconnected in block <dtc_2>.
WARNING:Xst:2677 - Node <buff_3_18> of sequential type is unconnected in block <dtc_2>.
WARNING:Xst:2677 - Node <buff_3_19> of sequential type is unconnected in block <dtc_2>.
WARNING:Xst:2677 - Node <buff_3_230> of sequential type is unconnected in block <dtc_2>.
WARNING:Xst:2677 - Node <buff_3_231> of sequential type is unconnected in block <dtc_2>.
WARNING:Xst:2677 - Node <buff_3_232> of sequential type is unconnected in block <dtc_2>.
WARNING:Xst:2677 - Node <buff_3_233> of sequential type is unconnected in block <dtc_2>.
WARNING:Xst:2677 - Node <buff_3_234> of sequential type is unconnected in block <dtc_2>.
WARNING:Xst:2677 - Node <buff_3_235> of sequential type is unconnected in block <dtc_2>.
WARNING:Xst:2677 - Node <buff_3_236> of sequential type is unconnected in block <dtc_2>.
WARNING:Xst:2677 - Node <buff_3_237> of sequential type is unconnected in block <dtc_2>.
WARNING:Xst:2677 - Node <buff_3_238> of sequential type is unconnected in block <dtc_2>.
WARNING:Xst:2677 - Node <buff_3_239> of sequential type is unconnected in block <dtc_2>.
WARNING:Xst:2677 - Node <buff_3_240> of sequential type is unconnected in block <dtc_2>.
WARNING:Xst:2677 - Node <buff_3_241> of sequential type is unconnected in block <dtc_2>.
WARNING:Xst:2677 - Node <buff_3_242> of sequential type is unconnected in block <dtc_2>.
WARNING:Xst:2677 - Node <buff_3_243> of sequential type is unconnected in block <dtc_2>.
WARNING:Xst:2677 - Node <buff_3_244> of sequential type is unconnected in block <dtc_2>.
WARNING:Xst:2677 - Node <buff_3_245> of sequential type is unconnected in block <dtc_2>.
WARNING:Xst:2677 - Node <buff_3_246> of sequential type is unconnected in block <dtc_2>.
WARNING:Xst:2677 - Node <buff_3_247> of sequential type is unconnected in block <dtc_2>.
WARNING:Xst:2677 - Node <buff_3_248> of sequential type is unconnected in block <dtc_2>.
WARNING:Xst:2677 - Node <buff_3_249> of sequential type is unconnected in block <dtc_2>.
WARNING:Xst:2677 - Node <buff_3_250> of sequential type is unconnected in block <dtc_2>.
WARNING:Xst:2677 - Node <buff_3_251> of sequential type is unconnected in block <dtc_2>.
WARNING:Xst:2677 - Node <buff_3_252> of sequential type is unconnected in block <dtc_2>.
WARNING:Xst:2677 - Node <buff_3_253> of sequential type is unconnected in block <dtc_2>.
WARNING:Xst:2677 - Node <buff_3_254> of sequential type is unconnected in block <dtc_2>.
WARNING:Xst:2677 - Node <buff_3_255> of sequential type is unconnected in block <dtc_2>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 13
 1-bit up counter                                      : 1
 4-bit up counter                                      : 1
 5-bit up counter                                      : 1
 7-bit up counter                                      : 8
 8-bit up counter                                      : 2
# Registers                                            : 899
 Flip-Flops                                            : 899
# Comparators                                          : 1
 8-bit comparator lessequal                            : 1
# Multiplexers                                         : 108
 1-bit 2-to-1 multiplexer                              : 99
 21-bit 2-to-1 multiplexer                             : 5
 3-bit 2-to-1 multiplexer                              : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <dtc_2> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block dtc_2, actual ratio is 5.
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <buff_1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i> in Unit <buff_1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <buff_0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i> in Unit <buff_0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[266].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[266].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[266].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[267].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[267].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[267].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[268].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[268].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[268].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[269].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[269].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[269].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[270].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[270].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[270].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[276].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[276].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[276].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[271].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[271].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[271].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[272].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[272].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[272].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[277].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[277].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[277].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[273].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[273].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[273].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[278].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[278].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[278].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[274].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[274].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[274].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[279].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[279].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[279].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[275].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[275].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[275].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[280].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[280].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[280].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[281].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[281].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[281].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[286].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[286].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[286].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[287].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[287].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[287].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[282].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[282].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[282].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[283].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[283].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[283].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[288].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[288].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[288].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[289].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[289].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[289].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[284].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[284].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[284].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[285].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[285].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[285].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[290].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[290].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[290].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[296].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[296].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[296].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[291].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[291].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[291].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[292].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[292].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[292].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[297].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[297].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[297].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[293].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[293].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[293].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[298].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[298].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[298].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[294].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[294].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[294].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[299].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[299].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[299].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[295].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[295].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[295].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[300].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[300].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[300].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[301].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[301].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[301].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[306].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[306].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[306].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[307].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[307].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[307].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[302].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[302].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[302].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[303].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[303].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[303].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[308].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[308].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[308].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[304].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[304].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[304].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[309].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[309].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[309].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[305].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[305].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[305].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[310].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[310].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[310].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[316].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[316].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[316].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[311].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[311].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[311].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[312].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[312].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[312].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[317].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[317].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[317].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[313].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[313].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[313].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[318].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[318].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[318].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[314].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[314].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[314].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[319].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[319].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[319].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[315].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[315].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[315].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[320].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[320].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[320].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[321].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[321].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[321].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[326].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[326].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[326].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[322].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[322].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[322].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[327].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[327].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[327].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[323].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[323].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[323].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[328].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[328].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[328].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[324].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[324].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[324].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[329].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[329].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[329].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[325].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[325].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[325].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[330].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[330].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[330].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[331].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[331].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[331].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[336].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[336].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[336].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[332].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[332].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[332].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[337].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[337].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[337].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[333].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[333].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[333].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[338].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[338].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[338].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[334].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[334].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[334].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[339].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[339].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[339].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[335].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[335].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[335].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[340].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[340].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[340].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[341].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[341].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[341].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[346].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[346].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[346].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[342].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[342].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[342].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[347].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[347].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[347].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[343].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[343].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[343].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[348].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[348].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[348].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[344].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[344].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[344].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[349].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[349].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[349].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[345].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[345].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[345].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[350].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[350].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[350].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[351].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[351].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[351].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[352].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[352].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[352].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[353].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[353].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[353].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[354].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[354].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[354].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[355].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[355].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[355].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[256].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[256].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[256].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[257].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[257].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[257].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[258].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[258].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[258].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[259].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[259].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[259].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[260].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[260].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[260].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[261].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[261].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[261].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[262].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[262].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[262].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[263].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[263].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[263].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[264].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[264].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[264].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[265].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[265].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[265].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[356].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[356].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[356].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[357].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[357].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[357].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[358].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[358].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[358].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[359].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[359].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[359].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[360].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[360].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[360].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[361].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[361].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[361].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[366].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[366].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[366].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[362].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[362].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[362].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[367].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[367].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[367].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[363].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[363].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[363].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[368].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[368].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[368].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[364].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[364].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[364].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[369].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[369].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[369].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[365].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[365].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[365].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[370].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[370].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[370].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[371].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[371].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[371].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[376].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[376].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[376].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[372].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[372].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[372].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[377].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[377].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[377].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[373].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[373].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[373].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[378].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[378].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[378].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[374].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[374].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[374].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[379].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[379].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[379].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[375].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[375].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[375].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[380].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[380].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[380].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[381].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[381].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[381].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[386].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[386].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[386].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[382].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[382].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[382].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[387].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[387].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[387].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[388].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[388].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[388].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[383].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[383].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[383].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[384].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[384].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[384].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[389].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[389].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[389].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[385].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[385].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[385].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[390].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[390].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[390].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[391].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[391].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[391].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[396].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[396].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[396].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[397].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[397].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[397].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[392].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[392].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[392].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[393].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[393].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[393].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[398].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[398].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[398].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[394].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[394].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[394].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[399].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[399].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[399].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[400].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[400].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[400].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[395].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[395].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[395].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[456].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[456].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[456].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[401].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[401].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[401].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[406].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[406].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[406].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[457].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[457].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[457].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[402].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[402].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[402].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[407].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[407].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[407].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[458].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[458].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[458].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[403].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[403].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[403].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[408].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[408].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[408].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[459].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[459].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[459].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[404].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[404].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[404].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[409].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[409].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[409].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[460].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[460].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[460].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[405].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[405].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[405].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[410].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[410].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[410].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[466].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[466].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[466].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[411].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[411].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[411].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[416].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[416].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[416].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[461].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[461].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[461].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[462].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[462].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[462].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[412].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[412].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[412].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[417].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[417].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[417].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[467].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[467].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[467].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[463].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[463].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[463].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[413].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[413].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[413].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[418].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[418].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[418].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[468].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[468].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[468].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[469].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[469].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[469].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[414].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[414].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[414].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[419].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[419].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[419].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[464].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[464].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[464].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[465].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[465].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[465].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[415].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[415].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[415].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[420].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[420].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[420].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[470].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[470].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[470].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[471].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[471].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[471].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[421].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[421].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[421].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[426].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[426].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[426].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[476].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[476].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[476].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[477].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[477].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[477].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[422].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[422].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[422].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[427].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[427].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[427].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[472].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[472].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[472].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[478].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[478].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[478].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[423].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[423].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[423].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[428].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[428].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[428].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[473].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[473].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[473].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[479].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[479].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[479].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[424].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[424].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[424].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[429].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[429].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[429].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[474].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[474].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[474].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[475].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[475].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[475].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[425].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[425].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[425].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[430].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[430].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[430].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[480].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[480].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[480].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[481].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[481].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[481].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[431].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[431].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[431].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[436].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[436].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[436].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[486].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[486].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[486].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[482].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[482].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[482].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[432].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[432].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[432].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[437].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[437].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[437].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[487].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[487].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[487].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[488].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[488].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[488].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[433].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[433].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[433].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[438].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[438].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[438].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[483].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[483].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[483].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[484].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[484].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[484].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[434].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[434].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[434].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[439].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[439].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[439].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[489].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[489].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[489].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[485].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[485].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[485].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[435].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[435].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[435].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[440].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[440].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[440].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[490].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[490].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[490].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[491].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[491].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[491].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[441].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[441].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[441].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[446].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[446].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[446].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[496].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[496].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[496].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[492].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[492].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[492].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[442].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[442].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[442].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[447].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[447].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[447].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[497].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[497].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[497].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[493].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[493].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[493].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[443].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[443].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[443].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[448].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[448].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[448].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[498].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[498].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[498].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[494].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[494].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[494].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[444].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[444].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[444].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[449].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[449].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[449].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[499].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[499].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[499].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[495].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[495].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[495].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[445].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[445].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[445].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[450].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[450].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[450].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[500].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[500].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[500].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[501].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[501].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[501].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[451].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[451].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[451].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[506].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[506].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[506].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[502].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[502].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[502].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[452].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[452].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[452].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[507].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[507].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[507].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[508].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[508].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[508].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[503].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[503].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[503].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[453].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[453].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[453].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[504].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[504].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[504].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[454].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[454].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[454].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[509].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[509].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[509].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[505].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[505].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[505].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[455].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[455].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[455].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[510].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[510].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[510].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[511].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[511].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[511].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <buff_1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i> in Unit <buff_1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <buff_0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i> in Unit <buff_0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[266].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[266].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[266].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[267].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[267].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[267].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[268].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[268].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[268].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[269].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[269].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[269].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[270].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[270].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[270].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[276].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[276].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[276].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[271].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[271].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[271].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[272].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[272].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[272].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[277].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[277].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[277].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[273].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[273].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[273].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[278].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[278].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[278].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[274].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[274].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[274].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[279].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[279].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[279].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[275].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[275].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[275].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[280].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[280].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[280].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[281].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[281].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[281].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[286].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[286].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[286].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[287].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[287].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[287].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[282].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[282].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[282].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[283].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[283].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[283].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[288].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[288].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[288].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[289].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[289].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[289].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[284].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[284].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[284].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[285].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[285].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[285].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[290].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[290].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[290].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[296].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[296].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[296].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[291].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[291].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[291].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[292].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[292].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[292].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[297].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[297].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[297].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[293].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[293].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[293].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[298].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[298].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[298].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[294].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[294].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[294].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[299].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[299].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[299].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[295].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[295].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[295].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[300].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[300].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[300].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[301].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[301].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[301].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[306].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[306].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[306].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[307].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[307].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[307].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[302].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[302].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[302].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[303].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[303].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[303].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[308].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[308].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[308].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[304].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[304].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[304].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[309].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[309].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[309].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[305].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[305].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[305].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[310].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[310].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[310].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[316].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[316].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[316].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[311].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[311].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[311].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[312].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[312].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[312].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[317].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[317].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[317].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[313].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[313].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[313].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[318].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[318].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[318].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[314].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[314].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[314].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[319].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[319].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[319].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[315].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[315].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[315].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[320].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[320].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[320].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[321].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[321].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[321].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[326].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[326].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[326].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[322].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[322].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[322].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[327].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[327].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[327].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[323].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[323].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[323].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[328].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[328].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[328].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[324].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[324].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[324].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[329].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[329].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[329].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[325].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[325].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[325].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[330].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[330].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[330].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[331].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[331].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[331].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[336].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[336].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[336].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[332].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[332].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[332].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[337].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[337].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[337].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[333].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[333].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[333].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[338].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[338].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[338].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[334].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[334].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[334].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[339].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[339].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[339].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[335].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[335].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[335].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[340].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[340].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[340].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[341].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[341].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[341].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[346].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[346].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[346].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[342].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[342].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[342].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[347].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[347].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[347].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[343].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[343].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[343].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[348].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[348].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[348].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[344].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[344].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[344].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[349].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[349].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[349].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[345].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[345].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[345].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[350].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[350].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[350].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[351].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[351].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[351].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[352].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[352].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[352].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[353].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[353].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[353].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[354].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[354].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[354].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[355].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[355].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[355].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[256].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[256].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[256].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[257].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[257].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[257].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[258].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[258].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[258].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[259].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[259].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[259].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[260].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[260].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[260].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[261].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[261].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[261].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[262].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[262].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[262].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[263].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[263].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[263].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[264].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[264].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[264].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[265].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[265].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[265].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[356].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[356].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[356].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[357].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[357].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[357].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[358].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[358].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[358].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[359].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[359].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[359].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[360].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[360].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[360].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[361].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[361].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[361].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[366].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[366].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[366].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[362].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[362].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[362].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[367].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[367].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[367].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[363].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[363].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[363].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[368].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[368].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[368].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[364].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[364].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[364].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[369].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[369].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[369].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[365].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[365].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[365].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[370].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[370].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[370].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[371].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[371].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[371].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[376].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[376].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[376].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[372].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[372].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[372].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[377].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[377].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[377].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[373].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[373].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[373].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[378].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[378].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[378].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[374].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[374].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[374].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[379].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[379].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[379].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[375].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[375].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[375].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[380].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[380].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[380].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[381].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[381].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[381].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[386].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[386].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[386].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[382].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[382].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[382].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[387].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[387].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[387].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[388].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[388].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[388].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[383].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[383].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[383].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[384].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[384].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[384].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[389].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[389].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[389].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[385].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[385].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[385].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[390].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[390].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[390].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[391].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[391].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[391].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[396].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[396].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[396].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[397].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[397].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[397].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[392].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[392].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[392].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[393].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[393].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[393].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[398].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[398].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[398].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[394].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[394].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[394].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[399].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[399].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[399].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[400].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[400].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[400].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[395].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[395].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[395].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[456].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[456].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[456].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[401].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[401].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[401].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[406].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[406].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[406].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[457].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[457].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[457].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[402].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[402].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[402].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[407].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[407].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[407].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[458].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[458].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[458].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[403].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[403].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[403].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[408].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[408].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[408].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[459].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[459].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[459].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[404].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[404].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[404].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[409].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[409].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[409].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[460].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[460].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[460].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[405].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[405].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[405].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[410].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[410].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[410].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[466].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[466].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[466].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[411].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[411].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[411].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[416].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[416].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[416].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[461].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[461].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[461].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[462].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[462].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[462].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[412].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[412].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[412].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[417].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[417].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[417].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[467].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[467].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[467].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[463].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[463].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[463].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[413].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[413].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[413].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[418].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[418].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[418].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[468].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[468].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[468].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[469].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[469].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[469].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[414].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[414].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[414].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[419].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[419].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[419].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[464].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[464].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[464].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[465].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[465].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[465].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[415].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[415].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[415].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[420].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[420].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[420].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[470].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[470].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[470].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[471].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[471].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[471].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[421].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[421].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[421].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[426].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[426].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[426].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[476].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[476].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[476].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[477].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[477].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[477].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[422].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[422].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[422].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[427].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[427].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[427].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[472].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[472].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[472].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[478].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[478].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[478].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[423].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[423].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[423].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[428].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[428].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[428].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[473].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[473].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[473].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[479].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[479].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[479].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[424].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[424].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[424].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[429].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[429].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[429].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[474].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[474].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[474].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[475].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[475].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[475].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[425].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[425].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[425].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[430].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[430].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[430].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[480].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[480].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[480].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[481].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[481].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[481].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[431].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[431].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[431].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[436].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[436].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[436].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[486].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[486].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[486].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[482].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[482].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[482].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[432].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[432].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[432].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[437].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[437].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[437].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[487].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[487].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[487].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[483].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[483].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[483].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[433].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[433].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[433].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[438].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[438].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[438].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[488].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[488].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[488].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[489].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[489].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[489].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[434].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[434].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[434].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[439].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[439].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[439].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[484].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[484].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[484].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[485].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[485].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[485].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[435].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[435].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[435].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[440].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[440].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[440].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[490].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[490].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[490].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[491].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[491].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[491].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[441].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[441].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[441].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[446].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[446].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[446].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[496].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[496].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[496].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[492].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[492].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[492].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[442].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[442].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[442].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[447].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[447].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[447].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[497].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[497].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[497].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[498].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[498].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[498].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[443].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[443].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[443].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[448].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[448].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[448].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[493].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[493].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[493].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[499].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[499].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[499].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[444].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[444].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[444].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[449].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[449].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[449].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[494].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[494].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[494].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[500].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[500].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[500].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[445].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[445].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[445].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[495].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[495].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[495].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[450].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[450].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[450].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[501].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[501].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[501].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[506].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[506].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[506].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[451].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[451].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[451].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[502].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[502].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[502].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[452].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[452].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[452].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[507].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[507].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[507].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[503].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[503].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[503].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[508].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[508].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[508].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[453].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[453].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[453].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[504].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[504].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[504].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[509].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[509].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[509].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[454].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[454].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[454].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[505].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[505].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[505].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[455].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[455].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[455].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[510].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[510].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[510].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[511].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <vio> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[511].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[511].SYNC_IN_CELL/USER_CLK_REG> 

Final Macro Processing ...

Processing Unit <dtc_2> :
	Found 27-bit shift register for signal <buff_2_229>.
Unit <dtc_2> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 954
 Flip-Flops                                            : 954
# Shift Registers                                      : 1
 27-bit shift register                                 : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Clock Information:
------------------
----------------------------------------------------------------------+-----------------------------------------------------------+-------+
Clock Signal                                                          | Clock buffer(FF name)                                     | Load  |
----------------------------------------------------------------------+-----------------------------------------------------------+-------+
clk_in                                                                | MMCM_ADV:CLKOUT0                                          | 9673  |
clk_10                                                                | BUFG                                                      | 252   |
count_256                                                             | NONE(addra_0_0)                                           | 5     |
icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL                           | BUFG                                                      | 3408  |
icon/CONTROL0<13>(icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE:O)| NONE(*)(ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC)           | 1     |
wea_0                                                                 | NONE(vio/U0/I_VIO/GEN_SYNC_IN[511].SYNC_IN_CELL/U_FALLING)| 1024  |
icon/U0/iUPDATE_OUT                                                   | NONE(icon/U0/U_ICON/U_iDATA_CMD)                          | 1     |
----------------------------------------------------------------------+-----------------------------------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                                                                                                                                                                                                                    | Buffer(FF name)                                                                                                                                                                                                                                                                                                                      | Load  |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
ila/U0/I_NO_D.U_ILA/U_STAT/U_ECR_glue_set(ila/XST_VCC:P)                                                                                                                                                                                                                                                                                          | NONE(ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36)  | 144   |
ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/N11(ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/XST_VCC:P)  | NONE(ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36)  | 124   |
ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36/N11(ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36/XST_VCC:P)| NONE(ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36)| 124   |
ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36/N11(ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36/XST_VCC:P)| NONE(ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36)| 124   |
ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36/N11(ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36/XST_VCC:P)| NONE(ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36)| 124   |
ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36/N11(ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36/XST_VCC:P)| NONE(ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36)| 124   |
ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36/N11(ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36/XST_VCC:P)| NONE(ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36)| 124   |
ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36/N11(ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36/XST_VCC:P)| NONE(ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36)| 124   |
ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36/N11(ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36/XST_VCC:P)| NONE(ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36)| 124   |
ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[17].u_ramb36/U_RAMB36/N11(ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[17].u_ramb36/U_RAMB36/XST_VCC:P)| NONE(ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[17].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[17].u_ramb36/U_RAMB36)| 124   |
ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[18].u_ramb36/U_RAMB36/N11(ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[18].u_ramb36/U_RAMB36/XST_VCC:P)| NONE(ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[18].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[18].u_ramb36/U_RAMB36)| 124   |
ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[19].u_ramb36/U_RAMB36/N11(ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[19].u_ramb36/U_RAMB36/XST_VCC:P)| NONE(ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[19].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[19].u_ramb36/U_RAMB36)| 124   |
ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/N11(ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/XST_VCC:P)  | NONE(ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36)  | 124   |
ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[20].u_ramb36/U_RAMB36/N11(ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[20].u_ramb36/U_RAMB36/XST_VCC:P)| NONE(ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[20].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[20].u_ramb36/U_RAMB36)| 124   |
ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[21].u_ramb36/U_RAMB36/N11(ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[21].u_ramb36/U_RAMB36/XST_VCC:P)| NONE(ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[21].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[21].u_ramb36/U_RAMB36)| 124   |
ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[22].u_ramb36/U_RAMB36/N11(ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[22].u_ramb36/U_RAMB36/XST_VCC:P)| NONE(ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[22].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[22].u_ramb36/U_RAMB36)| 124   |
ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[23].u_ramb36/U_RAMB36/N11(ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[23].u_ramb36/U_RAMB36/XST_VCC:P)| NONE(ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[23].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[23].u_ramb36/U_RAMB36)| 124   |
ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[24].u_ramb36/U_RAMB36/N11(ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[24].u_ramb36/U_RAMB36/XST_VCC:P)| NONE(ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[24].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[24].u_ramb36/U_RAMB36)| 124   |
ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[25].u_ramb36/U_RAMB36/N11(ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[25].u_ramb36/U_RAMB36/XST_VCC:P)| NONE(ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[25].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[25].u_ramb36/U_RAMB36)| 124   |
ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[26].u_ramb36/U_RAMB36/N11(ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[26].u_ramb36/U_RAMB36/XST_VCC:P)| NONE(ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[26].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[26].u_ramb36/U_RAMB36)| 124   |
ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[27].u_ramb36/U_RAMB36/N11(ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[27].u_ramb36/U_RAMB36/XST_VCC:P)| NONE(ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[27].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[27].u_ramb36/U_RAMB36)| 124   |
ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[28].u_ramb36/U_RAMB36/N11(ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[28].u_ramb36/U_RAMB36/XST_VCC:P)| NONE(ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[28].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[28].u_ramb36/U_RAMB36)| 124   |
ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[29].u_ramb36/U_RAMB36/N11(ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[29].u_ramb36/U_RAMB36/XST_VCC:P)| NONE(ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[29].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[29].u_ramb36/U_RAMB36)| 124   |
ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/N11(ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/XST_VCC:P)  | NONE(ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36)  | 124   |
ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[30].u_ramb36/U_RAMB36/N11(ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[30].u_ramb36/U_RAMB36/XST_VCC:P)| NONE(ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[30].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[30].u_ramb36/U_RAMB36)| 124   |
ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[31].u_ramb36/U_RAMB36/N11(ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[31].u_ramb36/U_RAMB36/XST_VCC:P)| NONE(ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[31].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[31].u_ramb36/U_RAMB36)| 124   |
ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[32].u_ramb36/U_RAMB36/N11(ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[32].u_ramb36/U_RAMB36/XST_VCC:P)| NONE(ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[32].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[32].u_ramb36/U_RAMB36)| 124   |
ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[33].u_ramb36/U_RAMB36/N11(ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[33].u_ramb36/U_RAMB36/XST_VCC:P)| NONE(ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[33].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[33].u_ramb36/U_RAMB36)| 124   |
ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[34].u_ramb36/U_RAMB36/N11(ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[34].u_ramb36/U_RAMB36/XST_VCC:P)| NONE(ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[34].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[34].u_ramb36/U_RAMB36)| 124   |
ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[35].u_ramb36/U_RAMB36/N11(ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[35].u_ramb36/U_RAMB36/XST_VCC:P)| NONE(ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[35].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[35].u_ramb36/U_RAMB36)| 124   |
ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/N11(ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/XST_VCC:P)  | NONE(ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36)  | 124   |
ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/N11(ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/XST_VCC:P)  | NONE(ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36)  | 124   |
ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36/N11(ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36/XST_VCC:P)  | NONE(ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36)  | 124   |
ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36/N11(ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36/XST_VCC:P)  | NONE(ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36)  | 124   |
ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36/N11(ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36/XST_VCC:P)  | NONE(ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36)  | 124   |
ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36/N11(ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36/XST_VCC:P)  | NONE(ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36)  | 124   |
ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36/N11(ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36/XST_VCC:P)  | NONE(ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36)  | 124   |
ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/N0(ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/XST_GND:G)   | NONE(ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36)  | 72    |
ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36/N0(ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36/XST_GND:G) | NONE(ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36)| 72    |
ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36/N0(ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36/XST_GND:G) | NONE(ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36)| 72    |
ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36/N0(ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36/XST_GND:G) | NONE(ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36)| 72    |
ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36/N0(ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36/XST_GND:G) | NONE(ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36)| 72    |
ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36/N0(ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36/XST_GND:G) | NONE(ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36)| 72    |
ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36/N0(ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36/XST_GND:G) | NONE(ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36)| 72    |
ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36/N0(ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36/XST_GND:G) | NONE(ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36)| 72    |
ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[17].u_ramb36/U_RAMB36/N0(ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[17].u_ramb36/U_RAMB36/XST_GND:G) | NONE(ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[17].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[17].u_ramb36/U_RAMB36)| 72    |
ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[18].u_ramb36/U_RAMB36/N0(ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[18].u_ramb36/U_RAMB36/XST_GND:G) | NONE(ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[18].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[18].u_ramb36/U_RAMB36)| 72    |
ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[19].u_ramb36/U_RAMB36/N0(ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[19].u_ramb36/U_RAMB36/XST_GND:G) | NONE(ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[19].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[19].u_ramb36/U_RAMB36)| 72    |
ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/N0(ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/XST_GND:G)   | NONE(ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36)  | 72    |
ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[20].u_ramb36/U_RAMB36/N0(ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[20].u_ramb36/U_RAMB36/XST_GND:G) | NONE(ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[20].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[20].u_ramb36/U_RAMB36)| 72    |
ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[21].u_ramb36/U_RAMB36/N0(ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[21].u_ramb36/U_RAMB36/XST_GND:G) | NONE(ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[21].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[21].u_ramb36/U_RAMB36)| 72    |
ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[22].u_ramb36/U_RAMB36/N0(ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[22].u_ramb36/U_RAMB36/XST_GND:G) | NONE(ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[22].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[22].u_ramb36/U_RAMB36)| 72    |
ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[23].u_ramb36/U_RAMB36/N0(ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[23].u_ramb36/U_RAMB36/XST_GND:G) | NONE(ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[23].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[23].u_ramb36/U_RAMB36)| 72    |
ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[24].u_ramb36/U_RAMB36/N0(ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[24].u_ramb36/U_RAMB36/XST_GND:G) | NONE(ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[24].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[24].u_ramb36/U_RAMB36)| 72    |
ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[25].u_ramb36/U_RAMB36/N0(ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[25].u_ramb36/U_RAMB36/XST_GND:G) | NONE(ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[25].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[25].u_ramb36/U_RAMB36)| 72    |
ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[26].u_ramb36/U_RAMB36/N0(ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[26].u_ramb36/U_RAMB36/XST_GND:G) | NONE(ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[26].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[26].u_ramb36/U_RAMB36)| 72    |
ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[27].u_ramb36/U_RAMB36/N0(ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[27].u_ramb36/U_RAMB36/XST_GND:G) | NONE(ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[27].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[27].u_ramb36/U_RAMB36)| 72    |
ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[28].u_ramb36/U_RAMB36/N0(ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[28].u_ramb36/U_RAMB36/XST_GND:G) | NONE(ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[28].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[28].u_ramb36/U_RAMB36)| 72    |
ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[29].u_ramb36/U_RAMB36/N0(ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[29].u_ramb36/U_RAMB36/XST_GND:G) | NONE(ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[29].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[29].u_ramb36/U_RAMB36)| 72    |
ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/N0(ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/XST_GND:G)   | NONE(ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36)  | 72    |
ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[30].u_ramb36/U_RAMB36/N0(ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[30].u_ramb36/U_RAMB36/XST_GND:G) | NONE(ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[30].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[30].u_ramb36/U_RAMB36)| 72    |
ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[31].u_ramb36/U_RAMB36/N0(ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[31].u_ramb36/U_RAMB36/XST_GND:G) | NONE(ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[31].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[31].u_ramb36/U_RAMB36)| 72    |
ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[32].u_ramb36/U_RAMB36/N0(ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[32].u_ramb36/U_RAMB36/XST_GND:G) | NONE(ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[32].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[32].u_ramb36/U_RAMB36)| 72    |
ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[33].u_ramb36/U_RAMB36/N0(ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[33].u_ramb36/U_RAMB36/XST_GND:G) | NONE(ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[33].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[33].u_ramb36/U_RAMB36)| 72    |
ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[34].u_ramb36/U_RAMB36/N0(ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[34].u_ramb36/U_RAMB36/XST_GND:G) | NONE(ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[34].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[34].u_ramb36/U_RAMB36)| 72    |
ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[35].u_ramb36/U_RAMB36/N0(ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[35].u_ramb36/U_RAMB36/XST_GND:G) | NONE(ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[35].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[35].u_ramb36/U_RAMB36)| 72    |
ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/N0(ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/XST_GND:G)   | NONE(ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36)  | 72    |
ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/N0(ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/XST_GND:G)   | NONE(ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36)  | 72    |
ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36/N0(ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36/XST_GND:G)   | NONE(ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36)  | 72    |
ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36/N0(ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36/XST_GND:G)   | NONE(ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36)  | 72    |
ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36/N0(ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36/XST_GND:G)   | NONE(ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36)  | 72    |
ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36/N0(ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36/XST_GND:G)   | NONE(ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36)  | 72    |
ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36/N0(ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36/XST_GND:G)   | NONE(ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36)  | 72    |
cycle_INV_2_o_norst(XST_VCC:P)                                                                                                                                                                                                                                                                                                                    | NONE(mpa_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram)                                                                                                                                                                                          | 16    |
bram_t/N1(bram_t/XST_GND:G)                                                                                                                                                                                                                                                                                                                       | NONE(bram_t/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram)                                                                                                                                                                                           | 8     |
buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en(buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1:O)                                                                                                                                                                                              | NONE(buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram)                                                                                                                                    | 4     |
buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en(buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1:O)                                                                                                                                                                                              | NONE(buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram)                                                                                                                                    | 4     |
mpa_0/N1(mpa_0/XST_GND:G)                                                                                                                                                                                                                                                                                                                         | NONE(mpa_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram)                                                                                                                                                                                          | 2     |
mpa_1/N1(mpa_1/XST_GND:G)                                                                                                                                                                                                                                                                                                                         | NONE(mpa_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram)                                                                                                                                                                                          | 2     |
mpa_2/N1(mpa_2/XST_GND:G)                                                                                                                                                                                                                                                                                                                         | NONE(mpa_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram)                                                                                                                                                                                          | 2     |
mpa_3/N1(mpa_3/XST_GND:G)                                                                                                                                                                                                                                                                                                                         | NONE(mpa_3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram)                                                                                                                                                                                          | 2     |
mpa_4/N1(mpa_4/XST_GND:G)                                                                                                                                                                                                                                                                                                                         | NONE(mpa_4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram)                                                                                                                                                                                          | 2     |
mpa_5/N1(mpa_5/XST_GND:G)                                                                                                                                                                                                                                                                                                                         | NONE(mpa_5/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram)                                                                                                                                                                                          | 2     |
mpa_6/N1(mpa_6/XST_GND:G)                                                                                                                                                                                                                                                                                                                         | NONE(mpa_6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram)                                                                                                                                                                                          | 2     |
mpa_7/N1(mpa_7/XST_GND:G)                                                                                                                                                                                                                                                                                                                         | NONE(mpa_7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram)                                                                                                                                                                                          | 2     |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 7.250ns (Maximum Frequency: 137.931MHz)
   Minimum input arrival time before clock: 3.911ns
   Maximum output required time after clock: 0.375ns
   Maximum combinational path delay: No path found

=========================================================================
