<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>STM32F107xC HAL User Manual: stm32f1xx_ll_dma.h File Reference</title>

<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />



</head>
<body>
<div id="top"><!-- do not remove this div! -->


<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  
  
  <td style="padding-left: 0.5em;">
   <div id="projectname">STM32F107xC HAL User Manual
   
   </div>
   
  </td>
  
  
  
 </tr>
 </tbody>
</table>
</div>

<!-- Generated by Doxygen 1.7.6.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
  <div id="nav-path" class="navpath">
    <ul>
      <li class="navelem"><a class="el" href="dir_87d736d687b37c2c2535f3171b4da10d.html">Firmware</a>      </li>
      <li class="navelem"><a class="el" href="dir_77a4a036479ba611396f4796e3271770.html">Drivers</a>      </li>
      <li class="navelem"><a class="el" href="dir_e90ca8f7a3453277a713b77fb925b18f.html">STM32F1xx_HAL_Driver</a>      </li>
      <li class="navelem"><a class="el" href="dir_e98f162a138eafaa2fd403f595a52afa.html">Inc</a>      </li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Defines</a> &#124;
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">stm32f1xx_ll_dma.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Header file of DMA LL module.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &quot;stm32f1xx.h&quot;</code><br/>
</div>
<p><a href="stm32f1xx__ll__dma_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr><td colspan="2"><h2><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structLL__DMA__InitTypeDef.html">LL_DMA_InitTypeDef</a></td></tr>
<tr><td colspan="2"><h2><a name="define-members"></a>
Defines</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__LL__EC__CLEAR__FLAG.html#ga6f8c4fd469a1c7358554bd811834a323">LL_DMA_IFCR_CGIF1</a>&#160;&#160;&#160;DMA_IFCR_CGIF1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__LL__EC__CLEAR__FLAG.html#gaee921fa72064741c849198bcb9c8a726">LL_DMA_IFCR_CTCIF1</a>&#160;&#160;&#160;DMA_IFCR_CTCIF1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__LL__EC__CLEAR__FLAG.html#ga7455a8c663ef8a90fc4bfeac691c4b4b">LL_DMA_IFCR_CHTIF1</a>&#160;&#160;&#160;DMA_IFCR_CHTIF1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__LL__EC__CLEAR__FLAG.html#ga49721e1d674ae0365b163c151ca828d9">LL_DMA_IFCR_CTEIF1</a>&#160;&#160;&#160;DMA_IFCR_CTEIF1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__LL__EC__CLEAR__FLAG.html#ga3a65652b323adde77c2a47b50cce5b30">LL_DMA_IFCR_CGIF2</a>&#160;&#160;&#160;DMA_IFCR_CGIF2</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__LL__EC__CLEAR__FLAG.html#ga9c474b47cccae3d84b8ca48296106799">LL_DMA_IFCR_CTCIF2</a>&#160;&#160;&#160;DMA_IFCR_CTCIF2</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__LL__EC__CLEAR__FLAG.html#ga42f7f2e5c724dc5bba364b5e07c28cef">LL_DMA_IFCR_CHTIF2</a>&#160;&#160;&#160;DMA_IFCR_CHTIF2</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__LL__EC__CLEAR__FLAG.html#ga7697c3465d409ac283a22a10677aefeb">LL_DMA_IFCR_CTEIF2</a>&#160;&#160;&#160;DMA_IFCR_CTEIF2</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__LL__EC__CLEAR__FLAG.html#ga11c909369fc0ad0f293d8fd55e1f9802">LL_DMA_IFCR_CGIF3</a>&#160;&#160;&#160;DMA_IFCR_CGIF3</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__LL__EC__CLEAR__FLAG.html#gac7fa263604a248b27bff5d4f3762b128">LL_DMA_IFCR_CTCIF3</a>&#160;&#160;&#160;DMA_IFCR_CTCIF3</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__LL__EC__CLEAR__FLAG.html#ga4b5e344b470bfbb9888390c33aba7dc8">LL_DMA_IFCR_CHTIF3</a>&#160;&#160;&#160;DMA_IFCR_CHTIF3</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__LL__EC__CLEAR__FLAG.html#ga293eb151a26f875a2bcdbb8960a119e8">LL_DMA_IFCR_CTEIF3</a>&#160;&#160;&#160;DMA_IFCR_CTEIF3</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__LL__EC__CLEAR__FLAG.html#ga168481f9dc6622dadcdb390ece9cf643">LL_DMA_IFCR_CGIF4</a>&#160;&#160;&#160;DMA_IFCR_CGIF4</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__LL__EC__CLEAR__FLAG.html#ga011c4281fec448ac2f5e4a247f1bf82f">LL_DMA_IFCR_CTCIF4</a>&#160;&#160;&#160;DMA_IFCR_CTCIF4</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__LL__EC__CLEAR__FLAG.html#gaef8f62df9372980a36d4087f694c7e79">LL_DMA_IFCR_CHTIF4</a>&#160;&#160;&#160;DMA_IFCR_CHTIF4</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__LL__EC__CLEAR__FLAG.html#ga0f02420d077513e65d70d45ba3cdd4ac">LL_DMA_IFCR_CTEIF4</a>&#160;&#160;&#160;DMA_IFCR_CTEIF4</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__LL__EC__CLEAR__FLAG.html#ga05363bac1d08a905d9a350410e21ae28">LL_DMA_IFCR_CGIF5</a>&#160;&#160;&#160;DMA_IFCR_CGIF5</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__LL__EC__CLEAR__FLAG.html#gaf96aa873380a8f7724cc4f684268ab87">LL_DMA_IFCR_CTCIF5</a>&#160;&#160;&#160;DMA_IFCR_CTCIF5</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__LL__EC__CLEAR__FLAG.html#ga0ace884b8e2e5daec7f417a19e6caf41">LL_DMA_IFCR_CHTIF5</a>&#160;&#160;&#160;DMA_IFCR_CHTIF5</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__LL__EC__CLEAR__FLAG.html#gab58782a4389c6d58cff2226d5ca6d8c1">LL_DMA_IFCR_CTEIF5</a>&#160;&#160;&#160;DMA_IFCR_CTEIF5</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__LL__EC__CLEAR__FLAG.html#ga2c93aba0e00c48b1aab3e1a18f76bf3a">LL_DMA_IFCR_CGIF6</a>&#160;&#160;&#160;DMA_IFCR_CGIF6</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__LL__EC__CLEAR__FLAG.html#ga3b7902d43f33451fa32493808bbafd44">LL_DMA_IFCR_CTCIF6</a>&#160;&#160;&#160;DMA_IFCR_CTCIF6</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__LL__EC__CLEAR__FLAG.html#ga4960866bb23d5a3a6c73adca13683c69">LL_DMA_IFCR_CHTIF6</a>&#160;&#160;&#160;DMA_IFCR_CHTIF6</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__LL__EC__CLEAR__FLAG.html#gaf2d97b6eff82201685e67ef82ae69dda">LL_DMA_IFCR_CTEIF6</a>&#160;&#160;&#160;DMA_IFCR_CTEIF6</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__LL__EC__CLEAR__FLAG.html#gadaab29f693334a73e71e723a46a5ece1">LL_DMA_IFCR_CGIF7</a>&#160;&#160;&#160;DMA_IFCR_CGIF7</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__LL__EC__CLEAR__FLAG.html#ga224e839d0799258b1bd8db9b07929c48">LL_DMA_IFCR_CTCIF7</a>&#160;&#160;&#160;DMA_IFCR_CTCIF7</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__LL__EC__CLEAR__FLAG.html#gae9fdd75397655286d0ece7b6ce5156bc">LL_DMA_IFCR_CHTIF7</a>&#160;&#160;&#160;DMA_IFCR_CHTIF7</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__LL__EC__CLEAR__FLAG.html#gae632b99295091e25eef09e90a7900ef8">LL_DMA_IFCR_CTEIF7</a>&#160;&#160;&#160;DMA_IFCR_CTEIF7</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__LL__EC__GET__FLAG.html#gabd51561704e2fefc571a78df5943fc21">LL_DMA_ISR_GIF1</a>&#160;&#160;&#160;DMA_ISR_GIF1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__LL__EC__GET__FLAG.html#ga99ae17d8963ce0ef39441ab196d9f5ea">LL_DMA_ISR_TCIF1</a>&#160;&#160;&#160;DMA_ISR_TCIF1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__LL__EC__GET__FLAG.html#ga082dc2cefd7aa7717bc08d0b469b7ebb">LL_DMA_ISR_HTIF1</a>&#160;&#160;&#160;DMA_ISR_HTIF1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__LL__EC__GET__FLAG.html#ga9047c6f6da5044d1f26d4eba3da4416c">LL_DMA_ISR_TEIF1</a>&#160;&#160;&#160;DMA_ISR_TEIF1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__LL__EC__GET__FLAG.html#ga15df0abf81d6a514893e04e248547360">LL_DMA_ISR_GIF2</a>&#160;&#160;&#160;DMA_ISR_GIF2</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__LL__EC__GET__FLAG.html#ga4d69c64ae422515fb54afab6cdf26e72">LL_DMA_ISR_TCIF2</a>&#160;&#160;&#160;DMA_ISR_TCIF2</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__LL__EC__GET__FLAG.html#ga55d638428b607b4bb97d5a7a22a47a68">LL_DMA_ISR_HTIF2</a>&#160;&#160;&#160;DMA_ISR_HTIF2</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__LL__EC__GET__FLAG.html#gad919f2f98b11648c89edb1b81c388bb8">LL_DMA_ISR_TEIF2</a>&#160;&#160;&#160;DMA_ISR_TEIF2</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__LL__EC__GET__FLAG.html#gaa77a586ec12381462326846e3f6ea443">LL_DMA_ISR_GIF3</a>&#160;&#160;&#160;DMA_ISR_GIF3</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__LL__EC__GET__FLAG.html#gaccaeaa0b7db5417f06d9e1fe8e2d3a4f">LL_DMA_ISR_TCIF3</a>&#160;&#160;&#160;DMA_ISR_TCIF3</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__LL__EC__GET__FLAG.html#gac7e7887c75a980765e597ecbba7da853">LL_DMA_ISR_HTIF3</a>&#160;&#160;&#160;DMA_ISR_HTIF3</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__LL__EC__GET__FLAG.html#gab1d607632d8fe1d409c5b5d9f899e937">LL_DMA_ISR_TEIF3</a>&#160;&#160;&#160;DMA_ISR_TEIF3</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__LL__EC__GET__FLAG.html#ga459d76044caa81bf366cdd9d66b51a13">LL_DMA_ISR_GIF4</a>&#160;&#160;&#160;DMA_ISR_GIF4</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__LL__EC__GET__FLAG.html#gadd8d722dc73d1d3db2394456794af5cd">LL_DMA_ISR_TCIF4</a>&#160;&#160;&#160;DMA_ISR_TCIF4</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__LL__EC__GET__FLAG.html#ga86d65d16a81b4b3fc28c00770409a505">LL_DMA_ISR_HTIF4</a>&#160;&#160;&#160;DMA_ISR_HTIF4</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__LL__EC__GET__FLAG.html#ga6a9a2c624ca8a2751510968d24ff7a30">LL_DMA_ISR_TEIF4</a>&#160;&#160;&#160;DMA_ISR_TEIF4</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__LL__EC__GET__FLAG.html#gaf02d49820e64e38e321b1627656f95da">LL_DMA_ISR_GIF5</a>&#160;&#160;&#160;DMA_ISR_GIF5</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__LL__EC__GET__FLAG.html#gaf3e5640e6bdf009bbe29e2a363424081">LL_DMA_ISR_TCIF5</a>&#160;&#160;&#160;DMA_ISR_TCIF5</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__LL__EC__GET__FLAG.html#ga2369e79c615fdc3896fdb31ebc86f78d">LL_DMA_ISR_HTIF5</a>&#160;&#160;&#160;DMA_ISR_HTIF5</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__LL__EC__GET__FLAG.html#ga5ce654e75ec912dff1e0bf7d45f89ee9">LL_DMA_ISR_TEIF5</a>&#160;&#160;&#160;DMA_ISR_TEIF5</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__LL__EC__GET__FLAG.html#ga978d547648b295091db2609a6e1fea69">LL_DMA_ISR_GIF6</a>&#160;&#160;&#160;DMA_ISR_GIF6</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__LL__EC__GET__FLAG.html#ga0039ae4d6894ddb9d71a60915c9c75bf">LL_DMA_ISR_TCIF6</a>&#160;&#160;&#160;DMA_ISR_TCIF6</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__LL__EC__GET__FLAG.html#ga12ffb81596c26c98939b810d571680f0">LL_DMA_ISR_HTIF6</a>&#160;&#160;&#160;DMA_ISR_HTIF6</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__LL__EC__GET__FLAG.html#ga27773365556eecf1a362582d30440b51">LL_DMA_ISR_TEIF6</a>&#160;&#160;&#160;DMA_ISR_TEIF6</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__LL__EC__GET__FLAG.html#ga258f73e8077f4cbc3edf2ba420670441">LL_DMA_ISR_GIF7</a>&#160;&#160;&#160;DMA_ISR_GIF7</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__LL__EC__GET__FLAG.html#ga6f76d5aa33e0936e840cfa481ae77aef">LL_DMA_ISR_TCIF7</a>&#160;&#160;&#160;DMA_ISR_TCIF7</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__LL__EC__GET__FLAG.html#ga3813dba7ac644e5ef39c969c1e0760af">LL_DMA_ISR_HTIF7</a>&#160;&#160;&#160;DMA_ISR_HTIF7</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__LL__EC__GET__FLAG.html#ga21b096b39c75ee25fcce9c6e5c91e099">LL_DMA_ISR_TEIF7</a>&#160;&#160;&#160;DMA_ISR_TEIF7</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__LL__EC__IT.html#ga15c3c75deb511678183a6eb6b9cc3a99">LL_DMA_CCR_TCIE</a>&#160;&#160;&#160;DMA_CCR_TCIE</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__LL__EC__IT.html#gaa9d9bd8a9304bfe6811e81c5d686a70e">LL_DMA_CCR_HTIE</a>&#160;&#160;&#160;DMA_CCR_HTIE</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__LL__EC__IT.html#ga18ee2780c19a14ad1576b5c8483c6e0e">LL_DMA_CCR_TEIE</a>&#160;&#160;&#160;DMA_CCR_TEIE</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__LL__EC__CHANNEL.html#ga3b663261ca351fcad84df9fed17f1d44">LL_DMA_CHANNEL_1</a>&#160;&#160;&#160;0x00000001U</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__LL__EC__CHANNEL.html#ga04666e2cba3a2cbc164f9482d5f0bc5c">LL_DMA_CHANNEL_2</a>&#160;&#160;&#160;0x00000002U</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__LL__EC__CHANNEL.html#gacb803bfa50f9413e15e1c141d78c4c13">LL_DMA_CHANNEL_3</a>&#160;&#160;&#160;0x00000003U</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__LL__EC__CHANNEL.html#gacfa79c7e9cf545ea236c7d615545c573">LL_DMA_CHANNEL_4</a>&#160;&#160;&#160;0x00000004U</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__LL__EC__CHANNEL.html#ga029ed049accb0c851617101d14f18e4d">LL_DMA_CHANNEL_5</a>&#160;&#160;&#160;0x00000005U</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__LL__EC__CHANNEL.html#gaaeb217bdb966acfbf4f189816d77a8c7">LL_DMA_CHANNEL_6</a>&#160;&#160;&#160;0x00000006U</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__LL__EC__CHANNEL.html#ga4d42ca4b9a67f9e597a132e9020cb16f">LL_DMA_CHANNEL_7</a>&#160;&#160;&#160;0x00000007U</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__LL__EC__CHANNEL.html#gaa8a789491915dcd344730ecfec34ea31">LL_DMA_CHANNEL_ALL</a>&#160;&#160;&#160;0xFFFF0000U</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__LL__EC__DIRECTION.html#ga69308b82563ebaa885f3669d2759a3f6">LL_DMA_DIRECTION_PERIPH_TO_MEMORY</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__LL__EC__DIRECTION.html#ga97043179ce33099cc7690f5ec8359afc">LL_DMA_DIRECTION_MEMORY_TO_PERIPH</a>&#160;&#160;&#160;DMA_CCR_DIR</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__LL__EC__DIRECTION.html#ga4adf33adadc96b339738f826341e4f08">LL_DMA_DIRECTION_MEMORY_TO_MEMORY</a>&#160;&#160;&#160;DMA_CCR_MEM2MEM</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__LL__EC__MODE.html#ga52b0f9cd614b9c8ec76ddfdcdcb5e621">LL_DMA_MODE_NORMAL</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__LL__EC__MODE.html#ga5aee81344f1b90dace54e097bc528a8c">LL_DMA_MODE_CIRCULAR</a>&#160;&#160;&#160;DMA_CCR_CIRC</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__LL__EC__PERIPH.html#gae99340d3154d64ef90d5b5db03a428c8">LL_DMA_PERIPH_INCREMENT</a>&#160;&#160;&#160;DMA_CCR_PINC</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__LL__EC__PERIPH.html#ga74d378ba2717be1aaa701b17522ee3ec">LL_DMA_PERIPH_NOINCREMENT</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__LL__EC__MEMORY.html#ga21877612e94fe7bc11768162e2f6fc6d">LL_DMA_MEMORY_INCREMENT</a>&#160;&#160;&#160;DMA_CCR_MINC</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__LL__EC__MEMORY.html#ga30cd3328b641df857327673adc051d51">LL_DMA_MEMORY_NOINCREMENT</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__LL__EC__PDATAALIGN.html#ga76eb242b1b21389847cef36f33518580">LL_DMA_PDATAALIGN_BYTE</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__LL__EC__PDATAALIGN.html#ga249ec0e64dbdd424569c0ad125ca84f3">LL_DMA_PDATAALIGN_HALFWORD</a>&#160;&#160;&#160;DMA_CCR_PSIZE_0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__LL__EC__PDATAALIGN.html#ga9e0bffc65ae022fe45e8d25e80920bf1">LL_DMA_PDATAALIGN_WORD</a>&#160;&#160;&#160;DMA_CCR_PSIZE_1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__LL__EC__MDATAALIGN.html#gacbd6bf165c1036ca9affba9083dfb45f">LL_DMA_MDATAALIGN_BYTE</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__LL__EC__MDATAALIGN.html#ga765ac33247b6f7ddfcd75c1be67ad0fe">LL_DMA_MDATAALIGN_HALFWORD</a>&#160;&#160;&#160;DMA_CCR_MSIZE_0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__LL__EC__MDATAALIGN.html#gaf9ce5af49e321448de9dbc8d833f49ea">LL_DMA_MDATAALIGN_WORD</a>&#160;&#160;&#160;DMA_CCR_MSIZE_1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__LL__EC__PRIORITY.html#ga0417f2f0e960eb39bbae3bd1af584bef">LL_DMA_PRIORITY_LOW</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__LL__EC__PRIORITY.html#ga36720c0137ef0428453c769d9248522a">LL_DMA_PRIORITY_MEDIUM</a>&#160;&#160;&#160;DMA_CCR_PL_0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__LL__EC__PRIORITY.html#ga4b39559704c5c1ed7981ef41cd94818f">LL_DMA_PRIORITY_HIGH</a>&#160;&#160;&#160;DMA_CCR_PL_1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__LL__EC__PRIORITY.html#ga242709b513fc38673668ee65e5009173">LL_DMA_PRIORITY_VERYHIGH</a>&#160;&#160;&#160;DMA_CCR_PL</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__LL__EM__WRITE__READ.html#ga3b28ce081e0dffde0fb8b799b2a3b7c3">LL_DMA_WriteReg</a>(__INSTANCE__, __REG__, __VALUE__)&#160;&#160;&#160;WRITE_REG(__INSTANCE__-&gt;__REG__, (__VALUE__))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Write a value in DMA register.  <a href="group/group__DMA__LL__EM__WRITE__READ.html#ga3b28ce081e0dffde0fb8b799b2a3b7c3"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__LL__EM__WRITE__READ.html#ga445f3f438dbcc42abf09cd729692e5f2">LL_DMA_ReadReg</a>(__INSTANCE__, __REG__)&#160;&#160;&#160;READ_REG(__INSTANCE__-&gt;__REG__)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Read a value in DMA register.  <a href="group/group__DMA__LL__EM__WRITE__READ.html#ga445f3f438dbcc42abf09cd729692e5f2"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__LL__EM__CONVERT__DMAxCHANNELy.html#gaecc67c5db4d1d81d679cf1996db9be51">__LL_DMA_GET_INSTANCE</a>(__CHANNEL_INSTANCE__)&#160;&#160;&#160;(((uint32_t)(__CHANNEL_INSTANCE__) &gt; ((uint32_t)DMA1_Channel7)) ?  DMA2 : DMA1)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Convert DMAx_Channely into DMAx.  <a href="group/group__DMA__LL__EM__CONVERT__DMAxCHANNELy.html#gaecc67c5db4d1d81d679cf1996db9be51"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__LL__EM__CONVERT__DMAxCHANNELy.html#ga6740277e137ba04d70c154427bd09dd0">__LL_DMA_GET_CHANNEL</a>(__CHANNEL_INSTANCE__)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Convert DMAx_Channely into LL_DMA_CHANNEL_y.  <a href="group/group__DMA__LL__EM__CONVERT__DMAxCHANNELy.html#ga6740277e137ba04d70c154427bd09dd0"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__LL__EM__CONVERT__DMAxCHANNELy.html#ga35320615e1aeadd607644318af107a4f">__LL_DMA_GET_CHANNEL_INSTANCE</a>(__DMA_INSTANCE__, __CHANNEL__)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Convert DMA Instance DMAx and LL_DMA_CHANNEL_y into DMAx_Channely.  <a href="group/group__DMA__LL__EM__CONVERT__DMAxCHANNELy.html#ga35320615e1aeadd607644318af107a4f"></a><br/></td></tr>
<tr><td colspan="2"><h2><a name="func-members"></a>
Functions</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__LL__EF__Configuration.html#gaa2fec337fbbb376faca224ff77695fd2">LL_DMA_EnableChannel</a> (DMA_TypeDef *DMAx, uint32_t Channel)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable DMA channel.  <a href="group/group__DMA__LL__EF__Configuration.html#gaa2fec337fbbb376faca224ff77695fd2"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__LL__EF__Configuration.html#gae14b17aca28dca3f3e6a654f77533756">LL_DMA_DisableChannel</a> (DMA_TypeDef *DMAx, uint32_t Channel)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable DMA channel.  <a href="group/group__DMA__LL__EF__Configuration.html#gae14b17aca28dca3f3e6a654f77533756"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__LL__EF__Configuration.html#ga885f76aed110ef1d7d9facb28ba42358">LL_DMA_IsEnabledChannel</a> (DMA_TypeDef *DMAx, uint32_t Channel)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if DMA channel is enabled or disabled.  <a href="group/group__DMA__LL__EF__Configuration.html#ga885f76aed110ef1d7d9facb28ba42358"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__LL__EF__Configuration.html#gaddcb21cbcba83b21a6436c9bffa789f3">LL_DMA_ConfigTransfer</a> (DMA_TypeDef *DMAx, uint32_t Channel, uint32_t Configuration)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure all parameters link to DMA transfer.  <a href="group/group__DMA__LL__EF__Configuration.html#gaddcb21cbcba83b21a6436c9bffa789f3"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__LL__EF__Configuration.html#ga4bba4e21869b4a9b2a7f3037a395ec9a">LL_DMA_SetDataTransferDirection</a> (DMA_TypeDef *DMAx, uint32_t Channel, uint32_t Direction)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Set Data transfer direction (read from peripheral or from memory).  <a href="group/group__DMA__LL__EF__Configuration.html#ga4bba4e21869b4a9b2a7f3037a395ec9a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__LL__EF__Configuration.html#ga52729b0b0f4b2059076bec5942c6488b">LL_DMA_GetDataTransferDirection</a> (DMA_TypeDef *DMAx, uint32_t Channel)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Data transfer direction (read from peripheral or from memory).  <a href="group/group__DMA__LL__EF__Configuration.html#ga52729b0b0f4b2059076bec5942c6488b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__LL__EF__Configuration.html#ga429e169ec04dcad521165499caf236cf">LL_DMA_SetMode</a> (DMA_TypeDef *DMAx, uint32_t Channel, uint32_t Mode)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Set DMA mode circular or normal.  <a href="group/group__DMA__LL__EF__Configuration.html#ga429e169ec04dcad521165499caf236cf"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__LL__EF__Configuration.html#ga677a348893969f1c24d4ec597f88c449">LL_DMA_GetMode</a> (DMA_TypeDef *DMAx, uint32_t Channel)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Get DMA mode circular or normal.  <a href="group/group__DMA__LL__EF__Configuration.html#ga677a348893969f1c24d4ec597f88c449"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__LL__EF__Configuration.html#ga25c1cbfbdbc83a847f42fc1d98f572e1">LL_DMA_SetPeriphIncMode</a> (DMA_TypeDef *DMAx, uint32_t Channel, uint32_t PeriphOrM2MSrcIncMode)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Set Peripheral increment mode.  <a href="group/group__DMA__LL__EF__Configuration.html#ga25c1cbfbdbc83a847f42fc1d98f572e1"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__LL__EF__Configuration.html#gac4d9041ccfeb58b064786ff0398ea133">LL_DMA_GetPeriphIncMode</a> (DMA_TypeDef *DMAx, uint32_t Channel)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Peripheral increment mode.  <a href="group/group__DMA__LL__EF__Configuration.html#gac4d9041ccfeb58b064786ff0398ea133"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__LL__EF__Configuration.html#gaec13ab78b429dba909a65a8caae82a57">LL_DMA_SetMemoryIncMode</a> (DMA_TypeDef *DMAx, uint32_t Channel, uint32_t MemoryOrM2MDstIncMode)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Set Memory increment mode.  <a href="group/group__DMA__LL__EF__Configuration.html#gaec13ab78b429dba909a65a8caae82a57"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__LL__EF__Configuration.html#gab221e7f7adefac14d46eb0092fce22f2">LL_DMA_GetMemoryIncMode</a> (DMA_TypeDef *DMAx, uint32_t Channel)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Memory increment mode.  <a href="group/group__DMA__LL__EF__Configuration.html#gab221e7f7adefac14d46eb0092fce22f2"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__LL__EF__Configuration.html#ga8e9b7f3ebdb9ee07a029f2ba433cb001">LL_DMA_SetPeriphSize</a> (DMA_TypeDef *DMAx, uint32_t Channel, uint32_t PeriphOrM2MSrcDataSize)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Set Peripheral size.  <a href="group/group__DMA__LL__EF__Configuration.html#ga8e9b7f3ebdb9ee07a029f2ba433cb001"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__LL__EF__Configuration.html#gabba94111c0724b80172a298684f1681a">LL_DMA_GetPeriphSize</a> (DMA_TypeDef *DMAx, uint32_t Channel)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Peripheral size.  <a href="group/group__DMA__LL__EF__Configuration.html#gabba94111c0724b80172a298684f1681a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__LL__EF__Configuration.html#ga2f99b1dc67e489591c69aa1dedf7d5d2">LL_DMA_SetMemorySize</a> (DMA_TypeDef *DMAx, uint32_t Channel, uint32_t MemoryOrM2MDstDataSize)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Set Memory size.  <a href="group/group__DMA__LL__EF__Configuration.html#ga2f99b1dc67e489591c69aa1dedf7d5d2"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__LL__EF__Configuration.html#gaaa936b8c7b8826be6f69724430655b5c">LL_DMA_GetMemorySize</a> (DMA_TypeDef *DMAx, uint32_t Channel)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Memory size.  <a href="group/group__DMA__LL__EF__Configuration.html#gaaa936b8c7b8826be6f69724430655b5c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__LL__EF__Configuration.html#ga26bf4efa94c7a28e0acd72e9627454b3">LL_DMA_SetChannelPriorityLevel</a> (DMA_TypeDef *DMAx, uint32_t Channel, uint32_t Priority)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Set Channel priority level.  <a href="group/group__DMA__LL__EF__Configuration.html#ga26bf4efa94c7a28e0acd72e9627454b3"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__LL__EF__Configuration.html#ga7e453638386faab127d194dc2aa98261">LL_DMA_GetChannelPriorityLevel</a> (DMA_TypeDef *DMAx, uint32_t Channel)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Channel priority level.  <a href="group/group__DMA__LL__EF__Configuration.html#ga7e453638386faab127d194dc2aa98261"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__LL__EF__Configuration.html#ga655f289deac644bd5726946267b020e0">LL_DMA_SetDataLength</a> (DMA_TypeDef *DMAx, uint32_t Channel, uint32_t NbData)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Set Number of data to transfer.  <a href="group/group__DMA__LL__EF__Configuration.html#ga655f289deac644bd5726946267b020e0"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__LL__EF__Configuration.html#ga662f7fb5847f260a0faf841b906d4c7c">LL_DMA_GetDataLength</a> (DMA_TypeDef *DMAx, uint32_t Channel)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Number of data to transfer.  <a href="group/group__DMA__LL__EF__Configuration.html#ga662f7fb5847f260a0faf841b906d4c7c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__LL__EF__Configuration.html#ga5fcbb82b7aad98dda234559fce06d8e8">LL_DMA_ConfigAddresses</a> (DMA_TypeDef *DMAx, uint32_t Channel, uint32_t SrcAddress, uint32_t DstAddress, uint32_t Direction)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure the Source and Destination addresses.  <a href="group/group__DMA__LL__EF__Configuration.html#ga5fcbb82b7aad98dda234559fce06d8e8"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__LL__EF__Configuration.html#ga0fc21978aa24bfdd74e6bfe1434b6e14">LL_DMA_SetMemoryAddress</a> (DMA_TypeDef *DMAx, uint32_t Channel, uint32_t MemoryAddress)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the Memory address.  <a href="group/group__DMA__LL__EF__Configuration.html#ga0fc21978aa24bfdd74e6bfe1434b6e14"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__LL__EF__Configuration.html#ga5517371e36dbefaea3403ab206107f6a">LL_DMA_SetPeriphAddress</a> (DMA_TypeDef *DMAx, uint32_t Channel, uint32_t PeriphAddress)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the Peripheral address.  <a href="group/group__DMA__LL__EF__Configuration.html#ga5517371e36dbefaea3403ab206107f6a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__LL__EF__Configuration.html#gaa57bdd9b3ec1da561e1af71aeaff547c">LL_DMA_GetMemoryAddress</a> (DMA_TypeDef *DMAx, uint32_t Channel)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Memory address.  <a href="group/group__DMA__LL__EF__Configuration.html#gaa57bdd9b3ec1da561e1af71aeaff547c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__LL__EF__Configuration.html#gafd4a415f8ce219a477be9cec29f76de6">LL_DMA_GetPeriphAddress</a> (DMA_TypeDef *DMAx, uint32_t Channel)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Peripheral address.  <a href="group/group__DMA__LL__EF__Configuration.html#gafd4a415f8ce219a477be9cec29f76de6"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__LL__EF__Configuration.html#ga60201823de6a476bf29da62f138a7b65">LL_DMA_SetM2MSrcAddress</a> (DMA_TypeDef *DMAx, uint32_t Channel, uint32_t MemoryAddress)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the Memory to Memory Source address.  <a href="group/group__DMA__LL__EF__Configuration.html#ga60201823de6a476bf29da62f138a7b65"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__LL__EF__Configuration.html#ga1ab16c2234eac7722c365fed8dbe75a9">LL_DMA_SetM2MDstAddress</a> (DMA_TypeDef *DMAx, uint32_t Channel, uint32_t MemoryAddress)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the Memory to Memory Destination address.  <a href="group/group__DMA__LL__EF__Configuration.html#ga1ab16c2234eac7722c365fed8dbe75a9"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__LL__EF__Configuration.html#gaab27b45dc1f4f2dfc4ec229391ec1239">LL_DMA_GetM2MSrcAddress</a> (DMA_TypeDef *DMAx, uint32_t Channel)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the Memory to Memory Source address.  <a href="group/group__DMA__LL__EF__Configuration.html#gaab27b45dc1f4f2dfc4ec229391ec1239"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__LL__EF__Configuration.html#gad730e2c081cd2717afe3a91aa59e7b6e">LL_DMA_GetM2MDstAddress</a> (DMA_TypeDef *DMAx, uint32_t Channel)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the Memory to Memory Destination address.  <a href="group/group__DMA__LL__EF__Configuration.html#gad730e2c081cd2717afe3a91aa59e7b6e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__LL__EF__FLAG__Management.html#gaa316bac25f83ccd141643cf2848f0f8b">LL_DMA_IsActiveFlag_GI1</a> (DMA_TypeDef *DMAx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Channel 1 global interrupt flag.  <a href="group/group__DMA__LL__EF__FLAG__Management.html#gaa316bac25f83ccd141643cf2848f0f8b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__LL__EF__FLAG__Management.html#ga6fa43877e3ad0bd19ce9111e9c74752f">LL_DMA_IsActiveFlag_GI2</a> (DMA_TypeDef *DMAx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Channel 2 global interrupt flag.  <a href="group/group__DMA__LL__EF__FLAG__Management.html#ga6fa43877e3ad0bd19ce9111e9c74752f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__LL__EF__FLAG__Management.html#gac6c2a2763ce3079528499c02a8721e9d">LL_DMA_IsActiveFlag_GI3</a> (DMA_TypeDef *DMAx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Channel 3 global interrupt flag.  <a href="group/group__DMA__LL__EF__FLAG__Management.html#gac6c2a2763ce3079528499c02a8721e9d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__LL__EF__FLAG__Management.html#gab066c0016fa1af8aeba5977adf8366cd">LL_DMA_IsActiveFlag_GI4</a> (DMA_TypeDef *DMAx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Channel 4 global interrupt flag.  <a href="group/group__DMA__LL__EF__FLAG__Management.html#gab066c0016fa1af8aeba5977adf8366cd"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__LL__EF__FLAG__Management.html#ga0f98451a5f4b7fad3e0281c363d4ef6a">LL_DMA_IsActiveFlag_GI5</a> (DMA_TypeDef *DMAx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Channel 5 global interrupt flag.  <a href="group/group__DMA__LL__EF__FLAG__Management.html#ga0f98451a5f4b7fad3e0281c363d4ef6a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__LL__EF__FLAG__Management.html#gac49a6b70362b583c1dadebf67c94a9dd">LL_DMA_IsActiveFlag_GI6</a> (DMA_TypeDef *DMAx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Channel 6 global interrupt flag.  <a href="group/group__DMA__LL__EF__FLAG__Management.html#gac49a6b70362b583c1dadebf67c94a9dd"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__LL__EF__FLAG__Management.html#gafa5e45b72d0a87225dbfc38facbd92b6">LL_DMA_IsActiveFlag_GI7</a> (DMA_TypeDef *DMAx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Channel 7 global interrupt flag.  <a href="group/group__DMA__LL__EF__FLAG__Management.html#gafa5e45b72d0a87225dbfc38facbd92b6"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__LL__EF__FLAG__Management.html#ga9f1df8baadb1444c316b3e2ad3757607">LL_DMA_IsActiveFlag_TC1</a> (DMA_TypeDef *DMAx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Channel 1 transfer complete flag.  <a href="group/group__DMA__LL__EF__FLAG__Management.html#ga9f1df8baadb1444c316b3e2ad3757607"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__LL__EF__FLAG__Management.html#ga6d918d7ee43a03dfe76e92fd7cb3cd0d">LL_DMA_IsActiveFlag_TC2</a> (DMA_TypeDef *DMAx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Channel 2 transfer complete flag.  <a href="group/group__DMA__LL__EF__FLAG__Management.html#ga6d918d7ee43a03dfe76e92fd7cb3cd0d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__LL__EF__FLAG__Management.html#ga84386b5251306cdcff214c8d1e6884c6">LL_DMA_IsActiveFlag_TC3</a> (DMA_TypeDef *DMAx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Channel 3 transfer complete flag.  <a href="group/group__DMA__LL__EF__FLAG__Management.html#ga84386b5251306cdcff214c8d1e6884c6"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__LL__EF__FLAG__Management.html#ga3fb16e832559d5c3b4216b410c1e2305">LL_DMA_IsActiveFlag_TC4</a> (DMA_TypeDef *DMAx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Channel 4 transfer complete flag.  <a href="group/group__DMA__LL__EF__FLAG__Management.html#ga3fb16e832559d5c3b4216b410c1e2305"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__LL__EF__FLAG__Management.html#ga99975d19dc979f0feb3a0f85d1a9aab9">LL_DMA_IsActiveFlag_TC5</a> (DMA_TypeDef *DMAx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Channel 5 transfer complete flag.  <a href="group/group__DMA__LL__EF__FLAG__Management.html#ga99975d19dc979f0feb3a0f85d1a9aab9"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__LL__EF__FLAG__Management.html#ga9f22ec9cfdfea669910ab40ea5129b35">LL_DMA_IsActiveFlag_TC6</a> (DMA_TypeDef *DMAx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Channel 6 transfer complete flag.  <a href="group/group__DMA__LL__EF__FLAG__Management.html#ga9f22ec9cfdfea669910ab40ea5129b35"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__LL__EF__FLAG__Management.html#gab7c971a3043088ae6d84a4db8693615b">LL_DMA_IsActiveFlag_TC7</a> (DMA_TypeDef *DMAx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Channel 7 transfer complete flag.  <a href="group/group__DMA__LL__EF__FLAG__Management.html#gab7c971a3043088ae6d84a4db8693615b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__LL__EF__FLAG__Management.html#gaf0772fe1dd8f348727183cc73546ba02">LL_DMA_IsActiveFlag_HT1</a> (DMA_TypeDef *DMAx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Channel 1 half transfer flag.  <a href="group/group__DMA__LL__EF__FLAG__Management.html#gaf0772fe1dd8f348727183cc73546ba02"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__LL__EF__FLAG__Management.html#ga82a9f3ae177f1130f6822ce7ccfda6b2">LL_DMA_IsActiveFlag_HT2</a> (DMA_TypeDef *DMAx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Channel 2 half transfer flag.  <a href="group/group__DMA__LL__EF__FLAG__Management.html#ga82a9f3ae177f1130f6822ce7ccfda6b2"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__LL__EF__FLAG__Management.html#ga0e73a912871070c3dd17cad9cc0a8381">LL_DMA_IsActiveFlag_HT3</a> (DMA_TypeDef *DMAx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Channel 3 half transfer flag.  <a href="group/group__DMA__LL__EF__FLAG__Management.html#ga0e73a912871070c3dd17cad9cc0a8381"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__LL__EF__FLAG__Management.html#ga0c0b15c62a1e9920bb1824bb897abf6f">LL_DMA_IsActiveFlag_HT4</a> (DMA_TypeDef *DMAx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Channel 4 half transfer flag.  <a href="group/group__DMA__LL__EF__FLAG__Management.html#ga0c0b15c62a1e9920bb1824bb897abf6f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__LL__EF__FLAG__Management.html#ga8c27eb9e08e17a65c2bbc7905095679e">LL_DMA_IsActiveFlag_HT5</a> (DMA_TypeDef *DMAx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Channel 5 half transfer flag.  <a href="group/group__DMA__LL__EF__FLAG__Management.html#ga8c27eb9e08e17a65c2bbc7905095679e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__LL__EF__FLAG__Management.html#gab86e74972d93953a926f16f00fbdea11">LL_DMA_IsActiveFlag_HT6</a> (DMA_TypeDef *DMAx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Channel 6 half transfer flag.  <a href="group/group__DMA__LL__EF__FLAG__Management.html#gab86e74972d93953a926f16f00fbdea11"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__LL__EF__FLAG__Management.html#ga9226c11a1ad46cd79bd5ebb3770f7611">LL_DMA_IsActiveFlag_HT7</a> (DMA_TypeDef *DMAx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Channel 7 half transfer flag.  <a href="group/group__DMA__LL__EF__FLAG__Management.html#ga9226c11a1ad46cd79bd5ebb3770f7611"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__LL__EF__FLAG__Management.html#ga5ded677164982bf81ef1268207d87793">LL_DMA_IsActiveFlag_TE1</a> (DMA_TypeDef *DMAx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Channel 1 transfer error flag.  <a href="group/group__DMA__LL__EF__FLAG__Management.html#ga5ded677164982bf81ef1268207d87793"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__LL__EF__FLAG__Management.html#gae4c8501fcaf2c662e6bb06d930c020cc">LL_DMA_IsActiveFlag_TE2</a> (DMA_TypeDef *DMAx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Channel 2 transfer error flag.  <a href="group/group__DMA__LL__EF__FLAG__Management.html#gae4c8501fcaf2c662e6bb06d930c020cc"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__LL__EF__FLAG__Management.html#gaa59359d0aa3ca6046980329f6f94a959">LL_DMA_IsActiveFlag_TE3</a> (DMA_TypeDef *DMAx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Channel 3 transfer error flag.  <a href="group/group__DMA__LL__EF__FLAG__Management.html#gaa59359d0aa3ca6046980329f6f94a959"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__LL__EF__FLAG__Management.html#gac3432b38de4496ea4477c2d9e65ddbf0">LL_DMA_IsActiveFlag_TE4</a> (DMA_TypeDef *DMAx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Channel 4 transfer error flag.  <a href="group/group__DMA__LL__EF__FLAG__Management.html#gac3432b38de4496ea4477c2d9e65ddbf0"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__LL__EF__FLAG__Management.html#ga3cfe0438febe85149886c7ffa2f8d93e">LL_DMA_IsActiveFlag_TE5</a> (DMA_TypeDef *DMAx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Channel 5 transfer error flag.  <a href="group/group__DMA__LL__EF__FLAG__Management.html#ga3cfe0438febe85149886c7ffa2f8d93e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__LL__EF__FLAG__Management.html#gaa4c0f9d3f618642acf138876452f9945">LL_DMA_IsActiveFlag_TE6</a> (DMA_TypeDef *DMAx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Channel 6 transfer error flag.  <a href="group/group__DMA__LL__EF__FLAG__Management.html#gaa4c0f9d3f618642acf138876452f9945"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__LL__EF__FLAG__Management.html#ga82414c57433b322e99121dec7e3b804e">LL_DMA_IsActiveFlag_TE7</a> (DMA_TypeDef *DMAx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Channel 7 transfer error flag.  <a href="group/group__DMA__LL__EF__FLAG__Management.html#ga82414c57433b322e99121dec7e3b804e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__LL__EF__FLAG__Management.html#ga2c6c465b93c043c71f9bb822b25265ba">LL_DMA_ClearFlag_GI1</a> (DMA_TypeDef *DMAx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Channel 1 global interrupt flag.  <a href="group/group__DMA__LL__EF__FLAG__Management.html#ga2c6c465b93c043c71f9bb822b25265ba"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__LL__EF__FLAG__Management.html#gacb9d3a0c460b6c5afd0dfe1d8af2485b">LL_DMA_ClearFlag_GI2</a> (DMA_TypeDef *DMAx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Channel 2 global interrupt flag.  <a href="group/group__DMA__LL__EF__FLAG__Management.html#gacb9d3a0c460b6c5afd0dfe1d8af2485b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__LL__EF__FLAG__Management.html#ga915a43cebac8930b6f4a11584c276c6f">LL_DMA_ClearFlag_GI3</a> (DMA_TypeDef *DMAx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Channel 3 global interrupt flag.  <a href="group/group__DMA__LL__EF__FLAG__Management.html#ga915a43cebac8930b6f4a11584c276c6f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__LL__EF__FLAG__Management.html#ga497363730ab0ed8abf19bc39e1d8eab3">LL_DMA_ClearFlag_GI4</a> (DMA_TypeDef *DMAx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Channel 4 global interrupt flag.  <a href="group/group__DMA__LL__EF__FLAG__Management.html#ga497363730ab0ed8abf19bc39e1d8eab3"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__LL__EF__FLAG__Management.html#ga57132f8f894dce33198419ebba0d544d">LL_DMA_ClearFlag_GI5</a> (DMA_TypeDef *DMAx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Channel 5 global interrupt flag.  <a href="group/group__DMA__LL__EF__FLAG__Management.html#ga57132f8f894dce33198419ebba0d544d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__LL__EF__FLAG__Management.html#gad7d51e7ecc70ba5a9ec6b09f9d6ae619">LL_DMA_ClearFlag_GI6</a> (DMA_TypeDef *DMAx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Channel 6 global interrupt flag.  <a href="group/group__DMA__LL__EF__FLAG__Management.html#gad7d51e7ecc70ba5a9ec6b09f9d6ae619"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__LL__EF__FLAG__Management.html#ga0b3de84d741ed244bdeb7ef8fc86914f">LL_DMA_ClearFlag_GI7</a> (DMA_TypeDef *DMAx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Channel 7 global interrupt flag.  <a href="group/group__DMA__LL__EF__FLAG__Management.html#ga0b3de84d741ed244bdeb7ef8fc86914f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__LL__EF__FLAG__Management.html#gaddb562a34ee54d5f98588e13b3f32ce2">LL_DMA_ClearFlag_TC1</a> (DMA_TypeDef *DMAx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Channel 1 transfer complete flag.  <a href="group/group__DMA__LL__EF__FLAG__Management.html#gaddb562a34ee54d5f98588e13b3f32ce2"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__LL__EF__FLAG__Management.html#gaeb47d2a8df5150a03e199a2f7bbd9306">LL_DMA_ClearFlag_TC2</a> (DMA_TypeDef *DMAx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Channel 2 transfer complete flag.  <a href="group/group__DMA__LL__EF__FLAG__Management.html#gaeb47d2a8df5150a03e199a2f7bbd9306"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__LL__EF__FLAG__Management.html#ga9c3d615fc32a2d9445d1c2a8c9e134f7">LL_DMA_ClearFlag_TC3</a> (DMA_TypeDef *DMAx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Channel 3 transfer complete flag.  <a href="group/group__DMA__LL__EF__FLAG__Management.html#ga9c3d615fc32a2d9445d1c2a8c9e134f7"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__LL__EF__FLAG__Management.html#gad53093771a97671bb20de72f77d52d56">LL_DMA_ClearFlag_TC4</a> (DMA_TypeDef *DMAx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Channel 4 transfer complete flag.  <a href="group/group__DMA__LL__EF__FLAG__Management.html#gad53093771a97671bb20de72f77d52d56"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__LL__EF__FLAG__Management.html#ga96312133ee32d0e51500a12baf111213">LL_DMA_ClearFlag_TC5</a> (DMA_TypeDef *DMAx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Channel 5 transfer complete flag.  <a href="group/group__DMA__LL__EF__FLAG__Management.html#ga96312133ee32d0e51500a12baf111213"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__LL__EF__FLAG__Management.html#ga2121035f08a8085389e87b808112fd5d">LL_DMA_ClearFlag_TC6</a> (DMA_TypeDef *DMAx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Channel 6 transfer complete flag.  <a href="group/group__DMA__LL__EF__FLAG__Management.html#ga2121035f08a8085389e87b808112fd5d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__LL__EF__FLAG__Management.html#ga3954968d9b75c0cef0cbf17ee79d5e5a">LL_DMA_ClearFlag_TC7</a> (DMA_TypeDef *DMAx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Channel 7 transfer complete flag.  <a href="group/group__DMA__LL__EF__FLAG__Management.html#ga3954968d9b75c0cef0cbf17ee79d5e5a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__LL__EF__FLAG__Management.html#gac54385c6d0b9896c1eaf943cfe58fa8a">LL_DMA_ClearFlag_HT1</a> (DMA_TypeDef *DMAx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Channel 1 half transfer flag.  <a href="group/group__DMA__LL__EF__FLAG__Management.html#gac54385c6d0b9896c1eaf943cfe58fa8a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__LL__EF__FLAG__Management.html#ga1ca422e7d12a7f9e0e37be7a9f7bd425">LL_DMA_ClearFlag_HT2</a> (DMA_TypeDef *DMAx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Channel 2 half transfer flag.  <a href="group/group__DMA__LL__EF__FLAG__Management.html#ga1ca422e7d12a7f9e0e37be7a9f7bd425"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__LL__EF__FLAG__Management.html#ga15be2f406a11fc6cf74e888be17b19ac">LL_DMA_ClearFlag_HT3</a> (DMA_TypeDef *DMAx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Channel 3 half transfer flag.  <a href="group/group__DMA__LL__EF__FLAG__Management.html#ga15be2f406a11fc6cf74e888be17b19ac"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__LL__EF__FLAG__Management.html#gac807e20c4d40a4b4e4201649aa39a577">LL_DMA_ClearFlag_HT4</a> (DMA_TypeDef *DMAx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Channel 4 half transfer flag.  <a href="group/group__DMA__LL__EF__FLAG__Management.html#gac807e20c4d40a4b4e4201649aa39a577"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__LL__EF__FLAG__Management.html#gadd824ba47ac765c65ef7f82ce79bcb43">LL_DMA_ClearFlag_HT5</a> (DMA_TypeDef *DMAx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Channel 5 half transfer flag.  <a href="group/group__DMA__LL__EF__FLAG__Management.html#gadd824ba47ac765c65ef7f82ce79bcb43"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__LL__EF__FLAG__Management.html#gab4d372f40dbea186613aa4c433d51433">LL_DMA_ClearFlag_HT6</a> (DMA_TypeDef *DMAx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Channel 6 half transfer flag.  <a href="group/group__DMA__LL__EF__FLAG__Management.html#gab4d372f40dbea186613aa4c433d51433"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__LL__EF__FLAG__Management.html#ga1e4f13001813d8d66cbc85b46e83ae52">LL_DMA_ClearFlag_HT7</a> (DMA_TypeDef *DMAx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Channel 7 half transfer flag.  <a href="group/group__DMA__LL__EF__FLAG__Management.html#ga1e4f13001813d8d66cbc85b46e83ae52"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__LL__EF__FLAG__Management.html#gaa2925a3b38decf6b915191097251cc2f">LL_DMA_ClearFlag_TE1</a> (DMA_TypeDef *DMAx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Channel 1 transfer error flag.  <a href="group/group__DMA__LL__EF__FLAG__Management.html#gaa2925a3b38decf6b915191097251cc2f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__LL__EF__FLAG__Management.html#ga11136f3aa1116d9d524642ade3bc4e66">LL_DMA_ClearFlag_TE2</a> (DMA_TypeDef *DMAx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Channel 2 transfer error flag.  <a href="group/group__DMA__LL__EF__FLAG__Management.html#ga11136f3aa1116d9d524642ade3bc4e66"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__LL__EF__FLAG__Management.html#gaa3a38dd8e40ee442d64dd38a13254dfb">LL_DMA_ClearFlag_TE3</a> (DMA_TypeDef *DMAx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Channel 3 transfer error flag.  <a href="group/group__DMA__LL__EF__FLAG__Management.html#gaa3a38dd8e40ee442d64dd38a13254dfb"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__LL__EF__FLAG__Management.html#ga350a2484f7fb6af1d84609e1b5ec5f24">LL_DMA_ClearFlag_TE4</a> (DMA_TypeDef *DMAx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Channel 4 transfer error flag.  <a href="group/group__DMA__LL__EF__FLAG__Management.html#ga350a2484f7fb6af1d84609e1b5ec5f24"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__LL__EF__FLAG__Management.html#ga4a399deba27a6425f8c0bef8f0d87514">LL_DMA_ClearFlag_TE5</a> (DMA_TypeDef *DMAx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Channel 5 transfer error flag.  <a href="group/group__DMA__LL__EF__FLAG__Management.html#ga4a399deba27a6425f8c0bef8f0d87514"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__LL__EF__FLAG__Management.html#gaa69fdcad68bc09e5e19cf6be141eff02">LL_DMA_ClearFlag_TE6</a> (DMA_TypeDef *DMAx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Channel 6 transfer error flag.  <a href="group/group__DMA__LL__EF__FLAG__Management.html#gaa69fdcad68bc09e5e19cf6be141eff02"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__LL__EF__FLAG__Management.html#ga6f7f41560dd5a5c47ec2a7cc7b968624">LL_DMA_ClearFlag_TE7</a> (DMA_TypeDef *DMAx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Channel 7 transfer error flag.  <a href="group/group__DMA__LL__EF__FLAG__Management.html#ga6f7f41560dd5a5c47ec2a7cc7b968624"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__LL__EF__IT__Management.html#gabb28fa71ac9d69bbcf98d8e13986bb42">LL_DMA_EnableIT_TC</a> (DMA_TypeDef *DMAx, uint32_t Channel)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Transfer complete interrupt.  <a href="group/group__DMA__LL__EF__IT__Management.html#gabb28fa71ac9d69bbcf98d8e13986bb42"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__LL__EF__IT__Management.html#ga71c181f79efcc225a109c64524f65f4f">LL_DMA_EnableIT_HT</a> (DMA_TypeDef *DMAx, uint32_t Channel)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Half transfer interrupt.  <a href="group/group__DMA__LL__EF__IT__Management.html#ga71c181f79efcc225a109c64524f65f4f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__LL__EF__IT__Management.html#ga71b66fc154643f73d81ed7018a4b4b94">LL_DMA_EnableIT_TE</a> (DMA_TypeDef *DMAx, uint32_t Channel)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Transfer error interrupt.  <a href="group/group__DMA__LL__EF__IT__Management.html#ga71b66fc154643f73d81ed7018a4b4b94"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__LL__EF__IT__Management.html#gaef6c77385e8683f2e661b7bbe7551bc6">LL_DMA_DisableIT_TC</a> (DMA_TypeDef *DMAx, uint32_t Channel)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable Transfer complete interrupt.  <a href="group/group__DMA__LL__EF__IT__Management.html#gaef6c77385e8683f2e661b7bbe7551bc6"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__LL__EF__IT__Management.html#ga0a0ca9802e155492dba9220c47b517ce">LL_DMA_DisableIT_HT</a> (DMA_TypeDef *DMAx, uint32_t Channel)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable Half transfer interrupt.  <a href="group/group__DMA__LL__EF__IT__Management.html#ga0a0ca9802e155492dba9220c47b517ce"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__LL__EF__IT__Management.html#ga6cdf0207cc5f2f437c647df81a1455d5">LL_DMA_DisableIT_TE</a> (DMA_TypeDef *DMAx, uint32_t Channel)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable Transfer error interrupt.  <a href="group/group__DMA__LL__EF__IT__Management.html#ga6cdf0207cc5f2f437c647df81a1455d5"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__LL__EF__IT__Management.html#ga3f4a32b6bccb5ad1d93c308ae1c20eb6">LL_DMA_IsEnabledIT_TC</a> (DMA_TypeDef *DMAx, uint32_t Channel)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if Transfer complete Interrupt is enabled.  <a href="group/group__DMA__LL__EF__IT__Management.html#ga3f4a32b6bccb5ad1d93c308ae1c20eb6"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__LL__EF__IT__Management.html#ga5bf40d6ff093379a8890aed282538551">LL_DMA_IsEnabledIT_HT</a> (DMA_TypeDef *DMAx, uint32_t Channel)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if Half transfer Interrupt is enabled.  <a href="group/group__DMA__LL__EF__IT__Management.html#ga5bf40d6ff093379a8890aed282538551"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__LL__EF__IT__Management.html#gad475da99881260cb17abe245765855ae">LL_DMA_IsEnabledIT_TE</a> (DMA_TypeDef *DMAx, uint32_t Channel)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if Transfer error Interrupt is enabled.  <a href="group/group__DMA__LL__EF__IT__Management.html#gad475da99881260cb17abe245765855ae"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__LL__EF__Init.html#gad4f1e3538a42e3c61b359de15e7e11a6">LL_DMA_Init</a> (DMA_TypeDef *DMAx, uint32_t Channel, <a class="el" href="structLL__DMA__InitTypeDef.html">LL_DMA_InitTypeDef</a> *DMA_InitStruct)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Initialize the DMA registers according to the specified parameters in DMA_InitStruct.  <a href="group/group__DMA__LL__EF__Init.html#gad4f1e3538a42e3c61b359de15e7e11a6"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__LL__EF__Init.html#ga54198808a784936dd078e43481ca8cc9">LL_DMA_DeInit</a> (DMA_TypeDef *DMAx, uint32_t Channel)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">De-initialize the DMA registers to their default reset values.  <a href="group/group__DMA__LL__EF__Init.html#ga54198808a784936dd078e43481ca8cc9"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__LL__EF__Init.html#gad828fb5e4097e52a8bfeb562fde05512">LL_DMA_StructInit</a> (<a class="el" href="structLL__DMA__InitTypeDef.html">LL_DMA_InitTypeDef</a> *DMA_InitStruct)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Set each <a class="el" href="structLL__DMA__InitTypeDef.html">LL_DMA_InitTypeDef</a> field to default value.  <a href="group/group__DMA__LL__EF__Init.html#gad828fb5e4097e52a8bfeb562fde05512"></a><br/></td></tr>
<tr><td colspan="2"><h2><a name="var-members"></a>
Variables</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static const uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__DMA__LL__Private__Variables.html#ga8270185dc4b8a17909991042165a6a2d">CHANNEL_OFFSET_TAB</a> []</td></tr>
</table>
<hr/><a name="details" id="details"></a><h2>Detailed Description</h2>
<div class="textblock"><p>Header file of DMA LL module. </p>
<dl class="author"><dt><b>Author:</b></dt><dd>MCD Application Team </dd></dl>
<dl class="attention"><dt><b>Attention:</b></dt><dd></dd></dl>
<h2><center>&copy; Copyright (c) 2016 STMicroelectronics. All rights reserved.</center></h2>
<p>This software component is licensed by ST under BSD 3-Clause license, the "License"; You may not use this file except in compliance with the License. You may obtain a copy of the License at: opensource.org/licenses/BSD-3-Clause </p>

<p>Definition in file <a class="el" href="stm32f1xx__ll__dma_8h_source.html">stm32f1xx_ll_dma.h</a>.</p>
</div></div><!-- contents -->


<hr class="footer"/><address class="footer"><small>
Generated on Tue May 14 2019 08:58:38 for STM32F107xC HAL User Manual by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.7.6.1
</small></address>

</body>
</html>
