strict digraph "" {
	node [label="\N"];
	"3780:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f44f6b3a610>",
		clk_sens=True,
		fillcolor=gold,
		label="3780:AL",
		sens="['clk', 'rst']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['transmitter', 'tx', 'sample_point', 'sampled_bit', 'go_rx_idle', 'error_frame_ended', 'rst', 'arbitration_field']"];
	"3781:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f44f6b3a790>",
		fillcolor=turquoise,
		label="3781:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"3780:AL" -> "3781:BL"	 [cond="[]",
		lineno=None];
	"3782:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f44f6b3a7d0>",
		fillcolor=springgreen,
		label="3782:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"3783:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f6b3afd0>",
		fillcolor=firebrick,
		label="3783:NS
arbitration_lost <= 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f6b3afd0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"3782:IF" -> "3783:NS"	 [cond="['rst']",
		label=rst,
		lineno=3782];
	"3784:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f44f6b3a810>",
		fillcolor=springgreen,
		label="3784:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"3782:IF" -> "3784:IF"	 [cond="['rst']",
		label="!(rst)",
		lineno=3782];
	"3781:BL" -> "3782:IF"	 [cond="[]",
		lineno=None];
	"Leaf_3780:AL"	 [def_var="['arbitration_lost']",
		label="Leaf_3780:AL"];
	"3783:NS" -> "Leaf_3780:AL"	 [cond="[]",
		lineno=None];
	"3785:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f6b3ad10>",
		fillcolor=firebrick,
		label="3785:NS
arbitration_lost <= #Tp 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f6b3ad10>]",
		style=filled,
		typ=NonblockingSubstitution];
	"3785:NS" -> "Leaf_3780:AL"	 [cond="[]",
		lineno=None];
	"3786:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f44f6b3a850>",
		fillcolor=springgreen,
		label="3786:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"3787:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f6b3a890>",
		fillcolor=firebrick,
		label="3787:NS
arbitration_lost <= #Tp 1'b1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f6b3a890>]",
		style=filled,
		typ=NonblockingSubstitution];
	"3786:IF" -> "3787:NS"	 [cond="['transmitter', 'sample_point', 'tx', 'arbitration_field', 'sampled_bit']",
		label="(transmitter & sample_point & tx & arbitration_field & ~sampled_bit)",
		lineno=3786];
	"3784:IF" -> "3785:NS"	 [cond="['go_rx_idle', 'error_frame_ended']",
		label="(go_rx_idle | error_frame_ended)",
		lineno=3784];
	"3784:IF" -> "3786:IF"	 [cond="['go_rx_idle', 'error_frame_ended']",
		label="!((go_rx_idle | error_frame_ended))",
		lineno=3784];
	"3787:NS" -> "Leaf_3780:AL"	 [cond="[]",
		lineno=None];
}
