Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sun Dec  8 17:47:13 2024
| Host         : Limon-L16P running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Master_control_sets_placed.rpt
| Design       : Master
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    12 |
|    Minimum number of control sets                        |    12 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    35 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    12 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     7 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             179 |           90 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             106 |           27 |
| Yes          | No                    | No                     |             139 |           75 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               5 |            1 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------+-----------------------------+--------------------------------+------------------+----------------+--------------+
|       Clock Signal       |        Enable Signal        |        Set/Reset Signal        | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------+-----------------------------+--------------------------------+------------------+----------------+--------------+
|  resonator_clk_IBUF_BUFG |                             |                                |                3 |              3 |         1.00 |
|  clk_g_10Khz/CLK         | keyboard/key[4]_i_1_n_0     | keyboard/key                   |                1 |              5 |         5.00 |
|  clk_g_1Khz/clk_1K       | debounce/out_key[4]_i_1_n_0 |                                |                2 |              5 |         2.50 |
|  clk_g_10Khz/CLK         |                             | keyboard/key                   |                3 |             10 |         3.33 |
|  clk_g_10Khz/CLK         |                             |                                |                2 |             12 |         6.00 |
|  clk_g_1Khz/clk_1K       |                             |                                |                6 |             23 |         3.83 |
|  resonator_clk_IBUF_BUFG |                             | clk_g_10Khz/count[0]_i_1_n_0   |                8 |             32 |         4.00 |
|  resonator_clk_IBUF_BUFG |                             | clk_g_1Khz/count[0]_i_1__0_n_0 |                8 |             32 |         4.00 |
|  resonator_clk_IBUF_BUFG |                             | clk_g_1Mhz/clear               |                8 |             32 |         4.00 |
|  clk_1M_BUFG             | debounce/E[0]               |                                |               33 |             35 |         1.06 |
|  clk_1M_BUFG             | instructor/calc_en          |                                |               40 |             99 |         2.47 |
|  clk_1M_BUFG             |                             |                                |               79 |            141 |         1.78 |
+--------------------------+-----------------------------+--------------------------------+------------------+----------------+--------------+


