<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://verilogtorouting.org/" target="_blank">odin</a></h3>
<pre class="test-failed">
description: Test imported from ivtest
rc: -6 (means success: 0)
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/ivtest/ivltests/delay.v.html" target="file-frame">third_party/tests/ivtest/ivltests/delay.v</a>
defines: 
time_elapsed: 0.004s
ram usage: 9124 KB
</pre>
<pre class="log">

odin_II --permissive -o odin.blif -V <a href="../../../../third_party/tests/ivtest/ivltests/delay.v.html" target="file-frame">third_party/tests/ivtest/ivltests/delay.v</a>
=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+22e69b13a
	Revision: v8.0.0-2253-g22e69b13a
	Compiled: 2020-07-29T16:22:29
	Compiler: GNU 7.5.0 on Linux-4.15.0-1077-gcp x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Warning::PARSE_ARGS Permissive flag is ON. Undefined behaviour may occur

Using Lut input width of: -1
Verilog: delay.v
--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we&#39;ll create an abstract syntax tree. Note this tree can be viewed using Grap Viz (see documentation)
Adding file <a href="../../../../third_party/tests/ivtest/ivltests/delay.v.html" target="file-frame">third_party/tests/ivtest/ivltests/delay.v</a> to parse list
Warning::PARSE_TO_AST delay.v:23 error in parsing: (syntax error, unexpected voFINISH, expecting vSYMBOL_ID or &#39;{&#39;)
23:     #100 $finish;
     ^~~~
Warning::PARSE_TO_AST delay.v:54 error in parsing: (syntax error, unexpected vCFUNC)
54: always @(cat2)  $write(&#34;time=%04d, cat2=%0h\n&#34;, $time, cat2);
     ^~~~
Warning::PARSE_TO_AST delay.v:56 error in parsing: (syntax error, unexpected vCFUNC)
56: always @(cat3)  $write(&#34;time=%04d, cat3=%0h\n&#34;, $time, cat3);
     ^~~~
Warning::PARSE_TO_AST delay.v:58 error in parsing: (syntax error, unexpected vCFUNC)
58: always @(cat4)  $write(&#34;time=%04d, cat4=%0h\n&#34;, $time, cat4);
     ^~~~
Warning::PARSE_TO_AST delay.v:60 error in parsing: (syntax error, unexpected vCFUNC)
60: always @(foo1)  $write(&#34;time=%04d, foo1=%0h\n&#34;, $time, foo1);
     ^~~~
Warning::PARSE_TO_AST delay.v:62 error in parsing: (syntax error, unexpected vCFUNC)
62: always @(foo2)  $write(&#34;time=%04d, foo2=%0h\n&#34;, $time, foo2);
     ^~~~
Warning::PARSE_TO_AST delay.v:64 error in parsing: (syntax error, unexpected vCFUNC)
64: always @(foo3)  $write(&#34;time=%04d, foo3=%0h\n&#34;, $time, foo3);
     ^~~~
Warning::PARSE_TO_AST delay.v:66 error in parsing: (syntax error, unexpected vCFUNC)
66: always @(foo4)  $write(&#34;time=%04d, foo4=%0h\n&#34;, $time, foo4);
     ^~~~
Warning::PARSE_TO_AST delay.v:68 error in parsing: (syntax error, unexpected vCFUNC)
68: always @(bar1)  $write(&#34;time=%04d, bar1=%0h\n&#34;, $time, bar1);
     ^~~~
Warning::PARSE_TO_AST delay.v:70 error in parsing: (syntax error, unexpected vCFUNC)
70: always @(bar2)  $write(&#34;time=%04d, bar2=%0h\n&#34;, $time, bar2);
     ^~~~
Warning::PARSE_TO_AST delay.v:72 error in parsing: (syntax error, unexpected vCFUNC)
72: always @(bar3)  $write(&#34;time=%04d, bar3=%0h\n&#34;, $time, bar3);
     ^~~~
Warning::PARSE_TO_AST delay.v:74 error in parsing: (syntax error, unexpected vCFUNC)
74: always @(bar4)  $write(&#34;time=%04d, bar4=%0h\n&#34;, $time, bar4);
     ^~~~
Warning::AST delay.v:77 there are no ports for the module (assign_test)
	all logic will be dropped since it is not driving an output
77: endmodule
     ^~~~
Optimizing module by AST based optimizations
Error::PARSE_TO_AST Parser found (12) errors in your syntax, exiting
/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/odin_ii_1596039504073/work/ODIN_II/SRC/odin_error.cpp:28: void verify_delayed_error(odin_error): Fatal error

</pre>
</body>