-- generated by newgenasym Wed Jul 25 09:24:41 2007

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity fct16245 is
    port (    
	A:         IN     STD_LOGIC_VECTOR (7 DOWNTO 0);    
	B:         INOUT  STD_LOGIC_VECTOR (7 DOWNTO 0);    
	DIR:       IN     STD_LOGIC;    
	\g*\:      IN     STD_LOGIC);
end fct16245;
