

================================================================
== Vitis HLS Report for 'spmv_result_drain'
================================================================
* Date:           Fri Nov 29 15:24:54 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        spmv_result_drain
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------+---------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                             |                                                   |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                           Instance                          |                       Module                      |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-------------------------------------------------------------+---------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_spmv_result_drain_Pipeline_result_drain_main_loop_fu_84  |spmv_result_drain_Pipeline_result_drain_main_loop  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +-------------------------------------------------------------+---------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|        2|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |       16|     2|     4623|     2384|    0|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       94|    -|
|Register             |        -|     -|      103|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |       16|     2|     4726|     2480|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        1|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------------+---------------------------------------------------+---------+----+------+------+-----+
    |                           Instance                          |                       Module                      | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-------------------------------------------------------------+---------------------------------------------------+---------+----+------+------+-----+
    |control_s_axi_U                                              |control_s_axi                                      |        0|   0|   151|   234|    0|
    |mul_32s_21ns_32_2_1_U7                                       |mul_32s_21ns_32_2_1                                |        0|   2|   165|    49|    0|
    |grp_spmv_result_drain_Pipeline_result_drain_main_loop_fu_84  |spmv_result_drain_Pipeline_result_drain_main_loop  |        0|   0|  3426|  1049|    0|
    |spmv_vin_m_axi_U                                             |spmv_vin_m_axi                                     |       16|   0|   881|  1052|    0|
    +-------------------------------------------------------------+---------------------------------------------------+---------+----+------+------+-----+
    |Total                                                        |                                                   |       16|   2|  4623|  2384|    0|
    +-------------------------------------------------------------+---------------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                      |  31|          6|    1|          6|
    |ap_done                        |   9|          2|    1|          2|
    |from_SLR0_TREADY_int_regslice  |   9|          2|    1|          2|
    |from_SLR1_TREADY_int_regslice  |   9|          2|    1|          2|
    |from_SLR2_TREADY_int_regslice  |   9|          2|    1|          2|
    |spmv_vin_AWVALID               |   9|          2|    1|          2|
    |spmv_vin_BREADY                |   9|          2|    1|          2|
    |spmv_vin_WVALID                |   9|          2|    1|          2|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          |  94|         20|    8|         20|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------------+----+----+-----+-----------+
    |                                   Name                                   | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                 |   5|   0|    5|          0|
    |ap_done_reg                                                               |   1|   0|    1|          0|
    |ap_rst_n_inv                                                              |   1|   0|    1|          0|
    |ap_rst_reg_1                                                              |   1|   0|    1|          0|
    |ap_rst_reg_2                                                              |   1|   0|    1|          0|
    |grp_spmv_result_drain_Pipeline_result_drain_main_loop_fu_84_ap_start_reg  |   1|   0|    1|          0|
    |packed_dense_result_read_reg_118                                          |  64|   0|   64|          0|
    |pkt_idx_offset_reg_123                                                    |  29|   0|   29|          0|
    +--------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                     | 103|   0|  103|          0|
    +--------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+------+---------------+-------------------+--------------+
|        RTL Ports        | Dir | Bits |    Protocol   |   Source Object   |    C Type    |
+-------------------------+-----+------+---------------+-------------------+--------------+
|s_axi_control_AWVALID    |   in|     1|          s_axi|            control|        scalar|
|s_axi_control_AWREADY    |  out|     1|          s_axi|            control|        scalar|
|s_axi_control_AWADDR     |   in|     6|          s_axi|            control|        scalar|
|s_axi_control_WVALID     |   in|     1|          s_axi|            control|        scalar|
|s_axi_control_WREADY     |  out|     1|          s_axi|            control|        scalar|
|s_axi_control_WDATA      |   in|    32|          s_axi|            control|        scalar|
|s_axi_control_WSTRB      |   in|     4|          s_axi|            control|        scalar|
|s_axi_control_ARVALID    |   in|     1|          s_axi|            control|        scalar|
|s_axi_control_ARREADY    |  out|     1|          s_axi|            control|        scalar|
|s_axi_control_ARADDR     |   in|     6|          s_axi|            control|        scalar|
|s_axi_control_RVALID     |  out|     1|          s_axi|            control|        scalar|
|s_axi_control_RREADY     |   in|     1|          s_axi|            control|        scalar|
|s_axi_control_RDATA      |  out|    32|          s_axi|            control|        scalar|
|s_axi_control_RRESP      |  out|     2|          s_axi|            control|        scalar|
|s_axi_control_BVALID     |  out|     1|          s_axi|            control|        scalar|
|s_axi_control_BREADY     |   in|     1|          s_axi|            control|        scalar|
|s_axi_control_BRESP      |  out|     2|          s_axi|            control|        scalar|
|ap_local_block           |  out|     1|  ap_ctrl_chain|  spmv_result_drain|  return value|
|ap_clk                   |   in|     1|  ap_ctrl_chain|  spmv_result_drain|  return value|
|ap_rst_n                 |   in|     1|  ap_ctrl_chain|  spmv_result_drain|  return value|
|interrupt                |  out|     1|  ap_ctrl_chain|  spmv_result_drain|  return value|
|m_axi_spmv_vin_AWVALID   |  out|     1|          m_axi|           spmv_vin|       pointer|
|m_axi_spmv_vin_AWREADY   |   in|     1|          m_axi|           spmv_vin|       pointer|
|m_axi_spmv_vin_AWADDR    |  out|    64|          m_axi|           spmv_vin|       pointer|
|m_axi_spmv_vin_AWID      |  out|     1|          m_axi|           spmv_vin|       pointer|
|m_axi_spmv_vin_AWLEN     |  out|     8|          m_axi|           spmv_vin|       pointer|
|m_axi_spmv_vin_AWSIZE    |  out|     3|          m_axi|           spmv_vin|       pointer|
|m_axi_spmv_vin_AWBURST   |  out|     2|          m_axi|           spmv_vin|       pointer|
|m_axi_spmv_vin_AWLOCK    |  out|     2|          m_axi|           spmv_vin|       pointer|
|m_axi_spmv_vin_AWCACHE   |  out|     4|          m_axi|           spmv_vin|       pointer|
|m_axi_spmv_vin_AWPROT    |  out|     3|          m_axi|           spmv_vin|       pointer|
|m_axi_spmv_vin_AWQOS     |  out|     4|          m_axi|           spmv_vin|       pointer|
|m_axi_spmv_vin_AWREGION  |  out|     4|          m_axi|           spmv_vin|       pointer|
|m_axi_spmv_vin_AWUSER    |  out|     1|          m_axi|           spmv_vin|       pointer|
|m_axi_spmv_vin_WVALID    |  out|     1|          m_axi|           spmv_vin|       pointer|
|m_axi_spmv_vin_WREADY    |   in|     1|          m_axi|           spmv_vin|       pointer|
|m_axi_spmv_vin_WDATA     |  out|   256|          m_axi|           spmv_vin|       pointer|
|m_axi_spmv_vin_WSTRB     |  out|    32|          m_axi|           spmv_vin|       pointer|
|m_axi_spmv_vin_WLAST     |  out|     1|          m_axi|           spmv_vin|       pointer|
|m_axi_spmv_vin_WID       |  out|     1|          m_axi|           spmv_vin|       pointer|
|m_axi_spmv_vin_WUSER     |  out|     1|          m_axi|           spmv_vin|       pointer|
|m_axi_spmv_vin_ARVALID   |  out|     1|          m_axi|           spmv_vin|       pointer|
|m_axi_spmv_vin_ARREADY   |   in|     1|          m_axi|           spmv_vin|       pointer|
|m_axi_spmv_vin_ARADDR    |  out|    64|          m_axi|           spmv_vin|       pointer|
|m_axi_spmv_vin_ARID      |  out|     1|          m_axi|           spmv_vin|       pointer|
|m_axi_spmv_vin_ARLEN     |  out|     8|          m_axi|           spmv_vin|       pointer|
|m_axi_spmv_vin_ARSIZE    |  out|     3|          m_axi|           spmv_vin|       pointer|
|m_axi_spmv_vin_ARBURST   |  out|     2|          m_axi|           spmv_vin|       pointer|
|m_axi_spmv_vin_ARLOCK    |  out|     2|          m_axi|           spmv_vin|       pointer|
|m_axi_spmv_vin_ARCACHE   |  out|     4|          m_axi|           spmv_vin|       pointer|
|m_axi_spmv_vin_ARPROT    |  out|     3|          m_axi|           spmv_vin|       pointer|
|m_axi_spmv_vin_ARQOS     |  out|     4|          m_axi|           spmv_vin|       pointer|
|m_axi_spmv_vin_ARREGION  |  out|     4|          m_axi|           spmv_vin|       pointer|
|m_axi_spmv_vin_ARUSER    |  out|     1|          m_axi|           spmv_vin|       pointer|
|m_axi_spmv_vin_RVALID    |   in|     1|          m_axi|           spmv_vin|       pointer|
|m_axi_spmv_vin_RREADY    |  out|     1|          m_axi|           spmv_vin|       pointer|
|m_axi_spmv_vin_RDATA     |   in|   256|          m_axi|           spmv_vin|       pointer|
|m_axi_spmv_vin_RLAST     |   in|     1|          m_axi|           spmv_vin|       pointer|
|m_axi_spmv_vin_RID       |   in|     1|          m_axi|           spmv_vin|       pointer|
|m_axi_spmv_vin_RUSER     |   in|     1|          m_axi|           spmv_vin|       pointer|
|m_axi_spmv_vin_RRESP     |   in|     2|          m_axi|           spmv_vin|       pointer|
|m_axi_spmv_vin_BVALID    |   in|     1|          m_axi|           spmv_vin|       pointer|
|m_axi_spmv_vin_BREADY    |  out|     1|          m_axi|           spmv_vin|       pointer|
|m_axi_spmv_vin_BRESP     |   in|     2|          m_axi|           spmv_vin|       pointer|
|m_axi_spmv_vin_BID       |   in|     1|          m_axi|           spmv_vin|       pointer|
|m_axi_spmv_vin_BUSER     |   in|     1|          m_axi|           spmv_vin|       pointer|
|from_SLR0_TDATA          |   in|  1024|           axis|          from_SLR0|       pointer|
|from_SLR0_TVALID         |   in|     1|           axis|          from_SLR0|       pointer|
|from_SLR0_TREADY         |  out|     1|           axis|          from_SLR0|       pointer|
|from_SLR1_TDATA          |   in|  1024|           axis|          from_SLR1|       pointer|
|from_SLR1_TVALID         |   in|     1|           axis|          from_SLR1|       pointer|
|from_SLR1_TREADY         |  out|     1|           axis|          from_SLR1|       pointer|
|from_SLR2_TDATA          |   in|  1024|           axis|          from_SLR2|       pointer|
|from_SLR2_TVALID         |   in|     1|           axis|          from_SLR2|       pointer|
|from_SLR2_TREADY         |  out|     1|           axis|          from_SLR2|       pointer|
+-------------------------+-----+------+---------------+-------------------+--------------+

