
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack 3.64

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.25 source latency lfsr_reg[4]$_DFFE_PN1P_/CLK ^
  -0.26 target latency lfsr_reg[3]$_DFFE_PN1P_/CLK ^
   0.00 CRPR
--------------
  -0.00 setup skew


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: lfsr_reg[1]$_DFFE_PN1P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.06    0.52    0.72 ^ hold1/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net12 (net)
                  0.06    0.00    0.72 ^ input2/A (sky130_fd_sc_hd__buf_2)
     8    0.04    0.19    0.22    0.94 ^ input2/X (sky130_fd_sc_hd__buf_2)
                                         net2 (net)
                  0.19    0.00    0.94 ^ lfsr_reg[1]$_DFFE_PN1P_/SET_B (sky130_fd_sc_hd__dfstp_1)
                                  0.94   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_4)
     2    0.01    0.05    0.12    0.12 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_0_clk (net)
                  0.05    0.00    0.12 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.01    0.05    0.14    0.26 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_1_1__leaf_clk (net)
                  0.05    0.00    0.26 ^ lfsr_reg[1]$_DFFE_PN1P_/CLK (sky130_fd_sc_hd__dfstp_1)
                          0.00    0.26   clock reconvergence pessimism
                          0.14    0.40   library removal time
                                  0.40   data required time
-----------------------------------------------------------------------------
                                  0.40   data required time
                                 -0.94   data arrival time
-----------------------------------------------------------------------------
                                  0.54   slack (MET)


Startpoint: enable (input port clocked by core_clock)
Endpoint: lfsr_reg[0]$_DFFE_PN1P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ enable (in)
                                         enable (net)
                  0.00    0.00    0.20 ^ _10_/A (sky130_fd_sc_hd__buf_2)
     8    0.04    0.21    0.21    0.41 ^ _10_/X (sky130_fd_sc_hd__buf_2)
                                         _08_ (net)
                  0.21    0.00    0.41 ^ _11_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.17    0.57 ^ _11_/X (sky130_fd_sc_hd__mux2_1)
                                         _00_ (net)
                  0.05    0.00    0.57 ^ lfsr_reg[0]$_DFFE_PN1P_/D (sky130_fd_sc_hd__dfstp_1)
                                  0.57   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_4)
     2    0.01    0.05    0.12    0.12 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_0_clk (net)
                  0.05    0.00    0.12 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.01    0.05    0.14    0.26 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_1_1__leaf_clk (net)
                  0.05    0.00    0.26 ^ lfsr_reg[0]$_DFFE_PN1P_/CLK (sky130_fd_sc_hd__dfstp_1)
                          0.00    0.26   clock reconvergence pessimism
                         -0.03    0.22   library hold time
                                  0.22   data required time
-----------------------------------------------------------------------------
                                  0.22   data required time
                                 -0.57   data arrival time
-----------------------------------------------------------------------------
                                  0.35   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: lfsr_reg[6]$_DFFE_PN1P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.06    0.52    0.72 ^ hold1/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net12 (net)
                  0.06    0.00    0.72 ^ input2/A (sky130_fd_sc_hd__buf_2)
     8    0.04    0.19    0.22    0.94 ^ input2/X (sky130_fd_sc_hd__buf_2)
                                         net2 (net)
                  0.19    0.00    0.94 ^ lfsr_reg[6]$_DFFE_PN1P_/SET_B (sky130_fd_sc_hd__dfstp_1)
                                  0.94   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.01    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_4)
     2    0.01    0.05    0.12    5.12 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_0_clk (net)
                  0.05    0.00    5.12 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.01    0.05    0.14    5.25 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_1_0__leaf_clk (net)
                  0.05    0.00    5.25 ^ lfsr_reg[6]$_DFFE_PN1P_/CLK (sky130_fd_sc_hd__dfstp_1)
                          0.00    5.25   clock reconvergence pessimism
                          0.13    5.38   library recovery time
                                  5.38   data required time
-----------------------------------------------------------------------------
                                  5.38   data required time
                                 -0.94   data arrival time
-----------------------------------------------------------------------------
                                  4.44   slack (MET)


Startpoint: lfsr_reg[5]$_DFFE_PN1P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: lfsr_reg[7]$_DFFE_PN1P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_4)
     2    0.01    0.05    0.12    0.12 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_0_clk (net)
                  0.05    0.00    0.12 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.01    0.05    0.14    0.25 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_1_0__leaf_clk (net)
                  0.05    0.00    0.25 ^ lfsr_reg[5]$_DFFE_PN1P_/CLK (sky130_fd_sc_hd__dfstp_1)
     4    0.01    0.13    0.56    0.82 ^ lfsr_reg[5]$_DFFE_PN1P_/Q (sky130_fd_sc_hd__dfstp_1)
                                         net9 (net)
                  0.13    0.00    0.82 ^ _18_/A (sky130_fd_sc_hd__xor3_1)
     1    0.00    0.08    0.43    1.25 v _18_/X (sky130_fd_sc_hd__xor3_1)
                                         _09_ (net)
                  0.08    0.00    1.25 v _19_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.30    1.54 v _19_/X (sky130_fd_sc_hd__mux2_1)
                                         _07_ (net)
                  0.06    0.00    1.54 v lfsr_reg[7]$_DFFE_PN1P_/D (sky130_fd_sc_hd__dfstp_1)
                                  1.54   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.01    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_4)
     2    0.01    0.05    0.12    5.12 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_0_clk (net)
                  0.05    0.00    5.12 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.01    0.05    0.14    5.25 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_1_0__leaf_clk (net)
                  0.05    0.00    5.25 ^ lfsr_reg[7]$_DFFE_PN1P_/CLK (sky130_fd_sc_hd__dfstp_1)
                          0.00    5.25   clock reconvergence pessimism
                         -0.07    5.18   library setup time
                                  5.18   data required time
-----------------------------------------------------------------------------
                                  5.18   data required time
                                 -1.54   data arrival time
-----------------------------------------------------------------------------
                                  3.64   slack (MET)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: lfsr_reg[6]$_DFFE_PN1P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.06    0.52    0.72 ^ hold1/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net12 (net)
                  0.06    0.00    0.72 ^ input2/A (sky130_fd_sc_hd__buf_2)
     8    0.04    0.19    0.22    0.94 ^ input2/X (sky130_fd_sc_hd__buf_2)
                                         net2 (net)
                  0.19    0.00    0.94 ^ lfsr_reg[6]$_DFFE_PN1P_/SET_B (sky130_fd_sc_hd__dfstp_1)
                                  0.94   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.01    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_4)
     2    0.01    0.05    0.12    5.12 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_0_clk (net)
                  0.05    0.00    5.12 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.01    0.05    0.14    5.25 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_1_0__leaf_clk (net)
                  0.05    0.00    5.25 ^ lfsr_reg[6]$_DFFE_PN1P_/CLK (sky130_fd_sc_hd__dfstp_1)
                          0.00    5.25   clock reconvergence pessimism
                          0.13    5.38   library recovery time
                                  5.38   data required time
-----------------------------------------------------------------------------
                                  5.38   data required time
                                 -0.94   data arrival time
-----------------------------------------------------------------------------
                                  4.44   slack (MET)


Startpoint: lfsr_reg[5]$_DFFE_PN1P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: lfsr_reg[7]$_DFFE_PN1P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_4)
     2    0.01    0.05    0.12    0.12 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_0_clk (net)
                  0.05    0.00    0.12 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.01    0.05    0.14    0.25 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_1_0__leaf_clk (net)
                  0.05    0.00    0.25 ^ lfsr_reg[5]$_DFFE_PN1P_/CLK (sky130_fd_sc_hd__dfstp_1)
     4    0.01    0.13    0.56    0.82 ^ lfsr_reg[5]$_DFFE_PN1P_/Q (sky130_fd_sc_hd__dfstp_1)
                                         net9 (net)
                  0.13    0.00    0.82 ^ _18_/A (sky130_fd_sc_hd__xor3_1)
     1    0.00    0.08    0.43    1.25 v _18_/X (sky130_fd_sc_hd__xor3_1)
                                         _09_ (net)
                  0.08    0.00    1.25 v _19_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.30    1.54 v _19_/X (sky130_fd_sc_hd__mux2_1)
                                         _07_ (net)
                  0.06    0.00    1.54 v lfsr_reg[7]$_DFFE_PN1P_/D (sky130_fd_sc_hd__dfstp_1)
                                  1.54   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.01    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_4)
     2    0.01    0.05    0.12    5.12 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_0_clk (net)
                  0.05    0.00    5.12 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.01    0.05    0.14    5.25 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_1_0__leaf_clk (net)
                  0.05    0.00    5.25 ^ lfsr_reg[7]$_DFFE_PN1P_/CLK (sky130_fd_sc_hd__dfstp_1)
                          0.00    5.25   clock reconvergence pessimism
                         -0.07    5.18   library setup time
                                  5.18   data required time
-----------------------------------------------------------------------------
                                  5.18   data required time
                                 -1.54   data arrival time
-----------------------------------------------------------------------------
                                  3.64   slack (MET)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
1.294232964515686

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
1.5

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.8628

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
0.0744335800409317

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
0.0769139975309372

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9678

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: lfsr_reg[5]$_DFFE_PN1P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: lfsr_reg[7]$_DFFE_PN1P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.12    0.12 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
   0.14    0.25 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
   0.00    0.25 ^ lfsr_reg[5]$_DFFE_PN1P_/CLK (sky130_fd_sc_hd__dfstp_1)
   0.56    0.82 ^ lfsr_reg[5]$_DFFE_PN1P_/Q (sky130_fd_sc_hd__dfstp_1)
   0.43    1.25 v _18_/X (sky130_fd_sc_hd__xor3_1)
   0.30    1.54 v _19_/X (sky130_fd_sc_hd__mux2_1)
   0.00    1.54 v lfsr_reg[7]$_DFFE_PN1P_/D (sky130_fd_sc_hd__dfstp_1)
           1.54   data arrival time

   5.00    5.00   clock core_clock (rise edge)
   0.00    5.00   clock source latency
   0.00    5.00 ^ clk (in)
   0.12    5.12 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
   0.14    5.25 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
   0.00    5.25 ^ lfsr_reg[7]$_DFFE_PN1P_/CLK (sky130_fd_sc_hd__dfstp_1)
   0.00    5.25   clock reconvergence pessimism
  -0.07    5.18   library setup time
           5.18   data required time
---------------------------------------------------------
           5.18   data required time
          -1.54   data arrival time
---------------------------------------------------------
           3.64   slack (MET)



==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: lfsr_reg[2]$_DFFE_PN1P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: lfsr_reg[2]$_DFFE_PN1P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.12    0.12 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
   0.14    0.26 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
   0.00    0.26 ^ lfsr_reg[2]$_DFFE_PN1P_/CLK (sky130_fd_sc_hd__dfstp_1)
   0.37    0.62 v lfsr_reg[2]$_DFFE_PN1P_/Q (sky130_fd_sc_hd__dfstp_1)
   0.28    0.91 v _13_/X (sky130_fd_sc_hd__mux2_1)
   0.00    0.91 v lfsr_reg[2]$_DFFE_PN1P_/D (sky130_fd_sc_hd__dfstp_1)
           0.91   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.12    0.12 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
   0.14    0.26 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
   0.00    0.26 ^ lfsr_reg[2]$_DFFE_PN1P_/CLK (sky130_fd_sc_hd__dfstp_1)
   0.00    0.26   clock reconvergence pessimism
  -0.02    0.24   library hold time
           0.24   data required time
---------------------------------------------------------
           0.24   data required time
          -0.91   data arrival time
---------------------------------------------------------
           0.67   slack (MET)



==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
0.2535

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
0.2557

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
1.5449

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
3.6366

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
235.393877

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             6.47e-05   0.00e+00   8.48e-11   6.47e-05  54.0%
Combinational          2.25e-06   3.01e-06   9.62e-11   5.26e-06   4.4%
Clock                  2.75e-05   2.24e-05   1.38e-11   4.99e-05  41.6%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  9.44e-05   2.54e-05   1.95e-10   1.20e-04 100.0%
                          78.8%      21.2%       0.0%
