#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Wed Feb 25 21:56:54 2026
# Process ID: 837364
# Current directory: /home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069
# Command line: vivado -mode batch -source vivado_synth.tcl
# Log file: /home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/vivado.log
# Journal file: /home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/vivado.jou
# Running On        :kdplab01
# Platform          :unknown
# Operating System  :unknown
# Processor Detail  :Intel(R) Xeon(R) Silver 4314 CPU @ 2.40GHz
# CPU Frequency     :3398.787 MHz
# CPU Physical cores:32
# CPU Logical cores :64
# Host memory       :134212 MB
# Swap memory       :4294 MB
# Total Virtual     :138507 MB
# Available Virtual :104896 MB
#-----------------------------------------------------------
source vivado_synth.tcl
# set tcldir [file dirname [info script]]
# source [file join $tcldir project.tcl]
## variable project_name
## set project_name "myproject"
## variable backend
## set backend "vivado"
## variable part
## set part "xc7z020clg400-1"
## variable clock_period
## set clock_period 5
## variable clock_uncertainty
## set clock_uncertainty 12.5%
## variable version
## set version "1.0.0"
# add_files ${project_name}_prj/solution1/syn/vhdl
add_files: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1673.961 ; gain = 23.836 ; free physical = 85154 ; free virtual = 100526
# synth_design -top ${project_name} -part $part
Command: synth_design -top myproject -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 837411
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2106.551 ; gain = 426.602 ; free physical = 83909 ; free virtual = 99282
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'myproject' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject.vhd:34]
INFO: [Synth 8-3491] module 'myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s.vhd:11' bound to instance 'call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_145' of component 'myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject.vhd:1379]
INFO: [Synth 8-638] synthesizing module 'myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s.vhd:54]
INFO: [Synth 8-3491] module 'myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s.vhd:11' bound to instance 'call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_153' of component 'myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject.vhd:1420]
INFO: [Synth 8-638] synthesizing module 'myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s.vhd:88]
INFO: [Synth 8-3491] module 'myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:11' bound to instance 'grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_193' of component 'myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject.vhd:1495]
INFO: [Synth 8-638] synthesizing module 'myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:94]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6ns_21_2_0.vhd:7' bound to instance 'mul_16s_6ns_21_2_0_U40' of component 'myproject_mul_16s_6ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:6313]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_16s_6ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6ns_21_2_0.vhd:27]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_16s_6ns_21_2_0' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6ns_21_2_0.vhd:27]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_21_2_0.vhd:7' bound to instance 'mul_16s_5s_21_2_0_U41' of component 'myproject_mul_16s_5s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:6328]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_16s_5s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_21_2_0.vhd:27]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_16s_5s_21_2_0' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_21_2_0.vhd:27]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_21_2_0.vhd:7' bound to instance 'mul_16s_5s_21_2_0_U42' of component 'myproject_mul_16s_5s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:6343]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_21_2_0.vhd:7' bound to instance 'mul_16s_5s_21_2_0_U43' of component 'myproject_mul_16s_5s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:6358]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U44' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:6373]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:27]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_16s_5ns_21_2_0' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:27]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6ns_21_2_0.vhd:7' bound to instance 'mul_16s_6ns_21_2_0_U45' of component 'myproject_mul_16s_6ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:6388]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U46' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:6403]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_21_2_0.vhd:7' bound to instance 'mul_16s_5s_21_2_0_U47' of component 'myproject_mul_16s_5s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:6418]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U48' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:6433]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U49' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:6448]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_21_2_0.vhd:7' bound to instance 'mul_16s_5s_21_2_0_U50' of component 'myproject_mul_16s_5s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:6463]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_21_2_0.vhd:7' bound to instance 'mul_16s_5s_21_2_0_U51' of component 'myproject_mul_16s_5s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:6478]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_21_2_0.vhd:7' bound to instance 'mul_16s_5s_21_2_0_U52' of component 'myproject_mul_16s_5s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:6493]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6s_21_2_0.vhd:7' bound to instance 'mul_16s_6s_21_2_0_U53' of component 'myproject_mul_16s_6s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:6508]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_16s_6s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6s_21_2_0.vhd:27]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_16s_6s_21_2_0' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6s_21_2_0.vhd:27]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_21_2_0.vhd:7' bound to instance 'mul_16s_5s_21_2_0_U54' of component 'myproject_mul_16s_5s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:6523]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_21_2_0.vhd:7' bound to instance 'mul_16s_5s_21_2_0_U55' of component 'myproject_mul_16s_5s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:6538]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_21_2_0.vhd:7' bound to instance 'mul_16s_5s_21_2_0_U56' of component 'myproject_mul_16s_5s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:6553]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6s_21_2_0.vhd:7' bound to instance 'mul_16s_6s_21_2_0_U57' of component 'myproject_mul_16s_6s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:6568]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U58' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:6583]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U59' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:6598]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_21_2_0.vhd:7' bound to instance 'mul_16s_5s_21_2_0_U60' of component 'myproject_mul_16s_5s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:6613]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U61' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:6628]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6ns_21_2_0.vhd:7' bound to instance 'mul_16s_6ns_21_2_0_U62' of component 'myproject_mul_16s_6ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:6643]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6s_21_2_0.vhd:7' bound to instance 'mul_16s_6s_21_2_0_U63' of component 'myproject_mul_16s_6s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:6658]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U64' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:6673]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_21_2_0.vhd:7' bound to instance 'mul_16s_5s_21_2_0_U65' of component 'myproject_mul_16s_5s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:6688]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_21_2_0.vhd:7' bound to instance 'mul_16s_5s_21_2_0_U66' of component 'myproject_mul_16s_5s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:6703]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_21_2_0.vhd:7' bound to instance 'mul_16s_5s_21_2_0_U67' of component 'myproject_mul_16s_5s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:6718]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6ns_21_2_0.vhd:7' bound to instance 'mul_16s_6ns_21_2_0_U68' of component 'myproject_mul_16s_6ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:6733]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_21_2_0.vhd:7' bound to instance 'mul_16s_5s_21_2_0_U69' of component 'myproject_mul_16s_5s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:6748]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_21_2_0.vhd:7' bound to instance 'mul_16s_5s_21_2_0_U70' of component 'myproject_mul_16s_5s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:6763]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6s_21_2_0.vhd:7' bound to instance 'mul_16s_6s_21_2_0_U71' of component 'myproject_mul_16s_6s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:6778]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U72' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:6793]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_21_2_0.vhd:7' bound to instance 'mul_16s_5s_21_2_0_U73' of component 'myproject_mul_16s_5s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:6808]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6ns_21_2_0.vhd:7' bound to instance 'mul_16s_6ns_21_2_0_U74' of component 'myproject_mul_16s_6ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:6823]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U75' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:6838]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6ns_21_2_0.vhd:7' bound to instance 'mul_16s_6ns_21_2_0_U76' of component 'myproject_mul_16s_6ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:6853]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U77' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:6868]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6ns_21_2_0.vhd:7' bound to instance 'mul_16s_6ns_21_2_0_U78' of component 'myproject_mul_16s_6ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:6883]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_21_2_0.vhd:7' bound to instance 'mul_16s_5s_21_2_0_U79' of component 'myproject_mul_16s_5s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:6898]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U80' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:6913]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U81' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:6928]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6ns_21_2_0.vhd:7' bound to instance 'mul_16s_6ns_21_2_0_U82' of component 'myproject_mul_16s_6ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:6943]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U83' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:6958]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6ns_21_2_0.vhd:7' bound to instance 'mul_16s_6ns_21_2_0_U84' of component 'myproject_mul_16s_6ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:6973]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U85' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:6988]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U86' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:7003]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6ns_21_2_0.vhd:7' bound to instance 'mul_16s_6ns_21_2_0_U87' of component 'myproject_mul_16s_6ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:7018]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_21_2_0.vhd:7' bound to instance 'mul_16s_5s_21_2_0_U88' of component 'myproject_mul_16s_5s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:7033]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U89' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:7048]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_21_2_0.vhd:7' bound to instance 'mul_16s_5s_21_2_0_U90' of component 'myproject_mul_16s_5s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:7063]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U91' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:7078]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6ns_21_2_0.vhd:7' bound to instance 'mul_16s_6ns_21_2_0_U92' of component 'myproject_mul_16s_6ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:7093]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U93' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:7108]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_21_2_0.vhd:7' bound to instance 'mul_16s_5s_21_2_0_U94' of component 'myproject_mul_16s_5s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:7123]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U95' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:7138]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U96' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:7153]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U97' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:7168]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_21_2_0.vhd:7' bound to instance 'mul_16s_5s_21_2_0_U98' of component 'myproject_mul_16s_5s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:7183]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U99' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:7198]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_21_2_0.vhd:7' bound to instance 'mul_16s_5s_21_2_0_U100' of component 'myproject_mul_16s_5s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:7213]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6ns_21_2_0.vhd:7' bound to instance 'mul_16s_6ns_21_2_0_U101' of component 'myproject_mul_16s_6ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:7228]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U102' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:7243]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6ns_21_2_0.vhd:7' bound to instance 'mul_16s_6ns_21_2_0_U103' of component 'myproject_mul_16s_6ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:7258]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_21_2_0.vhd:7' bound to instance 'mul_16s_5s_21_2_0_U104' of component 'myproject_mul_16s_5s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:7273]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_21_2_0.vhd:7' bound to instance 'mul_16s_5s_21_2_0_U105' of component 'myproject_mul_16s_5s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:7288]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U106' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:7303]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U107' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:7318]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_21_2_0.vhd:7' bound to instance 'mul_16s_5s_21_2_0_U108' of component 'myproject_mul_16s_5s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:7333]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U109' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:7348]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6s_21_2_0.vhd:7' bound to instance 'mul_16s_6s_21_2_0_U110' of component 'myproject_mul_16s_6s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:7363]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U111' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:7378]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U112' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:7393]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_21_2_0.vhd:7' bound to instance 'mul_16s_5s_21_2_0_U113' of component 'myproject_mul_16s_5s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:7408]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_21_2_0.vhd:7' bound to instance 'mul_16s_5s_21_2_0_U114' of component 'myproject_mul_16s_5s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:7423]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U115' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:7438]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U116' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:7453]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U117' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:7468]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_21_2_0.vhd:7' bound to instance 'mul_16s_5s_21_2_0_U118' of component 'myproject_mul_16s_5s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:7483]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6ns_21_2_0.vhd:7' bound to instance 'mul_16s_6ns_21_2_0_U119' of component 'myproject_mul_16s_6ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:7498]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6s_21_2_0.vhd:7' bound to instance 'mul_16s_6s_21_2_0_U120' of component 'myproject_mul_16s_6s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:7513]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_21_2_0.vhd:7' bound to instance 'mul_16s_5s_21_2_0_U121' of component 'myproject_mul_16s_5s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:7528]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_21_2_0.vhd:7' bound to instance 'mul_16s_5s_21_2_0_U122' of component 'myproject_mul_16s_5s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:7543]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6ns_21_2_0.vhd:7' bound to instance 'mul_16s_6ns_21_2_0_U123' of component 'myproject_mul_16s_6ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:7558]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_21_2_0.vhd:7' bound to instance 'mul_16s_5s_21_2_0_U124' of component 'myproject_mul_16s_5s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:7573]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U125' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:7588]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_21_2_0.vhd:7' bound to instance 'mul_16s_5s_21_2_0_U126' of component 'myproject_mul_16s_5s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:7603]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_21_2_0.vhd:7' bound to instance 'mul_16s_5s_21_2_0_U127' of component 'myproject_mul_16s_5s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:7618]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6s_21_2_0.vhd:7' bound to instance 'mul_16s_6s_21_2_0_U128' of component 'myproject_mul_16s_6s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:7633]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_21_2_0.vhd:7' bound to instance 'mul_16s_5s_21_2_0_U129' of component 'myproject_mul_16s_5s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:7648]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_21_2_0.vhd:7' bound to instance 'mul_16s_5s_21_2_0_U130' of component 'myproject_mul_16s_5s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:7663]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U131' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:7678]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U132' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:7693]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6ns_21_2_0.vhd:7' bound to instance 'mul_16s_6ns_21_2_0_U133' of component 'myproject_mul_16s_6ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:7708]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6ns_21_2_0.vhd:7' bound to instance 'mul_16s_6ns_21_2_0_U134' of component 'myproject_mul_16s_6ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:7723]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6s_21_2_0.vhd:7' bound to instance 'mul_16s_6s_21_2_0_U135' of component 'myproject_mul_16s_6s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:7738]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U136' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:7753]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:94]
INFO: [Synth 8-638] synthesizing module 'myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config8_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config8_s.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config8_s' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config8_s.vhd:22]
INFO: [Synth 8-638] synthesizing module 'myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s.vhd:35]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s.vhd:35]
INFO: [Synth 8-638] synthesizing module 'myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s.vhd:103]
INFO: [Synth 8-256] done synthesizing module 'myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s.vhd:103]
INFO: [Synth 8-638] synthesizing module 'myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config14_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config14_s.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config14_s' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config14_s.vhd:43]
INFO: [Synth 8-638] synthesizing module 'myproject_concatenate1d_ap_ufixed_ap_ufixed_ap_fixed_16_6_5_3_0_config15_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_concatenate1d_ap_ufixed_ap_ufixed_ap_fixed_16_6_5_3_0_config15_s.vhd:118]
INFO: [Synth 8-256] done synthesizing module 'myproject_concatenate1d_ap_ufixed_ap_ufixed_ap_fixed_16_6_5_3_0_config15_s' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_concatenate1d_ap_ufixed_ap_ufixed_ap_fixed_16_6_5_3_0_config15_s.vhd:118]
INFO: [Synth 8-638] synthesizing module 'myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s.vhd:89]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s.vhd:89]
INFO: [Synth 8-638] synthesizing module 'myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config18_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config18_s.vhd:63]
INFO: [Synth 8-256] done synthesizing module 'myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config18_s' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config18_s.vhd:63]
INFO: [Synth 8-638] synthesizing module 'myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s.vhd:47]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
INFO: [Synth 8-638] synthesizing module 'myproject_mul_8ns_5s_13_1_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_mul_8ns_5s_13_1_0.vhd:23]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_8ns_5s_13_1_0' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_mul_8ns_5s_13_1_0.vhd:23]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
INFO: [Synth 8-638] synthesizing module 'myproject_mul_8ns_6ns_13_1_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_mul_8ns_6ns_13_1_0.vhd:23]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_8ns_6ns_13_1_0' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_mul_8ns_6ns_13_1_0.vhd:23]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-638] synthesizing module 'myproject_mul_8ns_6s_14_1_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_mul_8ns_6s_14_1_0.vhd:23]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_8ns_6s_14_1_0' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_mul_8ns_6s_14_1_0.vhd:23]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 14 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 14 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-638] synthesizing module 'myproject_mul_8ns_5ns_12_1_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_mul_8ns_5ns_12_1_0.vhd:23]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_8ns_5ns_12_1_0' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_mul_8ns_5ns_12_1_0.vhd:23]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 14 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 14 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 14 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s.vhd:47]
INFO: [Synth 8-638] synthesizing module 'myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config21_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config21_s.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config21_s' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config21_s.vhd:39]
INFO: [Synth 8-638] synthesizing module 'myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s.vhd:32]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'myproject' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_069/myproject_prj/solution1/syn/vhdl/myproject.vhd:34]
WARNING: [Synth 8-7129] Port ap_rst in module myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module myproject_mul_16s_5ns_21_2_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module myproject_mul_16s_5s_21_2_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module myproject_mul_16s_6s_21_2_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module myproject_mul_16s_6ns_21_2_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ap_rst in module myproject_concatenate1d_ap_ufixed_ap_ufixed_ap_fixed_16_6_5_3_0_config15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port ap_rst in module myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config8_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port ap_rst in module myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port ap_rst in module myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2418.488 ; gain = 738.539 ; free physical = 84196 ; free virtual = 99581
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2418.488 ; gain = 738.539 ; free physical = 83938 ; free virtual = 99326
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2426.492 ; gain = 746.543 ; free physical = 83937 ; free virtual = 99324
---------------------------------------------------------------------------------
INFO: [Device 21-9227] Part: xc7z020clg400-1 does not have CEAM library.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 2581.633 ; gain = 901.684 ; free physical = 82714 ; free virtual = 98201
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   21 Bit       Adders := 256   
	   2 Input   21 Bit       Adders := 109   
	   3 Input   20 Bit       Adders := 283   
	   2 Input   20 Bit       Adders := 61    
	   3 Input   19 Bit       Adders := 118   
	   2 Input   16 Bit       Adders := 405   
	   3 Input   16 Bit       Adders := 743   
	   2 Input   15 Bit       Adders := 127   
	   3 Input   15 Bit       Adders := 6     
	   2 Input   14 Bit       Adders := 105   
	   3 Input   14 Bit       Adders := 10    
	   2 Input   13 Bit       Adders := 126   
	   3 Input   13 Bit       Adders := 20    
	   4 Input   13 Bit       Adders := 1     
	   2 Input   12 Bit       Adders := 81    
	   3 Input   12 Bit       Adders := 30    
	   4 Input   12 Bit       Adders := 1     
	   4 Input   11 Bit       Adders := 1     
	   3 Input   11 Bit       Adders := 26    
	   2 Input   11 Bit       Adders := 24    
	   3 Input   10 Bit       Adders := 8     
	   2 Input   10 Bit       Adders := 20    
	   2 Input    9 Bit       Adders := 13    
	   3 Input    9 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 81    
+---XORs : 
	   2 Input      1 Bit         XORs := 159   
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	              336 Bit    Registers := 1     
	              208 Bit    Registers := 1     
	               21 Bit    Registers := 50    
	               20 Bit    Registers := 7     
	               19 Bit    Registers := 27    
	               18 Bit    Registers := 14    
	               17 Bit    Registers := 11    
	               16 Bit    Registers := 2195  
	               15 Bit    Registers := 531   
	               14 Bit    Registers := 281   
	               13 Bit    Registers := 138   
	               12 Bit    Registers := 83    
	               11 Bit    Registers := 45    
	               10 Bit    Registers := 61    
	                9 Bit    Registers := 36    
	                8 Bit    Registers := 194   
	                7 Bit    Registers := 7     
	                6 Bit    Registers := 9     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 294   
+---Muxes : 
	   2 Input  336 Bit        Muxes := 1     
	   2 Input  208 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 71    
	   2 Input   15 Bit        Muxes := 1     
	   3 Input   13 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 312   
	   3 Input    8 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 90    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U134/buff0_reg, operation Mode is: (A*(B:0x1a))'.
DSP Report: register mul_16s_6ns_21_2_0_U134/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U134/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U134/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U134/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U83/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U83/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U83/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U83/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U83/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U131/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U131/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U131/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U131/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U131/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U115/buff0_reg, operation Mode is: (A2*(B:0xb))'.
DSP Report: register data_4_val_read_reg_622229_reg is absorbed into DSP mul_16s_5ns_21_2_0_U115/buff0_reg.
DSP Report: register mul_16s_5ns_21_2_0_U115/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U115/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U115/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U115/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U306/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U306/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U306/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U306/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U306/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U315/buff0_reg, operation Mode is: (A''*(B:0xb))'.
DSP Report: register data_6_val_int_reg_reg is absorbed into DSP mul_16s_5ns_21_2_0_U315/buff0_reg.
DSP Report: register data_6_val_read_reg_261337_reg is absorbed into DSP mul_16s_5ns_21_2_0_U315/buff0_reg.
DSP Report: register mul_16s_5ns_21_2_0_U315/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U315/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U315/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U315/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U301/buff0_reg, operation Mode is: (A2*(B:0x1a))'.
DSP Report: register data_1_val_read_reg_261393_reg is absorbed into DSP mul_16s_6ns_21_2_0_U301/buff0_reg.
DSP Report: register mul_16s_6ns_21_2_0_U301/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U301/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U301/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U301/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U192/buff0_reg, operation Mode is: (A*(B:0x3ffe7))'.
DSP Report: register mul_16s_6s_21_2_0_U192/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U192/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U192/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U192/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U71/buff0_reg, operation Mode is: (A*(B:0x3ffe3))'.
DSP Report: register mul_16s_6s_21_2_0_U71/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U71/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U71/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U71/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U107/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U107/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U107/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U107/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U107/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U139/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U139/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U139/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U139/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U139/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U141/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U141/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U141/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U141/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U141/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U44/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U44/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U44/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U44/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U44/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U84/buff0_reg, operation Mode is: (A*(B:0x1a))'.
DSP Report: register mul_16s_6ns_21_2_0_U84/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U84/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U84/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U84/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U58/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U58/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U58/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U58/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U58/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U138/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U138/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U138/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U138/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U138/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U142/buff0_reg, operation Mode is: (A*(B:0x13))'.
DSP Report: register mul_16s_6ns_21_2_0_U142/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U142/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U142/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U142/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U81/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U81/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U81/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U81/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U81/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U80/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U80/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U80/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U80/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U80/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U133/buff0_reg, operation Mode is: (A*(B:0x13))'.
DSP Report: register mul_16s_6ns_21_2_0_U133/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U133/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U133/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U133/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U135/buff0_reg, operation Mode is: (A*(B:0x3ffe6))'.
DSP Report: register mul_16s_6s_21_2_0_U135/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U135/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U135/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U135/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U97/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U97/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U97/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U97/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U97/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U82/buff0_reg, operation Mode is: (A*(B:0x17))'.
DSP Report: register mul_16s_6ns_21_2_0_U82/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U82/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U82/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U82/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U148/buff0_reg, operation Mode is: (A*(B:0x3ffe9))'.
DSP Report: register mul_16s_6s_21_2_0_U148/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U148/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U148/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U148/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U109/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U109/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U109/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U109/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U109/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U137/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U137/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U137/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U137/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U137/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U111/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U111/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U111/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U111/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U111/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U93/buff0_reg, operation Mode is: (A2*(B:0xd))'.
DSP Report: register data_11_val_read_reg_622153_reg is absorbed into DSP mul_16s_5ns_21_2_0_U93/buff0_reg.
DSP Report: register mul_16s_5ns_21_2_0_U93/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U93/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U93/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U93/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U62/buff0_reg, operation Mode is: (A2*(B:0x15))'.
DSP Report: register data_15_val_read_reg_622107_reg is absorbed into DSP mul_16s_6ns_21_2_0_U62/buff0_reg.
DSP Report: register mul_16s_6ns_21_2_0_U62/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U62/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U62/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U62/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U103/buff0_reg, operation Mode is: (A*(B:0x13))'.
DSP Report: register mul_16s_6ns_21_2_0_U103/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U103/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U103/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U103/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U72/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U72/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U72/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U72/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U72/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U48/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U48/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U48/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U48/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U48/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U128/buff0_reg, operation Mode is: (A*(B:0x3ffed))'.
DSP Report: register mul_16s_6s_21_2_0_U128/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U128/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U128/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U128/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U125/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U125/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U125/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U125/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U125/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U53/buff0_reg, operation Mode is: (A*(B:0x3ffe9))'.
DSP Report: register mul_16s_6s_21_2_0_U53/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U53/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U53/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U53/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U57/buff0_reg, operation Mode is: (A*(B:0x3ffed))'.
DSP Report: register mul_16s_6s_21_2_0_U57/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U57/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U57/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U57/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U136/buff0_reg, operation Mode is: (A2*(B:0xb))'.
DSP Report: register data_15_val_read_reg_622107_reg is absorbed into DSP mul_16s_5ns_21_2_0_U136/buff0_reg.
DSP Report: register mul_16s_5ns_21_2_0_U136/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U136/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U136/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U136/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U102/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U102/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U102/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U102/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U102/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U86/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U86/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U86/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U86/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U86/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U49/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U49/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U49/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U49/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U49/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U46/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U46/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U46/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U46/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U46/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U106/buff0_reg, operation Mode is: (A2*(B:0xb))'.
DSP Report: register data_14_val_read_reg_622119_reg is absorbed into DSP mul_16s_5ns_21_2_0_U106/buff0_reg.
DSP Report: register mul_16s_5ns_21_2_0_U106/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U106/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U106/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U106/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U119/buff0_reg, operation Mode is: (A2*(B:0x17))'.
DSP Report: register data_13_val_read_reg_622130_reg is absorbed into DSP mul_16s_6ns_21_2_0_U119/buff0_reg.
DSP Report: register mul_16s_6ns_21_2_0_U119/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U119/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U119/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U119/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U101/buff0_reg, operation Mode is: (A*(B:0x15))'.
DSP Report: register mul_16s_6ns_21_2_0_U101/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U101/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U101/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U101/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U75/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U75/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U75/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U75/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U75/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U110/buff0_reg, operation Mode is: (A*(B:0x3ffed))'.
DSP Report: register mul_16s_6s_21_2_0_U110/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U110/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U110/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U110/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U117/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U117/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U117/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U117/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U117/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U45/buff0_reg, operation Mode is: (A*(B:0x19))'.
DSP Report: register mul_16s_6ns_21_2_0_U45/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U45/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U45/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U45/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U87/buff0_reg, operation Mode is: (A*(B:0x13))'.
DSP Report: register mul_16s_6ns_21_2_0_U87/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U87/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U87/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U87/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U144/buff0_reg, operation Mode is: (A2*(B:0x1a))'.
DSP Report: register data_14_val_read_reg_622119_reg is absorbed into DSP mul_16s_6ns_21_2_0_U144/buff0_reg.
DSP Report: register mul_16s_6ns_21_2_0_U144/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U144/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U144/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U144/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U120/buff0_reg, operation Mode is: (A*(B:0x3ffed))'.
DSP Report: register mul_16s_6s_21_2_0_U120/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U120/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U120/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U120/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U63/buff0_reg, operation Mode is: (A2*(B:0x3ffe9))'.
DSP Report: register data_12_val_read_reg_622141_reg is absorbed into DSP mul_16s_6s_21_2_0_U63/buff0_reg.
DSP Report: register mul_16s_6s_21_2_0_U63/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U63/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U63/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U63/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U151/buff0_reg, operation Mode is: (A2*(B:0x3ffea))'.
DSP Report: register data_13_val_read_reg_622130_reg is absorbed into DSP mul_16s_6s_21_2_0_U151/buff0_reg.
DSP Report: register mul_16s_6s_21_2_0_U151/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U151/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U151/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U151/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U95/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U95/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U95/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U95/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U95/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U91/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U91/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U91/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U91/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U91/buff0_reg.
INFO: [Synth 8-3886] merging instance 'mult_376_reg_624193_reg[14]' (FDE) to 'mult_376_reg_624193_reg[13]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_193_reg_627185_reg[14]' (FDE) to 'sext_ln42_193_reg_627185_reg[13]'
INFO: [Synth 8-3886] merging instance 'sub_ln73_308_reg_622508_reg[20]' (FDE) to 'sub_ln73_308_reg_622508_reg[19]'
INFO: [Synth 8-3886] merging instance 'sub_ln73_270_reg_626993_reg[20]' (FDE) to 'mult_296_reg_626998_reg[15]'
INFO: [Synth 8-3886] merging instance 'sub_ln73_270_reg_626993_reg[19]' (FDE) to 'mult_296_reg_626998_reg[14]'
INFO: [Synth 8-3886] merging instance 'sub_ln73_270_reg_626993_reg[18]' (FDE) to 'mult_296_reg_626998_reg[13]'
INFO: [Synth 8-3886] merging instance 'sub_ln73_270_reg_626993_reg[17]' (FDE) to 'mult_296_reg_626998_reg[12]'
INFO: [Synth 8-3886] merging instance 'sub_ln73_270_reg_626993_reg[5]' (FDE) to 'mult_296_reg_626998_reg[0]'
INFO: [Synth 8-3886] merging instance 'sub_ln73_270_reg_626993_reg[6]' (FDE) to 'mult_296_reg_626998_reg[1]'
INFO: [Synth 8-3886] merging instance 'sub_ln73_270_reg_626993_reg[7]' (FDE) to 'mult_296_reg_626998_reg[2]'
INFO: [Synth 8-3886] merging instance 'sub_ln73_270_reg_626993_reg[8]' (FDE) to 'mult_296_reg_626998_reg[3]'
INFO: [Synth 8-3886] merging instance 'sub_ln73_270_reg_626993_reg[9]' (FDE) to 'mult_296_reg_626998_reg[4]'
INFO: [Synth 8-3886] merging instance 'sub_ln73_270_reg_626993_reg[10]' (FDE) to 'mult_296_reg_626998_reg[5]'
INFO: [Synth 8-3886] merging instance 'sub_ln73_270_reg_626993_reg[11]' (FDE) to 'mult_296_reg_626998_reg[6]'
INFO: [Synth 8-3886] merging instance 'sub_ln73_270_reg_626993_reg[12]' (FDE) to 'mult_296_reg_626998_reg[7]'
INFO: [Synth 8-3886] merging instance 'sub_ln73_270_reg_626993_reg[13]' (FDE) to 'mult_296_reg_626998_reg[8]'
INFO: [Synth 8-3886] merging instance 'sub_ln73_270_reg_626993_reg[14]' (FDE) to 'mult_296_reg_626998_reg[9]'
INFO: [Synth 8-3886] merging instance 'sub_ln73_270_reg_626993_reg[15]' (FDE) to 'mult_296_reg_626998_reg[10]'
INFO: [Synth 8-3886] merging instance 'sub_ln73_270_reg_626993_reg[16]' (FDE) to 'mult_296_reg_626998_reg[11]'
INFO: [Synth 8-3886] merging instance 'mult_263_reg_626880_reg[15]' (FDE) to 'mult_263_reg_626880_reg[14]'
INFO: [Synth 8-3886] merging instance 'mult_290_reg_626966_reg[15]' (FDE) to 'mult_290_reg_626966_reg[14]'
INFO: [Synth 8-3886] merging instance 'mult_317_reg_627049_reg[15]' (FDE) to 'mult_317_reg_627049_reg[14]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_183_reg_627122_reg[15]' (FDE) to 'sext_ln42_183_reg_627122_reg[14]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_142_reg_626834_reg[15]' (FDE) to 'sext_ln42_142_reg_626834_reg[14]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_154_reg_626900_reg[15]' (FDE) to 'sext_ln42_154_reg_626900_reg[14]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_142_reg_626834_reg[14]' (FDE) to 'sext_ln42_142_reg_626834_reg[13]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_147_reg_626859_reg[15]' (FDE) to 'sext_ln42_147_reg_626859_reg[14]'
INFO: [Synth 8-3886] merging instance 'mult_424_reg_624374_reg[15]' (FDE) to 'mult_424_reg_624374_reg[14]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_156_reg_626931_reg[15]' (FDE) to 'mult_277_reg_626926_reg[13]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_156_reg_626931_reg[14]' (FDE) to 'mult_277_reg_626926_reg[13]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_156_reg_626931_reg[13]' (FDE) to 'mult_277_reg_626926_reg[13]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_156_reg_626931_reg[0]' (FDE) to 'mult_277_reg_626926_reg[0]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_156_reg_626931_reg[1]' (FDE) to 'mult_277_reg_626926_reg[1]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_156_reg_626931_reg[2]' (FDE) to 'mult_277_reg_626926_reg[2]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_156_reg_626931_reg[3]' (FDE) to 'mult_277_reg_626926_reg[3]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_156_reg_626931_reg[4]' (FDE) to 'mult_277_reg_626926_reg[4]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_156_reg_626931_reg[5]' (FDE) to 'mult_277_reg_626926_reg[5]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_156_reg_626931_reg[6]' (FDE) to 'mult_277_reg_626926_reg[6]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_156_reg_626931_reg[7]' (FDE) to 'mult_277_reg_626926_reg[7]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_156_reg_626931_reg[8]' (FDE) to 'mult_277_reg_626926_reg[8]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_156_reg_626931_reg[9]' (FDE) to 'mult_277_reg_626926_reg[9]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_156_reg_626931_reg[10]' (FDE) to 'mult_277_reg_626926_reg[10]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_156_reg_626931_reg[11]' (FDE) to 'mult_277_reg_626926_reg[11]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_156_reg_626931_reg[12]' (FDE) to 'mult_277_reg_626926_reg[12]'
INFO: [Synth 8-3886] merging instance 'mult_397_reg_624265_reg[15]' (FDE) to 'mult_397_reg_624265_reg[14]'
INFO: [Synth 8-3886] merging instance 'mult_397_reg_624265_pp0_iter2_reg_reg[15]' (FDE) to 'mult_397_reg_624265_pp0_iter2_reg_reg[14]'
INFO: [Synth 8-3886] merging instance 'sub_ln73_296_reg_624111_reg[20]' (FDE) to 'sub_ln73_296_reg_624111_reg[19]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_164_reg_627008_reg[15]' (FDE) to 'sext_ln42_164_reg_627008_reg[13]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_164_reg_627008_reg[14]' (FDE) to 'sext_ln42_164_reg_627008_reg[13]'
INFO: [Synth 8-3886] merging instance 'mult_390_reg_624238_reg[15]' (FDE) to 'mult_390_reg_624238_reg[14]'
INFO: [Synth 8-3886] merging instance 'mult_341_reg_624101_reg[13]' (FDE) to 'mult_341_reg_624101_reg[14]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_180_reg_627105_reg[13]' (FDE) to 'sext_ln42_180_reg_627105_reg[14]'
INFO: [Synth 8-3886] merging instance 'tmp_591_reg_624091_reg[3]' (FDE) to 'sext_ln73_270_reg_624083_reg[5]'
INFO: [Synth 8-3886] merging instance 'tmp_591_reg_624091_reg[2]' (FDE) to 'sext_ln73_270_reg_624083_reg[4]'
INFO: [Synth 8-3886] merging instance 'tmp_591_reg_624091_reg[4]' (FDE) to 'sext_ln73_270_reg_624083_reg[6]'
INFO: [Synth 8-3886] merging instance 'tmp_591_reg_624091_reg[5]' (FDE) to 'sext_ln73_270_reg_624083_reg[7]'
INFO: [Synth 8-3886] merging instance 'tmp_591_reg_624091_reg[6]' (FDE) to 'sext_ln73_270_reg_624083_reg[8]'
INFO: [Synth 8-3886] merging instance 'tmp_591_reg_624091_reg[7]' (FDE) to 'sext_ln73_270_reg_624083_reg[9]'
INFO: [Synth 8-3886] merging instance 'tmp_591_reg_624091_reg[8]' (FDE) to 'sext_ln73_270_reg_624083_reg[10]'
INFO: [Synth 8-3886] merging instance 'tmp_591_reg_624091_reg[9]' (FDE) to 'sext_ln73_270_reg_624083_reg[11]'
INFO: [Synth 8-3886] merging instance 'tmp_591_reg_624091_reg[10]' (FDE) to 'sext_ln73_270_reg_624083_reg[12]'
INFO: [Synth 8-3886] merging instance 'tmp_591_reg_624091_reg[11]' (FDE) to 'sext_ln73_270_reg_624083_reg[13]'
INFO: [Synth 8-3886] merging instance 'tmp_591_reg_624091_reg[12]' (FDE) to 'sext_ln73_270_reg_624083_reg[14]'
INFO: [Synth 8-3886] merging instance 'tmp_591_reg_624091_reg[13]' (FDE) to 'sext_ln73_270_reg_624083_reg[15]'
INFO: [Synth 8-3886] merging instance 'tmp_591_reg_624091_reg[14]' (FDE) to 'sext_ln73_270_reg_624083_reg[16]'
INFO: [Synth 8-3886] merging instance 'tmp_591_reg_624091_reg[15]' (FDE) to 'sext_ln73_270_reg_624083_reg[17]'
INFO: [Synth 8-3886] merging instance 'tmp_591_reg_624091_reg[16]' (FDE) to 'sext_ln73_270_reg_624083_reg[18]'
INFO: [Synth 8-3886] merging instance 'tmp_591_reg_624091_reg[17]' (FDE) to 'sext_ln73_270_reg_624083_reg[19]'
INFO: [Synth 8-3886] merging instance 'mult_381_reg_624213_reg[13]' (FDE) to 'mult_381_reg_624213_reg[14]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_196_reg_627191_reg[13]' (FDE) to 'sext_ln42_196_reg_627191_reg[14]'
INFO: [Synth 8-3886] merging instance 'data_13_val_read_reg_622130_pp0_iter1_reg_reg[0]' (FDE) to 'tmp_584_reg_623988_reg[1]'
INFO: [Synth 8-3886] merging instance 'tmp_584_reg_623988_reg[1]' (FDE) to 'tmp_583_reg_623983_reg[3]'
INFO: [Synth 8-3886] merging instance 'tmp_583_reg_623983_reg[3]' (FDE) to 'sext_ln73_257_reg_623994_reg[3]'
INFO: [Synth 8-3886] merging instance 'data_13_val_read_reg_622130_pp0_iter1_reg_reg[1]' (FDE) to 'tmp_584_reg_623988_reg[2]'
INFO: [Synth 8-3886] merging instance 'tmp_584_reg_623988_reg[2]' (FDE) to 'tmp_583_reg_623983_reg[4]'
INFO: [Synth 8-3886] merging instance 'tmp_583_reg_623983_reg[4]' (FDE) to 'sext_ln73_257_reg_623994_reg[4]'
INFO: [Synth 8-3886] merging instance 'data_13_val_read_reg_622130_pp0_iter1_reg_reg[2]' (FDE) to 'tmp_584_reg_623988_reg[3]'
INFO: [Synth 8-3886] merging instance 'tmp_584_reg_623988_reg[3]' (FDE) to 'tmp_583_reg_623983_reg[5]'
INFO: [Synth 8-3886] merging instance 'tmp_583_reg_623983_reg[5]' (FDE) to 'sext_ln73_257_reg_623994_reg[5]'
INFO: [Synth 8-3886] merging instance 'data_13_val_read_reg_622130_pp0_iter1_reg_reg[3]' (FDE) to 'tmp_584_reg_623988_reg[4]'
INFO: [Synth 8-3886] merging instance 'tmp_584_reg_623988_reg[4]' (FDE) to 'tmp_583_reg_623983_reg[6]'
INFO: [Synth 8-3886] merging instance 'tmp_583_reg_623983_reg[6]' (FDE) to 'sext_ln73_257_reg_623994_reg[6]'
INFO: [Synth 8-3886] merging instance 'data_13_val_read_reg_622130_pp0_iter1_reg_reg[4]' (FDE) to 'tmp_584_reg_623988_reg[5]'
INFO: [Synth 8-3886] merging instance 'tmp_584_reg_623988_reg[5]' (FDE) to 'tmp_583_reg_623983_reg[7]'
INFO: [Synth 8-3886] merging instance 'tmp_583_reg_623983_reg[7]' (FDE) to 'sext_ln73_257_reg_623994_reg[7]'
INFO: [Synth 8-3886] merging instance 'data_13_val_read_reg_622130_pp0_iter1_reg_reg[5]' (FDE) to 'tmp_584_reg_623988_reg[6]'
INFO: [Synth 8-3886] merging instance 'tmp_584_reg_623988_reg[6]' (FDE) to 'tmp_583_reg_623983_reg[8]'
INFO: [Synth 8-3886] merging instance 'tmp_583_reg_623983_reg[8]' (FDE) to 'sext_ln73_257_reg_623994_reg[8]'
INFO: [Synth 8-3886] merging instance 'data_13_val_read_reg_622130_pp0_iter1_reg_reg[6]' (FDE) to 'tmp_584_reg_623988_reg[7]'
INFO: [Synth 8-3886] merging instance 'tmp_584_reg_623988_reg[7]' (FDE) to 'tmp_583_reg_623983_reg[9]'
INFO: [Synth 8-3886] merging instance 'tmp_583_reg_623983_reg[9]' (FDE) to 'sext_ln73_257_reg_623994_reg[9]'
INFO: [Synth 8-3886] merging instance 'data_13_val_read_reg_622130_pp0_iter1_reg_reg[7]' (FDE) to 'tmp_584_reg_623988_reg[8]'
INFO: [Synth 8-3886] merging instance 'tmp_584_reg_623988_reg[8]' (FDE) to 'tmp_583_reg_623983_reg[10]'
INFO: [Synth 8-3886] merging instance 'tmp_583_reg_623983_reg[10]' (FDE) to 'sext_ln73_257_reg_623994_reg[10]'
INFO: [Synth 8-3886] merging instance 'data_13_val_read_reg_622130_pp0_iter1_reg_reg[8]' (FDE) to 'tmp_584_reg_623988_reg[9]'
INFO: [Synth 8-3886] merging instance 'tmp_584_reg_623988_reg[9]' (FDE) to 'tmp_583_reg_623983_reg[11]'
INFO: [Synth 8-3886] merging instance 'tmp_583_reg_623983_reg[11]' (FDE) to 'sext_ln73_257_reg_623994_reg[11]'
INFO: [Synth 8-3886] merging instance 'data_13_val_read_reg_622130_pp0_iter1_reg_reg[9]' (FDE) to 'tmp_584_reg_623988_reg[10]'
INFO: [Synth 8-3886] merging instance 'tmp_584_reg_623988_reg[10]' (FDE) to 'tmp_583_reg_623983_reg[12]'
INFO: [Synth 8-3886] merging instance 'tmp_583_reg_623983_reg[12]' (FDE) to 'sext_ln73_257_reg_623994_reg[12]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U85/buff0_reg, operation Mode is: (A2*(B:0xd))'.
DSP Report: register data_6_val_read_reg_622208_reg is absorbed into DSP mul_16s_5ns_21_2_0_U85/buff0_reg.
DSP Report: register mul_16s_5ns_21_2_0_U85/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U85/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U85/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U85/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U146/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U146/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U146/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U146/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U146/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U152/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U152/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U152/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U152/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U152/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U68/buff0_reg, operation Mode is: (A2*(B:0x19))'.
DSP Report: register data_8_val_int_reg_reg is absorbed into DSP mul_16s_6ns_21_2_0_U68/buff0_reg.
DSP Report: register mul_16s_6ns_21_2_0_U68/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U68/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U68/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U68/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U61/buff0_reg, operation Mode is: (A''*(B:0xd))'.
DSP Report: register data_3_val_int_reg_reg is absorbed into DSP mul_16s_5ns_21_2_0_U61/buff0_reg.
DSP Report: register data_3_val_read_reg_622241_reg is absorbed into DSP mul_16s_5ns_21_2_0_U61/buff0_reg.
DSP Report: register mul_16s_5ns_21_2_0_U61/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U61/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U61/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U61/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U76/buff0_reg, operation Mode is: (A2*(B:0x13))'.
DSP Report: register data_6_val_read_reg_622208_reg is absorbed into DSP mul_16s_6ns_21_2_0_U76/buff0_reg.
DSP Report: register mul_16s_6ns_21_2_0_U76/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U76/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U76/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U76/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U64/buff0_reg, operation Mode is: (A2*(B:0xd))'.
DSP Report: register data_5_val_read_reg_622218_reg is absorbed into DSP mul_16s_5ns_21_2_0_U64/buff0_reg.
DSP Report: register mul_16s_5ns_21_2_0_U64/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U64/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U64/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U64/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U89/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U89/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U89/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U89/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U89/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U92/buff0_reg, operation Mode is: (A2*(B:0x13))'.
DSP Report: register data_5_val_read_reg_622218_reg is absorbed into DSP mul_16s_6ns_21_2_0_U92/buff0_reg.
DSP Report: register mul_16s_6ns_21_2_0_U92/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U92/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U92/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U92/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U99/buff0_reg, operation Mode is: (A2*(B:0xb))'.
DSP Report: register data_0_val_read_reg_622275_reg is absorbed into DSP mul_16s_5ns_21_2_0_U99/buff0_reg.
DSP Report: register mul_16s_5ns_21_2_0_U99/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U99/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U99/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U99/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U78/buff0_reg, operation Mode is: (A*(B:0x17))'.
DSP Report: register mul_16s_6ns_21_2_0_U78/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U78/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U78/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U78/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U74/buff0_reg, operation Mode is: (A*(B:0x15))'.
DSP Report: register mul_16s_6ns_21_2_0_U74/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U74/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U74/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U74/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U40/buff0_reg, operation Mode is: (A*(B:0x13))'.
DSP Report: register mul_16s_6ns_21_2_0_U40/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U40/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U40/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U40/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U132/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U132/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U132/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U132/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U132/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U59/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U59/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U59/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U59/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U59/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U116/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U116/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U116/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U116/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U116/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U123/buff0_reg, operation Mode is: (A*(B:0x15))'.
DSP Report: register mul_16s_6ns_21_2_0_U123/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U123/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U123/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U123/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U96/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U96/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U96/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U96/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U96/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U112/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U112/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U112/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U112/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U112/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U145/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U145/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U145/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U145/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U145/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U143/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U143/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U143/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U143/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U143/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U77/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U77/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U77/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U77/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U77/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U150/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U150/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U150/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U150/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U150/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U324/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U324/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U324/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U324/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U324/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U303/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U303/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U303/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U303/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U303/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U351/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U351/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U351/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U351/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U351/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U346/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U346/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U346/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U346/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U346/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U356/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U356/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U356/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U356/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U356/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U314/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U314/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U314/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U314/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U314/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U334/buff0_reg, operation Mode is: (A*(B:0x3ffeb))'.
DSP Report: register mul_16s_6s_21_2_0_U334/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U334/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U334/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U334/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U337/buff0_reg, operation Mode is: (A2*(B:0xb))'.
DSP Report: register data_31_val_read_reg_261064_reg is absorbed into DSP mul_16s_5ns_21_2_0_U337/buff0_reg.
DSP Report: register mul_16s_5ns_21_2_0_U337/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U337/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U337/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U337/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U317/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U317/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U317/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U317/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U317/buff0_reg.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U310/buff0_reg, operation Mode is: (A*(B:0x16))'.
DSP Report: register mul_16s_6ns_21_2_0_U310/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U310/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U310/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U310/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U347/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U347/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U347/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U347/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U347/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U338/buff0_reg, operation Mode is: (A*(B:0x3ffea))'.
DSP Report: register mul_16s_6s_21_2_0_U338/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U338/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U338/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U338/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U353/buff0_reg, operation Mode is: (A*(B:0x1d))'.
DSP Report: register mul_16s_6ns_21_2_0_U353/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U353/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U353/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U353/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U354/buff0_reg, operation Mode is: (A*(B:0x3ffed))'.
DSP Report: register mul_16s_6s_21_2_0_U354/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U354/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U354/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U354/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U355/buff0_reg, operation Mode is: (A2*(B:0x3ffe9))'.
DSP Report: register data_41_val_read_reg_260967_reg is absorbed into DSP mul_16s_6s_21_2_0_U355/buff0_reg.
DSP Report: register mul_16s_6s_21_2_0_U355/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U355/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U355/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U355/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U333/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U333/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U333/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U333/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U333/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U309/buff0_reg, operation Mode is: (A*(B:0x1b))'.
DSP Report: register mul_16s_6ns_21_2_0_U309/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U309/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U309/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U309/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U330/buff0_reg, operation Mode is: (A*(B:0x15))'.
DSP Report: register mul_16s_6ns_21_2_0_U330/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U330/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U330/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U330/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U304/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U304/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U304/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U304/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U304/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U321/buff0_reg, operation Mode is: (A*(B:0x19))'.
DSP Report: register mul_16s_6ns_21_2_0_U321/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U321/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U321/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U321/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U297/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U297/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U297/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U297/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U297/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U342/buff0_reg, operation Mode is: (A*(B:0x1a))'.
DSP Report: register mul_16s_6ns_21_2_0_U342/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U342/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U342/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U342/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U336/buff0_reg, operation Mode is: (A2*(B:0x3ffe9))'.
DSP Report: register data_40_val_read_reg_260975_reg is absorbed into DSP mul_16s_6s_21_2_0_U336/buff0_reg.
DSP Report: register mul_16s_6s_21_2_0_U336/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U336/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U336/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U336/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U298/buff0_reg, operation Mode is: (A*(B:0x3ffe7))'.
DSP Report: register mul_16s_6s_21_2_0_U298/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U298/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U298/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U298/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U323/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U323/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U323/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U323/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U323/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U313/buff0_reg, operation Mode is: (A*(B:0x17))'.
DSP Report: register mul_16s_6ns_21_2_0_U313/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U313/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U313/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U313/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U329/buff0_reg, operation Mode is: (A*(B:0x16))'.
DSP Report: register mul_16s_6ns_21_2_0_U329/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U329/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U329/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U329/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U322/buff0_reg, operation Mode is: (A*(B:0x3ffed))'.
DSP Report: register mul_16s_6s_21_2_0_U322/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U322/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U322/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U322/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U299/buff0_reg, operation Mode is: (A*(B:0x3ffe6))'.
DSP Report: register mul_16s_6s_21_2_0_U299/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U299/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U299/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U299/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U316/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U316/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U316/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U316/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U316/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U341/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U341/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U341/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U341/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U341/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U358/buff0_reg, operation Mode is: (A2*(B:0xd))'.
DSP Report: register data_41_val_read_reg_260967_reg is absorbed into DSP mul_16s_5ns_21_2_0_U358/buff0_reg.
DSP Report: register mul_16s_5ns_21_2_0_U358/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U358/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U358/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U358/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U348/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U348/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U348/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U348/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U348/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U349/buff0_reg, operation Mode is: (A2*(B:0x13))'.
DSP Report: register data_15_val_read_reg_261238_reg is absorbed into DSP mul_16s_6ns_21_2_0_U349/buff0_reg.
DSP Report: register mul_16s_6ns_21_2_0_U349/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U349/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U349/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U349/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U311/buff0_reg, operation Mode is: (A2*(B:0x3ffed))'.
DSP Report: register data_10_val_int_reg_reg is absorbed into DSP mul_16s_6s_21_2_0_U311/buff0_reg.
DSP Report: register mul_16s_6s_21_2_0_U311/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U311/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U311/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U311/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U296/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U296/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U296/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U296/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U296/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U328/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U328/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U328/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U328/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U328/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U352/buff0_reg, operation Mode is: (A''*(B:0xd))'.
DSP Report: register data_7_val_int_reg_reg is absorbed into DSP mul_16s_5ns_21_2_0_U352/buff0_reg.
DSP Report: register data_7_val_read_reg_261327_reg is absorbed into DSP mul_16s_5ns_21_2_0_U352/buff0_reg.
DSP Report: register mul_16s_5ns_21_2_0_U352/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U352/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U352/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U352/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U343/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U343/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U343/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U343/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U343/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U305/buff0_reg, operation Mode is: (A2*(B:0xd))'.
DSP Report: register data_13_val_int_reg_reg is absorbed into DSP mul_16s_5ns_21_2_0_U305/buff0_reg.
DSP Report: register mul_16s_5ns_21_2_0_U305/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U305/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U305/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U305/buff0_reg.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_0[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_0[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_0[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_0[12] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_0[11] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_0[10] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_0[1] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_0[0] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_1[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_1[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_1[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_1[12] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_1[11] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_1[10] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_1[1] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_1[0] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_2[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_2[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_2[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_2[12] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_2[11] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_2[10] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_2[1] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_2[0] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_3[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_3[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_3[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_3[12] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_3[11] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_3[10] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_3[1] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_3[0] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_4[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_4[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_4[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_4[12] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_4[11] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_4[10] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_4[1] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_4[0] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_5[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_5[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_5[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_5[12] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_5[11] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_5[10] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_5[1] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_5[0] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_6[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_6[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_6[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_6[12] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_6[11] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_6[10] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_6[1] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_6[0] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_7[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_7[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_7[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_7[12] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_7[11] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_7[10] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_7[1] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_7[0] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_8[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_8[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_8[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_8[12] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_8[11] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_8[10] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_8[1] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_8[0] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_9[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_9[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_9[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_9[12] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_9[11] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_9[10] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_9[1] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_9[0] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_10[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_10[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_10[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_10[12] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_10[11] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_10[10] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_10[1] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_10[0] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_11[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_11[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_11[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_11[12] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_11[11] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_11[10] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_11[1] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_11[0] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_12[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_12[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_12[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_12[12] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7129] Port ap_rst in module myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s is either unconnected or has no load
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config18_s_fu_410/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s_fu_434/\trunc_ln42_20_reg_23258_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s_fu_434/\add_ln58_158_reg_23899_reg[9] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s_fu_244/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config21_s_fu_458/\ap_CS_fsm_reg[0] )
WARNING: [Synth 8-3332] Sequential element (trunc_ln42_6_reg_23077_reg__10) is unused and will be removed from module myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s.
WARNING: [Synth 8-3332] Sequential element (trunc_ln42_6_reg_23077_reg__11) is unused and will be removed from module myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s.
WARNING: [Synth 8-3332] Sequential element (trunc_ln42_6_reg_23077_reg__12) is unused and will be removed from module myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s.
WARNING: [Synth 8-3332] Sequential element (trunc_ln42_2_reg_23158_reg__9) is unused and will be removed from module myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s.
WARNING: [Synth 8-3332] Sequential element (trunc_ln42_2_reg_23158_reg__10) is unused and will be removed from module myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s.
WARNING: [Synth 8-3332] Sequential element (trunc_ln42_2_reg_23158_reg__11) is unused and will be removed from module myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s.
WARNING: [Synth 8-3332] Sequential element (tmp_14_reg_23163_reg__9) is unused and will be removed from module myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s.
WARNING: [Synth 8-3332] Sequential element (tmp_14_reg_23163_reg__10) is unused and will be removed from module myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s.
WARNING: [Synth 8-3332] Sequential element (tmp_14_reg_23163_reg__11) is unused and will be removed from module myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s.
WARNING: [Synth 8-3332] Sequential element (trunc_ln42_41_reg_23403_reg__9) is unused and will be removed from module myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s.
WARNING: [Synth 8-3332] Sequential element (trunc_ln42_41_reg_23403_reg__10) is unused and will be removed from module myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s.
WARNING: [Synth 8-3332] Sequential element (trunc_ln42_41_reg_23403_reg__11) is unused and will be removed from module myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s_fu_434/\add_ln58_58_reg_23599_reg[8] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:40 ; elapsed = 00:01:02 . Memory (MB): peak = 2699.191 ; gain = 1019.242 ; free physical = 74197 ; free virtual = 90106
---------------------------------------------------------------------------------
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB7 mul_16s_6ns_21_2_0_U301/buff0_reg_a : 0 0 : 308 308 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB7 mul_16s_6ns_21_2_0_U68/buff0_reg_4 : 0 0 : 308 308 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB7 mul_16s_6ns_21_2_0_U76/buff0_reg_9 : 0 0 : 308 308 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB7 mul_16s_6ns_21_2_0_U92/buff0_reg_c : 0 0 : 308 308 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB1 mul_16s_6ns_21_2_0_U134/buff0_reg_0 : 0 0 : 292 292 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB2 mul_16s_6ns_21_2_0_U84/buff0_reg_2 : 0 0 : 292 292 : Used 1 time 0
 Sort Area is myproject__GCB1 mul_16s_6s_21_2_0_U192/buff0_reg_c : 0 0 : 292 292 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB6 mul_16s_6ns_21_2_0_U119/buff0_reg_6 : 0 0 : 282 282 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB6 mul_16s_6ns_21_2_0_U144/buff0_reg_d : 0 0 : 282 282 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB4 mul_16s_6ns_21_2_0_U349/buff0_reg_0 : 0 0 : 282 282 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB6 mul_16s_6s_21_2_0_U151/buff0_reg_f : 0 0 : 282 282 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB6 mul_16s_6s_21_2_0_U311/buff0_reg_0 : 0 0 : 282 282 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB3 mul_16s_6s_21_2_0_U336/buff0_reg_d : 0 0 : 282 282 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB3 mul_16s_6s_21_2_0_U355/buff0_reg_2 : 0 0 : 282 282 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB6 mul_16s_6s_21_2_0_U63/buff0_reg_10 : 0 0 : 282 282 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB2 mul_16s_6ns_21_2_0_U310/buff0_reg_0 : 0 0 : 269 269 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB2 mul_16s_6ns_21_2_0_U353/buff0_reg_5 : 0 0 : 269 269 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB2 mul_16s_6s_21_2_0_U338/buff0_reg_4 : 0 0 : 269 269 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB5 mul_16s_6ns_21_2_0_U62/buff0_reg_2 : 0 0 : 267 267 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB5 mul_16s_6ns_21_2_0_U103/buff0_reg_0 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB8 mul_16s_6ns_21_2_0_U123/buff0_reg_5 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB3 mul_16s_6ns_21_2_0_U133/buff0_reg_5 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB3 mul_16s_6ns_21_2_0_U142/buff0_reg_2 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB3 mul_16s_6ns_21_2_0_U309/buff0_reg_7 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB3 mul_16s_6ns_21_2_0_U313/buff0_reg_10 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB3 mul_16s_6ns_21_2_0_U321/buff0_reg_9 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB3 mul_16s_6ns_21_2_0_U329/buff0_reg_f : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB3 mul_16s_6ns_21_2_0_U330/buff0_reg_6 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB3 mul_16s_6ns_21_2_0_U342/buff0_reg_a : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB8 mul_16s_6ns_21_2_0_U40/buff0_reg_2 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB4 mul_16s_6ns_21_2_0_U82/buff0_reg_2 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB5 mul_16s_6s_21_2_0_U128/buff0_reg_9 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB3 mul_16s_6s_21_2_0_U135/buff0_reg_7 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB4 mul_16s_6s_21_2_0_U148/buff0_reg_4 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB3 mul_16s_6s_21_2_0_U298/buff0_reg_c : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB3 mul_16s_6s_21_2_0_U299/buff0_reg_11 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB3 mul_16s_6s_21_2_0_U322/buff0_reg_12 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB0 mul_16s_6s_21_2_0_U334/buff0_reg_7 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB3 mul_16s_6s_21_2_0_U354/buff0_reg_0 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB5 mul_16s_6s_21_2_0_U53/buff0_reg_b : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB5 mul_16s_6s_21_2_0_U57/buff0_reg_c : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB0 mul_16s_6s_21_2_0_U71/buff0_reg_0 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB6 mul_16s_6ns_21_2_0_U101/buff0_reg_4 : 0 0 : 251 251 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB6 mul_16s_6ns_21_2_0_U45/buff0_reg_b : 0 0 : 251 251 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB7 mul_16s_6ns_21_2_0_U74/buff0_reg_e : 0 0 : 251 251 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB7 mul_16s_6ns_21_2_0_U78/buff0_reg_10 : 0 0 : 251 251 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB6 mul_16s_6ns_21_2_0_U87/buff0_reg_c : 0 0 : 251 251 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB6 mul_16s_6s_21_2_0_U110/buff0_reg_9 : 0 0 : 251 251 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB6 mul_16s_6s_21_2_0_U120/buff0_reg_e : 0 0 : 251 251 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB7 mul_16s_5ns_21_2_0_U315/buff0_reg_8 : 0 0 : 204 204 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB6 mul_16s_5ns_21_2_0_U352/buff0_reg_6 : 0 0 : 189 189 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB7 mul_16s_5ns_21_2_0_U61/buff0_reg_7 : 0 0 : 189 189 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB6 mul_16s_5ns_21_2_0_U106/buff0_reg_0 : 0 0 : 188 188 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB9 mul_16s_5ns_21_2_0_U115/buff0_reg_5 : 0 0 : 188 188 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB0 mul_16s_5ns_21_2_0_U337/buff0_reg_9 : 0 0 : 188 188 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB5 mul_16s_5ns_21_2_0_U136/buff0_reg_e : 0 0 : 173 173 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB6 mul_16s_5ns_21_2_0_U305/buff0_reg_8 : 0 0 : 173 173 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB3 mul_16s_5ns_21_2_0_U358/buff0_reg_15 : 0 0 : 173 173 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB7 mul_16s_5ns_21_2_0_U64/buff0_reg_a : 0 0 : 173 173 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB7 mul_16s_5ns_21_2_0_U85/buff0_reg_0 : 0 0 : 173 173 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB5 mul_16s_5ns_21_2_0_U93/buff0_reg_4 : 0 0 : 173 173 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB7 mul_16s_5ns_21_2_0_U99/buff0_reg_d : 0 0 : 173 173 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB5 mul_16s_5ns_21_2_0_U102/buff0_reg_d : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB0 mul_16s_5ns_21_2_0_U107/buff0_reg_2 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB8 mul_16s_5ns_21_2_0_U112/buff0_reg_8 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB8 mul_16s_5ns_21_2_0_U116/buff0_reg_6 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB5 mul_16s_5ns_21_2_0_U125/buff0_reg_a : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB8 mul_16s_5ns_21_2_0_U132/buff0_reg_0 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB3 mul_16s_5ns_21_2_0_U138/buff0_reg_0 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB0 mul_16s_5ns_21_2_0_U139/buff0_reg_4 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB0 mul_16s_5ns_21_2_0_U141/buff0_reg_5 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB8 mul_16s_5ns_21_2_0_U143/buff0_reg_b : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB8 mul_16s_5ns_21_2_0_U145/buff0_reg_9 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB8 mul_16s_5ns_21_2_0_U150/buff0_reg_c : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB3 mul_16s_5ns_21_2_0_U297/buff0_reg_b : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB0 mul_16s_5ns_21_2_0_U303/buff0_reg_2 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB3 mul_16s_5ns_21_2_0_U304/buff0_reg_8 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB0 mul_16s_5ns_21_2_0_U314/buff0_reg_6 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB3 mul_16s_5ns_21_2_0_U316/buff0_reg_13 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB0 mul_16s_5ns_21_2_0_U317/buff0_reg_b : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB3 mul_16s_5ns_21_2_0_U323/buff0_reg_e : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB0 mul_16s_5ns_21_2_0_U324/buff0_reg_0 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB3 mul_16s_5ns_21_2_0_U333/buff0_reg_4 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB3 mul_16s_5ns_21_2_0_U341/buff0_reg_14 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB0 mul_16s_5ns_21_2_0_U346/buff0_reg_4 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB3 mul_16s_5ns_21_2_0_U348/buff0_reg_17 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB0 mul_16s_5ns_21_2_0_U351/buff0_reg_3 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB0 mul_16s_5ns_21_2_0_U356/buff0_reg_5 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB2 mul_16s_5ns_21_2_0_U44/buff0_reg_0 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB5 mul_16s_5ns_21_2_0_U48/buff0_reg_8 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB5 mul_16s_5ns_21_2_0_U49/buff0_reg_10 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB2 mul_16s_5ns_21_2_0_U58/buff0_reg_4 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB8 mul_16s_5ns_21_2_0_U59/buff0_reg_4 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB5 mul_16s_5ns_21_2_0_U72/buff0_reg_6 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB8 mul_16s_5ns_21_2_0_U77/buff0_reg_a : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB3 mul_16s_5ns_21_2_0_U80/buff0_reg_6 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB3 mul_16s_5ns_21_2_0_U81/buff0_reg_4 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB5 mul_16s_5ns_21_2_0_U86/buff0_reg_f : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB8 mul_16s_5ns_21_2_0_U96/buff0_reg_7 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB4 mul_16s_5ns_21_2_0_U109/buff0_reg_5 : 0 0 : 157 157 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB4 mul_16s_5ns_21_2_0_U111/buff0_reg_7 : 0 0 : 157 157 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB6 mul_16s_5ns_21_2_0_U117/buff0_reg_a : 0 0 : 157 157 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB9 mul_16s_5ns_21_2_0_U131/buff0_reg_4 : 0 0 : 157 157 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB4 mul_16s_5ns_21_2_0_U137/buff0_reg_6 : 0 0 : 157 157 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB7 mul_16s_5ns_21_2_0_U146/buff0_reg_2 : 0 0 : 157 157 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB7 mul_16s_5ns_21_2_0_U152/buff0_reg_6 : 0 0 : 157 157 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB6 mul_16s_5ns_21_2_0_U296/buff0_reg_2 : 0 0 : 157 157 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB5 mul_16s_5ns_21_2_0_U306/buff0_reg_7 : 0 0 : 157 157 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB6 mul_16s_5ns_21_2_0_U328/buff0_reg_4 : 0 0 : 157 157 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB6 mul_16s_5ns_21_2_0_U343/buff0_reg_5 : 0 0 : 157 157 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB2 mul_16s_5ns_21_2_0_U347/buff0_reg_2 : 0 0 : 157 157 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB6 mul_16s_5ns_21_2_0_U46/buff0_reg_2 : 0 0 : 157 157 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB6 mul_16s_5ns_21_2_0_U75/buff0_reg_8 : 0 0 : 157 157 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB1 mul_16s_5ns_21_2_0_U83/buff0_reg_2 : 0 0 : 157 157 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB7 mul_16s_5ns_21_2_0_U89/buff0_reg_b : 0 0 : 157 157 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB6 mul_16s_5ns_21_2_0_U91/buff0_reg_12 : 0 0 : 157 157 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB6 mul_16s_5ns_21_2_0_U95/buff0_reg_11 : 0 0 : 157 157 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB4 mul_16s_5ns_21_2_0_U97/buff0_reg_0 : 0 0 : 157 157 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+--------------------------------------------------------------------------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                                                     | DSP Mapping       | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------------------------------------------------------------------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|myproject_mul_16s_6ns_21_2_0                                                    | (A*(B:0x1a))'     | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                    | (A*(B:0xd))'      | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                    | (A*(B:0xb))'      | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject                                                                       | (A2*(B:0xb))'     | 16     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                    | (A*(B:0xb))'      | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject                                                                       | (A''*(B:0xb))'    | 16     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|myproject                                                                       | (A2*(B:0x1a))'    | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                     | (A*(B:0x3ffe7))'  | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                     | (A*(B:0x3ffe3))'  | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                    | (A*(B:0xb))'      | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                    | (A*(B:0xd))'      | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                    | (A*(B:0xd))'      | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                    | (A*(B:0xb))'      | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                    | (A*(B:0x1a))'     | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                    | (A*(B:0xd))'      | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                    | (A*(B:0xb))'      | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                    | (A*(B:0x13))'     | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                    | (A*(B:0xb))'      | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                    | (A*(B:0xd))'      | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                    | (A*(B:0x13))'     | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                     | (A*(B:0x3ffe6))'  | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                    | (A*(B:0xd))'      | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                    | (A*(B:0x17))'     | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                     | (A*(B:0x3ffe9))'  | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                    | (A*(B:0xb))'      | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                    | (A*(B:0xb))'      | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                    | (A*(B:0xb))'      | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB5  | (A2*(B:0xd))'     | 16     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB5  | (A2*(B:0x15))'    | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                    | (A*(B:0x13))'     | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                    | (A*(B:0xb))'      | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                    | (A*(B:0xd))'      | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                     | (A*(B:0x3ffed))'  | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                    | (A*(B:0xd))'      | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                     | (A*(B:0x3ffe9))'  | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                     | (A*(B:0x3ffed))'  | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB5  | (A2*(B:0xb))'     | 16     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                    | (A*(B:0xd))'      | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                    | (A*(B:0xb))'      | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                    | (A*(B:0xd))'      | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                    | (A*(B:0xd))'      | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB6  | (A2*(B:0xb))'     | 16     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB6  | (A2*(B:0x17))'    | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                    | (A*(B:0x15))'     | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                    | (A*(B:0xd))'      | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                     | (A*(B:0x3ffed))'  | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                    | (A*(B:0xb))'      | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                    | (A*(B:0x19))'     | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                    | (A*(B:0x13))'     | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB6  | (A2*(B:0x1a))'    | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                     | (A*(B:0x3ffed))'  | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB6  | (A2*(B:0x3ffe9))' | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB6  | (A2*(B:0x3ffea))' | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                    | (A*(B:0xb))'      | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                    | (A*(B:0xd))'      | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB7  | (A2*(B:0xd))'     | 16     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                    | (A*(B:0xd))'      | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                    | (A*(B:0xd))'      | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB7  | (A2*(B:0x19))'    | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB7  | (A''*(B:0xd))'    | 16     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB7  | (A2*(B:0x13))'    | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB7  | (A2*(B:0xd))'     | 16     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                    | (A*(B:0xd))'      | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB7  | (A2*(B:0x13))'    | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB7  | (A2*(B:0xb))'     | 16     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                    | (A*(B:0x17))'     | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                    | (A*(B:0x15))'     | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                    | (A*(B:0x13))'     | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                    | (A*(B:0xb))'      | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                    | (A*(B:0xb))'      | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                    | (A*(B:0xb))'      | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                    | (A*(B:0x15))'     | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                    | (A*(B:0xb))'      | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                    | (A*(B:0xb))'      | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                    | (A*(B:0xb))'      | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                    | (A*(B:0xd))'      | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                    | (A*(B:0xb))'      | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                    | (A*(B:0xd))'      | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                    | (A*(B:0xb))'      | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                    | (A*(B:0xd))'      | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                    | (A*(B:0xb))'      | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                    | (A*(B:0xb))'      | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                    | (A*(B:0xb))'      | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                    | (A*(B:0xb))'      | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                     | (A*(B:0x3ffeb))'  | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB0 | (A2*(B:0xb))'     | 16     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                    | (A*(B:0xb))'      | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                    | (A*(B:0x16))'     | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                    | (A*(B:0xd))'      | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                     | (A*(B:0x3ffea))'  | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                    | (A*(B:0x1d))'     | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                     | (A*(B:0x3ffed))'  | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB3 | (A2*(B:0x3ffe9))' | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                    | (A*(B:0xb))'      | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                    | (A*(B:0x1b))'     | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                    | (A*(B:0x15))'     | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                    | (A*(B:0xb))'      | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                    | (A*(B:0x19))'     | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                    | (A*(B:0xb))'      | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                    | (A*(B:0x1a))'     | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB3 | (A2*(B:0x3ffe9))' | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                     | (A*(B:0x3ffe7))'  | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                    | (A*(B:0xd))'      | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                    | (A*(B:0x17))'     | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                    | (A*(B:0x16))'     | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                     | (A*(B:0x3ffed))'  | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                     | (A*(B:0x3ffe6))'  | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                    | (A*(B:0xb))'      | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                    | (A*(B:0xb))'      | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB3 | (A2*(B:0xd))'     | 16     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                    | (A*(B:0xb))'      | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB4 | (A2*(B:0x13))'    | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB6 | (A2*(B:0x3ffed))' | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                    | (A*(B:0xd))'      | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                    | (A*(B:0xb))'      | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB6 | (A''*(B:0xd))'    | 16     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                    | (A*(B:0xd))'      | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB6 | (A2*(B:0xd))'     | 16     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 0    | 
+--------------------------------------------------------------------------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:48 ; elapsed = 00:01:11 . Memory (MB): peak = 2699.191 ; gain = 1019.242 ; free physical = 72138 ; free virtual = 88207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:53 ; elapsed = 00:01:15 . Memory (MB): peak = 2707.195 ; gain = 1027.246 ; free physical = 70886 ; free virtual = 87021
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:05 ; elapsed = 00:01:28 . Memory (MB): peak = 2797.734 ; gain = 1117.785 ; free physical = 75915 ; free virtual = 92191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:05 ; elapsed = 00:01:28 . Memory (MB): peak = 2797.734 ; gain = 1117.785 ; free physical = 75842 ; free virtual = 92117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:11 ; elapsed = 00:01:34 . Memory (MB): peak = 2797.734 ; gain = 1117.785 ; free physical = 75568 ; free virtual = 91872
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:11 ; elapsed = 00:01:34 . Memory (MB): peak = 2797.734 ; gain = 1117.785 ; free physical = 75568 ; free virtual = 91873
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:12 ; elapsed = 00:01:35 . Memory (MB): peak = 2797.734 ; gain = 1117.785 ; free physical = 75563 ; free virtual = 91868
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:12 ; elapsed = 00:01:35 . Memory (MB): peak = 2797.734 ; gain = 1117.785 ; free physical = 75550 ; free virtual = 91855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                                                    | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|myproject   | grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_238/data_0_val_read_reg_635_reg[15] | 3      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|myproject   | grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_238/data_1_val_read_reg_625_reg[15] | 5      | 16    | NO           | NO                 | YES               | 16     | 0       | 
+------------+-------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+--------------------------------------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                                                     | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------------------------------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|myproject_mul_16s_5ns_21_2_0                                                    | ((A''*B)')' | 10     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0                                                    | ((A''*B)')' | 10     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0                                                    | ((A''*B)')' | 10     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0                                                    | ((A''*B)')' | 10     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB6 | ((A''*B)')' | 10     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0                                                    | ((A''*B)')' | 10     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0                                                    | ((A''*B)')' | 10     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject                                                                       | ((A''*B)')' | 10     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0                                                    | ((A''*B)')' | 10     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0                                                    | ((A''*B)')' | 10     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0                                                    | ((A'*B)')'  | 10     | 4      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0                                                    | ((A''*B)')' | 10     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0                                                    | ((A''*B)')' | 10     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0                                                    | ((A''*B)')' | 10     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB0 | ((A''*B)')' | 10     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0                                                    | ((A''*B)')' | 10     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0                                                    | ((A''*B)')' | 10     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0                                                    | ((A''*B)')' | 10     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0                                                    | ((A''*B)')' | 10     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0                                                    | ((A''*B)')' | 10     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0                                                    | ((A''*B)')' | 10     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB6 | ((A''*B)')' | 10     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0                                                    | ((A''*B)')' | 10     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB3 | ((A''*B)')' | 10     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject                                                                       | ((A''*B)')' | 10     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0                                                    | ((A''*B)')' | 10     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0                                                    | ((A''*B)')' | 10     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0                                                    | ((A''*B)')' | 10     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0                                                    | ((A''*B)')' | 10     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0                                                    | ((A''*B)')' | 10     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0                                                    | ((A''*B)')' | 10     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0                                                    | ((A''*B)')' | 10     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB4 | ((A''*B)')' | 10     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0                                                    | ((A''*B)')' | 10     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0                                                     | ((A''*B)')' | 10     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0                                                     | ((A''*B)')' | 10     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB6 | ((A''*B)')' | 10     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0                                                     | ((A''*B)')' | 10     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0                                                     | ((A''*B)')' | 10     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB3 | ((A''*B)')' | 10     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0                                                     | ((A''*B)')' | 10     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0                                                     | ((A''*B)')' | 10     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB3 | ((A''*B)')' | 10     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0                                                     | ((A''*B)')' | 30     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0                                                    | ((A'*B)')'  | 30     | 4      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB6  | ((A''*B)')' | 30     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0                                                    | ((A'*B)')'  | 30     | 4      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0                                                    | ((A'*B)')'  | 30     | 4      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0                                                    | ((A''*B)')' | 30     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0                                                    | ((A'*B)')'  | 30     | 4      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject                                                                       | ((A''*B)')' | 30     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0                                                    | ((A''*B)')' | 30     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0                                                    | ((A''*B)')' | 30     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0                                                    | ((A'*B)')'  | 30     | 4      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0                                                    | ((A''*B)')' | 30     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0                                                    | ((A''*B)')' | 30     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB5  | ((A''*B)')' | 30     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0                                                    | ((A'*B)')'  | 30     | 4      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0                                                    | ((A'*B)')'  | 30     | 4      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0                                                    | ((A'*B)')'  | 30     | 4      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0                                                    | ((A'*B)')'  | 30     | 4      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0                                                    | ((A''*B)')' | 30     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0                                                    | ((A''*B)')' | 30     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0                                                    | ((A''*B)')' | 30     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0                                                    | ((A''*B)')' | 30     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0                                                    | ((A''*B)')' | 30     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0                                                    | ((A'*B)')'  | 30     | 4      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0                                                    | ((A'*B)')'  | 30     | 4      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0                                                    | ((A'*B)')'  | 30     | 4      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0                                                    | ((A'*B)')'  | 30     | 4      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0                                                    | ((A'*B)')'  | 30     | 4      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0                                                    | ((A''*B)')' | 30     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB7  | ((A''*B)')' | 30     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB7  | ((A''*B)')' | 30     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0                                                    | ((A'*B)')'  | 30     | 4      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0                                                    | ((A''*B)')' | 30     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0                                                    | ((A'*B)')'  | 30     | 4      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0                                                    | ((A'*B)')'  | 30     | 4      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0                                                    | ((A'*B)')'  | 30     | 4      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0                                                    | ((A'*B)')'  | 30     | 4      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB7  | ((A''*B)')' | 30     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0                                                    | ((A''*B)')' | 30     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0                                                    | ((A'*B)')'  | 30     | 4      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0                                                    | ((A'*B)')'  | 30     | 4      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB5  | ((A''*B)')' | 30     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0                                                    | ((A'*B)')'  | 30     | 4      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0                                                    | ((A'*B)')'  | 30     | 4      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0                                                    | ((A'*B)')'  | 30     | 4      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB7  | ((A''*B)')' | 30     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0                                                    | ((A'*B)')'  | 30     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0                                                    | ((A'*B)')'  | 30     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB6  | ((A''*B)')' | 30     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0                                                    | ((A'*B)')'  | 30     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0                                                    | ((A'*B)')'  | 30     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0                                                    | ((A'*B)')'  | 30     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0                                                    | ((A'*B)')'  | 30     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB6  | ((A''*B)')' | 30     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0                                                    | ((A''*B)')' | 30     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0                                                    | ((A'*B)')'  | 30     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB5  | ((A''*B)')' | 30     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB7  | ((A'*B)')'  | 30     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0                                                    | ((A'*B)')'  | 30     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB7  | ((A''*B)')' | 30     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0                                                    | ((A''*B)')' | 30     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0                                                    | ((A'*B)')'  | 30     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0                                                    | ((A'*B)')'  | 30     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0                                                    | ((A'*B)')'  | 30     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB7  | ((A''*B)')' | 30     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0                                                     | ((A''*B)')' | 30     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0                                                     | ((A''*B)')' | 30     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0                                                     | ((A'*B)')'  | 30     | 18     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0                                                     | ((A'*B)')'  | 30     | 18     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0                                                     | ((A'*B)')'  | 30     | 18     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB6  | ((A''*B)')' | 30     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0                                                     | ((A''*B)')' | 30     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0                                                     | ((A'*B)')'  | 30     | 18     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB6  | ((A''*B)')' | 30     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0                                                     | ((A'*B)')'  | 30     | 18     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
+--------------------------------------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY4  | 13034|
|3     |DSP48E1 |   118|
|4     |LUT1    |  5787|
|5     |LUT2    | 23926|
|6     |LUT3    | 14190|
|7     |LUT4    | 15166|
|8     |LUT5    |   777|
|9     |LUT6    |   956|
|10    |SRL16E  |    32|
|11    |FDRE    | 50660|
|12    |IBUF    |   600|
|13    |OBUF    |    12|
+------+--------+------+

Report Instance Areas: 
+------+------------------------------------------------------------------------------+---------------------------------------------------------------------------+-------+
|      |Instance                                                                      |Module                                                                     |Cells  |
+------+------------------------------------------------------------------------------+---------------------------------------------------------------------------+-------+
|1     |top                                                                           |                                                                           | 125259|
|2     |  grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s_fu_356 |myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s |  43023|
|3     |    mul_16s_5ns_21_2_0_U296                                                   |myproject_mul_16s_5ns_21_2_0_135                                           |     21|
|4     |    mul_16s_5ns_21_2_0_U297                                                   |myproject_mul_16s_5ns_21_2_0_136                                           |     34|
|5     |    mul_16s_5ns_21_2_0_U303                                                   |myproject_mul_16s_5ns_21_2_0_137                                           |     35|
|6     |    mul_16s_5ns_21_2_0_U304                                                   |myproject_mul_16s_5ns_21_2_0_138                                           |     35|
|7     |    mul_16s_5ns_21_2_0_U305                                                   |myproject_mul_16s_5ns_21_2_0_139                                           |     35|
|8     |    mul_16s_5ns_21_2_0_U306                                                   |myproject_mul_16s_5ns_21_2_0_140                                           |     69|
|9     |    mul_16s_5ns_21_2_0_U314                                                   |myproject_mul_16s_5ns_21_2_0_141                                           |     35|
|10    |    mul_16s_5ns_21_2_0_U315                                                   |myproject_mul_16s_5ns_21_2_0_142                                           |     35|
|11    |    mul_16s_5ns_21_2_0_U316                                                   |myproject_mul_16s_5ns_21_2_0_143                                           |     35|
|12    |    mul_16s_5ns_21_2_0_U317                                                   |myproject_mul_16s_5ns_21_2_0_144                                           |     35|
|13    |    mul_16s_5ns_21_2_0_U323                                                   |myproject_mul_16s_5ns_21_2_0_145                                           |     35|
|14    |    mul_16s_5ns_21_2_0_U324                                                   |myproject_mul_16s_5ns_21_2_0_146                                           |     35|
|15    |    mul_16s_5ns_21_2_0_U328                                                   |myproject_mul_16s_5ns_21_2_0_147                                           |     35|
|16    |    mul_16s_5ns_21_2_0_U333                                                   |myproject_mul_16s_5ns_21_2_0_148                                           |     35|
|17    |    mul_16s_5ns_21_2_0_U337                                                   |myproject_mul_16s_5ns_21_2_0_149                                           |     35|
|18    |    mul_16s_5ns_21_2_0_U341                                                   |myproject_mul_16s_5ns_21_2_0_150                                           |     35|
|19    |    mul_16s_5ns_21_2_0_U343                                                   |myproject_mul_16s_5ns_21_2_0_151                                           |      3|
|20    |    mul_16s_5ns_21_2_0_U346                                                   |myproject_mul_16s_5ns_21_2_0_152                                           |     35|
|21    |    mul_16s_5ns_21_2_0_U347                                                   |myproject_mul_16s_5ns_21_2_0_153                                           |     39|
|22    |    mul_16s_5ns_21_2_0_U348                                                   |myproject_mul_16s_5ns_21_2_0_154                                           |     35|
|23    |    mul_16s_5ns_21_2_0_U351                                                   |myproject_mul_16s_5ns_21_2_0_155                                           |     21|
|24    |    mul_16s_5ns_21_2_0_U352                                                   |myproject_mul_16s_5ns_21_2_0_156                                           |     67|
|25    |    mul_16s_5ns_21_2_0_U356                                                   |myproject_mul_16s_5ns_21_2_0_157                                           |     42|
|26    |    mul_16s_5ns_21_2_0_U358                                                   |myproject_mul_16s_5ns_21_2_0_158                                           |     35|
|27    |    mul_16s_5s_21_2_0_U295                                                    |myproject_mul_16s_5s_21_2_0_159                                            |     30|
|28    |    mul_16s_5s_21_2_0_U300                                                    |myproject_mul_16s_5s_21_2_0_160                                            |     52|
|29    |    mul_16s_5s_21_2_0_U302                                                    |myproject_mul_16s_5s_21_2_0_161                                            |     34|
|30    |    mul_16s_5s_21_2_0_U307                                                    |myproject_mul_16s_5s_21_2_0_162                                            |     30|
|31    |    mul_16s_5s_21_2_0_U308                                                    |myproject_mul_16s_5s_21_2_0_163                                            |     52|
|32    |    mul_16s_5s_21_2_0_U312                                                    |myproject_mul_16s_5s_21_2_0_164                                            |     56|
|33    |    mul_16s_5s_21_2_0_U318                                                    |myproject_mul_16s_5s_21_2_0_165                                            |     52|
|34    |    mul_16s_5s_21_2_0_U319                                                    |myproject_mul_16s_5s_21_2_0_166                                            |     52|
|35    |    mul_16s_5s_21_2_0_U320                                                    |myproject_mul_16s_5s_21_2_0_167                                            |     56|
|36    |    mul_16s_5s_21_2_0_U325                                                    |myproject_mul_16s_5s_21_2_0_168                                            |     30|
|37    |    mul_16s_5s_21_2_0_U326                                                    |myproject_mul_16s_5s_21_2_0_169                                            |     56|
|38    |    mul_16s_5s_21_2_0_U327                                                    |myproject_mul_16s_5s_21_2_0_170                                            |     56|
|39    |    mul_16s_5s_21_2_0_U331                                                    |myproject_mul_16s_5s_21_2_0_171                                            |     30|
|40    |    mul_16s_5s_21_2_0_U332                                                    |myproject_mul_16s_5s_21_2_0_172                                            |     56|
|41    |    mul_16s_5s_21_2_0_U335                                                    |myproject_mul_16s_5s_21_2_0_173                                            |     34|
|42    |    mul_16s_5s_21_2_0_U339                                                    |myproject_mul_16s_5s_21_2_0_174                                            |     52|
|43    |    mul_16s_5s_21_2_0_U340                                                    |myproject_mul_16s_5s_21_2_0_175                                            |     52|
|44    |    mul_16s_5s_21_2_0_U344                                                    |myproject_mul_16s_5s_21_2_0_176                                            |     52|
|45    |    mul_16s_5s_21_2_0_U345                                                    |myproject_mul_16s_5s_21_2_0_177                                            |     56|
|46    |    mul_16s_5s_21_2_0_U350                                                    |myproject_mul_16s_5s_21_2_0_178                                            |     56|
|47    |    mul_16s_5s_21_2_0_U357                                                    |myproject_mul_16s_5s_21_2_0_179                                            |     56|
|48    |    mul_16s_6ns_21_2_0_U301                                                   |myproject_mul_16s_6ns_21_2_0_180                                           |     22|
|49    |    mul_16s_6ns_21_2_0_U309                                                   |myproject_mul_16s_6ns_21_2_0_181                                           |      1|
|50    |    mul_16s_6ns_21_2_0_U310                                                   |myproject_mul_16s_6ns_21_2_0_182                                           |     69|
|51    |    mul_16s_6ns_21_2_0_U313                                                   |myproject_mul_16s_6ns_21_2_0_183                                           |     22|
|52    |    mul_16s_6ns_21_2_0_U321                                                   |myproject_mul_16s_6ns_21_2_0_184                                           |     35|
|53    |    mul_16s_6ns_21_2_0_U329                                                   |myproject_mul_16s_6ns_21_2_0_185                                           |     35|
|54    |    mul_16s_6ns_21_2_0_U330                                                   |myproject_mul_16s_6ns_21_2_0_186                                           |     21|
|55    |    mul_16s_6ns_21_2_0_U342                                                   |myproject_mul_16s_6ns_21_2_0_187                                           |      2|
|56    |    mul_16s_6ns_21_2_0_U349                                                   |myproject_mul_16s_6ns_21_2_0_188                                           |     35|
|57    |    mul_16s_6ns_21_2_0_U353                                                   |myproject_mul_16s_6ns_21_2_0_189                                           |     31|
|58    |    mul_16s_6s_21_2_0_U298                                                    |myproject_mul_16s_6s_21_2_0_190                                            |     35|
|59    |    mul_16s_6s_21_2_0_U299                                                    |myproject_mul_16s_6s_21_2_0_191                                            |     35|
|60    |    mul_16s_6s_21_2_0_U311                                                    |myproject_mul_16s_6s_21_2_0_192                                            |     21|
|61    |    mul_16s_6s_21_2_0_U322                                                    |myproject_mul_16s_6s_21_2_0_193                                            |     21|
|62    |    mul_16s_6s_21_2_0_U334                                                    |myproject_mul_16s_6s_21_2_0_194                                            |     35|
|63    |    mul_16s_6s_21_2_0_U336                                                    |myproject_mul_16s_6s_21_2_0_195                                            |     35|
|64    |    mul_16s_6s_21_2_0_U338                                                    |myproject_mul_16s_6s_21_2_0_196                                            |     21|
|65    |    mul_16s_6s_21_2_0_U354                                                    |myproject_mul_16s_6s_21_2_0_197                                            |     22|
|66    |    mul_16s_6s_21_2_0_U355                                                    |myproject_mul_16s_6s_21_2_0_198                                            |     35|
|67    |  grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_238 |myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s |    714|
|68    |    mul_16s_6s_21_2_0_U192                                                    |myproject_mul_16s_6s_21_2_0_199                                            |     11|
|69    |  grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_193  |myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s  |  67435|
|70    |    mul_16s_5ns_21_2_0_U102                                                   |myproject_mul_16s_5ns_21_2_0                                               |     72|
|71    |    mul_16s_5ns_21_2_0_U106                                                   |myproject_mul_16s_5ns_21_2_0_26                                            |     41|
|72    |    mul_16s_5ns_21_2_0_U107                                                   |myproject_mul_16s_5ns_21_2_0_27                                            |     41|
|73    |    mul_16s_5ns_21_2_0_U109                                                   |myproject_mul_16s_5ns_21_2_0_28                                            |     37|
|74    |    mul_16s_5ns_21_2_0_U111                                                   |myproject_mul_16s_5ns_21_2_0_29                                            |     51|
|75    |    mul_16s_5ns_21_2_0_U112                                                   |myproject_mul_16s_5ns_21_2_0_30                                            |     55|
|76    |    mul_16s_5ns_21_2_0_U115                                                   |myproject_mul_16s_5ns_21_2_0_31                                            |     41|
|77    |    mul_16s_5ns_21_2_0_U116                                                   |myproject_mul_16s_5ns_21_2_0_32                                            |     38|
|78    |    mul_16s_5ns_21_2_0_U117                                                   |myproject_mul_16s_5ns_21_2_0_33                                            |     51|
|79    |    mul_16s_5ns_21_2_0_U125                                                   |myproject_mul_16s_5ns_21_2_0_34                                            |     23|
|80    |    mul_16s_5ns_21_2_0_U131                                                   |myproject_mul_16s_5ns_21_2_0_35                                            |     51|
|81    |    mul_16s_5ns_21_2_0_U132                                                   |myproject_mul_16s_5ns_21_2_0_36                                            |     21|
|82    |    mul_16s_5ns_21_2_0_U136                                                   |myproject_mul_16s_5ns_21_2_0_37                                            |     21|
|83    |    mul_16s_5ns_21_2_0_U137                                                   |myproject_mul_16s_5ns_21_2_0_38                                            |     51|
|84    |    mul_16s_5ns_21_2_0_U138                                                   |myproject_mul_16s_5ns_21_2_0_39                                            |     22|
|85    |    mul_16s_5ns_21_2_0_U139                                                   |myproject_mul_16s_5ns_21_2_0_40                                            |     22|
|86    |    mul_16s_5ns_21_2_0_U141                                                   |myproject_mul_16s_5ns_21_2_0_41                                            |     54|
|87    |    mul_16s_5ns_21_2_0_U143                                                   |myproject_mul_16s_5ns_21_2_0_42                                            |     37|
|88    |    mul_16s_5ns_21_2_0_U145                                                   |myproject_mul_16s_5ns_21_2_0_43                                            |     51|
|89    |    mul_16s_5ns_21_2_0_U146                                                   |myproject_mul_16s_5ns_21_2_0_44                                            |     21|
|90    |    mul_16s_5ns_21_2_0_U150                                                   |myproject_mul_16s_5ns_21_2_0_45                                            |     37|
|91    |    mul_16s_5ns_21_2_0_U152                                                   |myproject_mul_16s_5ns_21_2_0_46                                            |     21|
|92    |    mul_16s_5ns_21_2_0_U44                                                    |myproject_mul_16s_5ns_21_2_0_47                                            |     51|
|93    |    mul_16s_5ns_21_2_0_U46                                                    |myproject_mul_16s_5ns_21_2_0_48                                            |     22|
|94    |    mul_16s_5ns_21_2_0_U48                                                    |myproject_mul_16s_5ns_21_2_0_49                                            |     21|
|95    |    mul_16s_5ns_21_2_0_U49                                                    |myproject_mul_16s_5ns_21_2_0_50                                            |     51|
|96    |    mul_16s_5ns_21_2_0_U58                                                    |myproject_mul_16s_5ns_21_2_0_51                                            |     21|
|97    |    mul_16s_5ns_21_2_0_U59                                                    |myproject_mul_16s_5ns_21_2_0_52                                            |     57|
|98    |    mul_16s_5ns_21_2_0_U61                                                    |myproject_mul_16s_5ns_21_2_0_53                                            |     42|
|99    |    mul_16s_5ns_21_2_0_U64                                                    |myproject_mul_16s_5ns_21_2_0_54                                            |     35|
|100   |    mul_16s_5ns_21_2_0_U72                                                    |myproject_mul_16s_5ns_21_2_0_55                                            |     71|
|101   |    mul_16s_5ns_21_2_0_U75                                                    |myproject_mul_16s_5ns_21_2_0_56                                            |     38|
|102   |    mul_16s_5ns_21_2_0_U77                                                    |myproject_mul_16s_5ns_21_2_0_57                                            |     37|
|103   |    mul_16s_5ns_21_2_0_U80                                                    |myproject_mul_16s_5ns_21_2_0_58                                            |     37|
|104   |    mul_16s_5ns_21_2_0_U81                                                    |myproject_mul_16s_5ns_21_2_0_59                                            |     51|
|105   |    mul_16s_5ns_21_2_0_U83                                                    |myproject_mul_16s_5ns_21_2_0_60                                            |     55|
|106   |    mul_16s_5ns_21_2_0_U85                                                    |myproject_mul_16s_5ns_21_2_0_61                                            |     35|
|107   |    mul_16s_5ns_21_2_0_U86                                                    |myproject_mul_16s_5ns_21_2_0_62                                            |     38|
|108   |    mul_16s_5ns_21_2_0_U89                                                    |myproject_mul_16s_5ns_21_2_0_63                                            |     35|
|109   |    mul_16s_5ns_21_2_0_U91                                                    |myproject_mul_16s_5ns_21_2_0_64                                            |     21|
|110   |    mul_16s_5ns_21_2_0_U93                                                    |myproject_mul_16s_5ns_21_2_0_65                                            |     57|
|111   |    mul_16s_5ns_21_2_0_U95                                                    |myproject_mul_16s_5ns_21_2_0_66                                            |     42|
|112   |    mul_16s_5ns_21_2_0_U96                                                    |myproject_mul_16s_5ns_21_2_0_67                                            |     51|
|113   |    mul_16s_5ns_21_2_0_U97                                                    |myproject_mul_16s_5ns_21_2_0_68                                            |     89|
|114   |    mul_16s_5ns_21_2_0_U99                                                    |myproject_mul_16s_5ns_21_2_0_69                                            |     21|
|115   |    mul_16s_5s_21_2_0_U100                                                    |myproject_mul_16s_5s_21_2_0                                                |     49|
|116   |    mul_16s_5s_21_2_0_U104                                                    |myproject_mul_16s_5s_21_2_0_70                                             |     72|
|117   |    mul_16s_5s_21_2_0_U105                                                    |myproject_mul_16s_5s_21_2_0_71                                             |     73|
|118   |    mul_16s_5s_21_2_0_U108                                                    |myproject_mul_16s_5s_21_2_0_72                                             |     49|
|119   |    mul_16s_5s_21_2_0_U113                                                    |myproject_mul_16s_5s_21_2_0_73                                             |     49|
|120   |    mul_16s_5s_21_2_0_U114                                                    |myproject_mul_16s_5s_21_2_0_74                                             |     53|
|121   |    mul_16s_5s_21_2_0_U118                                                    |myproject_mul_16s_5s_21_2_0_75                                             |     53|
|122   |    mul_16s_5s_21_2_0_U121                                                    |myproject_mul_16s_5s_21_2_0_76                                             |     54|
|123   |    mul_16s_5s_21_2_0_U122                                                    |myproject_mul_16s_5s_21_2_0_77                                             |     53|
|124   |    mul_16s_5s_21_2_0_U124                                                    |myproject_mul_16s_5s_21_2_0_78                                             |     49|
|125   |    mul_16s_5s_21_2_0_U126                                                    |myproject_mul_16s_5s_21_2_0_79                                             |     73|
|126   |    mul_16s_5s_21_2_0_U127                                                    |myproject_mul_16s_5s_21_2_0_80                                             |     73|
|127   |    mul_16s_5s_21_2_0_U129                                                    |myproject_mul_16s_5s_21_2_0_81                                             |     53|
|128   |    mul_16s_5s_21_2_0_U130                                                    |myproject_mul_16s_5s_21_2_0_82                                             |     73|
|129   |    mul_16s_5s_21_2_0_U140                                                    |myproject_mul_16s_5s_21_2_0_83                                             |     73|
|130   |    mul_16s_5s_21_2_0_U147                                                    |myproject_mul_16s_5s_21_2_0_84                                             |     49|
|131   |    mul_16s_5s_21_2_0_U149                                                    |myproject_mul_16s_5s_21_2_0_85                                             |     49|
|132   |    mul_16s_5s_21_2_0_U41                                                     |myproject_mul_16s_5s_21_2_0_86                                             |     73|
|133   |    mul_16s_5s_21_2_0_U42                                                     |myproject_mul_16s_5s_21_2_0_87                                             |     73|
|134   |    mul_16s_5s_21_2_0_U43                                                     |myproject_mul_16s_5s_21_2_0_88                                             |     72|
|135   |    mul_16s_5s_21_2_0_U47                                                     |myproject_mul_16s_5s_21_2_0_89                                             |     49|
|136   |    mul_16s_5s_21_2_0_U50                                                     |myproject_mul_16s_5s_21_2_0_90                                             |     49|
|137   |    mul_16s_5s_21_2_0_U51                                                     |myproject_mul_16s_5s_21_2_0_91                                             |     73|
|138   |    mul_16s_5s_21_2_0_U52                                                     |myproject_mul_16s_5s_21_2_0_92                                             |     54|
|139   |    mul_16s_5s_21_2_0_U54                                                     |myproject_mul_16s_5s_21_2_0_93                                             |     72|
|140   |    mul_16s_5s_21_2_0_U55                                                     |myproject_mul_16s_5s_21_2_0_94                                             |     53|
|141   |    mul_16s_5s_21_2_0_U56                                                     |myproject_mul_16s_5s_21_2_0_95                                             |     72|
|142   |    mul_16s_5s_21_2_0_U60                                                     |myproject_mul_16s_5s_21_2_0_96                                             |     72|
|143   |    mul_16s_5s_21_2_0_U65                                                     |myproject_mul_16s_5s_21_2_0_97                                             |     73|
|144   |    mul_16s_5s_21_2_0_U66                                                     |myproject_mul_16s_5s_21_2_0_98                                             |     72|
|145   |    mul_16s_5s_21_2_0_U67                                                     |myproject_mul_16s_5s_21_2_0_99                                             |     72|
|146   |    mul_16s_5s_21_2_0_U69                                                     |myproject_mul_16s_5s_21_2_0_100                                            |     57|
|147   |    mul_16s_5s_21_2_0_U70                                                     |myproject_mul_16s_5s_21_2_0_101                                            |     49|
|148   |    mul_16s_5s_21_2_0_U73                                                     |myproject_mul_16s_5s_21_2_0_102                                            |     49|
|149   |    mul_16s_5s_21_2_0_U79                                                     |myproject_mul_16s_5s_21_2_0_103                                            |     49|
|150   |    mul_16s_5s_21_2_0_U88                                                     |myproject_mul_16s_5s_21_2_0_104                                            |     48|
|151   |    mul_16s_5s_21_2_0_U90                                                     |myproject_mul_16s_5s_21_2_0_105                                            |     49|
|152   |    mul_16s_5s_21_2_0_U94                                                     |myproject_mul_16s_5s_21_2_0_106                                            |     53|
|153   |    mul_16s_5s_21_2_0_U98                                                     |myproject_mul_16s_5s_21_2_0_107                                            |     72|
|154   |    mul_16s_6ns_21_2_0_U101                                                   |myproject_mul_16s_6ns_21_2_0                                               |     21|
|155   |    mul_16s_6ns_21_2_0_U103                                                   |myproject_mul_16s_6ns_21_2_0_108                                           |     35|
|156   |    mul_16s_6ns_21_2_0_U119                                                   |myproject_mul_16s_6ns_21_2_0_109                                           |     23|
|157   |    mul_16s_6ns_21_2_0_U123                                                   |myproject_mul_16s_6ns_21_2_0_110                                           |     35|
|158   |    mul_16s_6ns_21_2_0_U133                                                   |myproject_mul_16s_6ns_21_2_0_111                                           |     37|
|159   |    mul_16s_6ns_21_2_0_U134                                                   |myproject_mul_16s_6ns_21_2_0_112                                           |     35|
|160   |    mul_16s_6ns_21_2_0_U142                                                   |myproject_mul_16s_6ns_21_2_0_113                                           |     37|
|161   |    mul_16s_6ns_21_2_0_U144                                                   |myproject_mul_16s_6ns_21_2_0_114                                           |     51|
|162   |    mul_16s_6ns_21_2_0_U40                                                    |myproject_mul_16s_6ns_21_2_0_115                                           |      1|
|163   |    mul_16s_6ns_21_2_0_U45                                                    |myproject_mul_16s_6ns_21_2_0_116                                           |     22|
|164   |    mul_16s_6ns_21_2_0_U62                                                    |myproject_mul_16s_6ns_21_2_0_117                                           |     55|
|165   |    mul_16s_6ns_21_2_0_U68                                                    |myproject_mul_16s_6ns_21_2_0_118                                           |     21|
|166   |    mul_16s_6ns_21_2_0_U74                                                    |myproject_mul_16s_6ns_21_2_0_119                                           |     21|
|167   |    mul_16s_6ns_21_2_0_U76                                                    |myproject_mul_16s_6ns_21_2_0_120                                           |     35|
|168   |    mul_16s_6ns_21_2_0_U78                                                    |myproject_mul_16s_6ns_21_2_0_121                                           |      2|
|169   |    mul_16s_6ns_21_2_0_U82                                                    |myproject_mul_16s_6ns_21_2_0_122                                           |     51|
|170   |    mul_16s_6ns_21_2_0_U84                                                    |myproject_mul_16s_6ns_21_2_0_123                                           |     22|
|171   |    mul_16s_6ns_21_2_0_U87                                                    |myproject_mul_16s_6ns_21_2_0_124                                           |     23|
|172   |    mul_16s_6ns_21_2_0_U92                                                    |myproject_mul_16s_6ns_21_2_0_125                                           |     54|
|173   |    mul_16s_6s_21_2_0_U110                                                    |myproject_mul_16s_6s_21_2_0                                                |     37|
|174   |    mul_16s_6s_21_2_0_U120                                                    |myproject_mul_16s_6s_21_2_0_126                                            |     37|
|175   |    mul_16s_6s_21_2_0_U128                                                    |myproject_mul_16s_6s_21_2_0_127                                            |     35|
|176   |    mul_16s_6s_21_2_0_U135                                                    |myproject_mul_16s_6s_21_2_0_128                                            |     37|
|177   |    mul_16s_6s_21_2_0_U148                                                    |myproject_mul_16s_6s_21_2_0_129                                            |     21|
|178   |    mul_16s_6s_21_2_0_U151                                                    |myproject_mul_16s_6s_21_2_0_130                                            |     51|
|179   |    mul_16s_6s_21_2_0_U53                                                     |myproject_mul_16s_6s_21_2_0_131                                            |     21|
|180   |    mul_16s_6s_21_2_0_U57                                                     |myproject_mul_16s_6s_21_2_0_132                                            |     35|
|181   |    mul_16s_6s_21_2_0_U63                                                     |myproject_mul_16s_6s_21_2_0_133                                            |     37|
|182   |    mul_16s_6s_21_2_0_U71                                                     |myproject_mul_16s_6s_21_2_0_134                                            |     22|
|183   |  grp_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s_fu_434 |myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s |   6158|
|184   |    mul_8ns_5ns_12_1_0_U437                                                   |myproject_mul_8ns_5ns_12_1_0                                               |     18|
|185   |    mul_8ns_5ns_12_1_0_U446                                                   |myproject_mul_8ns_5ns_12_1_0_0                                             |     15|
|186   |    mul_8ns_5ns_12_1_0_U450                                                   |myproject_mul_8ns_5ns_12_1_0_1                                             |     18|
|187   |    mul_8ns_5s_13_1_0_U429                                                    |myproject_mul_8ns_5s_13_1_0                                                |     30|
|188   |    mul_8ns_5s_13_1_0_U431                                                    |myproject_mul_8ns_5s_13_1_0_2                                              |     30|
|189   |    mul_8ns_5s_13_1_0_U433                                                    |myproject_mul_8ns_5s_13_1_0_3                                              |     30|
|190   |    mul_8ns_5s_13_1_0_U441                                                    |myproject_mul_8ns_5s_13_1_0_4                                              |     30|
|191   |    mul_8ns_5s_13_1_0_U442                                                    |myproject_mul_8ns_5s_13_1_0_5                                              |     30|
|192   |    mul_8ns_5s_13_1_0_U443                                                    |myproject_mul_8ns_5s_13_1_0_6                                              |     30|
|193   |    mul_8ns_5s_13_1_0_U445                                                    |myproject_mul_8ns_5s_13_1_0_7                                              |     30|
|194   |    mul_8ns_5s_13_1_0_U453                                                    |myproject_mul_8ns_5s_13_1_0_8                                              |     30|
|195   |    mul_8ns_5s_13_1_0_U456                                                    |myproject_mul_8ns_5s_13_1_0_9                                              |     30|
|196   |    mul_8ns_6ns_13_1_0_U430                                                   |myproject_mul_8ns_6ns_13_1_0_10                                            |     24|
|197   |    mul_8ns_6ns_13_1_0_U435                                                   |myproject_mul_8ns_6ns_13_1_0_11                                            |     23|
|198   |    mul_8ns_6ns_13_1_0_U439                                                   |myproject_mul_8ns_6ns_13_1_0_12                                            |     23|
|199   |    mul_8ns_6ns_13_1_0_U447                                                   |myproject_mul_8ns_6ns_13_1_0_13                                            |     18|
|200   |    mul_8ns_6ns_13_1_0_U448                                                   |myproject_mul_8ns_6ns_13_1_0_14                                            |     18|
|201   |    mul_8ns_6ns_13_1_0_U449                                                   |myproject_mul_8ns_6ns_13_1_0_15                                            |     23|
|202   |    mul_8ns_6ns_13_1_0_U451                                                   |myproject_mul_8ns_6ns_13_1_0_16                                            |     18|
|203   |    mul_8ns_6ns_13_1_0_U452                                                   |myproject_mul_8ns_6ns_13_1_0_17                                            |     23|
|204   |    mul_8ns_6ns_13_1_0_U454                                                   |myproject_mul_8ns_6ns_13_1_0_18                                            |     23|
|205   |    mul_8ns_6ns_13_1_0_U455                                                   |myproject_mul_8ns_6ns_13_1_0_19                                            |     18|
|206   |    mul_8ns_6s_14_1_0_U432                                                    |myproject_mul_8ns_6s_14_1_0_20                                             |     38|
|207   |    mul_8ns_6s_14_1_0_U434                                                    |myproject_mul_8ns_6s_14_1_0_21                                             |     20|
|208   |    mul_8ns_6s_14_1_0_U436                                                    |myproject_mul_8ns_6s_14_1_0_22                                             |     38|
|209   |    mul_8ns_6s_14_1_0_U438                                                    |myproject_mul_8ns_6s_14_1_0_23                                             |     38|
|210   |    mul_8ns_6s_14_1_0_U440                                                    |myproject_mul_8ns_6s_14_1_0_24                                             |     38|
|211   |    mul_8ns_6s_14_1_0_U444                                                    |myproject_mul_8ns_6s_14_1_0_25                                             |     37|
|212   |  grp_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s_fu_470 |myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s |    334|
|213   |    mul_8ns_6ns_13_1_0_U489                                                   |myproject_mul_8ns_6ns_13_1_0                                               |     24|
|214   |    mul_8ns_6s_14_1_0_U490                                                    |myproject_mul_8ns_6s_14_1_0                                                |     28|
|215   |  grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s_fu_244     |myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s     |   1920|
|216   |  grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config14_s_fu_288     |myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config14_s     |    453|
|217   |  grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config18_s_fu_410     |myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config18_s     |    960|
|218   |  grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config21_s_fu_458     |myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config21_s     |    372|
+------+------------------------------------------------------------------------------+---------------------------------------------------------------------------+-------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:12 ; elapsed = 00:01:35 . Memory (MB): peak = 2797.734 ; gain = 1117.785 ; free physical = 75549 ; free virtual = 91866
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 122 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:15 ; elapsed = 00:01:38 . Memory (MB): peak = 2801.645 ; gain = 1121.695 ; free physical = 81276 ; free virtual = 97690
Synthesis Optimization Complete : Time (s): cpu = 00:01:15 ; elapsed = 00:01:38 . Memory (MB): peak = 2801.645 ; gain = 1121.695 ; free physical = 81286 ; free virtual = 97686
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.8 ; elapsed = 00:00:00.81 . Memory (MB): peak = 2801.645 ; gain = 0.000 ; free physical = 81245 ; free virtual = 97648
INFO: [Netlist 29-17] Analyzing 13152 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2923.320 ; gain = 0.000 ; free physical = 80663 ; free virtual = 97108
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 921ca15d
INFO: [Common 17-83] Releasing license: Synthesis
270 Infos, 122 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:34 ; elapsed = 00:01:56 . Memory (MB): peak = 2923.320 ; gain = 1249.359 ; free physical = 80603 ; free virtual = 97088
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 7492.181; main = 1730.777; forked = 5862.098
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 16299.160; main = 2923.324; forked = 13501.422
# report_utilization -file vivado_synth.rpt
INFO: [Common 17-206] Exiting Vivado at Wed Feb 25 21:58:59 2026...
