LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE IEEE.std_logic_arith.all;
USE ieee.std_logic_unsigned.all;
ENTITY driver7segment IS
 PORT( number : IN std_logic_vector (15 downto 0);
 HEX0 : OUT std_logic_vector(6 downto 0);
 HEX1 : OUT std_logic_vector(6 downto 0);
 HEX2 : OUT std_logic_vector(6 downto 0);
 HEX3 : OUT std_logic_vector(6 downto 0));
END driver7segment;

ARCHITECTURE Structure OF driver7segment IS
BEGIN
 .
. -- Aquí debéis poner vuestro código que implemente la tarea
.
END Structure; 