# Hummingbird E203 hbirdv2 Porting for ZYNQ7020
[![License](https://img.shields.io/badge/License-Apache%202.0-blue.svg)](https://opensource.org/licenses/Apache-2.0)
[![FPGA](https://img.shields.io/badge/Platform-Xilinx%20ZYNQ7020-EE4C16)](https://www.xilinx.com)

## Project Overview
This project implements the â€‹`RISC-V Hummingbird E203 (hbirdv2)` core on Xilinx ZYNQ7020 SoC, providing a complete FPGA verification platform from RTL to embedded software.  

## ğŸ“ Directory Structure
```
â”œâ”€â”€ E203_RTL/ - Core RTL & Top-level Integration / æ ¸å¿ƒRTLä¸é¡¶å±‚é›†æˆ
â”‚ â”œâ”€â”€ core/ - E203 Processor Core (Pipeline, ALU, CSR) / å¤„ç†å™¨æ ¸æºç ï¼ˆæµæ°´çº¿ã€ALUã€CSRç­‰ï¼‰
â”‚ â”œâ”€â”€ system.v - Top-level System Module / ç³»ç»Ÿé¡¶å±‚æ¨¡å—
â”‚ â””â”€â”€ clkdivider.v - ZYNQ Clock Divider / ZYNQæ—¶é’Ÿåˆ†é¢‘æ¨¡å—
â”‚
â”œâ”€â”€ E203_SIM/ - Simulation Environment / ä»¿çœŸç¯å¢ƒ
â”‚ â””â”€â”€ e203_tb_top.v - System Testbench / ç³»ç»Ÿæµ‹è¯•å¹³å°
â”‚
â”œâ”€â”€ E203_Zynq_7020/ - Vivado Hardware Project / Vivadoç¡¬ä»¶å·¥ç¨‹
â”‚
â”œâ”€â”€ SDK/ - Nuclei Studio SDK Projects / Nuclei Studioè½¯ä»¶å¼€å‘å·¥ç¨‹
â”‚
â””â”€â”€ XDC/ - Physical Constraints / ç‰©ç†çº¦æŸ
â”‚ â””â”€â”€ e203_zynq_7020.xdc - ZYNQ7020 Pin Assignment / å¼•è„šåˆ†é…æ–‡ä»¶
```

## ğŸ› ï¸ Development Requirements

### Hardware Platform
- Xilinx ZYNQ-7020 Development Board  
- JTAG Debugger (OpenOCD compatible)  

### Software Tools
- â€‹**FPGA Toolchain**:  
  - Vivado 2018.3 + Xilinx SDK
- â€‹**Simulation Tools**:  
  - Vivado Simulator / VCS+Verdi
- â€‹**Software Compilation**:  
  - RISC-V GNU Toolchain (rv32imc-ilp32)
  - Xilinx SDK 2018.3

## ğŸš€ Quick Start Guide
For detailed implementation steps, please refer toï¼š[ç§»æ¤æ•™ç¨‹](https://blog.csdn.net/m0_62001119/article/details/145978791?fromshare=blogdetail&sharetype=blogdetail&sharerId=145978791&sharerefer=PC&sharesource=m0_62001119&sharefrom=from_link)

## ğŸ“œ License
This project is licensed under Apache 2.0 License. Commercial use must comply with Nuclei E203's original license terms.  
