// Seed: 1073693016
module module_0 (
    output wire id_0,
    input wire id_1,
    input wor id_2,
    input tri0 id_3,
    output supply1 id_4,
    output supply0 id_5
    , id_12,
    input supply1 id_6,
    output tri0 id_7,
    output wand id_8,
    output supply0 id_9,
    output wand id_10
);
  wire id_13;
  logic [1 : 1 'h0] id_14;
  ;
endmodule
module module_1 (
    output logic id_0,
    input wand id_1,
    input supply1 id_2,
    input supply1 id_3,
    input supply0 id_4,
    output supply1 id_5,
    input tri id_6,
    input wor id_7,
    input supply0 id_8,
    input wor id_9,
    output logic id_10,
    input wire id_11,
    output wand id_12,
    input tri id_13,
    input uwire id_14,
    input uwire id_15,
    output wor id_16
);
  always @(posedge 1'b0) begin : LABEL_0
    id_0  <= id_3;
    id_10 <= id_11;
  end
  module_0 modCall_1 (
      id_16,
      id_11,
      id_3,
      id_1,
      id_16,
      id_5,
      id_8,
      id_12,
      id_16,
      id_16,
      id_16
  );
  logic id_18, id_19, id_20;
endmodule
