Xilinx Platform Studio (XPS)
Xilinx EDK 14.3 Build EDK_P.40xd
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

WARNING:EDK:1954 - No Top-level Input clock for the design. 
Assigned Driver intc 2.05.a for instance axi_intc_0
axi_intc_0 has been added to the project
ERROR:EDK:4125 - IPNAME: axi_intc, INSTANCE: axi_intc_0, PARAMETER: C_BASEADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_intc, INSTANCE: axi_intc_0, PARAMETER: C_HIGHADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
WARNING:EDK:2137 - Peripheral axi_intc_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00001fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40600000-0x4060ffff) RS232	axi4lite_0
  (0x40e00000-0x40e0ffff) Generic_Ethernet_10_100	axi4lite_0
  (0x41200000-0x4120ffff) axi_intc_0	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x43000000-0x43ffffff) Generic_External_Memory	axi4lite_0
  (0xa2000000-0xa2003fff) axi_bram_ctrl_0	axi4_0
INFO:EDK - Use RS232 as reference
INFO:EDK - Connect bus interface S_AXI to axi4lite_0
INFO:EDK - Connect clock port S_AXI_ACLK to clk_100_0000MHz
INFO:EDK - External IO port grouping doneINFO:EDK - Generate address successfully
INFO:EDK - Successfully finished auto bus connection for IP instance: axi_intc_0
ERROR:EDK:3900 - issued from TCL procedure "check_regen_psram_parity" line 46
Generic_External_Memory (axi_emc) - Invalid Generic_External_Memory parameter:C_S_AXI_EN_REG,  C_S_AXI_EN_REG = 1 for C_MEM0_TYPE = 4 or C_PARITY_TYPE_MEM_0 > 0 
ERROR:EDK:3900 - issued from TCL procedure "check_regen_psram_parity" line 46
Generic_External_Memory (axi_emc) - Invalid Generic_External_Memory parameter:C_S_AXI_EN_REG,  C_S_AXI_EN_REG = 1 for C_MEM0_TYPE = 4 or C_PARITY_TYPE_MEM_0 > 0 
Make instance Generic_External_Memory port Mem_BEN external with net as port name
Instance Generic_External_Memory port Mem_BEN connector undefined, using Generic_External_Memory_Mem_BEN
ERROR:EDK:3900 - issued from TCL procedure "check_regen_psram_parity" line 46
Generic_External_Memory (axi_emc) - Invalid Generic_External_Memory parameter:C_S_AXI_EN_REG,  C_S_AXI_EN_REG = 1 for C_MEM0_TYPE = 4 or C_PARITY_TYPE_MEM_0 > 0 
Make instance clock_generator_0 port CLKOUT2 external with net as port name
Instance clock_generator_0 port CLKOUT2 connector undefined, using clock_generator_0_CLKOUT2
ERROR:EDK:3900 - issued from TCL procedure "check_regen_psram_parity" line 46
Generic_External_Memory (axi_emc) - Invalid Generic_External_Memory parameter:C_S_AXI_EN_REG,  C_S_AXI_EN_REG = 1 for C_MEM0_TYPE = 4 or C_PARITY_TYPE_MEM_0 > 0 
mii_to_rmii_0 has been added to the project
ERROR:EDK:3900 - issued from TCL procedure "check_regen_psram_parity" line 46
Generic_External_Memory (axi_emc) - Invalid Generic_External_Memory parameter:C_S_AXI_EN_REG,  C_S_AXI_EN_REG = 1 for C_MEM0_TYPE = 4 or C_PARITY_TYPE_MEM_0 > 0 
ERROR:EDK:3900 - issued from TCL procedure "check_regen_psram_parity" line 46
Generic_External_Memory (axi_emc) - Invalid Generic_External_Memory parameter:C_S_AXI_EN_REG,  C_S_AXI_EN_REG = 1 for C_MEM0_TYPE = 4 or C_PARITY_TYPE_MEM_0 > 0 
ERROR:EDK:3900 - issued from TCL procedure "check_regen_psram_parity" line 46
Generic_External_Memory (axi_emc) - Invalid Generic_External_Memory parameter:C_S_AXI_EN_REG,  C_S_AXI_EN_REG = 1 for C_MEM0_TYPE = 4 or C_PARITY_TYPE_MEM_0 > 0 
ERROR:EDK:4125 - IPNAME: axi_ethernetlite, INSTANCE: Generic_Ethernet_10_100, PORT: PHY_MDC - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:3900 - issued from TCL procedure "check_regen_psram_parity" line 46
Generic_External_Memory (axi_emc) - Invalid Generic_External_Memory parameter:C_S_AXI_EN_REG,  C_S_AXI_EN_REG = 1 for C_MEM0_TYPE = 4 or C_PARITY_TYPE_MEM_0 > 0 
ERROR:EDK:4125 - IPNAME: axi_ethernetlite, INSTANCE: Generic_Ethernet_10_100, PORT: PHY_MDC - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:3900 - issued from TCL procedure "check_regen_psram_parity" line 46
Generic_External_Memory (axi_emc) - Invalid Generic_External_Memory parameter:C_S_AXI_EN_REG,  C_S_AXI_EN_REG = 1 for C_MEM0_TYPE = 4 or C_PARITY_TYPE_MEM_0 > 0 
ERROR:EDK:4125 - IPNAME: axi_ethernetlite, INSTANCE: Generic_Ethernet_10_100, PORT: PHY_MDC - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:3900 - issued from TCL procedure "check_regen_psram_parity" line 46
Generic_External_Memory (axi_emc) - Invalid Generic_External_Memory parameter:C_S_AXI_EN_REG,  C_S_AXI_EN_REG = 1 for C_MEM0_TYPE = 4 or C_PARITY_TYPE_MEM_0 > 0 
ERROR:EDK:4125 - IPNAME: axi_ethernetlite, INSTANCE: Generic_Ethernet_10_100, PORT: PHY_MDC - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:3900 - issued from TCL procedure "check_regen_psram_parity" line 46
Generic_External_Memory (axi_emc) - Invalid Generic_External_Memory parameter:C_S_AXI_EN_REG,  C_S_AXI_EN_REG = 1 for C_MEM0_TYPE = 4 or C_PARITY_TYPE_MEM_0 > 0 
ERROR:EDK:4125 - IPNAME: axi_ethernetlite, INSTANCE: Generic_Ethernet_10_100, PORT: PHY_MDC - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:3900 - issued from TCL procedure "check_regen_psram_parity" line 46
Generic_External_Memory (axi_emc) - Invalid Generic_External_Memory parameter:C_S_AXI_EN_REG,  C_S_AXI_EN_REG = 1 for C_MEM0_TYPE = 4 or C_PARITY_TYPE_MEM_0 > 0 
ERROR:EDK:4125 - IPNAME: axi_ethernetlite, INSTANCE: Generic_Ethernet_10_100, PORT: PHY_MDC - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
Overriding Xilinx file <TextEditor.cfg> with local file <I:/important/ISE14.3/14.3/ISE_DS/EDK/data/TextEditor.cfg>
ERROR:EDK:3900 - issued from TCL procedure "check_regen_psram_parity" line 46
Generic_External_Memory (axi_emc) - Invalid Generic_External_Memory parameter:C_S_AXI_EN_REG,  C_S_AXI_EN_REG = 1 for C_MEM0_TYPE = 4 or C_PARITY_TYPE_MEM_0 > 0 
ERROR:EDK:4125 - IPNAME: axi_ethernetlite, INSTANCE: Generic_Ethernet_10_100, PORT: PHY_MDC - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:3900 - issued from TCL procedure "check_regen_psram_parity" line 46
Generic_External_Memory (axi_emc) - Invalid Generic_External_Memory parameter:C_S_AXI_EN_REG,  C_S_AXI_EN_REG = 1 for C_MEM0_TYPE = 4 or C_PARITY_TYPE_MEM_0 > 0 
ERROR:EDK:4125 - IPNAME: axi_ethernetlite, INSTANCE: Generic_Ethernet_10_100, PORT: PHY_MDC - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
Make instance mii_to_rmii_0 port Phy2Rmii_crs_dv external with net as port name
Instance mii_to_rmii_0 port Phy2Rmii_crs_dv connector undefined, using mii_to_rmii_0_Phy2Rmii_crs_dv
ERROR:EDK:3900 - issued from TCL procedure "check_regen_psram_parity" line 46
Generic_External_Memory (axi_emc) - Invalid Generic_External_Memory parameter:C_S_AXI_EN_REG,  C_S_AXI_EN_REG = 1 for C_MEM0_TYPE = 4 or C_PARITY_TYPE_MEM_0 > 0 
ERROR:EDK:4125 - IPNAME: axi_ethernetlite, INSTANCE: Generic_Ethernet_10_100, PORT: PHY_MDC - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
Make instance mii_to_rmii_0 port Phy2Rmii_rxd external with net as port name
Instance mii_to_rmii_0 port Phy2Rmii_rxd connector undefined, using mii_to_rmii_0_Phy2Rmii_rxd
ERROR:EDK:3900 - issued from TCL procedure "check_regen_psram_parity" line 46
Generic_External_Memory (axi_emc) - Invalid Generic_External_Memory parameter:C_S_AXI_EN_REG,  C_S_AXI_EN_REG = 1 for C_MEM0_TYPE = 4 or C_PARITY_TYPE_MEM_0 > 0 
ERROR:EDK:4125 - IPNAME: axi_ethernetlite, INSTANCE: Generic_Ethernet_10_100, PORT: PHY_MDC - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:3900 - issued from TCL procedure "check_regen_psram_parity" line 46
Generic_External_Memory (axi_emc) - Invalid Generic_External_Memory parameter:C_S_AXI_EN_REG,  C_S_AXI_EN_REG = 1 for C_MEM0_TYPE = 4 or C_PARITY_TYPE_MEM_0 > 0 
ERROR:EDK:4125 - IPNAME: axi_ethernetlite, INSTANCE: Generic_Ethernet_10_100, PORT: PHY_MDC - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
Make instance mii_to_rmii_0 port Phy2Rmii_rx_er external with net as port name
Instance mii_to_rmii_0 port Phy2Rmii_rx_er connector undefined, using mii_to_rmii_0_Phy2Rmii_rx_er
ERROR:EDK:3900 - issued from TCL procedure "check_regen_psram_parity" line 46
Generic_External_Memory (axi_emc) - Invalid Generic_External_Memory parameter:C_S_AXI_EN_REG,  C_S_AXI_EN_REG = 1 for C_MEM0_TYPE = 4 or C_PARITY_TYPE_MEM_0 > 0 
ERROR:EDK:4125 - IPNAME: axi_ethernetlite, INSTANCE: Generic_Ethernet_10_100, PORT: PHY_MDC - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:3900 - issued from TCL procedure "check_regen_psram_parity" line 46
Generic_External_Memory (axi_emc) - Invalid Generic_External_Memory parameter:C_S_AXI_EN_REG,  C_S_AXI_EN_REG = 1 for C_MEM0_TYPE = 4 or C_PARITY_TYPE_MEM_0 > 0 
ERROR:EDK:4125 - IPNAME: axi_ethernetlite, INSTANCE: Generic_Ethernet_10_100, PORT: PHY_MDC - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:3900 - issued from TCL procedure "check_regen_psram_parity" line 46
Generic_External_Memory (axi_emc) - Invalid Generic_External_Memory parameter:C_S_AXI_EN_REG,  C_S_AXI_EN_REG = 1 for C_MEM0_TYPE = 4 or C_PARITY_TYPE_MEM_0 > 0 
ERROR:EDK:4125 - IPNAME: axi_ethernetlite, INSTANCE: Generic_Ethernet_10_100, PORT: PHY_MDC - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:3900 - issued from TCL procedure "check_regen_psram_parity" line 46
Generic_External_Memory (axi_emc) - Invalid Generic_External_Memory parameter:C_S_AXI_EN_REG,  C_S_AXI_EN_REG = 1 for C_MEM0_TYPE = 4 or C_PARITY_TYPE_MEM_0 > 0 
ERROR:EDK:4125 - IPNAME: axi_ethernetlite, INSTANCE: Generic_Ethernet_10_100, PORT: PHY_MDC - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:3900 - issued from TCL procedure "check_regen_psram_parity" line 46
Generic_External_Memory (axi_emc) - Invalid Generic_External_Memory parameter:C_S_AXI_EN_REG,  C_S_AXI_EN_REG = 1 for C_MEM0_TYPE = 4 or C_PARITY_TYPE_MEM_0 > 0 
ERROR:EDK:4125 - IPNAME: axi_ethernetlite, INSTANCE: Generic_Ethernet_10_100, PORT: PHY_MDC - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:3900 - issued from TCL procedure "check_regen_psram_parity" line 46
Generic_External_Memory (axi_emc) - Invalid Generic_External_Memory parameter:C_S_AXI_EN_REG,  C_S_AXI_EN_REG = 1 for C_MEM0_TYPE = 4 or C_PARITY_TYPE_MEM_0 > 0 
ERROR:EDK:4125 - IPNAME: axi_ethernetlite, INSTANCE: Generic_Ethernet_10_100, PORT: PHY_MDC - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
Make instance mii_to_rmii_0 port Rmii2Phy_txd external with net as port name
Instance mii_to_rmii_0 port Rmii2Phy_txd connector undefined, using mii_to_rmii_0_Rmii2Phy_txd
ERROR:EDK:3900 - issued from TCL procedure "check_regen_psram_parity" line 46
Generic_External_Memory (axi_emc) - Invalid Generic_External_Memory parameter:C_S_AXI_EN_REG,  C_S_AXI_EN_REG = 1 for C_MEM0_TYPE = 4 or C_PARITY_TYPE_MEM_0 > 0 
ERROR:EDK:4125 - IPNAME: axi_ethernetlite, INSTANCE: Generic_Ethernet_10_100, PORT: PHY_MDC - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
Make instance mii_to_rmii_0 port Rmii2Phy_tx_en external with net as port name
Instance mii_to_rmii_0 port Rmii2Phy_tx_en connector undefined, using mii_to_rmii_0_Rmii2Phy_tx_en
ERROR:EDK:3900 - issued from TCL procedure "check_regen_psram_parity" line 46
Generic_External_Memory (axi_emc) - Invalid Generic_External_Memory parameter:C_S_AXI_EN_REG,  C_S_AXI_EN_REG = 1 for C_MEM0_TYPE = 4 or C_PARITY_TYPE_MEM_0 > 0 
ERROR:EDK:4125 - IPNAME: axi_ethernetlite, INSTANCE: Generic_Ethernet_10_100, PORT: PHY_MDC - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
Make instance Generic_Ethernet_10_100 port PHY_MDIO external with net as port name
Instance Generic_Ethernet_10_100 port PHY_MDIO connector undefined, using Generic_Ethernet_10_100_PHY_MDIO
ERROR:EDK:3900 - issued from TCL procedure "check_regen_psram_parity" line 46
Generic_External_Memory (axi_emc) - Invalid Generic_External_Memory parameter:C_S_AXI_EN_REG,  C_S_AXI_EN_REG = 1 for C_MEM0_TYPE = 4 or C_PARITY_TYPE_MEM_0 > 0 
ERROR:EDK:4125 - IPNAME: axi_ethernetlite, INSTANCE: Generic_Ethernet_10_100, PORT: PHY_MDC - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
Make instance Generic_Ethernet_10_100 port PHY_MDC external with net as port name
Instance Generic_Ethernet_10_100 port PHY_MDC connector undefined, using Generic_Ethernet_10_100_PHY_MDC
ERROR:EDK:3900 - issued from TCL procedure "check_regen_psram_parity" line 46
Generic_External_Memory (axi_emc) - Invalid Generic_External_Memory parameter:C_S_AXI_EN_REG,  C_S_AXI_EN_REG = 1 for C_MEM0_TYPE = 4 or C_PARITY_TYPE_MEM_0 > 0 
ERROR:EDK:3900 - issued from TCL procedure "check_regen_psram_parity" line 46
Generic_External_Memory (axi_emc) - Invalid Generic_External_Memory parameter:C_S_AXI_EN_REG,  C_S_AXI_EN_REG = 1 for C_MEM0_TYPE = 4 or C_PARITY_TYPE_MEM_0 > 0 
ERROR:EDK:3900 - issued from TCL procedure "check_regen_psram_parity" line 46
Generic_External_Memory (axi_emc) - Invalid Generic_External_Memory parameter:C_S_AXI_EN_REG,  C_S_AXI_EN_REG = 1 for C_MEM0_TYPE = 4 or C_PARITY_TYPE_MEM_0 > 0 
ERROR:EDK:3900 - issued from TCL procedure "check_regen_psram_parity" line 46
Generic_External_Memory (axi_emc) - Invalid Generic_External_Memory parameter:C_S_AXI_EN_REG,  C_S_AXI_EN_REG = 1 for C_MEM0_TYPE = 4 or C_PARITY_TYPE_MEM_0 > 0 
ERROR:EDK:3900 - issued from TCL procedure "check_regen_psram_parity" line 46
Generic_External_Memory (axi_emc) - Invalid Generic_External_Memory parameter:C_S_AXI_EN_REG,  C_S_AXI_EN_REG = 1 for C_MEM0_TYPE = 4 or C_PARITY_TYPE_MEM_0 > 0 
ERROR:EDK:3900 - issued from TCL procedure "check_regen_psram_parity" line 46
Generic_External_Memory (axi_emc) - Invalid Generic_External_Memory parameter:C_S_AXI_EN_REG,  C_S_AXI_EN_REG = 1 for C_MEM0_TYPE = 4 or C_PARITY_TYPE_MEM_0 > 0 
ERROR:EDK:3900 - issued from TCL procedure "check_regen_psram_parity" line 46
Generic_External_Memory (axi_emc) - Invalid Generic_External_Memory parameter:C_S_AXI_EN_REG,  C_S_AXI_EN_REG = 1 for C_MEM0_TYPE = 4 or C_PARITY_TYPE_MEM_0 > 0 
ERROR:EDK:3900 - issued from TCL procedure "check_regen_psram_parity" line 46
Generic_External_Memory (axi_emc) - Invalid Generic_External_Memory parameter:C_S_AXI_EN_REG,  C_S_AXI_EN_REG = 1 for C_MEM0_TYPE = 4 or C_PARITY_TYPE_MEM_0 > 0 
Deleting Internal port Generic_Ethernet_10_100:IP2INTC_Irpt 
Deleting Internal port axi_intc_0:Intr 
axi_intc_0 has been deleted from the project
ERROR:EDK:3900 - issued from TCL procedure "check_regen_psram_parity" line 46
Generic_External_Memory (axi_emc) - Invalid Generic_External_Memory parameter:C_S_AXI_EN_REG,  C_S_AXI_EN_REG = 1 for C_MEM0_TYPE = 4 or C_PARITY_TYPE_MEM_0 > 0 
Assigned Driver intc 2.05.a for instance axi_intc_0
axi_intc_0 has been added to the project
ERROR:EDK:3900 - issued from TCL procedure "check_regen_psram_parity" line 46
Generic_External_Memory (axi_emc) - Invalid Generic_External_Memory parameter:C_S_AXI_EN_REG,  C_S_AXI_EN_REG = 1 for C_MEM0_TYPE = 4 or C_PARITY_TYPE_MEM_0 > 0 
ERROR:EDK:4125 - IPNAME: axi_intc, INSTANCE: axi_intc_0, PARAMETER: C_BASEADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_intc, INSTANCE: axi_intc_0, PARAMETER: C_HIGHADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
WARNING:EDK:2137 - Peripheral axi_intc_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00001fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40600000-0x4060ffff) RS232	axi4lite_0
  (0x40e00000-0x40e0ffff) Generic_Ethernet_10_100	axi4lite_0
  (0x41200000-0x4120ffff) axi_intc_0	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x43000000-0x43ffffff) Generic_External_Memory	axi4lite_0
  (0xa2000000-0xa2003fff) axi_bram_ctrl_0	axi4_0
ERROR:EDK:3900 - issued from TCL procedure "check_regen_psram_parity" line 46
Generic_External_Memory (axi_emc) - Invalid Generic_External_Memory parameter:C_S_AXI_EN_REG,  C_S_AXI_EN_REG = 1 for C_MEM0_TYPE = 4 or C_PARITY_TYPE_MEM_0 > 0 
ERROR:EDK:3900 - issued from TCL procedure "check_regen_psram_parity" line 46
Generic_External_Memory (axi_emc) - Invalid Generic_External_Memory parameter:C_S_AXI_EN_REG,  C_S_AXI_EN_REG = 1 for C_MEM0_TYPE = 4 or C_PARITY_TYPE_MEM_0 > 0 
ERROR:EDK:3900 - issued from TCL procedure "check_regen_psram_parity" line 46
Generic_External_Memory (axi_emc) - Invalid Generic_External_Memory parameter:C_S_AXI_EN_REG,  C_S_AXI_EN_REG = 1 for C_MEM0_TYPE = 4 or C_PARITY_TYPE_MEM_0 > 0 
INFO:EDK - Use RS232 as reference
INFO:EDK - Connect bus interface S_AXI to axi4lite_0
INFO:EDK - Connect clock port S_AXI_ACLK to clk_100_0000MHz
INFO:EDK - External IO port grouping doneINFO:EDK - Generate address successfully
INFO:EDK - Successfully finished auto bus connection for IP instance: axi_intc_0
ERROR:EDK:3900 - issued from TCL procedure "check_regen_psram_parity" line 46
Generic_External_Memory (axi_emc) - Invalid Generic_External_Memory parameter:C_S_AXI_EN_REG,  C_S_AXI_EN_REG = 1 for C_MEM0_TYPE = 4 or C_PARITY_TYPE_MEM_0 > 0 
ERROR:EDK:3900 - issued from TCL procedure "check_regen_psram_parity" line 46
Generic_External_Memory (axi_emc) - Invalid Generic_External_Memory parameter:C_S_AXI_EN_REG,  C_S_AXI_EN_REG = 1 for C_MEM0_TYPE = 4 or C_PARITY_TYPE_MEM_0 > 0 
ERROR:EDK:3900 - issued from TCL procedure "check_regen_psram_parity" line 46
Generic_External_Memory (axi_emc) - Invalid Generic_External_Memory parameter:C_S_AXI_EN_REG,  C_S_AXI_EN_REG = 1 for C_MEM0_TYPE = 4 or C_PARITY_TYPE_MEM_0 > 0 
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00001fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40600000-0x4060ffff) RS232	axi4lite_0
  (0x40e00000-0x40e0ffff) Generic_Ethernet_10_100	axi4lite_0
  (0x41200000-0x4120ffff) axi_intc_0	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x43000000-0x43ffffff) Generic_External_Memory	axi4lite_0
  (0xa2000000-0xa2003fff) axi_bram_ctrl_0	axi4_0
ERROR:EDK:3900 - issued from TCL procedure "check_regen_psram_parity" line 46
Generic_External_Memory (axi_emc) - Invalid Generic_External_Memory parameter:C_S_AXI_EN_REG,  C_S_AXI_EN_REG = 1 for C_MEM0_TYPE = 4 or C_PARITY_TYPE_MEM_0 > 0 
Generated Addresses Successfully
ERROR:EDK:3900 - issued from TCL procedure "check_regen_psram_parity" line 46
Generic_External_Memory (axi_emc) - Invalid Generic_External_Memory parameter:C_S_AXI_EN_REG,  C_S_AXI_EN_REG = 1 for C_MEM0_TYPE = 4 or C_PARITY_TYPE_MEM_0 > 0 
INFO:EDK:3692 - Change address size of microblaze_0_i_bram_ctrl to match address size of microblaze_0_d_bram_ctrl
ERROR:EDK:3900 - issued from TCL procedure "check_regen_psram_parity" line 46
Generic_External_Memory (axi_emc) - Invalid Generic_External_Memory parameter:C_S_AXI_EN_REG,  C_S_AXI_EN_REG = 1 for C_MEM0_TYPE = 4 or C_PARITY_TYPE_MEM_0 > 0 
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0000ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40600000-0x4060ffff) RS232	axi4lite_0
  (0x40e00000-0x40e0ffff) Generic_Ethernet_10_100	axi4lite_0
  (0x41200000-0x4120ffff) axi_intc_0	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x43000000-0x43ffffff) Generic_External_Memory	axi4lite_0
  (0xa2000000-0xa2003fff) axi_bram_ctrl_0	axi4_0
ERROR:EDK:3900 - issued from TCL procedure "check_regen_psram_parity" line 46
Generic_External_Memory (axi_emc) - Invalid Generic_External_Memory parameter:C_S_AXI_EN_REG,  C_S_AXI_EN_REG = 1 for C_MEM0_TYPE = 4 or C_PARITY_TYPE_MEM_0 > 0 
Generated Addresses Successfully
ERROR:EDK:3900 - issued from TCL procedure "check_regen_psram_parity" line 46
Generic_External_Memory (axi_emc) - Invalid Generic_External_Memory parameter:C_S_AXI_EN_REG,  C_S_AXI_EN_REG = 1 for C_MEM0_TYPE = 4 or C_PARITY_TYPE_MEM_0 > 0 

********************************************************************************
At Local date and time: Fri Nov 29 14:13:59 2013
 make -f system.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp system.xmp -exit_on_error -dont_add_loginfo -make_inst_lower -edwver 1.2 -xml SDK\SDK_Export\hw/system.xml 
Release 14.3 - psf2Edward EDK_P.40xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Done!

********************************************************************************
At Local date and time: Fri Nov 29 14:30:38 2013
 make -f system.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp system.xmp -exit_on_error -dont_add_loginfo -make_inst_lower -edwver 1.2 -xml SDK\SDK_Export\hw/system.xml 
Release 14.3 - psf2Edward EDK_P.40xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Done!

********************************************************************************
At Local date and time: Fri Nov 29 14:31:47 2013
 make -f system.make netlist started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7a100tcsg324-3 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.3 - platgen Xilinx EDK 14.3 Build EDK_P.40xd
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7a100tcsg324-3 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:71 - If a license for part 'xc7a100t' is available,
   it will be possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:42 - Your license support version '2013.11' for XPS expires
   in 1 day after which you will not qualify for Xilinx software updates or new
   releases.


Parse I:/labz/wlan/system.mhs ...

Read MPD definitions ...
WARNING:EDK:4092 - IPNAME: proc_sys_reset, INSTANCE: proc_sys_reset_0 -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 34 
WARNING:EDK:4092 - IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 47 
WARNING:EDK:4092 - IPNAME: lmb_bram_if_cntlr, INSTANCE: microblaze_0_i_bram_ctrl
   - Pre-Production version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 54 
WARNING:EDK:4092 - IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 63 
WARNING:EDK:4092 - IPNAME: lmb_bram_if_cntlr, INSTANCE: microblaze_0_d_bram_ctrl
   - Pre-Production version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 70 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: microblaze_0_bram_block -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 79 
WARNING:EDK:4092 - IPNAME: microblaze, INSTANCE: microblaze_0 - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 86 
WARNING:EDK:4092 - IPNAME: mdm, INSTANCE: debug_module - Pre-Production version
   not verified on hardware for architecture 'artix7' - I:\labz\wlan\system.mhs
   line 115 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 128 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_0_bram_block -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 145 
WARNING:EDK:4092 - IPNAME: axi_bram_ctrl, INSTANCE: axi_bram_ctrl_0 -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 152 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi4lite_0 -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 169 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi4_0 - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 177 
WARNING:EDK:4092 - IPNAME: axi_uartlite, INSTANCE: RS232 - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 184 
WARNING:EDK:4092 - IPNAME: axi_emc, INSTANCE: Generic_External_Memory -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 199 
WARNING:EDK:4092 - IPNAME: axi_ethernetlite, INSTANCE: Generic_Ethernet_10_100 -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 231 
WARNING:EDK:4092 - IPNAME: mii_to_rmii, INSTANCE: mii_to_rmii_0 - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 251 
WARNING:EDK:4092 - IPNAME: axi_intc, INSTANCE: axi_intc_0 - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 272 
WARNING:EDK:4092 - IPNAME: proc_sys_reset, INSTANCE: proc_sys_reset_0 -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 34 
WARNING:EDK:4092 - IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 47 
WARNING:EDK:4092 - IPNAME: lmb_bram_if_cntlr, INSTANCE: microblaze_0_i_bram_ctrl
   - Pre-Production version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 54 
WARNING:EDK:4092 - IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 63 
WARNING:EDK:4092 - IPNAME: lmb_bram_if_cntlr, INSTANCE: microblaze_0_d_bram_ctrl
   - Pre-Production version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 70 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: microblaze_0_bram_block -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 79 
WARNING:EDK:4092 - IPNAME: microblaze, INSTANCE: microblaze_0 - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 86 
WARNING:EDK:4092 - IPNAME: mdm, INSTANCE: debug_module - Pre-Production version
   not verified on hardware for architecture 'artix7' - I:\labz\wlan\system.mhs
   line 115 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 128 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_0_bram_block -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 145 
WARNING:EDK:4092 - IPNAME: axi_bram_ctrl, INSTANCE: axi_bram_ctrl_0 -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 152 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi4lite_0 -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 169 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi4_0 - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 177 
WARNING:EDK:4092 - IPNAME: axi_uartlite, INSTANCE: RS232 - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 184 
WARNING:EDK:4092 - IPNAME: axi_emc, INSTANCE: Generic_External_Memory -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 199 
WARNING:EDK:4092 - IPNAME: axi_ethernetlite, INSTANCE: Generic_Ethernet_10_100 -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 231 
WARNING:EDK:4092 - IPNAME: mii_to_rmii, INSTANCE: mii_to_rmii_0 - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 251 
WARNING:EDK:4092 - IPNAME: axi_intc, INSTANCE: axi_intc_0 - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 272 

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   I:\important\ISE14.3\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaz
   e_v8_40_b\data\microblaze_v2_1_0.mpd line 196 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   I:\important\ISE14.3\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaz
   e_v8_40_b\data\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   I:\important\ISE14.3\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaz
   e_v8_40_b\data\microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to artix7 -
   I:\important\ISE14.3\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_inter
   connect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to artix7 -
   I:\important\ISE14.3\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_inter
   connect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 0 -
   I:\important\ISE14.3\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_
   v1_03_a\data\axi_intc_v2_1_0.mpd line 84 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
ERROR:EDK:3900 - issued from TCL procedure "check_regen_psram_parity" line 46
   Generic_External_Memory (axi_emc) - Invalid Generic_External_Memory
   parameter:C_S_AXI_EN_REG,  C_S_AXI_EN_REG = 1 for C_MEM0_TYPE = 4 or
   C_PARITY_TYPE_MEM_0 > 0 
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0000ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40600000-0x4060ffff) RS232	axi4lite_0
  (0x40e00000-0x40e0ffff) Generic_Ethernet_10_100	axi4lite_0
  (0x41200000-0x4120ffff) axi_intc_0	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x43000000-0x43ffffff) Generic_External_Memory	axi4lite_0
  (0xa2000000-0xa2003fff) axi_bram_ctrl_0	axi4_0
INFO:EDK:4087 - IPNAME: axi_ethernetlite, INSTANCE: Generic_Ethernet_10_100 -
   This design requires design constraints to guarantee performance.
   Please refer to the data sheet for details.  
   The AXI clock frequency must be greater than or equal to 50 MHz for 100 Mbs
   Ethernet operation and greater than or equal to 5.0 MHz for 10 Mbs Ethernet
   operation. - I:\labz\wlan\system.mhs line 231
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   I:\important\ISE14.3\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v
   2_00_b\data\lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   I:\important\ISE14.3\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v
   2_00_b\data\lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x10000 -
   I:\important\ISE14.3\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_bloc
   k_v1_00_a\data\bram_block_v2_1_0.mpd line 77 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_0_bram_block - tool
   is overriding PARAMETER C_MEMSIZE value to 0x4000 -
   I:\important\ISE14.3\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_bloc
   k_v1_00_a\data\bram_block_v2_1_0.mpd line 77 

Checking platform address map ...
ERROR:EDK:440 - platgen failed with errors!
Done!

********************************************************************************
At Local date and time: Fri Nov 29 14:32:53 2013
 make -f system.make netlist started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7a100tcsg324-3 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.3 - platgen Xilinx EDK 14.3 Build EDK_P.40xd
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7a100tcsg324-3 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:71 - If a license for part 'xc7a100t' is available,
   it will be possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:42 - Your license support version '2013.11' for XPS expires
   in 1 day after which you will not qualify for Xilinx software updates or new
   releases.


Parse I:/labz/wlan/system.mhs ...

Read MPD definitions ...
WARNING:EDK:4092 - IPNAME: proc_sys_reset, INSTANCE: proc_sys_reset_0 -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 34 
WARNING:EDK:4092 - IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 47 
WARNING:EDK:4092 - IPNAME: lmb_bram_if_cntlr, INSTANCE: microblaze_0_i_bram_ctrl
   - Pre-Production version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 54 
WARNING:EDK:4092 - IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 63 
WARNING:EDK:4092 - IPNAME: lmb_bram_if_cntlr, INSTANCE: microblaze_0_d_bram_ctrl
   - Pre-Production version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 70 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: microblaze_0_bram_block -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 79 
WARNING:EDK:4092 - IPNAME: microblaze, INSTANCE: microblaze_0 - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 86 
WARNING:EDK:4092 - IPNAME: mdm, INSTANCE: debug_module - Pre-Production version
   not verified on hardware for architecture 'artix7' - I:\labz\wlan\system.mhs
   line 115 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 128 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_0_bram_block -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 145 
WARNING:EDK:4092 - IPNAME: axi_bram_ctrl, INSTANCE: axi_bram_ctrl_0 -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 152 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi4lite_0 -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 169 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi4_0 - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 177 
WARNING:EDK:4092 - IPNAME: axi_uartlite, INSTANCE: RS232 - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 184 
WARNING:EDK:4092 - IPNAME: axi_emc, INSTANCE: Generic_External_Memory -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 199 
WARNING:EDK:4092 - IPNAME: axi_ethernetlite, INSTANCE: Generic_Ethernet_10_100 -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 231 
WARNING:EDK:4092 - IPNAME: mii_to_rmii, INSTANCE: mii_to_rmii_0 - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 251 
WARNING:EDK:4092 - IPNAME: axi_intc, INSTANCE: axi_intc_0 - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 272 
WARNING:EDK:4092 - IPNAME: proc_sys_reset, INSTANCE: proc_sys_reset_0 -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 34 
WARNING:EDK:4092 - IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 47 
WARNING:EDK:4092 - IPNAME: lmb_bram_if_cntlr, INSTANCE: microblaze_0_i_bram_ctrl
   - Pre-Production version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 54 
WARNING:EDK:4092 - IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 63 
WARNING:EDK:4092 - IPNAME: lmb_bram_if_cntlr, INSTANCE: microblaze_0_d_bram_ctrl
   - Pre-Production version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 70 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: microblaze_0_bram_block -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 79 
WARNING:EDK:4092 - IPNAME: microblaze, INSTANCE: microblaze_0 - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 86 
WARNING:EDK:4092 - IPNAME: mdm, INSTANCE: debug_module - Pre-Production version
   not verified on hardware for architecture 'artix7' - I:\labz\wlan\system.mhs
   line 115 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 128 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_0_bram_block -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 145 
WARNING:EDK:4092 - IPNAME: axi_bram_ctrl, INSTANCE: axi_bram_ctrl_0 -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 152 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi4lite_0 -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 169 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi4_0 - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 177 
WARNING:EDK:4092 - IPNAME: axi_uartlite, INSTANCE: RS232 - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 184 
WARNING:EDK:4092 - IPNAME: axi_emc, INSTANCE: Generic_External_Memory -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 199 
WARNING:EDK:4092 - IPNAME: axi_ethernetlite, INSTANCE: Generic_Ethernet_10_100 -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 231 
WARNING:EDK:4092 - IPNAME: mii_to_rmii, INSTANCE: mii_to_rmii_0 - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 251 
WARNING:EDK:4092 - IPNAME: axi_intc, INSTANCE: axi_intc_0 - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 272 

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   I:\important\ISE14.3\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaz
   e_v8_40_b\data\microblaze_v2_1_0.mpd line 196 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   I:\important\ISE14.3\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaz
   e_v8_40_b\data\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   I:\important\ISE14.3\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaz
   e_v8_40_b\data\microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to artix7 -
   I:\important\ISE14.3\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_inter
   connect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to artix7 -
   I:\important\ISE14.3\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_inter
   connect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 0 -
   I:\important\ISE14.3\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_
   v1_03_a\data\axi_intc_v2_1_0.mpd line 84 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
ERROR:EDK:3900 - issued from TCL procedure "check_regen_psram_parity" line 46
   Generic_External_Memory (axi_emc) - Invalid Generic_External_Memory
   parameter:C_S_AXI_EN_REG,  C_S_AXI_EN_REG = 1 for C_MEM0_TYPE = 4 or
   C_PARITY_TYPE_MEM_0 > 0 
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0000ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40600000-0x4060ffff) RS232	axi4lite_0
  (0x40e00000-0x40e0ffff) Generic_Ethernet_10_100	axi4lite_0
  (0x41200000-0x4120ffff) axi_intc_0	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x43000000-0x43ffffff) Generic_External_Memory	axi4lite_0
  (0xa2000000-0xa2003fff) axi_bram_ctrl_0	axi4_0
INFO:EDK:4087 - IPNAME: axi_ethernetlite, INSTANCE: Generic_Ethernet_10_100 -
   This design requires design constraints to guarantee performance.
   Please refer to the data sheet for details.  
   The AXI clock frequency must be greater than or equal to 50 MHz for 100 Mbs
   Ethernet operation and greater than or equal to 5.0 MHz for 10 Mbs Ethernet
   operation. - I:\labz\wlan\system.mhs line 231
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   I:\important\ISE14.3\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v
   2_00_b\data\lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   I:\important\ISE14.3\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v
   2_00_b\data\lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x10000 -
   I:\important\ISE14.3\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_bloc
   k_v1_00_a\data\bram_block_v2_1_0.mpd line 77 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_0_bram_block - tool
   is overriding PARAMETER C_MEMSIZE value to 0x4000 -
   I:\important\ISE14.3\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_bloc
   k_v1_00_a\data\bram_block_v2_1_0.mpd line 77 

Checking platform address map ...
ERROR:EDK:440 - platgen failed with errors!
Done!

********************************************************************************
At Local date and time: Fri Nov 29 14:35:01 2013
 make -f system.make netlist started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7a100tcsg324-3 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.3 - platgen Xilinx EDK 14.3 Build EDK_P.40xd
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7a100tcsg324-3 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:71 - If a license for part 'xc7a100t' is available,
   it will be possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:42 - Your license support version '2013.11' for XPS expires
   in 1 day after which you will not qualify for Xilinx software updates or new
   releases.


Parse I:/labz/wlan/system.mhs ...

Read MPD definitions ...
WARNING:EDK:4092 - IPNAME: proc_sys_reset, INSTANCE: proc_sys_reset_0 -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 34 
WARNING:EDK:4092 - IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 47 
WARNING:EDK:4092 - IPNAME: lmb_bram_if_cntlr, INSTANCE: microblaze_0_i_bram_ctrl
   - Pre-Production version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 54 
WARNING:EDK:4092 - IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 63 
WARNING:EDK:4092 - IPNAME: lmb_bram_if_cntlr, INSTANCE: microblaze_0_d_bram_ctrl
   - Pre-Production version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 70 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: microblaze_0_bram_block -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 79 
WARNING:EDK:4092 - IPNAME: microblaze, INSTANCE: microblaze_0 - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 86 
WARNING:EDK:4092 - IPNAME: mdm, INSTANCE: debug_module - Pre-Production version
   not verified on hardware for architecture 'artix7' - I:\labz\wlan\system.mhs
   line 115 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 128 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_0_bram_block -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 145 
WARNING:EDK:4092 - IPNAME: axi_bram_ctrl, INSTANCE: axi_bram_ctrl_0 -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 152 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi4lite_0 -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 169 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi4_0 - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 177 
WARNING:EDK:4092 - IPNAME: axi_uartlite, INSTANCE: RS232 - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 184 
WARNING:EDK:4092 - IPNAME: axi_emc, INSTANCE: Generic_External_Memory -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 199 
WARNING:EDK:4092 - IPNAME: axi_ethernetlite, INSTANCE: Generic_Ethernet_10_100 -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 232 
WARNING:EDK:4092 - IPNAME: mii_to_rmii, INSTANCE: mii_to_rmii_0 - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 252 
WARNING:EDK:4092 - IPNAME: axi_intc, INSTANCE: axi_intc_0 - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 273 
WARNING:EDK:4092 - IPNAME: proc_sys_reset, INSTANCE: proc_sys_reset_0 -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 34 
WARNING:EDK:4092 - IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 47 
WARNING:EDK:4092 - IPNAME: lmb_bram_if_cntlr, INSTANCE: microblaze_0_i_bram_ctrl
   - Pre-Production version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 54 
WARNING:EDK:4092 - IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 63 
WARNING:EDK:4092 - IPNAME: lmb_bram_if_cntlr, INSTANCE: microblaze_0_d_bram_ctrl
   - Pre-Production version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 70 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: microblaze_0_bram_block -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 79 
WARNING:EDK:4092 - IPNAME: microblaze, INSTANCE: microblaze_0 - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 86 
WARNING:EDK:4092 - IPNAME: mdm, INSTANCE: debug_module - Pre-Production version
   not verified on hardware for architecture 'artix7' - I:\labz\wlan\system.mhs
   line 115 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 128 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_0_bram_block -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 145 
WARNING:EDK:4092 - IPNAME: axi_bram_ctrl, INSTANCE: axi_bram_ctrl_0 -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 152 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi4lite_0 -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 169 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi4_0 - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 177 
WARNING:EDK:4092 - IPNAME: axi_uartlite, INSTANCE: RS232 - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 184 
WARNING:EDK:4092 - IPNAME: axi_emc, INSTANCE: Generic_External_Memory -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 199 
WARNING:EDK:4092 - IPNAME: axi_ethernetlite, INSTANCE: Generic_Ethernet_10_100 -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 232 
WARNING:EDK:4092 - IPNAME: mii_to_rmii, INSTANCE: mii_to_rmii_0 - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 252 
WARNING:EDK:4092 - IPNAME: axi_intc, INSTANCE: axi_intc_0 - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 273 

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   I:\important\ISE14.3\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaz
   e_v8_40_b\data\microblaze_v2_1_0.mpd line 196 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   I:\important\ISE14.3\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaz
   e_v8_40_b\data\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   I:\important\ISE14.3\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaz
   e_v8_40_b\data\microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to artix7 -
   I:\important\ISE14.3\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_inter
   connect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to artix7 -
   I:\important\ISE14.3\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_inter
   connect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 0 -
   I:\important\ISE14.3\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_
   v1_03_a\data\axi_intc_v2_1_0.mpd line 84 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0000ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40600000-0x4060ffff) RS232	axi4lite_0
  (0x40e00000-0x40e0ffff) Generic_Ethernet_10_100	axi4lite_0
  (0x41200000-0x4120ffff) axi_intc_0	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x43000000-0x43ffffff) Generic_External_Memory	axi4lite_0
  (0xa2000000-0xa2003fff) axi_bram_ctrl_0	axi4_0
INFO:EDK:4087 - IPNAME: axi_ethernetlite, INSTANCE: Generic_Ethernet_10_100 -
   This design requires design constraints to guarantee performance.
   Please refer to the data sheet for details.  
   The AXI clock frequency must be greater than or equal to 50 MHz for 100 Mbs
   Ethernet operation and greater than or equal to 5.0 MHz for 10 Mbs Ethernet
   operation. - I:\labz\wlan\system.mhs line 232
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   I:\important\ISE14.3\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v
   2_00_b\data\lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   I:\important\ISE14.3\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v
   2_00_b\data\lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x10000 -
   I:\important\ISE14.3\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_bloc
   k_v1_00_a\data\bram_block_v2_1_0.mpd line 77 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_0_bram_block - tool
   is overriding PARAMETER C_MEMSIZE value to 0x4000 -
   I:\important\ISE14.3\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_bloc
   k_v1_00_a\data\bram_block_v2_1_0.mpd line 77 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 2 master(s) : 5 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4_0 - 2 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: Interrupt_address_in, CONNECTOR:
   axi_intc_0_INTERRUPT_Interrupt_address_in - No driver found. Port will be
   driven to GND -
   I:\important\ISE14.3\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_
   v1_03_a\data\axi_intc_v2_1_0.mpd line 129 
WARNING:EDK:4181 - PORT: Mem_RPN, CONNECTOR: Generic_Memory_reset - floating
   connection - I:\labz\wlan\system.mhs line 224 
WARNING:EDK:4181 - PORT: Processor_ack_out, CONNECTOR:
   axi_intc_0_INTERRUPT_Processor_ack_out - floating connection -
   I:\important\ISE14.3\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_
   v1_03_a\data\axi_intc_v2_1_0.mpd line 130 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x42000000 -
   I:\important\ISE14.3\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_
   if_cntlr_v3_10_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x42000000 -
   I:\important\ISE14.3\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_
   if_cntlr_v3_10_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   I:\important\ISE14.3\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaz
   e_v8_40_b\data\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_AXI value to 1 -
   I:\important\ISE14.3\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaz
   e_v8_40_b\data\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 1 -
   I:\important\ISE14.3\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaz
   e_v8_40_b\data\microblaze_v2_1_0.mpd line 335 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 1 -
   I:\important\ISE14.3\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaz
   e_v8_40_b\data\microblaze_v2_1_0.mpd line 365 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   I:\important\ISE14.3\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaz
   e_v8_40_b\data\microblaze_v2_1_0.mpd line 399 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   I:\important\ISE14.3\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaz
   e_v8_40_b\data\microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   I:\important\ISE14.3\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaz
   e_v8_40_b\data\microblaze_v2_1_0.mpd line 401 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   I:\important\ISE14.3\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_inter
   connect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 148 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi4_0; no DECERR
checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_RANGE_CHECK value to 0 -
   I:\important\ISE14.3\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_inter
   connect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 148 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 1 -
   I:\important\ISE14.3\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_
   v1_03_a\data\axi_intc_v2_1_0.mpd line 84 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111111111 -
   I:\important\ISE14.3\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_
   v1_03_a\data\axi_intc_v2_1_0.mpd line 85 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   I:\important\ISE14.3\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_
   v1_03_a\data\axi_intc_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   I:\important\ISE14.3\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_
   v1_03_a\data\axi_intc_v2_1_0.mpd line 87 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Port present in Generic_Ethernet_10_100
INTC INFO:: Processor_clk not connected.. IRQ to Microblaze is generated on AXI
clock.

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.
INFO: No asynchronous clock conversions in axi_interconnect axi4_0.
INTC_INFO_CONSTRAINTS:: Adding Edge interrupt constraints

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block - I:\labz\wlan\system.mhs
line 79 - elaborating IP
IPNAME:bram_block INSTANCE:axi_bram_ctrl_0_bram_block - I:\labz\wlan\system.mhs
line 145 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 - I:\labz\wlan\system.mhs line
128 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 2.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:proc_sys_reset_0 - I:\labz\wlan\system.mhs line 34 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<I:/important/ISE14.3/14.3/ISE_DS/EDK/artix7/data/artix7.acd> with local file
<I:/important/ISE14.3/14.3/ISE_DS/ISE/artix7/data/artix7.acd>
INSTANCE:microblaze_0_ilmb - I:\labz\wlan\system.mhs line 47 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<I:/important/ISE14.3/14.3/ISE_DS/EDK/artix7/data/artix7.acd> with local file
<I:/important/ISE14.3/14.3/ISE_DS/ISE/artix7/data/artix7.acd>
INSTANCE:microblaze_0_i_bram_ctrl - I:\labz\wlan\system.mhs line 54 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<I:/important/ISE14.3/14.3/ISE_DS/EDK/artix7/data/artix7.acd> with local file
<I:/important/ISE14.3/14.3/ISE_DS/ISE/artix7/data/artix7.acd>
INSTANCE:microblaze_0_dlmb - I:\labz\wlan\system.mhs line 63 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<I:/important/ISE14.3/14.3/ISE_DS/EDK/artix7/data/artix7.acd> with local file
<I:/important/ISE14.3/14.3/ISE_DS/ISE/artix7/data/artix7.acd>
INSTANCE:microblaze_0_d_bram_ctrl - I:\labz\wlan\system.mhs line 70 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<I:/important/ISE14.3/14.3/ISE_DS/EDK/artix7/data/artix7.acd> with local file
<I:/important/ISE14.3/14.3/ISE_DS/ISE/artix7/data/artix7.acd>
INSTANCE:microblaze_0_bram_block - I:\labz\wlan\system.mhs line 79 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<I:/important/ISE14.3/14.3/ISE_DS/EDK/artix7/data/artix7.acd> with local file
<I:/important/ISE14.3/14.3/ISE_DS/ISE/artix7/data/artix7.acd>
INSTANCE:microblaze_0 - I:\labz\wlan\system.mhs line 86 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<I:/important/ISE14.3/14.3/ISE_DS/EDK/artix7/data/artix7.acd> with local file
<I:/important/ISE14.3/14.3/ISE_DS/ISE/artix7/data/artix7.acd>
INSTANCE:debug_module - I:\labz\wlan\system.mhs line 115 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<I:/important/ISE14.3/14.3/ISE_DS/EDK/artix7/data/artix7.acd> with local file
<I:/important/ISE14.3/14.3/ISE_DS/ISE/artix7/data/artix7.acd>
INSTANCE:clock_generator_0 - I:\labz\wlan\system.mhs line 128 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<I:/important/ISE14.3/14.3/ISE_DS/EDK/artix7/data/artix7.acd> with local file
<I:/important/ISE14.3/14.3/ISE_DS/ISE/artix7/data/artix7.acd>
INSTANCE:axi_bram_ctrl_0_bram_block - I:\labz\wlan\system.mhs line 145 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<I:/important/ISE14.3/14.3/ISE_DS/EDK/artix7/data/artix7.acd> with local file
<I:/important/ISE14.3/14.3/ISE_DS/ISE/artix7/data/artix7.acd>
INSTANCE:axi_bram_ctrl_0 - I:\labz\wlan\system.mhs line 152 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<I:/important/ISE14.3/14.3/ISE_DS/EDK/artix7/data/artix7.acd> with local file
<I:/important/ISE14.3/14.3/ISE_DS/ISE/artix7/data/artix7.acd>
INSTANCE:axi4lite_0 - I:\labz\wlan\system.mhs line 169 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<I:/important/ISE14.3/14.3/ISE_DS/EDK/artix7/data/artix7.acd> with local file
<I:/important/ISE14.3/14.3/ISE_DS/ISE/artix7/data/artix7.acd>
INSTANCE:axi4_0 - I:\labz\wlan\system.mhs line 177 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<I:/important/ISE14.3/14.3/ISE_DS/EDK/artix7/data/artix7.acd> with local file
<I:/important/ISE14.3/14.3/ISE_DS/ISE/artix7/data/artix7.acd>
INSTANCE:rs232 - I:\labz\wlan\system.mhs line 184 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<I:/important/ISE14.3/14.3/ISE_DS/EDK/artix7/data/artix7.acd> with local file
<I:/important/ISE14.3/14.3/ISE_DS/ISE/artix7/data/artix7.acd>
Trying to terminate Process...
Done!

********************************************************************************
At Local date and time: Fri Nov 29 14:44:06 2013
 make -f system.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp system.xmp -exit_on_error -dont_add_loginfo -make_inst_lower -edwver 1.2 -xml SDK\SDK_Export\hw/system.xml 
Release 14.3 - psf2Edward EDK_P.40xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 2 master(s) : 5 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4_0 - 2 master(s) : 1 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi4_0; no DECERR
checking will be performed.

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Port present in Generic_Ethernet_10_100
INTC INFO:: Processor_clk not connected.. IRQ to Microblaze is generated on AXI
clock.
Conversion to XML complete.
xdsgen -inp system.xmp -report SDK\SDK_Export\hw/system.html  -make_docs_local
Release 14.3 - xdsgen EDK_P.40xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Generated Block Diagram.
Rasterizing proc_sys_reset_0.jpg.....
Rasterizing microblaze_0_ilmb.jpg.....
Rasterizing microblaze_0_i_bram_ctrl.jpg.....
Rasterizing microblaze_0_dlmb.jpg.....
Rasterizing microblaze_0_d_bram_ctrl.jpg.....
Rasterizing microblaze_0_bram_block.jpg.....
Rasterizing microblaze_0.jpg.....
Rasterizing debug_module.jpg.....
Rasterizing clock_generator_0.jpg.....
Rasterizing axi_bram_ctrl_0_bram_block.jpg.....
Rasterizing axi_bram_ctrl_0.jpg.....
Rasterizing axi4lite_0.jpg.....
Rasterizing axi4_0.jpg.....
Rasterizing RS232.jpg.....
Rasterizing Generic_External_Memory.jpg.....
Rasterizing Generic_Ethernet_10_100.jpg.....
Rasterizing mii_to_rmii_0.jpg.....
Rasterizing axi_intc_0.jpg.....
Rasterizing system_blkd.jpg.....
Report generated.
Report generation completed.
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7a100tcsg324-3 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.3 - platgen Xilinx EDK 14.3 Build EDK_P.40xd
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7a100tcsg324-3 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:71 - If a license for part 'xc7a100t' is available,
   it will be possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:42 - Your license support version '2013.11' for XPS expires
   in 1 day after which you will not qualify for Xilinx software updates or new
   releases.


Parse I:/labz/wlan/system.mhs ...

Read MPD definitions ...
WARNING:EDK:4092 - IPNAME: proc_sys_reset, INSTANCE: proc_sys_reset_0 -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 34 
WARNING:EDK:4092 - IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 47 
WARNING:EDK:4092 - IPNAME: lmb_bram_if_cntlr, INSTANCE: microblaze_0_i_bram_ctrl
   - Pre-Production version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 54 
WARNING:EDK:4092 - IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 63 
WARNING:EDK:4092 - IPNAME: lmb_bram_if_cntlr, INSTANCE: microblaze_0_d_bram_ctrl
   - Pre-Production version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 70 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: microblaze_0_bram_block -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 79 
WARNING:EDK:4092 - IPNAME: microblaze, INSTANCE: microblaze_0 - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 86 
WARNING:EDK:4092 - IPNAME: mdm, INSTANCE: debug_module - Pre-Production version
   not verified on hardware for architecture 'artix7' - I:\labz\wlan\system.mhs
   line 115 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 128 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_0_bram_block -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 145 
WARNING:EDK:4092 - IPNAME: axi_bram_ctrl, INSTANCE: axi_bram_ctrl_0 -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 152 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi4lite_0 -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 169 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi4_0 - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 177 
WARNING:EDK:4092 - IPNAME: axi_uartlite, INSTANCE: RS232 - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 184 
WARNING:EDK:4092 - IPNAME: axi_emc, INSTANCE: Generic_External_Memory -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 199 
WARNING:EDK:4092 - IPNAME: axi_ethernetlite, INSTANCE: Generic_Ethernet_10_100 -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 232 
WARNING:EDK:4092 - IPNAME: mii_to_rmii, INSTANCE: mii_to_rmii_0 - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 252 
WARNING:EDK:4092 - IPNAME: axi_intc, INSTANCE: axi_intc_0 - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 273 
WARNING:EDK:4092 - IPNAME: proc_sys_reset, INSTANCE: proc_sys_reset_0 -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 34 
WARNING:EDK:4092 - IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 47 
WARNING:EDK:4092 - IPNAME: lmb_bram_if_cntlr, INSTANCE: microblaze_0_i_bram_ctrl
   - Pre-Production version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 54 
WARNING:EDK:4092 - IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 63 
WARNING:EDK:4092 - IPNAME: lmb_bram_if_cntlr, INSTANCE: microblaze_0_d_bram_ctrl
   - Pre-Production version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 70 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: microblaze_0_bram_block -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 79 
WARNING:EDK:4092 - IPNAME: microblaze, INSTANCE: microblaze_0 - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 86 
WARNING:EDK:4092 - IPNAME: mdm, INSTANCE: debug_module - Pre-Production version
   not verified on hardware for architecture 'artix7' - I:\labz\wlan\system.mhs
   line 115 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 128 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_0_bram_block -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 145 
WARNING:EDK:4092 - IPNAME: axi_bram_ctrl, INSTANCE: axi_bram_ctrl_0 -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 152 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi4lite_0 -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 169 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi4_0 - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 177 
WARNING:EDK:4092 - IPNAME: axi_uartlite, INSTANCE: RS232 - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 184 
WARNING:EDK:4092 - IPNAME: axi_emc, INSTANCE: Generic_External_Memory -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 199 
WARNING:EDK:4092 - IPNAME: axi_ethernetlite, INSTANCE: Generic_Ethernet_10_100 -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 232 
WARNING:EDK:4092 - IPNAME: mii_to_rmii, INSTANCE: mii_to_rmii_0 - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 252 
WARNING:EDK:4092 - IPNAME: axi_intc, INSTANCE: axi_intc_0 - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 273 

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   I:\important\ISE14.3\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaz
   e_v8_40_b\data\microblaze_v2_1_0.mpd line 196 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   I:\important\ISE14.3\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaz
   e_v8_40_b\data\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   I:\important\ISE14.3\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaz
   e_v8_40_b\data\microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to artix7 -
   I:\important\ISE14.3\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_inter
   connect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to artix7 -
   I:\important\ISE14.3\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_inter
   connect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 0 -
   I:\important\ISE14.3\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_
   v1_03_a\data\axi_intc_v2_1_0.mpd line 84 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0000ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40600000-0x4060ffff) RS232	axi4lite_0
  (0x40e00000-0x40e0ffff) Generic_Ethernet_10_100	axi4lite_0
  (0x41200000-0x4120ffff) axi_intc_0	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x43000000-0x43ffffff) Generic_External_Memory	axi4lite_0
  (0xa2000000-0xa2003fff) axi_bram_ctrl_0	axi4_0
INFO:EDK:4087 - IPNAME: axi_ethernetlite, INSTANCE: Generic_Ethernet_10_100 -
   This design requires design constraints to guarantee performance.
   Please refer to the data sheet for details.  
   The AXI clock frequency must be greater than or equal to 50 MHz for 100 Mbs
   Ethernet operation and greater than or equal to 5.0 MHz for 10 Mbs Ethernet
   operation. - I:\labz\wlan\system.mhs line 232
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   I:\important\ISE14.3\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v
   2_00_b\data\lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   I:\important\ISE14.3\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v
   2_00_b\data\lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x10000 -
   I:\important\ISE14.3\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_bloc
   k_v1_00_a\data\bram_block_v2_1_0.mpd line 77 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_0_bram_block - tool
   is overriding PARAMETER C_MEMSIZE value to 0x4000 -
   I:\important\ISE14.3\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_bloc
   k_v1_00_a\data\bram_block_v2_1_0.mpd line 77 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 2 master(s) : 5 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4_0 - 2 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: Interrupt_address_in, CONNECTOR:
   axi_intc_0_INTERRUPT_Interrupt_address_in - No driver found. Port will be
   driven to GND -
   I:\important\ISE14.3\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_
   v1_03_a\data\axi_intc_v2_1_0.mpd line 129 
WARNING:EDK:4181 - PORT: Mem_RPN, CONNECTOR: Generic_Memory_reset - floating
   connection - I:\labz\wlan\system.mhs line 224 
WARNING:EDK:4181 - PORT: Processor_ack_out, CONNECTOR:
   axi_intc_0_INTERRUPT_Processor_ack_out - floating connection -
   I:\important\ISE14.3\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_
   v1_03_a\data\axi_intc_v2_1_0.mpd line 130 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x42000000 -
   I:\important\ISE14.3\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_
   if_cntlr_v3_10_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x42000000 -
   I:\important\ISE14.3\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_
   if_cntlr_v3_10_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   I:\important\ISE14.3\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaz
   e_v8_40_b\data\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_AXI value to 1 -
   I:\important\ISE14.3\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaz
   e_v8_40_b\data\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 1 -
   I:\important\ISE14.3\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaz
   e_v8_40_b\data\microblaze_v2_1_0.mpd line 335 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 1 -
   I:\important\ISE14.3\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaz
   e_v8_40_b\data\microblaze_v2_1_0.mpd line 365 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   I:\important\ISE14.3\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaz
   e_v8_40_b\data\microblaze_v2_1_0.mpd line 399 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   I:\important\ISE14.3\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaz
   e_v8_40_b\data\microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   I:\important\ISE14.3\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaz
   e_v8_40_b\data\microblaze_v2_1_0.mpd line 401 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   I:\important\ISE14.3\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_inter
   connect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 148 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi4_0; no DECERR
checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_RANGE_CHECK value to 0 -
   I:\important\ISE14.3\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_inter
   connect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 148 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 1 -
   I:\important\ISE14.3\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_
   v1_03_a\data\axi_intc_v2_1_0.mpd line 84 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111111111 -
   I:\important\ISE14.3\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_
   v1_03_a\data\axi_intc_v2_1_0.mpd line 85 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   I:\important\ISE14.3\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_
   v1_03_a\data\axi_intc_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   I:\important\ISE14.3\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_
   v1_03_a\data\axi_intc_v2_1_0.mpd line 87 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Port present in Generic_Ethernet_10_100
INTC INFO:: Processor_clk not connected.. IRQ to Microblaze is generated on AXI
clock.

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.
INFO: No asynchronous clock conversions in axi_interconnect axi4_0.
INTC_INFO_CONSTRAINTS:: Adding Edge interrupt constraints

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block - I:\labz\wlan\system.mhs
line 79 - elaborating IP
IPNAME:bram_block INSTANCE:axi_bram_ctrl_0_bram_block - I:\labz\wlan\system.mhs
line 145 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 - I:\labz\wlan\system.mhs line
128 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:proc_sys_reset_0 - I:\labz\wlan\system.mhs line 34 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<I:/important/ISE14.3/14.3/ISE_DS/EDK/artix7/data/artix7.acd> with local file
<I:/important/ISE14.3/14.3/ISE_DS/ISE/artix7/data/artix7.acd>
INSTANCE:microblaze_0_ilmb - I:\labz\wlan\system.mhs line 47 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<I:/important/ISE14.3/14.3/ISE_DS/EDK/artix7/data/artix7.acd> with local file
<I:/important/ISE14.3/14.3/ISE_DS/ISE/artix7/data/artix7.acd>
INSTANCE:microblaze_0_i_bram_ctrl - I:\labz\wlan\system.mhs line 54 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<I:/important/ISE14.3/14.3/ISE_DS/EDK/artix7/data/artix7.acd> with local file
<I:/important/ISE14.3/14.3/ISE_DS/ISE/artix7/data/artix7.acd>
INSTANCE:microblaze_0_dlmb - I:\labz\wlan\system.mhs line 63 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<I:/important/ISE14.3/14.3/ISE_DS/EDK/artix7/data/artix7.acd> with local file
<I:/important/ISE14.3/14.3/ISE_DS/ISE/artix7/data/artix7.acd>
INSTANCE:microblaze_0_d_bram_ctrl - I:\labz\wlan\system.mhs line 70 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<I:/important/ISE14.3/14.3/ISE_DS/EDK/artix7/data/artix7.acd> with local file
<I:/important/ISE14.3/14.3/ISE_DS/ISE/artix7/data/artix7.acd>
INSTANCE:microblaze_0_bram_block - I:\labz\wlan\system.mhs line 79 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<I:/important/ISE14.3/14.3/ISE_DS/EDK/artix7/data/artix7.acd> with local file
<I:/important/ISE14.3/14.3/ISE_DS/ISE/artix7/data/artix7.acd>
INSTANCE:microblaze_0 - I:\labz\wlan\system.mhs line 86 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<I:/important/ISE14.3/14.3/ISE_DS/EDK/artix7/data/artix7.acd> with local file
<I:/important/ISE14.3/14.3/ISE_DS/ISE/artix7/data/artix7.acd>
INSTANCE:debug_module - I:\labz\wlan\system.mhs line 115 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<I:/important/ISE14.3/14.3/ISE_DS/EDK/artix7/data/artix7.acd> with local file
<I:/important/ISE14.3/14.3/ISE_DS/ISE/artix7/data/artix7.acd>
INSTANCE:clock_generator_0 - I:\labz\wlan\system.mhs line 128 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<I:/important/ISE14.3/14.3/ISE_DS/EDK/artix7/data/artix7.acd> with local file
<I:/important/ISE14.3/14.3/ISE_DS/ISE/artix7/data/artix7.acd>
INSTANCE:axi_bram_ctrl_0_bram_block - I:\labz\wlan\system.mhs line 145 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<I:/important/ISE14.3/14.3/ISE_DS/EDK/artix7/data/artix7.acd> with local file
<I:/important/ISE14.3/14.3/ISE_DS/ISE/artix7/data/artix7.acd>
INSTANCE:axi_bram_ctrl_0 - I:\labz\wlan\system.mhs line 152 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<I:/important/ISE14.3/14.3/ISE_DS/EDK/artix7/data/artix7.acd> with local file
<I:/important/ISE14.3/14.3/ISE_DS/ISE/artix7/data/artix7.acd>
INSTANCE:axi4lite_0 - I:\labz\wlan\system.mhs line 169 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<I:/important/ISE14.3/14.3/ISE_DS/EDK/artix7/data/artix7.acd> with local file
<I:/important/ISE14.3/14.3/ISE_DS/ISE/artix7/data/artix7.acd>
INSTANCE:axi4_0 - I:\labz\wlan\system.mhs line 177 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<I:/important/ISE14.3/14.3/ISE_DS/EDK/artix7/data/artix7.acd> with local file
<I:/important/ISE14.3/14.3/ISE_DS/ISE/artix7/data/artix7.acd>
INSTANCE:rs232 - I:\labz\wlan\system.mhs line 184 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<I:/important/ISE14.3/14.3/ISE_DS/EDK/artix7/data/artix7.acd> with local file
<I:/important/ISE14.3/14.3/ISE_DS/ISE/artix7/data/artix7.acd>
INSTANCE:generic_external_memory - I:\labz\wlan\system.mhs line 199 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<I:/important/ISE14.3/14.3/ISE_DS/EDK/artix7/data/artix7.acd> with local file
<I:/important/ISE14.3/14.3/ISE_DS/ISE/artix7/data/artix7.acd>
INSTANCE:generic_ethernet_10_100 - I:\labz\wlan\system.mhs line 232 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<I:/important/ISE14.3/14.3/ISE_DS/EDK/artix7/data/artix7.acd> with local file
<I:/important/ISE14.3/14.3/ISE_DS/ISE/artix7/data/artix7.acd>
INSTANCE:mii_to_rmii_0 - I:\labz\wlan\system.mhs line 252 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<I:/important/ISE14.3/14.3/ISE_DS/EDK/artix7/data/artix7.acd> with local file
<I:/important/ISE14.3/14.3/ISE_DS/ISE/artix7/data/artix7.acd>
INSTANCE:axi_intc_0 - I:\labz\wlan\system.mhs line 273 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<I:/important/ISE14.3/14.3/ISE_DS/EDK/artix7/data/artix7.acd> with local file
<I:/important/ISE14.3/14.3/ISE_DS/ISE/artix7/data/artix7.acd>

Running NGCBUILD ...
IPNAME:system_microblaze_0_ilmb_wrapper INSTANCE:microblaze_0_ilmb -
I:\labz\wlan\system.mhs line 47 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<I:/important/ISE14.3/14.3/ISE_DS/EDK/artix7/data/artix7.acd> with local file
<I:/important/ISE14.3/14.3/ISE_DS/ISE/artix7/data/artix7.acd>

Command Line:
I:\important\ISE14.3\14.3\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7a100tcsg324-3 -intstyle silent -i -sd .. system_microblaze_0_ilmb_wrapper.ngc
../system_microblaze_0_ilmb_wrapper

Reading NGO file
"I:/labz/wlan/implementation/microblaze_0_ilmb_wrapper/system_microblaze_0_ilmb_
wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_ilmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  12 sec
Total CPU time to NGCBUILD completion:   12 sec

Writing NGCBUILD log file "../system_microblaze_0_ilmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_microblaze_0_dlmb_wrapper INSTANCE:microblaze_0_dlmb -
I:\labz\wlan\system.mhs line 63 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<I:/important/ISE14.3/14.3/ISE_DS/EDK/artix7/data/artix7.acd> with local file
<I:/important/ISE14.3/14.3/ISE_DS/ISE/artix7/data/artix7.acd>

Command Line:
I:\important\ISE14.3\14.3\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7a100tcsg324-3 -intstyle silent -i -sd .. system_microblaze_0_dlmb_wrapper.ngc
../system_microblaze_0_dlmb_wrapper

Reading NGO file
"I:/labz/wlan/implementation/microblaze_0_dlmb_wrapper/system_microblaze_0_dlmb_
wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_dlmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  13 sec
Total CPU time to NGCBUILD completion:   12 sec

Writing NGCBUILD log file "../system_microblaze_0_dlmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_microblaze_0_wrapper INSTANCE:microblaze_0 -
I:\labz\wlan\system.mhs line 86 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<I:/important/ISE14.3/14.3/ISE_DS/EDK/artix7/data/artix7.acd> with local file
<I:/important/ISE14.3/14.3/ISE_DS/ISE/artix7/data/artix7.acd>

Command Line:
I:\important\ISE14.3\14.3\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7a100tcsg324-3 -intstyle silent -i -sd .. system_microblaze_0_wrapper.ngc
../system_microblaze_0_wrapper

Reading NGO file
"I:/labz/wlan/implementation/microblaze_0_wrapper/system_microblaze_0_wrapper.ng
c" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  15 sec
Total CPU time to NGCBUILD completion:   13 sec

Writing NGCBUILD log file "../system_microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
I:\labz\wlan\system.mhs line 128 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<I:/important/ISE14.3/14.3/ISE_DS/EDK/artix7/data/artix7.acd> with local file
<I:/important/ISE14.3/14.3/ISE_DS/ISE/artix7/data/artix7.acd>

Command Line:
I:\important\ISE14.3\14.3\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7a100tcsg324-3 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"I:/labz/wlan/implementation/clock_generator_0_wrapper/system_clock_generator_0_
wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  13 sec
Total CPU time to NGCBUILD completion:   13 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_axi4lite_0_wrapper INSTANCE:axi4lite_0 - I:\labz\wlan\system.mhs
line 169 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<I:/important/ISE14.3/14.3/ISE_DS/EDK/artix7/data/artix7.acd> with local file
<I:/important/ISE14.3/14.3/ISE_DS/ISE/artix7/data/artix7.acd>

Command Line:
I:\important\ISE14.3\14.3\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7a100tcsg324-3 -intstyle silent -i -sd .. system_axi4lite_0_wrapper.ngc
../system_axi4lite_0_wrapper

Reading NGO file
"I:/labz/wlan/implementation/axi4lite_0_wrapper/system_axi4lite_0_wrapper.ngc"
...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_axi4lite_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  13 sec
Total CPU time to NGCBUILD completion:   13 sec

Writing NGCBUILD log file "../system_axi4lite_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_axi4_0_wrapper INSTANCE:axi4_0 - I:\labz\wlan\system.mhs line 177
- Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<I:/important/ISE14.3/14.3/ISE_DS/EDK/artix7/data/artix7.acd> with local file
<I:/important/ISE14.3/14.3/ISE_DS/ISE/artix7/data/artix7.acd>

Command Line:
I:\important\ISE14.3\14.3\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7a100tcsg324-3 -intstyle silent -i -sd .. system_axi4_0_wrapper.ngc
../system_axi4_0_wrapper

Reading NGO file
"I:/labz/wlan/implementation/axi4_0_wrapper/system_axi4_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_axi4_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  13 sec
Total CPU time to NGCBUILD completion:   13 sec

Writing NGCBUILD log file "../system_axi4_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_generic_ethernet_10_100_wrapper INSTANCE:generic_ethernet_10_100 -
I:\labz\wlan\system.mhs line 232 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<I:/important/ISE14.3/14.3/ISE_DS/EDK/artix7/data/artix7.acd> with local file
<I:/important/ISE14.3/14.3/ISE_DS/ISE/artix7/data/artix7.acd>

Command Line:
I:\important\ISE14.3\14.3\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7a100tcsg324-3 -intstyle silent -i -sd ..
system_generic_ethernet_10_100_wrapper.ngc
../system_generic_ethernet_10_100_wrapper

Reading NGO file
"I:/labz/wlan/implementation/generic_ethernet_10_100_wrapper/system_generic_ethe
rnet_10_100_wrapper.ngc" ...
Loading design module
"../system_generic_ethernet_10_100_wrapper_blk_mem_gen_v6_2.ngc"...
Loading design module
"../system_generic_ethernet_10_100_wrapper_fifo_generator_v9_1.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_generic_ethernet_10_100_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  13 sec
Total CPU time to NGCBUILD completion:   12 sec

Writing NGCBUILD log file "../system_generic_ethernet_10_100_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 1054.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<I:/important/ISE14.3/14.3/ISE_DS/EDK/artix7/data/artix7.acd> with local file
<I:/important/ISE14.3/14.3/ISE_DS/ISE/artix7/data/artix7.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc7a100tcsg324-3 -implement xflow.opt system.ngc
Release 14.3 - Xflow P.40xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc7a100tcsg324-3 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file
<I:/important/ISE14.3/14.3/ISE_DS/EDK/artix7/data/artix7.acd> with local file
<I:/important/ISE14.3/14.3/ISE_DS/ISE/artix7/data/artix7.acd>
.... Copying flowfile I:/important/ISE14.3/14.3/ISE_DS/ISE/xilinx/data/fpga.flw
into working directory I:/labz/wlan/implementation 

Using Flow File: I:/labz/wlan/implementation/fpga.flw 
Using Option File(s): 
 I:/labz/wlan/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc7a100tcsg324-3 -nt timestamp -bm system.bmm
"I:/labz/wlan/implementation/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 14.3 - ngdbuild P.40xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<I:/important/ISE14.3/14.3/ISE_DS/EDK/artix7/data/artix7.acd> with local file
<I:/important/ISE14.3/14.3/ISE_DS/ISE/artix7/data/artix7.acd>

Command Line:
I:\important\ISE14.3\14.3\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc7a100tcsg324-3 -nt timestamp -bm system.bmm
I:/labz/wlan/implementation/system.ngc -uc system.ucf system.ngd

Reading NGO file "I:/labz/wlan/implementation/system.ngc" ...
Loading design module
"I:/labz/wlan/implementation/system_mii_to_rmii_0_wrapper.ngc"...
Loading design module "I:/labz/wlan/implementation/system_rs232_wrapper.ngc"...
Loading design module
"I:/labz/wlan/implementation/system_proc_sys_reset_0_wrapper.ngc"...
Loading design module
"I:/labz/wlan/implementation/system_clock_generator_0_wrapper.ngc"...
Loading design module
"I:/labz/wlan/implementation/system_generic_ethernet_10_100_wrapper.ngc"...
Loading design module
"I:/labz/wlan/implementation/system_microblaze_0_ilmb_wrapper.ngc"...
Loading design module
"I:/labz/wlan/implementation/system_microblaze_0_dlmb_wrapper.ngc"...
Loading design module
"I:/labz/wlan/implementation/system_axi4lite_0_wrapper.ngc"...
Loading design module "I:/labz/wlan/implementation/system_axi4_0_wrapper.ngc"...
Loading design module
"I:/labz/wlan/implementation/system_microblaze_0_wrapper.ngc"...
Loading design module
"I:/labz/wlan/implementation/system_microblaze_0_i_bram_ctrl_wrapper.ngc"...
Loading design module
"I:/labz/wlan/implementation/system_microblaze_0_d_bram_ctrl_wrapper.ngc"...
Loading design module
"I:/labz/wlan/implementation/system_axi_bram_ctrl_0_wrapper.ngc"...
Loading design module
"I:/labz/wlan/implementation/system_axi_intc_0_wrapper.ngc"...
Loading design module
"I:/labz/wlan/implementation/system_debug_module_wrapper.ngc"...
Loading design module
"I:/labz/wlan/implementation/system_generic_external_memory_wrapper.ngc"...
Loading design module
"I:/labz/wlan/implementation/system_microblaze_0_bram_block_wrapper.ngc"...
Loading design module
"I:/labz/wlan/implementation/system_axi_bram_ctrl_0_bram_block_wrapper.ngc"...
Applying constraints in
"I:/labz/wlan/implementation/system_microblaze_0_ilmb_wrapper.ncf" to module
"microblaze_0_ilmb"...
Checking Constraint Associations...
Applying constraints in
"I:/labz/wlan/implementation/system_microblaze_0_dlmb_wrapper.ncf" to module
"microblaze_0_dlmb"...
Checking Constraint Associations...
Applying constraints in
"I:/labz/wlan/implementation/system_axi4lite_0_wrapper.ncf" to module
"axi4lite_0"...
Checking Constraint Associations...
Applying constraints in "I:/labz/wlan/implementation/system_axi4_0_wrapper.ncf"
to module "axi4_0"...
Checking Constraint Associations...
Applying constraints in
"I:/labz/wlan/implementation/system_microblaze_0_wrapper.ncf" to module
"microblaze_0"...
Checking Constraint Associations...
Applying constraints in
"I:/labz/wlan/implementation/system_axi_intc_0_wrapper.ncf" to module
"axi_intc_0"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4_0/axi4_0\/si_converter_bank\/gen_conv_slot[0].cl
   ock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4_0_reset_resync>: No instances of type FFS were found under block
   "axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/si_converter_bank\/gen_conv_sl
   ot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_reset_source = FFS
   PADS CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4_0_reset_source = FFS PADS
   CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi4_0_reset_resync', does not directly
   or indirectly drive any flip-flops, latches and/or RAMs and is not actively
   used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into MMCME2_ADV instance
   clock_generator_0/MMCM1_INST/MMCM_ADV_inst. The following new TNM groups and
   period specifications were generated at the MMCME2_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT1 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT1" TS_sys_clk_pin
   * 0.5 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into MMCME2_ADV instance
   clock_generator_0/MMCM1_INST/MMCM_ADV_inst. The following new TNM groups and
   period specifications were generated at the MMCME2_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0" TS_sys_clk_pin
   HIGH 50>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:486 - Attribute "CLOCK_HOLD" is not allowed on symbol
   "clock_generator_0/MMCM1_INST/MMCM_ADV_inst" of type "MMCME2_ADV".  This
   attribute will be ignored.
WARNING:NgdBuild:443 - SFF primitive
   'Generic_Ethernet_10_100/Generic_Ethernet_10_100/XEMAC_I/EMAC_I/COLLISION_SYN
   C_2' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Generic_External_Memory/Generic_External_Memory/EMC_CTRL_I/ADDR_COUNTER_MUX_
   I/ADDRESS_STORE_GEN[31].ADDRESS_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Generic_External_Memory/Generic_External_Memory/EMC_CTRL_I/ADDR_COUNTER_MUX_
   I/ADDRESS_STORE_GEN[30].ADDRESS_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Generic_External_Memory/Generic_External_Memory/EMC_CTRL_I/MEM_STEER_I/RDDAT
   A_PATH_MUX_GEN.ASYNC_ADDR_CNT_GEN.RDDATA_EN_GEN_ASYNC[3].RDDATA_EN_REG_ASYNC'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Generic_External_Memory/Generic_External_Memory/EMC_CTRL_I/MEM_STEER_I/ASYNC
   _MEM_RDACK_GEN.AALIGN_PIPE_GEN[1].AALIGN_PIPE' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Generic_External_Memory/Generic_External_Memory/EMC_CTRL_I/MEM_STATE_MACHINE
   _I/READ_COMPLETE_PIPE_GEN[6].READ_COMPLETE_PIPE' has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  14

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion: 2 min  59 sec
Total CPU time to NGDBUILD completion:  2 min  52 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.3 - Map P.40xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<I:/important/ISE14.3/14.3/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<I:/important/ISE14.3/14.3/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "7a100tcsg324-3".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:54 - 'xc7a100t' is a WebPack part.
WARNING:Security:42 - Your license support version '2013.11' for ISE expires in
1 day after which you will not qualify for Xilinx software updates or new
releases.
----------------------------------------------------------------------
Mapping design into LUTs...
WARNING:MapLib:41 - All members of TNM group
   "FFS("axi_intc_0/axi_intc_0/INTC_CORE_I/intr_sync*")" have been optimized out
   of the design.
WARNING:MapLib:41 - All members of TNM group
   "FFS("axi_intc_0/axi_intc_0/INTC_CORE_I/intr_p1*")" have been optimized out
   of the design.
WARNING:MapLib:46 - The user-defined group "GRP_INTC_intr_sync_axi_intc_0" has
   been discarded, because all of its included elements were optimized out of
   the design.
WARNING:MapLib:46 - The user-defined group "GRP_INTC_intr_p1_axi_intc_0" has
   been discarded, because all of its included elements were optimized out of
   the design.
WARNING:MapLib:48 - The timing specification "TS_sync_axi_intc_0" has been
   discarded because its TO group (GRP_INTC_intr_sync_axi_intc_0) was optimized
   away.
WARNING:MapLib:47 - The timing specification "TS_intr_sync_p1_axi_intc_0" has
   been discarded because both its FROM group (GRP_INTC_intr_sync_axi_intc_0)
   and TO group (GRP_INTC_intr_p1_axi_intc_0) were optimized away.
Writing file system_map.ngm...
Running directed packing...
WARNING:Pack:2780 - The register
   "Generic_Ethernet_10_100/Generic_Ethernet_10_100/IOFFS_GEN[0].TX_FF_I" has
   the property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Generic_Ethernet_10_100/Generic_Ethernet_10_100/IOFFS_GEN[3].TX_FF_I" has
   the property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Generic_Ethernet_10_100/Generic_Ethernet_10_100/IOFFS_GEN[2].RX_FF_I" has
   the property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Generic_Ethernet_10_100/Generic_Ethernet_10_100/IOFFS_GEN[1].TX_FF_I" has
   the property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Generic_Ethernet_10_100/Generic_Ethernet_10_100/IOFFS_GEN[0].RX_FF_I" has
   the property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Generic_Ethernet_10_100/Generic_Ethernet_10_100/IOFFS_GEN[3].RX_FF_I" has
   the property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Generic_Ethernet_10_100/Generic_Ethernet_10_100/IOFFS_GEN2.TEN_FF" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Generic_Ethernet_10_100/Generic_Ethernet_10_100/IOFFS_GEN[1].RX_FF_I" has
   the property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Generic_Ethernet_10_100/Generic_Ethernet_10_100/IOFFS_GEN2.RER_FF" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Generic_Ethernet_10_100/Generic_Ethernet_10_100/IOFFS_GEN[2].TX_FF_I" has
   the property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Generic_Ethernet_10_100/Generic_Ethernet_10_100/IOFFS_GEN2.DVD_FF" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 1 mins 48 secs 
Total CPU  time at the beginning of Placer: 1 mins 22 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:d9f2f6c6) REAL time: 1 mins 59 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:d9f2f6c6) REAL time: 2 mins 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:49b2bf96) REAL time: 2 mins 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:750a3519) REAL time: 2 mins 21 secs 

Phase 5.30  Global Clock Region Assignment
Phase 5.30  Global Clock Region Assignment (Checksum:750a3519) REAL time: 2 mins 21 secs 

Phase 6.3  Local Placement Optimization
Phase 6.3  Local Placement Optimization (Checksum:750a3519) REAL time: 2 mins 22 secs 

Phase 7.5  Local Placement Optimization
Phase 7.5  Local Placement Optimization (Checksum:750a3519) REAL time: 2 mins 22 secs 

Phase 8.8  Global Placement
........................................
....................................
.............................................................................................
..........................................................................
..........................................................................
Phase 8.8  Global Placement (Checksum:815f440a) REAL time: 4 mins 42 secs 

Phase 9.5  Local Placement Optimization
Phase 9.5  Local Placement Optimization (Checksum:815f440a) REAL time: 4 mins 43 secs 

Phase 10.18  Placement Optimization
Phase 10.18  Placement Optimization (Checksum:72eb084e) REAL time: 5 mins 8 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:72eb084e) REAL time: 5 mins 9 secs 

Phase 12.34  Placement Validation
Phase 12.34  Placement Validation (Checksum:72eb084e) REAL time: 5 mins 9 secs 

Total REAL time to Placer completion: 5 mins 38 secs 
Total CPU  time to Placer completion: 4 mins 54 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   44
Slice Logic Utilization:
  Number of Slice Registers:                 3,613 out of 126,800    2
    Number used as Flip Flops:               3,577
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:               36
  Number of Slice LUTs:                      4,016 out of  63,400    6
    Number used as logic:                    3,583 out of  63,400    5
      Number using O6 output only:           2,644
      Number using O5 output only:              66
      Number using O5 and O6:                  873
      Number used as ROM:                        0
    Number used as Memory:                     342 out of  19,000    1
      Number used as Dual Port RAM:             96
        Number using O6 output only:             4
        Number using O5 output only:             1
        Number using O5 and O6:                 91
      Number used as Single Port RAM:            4
        Number using O6 output only:             4
        Number using O5 output only:             0
        Number using O5 and O6:                  0
      Number used as Shift Register:           242
        Number using O6 output only:           241
        Number using O5 output only:             1
        Number using O5 and O6:                  0
    Number used exclusively as route-thrus:     91
      Number with same-slice register load:     83
      Number with same-slice carry load:         8
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 1,900 out of  15,850   11
  Number of LUT Flip Flop pairs used:        5,152
    Number with an unused Flip Flop:         1,811 out of   5,152   35
    Number with an unused LUT:               1,136 out of   5,152   22
    Number of fully used LUT-FF pairs:       2,205 out of   5,152   42
    Number of unique control sets:             282
    Number of slice register sites lost
      to control set restrictions:           1,118 out of 126,800    1

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                        58 out of     210   27
    Number of LOCed IOBs:                       58 out of      58  100
    IOB Flip Flops:                             86

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                 28 out of     135   20
    Number using RAMB36E1 only:                 28
    Number using FIFO36E1 only:                  0
  Number of RAMB18E1/FIFO18E1s:                  0 out of     270    0
  Number of BUFG/BUFGCTRLs:                      5 out of      32   15
    Number used as BUFGs:                        5
    Number used as BUFGCTRLs:                    0
  Number of IDELAYE2/IDELAYE2_FINEDELAYs:        0 out of     300    0
  Number of ILOGICE2/ILOGICE3/ISERDESE2s:       22 out of     300    7
    Number used as ILOGICE2s:                   22
  Number used as  ILOGICE3s:                     0
    Number used as ISERDESE2s:                   0
  Number of ODELAYE2/ODELAYE2_FINEDELAYs:        0
  Number of OLOGICE2/OLOGICE3/OSERDESE2s:       48 out of     300   16
    Number used as OLOGICE2s:                   48
    Number used as OLOGICE3s:                    0
    Number used as OSERDESE2s:                   0
  Number of PHASER_IN/PHASER_IN_PHYs:            0 out of      24    0
  Number of PHASER_OUT/PHASER_OUT_PHYs:          0 out of      24    0
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHCEs:                             0 out of      96    0
  Number of BUFRs:                               0 out of      24    0
  Number of CAPTUREs:                            0 out of       1    0
  Number of DNA_PORTs:                           0 out of       1    0
  Number of DSP48E1s:                            3 out of     240    1
  Number of EFUSE_USRs:                          0 out of       1    0
  Number of FRAME_ECCs:                          0 out of       1    0
  Number of GTPE2_CHANNELs:                      0 out of       8    0
  Number of GTPE2_COMMONs:                       0 out of       2    0
  Number of IBUFDS_GTE2s:                        0 out of       4    0
  Number of ICAPs:                               0 out of       2    0
  Number of IDELAYCTRLs:                         0 out of       6    0
  Number of IN_FIFOs:                            0 out of      24    0
  Number of MMCME2_ADVs:                         1 out of       6   16
  Number of OUT_FIFOs:                           0 out of      24    0
  Number of PCIE_2_1s:                           0 out of       1    0
  Number of PHASER_REFs:                         0 out of       6    0
  Number of PHY_CONTROLs:                        0 out of       6    0
  Number of PLLE2_ADVs:                          0 out of       6    0
  Number of STARTUPs:                            0 out of       1    0
  Number of XADCs:                               0 out of       1    0

Average Fanout of Non-Clock Nets:                4.02

Peak Memory Usage:  930 MB
Total REAL time to MAP completion:  5 mins 57 secs 
Total CPU time to MAP completion:   5 mins 10 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.3 - par P.40xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <I:/important/ISE14.3/14.3/ISE_DS/EDK/data/parBmgr.acd> with local file
<I:/important/ISE14.3/14.3/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '7a100t.nph' in environment
I:\important\ISE14.3\14.3\ISE_DS\ISE\;I:\important\ISE14.3\14.3\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc7a100t, package csg324, speed -3
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:54 - 'xc7a100t' is a WebPack part.
WARNING:Security:42 - Your license support version '2013.11' for ISE expires in 1 day after which you will not qualify
for Xilinx software updates or new releases.

----------------------------------------------------------------------

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "ADVANCED 1.05 2012-10-12".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 3,613 out of 126,800    2
    Number used as Flip Flops:               3,577
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:               36
  Number of Slice LUTs:                      4,016 out of  63,400    6
    Number used as logic:                    3,583 out of  63,400    5
      Number using O6 output only:           2,644
      Number using O5 output only:              66
      Number using O5 and O6:                  873
      Number used as ROM:                        0
    Number used as Memory:                     342 out of  19,000    1
      Number used as Dual Port RAM:             96
        Number using O6 output only:             4
        Number using O5 output only:             1
        Number using O5 and O6:                 91
      Number used as Single Port RAM:            4
        Number using O6 output only:             4
        Number using O5 output only:             0
        Number using O5 and O6:                  0
      Number used as Shift Register:           242
        Number using O6 output only:           241
        Number using O5 output only:             1
        Number using O5 and O6:                  0
    Number used exclusively as route-thrus:     91
      Number with same-slice register load:     83
      Number with same-slice carry load:         8
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 1,900 out of  15,850   11
  Number of LUT Flip Flop pairs used:        5,152
    Number with an unused Flip Flop:         1,811 out of   5,152   35
    Number with an unused LUT:               1,136 out of   5,152   22
    Number of fully used LUT-FF pairs:       2,205 out of   5,152   42
    Number of slice register sites lost
      to control set restrictions:               0 out of 126,800    0

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                        58 out of     210   27
    Number of LOCed IOBs:                       58 out of      58  100
    IOB Flip Flops:                             86

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                 28 out of     135   20
    Number using RAMB36E1 only:                 28
    Number using FIFO36E1 only:                  0
  Number of RAMB18E1/FIFO18E1s:                  0 out of     270    0
  Number of BUFG/BUFGCTRLs:                      5 out of      32   15
    Number used as BUFGs:                        5
    Number used as BUFGCTRLs:                    0
  Number of IDELAYE2/IDELAYE2_FINEDELAYs:        0 out of     300    0
  Number of ILOGICE2/ILOGICE3/ISERDESE2s:       22 out of     300    7
    Number used as ILOGICE2s:                   22
  Number used as  ILOGICE3s:                     0
    Number used as ISERDESE2s:                   0
  Number of ODELAYE2/ODELAYE2_FINEDELAYs:        0
  Number of OLOGICE2/OLOGICE3/OSERDESE2s:       48 out of     300   16
    Number used as OLOGICE2s:                   48
    Number used as OLOGICE3s:                    0
    Number used as OSERDESE2s:                   0
  Number of PHASER_IN/PHASER_IN_PHYs:            0 out of      24    0
  Number of PHASER_OUT/PHASER_OUT_PHYs:          0 out of      24    0
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHCEs:                             0 out of      96    0
  Number of BUFRs:                               0 out of      24    0
  Number of CAPTUREs:                            0 out of       1    0
  Number of DNA_PORTs:                           0 out of       1    0
  Number of DSP48E1s:                            3 out of     240    1
  Number of EFUSE_USRs:                          0 out of       1    0
  Number of FRAME_ECCs:                          0 out of       1    0
  Number of GTPE2_CHANNELs:                      0 out of       8    0
  Number of GTPE2_COMMONs:                       0 out of       2    0
  Number of IBUFDS_GTE2s:                        0 out of       4    0
  Number of ICAPs:                               0 out of       2    0
  Number of IDELAYCTRLs:                         0 out of       6    0
  Number of IN_FIFOs:                            0 out of      24    0
  Number of MMCME2_ADVs:                         1 out of       6   16
  Number of OUT_FIFOs:                           0 out of      24    0
  Number of PCIE_2_1s:                           0 out of       1    0
  Number of PHASER_REFs:                         0 out of       6    0
  Number of PHY_CONTROLs:                        0 out of       6    0
  Number of PLLE2_ADVs:                          0 out of       6    0
  Number of STARTUPs:                            0 out of       1    0
  Number of XADCs:                               0 out of       1    0


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 44 secs 
Finished initial Timing Analysis.  REAL time: 45 secs 

WARNING:Par:288 - The signal
   Generic_Ethernet_10_100/Generic_Ethernet_10_100/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_
   FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1_O has no load.  PAR will not attempt to
   route this signal.
WARNING:Par:288 - The signal
   Generic_Ethernet_10_100/Generic_Ethernet_10_100/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_
   FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1_O has no load.  PAR will not attempt to
   route this signal.
WARNING:Par:288 - The signal microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<31> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy1_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy2_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy5_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy3_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy4_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<30> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 31360 unrouted;      REAL time: 51 secs 

Phase  2  : 24480 unrouted;      REAL time: 54 secs 

Phase  3  : 8115 unrouted;      REAL time: 1 mins 14 secs 

Phase  4  : 8115 unrouted; (Setup:0, Hold:33725, Component Switching Limit:0)     REAL time: 1 mins 24 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:29169, Component Switching Limit:0)     REAL time: 1 mins 48 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:29169, Component Switching Limit:0)     REAL time: 1 mins 48 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:29169, Component Switching Limit:0)     REAL time: 1 mins 48 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:29169, Component Switching Limit:0)     REAL time: 1 mins 48 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 56 secs 
Total REAL time to Router completion: 1 mins 56 secs 
Total CPU time to Router completion: 1 mins 49 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|axi_bram_ctrl_0_bram |              |      |      |            |             |
|_porta_2_axi_bram_ct |              |      |      |            |             |
|rl_0_bram_block_port |              |      |      |            |             |
|          a_BRAM_Clk | BUFGCTRL_X0Y1| No   | 1607 |  0.244     |  1.437      |
+---------------------+--------------+------+------+------------+-------------+
|clock_generator_0_CL |              |      |      |            |             |
|               KOUT1 | BUFGCTRL_X0Y0| No   |   36 |  0.205     |  1.448      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_debug_D |              |      |      |            |             |
|              bg_Clk |BUFGCTRL_X0Y30| No   |   66 |  0.086     |  1.311      |
+---------------------+--------------+------+------+------------+-------------+
|clock_generator_0_CL |              |      |      |            |             |
|       KIN_pin_BUFGP |BUFGCTRL_X0Y31| No   |    1 |  0.000     |  1.405      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_debug_D |              |      |      |            |             |
|           bg_Update |         Local|      |   21 |  1.317     |  2.208      |
+---------------------+--------------+------+------+------------+-------------+
|Generic_Ethernet_10_ |              |      |      |            |             |
|      100_PHY_rx_clk |         Local|      |   16 |  0.716     |  1.300      |
+---------------------+--------------+------+------+------------+-------------+
|Generic_Ethernet_10_ |              |      |      |            |             |
|100/Generic_Ethernet |              |      |      |            |             |
|_10_100/phy_tx_clk_i |              |      |      |            |             |
|                     |         Local|      |   13 |  0.707     |  0.997      |
+---------------------+--------------+------+------+------------+-------------+
|clock_generator_0/cl |              |      |      |            |             |
|ock_generator_0/SIG_ |              |      |      |            |             |
|      MMCM1_CLKFBOUT |         Local|      |    1 |  0.000     |  0.011      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 1

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.775ns|     9.225ns|       0|           0
  G_MMCM1_CLKOUT0 = PERIOD TIMEGRP          | HOLD        |     0.009ns|            |       0|           0
  "clock_generator_0_clock_generator_0_SIG_ |             |            |            |        |            
  MMCM1_CLKOUT0" TS_sys_clk_pin         HIG |             |            |            |        |            
  H 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     6.000ns|     4.000ns|       0|           0
  pin" 100 MHz HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |    12.315ns|     7.685ns|       0|           0
  G_MMCM1_CLKOUT1 = PERIOD TIMEGRP          | HOLD        |     0.052ns|            |       0|           0
  "clock_generator_0_clock_generator_0_SIG_ |             |            |            |        |            
  MMCM1_CLKOUT1" TS_sys_clk_pin         * 0 |             |            |            |        |            
  .5 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_Reset_path" TIG | SETUP       |         N/A|     2.230ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_Interrupt_path" | SETUP       |         N/A|     0.983ns|     N/A|           0
   TIG                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi4_0_reset_resync_path" TIG    | MAXDELAY    |         N/A|     7.051ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi4lite_0_reset_resync_path" TI | MAXDELAY    |         N/A|     7.038ns|     N/A|           0
  G                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_dlmb_POR_FF_I_p | SETUP       |         N/A|     1.788ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_ilmb_POR_FF_I_p | SETUP       |         N/A|     1.724ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      4.000ns|      9.225ns|            0|            0|            0|       700319|
| TS_clock_generator_0_clock_gen|     20.000ns|      7.685ns|          N/A|            0|            0|          380|            0|
| erator_0_SIG_MMCM1_CLKOUT1    |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|     10.000ns|      9.225ns|          N/A|            0|            0|       699939|            0|
| erator_0_SIG_MMCM1_CLKOUT0    |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 25 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 2 mins 4 secs 
Total CPU time to PAR completion: 1 mins 55 secs 

Peak Memory Usage:  797 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 27
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.3 - Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<I:/important/ISE14.3/14.3/ISE_DS/EDK/artix7/data/artix7.acd> with local file
<I:/important/ISE14.3/14.3/ISE_DS/ISE/artix7/data/artix7.acd>
Loading device for application Rf_Device from file '7a100t.nph' in environment
I:\important\ISE14.3\14.3\ISE_DS\ISE\;I:\important\ISE14.3\14.3\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc7a100t, package csg324, speed -3
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 14.3 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

I:\important\ISE14.3\14.3\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml
system.twx system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc7a100t,-3 (ADVANCED 1.05 2012-10-12)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 700341 paths, 0 nets, and 24970 connections

Design statistics:
   Minimum period:   9.225ns (Maximum frequency: 108.401MHz)


Analysis completed Fri Nov 29 15:16:31 2013
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 4
Total time: 1 mins 


xflow done!
touch __xps/system_routed
xilperl I:/important/ISE14.3/14.3/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 14.3 - Bitgen P.40xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<I:/important/ISE14.3/14.3/ISE_DS/EDK/artix7/data/artix7.acd> with local file
<I:/important/ISE14.3/14.3/ISE_DS/ISE/artix7/data/artix7.acd>
Loading device for application Rf_Device from file '7a100t.nph' in environment
I:\important\ISE14.3\14.3\ISE_DS\ISE\;I:\important\ISE14.3\14.3\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc7a100t, package csg324, speed -3
Opened constraints file system.pcf.

Fri Nov 29 15:17:16 2013

Running DRC.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   Generic_Ethernet_10_100_PHY_rx_clk is sourced by a combinatorial pin. This is
   not good design practice. Use the CE pin to control the loading of data into
   the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   Generic_Ethernet_10_100/Generic_Ethernet_10_100/phy_tx_clk_i is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:367 - The signal
   <Generic_Ethernet_10_100/Generic_Ethernet_10_100/XEMAC_I/EMAC_I/RX/INST_RX_IN
   TRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst
   _fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAM
   D_D1_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <Generic_Ethernet_10_100/Generic_Ethernet_10_100/XEMAC_I/EMAC_I/TX/INST_TX_IN
   TRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst
   _fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAM
   D_D1_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<31>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy1_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy2_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy5_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy3_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy4_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<30>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
DRC detected 0 errors and 27 warnings.  Please see the previously displayed
individual error or warning messages for more details.
INFO:Security:54 - 'xc7a100t' is a WebPack part.
WARNING:Security:42 - Your license support version '2013.11' for ISE expires in
1 day after which you will not qualify for Xilinx software updates or new
releases.

Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
WARNING:EDK:3888 - Worker process returned 0 but issued error message(s).
Done!

********************************************************************************
At Local date and time: Fri Nov 29 15:19:16 2013
 xsdk.exe -hwspec I:\labz\wlan\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.3 Build EDK_P.40xd
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Done!

********************************************************************************
At Local date and time: Fri Nov 29 15:30:31 2013
 make -f system.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp system.xmp -exit_on_error -dont_add_loginfo -make_inst_lower -edwver 1.2 -xml SDK\SDK_Export\hw/system.xml 
Release 14.3 - psf2Edward EDK_P.40xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 2 master(s) : 4 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4_0 - 2 master(s) : 3 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4_0.

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Port present in Generic_Ethernet_10_100
INTC INFO:: Processor_clk not connected.. IRQ to Microblaze is generated on AXI
clock.
Conversion to XML complete.
xdsgen -inp system.xmp -report SDK\SDK_Export\hw/system.html  -make_docs_local
Release 14.3 - xdsgen EDK_P.40xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Generated Block Diagram.
Rasterizing proc_sys_reset_0.jpg.....
Rasterizing microblaze_0_ilmb.jpg.....
Rasterizing microblaze_0_i_bram_ctrl.jpg.....
Rasterizing microblaze_0_dlmb.jpg.....
Rasterizing microblaze_0_d_bram_ctrl.jpg.....
Rasterizing microblaze_0_bram_block.jpg.....
Rasterizing microblaze_0.jpg.....
Rasterizing debug_module.jpg.....
Rasterizing clock_generator_0.jpg.....
Rasterizing axi_bram_ctrl_0_bram_block.jpg.....
Rasterizing axi_bram_ctrl_0.jpg.....
Rasterizing axi4lite_0.jpg.....
Rasterizing axi4_0.jpg.....
Rasterizing RS232.jpg.....
Rasterizing Generic_External_Memory.jpg.....
Rasterizing Generic_Ethernet_10_100.jpg.....
Rasterizing mii_to_rmii_0.jpg.....
Rasterizing axi_intc_0.jpg.....
Rasterizing system_blkd.jpg.....
Report generated.
Report generation completed.
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7a100tcsg324-3 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.3 - platgen Xilinx EDK 14.3 Build EDK_P.40xd
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7a100tcsg324-3 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:71 - If a license for part 'xc7a100t' is available,
   it will be possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:42 - Your license support version '2013.11' for XPS expires
   in 1 day after which you will not qualify for Xilinx software updates or new
   releases.


Parse I:/labz/wlan/system.mhs ...

Read MPD definitions ...
WARNING:EDK:4092 - IPNAME: proc_sys_reset, INSTANCE: proc_sys_reset_0 -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 34 
WARNING:EDK:4092 - IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 47 
WARNING:EDK:4092 - IPNAME: lmb_bram_if_cntlr, INSTANCE: microblaze_0_i_bram_ctrl
   - Pre-Production version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 54 
WARNING:EDK:4092 - IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 63 
WARNING:EDK:4092 - IPNAME: lmb_bram_if_cntlr, INSTANCE: microblaze_0_d_bram_ctrl
   - Pre-Production version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 70 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: microblaze_0_bram_block -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 79 
WARNING:EDK:4092 - IPNAME: microblaze, INSTANCE: microblaze_0 - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 86 
WARNING:EDK:4092 - IPNAME: mdm, INSTANCE: debug_module - Pre-Production version
   not verified on hardware for architecture 'artix7' - I:\labz\wlan\system.mhs
   line 115 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 128 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_0_bram_block -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 145 
WARNING:EDK:4092 - IPNAME: axi_bram_ctrl, INSTANCE: axi_bram_ctrl_0 -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 152 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi4lite_0 -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 169 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi4_0 - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 177 
WARNING:EDK:4092 - IPNAME: axi_uartlite, INSTANCE: RS232 - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 184 
WARNING:EDK:4092 - IPNAME: axi_emc, INSTANCE: Generic_External_Memory -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 199 
WARNING:EDK:4092 - IPNAME: axi_ethernetlite, INSTANCE: Generic_Ethernet_10_100 -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 234 
WARNING:EDK:4092 - IPNAME: mii_to_rmii, INSTANCE: mii_to_rmii_0 - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 255 
WARNING:EDK:4092 - IPNAME: axi_intc, INSTANCE: axi_intc_0 - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 276 
WARNING:EDK:4092 - IPNAME: proc_sys_reset, INSTANCE: proc_sys_reset_0 -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 34 
WARNING:EDK:4092 - IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 47 
WARNING:EDK:4092 - IPNAME: lmb_bram_if_cntlr, INSTANCE: microblaze_0_i_bram_ctrl
   - Pre-Production version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 54 
WARNING:EDK:4092 - IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 63 
WARNING:EDK:4092 - IPNAME: lmb_bram_if_cntlr, INSTANCE: microblaze_0_d_bram_ctrl
   - Pre-Production version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 70 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: microblaze_0_bram_block -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 79 
WARNING:EDK:4092 - IPNAME: microblaze, INSTANCE: microblaze_0 - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 86 
WARNING:EDK:4092 - IPNAME: mdm, INSTANCE: debug_module - Pre-Production version
   not verified on hardware for architecture 'artix7' - I:\labz\wlan\system.mhs
   line 115 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 128 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_0_bram_block -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 145 
WARNING:EDK:4092 - IPNAME: axi_bram_ctrl, INSTANCE: axi_bram_ctrl_0 -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 152 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi4lite_0 -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 169 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi4_0 - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 177 
WARNING:EDK:4092 - IPNAME: axi_uartlite, INSTANCE: RS232 - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 184 
WARNING:EDK:4092 - IPNAME: axi_emc, INSTANCE: Generic_External_Memory -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 199 
WARNING:EDK:4092 - IPNAME: axi_ethernetlite, INSTANCE: Generic_Ethernet_10_100 -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 234 
WARNING:EDK:4092 - IPNAME: mii_to_rmii, INSTANCE: mii_to_rmii_0 - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 255 
WARNING:EDK:4092 - IPNAME: axi_intc, INSTANCE: axi_intc_0 - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 276 

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   I:\important\ISE14.3\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaz
   e_v8_40_b\data\microblaze_v2_1_0.mpd line 196 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   I:\important\ISE14.3\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaz
   e_v8_40_b\data\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   I:\important\ISE14.3\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaz
   e_v8_40_b\data\microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to artix7 -
   I:\important\ISE14.3\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_inter
   connect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to artix7 -
   I:\important\ISE14.3\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_inter
   connect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 0 -
   I:\important\ISE14.3\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_
   v1_03_a\data\axi_intc_v2_1_0.mpd line 84 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0000ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40600000-0x4060ffff) RS232	axi4lite_0
  (0x40e00000-0x40e0ffff) Generic_Ethernet_10_100	axi4_0
  (0x41200000-0x4120ffff) axi_intc_0	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x43000000-0x43ffffff) Generic_External_Memory	axi4_0
  (0xa2000000-0xa2003fff) axi_bram_ctrl_0	axi4_0
INFO:EDK:4087 - IPNAME: axi_ethernetlite, INSTANCE: Generic_Ethernet_10_100 -
   This design requires design constraints to guarantee performance.
   Please refer to the data sheet for details.  
   The AXI clock frequency must be greater than or equal to 50 MHz for 100 Mbs
   Ethernet operation and greater than or equal to 5.0 MHz for 10 Mbs Ethernet
   operation. - I:\labz\wlan\system.mhs line 234
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   I:\important\ISE14.3\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v
   2_00_b\data\lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   I:\important\ISE14.3\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v
   2_00_b\data\lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x10000 -
   I:\important\ISE14.3\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_bloc
   k_v1_00_a\data\bram_block_v2_1_0.mpd line 77 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_0_bram_block - tool
   is overriding PARAMETER C_MEMSIZE value to 0x4000 -
   I:\important\ISE14.3\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_bloc
   k_v1_00_a\data\bram_block_v2_1_0.mpd line 77 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 2 master(s) : 4 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4_0 - 2 master(s) : 3 slave(s) 
WARNING:EDK:3977 - axi4lite protocol type BUSIF: S_AXI_MEM of IPINSTANCE:
   Generic_External_Memory  connected with AXI4 type BUSIF: M_AXI_DC of
   IPINSTANCE: microblaze_0.
WARNING:EDK:3977 - axi4lite protocol type BUSIF: S_AXI_MEM of IPINSTANCE:
   Generic_External_Memory  connected with AXI4 type BUSIF: M_AXI_IC of
   IPINSTANCE: microblaze_0.

Checking port drivers...
WARNING:EDK:4180 - PORT: Interrupt_address_in, CONNECTOR:
   axi_intc_0_INTERRUPT_Interrupt_address_in - No driver found. Port will be
   driven to GND -
   I:\important\ISE14.3\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_
   v1_03_a\data\axi_intc_v2_1_0.mpd line 129 
WARNING:EDK:4181 - PORT: Mem_RPN, CONNECTOR: Generic_Memory_reset - floating
   connection - I:\labz\wlan\system.mhs line 226 
WARNING:EDK:4181 - PORT: Processor_ack_out, CONNECTOR:
   axi_intc_0_INTERRUPT_Processor_ack_out - floating connection -
   I:\important\ISE14.3\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_
   v1_03_a\data\axi_intc_v2_1_0.mpd line 130 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x42000000 -
   I:\important\ISE14.3\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_
   if_cntlr_v3_10_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x42000000 -
   I:\important\ISE14.3\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_
   if_cntlr_v3_10_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   I:\important\ISE14.3\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaz
   e_v8_40_b\data\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_AXI value to 1 -
   I:\important\ISE14.3\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaz
   e_v8_40_b\data\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 1 -
   I:\important\ISE14.3\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaz
   e_v8_40_b\data\microblaze_v2_1_0.mpd line 335 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 1 -
   I:\important\ISE14.3\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaz
   e_v8_40_b\data\microblaze_v2_1_0.mpd line 365 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   I:\important\ISE14.3\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaz
   e_v8_40_b\data\microblaze_v2_1_0.mpd line 399 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   I:\important\ISE14.3\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaz
   e_v8_40_b\data\microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   I:\important\ISE14.3\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaz
   e_v8_40_b\data\microblaze_v2_1_0.mpd line 401 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   I:\important\ISE14.3\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_inter
   connect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 148 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_RANGE_CHECK value to 1 -
   I:\important\ISE14.3\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_inter
   connect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 148 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 1 -
   I:\important\ISE14.3\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_
   v1_03_a\data\axi_intc_v2_1_0.mpd line 84 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111111111 -
   I:\important\ISE14.3\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_
   v1_03_a\data\axi_intc_v2_1_0.mpd line 85 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   I:\important\ISE14.3\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_
   v1_03_a\data\axi_intc_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   I:\important\ISE14.3\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_
   v1_03_a\data\axi_intc_v2_1_0.mpd line 87 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Port present in Generic_Ethernet_10_100
INTC INFO:: Processor_clk not connected.. IRQ to Microblaze is generated on AXI
clock.

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.
INFO: No asynchronous clock conversions in axi_interconnect axi4_0.
INTC_INFO_CONSTRAINTS:: Adding Edge interrupt constraints

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 - I:\labz\wlan\system.mhs line
34 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_ilmb - I:\labz\wlan\system.mhs line 47 -
Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_i_bram_ctrl -
I:\labz\wlan\system.mhs line 54 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_dlmb - I:\labz\wlan\system.mhs line 63 -
Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_d_bram_ctrl -
I:\labz\wlan\system.mhs line 70 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:microblaze_0_bram_block - I:\labz\wlan\system.mhs
line 79 - Copying cache implementation netlist
IPNAME:microblaze INSTANCE:microblaze_0 - I:\labz\wlan\system.mhs line 86 -
Copying cache implementation netlist
IPNAME:mdm INSTANCE:debug_module - I:\labz\wlan\system.mhs line 115 - Copying
cache implementation netlist
IPNAME:bram_block INSTANCE:axi_bram_ctrl_0_bram_block - I:\labz\wlan\system.mhs
line 145 - Copying cache implementation netlist
IPNAME:axi_bram_ctrl INSTANCE:axi_bram_ctrl_0 - I:\labz\wlan\system.mhs line 152
- Copying cache implementation netlist
IPNAME:axi_uartlite INSTANCE:rs232 - I:\labz\wlan\system.mhs line 184 - Copying
cache implementation netlist
IPNAME:axi_emc INSTANCE:generic_external_memory - I:\labz\wlan\system.mhs line
199 - Copying cache implementation netlist
IPNAME:mii_to_rmii INSTANCE:mii_to_rmii_0 - I:\labz\wlan\system.mhs line 255 -
Copying cache implementation netlist
IPNAME:axi_intc INSTANCE:axi_intc_0 - I:\labz\wlan\system.mhs line 276 - Copying
cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block - I:\labz\wlan\system.mhs
line 79 - elaborating IP
IPNAME:bram_block INSTANCE:axi_bram_ctrl_0_bram_block - I:\labz\wlan\system.mhs
line 145 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 - I:\labz\wlan\system.mhs line
128 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 - I:\labz\wlan\system.mhs line 128 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<I:/important/ISE14.3/14.3/ISE_DS/EDK/artix7/data/artix7.acd> with local file
<I:/important/ISE14.3/14.3/ISE_DS/ISE/artix7/data/artix7.acd>
INSTANCE:axi4lite_0 - I:\labz\wlan\system.mhs line 169 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<I:/important/ISE14.3/14.3/ISE_DS/EDK/artix7/data/artix7.acd> with local file
<I:/important/ISE14.3/14.3/ISE_DS/ISE/artix7/data/artix7.acd>
INSTANCE:axi4_0 - I:\labz\wlan\system.mhs line 177 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<I:/important/ISE14.3/14.3/ISE_DS/EDK/artix7/data/artix7.acd> with local file
<I:/important/ISE14.3/14.3/ISE_DS/ISE/artix7/data/artix7.acd>
INSTANCE:generic_ethernet_10_100 - I:\labz\wlan\system.mhs line 234 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<I:/important/ISE14.3/14.3/ISE_DS/EDK/artix7/data/artix7.acd> with local file
<I:/important/ISE14.3/14.3/ISE_DS/ISE/artix7/data/artix7.acd>

Running NGCBUILD ...
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
I:\labz\wlan\system.mhs line 128 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<I:/important/ISE14.3/14.3/ISE_DS/EDK/artix7/data/artix7.acd> with local file
<I:/important/ISE14.3/14.3/ISE_DS/ISE/artix7/data/artix7.acd>

Command Line:
I:\important\ISE14.3\14.3\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7a100tcsg324-3 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"I:/labz/wlan/implementation/clock_generator_0_wrapper/system_clock_generator_0_
wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  12 sec
Total CPU time to NGCBUILD completion:   12 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_axi4lite_0_wrapper INSTANCE:axi4lite_0 - I:\labz\wlan\system.mhs
line 169 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<I:/important/ISE14.3/14.3/ISE_DS/EDK/artix7/data/artix7.acd> with local file
<I:/important/ISE14.3/14.3/ISE_DS/ISE/artix7/data/artix7.acd>

Command Line:
I:\important\ISE14.3\14.3\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7a100tcsg324-3 -intstyle silent -i -sd .. system_axi4lite_0_wrapper.ngc
../system_axi4lite_0_wrapper

Reading NGO file
"I:/labz/wlan/implementation/axi4lite_0_wrapper/system_axi4lite_0_wrapper.ngc"
...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_axi4lite_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  12 sec
Total CPU time to NGCBUILD completion:   12 sec

Writing NGCBUILD log file "../system_axi4lite_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_axi4_0_wrapper INSTANCE:axi4_0 - I:\labz\wlan\system.mhs line 177
- Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<I:/important/ISE14.3/14.3/ISE_DS/EDK/artix7/data/artix7.acd> with local file
<I:/important/ISE14.3/14.3/ISE_DS/ISE/artix7/data/artix7.acd>

Command Line:
I:\important\ISE14.3\14.3\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7a100tcsg324-3 -intstyle silent -i -sd .. system_axi4_0_wrapper.ngc
../system_axi4_0_wrapper

Reading NGO file
"I:/labz/wlan/implementation/axi4_0_wrapper/system_axi4_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_axi4_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  13 sec
Total CPU time to NGCBUILD completion:   13 sec

Writing NGCBUILD log file "../system_axi4_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_generic_ethernet_10_100_wrapper INSTANCE:generic_ethernet_10_100 -
I:\labz\wlan\system.mhs line 234 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<I:/important/ISE14.3/14.3/ISE_DS/EDK/artix7/data/artix7.acd> with local file
<I:/important/ISE14.3/14.3/ISE_DS/ISE/artix7/data/artix7.acd>

Command Line:
I:\important\ISE14.3\14.3\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7a100tcsg324-3 -intstyle silent -i -sd ..
system_generic_ethernet_10_100_wrapper.ngc
../system_generic_ethernet_10_100_wrapper

Reading NGO file
"I:/labz/wlan/implementation/generic_ethernet_10_100_wrapper/system_generic_ethe
rnet_10_100_wrapper.ngc" ...
Loading design module
"../system_generic_ethernet_10_100_wrapper_blk_mem_gen_v6_2.ngc"...
Loading design module
"../system_generic_ethernet_10_100_wrapper_fifo_generator_v9_1.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_generic_ethernet_10_100_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  13 sec
Total CPU time to NGCBUILD completion:   13 sec

Writing NGCBUILD log file "../system_generic_ethernet_10_100_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 594.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<I:/important/ISE14.3/14.3/ISE_DS/EDK/artix7/data/artix7.acd> with local file
<I:/important/ISE14.3/14.3/ISE_DS/ISE/artix7/data/artix7.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc7a100tcsg324-3 -implement xflow.opt system.ngc
Release 14.3 - Xflow P.40xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc7a100tcsg324-3 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file
<I:/important/ISE14.3/14.3/ISE_DS/EDK/artix7/data/artix7.acd> with local file
<I:/important/ISE14.3/14.3/ISE_DS/ISE/artix7/data/artix7.acd>

Using Flow File: I:/labz/wlan/implementation/fpga.flw 
Using Option File(s): 
 I:/labz/wlan/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc7a100tcsg324-3 -nt timestamp -bm system.bmm
"I:/labz/wlan/implementation/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 14.3 - ngdbuild P.40xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<I:/important/ISE14.3/14.3/ISE_DS/EDK/artix7/data/artix7.acd> with local file
<I:/important/ISE14.3/14.3/ISE_DS/ISE/artix7/data/artix7.acd>

Command Line:
I:\important\ISE14.3\14.3\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc7a100tcsg324-3 -nt timestamp -bm system.bmm
I:/labz/wlan/implementation/system.ngc -uc system.ucf system.ngd

Reading NGO file "I:/labz/wlan/implementation/system.ngc" ...
Loading design module
"I:/labz/wlan/implementation/system_mii_to_rmii_0_wrapper.ngc"...
Loading design module "I:/labz/wlan/implementation/system_rs232_wrapper.ngc"...
Loading design module
"I:/labz/wlan/implementation/system_proc_sys_reset_0_wrapper.ngc"...
Loading design module
"I:/labz/wlan/implementation/system_clock_generator_0_wrapper.ngc"...
Loading design module
"I:/labz/wlan/implementation/system_generic_ethernet_10_100_wrapper.ngc"...
Loading design module
"I:/labz/wlan/implementation/system_microblaze_0_ilmb_wrapper.ngc"...
Loading design module
"I:/labz/wlan/implementation/system_microblaze_0_dlmb_wrapper.ngc"...
Loading design module
"I:/labz/wlan/implementation/system_axi4lite_0_wrapper.ngc"...
Loading design module "I:/labz/wlan/implementation/system_axi4_0_wrapper.ngc"...
Loading design module
"I:/labz/wlan/implementation/system_microblaze_0_wrapper.ngc"...
Loading design module
"I:/labz/wlan/implementation/system_microblaze_0_i_bram_ctrl_wrapper.ngc"...
Loading design module
"I:/labz/wlan/implementation/system_microblaze_0_d_bram_ctrl_wrapper.ngc"...
Loading design module
"I:/labz/wlan/implementation/system_debug_module_wrapper.ngc"...
Loading design module
"I:/labz/wlan/implementation/system_axi_bram_ctrl_0_wrapper.ngc"...
Loading design module
"I:/labz/wlan/implementation/system_generic_external_memory_wrapper.ngc"...
Loading design module
"I:/labz/wlan/implementation/system_axi_intc_0_wrapper.ngc"...
Loading design module
"I:/labz/wlan/implementation/system_microblaze_0_bram_block_wrapper.ngc"...
Loading design module
"I:/labz/wlan/implementation/system_axi_bram_ctrl_0_bram_block_wrapper.ngc"...
Applying constraints in
"I:/labz/wlan/implementation/system_microblaze_0_ilmb_wrapper.ncf" to module
"microblaze_0_ilmb"...
Checking Constraint Associations...
Applying constraints in
"I:/labz/wlan/implementation/system_microblaze_0_dlmb_wrapper.ncf" to module
"microblaze_0_dlmb"...
Checking Constraint Associations...
Applying constraints in
"I:/labz/wlan/implementation/system_axi4lite_0_wrapper.ncf" to module
"axi4lite_0"...
Checking Constraint Associations...
Applying constraints in "I:/labz/wlan/implementation/system_axi4_0_wrapper.ncf"
to module "axi4_0"...
Checking Constraint Associations...
Applying constraints in
"I:/labz/wlan/implementation/system_microblaze_0_wrapper.ncf" to module
"microblaze_0"...
Checking Constraint Associations...
Applying constraints in
"I:/labz/wlan/implementation/system_axi_intc_0_wrapper.ncf" to module
"axi_intc_0"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4_0/axi4_0\/si_converter_bank\/gen_conv_slot[0].cl
   ock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4_0_reset_resync>: No instances of type FFS were found under block
   "axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/si_converter_bank\/gen_conv_sl
   ot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_reset_source = FFS
   PADS CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4_0_reset_source = FFS PADS
   CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi4_0_reset_resync', does not directly
   or indirectly drive any flip-flops, latches and/or RAMs and is not actively
   used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into MMCME2_ADV instance
   clock_generator_0/MMCM1_INST/MMCM_ADV_inst. The following new TNM groups and
   period specifications were generated at the MMCME2_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT1 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT1" TS_sys_clk_pin
   * 0.5 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into MMCME2_ADV instance
   clock_generator_0/MMCM1_INST/MMCM_ADV_inst. The following new TNM groups and
   period specifications were generated at the MMCME2_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0" TS_sys_clk_pin
   HIGH 50>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:486 - Attribute "CLOCK_HOLD" is not allowed on symbol
   "clock_generator_0/MMCM1_INST/MMCM_ADV_inst" of type "MMCME2_ADV".  This
   attribute will be ignored.
WARNING:NgdBuild:443 - SFF primitive
   'Generic_Ethernet_10_100/Generic_Ethernet_10_100/XEMAC_I/EMAC_I/COLLISION_SYN
   C_2' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Generic_External_Memory/Generic_External_Memory/EMC_CTRL_I/ADDR_COUNTER_MUX_
   I/ADDRESS_STORE_GEN[31].ADDRESS_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Generic_External_Memory/Generic_External_Memory/EMC_CTRL_I/ADDR_COUNTER_MUX_
   I/ADDRESS_STORE_GEN[30].ADDRESS_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Generic_External_Memory/Generic_External_Memory/EMC_CTRL_I/MEM_STEER_I/RDDAT
   A_PATH_MUX_GEN.ASYNC_ADDR_CNT_GEN.RDDATA_EN_GEN_ASYNC[3].RDDATA_EN_REG_ASYNC'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Generic_External_Memory/Generic_External_Memory/EMC_CTRL_I/MEM_STEER_I/ASYNC
   _MEM_RDACK_GEN.AALIGN_PIPE_GEN[1].AALIGN_PIPE' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Generic_External_Memory/Generic_External_Memory/EMC_CTRL_I/MEM_STATE_MACHINE
   _I/READ_COMPLETE_PIPE_GEN[6].READ_COMPLETE_PIPE' has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  14

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion: 2 min  54 sec
Total CPU time to NGDBUILD completion:  2 min  53 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.3 - Map P.40xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<I:/important/ISE14.3/14.3/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<I:/important/ISE14.3/14.3/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "7a100tcsg324-3".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:54 - 'xc7a100t' is a WebPack part.
WARNING:Security:42 - Your license support version '2013.11' for ISE expires in
1 day after which you will not qualify for Xilinx software updates or new
releases.
----------------------------------------------------------------------
Mapping design into LUTs...
WARNING:MapLib:41 - All members of TNM group
   "FFS("axi_intc_0/axi_intc_0/INTC_CORE_I/intr_sync*")" have been optimized out
   of the design.
WARNING:MapLib:41 - All members of TNM group
   "FFS("axi_intc_0/axi_intc_0/INTC_CORE_I/intr_p1*")" have been optimized out
   of the design.
WARNING:MapLib:46 - The user-defined group "GRP_INTC_intr_sync_axi_intc_0" has
   been discarded, because all of its included elements were optimized out of
   the design.
WARNING:MapLib:46 - The user-defined group "GRP_INTC_intr_p1_axi_intc_0" has
   been discarded, because all of its included elements were optimized out of
   the design.
WARNING:MapLib:48 - The timing specification "TS_sync_axi_intc_0" has been
   discarded because its TO group (GRP_INTC_intr_sync_axi_intc_0) was optimized
   away.
WARNING:MapLib:47 - The timing specification "TS_intr_sync_p1_axi_intc_0" has
   been discarded because both its FROM group (GRP_INTC_intr_sync_axi_intc_0)
   and TO group (GRP_INTC_intr_p1_axi_intc_0) were optimized away.
Writing file system_map.ngm...
Running directed packing...
WARNING:Pack:2780 - The register
   "Generic_Ethernet_10_100/Generic_Ethernet_10_100/IOFFS_GEN[0].TX_FF_I" has
   the property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Generic_Ethernet_10_100/Generic_Ethernet_10_100/IOFFS_GEN[3].TX_FF_I" has
   the property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Generic_Ethernet_10_100/Generic_Ethernet_10_100/IOFFS_GEN[2].RX_FF_I" has
   the property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Generic_Ethernet_10_100/Generic_Ethernet_10_100/IOFFS_GEN[1].TX_FF_I" has
   the property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Generic_Ethernet_10_100/Generic_Ethernet_10_100/IOFFS_GEN[0].RX_FF_I" has
   the property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Generic_Ethernet_10_100/Generic_Ethernet_10_100/IOFFS_GEN[3].RX_FF_I" has
   the property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Generic_Ethernet_10_100/Generic_Ethernet_10_100/IOFFS_GEN2.TEN_FF" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Generic_Ethernet_10_100/Generic_Ethernet_10_100/IOFFS_GEN[1].RX_FF_I" has
   the property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Generic_Ethernet_10_100/Generic_Ethernet_10_100/IOFFS_GEN2.RER_FF" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Generic_Ethernet_10_100/Generic_Ethernet_10_100/IOFFS_GEN[2].TX_FF_I" has
   the property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Generic_Ethernet_10_100/Generic_Ethernet_10_100/IOFFS_GEN2.DVD_FF" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 1 mins 29 secs 
Total CPU  time at the beginning of Placer: 1 mins 25 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:7a994867) REAL time: 1 mins 36 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:7a994867) REAL time: 1 mins 38 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:d64aa989) REAL time: 1 mins 38 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:133beaaa) REAL time: 1 mins 58 secs 

Phase 5.30  Global Clock Region Assignment
Phase 5.30  Global Clock Region Assignment (Checksum:133beaaa) REAL time: 1 mins 58 secs 

Phase 6.3  Local Placement Optimization
Phase 6.3  Local Placement Optimization (Checksum:133beaaa) REAL time: 1 mins 59 secs 

Phase 7.5  Local Placement Optimization
Phase 7.5  Local Placement Optimization (Checksum:133beaaa) REAL time: 1 mins 59 secs 

Phase 8.8  Global Placement
........................................
.....................................
.................................................................
.........................................
..........................................
Phase 8.8  Global Placement (Checksum:c0198f5b) REAL time: 4 mins 14 secs 

Phase 9.5  Local Placement Optimization
Phase 9.5  Local Placement Optimization (Checksum:c0198f5b) REAL time: 4 mins 15 secs 

Phase 10.18  Placement Optimization
Phase 10.18  Placement Optimization (Checksum:db53621a) REAL time: 4 mins 44 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:db53621a) REAL time: 4 mins 45 secs 

Phase 12.34  Placement Validation
Phase 12.34  Placement Validation (Checksum:db53621a) REAL time: 4 mins 45 secs 

Total REAL time to Placer completion: 5 mins 11 secs 
Total CPU  time to Placer completion: 5 mins 1 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   43
Slice Logic Utilization:
  Number of Slice Registers:                 3,792 out of 126,800    2
    Number used as Flip Flops:               3,756
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:               36
  Number of Slice LUTs:                      4,279 out of  63,400    6
    Number used as logic:                    3,843 out of  63,400    6
      Number using O6 output only:           2,821
      Number using O5 output only:              66
      Number using O5 and O6:                  956
      Number used as ROM:                        0
    Number used as Memory:                     332 out of  19,000    1
      Number used as Dual Port RAM:             96
        Number using O6 output only:             4
        Number using O5 output only:             1
        Number using O5 and O6:                 91
      Number used as Single Port RAM:            4
        Number using O6 output only:             4
        Number using O5 output only:             0
        Number using O5 and O6:                  0
      Number used as Shift Register:           232
        Number using O6 output only:           215
        Number using O5 output only:             1
        Number using O5 and O6:                 16
    Number used exclusively as route-thrus:    104
      Number with same-slice register load:     91
      Number with same-slice carry load:         7
      Number with other load:                    6

Slice Logic Distribution:
  Number of occupied Slices:                 1,938 out of  15,850   12
  Number of LUT Flip Flop pairs used:        5,328
    Number with an unused Flip Flop:         1,853 out of   5,328   34
    Number with an unused LUT:               1,049 out of   5,328   19
    Number of fully used LUT-FF pairs:       2,426 out of   5,328   45
    Number of unique control sets:             301
    Number of slice register sites lost
      to control set restrictions:           1,205 out of 126,800    1

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                        58 out of     210   27
    Number of LOCed IOBs:                       58 out of      58  100
    IOB Flip Flops:                             86

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                 28 out of     135   20
    Number using RAMB36E1 only:                 28
    Number using FIFO36E1 only:                  0
  Number of RAMB18E1/FIFO18E1s:                  0 out of     270    0
  Number of BUFG/BUFGCTRLs:                      5 out of      32   15
    Number used as BUFGs:                        5
    Number used as BUFGCTRLs:                    0
  Number of IDELAYE2/IDELAYE2_FINEDELAYs:        0 out of     300    0
  Number of ILOGICE2/ILOGICE3/ISERDESE2s:       22 out of     300    7
    Number used as ILOGICE2s:                   22
  Number used as  ILOGICE3s:                     0
    Number used as ISERDESE2s:                   0
  Number of ODELAYE2/ODELAYE2_FINEDELAYs:        0
  Number of OLOGICE2/OLOGICE3/OSERDESE2s:       48 out of     300   16
    Number used as OLOGICE2s:                   48
    Number used as OLOGICE3s:                    0
    Number used as OSERDESE2s:                   0
  Number of PHASER_IN/PHASER_IN_PHYs:            0 out of      24    0
  Number of PHASER_OUT/PHASER_OUT_PHYs:          0 out of      24    0
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHCEs:                             0 out of      96    0
  Number of BUFRs:                               0 out of      24    0
  Number of CAPTUREs:                            0 out of       1    0
  Number of DNA_PORTs:                           0 out of       1    0
  Number of DSP48E1s:                            3 out of     240    1
  Number of EFUSE_USRs:                          0 out of       1    0
  Number of FRAME_ECCs:                          0 out of       1    0
  Number of GTPE2_CHANNELs:                      0 out of       8    0
  Number of GTPE2_COMMONs:                       0 out of       2    0
  Number of IBUFDS_GTE2s:                        0 out of       4    0
  Number of ICAPs:                               0 out of       2    0
  Number of IDELAYCTRLs:                         0 out of       6    0
  Number of IN_FIFOs:                            0 out of      24    0
  Number of MMCME2_ADVs:                         1 out of       6   16
  Number of OUT_FIFOs:                           0 out of      24    0
  Number of PCIE_2_1s:                           0 out of       1    0
  Number of PHASER_REFs:                         0 out of       6    0
  Number of PHY_CONTROLs:                        0 out of       6    0
  Number of PLLE2_ADVs:                          0 out of       6    0
  Number of STARTUPs:                            0 out of       1    0
  Number of XADCs:                               0 out of       1    0

Average Fanout of Non-Clock Nets:                4.00

Peak Memory Usage:  936 MB
Total REAL time to MAP completion:  5 mins 28 secs 
Total CPU time to MAP completion:   5 mins 17 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.3 - par P.40xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <I:/important/ISE14.3/14.3/ISE_DS/EDK/data/parBmgr.acd> with local file
<I:/important/ISE14.3/14.3/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '7a100t.nph' in environment
I:\important\ISE14.3\14.3\ISE_DS\ISE\;I:\important\ISE14.3\14.3\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc7a100t, package csg324, speed -3
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:54 - 'xc7a100t' is a WebPack part.
WARNING:Security:42 - Your license support version '2013.11' for ISE expires in 1 day after which you will not qualify
for Xilinx software updates or new releases.

----------------------------------------------------------------------

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "ADVANCED 1.05 2012-10-12".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 3,792 out of 126,800    2
    Number used as Flip Flops:               3,756
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:               36
  Number of Slice LUTs:                      4,279 out of  63,400    6
    Number used as logic:                    3,843 out of  63,400    6
      Number using O6 output only:           2,821
      Number using O5 output only:              66
      Number using O5 and O6:                  956
      Number used as ROM:                        0
    Number used as Memory:                     332 out of  19,000    1
      Number used as Dual Port RAM:             96
        Number using O6 output only:             4
        Number using O5 output only:             1
        Number using O5 and O6:                 91
      Number used as Single Port RAM:            4
        Number using O6 output only:             4
        Number using O5 output only:             0
        Number using O5 and O6:                  0
      Number used as Shift Register:           232
        Number using O6 output only:           215
        Number using O5 output only:             1
        Number using O5 and O6:                 16
    Number used exclusively as route-thrus:    104
      Number with same-slice register load:     91
      Number with same-slice carry load:         7
      Number with other load:                    6

Slice Logic Distribution:
  Number of occupied Slices:                 1,938 out of  15,850   12
  Number of LUT Flip Flop pairs used:        5,328
    Number with an unused Flip Flop:         1,853 out of   5,328   34
    Number with an unused LUT:               1,049 out of   5,328   19
    Number of fully used LUT-FF pairs:       2,426 out of   5,328   45
    Number of slice register sites lost
      to control set restrictions:               0 out of 126,800    0

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                        58 out of     210   27
    Number of LOCed IOBs:                       58 out of      58  100
    IOB Flip Flops:                             86

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                 28 out of     135   20
    Number using RAMB36E1 only:                 28
    Number using FIFO36E1 only:                  0
  Number of RAMB18E1/FIFO18E1s:                  0 out of     270    0
  Number of BUFG/BUFGCTRLs:                      5 out of      32   15
    Number used as BUFGs:                        5
    Number used as BUFGCTRLs:                    0
  Number of IDELAYE2/IDELAYE2_FINEDELAYs:        0 out of     300    0
  Number of ILOGICE2/ILOGICE3/ISERDESE2s:       22 out of     300    7
    Number used as ILOGICE2s:                   22
  Number used as  ILOGICE3s:                     0
    Number used as ISERDESE2s:                   0
  Number of ODELAYE2/ODELAYE2_FINEDELAYs:        0
  Number of OLOGICE2/OLOGICE3/OSERDESE2s:       48 out of     300   16
    Number used as OLOGICE2s:                   48
    Number used as OLOGICE3s:                    0
    Number used as OSERDESE2s:                   0
  Number of PHASER_IN/PHASER_IN_PHYs:            0 out of      24    0
  Number of PHASER_OUT/PHASER_OUT_PHYs:          0 out of      24    0
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHCEs:                             0 out of      96    0
  Number of BUFRs:                               0 out of      24    0
  Number of CAPTUREs:                            0 out of       1    0
  Number of DNA_PORTs:                           0 out of       1    0
  Number of DSP48E1s:                            3 out of     240    1
  Number of EFUSE_USRs:                          0 out of       1    0
  Number of FRAME_ECCs:                          0 out of       1    0
  Number of GTPE2_CHANNELs:                      0 out of       8    0
  Number of GTPE2_COMMONs:                       0 out of       2    0
  Number of IBUFDS_GTE2s:                        0 out of       4    0
  Number of ICAPs:                               0 out of       2    0
  Number of IDELAYCTRLs:                         0 out of       6    0
  Number of IN_FIFOs:                            0 out of      24    0
  Number of MMCME2_ADVs:                         1 out of       6   16
  Number of OUT_FIFOs:                           0 out of      24    0
  Number of PCIE_2_1s:                           0 out of       1    0
  Number of PHASER_REFs:                         0 out of       6    0
  Number of PHY_CONTROLs:                        0 out of       6    0
  Number of PLLE2_ADVs:                          0 out of       6    0
  Number of STARTUPs:                            0 out of       1    0
  Number of XADCs:                               0 out of       1    0


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 49 secs 
Finished initial Timing Analysis.  REAL time: 49 secs 

WARNING:Par:288 - The signal
   Generic_Ethernet_10_100/Generic_Ethernet_10_100/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_
   FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1_O has no load.  PAR will not attempt to
   route this signal.
WARNING:Par:288 - The signal
   Generic_Ethernet_10_100/Generic_Ethernet_10_100/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_
   FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1_O has no load.  PAR will not attempt to
   route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy4_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy5_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy2_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<31> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy1_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy3_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<30> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 32458 unrouted;      REAL time: 54 secs 

Phase  2  : 25488 unrouted;      REAL time: 57 secs 

Phase  3  : 8768 unrouted;      REAL time: 1 mins 17 secs 

Phase  4  : 8768 unrouted; (Setup:0, Hold:34885, Component Switching Limit:0)     REAL time: 1 mins 28 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:29098, Component Switching Limit:0)     REAL time: 1 mins 53 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:29098, Component Switching Limit:0)     REAL time: 1 mins 53 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:29098, Component Switching Limit:0)     REAL time: 1 mins 53 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:29098, Component Switching Limit:0)     REAL time: 1 mins 53 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 2 mins 3 secs 
Total REAL time to Router completion: 2 mins 3 secs 
Total CPU time to Router completion: 2 mins 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|axi_bram_ctrl_0_bram |              |      |      |            |             |
|_porta_2_axi_bram_ct |              |      |      |            |             |
|rl_0_bram_block_port |              |      |      |            |             |
|          a_BRAM_Clk | BUFGCTRL_X0Y1| No   | 1619 |  0.241     |  1.437      |
+---------------------+--------------+------+------+------------+-------------+
|clock_generator_0_CL |              |      |      |            |             |
|               KOUT1 | BUFGCTRL_X0Y0| No   |   35 |  0.223     |  1.448      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_debug_D |              |      |      |            |             |
|              bg_Clk |BUFGCTRL_X0Y30| No   |   63 |  0.106     |  1.318      |
+---------------------+--------------+------+------+------------+-------------+
|clock_generator_0_CL |              |      |      |            |             |
|       KIN_pin_BUFGP |BUFGCTRL_X0Y31| No   |    1 |  0.000     |  1.405      |
+---------------------+--------------+------+------+------------+-------------+
|Generic_Ethernet_10_ |              |      |      |            |             |
|100/Generic_Ethernet |              |      |      |            |             |
|_10_100/phy_tx_clk_i |              |      |      |            |             |
|                     |         Local|      |   13 |  0.762     |  1.104      |
+---------------------+--------------+------+------+------------+-------------+
|Generic_Ethernet_10_ |              |      |      |            |             |
|      100_PHY_rx_clk |         Local|      |   15 |  0.609     |  0.905      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_debug_D |              |      |      |            |             |
|           bg_Update |         Local|      |   20 |  1.209     |  2.274      |
+---------------------+--------------+------+------+------------+-------------+
|clock_generator_0/cl |              |      |      |            |             |
|ock_generator_0/SIG_ |              |      |      |            |             |
|      MMCM1_CLKFBOUT |         Local|      |    1 |  0.000     |  0.011      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 1

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     1.769ns|     8.231ns|       0|           0
  G_MMCM1_CLKOUT0 = PERIOD TIMEGRP          | HOLD        |     0.004ns|            |       0|           0
  "clock_generator_0_clock_generator_0_SIG_ |             |            |            |        |            
  MMCM1_CLKOUT0" TS_sys_clk_pin         HIG |             |            |            |        |            
  H 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     6.000ns|     4.000ns|       0|           0
  pin" 100 MHz HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |    13.527ns|     6.473ns|       0|           0
  G_MMCM1_CLKOUT1 = PERIOD TIMEGRP          | HOLD        |     0.025ns|            |       0|           0
  "clock_generator_0_clock_generator_0_SIG_ |             |            |            |        |            
  MMCM1_CLKOUT1" TS_sys_clk_pin         * 0 |             |            |            |        |            
  .5 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_Reset_path" TIG | SETUP       |         N/A|     2.241ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_Interrupt_path" | SETUP       |         N/A|     1.267ns|     N/A|           0
   TIG                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi4_0_reset_resync_path" TIG    | MAXDELAY    |         N/A|     7.043ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi4lite_0_reset_resync_path" TI | MAXDELAY    |         N/A|     7.038ns|     N/A|           0
  G                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_dlmb_POR_FF_I_p | SETUP       |         N/A|     1.691ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_ilmb_POR_FF_I_p | SETUP       |         N/A|     1.589ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      4.000ns|      8.231ns|            0|            0|            0|       738956|
| TS_clock_generator_0_clock_gen|     20.000ns|      6.473ns|          N/A|            0|            0|          380|            0|
| erator_0_SIG_MMCM1_CLKOUT1    |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|     10.000ns|      8.231ns|          N/A|            0|            0|       738576|            0|
| erator_0_SIG_MMCM1_CLKOUT0    |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 25 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 2 mins 12 secs 
Total CPU time to PAR completion: 2 mins 7 secs 

Peak Memory Usage:  792 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 27
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.3 - Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<I:/important/ISE14.3/14.3/ISE_DS/EDK/artix7/data/artix7.acd> with local file
<I:/important/ISE14.3/14.3/ISE_DS/ISE/artix7/data/artix7.acd>
Loading device for application Rf_Device from file '7a100t.nph' in environment
I:\important\ISE14.3\14.3\ISE_DS\ISE\;I:\important\ISE14.3\14.3\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc7a100t, package csg324, speed -3
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 14.3 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

I:\important\ISE14.3\14.3\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml
system.twx system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc7a100t,-3 (ADVANCED 1.05 2012-10-12)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 738978 paths, 0 nets, and 25987 connections

Design statistics:
   Minimum period:   8.231ns (Maximum frequency: 121.492MHz)


Analysis completed Fri Nov 29 15:54:48 2013
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 4
Total time: 1 mins 1 secs 


xflow done!
touch __xps/system_routed
xilperl I:/important/ISE14.3/14.3/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 14.3 - Bitgen P.40xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<I:/important/ISE14.3/14.3/ISE_DS/EDK/artix7/data/artix7.acd> with local file
<I:/important/ISE14.3/14.3/ISE_DS/ISE/artix7/data/artix7.acd>
Loading device for application Rf_Device from file '7a100t.nph' in environment
I:\important\ISE14.3\14.3\ISE_DS\ISE\;I:\important\ISE14.3\14.3\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc7a100t, package csg324, speed -3
Opened constraints file system.pcf.

Fri Nov 29 15:55:30 2013

Running DRC.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   Generic_Ethernet_10_100/Generic_Ethernet_10_100/phy_tx_clk_i is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:367 - The signal
   <Generic_Ethernet_10_100/Generic_Ethernet_10_100/XEMAC_I/EMAC_I/RX/INST_RX_IN
   TRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst
   _fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAM
   D_D1_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <Generic_Ethernet_10_100/Generic_Ethernet_10_100/XEMAC_I/EMAC_I/TX/INST_TX_IN
   TRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst
   _fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAM
   D_D1_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy4_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy5_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy2_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<31>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy1_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy3_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<30>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
DRC detected 0 errors and 26 warnings.  Please see the previously displayed
individual error or warning messages for more details.
INFO:Security:54 - 'xc7a100t' is a WebPack part.
WARNING:Security:42 - Your license support version '2013.11' for ISE expires in
1 day after which you will not qualify for Xilinx software updates or new
releases.

Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
WARNING:EDK:3888 - Worker process returned 0 but issued error message(s).
Done!

********************************************************************************
At Local date and time: Fri Nov 29 15:57:29 2013
 xsdk.exe -hwspec I:\labz\wlan\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.3 Build EDK_P.40xd
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Done!

********************************************************************************
At Local date and time: Fri Nov 29 16:27:16 2013
 make -f system.make init_bram started...
IF NOT EXIST "bootloops" @mkdir "bootloops"
cp -f I:/important/ISE14.3/14.3/ISE_DS/EDK/sw/lib/microblaze/mb_bootloop_le.elf bootloops/microblaze_0.elf
"*********************************************"
"Initializing BRAM contents of the bitstream"
"*********************************************"
bitinit -p xc7a100tcsg324-3 system.mhs   -pe microblaze_0 bootloops/microblaze_0.elf \
	-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 14.3 Build EDK_P.40xd
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...
WARNING:EDK:4092 - IPNAME: proc_sys_reset, INSTANCE: proc_sys_reset_0 -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 34 
WARNING:EDK:4092 - IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 47 
WARNING:EDK:4092 - IPNAME: lmb_bram_if_cntlr, INSTANCE: microblaze_0_i_bram_ctrl
   - Pre-Production version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 54 
WARNING:EDK:4092 - IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 63 
WARNING:EDK:4092 - IPNAME: lmb_bram_if_cntlr, INSTANCE: microblaze_0_d_bram_ctrl
   - Pre-Production version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 70 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: microblaze_0_bram_block -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 79 
WARNING:EDK:4092 - IPNAME: microblaze, INSTANCE: microblaze_0 - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 86 
WARNING:EDK:4092 - IPNAME: mdm, INSTANCE: debug_module - Pre-Production version
   not verified on hardware for architecture 'artix7' - I:\labz\wlan\system.mhs
   line 115 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 128 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_0_bram_block -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 145 
WARNING:EDK:4092 - IPNAME: axi_bram_ctrl, INSTANCE: axi_bram_ctrl_0 -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 152 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi4lite_0 -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 169 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi4_0 - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 177 
WARNING:EDK:4092 - IPNAME: axi_uartlite, INSTANCE: RS232 - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 184 
WARNING:EDK:4092 - IPNAME: axi_emc, INSTANCE: Generic_External_Memory -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 199 
WARNING:EDK:4092 - IPNAME: axi_ethernetlite, INSTANCE: Generic_Ethernet_10_100 -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 234 
WARNING:EDK:4092 - IPNAME: mii_to_rmii, INSTANCE: mii_to_rmii_0 - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 255 
WARNING:EDK:4092 - IPNAME: axi_intc, INSTANCE: axi_intc_0 - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 276 

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   I:\important\ISE14.3\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaz
   e_v8_40_b\data\microblaze_v2_1_0.mpd line 196 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   I:\important\ISE14.3\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaz
   e_v8_40_b\data\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   I:\important\ISE14.3\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaz
   e_v8_40_b\data\microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to artix7 -
   I:\important\ISE14.3\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_inter
   connect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to artix7 -
   I:\important\ISE14.3\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_inter
   connect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 0 -
   I:\important\ISE14.3\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_
   v1_03_a\data\axi_intc_v2_1_0.mpd line 84 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0000ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40600000-0x4060ffff) RS232	axi4lite_0
  (0x40e00000-0x40e0ffff) Generic_Ethernet_10_100	axi4_0
  (0x41200000-0x4120ffff) axi_intc_0	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x43000000-0x43ffffff) Generic_External_Memory	axi4_0
  (0xa2000000-0xa2003fff) axi_bram_ctrl_0	axi4_0
INFO:EDK:4087 - IPNAME: axi_ethernetlite, INSTANCE: Generic_Ethernet_10_100 -
   This design requires design constraints to guarantee performance.
   Please refer to the data sheet for details.  
   The AXI clock frequency must be greater than or equal to 50 MHz for 100 Mbs
   Ethernet operation and greater than or equal to 5.0 MHz for 10 Mbs Ethernet
   operation. - I:\labz\wlan\system.mhs line 234
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   I:\important\ISE14.3\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v
   2_00_b\data\lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   I:\important\ISE14.3\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v
   2_00_b\data\lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x10000 -
   I:\important\ISE14.3\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_bloc
   k_v1_00_a\data\bram_block_v2_1_0.mpd line 77 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_0_bram_block - tool
   is overriding PARAMETER C_MEMSIZE value to 0x4000 -
   I:\important\ISE14.3\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_bloc
   k_v1_00_a\data\bram_block_v2_1_0.mpd line 77 

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -p xc7a100tcsg324-3 -bt
"implementation/system.bit"  -bd "bootloops/microblaze_0.elf" tag microblaze_0 
-o b implementation/download.bit 
Memory Initialization completed successfully.

Done!
Writing filter settings....
Done writing filter settings to:
	I:\labz\wlan\etc\system.filters
Done writing Tab View settings to:
	I:\labz\wlan\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.3 Build EDK_P.40xd
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


********************************************************************************
At Local date and time: Mon Dec 02 09:19:06 2013
 make -f system.make clean started...
rm -f implementation/system.ngc
rm -f implementation/system_proc_sys_reset_0_wrapper.ngc implementation/system_microblaze_0_ilmb_wrapper.ngc implementation/system_microblaze_0_i_bram_ctrl_wrapper.ngc implementation/system_microblaze_0_dlmb_wrapper.ngc implementation/system_microblaze_0_d_bram_ctrl_wrapper.ngc implementation/system_microblaze_0_bram_block_wrapper.ngc implementation/system_microblaze_0_wrapper.ngc implementation/system_debug_module_wrapper.ngc implementation/system_clock_generator_0_wrapper.ngc implementation/system_axi_bram_ctrl_0_bram_block_wrapper.ngc implementation/system_axi_bram_ctrl_0_wrapper.ngc implementation/system_axi4lite_0_wrapper.ngc implementation/system_axi4_0_wrapper.ngc implementation/system_rs232_wrapper.ngc implementation/system_generic_external_memory_wrapper.ngc implementation/system_generic_ethernet_10_100_wrapper.ngc implementation/system_mii_to_rmii_0_wrapper.ngc implementation/system_axi_intc_0_wrapper.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_bits
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf __xps/ps7_instance.mhs
rm -rf simulation/behavioral
rm -f simgen.log
rm -f __xps/ise/_xmsgs/simgen.xmsgs
rm -f _impact.cmd
Done!

********************************************************************************
At Local date and time: Mon Dec 02 09:19:27 2013
 make -f system.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp system.xmp -exit_on_error -dont_add_loginfo -make_inst_lower -edwver 1.2 -xml SDK\SDK_Export\hw/system.xml 
Release 14.3 - psf2Edward EDK_P.40xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 2 master(s) : 4 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4_0 - 2 master(s) : 3 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
Trying to terminate Process...
Done!

********************************************************************************
At Local date and time: Mon Dec 02 09:19:55 2013
 make -f system.make clean started...
rm -f implementation/system.ngc
rm -f implementation/system_proc_sys_reset_0_wrapper.ngc implementation/system_microblaze_0_ilmb_wrapper.ngc implementation/system_microblaze_0_i_bram_ctrl_wrapper.ngc implementation/system_microblaze_0_dlmb_wrapper.ngc implementation/system_microblaze_0_d_bram_ctrl_wrapper.ngc implementation/system_microblaze_0_bram_block_wrapper.ngc implementation/system_microblaze_0_wrapper.ngc implementation/system_debug_module_wrapper.ngc implementation/system_clock_generator_0_wrapper.ngc implementation/system_axi_bram_ctrl_0_bram_block_wrapper.ngc implementation/system_axi_bram_ctrl_0_wrapper.ngc implementation/system_axi4lite_0_wrapper.ngc implementation/system_axi4_0_wrapper.ngc implementation/system_rs232_wrapper.ngc implementation/system_generic_external_memory_wrapper.ngc implementation/system_generic_ethernet_10_100_wrapper.ngc implementation/system_mii_to_rmii_0_wrapper.ngc implementation/system_axi_intc_0_wrapper.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_bits
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf __xps/ps7_instance.mhs
rm -rf simulation/behavioral
rm -f simgen.log
rm -f __xps/ise/_xmsgs/simgen.xmsgs
rm -f _impact.cmd
Done!

********************************************************************************
At Local date and time: Mon Dec 02 09:20:20 2013
 make -f system.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp system.xmp -exit_on_error -dont_add_loginfo -make_inst_lower -edwver 1.2 -xml SDK\SDK_Export\hw/system.xml 
Release 14.3 - psf2Edward EDK_P.40xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 2 master(s) : 4 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4_0 - 2 master(s) : 3 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4_0.

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Port present in Generic_Ethernet_10_100
INTC INFO:: Both AXI clock and processor clock have same connection.
Conversion to XML complete.
xdsgen -inp system.xmp -report SDK\SDK_Export\hw/system.html  -make_docs_local
Release 14.3 - xdsgen EDK_P.40xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Generated Block Diagram.
Rasterizing proc_sys_reset_0.jpg.....
Rasterizing microblaze_0_ilmb.jpg.....
Rasterizing microblaze_0_i_bram_ctrl.jpg.....
Rasterizing microblaze_0_dlmb.jpg.....
Rasterizing microblaze_0_d_bram_ctrl.jpg.....
Rasterizing microblaze_0_bram_block.jpg.....
Rasterizing microblaze_0.jpg.....
Rasterizing debug_module.jpg.....
Rasterizing clock_generator_0.jpg.....
Rasterizing axi_bram_ctrl_0_bram_block.jpg.....
Rasterizing axi_bram_ctrl_0.jpg.....
Rasterizing axi4lite_0.jpg.....
Rasterizing axi4_0.jpg.....
Rasterizing RS232.jpg.....
Rasterizing Generic_External_Memory.jpg.....
Rasterizing Generic_Ethernet_10_100.jpg.....
Rasterizing mii_to_rmii_0.jpg.....
Rasterizing axi_intc_0.jpg.....
Rasterizing system_blkd.jpg.....
Report generated.
Report generation completed.
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7a100tcsg324-3 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.3 - platgen Xilinx EDK 14.3 Build EDK_P.40xd
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7a100tcsg324-3 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:71 - If a license for part 'xc7a100t' is available,
   it will be possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse I:/labz/wlan/system.mhs ...

Read MPD definitions ...
WARNING:EDK:4092 - IPNAME: proc_sys_reset, INSTANCE: proc_sys_reset_0 -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 34 
WARNING:EDK:4092 - IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 47 
WARNING:EDK:4092 - IPNAME: lmb_bram_if_cntlr, INSTANCE: microblaze_0_i_bram_ctrl
   - Pre-Production version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 54 
WARNING:EDK:4092 - IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 63 
WARNING:EDK:4092 - IPNAME: lmb_bram_if_cntlr, INSTANCE: microblaze_0_d_bram_ctrl
   - Pre-Production version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 70 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: microblaze_0_bram_block -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 79 
WARNING:EDK:4092 - IPNAME: microblaze, INSTANCE: microblaze_0 - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 86 
WARNING:EDK:4092 - IPNAME: mdm, INSTANCE: debug_module - Pre-Production version
   not verified on hardware for architecture 'artix7' - I:\labz\wlan\system.mhs
   line 115 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 128 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_0_bram_block -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 145 
WARNING:EDK:4092 - IPNAME: axi_bram_ctrl, INSTANCE: axi_bram_ctrl_0 -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 152 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi4lite_0 -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 169 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi4_0 - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 177 
WARNING:EDK:4092 - IPNAME: axi_uartlite, INSTANCE: RS232 - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 184 
WARNING:EDK:4092 - IPNAME: axi_emc, INSTANCE: Generic_External_Memory -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 199 
WARNING:EDK:4092 - IPNAME: axi_ethernetlite, INSTANCE: Generic_Ethernet_10_100 -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 234 
WARNING:EDK:4092 - IPNAME: mii_to_rmii, INSTANCE: mii_to_rmii_0 - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 256 
WARNING:EDK:4092 - IPNAME: axi_intc, INSTANCE: axi_intc_0 - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 277 
WARNING:EDK:4092 - IPNAME: proc_sys_reset, INSTANCE: proc_sys_reset_0 -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 34 
WARNING:EDK:4092 - IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 47 
WARNING:EDK:4092 - IPNAME: lmb_bram_if_cntlr, INSTANCE: microblaze_0_i_bram_ctrl
   - Pre-Production version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 54 
WARNING:EDK:4092 - IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 63 
WARNING:EDK:4092 - IPNAME: lmb_bram_if_cntlr, INSTANCE: microblaze_0_d_bram_ctrl
   - Pre-Production version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 70 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: microblaze_0_bram_block -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 79 
WARNING:EDK:4092 - IPNAME: microblaze, INSTANCE: microblaze_0 - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 86 
WARNING:EDK:4092 - IPNAME: mdm, INSTANCE: debug_module - Pre-Production version
   not verified on hardware for architecture 'artix7' - I:\labz\wlan\system.mhs
   line 115 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 128 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_0_bram_block -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 145 
WARNING:EDK:4092 - IPNAME: axi_bram_ctrl, INSTANCE: axi_bram_ctrl_0 -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 152 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi4lite_0 -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 169 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi4_0 - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 177 
WARNING:EDK:4092 - IPNAME: axi_uartlite, INSTANCE: RS232 - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 184 
WARNING:EDK:4092 - IPNAME: axi_emc, INSTANCE: Generic_External_Memory -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 199 
WARNING:EDK:4092 - IPNAME: axi_ethernetlite, INSTANCE: Generic_Ethernet_10_100 -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 234 
WARNING:EDK:4092 - IPNAME: mii_to_rmii, INSTANCE: mii_to_rmii_0 - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 256 
WARNING:EDK:4092 - IPNAME: axi_intc, INSTANCE: axi_intc_0 - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 277 

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   I:\important\ISE14.3\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaz
   e_v8_40_b\data\microblaze_v2_1_0.mpd line 196 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   I:\important\ISE14.3\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaz
   e_v8_40_b\data\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   I:\important\ISE14.3\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaz
   e_v8_40_b\data\microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to artix7 -
   I:\important\ISE14.3\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_inter
   connect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to artix7 -
   I:\important\ISE14.3\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_inter
   connect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 1 -
   I:\important\ISE14.3\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_
   v1_03_a\data\axi_intc_v2_1_0.mpd line 84 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0000ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40600000-0x4060ffff) RS232	axi4lite_0
  (0x40e00000-0x40e0ffff) Generic_Ethernet_10_100	axi4_0
  (0x41200000-0x4120ffff) axi_intc_0	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x43000000-0x43ffffff) Generic_External_Memory	axi4_0
  (0xa2000000-0xa2003fff) axi_bram_ctrl_0	axi4_0
INFO:EDK:4087 - IPNAME: axi_ethernetlite, INSTANCE: Generic_Ethernet_10_100 -
   This design requires design constraints to guarantee performance.
   Please refer to the data sheet for details.  
   The AXI clock frequency must be greater than or equal to 50 MHz for 100 Mbs
   Ethernet operation and greater than or equal to 5.0 MHz for 10 Mbs Ethernet
   operation. - I:\labz\wlan\system.mhs line 234
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   I:\important\ISE14.3\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v
   2_00_b\data\lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   I:\important\ISE14.3\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v
   2_00_b\data\lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x10000 -
   I:\important\ISE14.3\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_bloc
   k_v1_00_a\data\bram_block_v2_1_0.mpd line 77 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_0_bram_block - tool
   is overriding PARAMETER C_MEMSIZE value to 0x4000 -
   I:\important\ISE14.3\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_bloc
   k_v1_00_a\data\bram_block_v2_1_0.mpd line 77 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 2 master(s) : 4 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4_0 - 2 master(s) : 3 slave(s) 
WARNING:EDK:3977 - axi4lite protocol type BUSIF: S_AXI_MEM of IPINSTANCE:
   Generic_External_Memory  connected with AXI4 type BUSIF: M_AXI_DC of
   IPINSTANCE: microblaze_0.
WARNING:EDK:3977 - axi4lite protocol type BUSIF: S_AXI_MEM of IPINSTANCE:
   Generic_External_Memory  connected with AXI4 type BUSIF: M_AXI_IC of
   IPINSTANCE: microblaze_0.

Checking port drivers...
WARNING:EDK:4180 - PORT: Interrupt_address_in, CONNECTOR:
   axi_intc_0_INTERRUPT_Interrupt_address_in - No driver found. Port will be
   driven to GND -
   I:\important\ISE14.3\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_
   v1_03_a\data\axi_intc_v2_1_0.mpd line 129 
WARNING:EDK:4181 - PORT: Mem_RPN, CONNECTOR: Generic_Memory_reset - floating
   connection - I:\labz\wlan\system.mhs line 226 
WARNING:EDK:4181 - PORT: Processor_ack_out, CONNECTOR:
   axi_intc_0_INTERRUPT_Processor_ack_out - floating connection -
   I:\important\ISE14.3\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_
   v1_03_a\data\axi_intc_v2_1_0.mpd line 130 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x42000000 -
   I:\important\ISE14.3\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_
   if_cntlr_v3_10_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x42000000 -
   I:\important\ISE14.3\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_
   if_cntlr_v3_10_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   I:\important\ISE14.3\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaz
   e_v8_40_b\data\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_AXI value to 1 -
   I:\important\ISE14.3\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaz
   e_v8_40_b\data\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 1 -
   I:\important\ISE14.3\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaz
   e_v8_40_b\data\microblaze_v2_1_0.mpd line 335 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 1 -
   I:\important\ISE14.3\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaz
   e_v8_40_b\data\microblaze_v2_1_0.mpd line 365 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   I:\important\ISE14.3\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaz
   e_v8_40_b\data\microblaze_v2_1_0.mpd line 399 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   I:\important\ISE14.3\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaz
   e_v8_40_b\data\microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   I:\important\ISE14.3\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaz
   e_v8_40_b\data\microblaze_v2_1_0.mpd line 401 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   I:\important\ISE14.3\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_inter
   connect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 148 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_RANGE_CHECK value to 1 -
   I:\important\ISE14.3\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_inter
   connect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 148 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111111111 -
   I:\important\ISE14.3\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_
   v1_03_a\data\axi_intc_v2_1_0.mpd line 85 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   I:\important\ISE14.3\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_
   v1_03_a\data\axi_intc_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   I:\important\ISE14.3\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_
   v1_03_a\data\axi_intc_v2_1_0.mpd line 87 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Port present in Generic_Ethernet_10_100
INTC INFO:: Both AXI clock and processor clock have same connection.

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.
INFO: No asynchronous clock conversions in axi_interconnect axi4_0.
INTC_INFO_CONSTRAINTS:: Adding Edge interrupt constraints

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block - I:\labz\wlan\system.mhs
line 79 - elaborating IP
IPNAME:bram_block INSTANCE:axi_bram_ctrl_0_bram_block - I:\labz\wlan\system.mhs
line 145 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 - I:\labz\wlan\system.mhs line
128 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:proc_sys_reset_0 - I:\labz\wlan\system.mhs line 34 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<I:/important/ISE14.3/14.3/ISE_DS/EDK/artix7/data/artix7.acd> with local file
<I:/important/ISE14.3/14.3/ISE_DS/ISE/artix7/data/artix7.acd>
INSTANCE:microblaze_0_ilmb - I:\labz\wlan\system.mhs line 47 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<I:/important/ISE14.3/14.3/ISE_DS/EDK/artix7/data/artix7.acd> with local file
<I:/important/ISE14.3/14.3/ISE_DS/ISE/artix7/data/artix7.acd>
INSTANCE:microblaze_0_i_bram_ctrl - I:\labz\wlan\system.mhs line 54 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<I:/important/ISE14.3/14.3/ISE_DS/EDK/artix7/data/artix7.acd> with local file
<I:/important/ISE14.3/14.3/ISE_DS/ISE/artix7/data/artix7.acd>
INSTANCE:microblaze_0_dlmb - I:\labz\wlan\system.mhs line 63 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<I:/important/ISE14.3/14.3/ISE_DS/EDK/artix7/data/artix7.acd> with local file
<I:/important/ISE14.3/14.3/ISE_DS/ISE/artix7/data/artix7.acd>
INSTANCE:microblaze_0_d_bram_ctrl - I:\labz\wlan\system.mhs line 70 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<I:/important/ISE14.3/14.3/ISE_DS/EDK/artix7/data/artix7.acd> with local file
<I:/important/ISE14.3/14.3/ISE_DS/ISE/artix7/data/artix7.acd>
INSTANCE:microblaze_0_bram_block - I:\labz\wlan\system.mhs line 79 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<I:/important/ISE14.3/14.3/ISE_DS/EDK/artix7/data/artix7.acd> with local file
<I:/important/ISE14.3/14.3/ISE_DS/ISE/artix7/data/artix7.acd>
INSTANCE:microblaze_0 - I:\labz\wlan\system.mhs line 86 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<I:/important/ISE14.3/14.3/ISE_DS/EDK/artix7/data/artix7.acd> with local file
<I:/important/ISE14.3/14.3/ISE_DS/ISE/artix7/data/artix7.acd>
INSTANCE:debug_module - I:\labz\wlan\system.mhs line 115 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<I:/important/ISE14.3/14.3/ISE_DS/EDK/artix7/data/artix7.acd> with local file
<I:/important/ISE14.3/14.3/ISE_DS/ISE/artix7/data/artix7.acd>
INSTANCE:clock_generator_0 - I:\labz\wlan\system.mhs line 128 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<I:/important/ISE14.3/14.3/ISE_DS/EDK/artix7/data/artix7.acd> with local file
<I:/important/ISE14.3/14.3/ISE_DS/ISE/artix7/data/artix7.acd>
INSTANCE:axi_bram_ctrl_0_bram_block - I:\labz\wlan\system.mhs line 145 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<I:/important/ISE14.3/14.3/ISE_DS/EDK/artix7/data/artix7.acd> with local file
<I:/important/ISE14.3/14.3/ISE_DS/ISE/artix7/data/artix7.acd>
INSTANCE:axi_bram_ctrl_0 - I:\labz\wlan\system.mhs line 152 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<I:/important/ISE14.3/14.3/ISE_DS/EDK/artix7/data/artix7.acd> with local file
<I:/important/ISE14.3/14.3/ISE_DS/ISE/artix7/data/artix7.acd>
INSTANCE:axi4lite_0 - I:\labz\wlan\system.mhs line 169 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<I:/important/ISE14.3/14.3/ISE_DS/EDK/artix7/data/artix7.acd> with local file
<I:/important/ISE14.3/14.3/ISE_DS/ISE/artix7/data/artix7.acd>
INSTANCE:axi4_0 - I:\labz\wlan\system.mhs line 177 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<I:/important/ISE14.3/14.3/ISE_DS/EDK/artix7/data/artix7.acd> with local file
<I:/important/ISE14.3/14.3/ISE_DS/ISE/artix7/data/artix7.acd>
INSTANCE:rs232 - I:\labz\wlan\system.mhs line 184 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<I:/important/ISE14.3/14.3/ISE_DS/EDK/artix7/data/artix7.acd> with local file
<I:/important/ISE14.3/14.3/ISE_DS/ISE/artix7/data/artix7.acd>
INSTANCE:generic_external_memory - I:\labz\wlan\system.mhs line 199 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<I:/important/ISE14.3/14.3/ISE_DS/EDK/artix7/data/artix7.acd> with local file
<I:/important/ISE14.3/14.3/ISE_DS/ISE/artix7/data/artix7.acd>
INSTANCE:generic_ethernet_10_100 - I:\labz\wlan\system.mhs line 234 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<I:/important/ISE14.3/14.3/ISE_DS/EDK/artix7/data/artix7.acd> with local file
<I:/important/ISE14.3/14.3/ISE_DS/ISE/artix7/data/artix7.acd>
INSTANCE:mii_to_rmii_0 - I:\labz\wlan\system.mhs line 256 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<I:/important/ISE14.3/14.3/ISE_DS/EDK/artix7/data/artix7.acd> with local file
<I:/important/ISE14.3/14.3/ISE_DS/ISE/artix7/data/artix7.acd>
INSTANCE:axi_intc_0 - I:\labz\wlan\system.mhs line 277 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<I:/important/ISE14.3/14.3/ISE_DS/EDK/artix7/data/artix7.acd> with local file
<I:/important/ISE14.3/14.3/ISE_DS/ISE/artix7/data/artix7.acd>

Running NGCBUILD ...
IPNAME:system_microblaze_0_ilmb_wrapper INSTANCE:microblaze_0_ilmb -
I:\labz\wlan\system.mhs line 47 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<I:/important/ISE14.3/14.3/ISE_DS/EDK/artix7/data/artix7.acd> with local file
<I:/important/ISE14.3/14.3/ISE_DS/ISE/artix7/data/artix7.acd>

Command Line:
I:\important\ISE14.3\14.3\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7a100tcsg324-3 -intstyle silent -i -sd .. system_microblaze_0_ilmb_wrapper.ngc
../system_microblaze_0_ilmb_wrapper

Reading NGO file
"I:/labz/wlan/implementation/microblaze_0_ilmb_wrapper/system_microblaze_0_ilmb_
wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_ilmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  12 sec
Total CPU time to NGCBUILD completion:   12 sec

Writing NGCBUILD log file "../system_microblaze_0_ilmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_microblaze_0_dlmb_wrapper INSTANCE:microblaze_0_dlmb -
I:\labz\wlan\system.mhs line 63 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<I:/important/ISE14.3/14.3/ISE_DS/EDK/artix7/data/artix7.acd> with local file
<I:/important/ISE14.3/14.3/ISE_DS/ISE/artix7/data/artix7.acd>

Command Line:
I:\important\ISE14.3\14.3\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7a100tcsg324-3 -intstyle silent -i -sd .. system_microblaze_0_dlmb_wrapper.ngc
../system_microblaze_0_dlmb_wrapper

Reading NGO file
"I:/labz/wlan/implementation/microblaze_0_dlmb_wrapper/system_microblaze_0_dlmb_
wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_dlmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  12 sec
Total CPU time to NGCBUILD completion:   12 sec

Writing NGCBUILD log file "../system_microblaze_0_dlmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_microblaze_0_wrapper INSTANCE:microblaze_0 -
I:\labz\wlan\system.mhs line 86 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<I:/important/ISE14.3/14.3/ISE_DS/EDK/artix7/data/artix7.acd> with local file
<I:/important/ISE14.3/14.3/ISE_DS/ISE/artix7/data/artix7.acd>

Command Line:
I:\important\ISE14.3\14.3\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7a100tcsg324-3 -intstyle silent -i -sd .. system_microblaze_0_wrapper.ngc
../system_microblaze_0_wrapper

Reading NGO file
"I:/labz/wlan/implementation/microblaze_0_wrapper/system_microblaze_0_wrapper.ng
c" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  13 sec
Total CPU time to NGCBUILD completion:   13 sec

Writing NGCBUILD log file "../system_microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
I:\labz\wlan\system.mhs line 128 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<I:/important/ISE14.3/14.3/ISE_DS/EDK/artix7/data/artix7.acd> with local file
<I:/important/ISE14.3/14.3/ISE_DS/ISE/artix7/data/artix7.acd>

Command Line:
I:\important\ISE14.3\14.3\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7a100tcsg324-3 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"I:/labz/wlan/implementation/clock_generator_0_wrapper/system_clock_generator_0_
wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  12 sec
Total CPU time to NGCBUILD completion:   12 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_axi4lite_0_wrapper INSTANCE:axi4lite_0 - I:\labz\wlan\system.mhs
line 169 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<I:/important/ISE14.3/14.3/ISE_DS/EDK/artix7/data/artix7.acd> with local file
<I:/important/ISE14.3/14.3/ISE_DS/ISE/artix7/data/artix7.acd>

Command Line:
I:\important\ISE14.3\14.3\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7a100tcsg324-3 -intstyle silent -i -sd .. system_axi4lite_0_wrapper.ngc
../system_axi4lite_0_wrapper

Reading NGO file
"I:/labz/wlan/implementation/axi4lite_0_wrapper/system_axi4lite_0_wrapper.ngc"
...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_axi4lite_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  12 sec
Total CPU time to NGCBUILD completion:   12 sec

Writing NGCBUILD log file "../system_axi4lite_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_axi4_0_wrapper INSTANCE:axi4_0 - I:\labz\wlan\system.mhs line 177
- Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<I:/important/ISE14.3/14.3/ISE_DS/EDK/artix7/data/artix7.acd> with local file
<I:/important/ISE14.3/14.3/ISE_DS/ISE/artix7/data/artix7.acd>

Command Line:
I:\important\ISE14.3\14.3\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7a100tcsg324-3 -intstyle silent -i -sd .. system_axi4_0_wrapper.ngc
../system_axi4_0_wrapper

Reading NGO file
"I:/labz/wlan/implementation/axi4_0_wrapper/system_axi4_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_axi4_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  12 sec
Total CPU time to NGCBUILD completion:   12 sec

Writing NGCBUILD log file "../system_axi4_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_generic_ethernet_10_100_wrapper INSTANCE:generic_ethernet_10_100 -
I:\labz\wlan\system.mhs line 234 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<I:/important/ISE14.3/14.3/ISE_DS/EDK/artix7/data/artix7.acd> with local file
<I:/important/ISE14.3/14.3/ISE_DS/ISE/artix7/data/artix7.acd>

Command Line:
I:\important\ISE14.3\14.3\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7a100tcsg324-3 -intstyle silent -i -sd ..
system_generic_ethernet_10_100_wrapper.ngc
../system_generic_ethernet_10_100_wrapper

Reading NGO file
"I:/labz/wlan/implementation/generic_ethernet_10_100_wrapper/system_generic_ethe
rnet_10_100_wrapper.ngc" ...
Loading design module
"../system_generic_ethernet_10_100_wrapper_blk_mem_gen_v6_2.ngc"...
Loading design module
"../system_generic_ethernet_10_100_wrapper_fifo_generator_v9_1.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_generic_ethernet_10_100_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  13 sec
Total CPU time to NGCBUILD completion:   12 sec

Writing NGCBUILD log file "../system_generic_ethernet_10_100_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 1119.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<I:/important/ISE14.3/14.3/ISE_DS/EDK/artix7/data/artix7.acd> with local file
<I:/important/ISE14.3/14.3/ISE_DS/ISE/artix7/data/artix7.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc7a100tcsg324-3 -implement xflow.opt system.ngc
Release 14.3 - Xflow P.40xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc7a100tcsg324-3 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file
<I:/important/ISE14.3/14.3/ISE_DS/EDK/artix7/data/artix7.acd> with local file
<I:/important/ISE14.3/14.3/ISE_DS/ISE/artix7/data/artix7.acd>
.... Copying flowfile I:/important/ISE14.3/14.3/ISE_DS/ISE/xilinx/data/fpga.flw
into working directory I:/labz/wlan/implementation 

Using Flow File: I:/labz/wlan/implementation/fpga.flw 
Using Option File(s): 
 I:/labz/wlan/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc7a100tcsg324-3 -nt timestamp -bm system.bmm
"I:/labz/wlan/implementation/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 14.3 - ngdbuild P.40xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<I:/important/ISE14.3/14.3/ISE_DS/EDK/artix7/data/artix7.acd> with local file
<I:/important/ISE14.3/14.3/ISE_DS/ISE/artix7/data/artix7.acd>

Command Line:
I:\important\ISE14.3\14.3\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc7a100tcsg324-3 -nt timestamp -bm system.bmm
I:/labz/wlan/implementation/system.ngc -uc system.ucf system.ngd

Reading NGO file "I:/labz/wlan/implementation/system.ngc" ...
Loading design module
"I:/labz/wlan/implementation/system_mii_to_rmii_0_wrapper.ngc"...
Loading design module "I:/labz/wlan/implementation/system_rs232_wrapper.ngc"...
Loading design module
"I:/labz/wlan/implementation/system_proc_sys_reset_0_wrapper.ngc"...
Loading design module
"I:/labz/wlan/implementation/system_clock_generator_0_wrapper.ngc"...
Loading design module
"I:/labz/wlan/implementation/system_generic_ethernet_10_100_wrapper.ngc"...
Loading design module
"I:/labz/wlan/implementation/system_microblaze_0_ilmb_wrapper.ngc"...
Loading design module
"I:/labz/wlan/implementation/system_microblaze_0_dlmb_wrapper.ngc"...
Loading design module
"I:/labz/wlan/implementation/system_axi4lite_0_wrapper.ngc"...
Loading design module "I:/labz/wlan/implementation/system_axi4_0_wrapper.ngc"...
Loading design module
"I:/labz/wlan/implementation/system_microblaze_0_wrapper.ngc"...
Loading design module
"I:/labz/wlan/implementation/system_axi_intc_0_wrapper.ngc"...
Loading design module
"I:/labz/wlan/implementation/system_microblaze_0_i_bram_ctrl_wrapper.ngc"...
Loading design module
"I:/labz/wlan/implementation/system_microblaze_0_d_bram_ctrl_wrapper.ngc"...
Loading design module
"I:/labz/wlan/implementation/system_debug_module_wrapper.ngc"...
Loading design module
"I:/labz/wlan/implementation/system_axi_bram_ctrl_0_wrapper.ngc"...
Loading design module
"I:/labz/wlan/implementation/system_generic_external_memory_wrapper.ngc"...
Loading design module
"I:/labz/wlan/implementation/system_microblaze_0_bram_block_wrapper.ngc"...
Loading design module
"I:/labz/wlan/implementation/system_axi_bram_ctrl_0_bram_block_wrapper.ngc"...
Applying constraints in
"I:/labz/wlan/implementation/system_microblaze_0_ilmb_wrapper.ncf" to module
"microblaze_0_ilmb"...
Checking Constraint Associations...
Applying constraints in
"I:/labz/wlan/implementation/system_microblaze_0_dlmb_wrapper.ncf" to module
"microblaze_0_dlmb"...
Checking Constraint Associations...
Applying constraints in
"I:/labz/wlan/implementation/system_axi4lite_0_wrapper.ncf" to module
"axi4lite_0"...
Checking Constraint Associations...
Applying constraints in "I:/labz/wlan/implementation/system_axi4_0_wrapper.ncf"
to module "axi4_0"...
Checking Constraint Associations...
Applying constraints in
"I:/labz/wlan/implementation/system_microblaze_0_wrapper.ncf" to module
"microblaze_0"...
Checking Constraint Associations...
Applying constraints in
"I:/labz/wlan/implementation/system_axi_intc_0_wrapper.ncf" to module
"axi_intc_0"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4_0/axi4_0\/si_converter_bank\/gen_conv_slot[0].cl
   ock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4_0_reset_resync>: No instances of type FFS were found under block
   "axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/si_converter_bank\/gen_conv_sl
   ot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_reset_source = FFS
   PADS CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4_0_reset_source = FFS PADS
   CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi4_0_reset_resync', does not directly
   or indirectly drive any flip-flops, latches and/or RAMs and is not actively
   used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into MMCME2_ADV instance
   clock_generator_0/MMCM1_INST/MMCM_ADV_inst. The following new TNM groups and
   period specifications were generated at the MMCME2_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT1 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT1" TS_sys_clk_pin
   * 0.5 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into MMCME2_ADV instance
   clock_generator_0/MMCM1_INST/MMCM_ADV_inst. The following new TNM groups and
   period specifications were generated at the MMCME2_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0" TS_sys_clk_pin
   HIGH 50>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:486 - Attribute "CLOCK_HOLD" is not allowed on symbol
   "clock_generator_0/MMCM1_INST/MMCM_ADV_inst" of type "MMCME2_ADV".  This
   attribute will be ignored.
WARNING:NgdBuild:443 - SFF primitive
   'Generic_Ethernet_10_100/Generic_Ethernet_10_100/XEMAC_I/EMAC_I/COLLISION_SYN
   C_2' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Generic_External_Memory/Generic_External_Memory/EMC_CTRL_I/ADDR_COUNTER_MUX_
   I/ADDRESS_STORE_GEN[31].ADDRESS_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Generic_External_Memory/Generic_External_Memory/EMC_CTRL_I/ADDR_COUNTER_MUX_
   I/ADDRESS_STORE_GEN[30].ADDRESS_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Generic_External_Memory/Generic_External_Memory/EMC_CTRL_I/MEM_STEER_I/RDDAT
   A_PATH_MUX_GEN.ASYNC_ADDR_CNT_GEN.RDDATA_EN_GEN_ASYNC[3].RDDATA_EN_REG_ASYNC'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Generic_External_Memory/Generic_External_Memory/EMC_CTRL_I/MEM_STEER_I/ASYNC
   _MEM_RDACK_GEN.AALIGN_PIPE_GEN[1].AALIGN_PIPE' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Generic_External_Memory/Generic_External_Memory/EMC_CTRL_I/MEM_STATE_MACHINE
   _I/READ_COMPLETE_PIPE_GEN[6].READ_COMPLETE_PIPE' has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  14

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion: 2 min  56 sec
Total CPU time to NGDBUILD completion:  2 min  56 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.3 - Map P.40xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<I:/important/ISE14.3/14.3/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<I:/important/ISE14.3/14.3/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "7a100tcsg324-3".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:54 - 'xc7a100t' is a WebPack part.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
WARNING:Pack:2780 - The register
   "Generic_Ethernet_10_100/Generic_Ethernet_10_100/IOFFS_GEN[0].TX_FF_I" has
   the property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Generic_Ethernet_10_100/Generic_Ethernet_10_100/IOFFS_GEN[3].TX_FF_I" has
   the property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Generic_Ethernet_10_100/Generic_Ethernet_10_100/IOFFS_GEN[2].RX_FF_I" has
   the property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Generic_Ethernet_10_100/Generic_Ethernet_10_100/IOFFS_GEN[1].TX_FF_I" has
   the property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Generic_Ethernet_10_100/Generic_Ethernet_10_100/IOFFS_GEN[0].RX_FF_I" has
   the property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Generic_Ethernet_10_100/Generic_Ethernet_10_100/IOFFS_GEN[3].RX_FF_I" has
   the property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Generic_Ethernet_10_100/Generic_Ethernet_10_100/IOFFS_GEN2.TEN_FF" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Generic_Ethernet_10_100/Generic_Ethernet_10_100/IOFFS_GEN[1].RX_FF_I" has
   the property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Generic_Ethernet_10_100/Generic_Ethernet_10_100/IOFFS_GEN2.RER_FF" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Generic_Ethernet_10_100/Generic_Ethernet_10_100/IOFFS_GEN[2].TX_FF_I" has
   the property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Generic_Ethernet_10_100/Generic_Ethernet_10_100/IOFFS_GEN2.DVD_FF" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 1 mins 29 secs 
Total CPU  time at the beginning of Placer: 1 mins 23 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:6f92a3c5) REAL time: 1 mins 37 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:6f92a3c5) REAL time: 1 mins 38 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:67d75103) REAL time: 1 mins 38 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:376e8828) REAL time: 1 mins 54 secs 

Phase 5.30  Global Clock Region Assignment
Phase 5.30  Global Clock Region Assignment (Checksum:376e8828) REAL time: 1 mins 54 secs 

Phase 6.3  Local Placement Optimization
Phase 6.3  Local Placement Optimization (Checksum:376e8828) REAL time: 1 mins 55 secs 

Phase 7.5  Local Placement Optimization
Phase 7.5  Local Placement Optimization (Checksum:376e8828) REAL time: 1 mins 55 secs 

Phase 8.8  Global Placement
........................................
.............
.......................................................
.....................................................................
.....................................................................
Phase 8.8  Global Placement (Checksum:fa76b914) REAL time: 2 mins 22 secs 

Phase 9.5  Local Placement Optimization
Phase 9.5  Local Placement Optimization (Checksum:fa76b914) REAL time: 2 mins 23 secs 

Phase 10.18  Placement Optimization
Phase 10.18  Placement Optimization (Checksum:a25039fc) REAL time: 2 mins 43 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:a25039fc) REAL time: 2 mins 43 secs 

Phase 12.34  Placement Validation
Phase 12.34  Placement Validation (Checksum:a25039fc) REAL time: 2 mins 44 secs 

Total REAL time to Placer completion: 3 mins 15 secs 
Total CPU  time to Placer completion: 3 mins 7 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   38
Slice Logic Utilization:
  Number of Slice Registers:                 3,797 out of 126,800    2
    Number used as Flip Flops:               3,761
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:               36
  Number of Slice LUTs:                      4,288 out of  63,400    6
    Number used as logic:                    3,845 out of  63,400    6
      Number using O6 output only:           2,822
      Number using O5 output only:              66
      Number using O5 and O6:                  957
      Number used as ROM:                        0
    Number used as Memory:                     332 out of  19,000    1
      Number used as Dual Port RAM:             96
        Number using O6 output only:             4
        Number using O5 output only:             1
        Number using O5 and O6:                 91
      Number used as Single Port RAM:            4
        Number using O6 output only:             4
        Number using O5 output only:             0
        Number using O5 and O6:                  0
      Number used as Shift Register:           232
        Number using O6 output only:           215
        Number using O5 output only:             1
        Number using O5 and O6:                 16
    Number used exclusively as route-thrus:    111
      Number with same-slice register load:     98
      Number with same-slice carry load:         7
      Number with other load:                    6

Slice Logic Distribution:
  Number of occupied Slices:                 2,015 out of  15,850   12
  Number of LUT Flip Flop pairs used:        5,371
    Number with an unused Flip Flop:         1,906 out of   5,371   35
    Number with an unused LUT:               1,083 out of   5,371   20
    Number of fully used LUT-FF pairs:       2,382 out of   5,371   44
    Number of unique control sets:             303
    Number of slice register sites lost
      to control set restrictions:           1,216 out of 126,800    1

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                        58 out of     210   27
    Number of LOCed IOBs:                       58 out of      58  100
    IOB Flip Flops:                             86

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                 28 out of     135   20
    Number using RAMB36E1 only:                 28
    Number using FIFO36E1 only:                  0
  Number of RAMB18E1/FIFO18E1s:                  0 out of     270    0
  Number of BUFG/BUFGCTRLs:                      5 out of      32   15
    Number used as BUFGs:                        5
    Number used as BUFGCTRLs:                    0
  Number of IDELAYE2/IDELAYE2_FINEDELAYs:        0 out of     300    0
  Number of ILOGICE2/ILOGICE3/ISERDESE2s:       22 out of     300    7
    Number used as ILOGICE2s:                   22
  Number used as  ILOGICE3s:                     0
    Number used as ISERDESE2s:                   0
  Number of ODELAYE2/ODELAYE2_FINEDELAYs:        0
  Number of OLOGICE2/OLOGICE3/OSERDESE2s:       48 out of     300   16
    Number used as OLOGICE2s:                   48
    Number used as OLOGICE3s:                    0
    Number used as OSERDESE2s:                   0
  Number of PHASER_IN/PHASER_IN_PHYs:            0 out of      24    0
  Number of PHASER_OUT/PHASER_OUT_PHYs:          0 out of      24    0
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHCEs:                             0 out of      96    0
  Number of BUFRs:                               0 out of      24    0
  Number of CAPTUREs:                            0 out of       1    0
  Number of DNA_PORTs:                           0 out of       1    0
  Number of DSP48E1s:                            3 out of     240    1
  Number of EFUSE_USRs:                          0 out of       1    0
  Number of FRAME_ECCs:                          0 out of       1    0
  Number of GTPE2_CHANNELs:                      0 out of       8    0
  Number of GTPE2_COMMONs:                       0 out of       2    0
  Number of IBUFDS_GTE2s:                        0 out of       4    0
  Number of ICAPs:                               0 out of       2    0
  Number of IDELAYCTRLs:                         0 out of       6    0
  Number of IN_FIFOs:                            0 out of      24    0
  Number of MMCME2_ADVs:                         1 out of       6   16
  Number of OUT_FIFOs:                           0 out of      24    0
  Number of PCIE_2_1s:                           0 out of       1    0
  Number of PHASER_REFs:                         0 out of       6    0
  Number of PHY_CONTROLs:                        0 out of       6    0
  Number of PLLE2_ADVs:                          0 out of       6    0
  Number of STARTUPs:                            0 out of       1    0
  Number of XADCs:                               0 out of       1    0

Average Fanout of Non-Clock Nets:                3.99

Peak Memory Usage:  951 MB
Total REAL time to MAP completion:  3 mins 33 secs 
Total CPU time to MAP completion:   3 mins 24 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.3 - par P.40xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <I:/important/ISE14.3/14.3/ISE_DS/EDK/data/parBmgr.acd> with local file
<I:/important/ISE14.3/14.3/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '7a100t.nph' in environment
I:\important\ISE14.3\14.3\ISE_DS\ISE\;I:\important\ISE14.3\14.3\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc7a100t, package csg324, speed -3
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:54 - 'xc7a100t' is a WebPack part.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue
to function, but you no longer qualify for Xilinx software updates or new releases.

----------------------------------------------------------------------

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "ADVANCED 1.05 2012-10-12".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 3,797 out of 126,800    2
    Number used as Flip Flops:               3,761
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:               36
  Number of Slice LUTs:                      4,288 out of  63,400    6
    Number used as logic:                    3,845 out of  63,400    6
      Number using O6 output only:           2,822
      Number using O5 output only:              66
      Number using O5 and O6:                  957
      Number used as ROM:                        0
    Number used as Memory:                     332 out of  19,000    1
      Number used as Dual Port RAM:             96
        Number using O6 output only:             4
        Number using O5 output only:             1
        Number using O5 and O6:                 91
      Number used as Single Port RAM:            4
        Number using O6 output only:             4
        Number using O5 output only:             0
        Number using O5 and O6:                  0
      Number used as Shift Register:           232
        Number using O6 output only:           215
        Number using O5 output only:             1
        Number using O5 and O6:                 16
    Number used exclusively as route-thrus:    111
      Number with same-slice register load:     98
      Number with same-slice carry load:         7
      Number with other load:                    6

Slice Logic Distribution:
  Number of occupied Slices:                 2,015 out of  15,850   12
  Number of LUT Flip Flop pairs used:        5,371
    Number with an unused Flip Flop:         1,906 out of   5,371   35
    Number with an unused LUT:               1,083 out of   5,371   20
    Number of fully used LUT-FF pairs:       2,382 out of   5,371   44
    Number of slice register sites lost
      to control set restrictions:               0 out of 126,800    0

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                        58 out of     210   27
    Number of LOCed IOBs:                       58 out of      58  100
    IOB Flip Flops:                             86

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                 28 out of     135   20
    Number using RAMB36E1 only:                 28
    Number using FIFO36E1 only:                  0
  Number of RAMB18E1/FIFO18E1s:                  0 out of     270    0
  Number of BUFG/BUFGCTRLs:                      5 out of      32   15
    Number used as BUFGs:                        5
    Number used as BUFGCTRLs:                    0
  Number of IDELAYE2/IDELAYE2_FINEDELAYs:        0 out of     300    0
  Number of ILOGICE2/ILOGICE3/ISERDESE2s:       22 out of     300    7
    Number used as ILOGICE2s:                   22
  Number used as  ILOGICE3s:                     0
    Number used as ISERDESE2s:                   0
  Number of ODELAYE2/ODELAYE2_FINEDELAYs:        0
  Number of OLOGICE2/OLOGICE3/OSERDESE2s:       48 out of     300   16
    Number used as OLOGICE2s:                   48
    Number used as OLOGICE3s:                    0
    Number used as OSERDESE2s:                   0
  Number of PHASER_IN/PHASER_IN_PHYs:            0 out of      24    0
  Number of PHASER_OUT/PHASER_OUT_PHYs:          0 out of      24    0
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHCEs:                             0 out of      96    0
  Number of BUFRs:                               0 out of      24    0
  Number of CAPTUREs:                            0 out of       1    0
  Number of DNA_PORTs:                           0 out of       1    0
  Number of DSP48E1s:                            3 out of     240    1
  Number of EFUSE_USRs:                          0 out of       1    0
  Number of FRAME_ECCs:                          0 out of       1    0
  Number of GTPE2_CHANNELs:                      0 out of       8    0
  Number of GTPE2_COMMONs:                       0 out of       2    0
  Number of IBUFDS_GTE2s:                        0 out of       4    0
  Number of ICAPs:                               0 out of       2    0
  Number of IDELAYCTRLs:                         0 out of       6    0
  Number of IN_FIFOs:                            0 out of      24    0
  Number of MMCME2_ADVs:                         1 out of       6   16
  Number of OUT_FIFOs:                           0 out of      24    0
  Number of PCIE_2_1s:                           0 out of       1    0
  Number of PHASER_REFs:                         0 out of       6    0
  Number of PHY_CONTROLs:                        0 out of       6    0
  Number of PLLE2_ADVs:                          0 out of       6    0
  Number of STARTUPs:                            0 out of       1    0
  Number of XADCs:                               0 out of       1    0


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 47 secs 
Finished initial Timing Analysis.  REAL time: 48 secs 

WARNING:Par:288 - The signal
   Generic_Ethernet_10_100/Generic_Ethernet_10_100/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_
   FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1_O has no load.  PAR will not attempt to
   route this signal.
WARNING:Par:288 - The signal
   Generic_Ethernet_10_100/Generic_Ethernet_10_100/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_
   FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1_O has no load.  PAR will not attempt to
   route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy4_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<31> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy5_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy3_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy2_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy1_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<30> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 32539 unrouted;      REAL time: 52 secs 

Phase  2  : 25531 unrouted;      REAL time: 54 secs 

Phase  3  : 8715 unrouted;      REAL time: 1 mins 9 secs 

Phase  4  : 8715 unrouted; (Setup:0, Hold:1539, Component Switching Limit:0)     REAL time: 1 mins 19 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:1358, Component Switching Limit:0)     REAL time: 1 mins 41 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:1358, Component Switching Limit:0)     REAL time: 1 mins 41 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:1358, Component Switching Limit:0)     REAL time: 1 mins 41 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:1358, Component Switching Limit:0)     REAL time: 1 mins 41 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 48 secs 
Total REAL time to Router completion: 1 mins 48 secs 
Total CPU time to Router completion: 1 mins 48 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|axi_bram_ctrl_0_bram |              |      |      |            |             |
|_porta_2_axi_bram_ct |              |      |      |            |             |
|rl_0_bram_block_port |              |      |      |            |             |
|          a_BRAM_Clk | BUFGCTRL_X0Y1| No   | 1638 |  0.237     |  1.437      |
+---------------------+--------------+------+------+------------+-------------+
|clock_generator_0_CL |              |      |      |            |             |
|               KOUT1 | BUFGCTRL_X0Y0| No   |   39 |  0.199     |  1.448      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_debug_D |              |      |      |            |             |
|              bg_Clk |BUFGCTRL_X0Y30| No   |   69 |  0.149     |  1.349      |
+---------------------+--------------+------+------+------------+-------------+
|clock_generator_0_CL |              |      |      |            |             |
|       KIN_pin_BUFGP |BUFGCTRL_X0Y31| No   |    1 |  0.000     |  1.405      |
+---------------------+--------------+------+------+------------+-------------+
|Generic_Ethernet_10_ |              |      |      |            |             |
|100/Generic_Ethernet |              |      |      |            |             |
|_10_100/phy_tx_clk_i |              |      |      |            |             |
|                     |         Local|      |   14 |  0.531     |  0.791      |
+---------------------+--------------+------+------+------------+-------------+
|Generic_Ethernet_10_ |              |      |      |            |             |
|      100_PHY_rx_clk |         Local|      |   18 |  0.514     |  0.950      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_debug_D |              |      |      |            |             |
|           bg_Update |         Local|      |   18 |  1.420     |  3.560      |
+---------------------+--------------+------+------+------------+-------------+
|Generic_Ethernet_10_ |              |      |      |            |             |
|    100_IP2INTC_Irpt |         Local|      |    1 |  0.000     |  1.648      |
+---------------------+--------------+------+------+------------+-------------+
|clock_generator_0/cl |              |      |      |            |             |
|ock_generator_0/SIG_ |              |      |      |            |             |
|      MMCM1_CLKFBOUT |         Local|      |    1 |  0.000     |  0.011      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 2

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     6.000ns|     4.000ns|       0|           0
  pin" 100 MHz HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     7.936ns|     2.064ns|       0|           0
  G_MMCM1_CLKOUT0 = PERIOD TIMEGRP          | HOLD        |     0.015ns|            |       0|           0
  "clock_generator_0_clock_generator_0_SIG_ | MINPERIOD   |     7.766ns|     2.234ns|       0|           0
  MMCM1_CLKOUT0" TS_sys_clk_pin         HIG |             |            |            |        |            
  H 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |    15.429ns|     4.571ns|       0|           0
  G_MMCM1_CLKOUT1 = PERIOD TIMEGRP          | HOLD        |     0.153ns|            |       0|           0
  "clock_generator_0_clock_generator_0_SIG_ |             |            |            |        |            
  MMCM1_CLKOUT1" TS_sys_clk_pin         * 0 |             |            |            |        |            
  .5 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_sync_axi_intc_0_path" TIG        | SETUP       |         N/A|     8.237ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_intr_sync_p1_axi_intc_0_path" TI | SETUP       |         N/A|    -1.094ns|     N/A|           0
  G                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_MB_AXI_FP_axi_intc_0_path" TIG   | N/A         |         N/A|         N/A|     N/A|         N/A
----------------------------------------------------------------------------------------------------------
  PATH "TS_AXI_MB_FP_axi_intc_0_path" TIG   | SETUP       |         N/A|    11.454ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_Reset_path" TIG | SETUP       |         N/A|     3.028ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_Interrupt_path" | SETUP       |         N/A|     1.291ns|     N/A|           0
   TIG                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi4_0_reset_resync_path" TIG    | MAXDELAY    |         N/A|     7.036ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi4lite_0_reset_resync_path" TI | MAXDELAY    |         N/A|     7.036ns|     N/A|           0
  G                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_dlmb_POR_FF_I_p | SETUP       |         N/A|     1.841ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_ilmb_POR_FF_I_p | SETUP       |         N/A|     1.837ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      4.000ns|      2.285ns|            0|            0|            0|          382|
| TS_clock_generator_0_clock_gen|     20.000ns|      4.571ns|          N/A|            0|            0|          380|            0|
| erator_0_SIG_MMCM1_CLKOUT1    |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|     10.000ns|      2.234ns|          N/A|            0|            0|            2|            0|
| erator_0_SIG_MMCM1_CLKOUT0    |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 25 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 1 mins 55 secs 
Total CPU time to PAR completion: 1 mins 54 secs 

Peak Memory Usage:  817 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 27
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.3 - Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<I:/important/ISE14.3/14.3/ISE_DS/EDK/artix7/data/artix7.acd> with local file
<I:/important/ISE14.3/14.3/ISE_DS/ISE/artix7/data/artix7.acd>
Loading device for application Rf_Device from file '7a100t.nph' in environment
I:\important\ISE14.3\14.3\ISE_DS\ISE\;I:\important\ISE14.3\14.3\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc7a100t, package csg324, speed -3
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 14.3 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

I:\important\ISE14.3\14.3\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml
system.twx system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc7a100t,-3 (ADVANCED 1.05 2012-10-12)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 741405 paths, 0 nets, and 26074 connections

Design statistics:
   Minimum period:   4.571ns (Maximum frequency: 218.771MHz)


Analysis completed Mon Dec 02 09:51:03 2013
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 4
Total time: 1 mins 3 secs 


xflow done!
touch __xps/system_routed
xilperl I:/important/ISE14.3/14.3/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 14.3 - Bitgen P.40xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<I:/important/ISE14.3/14.3/ISE_DS/EDK/artix7/data/artix7.acd> with local file
<I:/important/ISE14.3/14.3/ISE_DS/ISE/artix7/data/artix7.acd>
Loading device for application Rf_Device from file '7a100t.nph' in environment
I:\important\ISE14.3\14.3\ISE_DS\ISE\;I:\important\ISE14.3\14.3\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc7a100t, package csg324, speed -3
Opened constraints file system.pcf.

Mon Dec 02 09:51:38 2013

Running DRC.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   Generic_Ethernet_10_100/Generic_Ethernet_10_100/phy_tx_clk_i is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   Generic_Ethernet_10_100_PHY_rx_clk is sourced by a combinatorial pin. This is
   not good design practice. Use the CE pin to control the loading of data into
   the flip-flop.
WARNING:PhysDesignRules:367 - The signal
   <Generic_Ethernet_10_100/Generic_Ethernet_10_100/XEMAC_I/EMAC_I/RX/INST_RX_IN
   TRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst
   _fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAM
   D_D1_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <Generic_Ethernet_10_100/Generic_Ethernet_10_100/XEMAC_I/EMAC_I/TX/INST_TX_IN
   TRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst
   _fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAM
   D_D1_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy4_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<31>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy5_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy3_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy2_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy1_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<30>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
DRC detected 0 errors and 27 warnings.  Please see the previously displayed
individual error or warning messages for more details.
INFO:Security:54 - 'xc7a100t' is a WebPack part.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.

Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
WARNING:EDK:3888 - Worker process returned 0 but issued error message(s).
Done!

********************************************************************************
At Local date and time: Mon Dec 02 09:53:28 2013
 xsdk.exe -hwspec I:\labz\wlan\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.3 Build EDK_P.40xd
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Done!
Overriding Xilinx file <TextEditor.cfg> with local file <I:/important/ISE14.3/14.3/ISE_DS/EDK/data/TextEditor.cfg>
Writing filter settings....
Done writing filter settings to:
	I:\labz\wlan\etc\system.filters
Done writing Tab View settings to:
	I:\labz\wlan\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.3 Build EDK_P.40xd
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


********************************************************************************
At Local date and time: Mon Dec 02 12:48:43 2013
 make -f system.make exporttosdk started...
make: Nothing to be done for `exporttosdk'.
Done!

********************************************************************************
At Local date and time: Mon Dec 02 12:48:44 2013
 xsdk.exe -hwspec I:\labz\wlan\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.3 Build EDK_P.40xd
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Done!
Writing filter settings....
Done writing filter settings to:
	I:\labz\wlan\etc\system.filters
Done writing Tab View settings to:
	I:\labz\wlan\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.3 Build EDK_P.40xd
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Assigned Driver tmrctr 2.04.a for instance axi_timer_0
axi_timer_0 has been added to the project
ERROR:EDK:4125 - IPNAME: axi_timer, INSTANCE: axi_timer_0, PARAMETER: C_BASEADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_timer, INSTANCE: axi_timer_0, PARAMETER: C_HIGHADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
WARNING:EDK:2137 - Peripheral axi_timer_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
ERROR:EDK:3759 - AddresGen MHS Error You have a non cacheable core(Generic_Ethernet_10_100->C_BASEADDR) on M_AXI_DC interface(axi4_0). Address Generator does not support this case 

WARNING:EDK:3967 - axi_timer (axi_timer_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - I:\labz\wlan\system.mhs line 283 
WARNING:EDK:3967 - axi_timer (axi_timer_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - I:\labz\wlan\system.mhs line 283 
INFO:EDK - Use RS232 as reference
INFO:EDK - Connect bus interface S_AXI to axi4lite_0
INFO:EDK - Connect clock port S_AXI_ACLK to clk_100_0000MHz
INFO:EDK - External IO port grouping doneWARNING:EDK - Generate address failed during auto bus connection
INFO:EDK - Successfully finished auto bus connection for IP instance: axi_timer_0, however there is problem when generating address, please generate address manually
WARNING:EDK:3967 - axi_timer (axi_timer_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - I:\labz\wlan\system.mhs line 283 

********************************************************************************
At Local date and time: Tue Dec 03 09:35:57 2013
 make -f system.make clean started...
rm -f implementation/system.ngc
rm -f implementation/system_proc_sys_reset_0_wrapper.ngc implementation/system_microblaze_0_ilmb_wrapper.ngc implementation/system_microblaze_0_i_bram_ctrl_wrapper.ngc implementation/system_microblaze_0_dlmb_wrapper.ngc implementation/system_microblaze_0_d_bram_ctrl_wrapper.ngc implementation/system_microblaze_0_bram_block_wrapper.ngc implementation/system_microblaze_0_wrapper.ngc implementation/system_debug_module_wrapper.ngc implementation/system_clock_generator_0_wrapper.ngc implementation/system_axi_bram_ctrl_0_bram_block_wrapper.ngc implementation/system_axi_bram_ctrl_0_wrapper.ngc implementation/system_axi4lite_0_wrapper.ngc implementation/system_axi4_0_wrapper.ngc implementation/system_rs232_wrapper.ngc implementation/system_generic_external_memory_wrapper.ngc implementation/system_generic_ethernet_10_100_wrapper.ngc implementation/system_mii_to_rmii_0_wrapper.ngc implementation/system_axi_intc_0_wrapper.ngc implementation/system_axi_timer_0_wrapper.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_bits
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf __xps/ps7_instance.mhs
rm -rf simulation/behavioral
rm -f simgen.log
rm -f __xps/ise/_xmsgs/simgen.xmsgs
rm -f _impact.cmd
Done!

********************************************************************************
At Local date and time: Tue Dec 03 09:36:19 2013
 make -f system.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp system.xmp -exit_on_error -dont_add_loginfo -make_inst_lower -edwver 1.2 -xml SDK\SDK_Export\hw/system.xml 
Release 14.3 - psf2Edward EDK_P.40xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 2 master(s) : 5 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4_0 - 2 master(s) : 3 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4_0.

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
INTC INFO:: Both AXI clock and processor clock have same connection.
Port present in Generic_Ethernet_10_100
Conversion to XML complete.
xdsgen -inp system.xmp -report SDK\SDK_Export\hw/system.html  -make_docs_local
Release 14.3 - xdsgen EDK_P.40xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Generated Block Diagram.
Rasterizing proc_sys_reset_0.jpg.....
Rasterizing mii_to_rmii_0.jpg.....
Rasterizing microblaze_0_ilmb.jpg.....
Rasterizing microblaze_0_i_bram_ctrl.jpg.....
Rasterizing microblaze_0_dlmb.jpg.....
Rasterizing microblaze_0_d_bram_ctrl.jpg.....
Rasterizing microblaze_0_bram_block.jpg.....
Rasterizing microblaze_0.jpg.....
Rasterizing debug_module.jpg.....
Rasterizing clock_generator_0.jpg.....
Rasterizing axi_timer_0.jpg.....
Rasterizing axi_intc_0.jpg.....
Rasterizing axi_bram_ctrl_0_bram_block.jpg.....
Rasterizing axi_bram_ctrl_0.jpg.....
Rasterizing axi4lite_0.jpg.....
Rasterizing axi4_0.jpg.....
Rasterizing RS232.jpg.....
Rasterizing Generic_External_Memory.jpg.....
Rasterizing Generic_Ethernet_10_100.jpg.....
Rasterizing system_blkd.jpg.....
Report generated.
Report generation completed.
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7a100tcsg324-3 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.3 - platgen Xilinx EDK 14.3 Build EDK_P.40xd
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7a100tcsg324-3 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:71 - If a license for part 'xc7a100t' is available,
   it will be possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse I:/labz/wlan/system.mhs ...

Read MPD definitions ...
WARNING:EDK:4092 - IPNAME: proc_sys_reset, INSTANCE: proc_sys_reset_0 -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 34 
WARNING:EDK:4092 - IPNAME: mii_to_rmii, INSTANCE: mii_to_rmii_0 - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 47 
WARNING:EDK:4092 - IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 68 
WARNING:EDK:4092 - IPNAME: lmb_bram_if_cntlr, INSTANCE: microblaze_0_i_bram_ctrl
   - Pre-Production version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 75 
WARNING:EDK:4092 - IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 84 
WARNING:EDK:4092 - IPNAME: lmb_bram_if_cntlr, INSTANCE: microblaze_0_d_bram_ctrl
   - Pre-Production version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 91 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: microblaze_0_bram_block -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 100 
WARNING:EDK:4092 - IPNAME: microblaze, INSTANCE: microblaze_0 - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 107 
WARNING:EDK:4092 - IPNAME: mdm, INSTANCE: debug_module - Pre-Production version
   not verified on hardware for architecture 'artix7' - I:\labz\wlan\system.mhs
   line 136 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 149 
WARNING:EDK:4094 - IPNAME: axi_timer, INSTANCE: axi_timer_0 - ADDRESS PARAMETER
   C_BASEADDR has 10-bit value. Mpd specifies 32-bit value -
   I:\labz\wlan\system.mhs line 171 
INFO:EDK:4186 - Please make sure that addresses specified in binary format have
   '0b' as prefix, and adresses specified in hexadecimal format have '0x' as
   prefix. An address value with no prefix is assumed to be a decimal number.
WARNING:EDK:4107 - IPNAME: axi_timer, INSTANCE: axi_timer_0 - base address
   C_BASEADDR (0b1111111111) is greater than high address C_HIGHADDR
   (0b0000000000) - I:\labz\wlan\system.mhs line 171 
WARNING:EDK:4094 - IPNAME: axi_timer, INSTANCE: axi_timer_0 - ADDRESS PARAMETER
   C_HIGHADDR has 10-bit value. Mpd specifies 32-bit value -
   I:\labz\wlan\system.mhs line 172 
INFO:EDK:4186 - Please make sure that addresses specified in binary format have
   '0b' as prefix, and adresses specified in hexadecimal format have '0x' as
   prefix. An address value with no prefix is assumed to be a decimal number.
WARNING:EDK:4092 - IPNAME: axi_timer, INSTANCE: axi_timer_0 - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 168 
WARNING:EDK:4092 - IPNAME: axi_intc, INSTANCE: axi_intc_0 - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 178 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_0_bram_block -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 191 
WARNING:EDK:4092 - IPNAME: axi_bram_ctrl, INSTANCE: axi_bram_ctrl_0 -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 198 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi4lite_0 -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 215 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi4_0 - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 223 
WARNING:EDK:4092 - IPNAME: axi_uartlite, INSTANCE: RS232 - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 230 
WARNING:EDK:4092 - IPNAME: axi_emc, INSTANCE: Generic_External_Memory -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 245 
WARNING:EDK:4092 - IPNAME: axi_ethernetlite, INSTANCE: Generic_Ethernet_10_100 -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 280 
WARNING:EDK:4092 - IPNAME: proc_sys_reset, INSTANCE: proc_sys_reset_0 -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 34 
WARNING:EDK:4092 - IPNAME: mii_to_rmii, INSTANCE: mii_to_rmii_0 - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 47 
WARNING:EDK:4092 - IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 68 
WARNING:EDK:4092 - IPNAME: lmb_bram_if_cntlr, INSTANCE: microblaze_0_i_bram_ctrl
   - Pre-Production version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 75 
WARNING:EDK:4092 - IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 84 
WARNING:EDK:4092 - IPNAME: lmb_bram_if_cntlr, INSTANCE: microblaze_0_d_bram_ctrl
   - Pre-Production version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 91 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: microblaze_0_bram_block -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 100 
WARNING:EDK:4092 - IPNAME: microblaze, INSTANCE: microblaze_0 - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 107 
WARNING:EDK:4092 - IPNAME: mdm, INSTANCE: debug_module - Pre-Production version
   not verified on hardware for architecture 'artix7' - I:\labz\wlan\system.mhs
   line 136 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 149 
WARNING:EDK:4094 - IPNAME: axi_timer, INSTANCE: axi_timer_0 - ADDRESS PARAMETER
   C_BASEADDR has 10-bit value. Mpd specifies 32-bit value -
   I:\labz\wlan\system.mhs line 171 
INFO:EDK:4186 - Please make sure that addresses specified in binary format have
   '0b' as prefix, and adresses specified in hexadecimal format have '0x' as
   prefix. An address value with no prefix is assumed to be a decimal number.
WARNING:EDK:4107 - IPNAME: axi_timer, INSTANCE: axi_timer_0 - base address
   C_BASEADDR (0b1111111111) is greater than high address C_HIGHADDR
   (0b0000000000) - I:\labz\wlan\system.mhs line 171 
WARNING:EDK:4094 - IPNAME: axi_timer, INSTANCE: axi_timer_0 - ADDRESS PARAMETER
   C_HIGHADDR has 10-bit value. Mpd specifies 32-bit value -
   I:\labz\wlan\system.mhs line 172 
INFO:EDK:4186 - Please make sure that addresses specified in binary format have
   '0b' as prefix, and adresses specified in hexadecimal format have '0x' as
   prefix. An address value with no prefix is assumed to be a decimal number.
WARNING:EDK:4092 - IPNAME: axi_timer, INSTANCE: axi_timer_0 - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 168 
WARNING:EDK:4092 - IPNAME: axi_intc, INSTANCE: axi_intc_0 - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 178 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_0_bram_block -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 191 
WARNING:EDK:4092 - IPNAME: axi_bram_ctrl, INSTANCE: axi_bram_ctrl_0 -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 198 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi4lite_0 -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 215 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi4_0 - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 223 
WARNING:EDK:4092 - IPNAME: axi_uartlite, INSTANCE: RS232 - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 230 
WARNING:EDK:4092 - IPNAME: axi_emc, INSTANCE: Generic_External_Memory -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 245 
WARNING:EDK:4092 - IPNAME: axi_ethernetlite, INSTANCE: Generic_Ethernet_10_100 -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 280 

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   I:\important\ISE14.3\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaz
   e_v8_40_b\data\microblaze_v2_1_0.mpd line 196 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   I:\important\ISE14.3\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaz
   e_v8_40_b\data\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   I:\important\ISE14.3\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaz
   e_v8_40_b\data\microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to artix7 -
   I:\important\ISE14.3\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_inter
   connect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to artix7 -
   I:\important\ISE14.3\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_inter
   connect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 80 
WARNING:EDK:3967 - axi_timer (axi_timer_0) - ADDRESS specified by PARAMETER
   C_BASEADDR is ignored - I:\labz\wlan\system.mhs line 168 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0000ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40600000-0x4060ffff) RS232	axi4lite_0
  (0x40e00000-0x40e0ffff) Generic_Ethernet_10_100	axi4_0
  (0x41200000-0x4120ffff) axi_intc_0	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x43000000-0x43ffffff) Generic_External_Memory	axi4_0
  (0xa2000000-0xa2003fff) axi_bram_ctrl_0	axi4_0
INFO:EDK:4087 - IPNAME: axi_ethernetlite, INSTANCE: Generic_Ethernet_10_100 -
   This design requires design constraints to guarantee performance.
   Please refer to the data sheet for details.  
   The AXI clock frequency must be greater than or equal to 50 MHz for 100 Mbs
   Ethernet operation and greater than or equal to 5.0 MHz for 10 Mbs Ethernet
   operation. - I:\labz\wlan\system.mhs line 280
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   I:\important\ISE14.3\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v
   2_00_b\data\lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   I:\important\ISE14.3\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v
   2_00_b\data\lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x10000 -
   I:\important\ISE14.3\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_bloc
   k_v1_00_a\data\bram_block_v2_1_0.mpd line 77 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_0_bram_block - tool
   is overriding PARAMETER C_MEMSIZE value to 0x4000 -
   I:\important\ISE14.3\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_bloc
   k_v1_00_a\data\bram_block_v2_1_0.mpd line 77 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 2 master(s) : 5 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4_0 - 2 master(s) : 3 slave(s) 
WARNING:EDK:3977 - axi4lite protocol type BUSIF: S_AXI_MEM of IPINSTANCE:
   Generic_External_Memory  connected with AXI4 type BUSIF: M_AXI_DC of
   IPINSTANCE: microblaze_0.
WARNING:EDK:3977 - axi4lite protocol type BUSIF: S_AXI_MEM of IPINSTANCE:
   Generic_External_Memory  connected with AXI4 type BUSIF: M_AXI_IC of
   IPINSTANCE: microblaze_0.

Checking port drivers...
WARNING:EDK:4180 - PORT: Interrupt_address_in, CONNECTOR:
   axi_intc_0_INTERRUPT_Interrupt_address_in - No driver found. Port will be
   driven to GND -
   I:\important\ISE14.3\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_
   v1_03_a\data\axi_intc_v2_1_0.mpd line 129 
WARNING:EDK:4181 - PORT: Processor_ack_out, CONNECTOR:
   axi_intc_0_INTERRUPT_Processor_ack_out - floating connection -
   I:\important\ISE14.3\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_
   v1_03_a\data\axi_intc_v2_1_0.mpd line 130 
WARNING:EDK:4181 - PORT: Mem_RPN, CONNECTOR: Generic_Memory_reset - floating
   connection - I:\labz\wlan\system.mhs line 272 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x42000000 -
   I:\important\ISE14.3\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_
   if_cntlr_v3_10_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x42000000 -
   I:\important\ISE14.3\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_
   if_cntlr_v3_10_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   I:\important\ISE14.3\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaz
   e_v8_40_b\data\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_AXI value to 1 -
   I:\important\ISE14.3\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaz
   e_v8_40_b\data\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 1 -
   I:\important\ISE14.3\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaz
   e_v8_40_b\data\microblaze_v2_1_0.mpd line 335 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 1 -
   I:\important\ISE14.3\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaz
   e_v8_40_b\data\microblaze_v2_1_0.mpd line 365 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   I:\important\ISE14.3\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaz
   e_v8_40_b\data\microblaze_v2_1_0.mpd line 399 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   I:\important\ISE14.3\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaz
   e_v8_40_b\data\microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   I:\important\ISE14.3\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaz
   e_v8_40_b\data\microblaze_v2_1_0.mpd line 401 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111111101 -
   I:\important\ISE14.3\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_
   v1_03_a\data\axi_intc_v2_1_0.mpd line 85 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   I:\important\ISE14.3\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_
   v1_03_a\data\axi_intc_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   I:\important\ISE14.3\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_
   v1_03_a\data\axi_intc_v2_1_0.mpd line 87 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   I:\important\ISE14.3\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_inter
   connect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 148 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_RANGE_CHECK value to 1 -
   I:\important\ISE14.3\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_inter
   connect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 148 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
INTC INFO:: Both AXI clock and processor clock have same connection.
Port present in Generic_Ethernet_10_100

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INTC_INFO_CONSTRAINTS:: Adding Edge interrupt constraints
INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.
INFO: No asynchronous clock conversions in axi_interconnect axi4_0.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block - I:\labz\wlan\system.mhs
line 100 - elaborating IP
IPNAME:bram_block INSTANCE:axi_bram_ctrl_0_bram_block - I:\labz\wlan\system.mhs
line 191 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 - I:\labz\wlan\system.mhs line
149 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 2.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:proc_sys_reset_0 - I:\labz\wlan\system.mhs line 34 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<I:/important/ISE14.3/14.3/ISE_DS/EDK/artix7/data/artix7.acd> with local file
<I:/important/ISE14.3/14.3/ISE_DS/ISE/artix7/data/artix7.acd>
INSTANCE:mii_to_rmii_0 - I:\labz\wlan\system.mhs line 47 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<I:/important/ISE14.3/14.3/ISE_DS/EDK/artix7/data/artix7.acd> with local file
<I:/important/ISE14.3/14.3/ISE_DS/ISE/artix7/data/artix7.acd>
INSTANCE:microblaze_0_ilmb - I:\labz\wlan\system.mhs line 68 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<I:/important/ISE14.3/14.3/ISE_DS/EDK/artix7/data/artix7.acd> with local file
<I:/important/ISE14.3/14.3/ISE_DS/ISE/artix7/data/artix7.acd>
INSTANCE:microblaze_0_i_bram_ctrl - I:\labz\wlan\system.mhs line 75 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<I:/important/ISE14.3/14.3/ISE_DS/EDK/artix7/data/artix7.acd> with local file
<I:/important/ISE14.3/14.3/ISE_DS/ISE/artix7/data/artix7.acd>
INSTANCE:microblaze_0_dlmb - I:\labz\wlan\system.mhs line 84 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<I:/important/ISE14.3/14.3/ISE_DS/EDK/artix7/data/artix7.acd> with local file
<I:/important/ISE14.3/14.3/ISE_DS/ISE/artix7/data/artix7.acd>
INSTANCE:microblaze_0_d_bram_ctrl - I:\labz\wlan\system.mhs line 91 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<I:/important/ISE14.3/14.3/ISE_DS/EDK/artix7/data/artix7.acd> with local file
<I:/important/ISE14.3/14.3/ISE_DS/ISE/artix7/data/artix7.acd>
INSTANCE:microblaze_0_bram_block - I:\labz\wlan\system.mhs line 100 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<I:/important/ISE14.3/14.3/ISE_DS/EDK/artix7/data/artix7.acd> with local file
<I:/important/ISE14.3/14.3/ISE_DS/ISE/artix7/data/artix7.acd>
INSTANCE:microblaze_0 - I:\labz\wlan\system.mhs line 107 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<I:/important/ISE14.3/14.3/ISE_DS/EDK/artix7/data/artix7.acd> with local file
<I:/important/ISE14.3/14.3/ISE_DS/ISE/artix7/data/artix7.acd>
INSTANCE:debug_module - I:\labz\wlan\system.mhs line 136 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<I:/important/ISE14.3/14.3/ISE_DS/EDK/artix7/data/artix7.acd> with local file
<I:/important/ISE14.3/14.3/ISE_DS/ISE/artix7/data/artix7.acd>
INSTANCE:clock_generator_0 - I:\labz\wlan\system.mhs line 149 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<I:/important/ISE14.3/14.3/ISE_DS/EDK/artix7/data/artix7.acd> with local file
<I:/important/ISE14.3/14.3/ISE_DS/ISE/artix7/data/artix7.acd>
INSTANCE:axi_timer_0 - I:\labz\wlan\system.mhs line 168 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<I:/important/ISE14.3/14.3/ISE_DS/EDK/artix7/data/artix7.acd> with local file
<I:/important/ISE14.3/14.3/ISE_DS/ISE/artix7/data/artix7.acd>
INSTANCE:axi_intc_0 - I:\labz\wlan\system.mhs line 178 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<I:/important/ISE14.3/14.3/ISE_DS/EDK/artix7/data/artix7.acd> with local file
<I:/important/ISE14.3/14.3/ISE_DS/ISE/artix7/data/artix7.acd>
INSTANCE:axi_bram_ctrl_0_bram_block - I:\labz\wlan\system.mhs line 191 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<I:/important/ISE14.3/14.3/ISE_DS/EDK/artix7/data/artix7.acd> with local file
<I:/important/ISE14.3/14.3/ISE_DS/ISE/artix7/data/artix7.acd>
INSTANCE:axi_bram_ctrl_0 - I:\labz\wlan\system.mhs line 198 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<I:/important/ISE14.3/14.3/ISE_DS/EDK/artix7/data/artix7.acd> with local file
<I:/important/ISE14.3/14.3/ISE_DS/ISE/artix7/data/artix7.acd>
INSTANCE:axi4lite_0 - I:\labz\wlan\system.mhs line 215 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<I:/important/ISE14.3/14.3/ISE_DS/EDK/artix7/data/artix7.acd> with local file
<I:/important/ISE14.3/14.3/ISE_DS/ISE/artix7/data/artix7.acd>
INSTANCE:axi4_0 - I:\labz\wlan\system.mhs line 223 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<I:/important/ISE14.3/14.3/ISE_DS/EDK/artix7/data/artix7.acd> with local file
<I:/important/ISE14.3/14.3/ISE_DS/ISE/artix7/data/artix7.acd>
INSTANCE:rs232 - I:\labz\wlan\system.mhs line 230 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<I:/important/ISE14.3/14.3/ISE_DS/EDK/artix7/data/artix7.acd> with local file
<I:/important/ISE14.3/14.3/ISE_DS/ISE/artix7/data/artix7.acd>
INSTANCE:generic_external_memory - I:\labz\wlan\system.mhs line 245 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<I:/important/ISE14.3/14.3/ISE_DS/EDK/artix7/data/artix7.acd> with local file
<I:/important/ISE14.3/14.3/ISE_DS/ISE/artix7/data/artix7.acd>
INSTANCE:generic_ethernet_10_100 - I:\labz\wlan\system.mhs line 280 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<I:/important/ISE14.3/14.3/ISE_DS/EDK/artix7/data/artix7.acd> with local file
<I:/important/ISE14.3/14.3/ISE_DS/ISE/artix7/data/artix7.acd>

Running NGCBUILD ...
IPNAME:system_microblaze_0_ilmb_wrapper INSTANCE:microblaze_0_ilmb -
I:\labz\wlan\system.mhs line 68 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<I:/important/ISE14.3/14.3/ISE_DS/EDK/artix7/data/artix7.acd> with local file
<I:/important/ISE14.3/14.3/ISE_DS/ISE/artix7/data/artix7.acd>

Command Line:
I:\important\ISE14.3\14.3\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7a100tcsg324-3 -intstyle silent -i -sd .. system_microblaze_0_ilmb_wrapper.ngc
../system_microblaze_0_ilmb_wrapper

Reading NGO file
"I:/labz/wlan/implementation/microblaze_0_ilmb_wrapper/system_microblaze_0_ilmb_
wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_ilmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  6 sec
Total CPU time to NGCBUILD completion:   6 sec

Writing NGCBUILD log file "../system_microblaze_0_ilmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_microblaze_0_dlmb_wrapper INSTANCE:microblaze_0_dlmb -
I:\labz\wlan\system.mhs line 84 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<I:/important/ISE14.3/14.3/ISE_DS/EDK/artix7/data/artix7.acd> with local file
<I:/important/ISE14.3/14.3/ISE_DS/ISE/artix7/data/artix7.acd>

Command Line:
I:\important\ISE14.3\14.3\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7a100tcsg324-3 -intstyle silent -i -sd .. system_microblaze_0_dlmb_wrapper.ngc
../system_microblaze_0_dlmb_wrapper

Reading NGO file
"I:/labz/wlan/implementation/microblaze_0_dlmb_wrapper/system_microblaze_0_dlmb_
wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_dlmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  6 sec
Total CPU time to NGCBUILD completion:   6 sec

Writing NGCBUILD log file "../system_microblaze_0_dlmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_microblaze_0_wrapper INSTANCE:microblaze_0 -
I:\labz\wlan\system.mhs line 107 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<I:/important/ISE14.3/14.3/ISE_DS/EDK/artix7/data/artix7.acd> with local file
<I:/important/ISE14.3/14.3/ISE_DS/ISE/artix7/data/artix7.acd>

Command Line:
I:\important\ISE14.3\14.3\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7a100tcsg324-3 -intstyle silent -i -sd .. system_microblaze_0_wrapper.ngc
../system_microblaze_0_wrapper

Reading NGO file
"I:/labz/wlan/implementation/microblaze_0_wrapper/system_microblaze_0_wrapper.ng
c" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  5 sec
Total CPU time to NGCBUILD completion:   5 sec

Writing NGCBUILD log file "../system_microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
I:\labz\wlan\system.mhs line 149 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<I:/important/ISE14.3/14.3/ISE_DS/EDK/artix7/data/artix7.acd> with local file
<I:/important/ISE14.3/14.3/ISE_DS/ISE/artix7/data/artix7.acd>

Command Line:
I:\important\ISE14.3\14.3\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7a100tcsg324-3 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"I:/labz/wlan/implementation/clock_generator_0_wrapper/system_clock_generator_0_
wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  7 sec
Total CPU time to NGCBUILD completion:   7 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_axi4lite_0_wrapper INSTANCE:axi4lite_0 - I:\labz\wlan\system.mhs
line 215 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<I:/important/ISE14.3/14.3/ISE_DS/EDK/artix7/data/artix7.acd> with local file
<I:/important/ISE14.3/14.3/ISE_DS/ISE/artix7/data/artix7.acd>

Command Line:
I:\important\ISE14.3\14.3\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7a100tcsg324-3 -intstyle silent -i -sd .. system_axi4lite_0_wrapper.ngc
../system_axi4lite_0_wrapper

Reading NGO file
"I:/labz/wlan/implementation/axi4lite_0_wrapper/system_axi4lite_0_wrapper.ngc"
...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_axi4lite_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_axi4lite_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_axi4_0_wrapper INSTANCE:axi4_0 - I:\labz\wlan\system.mhs line 223
- Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<I:/important/ISE14.3/14.3/ISE_DS/EDK/artix7/data/artix7.acd> with local file
<I:/important/ISE14.3/14.3/ISE_DS/ISE/artix7/data/artix7.acd>

Command Line:
I:\important\ISE14.3\14.3\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7a100tcsg324-3 -intstyle silent -i -sd .. system_axi4_0_wrapper.ngc
../system_axi4_0_wrapper

Reading NGO file
"I:/labz/wlan/implementation/axi4_0_wrapper/system_axi4_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_axi4_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_axi4_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_generic_ethernet_10_100_wrapper INSTANCE:generic_ethernet_10_100 -
I:\labz\wlan\system.mhs line 280 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<I:/important/ISE14.3/14.3/ISE_DS/EDK/artix7/data/artix7.acd> with local file
<I:/important/ISE14.3/14.3/ISE_DS/ISE/artix7/data/artix7.acd>

Command Line:
I:\important\ISE14.3\14.3\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7a100tcsg324-3 -intstyle silent -i -sd ..
system_generic_ethernet_10_100_wrapper.ngc
../system_generic_ethernet_10_100_wrapper

Reading NGO file
"I:/labz/wlan/implementation/generic_ethernet_10_100_wrapper/system_generic_ethe
rnet_10_100_wrapper.ngc" ...
Loading design module
"../system_generic_ethernet_10_100_wrapper_blk_mem_gen_v6_2.ngc"...
Loading design module
"../system_generic_ethernet_10_100_wrapper_fifo_generator_v9_1.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_generic_ethernet_10_100_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  8 sec
Total CPU time to NGCBUILD completion:   8 sec

Writing NGCBUILD log file "../system_generic_ethernet_10_100_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 913.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<I:/important/ISE14.3/14.3/ISE_DS/EDK/artix7/data/artix7.acd> with local file
<I:/important/ISE14.3/14.3/ISE_DS/ISE/artix7/data/artix7.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc7a100tcsg324-3 -implement xflow.opt system.ngc
Release 14.3 - Xflow P.40xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc7a100tcsg324-3 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file
<I:/important/ISE14.3/14.3/ISE_DS/EDK/artix7/data/artix7.acd> with local file
<I:/important/ISE14.3/14.3/ISE_DS/ISE/artix7/data/artix7.acd>
.... Copying flowfile I:/important/ISE14.3/14.3/ISE_DS/ISE/xilinx/data/fpga.flw
into working directory I:/labz/wlan/implementation 

Using Flow File: I:/labz/wlan/implementation/fpga.flw 
Using Option File(s): 
 I:/labz/wlan/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc7a100tcsg324-3 -nt timestamp -bm system.bmm
"I:/labz/wlan/implementation/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 14.3 - ngdbuild P.40xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<I:/important/ISE14.3/14.3/ISE_DS/EDK/artix7/data/artix7.acd> with local file
<I:/important/ISE14.3/14.3/ISE_DS/ISE/artix7/data/artix7.acd>

Command Line:
I:\important\ISE14.3\14.3\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc7a100tcsg324-3 -nt timestamp -bm system.bmm
I:/labz/wlan/implementation/system.ngc -uc system.ucf system.ngd

Reading NGO file "I:/labz/wlan/implementation/system.ngc" ...
Loading design module
"I:/labz/wlan/implementation/system_mii_to_rmii_0_wrapper.ngc"...
Loading design module "I:/labz/wlan/implementation/system_rs232_wrapper.ngc"...
Loading design module
"I:/labz/wlan/implementation/system_proc_sys_reset_0_wrapper.ngc"...
Loading design module
"I:/labz/wlan/implementation/system_clock_generator_0_wrapper.ngc"...
Loading design module
"I:/labz/wlan/implementation/system_generic_ethernet_10_100_wrapper.ngc"...
Loading design module
"I:/labz/wlan/implementation/system_microblaze_0_ilmb_wrapper.ngc"...
Loading design module
"I:/labz/wlan/implementation/system_microblaze_0_dlmb_wrapper.ngc"...
Loading design module
"I:/labz/wlan/implementation/system_axi4lite_0_wrapper.ngc"...
Loading design module "I:/labz/wlan/implementation/system_axi4_0_wrapper.ngc"...
Loading design module
"I:/labz/wlan/implementation/system_microblaze_0_wrapper.ngc"...
Loading design module
"I:/labz/wlan/implementation/system_axi_intc_0_wrapper.ngc"...
Loading design module
"I:/labz/wlan/implementation/system_microblaze_0_i_bram_ctrl_wrapper.ngc"...
Loading design module
"I:/labz/wlan/implementation/system_microblaze_0_d_bram_ctrl_wrapper.ngc"...
Loading design module
"I:/labz/wlan/implementation/system_debug_module_wrapper.ngc"...
Loading design module
"I:/labz/wlan/implementation/system_axi_timer_0_wrapper.ngc"...
Loading design module
"I:/labz/wlan/implementation/system_axi_bram_ctrl_0_wrapper.ngc"...
Loading design module
"I:/labz/wlan/implementation/system_generic_external_memory_wrapper.ngc"...
Loading design module
"I:/labz/wlan/implementation/system_microblaze_0_bram_block_wrapper.ngc"...
Loading design module
"I:/labz/wlan/implementation/system_axi_bram_ctrl_0_bram_block_wrapper.ngc"...
Applying constraints in
"I:/labz/wlan/implementation/system_microblaze_0_ilmb_wrapper.ncf" to module
"microblaze_0_ilmb"...
Checking Constraint Associations...
Applying constraints in
"I:/labz/wlan/implementation/system_microblaze_0_dlmb_wrapper.ncf" to module
"microblaze_0_dlmb"...
Checking Constraint Associations...
Applying constraints in
"I:/labz/wlan/implementation/system_axi4lite_0_wrapper.ncf" to module
"axi4lite_0"...
Checking Constraint Associations...
Applying constraints in "I:/labz/wlan/implementation/system_axi4_0_wrapper.ncf"
to module "axi4_0"...
Checking Constraint Associations...
Applying constraints in
"I:/labz/wlan/implementation/system_microblaze_0_wrapper.ncf" to module
"microblaze_0"...
Checking Constraint Associations...
Applying constraints in
"I:/labz/wlan/implementation/system_axi_intc_0_wrapper.ncf" to module
"axi_intc_0"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4_0/axi4_0\/si_converter_bank\/gen_conv_slot[0].cl
   ock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4_0_reset_resync>: No instances of type FFS were found under block
   "axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/si_converter_bank\/gen_conv_sl
   ot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_reset_source = FFS
   PADS CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4_0_reset_source = FFS PADS
   CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi4_0_reset_resync', does not directly
   or indirectly drive any flip-flops, latches and/or RAMs and is not actively
   used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into MMCME2_ADV instance
   clock_generator_0/MMCM0_INST/MMCM_ADV_inst. The following new TNM groups and
   period specifications were generated at the MMCME2_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_MMCM0_CLKOUT1 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_MMCM0_CLKOUT1" TS_sys_clk_pin
   * 0.5 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into MMCME2_ADV instance
   clock_generator_0/MMCM0_INST/MMCM_ADV_inst. The following new TNM groups and
   period specifications were generated at the MMCME2_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_MMCM0_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_MMCM0_CLKOUT0" TS_sys_clk_pin
   HIGH 50>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:486 - Attribute "CLOCK_HOLD" is not allowed on symbol
   "clock_generator_0/MMCM0_INST/MMCM_ADV_inst" of type "MMCME2_ADV".  This
   attribute will be ignored.
WARNING:NgdBuild:443 - SFF primitive
   'Generic_Ethernet_10_100/Generic_Ethernet_10_100/XEMAC_I/EMAC_I/COLLISION_SYN
   C_2' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Generic_External_Memory/Generic_External_Memory/EMC_CTRL_I/ADDR_COUNTER_MUX_
   I/ADDRESS_STORE_GEN[31].ADDRESS_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Generic_External_Memory/Generic_External_Memory/EMC_CTRL_I/ADDR_COUNTER_MUX_
   I/ADDRESS_STORE_GEN[30].ADDRESS_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Generic_External_Memory/Generic_External_Memory/EMC_CTRL_I/MEM_STEER_I/RDDAT
   A_PATH_MUX_GEN.ASYNC_ADDR_CNT_GEN.RDDATA_EN_GEN_ASYNC[3].RDDATA_EN_REG_ASYNC'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Generic_External_Memory/Generic_External_Memory/EMC_CTRL_I/MEM_STEER_I/ASYNC
   _MEM_RDACK_GEN.AALIGN_PIPE_GEN[1].AALIGN_PIPE' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Generic_External_Memory/Generic_External_Memory/EMC_CTRL_I/MEM_STATE_MACHINE
   _I/READ_COMPLETE_PIPE_GEN[6].READ_COMPLETE_PIPE' has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  14

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion: 2 min  28 sec
Total CPU time to NGDBUILD completion:  2 min  27 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.3 - Map P.40xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<I:/important/ISE14.3/14.3/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<I:/important/ISE14.3/14.3/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "7a100tcsg324-3".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:54 - 'xc7a100t' is a WebPack part.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
WARNING:Pack:2780 - The register
   "Generic_Ethernet_10_100/Generic_Ethernet_10_100/IOFFS_GEN[0].TX_FF_I" has
   the property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Generic_Ethernet_10_100/Generic_Ethernet_10_100/IOFFS_GEN[3].TX_FF_I" has
   the property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Generic_Ethernet_10_100/Generic_Ethernet_10_100/IOFFS_GEN[2].RX_FF_I" has
   the property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Generic_Ethernet_10_100/Generic_Ethernet_10_100/IOFFS_GEN[1].TX_FF_I" has
   the property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Generic_Ethernet_10_100/Generic_Ethernet_10_100/IOFFS_GEN[0].RX_FF_I" has
   the property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Generic_Ethernet_10_100/Generic_Ethernet_10_100/IOFFS_GEN[3].RX_FF_I" has
   the property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Generic_Ethernet_10_100/Generic_Ethernet_10_100/IOFFS_GEN2.TEN_FF" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Generic_Ethernet_10_100/Generic_Ethernet_10_100/IOFFS_GEN[1].RX_FF_I" has
   the property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Generic_Ethernet_10_100/Generic_Ethernet_10_100/IOFFS_GEN2.RER_FF" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Generic_Ethernet_10_100/Generic_Ethernet_10_100/IOFFS_GEN[2].TX_FF_I" has
   the property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Generic_Ethernet_10_100/Generic_Ethernet_10_100/IOFFS_GEN2.DVD_FF" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 1 mins 8 secs 
Total CPU  time at the beginning of Placer: 1 mins 1 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:954bc999) REAL time: 1 mins 14 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:954bc999) REAL time: 1 mins 15 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:14aadc5b) REAL time: 1 mins 15 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:e064887d) REAL time: 1 mins 23 secs 

Phase 5.30  Global Clock Region Assignment
Phase 5.30  Global Clock Region Assignment (Checksum:e064887d) REAL time: 1 mins 23 secs 

Phase 6.3  Local Placement Optimization
Phase 6.3  Local Placement Optimization (Checksum:e064887d) REAL time: 1 mins 23 secs 

Phase 7.5  Local Placement Optimization
Phase 7.5  Local Placement Optimization (Checksum:e064887d) REAL time: 1 mins 23 secs 

Phase 8.8  Global Placement
........................................
.............
................................................................................
..............................................................
...................................................................
Phase 8.8  Global Placement (Checksum:73cd61ff) REAL time: 1 mins 37 secs 

Phase 9.5  Local Placement Optimization
Phase 9.5  Local Placement Optimization (Checksum:73cd61ff) REAL time: 1 mins 37 secs 

Phase 10.18  Placement Optimization
Phase 10.18  Placement Optimization (Checksum:e3c67d42) REAL time: 1 mins 47 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:e3c67d42) REAL time: 1 mins 47 secs 

Phase 12.34  Placement Validation
Phase 12.34  Placement Validation (Checksum:e3c67d42) REAL time: 1 mins 47 secs 

Total REAL time to Placer completion: 1 mins 59 secs 
Total CPU  time to Placer completion: 1 mins 51 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   38
Slice Logic Utilization:
  Number of Slice Registers:                 3,851 out of 126,800    3
    Number used as Flip Flops:               3,815
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:               36
  Number of Slice LUTs:                      4,405 out of  63,400    6
    Number used as logic:                    3,923 out of  63,400    6
      Number using O6 output only:           2,894
      Number using O5 output only:              65
      Number using O5 and O6:                  964
      Number used as ROM:                        0
    Number used as Memory:                     332 out of  19,000    1
      Number used as Dual Port RAM:             96
        Number using O6 output only:             4
        Number using O5 output only:             1
        Number using O5 and O6:                 91
      Number used as Single Port RAM:            4
        Number using O6 output only:             4
        Number using O5 output only:             0
        Number using O5 and O6:                  0
      Number used as Shift Register:           232
        Number using O6 output only:           215
        Number using O5 output only:             1
        Number using O5 and O6:                 16
    Number used exclusively as route-thrus:    150
      Number with same-slice register load:    143
      Number with same-slice carry load:         7
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 2,016 out of  15,850   12
  Number of LUT Flip Flop pairs used:        5,387
    Number with an unused Flip Flop:         1,914 out of   5,387   35
    Number with an unused LUT:                 982 out of   5,387   18
    Number of fully used LUT-FF pairs:       2,491 out of   5,387   46
    Number of unique control sets:             308
    Number of slice register sites lost
      to control set restrictions:           1,242 out of 126,800    1

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                        58 out of     210   27
    Number of LOCed IOBs:                       58 out of      58  100
    IOB Flip Flops:                             86

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                 28 out of     135   20
    Number using RAMB36E1 only:                 28
    Number using FIFO36E1 only:                  0
  Number of RAMB18E1/FIFO18E1s:                  0 out of     270    0
  Number of BUFG/BUFGCTRLs:                      5 out of      32   15
    Number used as BUFGs:                        5
    Number used as BUFGCTRLs:                    0
  Number of IDELAYE2/IDELAYE2_FINEDELAYs:        0 out of     300    0
  Number of ILOGICE2/ILOGICE3/ISERDESE2s:       22 out of     300    7
    Number used as ILOGICE2s:                   22
  Number used as  ILOGICE3s:                     0
    Number used as ISERDESE2s:                   0
  Number of ODELAYE2/ODELAYE2_FINEDELAYs:        0
  Number of OLOGICE2/OLOGICE3/OSERDESE2s:       48 out of     300   16
    Number used as OLOGICE2s:                   48
    Number used as OLOGICE3s:                    0
    Number used as OSERDESE2s:                   0
  Number of PHASER_IN/PHASER_IN_PHYs:            0 out of      24    0
  Number of PHASER_OUT/PHASER_OUT_PHYs:          0 out of      24    0
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHCEs:                             0 out of      96    0
  Number of BUFRs:                               0 out of      24    0
  Number of CAPTUREs:                            0 out of       1    0
  Number of DNA_PORTs:                           0 out of       1    0
  Number of DSP48E1s:                            3 out of     240    1
  Number of EFUSE_USRs:                          0 out of       1    0
  Number of FRAME_ECCs:                          0 out of       1    0
  Number of GTPE2_CHANNELs:                      0 out of       8    0
  Number of GTPE2_COMMONs:                       0 out of       2    0
  Number of IBUFDS_GTE2s:                        0 out of       4    0
  Number of ICAPs:                               0 out of       2    0
  Number of IDELAYCTRLs:                         0 out of       6    0
  Number of IN_FIFOs:                            0 out of      24    0
  Number of MMCME2_ADVs:                         1 out of       6   16
  Number of OUT_FIFOs:                           0 out of      24    0
  Number of PCIE_2_1s:                           0 out of       1    0
  Number of PHASER_REFs:                         0 out of       6    0
  Number of PHY_CONTROLs:                        0 out of       6    0
  Number of PLLE2_ADVs:                          0 out of       6    0
  Number of STARTUPs:                            0 out of       1    0
  Number of XADCs:                               0 out of       1    0

Average Fanout of Non-Clock Nets:                3.99

Peak Memory Usage:  961 MB
Total REAL time to MAP completion:  2 mins 10 secs 
Total CPU time to MAP completion:   2 mins 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.3 - par P.40xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <I:/important/ISE14.3/14.3/ISE_DS/EDK/data/parBmgr.acd> with local file
<I:/important/ISE14.3/14.3/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '7a100t.nph' in environment
I:\important\ISE14.3\14.3\ISE_DS\ISE\;I:\important\ISE14.3\14.3\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc7a100t, package csg324, speed -3
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:54 - 'xc7a100t' is a WebPack part.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue
to function, but you no longer qualify for Xilinx software updates or new releases.

----------------------------------------------------------------------

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "ADVANCED 1.05 2012-10-12".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 3,851 out of 126,800    3
    Number used as Flip Flops:               3,815
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:               36
  Number of Slice LUTs:                      4,405 out of  63,400    6
    Number used as logic:                    3,923 out of  63,400    6
      Number using O6 output only:           2,894
      Number using O5 output only:              65
      Number using O5 and O6:                  964
      Number used as ROM:                        0
    Number used as Memory:                     332 out of  19,000    1
      Number used as Dual Port RAM:             96
        Number using O6 output only:             4
        Number using O5 output only:             1
        Number using O5 and O6:                 91
      Number used as Single Port RAM:            4
        Number using O6 output only:             4
        Number using O5 output only:             0
        Number using O5 and O6:                  0
      Number used as Shift Register:           232
        Number using O6 output only:           215
        Number using O5 output only:             1
        Number using O5 and O6:                 16
    Number used exclusively as route-thrus:    150
      Number with same-slice register load:    143
      Number with same-slice carry load:         7
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 2,016 out of  15,850   12
  Number of LUT Flip Flop pairs used:        5,387
    Number with an unused Flip Flop:         1,914 out of   5,387   35
    Number with an unused LUT:                 982 out of   5,387   18
    Number of fully used LUT-FF pairs:       2,491 out of   5,387   46
    Number of slice register sites lost
      to control set restrictions:               0 out of 126,800    0

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                        58 out of     210   27
    Number of LOCed IOBs:                       58 out of      58  100
    IOB Flip Flops:                             86

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                 28 out of     135   20
    Number using RAMB36E1 only:                 28
    Number using FIFO36E1 only:                  0
  Number of RAMB18E1/FIFO18E1s:                  0 out of     270    0
  Number of BUFG/BUFGCTRLs:                      5 out of      32   15
    Number used as BUFGs:                        5
    Number used as BUFGCTRLs:                    0
  Number of IDELAYE2/IDELAYE2_FINEDELAYs:        0 out of     300    0
  Number of ILOGICE2/ILOGICE3/ISERDESE2s:       22 out of     300    7
    Number used as ILOGICE2s:                   22
  Number used as  ILOGICE3s:                     0
    Number used as ISERDESE2s:                   0
  Number of ODELAYE2/ODELAYE2_FINEDELAYs:        0
  Number of OLOGICE2/OLOGICE3/OSERDESE2s:       48 out of     300   16
    Number used as OLOGICE2s:                   48
    Number used as OLOGICE3s:                    0
    Number used as OSERDESE2s:                   0
  Number of PHASER_IN/PHASER_IN_PHYs:            0 out of      24    0
  Number of PHASER_OUT/PHASER_OUT_PHYs:          0 out of      24    0
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHCEs:                             0 out of      96    0
  Number of BUFRs:                               0 out of      24    0
  Number of CAPTUREs:                            0 out of       1    0
  Number of DNA_PORTs:                           0 out of       1    0
  Number of DSP48E1s:                            3 out of     240    1
  Number of EFUSE_USRs:                          0 out of       1    0
  Number of FRAME_ECCs:                          0 out of       1    0
  Number of GTPE2_CHANNELs:                      0 out of       8    0
  Number of GTPE2_COMMONs:                       0 out of       2    0
  Number of IBUFDS_GTE2s:                        0 out of       4    0
  Number of ICAPs:                               0 out of       2    0
  Number of IDELAYCTRLs:                         0 out of       6    0
  Number of IN_FIFOs:                            0 out of      24    0
  Number of MMCME2_ADVs:                         1 out of       6   16
  Number of OUT_FIFOs:                           0 out of      24    0
  Number of PCIE_2_1s:                           0 out of       1    0
  Number of PHASER_REFs:                         0 out of       6    0
  Number of PHY_CONTROLs:                        0 out of       6    0
  Number of PLLE2_ADVs:                          0 out of       6    0
  Number of STARTUPs:                            0 out of       1    0
  Number of XADCs:                               0 out of       1    0


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 26 secs 
Finished initial Timing Analysis.  REAL time: 26 secs 

WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy5_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy4_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy1_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   Generic_Ethernet_10_100/Generic_Ethernet_10_100/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_
   FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1_O has no load.  PAR will not attempt to
   route this signal.
WARNING:Par:288 - The signal microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<31> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<30> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy3_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy2_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   Generic_Ethernet_10_100/Generic_Ethernet_10_100/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_
   FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1_O has no load.  PAR will not attempt to
   route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 32703 unrouted;      REAL time: 30 secs 

Phase  2  : 25660 unrouted;      REAL time: 32 secs 

Phase  3  : 8691 unrouted;      REAL time: 41 secs 

Phase  4  : 8691 unrouted; (Setup:0, Hold:1081, Component Switching Limit:0)     REAL time: 45 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:1059, Component Switching Limit:0)     REAL time: 55 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:1059, Component Switching Limit:0)     REAL time: 55 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:1059, Component Switching Limit:0)     REAL time: 55 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:1059, Component Switching Limit:0)     REAL time: 55 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 59 secs 
Total REAL time to Router completion: 59 secs 
Total CPU time to Router completion: 58 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|axi_bram_ctrl_0_bram |              |      |      |            |             |
|_porta_2_axi_bram_ct |              |      |      |            |             |
|rl_0_bram_block_port |              |      |      |            |             |
|          a_BRAM_Clk | BUFGCTRL_X0Y0| No   | 1672 |  0.237     |  1.437      |
+---------------------+--------------+------+------+------------+-------------+
|clock_generator_0_CL |              |      |      |            |             |
|               KOUT1 | BUFGCTRL_X0Y1| No   |   40 |  0.233     |  1.448      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_debug_D |              |      |      |            |             |
|              bg_Clk |BUFGCTRL_X0Y30| No   |   63 |  0.132     |  1.357      |
+---------------------+--------------+------+------+------------+-------------+
|clock_generator_0_CL |              |      |      |            |             |
|       KIN_pin_BUFGP |BUFGCTRL_X0Y31| No   |    1 |  0.000     |  1.405      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_debug_D |              |      |      |            |             |
|           bg_Update |         Local|      |   21 |  1.466     |  2.562      |
+---------------------+--------------+------+------+------------+-------------+
|Generic_Ethernet_10_ |              |      |      |            |             |
|      100_PHY_rx_clk |         Local|      |   15 |  0.460     |  0.928      |
+---------------------+--------------+------+------+------------+-------------+
|Generic_Ethernet_10_ |              |      |      |            |             |
|100/Generic_Ethernet |              |      |      |            |             |
|_10_100/phy_tx_clk_i |              |      |      |            |             |
|                     |         Local|      |   13 |  0.545     |  0.890      |
+---------------------+--------------+------+------+------------+-------------+
|Generic_Ethernet_10_ |              |      |      |            |             |
|    100_IP2INTC_Irpt |         Local|      |    1 |  0.000     |  2.111      |
+---------------------+--------------+------+------+------------+-------------+
|clock_generator_0/cl |              |      |      |            |             |
|ock_generator_0/SIG_ |              |      |      |            |             |
|      MMCM0_CLKFBOUT |         Local|      |    1 |  0.000     |  0.011      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 2

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     6.000ns|     4.000ns|       0|           0
  pin" 100 MHz HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     7.591ns|     2.409ns|       0|           0
  G_MMCM0_CLKOUT0 = PERIOD TIMEGRP          | HOLD        |     0.282ns|            |       0|           0
  "clock_generator_0_clock_generator_0_SIG_ |             |            |            |        |            
  MMCM0_CLKOUT0" TS_sys_clk_pin         HIG |             |            |            |        |            
  H 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |    14.859ns|     5.141ns|       0|           0
  G_MMCM0_CLKOUT1 = PERIOD TIMEGRP          | HOLD        |     0.037ns|            |       0|           0
  "clock_generator_0_clock_generator_0_SIG_ |             |            |            |        |            
  MMCM0_CLKOUT1" TS_sys_clk_pin         * 0 |             |            |            |        |            
  .5 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_sync_axi_intc_0_path" TIG        | SETUP       |         N/A|     7.214ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_intr_sync_p1_axi_intc_0_path" TI | SETUP       |         N/A|    -0.706ns|     N/A|           0
  G                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_MB_AXI_FP_axi_intc_0_path" TIG   | N/A         |         N/A|         N/A|     N/A|         N/A
----------------------------------------------------------------------------------------------------------
  PATH "TS_AXI_MB_FP_axi_intc_0_path" TIG   | SETUP       |         N/A|    11.303ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_Reset_path" TIG | SETUP       |         N/A|     1.945ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_Interrupt_path" | SETUP       |         N/A|     0.826ns|     N/A|           0
   TIG                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi4_0_reset_resync_path" TIG    | MAXDELAY    |         N/A|     7.040ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi4lite_0_reset_resync_path" TI | MAXDELAY    |         N/A|     7.046ns|     N/A|           0
  G                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_dlmb_POR_FF_I_p | SETUP       |         N/A|     1.881ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_ilmb_POR_FF_I_p | SETUP       |         N/A|     1.656ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      4.000ns|      2.571ns|            0|            0|            0|          382|
| TS_clock_generator_0_clock_gen|     20.000ns|      5.141ns|          N/A|            0|            0|          380|            0|
| erator_0_SIG_MMCM0_CLKOUT1    |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|     10.000ns|      2.409ns|          N/A|            0|            0|            2|            0|
| erator_0_SIG_MMCM0_CLKOUT0    |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 25 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 1 mins 3 secs 
Total CPU time to PAR completion: 1 mins 1 secs 

Peak Memory Usage:  818 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 27
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.3 - Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<I:/important/ISE14.3/14.3/ISE_DS/EDK/artix7/data/artix7.acd> with local file
<I:/important/ISE14.3/14.3/ISE_DS/ISE/artix7/data/artix7.acd>
Loading device for application Rf_Device from file '7a100t.nph' in environment
I:\important\ISE14.3\14.3\ISE_DS\ISE\;I:\important\ISE14.3\14.3\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc7a100t, package csg324, speed -3
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 14.3 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

I:\important\ISE14.3\14.3\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml
system.twx system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc7a100t,-3 (ADVANCED 1.05 2012-10-12)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 741595 paths, 0 nets, and 26251 connections

Design statistics:
   Minimum period:   5.141ns (Maximum frequency: 194.515MHz)


Analysis completed Tue Dec 03 09:59:47 2013
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 4
Total time: 32 secs 


xflow done!
touch __xps/system_routed
xilperl I:/important/ISE14.3/14.3/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 14.3 - Bitgen P.40xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<I:/important/ISE14.3/14.3/ISE_DS/EDK/artix7/data/artix7.acd> with local file
<I:/important/ISE14.3/14.3/ISE_DS/ISE/artix7/data/artix7.acd>
Loading device for application Rf_Device from file '7a100t.nph' in environment
I:\important\ISE14.3\14.3\ISE_DS\ISE\;I:\important\ISE14.3\14.3\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc7a100t, package csg324, speed -3
Opened constraints file system.pcf.

Tue Dec 03 10:00:12 2013

Running DRC.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   Generic_Ethernet_10_100_PHY_rx_clk is sourced by a combinatorial pin. This is
   not good design practice. Use the CE pin to control the loading of data into
   the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   Generic_Ethernet_10_100/Generic_Ethernet_10_100/phy_tx_clk_i is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy5_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy4_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy1_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <Generic_Ethernet_10_100/Generic_Ethernet_10_100/XEMAC_I/EMAC_I/RX/INST_RX_IN
   TRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst
   _fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAM
   D_D1_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<31>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<30>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy3_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy2_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <Generic_Ethernet_10_100/Generic_Ethernet_10_100/XEMAC_I/EMAC_I/TX/INST_TX_IN
   TRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst
   _fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAM
   D_D1_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
DRC detected 0 errors and 27 warnings.  Please see the previously displayed
individual error or warning messages for more details.
INFO:Security:54 - 'xc7a100t' is a WebPack part.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.

Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
WARNING:EDK:3888 - Worker process returned 0 but issued error message(s).
Done!

********************************************************************************
At Local date and time: Tue Dec 03 10:01:02 2013
 xsdk.exe -hwspec I:\labz\wlan\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.3 Build EDK_P.40xd
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Done!

********************************************************************************
At Local date and time: Tue Dec 03 10:02:25 2013
 make -f system.make exporttosdk started...
make: Nothing to be done for `exporttosdk'.
Done!

********************************************************************************
At Local date and time: Tue Dec 03 10:02:25 2013
 xsdk.exe -hwspec I:\labz\wlan\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.3 Build EDK_P.40xd
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Done!
WARNING:EDK:3967 - axi_timer (axi_timer_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - I:\labz\wlan\system.mhs line 283 
WARNING:EDK:3967 - axi_timer (axi_timer_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - I:\labz\wlan\system.mhs line 283 

********************************************************************************
At Local date and time: Tue Dec 03 10:09:55 2013
 make -f system.make clean started...
rm -f implementation/system.ngc
rm -f implementation/system_proc_sys_reset_0_wrapper.ngc implementation/system_microblaze_0_ilmb_wrapper.ngc implementation/system_microblaze_0_i_bram_ctrl_wrapper.ngc implementation/system_microblaze_0_dlmb_wrapper.ngc implementation/system_microblaze_0_d_bram_ctrl_wrapper.ngc implementation/system_microblaze_0_bram_block_wrapper.ngc implementation/system_microblaze_0_wrapper.ngc implementation/system_debug_module_wrapper.ngc implementation/system_clock_generator_0_wrapper.ngc implementation/system_axi_bram_ctrl_0_bram_block_wrapper.ngc implementation/system_axi_bram_ctrl_0_wrapper.ngc implementation/system_axi4lite_0_wrapper.ngc implementation/system_axi4_0_wrapper.ngc implementation/system_rs232_wrapper.ngc implementation/system_generic_external_memory_wrapper.ngc implementation/system_generic_ethernet_10_100_wrapper.ngc implementation/system_mii_to_rmii_0_wrapper.ngc implementation/system_axi_intc_0_wrapper.ngc implementation/system_axi_timer_0_wrapper.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_bits
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf __xps/ps7_instance.mhs
rm -rf simulation/behavioral
rm -f simgen.log
rm -f __xps/ise/_xmsgs/simgen.xmsgs
rm -f _impact.cmd
Done!

********************************************************************************
At Local date and time: Tue Dec 03 10:10:10 2013
 make -f system.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp system.xmp -exit_on_error -dont_add_loginfo -make_inst_lower -edwver 1.2 -xml SDK\SDK_Export\hw/system.xml 
Release 14.3 - psf2Edward EDK_P.40xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 2 master(s) : 5 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4_0 - 2 master(s) : 3 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4_0.

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
INTC INFO:: Both AXI clock and processor clock have same connection.
Port present in Generic_Ethernet_10_100
Conversion to XML complete.
xdsgen -inp system.xmp -report SDK\SDK_Export\hw/system.html  -make_docs_local
Release 14.3 - xdsgen EDK_P.40xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Generated Block Diagram.
Rasterizing proc_sys_reset_0.jpg.....
Rasterizing mii_to_rmii_0.jpg.....
Rasterizing microblaze_0_ilmb.jpg.....
Rasterizing microblaze_0_i_bram_ctrl.jpg.....
Rasterizing microblaze_0_dlmb.jpg.....
Rasterizing microblaze_0_d_bram_ctrl.jpg.....
Rasterizing microblaze_0_bram_block.jpg.....
Rasterizing microblaze_0.jpg.....
Rasterizing debug_module.jpg.....
Rasterizing clock_generator_0.jpg.....
Rasterizing axi_timer_0.jpg.....
Rasterizing axi_intc_0.jpg.....
Rasterizing axi_bram_ctrl_0_bram_block.jpg.....
Rasterizing axi_bram_ctrl_0.jpg.....
Rasterizing axi4lite_0.jpg.....
Rasterizing axi4_0.jpg.....
Rasterizing RS232.jpg.....
Rasterizing Generic_External_Memory.jpg.....
Rasterizing Generic_Ethernet_10_100.jpg.....
Rasterizing system_blkd.jpg.....
Report generated.
Report generation completed.
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7a100tcsg324-3 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.3 - platgen Xilinx EDK 14.3 Build EDK_P.40xd
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7a100tcsg324-3 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:71 - If a license for part 'xc7a100t' is available,
   it will be possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse I:/labz/wlan/system.mhs ...

Read MPD definitions ...
WARNING:EDK:4092 - IPNAME: proc_sys_reset, INSTANCE: proc_sys_reset_0 -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 34 
WARNING:EDK:4092 - IPNAME: mii_to_rmii, INSTANCE: mii_to_rmii_0 - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 47 
WARNING:EDK:4092 - IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 68 
WARNING:EDK:4092 - IPNAME: lmb_bram_if_cntlr, INSTANCE: microblaze_0_i_bram_ctrl
   - Pre-Production version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 75 
WARNING:EDK:4092 - IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 84 
WARNING:EDK:4092 - IPNAME: lmb_bram_if_cntlr, INSTANCE: microblaze_0_d_bram_ctrl
   - Pre-Production version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 91 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: microblaze_0_bram_block -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 100 
WARNING:EDK:4092 - IPNAME: microblaze, INSTANCE: microblaze_0 - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 107 
WARNING:EDK:4092 - IPNAME: mdm, INSTANCE: debug_module - Pre-Production version
   not verified on hardware for architecture 'artix7' - I:\labz\wlan\system.mhs
   line 136 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 149 
WARNING:EDK:4094 - IPNAME: axi_timer, INSTANCE: axi_timer_0 - ADDRESS PARAMETER
   C_BASEADDR has 10-bit value. Mpd specifies 32-bit value -
   I:\labz\wlan\system.mhs line 171 
INFO:EDK:4186 - Please make sure that addresses specified in binary format have
   '0b' as prefix, and adresses specified in hexadecimal format have '0x' as
   prefix. An address value with no prefix is assumed to be a decimal number.
WARNING:EDK:4107 - IPNAME: axi_timer, INSTANCE: axi_timer_0 - base address
   C_BASEADDR (0b1111111111) is greater than high address C_HIGHADDR
   (0b0000000000) - I:\labz\wlan\system.mhs line 171 
WARNING:EDK:4094 - IPNAME: axi_timer, INSTANCE: axi_timer_0 - ADDRESS PARAMETER
   C_HIGHADDR has 10-bit value. Mpd specifies 32-bit value -
   I:\labz\wlan\system.mhs line 172 
INFO:EDK:4186 - Please make sure that addresses specified in binary format have
   '0b' as prefix, and adresses specified in hexadecimal format have '0x' as
   prefix. An address value with no prefix is assumed to be a decimal number.
WARNING:EDK:4092 - IPNAME: axi_timer, INSTANCE: axi_timer_0 - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 168 
WARNING:EDK:4092 - IPNAME: axi_intc, INSTANCE: axi_intc_0 - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 178 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_0_bram_block -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 191 
WARNING:EDK:4092 - IPNAME: axi_bram_ctrl, INSTANCE: axi_bram_ctrl_0 -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 198 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi4lite_0 -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 215 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi4_0 - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 223 
WARNING:EDK:4092 - IPNAME: axi_uartlite, INSTANCE: RS232 - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 230 
WARNING:EDK:4092 - IPNAME: axi_emc, INSTANCE: Generic_External_Memory -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 245 
WARNING:EDK:4092 - IPNAME: axi_ethernetlite, INSTANCE: Generic_Ethernet_10_100 -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 280 
WARNING:EDK:4092 - IPNAME: proc_sys_reset, INSTANCE: proc_sys_reset_0 -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 34 
WARNING:EDK:4092 - IPNAME: mii_to_rmii, INSTANCE: mii_to_rmii_0 - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 47 
WARNING:EDK:4092 - IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 68 
WARNING:EDK:4092 - IPNAME: lmb_bram_if_cntlr, INSTANCE: microblaze_0_i_bram_ctrl
   - Pre-Production version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 75 
WARNING:EDK:4092 - IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 84 
WARNING:EDK:4092 - IPNAME: lmb_bram_if_cntlr, INSTANCE: microblaze_0_d_bram_ctrl
   - Pre-Production version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 91 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: microblaze_0_bram_block -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 100 
WARNING:EDK:4092 - IPNAME: microblaze, INSTANCE: microblaze_0 - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 107 
WARNING:EDK:4092 - IPNAME: mdm, INSTANCE: debug_module - Pre-Production version
   not verified on hardware for architecture 'artix7' - I:\labz\wlan\system.mhs
   line 136 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 149 
WARNING:EDK:4094 - IPNAME: axi_timer, INSTANCE: axi_timer_0 - ADDRESS PARAMETER
   C_BASEADDR has 10-bit value. Mpd specifies 32-bit value -
   I:\labz\wlan\system.mhs line 171 
INFO:EDK:4186 - Please make sure that addresses specified in binary format have
   '0b' as prefix, and adresses specified in hexadecimal format have '0x' as
   prefix. An address value with no prefix is assumed to be a decimal number.
WARNING:EDK:4107 - IPNAME: axi_timer, INSTANCE: axi_timer_0 - base address
   C_BASEADDR (0b1111111111) is greater than high address C_HIGHADDR
   (0b0000000000) - I:\labz\wlan\system.mhs line 171 
WARNING:EDK:4094 - IPNAME: axi_timer, INSTANCE: axi_timer_0 - ADDRESS PARAMETER
   C_HIGHADDR has 10-bit value. Mpd specifies 32-bit value -
   I:\labz\wlan\system.mhs line 172 
INFO:EDK:4186 - Please make sure that addresses specified in binary format have
   '0b' as prefix, and adresses specified in hexadecimal format have '0x' as
   prefix. An address value with no prefix is assumed to be a decimal number.
WARNING:EDK:4092 - IPNAME: axi_timer, INSTANCE: axi_timer_0 - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 168 
WARNING:EDK:4092 - IPNAME: axi_intc, INSTANCE: axi_intc_0 - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 178 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_0_bram_block -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 191 
WARNING:EDK:4092 - IPNAME: axi_bram_ctrl, INSTANCE: axi_bram_ctrl_0 -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 198 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi4lite_0 -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 215 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi4_0 - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 223 
WARNING:EDK:4092 - IPNAME: axi_uartlite, INSTANCE: RS232 - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 230 
WARNING:EDK:4092 - IPNAME: axi_emc, INSTANCE: Generic_External_Memory -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 245 
WARNING:EDK:4092 - IPNAME: axi_ethernetlite, INSTANCE: Generic_Ethernet_10_100 -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 280 

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   I:\important\ISE14.3\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaz
   e_v8_40_b\data\microblaze_v2_1_0.mpd line 196 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   I:\important\ISE14.3\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaz
   e_v8_40_b\data\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   I:\important\ISE14.3\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaz
   e_v8_40_b\data\microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to artix7 -
   I:\important\ISE14.3\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_inter
   connect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to artix7 -
   I:\important\ISE14.3\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_inter
   connect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 80 
WARNING:EDK:3967 - axi_timer (axi_timer_0) - ADDRESS specified by PARAMETER
   C_BASEADDR is ignored - I:\labz\wlan\system.mhs line 168 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0000ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40600000-0x4060ffff) RS232	axi4lite_0
  (0x40e00000-0x40e0ffff) Generic_Ethernet_10_100	axi4_0
  (0x41200000-0x4120ffff) axi_intc_0	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x43000000-0x43ffffff) Generic_External_Memory	axi4_0
  (0xa2000000-0xa2003fff) axi_bram_ctrl_0	axi4_0
INFO:EDK:4087 - IPNAME: axi_ethernetlite, INSTANCE: Generic_Ethernet_10_100 -
   This design requires design constraints to guarantee performance.
   Please refer to the data sheet for details.  
   The AXI clock frequency must be greater than or equal to 50 MHz for 100 Mbs
   Ethernet operation and greater than or equal to 5.0 MHz for 10 Mbs Ethernet
   operation. - I:\labz\wlan\system.mhs line 280
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   I:\important\ISE14.3\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v
   2_00_b\data\lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   I:\important\ISE14.3\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v
   2_00_b\data\lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x10000 -
   I:\important\ISE14.3\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_bloc
   k_v1_00_a\data\bram_block_v2_1_0.mpd line 77 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_0_bram_block - tool
   is overriding PARAMETER C_MEMSIZE value to 0x4000 -
   I:\important\ISE14.3\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_bloc
   k_v1_00_a\data\bram_block_v2_1_0.mpd line 77 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 2 master(s) : 5 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4_0 - 2 master(s) : 3 slave(s) 
WARNING:EDK:3977 - axi4lite protocol type BUSIF: S_AXI_MEM of IPINSTANCE:
   Generic_External_Memory  connected with AXI4 type BUSIF: M_AXI_DC of
   IPINSTANCE: microblaze_0.
WARNING:EDK:3977 - axi4lite protocol type BUSIF: S_AXI_MEM of IPINSTANCE:
   Generic_External_Memory  connected with AXI4 type BUSIF: M_AXI_IC of
   IPINSTANCE: microblaze_0.

Checking port drivers...
WARNING:EDK:4180 - PORT: Interrupt_address_in, CONNECTOR:
   axi_intc_0_INTERRUPT_Interrupt_address_in - No driver found. Port will be
   driven to GND -
   I:\important\ISE14.3\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_
   v1_03_a\data\axi_intc_v2_1_0.mpd line 129 
WARNING:EDK:4181 - PORT: Processor_ack_out, CONNECTOR:
   axi_intc_0_INTERRUPT_Processor_ack_out - floating connection -
   I:\important\ISE14.3\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_
   v1_03_a\data\axi_intc_v2_1_0.mpd line 130 
WARNING:EDK:4181 - PORT: Mem_RPN, CONNECTOR: Generic_Memory_reset - floating
   connection - I:\labz\wlan\system.mhs line 272 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x42000000 -
   I:\important\ISE14.3\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_
   if_cntlr_v3_10_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x42000000 -
   I:\important\ISE14.3\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_
   if_cntlr_v3_10_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   I:\important\ISE14.3\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaz
   e_v8_40_b\data\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_AXI value to 1 -
   I:\important\ISE14.3\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaz
   e_v8_40_b\data\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 1 -
   I:\important\ISE14.3\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaz
   e_v8_40_b\data\microblaze_v2_1_0.mpd line 335 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 1 -
   I:\important\ISE14.3\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaz
   e_v8_40_b\data\microblaze_v2_1_0.mpd line 365 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   I:\important\ISE14.3\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaz
   e_v8_40_b\data\microblaze_v2_1_0.mpd line 399 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   I:\important\ISE14.3\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaz
   e_v8_40_b\data\microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   I:\important\ISE14.3\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaz
   e_v8_40_b\data\microblaze_v2_1_0.mpd line 401 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111111101 -
   I:\important\ISE14.3\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_
   v1_03_a\data\axi_intc_v2_1_0.mpd line 85 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   I:\important\ISE14.3\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_
   v1_03_a\data\axi_intc_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   I:\important\ISE14.3\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_
   v1_03_a\data\axi_intc_v2_1_0.mpd line 87 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   I:\important\ISE14.3\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_inter
   connect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 148 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_RANGE_CHECK value to 1 -
   I:\important\ISE14.3\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_inter
   connect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 148 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
INTC INFO:: Both AXI clock and processor clock have same connection.
Port present in Generic_Ethernet_10_100

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INTC_INFO_CONSTRAINTS:: Adding Edge interrupt constraints
INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.
INFO: No asynchronous clock conversions in axi_interconnect axi4_0.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block - I:\labz\wlan\system.mhs
line 100 - elaborating IP
IPNAME:bram_block INSTANCE:axi_bram_ctrl_0_bram_block - I:\labz\wlan\system.mhs
line 191 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 - I:\labz\wlan\system.mhs line
149 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 2.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:proc_sys_reset_0 - I:\labz\wlan\system.mhs line 34 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<I:/important/ISE14.3/14.3/ISE_DS/EDK/artix7/data/artix7.acd> with local file
<I:/important/ISE14.3/14.3/ISE_DS/ISE/artix7/data/artix7.acd>
INSTANCE:mii_to_rmii_0 - I:\labz\wlan\system.mhs line 47 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<I:/important/ISE14.3/14.3/ISE_DS/EDK/artix7/data/artix7.acd> with local file
<I:/important/ISE14.3/14.3/ISE_DS/ISE/artix7/data/artix7.acd>
INSTANCE:microblaze_0_ilmb - I:\labz\wlan\system.mhs line 68 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<I:/important/ISE14.3/14.3/ISE_DS/EDK/artix7/data/artix7.acd> with local file
<I:/important/ISE14.3/14.3/ISE_DS/ISE/artix7/data/artix7.acd>
INSTANCE:microblaze_0_i_bram_ctrl - I:\labz\wlan\system.mhs line 75 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<I:/important/ISE14.3/14.3/ISE_DS/EDK/artix7/data/artix7.acd> with local file
<I:/important/ISE14.3/14.3/ISE_DS/ISE/artix7/data/artix7.acd>
INSTANCE:microblaze_0_dlmb - I:\labz\wlan\system.mhs line 84 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<I:/important/ISE14.3/14.3/ISE_DS/EDK/artix7/data/artix7.acd> with local file
<I:/important/ISE14.3/14.3/ISE_DS/ISE/artix7/data/artix7.acd>
INSTANCE:microblaze_0_d_bram_ctrl - I:\labz\wlan\system.mhs line 91 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<I:/important/ISE14.3/14.3/ISE_DS/EDK/artix7/data/artix7.acd> with local file
<I:/important/ISE14.3/14.3/ISE_DS/ISE/artix7/data/artix7.acd>
INSTANCE:microblaze_0_bram_block - I:\labz\wlan\system.mhs line 100 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<I:/important/ISE14.3/14.3/ISE_DS/EDK/artix7/data/artix7.acd> with local file
<I:/important/ISE14.3/14.3/ISE_DS/ISE/artix7/data/artix7.acd>
INSTANCE:microblaze_0 - I:\labz\wlan\system.mhs line 107 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<I:/important/ISE14.3/14.3/ISE_DS/EDK/artix7/data/artix7.acd> with local file
<I:/important/ISE14.3/14.3/ISE_DS/ISE/artix7/data/artix7.acd>
INSTANCE:debug_module - I:\labz\wlan\system.mhs line 136 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<I:/important/ISE14.3/14.3/ISE_DS/EDK/artix7/data/artix7.acd> with local file
<I:/important/ISE14.3/14.3/ISE_DS/ISE/artix7/data/artix7.acd>
INSTANCE:clock_generator_0 - I:\labz\wlan\system.mhs line 149 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<I:/important/ISE14.3/14.3/ISE_DS/EDK/artix7/data/artix7.acd> with local file
<I:/important/ISE14.3/14.3/ISE_DS/ISE/artix7/data/artix7.acd>
INSTANCE:axi_timer_0 - I:\labz\wlan\system.mhs line 168 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<I:/important/ISE14.3/14.3/ISE_DS/EDK/artix7/data/artix7.acd> with local file
<I:/important/ISE14.3/14.3/ISE_DS/ISE/artix7/data/artix7.acd>
INSTANCE:axi_intc_0 - I:\labz\wlan\system.mhs line 178 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<I:/important/ISE14.3/14.3/ISE_DS/EDK/artix7/data/artix7.acd> with local file
<I:/important/ISE14.3/14.3/ISE_DS/ISE/artix7/data/artix7.acd>
INSTANCE:axi_bram_ctrl_0_bram_block - I:\labz\wlan\system.mhs line 191 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<I:/important/ISE14.3/14.3/ISE_DS/EDK/artix7/data/artix7.acd> with local file
<I:/important/ISE14.3/14.3/ISE_DS/ISE/artix7/data/artix7.acd>
INSTANCE:axi_bram_ctrl_0 - I:\labz\wlan\system.mhs line 198 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<I:/important/ISE14.3/14.3/ISE_DS/EDK/artix7/data/artix7.acd> with local file
<I:/important/ISE14.3/14.3/ISE_DS/ISE/artix7/data/artix7.acd>
INSTANCE:axi4lite_0 - I:\labz\wlan\system.mhs line 215 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<I:/important/ISE14.3/14.3/ISE_DS/EDK/artix7/data/artix7.acd> with local file
<I:/important/ISE14.3/14.3/ISE_DS/ISE/artix7/data/artix7.acd>
INSTANCE:axi4_0 - I:\labz\wlan\system.mhs line 223 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<I:/important/ISE14.3/14.3/ISE_DS/EDK/artix7/data/artix7.acd> with local file
<I:/important/ISE14.3/14.3/ISE_DS/ISE/artix7/data/artix7.acd>
INSTANCE:rs232 - I:\labz\wlan\system.mhs line 230 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<I:/important/ISE14.3/14.3/ISE_DS/EDK/artix7/data/artix7.acd> with local file
<I:/important/ISE14.3/14.3/ISE_DS/ISE/artix7/data/artix7.acd>
INSTANCE:generic_external_memory - I:\labz\wlan\system.mhs line 245 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<I:/important/ISE14.3/14.3/ISE_DS/EDK/artix7/data/artix7.acd> with local file
<I:/important/ISE14.3/14.3/ISE_DS/ISE/artix7/data/artix7.acd>
INSTANCE:generic_ethernet_10_100 - I:\labz\wlan\system.mhs line 280 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<I:/important/ISE14.3/14.3/ISE_DS/EDK/artix7/data/artix7.acd> with local file
<I:/important/ISE14.3/14.3/ISE_DS/ISE/artix7/data/artix7.acd>

Running NGCBUILD ...
IPNAME:system_microblaze_0_ilmb_wrapper INSTANCE:microblaze_0_ilmb -
I:\labz\wlan\system.mhs line 68 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<I:/important/ISE14.3/14.3/ISE_DS/EDK/artix7/data/artix7.acd> with local file
<I:/important/ISE14.3/14.3/ISE_DS/ISE/artix7/data/artix7.acd>

Command Line:
I:\important\ISE14.3\14.3\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7a100tcsg324-3 -intstyle silent -i -sd .. system_microblaze_0_ilmb_wrapper.ngc
../system_microblaze_0_ilmb_wrapper

Reading NGO file
"I:/labz/wlan/implementation/microblaze_0_ilmb_wrapper/system_microblaze_0_ilmb_
wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_ilmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  12 sec
Total CPU time to NGCBUILD completion:   12 sec

Writing NGCBUILD log file "../system_microblaze_0_ilmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_microblaze_0_dlmb_wrapper INSTANCE:microblaze_0_dlmb -
I:\labz\wlan\system.mhs line 84 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<I:/important/ISE14.3/14.3/ISE_DS/EDK/artix7/data/artix7.acd> with local file
<I:/important/ISE14.3/14.3/ISE_DS/ISE/artix7/data/artix7.acd>

Command Line:
I:\important\ISE14.3\14.3\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7a100tcsg324-3 -intstyle silent -i -sd .. system_microblaze_0_dlmb_wrapper.ngc
../system_microblaze_0_dlmb_wrapper

Reading NGO file
"I:/labz/wlan/implementation/microblaze_0_dlmb_wrapper/system_microblaze_0_dlmb_
wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_dlmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  11 sec
Total CPU time to NGCBUILD completion:   11 sec

Writing NGCBUILD log file "../system_microblaze_0_dlmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_microblaze_0_wrapper INSTANCE:microblaze_0 -
I:\labz\wlan\system.mhs line 107 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<I:/important/ISE14.3/14.3/ISE_DS/EDK/artix7/data/artix7.acd> with local file
<I:/important/ISE14.3/14.3/ISE_DS/ISE/artix7/data/artix7.acd>

Command Line:
I:\important\ISE14.3\14.3\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7a100tcsg324-3 -intstyle silent -i -sd .. system_microblaze_0_wrapper.ngc
../system_microblaze_0_wrapper

Reading NGO file
"I:/labz/wlan/implementation/microblaze_0_wrapper/system_microblaze_0_wrapper.ng
c" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  13 sec
Total CPU time to NGCBUILD completion:   13 sec

Writing NGCBUILD log file "../system_microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
I:\labz\wlan\system.mhs line 149 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<I:/important/ISE14.3/14.3/ISE_DS/EDK/artix7/data/artix7.acd> with local file
<I:/important/ISE14.3/14.3/ISE_DS/ISE/artix7/data/artix7.acd>

Command Line:
I:\important\ISE14.3\14.3\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7a100tcsg324-3 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"I:/labz/wlan/implementation/clock_generator_0_wrapper/system_clock_generator_0_
wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  12 sec
Total CPU time to NGCBUILD completion:   12 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_axi4lite_0_wrapper INSTANCE:axi4lite_0 - I:\labz\wlan\system.mhs
line 215 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<I:/important/ISE14.3/14.3/ISE_DS/EDK/artix7/data/artix7.acd> with local file
<I:/important/ISE14.3/14.3/ISE_DS/ISE/artix7/data/artix7.acd>

Command Line:
I:\important\ISE14.3\14.3\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7a100tcsg324-3 -intstyle silent -i -sd .. system_axi4lite_0_wrapper.ngc
../system_axi4lite_0_wrapper

Reading NGO file
"I:/labz/wlan/implementation/axi4lite_0_wrapper/system_axi4lite_0_wrapper.ngc"
...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_axi4lite_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  11 sec
Total CPU time to NGCBUILD completion:   11 sec

Writing NGCBUILD log file "../system_axi4lite_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_axi4_0_wrapper INSTANCE:axi4_0 - I:\labz\wlan\system.mhs line 223
- Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<I:/important/ISE14.3/14.3/ISE_DS/EDK/artix7/data/artix7.acd> with local file
<I:/important/ISE14.3/14.3/ISE_DS/ISE/artix7/data/artix7.acd>

Command Line:
I:\important\ISE14.3\14.3\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7a100tcsg324-3 -intstyle silent -i -sd .. system_axi4_0_wrapper.ngc
../system_axi4_0_wrapper

Reading NGO file
"I:/labz/wlan/implementation/axi4_0_wrapper/system_axi4_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_axi4_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  12 sec
Total CPU time to NGCBUILD completion:   12 sec

Writing NGCBUILD log file "../system_axi4_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_generic_ethernet_10_100_wrapper INSTANCE:generic_ethernet_10_100 -
I:\labz\wlan\system.mhs line 280 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<I:/important/ISE14.3/14.3/ISE_DS/EDK/artix7/data/artix7.acd> with local file
<I:/important/ISE14.3/14.3/ISE_DS/ISE/artix7/data/artix7.acd>

Command Line:
I:\important\ISE14.3\14.3\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7a100tcsg324-3 -intstyle silent -i -sd ..
system_generic_ethernet_10_100_wrapper.ngc
../system_generic_ethernet_10_100_wrapper

Reading NGO file
"I:/labz/wlan/implementation/generic_ethernet_10_100_wrapper/system_generic_ethe
rnet_10_100_wrapper.ngc" ...
Loading design module
"../system_generic_ethernet_10_100_wrapper_blk_mem_gen_v6_2.ngc"...
Loading design module
"../system_generic_ethernet_10_100_wrapper_fifo_generator_v9_1.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_generic_ethernet_10_100_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  12 sec
Total CPU time to NGCBUILD completion:   12 sec

Writing NGCBUILD log file "../system_generic_ethernet_10_100_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 981.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<I:/important/ISE14.3/14.3/ISE_DS/EDK/artix7/data/artix7.acd> with local file
<I:/important/ISE14.3/14.3/ISE_DS/ISE/artix7/data/artix7.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc7a100tcsg324-3 -implement xflow.opt system.ngc
Release 14.3 - Xflow P.40xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc7a100tcsg324-3 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file
<I:/important/ISE14.3/14.3/ISE_DS/EDK/artix7/data/artix7.acd> with local file
<I:/important/ISE14.3/14.3/ISE_DS/ISE/artix7/data/artix7.acd>
.... Copying flowfile I:/important/ISE14.3/14.3/ISE_DS/ISE/xilinx/data/fpga.flw
into working directory I:/labz/wlan/implementation 

Using Flow File: I:/labz/wlan/implementation/fpga.flw 
Using Option File(s): 
 I:/labz/wlan/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc7a100tcsg324-3 -nt timestamp -bm system.bmm
"I:/labz/wlan/implementation/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 14.3 - ngdbuild P.40xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<I:/important/ISE14.3/14.3/ISE_DS/EDK/artix7/data/artix7.acd> with local file
<I:/important/ISE14.3/14.3/ISE_DS/ISE/artix7/data/artix7.acd>

Command Line:
I:\important\ISE14.3\14.3\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc7a100tcsg324-3 -nt timestamp -bm system.bmm
I:/labz/wlan/implementation/system.ngc -uc system.ucf system.ngd

Reading NGO file "I:/labz/wlan/implementation/system.ngc" ...
Loading design module
"I:/labz/wlan/implementation/system_mii_to_rmii_0_wrapper.ngc"...
Loading design module "I:/labz/wlan/implementation/system_rs232_wrapper.ngc"...
Loading design module
"I:/labz/wlan/implementation/system_proc_sys_reset_0_wrapper.ngc"...
Loading design module
"I:/labz/wlan/implementation/system_clock_generator_0_wrapper.ngc"...
Loading design module
"I:/labz/wlan/implementation/system_generic_ethernet_10_100_wrapper.ngc"...
Loading design module
"I:/labz/wlan/implementation/system_microblaze_0_ilmb_wrapper.ngc"...
Loading design module
"I:/labz/wlan/implementation/system_microblaze_0_dlmb_wrapper.ngc"...
Loading design module
"I:/labz/wlan/implementation/system_axi4lite_0_wrapper.ngc"...
Loading design module "I:/labz/wlan/implementation/system_axi4_0_wrapper.ngc"...
Loading design module
"I:/labz/wlan/implementation/system_microblaze_0_wrapper.ngc"...
Loading design module
"I:/labz/wlan/implementation/system_axi_intc_0_wrapper.ngc"...
Loading design module
"I:/labz/wlan/implementation/system_microblaze_0_i_bram_ctrl_wrapper.ngc"...
Loading design module
"I:/labz/wlan/implementation/system_microblaze_0_d_bram_ctrl_wrapper.ngc"...
Loading design module
"I:/labz/wlan/implementation/system_debug_module_wrapper.ngc"...
Loading design module
"I:/labz/wlan/implementation/system_axi_timer_0_wrapper.ngc"...
Loading design module
"I:/labz/wlan/implementation/system_axi_bram_ctrl_0_wrapper.ngc"...
Loading design module
"I:/labz/wlan/implementation/system_generic_external_memory_wrapper.ngc"...
Loading design module
"I:/labz/wlan/implementation/system_microblaze_0_bram_block_wrapper.ngc"...
Loading design module
"I:/labz/wlan/implementation/system_axi_bram_ctrl_0_bram_block_wrapper.ngc"...
Applying constraints in
"I:/labz/wlan/implementation/system_microblaze_0_ilmb_wrapper.ncf" to module
"microblaze_0_ilmb"...
Checking Constraint Associations...
Applying constraints in
"I:/labz/wlan/implementation/system_microblaze_0_dlmb_wrapper.ncf" to module
"microblaze_0_dlmb"...
Checking Constraint Associations...
Applying constraints in
"I:/labz/wlan/implementation/system_axi4lite_0_wrapper.ncf" to module
"axi4lite_0"...
Checking Constraint Associations...
Applying constraints in "I:/labz/wlan/implementation/system_axi4_0_wrapper.ncf"
to module "axi4_0"...
Checking Constraint Associations...
Applying constraints in
"I:/labz/wlan/implementation/system_microblaze_0_wrapper.ncf" to module
"microblaze_0"...
Checking Constraint Associations...
Applying constraints in
"I:/labz/wlan/implementation/system_axi_intc_0_wrapper.ncf" to module
"axi_intc_0"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4_0/axi4_0\/si_converter_bank\/gen_conv_slot[0].cl
   ock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4_0_reset_resync>: No instances of type FFS were found under block
   "axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/si_converter_bank\/gen_conv_sl
   ot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_reset_source = FFS
   PADS CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4_0_reset_source = FFS PADS
   CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi4_0_reset_resync', does not directly
   or indirectly drive any flip-flops, latches and/or RAMs and is not actively
   used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into MMCME2_ADV instance
   clock_generator_0/MMCM0_INST/MMCM_ADV_inst. The following new TNM groups and
   period specifications were generated at the MMCME2_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_MMCM0_CLKOUT1 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_MMCM0_CLKOUT1" TS_sys_clk_pin
   * 0.5 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into MMCME2_ADV instance
   clock_generator_0/MMCM0_INST/MMCM_ADV_inst. The following new TNM groups and
   period specifications were generated at the MMCME2_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_MMCM0_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_MMCM0_CLKOUT0" TS_sys_clk_pin
   HIGH 50>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:486 - Attribute "CLOCK_HOLD" is not allowed on symbol
   "clock_generator_0/MMCM0_INST/MMCM_ADV_inst" of type "MMCME2_ADV".  This
   attribute will be ignored.
WARNING:NgdBuild:443 - SFF primitive
   'Generic_Ethernet_10_100/Generic_Ethernet_10_100/XEMAC_I/EMAC_I/COLLISION_SYN
   C_2' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Generic_External_Memory/Generic_External_Memory/EMC_CTRL_I/ADDR_COUNTER_MUX_
   I/ADDRESS_STORE_GEN[31].ADDRESS_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Generic_External_Memory/Generic_External_Memory/EMC_CTRL_I/ADDR_COUNTER_MUX_
   I/ADDRESS_STORE_GEN[30].ADDRESS_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Generic_External_Memory/Generic_External_Memory/EMC_CTRL_I/MEM_STEER_I/RDDAT
   A_PATH_MUX_GEN.ASYNC_ADDR_CNT_GEN.RDDATA_EN_GEN_ASYNC[3].RDDATA_EN_REG_ASYNC'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Generic_External_Memory/Generic_External_Memory/EMC_CTRL_I/MEM_STEER_I/ASYNC
   _MEM_RDACK_GEN.AALIGN_PIPE_GEN[1].AALIGN_PIPE' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Generic_External_Memory/Generic_External_Memory/EMC_CTRL_I/MEM_STATE_MACHINE
   _I/READ_COMPLETE_PIPE_GEN[6].READ_COMPLETE_PIPE' has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  14

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion: 2 min  48 sec
Total CPU time to NGDBUILD completion:  2 min  45 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.3 - Map P.40xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<I:/important/ISE14.3/14.3/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<I:/important/ISE14.3/14.3/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "7a100tcsg324-3".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:54 - 'xc7a100t' is a WebPack part.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
WARNING:Pack:2780 - The register
   "Generic_Ethernet_10_100/Generic_Ethernet_10_100/IOFFS_GEN[0].TX_FF_I" has
   the property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Generic_Ethernet_10_100/Generic_Ethernet_10_100/IOFFS_GEN[3].TX_FF_I" has
   the property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Generic_Ethernet_10_100/Generic_Ethernet_10_100/IOFFS_GEN[2].RX_FF_I" has
   the property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Generic_Ethernet_10_100/Generic_Ethernet_10_100/IOFFS_GEN[1].TX_FF_I" has
   the property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Generic_Ethernet_10_100/Generic_Ethernet_10_100/IOFFS_GEN[0].RX_FF_I" has
   the property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Generic_Ethernet_10_100/Generic_Ethernet_10_100/IOFFS_GEN[3].RX_FF_I" has
   the property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Generic_Ethernet_10_100/Generic_Ethernet_10_100/IOFFS_GEN2.TEN_FF" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Generic_Ethernet_10_100/Generic_Ethernet_10_100/IOFFS_GEN[1].RX_FF_I" has
   the property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Generic_Ethernet_10_100/Generic_Ethernet_10_100/IOFFS_GEN2.RER_FF" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Generic_Ethernet_10_100/Generic_Ethernet_10_100/IOFFS_GEN[2].TX_FF_I" has
   the property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Generic_Ethernet_10_100/Generic_Ethernet_10_100/IOFFS_GEN2.DVD_FF" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 1 mins 18 secs 
Total CPU  time at the beginning of Placer: 1 mins 17 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:954bc999) REAL time: 1 mins 24 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:954bc999) REAL time: 1 mins 25 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:14aadc5b) REAL time: 1 mins 25 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:e064887d) REAL time: 1 mins 41 secs 

Phase 5.30  Global Clock Region Assignment
Phase 5.30  Global Clock Region Assignment (Checksum:e064887d) REAL time: 1 mins 41 secs 

Phase 6.3  Local Placement Optimization
Phase 6.3  Local Placement Optimization (Checksum:e064887d) REAL time: 1 mins 42 secs 

Phase 7.5  Local Placement Optimization
Phase 7.5  Local Placement Optimization (Checksum:e064887d) REAL time: 1 mins 42 secs 

Phase 8.8  Global Placement
........................................
.............
....................................................
..............................................
....................................................................
Phase 8.8  Global Placement (Checksum:c19d79ea) REAL time: 2 mins 7 secs 

Phase 9.5  Local Placement Optimization
Phase 9.5  Local Placement Optimization (Checksum:c19d79ea) REAL time: 2 mins 8 secs 

Phase 10.18  Placement Optimization
Phase 10.18  Placement Optimization (Checksum:24ea5482) REAL time: 2 mins 23 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:24ea5482) REAL time: 2 mins 23 secs 

Phase 12.34  Placement Validation
Phase 12.34  Placement Validation (Checksum:24ea5482) REAL time: 2 mins 24 secs 

Total REAL time to Placer completion: 2 mins 45 secs 
Total CPU  time to Placer completion: 2 mins 42 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   37
Slice Logic Utilization:
  Number of Slice Registers:                 3,851 out of 126,800    3
    Number used as Flip Flops:               3,815
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:               36
  Number of Slice LUTs:                      4,457 out of  63,400    7
    Number used as logic:                    3,923 out of  63,400    6
      Number using O6 output only:           2,894
      Number using O5 output only:              65
      Number using O5 and O6:                  964
      Number used as ROM:                        0
    Number used as Memory:                     332 out of  19,000    1
      Number used as Dual Port RAM:             96
        Number using O6 output only:             4
        Number using O5 output only:             1
        Number using O5 and O6:                 91
      Number used as Single Port RAM:            4
        Number using O6 output only:             4
        Number using O5 output only:             0
        Number using O5 and O6:                  0
      Number used as Shift Register:           232
        Number using O6 output only:           215
        Number using O5 output only:             1
        Number using O5 and O6:                 16
    Number used exclusively as route-thrus:    202
      Number with same-slice register load:    195
      Number with same-slice carry load:         7
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 1,764 out of  15,850   11
  Number of LUT Flip Flop pairs used:        5,230
    Number with an unused Flip Flop:         1,832 out of   5,230   35
    Number with an unused LUT:                 773 out of   5,230   14
    Number of fully used LUT-FF pairs:       2,625 out of   5,230   50
    Number of unique control sets:             308
    Number of slice register sites lost
      to control set restrictions:           1,242 out of 126,800    1

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                        58 out of     210   27
    Number of LOCed IOBs:                       58 out of      58  100
    IOB Flip Flops:                             86

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                 28 out of     135   20
    Number using RAMB36E1 only:                 28
    Number using FIFO36E1 only:                  0
  Number of RAMB18E1/FIFO18E1s:                  0 out of     270    0
  Number of BUFG/BUFGCTRLs:                      5 out of      32   15
    Number used as BUFGs:                        5
    Number used as BUFGCTRLs:                    0
  Number of IDELAYE2/IDELAYE2_FINEDELAYs:        0 out of     300    0
  Number of ILOGICE2/ILOGICE3/ISERDESE2s:       22 out of     300    7
    Number used as ILOGICE2s:                   22
  Number used as  ILOGICE3s:                     0
    Number used as ISERDESE2s:                   0
  Number of ODELAYE2/ODELAYE2_FINEDELAYs:        0
  Number of OLOGICE2/OLOGICE3/OSERDESE2s:       48 out of     300   16
    Number used as OLOGICE2s:                   48
    Number used as OLOGICE3s:                    0
    Number used as OSERDESE2s:                   0
  Number of PHASER_IN/PHASER_IN_PHYs:            0 out of      24    0
  Number of PHASER_OUT/PHASER_OUT_PHYs:          0 out of      24    0
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHCEs:                             0 out of      96    0
  Number of BUFRs:                               0 out of      24    0
  Number of CAPTUREs:                            0 out of       1    0
  Number of DNA_PORTs:                           0 out of       1    0
  Number of DSP48E1s:                            3 out of     240    1
  Number of EFUSE_USRs:                          0 out of       1    0
  Number of FRAME_ECCs:                          0 out of       1    0
  Number of GTPE2_CHANNELs:                      0 out of       8    0
  Number of GTPE2_COMMONs:                       0 out of       2    0
  Number of IBUFDS_GTE2s:                        0 out of       4    0
  Number of ICAPs:                               0 out of       2    0
  Number of IDELAYCTRLs:                         0 out of       6    0
  Number of IN_FIFOs:                            0 out of      24    0
  Number of MMCME2_ADVs:                         1 out of       6   16
  Number of OUT_FIFOs:                           0 out of      24    0
  Number of PCIE_2_1s:                           0 out of       1    0
  Number of PHASER_REFs:                         0 out of       6    0
  Number of PHY_CONTROLs:                        0 out of       6    0
  Number of PLLE2_ADVs:                          0 out of       6    0
  Number of STARTUPs:                            0 out of       1    0
  Number of XADCs:                               0 out of       1    0

Average Fanout of Non-Clock Nets:                3.99

Peak Memory Usage:  952 MB
Total REAL time to MAP completion:  3 mins 
Total CPU time to MAP completion:   2 mins 58 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.3 - par P.40xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <I:/important/ISE14.3/14.3/ISE_DS/EDK/data/parBmgr.acd> with local file
<I:/important/ISE14.3/14.3/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '7a100t.nph' in environment
I:\important\ISE14.3\14.3\ISE_DS\ISE\;I:\important\ISE14.3\14.3\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc7a100t, package csg324, speed -3
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:54 - 'xc7a100t' is a WebPack part.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue
to function, but you no longer qualify for Xilinx software updates or new releases.

----------------------------------------------------------------------

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "ADVANCED 1.05 2012-10-12".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 3,851 out of 126,800    3
    Number used as Flip Flops:               3,815
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:               36
  Number of Slice LUTs:                      4,457 out of  63,400    7
    Number used as logic:                    3,923 out of  63,400    6
      Number using O6 output only:           2,894
      Number using O5 output only:              65
      Number using O5 and O6:                  964
      Number used as ROM:                        0
    Number used as Memory:                     332 out of  19,000    1
      Number used as Dual Port RAM:             96
        Number using O6 output only:             4
        Number using O5 output only:             1
        Number using O5 and O6:                 91
      Number used as Single Port RAM:            4
        Number using O6 output only:             4
        Number using O5 output only:             0
        Number using O5 and O6:                  0
      Number used as Shift Register:           232
        Number using O6 output only:           215
        Number using O5 output only:             1
        Number using O5 and O6:                 16
    Number used exclusively as route-thrus:    202
      Number with same-slice register load:    195
      Number with same-slice carry load:         7
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 1,764 out of  15,850   11
  Number of LUT Flip Flop pairs used:        5,230
    Number with an unused Flip Flop:         1,832 out of   5,230   35
    Number with an unused LUT:                 773 out of   5,230   14
    Number of fully used LUT-FF pairs:       2,625 out of   5,230   50
    Number of slice register sites lost
      to control set restrictions:               0 out of 126,800    0

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                        58 out of     210   27
    Number of LOCed IOBs:                       58 out of      58  100
    IOB Flip Flops:                             86

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                 28 out of     135   20
    Number using RAMB36E1 only:                 28
    Number using FIFO36E1 only:                  0
  Number of RAMB18E1/FIFO18E1s:                  0 out of     270    0
  Number of BUFG/BUFGCTRLs:                      5 out of      32   15
    Number used as BUFGs:                        5
    Number used as BUFGCTRLs:                    0
  Number of IDELAYE2/IDELAYE2_FINEDELAYs:        0 out of     300    0
  Number of ILOGICE2/ILOGICE3/ISERDESE2s:       22 out of     300    7
    Number used as ILOGICE2s:                   22
  Number used as  ILOGICE3s:                     0
    Number used as ISERDESE2s:                   0
  Number of ODELAYE2/ODELAYE2_FINEDELAYs:        0
  Number of OLOGICE2/OLOGICE3/OSERDESE2s:       48 out of     300   16
    Number used as OLOGICE2s:                   48
    Number used as OLOGICE3s:                    0
    Number used as OSERDESE2s:                   0
  Number of PHASER_IN/PHASER_IN_PHYs:            0 out of      24    0
  Number of PHASER_OUT/PHASER_OUT_PHYs:          0 out of      24    0
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHCEs:                             0 out of      96    0
  Number of BUFRs:                               0 out of      24    0
  Number of CAPTUREs:                            0 out of       1    0
  Number of DNA_PORTs:                           0 out of       1    0
  Number of DSP48E1s:                            3 out of     240    1
  Number of EFUSE_USRs:                          0 out of       1    0
  Number of FRAME_ECCs:                          0 out of       1    0
  Number of GTPE2_CHANNELs:                      0 out of       8    0
  Number of GTPE2_COMMONs:                       0 out of       2    0
  Number of IBUFDS_GTE2s:                        0 out of       4    0
  Number of ICAPs:                               0 out of       2    0
  Number of IDELAYCTRLs:                         0 out of       6    0
  Number of IN_FIFOs:                            0 out of      24    0
  Number of MMCME2_ADVs:                         1 out of       6   16
  Number of OUT_FIFOs:                           0 out of      24    0
  Number of PCIE_2_1s:                           0 out of       1    0
  Number of PHASER_REFs:                         0 out of       6    0
  Number of PHY_CONTROLs:                        0 out of       6    0
  Number of PLLE2_ADVs:                          0 out of       6    0
  Number of STARTUPs:                            0 out of       1    0
  Number of XADCs:                               0 out of       1    0


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 48 secs 
Finished initial Timing Analysis.  REAL time: 49 secs 

WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy5_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy4_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy1_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy3_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   Generic_Ethernet_10_100/Generic_Ethernet_10_100/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_
   FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1_O has no load.  PAR will not attempt to
   route this signal.
WARNING:Par:288 - The signal
   Generic_Ethernet_10_100/Generic_Ethernet_10_100/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_
   FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1_O has no load.  PAR will not attempt to
   route this signal.
WARNING:Par:288 - The signal microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<31> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy2_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<30> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 32464 unrouted;      REAL time: 54 secs 

Phase  2  : 25523 unrouted;      REAL time: 57 secs 

Phase  3  : 9164 unrouted;      REAL time: 1 mins 7 secs 

Phase  4  : 9164 unrouted; (Setup:0, Hold:1224, Component Switching Limit:0)     REAL time: 1 mins 12 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:1195, Component Switching Limit:0)     REAL time: 1 mins 23 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:1195, Component Switching Limit:0)     REAL time: 1 mins 23 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:1195, Component Switching Limit:0)     REAL time: 1 mins 23 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:1195, Component Switching Limit:0)     REAL time: 1 mins 23 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 29 secs 
Total REAL time to Router completion: 1 mins 30 secs 
Total CPU time to Router completion: 1 mins 28 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|axi_bram_ctrl_0_bram |              |      |      |            |             |
|_porta_2_axi_bram_ct |              |      |      |            |             |
|rl_0_bram_block_port |              |      |      |            |             |
|          a_BRAM_Clk | BUFGCTRL_X0Y0| No   | 1562 |  0.242     |  1.437      |
+---------------------+--------------+------+------+------------+-------------+
|clock_generator_0_CL |              |      |      |            |             |
|               KOUT1 | BUFGCTRL_X0Y1| No   |   40 |  0.230     |  1.448      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_debug_D |              |      |      |            |             |
|              bg_Clk |BUFGCTRL_X0Y30| No   |   65 |  0.091     |  1.316      |
+---------------------+--------------+------+------+------------+-------------+
|clock_generator_0_CL |              |      |      |            |             |
|       KIN_pin_BUFGP |BUFGCTRL_X0Y31| No   |    1 |  0.000     |  1.405      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_debug_D |              |      |      |            |             |
|           bg_Update |         Local|      |   21 |  1.512     |  2.507      |
+---------------------+--------------+------+------+------------+-------------+
|Generic_Ethernet_10_ |              |      |      |            |             |
|      100_PHY_rx_clk |         Local|      |   18 |  0.476     |  0.997      |
+---------------------+--------------+------+------+------------+-------------+
|Generic_Ethernet_10_ |              |      |      |            |             |
|100/Generic_Ethernet |              |      |      |            |             |
|_10_100/phy_tx_clk_i |              |      |      |            |             |
|                     |         Local|      |   14 |  0.570     |  0.951      |
+---------------------+--------------+------+------+------------+-------------+
|Generic_Ethernet_10_ |              |      |      |            |             |
|    100_IP2INTC_Irpt |         Local|      |    1 |  0.000     |  1.463      |
+---------------------+--------------+------+------+------------+-------------+
|clock_generator_0/cl |              |      |      |            |             |
|ock_generator_0/SIG_ |              |      |      |            |             |
|      MMCM0_CLKFBOUT |         Local|      |    1 |  0.000     |  0.011      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 2

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     6.000ns|     4.000ns|       0|           0
  pin" 100 MHz HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     7.606ns|     4.788ns|       0|           0
  G_MMCM0_CLKOUT1 = PERIOD TIMEGRP          | HOLD        |     0.038ns|            |       0|           0
  "clock_generator_0_clock_generator_0_SIG_ |             |            |            |        |            
  MMCM0_CLKOUT1" TS_sys_clk_pin         * 0 |             |            |            |        |            
  .5 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     7.646ns|     2.354ns|       0|           0
  G_MMCM0_CLKOUT0 = PERIOD TIMEGRP          | HOLD        |     0.371ns|            |       0|           0
  "clock_generator_0_clock_generator_0_SIG_ |             |            |            |        |            
  MMCM0_CLKOUT0" TS_sys_clk_pin         HIG |             |            |            |        |            
  H 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_sync_axi_intc_0_path" TIG        | SETUP       |         N/A|     7.972ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_intr_sync_p1_axi_intc_0_path" TI | SETUP       |         N/A|    -1.172ns|     N/A|           0
  G                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_MB_AXI_FP_axi_intc_0_path" TIG   | N/A         |         N/A|         N/A|     N/A|         N/A
----------------------------------------------------------------------------------------------------------
  PATH "TS_AXI_MB_FP_axi_intc_0_path" TIG   | SETUP       |         N/A|     9.580ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_Reset_path" TIG | SETUP       |         N/A|     1.695ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_Interrupt_path" | SETUP       |         N/A|     0.939ns|     N/A|           0
   TIG                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi4_0_reset_resync_path" TIG    | MAXDELAY    |         N/A|     7.041ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi4lite_0_reset_resync_path" TI | MAXDELAY    |         N/A|     7.035ns|     N/A|           0
  G                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_dlmb_POR_FF_I_p | SETUP       |         N/A|     1.562ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_ilmb_POR_FF_I_p | SETUP       |         N/A|     1.717ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      4.000ns|      2.394ns|            0|            0|            0|          383|
| TS_clock_generator_0_clock_gen|     20.000ns|      4.788ns|          N/A|            0|            0|          381|            0|
| erator_0_SIG_MMCM0_CLKOUT1    |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|     10.000ns|      2.354ns|          N/A|            0|            0|            2|            0|
| erator_0_SIG_MMCM0_CLKOUT0    |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 25 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 1 mins 36 secs 
Total CPU time to PAR completion: 1 mins 33 secs 

Peak Memory Usage:  803 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 27
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.3 - Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<I:/important/ISE14.3/14.3/ISE_DS/EDK/artix7/data/artix7.acd> with local file
<I:/important/ISE14.3/14.3/ISE_DS/ISE/artix7/data/artix7.acd>
Loading device for application Rf_Device from file '7a100t.nph' in environment
I:\important\ISE14.3\14.3\ISE_DS\ISE\;I:\important\ISE14.3\14.3\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc7a100t, package csg324, speed -3
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 14.3 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

I:\important\ISE14.3\14.3\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml
system.twx system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc7a100t,-3 (ADVANCED 1.05 2012-10-12)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 741596 paths, 0 nets, and 26000 connections

Design statistics:
   Minimum period:   4.788ns (Maximum frequency: 208.855MHz)


Analysis completed Tue Dec 03 10:36:25 2013
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 4
Total time: 27 secs 


xflow done!
touch __xps/system_routed
xilperl I:/important/ISE14.3/14.3/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 14.3 - Bitgen P.40xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<I:/important/ISE14.3/14.3/ISE_DS/EDK/artix7/data/artix7.acd> with local file
<I:/important/ISE14.3/14.3/ISE_DS/ISE/artix7/data/artix7.acd>
Loading device for application Rf_Device from file '7a100t.nph' in environment
I:\important\ISE14.3\14.3\ISE_DS\ISE\;I:\important\ISE14.3\14.3\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc7a100t, package csg324, speed -3
Opened constraints file system.pcf.

Tue Dec 03 10:36:48 2013

Running DRC.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   Generic_Ethernet_10_100/Generic_Ethernet_10_100/phy_tx_clk_i is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy5_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy4_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy1_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy3_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <Generic_Ethernet_10_100/Generic_Ethernet_10_100/XEMAC_I/EMAC_I/TX/INST_TX_IN
   TRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst
   _fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAM
   D_D1_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <Generic_Ethernet_10_100/Generic_Ethernet_10_100/XEMAC_I/EMAC_I/RX/INST_RX_IN
   TRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst
   _fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAM
   D_D1_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<31>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy2_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<30>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
DRC detected 0 errors and 26 warnings.  Please see the previously displayed
individual error or warning messages for more details.
INFO:Security:54 - 'xc7a100t' is a WebPack part.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.

Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
WARNING:EDK:3888 - Worker process returned 0 but issued error message(s).
Done!

********************************************************************************
At Local date and time: Tue Dec 03 10:37:45 2013
 xsdk.exe -hwspec I:\labz\wlan\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.3 Build EDK_P.40xd
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Done!

********************************************************************************
At Local date and time: Tue Dec 03 10:40:17 2013
 make -f system.make exporttosdk started...
make: Nothing to be done for `exporttosdk'.
Done!

********************************************************************************
At Local date and time: Tue Dec 03 10:40:18 2013
 xsdk.exe -hwspec I:\labz\wlan\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.3 Build EDK_P.40xd
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Done!

********************************************************************************
At Local date and time: Tue Dec 03 10:42:15 2013
 make -f system.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp system.xmp -exit_on_error -dont_add_loginfo -make_inst_lower -edwver 1.2 -xml SDK\SDK_Export\hw/system.xml 
Release 14.3 - psf2Edward EDK_P.40xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 2 master(s) : 5 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4_0 - 2 master(s) : 3 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4_0.

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
INTC INFO:: Both AXI clock and processor clock have same connection.
Port present in Generic_Ethernet_10_100
Conversion to XML complete.
xdsgen -inp system.xmp -report SDK\SDK_Export\hw/system.html  -make_docs_local
Release 14.3 - xdsgen EDK_P.40xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Trying to terminate Process...
Done!
Overriding Xilinx file <TextEditor.cfg> with local file <I:/important/ISE14.3/14.3/ISE_DS/EDK/data/TextEditor.cfg>
WARNING:EDK:3967 - axi_timer (axi_timer_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - I:\labz\wlan\system.mhs line 283 
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0000ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40600000-0x4060ffff) RS232	axi4lite_0
  (0x40e00000-0x40e0ffff) Generic_Ethernet_10_100	axi4lite_0
  (0x41200000-0x4120ffff) axi_intc_0	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x79e00000-0x79e0ffff) Generic_External_Memory	axi4lite_0
  (0xbe800000-0xbe803fff) axi_bram_ctrl_0	axi4_0
  (0xbf000000-0xbfffffff) Generic_External_Memory	axi4_0
Generated Addresses Successfully

********************************************************************************
At Local date and time: Tue Dec 03 10:56:12 2013
 make -f system.make clean started...
rm -f implementation/system.ngc
rm -f implementation/system_proc_sys_reset_0_wrapper.ngc implementation/system_microblaze_0_ilmb_wrapper.ngc implementation/system_microblaze_0_i_bram_ctrl_wrapper.ngc implementation/system_microblaze_0_dlmb_wrapper.ngc implementation/system_microblaze_0_d_bram_ctrl_wrapper.ngc implementation/system_microblaze_0_bram_block_wrapper.ngc implementation/system_microblaze_0_wrapper.ngc implementation/system_debug_module_wrapper.ngc implementation/system_clock_generator_0_wrapper.ngc implementation/system_axi_bram_ctrl_0_bram_block_wrapper.ngc implementation/system_axi_bram_ctrl_0_wrapper.ngc implementation/system_axi4lite_0_wrapper.ngc implementation/system_axi4_0_wrapper.ngc implementation/system_rs232_wrapper.ngc implementation/system_generic_external_memory_wrapper.ngc implementation/system_generic_ethernet_10_100_wrapper.ngc implementation/system_mii_to_rmii_0_wrapper.ngc implementation/system_axi_intc_0_wrapper.ngc implementation/system_axi_timer_0_wrapper.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_bits
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf __xps/ps7_instance.mhs
rm -rf simulation/behavioral
rm -f simgen.log
rm -f __xps/ise/_xmsgs/simgen.xmsgs
rm -f _impact.cmd
Done!

********************************************************************************
At Local date and time: Tue Dec 03 10:56:22 2013
 make -f system.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp system.xmp -exit_on_error -dont_add_loginfo -make_inst_lower -edwver 1.2 -xml SDK\SDK_Export\hw/system.xml 
Release 14.3 - psf2Edward EDK_P.40xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 2 master(s) : 6 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4_0 - 2 master(s) : 2 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4_0.

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
INTC INFO:: Both AXI clock and processor clock have same connection.
Port present in Generic_Ethernet_10_100
Conversion to XML complete.
xdsgen -inp system.xmp -report SDK\SDK_Export\hw/system.html  -make_docs_local
Release 14.3 - xdsgen EDK_P.40xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Generated Block Diagram.
Rasterizing proc_sys_reset_0.jpg.....
Rasterizing mii_to_rmii_0.jpg.....
Rasterizing microblaze_0_ilmb.jpg.....
Rasterizing microblaze_0_i_bram_ctrl.jpg.....
Rasterizing microblaze_0_dlmb.jpg.....
Rasterizing microblaze_0_d_bram_ctrl.jpg.....
Rasterizing microblaze_0_bram_block.jpg.....
Rasterizing microblaze_0.jpg.....
Rasterizing debug_module.jpg.....
Rasterizing clock_generator_0.jpg.....
Rasterizing axi_timer_0.jpg.....
Rasterizing axi_intc_0.jpg.....
Rasterizing axi_bram_ctrl_0_bram_block.jpg.....
Rasterizing axi_bram_ctrl_0.jpg.....
Rasterizing axi4lite_0.jpg.....
Rasterizing axi4_0.jpg.....
Rasterizing RS232.jpg.....
Rasterizing Generic_External_Memory.jpg.....
Rasterizing Generic_Ethernet_10_100.jpg.....
Rasterizing system_blkd.jpg.....
Report generated.
Report generation completed.
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7a100tcsg324-3 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.3 - platgen Xilinx EDK 14.3 Build EDK_P.40xd
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7a100tcsg324-3 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:71 - If a license for part 'xc7a100t' is available,
   it will be possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse I:/labz/wlan/system.mhs ...

Read MPD definitions ...
WARNING:EDK:4092 - IPNAME: proc_sys_reset, INSTANCE: proc_sys_reset_0 -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 34 
WARNING:EDK:4092 - IPNAME: mii_to_rmii, INSTANCE: mii_to_rmii_0 - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 47 
WARNING:EDK:4092 - IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 68 
WARNING:EDK:4092 - IPNAME: lmb_bram_if_cntlr, INSTANCE: microblaze_0_i_bram_ctrl
   - Pre-Production version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 75 
WARNING:EDK:4092 - IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 84 
WARNING:EDK:4092 - IPNAME: lmb_bram_if_cntlr, INSTANCE: microblaze_0_d_bram_ctrl
   - Pre-Production version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 91 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: microblaze_0_bram_block -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 100 
WARNING:EDK:4092 - IPNAME: microblaze, INSTANCE: microblaze_0 - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 107 
WARNING:EDK:4092 - IPNAME: mdm, INSTANCE: debug_module - Pre-Production version
   not verified on hardware for architecture 'artix7' - I:\labz\wlan\system.mhs
   line 136 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 149 
WARNING:EDK:4092 - IPNAME: axi_timer, INSTANCE: axi_timer_0 - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 168 
WARNING:EDK:4092 - IPNAME: axi_intc, INSTANCE: axi_intc_0 - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 178 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_0_bram_block -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 191 
WARNING:EDK:4092 - IPNAME: axi_bram_ctrl, INSTANCE: axi_bram_ctrl_0 -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 198 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi4lite_0 -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 215 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi4_0 - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 223 
WARNING:EDK:4092 - IPNAME: axi_uartlite, INSTANCE: RS232 - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 230 
WARNING:EDK:4092 - IPNAME: axi_emc, INSTANCE: Generic_External_Memory -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 245 
WARNING:EDK:4092 - IPNAME: axi_ethernetlite, INSTANCE: Generic_Ethernet_10_100 -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 282 
WARNING:EDK:4092 - IPNAME: proc_sys_reset, INSTANCE: proc_sys_reset_0 -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 34 
WARNING:EDK:4092 - IPNAME: mii_to_rmii, INSTANCE: mii_to_rmii_0 - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 47 
WARNING:EDK:4092 - IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 68 
WARNING:EDK:4092 - IPNAME: lmb_bram_if_cntlr, INSTANCE: microblaze_0_i_bram_ctrl
   - Pre-Production version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 75 
WARNING:EDK:4092 - IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 84 
WARNING:EDK:4092 - IPNAME: lmb_bram_if_cntlr, INSTANCE: microblaze_0_d_bram_ctrl
   - Pre-Production version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 91 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: microblaze_0_bram_block -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 100 
WARNING:EDK:4092 - IPNAME: microblaze, INSTANCE: microblaze_0 - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 107 
WARNING:EDK:4092 - IPNAME: mdm, INSTANCE: debug_module - Pre-Production version
   not verified on hardware for architecture 'artix7' - I:\labz\wlan\system.mhs
   line 136 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 149 
WARNING:EDK:4092 - IPNAME: axi_timer, INSTANCE: axi_timer_0 - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 168 
WARNING:EDK:4092 - IPNAME: axi_intc, INSTANCE: axi_intc_0 - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 178 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_0_bram_block -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 191 
WARNING:EDK:4092 - IPNAME: axi_bram_ctrl, INSTANCE: axi_bram_ctrl_0 -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 198 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi4lite_0 -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 215 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi4_0 - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 223 
WARNING:EDK:4092 - IPNAME: axi_uartlite, INSTANCE: RS232 - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 230 
WARNING:EDK:4092 - IPNAME: axi_emc, INSTANCE: Generic_External_Memory -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 245 
WARNING:EDK:4092 - IPNAME: axi_ethernetlite, INSTANCE: Generic_Ethernet_10_100 -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   I:\labz\wlan\system.mhs line 282 

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   I:\important\ISE14.3\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaz
   e_v8_40_b\data\microblaze_v2_1_0.mpd line 196 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   I:\important\ISE14.3\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaz
   e_v8_40_b\data\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   I:\important\ISE14.3\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaz
   e_v8_40_b\data\microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to artix7 -
   I:\important\ISE14.3\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_inter
   connect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to artix7 -
   I:\important\ISE14.3\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_inter
   connect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 80 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0000ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40600000-0x4060ffff) RS232	axi4lite_0
  (0x40e00000-0x40e0ffff) Generic_Ethernet_10_100	axi4lite_0
  (0x41200000-0x4120ffff) axi_intc_0	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x79e00000-0x79e0ffff) Generic_External_Memory	axi4lite_0
  (0xbe800000-0xbe803fff) axi_bram_ctrl_0	axi4_0
  (0xbf000000-0xbfffffff) Generic_External_Memory	axi4_0
INFO:EDK:4087 - IPNAME: axi_ethernetlite, INSTANCE: Generic_Ethernet_10_100 -
   This design requires design constraints to guarantee performance.
   Please refer to the data sheet for details.  
   The AXI clock frequency must be greater than or equal to 50 MHz for 100 Mbs
   Ethernet operation and greater than or equal to 5.0 MHz for 10 Mbs Ethernet
   operation. - I:\labz\wlan\system.mhs line 282
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   I:\important\ISE14.3\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v
   2_00_b\data\lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   I:\important\ISE14.3\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v
   2_00_b\data\lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x10000 -
   I:\important\ISE14.3\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_bloc
   k_v1_00_a\data\bram_block_v2_1_0.mpd line 77 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_0_bram_block - tool
   is overriding PARAMETER C_MEMSIZE value to 0x4000 -
   I:\important\ISE14.3\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_bloc
   k_v1_00_a\data\bram_block_v2_1_0.mpd line 77 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 2 master(s) : 6 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4_0 - 2 master(s) : 2 slave(s) 
WARNING:EDK:3977 - axi4lite protocol type BUSIF: S_AXI_MEM of IPINSTANCE:
   Generic_External_Memory  connected with AXI4 type BUSIF: M_AXI_DC of
   IPINSTANCE: microblaze_0.
WARNING:EDK:3977 - axi4lite protocol type BUSIF: S_AXI_MEM of IPINSTANCE:
   Generic_External_Memory  connected with AXI4 type BUSIF: M_AXI_IC of
   IPINSTANCE: microblaze_0.

Checking port drivers...
WARNING:EDK:4180 - PORT: Interrupt_address_in, CONNECTOR:
   axi_intc_0_INTERRUPT_Interrupt_address_in - No driver found. Port will be
   driven to GND -
   I:\important\ISE14.3\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_
   v1_03_a\data\axi_intc_v2_1_0.mpd line 129 
WARNING:EDK:4181 - PORT: Processor_ack_out, CONNECTOR:
   axi_intc_0_INTERRUPT_Processor_ack_out - floating connection -
   I:\important\ISE14.3\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_
   v1_03_a\data\axi_intc_v2_1_0.mpd line 130 
WARNING:EDK:4181 - PORT: Mem_RPN, CONNECTOR: Generic_Memory_reset - floating
   connection - I:\labz\wlan\system.mhs line 274 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x42000000 -
   I:\important\ISE14.3\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_
   if_cntlr_v3_10_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x42000000 -
   I:\important\ISE14.3\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_
   if_cntlr_v3_10_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   I:\important\ISE14.3\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaz
   e_v8_40_b\data\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_AXI value to 1 -
   I:\important\ISE14.3\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaz
   e_v8_40_b\data\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 12 -
   I:\important\ISE14.3\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaz
   e_v8_40_b\data\microblaze_v2_1_0.mpd line 335 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 12 -
   I:\important\ISE14.3\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaz
   e_v8_40_b\data\microblaze_v2_1_0.mpd line 365 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   I:\important\ISE14.3\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaz
   e_v8_40_b\data\microblaze_v2_1_0.mpd line 399 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   I:\important\ISE14.3\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaz
   e_v8_40_b\data\microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   I:\important\ISE14.3\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaz
   e_v8_40_b\data\microblaze_v2_1_0.mpd line 401 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111111101 -
   I:\important\ISE14.3\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_
   v1_03_a\data\axi_intc_v2_1_0.mpd line 85 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   I:\important\ISE14.3\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_
   v1_03_a\data\axi_intc_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   I:\important\ISE14.3\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_
   v1_03_a\data\axi_intc_v2_1_0.mpd line 87 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   I:\important\ISE14.3\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_inter
   connect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 148 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_RANGE_CHECK value to 1 -
   I:\important\ISE14.3\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_inter
   connect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 148 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
INTC INFO:: Both AXI clock and processor clock have same connection.
Port present in Generic_Ethernet_10_100

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INTC_INFO_CONSTRAINTS:: Adding Edge interrupt constraints
INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.
INFO: No asynchronous clock conversions in axi_interconnect axi4_0.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block - I:\labz\wlan\system.mhs
line 100 - elaborating IP
IPNAME:bram_block INSTANCE:axi_bram_ctrl_0_bram_block - I:\labz\wlan\system.mhs
line 191 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 - I:\labz\wlan\system.mhs line
149 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:proc_sys_reset_0 - I:\labz\wlan\system.mhs line 34 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<I:/important/ISE14.3/14.3/ISE_DS/EDK/artix7/data/artix7.acd> with local file
<I:/important/ISE14.3/14.3/ISE_DS/ISE/artix7/data/artix7.acd>
INSTANCE:mii_to_rmii_0 - I:\labz\wlan\system.mhs line 47 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<I:/important/ISE14.3/14.3/ISE_DS/EDK/artix7/data/artix7.acd> with local file
<I:/important/ISE14.3/14.3/ISE_DS/ISE/artix7/data/artix7.acd>
INSTANCE:microblaze_0_ilmb - I:\labz\wlan\system.mhs line 68 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<I:/important/ISE14.3/14.3/ISE_DS/EDK/artix7/data/artix7.acd> with local file
<I:/important/ISE14.3/14.3/ISE_DS/ISE/artix7/data/artix7.acd>
INSTANCE:microblaze_0_i_bram_ctrl - I:\labz\wlan\system.mhs line 75 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<I:/important/ISE14.3/14.3/ISE_DS/EDK/artix7/data/artix7.acd> with local file
<I:/important/ISE14.3/14.3/ISE_DS/ISE/artix7/data/artix7.acd>
INSTANCE:microblaze_0_dlmb - I:\labz\wlan\system.mhs line 84 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<I:/important/ISE14.3/14.3/ISE_DS/EDK/artix7/data/artix7.acd> with local file
<I:/important/ISE14.3/14.3/ISE_DS/ISE/artix7/data/artix7.acd>
INSTANCE:microblaze_0_d_bram_ctrl - I:\labz\wlan\system.mhs line 91 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<I:/important/ISE14.3/14.3/ISE_DS/EDK/artix7/data/artix7.acd> with local file
<I:/important/ISE14.3/14.3/ISE_DS/ISE/artix7/data/artix7.acd>
INSTANCE:microblaze_0_bram_block - I:\labz\wlan\system.mhs line 100 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<I:/important/ISE14.3/14.3/ISE_DS/EDK/artix7/data/artix7.acd> with local file
<I:/important/ISE14.3/14.3/ISE_DS/ISE/artix7/data/artix7.acd>
INSTANCE:microblaze_0 - I:\labz\wlan\system.mhs line 107 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<I:/important/ISE14.3/14.3/ISE_DS/EDK/artix7/data/artix7.acd> with local file
<I:/important/ISE14.3/14.3/ISE_DS/ISE/artix7/data/artix7.acd>
INSTANCE:debug_module - I:\labz\wlan\system.mhs line 136 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<I:/important/ISE14.3/14.3/ISE_DS/EDK/artix7/data/artix7.acd> with local file
<I:/important/ISE14.3/14.3/ISE_DS/ISE/artix7/data/artix7.acd>
INSTANCE:clock_generator_0 - I:\labz\wlan\system.mhs line 149 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<I:/important/ISE14.3/14.3/ISE_DS/EDK/artix7/data/artix7.acd> with local file
<I:/important/ISE14.3/14.3/ISE_DS/ISE/artix7/data/artix7.acd>
INSTANCE:axi_timer_0 - I:\labz\wlan\system.mhs line 168 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<I:/important/ISE14.3/14.3/ISE_DS/EDK/artix7/data/artix7.acd> with local file
<I:/important/ISE14.3/14.3/ISE_DS/ISE/artix7/data/artix7.acd>
INSTANCE:axi_intc_0 - I:\labz\wlan\system.mhs line 178 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<I:/important/ISE14.3/14.3/ISE_DS/EDK/artix7/data/artix7.acd> with local file
<I:/important/ISE14.3/14.3/ISE_DS/ISE/artix7/data/artix7.acd>
INSTANCE:axi_bram_ctrl_0_bram_block - I:\labz\wlan\system.mhs line 191 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<I:/important/ISE14.3/14.3/ISE_DS/EDK/artix7/data/artix7.acd> with local file
<I:/important/ISE14.3/14.3/ISE_DS/ISE/artix7/data/artix7.acd>
INSTANCE:axi_bram_ctrl_0 - I:\labz\wlan\system.mhs line 198 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<I:/important/ISE14.3/14.3/ISE_DS/EDK/artix7/data/artix7.acd> with local file
<I:/important/ISE14.3/14.3/ISE_DS/ISE/artix7/data/artix7.acd>
INSTANCE:axi4lite_0 - I:\labz\wlan\system.mhs line 215 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<I:/important/ISE14.3/14.3/ISE_DS/EDK/artix7/data/artix7.acd> with local file
<I:/important/ISE14.3/14.3/ISE_DS/ISE/artix7/data/artix7.acd>
INSTANCE:axi4_0 - I:\labz\wlan\system.mhs line 223 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<I:/important/ISE14.3/14.3/ISE_DS/EDK/artix7/data/artix7.acd> with local file
<I:/important/ISE14.3/14.3/ISE_DS/ISE/artix7/data/artix7.acd>
INSTANCE:rs232 - I:\labz\wlan\system.mhs line 230 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<I:/important/ISE14.3/14.3/ISE_DS/EDK/artix7/data/artix7.acd> with local file
<I:/important/ISE14.3/14.3/ISE_DS/ISE/artix7/data/artix7.acd>
INSTANCE:generic_external_memory - I:\labz\wlan\system.mhs line 245 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<I:/important/ISE14.3/14.3/ISE_DS/EDK/artix7/data/artix7.acd> with local file
<I:/important/ISE14.3/14.3/ISE_DS/ISE/artix7/data/artix7.acd>
INSTANCE:generic_ethernet_10_100 - I:\labz\wlan\system.mhs line 282 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<I:/important/ISE14.3/14.3/ISE_DS/EDK/artix7/data/artix7.acd> with local file
<I:/important/ISE14.3/14.3/ISE_DS/ISE/artix7/data/artix7.acd>

Running NGCBUILD ...
IPNAME:system_microblaze_0_ilmb_wrapper INSTANCE:microblaze_0_ilmb -
I:\labz\wlan\system.mhs line 68 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<I:/important/ISE14.3/14.3/ISE_DS/EDK/artix7/data/artix7.acd> with local file
<I:/important/ISE14.3/14.3/ISE_DS/ISE/artix7/data/artix7.acd>

Command Line:
I:\important\ISE14.3\14.3\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7a100tcsg324-3 -intstyle silent -i -sd .. system_microblaze_0_ilmb_wrapper.ngc
../system_microblaze_0_ilmb_wrapper

Reading NGO file
"I:/labz/wlan/implementation/microblaze_0_ilmb_wrapper/system_microblaze_0_ilmb_
wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_ilmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  6 sec
Total CPU time to NGCBUILD completion:   6 sec

Writing NGCBUILD log file "../system_microblaze_0_ilmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_microblaze_0_dlmb_wrapper INSTANCE:microblaze_0_dlmb -
I:\labz\wlan\system.mhs line 84 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<I:/important/ISE14.3/14.3/ISE_DS/EDK/artix7/data/artix7.acd> with local file
<I:/important/ISE14.3/14.3/ISE_DS/ISE/artix7/data/artix7.acd>

Command Line:
I:\important\ISE14.3\14.3\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7a100tcsg324-3 -intstyle silent -i -sd .. system_microblaze_0_dlmb_wrapper.ngc
../system_microblaze_0_dlmb_wrapper

Reading NGO file
"I:/labz/wlan/implementation/microblaze_0_dlmb_wrapper/system_microblaze_0_dlmb_
wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_dlmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_microblaze_0_dlmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_microblaze_0_wrapper INSTANCE:microblaze_0 -
I:\labz\wlan\system.mhs line 107 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<I:/important/ISE14.3/14.3/ISE_DS/EDK/artix7/data/artix7.acd> with local file
<I:/important/ISE14.3/14.3/ISE_DS/ISE/artix7/data/artix7.acd>

Command Line:
I:\important\ISE14.3\14.3\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7a100tcsg324-3 -intstyle silent -i -sd .. system_microblaze_0_wrapper.ngc
../system_microblaze_0_wrapper

Reading NGO file
"I:/labz/wlan/implementation/microblaze_0_wrapper/system_microblaze_0_wrapper.ng
c" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  5 sec
Total CPU time to NGCBUILD completion:   5 sec

Writing NGCBUILD log file "../system_microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
I:\labz\wlan\system.mhs line 149 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<I:/important/ISE14.3/14.3/ISE_DS/EDK/artix7/data/artix7.acd> with local file
<I:/important/ISE14.3/14.3/ISE_DS/ISE/artix7/data/artix7.acd>

Command Line:
I:\important\ISE14.3\14.3\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7a100tcsg324-3 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"I:/labz/wlan/implementation/clock_generator_0_wrapper/system_clock_generator_0_
wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_axi4lite_0_wrapper INSTANCE:axi4lite_0 - I:\labz\wlan\system.mhs
line 215 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<I:/important/ISE14.3/14.3/ISE_DS/EDK/artix7/data/artix7.acd> with local file
<I:/important/ISE14.3/14.3/ISE_DS/ISE/artix7/data/artix7.acd>

Command Line:
I:\important\ISE14.3\14.3\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7a100tcsg324-3 -intstyle silent -i -sd .. system_axi4lite_0_wrapper.ngc
../system_axi4lite_0_wrapper

Reading NGO file
"I:/labz/wlan/implementation/axi4lite_0_wrapper/system_axi4lite_0_wrapper.ngc"
...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_axi4lite_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  5 sec
Total CPU time to NGCBUILD completion:   5 sec

Writing NGCBUILD log file "../system_axi4lite_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_axi4_0_wrapper INSTANCE:axi4_0 - I:\labz\wlan\system.mhs line 223
- Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<I:/important/ISE14.3/14.3/ISE_DS/EDK/artix7/data/artix7.acd> with local file
<I:/important/ISE14.3/14.3/ISE_DS/ISE/artix7/data/artix7.acd>

Command Line:
I:\important\ISE14.3\14.3\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7a100tcsg324-3 -intstyle silent -i -sd .. system_axi4_0_wrapper.ngc
../system_axi4_0_wrapper

Reading NGO file
"I:/labz/wlan/implementation/axi4_0_wrapper/system_axi4_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_axi4_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  9 sec
Total CPU time to NGCBUILD completion:   9 sec

Writing NGCBUILD log file "../system_axi4_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_generic_ethernet_10_100_wrapper INSTANCE:generic_ethernet_10_100 -
I:\labz\wlan\system.mhs line 282 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<I:/important/ISE14.3/14.3/ISE_DS/EDK/artix7/data/artix7.acd> with local file
<I:/important/ISE14.3/14.3/ISE_DS/ISE/artix7/data/artix7.acd>

Command Line:
I:\important\ISE14.3\14.3\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7a100tcsg324-3 -intstyle silent -i -sd ..
system_generic_ethernet_10_100_wrapper.ngc
../system_generic_ethernet_10_100_wrapper

Reading NGO file
"I:/labz/wlan/implementation/generic_ethernet_10_100_wrapper/system_generic_ethe
rnet_10_100_wrapper.ngc" ...
Loading design module
"../system_generic_ethernet_10_100_wrapper_blk_mem_gen_v6_2.ngc"...
Loading design module
"../system_generic_ethernet_10_100_wrapper_fifo_generator_v9_1.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_generic_ethernet_10_100_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  8 sec
Total CPU time to NGCBUILD completion:   8 sec

Writing NGCBUILD log file "../system_generic_ethernet_10_100_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 585.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<I:/important/ISE14.3/14.3/ISE_DS/EDK/artix7/data/artix7.acd> with local file
<I:/important/ISE14.3/14.3/ISE_DS/ISE/artix7/data/artix7.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc7a100tcsg324-3 -implement xflow.opt system.ngc
Release 14.3 - Xflow P.40xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc7a100tcsg324-3 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file
<I:/important/ISE14.3/14.3/ISE_DS/EDK/artix7/data/artix7.acd> with local file
<I:/important/ISE14.3/14.3/ISE_DS/ISE/artix7/data/artix7.acd>
.... Copying flowfile I:/important/ISE14.3/14.3/ISE_DS/ISE/xilinx/data/fpga.flw
into working directory I:/labz/wlan/implementation 

Using Flow File: I:/labz/wlan/implementation/fpga.flw 
Using Option File(s): 
 I:/labz/wlan/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc7a100tcsg324-3 -nt timestamp -bm system.bmm
"I:/labz/wlan/implementation/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 14.3 - ngdbuild P.40xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<I:/important/ISE14.3/14.3/ISE_DS/EDK/artix7/data/artix7.acd> with local file
<I:/important/ISE14.3/14.3/ISE_DS/ISE/artix7/data/artix7.acd>

Command Line:
I:\important\ISE14.3\14.3\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc7a100tcsg324-3 -nt timestamp -bm system.bmm
I:/labz/wlan/implementation/system.ngc -uc system.ucf system.ngd

Reading NGO file "I:/labz/wlan/implementation/system.ngc" ...
Loading design module
"I:/labz/wlan/implementation/system_mii_to_rmii_0_wrapper.ngc"...
Loading design module "I:/labz/wlan/implementation/system_rs232_wrapper.ngc"...
Loading design module
"I:/labz/wlan/implementation/system_proc_sys_reset_0_wrapper.ngc"...
Loading design module
"I:/labz/wlan/implementation/system_clock_generator_0_wrapper.ngc"...
Loading design module
"I:/labz/wlan/implementation/system_generic_ethernet_10_100_wrapper.ngc"...
Loading design module
"I:/labz/wlan/implementation/system_microblaze_0_ilmb_wrapper.ngc"...
Loading design module
"I:/labz/wlan/implementation/system_microblaze_0_dlmb_wrapper.ngc"...
Loading design module
"I:/labz/wlan/implementation/system_axi4lite_0_wrapper.ngc"...
Loading design module "I:/labz/wlan/implementation/system_axi4_0_wrapper.ngc"...
Loading design module
"I:/labz/wlan/implementation/system_microblaze_0_wrapper.ngc"...
Loading design module
"I:/labz/wlan/implementation/system_axi_intc_0_wrapper.ngc"...
Loading design module
"I:/labz/wlan/implementation/system_microblaze_0_i_bram_ctrl_wrapper.ngc"...
Loading design module
"I:/labz/wlan/implementation/system_microblaze_0_d_bram_ctrl_wrapper.ngc"...
Loading design module
"I:/labz/wlan/implementation/system_debug_module_wrapper.ngc"...
Loading design module
"I:/labz/wlan/implementation/system_axi_timer_0_wrapper.ngc"...
Loading design module
"I:/labz/wlan/implementation/system_axi_bram_ctrl_0_wrapper.ngc"...
Loading design module
"I:/labz/wlan/implementation/system_generic_external_memory_wrapper.ngc"...
Loading design module
"I:/labz/wlan/implementation/system_microblaze_0_bram_block_wrapper.ngc"...
Loading design module
"I:/labz/wlan/implementation/system_axi_bram_ctrl_0_bram_block_wrapper.ngc"...
Applying constraints in
"I:/labz/wlan/implementation/system_microblaze_0_ilmb_wrapper.ncf" to module
"microblaze_0_ilmb"...
Checking Constraint Associations...
Applying constraints in
"I:/labz/wlan/implementation/system_microblaze_0_dlmb_wrapper.ncf" to module
"microblaze_0_dlmb"...
Checking Constraint Associations...
Applying constraints in
"I:/labz/wlan/implementation/system_axi4lite_0_wrapper.ncf" to module
"axi4lite_0"...
Checking Constraint Associations...
Applying constraints in "I:/labz/wlan/implementation/system_axi4_0_wrapper.ncf"
to module "axi4_0"...
Checking Constraint Associations...
Applying constraints in
"I:/labz/wlan/implementation/system_microblaze_0_wrapper.ncf" to module
"microblaze_0"...
Checking Constraint Associations...
Applying constraints in
"I:/labz/wlan/implementation/system_axi_intc_0_wrapper.ncf" to module
"axi_intc_0"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4_0/axi4_0\/si_converter_bank\/gen_conv_slot[0].cl
   ock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4_0_reset_resync>: No instances of type FFS were found under block
   "axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/si_converter_bank\/gen_conv_sl
   ot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_reset_source = FFS
   PADS CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4_0_reset_source = FFS PADS
   CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi4_0_reset_resync', does not directly
   or indirectly drive any flip-flops, latches and/or RAMs and is not actively
   used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into MMCME2_ADV instance
   clock_generator_0/MMCM0_INST/MMCM_ADV_inst. The following new TNM groups and
   period specifications were generated at the MMCME2_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_MMCM0_CLKOUT1 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_MMCM0_CLKOUT1" TS_sys_clk_pin
   * 0.5 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into MMCME2_ADV instance
   clock_generator_0/MMCM0_INST/MMCM_ADV_inst. The following new TNM groups and
   period specifications were generated at the MMCME2_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_MMCM0_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_MMCM0_CLKOUT0" TS_sys_clk_pin
   HIGH 50>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:486 - Attribute "CLOCK_HOLD" is not allowed on symbol
   "clock_generator_0/MMCM0_INST/MMCM_ADV_inst" of type "MMCME2_ADV".  This
   attribute will be ignored.
WARNING:NgdBuild:443 - SFF primitive
   'Generic_Ethernet_10_100/Generic_Ethernet_10_100/XEMAC_I/EMAC_I/COLLISION_SYN
   C_2' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Generic_External_Memory/Generic_External_Memory/EMC_CTRL_I/ADDR_COUNTER_MUX_
   I/ADDRESS_STORE_GEN[31].ADDRESS_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Generic_External_Memory/Generic_External_Memory/EMC_CTRL_I/ADDR_COUNTER_MUX_
   I/ADDRESS_STORE_GEN[30].ADDRESS_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Generic_External_Memory/Generic_External_Memory/EMC_CTRL_I/MEM_STEER_I/RDDAT
   A_PATH_MUX_GEN.ASYNC_ADDR_CNT_GEN.RDDATA_EN_GEN_ASYNC[3].RDDATA_EN_REG_ASYNC'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Generic_External_Memory/Generic_External_Memory/EMC_CTRL_I/MEM_STEER_I/ASYNC
   _MEM_RDACK_GEN.AALIGN_PIPE_GEN[1].AALIGN_PIPE' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Generic_External_Memory/Generic_External_Memory/EMC_CTRL_I/MEM_STATE_MACHINE
   _I/READ_COMPLETE_PIPE_GEN[6].READ_COMPLETE_PIPE' has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  14

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion: 2 min  43 sec
Total CPU time to NGDBUILD completion:  2 min  43 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.3 - Map P.40xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<I:/important/ISE14.3/14.3/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<I:/important/ISE14.3/14.3/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "7a100tcsg324-3".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:54 - 'xc7a100t' is a WebPack part.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
WARNING:Pack:2780 - The register
   "Generic_Ethernet_10_100/Generic_Ethernet_10_100/IOFFS_GEN[0].TX_FF_I" has
   the property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Generic_Ethernet_10_100/Generic_Ethernet_10_100/IOFFS_GEN[3].TX_FF_I" has
   the property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Generic_Ethernet_10_100/Generic_Ethernet_10_100/IOFFS_GEN[2].RX_FF_I" has
   the property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Generic_Ethernet_10_100/Generic_Ethernet_10_100/IOFFS_GEN[1].TX_FF_I" has
   the property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Generic_Ethernet_10_100/Generic_Ethernet_10_100/IOFFS_GEN[0].RX_FF_I" has
   the property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Generic_Ethernet_10_100/Generic_Ethernet_10_100/IOFFS_GEN[3].RX_FF_I" has
   the property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Generic_Ethernet_10_100/Generic_Ethernet_10_100/IOFFS_GEN2.TEN_FF" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Generic_Ethernet_10_100/Generic_Ethernet_10_100/IOFFS_GEN[1].RX_FF_I" has
   the property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Generic_Ethernet_10_100/Generic_Ethernet_10_100/IOFFS_GEN2.RER_FF" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Generic_Ethernet_10_100/Generic_Ethernet_10_100/IOFFS_GEN[2].TX_FF_I" has
   the property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Generic_Ethernet_10_100/Generic_Ethernet_10_100/IOFFS_GEN2.DVD_FF" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 39 secs 
Total CPU  time at the beginning of Placer: 39 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:ae36e3dc) REAL time: 42 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:ae36e3dc) REAL time: 43 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:e1dc24da) REAL time: 43 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:4a887be0) REAL time: 50 secs 

Phase 5.30  Global Clock Region Assignment
Phase 5.30  Global Clock Region Assignment (Checksum:4a887be0) REAL time: 50 secs 

Phase 6.3  Local Placement Optimization
Phase 6.3  Local Placement Optimization (Checksum:4a887be0) REAL time: 50 secs 

Phase 7.5  Local Placement Optimization
Phase 7.5  Local Placement Optimization (Checksum:4a887be0) REAL time: 50 secs 

Phase 8.8  Global Placement
........................................
..............
..................................
.......................................................
....................................................................................
Phase 8.8  Global Placement (Checksum:7a452ae0) REAL time: 1 mins 3 secs 

Phase 9.5  Local Placement Optimization
Phase 9.5  Local Placement Optimization (Checksum:7a452ae0) REAL time: 1 mins 3 secs 

Phase 10.18  Placement Optimization
Phase 10.18  Placement Optimization (Checksum:5711c4f5) REAL time: 1 mins 14 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:5711c4f5) REAL time: 1 mins 14 secs 

Phase 12.34  Placement Validation
Phase 12.34  Placement Validation (Checksum:5711c4f5) REAL time: 1 mins 14 secs 

Total REAL time to Placer completion: 1 mins 24 secs 
Total CPU  time to Placer completion: 1 mins 24 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   37
Slice Logic Utilization:
  Number of Slice Registers:                 4,044 out of 126,800    3
    Number used as Flip Flops:               4,007
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:               37
  Number of Slice LUTs:                      4,695 out of  63,400    7
    Number used as logic:                    4,125 out of  63,400    6
      Number using O6 output only:           3,097
      Number using O5 output only:              66
      Number using O5 and O6:                  962
      Number used as ROM:                        0
    Number used as Memory:                     346 out of  19,000    1
      Number used as Dual Port RAM:             96
        Number using O6 output only:             4
        Number using O5 output only:             1
        Number using O5 and O6:                 91
      Number used as Single Port RAM:            4
        Number using O6 output only:             4
        Number using O5 output only:             0
        Number using O5 and O6:                  0
      Number used as Shift Register:           246
        Number using O6 output only:           245
        Number using O5 output only:             1
        Number using O5 and O6:                  0
    Number used exclusively as route-thrus:    224
      Number with same-slice register load:    216
      Number with same-slice carry load:         8
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 1,711 out of  15,850   10
  Number of LUT Flip Flop pairs used:        5,415
    Number with an unused Flip Flop:         1,854 out of   5,415   34
    Number with an unused LUT:                 720 out of   5,415   13
    Number of fully used LUT-FF pairs:       2,841 out of   5,415   52
    Number of unique control sets:             318
    Number of slice register sites lost
      to control set restrictions:           1,260 out of 126,800    1

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                        58 out of     210   27
    Number of LOCed IOBs:                       58 out of      58  100
    IOB Flip Flops:                             86

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                 28 out of     135   20
    Number using RAMB36E1 only:                 28
    Number using FIFO36E1 only:                  0
  Number of RAMB18E1/FIFO18E1s:                  0 out of     270    0
  Number of BUFG/BUFGCTRLs:                      5 out of      32   15
    Number used as BUFGs:                        5
    Number used as BUFGCTRLs:                    0
  Number of IDELAYE2/IDELAYE2_FINEDELAYs:        0 out of     300    0
  Number of ILOGICE2/ILOGICE3/ISERDESE2s:       22 out of     300    7
    Number used as ILOGICE2s:                   22
  Number used as  ILOGICE3s:                     0
    Number used as ISERDESE2s:                   0
  Number of ODELAYE2/ODELAYE2_FINEDELAYs:        0
  Number of OLOGICE2/OLOGICE3/OSERDESE2s:       48 out of     300   16
    Number used as OLOGICE2s:                   48
    Number used as OLOGICE3s:                    0
    Number used as OSERDESE2s:                   0
  Number of PHASER_IN/PHASER_IN_PHYs:            0 out of      24    0
  Number of PHASER_OUT/PHASER_OUT_PHYs:          0 out of      24    0
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHCEs:                             0 out of      96    0
  Number of BUFRs:                               0 out of      24    0
  Number of CAPTUREs:                            0 out of       1    0
  Number of DNA_PORTs:                           0 out of       1    0
  Number of DSP48E1s:                            3 out of     240    1
  Number of EFUSE_USRs:                          0 out of       1    0
  Number of FRAME_ECCs:                          0 out of       1    0
  Number of GTPE2_CHANNELs:                      0 out of       8    0
  Number of GTPE2_COMMONs:                       0 out of       2    0
  Number of IBUFDS_GTE2s:                        0 out of       4    0
  Number of ICAPs:                               0 out of       2    0
  Number of IDELAYCTRLs:                         0 out of       6    0
  Number of IN_FIFOs:                            0 out of      24    0
  Number of MMCME2_ADVs:                         1 out of       6   16
  Number of OUT_FIFOs:                           0 out of      24    0
  Number of PCIE_2_1s:                           0 out of       1    0
  Number of PHASER_REFs:                         0 out of       6    0
  Number of PHY_CONTROLs:                        0 out of       6    0
  Number of PLLE2_ADVs:                          0 out of       6    0
  Number of STARTUPs:                            0 out of       1    0
  Number of XADCs:                               0 out of       1    0

Average Fanout of Non-Clock Nets:                4.10

Peak Memory Usage:  971 MB
Total REAL time to MAP completion:  1 mins 31 secs 
Total CPU time to MAP completion:   1 mins 30 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.3 - par P.40xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <I:/important/ISE14.3/14.3/ISE_DS/EDK/data/parBmgr.acd> with local file
<I:/important/ISE14.3/14.3/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '7a100t.nph' in environment
I:\important\ISE14.3\14.3\ISE_DS\ISE\;I:\important\ISE14.3\14.3\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc7a100t, package csg324, speed -3
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:54 - 'xc7a100t' is a WebPack part.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue
to function, but you no longer qualify for Xilinx software updates or new releases.

----------------------------------------------------------------------

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "ADVANCED 1.05 2012-10-12".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 4,044 out of 126,800    3
    Number used as Flip Flops:               4,007
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:               37
  Number of Slice LUTs:                      4,695 out of  63,400    7
    Number used as logic:                    4,125 out of  63,400    6
      Number using O6 output only:           3,097
      Number using O5 output only:              66
      Number using O5 and O6:                  962
      Number used as ROM:                        0
    Number used as Memory:                     346 out of  19,000    1
      Number used as Dual Port RAM:             96
        Number using O6 output only:             4
        Number using O5 output only:             1
        Number using O5 and O6:                 91
      Number used as Single Port RAM:            4
        Number using O6 output only:             4
        Number using O5 output only:             0
        Number using O5 and O6:                  0
      Number used as Shift Register:           246
        Number using O6 output only:           245
        Number using O5 output only:             1
        Number using O5 and O6:                  0
    Number used exclusively as route-thrus:    224
      Number with same-slice register load:    216
      Number with same-slice carry load:         8
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 1,711 out of  15,850   10
  Number of LUT Flip Flop pairs used:        5,415
    Number with an unused Flip Flop:         1,854 out of   5,415   34
    Number with an unused LUT:                 720 out of   5,415   13
    Number of fully used LUT-FF pairs:       2,841 out of   5,415   52
    Number of slice register sites lost
      to control set restrictions:               0 out of 126,800    0

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                        58 out of     210   27
    Number of LOCed IOBs:                       58 out of      58  100
    IOB Flip Flops:                             86

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                 28 out of     135   20
    Number using RAMB36E1 only:                 28
    Number using FIFO36E1 only:                  0
  Number of RAMB18E1/FIFO18E1s:                  0 out of     270    0
  Number of BUFG/BUFGCTRLs:                      5 out of      32   15
    Number used as BUFGs:                        5
    Number used as BUFGCTRLs:                    0
  Number of IDELAYE2/IDELAYE2_FINEDELAYs:        0 out of     300    0
  Number of ILOGICE2/ILOGICE3/ISERDESE2s:       22 out of     300    7
    Number used as ILOGICE2s:                   22
  Number used as  ILOGICE3s:                     0
    Number used as ISERDESE2s:                   0
  Number of ODELAYE2/ODELAYE2_FINEDELAYs:        0
  Number of OLOGICE2/OLOGICE3/OSERDESE2s:       48 out of     300   16
    Number used as OLOGICE2s:                   48
    Number used as OLOGICE3s:                    0
    Number used as OSERDESE2s:                   0
  Number of PHASER_IN/PHASER_IN_PHYs:            0 out of      24    0
  Number of PHASER_OUT/PHASER_OUT_PHYs:          0 out of      24    0
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHCEs:                             0 out of      96    0
  Number of BUFRs:                               0 out of      24    0
  Number of CAPTUREs:                            0 out of       1    0
  Number of DNA_PORTs:                           0 out of       1    0
  Number of DSP48E1s:                            3 out of     240    1
  Number of EFUSE_USRs:                          0 out of       1    0
  Number of FRAME_ECCs:                          0 out of       1    0
  Number of GTPE2_CHANNELs:                      0 out of       8    0
  Number of GTPE2_COMMONs:                       0 out of       2    0
  Number of IBUFDS_GTE2s:                        0 out of       4    0
  Number of ICAPs:                               0 out of       2    0
  Number of IDELAYCTRLs:                         0 out of       6    0
  Number of IN_FIFOs:                            0 out of      24    0
  Number of MMCME2_ADVs:                         1 out of       6   16
  Number of OUT_FIFOs:                           0 out of      24    0
  Number of PCIE_2_1s:                           0 out of       1    0
  Number of PHASER_REFs:                         0 out of       6    0
  Number of PHY_CONTROLs:                        0 out of       6    0
  Number of PLLE2_ADVs:                          0 out of       6    0
  Number of STARTUPs:                            0 out of       1    0
  Number of XADCs:                               0 out of       1    0


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 25 secs 
Finished initial Timing Analysis.  REAL time: 26 secs 

WARNING:Par:288 - The signal
   Generic_Ethernet_10_100/Generic_Ethernet_10_100/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_
   FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1_O has no load.  PAR will not attempt to
   route this signal.
WARNING:Par:288 - The signal
   Generic_Ethernet_10_100/Generic_Ethernet_10_100/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_
   FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1_O has no load.  PAR will not attempt to
   route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy2_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy5_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy3_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy4_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy1_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<31> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<30> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 34189 unrouted;      REAL time: 30 secs 

Phase  2  : 27162 unrouted;      REAL time: 32 secs 

Phase  3  : 9915 unrouted;      REAL time: 41 secs 

Phase  4  : 9915 unrouted; (Setup:0, Hold:839, Component Switching Limit:0)     REAL time: 45 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:815, Component Switching Limit:0)     REAL time: 56 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:815, Component Switching Limit:0)     REAL time: 56 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:815, Component Switching Limit:0)     REAL time: 56 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:815, Component Switching Limit:0)     REAL time: 56 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 59 secs 
Total REAL time to Router completion: 59 secs 
Total CPU time to Router completion: 1 mins 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|axi_bram_ctrl_0_bram |              |      |      |            |             |
|_porta_2_axi_bram_ct |              |      |      |            |             |
|rl_0_bram_block_port |              |      |      |            |             |
|          a_BRAM_Clk | BUFGCTRL_X0Y0| No   | 1607 |  0.240     |  1.437      |
+---------------------+--------------+------+------+------------+-------------+
|clock_generator_0_CL |              |      |      |            |             |
|               KOUT1 | BUFGCTRL_X0Y1| No   |   37 |  0.228     |  1.448      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_debug_D |              |      |      |            |             |
|              bg_Clk |BUFGCTRL_X0Y30| No   |   63 |  0.107     |  1.323      |
+---------------------+--------------+------+------+------------+-------------+
|clock_generator_0_CL |              |      |      |            |             |
|       KIN_pin_BUFGP |BUFGCTRL_X0Y31| No   |    1 |  0.000     |  1.405      |
+---------------------+--------------+------+------+------------+-------------+
|Generic_Ethernet_10_ |              |      |      |            |             |
|100/Generic_Ethernet |              |      |      |            |             |
|_10_100/phy_tx_clk_i |              |      |      |            |             |
|                     |         Local|      |   13 |  0.419     |  0.790      |
+---------------------+--------------+------+------+------------+-------------+
|Generic_Ethernet_10_ |              |      |      |            |             |
|      100_PHY_rx_clk |         Local|      |   15 |  0.430     |  0.807      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_debug_D |              |      |      |            |             |
|           bg_Update |         Local|      |   19 |  1.817     |  2.981      |
+---------------------+--------------+------+------+------------+-------------+
|Generic_Ethernet_10_ |              |      |      |            |             |
|    100_IP2INTC_Irpt |         Local|      |    1 |  0.000     |  0.791      |
+---------------------+--------------+------+------+------------+-------------+
|clock_generator_0/cl |              |      |      |            |             |
|ock_generator_0/SIG_ |              |      |      |            |             |
|      MMCM0_CLKFBOUT |         Local|      |    1 |  0.000     |  0.011      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 2

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     6.000ns|     4.000ns|       0|           0
  pin" 100 MHz HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     6.898ns|     3.102ns|       0|           0
  G_MMCM0_CLKOUT0 = PERIOD TIMEGRP          | HOLD        |     0.004ns|            |       0|           0
  "clock_generator_0_clock_generator_0_SIG_ |             |            |            |        |            
  MMCM0_CLKOUT0" TS_sys_clk_pin         HIG |             |            |            |        |            
  H 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     7.362ns|     5.276ns|       0|           0
  G_MMCM0_CLKOUT1 = PERIOD TIMEGRP          | HOLD        |     0.011ns|            |       0|           0
  "clock_generator_0_clock_generator_0_SIG_ |             |            |            |        |            
  MMCM0_CLKOUT1" TS_sys_clk_pin         * 0 |             |            |            |        |            
  .5 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_sync_axi_intc_0_path" TIG        | SETUP       |         N/A|     8.199ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_intr_sync_p1_axi_intc_0_path" TI | SETUP       |         N/A|    -1.573ns|     N/A|           0
  G                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_MB_AXI_FP_axi_intc_0_path" TIG   | N/A         |         N/A|         N/A|     N/A|         N/A
----------------------------------------------------------------------------------------------------------
  PATH "TS_AXI_MB_FP_axi_intc_0_path" TIG   | SETUP       |         N/A|     9.249ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_Reset_path" TIG | SETUP       |         N/A|     2.002ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_Interrupt_path" | SETUP       |         N/A|     0.814ns|     N/A|           0
   TIG                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi4_0_reset_resync_path" TIG    | MAXDELAY    |         N/A|     7.036ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi4lite_0_reset_resync_path" TI | MAXDELAY    |         N/A|     7.037ns|     N/A|           0
  G                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_dlmb_POR_FF_I_p | SETUP       |         N/A|     1.682ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_ilmb_POR_FF_I_p | SETUP       |         N/A|     1.777ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      4.000ns|      3.102ns|            0|            0|            0|          383|
| TS_clock_generator_0_clock_gen|     20.000ns|      5.276ns|          N/A|            0|            0|          381|            0|
| erator_0_SIG_MMCM0_CLKOUT1    |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|     10.000ns|      3.102ns|          N/A|            0|            0|            2|            0|
| erator_0_SIG_MMCM0_CLKOUT0    |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 25 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 1 mins 4 secs 
Total CPU time to PAR completion: 1 mins 3 secs 

Peak Memory Usage:  820 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 27
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.3 - Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<I:/important/ISE14.3/14.3/ISE_DS/EDK/artix7/data/artix7.acd> with local file
<I:/important/ISE14.3/14.3/ISE_DS/ISE/artix7/data/artix7.acd>
Loading device for application Rf_Device from file '7a100t.nph' in environment
I:\important\ISE14.3\14.3\ISE_DS\ISE\;I:\important\ISE14.3\14.3\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc7a100t, package csg324, speed -3
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 14.3 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

I:\important\ISE14.3\14.3\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml
system.twx system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc7a100t,-3 (ADVANCED 1.05 2012-10-12)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 760609 paths, 0 nets, and 27699 connections

Design statistics:
   Minimum period:   5.276ns (Maximum frequency: 189.538MHz)


Analysis completed Tue Dec 03 11:13:34 2013
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 4
Total time: 30 secs 


xflow done!
touch __xps/system_routed
xilperl I:/important/ISE14.3/14.3/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 14.3 - Bitgen P.40xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<I:/important/ISE14.3/14.3/ISE_DS/EDK/artix7/data/artix7.acd> with local file
<I:/important/ISE14.3/14.3/ISE_DS/ISE/artix7/data/artix7.acd>
Loading device for application Rf_Device from file '7a100t.nph' in environment
I:\important\ISE14.3\14.3\ISE_DS\ISE\;I:\important\ISE14.3\14.3\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc7a100t, package csg324, speed -3
Opened constraints file system.pcf.

Tue Dec 03 11:14:08 2013

Running DRC.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   Generic_Ethernet_10_100/Generic_Ethernet_10_100/phy_tx_clk_i is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:367 - The signal
   <Generic_Ethernet_10_100/Generic_Ethernet_10_100/XEMAC_I/EMAC_I/RX/INST_RX_IN
   TRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst
   _fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAM
   D_D1_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <Generic_Ethernet_10_100/Generic_Ethernet_10_100/XEMAC_I/EMAC_I/TX/INST_TX_IN
   TRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst
   _fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAM
   D_D1_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy2_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy5_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy3_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy4_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy1_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<31>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<30>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
DRC detected 0 errors and 26 warnings.  Please see the previously displayed
individual error or warning messages for more details.
INFO:Security:54 - 'xc7a100t' is a WebPack part.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.

Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
WARNING:EDK:3888 - Worker process returned 0 but issued error message(s).
Done!

********************************************************************************
At Local date and time: Tue Dec 03 11:15:02 2013
 xsdk.exe -hwspec I:\labz\wlan\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.3 Build EDK_P.40xd
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Done!
Writing filter settings....
Done writing filter settings to:
	I:\labz\wlan\etc\system.filters
Done writing Tab View settings to:
	I:\labz\wlan\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.3 Build EDK_P.40xd
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Writing filter settings....
Done writing filter settings to:
	I:\labz\wlan\etc\system.filters
Done writing Tab View settings to:
	I:\labz\wlan\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.3 Build EDK_P.40xd
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Writing filter settings....
Done writing filter settings to:
	I:\labz\wlan\etc\system.filters
Done writing Tab View settings to:
	I:\labz\wlan\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.3 Build EDK_P.40xd
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


********************************************************************************
At Local date and time: Tue Dec 03 14:17:44 2013
 make -f system.make clean started...
rm -f implementation/system.ngc
rm -f implementation/system_proc_sys_reset_0_wrapper.ngc implementation/system_mii_to_rmii_0_wrapper.ngc implementation/system_microblaze_0_ilmb_wrapper.ngc implementation/system_microblaze_0_i_bram_ctrl_wrapper.ngc implementation/system_microblaze_0_dlmb_wrapper.ngc implementation/system_microblaze_0_d_bram_ctrl_wrapper.ngc implementation/system_microblaze_0_bram_block_wrapper.ngc implementation/system_microblaze_0_wrapper.ngc implementation/system_debug_module_wrapper.ngc implementation/system_clock_generator_0_wrapper.ngc implementation/system_axi_timer_0_wrapper.ngc implementation/system_axi_intc_0_wrapper.ngc implementation/system_axi_bram_ctrl_0_bram_block_wrapper.ngc implementation/system_axi_bram_ctrl_0_wrapper.ngc implementation/system_axi4lite_0_wrapper.ngc implementation/system_axi4_0_wrapper.ngc implementation/system_rs232_wrapper.ngc implementation/system_generic_external_memory_wrapper.ngc implementation/system_generic_ethernet_10_100_wrapper.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_bits
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf __xps/ps7_instance.mhs
rm -rf simulation/behavioral
rm -f simgen.log
rm -f __xps/ise/_xmsgs/simgen.xmsgs
rm -f _impact.cmd
Done!
Writing filter settings....
Done writing filter settings to:
	C:\Users\sister2\Desktop\lab13_ethernet\solution\wlan\etc\system.filters
Done writing Tab View settings to:
	C:\Users\sister2\Desktop\lab13_ethernet\solution\wlan\etc\system.gui
