(* use_dsp48="no" *) (* use_dsp="no" *) module top  (y, clk, wire3, wire2, wire1, wire0);
  output wire [(32'h59):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(2'h2):(1'h0)] wire3;
  input wire [(5'h11):(1'h0)] wire2;
  input wire [(5'h10):(1'h0)] wire1;
  input wire [(4'hc):(1'h0)] wire0;
  wire [(4'h9):(1'h0)] wire8;
  wire [(5'h15):(1'h0)] wire7;
  wire [(5'h10):(1'h0)] wire6;
  wire signed [(5'h15):(1'h0)] wire5;
  wire [(5'h15):(1'h0)] wire4;
  assign y = {wire8, wire7, wire6, wire5, wire4, (1'h0)};
  assign wire4 = (~&$signed((^$unsigned((!(8'ha7))))));
  assign wire5 = $unsigned((8'hb5));
  assign wire6 = $unsigned($unsigned(wire4));
  assign wire7 = wire2[(4'he):(4'ha)];
  assign wire8 = wire7;
endmodule