import "primitives/std.lib";
component main() -> () {
  cells {
    @external(1) res = std_mem_d1(32, 1, 1);
    @external(1) lhs = std_mem_d1(32, 1, 1);
    @external(1) rhs = std_mem_d1(32, 1, 1);
    add0 = fixed_p_std_add(32,1,31);
  }
  wires {
    group upd<"static"=1> {
      res.write_en = 1'd1;
      res.addr0 = 1'd0;
      lhs.addr0 = 1'd0;
      rhs.addr0 = 1'd0;
      add0.left = lhs.read_data;
      add0.right = rhs.read_data;
      res.write_data = add0.out;
      upd[done] = res.done ? 1'd1;
    }
  }
  control {
    seq {
      upd;
    }
  }
}
