// DESCRIPTION: Verilator output: Waivers generated with --waiver-output

`verilator_config

// Below you find suggested waivers. You have three options:
//   1. Fix the reason for the linter warning
//   2. Keep the waiver permanently if you are sure this is okay
//   3. Keep the waiver temporarily to suppress the output

// lint_off -rule LITENDIAN -file "*/home/erland/Documents/rtl_fpga_projects/submodules/rtl_common_design/modules/axi4/axi4_read_arbiter/rtl/axi4_read_arbiter.sv" -match "Little bit endian vector: MSB < LSB of bit range: 0:2"

// lint_off -rule LITENDIAN -file "*/home/erland/Documents/rtl_fpga_projects/submodules/rtl_common_design/modules/axi4/axi4_read_arbiter/rtl/axi4_read_arbiter.sv" -match "Little bit endian vector: MSB < LSB of bit range: 0:2"

// lint_off -rule LITENDIAN -file "*/home/erland/Documents/rtl_fpga_projects/submodules/rtl_common_design/modules/axi4/axi4_read_arbiter/rtl/axi4_read_arbiter.sv" -match "Little bit endian vector: MSB < LSB of bit range: 0:2"

// lint_off -rule LITENDIAN -file "*/home/erland/Documents/rtl_fpga_projects/submodules/rtl_common_design/modules/axi4/axi4_read_arbiter/rtl/axi4_read_arbiter.sv" -match "Little bit endian vector: MSB < LSB of bit range: 0:2"

// lint_off -rule LITENDIAN -file "*/home/erland/Documents/rtl_fpga_projects/submodules/rtl_common_design/modules/axi4/axi4_read_arbiter/rtl/axi4_read_arbiter.sv" -match "Little bit endian vector: MSB < LSB of bit range: 0:2"

// lint_off -rule LITENDIAN -file "*/home/erland/Documents/rtl_fpga_projects/submodules/rtl_common_design/modules/axi4/axi4_read_arbiter/rtl/axi4_read_arbiter.sv" -match "Little bit endian vector: MSB < LSB of bit range: 0:2"

// lint_off -rule LITENDIAN -file "*/home/erland/Documents/rtl_fpga_projects/submodules/rtl_common_design/modules/axi4/axi4_read_arbiter/rtl/axi4_read_arbiter.sv" -match "Little bit endian vector: MSB < LSB of bit range: 0:2"

// lint_off -rule WIDTH -file "*/home/erland/Documents/rtl_fpga_projects/submodules/rtl_common_design/modules/axi4/axi4_read_arbiter/rtl/axi4_read_arbiter.sv" -match "Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'rac_rotating_mst' generates 2 bits."

// lint_off -rule WIDTH -file "*/home/erland/Documents/rtl_fpga_projects/submodules/rtl_common_design/modules/axi4/axi4_read_arbiter/rtl/axi4_read_arbiter.sv" -match "Operator ASSIGNDLY expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'slv_rid' generates 4 bits."

// lint_off -rule UNUSED -file "*/home/erland/Documents/rtl_fpga_projects/submodules/rtl_common_design/modules/axi4/axi4_read_arbiter/rtl/axi4_read_arbiter.sv" -match "Signal is not used: 'slv_rresp'"

