Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Dec  2 19:02:32 2019
| Host         : DESKTOP-5DFT9M2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file track_init_timing_summary_routed.rpt -pb track_init_timing_summary_routed.pb -rpx track_init_timing_summary_routed.rpx -warn_on_violation
| Design       : track_init
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 21 register/latch pins with no clock driven by root clock pin: my_camera/frame_done_out_reg/Q (HIGH)

 There are 71 register/latch pins with no clock driven by root clock pin: pclk_in_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 803 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 28 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.178        0.000                      0                 3880        0.036        0.000                      0                 3880        3.000        0.000                       0                  3005  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
sys_clk_pin           {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 7.692}      15.385          65.000          
  clkfbout_clk_wiz_0  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        0.178        0.000                      0                 3880        0.036        0.000                      0                 3880        7.192        0.000                       0                  3001  
  clkfbout_clk_wiz_0                                                                                                                                                   48.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.178ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.036ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.192ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.178ns  (required time - arrival time)
  Source:                 my_control/r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            initializer/pixel_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.097ns  (logic 7.313ns (48.440%)  route 7.784ns (51.560%))
  Logic Levels:           33  (CARRY4=15 LUT1=2 LUT2=1 LUT3=1 LUT4=2 LUT5=3 LUT6=9)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.771ns = ( 14.613 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.375ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/clkout1_buf/O
                         net (fo=2999, routed)        1.242    -0.375    my_control/clk_out1
    SLICE_X45Y67         FDRE                                         r  my_control/r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y67         FDRE (Prop_fdre_C_Q)         0.341    -0.034 r  my_control/r_reg[1]/Q
                         net (fo=1, routed)           0.486     0.452    my_control/r[1]
    SLICE_X45Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.509     0.961 r  my_control/abs0_carry_i_16__0/CO[3]
                         net (fo=1, routed)           0.000     0.961    my_control/abs0_carry_i_16__0_n_0
    SLICE_X45Y68         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     1.142 r  my_control/abs0_carry_i_29/O[2]
                         net (fo=3, routed)           0.448     1.589    my_control/e_r[6]
    SLICE_X46Y68         LUT6 (Prop_lut6_I0_O)        0.230     1.819 f  my_control/abs0_carry_i_31/O
                         net (fo=3, routed)           0.337     2.156    my_control/abs0_carry_i_31_n_0
    SLICE_X45Y66         LUT6 (Prop_lut6_I4_O)        0.097     2.253 r  my_control/abs0_carry_i_20/O
                         net (fo=1, routed)           0.220     2.473    my_control/abs0_carry_i_20_n_0
    SLICE_X44Y66         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285     2.758 r  my_control/abs0_carry_i_15/CO[3]
                         net (fo=1, routed)           0.000     2.758    my_control/abs0_carry_i_15_n_0
    SLICE_X44Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     2.917 f  my_control/abs0_carry__0_i_6/O[0]
                         net (fo=4, routed)           0.513     3.430    initializer/speed_bar_gen/m2/DI[2]
    SLICE_X42Y64         LUT1 (Prop_lut1_I0_O)        0.224     3.654 r  initializer/speed_bar_gen/m2/abs0_carry__0_i_9/O
                         net (fo=1, routed)           0.000     3.654    initializer/speed_bar_gen/m2/abs0_carry__0_i_9_n_0
    SLICE_X42Y64         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.286     3.940 r  initializer/speed_bar_gen/m2/abs0_carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     3.940    initializer/speed_bar_gen/m2/abs0_carry__0_i_5_n_0
    SLICE_X42Y65         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     4.120 f  initializer/speed_bar_gen/m2/abs0_carry__1_i_5/O[2]
                         net (fo=2, routed)           0.518     4.638    initializer/speed_bar_gen/m2/my_control/p_0_out[12]
    SLICE_X42Y69         LUT1 (Prop_lut1_I0_O)        0.217     4.855 r  initializer/speed_bar_gen/m2/abs0_carry__1_i_1/O
                         net (fo=1, routed)           0.000     4.855    my_control/threshold_speed/pixel_out3_carry_i_54_1[3]
    SLICE_X42Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     5.139 r  my_control/threshold_speed/abs0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.139    my_control/threshold_speed/abs0_carry__1_n_0
    SLICE_X42Y70         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.174     5.313 f  my_control/threshold_speed/abs0_carry__2/CO[2]
                         net (fo=1, routed)           0.302     5.615    my_control/threshold_speed/abs0_carry__2_n_1
    SLICE_X42Y71         LUT6 (Prop_lut6_I5_O)        0.223     5.838 r  my_control/threshold_speed/pixel_out3_carry_i_54/O
                         net (fo=1, routed)           0.313     6.152    my_control/threshold_speed/pixel_out3_carry_i_54_n_0
    SLICE_X41Y69         LUT5 (Prop_lut5_I1_O)        0.097     6.249 r  my_control/threshold_speed/pixel_out3_carry_i_49/O
                         net (fo=29, routed)          0.286     6.535    my_control/threshold_speed/abs0_carry__1_0
    SLICE_X43Y69         LUT3 (Prop_lut3_I1_O)        0.097     6.632 r  my_control/threshold_speed/pixel_out3_carry_i_32/O
                         net (fo=2, routed)           0.452     7.083    my_control/threshold_speed/speed[1]
    SLICE_X38Y66         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.386     7.469 r  my_control/threshold_speed/pixel_out3_carry_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.469    my_control/threshold_speed/pixel_out3_carry_i_18_n_0
    SLICE_X38Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.561 r  my_control/threshold_speed/pixel_out3_carry_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.561    my_control/threshold_speed/pixel_out3_carry_i_20_n_0
    SLICE_X38Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119     7.680 r  my_control/threshold_speed/pixel_out3_carry_i_12/CO[1]
                         net (fo=42, routed)          0.757     8.438    initializer/speed_bar_gen/m2/pixel_out3_carry_i_10__0_2[0]
    SLICE_X37Y66         LUT4 (Prop_lut4_I0_O)        0.265     8.703 f  initializer/speed_bar_gen/m2/pixel_out3_carry_i_43/O
                         net (fo=1, routed)           0.312     9.015    initializer/speed_bar_gen/m2/my_motor/expanded_2[2]
    SLICE_X38Y65         LUT6 (Prop_lut6_I5_O)        0.239     9.254 f  initializer/speed_bar_gen/m2/pixel_out3_carry_i_25__0/O
                         net (fo=3, routed)           0.426     9.680    my_control/threshold_speed/_carry__0_i_5__1_0[1]
    SLICE_X40Y66         LUT6 (Prop_lut6_I1_O)        0.097     9.777 f  my_control/threshold_speed/_carry__0_i_14__0/O
                         net (fo=1, routed)           0.270    10.047    my_control/threshold_speed/_carry__0_i_14__0_n_0
    SLICE_X39Y66         LUT6 (Prop_lut6_I0_O)        0.097    10.144 r  my_control/threshold_speed/_carry__0_i_10__0/O
                         net (fo=1, routed)           0.000    10.144    my_control/threshold_speed/_carry__0_i_10__0_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    10.443 r  my_control/threshold_speed/_carry__0_i_5__1/CO[3]
                         net (fo=1, routed)           0.000    10.443    my_control/threshold_speed/_carry__0_i_5__1_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    10.673 r  my_control/threshold_speed/_carry__1_i_3__1/O[1]
                         net (fo=1, routed)           0.301    10.974    xvga1/_carry__1_0[1]
    SLICE_X39Y70         LUT2 (Prop_lut2_I1_O)        0.225    11.199 r  xvga1/_carry__1_i_1__1/O
                         net (fo=1, routed)           0.000    11.199    initializer/speed_bar_gen/m2/pixel_out[11]_i_49[1]
    SLICE_X39Y70         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.367    11.566 r  initializer/speed_bar_gen/m2/_carry__1/CO[1]
                         net (fo=1, routed)           0.421    11.987    xvga1/pixel_out[11]_i_46_1[0]
    SLICE_X43Y73         LUT6 (Prop_lut6_I3_O)        0.249    12.236 r  xvga1/pixel_out[11]_i_49/O
                         net (fo=1, routed)           0.203    12.439    xvga1/pixel_out[11]_i_49_n_0
    SLICE_X47Y73         LUT6 (Prop_lut6_I5_O)        0.097    12.536 r  xvga1/pixel_out[11]_i_46/O
                         net (fo=1, routed)           0.270    12.806    xvga1/pixel_out[11]_i_46_n_0
    SLICE_X47Y72         LUT5 (Prop_lut5_I0_O)        0.097    12.903 r  xvga1/pixel_out[11]_i_45/O
                         net (fo=10, routed)          0.457    13.361    xvga1/pixel_out[11]_i_45_n_0
    SLICE_X46Y71         LUT4 (Prop_lut4_I2_O)        0.097    13.458 r  xvga1/pixel_out[11]_i_39/O
                         net (fo=1, routed)           0.000    13.458    xvga1/pixel_out[11]_i_39_n_0
    SLICE_X46Y71         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.454    13.912 r  xvga1/pixel_out_reg[11]_i_20/O[3]
                         net (fo=1, routed)           0.386    14.298    initializer/pixel_out11_out[10]
    SLICE_X46Y72         LUT5 (Prop_lut5_I0_O)        0.222    14.520 r  initializer/pixel_out[11]_i_6/O
                         net (fo=1, routed)           0.104    14.624    xvga1/pixel_out_reg[11]
    SLICE_X46Y72         LUT6 (Prop_lut6_I4_O)        0.097    14.721 r  xvga1/pixel_out[11]_i_1/O
                         net (fo=1, routed)           0.000    14.721    initializer/D[11]
    SLICE_X46Y72         FDRE                                         r  initializer/pixel_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clkdivider/clkout1_buf/O
                         net (fo=2999, routed)        1.133    14.613    initializer/clk_out1
    SLICE_X46Y72         FDRE                                         r  initializer/pixel_out_reg[11]/C
                         clock pessimism              0.348    14.961    
                         clock uncertainty           -0.130    14.831    
    SLICE_X46Y72         FDRE (Setup_fdre_C_D)        0.069    14.900    initializer/pixel_out_reg[11]
  -------------------------------------------------------------------
                         required time                         14.900    
                         arrival time                         -14.721    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.213ns  (required time - arrival time)
  Source:                 my_control/r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            initializer/pixel_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.023ns  (logic 7.260ns (48.326%)  route 7.763ns (51.674%))
  Logic Levels:           33  (CARRY4=15 LUT1=2 LUT2=1 LUT3=1 LUT4=2 LUT5=3 LUT6=9)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.771ns = ( 14.613 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.375ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/clkout1_buf/O
                         net (fo=2999, routed)        1.242    -0.375    my_control/clk_out1
    SLICE_X45Y67         FDRE                                         r  my_control/r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y67         FDRE (Prop_fdre_C_Q)         0.341    -0.034 r  my_control/r_reg[1]/Q
                         net (fo=1, routed)           0.486     0.452    my_control/r[1]
    SLICE_X45Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.509     0.961 r  my_control/abs0_carry_i_16__0/CO[3]
                         net (fo=1, routed)           0.000     0.961    my_control/abs0_carry_i_16__0_n_0
    SLICE_X45Y68         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     1.142 r  my_control/abs0_carry_i_29/O[2]
                         net (fo=3, routed)           0.448     1.589    my_control/e_r[6]
    SLICE_X46Y68         LUT6 (Prop_lut6_I0_O)        0.230     1.819 f  my_control/abs0_carry_i_31/O
                         net (fo=3, routed)           0.337     2.156    my_control/abs0_carry_i_31_n_0
    SLICE_X45Y66         LUT6 (Prop_lut6_I4_O)        0.097     2.253 r  my_control/abs0_carry_i_20/O
                         net (fo=1, routed)           0.220     2.473    my_control/abs0_carry_i_20_n_0
    SLICE_X44Y66         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285     2.758 r  my_control/abs0_carry_i_15/CO[3]
                         net (fo=1, routed)           0.000     2.758    my_control/abs0_carry_i_15_n_0
    SLICE_X44Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     2.917 f  my_control/abs0_carry__0_i_6/O[0]
                         net (fo=4, routed)           0.513     3.430    initializer/speed_bar_gen/m2/DI[2]
    SLICE_X42Y64         LUT1 (Prop_lut1_I0_O)        0.224     3.654 r  initializer/speed_bar_gen/m2/abs0_carry__0_i_9/O
                         net (fo=1, routed)           0.000     3.654    initializer/speed_bar_gen/m2/abs0_carry__0_i_9_n_0
    SLICE_X42Y64         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.286     3.940 r  initializer/speed_bar_gen/m2/abs0_carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     3.940    initializer/speed_bar_gen/m2/abs0_carry__0_i_5_n_0
    SLICE_X42Y65         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     4.120 f  initializer/speed_bar_gen/m2/abs0_carry__1_i_5/O[2]
                         net (fo=2, routed)           0.518     4.638    initializer/speed_bar_gen/m2/my_control/p_0_out[12]
    SLICE_X42Y69         LUT1 (Prop_lut1_I0_O)        0.217     4.855 r  initializer/speed_bar_gen/m2/abs0_carry__1_i_1/O
                         net (fo=1, routed)           0.000     4.855    my_control/threshold_speed/pixel_out3_carry_i_54_1[3]
    SLICE_X42Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     5.139 r  my_control/threshold_speed/abs0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.139    my_control/threshold_speed/abs0_carry__1_n_0
    SLICE_X42Y70         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.174     5.313 f  my_control/threshold_speed/abs0_carry__2/CO[2]
                         net (fo=1, routed)           0.302     5.615    my_control/threshold_speed/abs0_carry__2_n_1
    SLICE_X42Y71         LUT6 (Prop_lut6_I5_O)        0.223     5.838 r  my_control/threshold_speed/pixel_out3_carry_i_54/O
                         net (fo=1, routed)           0.313     6.152    my_control/threshold_speed/pixel_out3_carry_i_54_n_0
    SLICE_X41Y69         LUT5 (Prop_lut5_I1_O)        0.097     6.249 r  my_control/threshold_speed/pixel_out3_carry_i_49/O
                         net (fo=29, routed)          0.286     6.535    my_control/threshold_speed/abs0_carry__1_0
    SLICE_X43Y69         LUT3 (Prop_lut3_I1_O)        0.097     6.632 r  my_control/threshold_speed/pixel_out3_carry_i_32/O
                         net (fo=2, routed)           0.452     7.083    my_control/threshold_speed/speed[1]
    SLICE_X38Y66         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.386     7.469 r  my_control/threshold_speed/pixel_out3_carry_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.469    my_control/threshold_speed/pixel_out3_carry_i_18_n_0
    SLICE_X38Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.561 r  my_control/threshold_speed/pixel_out3_carry_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.561    my_control/threshold_speed/pixel_out3_carry_i_20_n_0
    SLICE_X38Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119     7.680 r  my_control/threshold_speed/pixel_out3_carry_i_12/CO[1]
                         net (fo=42, routed)          0.757     8.438    initializer/speed_bar_gen/m2/pixel_out3_carry_i_10__0_2[0]
    SLICE_X37Y66         LUT4 (Prop_lut4_I0_O)        0.265     8.703 f  initializer/speed_bar_gen/m2/pixel_out3_carry_i_43/O
                         net (fo=1, routed)           0.312     9.015    initializer/speed_bar_gen/m2/my_motor/expanded_2[2]
    SLICE_X38Y65         LUT6 (Prop_lut6_I5_O)        0.239     9.254 f  initializer/speed_bar_gen/m2/pixel_out3_carry_i_25__0/O
                         net (fo=3, routed)           0.426     9.680    my_control/threshold_speed/_carry__0_i_5__1_0[1]
    SLICE_X40Y66         LUT6 (Prop_lut6_I1_O)        0.097     9.777 f  my_control/threshold_speed/_carry__0_i_14__0/O
                         net (fo=1, routed)           0.270    10.047    my_control/threshold_speed/_carry__0_i_14__0_n_0
    SLICE_X39Y66         LUT6 (Prop_lut6_I0_O)        0.097    10.144 r  my_control/threshold_speed/_carry__0_i_10__0/O
                         net (fo=1, routed)           0.000    10.144    my_control/threshold_speed/_carry__0_i_10__0_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    10.443 r  my_control/threshold_speed/_carry__0_i_5__1/CO[3]
                         net (fo=1, routed)           0.000    10.443    my_control/threshold_speed/_carry__0_i_5__1_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    10.673 r  my_control/threshold_speed/_carry__1_i_3__1/O[1]
                         net (fo=1, routed)           0.301    10.974    xvga1/_carry__1_0[1]
    SLICE_X39Y70         LUT2 (Prop_lut2_I1_O)        0.225    11.199 r  xvga1/_carry__1_i_1__1/O
                         net (fo=1, routed)           0.000    11.199    initializer/speed_bar_gen/m2/pixel_out[11]_i_49[1]
    SLICE_X39Y70         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.367    11.566 r  initializer/speed_bar_gen/m2/_carry__1/CO[1]
                         net (fo=1, routed)           0.421    11.987    xvga1/pixel_out[11]_i_46_1[0]
    SLICE_X43Y73         LUT6 (Prop_lut6_I3_O)        0.249    12.236 r  xvga1/pixel_out[11]_i_49/O
                         net (fo=1, routed)           0.203    12.439    xvga1/pixel_out[11]_i_49_n_0
    SLICE_X47Y73         LUT6 (Prop_lut6_I5_O)        0.097    12.536 r  xvga1/pixel_out[11]_i_46/O
                         net (fo=1, routed)           0.270    12.806    xvga1/pixel_out[11]_i_46_n_0
    SLICE_X47Y72         LUT5 (Prop_lut5_I0_O)        0.097    12.903 r  xvga1/pixel_out[11]_i_45/O
                         net (fo=10, routed)          0.457    13.361    xvga1/pixel_out[11]_i_45_n_0
    SLICE_X46Y71         LUT4 (Prop_lut4_I2_O)        0.097    13.458 r  xvga1/pixel_out[11]_i_39/O
                         net (fo=1, routed)           0.000    13.458    xvga1/pixel_out[11]_i_39_n_0
    SLICE_X46Y71         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.406    13.864 r  xvga1/pixel_out_reg[11]_i_20/O[2]
                         net (fo=1, routed)           0.374    14.238    initializer/pixel_out11_out[9]
    SLICE_X47Y72         LUT5 (Prop_lut5_I0_O)        0.217    14.455 r  initializer/pixel_out[10]_i_3/O
                         net (fo=1, routed)           0.096    14.550    xvga1/pixel_out_reg[10]
    SLICE_X47Y72         LUT6 (Prop_lut6_I4_O)        0.097    14.647 r  xvga1/pixel_out[10]_i_1/O
                         net (fo=1, routed)           0.000    14.647    initializer/D[10]
    SLICE_X47Y72         FDRE                                         r  initializer/pixel_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clkdivider/clkout1_buf/O
                         net (fo=2999, routed)        1.133    14.613    initializer/clk_out1
    SLICE_X47Y72         FDRE                                         r  initializer/pixel_out_reg[10]/C
                         clock pessimism              0.348    14.961    
                         clock uncertainty           -0.130    14.831    
    SLICE_X47Y72         FDRE (Setup_fdre_C_D)        0.030    14.861    initializer/pixel_out_reg[10]
  -------------------------------------------------------------------
                         required time                         14.861    
                         arrival time                         -14.647    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.223ns  (required time - arrival time)
  Source:                 my_control/r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            initializer/pixel_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.053ns  (logic 7.156ns (47.537%)  route 7.897ns (52.463%))
  Logic Levels:           33  (CARRY4=15 LUT1=2 LUT2=1 LUT3=1 LUT4=2 LUT5=3 LUT6=9)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.771ns = ( 14.613 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.375ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/clkout1_buf/O
                         net (fo=2999, routed)        1.242    -0.375    my_control/clk_out1
    SLICE_X45Y67         FDRE                                         r  my_control/r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y67         FDRE (Prop_fdre_C_Q)         0.341    -0.034 r  my_control/r_reg[1]/Q
                         net (fo=1, routed)           0.486     0.452    my_control/r[1]
    SLICE_X45Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.509     0.961 r  my_control/abs0_carry_i_16__0/CO[3]
                         net (fo=1, routed)           0.000     0.961    my_control/abs0_carry_i_16__0_n_0
    SLICE_X45Y68         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     1.142 r  my_control/abs0_carry_i_29/O[2]
                         net (fo=3, routed)           0.448     1.589    my_control/e_r[6]
    SLICE_X46Y68         LUT6 (Prop_lut6_I0_O)        0.230     1.819 f  my_control/abs0_carry_i_31/O
                         net (fo=3, routed)           0.337     2.156    my_control/abs0_carry_i_31_n_0
    SLICE_X45Y66         LUT6 (Prop_lut6_I4_O)        0.097     2.253 r  my_control/abs0_carry_i_20/O
                         net (fo=1, routed)           0.220     2.473    my_control/abs0_carry_i_20_n_0
    SLICE_X44Y66         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285     2.758 r  my_control/abs0_carry_i_15/CO[3]
                         net (fo=1, routed)           0.000     2.758    my_control/abs0_carry_i_15_n_0
    SLICE_X44Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     2.917 f  my_control/abs0_carry__0_i_6/O[0]
                         net (fo=4, routed)           0.513     3.430    initializer/speed_bar_gen/m2/DI[2]
    SLICE_X42Y64         LUT1 (Prop_lut1_I0_O)        0.224     3.654 r  initializer/speed_bar_gen/m2/abs0_carry__0_i_9/O
                         net (fo=1, routed)           0.000     3.654    initializer/speed_bar_gen/m2/abs0_carry__0_i_9_n_0
    SLICE_X42Y64         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.286     3.940 r  initializer/speed_bar_gen/m2/abs0_carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     3.940    initializer/speed_bar_gen/m2/abs0_carry__0_i_5_n_0
    SLICE_X42Y65         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     4.120 f  initializer/speed_bar_gen/m2/abs0_carry__1_i_5/O[2]
                         net (fo=2, routed)           0.518     4.638    initializer/speed_bar_gen/m2/my_control/p_0_out[12]
    SLICE_X42Y69         LUT1 (Prop_lut1_I0_O)        0.217     4.855 r  initializer/speed_bar_gen/m2/abs0_carry__1_i_1/O
                         net (fo=1, routed)           0.000     4.855    my_control/threshold_speed/pixel_out3_carry_i_54_1[3]
    SLICE_X42Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     5.139 r  my_control/threshold_speed/abs0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.139    my_control/threshold_speed/abs0_carry__1_n_0
    SLICE_X42Y70         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.174     5.313 f  my_control/threshold_speed/abs0_carry__2/CO[2]
                         net (fo=1, routed)           0.302     5.615    my_control/threshold_speed/abs0_carry__2_n_1
    SLICE_X42Y71         LUT6 (Prop_lut6_I5_O)        0.223     5.838 r  my_control/threshold_speed/pixel_out3_carry_i_54/O
                         net (fo=1, routed)           0.313     6.152    my_control/threshold_speed/pixel_out3_carry_i_54_n_0
    SLICE_X41Y69         LUT5 (Prop_lut5_I1_O)        0.097     6.249 r  my_control/threshold_speed/pixel_out3_carry_i_49/O
                         net (fo=29, routed)          0.286     6.535    my_control/threshold_speed/abs0_carry__1_0
    SLICE_X43Y69         LUT3 (Prop_lut3_I1_O)        0.097     6.632 r  my_control/threshold_speed/pixel_out3_carry_i_32/O
                         net (fo=2, routed)           0.452     7.083    my_control/threshold_speed/speed[1]
    SLICE_X38Y66         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.386     7.469 r  my_control/threshold_speed/pixel_out3_carry_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.469    my_control/threshold_speed/pixel_out3_carry_i_18_n_0
    SLICE_X38Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.561 r  my_control/threshold_speed/pixel_out3_carry_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.561    my_control/threshold_speed/pixel_out3_carry_i_20_n_0
    SLICE_X38Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119     7.680 r  my_control/threshold_speed/pixel_out3_carry_i_12/CO[1]
                         net (fo=42, routed)          0.757     8.438    initializer/speed_bar_gen/m2/pixel_out3_carry_i_10__0_2[0]
    SLICE_X37Y66         LUT4 (Prop_lut4_I0_O)        0.265     8.703 f  initializer/speed_bar_gen/m2/pixel_out3_carry_i_43/O
                         net (fo=1, routed)           0.312     9.015    initializer/speed_bar_gen/m2/my_motor/expanded_2[2]
    SLICE_X38Y65         LUT6 (Prop_lut6_I5_O)        0.239     9.254 f  initializer/speed_bar_gen/m2/pixel_out3_carry_i_25__0/O
                         net (fo=3, routed)           0.426     9.680    my_control/threshold_speed/_carry__0_i_5__1_0[1]
    SLICE_X40Y66         LUT6 (Prop_lut6_I1_O)        0.097     9.777 f  my_control/threshold_speed/_carry__0_i_14__0/O
                         net (fo=1, routed)           0.270    10.047    my_control/threshold_speed/_carry__0_i_14__0_n_0
    SLICE_X39Y66         LUT6 (Prop_lut6_I0_O)        0.097    10.144 r  my_control/threshold_speed/_carry__0_i_10__0/O
                         net (fo=1, routed)           0.000    10.144    my_control/threshold_speed/_carry__0_i_10__0_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    10.443 r  my_control/threshold_speed/_carry__0_i_5__1/CO[3]
                         net (fo=1, routed)           0.000    10.443    my_control/threshold_speed/_carry__0_i_5__1_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    10.673 r  my_control/threshold_speed/_carry__1_i_3__1/O[1]
                         net (fo=1, routed)           0.301    10.974    xvga1/_carry__1_0[1]
    SLICE_X39Y70         LUT2 (Prop_lut2_I1_O)        0.225    11.199 r  xvga1/_carry__1_i_1__1/O
                         net (fo=1, routed)           0.000    11.199    initializer/speed_bar_gen/m2/pixel_out[11]_i_49[1]
    SLICE_X39Y70         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.367    11.566 r  initializer/speed_bar_gen/m2/_carry__1/CO[1]
                         net (fo=1, routed)           0.421    11.987    xvga1/pixel_out[11]_i_46_1[0]
    SLICE_X43Y73         LUT6 (Prop_lut6_I3_O)        0.249    12.236 r  xvga1/pixel_out[11]_i_49/O
                         net (fo=1, routed)           0.203    12.439    xvga1/pixel_out[11]_i_49_n_0
    SLICE_X47Y73         LUT6 (Prop_lut6_I5_O)        0.097    12.536 r  xvga1/pixel_out[11]_i_46/O
                         net (fo=1, routed)           0.270    12.806    xvga1/pixel_out[11]_i_46_n_0
    SLICE_X47Y72         LUT5 (Prop_lut5_I0_O)        0.097    12.903 r  xvga1/pixel_out[11]_i_45/O
                         net (fo=10, routed)          0.457    13.361    xvga1/pixel_out[11]_i_45_n_0
    SLICE_X46Y71         LUT4 (Prop_lut4_I2_O)        0.097    13.458 r  xvga1/pixel_out[11]_i_39/O
                         net (fo=1, routed)           0.000    13.458    xvga1/pixel_out[11]_i_39_n_0
    SLICE_X46Y71         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303    13.761 r  xvga1/pixel_out_reg[11]_i_20/O[1]
                         net (fo=1, routed)           0.277    14.037    initializer/pixel_out11_out[8]
    SLICE_X47Y72         LUT5 (Prop_lut5_I0_O)        0.216    14.253 r  initializer/pixel_out[9]_i_3/O
                         net (fo=1, routed)           0.328    14.581    xvga1/pixel_out_reg[9]
    SLICE_X46Y72         LUT6 (Prop_lut6_I4_O)        0.097    14.678 r  xvga1/pixel_out[9]_i_1/O
                         net (fo=1, routed)           0.000    14.678    initializer/D[9]
    SLICE_X46Y72         FDRE                                         r  initializer/pixel_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clkdivider/clkout1_buf/O
                         net (fo=2999, routed)        1.133    14.613    initializer/clk_out1
    SLICE_X46Y72         FDRE                                         r  initializer/pixel_out_reg[9]/C
                         clock pessimism              0.348    14.961    
                         clock uncertainty           -0.130    14.831    
    SLICE_X46Y72         FDRE (Setup_fdre_C_D)        0.070    14.901    initializer/pixel_out_reg[9]
  -------------------------------------------------------------------
                         required time                         14.901    
                         arrival time                         -14.678    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.432ns  (required time - arrival time)
  Source:                 my_control/r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            initializer/pixel_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.807ns  (logic 7.036ns (47.518%)  route 7.771ns (52.482%))
  Logic Levels:           33  (CARRY4=15 LUT1=2 LUT2=1 LUT3=1 LUT4=2 LUT5=3 LUT6=9)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.771ns = ( 14.613 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.375ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/clkout1_buf/O
                         net (fo=2999, routed)        1.242    -0.375    my_control/clk_out1
    SLICE_X45Y67         FDRE                                         r  my_control/r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y67         FDRE (Prop_fdre_C_Q)         0.341    -0.034 r  my_control/r_reg[1]/Q
                         net (fo=1, routed)           0.486     0.452    my_control/r[1]
    SLICE_X45Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.509     0.961 r  my_control/abs0_carry_i_16__0/CO[3]
                         net (fo=1, routed)           0.000     0.961    my_control/abs0_carry_i_16__0_n_0
    SLICE_X45Y68         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     1.142 r  my_control/abs0_carry_i_29/O[2]
                         net (fo=3, routed)           0.448     1.589    my_control/e_r[6]
    SLICE_X46Y68         LUT6 (Prop_lut6_I0_O)        0.230     1.819 f  my_control/abs0_carry_i_31/O
                         net (fo=3, routed)           0.337     2.156    my_control/abs0_carry_i_31_n_0
    SLICE_X45Y66         LUT6 (Prop_lut6_I4_O)        0.097     2.253 r  my_control/abs0_carry_i_20/O
                         net (fo=1, routed)           0.220     2.473    my_control/abs0_carry_i_20_n_0
    SLICE_X44Y66         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285     2.758 r  my_control/abs0_carry_i_15/CO[3]
                         net (fo=1, routed)           0.000     2.758    my_control/abs0_carry_i_15_n_0
    SLICE_X44Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     2.917 f  my_control/abs0_carry__0_i_6/O[0]
                         net (fo=4, routed)           0.513     3.430    initializer/speed_bar_gen/m2/DI[2]
    SLICE_X42Y64         LUT1 (Prop_lut1_I0_O)        0.224     3.654 r  initializer/speed_bar_gen/m2/abs0_carry__0_i_9/O
                         net (fo=1, routed)           0.000     3.654    initializer/speed_bar_gen/m2/abs0_carry__0_i_9_n_0
    SLICE_X42Y64         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.286     3.940 r  initializer/speed_bar_gen/m2/abs0_carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     3.940    initializer/speed_bar_gen/m2/abs0_carry__0_i_5_n_0
    SLICE_X42Y65         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     4.120 f  initializer/speed_bar_gen/m2/abs0_carry__1_i_5/O[2]
                         net (fo=2, routed)           0.518     4.638    initializer/speed_bar_gen/m2/my_control/p_0_out[12]
    SLICE_X42Y69         LUT1 (Prop_lut1_I0_O)        0.217     4.855 r  initializer/speed_bar_gen/m2/abs0_carry__1_i_1/O
                         net (fo=1, routed)           0.000     4.855    my_control/threshold_speed/pixel_out3_carry_i_54_1[3]
    SLICE_X42Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     5.139 r  my_control/threshold_speed/abs0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.139    my_control/threshold_speed/abs0_carry__1_n_0
    SLICE_X42Y70         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.174     5.313 f  my_control/threshold_speed/abs0_carry__2/CO[2]
                         net (fo=1, routed)           0.302     5.615    my_control/threshold_speed/abs0_carry__2_n_1
    SLICE_X42Y71         LUT6 (Prop_lut6_I5_O)        0.223     5.838 r  my_control/threshold_speed/pixel_out3_carry_i_54/O
                         net (fo=1, routed)           0.313     6.152    my_control/threshold_speed/pixel_out3_carry_i_54_n_0
    SLICE_X41Y69         LUT5 (Prop_lut5_I1_O)        0.097     6.249 r  my_control/threshold_speed/pixel_out3_carry_i_49/O
                         net (fo=29, routed)          0.286     6.535    my_control/threshold_speed/abs0_carry__1_0
    SLICE_X43Y69         LUT3 (Prop_lut3_I1_O)        0.097     6.632 r  my_control/threshold_speed/pixel_out3_carry_i_32/O
                         net (fo=2, routed)           0.452     7.083    my_control/threshold_speed/speed[1]
    SLICE_X38Y66         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.386     7.469 r  my_control/threshold_speed/pixel_out3_carry_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.469    my_control/threshold_speed/pixel_out3_carry_i_18_n_0
    SLICE_X38Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.561 r  my_control/threshold_speed/pixel_out3_carry_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.561    my_control/threshold_speed/pixel_out3_carry_i_20_n_0
    SLICE_X38Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119     7.680 r  my_control/threshold_speed/pixel_out3_carry_i_12/CO[1]
                         net (fo=42, routed)          0.757     8.438    initializer/speed_bar_gen/m2/pixel_out3_carry_i_10__0_2[0]
    SLICE_X37Y66         LUT4 (Prop_lut4_I0_O)        0.265     8.703 f  initializer/speed_bar_gen/m2/pixel_out3_carry_i_43/O
                         net (fo=1, routed)           0.312     9.015    initializer/speed_bar_gen/m2/my_motor/expanded_2[2]
    SLICE_X38Y65         LUT6 (Prop_lut6_I5_O)        0.239     9.254 f  initializer/speed_bar_gen/m2/pixel_out3_carry_i_25__0/O
                         net (fo=3, routed)           0.426     9.680    my_control/threshold_speed/_carry__0_i_5__1_0[1]
    SLICE_X40Y66         LUT6 (Prop_lut6_I1_O)        0.097     9.777 f  my_control/threshold_speed/_carry__0_i_14__0/O
                         net (fo=1, routed)           0.270    10.047    my_control/threshold_speed/_carry__0_i_14__0_n_0
    SLICE_X39Y66         LUT6 (Prop_lut6_I0_O)        0.097    10.144 r  my_control/threshold_speed/_carry__0_i_10__0/O
                         net (fo=1, routed)           0.000    10.144    my_control/threshold_speed/_carry__0_i_10__0_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    10.443 r  my_control/threshold_speed/_carry__0_i_5__1/CO[3]
                         net (fo=1, routed)           0.000    10.443    my_control/threshold_speed/_carry__0_i_5__1_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    10.673 r  my_control/threshold_speed/_carry__1_i_3__1/O[1]
                         net (fo=1, routed)           0.301    10.974    xvga1/_carry__1_0[1]
    SLICE_X39Y70         LUT2 (Prop_lut2_I1_O)        0.225    11.199 r  xvga1/_carry__1_i_1__1/O
                         net (fo=1, routed)           0.000    11.199    initializer/speed_bar_gen/m2/pixel_out[11]_i_49[1]
    SLICE_X39Y70         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.367    11.566 r  initializer/speed_bar_gen/m2/_carry__1/CO[1]
                         net (fo=1, routed)           0.421    11.987    xvga1/pixel_out[11]_i_46_1[0]
    SLICE_X43Y73         LUT6 (Prop_lut6_I3_O)        0.249    12.236 r  xvga1/pixel_out[11]_i_49/O
                         net (fo=1, routed)           0.203    12.439    xvga1/pixel_out[11]_i_49_n_0
    SLICE_X47Y73         LUT6 (Prop_lut6_I5_O)        0.097    12.536 r  xvga1/pixel_out[11]_i_46/O
                         net (fo=1, routed)           0.270    12.806    xvga1/pixel_out[11]_i_46_n_0
    SLICE_X47Y72         LUT5 (Prop_lut5_I0_O)        0.097    12.903 r  xvga1/pixel_out[11]_i_45/O
                         net (fo=10, routed)          0.457    13.361    xvga1/pixel_out[11]_i_45_n_0
    SLICE_X46Y71         LUT4 (Prop_lut4_I2_O)        0.097    13.458 r  xvga1/pixel_out[11]_i_39/O
                         net (fo=1, routed)           0.000    13.458    xvga1/pixel_out[11]_i_39_n_0
    SLICE_X46Y71         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.190    13.648 r  xvga1/pixel_out_reg[11]_i_20/O[0]
                         net (fo=1, routed)           0.282    13.929    initializer/pixel_out11_out[7]
    SLICE_X48Y71         LUT5 (Prop_lut5_I0_O)        0.209    14.138 r  initializer/pixel_out[8]_i_3/O
                         net (fo=1, routed)           0.196    14.334    xvga1/pixel_out_reg[8]
    SLICE_X49Y71         LUT6 (Prop_lut6_I4_O)        0.097    14.431 r  xvga1/pixel_out[8]_i_1/O
                         net (fo=1, routed)           0.000    14.431    initializer/D[8]
    SLICE_X49Y71         FDRE                                         r  initializer/pixel_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clkdivider/clkout1_buf/O
                         net (fo=2999, routed)        1.133    14.613    initializer/clk_out1
    SLICE_X49Y71         FDRE                                         r  initializer/pixel_out_reg[8]/C
                         clock pessimism              0.348    14.961    
                         clock uncertainty           -0.130    14.831    
    SLICE_X49Y71         FDRE (Setup_fdre_C_D)        0.033    14.864    initializer/pixel_out_reg[8]
  -------------------------------------------------------------------
                         required time                         14.864    
                         arrival time                         -14.431    
  -------------------------------------------------------------------
                         slack                                  0.432    

Slack (MET) :             3.659ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            jojos_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.338ns  (logic 3.410ns (30.077%)  route 7.928ns (69.923%))
  Logic Levels:           3  (DSP48E1=1 LUT3=2)
  Clock Path Skew:        0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.576ns = ( 14.809 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.373ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/clkout1_buf/O
                         net (fo=2999, routed)        1.243    -0.373    xvga1/clk_out1
    SLICE_X30Y70         FDRE                                         r  xvga1/vcount_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y70         FDRE (Prop_fdre_C_Q)         0.393     0.020 r  xvga1/vcount_out_reg[2]/Q
                         net (fo=30, routed)          1.824     1.843    xvga1/vcount_out[2]
    SLICE_X12Y55         LUT3 (Prop_lut3_I0_O)        0.097     1.940 r  xvga1/P0_i_9/O
                         net (fo=1, routed)           0.475     2.415    A[1]
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_A[1]_P[16])
                                                      2.823     5.238 f  P0/P[16]
                         net (fo=37, routed)          5.293    10.531    jojos_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/ENB
    SLICE_X72Y42         LUT3 (Prop_lut3_I2_O)        0.097    10.628 f  jojos_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_gate_70/O
                         net (fo=1, routed)           0.336    10.964    jojos_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_sig_55
    RAMB36_X2Y8          RAMB36E1                                     r  jojos_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clkdivider/clkout1_buf/O
                         net (fo=2999, routed)        1.328    14.809    jojos_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y8          RAMB36E1                                     r  jojos_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.293    15.102    
                         clock uncertainty           -0.130    14.972    
    RAMB36_X2Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.348    14.624    jojos_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         14.624    
                         arrival time                         -10.964    
  -------------------------------------------------------------------
                         slack                                  3.659    

Slack (MET) :             3.981ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            jojos_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.925ns  (logic 3.410ns (31.212%)  route 7.515ns (68.788%))
  Logic Levels:           3  (DSP48E1=1 LUT3=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.666ns = ( 14.718 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.373ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/clkout1_buf/O
                         net (fo=2999, routed)        1.243    -0.373    xvga1/clk_out1
    SLICE_X30Y70         FDRE                                         r  xvga1/vcount_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y70         FDRE (Prop_fdre_C_Q)         0.393     0.020 r  xvga1/vcount_out_reg[2]/Q
                         net (fo=30, routed)          1.824     1.843    xvga1/vcount_out[2]
    SLICE_X12Y55         LUT3 (Prop_lut3_I0_O)        0.097     1.940 r  xvga1/P0_i_9/O
                         net (fo=1, routed)           0.475     2.415    A[1]
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_A[1]_P[15])
                                                      2.823     5.238 f  P0/P[15]
                         net (fo=43, routed)          4.768    10.006    jojos_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[15]
    SLICE_X72Y58         LUT3 (Prop_lut3_I0_O)        0.097    10.103 f  jojos_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_gate_68/O
                         net (fo=1, routed)           0.449    10.552    jojos_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_sig_54
    RAMB36_X2Y12         RAMB36E1                                     r  jojos_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clkdivider/clkout1_buf/O
                         net (fo=2999, routed)        1.238    14.718    jojos_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y12         RAMB36E1                                     r  jojos_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.293    15.011    
                         clock uncertainty           -0.130    14.881    
    RAMB36_X2Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.348    14.533    jojos_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         14.533    
                         arrival time                         -10.552    
  -------------------------------------------------------------------
                         slack                                  3.981    

Slack (MET) :             4.062ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            jojos_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.846ns  (logic 3.410ns (31.440%)  route 7.436ns (68.560%))
  Logic Levels:           3  (DSP48E1=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.664ns = ( 14.720 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.373ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/clkout1_buf/O
                         net (fo=2999, routed)        1.243    -0.373    xvga1/clk_out1
    SLICE_X30Y70         FDRE                                         r  xvga1/vcount_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y70         FDRE (Prop_fdre_C_Q)         0.393     0.020 r  xvga1/vcount_out_reg[2]/Q
                         net (fo=30, routed)          1.824     1.843    xvga1/vcount_out[2]
    SLICE_X12Y55         LUT3 (Prop_lut3_I0_O)        0.097     1.940 r  xvga1/P0_i_9/O
                         net (fo=1, routed)           0.475     2.415    A[1]
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_A[1]_P[16])
                                                      2.823     5.238 r  P0/P[16]
                         net (fo=37, routed)          4.802    10.040    jojos_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[4]
    SLICE_X72Y52         LUT5 (Prop_lut5_I4_O)        0.097    10.137 r  jojos_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT__15/O
                         net (fo=1, routed)           0.336    10.473    jojos_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/enb_array[0]
    RAMB36_X2Y10         RAMB36E1                                     r  jojos_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clkdivider/clkout1_buf/O
                         net (fo=2999, routed)        1.240    14.720    jojos_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y10         RAMB36E1                                     r  jojos_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.293    15.013    
                         clock uncertainty           -0.130    14.883    
    RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.348    14.535    jojos_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.535    
                         arrival time                         -10.473    
  -------------------------------------------------------------------
                         slack                                  4.062    

Slack (MET) :             4.137ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            jojos_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.778ns  (logic 3.410ns (31.639%)  route 7.368ns (68.361%))
  Logic Levels:           3  (DSP48E1=1 LUT3=2)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.658ns = ( 14.726 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.373ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/clkout1_buf/O
                         net (fo=2999, routed)        1.243    -0.373    xvga1/clk_out1
    SLICE_X30Y70         FDRE                                         r  xvga1/vcount_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y70         FDRE (Prop_fdre_C_Q)         0.393     0.020 r  xvga1/vcount_out_reg[2]/Q
                         net (fo=30, routed)          1.824     1.843    xvga1/vcount_out[2]
    SLICE_X12Y55         LUT3 (Prop_lut3_I0_O)        0.097     1.940 r  xvga1/P0_i_9/O
                         net (fo=1, routed)           0.475     2.415    A[1]
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_A[1]_P[15])
                                                      2.823     5.238 f  P0/P[15]
                         net (fo=43, routed)          4.512     9.751    jojos_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addrb[15]
    SLICE_X81Y58         LUT3 (Prop_lut3_I0_O)        0.097     9.848 f  jojos_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_gate_72/O
                         net (fo=1, routed)           0.557    10.404    jojos_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_sig_56
    RAMB36_X3Y12         RAMB36E1                                     r  jojos_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clkdivider/clkout1_buf/O
                         net (fo=2999, routed)        1.246    14.726    jojos_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y12         RAMB36E1                                     r  jojos_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.293    15.019    
                         clock uncertainty           -0.130    14.889    
    RAMB36_X3Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.348    14.541    jojos_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         14.541    
                         arrival time                         -10.404    
  -------------------------------------------------------------------
                         slack                                  4.137    

Slack (MET) :             4.140ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            jojos_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.818ns  (logic 3.313ns (30.624%)  route 7.505ns (69.376%))
  Logic Levels:           2  (DSP48E1=1 LUT3=1)
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.615ns = ( 14.770 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.373ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/clkout1_buf/O
                         net (fo=2999, routed)        1.243    -0.373    xvga1/clk_out1
    SLICE_X30Y70         FDRE                                         r  xvga1/vcount_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y70         FDRE (Prop_fdre_C_Q)         0.393     0.020 r  xvga1/vcount_out_reg[2]/Q
                         net (fo=30, routed)          1.824     1.843    xvga1/vcount_out[2]
    SLICE_X12Y55         LUT3 (Prop_lut3_I0_O)        0.097     1.940 r  xvga1/P0_i_9/O
                         net (fo=1, routed)           0.475     2.415    A[1]
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_A[1]_P[16])
                                                      2.823     5.238 f  P0/P[16]
                         net (fo=37, routed)          5.207    10.445    jojos_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/ENB
    RAMB36_X1Y9          RAMB36E1                                     r  jojos_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clkdivider/clkout1_buf/O
                         net (fo=2999, routed)        1.289    14.770    jojos_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y9          RAMB36E1                                     r  jojos_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.293    15.063    
                         clock uncertainty           -0.130    14.933    
    RAMB36_X1Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.348    14.585    jojos_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         14.585    
                         arrival time                         -10.445    
  -------------------------------------------------------------------
                         slack                                  4.140    

Slack (MET) :             4.465ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            jojos_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.358ns  (logic 3.313ns (31.986%)  route 7.045ns (68.014%))
  Logic Levels:           2  (DSP48E1=1 LUT3=1)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.656ns = ( 14.728 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.373ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/clkout1_buf/O
                         net (fo=2999, routed)        1.243    -0.373    xvga1/clk_out1
    SLICE_X30Y70         FDRE                                         r  xvga1/vcount_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y70         FDRE (Prop_fdre_C_Q)         0.393     0.020 r  xvga1/vcount_out_reg[2]/Q
                         net (fo=30, routed)          1.824     1.843    xvga1/vcount_out[2]
    SLICE_X12Y55         LUT3 (Prop_lut3_I0_O)        0.097     1.940 r  xvga1/P0_i_9/O
                         net (fo=1, routed)           0.475     2.415    A[1]
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_A[1]_P[12])
                                                      2.823     5.238 r  P0/P[12]
                         net (fo=38, routed)          4.746     9.984    jojos_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addrb[12]
    RAMB36_X3Y10         RAMB36E1                                     r  jojos_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clkdivider/clkout1_buf/O
                         net (fo=2999, routed)        1.248    14.728    jojos_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y10         RAMB36E1                                     r  jojos_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.293    15.021    
                         clock uncertainty           -0.130    14.891    
    RAMB36_X3Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.442    14.449    jojos_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         14.449    
                         arrival time                          -9.984    
  -------------------------------------------------------------------
                         slack                                  4.465    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 center_xx/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            center_xx/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.291ns (61.017%)  route 0.186ns (38.983%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=2999, routed)        0.567    -0.597    center_xx/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X46Y50         FDRE                                         r  center_xx/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y50         FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  center_xx/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[17]/Q
                         net (fo=2, routed)           0.186    -0.247    center_xx/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/opt_has_pipe.first_q_reg[0][17]
    SLICE_X47Y49         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127    -0.120 r  center_xx/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/O[3]
                         net (fo=1, routed)           0.000    -0.120    center_xx/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[19]
    SLICE_X47Y49         FDRE                                         r  center_xx/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=2999, routed)        0.908    -0.765    center_xx/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X47Y49         FDRE                                         r  center_xx/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[19]/C
                         clock pessimism              0.504    -0.261    
    SLICE_X47Y49         FDRE (Hold_fdre_C_D)         0.105    -0.156    center_xx/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[19]
  -------------------------------------------------------------------
                         required time                          0.156    
                         arrival time                          -0.120    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 center_xx/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            center_xx/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.249ns (48.891%)  route 0.260ns (51.109%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=2999, routed)        0.569    -0.595    center_xx/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X41Y50         FDRE                                         r  center_xx/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  center_xx/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[10]/Q
                         net (fo=2, routed)           0.260    -0.194    center_xx/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/opt_has_pipe.first_q_reg[0][10]
    SLICE_X40Y49         LUT2 (Prop_lut2_I1_O)        0.045    -0.149 r  center_xx/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[11].carrymux_i_1/O
                         net (fo=1, routed)           0.000    -0.149    center_xx/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/halfsum[11]
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.086 r  center_xx/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[3]
                         net (fo=1, routed)           0.000    -0.086    center_xx/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[11]
    SLICE_X40Y49         FDRE                                         r  center_xx/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=2999, routed)        0.911    -0.762    center_xx/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X40Y49         FDRE                                         r  center_xx/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[11]/C
                         clock pessimism              0.504    -0.258    
    SLICE_X40Y49         FDRE (Hold_fdre_C_D)         0.105    -0.153    center_xx/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[11]
  -------------------------------------------------------------------
                         required time                          0.153    
                         arrival time                          -0.086    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 center_xx/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            center_xx/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.265ns (70.618%)  route 0.110ns (29.382%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=2999, routed)        0.635    -0.529    center_xx/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X40Y49         FDRE                                         r  center_xx/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  center_xx/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[11]/Q
                         net (fo=2, routed)           0.110    -0.277    center_xx/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/opt_has_pipe.first_q_reg[0][11]
    SLICE_X39Y50         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.153 r  center_xx/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[1]
                         net (fo=1, routed)           0.000    -0.153    center_xx/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[13]
    SLICE_X39Y50         FDRE                                         r  center_xx/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=2999, routed)        0.841    -0.832    center_xx/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X39Y50         FDRE                                         r  center_xx/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[13]/C
                         clock pessimism              0.504    -0.328    
    SLICE_X39Y50         FDRE (Hold_fdre_C_D)         0.105    -0.223    center_xx/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[13]
  -------------------------------------------------------------------
                         required time                          0.223    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 center_xx/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            center_xx/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.249ns (47.954%)  route 0.270ns (52.046%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=2999, routed)        0.571    -0.593    center_xx/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X35Y50         FDRE                                         r  center_xx/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  center_xx/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[18]/Q
                         net (fo=2, routed)           0.270    -0.182    center_xx/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/opt_has_pipe.first_q_reg[0][18]
    SLICE_X37Y49         LUT2 (Prop_lut2_I1_O)        0.045    -0.137 r  center_xx/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[19].carrymux_i_1/O
                         net (fo=1, routed)           0.000    -0.137    center_xx/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/halfsum[19]
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.074 r  center_xx/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/O[3]
                         net (fo=1, routed)           0.000    -0.074    center_xx/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[19]
    SLICE_X37Y49         FDRE                                         r  center_xx/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=2999, routed)        0.912    -0.761    center_xx/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X37Y49         FDRE                                         r  center_xx/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[19]/C
                         clock pessimism              0.504    -0.257    
    SLICE_X37Y49         FDRE (Hold_fdre_C_D)         0.105    -0.152    center_xx/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[19]
  -------------------------------------------------------------------
                         required time                          0.152    
                         arrival time                          -0.074    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 center_xx/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            center_xx/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.249ns (47.854%)  route 0.271ns (52.146%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=2999, routed)        0.567    -0.597    center_xx/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X47Y50         FDRE                                         r  center_xx/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  center_xx/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[22]/Q
                         net (fo=2, routed)           0.271    -0.185    center_xx/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/opt_has_pipe.first_q_reg[0][22]
    SLICE_X48Y49         LUT2 (Prop_lut2_I1_O)        0.045    -0.140 r  center_xx/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[23].carrymux_i_1/O
                         net (fo=1, routed)           0.000    -0.140    center_xx/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/halfsum[23]
    SLICE_X48Y49         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.077 r  center_xx/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/O[3]
                         net (fo=1, routed)           0.000    -0.077    center_xx/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[23]
    SLICE_X48Y49         FDRE                                         r  center_xx/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=2999, routed)        0.908    -0.765    center_xx/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X48Y49         FDRE                                         r  center_xx/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[23]/C
                         clock pessimism              0.504    -0.261    
    SLICE_X48Y49         FDRE (Hold_fdre_C_D)         0.105    -0.156    center_xx/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[23]
  -------------------------------------------------------------------
                         required time                          0.156    
                         arrival time                          -0.077    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 center_yy/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            center_yy/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.350ns (84.336%)  route 0.065ns (15.664%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=2999, routed)        0.642    -0.522    center_yy/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X15Y49         FDRE                                         r  center_yy/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.381 r  center_yy/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[9]/Q
                         net (fo=2, routed)           0.064    -0.316    center_yy/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/opt_has_pipe.first_q_reg[0][9]
    SLICE_X14Y49         LUT2 (Prop_lut2_I1_O)        0.045    -0.271 r  center_yy/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[10].carrymux_i_1/O
                         net (fo=1, routed)           0.000    -0.271    center_yy/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/halfsum[10]
    SLICE_X14Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111    -0.160 r  center_yy/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.001    -0.160    center_yy/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X14Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.107 r  center_yy/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[0]
                         net (fo=1, routed)           0.000    -0.107    center_yy/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[12]
    SLICE_X14Y50         FDRE                                         r  center_yy/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=2999, routed)        0.847    -0.826    center_yy/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X14Y50         FDRE                                         r  center_yy/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[12]/C
                         clock pessimism              0.504    -0.322    
    SLICE_X14Y50         FDRE (Hold_fdre_C_D)         0.134    -0.188    center_yy/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[12]
  -------------------------------------------------------------------
                         required time                          0.188    
                         arrival time                          -0.107    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 center_yy/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            center_yy/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.350ns (84.336%)  route 0.065ns (15.664%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=2999, routed)        0.642    -0.522    center_yy/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X13Y49         FDRE                                         r  center_yy/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.381 r  center_yy/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[9]/Q
                         net (fo=2, routed)           0.064    -0.316    center_yy/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/opt_has_pipe.first_q_reg[0][9]
    SLICE_X12Y49         LUT2 (Prop_lut2_I1_O)        0.045    -0.271 r  center_yy/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[10].carrymux_i_1/O
                         net (fo=1, routed)           0.000    -0.271    center_yy/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/halfsum[10]
    SLICE_X12Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111    -0.160 r  center_yy/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.001    -0.160    center_yy/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X12Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.107 r  center_yy/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[0]
                         net (fo=1, routed)           0.000    -0.107    center_yy/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[12]
    SLICE_X12Y50         FDRE                                         r  center_yy/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=2999, routed)        0.847    -0.826    center_yy/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X12Y50         FDRE                                         r  center_yy/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[12]/C
                         clock pessimism              0.504    -0.322    
    SLICE_X12Y50         FDRE (Hold_fdre_C_D)         0.134    -0.188    center_yy/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[12]
  -------------------------------------------------------------------
                         required time                          0.188    
                         arrival time                          -0.107    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 center_xx/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            center_xx/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.274ns (49.461%)  route 0.280ns (50.539%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=2999, routed)        0.569    -0.595    center_xx/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X38Y50         FDRE                                         r  center_xx/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  center_xx/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[13]/Q
                         net (fo=2, routed)           0.280    -0.151    center_xx/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/opt_has_pipe.first_q_reg[0][13]
    SLICE_X34Y49         LUT2 (Prop_lut2_I1_O)        0.045    -0.106 r  center_xx/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[14].carrymux_i_1/O
                         net (fo=1, routed)           0.000    -0.106    center_xx/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/halfsum[14]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065    -0.041 r  center_xx/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[2]
                         net (fo=1, routed)           0.000    -0.041    center_xx/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[14]
    SLICE_X34Y49         FDRE                                         r  center_xx/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=2999, routed)        0.912    -0.761    center_xx/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X34Y49         FDRE                                         r  center_xx/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[14]/C
                         clock pessimism              0.504    -0.257    
    SLICE_X34Y49         FDRE (Hold_fdre_C_D)         0.134    -0.123    center_xx/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[14]
  -------------------------------------------------------------------
                         required time                          0.123    
                         arrival time                          -0.041    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 center_xx/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            center_xx/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.249ns (47.454%)  route 0.276ns (52.546%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=2999, routed)        0.569    -0.595    center_xx/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X44Y50         FDRE                                         r  center_xx/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  center_xx/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[2]/Q
                         net (fo=2, routed)           0.276    -0.179    center_xx/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/opt_has_pipe.first_q_reg[0][2]
    SLICE_X43Y49         LUT2 (Prop_lut2_I1_O)        0.045    -0.134 r  center_xx/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[3].carrymux_i_1/O
                         net (fo=1, routed)           0.000    -0.134    center_xx/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/halfsum[3]
    SLICE_X43Y49         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.071 r  center_xx/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/O[3]
                         net (fo=1, routed)           0.000    -0.071    center_xx/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[3]
    SLICE_X43Y49         FDRE                                         r  center_xx/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=2999, routed)        0.910    -0.763    center_xx/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X43Y49         FDRE                                         r  center_xx/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[3]/C
                         clock pessimism              0.504    -0.259    
    SLICE_X43Y49         FDRE (Hold_fdre_C_D)         0.105    -0.154    center_xx/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[3]
  -------------------------------------------------------------------
                         required time                          0.154    
                         arrival time                          -0.071    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 center_yy/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[25].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            center_yy/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[26].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.141ns (38.717%)  route 0.223ns (61.283%))
  Logic Levels:           0  
  Clock Path Skew:        0.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=2999, routed)        0.640    -0.524    center_yy/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[25].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X25Y49         FDRE                                         r  center_yy/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[25].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  center_yy/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[25].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=1, routed)           0.223    -0.159    center_yy/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[26].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[25]_0[1]
    SLICE_X28Y51         FDRE                                         r  center_yy/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[26].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=2999, routed)        0.843    -0.830    center_yy/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[26].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X28Y51         FDRE                                         r  center_yy/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[26].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[1]/C
                         clock pessimism              0.504    -0.326    
    SLICE_X28Y51         FDRE (Hold_fdre_C_D)         0.078    -0.248    center_yy/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[26].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.248    
                         arrival time                          -0.159    
  -------------------------------------------------------------------
                         slack                                  0.089    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { clkdivider/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         15.385      13.244     RAMB36_X0Y11     jojos_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         15.385      13.244     RAMB36_X2Y8      jojos_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         15.385      13.244     RAMB36_X3Y10     jojos_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         15.385      13.244     RAMB36_X1Y8      jojos_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         15.385      13.244     RAMB36_X2Y9      jojos_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         15.385      13.244     RAMB36_X3Y11     jojos_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         15.385      13.244     RAMB36_X1Y9      jojos_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         15.385      13.244     RAMB36_X3Y12     jojos_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         15.385      13.244     RAMB36_X2Y4      jojos_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         15.385      13.244     RAMB36_X3Y13     jojos_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       15.385      197.975    MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X42Y40     center_xx/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[27].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X40Y54     center_xx/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[27].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X39Y55     center_xx/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[27].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X43Y39     center_xx/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[28].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X43Y41     center_xx/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[28].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X43Y41     center_xx/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[28].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X43Y39     center_xx/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[28].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X43Y44     center_xx/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[28].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[20]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X53Y72     b_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X43Y44     center_xx/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[28].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[21]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X28Y80     uut/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[16].gen_pre_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X33Y81     uut/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[16].gen_pre_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X29Y68     uut/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[17].gen_last.gen_no_round.gen_sqrt_tmp/gen_rtl.gen_reg.d_reg_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X29Y68     uut/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[17].gen_last.gen_no_round.gen_sqrt_tmp/gen_rtl.gen_reg.d_reg_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X28Y68     uut/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[17].gen_last.gen_no_round.gen_sqrt_tmp/gen_rtl.gen_reg.d_reg_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X28Y68     uut/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[17].gen_last.gen_no_round.gen_sqrt_tmp/gen_rtl.gen_reg.d_reg_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X32Y68     uut/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[17].gen_last.gen_no_round.gen_sqrt_tmp/gen_rtl.gen_reg.d_reg_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X29Y68     uut/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[17].gen_last.gen_no_round.gen_sqrt_tmp/gen_rtl.gen_reg.d_reg_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X31Y68     uut/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[17].gen_last.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X56Y58     vsync_buff_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       48.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clkdivider/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         50.000      48.408     BUFGCTRL_X0Y17   clkdivider/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKFBOUT



